# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do load_sim.tcl
# obj/default/runtime/sim
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with novopt option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -novopt
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
#  ld
# [exec] dev_com
# [exec] com
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:49:29 on May 30,2025
# vlog -reportprogress 300 -sv C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/verbosity_pkg.sv -work altera_common_sv_packages 
# -- Compiling package verbosity_pkg
# 
# Top level modules:
# 	--none--
# End time: 16:49:29 on May 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:49:29 on May 30,2025
# vlog -reportprogress 300 -sv C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv -L altera_common_sv_packages -work error_adapter_0 
# -- Compiling module EmbarcadoVGA_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0
# 
# Top level modules:
# 	EmbarcadoVGA_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0
# End time: 16:49:29 on May 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:49:29 on May 30,2025
# vlog -reportprogress 300 -sv C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv -L altera_common_sv_packages -work error_adapter_0 
# -- Compiling module EmbarcadoVGA_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# 
# Top level modules:
# 	EmbarcadoVGA_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# End time: 16:49:29 on May 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:49:29 on May 30,2025
# vlog -reportprogress 300 -sv C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_mm_interconnect_1_rsp_mux.sv -L altera_common_sv_packages -work rsp_mux 
# -- Compiling module EmbarcadoVGA_mm_interconnect_1_rsp_mux
# 
# Top level modules:
# 	EmbarcadoVGA_mm_interconnect_1_rsp_mux
# End time: 16:49:29 on May 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:49:29 on May 30,2025
# vlog -reportprogress 300 -sv C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_merlin_arbitrator.sv -L altera_common_sv_packages -work rsp_mux 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 16:49:29 on May 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:49:29 on May 30,2025
# vlog -reportprogress 300 -sv C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_mm_interconnect_1_cmd_mux.sv -L altera_common_sv_packages -work cmd_mux 
# -- Compiling module EmbarcadoVGA_mm_interconnect_1_cmd_mux
# 
# Top level modules:
# 	EmbarcadoVGA_mm_interconnect_1_cmd_mux
# End time: 16:49:29 on May 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:49:29 on May 30,2025
# vlog -reportprogress 300 -sv C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_merlin_arbitrator.sv -L altera_common_sv_packages -work cmd_mux 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 16:49:29 on May 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:49:29 on May 30,2025
# vlog -reportprogress 300 -sv C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_mm_interconnect_1_cmd_demux.sv -L altera_common_sv_packages -work cmd_demux 
# -- Compiling module EmbarcadoVGA_mm_interconnect_1_cmd_demux
# 
# Top level modules:
# 	EmbarcadoVGA_mm_interconnect_1_cmd_demux
# End time: 16:49:29 on May 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:49:29 on May 30,2025
# vlog -reportprogress 300 -sv C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_mm_interconnect_1_router_001.sv -L altera_common_sv_packages -work router_001 
# -- Compiling module EmbarcadoVGA_mm_interconnect_1_router_001_default_decode
# -- Compiling module EmbarcadoVGA_mm_interconnect_1_router_001
# 
# Top level modules:
# 	EmbarcadoVGA_mm_interconnect_1_router_001
# End time: 16:49:29 on May 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:49:29 on May 30,2025
# vlog -reportprogress 300 -sv C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_mm_interconnect_1_router.sv -L altera_common_sv_packages -work router 
# -- Compiling module EmbarcadoVGA_mm_interconnect_1_router_default_decode
# -- Compiling module EmbarcadoVGA_mm_interconnect_1_router
# 
# Top level modules:
# 	EmbarcadoVGA_mm_interconnect_1_router
# End time: 16:49:29 on May 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:49:29 on May 30,2025
# vlog -reportprogress 300 C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_mm_interconnect_0_avalon_st_adapter_003.v -work avalon_st_adapter_003 
# -- Compiling module EmbarcadoVGA_mm_interconnect_0_avalon_st_adapter_003
# 
# Top level modules:
# 	EmbarcadoVGA_mm_interconnect_0_avalon_st_adapter_003
# End time: 16:49:29 on May 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:49:29 on May 30,2025
# vlog -reportprogress 300 C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_mm_interconnect_0_avalon_st_adapter.v -work avalon_st_adapter 
# -- Compiling module EmbarcadoVGA_mm_interconnect_0_avalon_st_adapter
# 
# Top level modules:
# 	EmbarcadoVGA_mm_interconnect_0_avalon_st_adapter
# End time: 16:49:30 on May 30,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:49:30 on May 30,2025
# vlog -reportprogress 300 -sv C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_merlin_width_adapter.sv -L altera_common_sv_packages -work master_interface_slave_rsp_width_adapter 
# -- Compiling module altera_merlin_width_adapter
# 
# Top level modules:
# 	altera_merlin_width_adapter
# End time: 16:49:30 on May 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:49:30 on May 30,2025
# vlog -reportprogress 300 -sv C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_merlin_address_alignment.sv -L altera_common_sv_packages -work master_interface_slave_rsp_width_adapter 
# -- Compiling module altera_merlin_address_alignment
# 
# Top level modules:
# 	altera_merlin_address_alignment
# End time: 16:49:30 on May 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:49:30 on May 30,2025
# vlog -reportprogress 300 -sv C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv -L altera_common_sv_packages -work master_interface_slave_rsp_width_adapter 
# -- Compiling module altera_merlin_burst_uncompressor
# 
# Top level modules:
# 	altera_merlin_burst_uncompressor
# End time: 16:49:30 on May 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:49:30 on May 30,2025
# vlog -reportprogress 300 -sv C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_mm_interconnect_0_rsp_mux_001.sv -L altera_common_sv_packages -work rsp_mux_001 
# -- Compiling module EmbarcadoVGA_mm_interconnect_0_rsp_mux_001
# 
# Top level modules:
# 	EmbarcadoVGA_mm_interconnect_0_rsp_mux_001
# End time: 16:49:30 on May 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:49:30 on May 30,2025
# vlog -reportprogress 300 -sv C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_merlin_arbitrator.sv -L altera_common_sv_packages -work rsp_mux_001 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 16:49:30 on May 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:49:30 on May 30,2025
# vlog -reportprogress 300 -sv C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_mm_interconnect_0_rsp_mux.sv -L altera_common_sv_packages -work rsp_mux 
# -- Compiling module EmbarcadoVGA_mm_interconnect_0_rsp_mux
# 
# Top level modules:
# 	EmbarcadoVGA_mm_interconnect_0_rsp_mux
# End time: 16:49:30 on May 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:49:30 on May 30,2025
# vlog -reportprogress 300 -sv C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_merlin_arbitrator.sv -L altera_common_sv_packages -work rsp_mux 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 16:49:30 on May 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:49:30 on May 30,2025
# vlog -reportprogress 300 -sv C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_mm_interconnect_0_rsp_demux_001.sv -L altera_common_sv_packages -work rsp_demux_001 
# -- Compiling module EmbarcadoVGA_mm_interconnect_0_rsp_demux_001
# 
# Top level modules:
# 	EmbarcadoVGA_mm_interconnect_0_rsp_demux_001
# End time: 16:49:30 on May 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:49:30 on May 30,2025
# vlog -reportprogress 300 -sv C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_mm_interconnect_0_cmd_mux_001.sv -L altera_common_sv_packages -work cmd_mux_001 
# -- Compiling module EmbarcadoVGA_mm_interconnect_0_cmd_mux_001
# 
# Top level modules:
# 	EmbarcadoVGA_mm_interconnect_0_cmd_mux_001
# End time: 16:49:30 on May 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:49:30 on May 30,2025
# vlog -reportprogress 300 -sv C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_merlin_arbitrator.sv -L altera_common_sv_packages -work cmd_mux_001 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 16:49:30 on May 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:49:30 on May 30,2025
# vlog -reportprogress 300 -sv C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_mm_interconnect_0_cmd_mux.sv -L altera_common_sv_packages -work cmd_mux 
# -- Compiling module EmbarcadoVGA_mm_interconnect_0_cmd_mux
# 
# Top level modules:
# 	EmbarcadoVGA_mm_interconnect_0_cmd_mux
# End time: 16:49:30 on May 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:49:30 on May 30,2025
# vlog -reportprogress 300 -sv C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_merlin_arbitrator.sv -L altera_common_sv_packages -work cmd_mux 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 16:49:30 on May 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:49:30 on May 30,2025
# vlog -reportprogress 300 -sv C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_mm_interconnect_0_cmd_demux_001.sv -L altera_common_sv_packages -work cmd_demux_001 
# -- Compiling module EmbarcadoVGA_mm_interconnect_0_cmd_demux_001
# 
# Top level modules:
# 	EmbarcadoVGA_mm_interconnect_0_cmd_demux_001
# End time: 16:49:30 on May 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:49:30 on May 30,2025
# vlog -reportprogress 300 -sv C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_mm_interconnect_0_cmd_demux.sv -L altera_common_sv_packages -work cmd_demux 
# -- Compiling module EmbarcadoVGA_mm_interconnect_0_cmd_demux
# 
# Top level modules:
# 	EmbarcadoVGA_mm_interconnect_0_cmd_demux
# End time: 16:49:31 on May 30,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:49:31 on May 30,2025
# vlog -reportprogress 300 -sv C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_merlin_burst_adapter.sv -L altera_common_sv_packages -work master_interface_slave_burst_adapter 
# -- Compiling module altera_merlin_burst_adapter
# 
# Top level modules:
# 	altera_merlin_burst_adapter
# End time: 16:49:31 on May 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:49:31 on May 30,2025
# vlog -reportprogress 300 -sv C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv -L altera_common_sv_packages -work master_interface_slave_burst_adapter 
# -- Compiling module altera_merlin_burst_adapter_uncompressed_only
# 
# Top level modules:
# 	altera_merlin_burst_adapter_uncompressed_only
# End time: 16:49:31 on May 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:49:31 on May 30,2025
# vlog -reportprogress 300 -sv C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_merlin_burst_adapter_13_1.sv -L altera_common_sv_packages -work master_interface_slave_burst_adapter 
# -- Compiling module altera_merlin_burst_adapter_burstwrap_increment
# -- Compiling module altera_merlin_burst_adapter_adder
# -- Compiling module altera_merlin_burst_adapter_subtractor
# -- Compiling module altera_merlin_burst_adapter_min
# -- Compiling module altera_merlin_burst_adapter_13_1
# 
# Top level modules:
# 	altera_merlin_burst_adapter_13_1
# End time: 16:49:31 on May 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:49:31 on May 30,2025
# vlog -reportprogress 300 -sv C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv -L altera_common_sv_packages -work master_interface_slave_burst_adapter 
# -- Compiling module altera_merlin_burst_adapter_new
# ** Warning: C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(500): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(501): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(502): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(503): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(504): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(505): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(506): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(507): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(508): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(509): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(511): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(512): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(513): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(514): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(515): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(516): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(517): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(518): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(519): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(520): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(521): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(522): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(523): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(526): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(527): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(614): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(615): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(616): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(617): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(618): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(619): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(620): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(621): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(622): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(623): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(624): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(625): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(746): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(762): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(860): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(861): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(862): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(863): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(864): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(865): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(866): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(867): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(900): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(901): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(902): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(903): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(940): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(942): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(945): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(947): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1040): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1041): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1042): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1043): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1044): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1045): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1046): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1047): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1048): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1049): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1084): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1085): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1086): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1087): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1088): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1089): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1104): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1106): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1206): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1207): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1208): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1209): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1210): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1211): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1212): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1213): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1214): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1215): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1216): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1256): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1257): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1258): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1259): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1260): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1261): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1291): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv(1294): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	altera_merlin_burst_adapter_new
# End time: 16:49:31 on May 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 92
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:49:31 on May 30,2025
# vlog -reportprogress 300 -sv C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_incr_burst_converter.sv -L altera_common_sv_packages -work master_interface_slave_burst_adapter 
# -- Compiling module altera_incr_burst_converter
# ** Warning: C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_incr_burst_converter.sv(266): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_incr_burst_converter.sv(268): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_incr_burst_converter.sv(283): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_incr_burst_converter.sv(285): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	altera_incr_burst_converter
# End time: 16:49:31 on May 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:49:31 on May 30,2025
# vlog -reportprogress 300 -sv C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_wrap_burst_converter.sv -L altera_common_sv_packages -work master_interface_slave_burst_adapter 
# -- Compiling module altera_wrap_burst_converter
# 
# Top level modules:
# 	altera_wrap_burst_converter
# End time: 16:49:31 on May 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:49:31 on May 30,2025
# vlog -reportprogress 300 -sv C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_default_burst_converter.sv -L altera_common_sv_packages -work master_interface_slave_burst_adapter 
# -- Compiling module altera_default_burst_converter
# ** Warning: C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_default_burst_converter.sv(102): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	altera_default_burst_converter
# End time: 16:49:31 on May 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:49:31 on May 30,2025
# vlog -reportprogress 300 -sv C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_merlin_address_alignment.sv -L altera_common_sv_packages -work master_interface_slave_burst_adapter 
# -- Compiling module altera_merlin_address_alignment
# 
# Top level modules:
# 	altera_merlin_address_alignment
# End time: 16:49:31 on May 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:49:31 on May 30,2025
# vlog -reportprogress 300 -sv C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_avalon_st_pipeline_stage.sv -L altera_common_sv_packages -work master_interface_slave_burst_adapter 
# -- Compiling module altera_avalon_st_pipeline_stage
# 
# Top level modules:
# 	altera_avalon_st_pipeline_stage
# End time: 16:49:31 on May 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:49:31 on May 30,2025
# vlog -reportprogress 300 -sv C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_avalon_st_pipeline_base.v -L altera_common_sv_packages -work master_interface_slave_burst_adapter 
# -- Compiling module altera_avalon_st_pipeline_base
# 
# Top level modules:
# 	altera_avalon_st_pipeline_base
# End time: 16:49:32 on May 30,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:49:32 on May 30,2025
# vlog -reportprogress 300 -sv C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_mm_interconnect_0_router_005.sv -L altera_common_sv_packages -work router_005 
# -- Compiling module EmbarcadoVGA_mm_interconnect_0_router_005_default_decode
# -- Compiling module EmbarcadoVGA_mm_interconnect_0_router_005
# 
# Top level modules:
# 	EmbarcadoVGA_mm_interconnect_0_router_005
# End time: 16:49:32 on May 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:49:32 on May 30,2025
# vlog -reportprogress 300 -sv C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_mm_interconnect_0_router_003.sv -L altera_common_sv_packages -work router_003 
# -- Compiling module EmbarcadoVGA_mm_interconnect_0_router_003_default_decode
# -- Compiling module EmbarcadoVGA_mm_interconnect_0_router_003
# 
# Top level modules:
# 	EmbarcadoVGA_mm_interconnect_0_router_003
# End time: 16:49:32 on May 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:49:32 on May 30,2025
# vlog -reportprogress 300 -sv C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_mm_interconnect_0_router_002.sv -L altera_common_sv_packages -work router_002 
# -- Compiling module EmbarcadoVGA_mm_interconnect_0_router_002_default_decode
# -- Compiling module EmbarcadoVGA_mm_interconnect_0_router_002
# 
# Top level modules:
# 	EmbarcadoVGA_mm_interconnect_0_router_002
# End time: 16:49:32 on May 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:49:32 on May 30,2025
# vlog -reportprogress 300 -sv C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_mm_interconnect_0_router_001.sv -L altera_common_sv_packages -work router_001 
# -- Compiling module EmbarcadoVGA_mm_interconnect_0_router_001_default_decode
# -- Compiling module EmbarcadoVGA_mm_interconnect_0_router_001
# 
# Top level modules:
# 	EmbarcadoVGA_mm_interconnect_0_router_001
# End time: 16:49:32 on May 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:49:32 on May 30,2025
# vlog -reportprogress 300 -sv C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_mm_interconnect_0_router.sv -L altera_common_sv_packages -work router 
# -- Compiling module EmbarcadoVGA_mm_interconnect_0_router_default_decode
# -- Compiling module EmbarcadoVGA_mm_interconnect_0_router
# 
# Top level modules:
# 	EmbarcadoVGA_mm_interconnect_0_router
# End time: 16:49:32 on May 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:49:32 on May 30,2025
# vlog -reportprogress 300 C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_avalon_sc_fifo.v -work processor_debug_mem_slave_agent_rsp_fifo 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 16:49:32 on May 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:49:32 on May 30,2025
# vlog -reportprogress 300 -sv C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_merlin_slave_agent.sv -L altera_common_sv_packages -work processor_debug_mem_slave_agent 
# -- Compiling module altera_merlin_slave_agent
# ** Warning: C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_merlin_slave_agent.sv(618): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_merlin_slave_agent.sv(488): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_merlin_slave_agent.sv(489): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_merlin_slave_agent.sv(490): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_merlin_slave_agent.sv(491): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_merlin_slave_agent.sv(34): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# 
# Top level modules:
# 	altera_merlin_slave_agent
# End time: 16:49:32 on May 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:49:32 on May 30,2025
# vlog -reportprogress 300 -sv C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv -L altera_common_sv_packages -work processor_debug_mem_slave_agent 
# -- Compiling module altera_merlin_burst_uncompressor
# 
# Top level modules:
# 	altera_merlin_burst_uncompressor
# End time: 16:49:32 on May 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:49:32 on May 30,2025
# vlog -reportprogress 300 -sv C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_merlin_master_agent.sv -L altera_common_sv_packages -work processor_data_master_agent 
# -- Compiling module altera_merlin_master_agent
# 
# Top level modules:
# 	altera_merlin_master_agent
# End time: 16:49:32 on May 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:49:32 on May 30,2025
# vlog -reportprogress 300 -sv C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_merlin_slave_translator.sv -L altera_common_sv_packages -work processor_debug_mem_slave_translator 
# -- Compiling module altera_merlin_slave_translator
# 
# Top level modules:
# 	altera_merlin_slave_translator
# End time: 16:49:32 on May 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:49:32 on May 30,2025
# vlog -reportprogress 300 -sv C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_merlin_master_translator.sv -L altera_common_sv_packages -work processor_data_master_translator 
# -- Compiling module altera_merlin_master_translator
# 
# Top level modules:
# 	altera_merlin_master_translator
# End time: 16:49:32 on May 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:49:32 on May 30,2025
# vlog -reportprogress 300 C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor_cpu.v -work cpu 
# -- Compiling module EmbarcadoVGA_processor_cpu_register_bank_a_module
# -- Compiling module EmbarcadoVGA_processor_cpu_register_bank_b_module
# -- Compiling module EmbarcadoVGA_processor_cpu_nios2_oci_debug
# -- Compiling module EmbarcadoVGA_processor_cpu_nios2_oci_break
# -- Compiling module EmbarcadoVGA_processor_cpu_nios2_oci_xbrk
# -- Compiling module EmbarcadoVGA_processor_cpu_nios2_oci_dbrk
# -- Compiling module EmbarcadoVGA_processor_cpu_nios2_oci_itrace
# -- Compiling module EmbarcadoVGA_processor_cpu_nios2_oci_td_mode
# -- Compiling module EmbarcadoVGA_processor_cpu_nios2_oci_dtrace
# -- Compiling module EmbarcadoVGA_processor_cpu_nios2_oci_compute_input_tm_cnt
# -- Compiling module EmbarcadoVGA_processor_cpu_nios2_oci_fifo_wrptr_inc
# -- Compiling module EmbarcadoVGA_processor_cpu_nios2_oci_fifo_cnt_inc
# -- Compiling module EmbarcadoVGA_processor_cpu_nios2_oci_fifo
# -- Compiling module EmbarcadoVGA_processor_cpu_nios2_oci_pib
# -- Compiling module EmbarcadoVGA_processor_cpu_nios2_oci_im
# -- Compiling module EmbarcadoVGA_processor_cpu_nios2_performance_monitors
# -- Compiling module EmbarcadoVGA_processor_cpu_nios2_avalon_reg
# -- Compiling module EmbarcadoVGA_processor_cpu_ociram_sp_ram_module
# -- Compiling module EmbarcadoVGA_processor_cpu_nios2_ocimem
# -- Compiling module EmbarcadoVGA_processor_cpu_nios2_oci
# -- Compiling module EmbarcadoVGA_processor_cpu
# 
# Top level modules:
# 	EmbarcadoVGA_processor_cpu_nios2_performance_monitors
# 	EmbarcadoVGA_processor_cpu
# End time: 16:49:33 on May 30,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:49:33 on May 30,2025
# vlog -reportprogress 300 C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor_cpu_debug_slave_sysclk.v -work cpu 
# -- Compiling module EmbarcadoVGA_processor_cpu_debug_slave_sysclk
# 
# Top level modules:
# 	EmbarcadoVGA_processor_cpu_debug_slave_sysclk
# End time: 16:49:33 on May 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:49:33 on May 30,2025
# vlog -reportprogress 300 C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor_cpu_debug_slave_tck.v -work cpu 
# -- Compiling module EmbarcadoVGA_processor_cpu_debug_slave_tck
# 
# Top level modules:
# 	EmbarcadoVGA_processor_cpu_debug_slave_tck
# End time: 16:49:33 on May 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:49:33 on May 30,2025
# vlog -reportprogress 300 C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor_cpu_debug_slave_wrapper.v -work cpu 
# -- Compiling module EmbarcadoVGA_processor_cpu_debug_slave_wrapper
# 
# Top level modules:
# 	EmbarcadoVGA_processor_cpu_debug_slave_wrapper
# End time: 16:49:33 on May 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:49:33 on May 30,2025
# vlog -reportprogress 300 C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor_cpu_test_bench.v -work cpu 
# -- Compiling module EmbarcadoVGA_processor_cpu_test_bench
# 
# Top level modules:
# 	EmbarcadoVGA_processor_cpu_test_bench
# End time: 16:49:33 on May 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:49:33 on May 30,2025
# vlog -reportprogress 300 C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_reset_controller.v -work rst_controller 
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# End time: 16:49:33 on May 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:49:33 on May 30,2025
# vlog -reportprogress 300 C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_reset_synchronizer.v -work rst_controller 
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# End time: 16:49:33 on May 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:49:33 on May 30,2025
# vlog -reportprogress 300 -sv C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_irq_mapper.sv -L altera_common_sv_packages -work irq_mapper 
# -- Compiling module EmbarcadoVGA_irq_mapper
# 
# Top level modules:
# 	EmbarcadoVGA_irq_mapper
# End time: 16:49:33 on May 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:49:33 on May 30,2025
# vlog -reportprogress 300 C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_mm_interconnect_1.v -work mm_interconnect_1 
# -- Compiling module EmbarcadoVGA_mm_interconnect_1
# 
# Top level modules:
# 	EmbarcadoVGA_mm_interconnect_1
# End time: 16:49:33 on May 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:49:33 on May 30,2025
# vlog -reportprogress 300 C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_mm_interconnect_0.v -work mm_interconnect_0 
# -- Compiling module EmbarcadoVGA_mm_interconnect_0
# 
# Top level modules:
# 	EmbarcadoVGA_mm_interconnect_0
# End time: 16:49:33 on May 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:49:33 on May 30,2025
# vlog -reportprogress 300 C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_sdram_controller.v -work sdram_controller 
# -- Compiling module EmbarcadoVGA_sdram_controller_input_efifo_module
# -- Compiling module EmbarcadoVGA_sdram_controller
# 
# Top level modules:
# 	EmbarcadoVGA_sdram_controller
# End time: 16:49:33 on May 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:49:33 on May 30,2025
# vlog -reportprogress 300 C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_sdram_controller_test_component.v -work sdram_controller 
# -- Compiling module EmbarcadoVGA_sdram_controller_test_component_ram_module
# -- Compiling module EmbarcadoVGA_sdram_controller_test_component
# 
# Top level modules:
# 	EmbarcadoVGA_sdram_controller_test_component
# End time: 16:49:33 on May 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:49:33 on May 30,2025
# vlog -reportprogress 300 C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_ram.v -work ram 
# -- Compiling module EmbarcadoVGA_ram
# 
# Top level modules:
# 	EmbarcadoVGA_ram
# End time: 16:49:33 on May 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:49:33 on May 30,2025
# vlog -reportprogress 300 C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor.v -work processor 
# -- Compiling module EmbarcadoVGA_processor
# 
# Top level modules:
# 	EmbarcadoVGA_processor
# End time: 16:49:33 on May 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:49:34 on May 30,2025
# vlog -reportprogress 300 C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/Master_Interface.v -work master_interface 
# -- Compiling module Master_Interface
# 
# Top level modules:
# 	Master_Interface
# End time: 16:49:34 on May 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:49:34 on May 30,2025
# vlog -reportprogress 300 C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_key.v -work key 
# -- Compiling module EmbarcadoVGA_key
# 
# Top level modules:
# 	EmbarcadoVGA_key
# End time: 16:49:34 on May 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:49:34 on May 30,2025
# vlog -reportprogress 300 C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_sdram_partner_module.v -work sdram_controller_my_partner 
# -- Compiling module altera_sdram_partner_module
# 
# Top level modules:
# 	altera_sdram_partner_module
# End time: 16:49:34 on May 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:49:34 on May 30,2025
# vlog -reportprogress 300 -sv C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_conduit_bfm_0002.sv -L altera_common_sv_packages -work EmbarcadoVGA_inst_sw_conduit_bfm 
# -- Compiling module altera_conduit_bfm_0002
# -- Importing package altera_common_sv_packages.verbosity_pkg
# 
# Top level modules:
# 	altera_conduit_bfm_0002
# End time: 16:49:34 on May 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:49:34 on May 30,2025
# vlog -reportprogress 300 -sv C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_avalon_reset_source.sv -L altera_common_sv_packages -work EmbarcadoVGA_inst_reset_bfm 
# -- Compiling module altera_avalon_reset_source
# -- Importing package altera_common_sv_packages.verbosity_pkg
# 
# Top level modules:
# 	altera_avalon_reset_source
# End time: 16:49:34 on May 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:49:34 on May 30,2025
# vlog -reportprogress 300 -sv C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_conduit_bfm.sv -L altera_common_sv_packages -work EmbarcadoVGA_inst_master_conduit_bfm 
# -- Compiling module altera_conduit_bfm
# -- Importing package altera_common_sv_packages.verbosity_pkg
# 
# Top level modules:
# 	altera_conduit_bfm
# End time: 16:49:34 on May 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:49:34 on May 30,2025
# vlog -reportprogress 300 -sv C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_avalon_clock_source.sv -L altera_common_sv_packages -work EmbarcadoVGA_inst_clk_bfm 
# -- Compiling module altera_avalon_clock_source
# -- Importing package altera_common_sv_packages.verbosity_pkg
# 
# Top level modules:
# 	altera_avalon_clock_source
# End time: 16:49:34 on May 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:49:34 on May 30,2025
# vlog -reportprogress 300 C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA.v -work EmbarcadoVGA_inst 
# -- Compiling module EmbarcadoVGA
# 
# Top level modules:
# 	EmbarcadoVGA
# End time: 16:49:34 on May 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:49:34 on May 30,2025
# vlog -reportprogress 300 C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/EmbarcadoVGA_tb.v 
# -- Compiling module EmbarcadoVGA_tb
# 
# Top level modules:
# 	EmbarcadoVGA_tb
# End time: 16:49:34 on May 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] elab
# vsim -t ps -L work -L work_lib -L altera_common_sv_packages -L error_adapter_0 -L rsp_mux -L cmd_mux -L cmd_demux -L router_001 -L router -L avalon_st_adapter_003 -L avalon_st_adapter -L master_interface_slave_rsp_width_adapter -L rsp_mux_001 -L rsp_demux_001 -L cmd_mux_001 -L cmd_demux_001 -L master_interface_slave_burst_adapter -L router_005 -L router_003 -L router_002 -L processor_debug_mem_slave_agent_rsp_fifo -L processor_debug_mem_slave_agent -L processor_data_master_agent -L processor_debug_mem_slave_translator -L processor_data_master_translator -L cpu -L rst_controller -L irq_mapper -L mm_interconnect_1 -L mm_interconnect_0 -L sdram_controller -L ram -L processor -L master_interface -L key -L sdram_controller_my_partner -L EmbarcadoVGA_inst_sw_conduit_bfm -L EmbarcadoVGA_inst_reset_bfm -L EmbarcadoVGA_inst_master_conduit_bfm -L EmbarcadoVGA_inst_clk_bfm -L EmbarcadoVGA_inst -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver EmbarcadoVGA_tb 
# Start time: 16:49:34 on May 30,2025
# Loading work.EmbarcadoVGA_tb
# Loading EmbarcadoVGA_inst.EmbarcadoVGA
# Loading key.EmbarcadoVGA_key
# Loading work.Master_Interface
# Loading processor.EmbarcadoVGA_processor
# Loading cpu.EmbarcadoVGA_processor_cpu
# Loading cpu.EmbarcadoVGA_processor_cpu_test_bench
# Loading cpu.EmbarcadoVGA_processor_cpu_register_bank_a_module
# Loading altera_mf_ver.altsyncram
# Loading cpu.EmbarcadoVGA_processor_cpu_register_bank_b_module
# Loading cpu.EmbarcadoVGA_processor_cpu_nios2_oci
# Loading cpu.EmbarcadoVGA_processor_cpu_nios2_oci_debug
# Loading altera_mf_ver.altera_std_synchronizer
# Loading cpu.EmbarcadoVGA_processor_cpu_nios2_oci_break
# Loading cpu.EmbarcadoVGA_processor_cpu_nios2_oci_xbrk
# Loading cpu.EmbarcadoVGA_processor_cpu_nios2_oci_dbrk
# Loading cpu.EmbarcadoVGA_processor_cpu_nios2_oci_itrace
# Loading cpu.EmbarcadoVGA_processor_cpu_nios2_oci_dtrace
# Loading cpu.EmbarcadoVGA_processor_cpu_nios2_oci_td_mode
# Loading cpu.EmbarcadoVGA_processor_cpu_nios2_oci_fifo
# Loading cpu.EmbarcadoVGA_processor_cpu_nios2_oci_compute_input_tm_cnt
# Loading cpu.EmbarcadoVGA_processor_cpu_nios2_oci_fifo_wrptr_inc
# Loading cpu.EmbarcadoVGA_processor_cpu_nios2_oci_fifo_cnt_inc
# Loading cpu.EmbarcadoVGA_processor_cpu_nios2_oci_pib
# Loading cpu.EmbarcadoVGA_processor_cpu_nios2_oci_im
# Loading cpu.EmbarcadoVGA_processor_cpu_nios2_avalon_reg
# Loading cpu.EmbarcadoVGA_processor_cpu_nios2_ocimem
# Loading cpu.EmbarcadoVGA_processor_cpu_ociram_sp_ram_module
# Loading cpu.EmbarcadoVGA_processor_cpu_debug_slave_wrapper
# Loading cpu.EmbarcadoVGA_processor_cpu_debug_slave_tck
# Loading cpu.EmbarcadoVGA_processor_cpu_debug_slave_sysclk
# Loading ram.EmbarcadoVGA_ram
# Loading sdram_controller.EmbarcadoVGA_sdram_controller
# Loading sdram_controller.EmbarcadoVGA_sdram_controller_input_efifo_module
# Loading mm_interconnect_0.EmbarcadoVGA_mm_interconnect_0
# Loading sv_std.std
# Loading processor_data_master_translator.altera_merlin_master_translator
# Loading processor_debug_mem_slave_translator.altera_merlin_slave_translator
# Loading processor_data_master_agent.altera_merlin_master_agent
# Loading processor_debug_mem_slave_agent.altera_merlin_slave_agent
# Loading processor_debug_mem_slave_agent.altera_merlin_burst_uncompressor
# Loading processor_debug_mem_slave_agent_rsp_fifo.altera_avalon_sc_fifo
# Loading router.EmbarcadoVGA_mm_interconnect_0_router
# Loading router.EmbarcadoVGA_mm_interconnect_0_router_default_decode
# Loading router_001.EmbarcadoVGA_mm_interconnect_0_router_001
# Loading router_001.EmbarcadoVGA_mm_interconnect_0_router_001_default_decode
# Loading router_002.EmbarcadoVGA_mm_interconnect_0_router_002
# Loading router_002.EmbarcadoVGA_mm_interconnect_0_router_002_default_decode
# Loading router_003.EmbarcadoVGA_mm_interconnect_0_router_003
# Loading router_003.EmbarcadoVGA_mm_interconnect_0_router_003_default_decode
# Loading router_005.EmbarcadoVGA_mm_interconnect_0_router_005
# Loading router_005.EmbarcadoVGA_mm_interconnect_0_router_005_default_decode
# Loading master_interface_slave_burst_adapter.altera_merlin_burst_adapter
# Loading cmd_demux.EmbarcadoVGA_mm_interconnect_0_cmd_demux
# Loading cmd_demux_001.EmbarcadoVGA_mm_interconnect_0_cmd_demux_001
# Loading cmd_mux.EmbarcadoVGA_mm_interconnect_0_cmd_mux
# Loading cmd_mux.altera_merlin_arbitrator
# Loading cmd_mux.altera_merlin_arb_adder
# Loading cmd_mux_001.EmbarcadoVGA_mm_interconnect_0_cmd_mux_001
# Loading rsp_demux_001.EmbarcadoVGA_mm_interconnect_0_rsp_demux_001
# Loading rsp_mux.EmbarcadoVGA_mm_interconnect_0_rsp_mux
# Loading rsp_mux.altera_merlin_arbitrator
# Loading rsp_mux.altera_merlin_arb_adder
# Loading rsp_mux_001.EmbarcadoVGA_mm_interconnect_0_rsp_mux_001
# Loading rsp_mux_001.altera_merlin_arbitrator
# Loading rsp_mux_001.altera_merlin_arb_adder
# Loading master_interface_slave_rsp_width_adapter.altera_merlin_width_adapter
# Loading avalon_st_adapter.EmbarcadoVGA_mm_interconnect_0_avalon_st_adapter
# Loading error_adapter_0.EmbarcadoVGA_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# Loading avalon_st_adapter_003.EmbarcadoVGA_mm_interconnect_0_avalon_st_adapter_003
# Loading error_adapter_0.EmbarcadoVGA_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0
# Loading mm_interconnect_1.EmbarcadoVGA_mm_interconnect_1
# Loading router.EmbarcadoVGA_mm_interconnect_1_router
# Loading router.EmbarcadoVGA_mm_interconnect_1_router_default_decode
# Loading router_001.EmbarcadoVGA_mm_interconnect_1_router_001
# Loading router_001.EmbarcadoVGA_mm_interconnect_1_router_001_default_decode
# Loading cmd_demux.EmbarcadoVGA_mm_interconnect_1_cmd_demux
# Loading cmd_mux.EmbarcadoVGA_mm_interconnect_1_cmd_mux
# Loading rsp_mux.EmbarcadoVGA_mm_interconnect_1_rsp_mux
# Loading irq_mapper.EmbarcadoVGA_irq_mapper
# Loading rst_controller.altera_reset_controller
# Loading altera_common_sv_packages.verbosity_pkg
# Loading EmbarcadoVGA_inst_clk_bfm.altera_avalon_clock_source
# Loading EmbarcadoVGA_inst_master_conduit_bfm.altera_conduit_bfm
# Loading EmbarcadoVGA_inst_reset_bfm.altera_avalon_reset_source
# Loading EmbarcadoVGA_inst_sw_conduit_bfm.altera_conduit_bfm_0002
# Loading sdram_controller_my_partner.altera_sdram_partner_module
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading master_interface_slave_burst_adapter.altera_merlin_burst_adapter_uncompressed_only
# Loading master_interface_slave_rsp_width_adapter.altera_merlin_burst_uncompressor
# Loading master_interface_slave_burst_adapter.altera_merlin_burst_adapter_13_1
# Loading master_interface_slave_burst_adapter.altera_merlin_address_alignment
# Loading master_interface_slave_burst_adapter.altera_merlin_burst_adapter_burstwrap_increment
# Loading master_interface_slave_burst_adapter.altera_merlin_burst_adapter_min
# Loading master_interface_slave_burst_adapter.altera_merlin_burst_adapter_subtractor
# Loading master_interface_slave_burst_adapter.altera_merlin_burst_adapter_adder
# Loading rst_controller.altera_reset_synchronizer
# ** Warning: (vsim-8311) System Verilog assertions are supported only in Questasim.
# ** Warning: (vsim-3017) C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor_cpu.v(50): [TFMPC] - Too few port connections. Expected 23, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /EmbarcadoVGA_tb/embarcadovga_inst/processor/cpu/EmbarcadoVGA_processor_cpu_register_bank_a/the_altsyncram File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor_cpu.v(50): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor_cpu.v(50): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor_cpu.v(50): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor_cpu.v(50): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor_cpu.v(50): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor_cpu.v(50): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor_cpu.v(50): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor_cpu.v(50): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor_cpu.v(50): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor_cpu.v(50): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor_cpu.v(50): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor_cpu.v(50): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor_cpu.v(50): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor_cpu.v(50): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor_cpu.v(50): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor_cpu.v(50): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor_cpu.v(50): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor_cpu.v(116): [TFMPC] - Too few port connections. Expected 23, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /EmbarcadoVGA_tb/embarcadovga_inst/processor/cpu/EmbarcadoVGA_processor_cpu_register_bank_b/the_altsyncram File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor_cpu.v(116): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor_cpu.v(116): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor_cpu.v(116): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor_cpu.v(116): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor_cpu.v(116): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor_cpu.v(116): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor_cpu.v(116): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor_cpu.v(116): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor_cpu.v(116): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor_cpu.v(116): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor_cpu.v(116): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor_cpu.v(116): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor_cpu.v(116): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor_cpu.v(116): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor_cpu.v(116): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor_cpu.v(116): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor_cpu.v(116): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3015) C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor_cpu.v(2610): [PCDPC] - Port size (16) does not match connection size (38) for port 'jdo'. The port definition is at: C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor_cpu.v(987).
#    Time: 0 ps  Iteration: 0  Instance: /EmbarcadoVGA_tb/embarcadovga_inst/processor/cpu/the_EmbarcadoVGA_processor_cpu_nios2_oci/the_EmbarcadoVGA_processor_cpu_nios2_oci_itrace File: C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor_cpu.v
# ** Warning: (vsim-3017) C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor_cpu.v(2147): [TFMPC] - Too few port connections. Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /EmbarcadoVGA_tb/embarcadovga_inst/processor/cpu/the_EmbarcadoVGA_processor_cpu_nios2_oci/the_EmbarcadoVGA_processor_cpu_nios2_ocimem/EmbarcadoVGA_processor_cpu_ociram_sp_ram/the_altsyncram File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor_cpu.v(2147): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor_cpu.v(2147): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor_cpu.v(2147): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor_cpu.v(2147): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor_cpu.v(2147): [TFMPC] - Missing connection for port 'address_b'.
# ** Warning: (vsim-3722) C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor_cpu.v(2147): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor_cpu.v(2147): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor_cpu.v(2147): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor_cpu.v(2147): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor_cpu.v(2147): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor_cpu.v(2147): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor_cpu.v(2147): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor_cpu.v(2147): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor_cpu.v(2147): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor_cpu.v(2147): [TFMPC] - Missing connection for port 'q_b'.
# ** Warning: (vsim-3722) C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor_cpu.v(2147): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_ram.v(60): [TFMPC] - Too few port connections. Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /EmbarcadoVGA_tb/embarcadovga_inst/ram/the_altsyncram File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_ram.v(60): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_ram.v(60): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_ram.v(60): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_ram.v(60): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_ram.v(60): [TFMPC] - Missing connection for port 'address_b'.
# ** Warning: (vsim-3722) C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_ram.v(60): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_ram.v(60): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_ram.v(60): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_ram.v(60): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_ram.v(60): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_ram.v(60): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_ram.v(60): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_ram.v(60): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_ram.v(60): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_ram.v(60): [TFMPC] - Missing connection for port 'q_b'.
# ** Warning: (vsim-3722) C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_ram.v(60): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/EmbarcadoVGA_tb.v(56): [TFMPC] - Too few port connections. Expected 9, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /EmbarcadoVGA_tb/embarcadovga_inst_master_conduit_bfm File: C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_conduit_bfm.sv
# ** Warning: (vsim-3722) C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/EmbarcadoVGA_tb.v(56): [TFMPC] - Missing connection for port 'reset_n'.
# ** Warning: Design size of 12421 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
#  
do mentor.do
# C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:49:45 on May 30,2025
# vcom -reportprogress 300 C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/../../clkDivider.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clkDivider
# -- Compiling architecture SYN of clkdivider
# End time: 16:49:45 on May 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:49:45 on May 30,2025
# vcom -reportprogress 300 C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/../../fifo_dualClock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fifo_dualClock
# -- Compiling architecture SYN of fifo_dualclock
# End time: 16:49:45 on May 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:49:45 on May 30,2025
# vlog -reportprogress 300 C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/../../vgaController.v 
# -- Compiling module vgaController
# 
# Top level modules:
# 	vgaController
# End time: 16:49:46 on May 30,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:49:46 on May 30,2025
# vlog -reportprogress 300 C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/../../rgb16toRgb24.v 
# -- Compiling module rgb16toRgb24
# 
# Top level modules:
# 	rgb16toRgb24
# End time: 16:49:46 on May 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:49:46 on May 30,2025
# vlog -reportprogress 300 C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/../../fifoToRgbStream.v 
# -- Compiling module fifoToRgbStream
# 
# Top level modules:
# 	fifoToRgbStream
# End time: 16:49:46 on May 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:49:46 on May 30,2025
# vlog -reportprogress 300 C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/../../ModuloVgaController.v 
# -- Compiling module ModuloVgaController
# 
# Top level modules:
# 	ModuloVgaController
# End time: 16:49:46 on May 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:49:46 on May 30,2025
# vlog -reportprogress 300 C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/../../ModuloVgaControllerTB.v 
# -- Compiling module ModuloVgaControllerTB
# 
# Top level modules:
# 	ModuloVgaControllerTB
# End time: 16:49:46 on May 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:49:46 on May 30,2025
# vlog -reportprogress 300 C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/../../Master_Interface.v 
# -- Compiling module Master_Interface
# 
# Top level modules:
# 	Master_Interface
# End time: 16:49:46 on May 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ModuloVgaControllerTB
# [exec] elab
# End time: 16:49:47 on May 30,2025, Elapsed time: 0:00:13
# Errors: 0, Warnings: 75
# vsim -t ps -L work -L work_lib -L altera_common_sv_packages -L error_adapter_0 -L rsp_mux -L cmd_mux -L cmd_demux -L router_001 -L router -L avalon_st_adapter_003 -L avalon_st_adapter -L master_interface_slave_rsp_width_adapter -L rsp_mux_001 -L rsp_demux_001 -L cmd_mux_001 -L cmd_demux_001 -L master_interface_slave_burst_adapter -L router_005 -L router_003 -L router_002 -L processor_debug_mem_slave_agent_rsp_fifo -L processor_debug_mem_slave_agent -L processor_data_master_agent -L processor_debug_mem_slave_translator -L processor_data_master_translator -L cpu -L rst_controller -L irq_mapper -L mm_interconnect_1 -L mm_interconnect_0 -L sdram_controller -L ram -L processor -L master_interface -L key -L sdram_controller_my_partner -L EmbarcadoVGA_inst_sw_conduit_bfm -L EmbarcadoVGA_inst_reset_bfm -L EmbarcadoVGA_inst_master_conduit_bfm -L EmbarcadoVGA_inst_clk_bfm -L EmbarcadoVGA_inst -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver ModuloVgaControllerTB 
# Start time: 16:49:47 on May 30,2025
# Loading work.ModuloVgaControllerTB
# Loading work.ModuloVgaController
# Loading work.vgaController
# Loading EmbarcadoVGA_inst.EmbarcadoVGA
# Loading key.EmbarcadoVGA_key
# Loading work.Master_Interface
# Loading processor.EmbarcadoVGA_processor
# Loading cpu.EmbarcadoVGA_processor_cpu
# Loading cpu.EmbarcadoVGA_processor_cpu_test_bench
# Loading cpu.EmbarcadoVGA_processor_cpu_register_bank_a_module
# Loading altera_mf_ver.altsyncram
# Loading cpu.EmbarcadoVGA_processor_cpu_register_bank_b_module
# Loading cpu.EmbarcadoVGA_processor_cpu_nios2_oci
# Loading cpu.EmbarcadoVGA_processor_cpu_nios2_oci_debug
# Loading altera_mf_ver.altera_std_synchronizer
# Loading cpu.EmbarcadoVGA_processor_cpu_nios2_oci_break
# Loading cpu.EmbarcadoVGA_processor_cpu_nios2_oci_xbrk
# Loading cpu.EmbarcadoVGA_processor_cpu_nios2_oci_dbrk
# Loading cpu.EmbarcadoVGA_processor_cpu_nios2_oci_itrace
# Loading cpu.EmbarcadoVGA_processor_cpu_nios2_oci_dtrace
# Loading cpu.EmbarcadoVGA_processor_cpu_nios2_oci_td_mode
# Loading cpu.EmbarcadoVGA_processor_cpu_nios2_oci_fifo
# Loading cpu.EmbarcadoVGA_processor_cpu_nios2_oci_compute_input_tm_cnt
# Loading cpu.EmbarcadoVGA_processor_cpu_nios2_oci_fifo_wrptr_inc
# Loading cpu.EmbarcadoVGA_processor_cpu_nios2_oci_fifo_cnt_inc
# Loading cpu.EmbarcadoVGA_processor_cpu_nios2_oci_pib
# Loading cpu.EmbarcadoVGA_processor_cpu_nios2_oci_im
# Loading cpu.EmbarcadoVGA_processor_cpu_nios2_avalon_reg
# Loading cpu.EmbarcadoVGA_processor_cpu_nios2_ocimem
# Loading cpu.EmbarcadoVGA_processor_cpu_ociram_sp_ram_module
# Loading cpu.EmbarcadoVGA_processor_cpu_debug_slave_wrapper
# Loading cpu.EmbarcadoVGA_processor_cpu_debug_slave_tck
# Loading cpu.EmbarcadoVGA_processor_cpu_debug_slave_sysclk
# Loading ram.EmbarcadoVGA_ram
# Loading sdram_controller.EmbarcadoVGA_sdram_controller
# Loading sdram_controller.EmbarcadoVGA_sdram_controller_input_efifo_module
# Loading mm_interconnect_0.EmbarcadoVGA_mm_interconnect_0
# Loading sv_std.std
# Loading processor_data_master_translator.altera_merlin_master_translator
# Loading processor_debug_mem_slave_translator.altera_merlin_slave_translator
# Loading processor_data_master_agent.altera_merlin_master_agent
# Loading processor_debug_mem_slave_agent.altera_merlin_slave_agent
# Loading processor_debug_mem_slave_agent.altera_merlin_burst_uncompressor
# Loading processor_debug_mem_slave_agent_rsp_fifo.altera_avalon_sc_fifo
# Loading router.EmbarcadoVGA_mm_interconnect_0_router
# Loading router.EmbarcadoVGA_mm_interconnect_0_router_default_decode
# Loading router_001.EmbarcadoVGA_mm_interconnect_0_router_001
# Loading router_001.EmbarcadoVGA_mm_interconnect_0_router_001_default_decode
# Loading router_002.EmbarcadoVGA_mm_interconnect_0_router_002
# Loading router_002.EmbarcadoVGA_mm_interconnect_0_router_002_default_decode
# Loading router_003.EmbarcadoVGA_mm_interconnect_0_router_003
# Loading router_003.EmbarcadoVGA_mm_interconnect_0_router_003_default_decode
# Loading router_005.EmbarcadoVGA_mm_interconnect_0_router_005
# Loading router_005.EmbarcadoVGA_mm_interconnect_0_router_005_default_decode
# Loading master_interface_slave_burst_adapter.altera_merlin_burst_adapter
# Loading cmd_demux.EmbarcadoVGA_mm_interconnect_0_cmd_demux
# Loading cmd_demux_001.EmbarcadoVGA_mm_interconnect_0_cmd_demux_001
# Loading cmd_mux.EmbarcadoVGA_mm_interconnect_0_cmd_mux
# Loading cmd_mux.altera_merlin_arbitrator
# Loading cmd_mux.altera_merlin_arb_adder
# Loading cmd_mux_001.EmbarcadoVGA_mm_interconnect_0_cmd_mux_001
# Loading rsp_demux_001.EmbarcadoVGA_mm_interconnect_0_rsp_demux_001
# Loading rsp_mux.EmbarcadoVGA_mm_interconnect_0_rsp_mux
# Loading rsp_mux.altera_merlin_arbitrator
# Loading rsp_mux.altera_merlin_arb_adder
# Loading rsp_mux_001.EmbarcadoVGA_mm_interconnect_0_rsp_mux_001
# Loading rsp_mux_001.altera_merlin_arbitrator
# Loading rsp_mux_001.altera_merlin_arb_adder
# Loading master_interface_slave_rsp_width_adapter.altera_merlin_width_adapter
# Loading avalon_st_adapter.EmbarcadoVGA_mm_interconnect_0_avalon_st_adapter
# Loading error_adapter_0.EmbarcadoVGA_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# Loading avalon_st_adapter_003.EmbarcadoVGA_mm_interconnect_0_avalon_st_adapter_003
# Loading error_adapter_0.EmbarcadoVGA_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0
# Loading mm_interconnect_1.EmbarcadoVGA_mm_interconnect_1
# Loading router.EmbarcadoVGA_mm_interconnect_1_router
# Loading router.EmbarcadoVGA_mm_interconnect_1_router_default_decode
# Loading router_001.EmbarcadoVGA_mm_interconnect_1_router_001
# Loading router_001.EmbarcadoVGA_mm_interconnect_1_router_001_default_decode
# Loading cmd_demux.EmbarcadoVGA_mm_interconnect_1_cmd_demux
# Loading cmd_mux.EmbarcadoVGA_mm_interconnect_1_cmd_mux
# Loading rsp_mux.EmbarcadoVGA_mm_interconnect_1_rsp_mux
# Loading irq_mapper.EmbarcadoVGA_irq_mapper
# Loading rst_controller.altera_reset_controller
# Loading work.fifoToRgbStream
# Loading sdram_controller.EmbarcadoVGA_sdram_controller_test_component
# Loading sdram_controller.EmbarcadoVGA_sdram_controller_test_component_ram_module
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading master_interface_slave_burst_adapter.altera_merlin_burst_adapter_uncompressed_only
# Loading master_interface_slave_rsp_width_adapter.altera_merlin_burst_uncompressor
# Loading master_interface_slave_burst_adapter.altera_merlin_burst_adapter_13_1
# Loading master_interface_slave_burst_adapter.altera_merlin_address_alignment
# Loading master_interface_slave_burst_adapter.altera_merlin_burst_adapter_burstwrap_increment
# Loading master_interface_slave_burst_adapter.altera_merlin_burst_adapter_min
# Loading master_interface_slave_burst_adapter.altera_merlin_burst_adapter_subtractor
# Loading master_interface_slave_burst_adapter.altera_merlin_burst_adapter_adder
# Loading rst_controller.altera_reset_synchronizer
# ** Warning: (vsim-8311) System Verilog assertions are supported only in Questasim.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.clkdivider(syn)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.mf_pllpack(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altpll(behavior)
# Loading altera_mf.mf_cycloneiii_pll(vital_pll)
# Loading altera_mf.mf_cda_mn_cntr(behave)
# Loading altera_mf.mf_cda_scale_cntr(behave)
# Loading work.fifo_dualclock(syn)
# Loading altera_mf.altera_mf_hint_evaluation(body)
# Loading altera_mf.dcfifo(behavior)
# Loading altera_mf.dcfifo_mixed_widths(behavior)
# Loading altera_mf.dcfifo_async(behavior)
# Loading altera_mf.dcfifo_dffpipe(behavior)
# Loading altera_mf.dcfifo_fefifo(behavior)
# Loading altera_mf.dcfifo_sync(behavior)
# Loading altera_mf.dcfifo_low_latency(behavior)
# ** Warning: (vsim-3017) C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor_cpu.v(50): [TFMPC] - Too few port connections. Expected 23, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /ModuloVgaControllerTB/dut/b2v_inst2/processor/cpu/EmbarcadoVGA_processor_cpu_register_bank_a/the_altsyncram File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor_cpu.v(50): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor_cpu.v(50): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor_cpu.v(50): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor_cpu.v(50): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor_cpu.v(50): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor_cpu.v(50): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor_cpu.v(50): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor_cpu.v(50): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor_cpu.v(50): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor_cpu.v(50): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor_cpu.v(50): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor_cpu.v(50): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor_cpu.v(50): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor_cpu.v(50): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor_cpu.v(50): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor_cpu.v(50): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor_cpu.v(50): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor_cpu.v(116): [TFMPC] - Too few port connections. Expected 23, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /ModuloVgaControllerTB/dut/b2v_inst2/processor/cpu/EmbarcadoVGA_processor_cpu_register_bank_b/the_altsyncram File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor_cpu.v(116): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor_cpu.v(116): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor_cpu.v(116): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor_cpu.v(116): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor_cpu.v(116): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor_cpu.v(116): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor_cpu.v(116): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor_cpu.v(116): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor_cpu.v(116): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor_cpu.v(116): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor_cpu.v(116): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor_cpu.v(116): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor_cpu.v(116): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor_cpu.v(116): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor_cpu.v(116): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor_cpu.v(116): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor_cpu.v(116): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3015) C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor_cpu.v(2610): [PCDPC] - Port size (16) does not match connection size (38) for port 'jdo'. The port definition is at: C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor_cpu.v(987).
#    Time: 0 ps  Iteration: 0  Instance: /ModuloVgaControllerTB/dut/b2v_inst2/processor/cpu/the_EmbarcadoVGA_processor_cpu_nios2_oci/the_EmbarcadoVGA_processor_cpu_nios2_oci_itrace File: C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor_cpu.v
# ** Warning: (vsim-3017) C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor_cpu.v(2147): [TFMPC] - Too few port connections. Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /ModuloVgaControllerTB/dut/b2v_inst2/processor/cpu/the_EmbarcadoVGA_processor_cpu_nios2_oci/the_EmbarcadoVGA_processor_cpu_nios2_ocimem/EmbarcadoVGA_processor_cpu_ociram_sp_ram/the_altsyncram File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor_cpu.v(2147): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor_cpu.v(2147): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor_cpu.v(2147): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor_cpu.v(2147): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor_cpu.v(2147): [TFMPC] - Missing connection for port 'address_b'.
# ** Warning: (vsim-3722) C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor_cpu.v(2147): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor_cpu.v(2147): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor_cpu.v(2147): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor_cpu.v(2147): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor_cpu.v(2147): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor_cpu.v(2147): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor_cpu.v(2147): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor_cpu.v(2147): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor_cpu.v(2147): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor_cpu.v(2147): [TFMPC] - Missing connection for port 'q_b'.
# ** Warning: (vsim-3722) C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor_cpu.v(2147): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_ram.v(60): [TFMPC] - Too few port connections. Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /ModuloVgaControllerTB/dut/b2v_inst2/ram/the_altsyncram File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_ram.v(60): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_ram.v(60): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_ram.v(60): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_ram.v(60): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_ram.v(60): [TFMPC] - Missing connection for port 'address_b'.
# ** Warning: (vsim-3722) C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_ram.v(60): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_ram.v(60): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_ram.v(60): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_ram.v(60): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_ram.v(60): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_ram.v(60): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_ram.v(60): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_ram.v(60): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_ram.v(60): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_ram.v(60): [TFMPC] - Missing connection for port 'q_b'.
# ** Warning: (vsim-3722) C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_ram.v(60): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: Design size of 27735 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run -all
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ModuloVgaControllerTB/dut/b2v_inst3/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ModuloVgaControllerTB/dut/b2v_inst3/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ModuloVgaControllerTB/dut/b2v_inst3/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ModuloVgaControllerTB/dut/b2v_inst3/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ModuloVgaControllerTB/dut/b2v_inst3/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ModuloVgaControllerTB/dut/b2v_inst3/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ModuloVgaControllerTB/dut/b2v_inst3/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ModuloVgaControllerTB/dut/b2v_inst3/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ModuloVgaControllerTB/dut/b2v_inst3/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ModuloVgaControllerTB/dut/b2v_inst3/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ModuloVgaControllerTB/dut/b2v_inst3/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /ModuloVgaControllerTB/dut/b2v_inst3/dcfifo_component/DCFIFO_MW/LOWLATENCY_FIFO/LOWLATENCY
# Warning: DONT_CARE value for read_during_write_mode_port_a is not supported in Stratix device family, it might cause incorrect behavioural simulation result
# Time: 0  Instance: ModuloVgaControllerTB.dut.b2v_inst2.processor.cpu.the_EmbarcadoVGA_processor_cpu_nios2_oci.the_EmbarcadoVGA_processor_cpu_nios2_ocimem.EmbarcadoVGA_processor_cpu_ociram_sp_ram.the_altsyncram.m_default.altsyncram_inst
# Warning: DONT_CARE value for read_during_write_mode_port_a is not supported in Stratix device family, it might cause incorrect behavioural simulation result
# Time: 0  Instance: ModuloVgaControllerTB.dut.b2v_inst2.ram.the_altsyncram.m_default.altsyncram_inst
# 
# ************************************************************
# This testbench includes an SOPC Builder Generated Altera model:
# 'EmbarcadoVGA_sdram_controller_test_component.v', to simulate accesses to SDRAM.
# Initial contents are loaded from the file: 'EmbarcadoVGA_sdram_controller_test_component.dat'.
# ************************************************************
# ** Warning: (vsim-PLI-3406) Too many digits (11059200) in data on line 1 of file "EmbarcadoVGA_sdram_controller_test_component.dat". (Max is 4.)    : C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_sdram_controller_test_component.v(60)
#    Time: 0 ps  Iteration: 0  Instance: /ModuloVgaControllerTB/sdram_sim/EmbarcadoVGA_sdram_controller_test_component_ram
# ** Note: Cyclone IV E PLL locked to incoming clock
#    Time: 90 ns  Iteration: 0  Instance: /ModuloVgaControllerTB/dut/b2v_inst/altpll_component/CYCLONEIII_ALTPLL/M5
# Error opening C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/software/TestProcessor/obj/default/runtime/sim/mentor/(vsim-PLI-3406) Too many digits 
# Path name 'C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/software/TestProcessor/obj/default/runtime/sim/mentor/(vsim-PLI-3406) Too many digits ' doesn't exist.
# Error opening C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/software/TestProcessor/obj/default/runtime/sim/mentor/(vsim-PLI-3406) Too many digits 
# Path name 'C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/software/TestProcessor/obj/default/runtime/sim/mentor/(vsim-PLI-3406) Too many digits ' doesn't exist.
# ** Fatal: (vish-4) ****** Memory allocation failure. *****
# Attempting to allocate 104 bytes
# Please check your system for available memory and swap space.
