# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lab9Dummy2.srcs/sources_1/imports/UOM_CS1050/Lab4/Lab4.srcs/sources_1/new/Decoder_2_to_4.vhd" \
"../../../../Lab9Dummy2.srcs/sources_1/imports/UOM_CS1050/Lab4/Lab4.srcs/sources_1/new/Decoder_3_to_8.vhd" \
"../../../../Lab9Dummy2.srcs/sources_1/imports/UOM_CS1050/Lab6/Lab6.srcs/sources_1/new/Reg.vhd" \
"../../../../Lab9Dummy2.srcs/sources_1/imports/From Chinthani/Reg_Bank.vhd" \
"../../../../Lab9Dummy2.srcs/sim_1/new/Reg_Bank_TB.vhd" \

# Do not sort compile order
nosort
