m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA_lite/18.1
vAAC2M4P2_tb
!s110 1594909059
!i10b 1
!s100 9li01h<P5A3g>?BBjD@al1
I;Z7Gm=dnoV?l3BRh`e1493
Z0 VDg1SIo80bB@j0V0VzS_@n1
Z1 dC:/Users/Prakhar/Desktop/Verilog/Week4/AAC2M4P2
w1573399440
8C:/Users/Prakhar/Desktop/Verilog/Week4/AAC2M4P2/AAC2M4P2_tb.vp
FC:/Users/Prakhar/Desktop/Verilog/Week4/AAC2M4P2/AAC2M4P2_tb.vp
L0 65
Z2 OV;L;10.5b;63
r1
!s85 0
31
!s108 1594909059.000000
!s107 C:/Users/Prakhar/Desktop/Verilog/Week4/AAC2M4P2/AAC2M4P2_tb.vp|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Prakhar/Desktop/Verilog/Week4/AAC2M4P2/AAC2M4P2_tb.vp|
!i113 1
Z3 o-work work
Z4 tCvgOpt 0
n@a@a@c2@m4@p2_tb
vRAM128x32
!s110 1594909049
!i10b 1
!s100 nC7<W0E0PY?0[3FI4QDGh3
I?bVA0b;64YUJa:a_6CkQn0
R0
R1
w1594908980
8C:/Users/Prakhar/Desktop/Verilog/Week4/AAC2M4P2/AAC2M4P2.v
FC:/Users/Prakhar/Desktop/Verilog/Week4/AAC2M4P2/AAC2M4P2.v
L0 1
R2
r1
!s85 0
31
!s108 1594909049.000000
!s107 C:/Users/Prakhar/Desktop/Verilog/Week4/AAC2M4P2/AAC2M4P2.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Prakhar/Desktop/Verilog/Week4/AAC2M4P2/AAC2M4P2.v|
!i113 1
R3
R4
n@r@a@m128x32
