{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1616608326185 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1616608326200 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 24 20:52:06 2021 " "Processing started: Wed Mar 24 20:52:06 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1616608326200 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616608326200 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sdram_top -c sdram_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off sdram_top -c sdram_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616608326200 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1616608327872 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "HY57V641620FTP-7.sv(82) " "Verilog HDL information at HY57V641620FTP-7.sv(82): always construct contains both blocking and non-blocking assignments" {  } { { "HY57V641620FTP-7.sv" "" { Text "C:/Projects/FPGA/SystemVerilog/sdram/HY57V641620FTP-7.sv" 82 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1616608338291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hy57v641620ftp-7.sv 1 1 " "Found 1 design units, including 1 entities, in source file hy57v641620ftp-7.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HY57V641620FTP_7 " "Found entity 1: HY57V641620FTP_7" {  } { { "HY57V641620FTP-7.sv" "" { Text "C:/Projects/FPGA/SystemVerilog/sdram/HY57V641620FTP-7.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616608338291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616608338291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file sdram_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_top " "Found entity 1: sdram_top" {  } { { "sdram_top.sv" "" { Text "C:/Projects/FPGA/SystemVerilog/sdram/sdram_top.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616608338307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616608338307 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sdram.sv(119) " "Verilog HDL information at sdram.sv(119): always construct contains both blocking and non-blocking assignments" {  } { { "sdram.sv" "" { Text "C:/Projects/FPGA/SystemVerilog/sdram/sdram.sv" 119 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1616608338307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram.sv 2 1 " "Found 2 design units, including 1 entities, in source file sdram.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pkg_ini (SystemVerilog) " "Found design unit 1: pkg_ini (SystemVerilog)" {  } { { "sdram.sv" "" { Text "C:/Projects/FPGA/SystemVerilog/sdram/sdram.sv" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616608338322 ""} { "Info" "ISGN_ENTITY_NAME" "1 sdram " "Found entity 1: sdram" {  } { { "sdram.sv" "" { Text "C:/Projects/FPGA/SystemVerilog/sdram/sdram.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616608338322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616608338322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_sdram.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_sdram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_sdram " "Found entity 1: tb_sdram" {  } { { "tb_sdram.sv" "" { Text "C:/Projects/FPGA/SystemVerilog/sdram/tb_sdram.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616608338322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616608338322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "C:/Projects/FPGA/SystemVerilog/sdram/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616608338338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616608338338 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sdram_top " "Elaborating entity \"sdram_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1616608338713 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sdram_top.sv(51) " "Verilog HDL assignment warning at sdram_top.sv(51): truncated value with size 32 to match size of target (16)" {  } { { "sdram_top.sv" "" { Text "C:/Projects/FPGA/SystemVerilog/sdram/sdram_top.sv" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616608338744 "|sdram_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sdram_top.sv(52) " "Verilog HDL assignment warning at sdram_top.sv(52): truncated value with size 32 to match size of target (16)" {  } { { "sdram_top.sv" "" { Text "C:/Projects/FPGA/SystemVerilog/sdram/sdram_top.sv" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616608338744 "|sdram_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 sdram_top.sv(132) " "Verilog HDL assignment warning at sdram_top.sv(132): truncated value with size 32 to match size of target (22)" {  } { { "sdram_top.sv" "" { Text "C:/Projects/FPGA/SystemVerilog/sdram/sdram_top.sv" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616608338744 "|sdram_top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "buff.data_a 0 sdram_top.sv(33) " "Net \"buff.data_a\" at sdram_top.sv(33) has no driver or initial value, using a default initial value '0'" {  } { { "sdram_top.sv" "" { Text "C:/Projects/FPGA/SystemVerilog/sdram/sdram_top.sv" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1616608338744 "|sdram_top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "buff.waddr_a\[0\] 0 sdram_top.sv(33) " "Net \"buff.waddr_a\[0\]\" at sdram_top.sv(33) has no driver or initial value, using a default initial value '0'" {  } { { "sdram_top.sv" "" { Text "C:/Projects/FPGA/SystemVerilog/sdram/sdram_top.sv" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1616608338744 "|sdram_top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "buff.we_a 0 sdram_top.sv(33) " "Net \"buff.we_a\" at sdram_top.sv(33) has no driver or initial value, using a default initial value '0'" {  } { { "sdram_top.sv" "" { Text "C:/Projects/FPGA/SystemVerilog/sdram/sdram_top.sv" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1616608338744 "|sdram_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll_inst " "Elaborating entity \"pll\" for hierarchy \"pll:pll_inst\"" {  } { { "sdram_top.sv" "pll_inst" { Text "C:/Projects/FPGA/SystemVerilog/sdram/sdram_top.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616608338760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "pll.v" "altpll_component" { Text "C:/Projects/FPGA/SystemVerilog/sdram/pll.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616608338900 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "pll.v" "" { Text "C:/Projects/FPGA/SystemVerilog/sdram/pll.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616608338900 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll_inst\|altpll:altpll_component " "Instantiated megafunction \"pll:pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616608338900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 50 " "Parameter \"clk0_divide_by\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616608338900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616608338900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 143 " "Parameter \"clk0_multiply_by\" = \"143\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616608338900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616608338900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616608338900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616608338900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616608338900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616608338900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616608338900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616608338900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616608338900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616608338900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616608338900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616608338900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616608338900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616608338900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616608338900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616608338900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616608338900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616608338900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616608338900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616608338900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616608338900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616608338900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616608338900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616608338900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616608338900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616608338900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616608338900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616608338900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616608338900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616608338900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616608338900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616608338900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616608338900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616608338900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616608338900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616608338900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616608338900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616608338900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616608338900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616608338900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616608338900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616608338900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616608338900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616608338900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616608338900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616608338900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616608338900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616608338900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616608338900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616608338900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616608338900 ""}  } { { "pll.v" "" { Text "C:/Projects/FPGA/SystemVerilog/sdram/pll.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1616608338900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/Projects/FPGA/SystemVerilog/sdram/db/pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616608338994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616608338994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616608338994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram sdram:sdram_inst " "Elaborating entity \"sdram\" for hierarchy \"sdram:sdram_inst\"" {  } { { "sdram_top.sv" "sdram_inst" { Text "C:/Projects/FPGA/SystemVerilog/sdram/sdram_top.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616608339025 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 sdram.sv(115) " "Verilog HDL assignment warning at sdram.sv(115): truncated value with size 32 to match size of target (9)" {  } { { "sdram.sv" "" { Text "C:/Projects/FPGA/SystemVerilog/sdram/sdram.sv" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616608339072 "|sdram_top|sdram:sdram_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sdram.sv(221) " "Verilog HDL assignment warning at sdram.sv(221): truncated value with size 32 to match size of target (4)" {  } { { "sdram.sv" "" { Text "C:/Projects/FPGA/SystemVerilog/sdram/sdram.sv" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616608339072 "|sdram_top|sdram:sdram_inst"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "buff " "RAM logic \"buff\" is uninferred due to inappropriate RAM size" {  } { { "sdram_top.sv" "buff" { Text "C:/Projects/FPGA/SystemVerilog/sdram/sdram_top.sv" 33 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1616608343259 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1616608343259 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sdram:sdram_inst\|rd_sdram\[0\] sdram:sdram_inst\|rd_buff\[0\]\[0\] " "Converted the fan-out from the tri-state buffer \"sdram:sdram_inst\|rd_sdram\[0\]\" to the node \"sdram:sdram_inst\|rd_buff\[0\]\[0\]\" into an OR gate" {  } { { "sdram.sv" "" { Text "C:/Projects/FPGA/SystemVerilog/sdram/sdram.sv" 72 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1616608350569 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sdram:sdram_inst\|rd_sdram\[1\] sdram:sdram_inst\|rd_buff\[0\]\[1\] " "Converted the fan-out from the tri-state buffer \"sdram:sdram_inst\|rd_sdram\[1\]\" to the node \"sdram:sdram_inst\|rd_buff\[0\]\[1\]\" into an OR gate" {  } { { "sdram.sv" "" { Text "C:/Projects/FPGA/SystemVerilog/sdram/sdram.sv" 72 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1616608350569 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sdram:sdram_inst\|rd_sdram\[2\] sdram:sdram_inst\|rd_buff\[0\]\[2\] " "Converted the fan-out from the tri-state buffer \"sdram:sdram_inst\|rd_sdram\[2\]\" to the node \"sdram:sdram_inst\|rd_buff\[0\]\[2\]\" into an OR gate" {  } { { "sdram.sv" "" { Text "C:/Projects/FPGA/SystemVerilog/sdram/sdram.sv" 72 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1616608350569 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sdram:sdram_inst\|rd_sdram\[3\] sdram:sdram_inst\|rd_buff\[0\]\[3\] " "Converted the fan-out from the tri-state buffer \"sdram:sdram_inst\|rd_sdram\[3\]\" to the node \"sdram:sdram_inst\|rd_buff\[0\]\[3\]\" into an OR gate" {  } { { "sdram.sv" "" { Text "C:/Projects/FPGA/SystemVerilog/sdram/sdram.sv" 72 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1616608350569 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sdram:sdram_inst\|rd_sdram\[4\] sdram:sdram_inst\|rd_buff\[0\]\[4\] " "Converted the fan-out from the tri-state buffer \"sdram:sdram_inst\|rd_sdram\[4\]\" to the node \"sdram:sdram_inst\|rd_buff\[0\]\[4\]\" into an OR gate" {  } { { "sdram.sv" "" { Text "C:/Projects/FPGA/SystemVerilog/sdram/sdram.sv" 72 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1616608350569 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sdram:sdram_inst\|rd_sdram\[5\] sdram:sdram_inst\|rd_buff\[0\]\[5\] " "Converted the fan-out from the tri-state buffer \"sdram:sdram_inst\|rd_sdram\[5\]\" to the node \"sdram:sdram_inst\|rd_buff\[0\]\[5\]\" into an OR gate" {  } { { "sdram.sv" "" { Text "C:/Projects/FPGA/SystemVerilog/sdram/sdram.sv" 72 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1616608350569 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sdram:sdram_inst\|rd_sdram\[6\] sdram:sdram_inst\|rd_buff\[0\]\[6\] " "Converted the fan-out from the tri-state buffer \"sdram:sdram_inst\|rd_sdram\[6\]\" to the node \"sdram:sdram_inst\|rd_buff\[0\]\[6\]\" into an OR gate" {  } { { "sdram.sv" "" { Text "C:/Projects/FPGA/SystemVerilog/sdram/sdram.sv" 72 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1616608350569 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sdram:sdram_inst\|rd_sdram\[7\] sdram:sdram_inst\|rd_buff\[0\]\[7\] " "Converted the fan-out from the tri-state buffer \"sdram:sdram_inst\|rd_sdram\[7\]\" to the node \"sdram:sdram_inst\|rd_buff\[0\]\[7\]\" into an OR gate" {  } { { "sdram.sv" "" { Text "C:/Projects/FPGA/SystemVerilog/sdram/sdram.sv" 72 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1616608350569 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sdram:sdram_inst\|rd_sdram\[8\] sdram:sdram_inst\|rd_buff\[0\]\[8\] " "Converted the fan-out from the tri-state buffer \"sdram:sdram_inst\|rd_sdram\[8\]\" to the node \"sdram:sdram_inst\|rd_buff\[0\]\[8\]\" into an OR gate" {  } { { "sdram.sv" "" { Text "C:/Projects/FPGA/SystemVerilog/sdram/sdram.sv" 72 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1616608350569 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sdram:sdram_inst\|rd_sdram\[9\] sdram:sdram_inst\|rd_buff\[0\]\[9\] " "Converted the fan-out from the tri-state buffer \"sdram:sdram_inst\|rd_sdram\[9\]\" to the node \"sdram:sdram_inst\|rd_buff\[0\]\[9\]\" into an OR gate" {  } { { "sdram.sv" "" { Text "C:/Projects/FPGA/SystemVerilog/sdram/sdram.sv" 72 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1616608350569 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sdram:sdram_inst\|rd_sdram\[10\] sdram:sdram_inst\|rd_buff\[0\]\[10\] " "Converted the fan-out from the tri-state buffer \"sdram:sdram_inst\|rd_sdram\[10\]\" to the node \"sdram:sdram_inst\|rd_buff\[0\]\[10\]\" into an OR gate" {  } { { "sdram.sv" "" { Text "C:/Projects/FPGA/SystemVerilog/sdram/sdram.sv" 72 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1616608350569 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sdram:sdram_inst\|rd_sdram\[11\] sdram:sdram_inst\|rd_buff\[0\]\[11\] " "Converted the fan-out from the tri-state buffer \"sdram:sdram_inst\|rd_sdram\[11\]\" to the node \"sdram:sdram_inst\|rd_buff\[0\]\[11\]\" into an OR gate" {  } { { "sdram.sv" "" { Text "C:/Projects/FPGA/SystemVerilog/sdram/sdram.sv" 72 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1616608350569 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sdram:sdram_inst\|rd_sdram\[12\] sdram:sdram_inst\|rd_buff\[0\]\[12\] " "Converted the fan-out from the tri-state buffer \"sdram:sdram_inst\|rd_sdram\[12\]\" to the node \"sdram:sdram_inst\|rd_buff\[0\]\[12\]\" into an OR gate" {  } { { "sdram.sv" "" { Text "C:/Projects/FPGA/SystemVerilog/sdram/sdram.sv" 72 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1616608350569 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sdram:sdram_inst\|rd_sdram\[13\] sdram:sdram_inst\|rd_buff\[0\]\[13\] " "Converted the fan-out from the tri-state buffer \"sdram:sdram_inst\|rd_sdram\[13\]\" to the node \"sdram:sdram_inst\|rd_buff\[0\]\[13\]\" into an OR gate" {  } { { "sdram.sv" "" { Text "C:/Projects/FPGA/SystemVerilog/sdram/sdram.sv" 72 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1616608350569 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sdram:sdram_inst\|rd_sdram\[14\] sdram:sdram_inst\|rd_buff\[0\]\[14\] " "Converted the fan-out from the tri-state buffer \"sdram:sdram_inst\|rd_sdram\[14\]\" to the node \"sdram:sdram_inst\|rd_buff\[0\]\[14\]\" into an OR gate" {  } { { "sdram.sv" "" { Text "C:/Projects/FPGA/SystemVerilog/sdram/sdram.sv" 72 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1616608350569 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sdram:sdram_inst\|rd_sdram\[15\] sdram:sdram_inst\|rd_buff\[0\]\[15\] " "Converted the fan-out from the tri-state buffer \"sdram:sdram_inst\|rd_sdram\[15\]\" to the node \"sdram:sdram_inst\|rd_buff\[0\]\[15\]\" into an OR gate" {  } { { "sdram.sv" "" { Text "C:/Projects/FPGA/SystemVerilog/sdram/sdram.sv" 72 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1616608350569 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1616608350569 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "cke VCC " "Pin \"cke\" is stuck at VCC" {  } { { "sdram_top.sv" "" { Text "C:/Projects/FPGA/SystemVerilog/sdram/sdram_top.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616608351897 "|sdram_top|cke"} { "Warning" "WMLS_MLS_STUCK_PIN" "cs GND " "Pin \"cs\" is stuck at GND" {  } { { "sdram_top.sv" "" { Text "C:/Projects/FPGA/SystemVerilog/sdram/sdram_top.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616608351897 "|sdram_top|cs"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[1\] VCC " "Pin \"led\[1\]\" is stuck at VCC" {  } { { "sdram_top.sv" "" { Text "C:/Projects/FPGA/SystemVerilog/sdram/sdram_top.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616608351897 "|sdram_top|led[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[2\] VCC " "Pin \"led\[2\]\" is stuck at VCC" {  } { { "sdram_top.sv" "" { Text "C:/Projects/FPGA/SystemVerilog/sdram/sdram_top.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616608351897 "|sdram_top|led[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[3\] VCC " "Pin \"led\[3\]\" is stuck at VCC" {  } { { "sdram_top.sv" "" { Text "C:/Projects/FPGA/SystemVerilog/sdram/sdram_top.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616608351897 "|sdram_top|led[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1616608351897 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1616608352147 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Projects/FPGA/SystemVerilog/sdram/output_files/sdram_top.map.smsg " "Generated suppressed messages file C:/Projects/FPGA/SystemVerilog/sdram/output_files/sdram_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616608356381 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1616608356693 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616608356693 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7833 " "Implemented 7833 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1616608357162 ""} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Implemented 26 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1616608357162 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1616608357162 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7789 " "Implemented 7789 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1616608357162 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1616608357162 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1616608357162 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4835 " "Peak virtual memory: 4835 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1616608357208 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 24 20:52:37 2021 " "Processing ended: Wed Mar 24 20:52:37 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1616608357208 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1616608357208 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1616608357208 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1616608357208 ""}
