Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6e88f38826214958bd01804f64fad5de --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TestBench_Fct2_3_behav xil_defaultlib.TestBench_Fct2_3 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.Add1bitA [add1bita_default]
Compiling architecture behavioral of entity xil_defaultlib.Add1bitB [add1bitb_default]
Compiling architecture behavioral of entity xil_defaultlib.Add4bits [add4bits_default]
Compiling architecture behavioral of entity xil_defaultlib.Fct2_3 [fct2_3_default]
Compiling architecture behavioral of entity xil_defaultlib.testbench_fct2_3
Built simulation snapshot TestBench_Fct2_3_behav
