Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\amran\Documents\School-Work\CPEN-391\Experiments\De1_Computer\Computer_System.qsys --block-symbol-file --output-directory=C:\Users\amran\Documents\School-Work\CPEN-391\Experiments\De1_Computer\Video_In_Subsystem --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading De1_Computer/Computer_System.qsys
Progress: Reading input file
Progress: Adding ADC [altera_up_avalon_adc 18.0]
Progress: Parameterizing module ADC
Progress: Adding ARM_A9_HPS [altera_hps 20.1]
Progress: Parameterizing module ARM_A9_HPS
Progress: Adding AV_Config [altera_up_avalon_audio_and_video_config 18.0]
Progress: Parameterizing module AV_Config
Progress: Adding Char_DMA_Addr_Translation [altera_up_avalon_video_dma_ctrl_addr_trans 18.0]
Progress: Parameterizing module Char_DMA_Addr_Translation
Progress: Adding Expansion_JP1 [altera_avalon_pio 20.1]
Progress: Parameterizing module Expansion_JP1
Progress: Adding F2H_Mem_Window_00000000 [altera_address_span_extender 20.1]
Progress: Parameterizing module F2H_Mem_Window_00000000
Progress: Adding F2H_Mem_Window_FF600000 [altera_address_span_extender 20.1]
Progress: Parameterizing module F2H_Mem_Window_FF600000
Progress: Adding F2H_Mem_Window_FF800000 [altera_address_span_extender 20.1]
Progress: Parameterizing module F2H_Mem_Window_FF800000
Progress: Adding HEX3_HEX0 [altera_avalon_pio 20.1]
Progress: Parameterizing module HEX3_HEX0
Progress: Adding HEX5_HEX4 [altera_avalon_pio 20.1]
Progress: Parameterizing module HEX5_HEX4
Progress: Adding Interval_Timer [altera_avalon_timer 20.1]
Progress: Parameterizing module Interval_Timer
Progress: Adding Interval_Timer_2 [altera_avalon_timer 20.1]
Progress: Parameterizing module Interval_Timer_2
Progress: Adding Interval_Timer_2nd_Core [altera_avalon_timer 20.1]
Progress: Parameterizing module Interval_Timer_2nd_Core
Progress: Adding Interval_Timer_2nd_Core_2 [altera_avalon_timer 20.1]
Progress: Parameterizing module Interval_Timer_2nd_Core_2
Progress: Adding JTAG_UART [altera_avalon_jtag_uart 20.1]
Progress: Parameterizing module JTAG_UART
Progress: Adding JTAG_UART_2nd_Core [altera_avalon_jtag_uart 20.1]
Progress: Parameterizing module JTAG_UART_2nd_Core
Progress: Adding JTAG_UART_for_ARM_0 [altera_avalon_jtag_uart 20.1]
Progress: Parameterizing module JTAG_UART_for_ARM_0
Progress: Adding JTAG_UART_for_ARM_1 [altera_avalon_jtag_uart 20.1]
Progress: Parameterizing module JTAG_UART_for_ARM_1
Progress: Adding JTAG_to_FPGA_Bridge [altera_jtag_avalon_master 20.1]
Progress: Parameterizing module JTAG_to_FPGA_Bridge
Progress: Adding JTAG_to_HPS_Bridge [altera_jtag_avalon_master 20.1]
Progress: Parameterizing module JTAG_to_HPS_Bridge
Progress: Adding LEDs [altera_avalon_pio 20.1]
Progress: Parameterizing module LEDs
Progress: Adding Onchip_SRAM [altera_avalon_onchip_memory2 20.1]
Progress: Parameterizing module Onchip_SRAM
Progress: Adding Pixel_DMA_Addr_Translation [altera_up_avalon_video_dma_ctrl_addr_trans 18.0]
Progress: Parameterizing module Pixel_DMA_Addr_Translation
Progress: Adding Pushbuttons [altera_avalon_pio 20.1]
Progress: Parameterizing module Pushbuttons
Progress: Adding SDRAM [altera_avalon_new_sdram_controller 20.1]
Progress: Parameterizing module SDRAM
Progress: Adding Slider_Switches [altera_avalon_pio 20.1]
Progress: Parameterizing module Slider_Switches
Progress: Adding SysID [altera_avalon_sysid_qsys 20.1]
Progress: Parameterizing module SysID
Progress: Adding System_PLL [altera_up_avalon_sys_sdram_pll 18.0]
Progress: Parameterizing module System_PLL
Progress: Adding VGA_Subsystem [VGA_Subsystem 1.0]
Progress: Reading input file
Progress: Adding Char_Buf_Subsystem [Char_Buf_Subsystem 1.0]
Progress: Reading input file
Progress: Adding ASCII_to_Image [altera_up_avalon_video_ascii_to_image 18.0]
Progress: Parameterizing module ASCII_to_Image
Progress: Adding Char_Buf_DMA [altera_up_avalon_video_dma_controller 18.0]
Progress: Parameterizing module Char_Buf_DMA
Progress: Adding Char_Buf_RGB_Resampler [altera_up_avalon_video_rgb_resampler 18.0]
Progress: Parameterizing module Char_Buf_RGB_Resampler
Progress: Adding Char_Buf_Scaler [altera_up_avalon_video_scaler 18.0]
Progress: Parameterizing module Char_Buf_Scaler
Progress: Adding Onchip_SRAM [altera_avalon_onchip_memory2 18.1]
Warning: Onchip_SRAM: Used altera_avalon_onchip_memory2 20.1 (instead of 18.1)
Progress: Parameterizing module Onchip_SRAM
Progress: Adding Set_Black_Transparent [altera_up_avalon_video_change_alpha 18.0]
Progress: Parameterizing module Set_Black_Transparent
Progress: Adding Sys_Clk [clock_source 18.1]
Warning: Sys_Clk: Used clock_source 20.1 (instead of 18.1)
Progress: Parameterizing module Sys_Clk
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Progress: Parameterizing module Char_Buf_Subsystem
Progress: Adding Sys_Clk [clock_source 18.1]
Warning: Sys_Clk: Used clock_source 20.1 (instead of 18.1)
Progress: Parameterizing module Sys_Clk
Progress: Adding VGA_Alpha_Blender [altera_up_avalon_video_alpha_blender 18.0]
Progress: Parameterizing module VGA_Alpha_Blender
Progress: Adding VGA_Clk [clock_source 18.1]
Warning: VGA_Clk: Used clock_source 20.1 (instead of 18.1)
Progress: Parameterizing module VGA_Clk
Progress: Adding VGA_Controller [altera_up_avalon_video_vga_controller 18.1]
Warning: altera_up_avalon_video_vga_controller: Catalog mismatch; expected v18.0 but found v21.1
Warning: VGA_Controller: Used altera_up_avalon_video_vga_controller 21.1 (instead of 18.1)
Progress: Parameterizing module VGA_Controller
Progress: Adding VGA_Dual_Clock_FIFO [altera_up_avalon_video_dual_clock_buffer 18.0]
Progress: Parameterizing module VGA_Dual_Clock_FIFO
Progress: Adding VGA_Pixel_DMA [altera_up_avalon_video_dma_controller 18.0]
Progress: Parameterizing module VGA_Pixel_DMA
Progress: Adding VGA_Pixel_FIFO [altera_up_avalon_video_dual_clock_buffer 18.0]
Progress: Parameterizing module VGA_Pixel_FIFO
Progress: Adding VGA_Pixel_RGB_Resampler [altera_up_avalon_video_rgb_resampler 18.0]
Progress: Parameterizing module VGA_Pixel_RGB_Resampler
Progress: Adding VGA_Pixel_Scaler [altera_up_avalon_video_scaler 18.0]
Progress: Parameterizing module VGA_Pixel_Scaler
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Progress: Parameterizing module VGA_Subsystem
Progress: Adding Video_In_DMA_Addr_Translation [altera_up_avalon_video_dma_ctrl_addr_trans 18.0]
Progress: Parameterizing module Video_In_DMA_Addr_Translation
Progress: Adding Video_In_Subsystem [Video_In_Subsystem 1.0]
Progress: Reading input file
Progress: Adding Sys_Clk [clock_source 20.1]
Progress: Parameterizing module Sys_Clk
Progress: Adding Video_In [altera_up_avalon_video_decoder 18.0]
Progress: Parameterizing module Video_In
Progress: Adding Video_In_CSC [altera_up_avalon_video_csc 18.0]
Progress: Parameterizing module Video_In_CSC
Progress: Adding Video_In_Chroma_Resampler [altera_up_avalon_video_chroma_resampler 18.0]
Progress: Parameterizing module Video_In_Chroma_Resampler
Progress: Adding Video_In_Clipper [altera_up_avalon_video_clipper 18.0]
Progress: Parameterizing module Video_In_Clipper
Progress: Adding Video_In_DMA [altera_up_avalon_video_dma_controller 18.0]
Progress: Parameterizing module Video_In_DMA
Progress: Adding Video_In_RGB_Resampler [altera_up_avalon_video_rgb_resampler 18.0]
Progress: Parameterizing module Video_In_RGB_Resampler
Progress: Adding Video_In_Scaler [altera_up_avalon_video_scaler 18.0]
Progress: Parameterizing module Video_In_Scaler
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Progress: Parameterizing module Video_In_Subsystem
Progress: Adding Video_PLL [altera_up_avalon_video_pll 18.0]
Progress: Parameterizing module Video_PLL
Progress: Adding rs232_0 [altera_up_avalon_rs232 17.1]
Progress: Parameterizing module rs232_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Computer_System.ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73
Info: Computer_System.ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: Computer_System.ARM_A9_HPS: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: Computer_System.ARM_A9_HPS: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: Computer_System.ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Warning: Computer_System.Char_DMA_Addr_Translation.master: Master needs a minimum address width of 3 bits (has 2)
Info: Computer_System.JTAG_UART: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: Computer_System.JTAG_UART_2nd_Core: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: Computer_System.JTAG_UART_for_ARM_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: Computer_System.JTAG_UART_for_ARM_1: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Warning: Computer_System.Pixel_DMA_Addr_Translation.master: Master needs a minimum address width of 3 bits (has 2)
Info: Computer_System.SDRAM: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: Computer_System.SysID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: Computer_System.SysID: Time stamp will be automatically updated when this component is generated.
Info: Computer_System.System_PLL: Refclk Freq: 50.0
Info: Computer_System.VGA_Subsystem.Char_Buf_Subsystem.Char_Buf_RGB_Resampler: RGB Resampling: 1 (bits) x 1 (planes) -> 10 (bits) x 4 (planes)
Info: Computer_System.VGA_Subsystem.Char_Buf_Subsystem.Char_Buf_Scaler: Change in Resolution: 80 x 60 -> 640 x 480
Warning: Computer_System.VGA_Subsystem.Char_Buf_Subsystem.Char_Buf_RGB_Resampler: Char_Buf_RGB_Resampler.avalon_rgb_slave must be connected to an Avalon-MM master
Info: Computer_System.VGA_Subsystem.VGA_Controller: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane
Info: Computer_System.VGA_Subsystem.VGA_Pixel_RGB_Resampler: RGB Resampling: 16 (bits) x 1 (planes) -> 10 (bits) x 3 (planes)
Info: Computer_System.VGA_Subsystem.VGA_Pixel_Scaler: Change in Resolution: 320 x 240 -> 640 x 480
Info: Computer_System.VGA_Subsystem.VGA_Pixel_Scaler.avalon_scaler_source/VGA_Alpha_Blender.avalon_background_sink: The source has a channel signal of 2 bits, but the sink does not. Avalon-ST Adapter will be inserted.
Warning: Computer_System.Video_In_DMA_Addr_Translation.master: Master needs a minimum address width of 3 bits (has 2)
Info: Computer_System.Video_In_Subsystem.Video_In: Video In Stream: Format: 720 x 244 (Odd Frames) or 720 x 243 (Even Frames) with Colour: 8 (bits) x 2 (planes) (YCrCb 4:2:2)
Info: Computer_System.Video_In_Subsystem.Video_In_CSC: Colour Space Conversion: 8 (bits) x 3 (planes) (444 YCrCb) -> 8 (bits) x 3 (planes) (24-bit RGB)
Info: Computer_System.Video_In_Subsystem.Video_In_Chroma_Resampler: Chroma Resampling: 8 (bits) x 2 (planes) -> 8 (bits) x 3 (planes)
Info: Computer_System.Video_In_Subsystem.Video_In_Clipper: Change in Resolution: 720 x 244 -> 640 x 240
Info: Computer_System.Video_In_Subsystem.Video_In_RGB_Resampler: RGB Resampling: 8 (bits) x 3 (planes) -> 16 (bits) x 1 (planes)
Info: Computer_System.Video_In_Subsystem.Video_In_Scaler: Change in Resolution: 640 x 240 -> 320 x 240
Warning: Computer_System.Video_In_Subsystem.Video_In_RGB_Resampler: Video_In_RGB_Resampler.avalon_rgb_slave must be connected to an Avalon-MM master
Error: Computer_System.ARM_A9_HPS.h2f_lw_axi_master/Video_In_Subsystem.video_in_edge_detection_control_slave: Missing connection end (try "Remove Dangling Connections")
Error: Computer_System.JTAG_to_FPGA_Bridge.master/Video_In_Subsystem.video_in_edge_detection_control_slave: Missing connection end (try "Remove Dangling Connections")
Warning: Computer_System.ARM_A9_HPS: ARM_A9_HPS.f2h_stm_hw_events must be exported, or connected to a matching conduit.
Warning: Computer_System.Interval_Timer_2nd_Core: Interrupt sender Interval_Timer_2nd_Core.irq is not connected to an interrupt receiver
Warning: Computer_System.Interval_Timer_2nd_Core_2: Interrupt sender Interval_Timer_2nd_Core_2.irq is not connected to an interrupt receiver
Warning: Computer_System.JTAG_UART: Interrupt sender JTAG_UART.irq is not connected to an interrupt receiver
Warning: Computer_System.JTAG_UART_2nd_Core: Interrupt sender JTAG_UART_2nd_Core.irq is not connected to an interrupt receiver
Warning: Computer_System.Interval_Timer_2nd_Core: Interval_Timer_2nd_Core.s1 must be connected to an Avalon-MM master
Warning: Computer_System.Interval_Timer_2nd_Core_2: Interval_Timer_2nd_Core_2.s1 must be connected to an Avalon-MM master
Warning: Computer_System.JTAG_UART_2nd_Core: JTAG_UART_2nd_Core.avalon_jtag_slave must be connected to an Avalon-MM master
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\amran\Documents\School-Work\CPEN-391\Experiments\De1_Computer\Computer_System.qsys --synthesis=VERILOG --output-directory=C:\Users\amran\Documents\School-Work\CPEN-391\Experiments\De1_Computer\Video_In_Subsystem\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading De1_Computer/Computer_System.qsys
Progress: Reading input file
Progress: Adding ADC [altera_up_avalon_adc 18.0]
Progress: Parameterizing module ADC
Progress: Adding ARM_A9_HPS [altera_hps 20.1]
Progress: Parameterizing module ARM_A9_HPS
Progress: Adding AV_Config [altera_up_avalon_audio_and_video_config 18.0]
Progress: Parameterizing module AV_Config
Progress: Adding Char_DMA_Addr_Translation [altera_up_avalon_video_dma_ctrl_addr_trans 18.0]
Progress: Parameterizing module Char_DMA_Addr_Translation
Progress: Adding Expansion_JP1 [altera_avalon_pio 20.1]
Progress: Parameterizing module Expansion_JP1
Progress: Adding F2H_Mem_Window_00000000 [altera_address_span_extender 20.1]
Progress: Parameterizing module F2H_Mem_Window_00000000
Progress: Adding F2H_Mem_Window_FF600000 [altera_address_span_extender 20.1]
Progress: Parameterizing module F2H_Mem_Window_FF600000
Progress: Adding F2H_Mem_Window_FF800000 [altera_address_span_extender 20.1]
Progress: Parameterizing module F2H_Mem_Window_FF800000
Progress: Adding HEX3_HEX0 [altera_avalon_pio 20.1]
Progress: Parameterizing module HEX3_HEX0
Progress: Adding HEX5_HEX4 [altera_avalon_pio 20.1]
Progress: Parameterizing module HEX5_HEX4
Progress: Adding Interval_Timer [altera_avalon_timer 20.1]
Progress: Parameterizing module Interval_Timer
Progress: Adding Interval_Timer_2 [altera_avalon_timer 20.1]
Progress: Parameterizing module Interval_Timer_2
Progress: Adding Interval_Timer_2nd_Core [altera_avalon_timer 20.1]
Progress: Parameterizing module Interval_Timer_2nd_Core
Progress: Adding Interval_Timer_2nd_Core_2 [altera_avalon_timer 20.1]
Progress: Parameterizing module Interval_Timer_2nd_Core_2
Progress: Adding JTAG_UART [altera_avalon_jtag_uart 20.1]
Progress: Parameterizing module JTAG_UART
Progress: Adding JTAG_UART_2nd_Core [altera_avalon_jtag_uart 20.1]
Progress: Parameterizing module JTAG_UART_2nd_Core
Progress: Adding JTAG_UART_for_ARM_0 [altera_avalon_jtag_uart 20.1]
Progress: Parameterizing module JTAG_UART_for_ARM_0
Progress: Adding JTAG_UART_for_ARM_1 [altera_avalon_jtag_uart 20.1]
Progress: Parameterizing module JTAG_UART_for_ARM_1
Progress: Adding JTAG_to_FPGA_Bridge [altera_jtag_avalon_master 20.1]
Progress: Parameterizing module JTAG_to_FPGA_Bridge
Progress: Adding JTAG_to_HPS_Bridge [altera_jtag_avalon_master 20.1]
Progress: Parameterizing module JTAG_to_HPS_Bridge
Progress: Adding LEDs [altera_avalon_pio 20.1]
Progress: Parameterizing module LEDs
Progress: Adding Onchip_SRAM [altera_avalon_onchip_memory2 20.1]
Progress: Parameterizing module Onchip_SRAM
Progress: Adding Pixel_DMA_Addr_Translation [altera_up_avalon_video_dma_ctrl_addr_trans 18.0]
Progress: Parameterizing module Pixel_DMA_Addr_Translation
Progress: Adding Pushbuttons [altera_avalon_pio 20.1]
Progress: Parameterizing module Pushbuttons
Progress: Adding SDRAM [altera_avalon_new_sdram_controller 20.1]
Progress: Parameterizing module SDRAM
Progress: Adding Slider_Switches [altera_avalon_pio 20.1]
Progress: Parameterizing module Slider_Switches
Progress: Adding SysID [altera_avalon_sysid_qsys 20.1]
Progress: Parameterizing module SysID
Progress: Adding System_PLL [altera_up_avalon_sys_sdram_pll 18.0]
Progress: Parameterizing module System_PLL
Progress: Adding VGA_Subsystem [VGA_Subsystem 1.0]
Progress: Parameterizing module VGA_Subsystem
Progress: Adding Video_In_DMA_Addr_Translation [altera_up_avalon_video_dma_ctrl_addr_trans 18.0]
Progress: Parameterizing module Video_In_DMA_Addr_Translation
Progress: Adding Video_In_Subsystem [Video_In_Subsystem 1.0]
Progress: Parameterizing module Video_In_Subsystem
Progress: Adding Video_PLL [altera_up_avalon_video_pll 18.0]
Progress: Parameterizing module Video_PLL
Progress: Adding rs232_0 [altera_up_avalon_rs232 17.1]
Progress: Parameterizing module rs232_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Computer_System.ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73
Info: Computer_System.ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: Computer_System.ARM_A9_HPS: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: Computer_System.ARM_A9_HPS: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: Computer_System.ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Warning: Computer_System.Char_DMA_Addr_Translation.master: Master needs a minimum address width of 3 bits (has 2)
Info: Computer_System.JTAG_UART: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: Computer_System.JTAG_UART_2nd_Core: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: Computer_System.JTAG_UART_for_ARM_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: Computer_System.JTAG_UART_for_ARM_1: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Warning: Computer_System.Pixel_DMA_Addr_Translation.master: Master needs a minimum address width of 3 bits (has 2)
Info: Computer_System.SDRAM: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: Computer_System.SysID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: Computer_System.SysID: Time stamp will be automatically updated when this component is generated.
Info: Computer_System.System_PLL: Refclk Freq: 50.0
Info: Computer_System.VGA_Subsystem.Char_Buf_Subsystem.Char_Buf_RGB_Resampler: RGB Resampling: 1 (bits) x 1 (planes) -> 10 (bits) x 4 (planes)
Info: Computer_System.VGA_Subsystem.Char_Buf_Subsystem.Char_Buf_Scaler: Change in Resolution: 80 x 60 -> 640 x 480
Warning: Computer_System.VGA_Subsystem.Char_Buf_Subsystem.Char_Buf_RGB_Resampler: Char_Buf_RGB_Resampler.avalon_rgb_slave must be connected to an Avalon-MM master
Info: Computer_System.VGA_Subsystem.VGA_Controller: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane
Info: Computer_System.VGA_Subsystem.VGA_Pixel_RGB_Resampler: RGB Resampling: 16 (bits) x 1 (planes) -> 10 (bits) x 3 (planes)
Info: Computer_System.VGA_Subsystem.VGA_Pixel_Scaler: Change in Resolution: 320 x 240 -> 640 x 480
Info: Computer_System.VGA_Subsystem.VGA_Pixel_Scaler.avalon_scaler_source/VGA_Alpha_Blender.avalon_background_sink: The source has a channel signal of 2 bits, but the sink does not. Avalon-ST Adapter will be inserted.
Warning: Computer_System.Video_In_DMA_Addr_Translation.master: Master needs a minimum address width of 3 bits (has 2)
Info: Computer_System.Video_In_Subsystem.Video_In: Video In Stream: Format: 720 x 244 (Odd Frames) or 720 x 243 (Even Frames) with Colour: 8 (bits) x 2 (planes) (YCrCb 4:2:2)
Info: Computer_System.Video_In_Subsystem.Video_In_CSC: Colour Space Conversion: 8 (bits) x 3 (planes) (444 YCrCb) -> 8 (bits) x 3 (planes) (24-bit RGB)
Info: Computer_System.Video_In_Subsystem.Video_In_Chroma_Resampler: Chroma Resampling: 8 (bits) x 2 (planes) -> 8 (bits) x 3 (planes)
Info: Computer_System.Video_In_Subsystem.Video_In_Clipper: Change in Resolution: 720 x 244 -> 640 x 240
Info: Computer_System.Video_In_Subsystem.Video_In_RGB_Resampler: RGB Resampling: 8 (bits) x 3 (planes) -> 16 (bits) x 1 (planes)
Info: Computer_System.Video_In_Subsystem.Video_In_Scaler: Change in Resolution: 640 x 240 -> 320 x 240
Warning: Computer_System.Video_In_Subsystem.Video_In_RGB_Resampler: Video_In_RGB_Resampler.avalon_rgb_slave must be connected to an Avalon-MM master
Error: Computer_System.ARM_A9_HPS.h2f_lw_axi_master/Video_In_Subsystem.video_in_edge_detection_control_slave: Missing connection end (try "Remove Dangling Connections")
Error: Computer_System.JTAG_to_FPGA_Bridge.master/Video_In_Subsystem.video_in_edge_detection_control_slave: Missing connection end (try "Remove Dangling Connections")
Warning: Computer_System.ARM_A9_HPS: ARM_A9_HPS.f2h_stm_hw_events must be exported, or connected to a matching conduit.
Warning: Computer_System.Interval_Timer_2nd_Core: Interrupt sender Interval_Timer_2nd_Core.irq is not connected to an interrupt receiver
Warning: Computer_System.Interval_Timer_2nd_Core_2: Interrupt sender Interval_Timer_2nd_Core_2.irq is not connected to an interrupt receiver
Warning: Computer_System.JTAG_UART: Interrupt sender JTAG_UART.irq is not connected to an interrupt receiver
Warning: Computer_System.JTAG_UART_2nd_Core: Interrupt sender JTAG_UART_2nd_Core.irq is not connected to an interrupt receiver
Warning: Computer_System.Interval_Timer_2nd_Core: Interval_Timer_2nd_Core.s1 must be connected to an Avalon-MM master
Warning: Computer_System.Interval_Timer_2nd_Core_2: Interval_Timer_2nd_Core_2.s1 must be connected to an Avalon-MM master
Warning: Computer_System.JTAG_UART_2nd_Core: JTAG_UART_2nd_Core.avalon_jtag_slave must be connected to an Avalon-MM master
Info: Computer_System: Generating Computer_System "Computer_System" for QUARTUS_SYNTH
Error: null
