# à¦¬à¦¾à¦¸ à¦†à¦°à§à¦•à¦¿à¦Ÿà§‡à¦•à¦šà¦¾à¦°
## Chapter 20: Bus Architecture

---

## ğŸ“Œ à¦¬à¦¾à¦¸ à¦•à§€?

à¦¬à¦¾à¦¸ à¦¹à¦²à§‹ à¦à¦•à¦¾à¦§à¦¿à¦• à¦¡à¦¿à¦­à¦¾à¦‡à¦¸à§‡à¦° à¦®à¦§à§à¦¯à§‡ à¦¡à§‡à¦Ÿà¦¾ à¦†à¦¦à¦¾à¦¨-à¦ªà§à¦°à¦¦à¦¾à¦¨à§‡à¦° à¦œà¦¨à§à¦¯ shared communication pathwayà¥¤

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                        Bus Structure                         â”‚
â”‚                                                              â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”   â”Œâ”€â”€â”€â”€â”€â”   â”Œâ”€â”€â”€â”€â”€â”   â”Œâ”€â”€â”€â”€â”€â”   â”Œâ”€â”€â”€â”€â”€â”          â”‚
â”‚  â”‚ CPU â”‚   â”‚ Mem â”‚   â”‚ GPU â”‚   â”‚ I/O â”‚   â”‚ SSD â”‚          â”‚
â”‚  â””â”€â”€â”¬â”€â”€â”˜   â””â”€â”€â”¬â”€â”€â”˜   â””â”€â”€â”¬â”€â”€â”˜   â””â”€â”€â”¬â”€â”€â”˜   â””â”€â”€â”¬â”€â”€â”˜          â”‚
â”‚     â”‚         â”‚         â”‚         â”‚         â”‚              â”‚
â”‚     â–¼         â–¼         â–¼         â–¼         â–¼              â”‚
â”‚  â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•           â”‚
â”‚                    System Bus                               â”‚
â”‚  â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•           â”‚
â”‚                                                              â”‚
â”‚  Bus Components:                                             â”‚
â”‚  â”œâ”€â”€ Data Bus (bidirectional)                               â”‚
â”‚  â”œâ”€â”€ Address Bus (unidirectional)                           â”‚
â”‚  â””â”€â”€ Control Bus (bidirectional)                            â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## ğŸ”§ Bus Types

### à§§. Data Bus
```
Data Bus Width:
- 8-bit  â†’ 1 byte per transfer
- 16-bit â†’ 2 bytes per transfer
- 32-bit â†’ 4 bytes per transfer
- 64-bit â†’ 8 bytes per transfer
- 256-bit (GPU memory)

Wider bus = Higher throughput
```

### à§¨. Address Bus
```
Address Bus Width determines memory addressing:
- 20-bit â†’ 2^20 = 1 MB (8086)
- 32-bit â†’ 2^32 = 4 GB
- 36-bit â†’ 2^36 = 64 GB (PAE)
- 48-bit â†’ 2^48 = 256 TB (x86-64)
- 64-bit â†’ 2^64 = 16 EB (theoretical)
```

### à§©. Control Bus
```
Control Signals:
- Read/Write
- Memory/IO
- Interrupt Request (IRQ)
- Bus Request/Grant
- Clock
- Reset
```

---

## ğŸšŒ Bus Hierarchy

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                     Modern Bus Hierarchy                     â”‚
â”‚                                                              â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚
â”‚  â”‚                        CPU                             â”‚  â”‚
â”‚  â”‚  â”Œâ”€â”€â”€â”€â”€â” â”Œâ”€â”€â”€â”€â”€â” â”Œâ”€â”€â”€â”€â”€â” â”Œâ”€â”€â”€â”€â”€â”                     â”‚  â”‚
â”‚  â”‚  â”‚Core0â”‚ â”‚Core1â”‚ â”‚Core2â”‚ â”‚Core3â”‚                     â”‚  â”‚
â”‚  â”‚  â””â”€â”€â”¬â”€â”€â”˜ â””â”€â”€â”¬â”€â”€â”˜ â””â”€â”€â”¬â”€â”€â”˜ â””â”€â”€â”¬â”€â”€â”˜                     â”‚  â”‚
â”‚  â”‚     â””â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”¬â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”˜                         â”‚  â”‚
â”‚  â”‚                 â”‚                                      â”‚  â”‚
â”‚  â”‚        â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”                            â”‚  â”‚
â”‚  â”‚        â”‚  Ring Bus / Mesh â”‚                           â”‚  â”‚
â”‚  â”‚        â””â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”˜                            â”‚  â”‚
â”‚  â”‚                 â”‚                                      â”‚  â”‚
â”‚  â”‚        â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”                            â”‚  â”‚
â”‚  â”‚        â”‚  Memory Controllerâ”‚                          â”‚  â”‚
â”‚  â”‚        â””â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”˜                            â”‚  â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚
â”‚                    â”‚ DDR5 Bus                                â”‚
â”‚           â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”                               â”‚
â”‚           â”‚      DRAM       â”‚                               â”‚
â”‚           â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                               â”‚
â”‚                                                              â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚
â”‚  â”‚              PCIe Root Complex                         â”‚  â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚
â”‚              â”‚          â”‚          â”‚                        â”‚
â”‚         â”Œâ”€â”€â”€â”€â”´â”€â”€â”€â”€â”â”Œâ”€â”€â”€â”€â”´â”€â”€â”€â”€â”â”Œâ”€â”€â”€â”€â”´â”€â”€â”€â”€â”                 â”‚
â”‚         â”‚   GPU   â”‚â”‚  NVMe   â”‚â”‚ Network â”‚                 â”‚
â”‚         â”‚ x16     â”‚â”‚   x4    â”‚â”‚   x4    â”‚                 â”‚
â”‚         â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                 â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## âš¡ PCIe (Peripheral Component Interconnect Express)

### PCIe Overview

```
PCIe Generation Comparison:

Gen â”‚ Per Lane  â”‚ x16 Total  â”‚ Year
â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€
1.0 â”‚  250 MB/s â”‚    4 GB/s  â”‚ 2003
2.0 â”‚  500 MB/s â”‚    8 GB/s  â”‚ 2007
3.0 â”‚ 1000 MB/s â”‚   16 GB/s  â”‚ 2010
4.0 â”‚ 2000 MB/s â”‚   32 GB/s  â”‚ 2017
5.0 â”‚ 4000 MB/s â”‚   64 GB/s  â”‚ 2019
6.0 â”‚ 8000 MB/s â”‚  128 GB/s  â”‚ 2022
7.0 â”‚16000 MB/s â”‚  256 GB/s  â”‚ 2025
```

### PCIe Architecture

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    PCIe Architecture                         â”‚
â”‚                                                              â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”‚
â”‚  â”‚                Transaction Layer                     â”‚    â”‚
â”‚  â”‚  - Packet creation/parsing                           â”‚    â”‚
â”‚  â”‚  - Flow control                                      â”‚    â”‚
â”‚  â”‚  - Ordering                                          â”‚    â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â”‚
â”‚                          â”‚                                   â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”‚
â”‚  â”‚                 Data Link Layer                      â”‚    â”‚
â”‚  â”‚  - CRC generation/checking                           â”‚    â”‚
â”‚  â”‚  - ACK/NAK protocol                                  â”‚    â”‚
â”‚  â”‚  - Error correction                                  â”‚    â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â”‚
â”‚                          â”‚                                   â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”‚
â”‚  â”‚                 Physical Layer                       â”‚    â”‚
â”‚  â”‚  - Serialization/Deserialization                     â”‚    â”‚
â”‚  â”‚  - 8b/10b or 128b/130b encoding                      â”‚    â”‚
â”‚  â”‚  - Differential signaling                            â”‚    â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### PCIe Lane Configuration

```
Device      â”‚ Typical Lanes â”‚ Bandwidth (Gen 4)
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
GPU         â”‚      x16      â”‚    32 GB/s
NVMe SSD    â”‚      x4       â”‚     8 GB/s
Network 10G â”‚      x4       â”‚     8 GB/s
USB 4       â”‚      x4       â”‚     8 GB/s
Audio Card  â”‚      x1       â”‚     2 GB/s
```

---

## ğŸ’¾ Memory Bus (DDR)

### DDR5 Architecture

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                      DDR5 Memory                             â”‚
â”‚                                                              â”‚
â”‚  Channel A (32-bit)        Channel B (32-bit)               â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”       â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”             â”‚
â”‚  â”‚ Bank Group 0    â”‚       â”‚ Bank Group 0    â”‚             â”‚
â”‚  â”‚ â”œâ”€â”€ Bank 0-3    â”‚       â”‚ â”œâ”€â”€ Bank 0-3    â”‚             â”‚
â”‚  â”‚ Bank Group 1    â”‚       â”‚ Bank Group 1    â”‚             â”‚
â”‚  â”‚ â”œâ”€â”€ Bank 0-3    â”‚       â”‚ â”œâ”€â”€ Bank 0-3    â”‚             â”‚
â”‚  â”‚ ...             â”‚       â”‚ ...             â”‚             â”‚
â”‚  â”‚ Bank Group 7    â”‚       â”‚ Bank Group 7    â”‚             â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜       â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜             â”‚
â”‚                                                              â”‚
â”‚  DDR5 Features:                                              â”‚
â”‚  - Dual 32-bit channels (vs single 64-bit in DDR4)         â”‚
â”‚  - 4800-8400 MT/s                                           â”‚
â”‚  - On-die ECC                                               â”‚
â”‚  - 1.1V (vs 1.2V DDR4)                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### Memory Bandwidth Calculation

```
Bandwidth = Data Rate Ã— Bus Width Ã— Channels

Example: DDR5-6400
= 6400 MT/s Ã— 8 bytes Ã— 2 channels
= 102.4 GB/s
```

---

## ğŸ”— Other Bus Standards

### USB (Universal Serial Bus)

```
USB Versions:
USB 1.1   â”‚   12 Mbps (1.5 MB/s)
USB 2.0   â”‚  480 Mbps (60 MB/s)
USB 3.0   â”‚    5 Gbps (625 MB/s)
USB 3.1   â”‚   10 Gbps (1.25 GB/s)
USB 3.2   â”‚   20 Gbps (2.5 GB/s)
USB 4     â”‚   40 Gbps (5 GB/s)
USB 4v2   â”‚   80 Gbps (10 GB/s)
```

### SATA vs NVMe

```
SATA:
- 6 Gbps (600 MB/s)
- AHCI protocol
- Single command queue (32 depth)

NVMe:
- PCIe x4 (up to 32 GB/s)
- NVMe protocol
- 65,535 queues (65,536 depth each)

â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚         Performance Comparison           â”‚
â”‚  SATA SSD: â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–‘â–‘â–‘â–‘â–‘â–‘ ~550 MB/s        â”‚
â”‚  NVMe SSD: â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆ ~7000 MB/s    â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### Thunderbolt 4

```
- 40 Gbps bidirectional
- PCIe tunneling
- DisplayPort 2.0
- USB 4 compatible
- Power delivery (100W)
```

---

## ğŸ”„ Bus Arbitration

### Arbitration Methods

```
1. Daisy Chain:
   â”Œâ”€â”€â”€â”   â”Œâ”€â”€â”€â”   â”Œâ”€â”€â”€â”   â”Œâ”€â”€â”€â”
   â”‚ A â”‚â”€â”€â–¶â”‚ B â”‚â”€â”€â–¶â”‚ C â”‚â”€â”€â–¶â”‚ D â”‚
   â””â”€â”€â”€â”˜   â””â”€â”€â”€â”˜   â””â”€â”€â”€â”˜   â””â”€â”€â”€â”˜
   Priority: A > B > C > D

2. Centralized Arbitration:
        â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”
        â”‚ Arbiter â”‚
        â””â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”˜
      â”Œâ”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”
      â”‚      â”‚      â”‚
   â”Œâ”€â”€â”´â”€â”€â”â”Œâ”€â”€â”´â”€â”€â”â”Œâ”€â”€â”´â”€â”€â”
   â”‚  A  â”‚â”‚  B  â”‚â”‚  C  â”‚
   â””â”€â”€â”€â”€â”€â”˜â””â”€â”€â”€â”€â”€â”˜â””â”€â”€â”€â”€â”€â”˜

3. Distributed Arbitration:
   Each device has unique ID
   Collision â†’ Higher ID wins
```

### Bus Transactions

```
Read Transaction:
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ Cycle â”‚  1   â”‚  2   â”‚  3   â”‚  4   â”‚  5   â”‚  6  â”‚      â”‚
â”‚â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”‚
â”‚Addressâ”‚â”€â”€â”€â”€â”€â”€â”‚      â”‚      â”‚      â”‚      â”‚     â”‚      â”‚
â”‚ Data  â”‚      â”‚      â”‚      â”‚      â”‚â”€â”€â”€â”€â”€â”€â”‚     â”‚      â”‚
â”‚ Read  â”‚â”€â”€â”€â”€â”€â”€â”‚      â”‚      â”‚      â”‚      â”‚     â”‚      â”‚
â”‚ Wait  â”‚      â”‚â”€â”€â”€â”€â”€â”€â”‚â”€â”€â”€â”€â”€â”€â”‚â”€â”€â”€â”€â”€â”€â”‚      â”‚     â”‚      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## ğŸ“Š Interconnect Technologies

### On-Chip Interconnects

```
1. Crossbar:
   â”Œâ”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”
   â”‚ â•³ â”‚ â•³ â”‚ â•³ â”‚ Core 0
   â”œâ”€â”€â”€â”¼â”€â”€â”€â”¼â”€â”€â”€â”¤
   â”‚ â•³ â”‚ â•³ â”‚ â•³ â”‚ Core 1
   â”œâ”€â”€â”€â”¼â”€â”€â”€â”¼â”€â”€â”€â”¤
   â”‚ â•³ â”‚ â•³ â”‚ â•³ â”‚ Core 2
   â””â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”˜
    L2   L2   L2

2. Ring Bus:
   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
   â”‚  Core0 â—€â”€â–¶ Core1        â”‚
   â”‚    â–²         â–¼          â”‚
   â”‚  LLC  â—€â”€â”€â”€â”€â”€â–¶ Core2     â”‚
   â”‚    â–²         â–¼          â”‚
   â”‚  Core3 â—€â”€â–¶ Memory       â”‚
   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

3. Mesh:
   â”Œâ”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”
   â”‚ C â”‚â”€â”‚ C â”‚â”€â”‚ C â”‚â”€â”‚ C â”‚
   â””â”€â”‚â”€â”´â”€â”‚â”€â”´â”€â”‚â”€â”´â”€â”‚â”€â”˜
     â”‚   â”‚   â”‚   â”‚
   â”Œâ”€â”‚â”€â”¬â”€â”‚â”€â”¬â”€â”‚â”€â”¬â”€â”‚â”€â”
   â”‚ C â”‚â”€â”‚ C â”‚â”€â”‚ C â”‚â”€â”‚ C â”‚
   â””â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”˜
```

---

## âœï¸ à¦…à¦¨à§à¦¶à§€à¦²à¦¨à§€

1. PCIe generations à¦à¦° bandwidth à¦¤à§à¦²à¦¨à¦¾ à¦•à¦°à§à¦¨à¥¤
2. DDR5 à¦à¦° à¦¨à¦¤à§à¦¨ features à¦¬à§à¦¯à¦¾à¦–à§à¦¯à¦¾ à¦•à¦°à§à¦¨à¥¤
3. NVMe à¦•à§‡à¦¨ SATA à¦¥à§‡à¦•à§‡ à¦¦à§à¦°à§à¦¤?

---

## ğŸ“š à¦ªà¦°à¦¬à¦°à§à¦¤à§€ à¦…à¦§à§à¦¯à¦¾à¦¯à¦¼
[à¦¸à§à¦ªà¦¾à¦°à¦¸à§à¦•à§‡à¦²à¦¾à¦° à¦ªà§à¦°à¦¸à§‡à¦¸à¦°](../08-à¦…à§à¦¯à¦¾à¦¡à¦­à¦¾à¦¨à§à¦¸à¦¡-à¦Ÿà¦ªà¦¿à¦•à§à¦¸/01-à¦¸à§à¦ªà¦¾à¦°à¦¸à§à¦•à§‡à¦²à¦¾à¦°-à¦ªà§à¦°à¦¸à§‡à¦¸à¦°.md)
