// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"

// DATE "05/17/2023 23:51:09"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module partie4 (
	CLOCK_50,
	KEY,
	SW,
	HEX5,
	HEX4,
	HEX3,
	HEX2,
	HEX1,
	HEX0,
	LEDR);
input 	CLOCK_50;
input 	[0:0] KEY;
input 	[9:0] SW;
output 	[0:6] HEX5;
output 	[0:6] HEX4;
output 	[0:6] HEX3;
output 	[0:6] HEX2;
output 	[0:6] HEX1;
output 	[0:6] HEX0;
output 	[9:0] LEDR;

// Design Ports Information
// HEX5[6]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[5]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[4]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[3]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[2]	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[1]	=>  Location: PIN_AA28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[0]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[6]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[5]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[4]	=>  Location: PIN_W24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[2]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[1]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[0]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[6]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[5]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[4]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[3]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_AC30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_AC29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_AD30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_AD29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_AE29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_AF30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_AF29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_AG30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_AH30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_AH29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_AJ29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_AH28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_AG28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_AF28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_AG27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[5]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[7]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[8]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[9]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AC9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputCLKENA0_outclk ;
wire \Add0~9_sumout ;
wire \onesSeondCount[0]~DUPLICATE_q ;
wire \Add0~10 ;
wire \Add0~13_sumout ;
wire \onesSeondCount[1]~DUPLICATE_q ;
wire \Add0~14 ;
wire \Add0~17_sumout ;
wire \Add0~18 ;
wire \Add0~21_sumout ;
wire \Add0~22 ;
wire \Add0~25_sumout ;
wire \Add0~26 ;
wire \Add0~29_sumout ;
wire \Add0~30 ;
wire \Add0~33_sumout ;
wire \Add0~34 ;
wire \Add0~57_sumout ;
wire \Add0~58 ;
wire \Add0~37_sumout ;
wire \Add0~38 ;
wire \Add0~41_sumout ;
wire \Add0~42 ;
wire \Add0~45_sumout ;
wire \onesSeondCount[10]~feeder_combout ;
wire \Add0~46 ;
wire \Add0~49_sumout ;
wire \onesSeondCount[11]~feeder_combout ;
wire \Add0~50 ;
wire \Add0~61_sumout ;
wire \Add0~62 ;
wire \Add0~81_sumout ;
wire \onesSeondCount[13]~DUPLICATE_q ;
wire \Add0~82 ;
wire \Add0~69_sumout ;
wire \Add0~70 ;
wire \Add0~73_sumout ;
wire \Add0~74 ;
wire \Add0~1_sumout ;
wire \onesSeondCount[16]~DUPLICATE_q ;
wire \Add0~2 ;
wire \Add0~77_sumout ;
wire \Add0~78 ;
wire \Add0~6 ;
wire \Add0~85_sumout ;
wire \Add0~86 ;
wire \Add0~89_sumout ;
wire \Add0~90 ;
wire \Add0~93_sumout ;
wire \onesSeondCount[21]~DUPLICATE_q ;
wire \Add0~94 ;
wire \Add0~97_sumout ;
wire \Add0~98 ;
wire \Add0~65_sumout ;
wire \Add0~66 ;
wire \Add0~53_sumout ;
wire \Add0~54 ;
wire \Add0~101_sumout ;
wire \onesSeondCount[25]~DUPLICATE_q ;
wire \Equal0~1_combout ;
wire \Equal0~2_combout ;
wire \Equal0~4_combout ;
wire \Equal0~3_combout ;
wire \Equal0~5_combout ;
wire \onesSeondCount[18]~DUPLICATE_q ;
wire \Add0~5_sumout ;
wire \Equal0~0_combout ;
wire \Equal1~0_combout ;
wire \Equal1~1_combout ;
wire \Equal1~2_combout ;
wire \Rd_addr[0]~1_combout ;
wire \Rd_addr[1]~2_combout ;
wire \Rd_addr[1]~DUPLICATE_q ;
wire \Rd_addr[2]~3_combout ;
wire \Rd_addr[2]~DUPLICATE_q ;
wire \Rd_addr[3]~4_combout ;
wire \Rd_addr[4]~0_combout ;
wire \U4|Mux6~0_combout ;
wire \U4|Mux5~0_combout ;
wire \U4|Mux4~0_combout ;
wire \U4|Mux3~0_combout ;
wire \U4|Mux2~0_combout ;
wire \U4|Mux1~0_combout ;
wire \U4|Mux0~0_combout ;
wire \SW[8]~input_o ;
wire \R3|Q[4]~feeder_combout ;
wire \KEY[0]~input_o ;
wire \R4|Q[4]~feeder_combout ;
wire \SW[4]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \R3|Q[3]~feeder_combout ;
wire \SW[5]~input_o ;
wire \U6|Mux6~0_combout ;
wire \U6|Mux5~0_combout ;
wire \U6|Mux4~0_combout ;
wire \U6|Mux3~0_combout ;
wire \U6|Mux2~0_combout ;
wire \U6|Mux1~0_combout ;
wire \U6|Mux0~0_combout ;
wire \SW[9]~input_o ;
wire \R1|Q~feeder_combout ;
wire \R1|Q~q ;
wire \R2|Q~feeder_combout ;
wire \R2|Q~q ;
wire \SW[0]~input_o ;
wire \R5|Q[0]~feeder_combout ;
wire \R6|Q[0]~feeder_combout ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \R5|Q[2]~feeder_combout ;
wire \SW[3]~input_o ;
wire \R6|Q[3]~feeder_combout ;
wire \U3|Mux6~0_combout ;
wire \U3|Mux5~0_combout ;
wire \U3|Mux4~0_combout ;
wire \U3|Mux3~0_combout ;
wire \U3|Mux2~0_combout ;
wire \U3|Mux1~0_combout ;
wire \U3|Mux0~0_combout ;
wire \U2|Mux6~0_combout ;
wire \U2|Mux5~0_combout ;
wire \U2|Mux4~0_combout ;
wire \U2|Mux3~0_combout ;
wire \U2|Mux2~0_combout ;
wire \U2|Mux1~0_combout ;
wire \U2|Mux0~0_combout ;
wire [3:0] \U1|altsyncram_component|auto_generated|q_b ;
wire [4:0] \R4|Q ;
wire [4:0] \R3|Q ;
wire [25:0] onesSeondCount;
wire [3:0] \R6|Q ;
wire [3:0] \R5|Q ;
wire [4:0] Rd_addr;

wire [39:0] \U1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;

assign \U1|altsyncram_component|auto_generated|q_b [0] = \U1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \U1|altsyncram_component|auto_generated|q_b [1] = \U1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \U1|altsyncram_component|auto_generated|q_b [2] = \U1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \U1|altsyncram_component|auto_generated|q_b [3] = \U1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];

// Location: IOOBUF_X89_Y9_N39
cyclonev_io_obuf \HEX5[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
defparam \HEX5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N5
cyclonev_io_obuf \HEX5[5]~output (
	.i(Rd_addr[4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
defparam \HEX5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N56
cyclonev_io_obuf \HEX5[4]~output (
	.i(Rd_addr[4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
defparam \HEX5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N22
cyclonev_io_obuf \HEX5[3]~output (
	.i(Rd_addr[4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
defparam \HEX5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N22
cyclonev_io_obuf \HEX5[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
defparam \HEX5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N56
cyclonev_io_obuf \HEX5[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
defparam \HEX5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N62
cyclonev_io_obuf \HEX5[0]~output (
	.i(Rd_addr[4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
defparam \HEX5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N45
cyclonev_io_obuf \HEX4[6]~output (
	.i(!\U4|Mux6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N5
cyclonev_io_obuf \HEX4[5]~output (
	.i(\U4|Mux5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N22
cyclonev_io_obuf \HEX4[4]~output (
	.i(\U4|Mux4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N22
cyclonev_io_obuf \HEX4[3]~output (
	.i(\U4|Mux3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N22
cyclonev_io_obuf \HEX4[2]~output (
	.i(\U4|Mux2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N5
cyclonev_io_obuf \HEX4[1]~output (
	.i(\U4|Mux1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N45
cyclonev_io_obuf \HEX4[0]~output (
	.i(\U4|Mux0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N5
cyclonev_io_obuf \HEX3[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N62
cyclonev_io_obuf \HEX3[5]~output (
	.i(\R4|Q [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N39
cyclonev_io_obuf \HEX3[4]~output (
	.i(\R4|Q [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N62
cyclonev_io_obuf \HEX3[3]~output (
	.i(\R4|Q [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N45
cyclonev_io_obuf \HEX3[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N22
cyclonev_io_obuf \HEX3[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N5
cyclonev_io_obuf \HEX3[0]~output (
	.i(\R4|Q [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N56
cyclonev_io_obuf \HEX2[6]~output (
	.i(!\U6|Mux6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N96
cyclonev_io_obuf \HEX2[5]~output (
	.i(\U6|Mux5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N39
cyclonev_io_obuf \HEX2[4]~output (
	.i(\U6|Mux4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N79
cyclonev_io_obuf \HEX2[3]~output (
	.i(\U6|Mux3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N56
cyclonev_io_obuf \HEX2[2]~output (
	.i(\U6|Mux2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N39
cyclonev_io_obuf \HEX2[1]~output (
	.i(\U6|Mux1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \HEX2[0]~output (
	.i(\U6|Mux0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \HEX1[6]~output (
	.i(!\U3|Mux6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N56
cyclonev_io_obuf \HEX1[5]~output (
	.i(\U3|Mux5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N39
cyclonev_io_obuf \HEX1[4]~output (
	.i(\U3|Mux4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N56
cyclonev_io_obuf \HEX1[3]~output (
	.i(\U3|Mux3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N39
cyclonev_io_obuf \HEX1[2]~output (
	.i(\U3|Mux2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \HEX1[1]~output (
	.i(\U3|Mux1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \HEX1[0]~output (
	.i(\U3|Mux0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \HEX0[6]~output (
	.i(!\U2|Mux6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N39
cyclonev_io_obuf \HEX0[5]~output (
	.i(\U2|Mux5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N56
cyclonev_io_obuf \HEX0[4]~output (
	.i(\U2|Mux4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \HEX0[3]~output (
	.i(\U2|Mux3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N96
cyclonev_io_obuf \HEX0[2]~output (
	.i(\U2|Mux2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N79
cyclonev_io_obuf \HEX0[1]~output (
	.i(\U2|Mux1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \HEX0[0]~output (
	.i(\U2|Mux0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \LEDR[0]~output (
	.i(\R6|Q [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \LEDR[1]~output (
	.i(\R6|Q [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \LEDR[2]~output (
	.i(\R6|Q [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N2
cyclonev_io_obuf \LEDR[3]~output (
	.i(\R6|Q [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \LEDR[4]~output (
	.i(\R4|Q [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N19
cyclonev_io_obuf \LEDR[5]~output (
	.i(\R4|Q [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N2
cyclonev_io_obuf \LEDR[6]~output (
	.i(\R4|Q [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N5
cyclonev_io_obuf \LEDR[7]~output (
	.i(\R4|Q [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N5
cyclonev_io_obuf \LEDR[8]~output (
	.i(\R4|Q [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N22
cyclonev_io_obuf \LEDR[9]~output (
	.i(\R2|Q~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \CLOCK_50~inputCLKENA0 (
	.inclk(\CLOCK_50~input_o ),
	.ena(vcc),
	.outclk(\CLOCK_50~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \CLOCK_50~inputCLKENA0 .clock_type = "global clock";
defparam \CLOCK_50~inputCLKENA0 .disable_mode = "low";
defparam \CLOCK_50~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \CLOCK_50~inputCLKENA0 .ena_register_power_up = "high";
defparam \CLOCK_50~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X81_Y18_N30
cyclonev_lcell_comb \Add0~9 (
// Equation(s):
// \Add0~9_sumout  = SUM(( \onesSeondCount[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))
// \Add0~10  = CARRY(( \onesSeondCount[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\onesSeondCount[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~9_sumout ),
	.cout(\Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \Add0~9 .extended_lut = "off";
defparam \Add0~9 .lut_mask = 64'h0000000000000F0F;
defparam \Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y18_N31
dffeas \onesSeondCount[0]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\onesSeondCount[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \onesSeondCount[0]~DUPLICATE .is_wysiwyg = "true";
defparam \onesSeondCount[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y18_N33
cyclonev_lcell_comb \Add0~13 (
// Equation(s):
// \Add0~13_sumout  = SUM(( \onesSeondCount[1]~DUPLICATE_q  ) + ( GND ) + ( \Add0~10  ))
// \Add0~14  = CARRY(( \onesSeondCount[1]~DUPLICATE_q  ) + ( GND ) + ( \Add0~10  ))

	.dataa(!\onesSeondCount[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~13_sumout ),
	.cout(\Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \Add0~13 .extended_lut = "off";
defparam \Add0~13 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y18_N35
dffeas \onesSeondCount[1]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\onesSeondCount[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \onesSeondCount[1]~DUPLICATE .is_wysiwyg = "true";
defparam \onesSeondCount[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y18_N36
cyclonev_lcell_comb \Add0~17 (
// Equation(s):
// \Add0~17_sumout  = SUM(( onesSeondCount[2] ) + ( GND ) + ( \Add0~14  ))
// \Add0~18  = CARRY(( onesSeondCount[2] ) + ( GND ) + ( \Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!onesSeondCount[2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~17_sumout ),
	.cout(\Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \Add0~17 .extended_lut = "off";
defparam \Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y18_N38
dffeas \onesSeondCount[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(onesSeondCount[2]),
	.prn(vcc));
// synopsys translate_off
defparam \onesSeondCount[2] .is_wysiwyg = "true";
defparam \onesSeondCount[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y18_N39
cyclonev_lcell_comb \Add0~21 (
// Equation(s):
// \Add0~21_sumout  = SUM(( onesSeondCount[3] ) + ( GND ) + ( \Add0~18  ))
// \Add0~22  = CARRY(( onesSeondCount[3] ) + ( GND ) + ( \Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!onesSeondCount[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~21_sumout ),
	.cout(\Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \Add0~21 .extended_lut = "off";
defparam \Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y18_N41
dffeas \onesSeondCount[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(onesSeondCount[3]),
	.prn(vcc));
// synopsys translate_off
defparam \onesSeondCount[3] .is_wysiwyg = "true";
defparam \onesSeondCount[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y18_N42
cyclonev_lcell_comb \Add0~25 (
// Equation(s):
// \Add0~25_sumout  = SUM(( onesSeondCount[4] ) + ( GND ) + ( \Add0~22  ))
// \Add0~26  = CARRY(( onesSeondCount[4] ) + ( GND ) + ( \Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!onesSeondCount[4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~25_sumout ),
	.cout(\Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \Add0~25 .extended_lut = "off";
defparam \Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y18_N43
dffeas \onesSeondCount[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(onesSeondCount[4]),
	.prn(vcc));
// synopsys translate_off
defparam \onesSeondCount[4] .is_wysiwyg = "true";
defparam \onesSeondCount[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y18_N45
cyclonev_lcell_comb \Add0~29 (
// Equation(s):
// \Add0~29_sumout  = SUM(( onesSeondCount[5] ) + ( GND ) + ( \Add0~26  ))
// \Add0~30  = CARRY(( onesSeondCount[5] ) + ( GND ) + ( \Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!onesSeondCount[5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~29_sumout ),
	.cout(\Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \Add0~29 .extended_lut = "off";
defparam \Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y18_N47
dffeas \onesSeondCount[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(onesSeondCount[5]),
	.prn(vcc));
// synopsys translate_off
defparam \onesSeondCount[5] .is_wysiwyg = "true";
defparam \onesSeondCount[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y18_N48
cyclonev_lcell_comb \Add0~33 (
// Equation(s):
// \Add0~33_sumout  = SUM(( onesSeondCount[6] ) + ( GND ) + ( \Add0~30  ))
// \Add0~34  = CARRY(( onesSeondCount[6] ) + ( GND ) + ( \Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!onesSeondCount[6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~33_sumout ),
	.cout(\Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \Add0~33 .extended_lut = "off";
defparam \Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y18_N50
dffeas \onesSeondCount[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(onesSeondCount[6]),
	.prn(vcc));
// synopsys translate_off
defparam \onesSeondCount[6] .is_wysiwyg = "true";
defparam \onesSeondCount[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y18_N51
cyclonev_lcell_comb \Add0~57 (
// Equation(s):
// \Add0~57_sumout  = SUM(( onesSeondCount[7] ) + ( GND ) + ( \Add0~34  ))
// \Add0~58  = CARRY(( onesSeondCount[7] ) + ( GND ) + ( \Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!onesSeondCount[7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~57_sumout ),
	.cout(\Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \Add0~57 .extended_lut = "off";
defparam \Add0~57 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y18_N52
dffeas \onesSeondCount[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(onesSeondCount[7]),
	.prn(vcc));
// synopsys translate_off
defparam \onesSeondCount[7] .is_wysiwyg = "true";
defparam \onesSeondCount[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y18_N54
cyclonev_lcell_comb \Add0~37 (
// Equation(s):
// \Add0~37_sumout  = SUM(( onesSeondCount[8] ) + ( GND ) + ( \Add0~58  ))
// \Add0~38  = CARRY(( onesSeondCount[8] ) + ( GND ) + ( \Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!onesSeondCount[8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~37_sumout ),
	.cout(\Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \Add0~37 .extended_lut = "off";
defparam \Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y18_N56
dffeas \onesSeondCount[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(onesSeondCount[8]),
	.prn(vcc));
// synopsys translate_off
defparam \onesSeondCount[8] .is_wysiwyg = "true";
defparam \onesSeondCount[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y18_N57
cyclonev_lcell_comb \Add0~41 (
// Equation(s):
// \Add0~41_sumout  = SUM(( onesSeondCount[9] ) + ( GND ) + ( \Add0~38  ))
// \Add0~42  = CARRY(( onesSeondCount[9] ) + ( GND ) + ( \Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!onesSeondCount[9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~41_sumout ),
	.cout(\Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \Add0~41 .extended_lut = "off";
defparam \Add0~41 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y18_N59
dffeas \onesSeondCount[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(onesSeondCount[9]),
	.prn(vcc));
// synopsys translate_off
defparam \onesSeondCount[9] .is_wysiwyg = "true";
defparam \onesSeondCount[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y17_N0
cyclonev_lcell_comb \Add0~45 (
// Equation(s):
// \Add0~45_sumout  = SUM(( onesSeondCount[10] ) + ( GND ) + ( \Add0~42  ))
// \Add0~46  = CARRY(( onesSeondCount[10] ) + ( GND ) + ( \Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!onesSeondCount[10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~45_sumout ),
	.cout(\Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \Add0~45 .extended_lut = "off";
defparam \Add0~45 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y18_N0
cyclonev_lcell_comb \onesSeondCount[10]~feeder (
// Equation(s):
// \onesSeondCount[10]~feeder_combout  = ( \Add0~45_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add0~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\onesSeondCount[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \onesSeondCount[10]~feeder .extended_lut = "off";
defparam \onesSeondCount[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \onesSeondCount[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y18_N1
dffeas \onesSeondCount[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\onesSeondCount[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(onesSeondCount[10]),
	.prn(vcc));
// synopsys translate_off
defparam \onesSeondCount[10] .is_wysiwyg = "true";
defparam \onesSeondCount[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y17_N3
cyclonev_lcell_comb \Add0~49 (
// Equation(s):
// \Add0~49_sumout  = SUM(( onesSeondCount[11] ) + ( GND ) + ( \Add0~46  ))
// \Add0~50  = CARRY(( onesSeondCount[11] ) + ( GND ) + ( \Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!onesSeondCount[11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~49_sumout ),
	.cout(\Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \Add0~49 .extended_lut = "off";
defparam \Add0~49 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y18_N21
cyclonev_lcell_comb \onesSeondCount[11]~feeder (
// Equation(s):
// \onesSeondCount[11]~feeder_combout  = ( \Add0~49_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add0~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\onesSeondCount[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \onesSeondCount[11]~feeder .extended_lut = "off";
defparam \onesSeondCount[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \onesSeondCount[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y18_N22
dffeas \onesSeondCount[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\onesSeondCount[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(onesSeondCount[11]),
	.prn(vcc));
// synopsys translate_off
defparam \onesSeondCount[11] .is_wysiwyg = "true";
defparam \onesSeondCount[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y17_N6
cyclonev_lcell_comb \Add0~61 (
// Equation(s):
// \Add0~61_sumout  = SUM(( onesSeondCount[12] ) + ( GND ) + ( \Add0~50  ))
// \Add0~62  = CARRY(( onesSeondCount[12] ) + ( GND ) + ( \Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!onesSeondCount[12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~61_sumout ),
	.cout(\Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \Add0~61 .extended_lut = "off";
defparam \Add0~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y17_N7
dffeas \onesSeondCount[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(onesSeondCount[12]),
	.prn(vcc));
// synopsys translate_off
defparam \onesSeondCount[12] .is_wysiwyg = "true";
defparam \onesSeondCount[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y17_N9
cyclonev_lcell_comb \Add0~81 (
// Equation(s):
// \Add0~81_sumout  = SUM(( \onesSeondCount[13]~DUPLICATE_q  ) + ( GND ) + ( \Add0~62  ))
// \Add0~82  = CARRY(( \onesSeondCount[13]~DUPLICATE_q  ) + ( GND ) + ( \Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\onesSeondCount[13]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~81_sumout ),
	.cout(\Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \Add0~81 .extended_lut = "off";
defparam \Add0~81 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y17_N11
dffeas \onesSeondCount[13]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\onesSeondCount[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \onesSeondCount[13]~DUPLICATE .is_wysiwyg = "true";
defparam \onesSeondCount[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y17_N12
cyclonev_lcell_comb \Add0~69 (
// Equation(s):
// \Add0~69_sumout  = SUM(( onesSeondCount[14] ) + ( GND ) + ( \Add0~82  ))
// \Add0~70  = CARRY(( onesSeondCount[14] ) + ( GND ) + ( \Add0~82  ))

	.dataa(gnd),
	.datab(!onesSeondCount[14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~69_sumout ),
	.cout(\Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \Add0~69 .extended_lut = "off";
defparam \Add0~69 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y17_N14
dffeas \onesSeondCount[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(onesSeondCount[14]),
	.prn(vcc));
// synopsys translate_off
defparam \onesSeondCount[14] .is_wysiwyg = "true";
defparam \onesSeondCount[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y17_N15
cyclonev_lcell_comb \Add0~73 (
// Equation(s):
// \Add0~73_sumout  = SUM(( onesSeondCount[15] ) + ( GND ) + ( \Add0~70  ))
// \Add0~74  = CARRY(( onesSeondCount[15] ) + ( GND ) + ( \Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!onesSeondCount[15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~73_sumout ),
	.cout(\Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \Add0~73 .extended_lut = "off";
defparam \Add0~73 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y17_N17
dffeas \onesSeondCount[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(onesSeondCount[15]),
	.prn(vcc));
// synopsys translate_off
defparam \onesSeondCount[15] .is_wysiwyg = "true";
defparam \onesSeondCount[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y17_N18
cyclonev_lcell_comb \Add0~1 (
// Equation(s):
// \Add0~1_sumout  = SUM(( \onesSeondCount[16]~DUPLICATE_q  ) + ( GND ) + ( \Add0~74  ))
// \Add0~2  = CARRY(( \onesSeondCount[16]~DUPLICATE_q  ) + ( GND ) + ( \Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\onesSeondCount[16]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~1_sumout ),
	.cout(\Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \Add0~1 .extended_lut = "off";
defparam \Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y17_N20
dffeas \onesSeondCount[16]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\onesSeondCount[16]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \onesSeondCount[16]~DUPLICATE .is_wysiwyg = "true";
defparam \onesSeondCount[16]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y17_N21
cyclonev_lcell_comb \Add0~77 (
// Equation(s):
// \Add0~77_sumout  = SUM(( onesSeondCount[17] ) + ( GND ) + ( \Add0~2  ))
// \Add0~78  = CARRY(( onesSeondCount[17] ) + ( GND ) + ( \Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!onesSeondCount[17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~77_sumout ),
	.cout(\Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \Add0~77 .extended_lut = "off";
defparam \Add0~77 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y17_N23
dffeas \onesSeondCount[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(onesSeondCount[17]),
	.prn(vcc));
// synopsys translate_off
defparam \onesSeondCount[17] .is_wysiwyg = "true";
defparam \onesSeondCount[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y17_N24
cyclonev_lcell_comb \Add0~5 (
// Equation(s):
// \Add0~5_sumout  = SUM(( \onesSeondCount[18]~DUPLICATE_q  ) + ( GND ) + ( \Add0~78  ))
// \Add0~6  = CARRY(( \onesSeondCount[18]~DUPLICATE_q  ) + ( GND ) + ( \Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\onesSeondCount[18]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~5_sumout ),
	.cout(\Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \Add0~5 .extended_lut = "off";
defparam \Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y17_N27
cyclonev_lcell_comb \Add0~85 (
// Equation(s):
// \Add0~85_sumout  = SUM(( onesSeondCount[19] ) + ( GND ) + ( \Add0~6  ))
// \Add0~86  = CARRY(( onesSeondCount[19] ) + ( GND ) + ( \Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!onesSeondCount[19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~85_sumout ),
	.cout(\Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \Add0~85 .extended_lut = "off";
defparam \Add0~85 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y17_N28
dffeas \onesSeondCount[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(onesSeondCount[19]),
	.prn(vcc));
// synopsys translate_off
defparam \onesSeondCount[19] .is_wysiwyg = "true";
defparam \onesSeondCount[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y17_N30
cyclonev_lcell_comb \Add0~89 (
// Equation(s):
// \Add0~89_sumout  = SUM(( onesSeondCount[20] ) + ( GND ) + ( \Add0~86  ))
// \Add0~90  = CARRY(( onesSeondCount[20] ) + ( GND ) + ( \Add0~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!onesSeondCount[20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~89_sumout ),
	.cout(\Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \Add0~89 .extended_lut = "off";
defparam \Add0~89 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y17_N31
dffeas \onesSeondCount[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(onesSeondCount[20]),
	.prn(vcc));
// synopsys translate_off
defparam \onesSeondCount[20] .is_wysiwyg = "true";
defparam \onesSeondCount[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y17_N33
cyclonev_lcell_comb \Add0~93 (
// Equation(s):
// \Add0~93_sumout  = SUM(( \onesSeondCount[21]~DUPLICATE_q  ) + ( GND ) + ( \Add0~90  ))
// \Add0~94  = CARRY(( \onesSeondCount[21]~DUPLICATE_q  ) + ( GND ) + ( \Add0~90  ))

	.dataa(!\onesSeondCount[21]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~93_sumout ),
	.cout(\Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \Add0~93 .extended_lut = "off";
defparam \Add0~93 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y17_N35
dffeas \onesSeondCount[21]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\onesSeondCount[21]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \onesSeondCount[21]~DUPLICATE .is_wysiwyg = "true";
defparam \onesSeondCount[21]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y17_N36
cyclonev_lcell_comb \Add0~97 (
// Equation(s):
// \Add0~97_sumout  = SUM(( onesSeondCount[22] ) + ( GND ) + ( \Add0~94  ))
// \Add0~98  = CARRY(( onesSeondCount[22] ) + ( GND ) + ( \Add0~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!onesSeondCount[22]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~97_sumout ),
	.cout(\Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \Add0~97 .extended_lut = "off";
defparam \Add0~97 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y17_N37
dffeas \onesSeondCount[22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~97_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(onesSeondCount[22]),
	.prn(vcc));
// synopsys translate_off
defparam \onesSeondCount[22] .is_wysiwyg = "true";
defparam \onesSeondCount[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y17_N39
cyclonev_lcell_comb \Add0~65 (
// Equation(s):
// \Add0~65_sumout  = SUM(( onesSeondCount[23] ) + ( GND ) + ( \Add0~98  ))
// \Add0~66  = CARRY(( onesSeondCount[23] ) + ( GND ) + ( \Add0~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!onesSeondCount[23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~65_sumout ),
	.cout(\Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \Add0~65 .extended_lut = "off";
defparam \Add0~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y17_N41
dffeas \onesSeondCount[23] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(onesSeondCount[23]),
	.prn(vcc));
// synopsys translate_off
defparam \onesSeondCount[23] .is_wysiwyg = "true";
defparam \onesSeondCount[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y17_N42
cyclonev_lcell_comb \Add0~53 (
// Equation(s):
// \Add0~53_sumout  = SUM(( onesSeondCount[24] ) + ( GND ) + ( \Add0~66  ))
// \Add0~54  = CARRY(( onesSeondCount[24] ) + ( GND ) + ( \Add0~66  ))

	.dataa(gnd),
	.datab(!onesSeondCount[24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~53_sumout ),
	.cout(\Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \Add0~53 .extended_lut = "off";
defparam \Add0~53 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y17_N44
dffeas \onesSeondCount[24] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(onesSeondCount[24]),
	.prn(vcc));
// synopsys translate_off
defparam \onesSeondCount[24] .is_wysiwyg = "true";
defparam \onesSeondCount[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y17_N45
cyclonev_lcell_comb \Add0~101 (
// Equation(s):
// \Add0~101_sumout  = SUM(( \onesSeondCount[25]~DUPLICATE_q  ) + ( GND ) + ( \Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\onesSeondCount[25]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~101_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~101 .extended_lut = "off";
defparam \Add0~101 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y17_N47
dffeas \onesSeondCount[25]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~101_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\onesSeondCount[25]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \onesSeondCount[25]~DUPLICATE .is_wysiwyg = "true";
defparam \onesSeondCount[25]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y18_N32
dffeas \onesSeondCount[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(onesSeondCount[0]),
	.prn(vcc));
// synopsys translate_off
defparam \onesSeondCount[0] .is_wysiwyg = "true";
defparam \onesSeondCount[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y18_N34
dffeas \onesSeondCount[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(onesSeondCount[1]),
	.prn(vcc));
// synopsys translate_off
defparam \onesSeondCount[1] .is_wysiwyg = "true";
defparam \onesSeondCount[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y18_N12
cyclonev_lcell_comb \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = ( !onesSeondCount[5] & ( !onesSeondCount[3] & ( (!onesSeondCount[2] & (!onesSeondCount[0] & (!onesSeondCount[1] & !onesSeondCount[4]))) ) ) )

	.dataa(!onesSeondCount[2]),
	.datab(!onesSeondCount[0]),
	.datac(!onesSeondCount[1]),
	.datad(!onesSeondCount[4]),
	.datae(!onesSeondCount[5]),
	.dataf(!onesSeondCount[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~1 .extended_lut = "off";
defparam \Equal0~1 .lut_mask = 64'h8000000000000000;
defparam \Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y18_N9
cyclonev_lcell_comb \Equal0~2 (
// Equation(s):
// \Equal0~2_combout  = ( !onesSeondCount[8] & ( !onesSeondCount[24] & ( (!onesSeondCount[6] & (!onesSeondCount[11] & (!onesSeondCount[9] & !onesSeondCount[10]))) ) ) )

	.dataa(!onesSeondCount[6]),
	.datab(!onesSeondCount[11]),
	.datac(!onesSeondCount[9]),
	.datad(!onesSeondCount[10]),
	.datae(!onesSeondCount[8]),
	.dataf(!onesSeondCount[24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~2 .extended_lut = "off";
defparam \Equal0~2 .lut_mask = 64'h8000000000000000;
defparam \Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y17_N34
dffeas \onesSeondCount[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(onesSeondCount[21]),
	.prn(vcc));
// synopsys translate_off
defparam \onesSeondCount[21] .is_wysiwyg = "true";
defparam \onesSeondCount[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y17_N10
dffeas \onesSeondCount[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(onesSeondCount[13]),
	.prn(vcc));
// synopsys translate_off
defparam \onesSeondCount[13] .is_wysiwyg = "true";
defparam \onesSeondCount[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y17_N30
cyclonev_lcell_comb \Equal0~4 (
// Equation(s):
// \Equal0~4_combout  = ( onesSeondCount[19] & ( onesSeondCount[13] & ( (onesSeondCount[22] & (onesSeondCount[20] & onesSeondCount[21])) ) ) )

	.dataa(!onesSeondCount[22]),
	.datab(gnd),
	.datac(!onesSeondCount[20]),
	.datad(!onesSeondCount[21]),
	.datae(!onesSeondCount[19]),
	.dataf(!onesSeondCount[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~4 .extended_lut = "off";
defparam \Equal0~4 .lut_mask = 64'h0000000000000005;
defparam \Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y17_N54
cyclonev_lcell_comb \Equal0~3 (
// Equation(s):
// \Equal0~3_combout  = ( onesSeondCount[7] & ( onesSeondCount[23] & ( (onesSeondCount[17] & (onesSeondCount[15] & (onesSeondCount[12] & onesSeondCount[14]))) ) ) )

	.dataa(!onesSeondCount[17]),
	.datab(!onesSeondCount[15]),
	.datac(!onesSeondCount[12]),
	.datad(!onesSeondCount[14]),
	.datae(!onesSeondCount[7]),
	.dataf(!onesSeondCount[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~3 .extended_lut = "off";
defparam \Equal0~3 .lut_mask = 64'h0000000000000001;
defparam \Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y18_N24
cyclonev_lcell_comb \Equal0~5 (
// Equation(s):
// \Equal0~5_combout  = ( \Equal0~4_combout  & ( \Equal0~3_combout  & ( (\onesSeondCount[25]~DUPLICATE_q  & (\Equal0~1_combout  & (\Equal0~0_combout  & \Equal0~2_combout ))) ) ) )

	.dataa(!\onesSeondCount[25]~DUPLICATE_q ),
	.datab(!\Equal0~1_combout ),
	.datac(!\Equal0~0_combout ),
	.datad(!\Equal0~2_combout ),
	.datae(!\Equal0~4_combout ),
	.dataf(!\Equal0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~5 .extended_lut = "off";
defparam \Equal0~5 .lut_mask = 64'h0000000000000001;
defparam \Equal0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y17_N26
dffeas \onesSeondCount[18]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\onesSeondCount[18]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \onesSeondCount[18]~DUPLICATE .is_wysiwyg = "true";
defparam \onesSeondCount[18]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y17_N25
dffeas \onesSeondCount[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(onesSeondCount[18]),
	.prn(vcc));
// synopsys translate_off
defparam \onesSeondCount[18] .is_wysiwyg = "true";
defparam \onesSeondCount[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y17_N19
dffeas \onesSeondCount[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(onesSeondCount[16]),
	.prn(vcc));
// synopsys translate_off
defparam \onesSeondCount[16] .is_wysiwyg = "true";
defparam \onesSeondCount[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y17_N9
cyclonev_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = ( !onesSeondCount[16] & ( !onesSeondCount[18] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!onesSeondCount[18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!onesSeondCount[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~0 .extended_lut = "off";
defparam \Equal0~0 .lut_mask = 64'hF0F0F0F000000000;
defparam \Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y17_N48
cyclonev_lcell_comb \Equal1~0 (
// Equation(s):
// \Equal1~0_combout  = ( !onesSeondCount[12] & ( !onesSeondCount[23] & ( (!onesSeondCount[17] & (!onesSeondCount[15] & (!onesSeondCount[7] & !onesSeondCount[14]))) ) ) )

	.dataa(!onesSeondCount[17]),
	.datab(!onesSeondCount[15]),
	.datac(!onesSeondCount[7]),
	.datad(!onesSeondCount[14]),
	.datae(!onesSeondCount[12]),
	.dataf(!onesSeondCount[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~0 .extended_lut = "off";
defparam \Equal1~0 .lut_mask = 64'h8000000000000000;
defparam \Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y17_N46
dffeas \onesSeondCount[25] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~101_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(onesSeondCount[25]),
	.prn(vcc));
// synopsys translate_off
defparam \onesSeondCount[25] .is_wysiwyg = "true";
defparam \onesSeondCount[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y17_N36
cyclonev_lcell_comb \Equal1~1 (
// Equation(s):
// \Equal1~1_combout  = ( !onesSeondCount[19] & ( !onesSeondCount[13] & ( (!onesSeondCount[22] & (!onesSeondCount[21] & (!onesSeondCount[20] & !onesSeondCount[25]))) ) ) )

	.dataa(!onesSeondCount[22]),
	.datab(!onesSeondCount[21]),
	.datac(!onesSeondCount[20]),
	.datad(!onesSeondCount[25]),
	.datae(!onesSeondCount[19]),
	.dataf(!onesSeondCount[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~1 .extended_lut = "off";
defparam \Equal1~1 .lut_mask = 64'h8000000000000000;
defparam \Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y17_N24
cyclonev_lcell_comb \Equal1~2 (
// Equation(s):
// \Equal1~2_combout  = ( \Equal0~2_combout  & ( (\Equal0~0_combout  & (\Equal1~0_combout  & (\Equal0~1_combout  & \Equal1~1_combout ))) ) )

	.dataa(!\Equal0~0_combout ),
	.datab(!\Equal1~0_combout ),
	.datac(!\Equal0~1_combout ),
	.datad(!\Equal1~1_combout ),
	.datae(gnd),
	.dataf(!\Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~2 .extended_lut = "off";
defparam \Equal1~2 .lut_mask = 64'h0000000000010001;
defparam \Equal1~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y17_N54
cyclonev_lcell_comb \Rd_addr[0]~1 (
// Equation(s):
// \Rd_addr[0]~1_combout  = ( Rd_addr[0] & ( \Equal0~0_combout  & ( (!\Equal1~1_combout ) # ((!\Equal1~0_combout ) # ((!\Equal0~1_combout ) # (!\Equal0~2_combout ))) ) ) ) # ( !Rd_addr[0] & ( \Equal0~0_combout  & ( (\Equal1~1_combout  & (\Equal1~0_combout  & 
// (\Equal0~1_combout  & \Equal0~2_combout ))) ) ) ) # ( Rd_addr[0] & ( !\Equal0~0_combout  ) )

	.dataa(!\Equal1~1_combout ),
	.datab(!\Equal1~0_combout ),
	.datac(!\Equal0~1_combout ),
	.datad(!\Equal0~2_combout ),
	.datae(!Rd_addr[0]),
	.dataf(!\Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Rd_addr[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Rd_addr[0]~1 .extended_lut = "off";
defparam \Rd_addr[0]~1 .lut_mask = 64'h0000FFFF0001FFFE;
defparam \Rd_addr[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y17_N56
dffeas \Rd_addr[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Rd_addr[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Rd_addr[0]),
	.prn(vcc));
// synopsys translate_off
defparam \Rd_addr[0] .is_wysiwyg = "true";
defparam \Rd_addr[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y17_N27
cyclonev_lcell_comb \Rd_addr[1]~2 (
// Equation(s):
// \Rd_addr[1]~2_combout  = ( Rd_addr[0] & ( !\Equal1~2_combout  $ (!Rd_addr[1]) ) ) # ( !Rd_addr[0] & ( Rd_addr[1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Equal1~2_combout ),
	.datad(!Rd_addr[1]),
	.datae(gnd),
	.dataf(!Rd_addr[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Rd_addr[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Rd_addr[1]~2 .extended_lut = "off";
defparam \Rd_addr[1]~2 .lut_mask = 64'h00FF00FF0FF00FF0;
defparam \Rd_addr[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y17_N29
dffeas \Rd_addr[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Rd_addr[1]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Rd_addr[1]),
	.prn(vcc));
// synopsys translate_off
defparam \Rd_addr[1] .is_wysiwyg = "true";
defparam \Rd_addr[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y17_N20
dffeas \Rd_addr[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Rd_addr[2]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Rd_addr[2]),
	.prn(vcc));
// synopsys translate_off
defparam \Rd_addr[2] .is_wysiwyg = "true";
defparam \Rd_addr[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y17_N28
dffeas \Rd_addr[1]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Rd_addr[1]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Rd_addr[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Rd_addr[1]~DUPLICATE .is_wysiwyg = "true";
defparam \Rd_addr[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y17_N18
cyclonev_lcell_comb \Rd_addr[2]~3 (
// Equation(s):
// \Rd_addr[2]~3_combout  = ( \Rd_addr[1]~DUPLICATE_q  & ( !Rd_addr[2] $ (((!Rd_addr[0]) # (!\Equal1~2_combout ))) ) ) # ( !\Rd_addr[1]~DUPLICATE_q  & ( Rd_addr[2] ) )

	.dataa(!Rd_addr[0]),
	.datab(gnd),
	.datac(!\Equal1~2_combout ),
	.datad(!Rd_addr[2]),
	.datae(gnd),
	.dataf(!\Rd_addr[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Rd_addr[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Rd_addr[2]~3 .extended_lut = "off";
defparam \Rd_addr[2]~3 .lut_mask = 64'h00FF00FF05FA05FA;
defparam \Rd_addr[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y17_N19
dffeas \Rd_addr[2]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Rd_addr[2]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Rd_addr[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Rd_addr[2]~DUPLICATE .is_wysiwyg = "true";
defparam \Rd_addr[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y17_N15
cyclonev_lcell_comb \Rd_addr[3]~4 (
// Equation(s):
// \Rd_addr[3]~4_combout  = ( \Rd_addr[1]~DUPLICATE_q  & ( !Rd_addr[3] $ (((!Rd_addr[0]) # ((!\Rd_addr[2]~DUPLICATE_q ) # (!\Equal1~2_combout )))) ) ) # ( !\Rd_addr[1]~DUPLICATE_q  & ( Rd_addr[3] ) )

	.dataa(!Rd_addr[0]),
	.datab(!\Rd_addr[2]~DUPLICATE_q ),
	.datac(!\Equal1~2_combout ),
	.datad(!Rd_addr[3]),
	.datae(gnd),
	.dataf(!\Rd_addr[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Rd_addr[3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Rd_addr[3]~4 .extended_lut = "off";
defparam \Rd_addr[3]~4 .lut_mask = 64'h00FF00FF01FE01FE;
defparam \Rd_addr[3]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y17_N17
dffeas \Rd_addr[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Rd_addr[3]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Rd_addr[3]),
	.prn(vcc));
// synopsys translate_off
defparam \Rd_addr[3] .is_wysiwyg = "true";
defparam \Rd_addr[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y17_N48
cyclonev_lcell_comb \Rd_addr[4]~0 (
// Equation(s):
// \Rd_addr[4]~0_combout  = ( Rd_addr[4] & ( \Rd_addr[2]~DUPLICATE_q  & ( (!Rd_addr[1]) # ((!Rd_addr[3]) # ((!Rd_addr[0]) # (!\Equal1~2_combout ))) ) ) ) # ( !Rd_addr[4] & ( \Rd_addr[2]~DUPLICATE_q  & ( (Rd_addr[1] & (Rd_addr[3] & (Rd_addr[0] & 
// \Equal1~2_combout ))) ) ) ) # ( Rd_addr[4] & ( !\Rd_addr[2]~DUPLICATE_q  ) )

	.dataa(!Rd_addr[1]),
	.datab(!Rd_addr[3]),
	.datac(!Rd_addr[0]),
	.datad(!\Equal1~2_combout ),
	.datae(!Rd_addr[4]),
	.dataf(!\Rd_addr[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Rd_addr[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Rd_addr[4]~0 .extended_lut = "off";
defparam \Rd_addr[4]~0 .lut_mask = 64'h0000FFFF0001FFFE;
defparam \Rd_addr[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y17_N49
dffeas \Rd_addr[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Rd_addr[4]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Rd_addr[4]),
	.prn(vcc));
// synopsys translate_off
defparam \Rd_addr[4] .is_wysiwyg = "true";
defparam \Rd_addr[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y17_N12
cyclonev_lcell_comb \U4|Mux6~0 (
// Equation(s):
// \U4|Mux6~0_combout  = ( Rd_addr[3] & ( ((!\Rd_addr[2]~DUPLICATE_q ) # (Rd_addr[1])) # (Rd_addr[0]) ) ) # ( !Rd_addr[3] & ( (!\Rd_addr[2]~DUPLICATE_q  & ((Rd_addr[1]))) # (\Rd_addr[2]~DUPLICATE_q  & ((!Rd_addr[0]) # (!Rd_addr[1]))) ) )

	.dataa(!Rd_addr[0]),
	.datab(!\Rd_addr[2]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!Rd_addr[1]),
	.datae(gnd),
	.dataf(!Rd_addr[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U4|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U4|Mux6~0 .extended_lut = "off";
defparam \U4|Mux6~0 .lut_mask = 64'h33EE33EEDDFFDDFF;
defparam \U4|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y17_N21
cyclonev_lcell_comb \U4|Mux5~0 (
// Equation(s):
// \U4|Mux5~0_combout  = ( Rd_addr[2] & ( (Rd_addr[0] & (!\Rd_addr[1]~DUPLICATE_q  $ (!Rd_addr[3]))) ) ) # ( !Rd_addr[2] & ( (!Rd_addr[3] & ((\Rd_addr[1]~DUPLICATE_q ) # (Rd_addr[0]))) ) )

	.dataa(!Rd_addr[0]),
	.datab(!\Rd_addr[1]~DUPLICATE_q ),
	.datac(!Rd_addr[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!Rd_addr[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U4|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U4|Mux5~0 .extended_lut = "off";
defparam \U4|Mux5~0 .lut_mask = 64'h7070707014141414;
defparam \U4|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y17_N42
cyclonev_lcell_comb \U4|Mux4~0 (
// Equation(s):
// \U4|Mux4~0_combout  = (!\Rd_addr[1]~DUPLICATE_q  & ((!Rd_addr[2] & ((Rd_addr[0]))) # (Rd_addr[2] & (!Rd_addr[3])))) # (\Rd_addr[1]~DUPLICATE_q  & (((!Rd_addr[3] & Rd_addr[0]))))

	.dataa(!Rd_addr[2]),
	.datab(!Rd_addr[3]),
	.datac(!\Rd_addr[1]~DUPLICATE_q ),
	.datad(!Rd_addr[0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U4|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U4|Mux4~0 .extended_lut = "off";
defparam \U4|Mux4~0 .lut_mask = 64'h40EC40EC40EC40EC;
defparam \U4|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y17_N45
cyclonev_lcell_comb \U4|Mux3~0 (
// Equation(s):
// \U4|Mux3~0_combout  = (!Rd_addr[0] & ((!Rd_addr[2] & (Rd_addr[3] & \Rd_addr[1]~DUPLICATE_q )) # (Rd_addr[2] & (!Rd_addr[3] & !\Rd_addr[1]~DUPLICATE_q )))) # (Rd_addr[0] & (!Rd_addr[2] $ (((\Rd_addr[1]~DUPLICATE_q )))))

	.dataa(!Rd_addr[2]),
	.datab(!Rd_addr[3]),
	.datac(!\Rd_addr[1]~DUPLICATE_q ),
	.datad(!Rd_addr[0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U4|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U4|Mux3~0 .extended_lut = "off";
defparam \U4|Mux3~0 .lut_mask = 64'h42A542A542A542A5;
defparam \U4|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y17_N0
cyclonev_lcell_comb \U4|Mux2~0 (
// Equation(s):
// \U4|Mux2~0_combout  = ( Rd_addr[2] & ( (Rd_addr[3] & ((!Rd_addr[0]) # (\Rd_addr[1]~DUPLICATE_q ))) ) ) # ( !Rd_addr[2] & ( (!Rd_addr[0] & (!Rd_addr[3] & \Rd_addr[1]~DUPLICATE_q )) ) )

	.dataa(!Rd_addr[0]),
	.datab(!Rd_addr[3]),
	.datac(!\Rd_addr[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!Rd_addr[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U4|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U4|Mux2~0 .extended_lut = "off";
defparam \U4|Mux2~0 .lut_mask = 64'h0808080823232323;
defparam \U4|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y17_N3
cyclonev_lcell_comb \U4|Mux1~0 (
// Equation(s):
// \U4|Mux1~0_combout  = ( Rd_addr[2] & ( (!Rd_addr[0] & ((\Rd_addr[1]~DUPLICATE_q ) # (Rd_addr[3]))) # (Rd_addr[0] & (!Rd_addr[3] $ (\Rd_addr[1]~DUPLICATE_q ))) ) ) # ( !Rd_addr[2] & ( (Rd_addr[0] & (Rd_addr[3] & \Rd_addr[1]~DUPLICATE_q )) ) )

	.dataa(!Rd_addr[0]),
	.datab(!Rd_addr[3]),
	.datac(gnd),
	.datad(!\Rd_addr[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!Rd_addr[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U4|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U4|Mux1~0 .extended_lut = "off";
defparam \U4|Mux1~0 .lut_mask = 64'h0011001166BB66BB;
defparam \U4|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y17_N6
cyclonev_lcell_comb \U4|Mux0~0 (
// Equation(s):
// \U4|Mux0~0_combout  = ( Rd_addr[3] & ( (Rd_addr[0] & (!\Rd_addr[1]~DUPLICATE_q  $ (!Rd_addr[2]))) ) ) # ( !Rd_addr[3] & ( (!Rd_addr[2] & (!\Rd_addr[1]~DUPLICATE_q  & Rd_addr[0])) # (Rd_addr[2] & ((!Rd_addr[0]))) ) )

	.dataa(!\Rd_addr[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!Rd_addr[2]),
	.datad(!Rd_addr[0]),
	.datae(gnd),
	.dataf(!Rd_addr[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U4|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U4|Mux0~0 .extended_lut = "off";
defparam \U4|Mux0~0 .lut_mask = 64'h0FA00FA0005A005A;
defparam \U4|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N18
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X77_Y8_N15
cyclonev_lcell_comb \R3|Q[4]~feeder (
// Equation(s):
// \R3|Q[4]~feeder_combout  = ( \SW[8]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\R3|Q[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \R3|Q[4]~feeder .extended_lut = "off";
defparam \R3|Q[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \R3|Q[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X77_Y8_N16
dffeas \R3|Q[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\R3|Q[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R3|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \R3|Q[4] .is_wysiwyg = "true";
defparam \R3|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y8_N12
cyclonev_lcell_comb \R4|Q[4]~feeder (
// Equation(s):
// \R4|Q[4]~feeder_combout  = ( \R3|Q [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\R3|Q [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\R4|Q[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \R4|Q[4]~feeder .extended_lut = "off";
defparam \R4|Q[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \R4|Q[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y8_N14
dffeas \R4|Q[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\R4|Q[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R4|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \R4|Q[4] .is_wysiwyg = "true";
defparam \R4|Q[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N41
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X77_Y8_N56
dffeas \R3|Q[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R3|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \R3|Q[0] .is_wysiwyg = "true";
defparam \R3|Q[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y8_N11
dffeas \R4|Q[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\R3|Q [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R4|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \R4|Q[0] .is_wysiwyg = "true";
defparam \R4|Q[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N35
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X77_Y8_N7
dffeas \R3|Q[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R3|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \R3|Q[2] .is_wysiwyg = "true";
defparam \R3|Q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y8_N26
dffeas \R4|Q[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\R3|Q [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R4|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \R4|Q[2] .is_wysiwyg = "true";
defparam \R4|Q[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N1
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X77_Y12_N54
cyclonev_lcell_comb \R3|Q[3]~feeder (
// Equation(s):
// \R3|Q[3]~feeder_combout  = ( \SW[7]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\R3|Q[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \R3|Q[3]~feeder .extended_lut = "off";
defparam \R3|Q[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \R3|Q[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y12_N56
dffeas \R3|Q[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\R3|Q[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R3|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \R3|Q[3] .is_wysiwyg = "true";
defparam \R3|Q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y12_N59
dffeas \R4|Q[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\R3|Q [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R4|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \R4|Q[3] .is_wysiwyg = "true";
defparam \R4|Q[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N18
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X65_Y12_N37
dffeas \R3|Q[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R3|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \R3|Q[1] .is_wysiwyg = "true";
defparam \R3|Q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y12_N29
dffeas \R4|Q[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\R3|Q [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R4|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \R4|Q[1] .is_wysiwyg = "true";
defparam \R4|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y12_N9
cyclonev_lcell_comb \U6|Mux6~0 (
// Equation(s):
// \U6|Mux6~0_combout  = ( \R4|Q [1] & ( (!\R4|Q [0]) # ((!\R4|Q [2]) # (\R4|Q [3])) ) ) # ( !\R4|Q [1] & ( (!\R4|Q [2] & ((\R4|Q [3]))) # (\R4|Q [2] & ((!\R4|Q [3]) # (\R4|Q [0]))) ) )

	.dataa(!\R4|Q [0]),
	.datab(!\R4|Q [2]),
	.datac(!\R4|Q [3]),
	.datad(gnd),
	.datae(!\R4|Q [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U6|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U6|Mux6~0 .extended_lut = "off";
defparam \U6|Mux6~0 .lut_mask = 64'h3D3DEFEF3D3DEFEF;
defparam \U6|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y12_N30
cyclonev_lcell_comb \U6|Mux5~0 (
// Equation(s):
// \U6|Mux5~0_combout  = ( \R4|Q [2] & ( (\R4|Q [0] & (!\R4|Q [1] $ (!\R4|Q [3]))) ) ) # ( !\R4|Q [2] & ( (!\R4|Q [3] & ((\R4|Q [0]) # (\R4|Q [1]))) ) )

	.dataa(!\R4|Q [1]),
	.datab(!\R4|Q [3]),
	.datac(!\R4|Q [0]),
	.datad(gnd),
	.datae(!\R4|Q [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U6|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U6|Mux5~0 .extended_lut = "off";
defparam \U6|Mux5~0 .lut_mask = 64'h4C4C06064C4C0606;
defparam \U6|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y12_N12
cyclonev_lcell_comb \U6|Mux4~0 (
// Equation(s):
// \U6|Mux4~0_combout  = ( \R4|Q [2] & ( (!\R4|Q [3] & ((!\R4|Q [1]) # (\R4|Q [0]))) ) ) # ( !\R4|Q [2] & ( (\R4|Q [0] & ((!\R4|Q [1]) # (!\R4|Q [3]))) ) )

	.dataa(!\R4|Q [1]),
	.datab(!\R4|Q [3]),
	.datac(!\R4|Q [0]),
	.datad(gnd),
	.datae(!\R4|Q [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U6|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U6|Mux4~0 .extended_lut = "off";
defparam \U6|Mux4~0 .lut_mask = 64'h0E0E8C8C0E0E8C8C;
defparam \U6|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y12_N45
cyclonev_lcell_comb \U6|Mux3~0 (
// Equation(s):
// \U6|Mux3~0_combout  = ( \R4|Q [1] & ( (!\R4|Q [0] & (!\R4|Q [2] & \R4|Q [3])) # (\R4|Q [0] & (\R4|Q [2])) ) ) # ( !\R4|Q [1] & ( (!\R4|Q [0] & (\R4|Q [2] & !\R4|Q [3])) # (\R4|Q [0] & (!\R4|Q [2])) ) )

	.dataa(!\R4|Q [0]),
	.datab(!\R4|Q [2]),
	.datac(!\R4|Q [3]),
	.datad(gnd),
	.datae(!\R4|Q [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U6|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U6|Mux3~0 .extended_lut = "off";
defparam \U6|Mux3~0 .lut_mask = 64'h6464191964641919;
defparam \U6|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y12_N36
cyclonev_lcell_comb \U6|Mux2~0 (
// Equation(s):
// \U6|Mux2~0_combout  = ( \R4|Q [2] & ( (\R4|Q [3] & ((!\R4|Q [0]) # (\R4|Q [1]))) ) ) # ( !\R4|Q [2] & ( (\R4|Q [1] & (!\R4|Q [3] & !\R4|Q [0])) ) )

	.dataa(!\R4|Q [1]),
	.datab(!\R4|Q [3]),
	.datac(!\R4|Q [0]),
	.datad(gnd),
	.datae(!\R4|Q [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U6|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U6|Mux2~0 .extended_lut = "off";
defparam \U6|Mux2~0 .lut_mask = 64'h4040313140403131;
defparam \U6|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y12_N24
cyclonev_lcell_comb \U6|Mux1~0 (
// Equation(s):
// \U6|Mux1~0_combout  = ( \R4|Q [2] & ( (!\R4|Q [1] & (!\R4|Q [3] $ (!\R4|Q [0]))) # (\R4|Q [1] & ((!\R4|Q [0]) # (\R4|Q [3]))) ) ) # ( !\R4|Q [2] & ( (\R4|Q [1] & (\R4|Q [3] & \R4|Q [0])) ) )

	.dataa(!\R4|Q [1]),
	.datab(!\R4|Q [3]),
	.datac(!\R4|Q [0]),
	.datad(gnd),
	.datae(!\R4|Q [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U6|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U6|Mux1~0 .extended_lut = "off";
defparam \U6|Mux1~0 .lut_mask = 64'h0101797901017979;
defparam \U6|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y12_N21
cyclonev_lcell_comb \U6|Mux0~0 (
// Equation(s):
// \U6|Mux0~0_combout  = ( \R4|Q [1] & ( (!\R4|Q [0] & (\R4|Q [2] & !\R4|Q [3])) # (\R4|Q [0] & (!\R4|Q [2] & \R4|Q [3])) ) ) # ( !\R4|Q [1] & ( (!\R4|Q [0] & (\R4|Q [2] & !\R4|Q [3])) # (\R4|Q [0] & (!\R4|Q [2] $ (\R4|Q [3]))) ) )

	.dataa(!\R4|Q [0]),
	.datab(!\R4|Q [2]),
	.datac(!\R4|Q [3]),
	.datad(gnd),
	.datae(!\R4|Q [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U6|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U6|Mux0~0 .extended_lut = "off";
defparam \U6|Mux0~0 .lut_mask = 64'h6161242461612424;
defparam \U6|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N58
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X77_Y12_N51
cyclonev_lcell_comb \R1|Q~feeder (
// Equation(s):
// \R1|Q~feeder_combout  = ( \SW[9]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[9]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\R1|Q~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \R1|Q~feeder .extended_lut = "off";
defparam \R1|Q~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \R1|Q~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y12_N53
dffeas \R1|Q (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\R1|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R1|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R1|Q .is_wysiwyg = "true";
defparam \R1|Q .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y12_N48
cyclonev_lcell_comb \R2|Q~feeder (
// Equation(s):
// \R2|Q~feeder_combout  = \R1|Q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\R1|Q~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\R2|Q~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \R2|Q~feeder .extended_lut = "off";
defparam \R2|Q~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \R2|Q~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y12_N50
dffeas \R2|Q (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\R2|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R2|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \R2|Q .is_wysiwyg = "true";
defparam \R2|Q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X50_Y1_N51
cyclonev_lcell_comb \R5|Q[0]~feeder (
// Equation(s):
// \R5|Q[0]~feeder_combout  = ( \SW[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\R5|Q[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \R5|Q[0]~feeder .extended_lut = "off";
defparam \R5|Q[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \R5|Q[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y1_N53
dffeas \R5|Q[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\R5|Q[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R5|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \R5|Q[0] .is_wysiwyg = "true";
defparam \R5|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y1_N48
cyclonev_lcell_comb \R6|Q[0]~feeder (
// Equation(s):
// \R6|Q[0]~feeder_combout  = \R5|Q [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\R5|Q [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\R6|Q[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \R6|Q[0]~feeder .extended_lut = "off";
defparam \R6|Q[0]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \R6|Q[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y1_N50
dffeas \R6|Q[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\R6|Q[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R6|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \R6|Q[0] .is_wysiwyg = "true";
defparam \R6|Q[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X77_Y8_N5
dffeas \R5|Q[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R5|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \R5|Q[1] .is_wysiwyg = "true";
defparam \R5|Q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y8_N2
dffeas \R6|Q[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\R5|Q [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R6|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \R6|Q[1] .is_wysiwyg = "true";
defparam \R6|Q[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X77_Y8_N36
cyclonev_lcell_comb \R5|Q[2]~feeder (
// Equation(s):
// \R5|Q[2]~feeder_combout  = ( \SW[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\R5|Q[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \R5|Q[2]~feeder .extended_lut = "off";
defparam \R5|Q[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \R5|Q[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y8_N38
dffeas \R5|Q[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\R5|Q[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R5|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \R5|Q[2] .is_wysiwyg = "true";
defparam \R5|Q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y8_N41
dffeas \R6|Q[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\R5|Q [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R6|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \R6|Q[2] .is_wysiwyg = "true";
defparam \R6|Q[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N52
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X77_Y8_N31
dffeas \R5|Q[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R5|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \R5|Q[3] .is_wysiwyg = "true";
defparam \R5|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y8_N33
cyclonev_lcell_comb \R6|Q[3]~feeder (
// Equation(s):
// \R6|Q[3]~feeder_combout  = ( \R5|Q [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\R5|Q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\R6|Q[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \R6|Q[3]~feeder .extended_lut = "off";
defparam \R6|Q[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \R6|Q[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y8_N35
dffeas \R6|Q[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\R6|Q[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R6|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \R6|Q[3] .is_wysiwyg = "true";
defparam \R6|Q[3] .power_up = "low";
// synopsys translate_on

// Location: M10K_X76_Y13_N0
cyclonev_ram_block \U1|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\R2|Q~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\R2|Q~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\R6|Q [3],\R6|Q [2],\R6|Q [1],\R6|Q [0]}),
	.portaaddr({\R4|Q [4],\R4|Q [3],\R4|Q [2],\R4|Q [1],\R4|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({Rd_addr[4],Rd_addr[3],\Rd_addr[2]~DUPLICATE_q ,\Rd_addr[1]~DUPLICATE_q ,Rd_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U1|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \U1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \U1|altsyncram_component|auto_generated|ram_block1a0 .init_file = "Data_OnChip_ram32x4.mif";
defparam \U1|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \U1|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "OnChip_ram32x4:U1|altsyncram:altsyncram_component|altsyncram_2p14:auto_generated|ALTSYNCRAM";
defparam \U1|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \U1|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 40;
defparam \U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 4;
defparam \U1|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \U1|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \U1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \U1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 40;
defparam \U1|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \U1|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \U1|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \U1|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 4;
defparam \U1|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U1|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \U1|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \U1|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "000000000F000000000E000000000D000000000C000000000B000000000A0000000009000000000800000000070000000006000000000500000000040000000003000000000200000000010000000000000000000F000000000E000000000D000000000C000000000B000000000A0000000009000000000800000000070000000006000000000500000000040000000003000000000200000000010000000000";
// synopsys translate_on

// Location: LABCELL_X88_Y13_N48
cyclonev_lcell_comb \U3|Mux6~0 (
// Equation(s):
// \U3|Mux6~0_combout  = ( \U1|altsyncram_component|auto_generated|q_b [3] & ( ((!\U1|altsyncram_component|auto_generated|q_b [2]) # (\U1|altsyncram_component|auto_generated|q_b [0])) # (\U1|altsyncram_component|auto_generated|q_b [1]) ) ) # ( 
// !\U1|altsyncram_component|auto_generated|q_b [3] & ( (!\U1|altsyncram_component|auto_generated|q_b [1] & (\U1|altsyncram_component|auto_generated|q_b [2])) # (\U1|altsyncram_component|auto_generated|q_b [1] & ((!\U1|altsyncram_component|auto_generated|q_b 
// [2]) # (!\U1|altsyncram_component|auto_generated|q_b [0]))) ) )

	.dataa(gnd),
	.datab(!\U1|altsyncram_component|auto_generated|q_b [1]),
	.datac(!\U1|altsyncram_component|auto_generated|q_b [2]),
	.datad(!\U1|altsyncram_component|auto_generated|q_b [0]),
	.datae(gnd),
	.dataf(!\U1|altsyncram_component|auto_generated|q_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|Mux6~0 .extended_lut = "off";
defparam \U3|Mux6~0 .lut_mask = 64'h3F3C3F3CF3FFF3FF;
defparam \U3|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y13_N21
cyclonev_lcell_comb \U3|Mux5~0 (
// Equation(s):
// \U3|Mux5~0_combout  = ( \U1|altsyncram_component|auto_generated|q_b [3] & ( (\U1|altsyncram_component|auto_generated|q_b [2] & (\U1|altsyncram_component|auto_generated|q_b [0] & !\U1|altsyncram_component|auto_generated|q_b [1])) ) ) # ( 
// !\U1|altsyncram_component|auto_generated|q_b [3] & ( (!\U1|altsyncram_component|auto_generated|q_b [2] & ((\U1|altsyncram_component|auto_generated|q_b [1]) # (\U1|altsyncram_component|auto_generated|q_b [0]))) # 
// (\U1|altsyncram_component|auto_generated|q_b [2] & (\U1|altsyncram_component|auto_generated|q_b [0] & \U1|altsyncram_component|auto_generated|q_b [1])) ) )

	.dataa(!\U1|altsyncram_component|auto_generated|q_b [2]),
	.datab(!\U1|altsyncram_component|auto_generated|q_b [0]),
	.datac(!\U1|altsyncram_component|auto_generated|q_b [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U1|altsyncram_component|auto_generated|q_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|Mux5~0 .extended_lut = "off";
defparam \U3|Mux5~0 .lut_mask = 64'h2B2B2B2B10101010;
defparam \U3|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y13_N27
cyclonev_lcell_comb \U3|Mux4~0 (
// Equation(s):
// \U3|Mux4~0_combout  = ( \U1|altsyncram_component|auto_generated|q_b [3] & ( (!\U1|altsyncram_component|auto_generated|q_b [2] & (\U1|altsyncram_component|auto_generated|q_b [0] & !\U1|altsyncram_component|auto_generated|q_b [1])) ) ) # ( 
// !\U1|altsyncram_component|auto_generated|q_b [3] & ( ((\U1|altsyncram_component|auto_generated|q_b [2] & !\U1|altsyncram_component|auto_generated|q_b [1])) # (\U1|altsyncram_component|auto_generated|q_b [0]) ) )

	.dataa(!\U1|altsyncram_component|auto_generated|q_b [2]),
	.datab(!\U1|altsyncram_component|auto_generated|q_b [0]),
	.datac(!\U1|altsyncram_component|auto_generated|q_b [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U1|altsyncram_component|auto_generated|q_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|Mux4~0 .extended_lut = "off";
defparam \U3|Mux4~0 .lut_mask = 64'h7373737320202020;
defparam \U3|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y13_N30
cyclonev_lcell_comb \U3|Mux3~0 (
// Equation(s):
// \U3|Mux3~0_combout  = ( \U1|altsyncram_component|auto_generated|q_b [3] & ( (!\U1|altsyncram_component|auto_generated|q_b [1] & (!\U1|altsyncram_component|auto_generated|q_b [2] & \U1|altsyncram_component|auto_generated|q_b [0])) # 
// (\U1|altsyncram_component|auto_generated|q_b [1] & (!\U1|altsyncram_component|auto_generated|q_b [2] $ (\U1|altsyncram_component|auto_generated|q_b [0]))) ) ) # ( !\U1|altsyncram_component|auto_generated|q_b [3] & ( 
// (!\U1|altsyncram_component|auto_generated|q_b [1] & (!\U1|altsyncram_component|auto_generated|q_b [2] $ (!\U1|altsyncram_component|auto_generated|q_b [0]))) # (\U1|altsyncram_component|auto_generated|q_b [1] & (\U1|altsyncram_component|auto_generated|q_b 
// [2] & \U1|altsyncram_component|auto_generated|q_b [0])) ) )

	.dataa(gnd),
	.datab(!\U1|altsyncram_component|auto_generated|q_b [1]),
	.datac(!\U1|altsyncram_component|auto_generated|q_b [2]),
	.datad(!\U1|altsyncram_component|auto_generated|q_b [0]),
	.datae(gnd),
	.dataf(!\U1|altsyncram_component|auto_generated|q_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|Mux3~0 .extended_lut = "off";
defparam \U3|Mux3~0 .lut_mask = 64'h0CC30CC330C330C3;
defparam \U3|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y13_N36
cyclonev_lcell_comb \U3|Mux2~0 (
// Equation(s):
// \U3|Mux2~0_combout  = ( \U1|altsyncram_component|auto_generated|q_b [3] & ( (\U1|altsyncram_component|auto_generated|q_b [2] & ((!\U1|altsyncram_component|auto_generated|q_b [0]) # (\U1|altsyncram_component|auto_generated|q_b [1]))) ) ) # ( 
// !\U1|altsyncram_component|auto_generated|q_b [3] & ( (\U1|altsyncram_component|auto_generated|q_b [1] & (!\U1|altsyncram_component|auto_generated|q_b [2] & !\U1|altsyncram_component|auto_generated|q_b [0])) ) )

	.dataa(gnd),
	.datab(!\U1|altsyncram_component|auto_generated|q_b [1]),
	.datac(!\U1|altsyncram_component|auto_generated|q_b [2]),
	.datad(!\U1|altsyncram_component|auto_generated|q_b [0]),
	.datae(gnd),
	.dataf(!\U1|altsyncram_component|auto_generated|q_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|Mux2~0 .extended_lut = "off";
defparam \U3|Mux2~0 .lut_mask = 64'h300030000F030F03;
defparam \U3|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y13_N57
cyclonev_lcell_comb \U3|Mux1~0 (
// Equation(s):
// \U3|Mux1~0_combout  = ( \U1|altsyncram_component|auto_generated|q_b [3] & ( (!\U1|altsyncram_component|auto_generated|q_b [0] & (\U1|altsyncram_component|auto_generated|q_b [2])) # (\U1|altsyncram_component|auto_generated|q_b [0] & 
// ((\U1|altsyncram_component|auto_generated|q_b [1]))) ) ) # ( !\U1|altsyncram_component|auto_generated|q_b [3] & ( (\U1|altsyncram_component|auto_generated|q_b [2] & (!\U1|altsyncram_component|auto_generated|q_b [0] $ 
// (!\U1|altsyncram_component|auto_generated|q_b [1]))) ) )

	.dataa(!\U1|altsyncram_component|auto_generated|q_b [2]),
	.datab(!\U1|altsyncram_component|auto_generated|q_b [0]),
	.datac(!\U1|altsyncram_component|auto_generated|q_b [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U1|altsyncram_component|auto_generated|q_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|Mux1~0 .extended_lut = "off";
defparam \U3|Mux1~0 .lut_mask = 64'h1414141447474747;
defparam \U3|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y13_N0
cyclonev_lcell_comb \U3|Mux0~0 (
// Equation(s):
// \U3|Mux0~0_combout  = ( \U1|altsyncram_component|auto_generated|q_b [3] & ( (\U1|altsyncram_component|auto_generated|q_b [0] & (!\U1|altsyncram_component|auto_generated|q_b [1] $ (!\U1|altsyncram_component|auto_generated|q_b [2]))) ) ) # ( 
// !\U1|altsyncram_component|auto_generated|q_b [3] & ( (!\U1|altsyncram_component|auto_generated|q_b [2] & (!\U1|altsyncram_component|auto_generated|q_b [1] & \U1|altsyncram_component|auto_generated|q_b [0])) # (\U1|altsyncram_component|auto_generated|q_b 
// [2] & ((!\U1|altsyncram_component|auto_generated|q_b [0]))) ) )

	.dataa(gnd),
	.datab(!\U1|altsyncram_component|auto_generated|q_b [1]),
	.datac(!\U1|altsyncram_component|auto_generated|q_b [2]),
	.datad(!\U1|altsyncram_component|auto_generated|q_b [0]),
	.datae(gnd),
	.dataf(!\U1|altsyncram_component|auto_generated|q_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|Mux0~0 .extended_lut = "off";
defparam \U3|Mux0~0 .lut_mask = 64'h0FC00FC0003C003C;
defparam \U3|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y8_N27
cyclonev_lcell_comb \U2|Mux6~0 (
// Equation(s):
// \U2|Mux6~0_combout  = ( \R6|Q [0] & ( (!\R6|Q [2] $ (!\R6|Q [1])) # (\R6|Q [3]) ) ) # ( !\R6|Q [0] & ( (!\R6|Q [3] $ (!\R6|Q [2])) # (\R6|Q [1]) ) )

	.dataa(!\R6|Q [3]),
	.datab(gnd),
	.datac(!\R6|Q [2]),
	.datad(!\R6|Q [1]),
	.datae(gnd),
	.dataf(!\R6|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|Mux6~0 .extended_lut = "off";
defparam \U2|Mux6~0 .lut_mask = 64'h5AFF5AFF5FF55FF5;
defparam \U2|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y8_N18
cyclonev_lcell_comb \U2|Mux5~0 (
// Equation(s):
// \U2|Mux5~0_combout  = ( \R6|Q [0] & ( !\R6|Q [3] $ (((!\R6|Q [1] & \R6|Q [2]))) ) ) # ( !\R6|Q [0] & ( (\R6|Q [1] & (!\R6|Q [2] & !\R6|Q [3])) ) )

	.dataa(!\R6|Q [1]),
	.datab(!\R6|Q [2]),
	.datac(!\R6|Q [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\R6|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|Mux5~0 .extended_lut = "off";
defparam \U2|Mux5~0 .lut_mask = 64'h40404040D2D2D2D2;
defparam \U2|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y8_N21
cyclonev_lcell_comb \U2|Mux4~0 (
// Equation(s):
// \U2|Mux4~0_combout  = ( \R6|Q [3] & ( (!\R6|Q [1] & (!\R6|Q [2] & \R6|Q [0])) ) ) # ( !\R6|Q [3] & ( ((!\R6|Q [1] & \R6|Q [2])) # (\R6|Q [0]) ) )

	.dataa(!\R6|Q [1]),
	.datab(!\R6|Q [2]),
	.datac(!\R6|Q [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\R6|Q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|Mux4~0 .extended_lut = "off";
defparam \U2|Mux4~0 .lut_mask = 64'h2F2F2F2F08080808;
defparam \U2|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y8_N57
cyclonev_lcell_comb \U2|Mux3~0 (
// Equation(s):
// \U2|Mux3~0_combout  = ( \R6|Q [1] & ( (!\R6|Q [2] & (\R6|Q [3] & !\R6|Q [0])) # (\R6|Q [2] & ((\R6|Q [0]))) ) ) # ( !\R6|Q [1] & ( (!\R6|Q [2] & ((\R6|Q [0]))) # (\R6|Q [2] & (!\R6|Q [3] & !\R6|Q [0])) ) )

	.dataa(!\R6|Q [3]),
	.datab(!\R6|Q [2]),
	.datac(gnd),
	.datad(!\R6|Q [0]),
	.datae(!\R6|Q [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|Mux3~0 .extended_lut = "off";
defparam \U2|Mux3~0 .lut_mask = 64'h22CC443322CC4433;
defparam \U2|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y8_N24
cyclonev_lcell_comb \U2|Mux2~0 (
// Equation(s):
// \U2|Mux2~0_combout  = ( \R6|Q [0] & ( (\R6|Q [3] & (\R6|Q [2] & \R6|Q [1])) ) ) # ( !\R6|Q [0] & ( (!\R6|Q [3] & (!\R6|Q [2] & \R6|Q [1])) # (\R6|Q [3] & (\R6|Q [2])) ) )

	.dataa(!\R6|Q [3]),
	.datab(!\R6|Q [2]),
	.datac(!\R6|Q [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\R6|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|Mux2~0 .extended_lut = "off";
defparam \U2|Mux2~0 .lut_mask = 64'h1919191901010101;
defparam \U2|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y8_N48
cyclonev_lcell_comb \U2|Mux1~0 (
// Equation(s):
// \U2|Mux1~0_combout  = ( \R6|Q [0] & ( (!\R6|Q [1] & (\R6|Q [2] & !\R6|Q [3])) # (\R6|Q [1] & ((\R6|Q [3]))) ) ) # ( !\R6|Q [0] & ( (\R6|Q [2] & ((\R6|Q [3]) # (\R6|Q [1]))) ) )

	.dataa(!\R6|Q [1]),
	.datab(!\R6|Q [2]),
	.datac(!\R6|Q [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\R6|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|Mux1~0 .extended_lut = "off";
defparam \U2|Mux1~0 .lut_mask = 64'h1313131325252525;
defparam \U2|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y8_N51
cyclonev_lcell_comb \U2|Mux0~0 (
// Equation(s):
// \U2|Mux0~0_combout  = ( \R6|Q [3] & ( (\R6|Q [0] & (!\R6|Q [1] $ (!\R6|Q [2]))) ) ) # ( !\R6|Q [3] & ( (!\R6|Q [2] & (!\R6|Q [1] & \R6|Q [0])) # (\R6|Q [2] & ((!\R6|Q [0]))) ) )

	.dataa(!\R6|Q [1]),
	.datab(!\R6|Q [2]),
	.datac(!\R6|Q [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\R6|Q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|Mux0~0 .extended_lut = "off";
defparam \U2|Mux0~0 .lut_mask = 64'h3838383806060606;
defparam \U2|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y29_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
