 
set ::env(PROJECT_NAME) threeaesc_c1
set ::env(DESIGN_TOP) aes_fsm_enc
set ::env(DESIGN_DIR)  RTL_Benchmark/VHDL/Cores/crypto_core/threeaesc/rtl/aes_c_1/src
set ::env(TOP_VERILOG) RTL_Benchmark/VHDL/Cores/crypto_core/threeaesc/rtl/aes_c_1/src/aes_fsm_enc.vhd
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) digital_design


