/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [5:0] celloutsig_0_0z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_0z = ~^ in_data[135:118];
  assign celloutsig_1_3z = ~^ { in_data[190], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_4z = ~^ in_data[160:158];
  assign celloutsig_1_11z = ~^ { in_data[181:158], celloutsig_1_2z };
  assign celloutsig_1_18z = ~^ { in_data[99:97], celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_19z = ~^ { celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_11z, celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_17z, celloutsig_1_6z, celloutsig_1_17z, celloutsig_1_9z };
  assign celloutsig_0_3z = ~^ { in_data[49:16], celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_1_1z = ^ in_data[189:187];
  assign celloutsig_1_5z = ^ { in_data[129:118], celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_1_9z = ^ { celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_6z };
  assign celloutsig_1_12z = ^ { in_data[155:144], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_5z };
  assign celloutsig_0_2z = ^ in_data[30:21];
  assign celloutsig_0_4z = ~((celloutsig_0_3z & celloutsig_0_0z[3]) | celloutsig_0_0z[5]);
  assign celloutsig_1_2z = ~((in_data[141] & in_data[120]) | celloutsig_1_0z);
  assign celloutsig_1_6z = ~((celloutsig_1_4z & celloutsig_1_1z) | celloutsig_1_3z);
  assign celloutsig_1_8z = ~((celloutsig_1_3z & celloutsig_1_3z) | in_data[102]);
  assign celloutsig_1_10z = ~((celloutsig_1_5z & celloutsig_1_0z) | celloutsig_1_9z);
  assign celloutsig_1_17z = ~((celloutsig_1_1z & celloutsig_1_12z) | celloutsig_1_0z);
  always_latch
    if (celloutsig_1_18z) celloutsig_0_0z = 6'h00;
    else if (!clkin_data[0]) celloutsig_0_0z = in_data[6:1];
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_3z, celloutsig_0_4z };
endmodule
