//! Public data for RV32IM proofs.
//!
//! Captures public execution state and provides LogUp compensation entries.

use serde::{Deserialize, Serialize};

use num_traits::{One, Zero};
use stwo::core::channel::Channel;
use stwo::core::fields::FieldExpOps;
use stwo::core::fields::m31::{M31, P as M31_P};
use stwo::core::fields::qm31::QM31;
use stwo_constraint_framework::Relation;

use crate::relations::Relations;

#[derive(Clone, Debug, Serialize, Deserialize)]
pub struct OutputWord {
    pub addr: u32,
    pub value: u32,
    pub clk: u32,
}

#[derive(Clone, Debug, Serialize, Deserialize)]
pub struct IoEntries {
    /// Input region start address.
    pub input_start: u32,
    /// Input length in bytes.
    pub input_len: u32,
    /// Input words (little-endian, contiguous).
    pub input_words: Vec<u32>,
    /// Output length in bytes.
    pub output_len: u32,
    /// Output length word address.
    pub output_len_addr: u32,
    /// Output data start address.
    pub output_data_addr: u32,
    /// Output words (length word + data words).
    pub output_words: Vec<OutputWord>,
}

/// Public data required to verify an RV32IM proof.
#[derive(Clone, Debug, Serialize, Deserialize)]
pub struct PublicData {
    /// Entry PC at start of execution.
    pub initial_pc: u32,
    /// PC at end of execution (next instruction after last).
    pub final_pc: u32,
    /// Total number of executed cycles (last instruction clk).
    pub clock: u32,
    /// Register values at start (x0..x31).
    pub initial_regs: [u32; 32],
    /// Register values at end (x0..x31).
    pub final_regs: [u32; 32],
    /// Last access clock per register (0 if never accessed).
    pub reg_last_clk: [u32; 32],
    /// Program tree root (if program table is non-empty).
    pub program_root: Option<u32>,
    /// RW initial memory tree root (if memory table is non-empty).
    pub initial_rw_root: Option<u32>,
    /// RW final memory tree root (if memory table is non-empty).
    pub final_rw_root: Option<u32>,
    /// Input/output related data.
    pub io_entries: IoEntries,
}

impl PublicData {
    pub fn new(run_result: &runner::RunResult) -> Self {
        let tracer = &run_result.tracer;

        let program_root = tracer.program.root.first().copied();

        let mut initial_rw_root = None;
        let mut final_rw_root = None;
        for (root, mult) in tracer
            .memory
            .root
            .iter()
            .zip(tracer.memory.multiplicity.iter())
        {
            if *mult == 1 && initial_rw_root.is_none() {
                initial_rw_root = Some(*root);
            }
            if *mult == M31_P - 1 && final_rw_root.is_none() {
                final_rw_root = Some(*root);
            }
            if initial_rw_root.is_some() && final_rw_root.is_some() {
                break;
            }
        }

        let clock = u32::try_from(run_result.cycles).expect("cycles overflow u32");
        let input_words = pack_words(&run_result.input);
        let output_data_end = run_result
            .output_data_addr
            .wrapping_add(run_result.output_len);
        let output_len_word_addr = run_result.output_len_addr & !3;
        let mut output_words = Vec::new();
        for word in &run_result.output_words {
            if let Some(&clk) = tracer.mem_clk.get(&word.addr) {
                output_words.push(OutputWord {
                    addr: word.addr,
                    value: word.value,
                    clk,
                });
                continue;
            }
            if word.addr == output_len_word_addr
                || (word.addr >= run_result.output_data_addr && word.addr < output_data_end)
            {
                panic!("output address 0x{:08x} was not accessed", word.addr);
            }
        }
        let io_entries = IoEntries {
            input_start: run_result.input_start,
            input_len: run_result.input.len() as u32,
            input_words,
            output_len: run_result.output_len,
            output_len_addr: run_result.output_len_addr,
            output_data_addr: run_result.output_data_addr,
            output_words,
        };

        Self {
            initial_pc: run_result.initial_pc,
            final_pc: run_result.final_pc,
            clock,
            initial_regs: run_result.initial_regs,
            final_regs: run_result.final_regs,
            reg_last_clk: tracer.reg_clk,
            program_root,
            initial_rw_root,
            final_rw_root,
            io_entries,
        }
    }

    /// Mix public data into the channel transcript.
    pub fn mix_into(&self, channel: &mut impl Channel) {
        channel.mix_u32s(&[self.initial_pc, self.final_pc, self.clock]);
        channel.mix_u32s(&self.initial_regs);
        channel.mix_u32s(&self.final_regs);
        channel.mix_u32s(&self.reg_last_clk);

        let root_flags = [
            self.program_root.is_some() as u32,
            self.initial_rw_root.is_some() as u32,
            self.final_rw_root.is_some() as u32,
        ];
        channel.mix_u32s(&root_flags);
        let roots = [
            self.program_root.unwrap_or(0),
            self.initial_rw_root.unwrap_or(0),
            self.final_rw_root.unwrap_or(0),
        ];
        channel.mix_u32s(&roots);

        channel.mix_u32s(&[
            self.io_entries.input_start,
            self.io_entries.input_len,
            self.io_entries.output_len_addr,
            self.io_entries.output_data_addr,
            self.io_entries.output_len,
            self.io_entries.output_words.len() as u32,
        ]);
        channel.mix_u32s(&self.io_entries.input_words);
        for word in &self.io_entries.output_words {
            channel.mix_u32s(&[word.addr, word.value, word.clk]);
        }
    }

    /// LogUp sum contribution from public data.
    pub fn logup_sum(&self, relations: &Relations) -> QM31 {
        let mut values_to_inverse: Vec<QM31> = Vec::new();

        // Registers state: emit initial (pc, clk=1), consume final (pc, clk=clock+1).
        let initial_clk = M31::from(1u32);
        let final_clk = M31::from(
            self.clock
                .checked_add(1)
                .expect("clock overflow when computing final clk"),
        );
        values_to_inverse.push(
            relations
                .registers_state
                .combine(&[M31::from(self.initial_pc), initial_clk]),
        );
        let final_state: QM31 = relations
            .registers_state
            .combine(&[M31::from(self.final_pc), final_clk]);
        values_to_inverse.push(-final_state);

        // Merkle roots: emit each tree root once.
        for root in [self.program_root, self.initial_rw_root, self.final_rw_root]
            .into_iter()
            .flatten()
        {
            values_to_inverse.push(relations.merkle.combine(&[
                M31::zero(),
                M31::zero(),
                M31::from(root),
                M31::from(root),
            ]));
        }

        // Register memory access: emit initial state (clk=0), consume final state (clk=last).
        let reg_as = M31::zero();
        for (idx, &last_clk) in self.reg_last_clk.iter().enumerate() {
            let addr = M31::from(idx as u32);
            let init_bytes = self.initial_regs[idx].to_le_bytes();
            values_to_inverse.push(relations.memory_access.combine(&[
                reg_as,
                addr,
                M31::zero(),
                M31::from(init_bytes[0] as u32),
                M31::from(init_bytes[1] as u32),
                M31::from(init_bytes[2] as u32),
                M31::from(init_bytes[3] as u32),
            ]));

            let final_bytes = self.final_regs[idx].to_le_bytes();
            let final_access: QM31 = relations.memory_access.combine(&[
                reg_as,
                addr,
                M31::from(last_clk),
                M31::from(final_bytes[0] as u32),
                M31::from(final_bytes[1] as u32),
                M31::from(final_bytes[2] as u32),
                M31::from(final_bytes[3] as u32),
            ]);
            values_to_inverse.push(-final_access);
        }

        // Input memory: emit initial values at clk=0.
        let rw_as = M31::one();
        for (idx, &word) in self.io_entries.input_words.iter().enumerate() {
            let addr = self
                .io_entries
                .input_start
                .wrapping_add((idx as u32).saturating_mul(4));
            let bytes = word.to_le_bytes();
            values_to_inverse.push(relations.memory_access.combine(&[
                rw_as,
                M31::from(addr),
                M31::zero(),
                M31::from(bytes[0] as u32),
                M31::from(bytes[1] as u32),
                M31::from(bytes[2] as u32),
                M31::from(bytes[3] as u32),
            ]));
        }

        // Output memory: consume final values at last access clock.
        for word in &self.io_entries.output_words {
            let bytes = word.value.to_le_bytes();
            let final_access: QM31 = relations.memory_access.combine(&[
                rw_as,
                M31::from(word.addr),
                M31::from(word.clk),
                M31::from(bytes[0] as u32),
                M31::from(bytes[1] as u32),
                M31::from(bytes[2] as u32),
                M31::from(bytes[3] as u32),
            ]);
            values_to_inverse.push(-final_access);
        }

        if values_to_inverse.is_empty() {
            return QM31::zero();
        }

        let inverses = QM31::batch_inverse(&values_to_inverse);
        inverses.iter().sum()
    }
}

fn pack_words(bytes: &[u8]) -> Vec<u32> {
    if bytes.is_empty() {
        return Vec::new();
    }
    let mut words = Vec::with_capacity(bytes.len().div_ceil(4));
    let mut idx = 0;
    while idx < bytes.len() {
        let mut buf = [0u8; 4];
        let end = (idx + 4).min(bytes.len());
        buf[..end - idx].copy_from_slice(&bytes[idx..end]);
        words.push(u32::from_le_bytes(buf));
        idx = end;
    }
    words
}

#[cfg(test)]
mod tests {
    use super::*;
    use crate::relations::Relations;
    use runner::{IoWord, RunResult, Tracer};

    fn empty_public_data() -> PublicData {
        PublicData {
            initial_pc: 0,
            final_pc: 0,
            clock: 0,
            initial_regs: [0; 32],
            final_regs: [0; 32],
            reg_last_clk: [0; 32],
            program_root: None,
            initial_rw_root: None,
            final_rw_root: None,
            io_entries: IoEntries {
                input_start: 0,
                input_len: 0,
                input_words: vec![],
                output_len: 0,
                output_len_addr: 0,
                output_data_addr: 0,
                output_words: vec![],
            },
        }
    }

    fn output_clock_run_result(with_output_len_clock: bool) -> RunResult {
        let mut tracer = Tracer::default();
        if with_output_len_clock {
            tracer.mem_clk.insert(0x1004, 3);
        }
        tracer.mem_clk.insert(0x1008, 4);

        RunResult {
            cycles: 1,
            initial_pc: 0,
            final_pc: 0,
            initial_regs: [0; 32],
            final_regs: [0; 32],
            output: Some(vec![1, 2, 3, 4]),
            input: vec![],
            input_start: 0,
            input_end: 0,
            output_len: 4,
            output_len_addr: 0x1004,
            output_data_addr: 0x1008,
            output_end_addr: 0x1010,
            output_words: vec![
                IoWord {
                    addr: 0x1004,
                    value: 4,
                },
                IoWord {
                    addr: 0x1008,
                    value: u32::from_le_bytes([1, 2, 3, 4]),
                },
            ],
            tracer,
        }
    }

    #[test]
    fn logup_sum_constrains_registers_state_even_at_clock_zero() {
        let relations = Relations::dummy();
        let mut data = empty_public_data();

        data.initial_pc = 7;
        data.final_pc = 8;
        let non_zero = data.logup_sum(&relations);
        assert_ne!(non_zero, QM31::zero());

        data.final_pc = data.initial_pc;
        let zero = data.logup_sum(&relations);
        assert_eq!(zero, QM31::zero());
    }

    #[test]
    fn logup_sum_constrains_never_accessed_registers_at_clock_zero() {
        let relations = Relations::dummy();
        let mut data = empty_public_data();

        data.initial_pc = 1;
        data.final_pc = 1;
        data.initial_regs[31] = 11;
        data.final_regs[31] = 12;
        let non_zero = data.logup_sum(&relations);
        assert_ne!(non_zero, QM31::zero());

        data.final_regs[31] = data.initial_regs[31];
        let zero = data.logup_sum(&relations);
        assert_eq!(zero, QM31::zero());
    }

    #[test]
    #[should_panic(expected = "output address 0x00001004 was not accessed")]
    fn new_panics_when_output_len_word_clock_is_missing() {
        let run_result = output_clock_run_result(false);
        let _ = PublicData::new(&run_result);
    }

    #[test]
    fn new_accepts_output_len_word_clock_when_present() {
        let run_result = output_clock_run_result(true);
        let public_data = PublicData::new(&run_result);
        assert_eq!(public_data.io_entries.output_words.len(), 2);
        assert_eq!(public_data.io_entries.output_words[0].addr, 0x1004);
        assert_eq!(public_data.io_entries.output_words[0].clk, 3);
    }
}
