Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Tue Jun 18 01:05:58 2024
| Host         : LAPTOP-VCKIONAK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file sist_wrapper_timing_summary_routed.rpt -pb sist_wrapper_timing_summary_routed.pb -rpx sist_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : sist_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -61.995    -2043.939                     61                 5080        0.037        0.000                      0                 5080        3.750        0.000                       0                  2604  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                                                       ------------       ----------      --------------
clk_fpga_0                                                                                  {0.000 5.000}      10.000          100.000         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}     33.000          30.303          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                      -61.995    -2043.939                     61                 3963        0.037        0.000                      0                 3963        3.750        0.000                       0                  2123  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       26.300        0.000                      0                  926        0.074        0.000                      0                  926       15.250        0.000                       0                   481  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_fpga_0                                                                                  clk_fpga_0                                                                                        6.895        0.000                      0                   91        0.360        0.000                      0                   91  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       28.287        0.000                      0                  100        0.383        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           61  Failing Endpoints,  Worst Slack      -61.995ns,  Total Violation    -2043.939ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -61.995ns  (required time - arrival time)
  Source:                 sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/n_ciclos_on2__1/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        71.139ns  (logic 46.693ns (65.636%)  route 24.446ns (34.364%))
  Logic Levels:           247  (CARRY4=224 LUT1=1 LUT2=20 LUT3=2)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.773ns = ( 12.773 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sist_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    sist_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  sist_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        1.672     2.980    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y17         FDRE                                         r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y17         FDRE (Prop_fdre_C_Q)         0.456     3.436 f  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/slv_reg1_reg[1]/Q
                         net (fo=27, routed)          0.451     3.887    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/slv_reg1_reg[31][1]
    SLICE_X10Y17         LUT1 (Prop_lut1_I0_O)        0.124     4.011 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[24]_i_72/O
                         net (fo=1, routed)           0.000     4.011    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[24]_i_72_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.544 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_57/CO[3]
                         net (fo=1, routed)           0.000     4.544    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_57_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.661 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_48/CO[3]
                         net (fo=1, routed)           0.000     4.661    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_48_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.778 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_39/CO[3]
                         net (fo=1, routed)           0.000     4.778    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_39_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.895 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_30/CO[3]
                         net (fo=1, routed)           0.000     4.895    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_30_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.012 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.012    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_21_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.129 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_12/CO[3]
                         net (fo=1, routed)           0.000     5.129    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_12_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.246 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.246    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_3_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.363 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.009     5.372    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_2_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     5.653 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_1/CO[0]
                         net (fo=38, routed)          1.097     6.750    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_1_n_3
    SLICE_X9Y18          LUT2 (Prop_lut2_I1_O)        0.367     7.117 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[23]_i_43/O
                         net (fo=1, routed)           0.000     7.117    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[23]_i_43_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.667 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.667    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_35_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.781 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.781    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_30_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.895 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.895    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_25_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.009 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.009    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_20_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.123 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.123    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_15_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.237 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.237    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_10_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.351 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.009     8.360    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_5_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.474 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.474    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_2_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     8.652 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_1/CO[1]
                         net (fo=38, routed)          0.937     9.589    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_1_n_2
    SLICE_X7Y17          LUT2 (Prop_lut2_I1_O)        0.329     9.918 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[22]_i_43/O
                         net (fo=1, routed)           0.000     9.918    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[22]_i_43_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.468 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.468    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_35_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.582 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.582    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_30_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.696 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    10.696    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_25_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.810 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    10.810    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_20_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.924 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.924    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_15_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.038 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.038    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_10_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.152 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.152    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_5_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.266 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.009    11.275    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_2_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    11.453 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_1/CO[1]
                         net (fo=37, routed)          0.863    12.316    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_1_n_2
    SLICE_X6Y21          LUT2 (Prop_lut2_I1_O)        0.329    12.645 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[21]_i_42/O
                         net (fo=1, routed)           0.000    12.645    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[21]_i_42_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.178 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    13.178    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_35_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.295 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    13.295    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_30_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.412 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    13.412    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_25_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.529 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.009    13.538    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_20_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.655 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.655    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_15_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.772 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.772    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_10_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.889 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.889    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_5_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.006 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.006    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_2_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    14.185 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_1/CO[1]
                         net (fo=37, routed)          0.799    14.984    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_1_n_2
    SLICE_X8Y24          LUT2 (Prop_lut2_I1_O)        0.332    15.316 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[20]_i_42/O
                         net (fo=1, routed)           0.000    15.316    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[20]_i_42_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.849 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_35/CO[3]
                         net (fo=1, routed)           0.009    15.858    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_35_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.975 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    15.975    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_30_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.092 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.092    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_25_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.209 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    16.209    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_20_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.326 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.326    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_15_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.443 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.443    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_10_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.560 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.560    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_5_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.677 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.677    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_2_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    16.856 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_1/CO[1]
                         net (fo=38, routed)          1.060    17.916    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_1_n_2
    SLICE_X7Y26          LUT2 (Prop_lut2_I1_O)        0.332    18.248 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[19]_i_43/O
                         net (fo=1, routed)           0.000    18.248    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[19]_i_43_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.798 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000    18.798    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_35_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.912 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_30/CO[3]
                         net (fo=1, routed)           0.000    18.912    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_30_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.026 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    19.026    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_25_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.140 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    19.140    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_20_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.254 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.254    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_15_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.368 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.368    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_10_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.482 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.482    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_5_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.596 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.596    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_2_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    19.774 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_1/CO[1]
                         net (fo=38, routed)          0.917    20.691    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_1_n_2
    SLICE_X9Y28          LUT2 (Prop_lut2_I1_O)        0.329    21.020 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[18]_i_43/O
                         net (fo=1, routed)           0.000    21.020    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[18]_i_43_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.570 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    21.570    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_35_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.684 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    21.684    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_30_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.798 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    21.798    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_25_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.912 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    21.912    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_20_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.026 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    22.026    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_15_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.140 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.140    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_10_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.254 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.254    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_5_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.368 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.368    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_2_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    22.546 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_1/CO[1]
                         net (fo=38, routed)          0.879    23.425    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_1_n_2
    SLICE_X6Y32          LUT2 (Prop_lut2_I1_O)        0.329    23.754 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[17]_i_43/O
                         net (fo=1, routed)           0.000    23.754    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[17]_i_43_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.287 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    24.287    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_35_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.404 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    24.404    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_30_n_0
    SLICE_X6Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.521 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    24.521    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_25_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.638 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    24.638    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_20_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.755 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    24.755    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_15_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.872 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    24.872    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_10_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.989 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.989    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_5_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.106 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.106    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_2_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    25.285 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_1/CO[1]
                         net (fo=37, routed)          0.777    26.063    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_1_n_2
    SLICE_X7Y35          LUT2 (Prop_lut2_I1_O)        0.332    26.395 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[16]_i_42/O
                         net (fo=1, routed)           0.000    26.395    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[16]_i_42_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.945 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_35/CO[3]
                         net (fo=1, routed)           0.000    26.945    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_35_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.059 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    27.059    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_30_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.173 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    27.173    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_25_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.287 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    27.287    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_20_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.401 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    27.401    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_15_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.515 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    27.515    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_10_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.629 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.629    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_5_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.743 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.743    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_2_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    27.921 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_1/CO[1]
                         net (fo=38, routed)          1.072    28.993    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_1_n_2
    SLICE_X8Y34          LUT2 (Prop_lut2_I1_O)        0.329    29.322 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[15]_i_43/O
                         net (fo=1, routed)           0.000    29.322    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[15]_i_43_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.855 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    29.855    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_35_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.972 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    29.972    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_30_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.089 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    30.089    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_25_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.206 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    30.206    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_20_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.323 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    30.323    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_15_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.440 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    30.440    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_10_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.557 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.557    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_5_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.674 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.674    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_2_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    30.853 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_1/CO[1]
                         net (fo=38, routed)          0.993    31.846    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_1_n_2
    SLICE_X9Y37          LUT2 (Prop_lut2_I1_O)        0.332    32.178 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[14]_i_43/O
                         net (fo=1, routed)           0.000    32.178    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[14]_i_43_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.728 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    32.728    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_35_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.842 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    32.842    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_30_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.956 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.956    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_25_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.070 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    33.070    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_20_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.184 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    33.184    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_15_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.298 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    33.298    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_10_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.412 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    33.412    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_5_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.526 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.526    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_2_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    33.704 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_1/CO[1]
                         net (fo=38, routed)          0.712    34.416    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_1_n_2
    SLICE_X8Y43          LUT2 (Prop_lut2_I1_O)        0.329    34.745 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[13]_i_42/O
                         net (fo=1, routed)           0.000    34.745    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[13]_i_42_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.278 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    35.278    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_35_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.395 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    35.395    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_30_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.512 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    35.512    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_25_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.629 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    35.629    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_20_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.746 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    35.746    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_15_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.863 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    35.863    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_10_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.980 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.001    35.980    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_5_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.097 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.097    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_2_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    36.276 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_1/CO[1]
                         net (fo=39, routed)          1.100    37.376    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_1_n_2
    SLICE_X6Y41          LUT2 (Prop_lut2_I1_O)        0.332    37.708 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[12]_i_43/O
                         net (fo=1, routed)           0.000    37.708    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[12]_i_43_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.241 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    38.241    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_35_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.358 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    38.358    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_30_n_0
    SLICE_X6Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.475 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    38.475    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_25_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.592 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    38.592    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_20_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.709 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.709    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_15_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.826 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    38.826    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_10_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.943 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    38.943    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_5_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.060 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    39.060    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_2_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    39.239 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_1/CO[1]
                         net (fo=38, routed)          0.933    40.172    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_1_n_2
    SLICE_X5Y47          LUT2 (Prop_lut2_I1_O)        0.332    40.504 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[11]_i_42/O
                         net (fo=1, routed)           0.000    40.504    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[11]_i_42_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.054 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    41.054    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_35_n_0
    SLICE_X5Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.168 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    41.168    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_30_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.282 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.001    41.283    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_25_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.397 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    41.397    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_20_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.511 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    41.511    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_15_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.625 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    41.625    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_10_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.739 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    41.739    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_5_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.853 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    41.853    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_2_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    42.031 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_1/CO[1]
                         net (fo=38, routed)          1.018    43.048    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_1_n_2
    SLICE_X6Y50          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    43.848 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    43.848    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_35_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.965 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    43.965    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_30_n_0
    SLICE_X6Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.082 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.082    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_25_n_0
    SLICE_X6Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.199 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    44.199    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_20_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.316 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    44.316    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_15_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.433 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    44.433    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_10_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.550 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    44.550    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_5_n_0
    SLICE_X6Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.667 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    44.667    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_2_n_0
    SLICE_X6Y58          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    44.846 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_1/CO[1]
                         net (fo=39, routed)          0.921    45.768    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_1_n_2
    SLICE_X7Y50          LUT2 (Prop_lut2_I1_O)        0.332    46.100 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[9]_i_43/O
                         net (fo=1, routed)           0.000    46.100    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[9]_i_43_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.650 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    46.650    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_35_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.764 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    46.764    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_30_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.877 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    46.877    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_25_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.991 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    46.991    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_20_n_0
    SLICE_X7Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.105 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    47.105    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_15_n_0
    SLICE_X7Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.219 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    47.219    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_10_n_0
    SLICE_X7Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.333 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    47.333    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_5_n_0
    SLICE_X7Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.447 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    47.447    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_2_n_0
    SLICE_X7Y58          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    47.625 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_1/CO[1]
                         net (fo=38, routed)          1.031    48.657    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_1_n_2
    SLICE_X9Y48          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    49.442 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    49.442    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_35_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.556 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.001    49.556    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_30_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.670 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    49.670    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_25_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.784 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    49.784    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_20_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.898 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.898    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_15_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.012 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    50.012    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_10_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.126 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    50.126    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_5_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.240 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    50.240    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_2_n_0
    SLICE_X9Y56          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    50.418 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_1/CO[1]
                         net (fo=39, routed)          0.915    51.334    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_1_n_2
    SLICE_X11Y50         LUT2 (Prop_lut2_I1_O)        0.329    51.663 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[7]_i_43/O
                         net (fo=1, routed)           0.000    51.663    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[7]_i_43_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.213 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    52.213    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_35_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.327 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    52.327    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_30_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.441 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    52.441    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_25_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.555 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    52.555    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_20_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.669 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    52.669    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_15_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.783 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.783    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_10_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.897 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    52.897    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_5_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.011 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    53.011    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_2_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    53.189 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_1/CO[1]
                         net (fo=39, routed)          1.007    54.195    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_1_n_2
    SLICE_X10Y53         LUT2 (Prop_lut2_I1_O)        0.329    54.524 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[6]_i_43/O
                         net (fo=1, routed)           0.000    54.524    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[6]_i_43_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.057 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    55.057    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_35_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.174 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    55.174    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_30_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.291 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    55.291    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_25_n_0
    SLICE_X10Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.408 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    55.408    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_20_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.525 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    55.525    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_15_n_0
    SLICE_X10Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.642 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    55.642    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_10_n_0
    SLICE_X10Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.759 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    55.759    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_5_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.876 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    55.876    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_2_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    56.055 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_1/CO[1]
                         net (fo=39, routed)          0.739    56.794    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_1_n_2
    SLICE_X9Y57          LUT2 (Prop_lut2_I1_O)        0.332    57.126 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[5]_i_43/O
                         net (fo=1, routed)           0.000    57.126    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[5]_i_43_n_0
    SLICE_X9Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.676 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    57.676    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_35_n_0
    SLICE_X9Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.790 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    57.790    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_30_n_0
    SLICE_X9Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.904 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    57.904    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_25_n_0
    SLICE_X9Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.018 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    58.018    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_20_n_0
    SLICE_X9Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.132 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    58.132    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_15_n_0
    SLICE_X9Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.246 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    58.246    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_10_n_0
    SLICE_X9Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.360 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    58.360    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_5_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.474 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    58.474    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_2_n_0
    SLICE_X9Y65          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    58.652 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_1/CO[1]
                         net (fo=39, routed)          1.025    59.677    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_1_n_2
    SLICE_X7Y59          LUT2 (Prop_lut2_I1_O)        0.329    60.006 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[4]_i_43/O
                         net (fo=1, routed)           0.000    60.006    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[4]_i_43_n_0
    SLICE_X7Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.556 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    60.556    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_35_n_0
    SLICE_X7Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.670 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    60.670    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_30_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.784 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    60.784    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_25_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.898 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    60.898    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_20_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.012 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    61.012    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_15_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.126 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    61.126    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_10_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.240 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    61.240    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_5_n_0
    SLICE_X7Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.354 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    61.354    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_2_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    61.532 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_1/CO[1]
                         net (fo=39, routed)          1.093    62.625    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_1_n_2
    SLICE_X6Y60          LUT3 (Prop_lut3_I0_O)        0.329    62.954 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[3]_i_38/O
                         net (fo=1, routed)           0.000    62.954    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[3]_i_38_n_0
    SLICE_X6Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.487 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    63.487    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_30_n_0
    SLICE_X6Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.604 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    63.604    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_25_n_0
    SLICE_X6Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.721 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    63.721    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_20_n_0
    SLICE_X6Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.838 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    63.838    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_15_n_0
    SLICE_X6Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.955 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    63.955    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_10_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.072 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    64.072    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_5_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.189 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    64.189    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_2_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    64.368 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_1/CO[1]
                         net (fo=39, routed)          1.034    65.402    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_1_n_2
    SLICE_X8Y60          LUT2 (Prop_lut2_I1_O)        0.332    65.734 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[2]_i_43/O
                         net (fo=1, routed)           0.000    65.734    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[2]_i_43_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    66.267 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000    66.267    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_35_n_0
    SLICE_X8Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.384 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_30/CO[3]
                         net (fo=1, routed)           0.000    66.384    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_30_n_0
    SLICE_X8Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.501 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    66.501    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_25_n_0
    SLICE_X8Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.618 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    66.618    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_20_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.735 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    66.735    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_15_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.852 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    66.852    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_10_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.969 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    66.969    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_5_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.086 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    67.086    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_2_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    67.265 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_1/CO[1]
                         net (fo=39, routed)          1.082    68.348    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_1_n_2
    SLICE_X11Y60         LUT2 (Prop_lut2_I1_O)        0.332    68.680 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[1]_i_43/O
                         net (fo=1, routed)           0.000    68.680    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[1]_i_43_n_0
    SLICE_X11Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.230 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    69.230    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_35_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.344 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    69.344    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_30_n_0
    SLICE_X11Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.458 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    69.458    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_25_n_0
    SLICE_X11Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.572 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    69.572    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_20_n_0
    SLICE_X11Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.686 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    69.686    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_15_n_0
    SLICE_X11Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.800 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    69.800    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_10_n_0
    SLICE_X11Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.914 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    69.914    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_5_n_0
    SLICE_X11Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.028 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    70.028    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_2_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    70.206 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_1/CO[1]
                         net (fo=39, routed)          1.254    71.460    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_1_n_2
    SLICE_X13Y54         LUT3 (Prop_lut3_I0_O)        0.329    71.789 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[0]_i_42/O
                         net (fo=1, routed)           0.000    71.789    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[0]_i_42_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.339 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    72.339    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[0]_i_34_n_0
    SLICE_X13Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.453 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000    72.453    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[0]_i_29_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.567 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    72.567    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[0]_i_24_n_0
    SLICE_X13Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.681 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    72.681    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[0]_i_19_n_0
    SLICE_X13Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.795 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    72.795    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[0]_i_14_n_0
    SLICE_X13Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.909 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000    72.909    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[0]_i_9_n_0
    SLICE_X13Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.023 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    73.023    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[0]_i_4_n_0
    SLICE_X13Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.137 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    73.137    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[0]_i_2_n_0
    SLICE_X13Y62         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    73.430 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[0]_i_1/CO[0]
                         net (fo=3, routed)           0.689    74.119    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[0]_i_1_n_3
    DSP48_X0Y25          DSP48E1                                      r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/n_ciclos_on2__1/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sist_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    sist_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  sist_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        1.581    12.773    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/s00_axi_aclk
    DSP48_X0Y25          DSP48E1                                      r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/n_ciclos_on2__1/CLK
                         clock pessimism              0.116    12.889    
                         clock uncertainty           -0.154    12.735    
    DSP48_X0Y25          DSP48E1 (Setup_dsp48e1_CLK_A[0])
                                                     -0.611    12.124    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/n_ciclos_on2__1
  -------------------------------------------------------------------
                         required time                         12.124    
                         arrival time                         -74.119    
  -------------------------------------------------------------------
                         slack                                -61.995    

Slack (VIOLATED) :        -61.993ns  (required time - arrival time)
  Source:                 sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/n_ciclos_on2__0/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        71.139ns  (logic 46.693ns (65.636%)  route 24.446ns (34.364%))
  Logic Levels:           247  (CARRY4=224 LUT1=1 LUT2=20 LUT3=2)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.775ns = ( 12.775 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sist_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    sist_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  sist_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        1.672     2.980    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y17         FDRE                                         r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y17         FDRE (Prop_fdre_C_Q)         0.456     3.436 f  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/slv_reg1_reg[1]/Q
                         net (fo=27, routed)          0.451     3.887    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/slv_reg1_reg[31][1]
    SLICE_X10Y17         LUT1 (Prop_lut1_I0_O)        0.124     4.011 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[24]_i_72/O
                         net (fo=1, routed)           0.000     4.011    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[24]_i_72_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.544 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_57/CO[3]
                         net (fo=1, routed)           0.000     4.544    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_57_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.661 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_48/CO[3]
                         net (fo=1, routed)           0.000     4.661    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_48_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.778 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_39/CO[3]
                         net (fo=1, routed)           0.000     4.778    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_39_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.895 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_30/CO[3]
                         net (fo=1, routed)           0.000     4.895    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_30_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.012 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.012    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_21_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.129 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_12/CO[3]
                         net (fo=1, routed)           0.000     5.129    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_12_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.246 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.246    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_3_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.363 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.009     5.372    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_2_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     5.653 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_1/CO[0]
                         net (fo=38, routed)          1.097     6.750    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_1_n_3
    SLICE_X9Y18          LUT2 (Prop_lut2_I1_O)        0.367     7.117 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[23]_i_43/O
                         net (fo=1, routed)           0.000     7.117    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[23]_i_43_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.667 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.667    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_35_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.781 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.781    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_30_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.895 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.895    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_25_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.009 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.009    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_20_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.123 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.123    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_15_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.237 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.237    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_10_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.351 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.009     8.360    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_5_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.474 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.474    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_2_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     8.652 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_1/CO[1]
                         net (fo=38, routed)          0.937     9.589    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_1_n_2
    SLICE_X7Y17          LUT2 (Prop_lut2_I1_O)        0.329     9.918 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[22]_i_43/O
                         net (fo=1, routed)           0.000     9.918    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[22]_i_43_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.468 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.468    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_35_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.582 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.582    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_30_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.696 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    10.696    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_25_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.810 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    10.810    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_20_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.924 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.924    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_15_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.038 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.038    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_10_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.152 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.152    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_5_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.266 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.009    11.275    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_2_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    11.453 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_1/CO[1]
                         net (fo=37, routed)          0.863    12.316    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_1_n_2
    SLICE_X6Y21          LUT2 (Prop_lut2_I1_O)        0.329    12.645 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[21]_i_42/O
                         net (fo=1, routed)           0.000    12.645    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[21]_i_42_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.178 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    13.178    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_35_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.295 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    13.295    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_30_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.412 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    13.412    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_25_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.529 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.009    13.538    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_20_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.655 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.655    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_15_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.772 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.772    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_10_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.889 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.889    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_5_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.006 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.006    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_2_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    14.185 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_1/CO[1]
                         net (fo=37, routed)          0.799    14.984    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_1_n_2
    SLICE_X8Y24          LUT2 (Prop_lut2_I1_O)        0.332    15.316 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[20]_i_42/O
                         net (fo=1, routed)           0.000    15.316    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[20]_i_42_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.849 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_35/CO[3]
                         net (fo=1, routed)           0.009    15.858    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_35_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.975 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    15.975    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_30_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.092 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.092    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_25_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.209 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    16.209    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_20_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.326 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.326    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_15_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.443 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.443    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_10_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.560 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.560    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_5_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.677 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.677    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_2_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    16.856 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_1/CO[1]
                         net (fo=38, routed)          1.060    17.916    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_1_n_2
    SLICE_X7Y26          LUT2 (Prop_lut2_I1_O)        0.332    18.248 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[19]_i_43/O
                         net (fo=1, routed)           0.000    18.248    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[19]_i_43_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.798 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000    18.798    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_35_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.912 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_30/CO[3]
                         net (fo=1, routed)           0.000    18.912    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_30_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.026 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    19.026    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_25_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.140 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    19.140    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_20_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.254 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.254    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_15_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.368 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.368    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_10_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.482 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.482    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_5_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.596 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.596    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_2_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    19.774 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_1/CO[1]
                         net (fo=38, routed)          0.917    20.691    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_1_n_2
    SLICE_X9Y28          LUT2 (Prop_lut2_I1_O)        0.329    21.020 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[18]_i_43/O
                         net (fo=1, routed)           0.000    21.020    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[18]_i_43_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.570 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    21.570    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_35_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.684 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    21.684    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_30_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.798 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    21.798    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_25_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.912 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    21.912    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_20_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.026 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    22.026    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_15_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.140 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.140    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_10_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.254 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.254    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_5_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.368 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.368    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_2_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    22.546 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_1/CO[1]
                         net (fo=38, routed)          0.879    23.425    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_1_n_2
    SLICE_X6Y32          LUT2 (Prop_lut2_I1_O)        0.329    23.754 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[17]_i_43/O
                         net (fo=1, routed)           0.000    23.754    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[17]_i_43_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.287 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    24.287    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_35_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.404 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    24.404    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_30_n_0
    SLICE_X6Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.521 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    24.521    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_25_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.638 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    24.638    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_20_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.755 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    24.755    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_15_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.872 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    24.872    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_10_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.989 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.989    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_5_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.106 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.106    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_2_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    25.285 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_1/CO[1]
                         net (fo=37, routed)          0.777    26.063    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_1_n_2
    SLICE_X7Y35          LUT2 (Prop_lut2_I1_O)        0.332    26.395 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[16]_i_42/O
                         net (fo=1, routed)           0.000    26.395    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[16]_i_42_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.945 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_35/CO[3]
                         net (fo=1, routed)           0.000    26.945    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_35_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.059 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    27.059    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_30_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.173 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    27.173    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_25_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.287 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    27.287    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_20_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.401 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    27.401    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_15_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.515 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    27.515    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_10_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.629 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.629    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_5_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.743 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.743    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_2_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    27.921 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_1/CO[1]
                         net (fo=38, routed)          1.072    28.993    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_1_n_2
    SLICE_X8Y34          LUT2 (Prop_lut2_I1_O)        0.329    29.322 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[15]_i_43/O
                         net (fo=1, routed)           0.000    29.322    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[15]_i_43_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.855 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    29.855    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_35_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.972 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    29.972    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_30_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.089 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    30.089    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_25_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.206 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    30.206    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_20_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.323 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    30.323    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_15_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.440 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    30.440    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_10_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.557 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.557    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_5_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.674 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.674    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_2_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    30.853 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_1/CO[1]
                         net (fo=38, routed)          0.993    31.846    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_1_n_2
    SLICE_X9Y37          LUT2 (Prop_lut2_I1_O)        0.332    32.178 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[14]_i_43/O
                         net (fo=1, routed)           0.000    32.178    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[14]_i_43_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.728 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    32.728    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_35_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.842 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    32.842    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_30_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.956 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.956    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_25_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.070 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    33.070    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_20_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.184 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    33.184    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_15_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.298 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    33.298    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_10_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.412 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    33.412    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_5_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.526 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.526    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_2_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    33.704 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_1/CO[1]
                         net (fo=38, routed)          0.712    34.416    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_1_n_2
    SLICE_X8Y43          LUT2 (Prop_lut2_I1_O)        0.329    34.745 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[13]_i_42/O
                         net (fo=1, routed)           0.000    34.745    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[13]_i_42_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.278 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    35.278    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_35_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.395 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    35.395    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_30_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.512 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    35.512    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_25_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.629 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    35.629    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_20_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.746 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    35.746    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_15_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.863 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    35.863    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_10_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.980 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.001    35.980    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_5_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.097 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.097    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_2_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    36.276 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_1/CO[1]
                         net (fo=39, routed)          1.100    37.376    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_1_n_2
    SLICE_X6Y41          LUT2 (Prop_lut2_I1_O)        0.332    37.708 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[12]_i_43/O
                         net (fo=1, routed)           0.000    37.708    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[12]_i_43_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.241 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    38.241    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_35_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.358 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    38.358    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_30_n_0
    SLICE_X6Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.475 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    38.475    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_25_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.592 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    38.592    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_20_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.709 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.709    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_15_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.826 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    38.826    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_10_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.943 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    38.943    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_5_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.060 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    39.060    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_2_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    39.239 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_1/CO[1]
                         net (fo=38, routed)          0.933    40.172    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_1_n_2
    SLICE_X5Y47          LUT2 (Prop_lut2_I1_O)        0.332    40.504 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[11]_i_42/O
                         net (fo=1, routed)           0.000    40.504    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[11]_i_42_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.054 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    41.054    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_35_n_0
    SLICE_X5Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.168 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    41.168    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_30_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.282 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.001    41.283    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_25_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.397 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    41.397    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_20_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.511 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    41.511    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_15_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.625 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    41.625    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_10_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.739 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    41.739    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_5_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.853 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    41.853    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_2_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    42.031 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_1/CO[1]
                         net (fo=38, routed)          1.018    43.048    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_1_n_2
    SLICE_X6Y50          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    43.848 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    43.848    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_35_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.965 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    43.965    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_30_n_0
    SLICE_X6Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.082 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.082    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_25_n_0
    SLICE_X6Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.199 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    44.199    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_20_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.316 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    44.316    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_15_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.433 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    44.433    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_10_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.550 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    44.550    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_5_n_0
    SLICE_X6Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.667 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    44.667    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_2_n_0
    SLICE_X6Y58          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    44.846 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_1/CO[1]
                         net (fo=39, routed)          0.921    45.768    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_1_n_2
    SLICE_X7Y50          LUT2 (Prop_lut2_I1_O)        0.332    46.100 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[9]_i_43/O
                         net (fo=1, routed)           0.000    46.100    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[9]_i_43_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.650 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    46.650    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_35_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.764 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    46.764    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_30_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.877 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    46.877    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_25_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.991 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    46.991    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_20_n_0
    SLICE_X7Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.105 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    47.105    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_15_n_0
    SLICE_X7Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.219 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    47.219    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_10_n_0
    SLICE_X7Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.333 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    47.333    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_5_n_0
    SLICE_X7Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.447 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    47.447    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_2_n_0
    SLICE_X7Y58          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    47.625 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_1/CO[1]
                         net (fo=38, routed)          1.031    48.657    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_1_n_2
    SLICE_X9Y48          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    49.442 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    49.442    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_35_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.556 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.001    49.556    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_30_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.670 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    49.670    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_25_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.784 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    49.784    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_20_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.898 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.898    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_15_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.012 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    50.012    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_10_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.126 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    50.126    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_5_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.240 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    50.240    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_2_n_0
    SLICE_X9Y56          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    50.418 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_1/CO[1]
                         net (fo=39, routed)          0.915    51.334    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_1_n_2
    SLICE_X11Y50         LUT2 (Prop_lut2_I1_O)        0.329    51.663 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[7]_i_43/O
                         net (fo=1, routed)           0.000    51.663    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[7]_i_43_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.213 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    52.213    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_35_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.327 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    52.327    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_30_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.441 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    52.441    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_25_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.555 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    52.555    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_20_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.669 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    52.669    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_15_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.783 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.783    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_10_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.897 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    52.897    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_5_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.011 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    53.011    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_2_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    53.189 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_1/CO[1]
                         net (fo=39, routed)          1.007    54.195    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_1_n_2
    SLICE_X10Y53         LUT2 (Prop_lut2_I1_O)        0.329    54.524 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[6]_i_43/O
                         net (fo=1, routed)           0.000    54.524    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[6]_i_43_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.057 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    55.057    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_35_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.174 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    55.174    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_30_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.291 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    55.291    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_25_n_0
    SLICE_X10Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.408 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    55.408    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_20_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.525 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    55.525    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_15_n_0
    SLICE_X10Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.642 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    55.642    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_10_n_0
    SLICE_X10Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.759 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    55.759    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_5_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.876 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    55.876    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_2_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    56.055 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_1/CO[1]
                         net (fo=39, routed)          0.739    56.794    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_1_n_2
    SLICE_X9Y57          LUT2 (Prop_lut2_I1_O)        0.332    57.126 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[5]_i_43/O
                         net (fo=1, routed)           0.000    57.126    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[5]_i_43_n_0
    SLICE_X9Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.676 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    57.676    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_35_n_0
    SLICE_X9Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.790 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    57.790    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_30_n_0
    SLICE_X9Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.904 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    57.904    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_25_n_0
    SLICE_X9Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.018 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    58.018    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_20_n_0
    SLICE_X9Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.132 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    58.132    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_15_n_0
    SLICE_X9Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.246 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    58.246    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_10_n_0
    SLICE_X9Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.360 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    58.360    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_5_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.474 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    58.474    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_2_n_0
    SLICE_X9Y65          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    58.652 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_1/CO[1]
                         net (fo=39, routed)          1.025    59.677    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_1_n_2
    SLICE_X7Y59          LUT2 (Prop_lut2_I1_O)        0.329    60.006 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[4]_i_43/O
                         net (fo=1, routed)           0.000    60.006    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[4]_i_43_n_0
    SLICE_X7Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.556 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    60.556    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_35_n_0
    SLICE_X7Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.670 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    60.670    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_30_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.784 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    60.784    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_25_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.898 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    60.898    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_20_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.012 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    61.012    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_15_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.126 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    61.126    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_10_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.240 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    61.240    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_5_n_0
    SLICE_X7Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.354 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    61.354    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_2_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    61.532 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_1/CO[1]
                         net (fo=39, routed)          1.093    62.625    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_1_n_2
    SLICE_X6Y60          LUT3 (Prop_lut3_I0_O)        0.329    62.954 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[3]_i_38/O
                         net (fo=1, routed)           0.000    62.954    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[3]_i_38_n_0
    SLICE_X6Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.487 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    63.487    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_30_n_0
    SLICE_X6Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.604 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    63.604    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_25_n_0
    SLICE_X6Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.721 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    63.721    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_20_n_0
    SLICE_X6Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.838 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    63.838    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_15_n_0
    SLICE_X6Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.955 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    63.955    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_10_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.072 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    64.072    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_5_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.189 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    64.189    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_2_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    64.368 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_1/CO[1]
                         net (fo=39, routed)          1.034    65.402    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_1_n_2
    SLICE_X8Y60          LUT2 (Prop_lut2_I1_O)        0.332    65.734 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[2]_i_43/O
                         net (fo=1, routed)           0.000    65.734    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[2]_i_43_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    66.267 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000    66.267    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_35_n_0
    SLICE_X8Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.384 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_30/CO[3]
                         net (fo=1, routed)           0.000    66.384    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_30_n_0
    SLICE_X8Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.501 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    66.501    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_25_n_0
    SLICE_X8Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.618 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    66.618    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_20_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.735 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    66.735    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_15_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.852 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    66.852    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_10_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.969 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    66.969    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_5_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.086 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    67.086    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_2_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    67.265 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_1/CO[1]
                         net (fo=39, routed)          1.082    68.348    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_1_n_2
    SLICE_X11Y60         LUT2 (Prop_lut2_I1_O)        0.332    68.680 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[1]_i_43/O
                         net (fo=1, routed)           0.000    68.680    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[1]_i_43_n_0
    SLICE_X11Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.230 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    69.230    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_35_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.344 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    69.344    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_30_n_0
    SLICE_X11Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.458 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    69.458    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_25_n_0
    SLICE_X11Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.572 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    69.572    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_20_n_0
    SLICE_X11Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.686 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    69.686    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_15_n_0
    SLICE_X11Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.800 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    69.800    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_10_n_0
    SLICE_X11Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.914 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    69.914    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_5_n_0
    SLICE_X11Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.028 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    70.028    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_2_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    70.206 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_1/CO[1]
                         net (fo=39, routed)          1.254    71.460    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_1_n_2
    SLICE_X13Y54         LUT3 (Prop_lut3_I0_O)        0.329    71.789 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[0]_i_42/O
                         net (fo=1, routed)           0.000    71.789    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[0]_i_42_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.339 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    72.339    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[0]_i_34_n_0
    SLICE_X13Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.453 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000    72.453    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[0]_i_29_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.567 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    72.567    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[0]_i_24_n_0
    SLICE_X13Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.681 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    72.681    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[0]_i_19_n_0
    SLICE_X13Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.795 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    72.795    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[0]_i_14_n_0
    SLICE_X13Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.909 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000    72.909    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[0]_i_9_n_0
    SLICE_X13Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.023 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    73.023    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[0]_i_4_n_0
    SLICE_X13Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.137 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    73.137    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[0]_i_2_n_0
    SLICE_X13Y62         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    73.430 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[0]_i_1/CO[0]
                         net (fo=3, routed)           0.689    74.119    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[0]_i_1_n_3
    DSP48_X0Y24          DSP48E1                                      r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/n_ciclos_on2__0/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sist_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    sist_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  sist_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        1.583    12.775    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/s00_axi_aclk
    DSP48_X0Y24          DSP48E1                                      r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/n_ciclos_on2__0/CLK
                         clock pessimism              0.116    12.891    
                         clock uncertainty           -0.154    12.737    
    DSP48_X0Y24          DSP48E1 (Setup_dsp48e1_CLK_A[0])
                                                     -0.611    12.126    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/n_ciclos_on2__0
  -------------------------------------------------------------------
                         required time                         12.126    
                         arrival time                         -74.119    
  -------------------------------------------------------------------
                         slack                                -61.993    

Slack (VIOLATED) :        -60.766ns  (required time - arrival time)
  Source:                 sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        70.450ns  (logic 46.693ns (66.279%)  route 23.757ns (33.721%))
  Logic Levels:           247  (CARRY4=224 LUT1=1 LUT2=20 LUT3=2)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 12.685 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sist_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    sist_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  sist_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        1.672     2.980    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y17         FDRE                                         r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y17         FDRE (Prop_fdre_C_Q)         0.456     3.436 f  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/slv_reg1_reg[1]/Q
                         net (fo=27, routed)          0.451     3.887    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/slv_reg1_reg[31][1]
    SLICE_X10Y17         LUT1 (Prop_lut1_I0_O)        0.124     4.011 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[24]_i_72/O
                         net (fo=1, routed)           0.000     4.011    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[24]_i_72_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.544 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_57/CO[3]
                         net (fo=1, routed)           0.000     4.544    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_57_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.661 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_48/CO[3]
                         net (fo=1, routed)           0.000     4.661    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_48_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.778 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_39/CO[3]
                         net (fo=1, routed)           0.000     4.778    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_39_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.895 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_30/CO[3]
                         net (fo=1, routed)           0.000     4.895    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_30_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.012 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.012    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_21_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.129 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_12/CO[3]
                         net (fo=1, routed)           0.000     5.129    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_12_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.246 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.246    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_3_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.363 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.009     5.372    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_2_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     5.653 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_1/CO[0]
                         net (fo=38, routed)          1.097     6.750    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_1_n_3
    SLICE_X9Y18          LUT2 (Prop_lut2_I1_O)        0.367     7.117 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[23]_i_43/O
                         net (fo=1, routed)           0.000     7.117    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[23]_i_43_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.667 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.667    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_35_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.781 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.781    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_30_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.895 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.895    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_25_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.009 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.009    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_20_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.123 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.123    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_15_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.237 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.237    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_10_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.351 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.009     8.360    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_5_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.474 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.474    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_2_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     8.652 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_1/CO[1]
                         net (fo=38, routed)          0.937     9.589    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_1_n_2
    SLICE_X7Y17          LUT2 (Prop_lut2_I1_O)        0.329     9.918 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[22]_i_43/O
                         net (fo=1, routed)           0.000     9.918    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[22]_i_43_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.468 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.468    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_35_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.582 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.582    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_30_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.696 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    10.696    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_25_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.810 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    10.810    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_20_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.924 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.924    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_15_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.038 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.038    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_10_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.152 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.152    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_5_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.266 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.009    11.275    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_2_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    11.453 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_1/CO[1]
                         net (fo=37, routed)          0.863    12.316    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_1_n_2
    SLICE_X6Y21          LUT2 (Prop_lut2_I1_O)        0.329    12.645 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[21]_i_42/O
                         net (fo=1, routed)           0.000    12.645    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[21]_i_42_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.178 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    13.178    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_35_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.295 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    13.295    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_30_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.412 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    13.412    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_25_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.529 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.009    13.538    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_20_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.655 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.655    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_15_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.772 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.772    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_10_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.889 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.889    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_5_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.006 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.006    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_2_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    14.185 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_1/CO[1]
                         net (fo=37, routed)          0.799    14.984    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_1_n_2
    SLICE_X8Y24          LUT2 (Prop_lut2_I1_O)        0.332    15.316 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[20]_i_42/O
                         net (fo=1, routed)           0.000    15.316    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[20]_i_42_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.849 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_35/CO[3]
                         net (fo=1, routed)           0.009    15.858    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_35_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.975 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    15.975    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_30_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.092 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.092    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_25_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.209 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    16.209    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_20_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.326 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.326    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_15_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.443 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.443    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_10_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.560 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.560    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_5_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.677 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.677    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_2_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    16.856 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_1/CO[1]
                         net (fo=38, routed)          1.060    17.916    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_1_n_2
    SLICE_X7Y26          LUT2 (Prop_lut2_I1_O)        0.332    18.248 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[19]_i_43/O
                         net (fo=1, routed)           0.000    18.248    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[19]_i_43_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.798 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000    18.798    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_35_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.912 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_30/CO[3]
                         net (fo=1, routed)           0.000    18.912    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_30_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.026 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    19.026    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_25_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.140 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    19.140    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_20_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.254 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.254    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_15_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.368 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.368    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_10_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.482 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.482    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_5_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.596 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.596    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_2_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    19.774 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_1/CO[1]
                         net (fo=38, routed)          0.917    20.691    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_1_n_2
    SLICE_X9Y28          LUT2 (Prop_lut2_I1_O)        0.329    21.020 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[18]_i_43/O
                         net (fo=1, routed)           0.000    21.020    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[18]_i_43_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.570 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    21.570    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_35_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.684 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    21.684    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_30_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.798 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    21.798    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_25_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.912 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    21.912    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_20_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.026 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    22.026    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_15_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.140 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.140    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_10_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.254 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.254    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_5_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.368 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.368    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_2_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    22.546 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_1/CO[1]
                         net (fo=38, routed)          0.879    23.425    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_1_n_2
    SLICE_X6Y32          LUT2 (Prop_lut2_I1_O)        0.329    23.754 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[17]_i_43/O
                         net (fo=1, routed)           0.000    23.754    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[17]_i_43_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.287 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    24.287    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_35_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.404 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    24.404    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_30_n_0
    SLICE_X6Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.521 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    24.521    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_25_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.638 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    24.638    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_20_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.755 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    24.755    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_15_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.872 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    24.872    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_10_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.989 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.989    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_5_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.106 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.106    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_2_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    25.285 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_1/CO[1]
                         net (fo=37, routed)          0.777    26.063    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_1_n_2
    SLICE_X7Y35          LUT2 (Prop_lut2_I1_O)        0.332    26.395 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[16]_i_42/O
                         net (fo=1, routed)           0.000    26.395    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[16]_i_42_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.945 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_35/CO[3]
                         net (fo=1, routed)           0.000    26.945    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_35_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.059 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    27.059    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_30_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.173 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    27.173    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_25_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.287 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    27.287    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_20_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.401 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    27.401    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_15_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.515 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    27.515    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_10_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.629 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.629    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_5_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.743 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.743    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_2_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    27.921 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_1/CO[1]
                         net (fo=38, routed)          1.072    28.993    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_1_n_2
    SLICE_X8Y34          LUT2 (Prop_lut2_I1_O)        0.329    29.322 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[15]_i_43/O
                         net (fo=1, routed)           0.000    29.322    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[15]_i_43_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.855 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    29.855    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_35_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.972 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    29.972    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_30_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.089 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    30.089    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_25_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.206 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    30.206    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_20_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.323 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    30.323    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_15_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.440 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    30.440    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_10_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.557 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.557    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_5_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.674 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.674    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_2_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    30.853 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_1/CO[1]
                         net (fo=38, routed)          0.993    31.846    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_1_n_2
    SLICE_X9Y37          LUT2 (Prop_lut2_I1_O)        0.332    32.178 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[14]_i_43/O
                         net (fo=1, routed)           0.000    32.178    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[14]_i_43_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.728 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    32.728    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_35_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.842 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    32.842    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_30_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.956 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.956    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_25_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.070 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    33.070    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_20_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.184 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    33.184    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_15_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.298 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    33.298    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_10_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.412 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    33.412    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_5_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.526 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.526    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_2_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    33.704 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_1/CO[1]
                         net (fo=38, routed)          0.712    34.416    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_1_n_2
    SLICE_X8Y43          LUT2 (Prop_lut2_I1_O)        0.329    34.745 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[13]_i_42/O
                         net (fo=1, routed)           0.000    34.745    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[13]_i_42_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.278 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    35.278    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_35_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.395 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    35.395    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_30_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.512 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    35.512    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_25_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.629 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    35.629    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_20_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.746 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    35.746    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_15_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.863 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    35.863    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_10_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.980 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.001    35.980    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_5_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.097 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.097    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_2_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    36.276 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_1/CO[1]
                         net (fo=39, routed)          1.100    37.376    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_1_n_2
    SLICE_X6Y41          LUT2 (Prop_lut2_I1_O)        0.332    37.708 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[12]_i_43/O
                         net (fo=1, routed)           0.000    37.708    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[12]_i_43_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.241 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    38.241    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_35_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.358 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    38.358    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_30_n_0
    SLICE_X6Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.475 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    38.475    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_25_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.592 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    38.592    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_20_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.709 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.709    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_15_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.826 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    38.826    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_10_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.943 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    38.943    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_5_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.060 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    39.060    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_2_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    39.239 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_1/CO[1]
                         net (fo=38, routed)          0.933    40.172    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_1_n_2
    SLICE_X5Y47          LUT2 (Prop_lut2_I1_O)        0.332    40.504 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[11]_i_42/O
                         net (fo=1, routed)           0.000    40.504    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[11]_i_42_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.054 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    41.054    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_35_n_0
    SLICE_X5Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.168 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    41.168    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_30_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.282 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.001    41.283    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_25_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.397 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    41.397    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_20_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.511 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    41.511    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_15_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.625 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    41.625    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_10_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.739 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    41.739    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_5_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.853 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    41.853    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_2_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    42.031 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_1/CO[1]
                         net (fo=38, routed)          1.018    43.048    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_1_n_2
    SLICE_X6Y50          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    43.848 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    43.848    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_35_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.965 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    43.965    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_30_n_0
    SLICE_X6Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.082 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.082    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_25_n_0
    SLICE_X6Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.199 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    44.199    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_20_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.316 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    44.316    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_15_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.433 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    44.433    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_10_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.550 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    44.550    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_5_n_0
    SLICE_X6Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.667 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    44.667    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_2_n_0
    SLICE_X6Y58          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    44.846 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_1/CO[1]
                         net (fo=39, routed)          0.921    45.768    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_1_n_2
    SLICE_X7Y50          LUT2 (Prop_lut2_I1_O)        0.332    46.100 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[9]_i_43/O
                         net (fo=1, routed)           0.000    46.100    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[9]_i_43_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.650 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    46.650    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_35_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.764 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    46.764    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_30_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.877 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    46.877    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_25_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.991 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    46.991    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_20_n_0
    SLICE_X7Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.105 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    47.105    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_15_n_0
    SLICE_X7Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.219 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    47.219    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_10_n_0
    SLICE_X7Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.333 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    47.333    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_5_n_0
    SLICE_X7Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.447 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    47.447    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_2_n_0
    SLICE_X7Y58          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    47.625 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_1/CO[1]
                         net (fo=38, routed)          1.031    48.657    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_1_n_2
    SLICE_X9Y48          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    49.442 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    49.442    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_35_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.556 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.001    49.556    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_30_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.670 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    49.670    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_25_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.784 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    49.784    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_20_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.898 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.898    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_15_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.012 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    50.012    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_10_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.126 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    50.126    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_5_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.240 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    50.240    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_2_n_0
    SLICE_X9Y56          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    50.418 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_1/CO[1]
                         net (fo=39, routed)          0.915    51.334    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_1_n_2
    SLICE_X11Y50         LUT2 (Prop_lut2_I1_O)        0.329    51.663 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[7]_i_43/O
                         net (fo=1, routed)           0.000    51.663    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[7]_i_43_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.213 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    52.213    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_35_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.327 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    52.327    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_30_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.441 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    52.441    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_25_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.555 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    52.555    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_20_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.669 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    52.669    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_15_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.783 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.783    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_10_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.897 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    52.897    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_5_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.011 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    53.011    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_2_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    53.189 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_1/CO[1]
                         net (fo=39, routed)          1.007    54.195    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_1_n_2
    SLICE_X10Y53         LUT2 (Prop_lut2_I1_O)        0.329    54.524 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[6]_i_43/O
                         net (fo=1, routed)           0.000    54.524    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[6]_i_43_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.057 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    55.057    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_35_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.174 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    55.174    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_30_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.291 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    55.291    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_25_n_0
    SLICE_X10Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.408 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    55.408    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_20_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.525 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    55.525    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_15_n_0
    SLICE_X10Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.642 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    55.642    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_10_n_0
    SLICE_X10Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.759 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    55.759    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_5_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.876 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    55.876    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_2_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    56.055 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_1/CO[1]
                         net (fo=39, routed)          0.739    56.794    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_1_n_2
    SLICE_X9Y57          LUT2 (Prop_lut2_I1_O)        0.332    57.126 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[5]_i_43/O
                         net (fo=1, routed)           0.000    57.126    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[5]_i_43_n_0
    SLICE_X9Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.676 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    57.676    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_35_n_0
    SLICE_X9Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.790 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    57.790    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_30_n_0
    SLICE_X9Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.904 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    57.904    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_25_n_0
    SLICE_X9Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.018 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    58.018    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_20_n_0
    SLICE_X9Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.132 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    58.132    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_15_n_0
    SLICE_X9Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.246 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    58.246    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_10_n_0
    SLICE_X9Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.360 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    58.360    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_5_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.474 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    58.474    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_2_n_0
    SLICE_X9Y65          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    58.652 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_1/CO[1]
                         net (fo=39, routed)          1.025    59.677    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_1_n_2
    SLICE_X7Y59          LUT2 (Prop_lut2_I1_O)        0.329    60.006 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[4]_i_43/O
                         net (fo=1, routed)           0.000    60.006    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[4]_i_43_n_0
    SLICE_X7Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.556 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    60.556    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_35_n_0
    SLICE_X7Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.670 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    60.670    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_30_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.784 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    60.784    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_25_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.898 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    60.898    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_20_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.012 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    61.012    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_15_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.126 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    61.126    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_10_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.240 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    61.240    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_5_n_0
    SLICE_X7Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.354 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    61.354    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_2_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    61.532 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_1/CO[1]
                         net (fo=39, routed)          1.093    62.625    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_1_n_2
    SLICE_X6Y60          LUT3 (Prop_lut3_I0_O)        0.329    62.954 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[3]_i_38/O
                         net (fo=1, routed)           0.000    62.954    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[3]_i_38_n_0
    SLICE_X6Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.487 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    63.487    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_30_n_0
    SLICE_X6Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.604 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    63.604    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_25_n_0
    SLICE_X6Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.721 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    63.721    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_20_n_0
    SLICE_X6Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.838 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    63.838    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_15_n_0
    SLICE_X6Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.955 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    63.955    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_10_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.072 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    64.072    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_5_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.189 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    64.189    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_2_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    64.368 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_1/CO[1]
                         net (fo=39, routed)          1.034    65.402    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_1_n_2
    SLICE_X8Y60          LUT2 (Prop_lut2_I1_O)        0.332    65.734 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[2]_i_43/O
                         net (fo=1, routed)           0.000    65.734    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[2]_i_43_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    66.267 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000    66.267    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_35_n_0
    SLICE_X8Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.384 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_30/CO[3]
                         net (fo=1, routed)           0.000    66.384    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_30_n_0
    SLICE_X8Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.501 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    66.501    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_25_n_0
    SLICE_X8Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.618 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    66.618    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_20_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.735 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    66.735    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_15_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.852 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    66.852    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_10_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.969 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    66.969    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_5_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.086 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    67.086    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_2_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    67.265 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_1/CO[1]
                         net (fo=39, routed)          1.082    68.348    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_1_n_2
    SLICE_X11Y60         LUT2 (Prop_lut2_I1_O)        0.332    68.680 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[1]_i_43/O
                         net (fo=1, routed)           0.000    68.680    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[1]_i_43_n_0
    SLICE_X11Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.230 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    69.230    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_35_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.344 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    69.344    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_30_n_0
    SLICE_X11Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.458 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    69.458    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_25_n_0
    SLICE_X11Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.572 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    69.572    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_20_n_0
    SLICE_X11Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.686 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    69.686    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_15_n_0
    SLICE_X11Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.800 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    69.800    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_10_n_0
    SLICE_X11Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.914 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    69.914    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_5_n_0
    SLICE_X11Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.028 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    70.028    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_2_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    70.206 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_1/CO[1]
                         net (fo=39, routed)          1.254    71.460    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_1_n_2
    SLICE_X13Y54         LUT3 (Prop_lut3_I0_O)        0.329    71.789 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[0]_i_42/O
                         net (fo=1, routed)           0.000    71.789    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[0]_i_42_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.339 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    72.339    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[0]_i_34_n_0
    SLICE_X13Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.453 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000    72.453    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[0]_i_29_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.567 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    72.567    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[0]_i_24_n_0
    SLICE_X13Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.681 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    72.681    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[0]_i_19_n_0
    SLICE_X13Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.795 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    72.795    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[0]_i_14_n_0
    SLICE_X13Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.909 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000    72.909    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[0]_i_9_n_0
    SLICE_X13Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.023 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    73.023    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[0]_i_4_n_0
    SLICE_X13Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.137 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    73.137    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[0]_i_2_n_0
    SLICE_X13Y62         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    73.430 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[0]_i_1/CO[0]
                         net (fo=3, routed)           0.000    73.430    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[0]_i_1_n_3
    SLICE_X13Y62         FDRE                                         r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sist_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    sist_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  sist_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        1.493    12.685    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/s00_axi_aclk
    SLICE_X13Y62         FDRE                                         r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[0]/C
                         clock pessimism              0.116    12.801    
                         clock uncertainty           -0.154    12.647    
    SLICE_X13Y62         FDRE (Setup_fdre_C_D)        0.017    12.664    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[0]
  -------------------------------------------------------------------
                         required time                         12.664    
                         arrival time                         -73.430    
  -------------------------------------------------------------------
                         slack                                -60.766    

Slack (VIOLATED) :        -59.083ns  (required time - arrival time)
  Source:                 sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/n_ciclos_on2__1/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        68.272ns  (logic 44.723ns (65.508%)  route 23.549ns (34.492%))
  Logic Levels:           237  (CARRY4=215 LUT1=1 LUT2=20 LUT3=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.773ns = ( 12.773 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sist_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    sist_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  sist_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        1.672     2.980    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y17         FDRE                                         r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y17         FDRE (Prop_fdre_C_Q)         0.456     3.436 f  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/slv_reg1_reg[1]/Q
                         net (fo=27, routed)          0.451     3.887    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/slv_reg1_reg[31][1]
    SLICE_X10Y17         LUT1 (Prop_lut1_I0_O)        0.124     4.011 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[24]_i_72/O
                         net (fo=1, routed)           0.000     4.011    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[24]_i_72_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.544 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_57/CO[3]
                         net (fo=1, routed)           0.000     4.544    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_57_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.661 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_48/CO[3]
                         net (fo=1, routed)           0.000     4.661    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_48_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.778 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_39/CO[3]
                         net (fo=1, routed)           0.000     4.778    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_39_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.895 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_30/CO[3]
                         net (fo=1, routed)           0.000     4.895    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_30_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.012 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.012    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_21_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.129 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_12/CO[3]
                         net (fo=1, routed)           0.000     5.129    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_12_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.246 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.246    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_3_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.363 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.009     5.372    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_2_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     5.653 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_1/CO[0]
                         net (fo=38, routed)          1.097     6.750    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_1_n_3
    SLICE_X9Y18          LUT2 (Prop_lut2_I1_O)        0.367     7.117 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[23]_i_43/O
                         net (fo=1, routed)           0.000     7.117    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[23]_i_43_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.667 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.667    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_35_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.781 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.781    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_30_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.895 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.895    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_25_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.009 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.009    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_20_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.123 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.123    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_15_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.237 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.237    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_10_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.351 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.009     8.360    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_5_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.474 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.474    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_2_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     8.652 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_1/CO[1]
                         net (fo=38, routed)          0.937     9.589    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_1_n_2
    SLICE_X7Y17          LUT2 (Prop_lut2_I1_O)        0.329     9.918 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[22]_i_43/O
                         net (fo=1, routed)           0.000     9.918    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[22]_i_43_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.468 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.468    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_35_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.582 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.582    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_30_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.696 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    10.696    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_25_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.810 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    10.810    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_20_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.924 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.924    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_15_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.038 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.038    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_10_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.152 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.152    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_5_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.266 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.009    11.275    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_2_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    11.453 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_1/CO[1]
                         net (fo=37, routed)          0.863    12.316    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_1_n_2
    SLICE_X6Y21          LUT2 (Prop_lut2_I1_O)        0.329    12.645 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[21]_i_42/O
                         net (fo=1, routed)           0.000    12.645    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[21]_i_42_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.178 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    13.178    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_35_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.295 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    13.295    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_30_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.412 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    13.412    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_25_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.529 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.009    13.538    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_20_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.655 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.655    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_15_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.772 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.772    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_10_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.889 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.889    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_5_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.006 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.006    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_2_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    14.185 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_1/CO[1]
                         net (fo=37, routed)          0.799    14.984    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_1_n_2
    SLICE_X8Y24          LUT2 (Prop_lut2_I1_O)        0.332    15.316 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[20]_i_42/O
                         net (fo=1, routed)           0.000    15.316    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[20]_i_42_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.849 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_35/CO[3]
                         net (fo=1, routed)           0.009    15.858    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_35_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.975 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    15.975    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_30_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.092 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.092    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_25_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.209 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    16.209    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_20_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.326 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.326    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_15_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.443 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.443    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_10_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.560 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.560    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_5_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.677 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.677    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_2_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    16.856 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_1/CO[1]
                         net (fo=38, routed)          1.060    17.916    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_1_n_2
    SLICE_X7Y26          LUT2 (Prop_lut2_I1_O)        0.332    18.248 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[19]_i_43/O
                         net (fo=1, routed)           0.000    18.248    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[19]_i_43_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.798 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000    18.798    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_35_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.912 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_30/CO[3]
                         net (fo=1, routed)           0.000    18.912    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_30_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.026 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    19.026    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_25_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.140 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    19.140    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_20_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.254 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.254    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_15_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.368 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.368    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_10_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.482 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.482    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_5_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.596 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.596    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_2_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    19.774 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_1/CO[1]
                         net (fo=38, routed)          0.917    20.691    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_1_n_2
    SLICE_X9Y28          LUT2 (Prop_lut2_I1_O)        0.329    21.020 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[18]_i_43/O
                         net (fo=1, routed)           0.000    21.020    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[18]_i_43_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.570 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    21.570    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_35_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.684 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    21.684    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_30_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.798 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    21.798    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_25_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.912 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    21.912    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_20_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.026 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    22.026    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_15_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.140 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.140    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_10_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.254 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.254    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_5_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.368 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.368    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_2_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    22.546 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_1/CO[1]
                         net (fo=38, routed)          0.879    23.425    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_1_n_2
    SLICE_X6Y32          LUT2 (Prop_lut2_I1_O)        0.329    23.754 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[17]_i_43/O
                         net (fo=1, routed)           0.000    23.754    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[17]_i_43_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.287 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    24.287    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_35_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.404 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    24.404    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_30_n_0
    SLICE_X6Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.521 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    24.521    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_25_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.638 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    24.638    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_20_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.755 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    24.755    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_15_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.872 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    24.872    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_10_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.989 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.989    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_5_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.106 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.106    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_2_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    25.285 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_1/CO[1]
                         net (fo=37, routed)          0.777    26.063    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_1_n_2
    SLICE_X7Y35          LUT2 (Prop_lut2_I1_O)        0.332    26.395 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[16]_i_42/O
                         net (fo=1, routed)           0.000    26.395    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[16]_i_42_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.945 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_35/CO[3]
                         net (fo=1, routed)           0.000    26.945    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_35_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.059 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    27.059    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_30_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.173 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    27.173    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_25_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.287 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    27.287    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_20_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.401 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    27.401    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_15_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.515 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    27.515    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_10_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.629 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.629    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_5_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.743 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.743    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_2_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    27.921 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_1/CO[1]
                         net (fo=38, routed)          1.072    28.993    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_1_n_2
    SLICE_X8Y34          LUT2 (Prop_lut2_I1_O)        0.329    29.322 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[15]_i_43/O
                         net (fo=1, routed)           0.000    29.322    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[15]_i_43_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.855 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    29.855    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_35_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.972 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    29.972    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_30_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.089 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    30.089    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_25_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.206 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    30.206    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_20_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.323 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    30.323    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_15_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.440 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    30.440    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_10_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.557 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.557    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_5_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.674 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.674    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_2_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    30.853 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_1/CO[1]
                         net (fo=38, routed)          0.993    31.846    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_1_n_2
    SLICE_X9Y37          LUT2 (Prop_lut2_I1_O)        0.332    32.178 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[14]_i_43/O
                         net (fo=1, routed)           0.000    32.178    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[14]_i_43_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.728 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    32.728    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_35_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.842 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    32.842    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_30_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.956 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.956    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_25_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.070 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    33.070    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_20_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.184 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    33.184    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_15_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.298 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    33.298    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_10_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.412 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    33.412    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_5_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.526 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.526    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_2_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    33.704 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_1/CO[1]
                         net (fo=38, routed)          0.712    34.416    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_1_n_2
    SLICE_X8Y43          LUT2 (Prop_lut2_I1_O)        0.329    34.745 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[13]_i_42/O
                         net (fo=1, routed)           0.000    34.745    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[13]_i_42_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.278 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    35.278    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_35_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.395 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    35.395    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_30_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.512 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    35.512    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_25_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.629 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    35.629    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_20_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.746 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    35.746    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_15_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.863 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    35.863    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_10_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.980 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.001    35.980    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_5_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.097 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.097    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_2_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    36.276 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_1/CO[1]
                         net (fo=39, routed)          1.100    37.376    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_1_n_2
    SLICE_X6Y41          LUT2 (Prop_lut2_I1_O)        0.332    37.708 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[12]_i_43/O
                         net (fo=1, routed)           0.000    37.708    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[12]_i_43_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.241 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    38.241    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_35_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.358 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    38.358    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_30_n_0
    SLICE_X6Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.475 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    38.475    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_25_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.592 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    38.592    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_20_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.709 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.709    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_15_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.826 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    38.826    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_10_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.943 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    38.943    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_5_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.060 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    39.060    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_2_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    39.239 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_1/CO[1]
                         net (fo=38, routed)          0.933    40.172    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_1_n_2
    SLICE_X5Y47          LUT2 (Prop_lut2_I1_O)        0.332    40.504 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[11]_i_42/O
                         net (fo=1, routed)           0.000    40.504    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[11]_i_42_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.054 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    41.054    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_35_n_0
    SLICE_X5Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.168 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    41.168    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_30_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.282 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.001    41.283    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_25_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.397 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    41.397    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_20_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.511 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    41.511    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_15_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.625 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    41.625    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_10_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.739 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    41.739    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_5_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.853 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    41.853    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_2_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    42.031 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_1/CO[1]
                         net (fo=38, routed)          1.018    43.048    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_1_n_2
    SLICE_X6Y50          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    43.848 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    43.848    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_35_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.965 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    43.965    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_30_n_0
    SLICE_X6Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.082 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.082    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_25_n_0
    SLICE_X6Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.199 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    44.199    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_20_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.316 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    44.316    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_15_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.433 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    44.433    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_10_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.550 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    44.550    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_5_n_0
    SLICE_X6Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.667 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    44.667    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_2_n_0
    SLICE_X6Y58          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    44.846 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_1/CO[1]
                         net (fo=39, routed)          0.921    45.768    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_1_n_2
    SLICE_X7Y50          LUT2 (Prop_lut2_I1_O)        0.332    46.100 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[9]_i_43/O
                         net (fo=1, routed)           0.000    46.100    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[9]_i_43_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.650 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    46.650    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_35_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.764 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    46.764    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_30_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.877 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    46.877    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_25_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.991 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    46.991    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_20_n_0
    SLICE_X7Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.105 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    47.105    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_15_n_0
    SLICE_X7Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.219 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    47.219    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_10_n_0
    SLICE_X7Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.333 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    47.333    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_5_n_0
    SLICE_X7Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.447 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    47.447    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_2_n_0
    SLICE_X7Y58          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    47.625 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_1/CO[1]
                         net (fo=38, routed)          1.031    48.657    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_1_n_2
    SLICE_X9Y48          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    49.442 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    49.442    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_35_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.556 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.001    49.556    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_30_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.670 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    49.670    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_25_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.784 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    49.784    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_20_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.898 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.898    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_15_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.012 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    50.012    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_10_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.126 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    50.126    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_5_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.240 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    50.240    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_2_n_0
    SLICE_X9Y56          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    50.418 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_1/CO[1]
                         net (fo=39, routed)          0.915    51.334    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_1_n_2
    SLICE_X11Y50         LUT2 (Prop_lut2_I1_O)        0.329    51.663 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[7]_i_43/O
                         net (fo=1, routed)           0.000    51.663    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[7]_i_43_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.213 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    52.213    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_35_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.327 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    52.327    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_30_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.441 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    52.441    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_25_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.555 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    52.555    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_20_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.669 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    52.669    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_15_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.783 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.783    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_10_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.897 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    52.897    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_5_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.011 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    53.011    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_2_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    53.189 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_1/CO[1]
                         net (fo=39, routed)          1.007    54.195    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_1_n_2
    SLICE_X10Y53         LUT2 (Prop_lut2_I1_O)        0.329    54.524 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[6]_i_43/O
                         net (fo=1, routed)           0.000    54.524    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[6]_i_43_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.057 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    55.057    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_35_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.174 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    55.174    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_30_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.291 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    55.291    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_25_n_0
    SLICE_X10Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.408 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    55.408    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_20_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.525 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    55.525    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_15_n_0
    SLICE_X10Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.642 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    55.642    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_10_n_0
    SLICE_X10Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.759 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    55.759    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_5_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.876 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    55.876    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_2_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    56.055 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_1/CO[1]
                         net (fo=39, routed)          0.739    56.794    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_1_n_2
    SLICE_X9Y57          LUT2 (Prop_lut2_I1_O)        0.332    57.126 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[5]_i_43/O
                         net (fo=1, routed)           0.000    57.126    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[5]_i_43_n_0
    SLICE_X9Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.676 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    57.676    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_35_n_0
    SLICE_X9Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.790 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    57.790    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_30_n_0
    SLICE_X9Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.904 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    57.904    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_25_n_0
    SLICE_X9Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.018 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    58.018    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_20_n_0
    SLICE_X9Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.132 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    58.132    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_15_n_0
    SLICE_X9Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.246 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    58.246    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_10_n_0
    SLICE_X9Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.360 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    58.360    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_5_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.474 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    58.474    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_2_n_0
    SLICE_X9Y65          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    58.652 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_1/CO[1]
                         net (fo=39, routed)          1.025    59.677    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_1_n_2
    SLICE_X7Y59          LUT2 (Prop_lut2_I1_O)        0.329    60.006 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[4]_i_43/O
                         net (fo=1, routed)           0.000    60.006    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[4]_i_43_n_0
    SLICE_X7Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.556 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    60.556    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_35_n_0
    SLICE_X7Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.670 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    60.670    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_30_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.784 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    60.784    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_25_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.898 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    60.898    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_20_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.012 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    61.012    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_15_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.126 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    61.126    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_10_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.240 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    61.240    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_5_n_0
    SLICE_X7Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.354 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    61.354    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_2_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    61.532 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_1/CO[1]
                         net (fo=39, routed)          1.093    62.625    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_1_n_2
    SLICE_X6Y60          LUT3 (Prop_lut3_I0_O)        0.329    62.954 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[3]_i_38/O
                         net (fo=1, routed)           0.000    62.954    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[3]_i_38_n_0
    SLICE_X6Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.487 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    63.487    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_30_n_0
    SLICE_X6Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.604 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    63.604    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_25_n_0
    SLICE_X6Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.721 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    63.721    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_20_n_0
    SLICE_X6Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.838 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    63.838    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_15_n_0
    SLICE_X6Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.955 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    63.955    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_10_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.072 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    64.072    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_5_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.189 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    64.189    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_2_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    64.368 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_1/CO[1]
                         net (fo=39, routed)          1.034    65.402    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_1_n_2
    SLICE_X8Y60          LUT2 (Prop_lut2_I1_O)        0.332    65.734 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[2]_i_43/O
                         net (fo=1, routed)           0.000    65.734    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[2]_i_43_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    66.267 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000    66.267    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_35_n_0
    SLICE_X8Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.384 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_30/CO[3]
                         net (fo=1, routed)           0.000    66.384    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_30_n_0
    SLICE_X8Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.501 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    66.501    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_25_n_0
    SLICE_X8Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.618 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    66.618    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_20_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.735 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    66.735    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_15_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.852 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    66.852    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_10_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.969 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    66.969    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_5_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.086 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    67.086    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_2_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    67.265 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_1/CO[1]
                         net (fo=39, routed)          1.082    68.348    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_1_n_2
    SLICE_X11Y60         LUT2 (Prop_lut2_I1_O)        0.332    68.680 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[1]_i_43/O
                         net (fo=1, routed)           0.000    68.680    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[1]_i_43_n_0
    SLICE_X11Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.230 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    69.230    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_35_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.344 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    69.344    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_30_n_0
    SLICE_X11Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.458 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    69.458    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_25_n_0
    SLICE_X11Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.572 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    69.572    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_20_n_0
    SLICE_X11Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.686 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    69.686    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_15_n_0
    SLICE_X11Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.800 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    69.800    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_10_n_0
    SLICE_X11Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.914 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    69.914    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_5_n_0
    SLICE_X11Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.028 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    70.028    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_2_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    70.206 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_1/CO[1]
                         net (fo=39, routed)          1.046    71.251    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_1_n_2
    DSP48_X0Y25          DSP48E1                                      r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/n_ciclos_on2__1/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sist_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    sist_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  sist_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        1.581    12.773    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/s00_axi_aclk
    DSP48_X0Y25          DSP48E1                                      r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/n_ciclos_on2__1/CLK
                         clock pessimism              0.116    12.889    
                         clock uncertainty           -0.154    12.735    
    DSP48_X0Y25          DSP48E1 (Setup_dsp48e1_CLK_A[1])
                                                     -0.567    12.168    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/n_ciclos_on2__1
  -------------------------------------------------------------------
                         required time                         12.168    
                         arrival time                         -71.252    
  -------------------------------------------------------------------
                         slack                                -59.083    

Slack (VIOLATED) :        -59.081ns  (required time - arrival time)
  Source:                 sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/n_ciclos_on2__0/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        68.272ns  (logic 44.723ns (65.508%)  route 23.549ns (34.492%))
  Logic Levels:           237  (CARRY4=215 LUT1=1 LUT2=20 LUT3=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.775ns = ( 12.775 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sist_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    sist_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  sist_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        1.672     2.980    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y17         FDRE                                         r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y17         FDRE (Prop_fdre_C_Q)         0.456     3.436 f  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/slv_reg1_reg[1]/Q
                         net (fo=27, routed)          0.451     3.887    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/slv_reg1_reg[31][1]
    SLICE_X10Y17         LUT1 (Prop_lut1_I0_O)        0.124     4.011 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[24]_i_72/O
                         net (fo=1, routed)           0.000     4.011    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[24]_i_72_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.544 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_57/CO[3]
                         net (fo=1, routed)           0.000     4.544    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_57_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.661 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_48/CO[3]
                         net (fo=1, routed)           0.000     4.661    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_48_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.778 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_39/CO[3]
                         net (fo=1, routed)           0.000     4.778    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_39_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.895 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_30/CO[3]
                         net (fo=1, routed)           0.000     4.895    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_30_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.012 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.012    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_21_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.129 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_12/CO[3]
                         net (fo=1, routed)           0.000     5.129    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_12_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.246 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.246    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_3_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.363 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.009     5.372    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_2_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     5.653 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_1/CO[0]
                         net (fo=38, routed)          1.097     6.750    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_1_n_3
    SLICE_X9Y18          LUT2 (Prop_lut2_I1_O)        0.367     7.117 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[23]_i_43/O
                         net (fo=1, routed)           0.000     7.117    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[23]_i_43_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.667 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.667    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_35_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.781 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.781    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_30_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.895 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.895    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_25_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.009 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.009    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_20_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.123 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.123    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_15_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.237 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.237    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_10_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.351 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.009     8.360    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_5_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.474 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.474    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_2_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     8.652 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_1/CO[1]
                         net (fo=38, routed)          0.937     9.589    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_1_n_2
    SLICE_X7Y17          LUT2 (Prop_lut2_I1_O)        0.329     9.918 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[22]_i_43/O
                         net (fo=1, routed)           0.000     9.918    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[22]_i_43_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.468 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.468    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_35_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.582 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.582    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_30_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.696 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    10.696    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_25_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.810 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    10.810    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_20_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.924 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.924    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_15_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.038 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.038    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_10_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.152 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.152    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_5_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.266 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.009    11.275    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_2_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    11.453 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_1/CO[1]
                         net (fo=37, routed)          0.863    12.316    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_1_n_2
    SLICE_X6Y21          LUT2 (Prop_lut2_I1_O)        0.329    12.645 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[21]_i_42/O
                         net (fo=1, routed)           0.000    12.645    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[21]_i_42_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.178 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    13.178    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_35_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.295 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    13.295    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_30_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.412 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    13.412    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_25_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.529 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.009    13.538    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_20_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.655 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.655    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_15_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.772 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.772    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_10_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.889 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.889    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_5_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.006 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.006    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_2_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    14.185 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_1/CO[1]
                         net (fo=37, routed)          0.799    14.984    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_1_n_2
    SLICE_X8Y24          LUT2 (Prop_lut2_I1_O)        0.332    15.316 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[20]_i_42/O
                         net (fo=1, routed)           0.000    15.316    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[20]_i_42_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.849 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_35/CO[3]
                         net (fo=1, routed)           0.009    15.858    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_35_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.975 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    15.975    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_30_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.092 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.092    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_25_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.209 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    16.209    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_20_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.326 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.326    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_15_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.443 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.443    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_10_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.560 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.560    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_5_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.677 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.677    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_2_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    16.856 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_1/CO[1]
                         net (fo=38, routed)          1.060    17.916    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_1_n_2
    SLICE_X7Y26          LUT2 (Prop_lut2_I1_O)        0.332    18.248 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[19]_i_43/O
                         net (fo=1, routed)           0.000    18.248    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[19]_i_43_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.798 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000    18.798    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_35_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.912 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_30/CO[3]
                         net (fo=1, routed)           0.000    18.912    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_30_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.026 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    19.026    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_25_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.140 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    19.140    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_20_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.254 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.254    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_15_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.368 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.368    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_10_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.482 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.482    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_5_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.596 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.596    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_2_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    19.774 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_1/CO[1]
                         net (fo=38, routed)          0.917    20.691    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_1_n_2
    SLICE_X9Y28          LUT2 (Prop_lut2_I1_O)        0.329    21.020 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[18]_i_43/O
                         net (fo=1, routed)           0.000    21.020    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[18]_i_43_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.570 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    21.570    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_35_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.684 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    21.684    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_30_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.798 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    21.798    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_25_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.912 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    21.912    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_20_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.026 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    22.026    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_15_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.140 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.140    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_10_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.254 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.254    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_5_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.368 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.368    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_2_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    22.546 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_1/CO[1]
                         net (fo=38, routed)          0.879    23.425    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_1_n_2
    SLICE_X6Y32          LUT2 (Prop_lut2_I1_O)        0.329    23.754 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[17]_i_43/O
                         net (fo=1, routed)           0.000    23.754    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[17]_i_43_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.287 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    24.287    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_35_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.404 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    24.404    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_30_n_0
    SLICE_X6Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.521 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    24.521    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_25_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.638 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    24.638    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_20_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.755 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    24.755    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_15_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.872 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    24.872    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_10_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.989 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.989    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_5_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.106 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.106    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_2_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    25.285 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_1/CO[1]
                         net (fo=37, routed)          0.777    26.063    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_1_n_2
    SLICE_X7Y35          LUT2 (Prop_lut2_I1_O)        0.332    26.395 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[16]_i_42/O
                         net (fo=1, routed)           0.000    26.395    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[16]_i_42_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.945 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_35/CO[3]
                         net (fo=1, routed)           0.000    26.945    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_35_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.059 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    27.059    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_30_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.173 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    27.173    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_25_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.287 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    27.287    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_20_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.401 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    27.401    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_15_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.515 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    27.515    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_10_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.629 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.629    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_5_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.743 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.743    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_2_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    27.921 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_1/CO[1]
                         net (fo=38, routed)          1.072    28.993    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_1_n_2
    SLICE_X8Y34          LUT2 (Prop_lut2_I1_O)        0.329    29.322 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[15]_i_43/O
                         net (fo=1, routed)           0.000    29.322    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[15]_i_43_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.855 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    29.855    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_35_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.972 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    29.972    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_30_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.089 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    30.089    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_25_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.206 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    30.206    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_20_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.323 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    30.323    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_15_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.440 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    30.440    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_10_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.557 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.557    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_5_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.674 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.674    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_2_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    30.853 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_1/CO[1]
                         net (fo=38, routed)          0.993    31.846    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_1_n_2
    SLICE_X9Y37          LUT2 (Prop_lut2_I1_O)        0.332    32.178 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[14]_i_43/O
                         net (fo=1, routed)           0.000    32.178    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[14]_i_43_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.728 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    32.728    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_35_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.842 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    32.842    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_30_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.956 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.956    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_25_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.070 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    33.070    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_20_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.184 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    33.184    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_15_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.298 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    33.298    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_10_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.412 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    33.412    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_5_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.526 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.526    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_2_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    33.704 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_1/CO[1]
                         net (fo=38, routed)          0.712    34.416    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_1_n_2
    SLICE_X8Y43          LUT2 (Prop_lut2_I1_O)        0.329    34.745 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[13]_i_42/O
                         net (fo=1, routed)           0.000    34.745    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[13]_i_42_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.278 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    35.278    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_35_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.395 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    35.395    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_30_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.512 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    35.512    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_25_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.629 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    35.629    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_20_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.746 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    35.746    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_15_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.863 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    35.863    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_10_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.980 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.001    35.980    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_5_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.097 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.097    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_2_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    36.276 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_1/CO[1]
                         net (fo=39, routed)          1.100    37.376    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_1_n_2
    SLICE_X6Y41          LUT2 (Prop_lut2_I1_O)        0.332    37.708 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[12]_i_43/O
                         net (fo=1, routed)           0.000    37.708    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[12]_i_43_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.241 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    38.241    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_35_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.358 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    38.358    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_30_n_0
    SLICE_X6Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.475 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    38.475    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_25_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.592 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    38.592    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_20_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.709 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.709    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_15_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.826 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    38.826    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_10_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.943 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    38.943    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_5_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.060 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    39.060    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_2_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    39.239 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_1/CO[1]
                         net (fo=38, routed)          0.933    40.172    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_1_n_2
    SLICE_X5Y47          LUT2 (Prop_lut2_I1_O)        0.332    40.504 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[11]_i_42/O
                         net (fo=1, routed)           0.000    40.504    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[11]_i_42_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.054 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    41.054    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_35_n_0
    SLICE_X5Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.168 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    41.168    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_30_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.282 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.001    41.283    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_25_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.397 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    41.397    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_20_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.511 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    41.511    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_15_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.625 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    41.625    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_10_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.739 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    41.739    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_5_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.853 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    41.853    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_2_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    42.031 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_1/CO[1]
                         net (fo=38, routed)          1.018    43.048    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_1_n_2
    SLICE_X6Y50          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    43.848 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    43.848    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_35_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.965 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    43.965    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_30_n_0
    SLICE_X6Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.082 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.082    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_25_n_0
    SLICE_X6Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.199 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    44.199    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_20_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.316 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    44.316    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_15_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.433 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    44.433    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_10_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.550 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    44.550    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_5_n_0
    SLICE_X6Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.667 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    44.667    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_2_n_0
    SLICE_X6Y58          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    44.846 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_1/CO[1]
                         net (fo=39, routed)          0.921    45.768    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_1_n_2
    SLICE_X7Y50          LUT2 (Prop_lut2_I1_O)        0.332    46.100 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[9]_i_43/O
                         net (fo=1, routed)           0.000    46.100    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[9]_i_43_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.650 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    46.650    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_35_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.764 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    46.764    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_30_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.877 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    46.877    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_25_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.991 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    46.991    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_20_n_0
    SLICE_X7Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.105 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    47.105    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_15_n_0
    SLICE_X7Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.219 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    47.219    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_10_n_0
    SLICE_X7Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.333 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    47.333    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_5_n_0
    SLICE_X7Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.447 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    47.447    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_2_n_0
    SLICE_X7Y58          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    47.625 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_1/CO[1]
                         net (fo=38, routed)          1.031    48.657    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_1_n_2
    SLICE_X9Y48          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    49.442 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    49.442    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_35_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.556 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.001    49.556    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_30_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.670 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    49.670    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_25_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.784 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    49.784    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_20_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.898 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.898    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_15_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.012 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    50.012    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_10_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.126 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    50.126    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_5_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.240 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    50.240    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_2_n_0
    SLICE_X9Y56          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    50.418 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_1/CO[1]
                         net (fo=39, routed)          0.915    51.334    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_1_n_2
    SLICE_X11Y50         LUT2 (Prop_lut2_I1_O)        0.329    51.663 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[7]_i_43/O
                         net (fo=1, routed)           0.000    51.663    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[7]_i_43_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.213 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    52.213    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_35_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.327 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    52.327    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_30_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.441 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    52.441    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_25_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.555 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    52.555    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_20_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.669 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    52.669    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_15_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.783 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.783    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_10_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.897 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    52.897    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_5_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.011 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    53.011    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_2_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    53.189 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_1/CO[1]
                         net (fo=39, routed)          1.007    54.195    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_1_n_2
    SLICE_X10Y53         LUT2 (Prop_lut2_I1_O)        0.329    54.524 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[6]_i_43/O
                         net (fo=1, routed)           0.000    54.524    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[6]_i_43_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.057 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    55.057    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_35_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.174 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    55.174    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_30_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.291 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    55.291    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_25_n_0
    SLICE_X10Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.408 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    55.408    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_20_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.525 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    55.525    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_15_n_0
    SLICE_X10Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.642 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    55.642    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_10_n_0
    SLICE_X10Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.759 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    55.759    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_5_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.876 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    55.876    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_2_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    56.055 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_1/CO[1]
                         net (fo=39, routed)          0.739    56.794    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_1_n_2
    SLICE_X9Y57          LUT2 (Prop_lut2_I1_O)        0.332    57.126 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[5]_i_43/O
                         net (fo=1, routed)           0.000    57.126    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[5]_i_43_n_0
    SLICE_X9Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.676 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    57.676    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_35_n_0
    SLICE_X9Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.790 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    57.790    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_30_n_0
    SLICE_X9Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.904 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    57.904    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_25_n_0
    SLICE_X9Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.018 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    58.018    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_20_n_0
    SLICE_X9Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.132 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    58.132    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_15_n_0
    SLICE_X9Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.246 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    58.246    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_10_n_0
    SLICE_X9Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.360 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    58.360    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_5_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.474 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    58.474    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_2_n_0
    SLICE_X9Y65          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    58.652 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_1/CO[1]
                         net (fo=39, routed)          1.025    59.677    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_1_n_2
    SLICE_X7Y59          LUT2 (Prop_lut2_I1_O)        0.329    60.006 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[4]_i_43/O
                         net (fo=1, routed)           0.000    60.006    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[4]_i_43_n_0
    SLICE_X7Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.556 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    60.556    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_35_n_0
    SLICE_X7Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.670 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    60.670    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_30_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.784 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    60.784    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_25_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.898 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    60.898    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_20_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.012 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    61.012    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_15_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.126 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    61.126    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_10_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.240 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    61.240    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_5_n_0
    SLICE_X7Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.354 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    61.354    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_2_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    61.532 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_1/CO[1]
                         net (fo=39, routed)          1.093    62.625    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_1_n_2
    SLICE_X6Y60          LUT3 (Prop_lut3_I0_O)        0.329    62.954 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[3]_i_38/O
                         net (fo=1, routed)           0.000    62.954    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[3]_i_38_n_0
    SLICE_X6Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.487 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    63.487    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_30_n_0
    SLICE_X6Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.604 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    63.604    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_25_n_0
    SLICE_X6Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.721 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    63.721    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_20_n_0
    SLICE_X6Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.838 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    63.838    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_15_n_0
    SLICE_X6Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.955 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    63.955    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_10_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.072 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    64.072    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_5_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.189 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    64.189    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_2_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    64.368 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_1/CO[1]
                         net (fo=39, routed)          1.034    65.402    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_1_n_2
    SLICE_X8Y60          LUT2 (Prop_lut2_I1_O)        0.332    65.734 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[2]_i_43/O
                         net (fo=1, routed)           0.000    65.734    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[2]_i_43_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    66.267 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000    66.267    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_35_n_0
    SLICE_X8Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.384 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_30/CO[3]
                         net (fo=1, routed)           0.000    66.384    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_30_n_0
    SLICE_X8Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.501 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    66.501    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_25_n_0
    SLICE_X8Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.618 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    66.618    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_20_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.735 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    66.735    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_15_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.852 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    66.852    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_10_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.969 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    66.969    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_5_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.086 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    67.086    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_2_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    67.265 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_1/CO[1]
                         net (fo=39, routed)          1.082    68.348    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_1_n_2
    SLICE_X11Y60         LUT2 (Prop_lut2_I1_O)        0.332    68.680 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[1]_i_43/O
                         net (fo=1, routed)           0.000    68.680    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[1]_i_43_n_0
    SLICE_X11Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.230 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    69.230    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_35_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.344 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    69.344    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_30_n_0
    SLICE_X11Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.458 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    69.458    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_25_n_0
    SLICE_X11Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.572 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    69.572    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_20_n_0
    SLICE_X11Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.686 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    69.686    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_15_n_0
    SLICE_X11Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.800 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    69.800    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_10_n_0
    SLICE_X11Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.914 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    69.914    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_5_n_0
    SLICE_X11Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.028 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    70.028    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_2_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    70.206 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_1/CO[1]
                         net (fo=39, routed)          1.046    71.251    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_1_n_2
    DSP48_X0Y24          DSP48E1                                      r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/n_ciclos_on2__0/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sist_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    sist_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  sist_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        1.583    12.775    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/s00_axi_aclk
    DSP48_X0Y24          DSP48E1                                      r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/n_ciclos_on2__0/CLK
                         clock pessimism              0.116    12.891    
                         clock uncertainty           -0.154    12.737    
    DSP48_X0Y24          DSP48E1 (Setup_dsp48e1_CLK_A[1])
                                                     -0.567    12.170    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/n_ciclos_on2__0
  -------------------------------------------------------------------
                         required time                         12.170    
                         arrival time                         -71.252    
  -------------------------------------------------------------------
                         slack                                -59.081    

Slack (VIOLATED) :        -57.548ns  (required time - arrival time)
  Source:                 sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        67.226ns  (logic 44.723ns (66.526%)  route 22.503ns (33.474%))
  Logic Levels:           237  (CARRY4=215 LUT1=1 LUT2=20 LUT3=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.679ns = ( 12.679 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sist_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    sist_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  sist_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        1.672     2.980    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y17         FDRE                                         r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y17         FDRE (Prop_fdre_C_Q)         0.456     3.436 f  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/slv_reg1_reg[1]/Q
                         net (fo=27, routed)          0.451     3.887    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/slv_reg1_reg[31][1]
    SLICE_X10Y17         LUT1 (Prop_lut1_I0_O)        0.124     4.011 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[24]_i_72/O
                         net (fo=1, routed)           0.000     4.011    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[24]_i_72_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.544 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_57/CO[3]
                         net (fo=1, routed)           0.000     4.544    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_57_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.661 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_48/CO[3]
                         net (fo=1, routed)           0.000     4.661    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_48_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.778 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_39/CO[3]
                         net (fo=1, routed)           0.000     4.778    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_39_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.895 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_30/CO[3]
                         net (fo=1, routed)           0.000     4.895    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_30_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.012 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.012    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_21_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.129 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_12/CO[3]
                         net (fo=1, routed)           0.000     5.129    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_12_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.246 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.246    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_3_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.363 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.009     5.372    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_2_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     5.653 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_1/CO[0]
                         net (fo=38, routed)          1.097     6.750    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_1_n_3
    SLICE_X9Y18          LUT2 (Prop_lut2_I1_O)        0.367     7.117 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[23]_i_43/O
                         net (fo=1, routed)           0.000     7.117    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[23]_i_43_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.667 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.667    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_35_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.781 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.781    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_30_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.895 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.895    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_25_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.009 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.009    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_20_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.123 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.123    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_15_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.237 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.237    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_10_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.351 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.009     8.360    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_5_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.474 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.474    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_2_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     8.652 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_1/CO[1]
                         net (fo=38, routed)          0.937     9.589    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_1_n_2
    SLICE_X7Y17          LUT2 (Prop_lut2_I1_O)        0.329     9.918 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[22]_i_43/O
                         net (fo=1, routed)           0.000     9.918    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[22]_i_43_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.468 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.468    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_35_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.582 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.582    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_30_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.696 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    10.696    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_25_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.810 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    10.810    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_20_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.924 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.924    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_15_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.038 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.038    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_10_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.152 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.152    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_5_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.266 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.009    11.275    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_2_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    11.453 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_1/CO[1]
                         net (fo=37, routed)          0.863    12.316    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_1_n_2
    SLICE_X6Y21          LUT2 (Prop_lut2_I1_O)        0.329    12.645 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[21]_i_42/O
                         net (fo=1, routed)           0.000    12.645    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[21]_i_42_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.178 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    13.178    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_35_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.295 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    13.295    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_30_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.412 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    13.412    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_25_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.529 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.009    13.538    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_20_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.655 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.655    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_15_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.772 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.772    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_10_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.889 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.889    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_5_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.006 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.006    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_2_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    14.185 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_1/CO[1]
                         net (fo=37, routed)          0.799    14.984    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_1_n_2
    SLICE_X8Y24          LUT2 (Prop_lut2_I1_O)        0.332    15.316 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[20]_i_42/O
                         net (fo=1, routed)           0.000    15.316    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[20]_i_42_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.849 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_35/CO[3]
                         net (fo=1, routed)           0.009    15.858    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_35_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.975 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    15.975    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_30_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.092 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.092    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_25_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.209 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    16.209    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_20_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.326 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.326    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_15_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.443 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.443    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_10_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.560 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.560    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_5_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.677 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.677    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_2_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    16.856 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_1/CO[1]
                         net (fo=38, routed)          1.060    17.916    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_1_n_2
    SLICE_X7Y26          LUT2 (Prop_lut2_I1_O)        0.332    18.248 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[19]_i_43/O
                         net (fo=1, routed)           0.000    18.248    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[19]_i_43_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.798 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000    18.798    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_35_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.912 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_30/CO[3]
                         net (fo=1, routed)           0.000    18.912    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_30_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.026 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    19.026    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_25_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.140 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    19.140    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_20_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.254 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.254    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_15_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.368 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.368    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_10_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.482 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.482    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_5_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.596 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.596    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_2_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    19.774 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_1/CO[1]
                         net (fo=38, routed)          0.917    20.691    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_1_n_2
    SLICE_X9Y28          LUT2 (Prop_lut2_I1_O)        0.329    21.020 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[18]_i_43/O
                         net (fo=1, routed)           0.000    21.020    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[18]_i_43_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.570 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    21.570    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_35_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.684 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    21.684    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_30_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.798 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    21.798    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_25_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.912 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    21.912    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_20_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.026 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    22.026    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_15_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.140 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.140    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_10_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.254 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.254    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_5_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.368 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.368    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_2_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    22.546 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_1/CO[1]
                         net (fo=38, routed)          0.879    23.425    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_1_n_2
    SLICE_X6Y32          LUT2 (Prop_lut2_I1_O)        0.329    23.754 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[17]_i_43/O
                         net (fo=1, routed)           0.000    23.754    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[17]_i_43_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.287 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    24.287    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_35_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.404 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    24.404    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_30_n_0
    SLICE_X6Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.521 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    24.521    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_25_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.638 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    24.638    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_20_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.755 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    24.755    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_15_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.872 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    24.872    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_10_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.989 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.989    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_5_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.106 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.106    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_2_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    25.285 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_1/CO[1]
                         net (fo=37, routed)          0.777    26.063    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_1_n_2
    SLICE_X7Y35          LUT2 (Prop_lut2_I1_O)        0.332    26.395 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[16]_i_42/O
                         net (fo=1, routed)           0.000    26.395    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[16]_i_42_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.945 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_35/CO[3]
                         net (fo=1, routed)           0.000    26.945    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_35_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.059 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    27.059    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_30_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.173 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    27.173    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_25_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.287 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    27.287    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_20_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.401 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    27.401    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_15_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.515 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    27.515    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_10_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.629 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.629    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_5_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.743 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.743    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_2_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    27.921 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_1/CO[1]
                         net (fo=38, routed)          1.072    28.993    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_1_n_2
    SLICE_X8Y34          LUT2 (Prop_lut2_I1_O)        0.329    29.322 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[15]_i_43/O
                         net (fo=1, routed)           0.000    29.322    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[15]_i_43_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.855 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    29.855    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_35_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.972 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    29.972    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_30_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.089 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    30.089    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_25_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.206 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    30.206    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_20_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.323 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    30.323    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_15_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.440 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    30.440    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_10_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.557 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.557    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_5_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.674 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.674    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_2_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    30.853 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_1/CO[1]
                         net (fo=38, routed)          0.993    31.846    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_1_n_2
    SLICE_X9Y37          LUT2 (Prop_lut2_I1_O)        0.332    32.178 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[14]_i_43/O
                         net (fo=1, routed)           0.000    32.178    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[14]_i_43_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.728 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    32.728    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_35_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.842 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    32.842    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_30_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.956 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.956    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_25_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.070 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    33.070    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_20_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.184 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    33.184    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_15_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.298 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    33.298    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_10_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.412 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    33.412    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_5_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.526 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.526    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_2_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    33.704 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_1/CO[1]
                         net (fo=38, routed)          0.712    34.416    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_1_n_2
    SLICE_X8Y43          LUT2 (Prop_lut2_I1_O)        0.329    34.745 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[13]_i_42/O
                         net (fo=1, routed)           0.000    34.745    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[13]_i_42_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.278 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    35.278    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_35_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.395 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    35.395    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_30_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.512 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    35.512    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_25_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.629 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    35.629    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_20_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.746 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    35.746    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_15_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.863 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    35.863    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_10_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.980 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.001    35.980    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_5_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.097 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.097    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_2_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    36.276 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_1/CO[1]
                         net (fo=39, routed)          1.100    37.376    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_1_n_2
    SLICE_X6Y41          LUT2 (Prop_lut2_I1_O)        0.332    37.708 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[12]_i_43/O
                         net (fo=1, routed)           0.000    37.708    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[12]_i_43_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.241 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    38.241    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_35_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.358 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    38.358    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_30_n_0
    SLICE_X6Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.475 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    38.475    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_25_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.592 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    38.592    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_20_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.709 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.709    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_15_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.826 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    38.826    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_10_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.943 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    38.943    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_5_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.060 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    39.060    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_2_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    39.239 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_1/CO[1]
                         net (fo=38, routed)          0.933    40.172    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_1_n_2
    SLICE_X5Y47          LUT2 (Prop_lut2_I1_O)        0.332    40.504 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[11]_i_42/O
                         net (fo=1, routed)           0.000    40.504    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[11]_i_42_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.054 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    41.054    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_35_n_0
    SLICE_X5Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.168 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    41.168    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_30_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.282 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.001    41.283    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_25_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.397 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    41.397    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_20_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.511 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    41.511    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_15_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.625 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    41.625    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_10_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.739 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    41.739    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_5_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.853 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    41.853    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_2_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    42.031 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_1/CO[1]
                         net (fo=38, routed)          1.018    43.048    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_1_n_2
    SLICE_X6Y50          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    43.848 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    43.848    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_35_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.965 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    43.965    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_30_n_0
    SLICE_X6Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.082 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.082    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_25_n_0
    SLICE_X6Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.199 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    44.199    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_20_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.316 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    44.316    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_15_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.433 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    44.433    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_10_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.550 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    44.550    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_5_n_0
    SLICE_X6Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.667 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    44.667    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_2_n_0
    SLICE_X6Y58          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    44.846 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_1/CO[1]
                         net (fo=39, routed)          0.921    45.768    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_1_n_2
    SLICE_X7Y50          LUT2 (Prop_lut2_I1_O)        0.332    46.100 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[9]_i_43/O
                         net (fo=1, routed)           0.000    46.100    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[9]_i_43_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.650 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    46.650    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_35_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.764 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    46.764    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_30_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.877 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    46.877    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_25_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.991 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    46.991    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_20_n_0
    SLICE_X7Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.105 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    47.105    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_15_n_0
    SLICE_X7Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.219 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    47.219    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_10_n_0
    SLICE_X7Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.333 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    47.333    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_5_n_0
    SLICE_X7Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.447 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    47.447    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_2_n_0
    SLICE_X7Y58          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    47.625 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_1/CO[1]
                         net (fo=38, routed)          1.031    48.657    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_1_n_2
    SLICE_X9Y48          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    49.442 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    49.442    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_35_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.556 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.001    49.556    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_30_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.670 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    49.670    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_25_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.784 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    49.784    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_20_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.898 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.898    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_15_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.012 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    50.012    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_10_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.126 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    50.126    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_5_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.240 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    50.240    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_2_n_0
    SLICE_X9Y56          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    50.418 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_1/CO[1]
                         net (fo=39, routed)          0.915    51.334    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_1_n_2
    SLICE_X11Y50         LUT2 (Prop_lut2_I1_O)        0.329    51.663 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[7]_i_43/O
                         net (fo=1, routed)           0.000    51.663    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[7]_i_43_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.213 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    52.213    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_35_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.327 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    52.327    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_30_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.441 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    52.441    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_25_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.555 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    52.555    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_20_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.669 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    52.669    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_15_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.783 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.783    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_10_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.897 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    52.897    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_5_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.011 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    53.011    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_2_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    53.189 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_1/CO[1]
                         net (fo=39, routed)          1.007    54.195    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_1_n_2
    SLICE_X10Y53         LUT2 (Prop_lut2_I1_O)        0.329    54.524 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[6]_i_43/O
                         net (fo=1, routed)           0.000    54.524    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[6]_i_43_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.057 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    55.057    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_35_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.174 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    55.174    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_30_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.291 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    55.291    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_25_n_0
    SLICE_X10Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.408 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    55.408    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_20_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.525 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    55.525    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_15_n_0
    SLICE_X10Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.642 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    55.642    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_10_n_0
    SLICE_X10Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.759 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    55.759    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_5_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.876 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    55.876    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_2_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    56.055 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_1/CO[1]
                         net (fo=39, routed)          0.739    56.794    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_1_n_2
    SLICE_X9Y57          LUT2 (Prop_lut2_I1_O)        0.332    57.126 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[5]_i_43/O
                         net (fo=1, routed)           0.000    57.126    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[5]_i_43_n_0
    SLICE_X9Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.676 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    57.676    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_35_n_0
    SLICE_X9Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.790 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    57.790    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_30_n_0
    SLICE_X9Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.904 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    57.904    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_25_n_0
    SLICE_X9Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.018 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    58.018    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_20_n_0
    SLICE_X9Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.132 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    58.132    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_15_n_0
    SLICE_X9Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.246 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    58.246    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_10_n_0
    SLICE_X9Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.360 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    58.360    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_5_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.474 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    58.474    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_2_n_0
    SLICE_X9Y65          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    58.652 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_1/CO[1]
                         net (fo=39, routed)          1.025    59.677    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_1_n_2
    SLICE_X7Y59          LUT2 (Prop_lut2_I1_O)        0.329    60.006 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[4]_i_43/O
                         net (fo=1, routed)           0.000    60.006    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[4]_i_43_n_0
    SLICE_X7Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.556 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    60.556    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_35_n_0
    SLICE_X7Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.670 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    60.670    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_30_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.784 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    60.784    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_25_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.898 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    60.898    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_20_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.012 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    61.012    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_15_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.126 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    61.126    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_10_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.240 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    61.240    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_5_n_0
    SLICE_X7Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.354 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    61.354    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_2_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    61.532 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_1/CO[1]
                         net (fo=39, routed)          1.093    62.625    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_1_n_2
    SLICE_X6Y60          LUT3 (Prop_lut3_I0_O)        0.329    62.954 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[3]_i_38/O
                         net (fo=1, routed)           0.000    62.954    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[3]_i_38_n_0
    SLICE_X6Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.487 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    63.487    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_30_n_0
    SLICE_X6Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.604 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    63.604    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_25_n_0
    SLICE_X6Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.721 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    63.721    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_20_n_0
    SLICE_X6Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.838 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    63.838    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_15_n_0
    SLICE_X6Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.955 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    63.955    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_10_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.072 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    64.072    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_5_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.189 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    64.189    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_2_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    64.368 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_1/CO[1]
                         net (fo=39, routed)          1.034    65.402    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_1_n_2
    SLICE_X8Y60          LUT2 (Prop_lut2_I1_O)        0.332    65.734 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[2]_i_43/O
                         net (fo=1, routed)           0.000    65.734    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[2]_i_43_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    66.267 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000    66.267    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_35_n_0
    SLICE_X8Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.384 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_30/CO[3]
                         net (fo=1, routed)           0.000    66.384    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_30_n_0
    SLICE_X8Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.501 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    66.501    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_25_n_0
    SLICE_X8Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.618 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    66.618    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_20_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.735 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    66.735    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_15_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.852 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    66.852    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_10_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.969 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    66.969    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_5_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.086 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    67.086    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_2_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    67.265 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_1/CO[1]
                         net (fo=39, routed)          1.082    68.348    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_1_n_2
    SLICE_X11Y60         LUT2 (Prop_lut2_I1_O)        0.332    68.680 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[1]_i_43/O
                         net (fo=1, routed)           0.000    68.680    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[1]_i_43_n_0
    SLICE_X11Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.230 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    69.230    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_35_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.344 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    69.344    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_30_n_0
    SLICE_X11Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.458 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    69.458    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_25_n_0
    SLICE_X11Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.572 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    69.572    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_20_n_0
    SLICE_X11Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.686 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    69.686    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_15_n_0
    SLICE_X11Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.800 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    69.800    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_10_n_0
    SLICE_X11Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.914 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    69.914    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_5_n_0
    SLICE_X11Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.028 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    70.028    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_2_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    70.206 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_1/CO[1]
                         net (fo=39, routed)          0.000    70.206    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_1_n_2
    SLICE_X11Y68         FDRE                                         r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sist_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    sist_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  sist_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        1.487    12.679    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/s00_axi_aclk
    SLICE_X11Y68         FDRE                                         r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]/C
                         clock pessimism              0.116    12.795    
                         clock uncertainty           -0.154    12.641    
    SLICE_X11Y68         FDRE (Setup_fdre_C_D)        0.017    12.658    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]
  -------------------------------------------------------------------
                         required time                         12.658    
                         arrival time                         -70.206    
  -------------------------------------------------------------------
                         slack                                -57.548    

Slack (VIOLATED) :        -55.979ns  (required time - arrival time)
  Source:                 sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/n_ciclos_on2__1/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        65.164ns  (logic 42.865ns (65.780%)  route 22.299ns (34.220%))
  Logic Levels:           227  (CARRY4=206 LUT1=1 LUT2=19 LUT3=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.773ns = ( 12.773 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sist_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    sist_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  sist_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        1.672     2.980    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y17         FDRE                                         r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y17         FDRE (Prop_fdre_C_Q)         0.456     3.436 f  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/slv_reg1_reg[1]/Q
                         net (fo=27, routed)          0.451     3.887    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/slv_reg1_reg[31][1]
    SLICE_X10Y17         LUT1 (Prop_lut1_I0_O)        0.124     4.011 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[24]_i_72/O
                         net (fo=1, routed)           0.000     4.011    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[24]_i_72_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.544 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_57/CO[3]
                         net (fo=1, routed)           0.000     4.544    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_57_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.661 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_48/CO[3]
                         net (fo=1, routed)           0.000     4.661    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_48_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.778 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_39/CO[3]
                         net (fo=1, routed)           0.000     4.778    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_39_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.895 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_30/CO[3]
                         net (fo=1, routed)           0.000     4.895    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_30_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.012 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.012    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_21_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.129 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_12/CO[3]
                         net (fo=1, routed)           0.000     5.129    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_12_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.246 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.246    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_3_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.363 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.009     5.372    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_2_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     5.653 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_1/CO[0]
                         net (fo=38, routed)          1.097     6.750    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_1_n_3
    SLICE_X9Y18          LUT2 (Prop_lut2_I1_O)        0.367     7.117 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[23]_i_43/O
                         net (fo=1, routed)           0.000     7.117    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[23]_i_43_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.667 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.667    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_35_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.781 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.781    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_30_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.895 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.895    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_25_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.009 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.009    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_20_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.123 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.123    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_15_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.237 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.237    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_10_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.351 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.009     8.360    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_5_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.474 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.474    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_2_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     8.652 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_1/CO[1]
                         net (fo=38, routed)          0.937     9.589    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_1_n_2
    SLICE_X7Y17          LUT2 (Prop_lut2_I1_O)        0.329     9.918 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[22]_i_43/O
                         net (fo=1, routed)           0.000     9.918    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[22]_i_43_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.468 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.468    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_35_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.582 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.582    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_30_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.696 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    10.696    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_25_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.810 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    10.810    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_20_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.924 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.924    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_15_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.038 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.038    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_10_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.152 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.152    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_5_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.266 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.009    11.275    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_2_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    11.453 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_1/CO[1]
                         net (fo=37, routed)          0.863    12.316    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_1_n_2
    SLICE_X6Y21          LUT2 (Prop_lut2_I1_O)        0.329    12.645 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[21]_i_42/O
                         net (fo=1, routed)           0.000    12.645    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[21]_i_42_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.178 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    13.178    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_35_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.295 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    13.295    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_30_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.412 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    13.412    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_25_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.529 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.009    13.538    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_20_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.655 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.655    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_15_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.772 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.772    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_10_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.889 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.889    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_5_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.006 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.006    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_2_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    14.185 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_1/CO[1]
                         net (fo=37, routed)          0.799    14.984    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_1_n_2
    SLICE_X8Y24          LUT2 (Prop_lut2_I1_O)        0.332    15.316 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[20]_i_42/O
                         net (fo=1, routed)           0.000    15.316    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[20]_i_42_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.849 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_35/CO[3]
                         net (fo=1, routed)           0.009    15.858    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_35_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.975 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    15.975    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_30_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.092 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.092    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_25_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.209 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    16.209    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_20_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.326 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.326    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_15_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.443 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.443    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_10_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.560 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.560    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_5_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.677 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.677    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_2_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    16.856 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_1/CO[1]
                         net (fo=38, routed)          1.060    17.916    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_1_n_2
    SLICE_X7Y26          LUT2 (Prop_lut2_I1_O)        0.332    18.248 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[19]_i_43/O
                         net (fo=1, routed)           0.000    18.248    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[19]_i_43_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.798 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000    18.798    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_35_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.912 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_30/CO[3]
                         net (fo=1, routed)           0.000    18.912    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_30_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.026 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    19.026    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_25_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.140 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    19.140    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_20_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.254 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.254    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_15_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.368 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.368    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_10_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.482 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.482    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_5_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.596 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.596    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_2_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    19.774 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_1/CO[1]
                         net (fo=38, routed)          0.917    20.691    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_1_n_2
    SLICE_X9Y28          LUT2 (Prop_lut2_I1_O)        0.329    21.020 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[18]_i_43/O
                         net (fo=1, routed)           0.000    21.020    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[18]_i_43_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.570 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    21.570    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_35_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.684 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    21.684    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_30_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.798 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    21.798    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_25_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.912 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    21.912    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_20_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.026 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    22.026    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_15_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.140 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.140    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_10_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.254 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.254    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_5_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.368 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.368    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_2_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    22.546 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_1/CO[1]
                         net (fo=38, routed)          0.879    23.425    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_1_n_2
    SLICE_X6Y32          LUT2 (Prop_lut2_I1_O)        0.329    23.754 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[17]_i_43/O
                         net (fo=1, routed)           0.000    23.754    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[17]_i_43_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.287 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    24.287    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_35_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.404 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    24.404    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_30_n_0
    SLICE_X6Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.521 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    24.521    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_25_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.638 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    24.638    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_20_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.755 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    24.755    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_15_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.872 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    24.872    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_10_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.989 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.989    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_5_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.106 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.106    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_2_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    25.285 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_1/CO[1]
                         net (fo=37, routed)          0.777    26.063    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_1_n_2
    SLICE_X7Y35          LUT2 (Prop_lut2_I1_O)        0.332    26.395 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[16]_i_42/O
                         net (fo=1, routed)           0.000    26.395    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[16]_i_42_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.945 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_35/CO[3]
                         net (fo=1, routed)           0.000    26.945    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_35_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.059 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    27.059    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_30_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.173 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    27.173    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_25_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.287 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    27.287    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_20_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.401 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    27.401    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_15_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.515 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    27.515    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_10_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.629 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.629    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_5_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.743 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.743    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_2_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    27.921 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_1/CO[1]
                         net (fo=38, routed)          1.072    28.993    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_1_n_2
    SLICE_X8Y34          LUT2 (Prop_lut2_I1_O)        0.329    29.322 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[15]_i_43/O
                         net (fo=1, routed)           0.000    29.322    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[15]_i_43_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.855 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    29.855    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_35_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.972 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    29.972    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_30_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.089 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    30.089    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_25_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.206 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    30.206    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_20_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.323 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    30.323    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_15_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.440 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    30.440    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_10_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.557 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.557    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_5_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.674 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.674    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_2_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    30.853 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_1/CO[1]
                         net (fo=38, routed)          0.993    31.846    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_1_n_2
    SLICE_X9Y37          LUT2 (Prop_lut2_I1_O)        0.332    32.178 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[14]_i_43/O
                         net (fo=1, routed)           0.000    32.178    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[14]_i_43_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.728 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    32.728    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_35_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.842 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    32.842    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_30_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.956 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.956    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_25_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.070 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    33.070    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_20_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.184 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    33.184    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_15_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.298 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    33.298    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_10_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.412 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    33.412    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_5_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.526 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.526    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_2_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    33.704 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_1/CO[1]
                         net (fo=38, routed)          0.712    34.416    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_1_n_2
    SLICE_X8Y43          LUT2 (Prop_lut2_I1_O)        0.329    34.745 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[13]_i_42/O
                         net (fo=1, routed)           0.000    34.745    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[13]_i_42_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.278 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    35.278    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_35_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.395 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    35.395    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_30_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.512 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    35.512    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_25_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.629 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    35.629    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_20_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.746 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    35.746    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_15_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.863 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    35.863    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_10_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.980 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.001    35.980    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_5_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.097 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.097    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_2_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    36.276 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_1/CO[1]
                         net (fo=39, routed)          1.100    37.376    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_1_n_2
    SLICE_X6Y41          LUT2 (Prop_lut2_I1_O)        0.332    37.708 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[12]_i_43/O
                         net (fo=1, routed)           0.000    37.708    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[12]_i_43_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.241 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    38.241    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_35_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.358 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    38.358    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_30_n_0
    SLICE_X6Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.475 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    38.475    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_25_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.592 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    38.592    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_20_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.709 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.709    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_15_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.826 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    38.826    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_10_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.943 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    38.943    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_5_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.060 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    39.060    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_2_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    39.239 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_1/CO[1]
                         net (fo=38, routed)          0.933    40.172    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_1_n_2
    SLICE_X5Y47          LUT2 (Prop_lut2_I1_O)        0.332    40.504 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[11]_i_42/O
                         net (fo=1, routed)           0.000    40.504    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[11]_i_42_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.054 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    41.054    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_35_n_0
    SLICE_X5Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.168 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    41.168    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_30_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.282 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.001    41.283    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_25_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.397 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    41.397    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_20_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.511 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    41.511    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_15_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.625 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    41.625    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_10_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.739 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    41.739    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_5_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.853 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    41.853    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_2_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    42.031 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_1/CO[1]
                         net (fo=38, routed)          1.018    43.048    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_1_n_2
    SLICE_X6Y50          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    43.848 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    43.848    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_35_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.965 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    43.965    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_30_n_0
    SLICE_X6Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.082 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.082    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_25_n_0
    SLICE_X6Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.199 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    44.199    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_20_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.316 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    44.316    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_15_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.433 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    44.433    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_10_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.550 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    44.550    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_5_n_0
    SLICE_X6Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.667 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    44.667    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_2_n_0
    SLICE_X6Y58          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    44.846 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_1/CO[1]
                         net (fo=39, routed)          0.921    45.768    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_1_n_2
    SLICE_X7Y50          LUT2 (Prop_lut2_I1_O)        0.332    46.100 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[9]_i_43/O
                         net (fo=1, routed)           0.000    46.100    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[9]_i_43_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.650 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    46.650    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_35_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.764 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    46.764    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_30_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.877 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    46.877    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_25_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.991 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    46.991    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_20_n_0
    SLICE_X7Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.105 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    47.105    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_15_n_0
    SLICE_X7Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.219 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    47.219    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_10_n_0
    SLICE_X7Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.333 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    47.333    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_5_n_0
    SLICE_X7Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.447 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    47.447    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_2_n_0
    SLICE_X7Y58          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    47.625 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_1/CO[1]
                         net (fo=38, routed)          1.031    48.657    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_1_n_2
    SLICE_X9Y48          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    49.442 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    49.442    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_35_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.556 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.001    49.556    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_30_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.670 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    49.670    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_25_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.784 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    49.784    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_20_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.898 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.898    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_15_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.012 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    50.012    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_10_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.126 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    50.126    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_5_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.240 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    50.240    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_2_n_0
    SLICE_X9Y56          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    50.418 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_1/CO[1]
                         net (fo=39, routed)          0.915    51.334    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_1_n_2
    SLICE_X11Y50         LUT2 (Prop_lut2_I1_O)        0.329    51.663 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[7]_i_43/O
                         net (fo=1, routed)           0.000    51.663    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[7]_i_43_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.213 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    52.213    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_35_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.327 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    52.327    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_30_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.441 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    52.441    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_25_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.555 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    52.555    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_20_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.669 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    52.669    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_15_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.783 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.783    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_10_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.897 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    52.897    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_5_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.011 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    53.011    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_2_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    53.189 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_1/CO[1]
                         net (fo=39, routed)          1.007    54.195    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_1_n_2
    SLICE_X10Y53         LUT2 (Prop_lut2_I1_O)        0.329    54.524 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[6]_i_43/O
                         net (fo=1, routed)           0.000    54.524    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[6]_i_43_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.057 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    55.057    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_35_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.174 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    55.174    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_30_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.291 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    55.291    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_25_n_0
    SLICE_X10Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.408 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    55.408    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_20_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.525 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    55.525    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_15_n_0
    SLICE_X10Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.642 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    55.642    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_10_n_0
    SLICE_X10Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.759 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    55.759    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_5_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.876 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    55.876    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_2_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    56.055 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_1/CO[1]
                         net (fo=39, routed)          0.739    56.794    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_1_n_2
    SLICE_X9Y57          LUT2 (Prop_lut2_I1_O)        0.332    57.126 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[5]_i_43/O
                         net (fo=1, routed)           0.000    57.126    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[5]_i_43_n_0
    SLICE_X9Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.676 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    57.676    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_35_n_0
    SLICE_X9Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.790 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    57.790    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_30_n_0
    SLICE_X9Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.904 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    57.904    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_25_n_0
    SLICE_X9Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.018 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    58.018    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_20_n_0
    SLICE_X9Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.132 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    58.132    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_15_n_0
    SLICE_X9Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.246 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    58.246    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_10_n_0
    SLICE_X9Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.360 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    58.360    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_5_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.474 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    58.474    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_2_n_0
    SLICE_X9Y65          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    58.652 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_1/CO[1]
                         net (fo=39, routed)          1.025    59.677    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_1_n_2
    SLICE_X7Y59          LUT2 (Prop_lut2_I1_O)        0.329    60.006 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[4]_i_43/O
                         net (fo=1, routed)           0.000    60.006    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[4]_i_43_n_0
    SLICE_X7Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.556 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    60.556    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_35_n_0
    SLICE_X7Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.670 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    60.670    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_30_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.784 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    60.784    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_25_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.898 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    60.898    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_20_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.012 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    61.012    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_15_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.126 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    61.126    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_10_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.240 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    61.240    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_5_n_0
    SLICE_X7Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.354 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    61.354    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_2_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    61.532 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_1/CO[1]
                         net (fo=39, routed)          1.093    62.625    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_1_n_2
    SLICE_X6Y60          LUT3 (Prop_lut3_I0_O)        0.329    62.954 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[3]_i_38/O
                         net (fo=1, routed)           0.000    62.954    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[3]_i_38_n_0
    SLICE_X6Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.487 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    63.487    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_30_n_0
    SLICE_X6Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.604 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    63.604    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_25_n_0
    SLICE_X6Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.721 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    63.721    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_20_n_0
    SLICE_X6Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.838 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    63.838    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_15_n_0
    SLICE_X6Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.955 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    63.955    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_10_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.072 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    64.072    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_5_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.189 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    64.189    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_2_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    64.368 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_1/CO[1]
                         net (fo=39, routed)          1.034    65.402    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_1_n_2
    SLICE_X8Y60          LUT2 (Prop_lut2_I1_O)        0.332    65.734 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[2]_i_43/O
                         net (fo=1, routed)           0.000    65.734    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[2]_i_43_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    66.267 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000    66.267    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_35_n_0
    SLICE_X8Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.384 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_30/CO[3]
                         net (fo=1, routed)           0.000    66.384    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_30_n_0
    SLICE_X8Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.501 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    66.501    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_25_n_0
    SLICE_X8Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.618 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    66.618    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_20_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.735 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    66.735    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_15_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.852 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    66.852    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_10_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.969 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    66.969    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_5_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.086 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    67.086    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_2_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    67.265 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_1/CO[1]
                         net (fo=39, routed)          0.878    68.144    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_1_n_2
    DSP48_X0Y25          DSP48E1                                      r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/n_ciclos_on2__1/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sist_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    sist_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  sist_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        1.581    12.773    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/s00_axi_aclk
    DSP48_X0Y25          DSP48E1                                      r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/n_ciclos_on2__1/CLK
                         clock pessimism              0.116    12.889    
                         clock uncertainty           -0.154    12.735    
    DSP48_X0Y25          DSP48E1 (Setup_dsp48e1_CLK_A[2])
                                                     -0.570    12.165    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/n_ciclos_on2__1
  -------------------------------------------------------------------
                         required time                         12.165    
                         arrival time                         -68.144    
  -------------------------------------------------------------------
                         slack                                -55.979    

Slack (VIOLATED) :        -55.977ns  (required time - arrival time)
  Source:                 sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/n_ciclos_on2__0/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        65.164ns  (logic 42.865ns (65.780%)  route 22.299ns (34.220%))
  Logic Levels:           227  (CARRY4=206 LUT1=1 LUT2=19 LUT3=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.775ns = ( 12.775 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sist_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    sist_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  sist_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        1.672     2.980    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y17         FDRE                                         r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y17         FDRE (Prop_fdre_C_Q)         0.456     3.436 f  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/slv_reg1_reg[1]/Q
                         net (fo=27, routed)          0.451     3.887    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/slv_reg1_reg[31][1]
    SLICE_X10Y17         LUT1 (Prop_lut1_I0_O)        0.124     4.011 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[24]_i_72/O
                         net (fo=1, routed)           0.000     4.011    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[24]_i_72_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.544 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_57/CO[3]
                         net (fo=1, routed)           0.000     4.544    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_57_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.661 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_48/CO[3]
                         net (fo=1, routed)           0.000     4.661    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_48_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.778 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_39/CO[3]
                         net (fo=1, routed)           0.000     4.778    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_39_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.895 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_30/CO[3]
                         net (fo=1, routed)           0.000     4.895    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_30_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.012 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.012    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_21_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.129 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_12/CO[3]
                         net (fo=1, routed)           0.000     5.129    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_12_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.246 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.246    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_3_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.363 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.009     5.372    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_2_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     5.653 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_1/CO[0]
                         net (fo=38, routed)          1.097     6.750    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_1_n_3
    SLICE_X9Y18          LUT2 (Prop_lut2_I1_O)        0.367     7.117 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[23]_i_43/O
                         net (fo=1, routed)           0.000     7.117    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[23]_i_43_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.667 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.667    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_35_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.781 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.781    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_30_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.895 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.895    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_25_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.009 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.009    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_20_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.123 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.123    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_15_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.237 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.237    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_10_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.351 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.009     8.360    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_5_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.474 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.474    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_2_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     8.652 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_1/CO[1]
                         net (fo=38, routed)          0.937     9.589    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_1_n_2
    SLICE_X7Y17          LUT2 (Prop_lut2_I1_O)        0.329     9.918 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[22]_i_43/O
                         net (fo=1, routed)           0.000     9.918    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[22]_i_43_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.468 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.468    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_35_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.582 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.582    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_30_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.696 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    10.696    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_25_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.810 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    10.810    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_20_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.924 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.924    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_15_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.038 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.038    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_10_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.152 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.152    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_5_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.266 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.009    11.275    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_2_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    11.453 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_1/CO[1]
                         net (fo=37, routed)          0.863    12.316    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_1_n_2
    SLICE_X6Y21          LUT2 (Prop_lut2_I1_O)        0.329    12.645 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[21]_i_42/O
                         net (fo=1, routed)           0.000    12.645    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[21]_i_42_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.178 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    13.178    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_35_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.295 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    13.295    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_30_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.412 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    13.412    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_25_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.529 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.009    13.538    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_20_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.655 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.655    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_15_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.772 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.772    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_10_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.889 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.889    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_5_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.006 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.006    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_2_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    14.185 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_1/CO[1]
                         net (fo=37, routed)          0.799    14.984    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_1_n_2
    SLICE_X8Y24          LUT2 (Prop_lut2_I1_O)        0.332    15.316 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[20]_i_42/O
                         net (fo=1, routed)           0.000    15.316    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[20]_i_42_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.849 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_35/CO[3]
                         net (fo=1, routed)           0.009    15.858    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_35_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.975 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    15.975    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_30_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.092 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.092    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_25_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.209 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    16.209    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_20_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.326 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.326    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_15_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.443 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.443    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_10_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.560 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.560    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_5_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.677 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.677    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_2_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    16.856 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_1/CO[1]
                         net (fo=38, routed)          1.060    17.916    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_1_n_2
    SLICE_X7Y26          LUT2 (Prop_lut2_I1_O)        0.332    18.248 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[19]_i_43/O
                         net (fo=1, routed)           0.000    18.248    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[19]_i_43_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.798 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000    18.798    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_35_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.912 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_30/CO[3]
                         net (fo=1, routed)           0.000    18.912    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_30_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.026 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    19.026    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_25_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.140 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    19.140    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_20_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.254 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.254    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_15_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.368 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.368    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_10_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.482 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.482    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_5_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.596 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.596    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_2_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    19.774 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_1/CO[1]
                         net (fo=38, routed)          0.917    20.691    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_1_n_2
    SLICE_X9Y28          LUT2 (Prop_lut2_I1_O)        0.329    21.020 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[18]_i_43/O
                         net (fo=1, routed)           0.000    21.020    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[18]_i_43_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.570 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    21.570    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_35_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.684 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    21.684    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_30_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.798 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    21.798    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_25_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.912 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    21.912    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_20_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.026 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    22.026    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_15_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.140 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.140    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_10_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.254 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.254    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_5_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.368 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.368    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_2_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    22.546 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_1/CO[1]
                         net (fo=38, routed)          0.879    23.425    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_1_n_2
    SLICE_X6Y32          LUT2 (Prop_lut2_I1_O)        0.329    23.754 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[17]_i_43/O
                         net (fo=1, routed)           0.000    23.754    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[17]_i_43_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.287 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    24.287    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_35_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.404 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    24.404    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_30_n_0
    SLICE_X6Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.521 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    24.521    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_25_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.638 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    24.638    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_20_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.755 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    24.755    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_15_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.872 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    24.872    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_10_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.989 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.989    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_5_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.106 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.106    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_2_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    25.285 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_1/CO[1]
                         net (fo=37, routed)          0.777    26.063    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_1_n_2
    SLICE_X7Y35          LUT2 (Prop_lut2_I1_O)        0.332    26.395 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[16]_i_42/O
                         net (fo=1, routed)           0.000    26.395    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[16]_i_42_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.945 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_35/CO[3]
                         net (fo=1, routed)           0.000    26.945    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_35_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.059 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    27.059    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_30_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.173 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    27.173    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_25_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.287 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    27.287    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_20_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.401 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    27.401    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_15_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.515 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    27.515    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_10_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.629 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.629    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_5_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.743 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.743    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_2_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    27.921 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_1/CO[1]
                         net (fo=38, routed)          1.072    28.993    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_1_n_2
    SLICE_X8Y34          LUT2 (Prop_lut2_I1_O)        0.329    29.322 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[15]_i_43/O
                         net (fo=1, routed)           0.000    29.322    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[15]_i_43_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.855 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    29.855    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_35_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.972 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    29.972    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_30_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.089 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    30.089    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_25_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.206 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    30.206    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_20_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.323 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    30.323    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_15_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.440 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    30.440    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_10_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.557 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.557    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_5_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.674 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.674    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_2_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    30.853 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_1/CO[1]
                         net (fo=38, routed)          0.993    31.846    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_1_n_2
    SLICE_X9Y37          LUT2 (Prop_lut2_I1_O)        0.332    32.178 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[14]_i_43/O
                         net (fo=1, routed)           0.000    32.178    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[14]_i_43_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.728 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    32.728    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_35_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.842 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    32.842    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_30_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.956 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.956    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_25_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.070 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    33.070    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_20_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.184 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    33.184    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_15_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.298 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    33.298    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_10_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.412 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    33.412    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_5_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.526 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.526    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_2_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    33.704 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_1/CO[1]
                         net (fo=38, routed)          0.712    34.416    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_1_n_2
    SLICE_X8Y43          LUT2 (Prop_lut2_I1_O)        0.329    34.745 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[13]_i_42/O
                         net (fo=1, routed)           0.000    34.745    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[13]_i_42_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.278 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    35.278    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_35_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.395 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    35.395    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_30_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.512 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    35.512    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_25_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.629 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    35.629    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_20_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.746 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    35.746    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_15_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.863 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    35.863    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_10_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.980 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.001    35.980    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_5_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.097 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.097    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_2_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    36.276 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_1/CO[1]
                         net (fo=39, routed)          1.100    37.376    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_1_n_2
    SLICE_X6Y41          LUT2 (Prop_lut2_I1_O)        0.332    37.708 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[12]_i_43/O
                         net (fo=1, routed)           0.000    37.708    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[12]_i_43_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.241 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    38.241    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_35_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.358 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    38.358    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_30_n_0
    SLICE_X6Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.475 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    38.475    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_25_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.592 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    38.592    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_20_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.709 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.709    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_15_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.826 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    38.826    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_10_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.943 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    38.943    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_5_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.060 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    39.060    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_2_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    39.239 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_1/CO[1]
                         net (fo=38, routed)          0.933    40.172    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_1_n_2
    SLICE_X5Y47          LUT2 (Prop_lut2_I1_O)        0.332    40.504 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[11]_i_42/O
                         net (fo=1, routed)           0.000    40.504    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[11]_i_42_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.054 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    41.054    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_35_n_0
    SLICE_X5Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.168 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    41.168    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_30_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.282 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.001    41.283    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_25_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.397 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    41.397    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_20_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.511 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    41.511    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_15_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.625 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    41.625    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_10_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.739 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    41.739    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_5_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.853 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    41.853    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_2_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    42.031 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_1/CO[1]
                         net (fo=38, routed)          1.018    43.048    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_1_n_2
    SLICE_X6Y50          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    43.848 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    43.848    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_35_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.965 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    43.965    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_30_n_0
    SLICE_X6Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.082 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.082    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_25_n_0
    SLICE_X6Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.199 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    44.199    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_20_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.316 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    44.316    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_15_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.433 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    44.433    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_10_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.550 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    44.550    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_5_n_0
    SLICE_X6Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.667 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    44.667    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_2_n_0
    SLICE_X6Y58          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    44.846 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_1/CO[1]
                         net (fo=39, routed)          0.921    45.768    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_1_n_2
    SLICE_X7Y50          LUT2 (Prop_lut2_I1_O)        0.332    46.100 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[9]_i_43/O
                         net (fo=1, routed)           0.000    46.100    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[9]_i_43_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.650 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    46.650    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_35_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.764 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    46.764    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_30_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.877 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    46.877    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_25_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.991 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    46.991    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_20_n_0
    SLICE_X7Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.105 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    47.105    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_15_n_0
    SLICE_X7Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.219 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    47.219    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_10_n_0
    SLICE_X7Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.333 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    47.333    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_5_n_0
    SLICE_X7Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.447 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    47.447    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_2_n_0
    SLICE_X7Y58          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    47.625 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_1/CO[1]
                         net (fo=38, routed)          1.031    48.657    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_1_n_2
    SLICE_X9Y48          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    49.442 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    49.442    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_35_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.556 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.001    49.556    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_30_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.670 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    49.670    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_25_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.784 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    49.784    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_20_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.898 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.898    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_15_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.012 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    50.012    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_10_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.126 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    50.126    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_5_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.240 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    50.240    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_2_n_0
    SLICE_X9Y56          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    50.418 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_1/CO[1]
                         net (fo=39, routed)          0.915    51.334    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_1_n_2
    SLICE_X11Y50         LUT2 (Prop_lut2_I1_O)        0.329    51.663 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[7]_i_43/O
                         net (fo=1, routed)           0.000    51.663    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[7]_i_43_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.213 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    52.213    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_35_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.327 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    52.327    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_30_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.441 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    52.441    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_25_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.555 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    52.555    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_20_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.669 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    52.669    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_15_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.783 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.783    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_10_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.897 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    52.897    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_5_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.011 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    53.011    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_2_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    53.189 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_1/CO[1]
                         net (fo=39, routed)          1.007    54.195    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_1_n_2
    SLICE_X10Y53         LUT2 (Prop_lut2_I1_O)        0.329    54.524 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[6]_i_43/O
                         net (fo=1, routed)           0.000    54.524    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[6]_i_43_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.057 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    55.057    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_35_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.174 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    55.174    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_30_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.291 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    55.291    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_25_n_0
    SLICE_X10Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.408 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    55.408    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_20_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.525 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    55.525    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_15_n_0
    SLICE_X10Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.642 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    55.642    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_10_n_0
    SLICE_X10Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.759 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    55.759    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_5_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.876 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    55.876    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_2_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    56.055 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_1/CO[1]
                         net (fo=39, routed)          0.739    56.794    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_1_n_2
    SLICE_X9Y57          LUT2 (Prop_lut2_I1_O)        0.332    57.126 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[5]_i_43/O
                         net (fo=1, routed)           0.000    57.126    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[5]_i_43_n_0
    SLICE_X9Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.676 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    57.676    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_35_n_0
    SLICE_X9Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.790 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    57.790    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_30_n_0
    SLICE_X9Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.904 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    57.904    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_25_n_0
    SLICE_X9Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.018 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    58.018    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_20_n_0
    SLICE_X9Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.132 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    58.132    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_15_n_0
    SLICE_X9Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.246 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    58.246    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_10_n_0
    SLICE_X9Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.360 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    58.360    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_5_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.474 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    58.474    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_2_n_0
    SLICE_X9Y65          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    58.652 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_1/CO[1]
                         net (fo=39, routed)          1.025    59.677    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_1_n_2
    SLICE_X7Y59          LUT2 (Prop_lut2_I1_O)        0.329    60.006 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[4]_i_43/O
                         net (fo=1, routed)           0.000    60.006    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[4]_i_43_n_0
    SLICE_X7Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.556 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    60.556    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_35_n_0
    SLICE_X7Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.670 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    60.670    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_30_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.784 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    60.784    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_25_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.898 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    60.898    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_20_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.012 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    61.012    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_15_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.126 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    61.126    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_10_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.240 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    61.240    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_5_n_0
    SLICE_X7Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.354 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    61.354    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_2_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    61.532 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_1/CO[1]
                         net (fo=39, routed)          1.093    62.625    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_1_n_2
    SLICE_X6Y60          LUT3 (Prop_lut3_I0_O)        0.329    62.954 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[3]_i_38/O
                         net (fo=1, routed)           0.000    62.954    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[3]_i_38_n_0
    SLICE_X6Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.487 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    63.487    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_30_n_0
    SLICE_X6Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.604 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    63.604    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_25_n_0
    SLICE_X6Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.721 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    63.721    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_20_n_0
    SLICE_X6Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.838 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    63.838    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_15_n_0
    SLICE_X6Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.955 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    63.955    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_10_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.072 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    64.072    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_5_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.189 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    64.189    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_2_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    64.368 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_1/CO[1]
                         net (fo=39, routed)          1.034    65.402    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_1_n_2
    SLICE_X8Y60          LUT2 (Prop_lut2_I1_O)        0.332    65.734 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[2]_i_43/O
                         net (fo=1, routed)           0.000    65.734    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[2]_i_43_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    66.267 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000    66.267    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_35_n_0
    SLICE_X8Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.384 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_30/CO[3]
                         net (fo=1, routed)           0.000    66.384    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_30_n_0
    SLICE_X8Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.501 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    66.501    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_25_n_0
    SLICE_X8Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.618 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    66.618    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_20_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.735 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    66.735    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_15_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.852 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    66.852    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_10_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.969 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    66.969    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_5_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.086 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    67.086    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_2_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    67.265 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_1/CO[1]
                         net (fo=39, routed)          0.878    68.144    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_1_n_2
    DSP48_X0Y24          DSP48E1                                      r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/n_ciclos_on2__0/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sist_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    sist_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  sist_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        1.583    12.775    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/s00_axi_aclk
    DSP48_X0Y24          DSP48E1                                      r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/n_ciclos_on2__0/CLK
                         clock pessimism              0.116    12.891    
                         clock uncertainty           -0.154    12.737    
    DSP48_X0Y24          DSP48E1 (Setup_dsp48e1_CLK_A[2])
                                                     -0.570    12.167    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/n_ciclos_on2__0
  -------------------------------------------------------------------
                         required time                         12.167    
                         arrival time                         -68.144    
  -------------------------------------------------------------------
                         slack                                -55.977    

Slack (VIOLATED) :        -54.559ns  (required time - arrival time)
  Source:                 sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        64.286ns  (logic 42.865ns (66.679%)  route 21.421ns (33.321%))
  Logic Levels:           227  (CARRY4=206 LUT1=1 LUT2=19 LUT3=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.679ns = ( 12.679 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sist_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    sist_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  sist_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        1.672     2.980    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y17         FDRE                                         r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y17         FDRE (Prop_fdre_C_Q)         0.456     3.436 f  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/slv_reg1_reg[1]/Q
                         net (fo=27, routed)          0.451     3.887    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/slv_reg1_reg[31][1]
    SLICE_X10Y17         LUT1 (Prop_lut1_I0_O)        0.124     4.011 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[24]_i_72/O
                         net (fo=1, routed)           0.000     4.011    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[24]_i_72_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.544 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_57/CO[3]
                         net (fo=1, routed)           0.000     4.544    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_57_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.661 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_48/CO[3]
                         net (fo=1, routed)           0.000     4.661    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_48_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.778 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_39/CO[3]
                         net (fo=1, routed)           0.000     4.778    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_39_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.895 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_30/CO[3]
                         net (fo=1, routed)           0.000     4.895    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_30_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.012 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.012    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_21_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.129 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_12/CO[3]
                         net (fo=1, routed)           0.000     5.129    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_12_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.246 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.246    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_3_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.363 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.009     5.372    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_2_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     5.653 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_1/CO[0]
                         net (fo=38, routed)          1.097     6.750    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_1_n_3
    SLICE_X9Y18          LUT2 (Prop_lut2_I1_O)        0.367     7.117 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[23]_i_43/O
                         net (fo=1, routed)           0.000     7.117    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[23]_i_43_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.667 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.667    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_35_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.781 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.781    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_30_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.895 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.895    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_25_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.009 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.009    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_20_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.123 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.123    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_15_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.237 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.237    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_10_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.351 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.009     8.360    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_5_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.474 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.474    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_2_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     8.652 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_1/CO[1]
                         net (fo=38, routed)          0.937     9.589    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_1_n_2
    SLICE_X7Y17          LUT2 (Prop_lut2_I1_O)        0.329     9.918 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[22]_i_43/O
                         net (fo=1, routed)           0.000     9.918    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[22]_i_43_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.468 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.468    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_35_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.582 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.582    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_30_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.696 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    10.696    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_25_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.810 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    10.810    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_20_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.924 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.924    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_15_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.038 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.038    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_10_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.152 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.152    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_5_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.266 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.009    11.275    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_2_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    11.453 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_1/CO[1]
                         net (fo=37, routed)          0.863    12.316    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_1_n_2
    SLICE_X6Y21          LUT2 (Prop_lut2_I1_O)        0.329    12.645 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[21]_i_42/O
                         net (fo=1, routed)           0.000    12.645    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[21]_i_42_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.178 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    13.178    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_35_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.295 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    13.295    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_30_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.412 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    13.412    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_25_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.529 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.009    13.538    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_20_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.655 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.655    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_15_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.772 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.772    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_10_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.889 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.889    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_5_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.006 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.006    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_2_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    14.185 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_1/CO[1]
                         net (fo=37, routed)          0.799    14.984    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_1_n_2
    SLICE_X8Y24          LUT2 (Prop_lut2_I1_O)        0.332    15.316 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[20]_i_42/O
                         net (fo=1, routed)           0.000    15.316    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[20]_i_42_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.849 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_35/CO[3]
                         net (fo=1, routed)           0.009    15.858    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_35_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.975 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    15.975    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_30_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.092 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.092    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_25_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.209 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    16.209    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_20_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.326 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.326    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_15_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.443 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.443    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_10_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.560 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.560    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_5_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.677 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.677    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_2_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    16.856 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_1/CO[1]
                         net (fo=38, routed)          1.060    17.916    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_1_n_2
    SLICE_X7Y26          LUT2 (Prop_lut2_I1_O)        0.332    18.248 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[19]_i_43/O
                         net (fo=1, routed)           0.000    18.248    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[19]_i_43_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.798 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000    18.798    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_35_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.912 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_30/CO[3]
                         net (fo=1, routed)           0.000    18.912    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_30_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.026 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    19.026    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_25_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.140 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    19.140    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_20_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.254 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.254    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_15_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.368 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.368    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_10_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.482 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.482    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_5_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.596 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.596    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_2_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    19.774 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_1/CO[1]
                         net (fo=38, routed)          0.917    20.691    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_1_n_2
    SLICE_X9Y28          LUT2 (Prop_lut2_I1_O)        0.329    21.020 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[18]_i_43/O
                         net (fo=1, routed)           0.000    21.020    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[18]_i_43_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.570 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    21.570    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_35_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.684 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    21.684    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_30_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.798 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    21.798    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_25_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.912 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    21.912    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_20_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.026 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    22.026    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_15_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.140 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.140    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_10_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.254 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.254    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_5_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.368 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.368    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_2_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    22.546 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_1/CO[1]
                         net (fo=38, routed)          0.879    23.425    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_1_n_2
    SLICE_X6Y32          LUT2 (Prop_lut2_I1_O)        0.329    23.754 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[17]_i_43/O
                         net (fo=1, routed)           0.000    23.754    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[17]_i_43_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.287 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    24.287    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_35_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.404 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    24.404    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_30_n_0
    SLICE_X6Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.521 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    24.521    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_25_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.638 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    24.638    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_20_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.755 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    24.755    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_15_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.872 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    24.872    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_10_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.989 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.989    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_5_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.106 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.106    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_2_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    25.285 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_1/CO[1]
                         net (fo=37, routed)          0.777    26.063    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_1_n_2
    SLICE_X7Y35          LUT2 (Prop_lut2_I1_O)        0.332    26.395 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[16]_i_42/O
                         net (fo=1, routed)           0.000    26.395    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[16]_i_42_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.945 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_35/CO[3]
                         net (fo=1, routed)           0.000    26.945    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_35_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.059 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    27.059    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_30_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.173 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    27.173    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_25_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.287 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    27.287    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_20_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.401 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    27.401    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_15_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.515 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    27.515    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_10_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.629 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.629    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_5_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.743 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.743    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_2_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    27.921 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_1/CO[1]
                         net (fo=38, routed)          1.072    28.993    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_1_n_2
    SLICE_X8Y34          LUT2 (Prop_lut2_I1_O)        0.329    29.322 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[15]_i_43/O
                         net (fo=1, routed)           0.000    29.322    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[15]_i_43_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.855 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    29.855    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_35_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.972 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    29.972    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_30_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.089 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    30.089    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_25_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.206 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    30.206    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_20_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.323 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    30.323    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_15_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.440 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    30.440    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_10_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.557 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.557    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_5_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.674 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.674    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_2_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    30.853 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_1/CO[1]
                         net (fo=38, routed)          0.993    31.846    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_1_n_2
    SLICE_X9Y37          LUT2 (Prop_lut2_I1_O)        0.332    32.178 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[14]_i_43/O
                         net (fo=1, routed)           0.000    32.178    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[14]_i_43_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.728 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    32.728    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_35_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.842 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    32.842    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_30_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.956 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.956    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_25_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.070 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    33.070    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_20_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.184 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    33.184    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_15_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.298 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    33.298    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_10_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.412 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    33.412    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_5_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.526 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.526    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_2_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    33.704 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_1/CO[1]
                         net (fo=38, routed)          0.712    34.416    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_1_n_2
    SLICE_X8Y43          LUT2 (Prop_lut2_I1_O)        0.329    34.745 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[13]_i_42/O
                         net (fo=1, routed)           0.000    34.745    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[13]_i_42_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.278 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    35.278    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_35_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.395 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    35.395    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_30_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.512 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    35.512    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_25_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.629 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    35.629    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_20_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.746 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    35.746    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_15_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.863 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    35.863    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_10_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.980 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.001    35.980    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_5_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.097 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.097    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_2_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    36.276 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_1/CO[1]
                         net (fo=39, routed)          1.100    37.376    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_1_n_2
    SLICE_X6Y41          LUT2 (Prop_lut2_I1_O)        0.332    37.708 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[12]_i_43/O
                         net (fo=1, routed)           0.000    37.708    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[12]_i_43_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.241 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    38.241    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_35_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.358 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    38.358    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_30_n_0
    SLICE_X6Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.475 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    38.475    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_25_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.592 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    38.592    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_20_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.709 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.709    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_15_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.826 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    38.826    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_10_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.943 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    38.943    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_5_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.060 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    39.060    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_2_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    39.239 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_1/CO[1]
                         net (fo=38, routed)          0.933    40.172    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_1_n_2
    SLICE_X5Y47          LUT2 (Prop_lut2_I1_O)        0.332    40.504 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[11]_i_42/O
                         net (fo=1, routed)           0.000    40.504    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[11]_i_42_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.054 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    41.054    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_35_n_0
    SLICE_X5Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.168 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    41.168    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_30_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.282 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.001    41.283    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_25_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.397 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    41.397    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_20_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.511 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    41.511    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_15_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.625 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    41.625    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_10_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.739 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    41.739    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_5_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.853 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    41.853    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_2_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    42.031 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_1/CO[1]
                         net (fo=38, routed)          1.018    43.048    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_1_n_2
    SLICE_X6Y50          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    43.848 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    43.848    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_35_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.965 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    43.965    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_30_n_0
    SLICE_X6Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.082 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.082    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_25_n_0
    SLICE_X6Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.199 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    44.199    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_20_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.316 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    44.316    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_15_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.433 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    44.433    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_10_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.550 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    44.550    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_5_n_0
    SLICE_X6Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.667 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    44.667    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_2_n_0
    SLICE_X6Y58          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    44.846 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_1/CO[1]
                         net (fo=39, routed)          0.921    45.768    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_1_n_2
    SLICE_X7Y50          LUT2 (Prop_lut2_I1_O)        0.332    46.100 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[9]_i_43/O
                         net (fo=1, routed)           0.000    46.100    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[9]_i_43_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.650 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    46.650    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_35_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.764 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    46.764    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_30_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.877 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    46.877    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_25_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.991 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    46.991    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_20_n_0
    SLICE_X7Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.105 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    47.105    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_15_n_0
    SLICE_X7Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.219 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    47.219    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_10_n_0
    SLICE_X7Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.333 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    47.333    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_5_n_0
    SLICE_X7Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.447 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    47.447    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_2_n_0
    SLICE_X7Y58          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    47.625 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_1/CO[1]
                         net (fo=38, routed)          1.031    48.657    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_1_n_2
    SLICE_X9Y48          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    49.442 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    49.442    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_35_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.556 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.001    49.556    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_30_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.670 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    49.670    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_25_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.784 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    49.784    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_20_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.898 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.898    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_15_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.012 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    50.012    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_10_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.126 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    50.126    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_5_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.240 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    50.240    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_2_n_0
    SLICE_X9Y56          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    50.418 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_1/CO[1]
                         net (fo=39, routed)          0.915    51.334    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_1_n_2
    SLICE_X11Y50         LUT2 (Prop_lut2_I1_O)        0.329    51.663 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[7]_i_43/O
                         net (fo=1, routed)           0.000    51.663    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[7]_i_43_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.213 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    52.213    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_35_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.327 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    52.327    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_30_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.441 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    52.441    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_25_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.555 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    52.555    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_20_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.669 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    52.669    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_15_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.783 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.783    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_10_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.897 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    52.897    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_5_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.011 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    53.011    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_2_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    53.189 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_1/CO[1]
                         net (fo=39, routed)          1.007    54.195    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_1_n_2
    SLICE_X10Y53         LUT2 (Prop_lut2_I1_O)        0.329    54.524 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[6]_i_43/O
                         net (fo=1, routed)           0.000    54.524    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[6]_i_43_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.057 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    55.057    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_35_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.174 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    55.174    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_30_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.291 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    55.291    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_25_n_0
    SLICE_X10Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.408 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    55.408    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_20_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.525 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    55.525    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_15_n_0
    SLICE_X10Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.642 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    55.642    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_10_n_0
    SLICE_X10Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.759 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    55.759    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_5_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.876 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    55.876    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_2_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    56.055 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_1/CO[1]
                         net (fo=39, routed)          0.739    56.794    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_1_n_2
    SLICE_X9Y57          LUT2 (Prop_lut2_I1_O)        0.332    57.126 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[5]_i_43/O
                         net (fo=1, routed)           0.000    57.126    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[5]_i_43_n_0
    SLICE_X9Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.676 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    57.676    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_35_n_0
    SLICE_X9Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.790 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    57.790    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_30_n_0
    SLICE_X9Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.904 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    57.904    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_25_n_0
    SLICE_X9Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.018 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    58.018    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_20_n_0
    SLICE_X9Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.132 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    58.132    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_15_n_0
    SLICE_X9Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.246 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    58.246    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_10_n_0
    SLICE_X9Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.360 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    58.360    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_5_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.474 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    58.474    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_2_n_0
    SLICE_X9Y65          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    58.652 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_1/CO[1]
                         net (fo=39, routed)          1.025    59.677    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_1_n_2
    SLICE_X7Y59          LUT2 (Prop_lut2_I1_O)        0.329    60.006 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[4]_i_43/O
                         net (fo=1, routed)           0.000    60.006    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[4]_i_43_n_0
    SLICE_X7Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.556 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    60.556    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_35_n_0
    SLICE_X7Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.670 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    60.670    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_30_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.784 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    60.784    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_25_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.898 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    60.898    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_20_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.012 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    61.012    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_15_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.126 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    61.126    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_10_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.240 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    61.240    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_5_n_0
    SLICE_X7Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.354 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    61.354    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_2_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    61.532 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_1/CO[1]
                         net (fo=39, routed)          1.093    62.625    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_1_n_2
    SLICE_X6Y60          LUT3 (Prop_lut3_I0_O)        0.329    62.954 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[3]_i_38/O
                         net (fo=1, routed)           0.000    62.954    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[3]_i_38_n_0
    SLICE_X6Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.487 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    63.487    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_30_n_0
    SLICE_X6Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.604 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    63.604    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_25_n_0
    SLICE_X6Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.721 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    63.721    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_20_n_0
    SLICE_X6Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.838 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    63.838    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_15_n_0
    SLICE_X6Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.955 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    63.955    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_10_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.072 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    64.072    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_5_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.189 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    64.189    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_2_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    64.368 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_1/CO[1]
                         net (fo=39, routed)          1.034    65.402    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_1_n_2
    SLICE_X8Y60          LUT2 (Prop_lut2_I1_O)        0.332    65.734 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[2]_i_43/O
                         net (fo=1, routed)           0.000    65.734    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[2]_i_43_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    66.267 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000    66.267    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_35_n_0
    SLICE_X8Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.384 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_30/CO[3]
                         net (fo=1, routed)           0.000    66.384    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_30_n_0
    SLICE_X8Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.501 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    66.501    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_25_n_0
    SLICE_X8Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.618 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    66.618    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_20_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.735 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    66.735    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_15_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.852 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    66.852    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_10_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.969 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    66.969    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_5_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.086 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    67.086    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_2_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    67.265 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_1/CO[1]
                         net (fo=39, routed)          0.000    67.265    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_1_n_2
    SLICE_X8Y68          FDRE                                         r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sist_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    sist_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  sist_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        1.487    12.679    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/s00_axi_aclk
    SLICE_X8Y68          FDRE                                         r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]/C
                         clock pessimism              0.116    12.795    
                         clock uncertainty           -0.154    12.641    
    SLICE_X8Y68          FDRE (Setup_fdre_C_D)        0.066    12.707    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]
  -------------------------------------------------------------------
                         required time                         12.707    
                         arrival time                         -67.266    
  -------------------------------------------------------------------
                         slack                                -54.559    

Slack (VIOLATED) :        -53.241ns  (required time - arrival time)
  Source:                 sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/n_ciclos_on2__1/A[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        62.426ns  (logic 41.002ns (65.681%)  route 21.424ns (34.319%))
  Logic Levels:           217  (CARRY4=197 LUT1=1 LUT2=18 LUT3=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.773ns = ( 12.773 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sist_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    sist_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  sist_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        1.672     2.980    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y17         FDRE                                         r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y17         FDRE (Prop_fdre_C_Q)         0.456     3.436 f  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/slv_reg1_reg[1]/Q
                         net (fo=27, routed)          0.451     3.887    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/slv_reg1_reg[31][1]
    SLICE_X10Y17         LUT1 (Prop_lut1_I0_O)        0.124     4.011 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[24]_i_72/O
                         net (fo=1, routed)           0.000     4.011    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[24]_i_72_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.544 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_57/CO[3]
                         net (fo=1, routed)           0.000     4.544    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_57_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.661 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_48/CO[3]
                         net (fo=1, routed)           0.000     4.661    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_48_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.778 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_39/CO[3]
                         net (fo=1, routed)           0.000     4.778    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_39_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.895 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_30/CO[3]
                         net (fo=1, routed)           0.000     4.895    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_30_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.012 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.012    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_21_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.129 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_12/CO[3]
                         net (fo=1, routed)           0.000     5.129    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_12_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.246 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.246    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_3_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.363 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.009     5.372    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_2_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     5.653 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_1/CO[0]
                         net (fo=38, routed)          1.097     6.750    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_1_n_3
    SLICE_X9Y18          LUT2 (Prop_lut2_I1_O)        0.367     7.117 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[23]_i_43/O
                         net (fo=1, routed)           0.000     7.117    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[23]_i_43_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.667 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.667    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_35_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.781 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.781    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_30_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.895 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.895    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_25_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.009 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.009    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_20_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.123 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.123    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_15_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.237 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.237    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_10_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.351 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.009     8.360    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_5_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.474 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.474    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_2_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     8.652 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_1/CO[1]
                         net (fo=38, routed)          0.937     9.589    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_1_n_2
    SLICE_X7Y17          LUT2 (Prop_lut2_I1_O)        0.329     9.918 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[22]_i_43/O
                         net (fo=1, routed)           0.000     9.918    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[22]_i_43_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.468 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.468    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_35_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.582 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.582    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_30_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.696 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    10.696    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_25_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.810 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    10.810    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_20_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.924 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.924    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_15_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.038 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.038    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_10_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.152 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.152    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_5_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.266 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.009    11.275    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_2_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    11.453 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_1/CO[1]
                         net (fo=37, routed)          0.863    12.316    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_1_n_2
    SLICE_X6Y21          LUT2 (Prop_lut2_I1_O)        0.329    12.645 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[21]_i_42/O
                         net (fo=1, routed)           0.000    12.645    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[21]_i_42_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.178 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    13.178    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_35_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.295 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    13.295    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_30_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.412 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    13.412    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_25_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.529 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.009    13.538    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_20_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.655 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.655    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_15_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.772 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.772    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_10_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.889 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.889    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_5_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.006 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.006    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_2_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    14.185 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_1/CO[1]
                         net (fo=37, routed)          0.799    14.984    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_1_n_2
    SLICE_X8Y24          LUT2 (Prop_lut2_I1_O)        0.332    15.316 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[20]_i_42/O
                         net (fo=1, routed)           0.000    15.316    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[20]_i_42_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.849 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_35/CO[3]
                         net (fo=1, routed)           0.009    15.858    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_35_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.975 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    15.975    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_30_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.092 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.092    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_25_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.209 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    16.209    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_20_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.326 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.326    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_15_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.443 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.443    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_10_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.560 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.560    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_5_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.677 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.677    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_2_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    16.856 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_1/CO[1]
                         net (fo=38, routed)          1.060    17.916    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_1_n_2
    SLICE_X7Y26          LUT2 (Prop_lut2_I1_O)        0.332    18.248 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[19]_i_43/O
                         net (fo=1, routed)           0.000    18.248    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[19]_i_43_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.798 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000    18.798    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_35_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.912 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_30/CO[3]
                         net (fo=1, routed)           0.000    18.912    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_30_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.026 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    19.026    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_25_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.140 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    19.140    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_20_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.254 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.254    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_15_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.368 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.368    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_10_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.482 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.482    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_5_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.596 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.596    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_2_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    19.774 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_1/CO[1]
                         net (fo=38, routed)          0.917    20.691    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_1_n_2
    SLICE_X9Y28          LUT2 (Prop_lut2_I1_O)        0.329    21.020 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[18]_i_43/O
                         net (fo=1, routed)           0.000    21.020    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[18]_i_43_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.570 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    21.570    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_35_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.684 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    21.684    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_30_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.798 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    21.798    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_25_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.912 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    21.912    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_20_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.026 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    22.026    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_15_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.140 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.140    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_10_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.254 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.254    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_5_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.368 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.368    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_2_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    22.546 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_1/CO[1]
                         net (fo=38, routed)          0.879    23.425    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_1_n_2
    SLICE_X6Y32          LUT2 (Prop_lut2_I1_O)        0.329    23.754 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[17]_i_43/O
                         net (fo=1, routed)           0.000    23.754    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[17]_i_43_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.287 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    24.287    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_35_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.404 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    24.404    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_30_n_0
    SLICE_X6Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.521 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    24.521    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_25_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.638 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    24.638    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_20_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.755 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    24.755    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_15_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.872 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    24.872    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_10_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.989 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.989    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_5_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.106 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.106    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_2_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    25.285 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_1/CO[1]
                         net (fo=37, routed)          0.777    26.063    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_1_n_2
    SLICE_X7Y35          LUT2 (Prop_lut2_I1_O)        0.332    26.395 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[16]_i_42/O
                         net (fo=1, routed)           0.000    26.395    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[16]_i_42_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.945 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_35/CO[3]
                         net (fo=1, routed)           0.000    26.945    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_35_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.059 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    27.059    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_30_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.173 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    27.173    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_25_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.287 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    27.287    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_20_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.401 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    27.401    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_15_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.515 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    27.515    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_10_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.629 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.629    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_5_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.743 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.743    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_2_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    27.921 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_1/CO[1]
                         net (fo=38, routed)          1.072    28.993    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_1_n_2
    SLICE_X8Y34          LUT2 (Prop_lut2_I1_O)        0.329    29.322 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[15]_i_43/O
                         net (fo=1, routed)           0.000    29.322    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[15]_i_43_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.855 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    29.855    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_35_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.972 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    29.972    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_30_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.089 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    30.089    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_25_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.206 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    30.206    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_20_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.323 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    30.323    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_15_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.440 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    30.440    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_10_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.557 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.557    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_5_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.674 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.674    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_2_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    30.853 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_1/CO[1]
                         net (fo=38, routed)          0.993    31.846    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_1_n_2
    SLICE_X9Y37          LUT2 (Prop_lut2_I1_O)        0.332    32.178 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[14]_i_43/O
                         net (fo=1, routed)           0.000    32.178    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[14]_i_43_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.728 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    32.728    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_35_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.842 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    32.842    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_30_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.956 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.956    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_25_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.070 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    33.070    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_20_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.184 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    33.184    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_15_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.298 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    33.298    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_10_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.412 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    33.412    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_5_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.526 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.526    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_2_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    33.704 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_1/CO[1]
                         net (fo=38, routed)          0.712    34.416    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_1_n_2
    SLICE_X8Y43          LUT2 (Prop_lut2_I1_O)        0.329    34.745 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[13]_i_42/O
                         net (fo=1, routed)           0.000    34.745    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[13]_i_42_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.278 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    35.278    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_35_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.395 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    35.395    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_30_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.512 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    35.512    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_25_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.629 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    35.629    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_20_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.746 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    35.746    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_15_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.863 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    35.863    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_10_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.980 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.001    35.980    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_5_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.097 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.097    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_2_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    36.276 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_1/CO[1]
                         net (fo=39, routed)          1.100    37.376    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_1_n_2
    SLICE_X6Y41          LUT2 (Prop_lut2_I1_O)        0.332    37.708 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[12]_i_43/O
                         net (fo=1, routed)           0.000    37.708    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[12]_i_43_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.241 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    38.241    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_35_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.358 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    38.358    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_30_n_0
    SLICE_X6Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.475 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    38.475    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_25_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.592 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    38.592    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_20_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.709 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.709    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_15_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.826 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    38.826    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_10_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.943 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    38.943    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_5_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.060 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    39.060    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_2_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    39.239 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_1/CO[1]
                         net (fo=38, routed)          0.933    40.172    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_1_n_2
    SLICE_X5Y47          LUT2 (Prop_lut2_I1_O)        0.332    40.504 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[11]_i_42/O
                         net (fo=1, routed)           0.000    40.504    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[11]_i_42_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.054 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    41.054    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_35_n_0
    SLICE_X5Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.168 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    41.168    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_30_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.282 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.001    41.283    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_25_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.397 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    41.397    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_20_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.511 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    41.511    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_15_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.625 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    41.625    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_10_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.739 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    41.739    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_5_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.853 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    41.853    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_2_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    42.031 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_1/CO[1]
                         net (fo=38, routed)          1.018    43.048    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_1_n_2
    SLICE_X6Y50          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    43.848 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    43.848    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_35_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.965 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    43.965    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_30_n_0
    SLICE_X6Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.082 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.082    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_25_n_0
    SLICE_X6Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.199 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    44.199    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_20_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.316 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    44.316    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_15_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.433 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    44.433    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_10_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.550 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    44.550    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_5_n_0
    SLICE_X6Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.667 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    44.667    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_2_n_0
    SLICE_X6Y58          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    44.846 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_1/CO[1]
                         net (fo=39, routed)          0.921    45.768    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_1_n_2
    SLICE_X7Y50          LUT2 (Prop_lut2_I1_O)        0.332    46.100 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[9]_i_43/O
                         net (fo=1, routed)           0.000    46.100    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[9]_i_43_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.650 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    46.650    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_35_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.764 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    46.764    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_30_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.877 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    46.877    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_25_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.991 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    46.991    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_20_n_0
    SLICE_X7Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.105 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    47.105    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_15_n_0
    SLICE_X7Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.219 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    47.219    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_10_n_0
    SLICE_X7Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.333 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    47.333    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_5_n_0
    SLICE_X7Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.447 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    47.447    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_2_n_0
    SLICE_X7Y58          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    47.625 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_1/CO[1]
                         net (fo=38, routed)          1.031    48.657    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_1_n_2
    SLICE_X9Y48          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    49.442 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    49.442    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_35_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.556 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.001    49.556    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_30_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.670 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    49.670    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_25_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.784 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    49.784    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_20_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.898 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.898    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_15_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.012 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    50.012    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_10_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.126 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    50.126    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_5_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.240 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    50.240    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_2_n_0
    SLICE_X9Y56          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    50.418 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_1/CO[1]
                         net (fo=39, routed)          0.915    51.334    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_1_n_2
    SLICE_X11Y50         LUT2 (Prop_lut2_I1_O)        0.329    51.663 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[7]_i_43/O
                         net (fo=1, routed)           0.000    51.663    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[7]_i_43_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.213 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    52.213    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_35_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.327 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    52.327    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_30_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.441 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    52.441    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_25_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.555 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    52.555    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_20_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.669 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    52.669    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_15_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.783 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.783    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_10_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.897 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    52.897    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_5_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.011 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    53.011    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_2_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    53.189 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_1/CO[1]
                         net (fo=39, routed)          1.007    54.195    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_1_n_2
    SLICE_X10Y53         LUT2 (Prop_lut2_I1_O)        0.329    54.524 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[6]_i_43/O
                         net (fo=1, routed)           0.000    54.524    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[6]_i_43_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.057 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    55.057    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_35_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.174 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    55.174    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_30_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.291 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    55.291    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_25_n_0
    SLICE_X10Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.408 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    55.408    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_20_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.525 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    55.525    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_15_n_0
    SLICE_X10Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.642 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    55.642    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_10_n_0
    SLICE_X10Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.759 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    55.759    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_5_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.876 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    55.876    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_2_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    56.055 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_1/CO[1]
                         net (fo=39, routed)          0.739    56.794    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_1_n_2
    SLICE_X9Y57          LUT2 (Prop_lut2_I1_O)        0.332    57.126 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[5]_i_43/O
                         net (fo=1, routed)           0.000    57.126    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[5]_i_43_n_0
    SLICE_X9Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.676 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    57.676    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_35_n_0
    SLICE_X9Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.790 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    57.790    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_30_n_0
    SLICE_X9Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.904 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    57.904    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_25_n_0
    SLICE_X9Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.018 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    58.018    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_20_n_0
    SLICE_X9Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.132 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    58.132    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_15_n_0
    SLICE_X9Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.246 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    58.246    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_10_n_0
    SLICE_X9Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.360 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    58.360    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_5_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.474 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    58.474    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_2_n_0
    SLICE_X9Y65          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    58.652 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_1/CO[1]
                         net (fo=39, routed)          1.025    59.677    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_1_n_2
    SLICE_X7Y59          LUT2 (Prop_lut2_I1_O)        0.329    60.006 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[4]_i_43/O
                         net (fo=1, routed)           0.000    60.006    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[4]_i_43_n_0
    SLICE_X7Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.556 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    60.556    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_35_n_0
    SLICE_X7Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.670 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    60.670    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_30_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.784 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    60.784    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_25_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.898 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    60.898    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_20_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.012 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    61.012    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_15_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.126 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    61.126    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_10_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.240 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    61.240    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_5_n_0
    SLICE_X7Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.354 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    61.354    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_2_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    61.532 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_1/CO[1]
                         net (fo=39, routed)          1.093    62.625    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_1_n_2
    SLICE_X6Y60          LUT3 (Prop_lut3_I0_O)        0.329    62.954 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[3]_i_38/O
                         net (fo=1, routed)           0.000    62.954    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1[3]_i_38_n_0
    SLICE_X6Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.487 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    63.487    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_30_n_0
    SLICE_X6Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.604 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    63.604    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_25_n_0
    SLICE_X6Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.721 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    63.721    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_20_n_0
    SLICE_X6Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.838 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    63.838    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_15_n_0
    SLICE_X6Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.955 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    63.955    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_10_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.072 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    64.072    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_5_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.189 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    64.189    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_2_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    64.368 r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_1/CO[1]
                         net (fo=39, routed)          1.038    65.406    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_1_n_2
    DSP48_X0Y25          DSP48E1                                      r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/n_ciclos_on2__1/A[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sist_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    sist_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  sist_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        1.581    12.773    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/s00_axi_aclk
    DSP48_X0Y25          DSP48E1                                      r  sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/n_ciclos_on2__1/CLK
                         clock pessimism              0.116    12.889    
                         clock uncertainty           -0.154    12.735    
    DSP48_X0Y25          DSP48E1 (Setup_dsp48e1_CLK_A[3])
                                                     -0.570    12.165    sist_i/pwm_3ip_0/U0/pwm_3ip_v1_0_S00_AXI_inst/pwm_inst/n_ciclos_on2__1
  -------------------------------------------------------------------
                         required time                         12.165    
                         arrival time                         -65.406    
  -------------------------------------------------------------------
                         slack                                -53.241    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 sist_i/ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/parallel_dout_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sist_i/ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/parallel_dout_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.411%)  route 0.226ns (61.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sist_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    sist_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  sist_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        0.552     0.893    sist_i/ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/s_dclk_o
    SLICE_X17Y70         FDRE                                         r  sist_i/ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/parallel_dout_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y70         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  sist_i/ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/parallel_dout_reg[15]/Q
                         net (fo=2, routed)           0.226     1.260    sist_i/ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/Q[15]
    SLICE_X22Y69         FDRE                                         r  sist_i/ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/parallel_dout_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sist_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    sist_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  sist_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        0.817     1.187    sist_i/ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/s_dclk_o
    SLICE_X22Y69         FDRE                                         r  sist_i/ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/parallel_dout_reg[14]/C
                         clock pessimism             -0.034     1.153    
    SLICE_X22Y69         FDRE (Hold_fdre_C_D)         0.070     1.223    sist_i/ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/parallel_dout_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.260    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 sist_i/ila_0/U0/ila_core_inst/u_ila_regs/shift_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sist_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_ffa_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.490%)  route 0.235ns (62.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sist_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    sist_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  sist_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        0.548     0.889    sist_i/ila_0/U0/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X25Y77         FDRE                                         r  sist_i/ila_0/U0/ila_core_inst/u_ila_regs/shift_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y77         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  sist_i/ila_0/U0/ila_core_inst/u_ila_regs/shift_reg1_reg[0]/Q
                         net (fo=2, routed)           0.235     1.265    sist_i/ila_0/U0/ila_core_inst/u_ila_regs/shift_reg1_reg_n_0_[0]
    SLICE_X21Y74         FDRE                                         r  sist_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_ffa_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sist_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    sist_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  sist_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        0.813     1.183    sist_i/ila_0/U0/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X21Y74         FDRE                                         r  sist_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_ffa_reg[0]/C
                         clock pessimism             -0.034     1.149    
    SLICE_X21Y74         FDRE (Hold_fdre_C_D)         0.075     1.224    sist_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_ffa_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.265    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 sist_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sist_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.764%)  route 0.232ns (62.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sist_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    sist_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  sist_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        0.584     0.925    sist_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X1Y47          FDRE                                         r  sist_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  sist_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[54]/Q
                         net (fo=1, routed)           0.232     1.298    sist_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/Q[24]
    SLICE_X3Y50          FDRE                                         r  sist_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sist_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    sist_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  sist_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        0.853     1.223    sist_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X3Y50          FDRE                                         r  sist_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X3Y50          FDRE (Hold_fdre_C_D)         0.046     1.240    sist_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.240    
                         arrival time                           1.298    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 sist_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sist_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[10]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.128ns (39.909%)  route 0.193ns (60.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sist_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    sist_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  sist_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        0.582     0.923    sist_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  sist_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.128     1.051 r  sist_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.193     1.243    sist_i/processing_system7_0/inst/M_AXI_GP0_BID[10]
    PS7_X0Y0             PS7                                          r  sist_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sist_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    sist_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  sist_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        0.893     1.263    sist_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  sist_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[10])
                                                     -0.054     1.180    sist_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 sist_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sist_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_srl_drive/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.128ns (39.859%)  route 0.193ns (60.141%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sist_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    sist_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  sist_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        0.546     0.887    sist_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/s_dclk_o
    SLICE_X23Y73         FDRE                                         r  sist_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y73         FDRE (Prop_fdre_C_Q)         0.128     1.015 r  sist_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_reg/Q
                         net (fo=25, routed)          0.193     1.208    sist_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/shift_en_reg[0]
    SLICE_X20Y73         SRLC32E                                      r  sist_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_srl_drive/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sist_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    sist_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  sist_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        0.814     1.184    sist_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/s_dclk_o
    SLICE_X20Y73         SRLC32E                                      r  sist_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_srl_drive/CLK
                         clock pessimism             -0.034     1.150    
    SLICE_X20Y73         SRLC32E (Hold_srlc32e_CLK_CE)
                                                     -0.006     1.144    sist_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_srl_drive
  -------------------------------------------------------------------
                         required time                         -1.144    
                         arrival time                           1.208    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 sist_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sist_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.128ns (39.743%)  route 0.194ns (60.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sist_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    sist_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  sist_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        0.582     0.923    sist_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  sist_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.128     1.051 r  sist_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/Q
                         net (fo=1, routed)           0.194     1.245    sist_i/processing_system7_0/inst/M_AXI_GP0_BID[11]
    PS7_X0Y0             PS7                                          r  sist_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sist_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    sist_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  sist_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        0.893     1.263    sist_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  sist_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[11])
                                                     -0.053     1.181    sist_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 sist_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sist_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.093%)  route 0.261ns (64.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sist_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    sist_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  sist_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        0.586     0.927    sist_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X3Y49          FDRE                                         r  sist_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.141     1.068 r  sist_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]/Q
                         net (fo=1, routed)           0.261     1.328    sist_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/Q[26]
    SLICE_X3Y50          FDRE                                         r  sist_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sist_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    sist_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  sist_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        0.853     1.223    sist_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X3Y50          FDRE                                         r  sist_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X3Y50          FDRE (Hold_fdre_C_D)         0.066     1.260    sist_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.260    
                         arrival time                           1.328    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 sist_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sist_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.186ns (43.999%)  route 0.237ns (56.001%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sist_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    sist_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  sist_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        0.556     0.897    sist_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X19Y66         FDRE                                         r  sist_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y66         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  sist_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[10]/Q
                         net (fo=48, routed)          0.237     1.274    sist_i/ila_0/U0/ila_core_inst/u_ila_regs/s_daddr[10]
    SLICE_X22Y67         LUT6 (Prop_lut6_I1_O)        0.045     1.319 r  sist_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux[10]_i_1/O
                         net (fo=1, routed)           0.000     1.319    sist_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux[10]
    SLICE_X22Y67         FDRE                                         r  sist_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sist_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    sist_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  sist_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        0.819     1.189    sist_i/ila_0/U0/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X22Y67         FDRE                                         r  sist_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[10]/C
                         clock pessimism             -0.034     1.155    
    SLICE_X22Y67         FDRE (Hold_fdre_C_D)         0.092     1.247    sist_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.319    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.548%)  route 0.256ns (64.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sist_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    sist_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  sist_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        0.554     0.895    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X23Y65         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y65         FDCE (Prop_fdce_C_Q)         0.141     1.036 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.256     1.291    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD1
    SLICE_X24Y66         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sist_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    sist_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  sist_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        0.820     1.190    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X24Y66         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                         clock pessimism             -0.282     0.908    
    SLICE_X24Y66         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.217    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.291    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.548%)  route 0.256ns (64.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sist_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    sist_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  sist_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        0.554     0.895    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X23Y65         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y65         FDCE (Prop_fdce_C_Q)         0.141     1.036 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.256     1.291    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD1
    SLICE_X24Y66         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sist_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    sist_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  sist_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        0.820     1.190    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X24Y66         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism             -0.282     0.908    
    SLICE_X24Y66         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.217    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.291    
  -------------------------------------------------------------------
                         slack                                  0.075    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sist_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y32    sist_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y32    sist_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y15  sist_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X22Y56    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_1_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X22Y56    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_1_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X22Y56    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X22Y56    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X21Y56    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X21Y56    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y79     sist_i/ila_0/U0/ila_core_inst/u_ila_reset_ctrl/arm_detection_inst/dout_pulse_reg[1]/C
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y67    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y67    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y67    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y67    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y67    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y67    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y67    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y67    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y65    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y65    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y67    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y67    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y67    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y67    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y67    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y67    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y67    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y67    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y65    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y65    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       26.300ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.074ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.300ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.668ns  (logic 1.478ns (22.164%)  route 5.190ns (77.836%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.110ns = ( 36.110 - 33.000 ) 
    Source Clock Delay      (SCD):    3.552ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.791     1.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.892 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.660     3.552    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X19Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y54         FDRE (Prop_fdre_C_Q)         0.419     3.971 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=49, routed)          2.454     6.425    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X28Y53         LUT4 (Prop_lut4_I2_O)        0.296     6.721 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_14/O
                         net (fo=2, routed)           1.064     7.785    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[18]
    SLICE_X25Y53         LUT6 (Prop_lut6_I3_O)        0.124     7.909 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_9/O
                         net (fo=1, routed)           0.000     7.909    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_9_n_0
    SLICE_X25Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.310 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.310    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X25Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.424 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.672    10.096    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X18Y53         LUT5 (Prop_lut5_I2_O)        0.124    10.220 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000    10.220    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X18Y53         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.532    34.532    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.623 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.487    36.110    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X18Y53         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.417    36.527    
                         clock uncertainty           -0.035    36.492    
    SLICE_X18Y53         FDRE (Setup_fdre_C_D)        0.029    36.521    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         36.521    
                         arrival time                         -10.220    
  -------------------------------------------------------------------
                         slack                                 26.300    

Slack (MET) :             26.541ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.444ns  (logic 1.478ns (22.936%)  route 4.966ns (77.063%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.110ns = ( 36.110 - 33.000 ) 
    Source Clock Delay      (SCD):    3.552ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.791     1.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.892 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.660     3.552    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X19Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y54         FDRE (Prop_fdre_C_Q)         0.419     3.971 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=49, routed)          2.454     6.425    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X28Y53         LUT4 (Prop_lut4_I2_O)        0.296     6.721 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_14/O
                         net (fo=2, routed)           1.064     7.785    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[18]
    SLICE_X25Y53         LUT6 (Prop_lut6_I3_O)        0.124     7.909 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_9/O
                         net (fo=1, routed)           0.000     7.909    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_9_n_0
    SLICE_X25Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.310 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.310    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X25Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.424 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.448     9.872    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X20Y52         LUT5 (Prop_lut5_I2_O)        0.124     9.996 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     9.996    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X20Y52         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.532    34.532    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.623 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.487    36.110    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X20Y52         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.383    36.493    
                         clock uncertainty           -0.035    36.458    
    SLICE_X20Y52         FDRE (Setup_fdre_C_D)        0.079    36.537    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.537    
                         arrival time                          -9.996    
  -------------------------------------------------------------------
                         slack                                 26.541    

Slack (MET) :             26.657ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.313ns  (logic 1.478ns (23.411%)  route 4.835ns (76.589%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.110ns = ( 36.110 - 33.000 ) 
    Source Clock Delay      (SCD):    3.552ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.791     1.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.892 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.660     3.552    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X19Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y54         FDRE (Prop_fdre_C_Q)         0.419     3.971 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=49, routed)          2.454     6.425    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X28Y53         LUT4 (Prop_lut4_I2_O)        0.296     6.721 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_14/O
                         net (fo=2, routed)           1.064     7.785    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[18]
    SLICE_X25Y53         LUT6 (Prop_lut6_I3_O)        0.124     7.909 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_9/O
                         net (fo=1, routed)           0.000     7.909    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_9_n_0
    SLICE_X25Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.310 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.310    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X25Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.424 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.317     9.741    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X18Y53         LUT5 (Prop_lut5_I2_O)        0.124     9.865 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000     9.865    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X18Y53         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.532    34.532    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.623 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.487    36.110    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X18Y53         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.417    36.527    
                         clock uncertainty           -0.035    36.492    
    SLICE_X18Y53         FDRE (Setup_fdre_C_D)        0.031    36.523    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         36.523    
                         arrival time                          -9.865    
  -------------------------------------------------------------------
                         slack                                 26.657    

Slack (MET) :             26.694ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.300ns  (logic 1.478ns (23.462%)  route 4.822ns (76.538%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.110ns = ( 36.110 - 33.000 ) 
    Source Clock Delay      (SCD):    3.552ns
    Clock Pessimism Removal (CPR):    0.442ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.791     1.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.892 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.660     3.552    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X19Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y54         FDRE (Prop_fdre_C_Q)         0.419     3.971 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=49, routed)          2.454     6.425    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X28Y53         LUT4 (Prop_lut4_I2_O)        0.296     6.721 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_14/O
                         net (fo=2, routed)           1.064     7.785    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[18]
    SLICE_X25Y53         LUT6 (Prop_lut6_I3_O)        0.124     7.909 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_9/O
                         net (fo=1, routed)           0.000     7.909    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_9_n_0
    SLICE_X25Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.310 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.310    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X25Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.424 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.303     9.728    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X19Y54         LUT6 (Prop_lut6_I4_O)        0.124     9.852 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     9.852    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X19Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.532    34.532    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.623 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.487    36.110    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X19Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.442    36.552    
                         clock uncertainty           -0.035    36.517    
    SLICE_X19Y54         FDRE (Setup_fdre_C_D)        0.029    36.546    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.546    
                         arrival time                          -9.852    
  -------------------------------------------------------------------
                         slack                                 26.694    

Slack (MET) :             26.732ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.264ns  (logic 1.478ns (23.595%)  route 4.786ns (76.405%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.110ns = ( 36.110 - 33.000 ) 
    Source Clock Delay      (SCD):    3.552ns
    Clock Pessimism Removal (CPR):    0.442ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.791     1.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.892 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.660     3.552    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X19Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y54         FDRE (Prop_fdre_C_Q)         0.419     3.971 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=49, routed)          2.454     6.425    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X28Y53         LUT4 (Prop_lut4_I2_O)        0.296     6.721 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_14/O
                         net (fo=2, routed)           1.064     7.785    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[18]
    SLICE_X25Y53         LUT6 (Prop_lut6_I3_O)        0.124     7.909 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_9/O
                         net (fo=1, routed)           0.000     7.909    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_9_n_0
    SLICE_X25Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.310 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.310    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X25Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.424 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.268     9.692    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X19Y54         LUT6 (Prop_lut6_I4_O)        0.124     9.816 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     9.816    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X19Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.532    34.532    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.623 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.487    36.110    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X19Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.442    36.552    
                         clock uncertainty           -0.035    36.517    
    SLICE_X19Y54         FDRE (Setup_fdre_C_D)        0.031    36.548    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.548    
                         arrival time                          -9.816    
  -------------------------------------------------------------------
                         slack                                 26.732    

Slack (MET) :             26.800ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.171ns  (logic 1.478ns (23.952%)  route 4.693ns (76.048%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.110ns = ( 36.110 - 33.000 ) 
    Source Clock Delay      (SCD):    3.552ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.791     1.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.892 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.660     3.552    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X19Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y54         FDRE (Prop_fdre_C_Q)         0.419     3.971 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=49, routed)          2.454     6.425    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X28Y53         LUT4 (Prop_lut4_I2_O)        0.296     6.721 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_14/O
                         net (fo=2, routed)           1.064     7.785    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[18]
    SLICE_X25Y53         LUT6 (Prop_lut6_I3_O)        0.124     7.909 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_9/O
                         net (fo=1, routed)           0.000     7.909    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_9_n_0
    SLICE_X25Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.310 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.310    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X25Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.424 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.175     9.599    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X18Y53         LUT5 (Prop_lut5_I2_O)        0.124     9.723 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000     9.723    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X18Y53         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.532    34.532    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.623 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.487    36.110    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X18Y53         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.417    36.527    
                         clock uncertainty           -0.035    36.492    
    SLICE_X18Y53         FDRE (Setup_fdre_C_D)        0.031    36.523    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         36.523    
                         arrival time                          -9.723    
  -------------------------------------------------------------------
                         slack                                 26.800    

Slack (MET) :             26.823ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.160ns  (logic 1.478ns (23.994%)  route 4.682ns (76.006%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.110ns = ( 36.110 - 33.000 ) 
    Source Clock Delay      (SCD):    3.552ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.791     1.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.892 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.660     3.552    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X19Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y54         FDRE (Prop_fdre_C_Q)         0.419     3.971 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=49, routed)          2.454     6.425    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X28Y53         LUT4 (Prop_lut4_I2_O)        0.296     6.721 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_14/O
                         net (fo=2, routed)           1.064     7.785    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[18]
    SLICE_X25Y53         LUT6 (Prop_lut6_I3_O)        0.124     7.909 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_9/O
                         net (fo=1, routed)           0.000     7.909    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_9_n_0
    SLICE_X25Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.310 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.310    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X25Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.424 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.164     9.588    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X20Y52         LUT5 (Prop_lut5_I2_O)        0.124     9.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     9.712    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X20Y52         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.532    34.532    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.623 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.487    36.110    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X20Y52         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.383    36.493    
                         clock uncertainty           -0.035    36.458    
    SLICE_X20Y52         FDRE (Setup_fdre_C_D)        0.077    36.535    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.535    
                         arrival time                          -9.712    
  -------------------------------------------------------------------
                         slack                                 26.823    

Slack (MET) :             26.830ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.157ns  (logic 1.478ns (24.006%)  route 4.679ns (75.994%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.110ns = ( 36.110 - 33.000 ) 
    Source Clock Delay      (SCD):    3.552ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.791     1.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.892 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.660     3.552    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X19Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y54         FDRE (Prop_fdre_C_Q)         0.419     3.971 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=49, routed)          2.454     6.425    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X28Y53         LUT4 (Prop_lut4_I2_O)        0.296     6.721 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_14/O
                         net (fo=2, routed)           1.064     7.785    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[18]
    SLICE_X25Y53         LUT6 (Prop_lut6_I3_O)        0.124     7.909 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_9/O
                         net (fo=1, routed)           0.000     7.909    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_9_n_0
    SLICE_X25Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.310 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.310    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X25Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.424 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.161     9.585    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X20Y52         LUT5 (Prop_lut5_I2_O)        0.124     9.709 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     9.709    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X20Y52         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.532    34.532    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.623 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.487    36.110    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X20Y52         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.383    36.493    
                         clock uncertainty           -0.035    36.458    
    SLICE_X20Y52         FDRE (Setup_fdre_C_D)        0.081    36.539    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.539    
                         arrival time                          -9.709    
  -------------------------------------------------------------------
                         slack                                 26.830    

Slack (MET) :             27.167ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.805ns  (logic 1.478ns (25.461%)  route 4.327ns (74.539%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.110ns = ( 36.110 - 33.000 ) 
    Source Clock Delay      (SCD):    3.552ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.791     1.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.892 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.660     3.552    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X19Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y54         FDRE (Prop_fdre_C_Q)         0.419     3.971 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=49, routed)          2.454     6.425    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X28Y53         LUT4 (Prop_lut4_I2_O)        0.296     6.721 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_14/O
                         net (fo=2, routed)           1.064     7.785    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[18]
    SLICE_X25Y53         LUT6 (Prop_lut6_I3_O)        0.124     7.909 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_9/O
                         net (fo=1, routed)           0.000     7.909    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_9_n_0
    SLICE_X25Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.310 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.310    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X25Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.424 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           0.809     9.233    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X18Y54         LUT5 (Prop_lut5_I3_O)        0.124     9.357 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     9.357    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X18Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.532    34.532    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.623 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.487    36.110    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X18Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.420    36.530    
                         clock uncertainty           -0.035    36.495    
    SLICE_X18Y54         FDRE (Setup_fdre_C_D)        0.029    36.524    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.524    
                         arrival time                          -9.357    
  -------------------------------------------------------------------
                         slack                                 27.167    

Slack (MET) :             27.270ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.613ns  (logic 0.952ns (16.960%)  route 4.661ns (83.040%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.112ns = ( 36.112 - 33.000 ) 
    Source Clock Delay      (SCD):    3.548ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.791     1.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.892 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.656     3.548    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X18Y62         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y62         FDRE (Prop_fdre_C_Q)         0.456     4.004 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/Q
                         net (fo=9, routed)           1.153     5.157    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[17]
    SLICE_X14Y60         LUT2 (Prop_lut2_I0_O)        0.124     5.281 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_bit_count[3]_i_1/O
                         net (fo=5, routed)           0.935     6.217    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/SR[0]
    SLICE_X14Y63         LUT6 (Prop_lut6_I4_O)        0.124     6.341 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          1.537     7.878    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X10Y65         LUT6 (Prop_lut6_I0_O)        0.124     8.002 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_i_i_3/O
                         net (fo=1, routed)           0.378     8.380    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_i_i_3_n_0
    SLICE_X10Y65         LUT6 (Prop_lut6_I5_O)        0.124     8.504 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_i_i_1/O
                         net (fo=2, routed)           0.657     9.161    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1_reg[1]
    SLICE_X12Y63         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.532    34.532    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.623 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.489    36.112    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/m_bscan_tck[0]
    SLICE_X12Y63         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.383    36.495    
                         clock uncertainty           -0.035    36.460    
    SLICE_X12Y63         FDCE (Setup_fdce_C_D)       -0.028    36.432    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         36.432    
                         arrival time                          -9.161    
  -------------------------------------------------------------------
                         slack                                 27.270    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (42.991%)  route 0.187ns (57.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.673ns
    Source Clock Delay      (SCD):    1.293ns
    Clock Pessimism Removal (CPR):    0.366ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.709     0.709    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.735 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.558     1.293    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X11Y65         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y65         FDCE (Prop_fdce_C_Q)         0.141     1.434 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=26, routed)          0.187     1.621    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD3
    SLICE_X12Y65         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.819     0.819    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.848 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.825     1.673    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X12Y65         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.366     1.307    
    SLICE_X12Y65         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.547    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.621    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (42.991%)  route 0.187ns (57.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.673ns
    Source Clock Delay      (SCD):    1.293ns
    Clock Pessimism Removal (CPR):    0.366ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.709     0.709    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.735 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.558     1.293    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X11Y65         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y65         FDCE (Prop_fdce_C_Q)         0.141     1.434 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=26, routed)          0.187     1.621    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD3
    SLICE_X12Y65         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.819     0.819    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.848 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.825     1.673    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X12Y65         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.366     1.307    
    SLICE_X12Y65         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.547    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.621    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (42.991%)  route 0.187ns (57.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.673ns
    Source Clock Delay      (SCD):    1.293ns
    Clock Pessimism Removal (CPR):    0.366ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.709     0.709    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.735 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.558     1.293    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X11Y65         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y65         FDCE (Prop_fdce_C_Q)         0.141     1.434 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=26, routed)          0.187     1.621    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD3
    SLICE_X12Y65         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.819     0.819    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.848 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.825     1.673    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X12Y65         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.366     1.307    
    SLICE_X12Y65         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.547    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.621    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (42.991%)  route 0.187ns (57.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.673ns
    Source Clock Delay      (SCD):    1.293ns
    Clock Pessimism Removal (CPR):    0.366ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.709     0.709    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.735 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.558     1.293    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X11Y65         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y65         FDCE (Prop_fdce_C_Q)         0.141     1.434 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=26, routed)          0.187     1.621    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD3
    SLICE_X12Y65         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.819     0.819    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.848 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.825     1.673    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X12Y65         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.366     1.307    
    SLICE_X12Y65         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.547    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.621    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (42.991%)  route 0.187ns (57.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.673ns
    Source Clock Delay      (SCD):    1.293ns
    Clock Pessimism Removal (CPR):    0.366ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.709     0.709    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.735 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.558     1.293    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X11Y65         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y65         FDCE (Prop_fdce_C_Q)         0.141     1.434 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=26, routed)          0.187     1.621    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD3
    SLICE_X12Y65         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.819     0.819    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.848 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.825     1.673    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X12Y65         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.366     1.307    
    SLICE_X12Y65         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.547    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.621    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (42.991%)  route 0.187ns (57.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.673ns
    Source Clock Delay      (SCD):    1.293ns
    Clock Pessimism Removal (CPR):    0.366ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.709     0.709    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.735 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.558     1.293    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X11Y65         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y65         FDCE (Prop_fdce_C_Q)         0.141     1.434 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=26, routed)          0.187     1.621    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD3
    SLICE_X12Y65         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.819     0.819    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.848 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.825     1.673    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X12Y65         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.366     1.307    
    SLICE_X12Y65         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.547    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.621    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/ADR3
                            (rising edge-triggered cell RAMS32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (42.991%)  route 0.187ns (57.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.673ns
    Source Clock Delay      (SCD):    1.293ns
    Clock Pessimism Removal (CPR):    0.366ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.709     0.709    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.735 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.558     1.293    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X11Y65         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y65         FDCE (Prop_fdce_C_Q)         0.141     1.434 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=26, routed)          0.187     1.621    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD3
    SLICE_X12Y65         RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.819     0.819    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.848 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.825     1.673    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X12Y65         RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
                         clock pessimism             -0.366     1.307    
    SLICE_X12Y65         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.547    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.621    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/ADR3
                            (rising edge-triggered cell RAMS32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (42.991%)  route 0.187ns (57.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.673ns
    Source Clock Delay      (SCD):    1.293ns
    Clock Pessimism Removal (CPR):    0.366ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.709     0.709    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.735 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.558     1.293    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X11Y65         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y65         FDCE (Prop_fdce_C_Q)         0.141     1.434 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=26, routed)          0.187     1.621    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD3
    SLICE_X12Y65         RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.819     0.819    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.848 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.825     1.673    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X12Y65         RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism             -0.366     1.307    
    SLICE_X12Y65         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.547    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.621    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.318%)  route 0.258ns (64.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.673ns
    Source Clock Delay      (SCD):    1.293ns
    Clock Pessimism Removal (CPR):    0.366ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.709     0.709    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.735 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.558     1.293    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X11Y65         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y65         FDCE (Prop_fdce_C_Q)         0.141     1.434 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.258     1.692    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD1
    SLICE_X12Y65         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.819     0.819    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.848 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.825     1.673    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X12Y65         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.366     1.307    
    SLICE_X12Y65         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.616    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.692    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.318%)  route 0.258ns (64.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.673ns
    Source Clock Delay      (SCD):    1.293ns
    Clock Pessimism Removal (CPR):    0.366ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.709     0.709    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.735 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.558     1.293    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X11Y65         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y65         FDCE (Prop_fdce_C_Q)         0.141     1.434 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.258     1.692    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD1
    SLICE_X12Y65         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.819     0.819    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.848 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.825     1.673    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X12Y65         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.366     1.307    
    SLICE_X12Y65         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.616    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.692    
  -------------------------------------------------------------------
                         slack                                  0.076    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         33.000      30.845     BUFGCTRL_X0Y16  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X20Y55    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X21Y57    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X21Y55    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X21Y55    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X27Y59    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X27Y59    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X27Y59    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_en_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X27Y60    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X27Y60    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[1]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X12Y65    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X12Y65    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X12Y65    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X12Y65    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X12Y65    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X12Y65    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X12Y65    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X12Y65    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X16Y66    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X16Y66    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X16Y66    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X16Y66    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X16Y66    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X16Y66    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X16Y66    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X16Y66    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X16Y66    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X16Y66    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X12Y65    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X12Y65    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.895ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.895ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.381ns  (logic 0.456ns (19.153%)  route 1.925ns (80.847%))
  Logic Levels:           0  
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns = ( 12.675 - 10.000 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sist_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    sist_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  sist_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        1.662     2.970    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X21Y56         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y56         FDRE (Prop_fdre_C_Q)         0.456     3.426 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.925     5.351    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X22Y60         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sist_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    sist_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  sist_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        1.483    12.675    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X22Y60         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/C
                         clock pessimism              0.130    12.805    
                         clock uncertainty           -0.154    12.651    
    SLICE_X22Y60         FDCE (Recov_fdce_C_CLR)     -0.405    12.246    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg
  -------------------------------------------------------------------
                         required time                         12.246    
                         arrival time                          -5.351    
  -------------------------------------------------------------------
                         slack                                  6.895    

Slack (MET) :             6.899ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.376ns  (logic 0.456ns (19.188%)  route 1.920ns (80.812%))
  Logic Levels:           0  
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns = ( 12.675 - 10.000 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sist_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    sist_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  sist_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        1.662     2.970    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X21Y56         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y56         FDRE (Prop_fdre_C_Q)         0.456     3.426 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.920     5.346    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X23Y60         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sist_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    sist_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  sist_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        1.483    12.675    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X23Y60         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/C
                         clock pessimism              0.130    12.805    
                         clock uncertainty           -0.154    12.651    
    SLICE_X23Y60         FDCE (Recov_fdce_C_CLR)     -0.405    12.246    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg
  -------------------------------------------------------------------
                         required time                         12.246    
                         arrival time                          -5.346    
  -------------------------------------------------------------------
                         slack                                  6.899    

Slack (MET) :             6.931ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.448ns  (logic 0.456ns (18.629%)  route 1.992ns (81.371%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 12.678 - 10.000 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sist_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    sist_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  sist_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        1.662     2.970    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X21Y56         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y56         FDRE (Prop_fdre_C_Q)         0.456     3.426 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.992     5.418    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X19Y62         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sist_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    sist_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  sist_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        1.486    12.678    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X19Y62         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/C
                         clock pessimism              0.230    12.908    
                         clock uncertainty           -0.154    12.754    
    SLICE_X19Y62         FDCE (Recov_fdce_C_CLR)     -0.405    12.349    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg
  -------------------------------------------------------------------
                         required time                         12.349    
                         arrival time                          -5.418    
  -------------------------------------------------------------------
                         slack                                  6.931    

Slack (MET) :             7.022ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.359ns  (logic 0.456ns (19.332%)  route 1.903ns (80.668%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 12.680 - 10.000 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sist_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    sist_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  sist_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        1.662     2.970    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X21Y56         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y56         FDRE (Prop_fdre_C_Q)         0.456     3.426 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.903     5.329    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X19Y59         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sist_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    sist_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  sist_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        1.488    12.680    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X19Y59         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                         clock pessimism              0.230    12.910    
                         clock uncertainty           -0.154    12.756    
    SLICE_X19Y59         FDCE (Recov_fdce_C_CLR)     -0.405    12.351    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg
  -------------------------------------------------------------------
                         required time                         12.351    
                         arrival time                          -5.329    
  -------------------------------------------------------------------
                         slack                                  7.022    

Slack (MET) :             7.022ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.359ns  (logic 0.456ns (19.332%)  route 1.903ns (80.668%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 12.680 - 10.000 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sist_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    sist_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  sist_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        1.662     2.970    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X21Y56         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y56         FDRE (Prop_fdre_C_Q)         0.456     3.426 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.903     5.329    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X19Y59         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sist_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    sist_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  sist_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        1.488    12.680    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X19Y59         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/C
                         clock pessimism              0.230    12.910    
                         clock uncertainty           -0.154    12.756    
    SLICE_X19Y59         FDCE (Recov_fdce_C_CLR)     -0.405    12.351    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg
  -------------------------------------------------------------------
                         required time                         12.351    
                         arrival time                          -5.329    
  -------------------------------------------------------------------
                         slack                                  7.022    

Slack (MET) :             7.047ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.228ns  (logic 0.456ns (20.469%)  route 1.772ns (79.531%))
  Logic Levels:           0  
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sist_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    sist_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  sist_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        1.662     2.970    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X21Y56         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y56         FDRE (Prop_fdre_C_Q)         0.456     3.426 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.772     5.198    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X23Y61         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sist_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    sist_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  sist_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        1.482    12.674    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X23Y61         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/C
                         clock pessimism              0.130    12.804    
                         clock uncertainty           -0.154    12.650    
    SLICE_X23Y61         FDCE (Recov_fdce_C_CLR)     -0.405    12.245    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg
  -------------------------------------------------------------------
                         required time                         12.245    
                         arrival time                          -5.198    
  -------------------------------------------------------------------
                         slack                                  7.047    

Slack (MET) :             7.211ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.065ns  (logic 0.456ns (22.082%)  route 1.609ns (77.918%))
  Logic Levels:           0  
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns = ( 12.675 - 10.000 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sist_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    sist_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  sist_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        1.662     2.970    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X21Y56         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y56         FDRE (Prop_fdre_C_Q)         0.456     3.426 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.609     5.035    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X22Y59         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sist_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    sist_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  sist_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        1.483    12.675    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X22Y59         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/C
                         clock pessimism              0.130    12.805    
                         clock uncertainty           -0.154    12.651    
    SLICE_X22Y59         FDCE (Recov_fdce_C_CLR)     -0.405    12.246    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         12.246    
                         arrival time                          -5.035    
  -------------------------------------------------------------------
                         slack                                  7.211    

Slack (MET) :             7.211ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.065ns  (logic 0.456ns (22.082%)  route 1.609ns (77.918%))
  Logic Levels:           0  
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns = ( 12.675 - 10.000 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sist_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    sist_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  sist_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        1.662     2.970    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X21Y56         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y56         FDRE (Prop_fdre_C_Q)         0.456     3.426 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.609     5.035    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X22Y59         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sist_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    sist_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  sist_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        1.483    12.675    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X22Y59         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/C
                         clock pessimism              0.130    12.805    
                         clock uncertainty           -0.154    12.651    
    SLICE_X22Y59         FDCE (Recov_fdce_C_CLR)     -0.405    12.246    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]
  -------------------------------------------------------------------
                         required time                         12.246    
                         arrival time                          -5.035    
  -------------------------------------------------------------------
                         slack                                  7.211    

Slack (MET) :             7.215ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.061ns  (logic 0.456ns (22.129%)  route 1.605ns (77.871%))
  Logic Levels:           0  
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns = ( 12.675 - 10.000 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sist_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    sist_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  sist_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        1.662     2.970    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X21Y56         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y56         FDRE (Prop_fdre_C_Q)         0.456     3.426 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.605     5.031    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X23Y59         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sist_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    sist_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  sist_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        1.483    12.675    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X23Y59         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/C
                         clock pessimism              0.130    12.805    
                         clock uncertainty           -0.154    12.651    
    SLICE_X23Y59         FDCE (Recov_fdce_C_CLR)     -0.405    12.246    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg
  -------------------------------------------------------------------
                         required time                         12.246    
                         arrival time                          -5.031    
  -------------------------------------------------------------------
                         slack                                  7.215    

Slack (MET) :             7.265ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.159ns  (logic 0.779ns (36.087%)  route 1.380ns (63.913%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.676ns = ( 12.676 - 10.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sist_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    sist_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  sist_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        1.661     2.969    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/clk
    SLICE_X28Y60         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y60         FDRE (Prop_fdre_C_Q)         0.478     3.447 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.684     4.131    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X28Y60         LUT2 (Prop_lut2_I1_O)        0.301     4.432 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1__0/O
                         net (fo=3, routed)           0.696     5.128    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X26Y64         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sist_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    sist_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  sist_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        1.484    12.676    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y64         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.230    12.906    
                         clock uncertainty           -0.154    12.752    
    SLICE_X26Y64         FDPE (Recov_fdpe_C_PRE)     -0.359    12.393    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.393    
                         arrival time                          -5.128    
  -------------------------------------------------------------------
                         slack                                  7.265    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.606%)  route 0.138ns (49.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sist_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    sist_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  sist_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        0.558     0.899    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X15Y62         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y62         FDPE (Prop_fdpe_C_Q)         0.141     1.040 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.138     1.177    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X15Y63         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sist_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    sist_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  sist_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        0.825     1.195    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/clk
    SLICE_X15Y63         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.282     0.913    
    SLICE_X15Y63         FDPE (Remov_fdpe_C_PRE)     -0.095     0.818    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.818    
                         arrival time                           1.177    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.903%)  route 0.195ns (58.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sist_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    sist_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  sist_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        0.558     0.899    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X15Y62         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y62         FDPE (Prop_fdpe_C_Q)         0.141     1.040 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.195     1.235    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X16Y62         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sist_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    sist_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  sist_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        0.826     1.196    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/clk
    SLICE_X16Y62         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.263     0.933    
    SLICE_X16Y62         FDPE (Remov_fdpe_C_PRE)     -0.071     0.862    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -0.862    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.376%)  route 0.177ns (55.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sist_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    sist_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  sist_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        0.558     0.899    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X15Y62         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y62         FDPE (Prop_fdpe_C_Q)         0.141     1.040 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.177     1.216    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X13Y63         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sist_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    sist_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  sist_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        0.828     1.198    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/clk
    SLICE_X13Y63         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.263     0.935    
    SLICE_X13Y63         FDCE (Remov_fdce_C_CLR)     -0.092     0.843    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.843    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.376%)  route 0.177ns (55.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sist_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    sist_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  sist_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        0.558     0.899    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X15Y62         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y62         FDPE (Prop_fdpe_C_Q)         0.141     1.040 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.177     1.216    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X13Y63         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sist_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    sist_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  sist_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        0.828     1.198    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/clk
    SLICE_X13Y63         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.263     0.935    
    SLICE_X13Y63         FDCE (Remov_fdce_C_CLR)     -0.092     0.843    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.843    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.376%)  route 0.177ns (55.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sist_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    sist_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  sist_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        0.558     0.899    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X15Y62         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y62         FDPE (Prop_fdpe_C_Q)         0.141     1.040 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.177     1.216    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X13Y63         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sist_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    sist_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  sist_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        0.828     1.198    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/clk
    SLICE_X13Y63         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                         clock pessimism             -0.263     0.935    
    SLICE_X13Y63         FDCE (Remov_fdce_C_CLR)     -0.092     0.843    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.843    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.376%)  route 0.177ns (55.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sist_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    sist_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  sist_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        0.558     0.899    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X15Y62         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y62         FDPE (Prop_fdpe_C_Q)         0.141     1.040 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.177     1.216    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X13Y63         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sist_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    sist_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  sist_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        0.828     1.198    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/clk
    SLICE_X13Y63         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                         clock pessimism             -0.263     0.935    
    SLICE_X13Y63         FDCE (Remov_fdce_C_CLR)     -0.092     0.843    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.843    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.494%)  route 0.245ns (63.506%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sist_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    sist_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  sist_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        0.560     0.901    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X19Y59         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y59         FDCE (Prop_fdce_C_Q)         0.141     1.042 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/Q
                         net (fo=2, routed)           0.245     1.287    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clr_abort_rd
    SLICE_X20Y59         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sist_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    sist_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  sist_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        0.828     1.198    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clk
    SLICE_X20Y59         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/C
                         clock pessimism             -0.263     0.935    
    SLICE_X20Y59         FDCE (Remov_fdce_C_CLR)     -0.067     0.868    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -0.868    
                         arrival time                           1.287    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.105%)  route 0.261ns (64.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sist_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    sist_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  sist_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        0.557     0.898    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y64         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y64         FDPE (Prop_fdpe_C_Q)         0.141     1.039 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.261     1.299    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X24Y64         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sist_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    sist_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  sist_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        0.822     1.192    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/clk
    SLICE_X24Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.263     0.929    
    SLICE_X24Y64         FDCE (Remov_fdce_C_CLR)     -0.067     0.862    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.862    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.105%)  route 0.261ns (64.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sist_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    sist_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  sist_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        0.557     0.898    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y64         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y64         FDPE (Prop_fdpe_C_Q)         0.141     1.039 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.261     1.299    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X24Y64         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sist_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    sist_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  sist_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        0.822     1.192    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/clk
    SLICE_X24Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.263     0.929    
    SLICE_X24Y64         FDCE (Remov_fdce_C_CLR)     -0.067     0.862    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.862    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.105%)  route 0.261ns (64.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sist_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    sist_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  sist_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        0.557     0.898    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y64         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y64         FDPE (Prop_fdpe_C_Q)         0.141     1.039 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.261     1.299    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X24Y64         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sist_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    sist_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  sist_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2126, routed)        0.822     1.192    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/clk
    SLICE_X24Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                         clock pessimism             -0.263     0.929    
    SLICE_X24Y64         FDCE (Remov_fdce_C_CLR)     -0.067     0.862    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.862    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.438    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       28.287ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.383ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.287ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.221ns  (logic 0.839ns (19.876%)  route 3.382ns (80.124%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.117ns = ( 36.117 - 33.000 ) 
    Source Clock Delay      (SCD):    3.552ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.791     1.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.892 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.660     3.552    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X19Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y54         FDRE (Prop_fdre_C_Q)         0.419     3.971 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=49, routed)          1.849     5.821    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X15Y53         LUT4 (Prop_lut4_I1_O)        0.296     6.117 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.823     6.939    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X14Y54         LUT1 (Prop_lut1_I0_O)        0.124     7.063 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.710     7.773    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X13Y55         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.532    34.532    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.623 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.494    36.117    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X13Y55         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.383    36.500    
                         clock uncertainty           -0.035    36.465    
    SLICE_X13Y55         FDCE (Recov_fdce_C_CLR)     -0.405    36.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         36.060    
                         arrival time                          -7.773    
  -------------------------------------------------------------------
                         slack                                 28.287    

Slack (MET) :             28.287ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.221ns  (logic 0.839ns (19.876%)  route 3.382ns (80.124%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.117ns = ( 36.117 - 33.000 ) 
    Source Clock Delay      (SCD):    3.552ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.791     1.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.892 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.660     3.552    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X19Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y54         FDRE (Prop_fdre_C_Q)         0.419     3.971 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=49, routed)          1.849     5.821    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X15Y53         LUT4 (Prop_lut4_I1_O)        0.296     6.117 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.823     6.939    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X14Y54         LUT1 (Prop_lut1_I0_O)        0.124     7.063 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.710     7.773    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X13Y55         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.532    34.532    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.623 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.494    36.117    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X13Y55         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.383    36.500    
                         clock uncertainty           -0.035    36.465    
    SLICE_X13Y55         FDCE (Recov_fdce_C_CLR)     -0.405    36.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         36.060    
                         arrival time                          -7.773    
  -------------------------------------------------------------------
                         slack                                 28.287    

Slack (MET) :             28.287ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.221ns  (logic 0.839ns (19.876%)  route 3.382ns (80.124%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.117ns = ( 36.117 - 33.000 ) 
    Source Clock Delay      (SCD):    3.552ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.791     1.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.892 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.660     3.552    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X19Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y54         FDRE (Prop_fdre_C_Q)         0.419     3.971 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=49, routed)          1.849     5.821    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X15Y53         LUT4 (Prop_lut4_I1_O)        0.296     6.117 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.823     6.939    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X14Y54         LUT1 (Prop_lut1_I0_O)        0.124     7.063 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.710     7.773    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X13Y55         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.532    34.532    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.623 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.494    36.117    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X13Y55         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.383    36.500    
                         clock uncertainty           -0.035    36.465    
    SLICE_X13Y55         FDCE (Recov_fdce_C_CLR)     -0.405    36.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         36.060    
                         arrival time                          -7.773    
  -------------------------------------------------------------------
                         slack                                 28.287    

Slack (MET) :             28.287ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.221ns  (logic 0.839ns (19.876%)  route 3.382ns (80.124%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.117ns = ( 36.117 - 33.000 ) 
    Source Clock Delay      (SCD):    3.552ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.791     1.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.892 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.660     3.552    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X19Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y54         FDRE (Prop_fdre_C_Q)         0.419     3.971 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=49, routed)          1.849     5.821    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X15Y53         LUT4 (Prop_lut4_I1_O)        0.296     6.117 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.823     6.939    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X14Y54         LUT1 (Prop_lut1_I0_O)        0.124     7.063 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.710     7.773    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X13Y55         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.532    34.532    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.623 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.494    36.117    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X13Y55         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.383    36.500    
                         clock uncertainty           -0.035    36.465    
    SLICE_X13Y55         FDCE (Recov_fdce_C_CLR)     -0.405    36.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         36.060    
                         arrival time                          -7.773    
  -------------------------------------------------------------------
                         slack                                 28.287    

Slack (MET) :             28.327ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.181ns  (logic 0.839ns (20.066%)  route 3.342ns (79.934%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.117ns = ( 36.117 - 33.000 ) 
    Source Clock Delay      (SCD):    3.552ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.791     1.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.892 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.660     3.552    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X19Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y54         FDRE (Prop_fdre_C_Q)         0.419     3.971 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=49, routed)          1.849     5.821    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X15Y53         LUT4 (Prop_lut4_I1_O)        0.296     6.117 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.823     6.939    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X14Y54         LUT1 (Prop_lut1_I0_O)        0.124     7.063 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.670     7.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X13Y54         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.532    34.532    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.623 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.494    36.117    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X13Y54         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.383    36.500    
                         clock uncertainty           -0.035    36.465    
    SLICE_X13Y54         FDCE (Recov_fdce_C_CLR)     -0.405    36.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         36.060    
                         arrival time                          -7.733    
  -------------------------------------------------------------------
                         slack                                 28.327    

Slack (MET) :             28.446ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.056ns  (logic 0.839ns (20.687%)  route 3.217ns (79.313%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.111ns = ( 36.111 - 33.000 ) 
    Source Clock Delay      (SCD):    3.552ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.791     1.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.892 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.660     3.552    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X19Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y54         FDRE (Prop_fdre_C_Q)         0.419     3.971 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=49, routed)          1.849     5.821    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X15Y53         LUT4 (Prop_lut4_I1_O)        0.296     6.117 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.823     6.939    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X14Y54         LUT1 (Prop_lut1_I0_O)        0.124     7.063 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.545     7.608    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X14Y55         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.532    34.532    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.623 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.488    36.111    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X14Y55         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.383    36.494    
                         clock uncertainty           -0.035    36.459    
    SLICE_X14Y55         FDCE (Recov_fdce_C_CLR)     -0.405    36.054    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         36.054    
                         arrival time                          -7.608    
  -------------------------------------------------------------------
                         slack                                 28.446    

Slack (MET) :             28.446ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.056ns  (logic 0.839ns (20.687%)  route 3.217ns (79.313%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.111ns = ( 36.111 - 33.000 ) 
    Source Clock Delay      (SCD):    3.552ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.791     1.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.892 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.660     3.552    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X19Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y54         FDRE (Prop_fdre_C_Q)         0.419     3.971 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=49, routed)          1.849     5.821    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X15Y53         LUT4 (Prop_lut4_I1_O)        0.296     6.117 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.823     6.939    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X14Y54         LUT1 (Prop_lut1_I0_O)        0.124     7.063 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.545     7.608    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X14Y55         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.532    34.532    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.623 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.488    36.111    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X14Y55         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.383    36.494    
                         clock uncertainty           -0.035    36.459    
    SLICE_X14Y55         FDCE (Recov_fdce_C_CLR)     -0.405    36.054    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         36.054    
                         arrival time                          -7.608    
  -------------------------------------------------------------------
                         slack                                 28.446    

Slack (MET) :             28.446ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.056ns  (logic 0.839ns (20.687%)  route 3.217ns (79.313%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.111ns = ( 36.111 - 33.000 ) 
    Source Clock Delay      (SCD):    3.552ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.791     1.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.892 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.660     3.552    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X19Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y54         FDRE (Prop_fdre_C_Q)         0.419     3.971 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=49, routed)          1.849     5.821    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X15Y53         LUT4 (Prop_lut4_I1_O)        0.296     6.117 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.823     6.939    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X14Y54         LUT1 (Prop_lut1_I0_O)        0.124     7.063 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.545     7.608    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X14Y55         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.532    34.532    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.623 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.488    36.111    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X14Y55         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.383    36.494    
                         clock uncertainty           -0.035    36.459    
    SLICE_X14Y55         FDCE (Recov_fdce_C_CLR)     -0.405    36.054    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         36.054    
                         arrival time                          -7.608    
  -------------------------------------------------------------------
                         slack                                 28.446    

Slack (MET) :             28.446ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.056ns  (logic 0.839ns (20.687%)  route 3.217ns (79.313%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.111ns = ( 36.111 - 33.000 ) 
    Source Clock Delay      (SCD):    3.552ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.791     1.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.892 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.660     3.552    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X19Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y54         FDRE (Prop_fdre_C_Q)         0.419     3.971 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=49, routed)          1.849     5.821    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X15Y53         LUT4 (Prop_lut4_I1_O)        0.296     6.117 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.823     6.939    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X14Y54         LUT1 (Prop_lut1_I0_O)        0.124     7.063 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.545     7.608    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X14Y55         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.532    34.532    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.623 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.488    36.111    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X14Y55         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.383    36.494    
                         clock uncertainty           -0.035    36.459    
    SLICE_X14Y55         FDCE (Recov_fdce_C_CLR)     -0.405    36.054    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         36.054    
                         arrival time                          -7.608    
  -------------------------------------------------------------------
                         slack                                 28.446    

Slack (MET) :             28.446ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.056ns  (logic 0.839ns (20.687%)  route 3.217ns (79.313%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.111ns = ( 36.111 - 33.000 ) 
    Source Clock Delay      (SCD):    3.552ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.791     1.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.892 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.660     3.552    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X19Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y54         FDRE (Prop_fdre_C_Q)         0.419     3.971 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=49, routed)          1.849     5.821    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X15Y53         LUT4 (Prop_lut4_I1_O)        0.296     6.117 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.823     6.939    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X14Y54         LUT1 (Prop_lut1_I0_O)        0.124     7.063 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.545     7.608    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X14Y55         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.532    34.532    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.623 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.488    36.111    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X14Y55         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.383    36.494    
                         clock uncertainty           -0.035    36.459    
    SLICE_X14Y55         FDCE (Recov_fdce_C_CLR)     -0.405    36.054    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         36.054    
                         arrival time                          -7.608    
  -------------------------------------------------------------------
                         slack                                 28.446    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.789%)  route 0.119ns (48.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.666ns
    Source Clock Delay      (SCD):    1.287ns
    Clock Pessimism Removal (CPR):    0.366ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.709     0.709    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.735 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.552     1.287    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X29Y68         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y68         FDPE (Prop_fdpe_C_Q)         0.128     1.415 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.119     1.534    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X29Y69         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.819     0.819    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.848 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.818     1.666    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X29Y69         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.366     1.300    
    SLICE_X29Y69         FDPE (Remov_fdpe_C_PRE)     -0.149     1.151    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.151    
                         arrival time                           1.534    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.860%)  route 0.196ns (58.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.668ns
    Source Clock Delay      (SCD):    1.288ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.709     0.709    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.735 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.553     1.288    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X26Y67         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y67         FDPE (Prop_fdpe_C_Q)         0.141     1.429 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.196     1.625    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X29Y67         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.819     0.819    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.848 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.820     1.668    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X29Y67         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.347     1.321    
    SLICE_X29Y67         FDCE (Remov_fdce_C_CLR)     -0.092     1.229    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.229    
                         arrival time                           1.625    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.860%)  route 0.196ns (58.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.668ns
    Source Clock Delay      (SCD):    1.288ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.709     0.709    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.735 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.553     1.288    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X26Y67         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y67         FDPE (Prop_fdpe_C_Q)         0.141     1.429 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.196     1.625    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X29Y67         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.819     0.819    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.848 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.820     1.668    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X29Y67         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.347     1.321    
    SLICE_X29Y67         FDPE (Remov_fdpe_C_PRE)     -0.095     1.226    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.625    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.860%)  route 0.196ns (58.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.668ns
    Source Clock Delay      (SCD):    1.288ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.709     0.709    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.735 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.553     1.288    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X26Y67         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y67         FDPE (Prop_fdpe_C_Q)         0.141     1.429 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.196     1.625    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X29Y67         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.819     0.819    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.848 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.820     1.668    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X29Y67         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.347     1.321    
    SLICE_X29Y67         FDPE (Remov_fdpe_C_PRE)     -0.095     1.226    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.625    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.860%)  route 0.196ns (58.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.668ns
    Source Clock Delay      (SCD):    1.288ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.709     0.709    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.735 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.553     1.288    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X26Y67         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y67         FDPE (Prop_fdpe_C_Q)         0.141     1.429 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.196     1.625    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X29Y67         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.819     0.819    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.848 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.820     1.668    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/m_bscan_tck[0]
    SLICE_X29Y67         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.347     1.321    
    SLICE_X29Y67         FDPE (Remov_fdpe_C_PRE)     -0.095     1.226    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.625    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.860%)  route 0.196ns (58.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.668ns
    Source Clock Delay      (SCD):    1.288ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.709     0.709    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.735 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.553     1.288    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X26Y67         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y67         FDPE (Prop_fdpe_C_Q)         0.141     1.429 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.196     1.625    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X29Y67         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.819     0.819    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.848 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.820     1.668    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/m_bscan_tck[0]
    SLICE_X29Y67         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.347     1.321    
    SLICE_X29Y67         FDPE (Remov_fdpe_C_PRE)     -0.095     1.226    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.625    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.001%)  route 0.211ns (59.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.669ns
    Source Clock Delay      (SCD):    1.288ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.709     0.709    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.735 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.553     1.288    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X26Y67         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y67         FDPE (Prop_fdpe_C_Q)         0.141     1.429 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.211     1.640    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X29Y66         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.819     0.819    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.848 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.821     1.669    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X29Y66         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.347     1.322    
    SLICE_X29Y66         FDCE (Remov_fdce_C_CLR)     -0.092     1.230    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.230    
                         arrival time                           1.640    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.063%)  route 0.229ns (61.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.674ns
    Source Clock Delay      (SCD):    1.293ns
    Clock Pessimism Removal (CPR):    0.366ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.709     0.709    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.735 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.558     1.293    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X11Y63         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y63         FDPE (Prop_fdpe_C_Q)         0.141     1.434 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.229     1.663    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X12Y63         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.819     0.819    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.848 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.826     1.674    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/m_bscan_tck[0]
    SLICE_X12Y63         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.366     1.308    
    SLICE_X12Y63         FDCE (Remov_fdce_C_CLR)     -0.067     1.241    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.663    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.063%)  route 0.229ns (61.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.674ns
    Source Clock Delay      (SCD):    1.293ns
    Clock Pessimism Removal (CPR):    0.366ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.709     0.709    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.735 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.558     1.293    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X11Y63         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y63         FDPE (Prop_fdpe_C_Q)         0.141     1.434 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.229     1.663    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X12Y63         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.819     0.819    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.848 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.826     1.674    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/m_bscan_tck[0]
    SLICE_X12Y63         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.366     1.308    
    SLICE_X12Y63         FDCE (Remov_fdce_C_CLR)     -0.067     1.241    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.663    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.063%)  route 0.229ns (61.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.674ns
    Source Clock Delay      (SCD):    1.293ns
    Clock Pessimism Removal (CPR):    0.366ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.709     0.709    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.735 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.558     1.293    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X11Y63         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y63         FDPE (Prop_fdpe_C_Q)         0.141     1.434 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.229     1.663    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out[0]
    SLICE_X12Y63         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.819     0.819    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.848 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.826     1.674    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/m_bscan_tck[0]
    SLICE_X12Y63         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.366     1.308    
    SLICE_X12Y63         FDCE (Remov_fdce_C_CLR)     -0.067     1.241    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.663    
  -------------------------------------------------------------------
                         slack                                  0.422    





