// Seed: 606797504
module module_0 (
    input  tri   id_0,
    input  tri   id_1,
    input  tri0  id_2,
    input  uwire id_3,
    output wor   id_4,
    output tri   id_5,
    input  wand  id_6,
    input  tri0  id_7,
    input  uwire id_8
);
  assign id_4 = id_0 ? 1 : id_6;
  wor id_10;
  always @(posedge 'b0) id_10 = 1;
endmodule
module module_1 (
    output wor id_0,
    input wire id_1,
    input tri0 id_2,
    output supply0 id_3,
    input wor id_4,
    inout wor id_5,
    input supply0 id_6,
    input tri1 id_7,
    output wor id_8,
    output wand id_9,
    output wor id_10,
    input tri0 id_11,
    input tri0 id_12,
    input tri0 id_13
);
  wire id_15;
  module_0(
      id_6, id_11, id_4, id_4, id_9, id_0, id_7, id_4, id_1
  );
endmodule
