#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu May 25 15:17:32 2023
# Process ID: 16896
# Current directory: D:/AAAA/study/CS202jizu/project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19784 D:\AAAA\study\CS202jizu\project\project.xpr
# Log file: D:/AAAA/study/CS202jizu/project/vivado.log
# Journal file: D:/AAAA/study/CS202jizu/project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/AAAA/study/CS202jizu/project/project.xpr
INFO: [Project 1-313] Project file moved from 'I:/Computer Organization/project' since last save.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-509] GeneratedRun file for 'synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'cpuclk_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'RAM_synth_1' not found
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/AAAA/study/CS202jizu/project/project.srcs/sources_1/ip/SEU_CSE_507_user_uart_bmpg_1.3'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/VerilogFiles/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
reset_run uart_bmpg_0_synth_1
launch_runs synth_1 -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/ip/prgrom/prgrom.xci' is already up-to-date
[Thu May 25 15:18:28 2023] Launched uart_bmpg_0_synth_1, cpuclk_synth_1, RAM_synth_1...
Run output will be captured here:
uart_bmpg_0_synth_1: D:/AAAA/study/CS202jizu/project/project.runs/uart_bmpg_0_synth_1/runme.log
cpuclk_synth_1: D:/AAAA/study/CS202jizu/project/project.runs/cpuclk_synth_1/runme.log
RAM_synth_1: D:/AAAA/study/CS202jizu/project/project.runs/RAM_synth_1/runme.log
[Thu May 25 15:18:28 2023] Launched synth_1...
Run output will be captured here: D:/AAAA/study/CS202jizu/project/project.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'd:/AAAA/study/CS202jizu/project/project.srcs/sources_1/ip/cpuclk/cpuclk.dcp' for cell 'clock'
INFO: [Project 1-454] Reading design checkpoint 'd:/AAAA/study/CS202jizu/project/project.srcs/sources_1/ip/uart_bmpg_0/uart_bmpg_0.dcp' for cell 'uart'
INFO: [Project 1-454] Reading design checkpoint 'd:/AAAA/study/CS202jizu/project/project.srcs/sources_1/ip/RAM/RAM.dcp' for cell 'dmemory32_dut/ram'
INFO: [Project 1-454] Reading design checkpoint 'd:/AAAA/study/CS202jizu/project/project.srcs/sources_1/ip/prgrom/prgrom.dcp' for cell 'programrom_dut/instmem'
INFO: [Netlist 29-17] Analyzing 289 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, clock/inst/clkin1_ibufg, from the path connected to top-level port: fpga_clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. uart/inst/upg_inst/upg_clk_i_IBUF_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. uart/inst/upg_inst/upg_rst_i_IBUF_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, uart/inst/upg_inst/upg_rx_i_IBUF_inst, from the path connected to top-level port: rx 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_adr_o_OBUF[0]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_adr_o_OBUF[10]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_adr_o_OBUF[11]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_adr_o_OBUF[12]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_adr_o_OBUF[13]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_adr_o_OBUF[14]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_adr_o_OBUF[1]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_adr_o_OBUF[2]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_adr_o_OBUF[3]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_adr_o_OBUF[4]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_adr_o_OBUF[5]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_adr_o_OBUF[6]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_adr_o_OBUF[7]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_adr_o_OBUF[8]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_adr_o_OBUF[9]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_clk_o_OBUF_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[0]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[10]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[11]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[12]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[13]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[14]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[15]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[16]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[17]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[18]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[19]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[1]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[20]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[21]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[22]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[23]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[24]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[25]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[26]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[27]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[28]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[29]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[2]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[30]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[31]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[3]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[4]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[5]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[6]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[7]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[8]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[9]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_done_o_OBUF_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-36] Removing redundant OBUF, tx_OBUF_inst, from the path connected to top-level port: tx 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_wen_o_OBUF_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clock/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [D:/AAAA/study/CS202jizu/project/.Xil/Vivado-16896-LAPTOP-1AGHRQQS/dcp4/cpuclk.edf:284]
Parsing XDC File [d:/AAAA/study/CS202jizu/project/project.srcs/sources_1/ip/cpuclk/cpuclk_board.xdc] for cell 'clock/inst'
Finished Parsing XDC File [d:/AAAA/study/CS202jizu/project/project.srcs/sources_1/ip/cpuclk/cpuclk_board.xdc] for cell 'clock/inst'
Parsing XDC File [d:/AAAA/study/CS202jizu/project/project.srcs/sources_1/ip/cpuclk/cpuclk.xdc] for cell 'clock/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/AAAA/study/CS202jizu/project/project.srcs/sources_1/ip/cpuclk/cpuclk.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [d:/AAAA/study/CS202jizu/project/project.srcs/sources_1/ip/cpuclk/cpuclk.xdc:57]
get_clocks: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1679.016 ; gain = 558.262
Finished Parsing XDC File [d:/AAAA/study/CS202jizu/project/project.srcs/sources_1/ip/cpuclk/cpuclk.xdc] for cell 'clock/inst'
Parsing XDC File [D:/AAAA/study/CS202jizu/project/project.srcs/constrs_1/new/cons.xdc]
Finished Parsing XDC File [D:/AAAA/study/CS202jizu/project/project.srcs/constrs_1/new/cons.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 64 instances were transformed.
  RAM64X1S => RAM64X1S (RAMS64E): 64 instances

open_run: Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1741.785 ; gain = 922.559
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/control32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/MemOrIO.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/control32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/MemOrIO.v:]
set_property top control32 [current_fileset]
update_compile_order -fileset sources_1
set_property top CPU_TOP [current_fileset]
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AAAA/study/CS202jizu/project/project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/VerilogFiles/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/AAAA/study/CS202jizu/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_executs32' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AAAA/study/CS202jizu/project/project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_executs32_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/executs32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module executs32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sim_1/new/executs32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_executs32
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/AAAA/study/CS202jizu/project/project.srcs/sim_1/new/executs32_tb.v:50]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AAAA/study/CS202jizu/project/project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/VerilogFiles/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto c6002bc5bf944e8cbeb606920ca97c4e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_executs32_behav xil_defaultlib.sim_executs32 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.executs32
Compiling module xil_defaultlib.sim_executs32
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_executs32_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/AAAA/study/CS202jizu/project/project.sim/sim_1/behav/xsim/xsim.dir/sim_executs32_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu May 25 16:03:27 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/AAAA/study/CS202jizu/project/project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_executs32_behav -key {Behavioral:sim_1:Functional:sim_executs32} -tclbatch {sim_executs32.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source sim_executs32.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
@@@@@@@@@@          1@@@@@@@@@@
                  10,0          2       4660
@@@@@@@@@@          2@@@@@@@@@@
                  20,0          3       4652
@@@@@@@@@@          3@@@@@@@@@@
                  30,0          3       4652
@@@@@@@@@@          4@@@@@@@@@@
                  40,0 4294967107 4294966536
@@@@@@@@@@          5@@@@@@@@@@
                  50,1          0          4
@@@@@@@@@@          6@@@@@@@@@@
                  60,0 4294967107 4294966536
@@@@@@@@@@          7@@@@@@@@@@
                  70,1          0          4
@@@@@@@@@@          8@@@@@@@@@@
                  80,0      65280     262148
@@@@@@@@@@          9@@@@@@@@@@
                  90,0   16777215     262148
@@@@@@@@@@         10@@@@@@@@@@
                 100,0 1450704896 1221679592
@@@@@@@@@@         11@@@@@@@@@@
                 110,0  305419896 1221679592
@@@@@@@@@@         12@@@@@@@@@@
                 120,0  305419896 1221679592
@@@@@@@@@@         13@@@@@@@@@@
                 130,1          0 1221679560
@@@@@@@@@@         14@@@@@@@@@@
                 140,0 4294967295 1221679556
@@@@@@@@@@         15@@@@@@@@@@
                 150,1          0 1221679560
@@@@@@@@@@         16@@@@@@@@@@
                 160,0 4294967295 1221679556
@@@@@@@@@@         17@@@@@@@@@@
                 170,0          1        102
@@@@@@@@@@         18@@@@@@@@@@
                 180,0          0         38
@@@@@@@@@@         19@@@@@@@@@@
                 190,0          1         38
@@@@@@@@@@         20@@@@@@@@@@
                 200,0          1         38
@@@@@@@@@@         21@@@@@@@@@@
                 210,0         15 4294966544
@@@@@@@@@@         22@@@@@@@@@@
                 220,0  268435455 4294966544
@@@@@@@@@@         23@@@@@@@@@@
                 230,0         15 4294966544
@@@@@@@@@@         24@@@@@@@@@@
                 240,0 4294967295 4294966544
@@@@@@@@@@         25@@@@@@@@@@
                 250,0         16 4294966544
@@@@@@@@@@         26@@@@@@@@@@
                 260,0          1 4294966528
@@@@@@@@@@         27@@@@@@@@@@
                 270,0  268435455 4294966528
@@@@@@@@@@         28@@@@@@@@@@
                 280,0 4294967295 4294966528
@@@@@@@@@@         29@@@@@@@@@@
                 290,0          1         50
@@@@@@@@@@         30@@@@@@@@@@
                 300,0          0         50
@@@@@@@@@@         31@@@@@@@@@@
                 310,0          1         50
@@@@@@@@@@         32@@@@@@@@@@
                 320,0      65280 4294966540
@@@@@@@@@@         33@@@@@@@@@@
                 330,0   16777215 4294966540
@@@@@@@@@@         34@@@@@@@@@@
                 340,0   16711935 4294966540
@@@@@@@@@@         35@@@@@@@@@@
                 350,0 4278190080 4294966540
@@@@@@@@@@         36@@@@@@@@@@
                 360,1          0 1010580552
@@@@@@@@@@         37@@@@@@@@@@
                 370,0  268435454 1010580552
@@@@@@@@@@         38@@@@@@@@@@
                 380,0 4294967280 1010580552
@@@@@@@@@@         39@@@@@@@@@@
                 390,1          0 1010580552
@@@@@@@@@@         40@@@@@@@@@@
                 400,0 4294967281 1010580552
@@@@@@@@@@         41@@@@@@@@@@
                 410,1          0 1010580552
@@@@@@@@@@         42@@@@@@@@@@
                 420,0 4294967281 1010580552
@@@@@@@@@@         43@@@@@@@@@@
                 430,1          0 1010580552
$finish called at time : 440 ns : File "D:/AAAA/study/CS202jizu/project/project.srcs/sim_1/new/executs32_tb.v" Line 752
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_executs32_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1926.031 ; gain = 33.141
set_property top CPU_TOP_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AAAA/study/CS202jizu/project/project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/VerilogFiles/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/AAAA/study/CS202jizu/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_TOP_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AAAA/study/CS202jizu/project/project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_TOP_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_TOP_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AAAA/study/CS202jizu/project/project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/VerilogFiles/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto c6002bc5bf944e8cbeb606920ca97c4e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CPU_TOP_tb_behav xil_defaultlib.CPU_TOP_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <cpu> not found while processing module instance <test> [D:/AAAA/study/CS202jizu/project/project.srcs/sim_1/new/top_tb.v:72]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/AAAA/study/CS202jizu/project/project.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/AAAA/study/CS202jizu/project/project.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AAAA/study/CS202jizu/project/project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/VerilogFiles/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/AAAA/study/CS202jizu/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_TOP_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AAAA/study/CS202jizu/project/project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_TOP_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_TOP_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AAAA/study/CS202jizu/project/project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/VerilogFiles/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto c6002bc5bf944e8cbeb606920ca97c4e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CPU_TOP_tb_behav xil_defaultlib.CPU_TOP_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <cpu> not found while processing module instance <test> [D:/AAAA/study/CS202jizu/project/project.srcs/sim_1/new/top_tb.v:78]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/AAAA/study/CS202jizu/project/project.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/AAAA/study/CS202jizu/project/project.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AAAA/study/CS202jizu/project/project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/VerilogFiles/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/AAAA/study/CS202jizu/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_TOP_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AAAA/study/CS202jizu/project/project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_TOP_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/ip/prgrom/sim/prgrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prgrom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/ip/uart_bmpg_0/uart_bmpg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_bmpg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/ip/uart_bmpg_0/upg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module upg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/ip/uart_bmpg_0/sim/uart_bmpg_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_bmpg_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/ip/cpuclk/cpuclk_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/ip/cpuclk/cpuclk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/Debounce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/Ifetc32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ifetc32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/MemOrIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemOrIO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/control32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/decode32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/dmemory32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmemory32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/executs32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module executs32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/ioread.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ioread
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/leds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module leds
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/programrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module programrom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/vga_colorbar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_colorbar
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/vga_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/vga_pic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_pic
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_TOP_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AAAA/study/CS202jizu/project/project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/VerilogFiles/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto c6002bc5bf944e8cbeb606920ca97c4e --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CPU_TOP_tb_behav xil_defaultlib.CPU_TOP_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 24 differs from formal bit length 16 for port switch2N4_in [D:/AAAA/study/CS202jizu/project/project.srcs/sim_1/new/top_tb.v:81]
WARNING: [VRFC 10-278] actual bit length 24 differs from formal bit length 16 for port led2N4 [D:/AAAA/study/CS202jizu/project/project.srcs/sim_1/new/top_tb.v:82]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 8 for port input_a [D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/top.v:282]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 8 for port input_b [D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/top.v:283]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 8 for port output_a [D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/top.v:284]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=23,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpuclk_clk_wiz
Compiling module xil_defaultlib.cpuclk
Compiling module xil_defaultlib.Debounce(key_num=10'b010010)
Compiling module xil_defaultlib.uart_bmpg
Compiling module xil_defaultlib.upg
Compiling module xil_defaultlib.uart_bmpg_0
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.prgrom
Compiling module xil_defaultlib.cache_default
Compiling module xil_defaultlib.programrom
Compiling module xil_defaultlib.Ifetc32
Compiling module xil_defaultlib.decode32
Compiling module xil_defaultlib.control32
Compiling module xil_defaultlib.executs32
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.dmemory32
Compiling module xil_defaultlib.MemOrIO
Compiling module xil_defaultlib.leds
Compiling module xil_defaultlib.ioread
Compiling module xil_defaultlib.vga_ctrl
Compiling module xil_defaultlib.vga_pic_default
Compiling module xil_defaultlib.vga_colorbar
Compiling module xil_defaultlib.CPU_TOP
Compiling module xil_defaultlib.CPU_TOP_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_TOP_tb_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/AAAA/study/CS202jizu/project/project.sim/sim_1/behav/xsim/xsim.dir/CPU_TOP_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu May 25 16:24:08 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/AAAA/study/CS202jizu/project/project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_TOP_tb_behav -key {Behavioral:sim_1:Functional:CPU_TOP_tb} -tclbatch {CPU_TOP_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source CPU_TOP_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module CPU_TOP_tb.test.programrom_dut.instmem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module CPU_TOP_tb.test.dmemory32_dut.ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_TOP_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1936.008 ; gain = 0.000
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Load_Init_File {true} CONFIG.Coe_File {D:/AAAA/study/CS202jizu/project/prgmip32.coe}] [get_ips prgrom]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/AAAA/study/CS202jizu/project/prgmip32.coe' provided. It will be converted relative to IP Instance files '../../../../prgmip32.coe'
generate_target all [get_files  D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/ip/prgrom/prgrom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'prgrom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'prgrom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'prgrom'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'prgrom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'prgrom'...
catch { config_ip_cache -export [get_ips -all prgrom] }
export_ip_user_files -of_objects [get_files D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/ip/prgrom/prgrom.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/ip/prgrom/prgrom.xci]
launch_runs -jobs 8 prgrom_synth_1
[Thu May 25 16:26:31 2023] Launched prgrom_synth_1...
Run output will be captured here: D:/AAAA/study/CS202jizu/project/project.runs/prgrom_synth_1/runme.log
export_simulation -of_objects [get_files D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/ip/prgrom/prgrom.xci] -directory D:/AAAA/study/CS202jizu/project/project.ip_user_files/sim_scripts -ip_user_files_dir D:/AAAA/study/CS202jizu/project/project.ip_user_files -ipstatic_source_dir D:/AAAA/study/CS202jizu/project/project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/AAAA/study/CS202jizu/project/project.cache/compile_simlib/modelsim} {questa=D:/AAAA/study/CS202jizu/project/project.cache/compile_simlib/questa} {riviera=D:/AAAA/study/CS202jizu/project/project.cache/compile_simlib/riviera} {activehdl=D:/AAAA/study/CS202jizu/project/project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AAAA/study/CS202jizu/project/project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/VerilogFiles/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/AAAA/study/CS202jizu/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_TOP_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/AAAA/study/CS202jizu/project/project.sim/sim_1/behav/xsim/prgmip32.coe'
INFO: [SIM-utils-43] Exported 'D:/AAAA/study/CS202jizu/project/project.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AAAA/study/CS202jizu/project/project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_TOP_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/ip/prgrom/sim/prgrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prgrom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/ip/uart_bmpg_0/uart_bmpg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_bmpg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/ip/uart_bmpg_0/upg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module upg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/ip/uart_bmpg_0/sim/uart_bmpg_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_bmpg_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/ip/cpuclk/cpuclk_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/ip/cpuclk/cpuclk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/Debounce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/Ifetc32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ifetc32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/MemOrIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemOrIO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/control32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/decode32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/dmemory32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmemory32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/executs32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module executs32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/ioread.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ioread
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/leds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module leds
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/programrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module programrom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/vga_colorbar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_colorbar
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/vga_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/vga_pic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_pic
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_TOP_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AAAA/study/CS202jizu/project/project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/VerilogFiles/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto c6002bc5bf944e8cbeb606920ca97c4e --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CPU_TOP_tb_behav xil_defaultlib.CPU_TOP_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 24 differs from formal bit length 16 for port switch2N4_in [D:/AAAA/study/CS202jizu/project/project.srcs/sim_1/new/top_tb.v:81]
WARNING: [VRFC 10-278] actual bit length 24 differs from formal bit length 16 for port led2N4 [D:/AAAA/study/CS202jizu/project/project.srcs/sim_1/new/top_tb.v:82]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 8 for port input_a [D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/top.v:282]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 8 for port input_b [D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/top.v:283]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 8 for port output_a [D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/top.v:284]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=23,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpuclk_clk_wiz
Compiling module xil_defaultlib.cpuclk
Compiling module xil_defaultlib.Debounce(key_num=10'b010010)
Compiling module xil_defaultlib.uart_bmpg
Compiling module xil_defaultlib.upg
Compiling module xil_defaultlib.uart_bmpg_0
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.prgrom
Compiling module xil_defaultlib.cache_default
Compiling module xil_defaultlib.programrom
Compiling module xil_defaultlib.Ifetc32
Compiling module xil_defaultlib.decode32
Compiling module xil_defaultlib.control32
Compiling module xil_defaultlib.executs32
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.dmemory32
Compiling module xil_defaultlib.MemOrIO
Compiling module xil_defaultlib.leds
Compiling module xil_defaultlib.ioread
Compiling module xil_defaultlib.vga_ctrl
Compiling module xil_defaultlib.vga_pic_default
Compiling module xil_defaultlib.vga_colorbar
Compiling module xil_defaultlib.CPU_TOP
Compiling module xil_defaultlib.CPU_TOP_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_TOP_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/AAAA/study/CS202jizu/project/project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_TOP_tb_behav -key {Behavioral:sim_1:Functional:CPU_TOP_tb} -tclbatch {CPU_TOP_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source CPU_TOP_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module CPU_TOP_tb.test.programrom_dut.instmem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module CPU_TOP_tb.test.dmemory32_dut.ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_TOP_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1966.258 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/AAAA/study/CS202jizu/project/project.runs/synth_1

launch_runs synth_1 -jobs 8
[Thu May 25 16:37:24 2023] Launched synth_1...
Run output will be captured here: D:/AAAA/study/CS202jizu/project/project.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'd:/AAAA/study/CS202jizu/project/project.srcs/sources_1/ip/cpuclk/cpuclk.dcp' for cell 'clock'
INFO: [Project 1-454] Reading design checkpoint 'd:/AAAA/study/CS202jizu/project/project.srcs/sources_1/ip/uart_bmpg_0/uart_bmpg_0.dcp' for cell 'uart'
INFO: [Project 1-454] Reading design checkpoint 'd:/AAAA/study/CS202jizu/project/project.srcs/sources_1/ip/RAM/RAM.dcp' for cell 'dmemory32_dut/ram'
INFO: [Project 1-454] Reading design checkpoint 'd:/AAAA/study/CS202jizu/project/project.srcs/sources_1/ip/prgrom/prgrom.dcp' for cell 'programrom_dut/instmem'
INFO: [Netlist 29-17] Analyzing 289 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, clock/inst/clkin1_ibufg, from the path connected to top-level port: fpga_clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. uart/inst/upg_inst/upg_clk_i_IBUF_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. uart/inst/upg_inst/upg_rst_i_IBUF_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, uart/inst/upg_inst/upg_rx_i_IBUF_inst, from the path connected to top-level port: rx 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_adr_o_OBUF[0]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_adr_o_OBUF[10]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_adr_o_OBUF[11]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_adr_o_OBUF[12]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_adr_o_OBUF[13]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_adr_o_OBUF[14]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_adr_o_OBUF[1]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_adr_o_OBUF[2]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_adr_o_OBUF[3]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_adr_o_OBUF[4]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_adr_o_OBUF[5]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_adr_o_OBUF[6]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_adr_o_OBUF[7]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_adr_o_OBUF[8]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_adr_o_OBUF[9]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_clk_o_OBUF_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[0]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[10]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[11]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[12]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[13]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[14]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[15]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[16]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[17]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[18]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[19]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[1]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[20]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[21]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[22]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[23]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[24]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[25]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[26]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[27]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[28]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[29]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[2]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[30]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[31]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[3]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[4]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[5]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[6]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[7]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[8]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[9]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_done_o_OBUF_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-36] Removing redundant OBUF, tx_OBUF_inst, from the path connected to top-level port: tx 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_wen_o_OBUF_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clock/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [D:/AAAA/study/CS202jizu/project/.Xil/Vivado-16896-LAPTOP-1AGHRQQS/dcp12/cpuclk.edf:284]
Parsing XDC File [d:/AAAA/study/CS202jizu/project/project.srcs/sources_1/ip/cpuclk/cpuclk_board.xdc] for cell 'clock/inst'
Finished Parsing XDC File [d:/AAAA/study/CS202jizu/project/project.srcs/sources_1/ip/cpuclk/cpuclk_board.xdc] for cell 'clock/inst'
Parsing XDC File [d:/AAAA/study/CS202jizu/project/project.srcs/sources_1/ip/cpuclk/cpuclk.xdc] for cell 'clock/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/AAAA/study/CS202jizu/project/project.srcs/sources_1/ip/cpuclk/cpuclk.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [d:/AAAA/study/CS202jizu/project/project.srcs/sources_1/ip/cpuclk/cpuclk.xdc:57]
Finished Parsing XDC File [d:/AAAA/study/CS202jizu/project/project.srcs/sources_1/ip/cpuclk/cpuclk.xdc] for cell 'clock/inst'
Parsing XDC File [D:/AAAA/study/CS202jizu/project/project.srcs/constrs_1/new/cons.xdc]
Finished Parsing XDC File [D:/AAAA/study/CS202jizu/project/project.srcs/constrs_1/new/cons.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 64 instances were transformed.
  RAM64X1S => RAM64X1S (RAMS64E): 64 instances

close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AAAA/study/CS202jizu/project/project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/VerilogFiles/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/AAAA/study/CS202jizu/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_TOP_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/AAAA/study/CS202jizu/project/project.sim/sim_1/behav/xsim/prgmip32.coe'
INFO: [SIM-utils-43] Exported 'D:/AAAA/study/CS202jizu/project/project.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AAAA/study/CS202jizu/project/project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_TOP_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/ip/prgrom/sim/prgrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prgrom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/ip/uart_bmpg_0/uart_bmpg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_bmpg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/ip/uart_bmpg_0/upg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module upg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/ip/uart_bmpg_0/sim/uart_bmpg_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_bmpg_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/ip/cpuclk/cpuclk_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/ip/cpuclk/cpuclk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/Debounce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/Ifetc32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ifetc32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/MemOrIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemOrIO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/control32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/decode32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/dmemory32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmemory32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/executs32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module executs32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/ioread.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ioread
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/leds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module leds
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/programrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module programrom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/vga_colorbar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_colorbar
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/vga_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/vga_pic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_pic
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_TOP_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AAAA/study/CS202jizu/project/project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/VerilogFiles/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto c6002bc5bf944e8cbeb606920ca97c4e --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CPU_TOP_tb_behav xil_defaultlib.CPU_TOP_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 24 differs from formal bit length 16 for port switch2N4_in [D:/AAAA/study/CS202jizu/project/project.srcs/sim_1/new/top_tb.v:81]
WARNING: [VRFC 10-278] actual bit length 24 differs from formal bit length 16 for port led2N4 [D:/AAAA/study/CS202jizu/project/project.srcs/sim_1/new/top_tb.v:82]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 8 for port input_a [D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/top.v:282]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 8 for port input_b [D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/top.v:283]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 8 for port output_a [D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/top.v:284]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=23,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpuclk_clk_wiz
Compiling module xil_defaultlib.cpuclk
Compiling module xil_defaultlib.Debounce(key_num=10'b010010)
Compiling module xil_defaultlib.uart_bmpg
Compiling module xil_defaultlib.upg
Compiling module xil_defaultlib.uart_bmpg_0
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.prgrom
Compiling module xil_defaultlib.cache_default
Compiling module xil_defaultlib.programrom
Compiling module xil_defaultlib.Ifetc32
Compiling module xil_defaultlib.decode32
Compiling module xil_defaultlib.control32
Compiling module xil_defaultlib.executs32
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.dmemory32
Compiling module xil_defaultlib.MemOrIO
Compiling module xil_defaultlib.leds
Compiling module xil_defaultlib.ioread
Compiling module xil_defaultlib.vga_ctrl
Compiling module xil_defaultlib.vga_pic_default
Compiling module xil_defaultlib.vga_colorbar
Compiling module xil_defaultlib.CPU_TOP
Compiling module xil_defaultlib.CPU_TOP_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_TOP_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/AAAA/study/CS202jizu/project/project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_TOP_tb_behav -key {Behavioral:sim_1:Functional:CPU_TOP_tb} -tclbatch {CPU_TOP_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source CPU_TOP_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module CPU_TOP_tb.test.programrom_dut.instmem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module CPU_TOP_tb.test.dmemory32_dut.ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_TOP_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2028.961 ; gain = 0.000
add_wave {{/CPU_TOP_tb/test}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AAAA/study/CS202jizu/project/project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/VerilogFiles/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/AAAA/study/CS202jizu/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_TOP_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/AAAA/study/CS202jizu/project/project.sim/sim_1/behav/xsim/prgmip32.coe'
INFO: [SIM-utils-43] Exported 'D:/AAAA/study/CS202jizu/project/project.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AAAA/study/CS202jizu/project/project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_TOP_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/ip/prgrom/sim/prgrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prgrom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/ip/uart_bmpg_0/uart_bmpg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_bmpg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/ip/uart_bmpg_0/upg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module upg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/ip/uart_bmpg_0/sim/uart_bmpg_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_bmpg_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/ip/cpuclk/cpuclk_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/ip/cpuclk/cpuclk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/Debounce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/Ifetc32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ifetc32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/MemOrIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemOrIO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/control32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/decode32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/dmemory32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmemory32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/executs32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module executs32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/ioread.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ioread
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/leds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module leds
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/programrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module programrom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/vga_colorbar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_colorbar
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/vga_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/vga_pic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_pic
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_TOP_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AAAA/study/CS202jizu/project/project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AAAA/study/CS202jizu/project/project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/VerilogFiles/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto c6002bc5bf944e8cbeb606920ca97c4e --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CPU_TOP_tb_behav xil_defaultlib.CPU_TOP_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 24 differs from formal bit length 16 for port switch2N4_in [D:/AAAA/study/CS202jizu/project/project.srcs/sim_1/new/top_tb.v:81]
WARNING: [VRFC 10-278] actual bit length 24 differs from formal bit length 16 for port led2N4 [D:/AAAA/study/CS202jizu/project/project.srcs/sim_1/new/top_tb.v:82]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 8 for port input_a [D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/top.v:282]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 8 for port input_b [D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/top.v:283]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 8 for port output_a [D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/top.v:284]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=23,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpuclk_clk_wiz
Compiling module xil_defaultlib.cpuclk
Compiling module xil_defaultlib.Debounce(key_num=10'b010010)
Compiling module xil_defaultlib.uart_bmpg
Compiling module xil_defaultlib.upg
Compiling module xil_defaultlib.uart_bmpg_0
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.prgrom
Compiling module xil_defaultlib.cache_default
Compiling module xil_defaultlib.programrom
Compiling module xil_defaultlib.Ifetc32
Compiling module xil_defaultlib.decode32
Compiling module xil_defaultlib.control32
Compiling module xil_defaultlib.executs32
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.dmemory32
Compiling module xil_defaultlib.MemOrIO
Compiling module xil_defaultlib.leds
Compiling module xil_defaultlib.ioread
Compiling module xil_defaultlib.vga_ctrl
Compiling module xil_defaultlib.vga_pic_default
Compiling module xil_defaultlib.vga_colorbar
Compiling module xil_defaultlib.CPU_TOP
Compiling module xil_defaultlib.CPU_TOP_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_TOP_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module CPU_TOP_tb.test.programrom_dut.instmem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module CPU_TOP_tb.test.dmemory32_dut.ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2028.961 ; gain = 0.000
add_wave {{/CPU_TOP_tb/test/control32_dut}} 
add_wave {{/CPU_TOP_tb/test/dmemory32_dut}} 
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AAAA/study/CS202jizu/project/project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/VerilogFiles/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/AAAA/study/CS202jizu/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_TOP_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/AAAA/study/CS202jizu/project/project.sim/sim_1/behav/xsim/prgmip32.coe'
INFO: [SIM-utils-43] Exported 'D:/AAAA/study/CS202jizu/project/project.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AAAA/study/CS202jizu/project/project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_TOP_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AAAA/study/CS202jizu/project/project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/VerilogFiles/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto c6002bc5bf944e8cbeb606920ca97c4e --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CPU_TOP_tb_behav xil_defaultlib.CPU_TOP_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 24 differs from formal bit length 16 for port switch2N4_in [D:/AAAA/study/CS202jizu/project/project.srcs/sim_1/new/top_tb.v:81]
WARNING: [VRFC 10-278] actual bit length 24 differs from formal bit length 16 for port led2N4 [D:/AAAA/study/CS202jizu/project/project.srcs/sim_1/new/top_tb.v:82]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 8 for port input_a [D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/top.v:282]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 8 for port input_b [D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/top.v:283]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 8 for port output_a [D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/top.v:284]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/AAAA/study/CS202jizu/project/project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_TOP_tb_behav -key {Behavioral:sim_1:Functional:CPU_TOP_tb} -tclbatch {CPU_TOP_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source CPU_TOP_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module CPU_TOP_tb.test.programrom_dut.instmem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module CPU_TOP_tb.test.dmemory32_dut.ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_TOP_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
add_wave {{/CPU_TOP_tb/test/control32_dut}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AAAA/study/CS202jizu/project/project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/VerilogFiles/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/AAAA/study/CS202jizu/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_TOP_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/AAAA/study/CS202jizu/project/project.sim/sim_1/behav/xsim/prgmip32.coe'
INFO: [SIM-utils-43] Exported 'D:/AAAA/study/CS202jizu/project/project.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AAAA/study/CS202jizu/project/project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_TOP_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AAAA/study/CS202jizu/project/project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AAAA/study/CS202jizu/project/project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/VerilogFiles/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto c6002bc5bf944e8cbeb606920ca97c4e --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CPU_TOP_tb_behav xil_defaultlib.CPU_TOP_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 24 differs from formal bit length 16 for port switch2N4_in [D:/AAAA/study/CS202jizu/project/project.srcs/sim_1/new/top_tb.v:81]
WARNING: [VRFC 10-278] actual bit length 24 differs from formal bit length 16 for port led2N4 [D:/AAAA/study/CS202jizu/project/project.srcs/sim_1/new/top_tb.v:82]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 8 for port input_a [D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/top.v:282]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 8 for port input_b [D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/top.v:283]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 8 for port output_a [D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/top.v:284]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module CPU_TOP_tb.test.programrom_dut.instmem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module CPU_TOP_tb.test.dmemory32_dut.ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Load_Init_File {true} CONFIG.Coe_File {D:/AAAA/study/CS202jizu/project/dmem32.coe}] [get_ips RAM]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/AAAA/study/CS202jizu/project/dmem32.coe' provided. It will be converted relative to IP Instance files '../../../../dmem32.coe'
generate_target all [get_files  D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/ip/RAM/RAM.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'RAM'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'RAM'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'RAM'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'RAM'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'RAM'...
catch { config_ip_cache -export [get_ips -all RAM] }
export_ip_user_files -of_objects [get_files D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/ip/RAM/RAM.xci] -no_script -sync -force -quiet
reset_run RAM_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/AAAA/study/CS202jizu/project/project.runs/RAM_synth_1

launch_runs -jobs 8 RAM_synth_1
[Thu May 25 17:14:45 2023] Launched RAM_synth_1...
Run output will be captured here: D:/AAAA/study/CS202jizu/project/project.runs/RAM_synth_1/runme.log
export_simulation -of_objects [get_files D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/ip/RAM/RAM.xci] -directory D:/AAAA/study/CS202jizu/project/project.ip_user_files/sim_scripts -ip_user_files_dir D:/AAAA/study/CS202jizu/project/project.ip_user_files -ipstatic_source_dir D:/AAAA/study/CS202jizu/project/project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/AAAA/study/CS202jizu/project/project.cache/compile_simlib/modelsim} {questa=D:/AAAA/study/CS202jizu/project/project.cache/compile_simlib/questa} {riviera=D:/AAAA/study/CS202jizu/project/project.cache/compile_simlib/riviera} {activehdl=D:/AAAA/study/CS202jizu/project/project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AAAA/study/CS202jizu/project/project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/VerilogFiles/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/AAAA/study/CS202jizu/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_TOP_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/AAAA/study/CS202jizu/project/project.sim/sim_1/behav/xsim/dmem32.coe'
INFO: [SIM-utils-43] Exported 'D:/AAAA/study/CS202jizu/project/project.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'D:/AAAA/study/CS202jizu/project/project.sim/sim_1/behav/xsim/prgmip32.coe'
INFO: [SIM-utils-43] Exported 'D:/AAAA/study/CS202jizu/project/project.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AAAA/study/CS202jizu/project/project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_TOP_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/ip/prgrom/sim/prgrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prgrom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/ip/uart_bmpg_0/uart_bmpg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_bmpg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/ip/uart_bmpg_0/upg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module upg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/ip/uart_bmpg_0/sim/uart_bmpg_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_bmpg_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/ip/cpuclk/cpuclk_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/ip/cpuclk/cpuclk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/Debounce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/Ifetc32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ifetc32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/MemOrIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemOrIO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/control32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/decode32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/dmemory32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmemory32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/executs32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module executs32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/ioread.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ioread
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/leds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module leds
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/programrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module programrom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/vga_colorbar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_colorbar
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/vga_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/vga_pic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_pic
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_TOP_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AAAA/study/CS202jizu/project/project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/VerilogFiles/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto c6002bc5bf944e8cbeb606920ca97c4e --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CPU_TOP_tb_behav xil_defaultlib.CPU_TOP_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 24 differs from formal bit length 16 for port switch2N4_in [D:/AAAA/study/CS202jizu/project/project.srcs/sim_1/new/top_tb.v:81]
WARNING: [VRFC 10-278] actual bit length 24 differs from formal bit length 16 for port led2N4 [D:/AAAA/study/CS202jizu/project/project.srcs/sim_1/new/top_tb.v:82]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 8 for port input_a [D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/top.v:282]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 8 for port input_b [D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/top.v:283]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 8 for port output_a [D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/top.v:284]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=23,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpuclk_clk_wiz
Compiling module xil_defaultlib.cpuclk
Compiling module xil_defaultlib.Debounce(key_num=10'b010010)
Compiling module xil_defaultlib.uart_bmpg
Compiling module xil_defaultlib.upg
Compiling module xil_defaultlib.uart_bmpg_0
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.prgrom
Compiling module xil_defaultlib.cache_default
Compiling module xil_defaultlib.programrom
Compiling module xil_defaultlib.Ifetc32
Compiling module xil_defaultlib.decode32
Compiling module xil_defaultlib.control32
Compiling module xil_defaultlib.executs32
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.dmemory32
Compiling module xil_defaultlib.MemOrIO
Compiling module xil_defaultlib.leds
Compiling module xil_defaultlib.ioread
Compiling module xil_defaultlib.vga_ctrl
Compiling module xil_defaultlib.vga_pic_default
Compiling module xil_defaultlib.vga_colorbar
Compiling module xil_defaultlib.CPU_TOP
Compiling module xil_defaultlib.CPU_TOP_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_TOP_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/AAAA/study/CS202jizu/project/project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_TOP_tb_behav -key {Behavioral:sim_1:Functional:CPU_TOP_tb} -tclbatch {CPU_TOP_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source CPU_TOP_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module CPU_TOP_tb.test.programrom_dut.instmem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module CPU_TOP_tb.test.dmemory32_dut.ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_TOP_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2029.625 ; gain = 0.000
add_wave {{/CPU_TOP_tb/test/dmemory32_dut}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AAAA/study/CS202jizu/project/project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/VerilogFiles/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/AAAA/study/CS202jizu/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_TOP_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/AAAA/study/CS202jizu/project/project.sim/sim_1/behav/xsim/dmem32.coe'
INFO: [SIM-utils-43] Exported 'D:/AAAA/study/CS202jizu/project/project.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'D:/AAAA/study/CS202jizu/project/project.sim/sim_1/behav/xsim/prgmip32.coe'
INFO: [SIM-utils-43] Exported 'D:/AAAA/study/CS202jizu/project/project.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AAAA/study/CS202jizu/project/project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_TOP_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/ip/prgrom/sim/prgrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prgrom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/ip/uart_bmpg_0/uart_bmpg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_bmpg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/ip/uart_bmpg_0/upg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module upg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/ip/uart_bmpg_0/sim/uart_bmpg_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_bmpg_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/ip/cpuclk/cpuclk_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/ip/cpuclk/cpuclk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/Debounce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/Ifetc32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ifetc32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/MemOrIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemOrIO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/control32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/decode32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/dmemory32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmemory32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/executs32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module executs32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/ioread.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ioread
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/leds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module leds
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/programrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module programrom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/vga_colorbar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_colorbar
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/vga_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/vga_pic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_pic
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_TOP_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AAAA/study/CS202jizu/project/project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AAAA/study/CS202jizu/project/project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/VerilogFiles/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto c6002bc5bf944e8cbeb606920ca97c4e --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CPU_TOP_tb_behav xil_defaultlib.CPU_TOP_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 24 differs from formal bit length 16 for port switch2N4_in [D:/AAAA/study/CS202jizu/project/project.srcs/sim_1/new/top_tb.v:81]
WARNING: [VRFC 10-278] actual bit length 24 differs from formal bit length 16 for port led2N4 [D:/AAAA/study/CS202jizu/project/project.srcs/sim_1/new/top_tb.v:82]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 8 for port input_a [D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/top.v:282]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 8 for port input_b [D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/top.v:283]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 8 for port output_a [D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/top.v:284]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=23,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpuclk_clk_wiz
Compiling module xil_defaultlib.cpuclk
Compiling module xil_defaultlib.Debounce(key_num=10'b010010)
Compiling module xil_defaultlib.uart_bmpg
Compiling module xil_defaultlib.upg
Compiling module xil_defaultlib.uart_bmpg_0
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.prgrom
Compiling module xil_defaultlib.cache_default
Compiling module xil_defaultlib.programrom
Compiling module xil_defaultlib.Ifetc32
Compiling module xil_defaultlib.decode32
Compiling module xil_defaultlib.control32
Compiling module xil_defaultlib.executs32
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.dmemory32
Compiling module xil_defaultlib.MemOrIO
Compiling module xil_defaultlib.leds
Compiling module xil_defaultlib.ioread
Compiling module xil_defaultlib.vga_ctrl
Compiling module xil_defaultlib.vga_pic_default
Compiling module xil_defaultlib.vga_colorbar
Compiling module xil_defaultlib.CPU_TOP
Compiling module xil_defaultlib.CPU_TOP_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_TOP_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module CPU_TOP_tb.test.programrom_dut.instmem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module CPU_TOP_tb.test.dmemory32_dut.ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2029.625 ; gain = 0.000
add_wave {{/CPU_TOP_tb/test/decode32_dut}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AAAA/study/CS202jizu/project/project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/VerilogFiles/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/AAAA/study/CS202jizu/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_TOP_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/AAAA/study/CS202jizu/project/project.sim/sim_1/behav/xsim/dmem32.coe'
INFO: [SIM-utils-43] Exported 'D:/AAAA/study/CS202jizu/project/project.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'D:/AAAA/study/CS202jizu/project/project.sim/sim_1/behav/xsim/prgmip32.coe'
INFO: [SIM-utils-43] Exported 'D:/AAAA/study/CS202jizu/project/project.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AAAA/study/CS202jizu/project/project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_TOP_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AAAA/study/CS202jizu/project/project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AAAA/study/CS202jizu/project/project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/VerilogFiles/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto c6002bc5bf944e8cbeb606920ca97c4e --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CPU_TOP_tb_behav xil_defaultlib.CPU_TOP_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 24 differs from formal bit length 16 for port switch2N4_in [D:/AAAA/study/CS202jizu/project/project.srcs/sim_1/new/top_tb.v:81]
WARNING: [VRFC 10-278] actual bit length 24 differs from formal bit length 16 for port led2N4 [D:/AAAA/study/CS202jizu/project/project.srcs/sim_1/new/top_tb.v:82]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 8 for port input_a [D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/top.v:282]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 8 for port input_b [D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/top.v:283]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 8 for port output_a [D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/top.v:284]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module CPU_TOP_tb.test.programrom_dut.instmem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module CPU_TOP_tb.test.dmemory32_dut.ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AAAA/study/CS202jizu/project/project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/VerilogFiles/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/AAAA/study/CS202jizu/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_TOP_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/AAAA/study/CS202jizu/project/project.sim/sim_1/behav/xsim/dmem32.coe'
INFO: [SIM-utils-43] Exported 'D:/AAAA/study/CS202jizu/project/project.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'D:/AAAA/study/CS202jizu/project/project.sim/sim_1/behav/xsim/prgmip32.coe'
INFO: [SIM-utils-43] Exported 'D:/AAAA/study/CS202jizu/project/project.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AAAA/study/CS202jizu/project/project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_TOP_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/ip/prgrom/sim/prgrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prgrom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/ip/uart_bmpg_0/uart_bmpg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_bmpg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/ip/uart_bmpg_0/upg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module upg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/ip/uart_bmpg_0/sim/uart_bmpg_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_bmpg_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/ip/cpuclk/cpuclk_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/ip/cpuclk/cpuclk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/Debounce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/Ifetc32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ifetc32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/MemOrIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemOrIO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/control32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/decode32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/dmemory32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmemory32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/executs32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module executs32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/ioread.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ioread
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/leds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module leds
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/programrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module programrom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/vga_colorbar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_colorbar
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/vga_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/vga_pic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_pic
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AAAA/study/CS202jizu/project/project.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_TOP_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AAAA/study/CS202jizu/project/project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/VerilogFiles/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto c6002bc5bf944e8cbeb606920ca97c4e --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CPU_TOP_tb_behav xil_defaultlib.CPU_TOP_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 24 differs from formal bit length 16 for port switch2N4_in [D:/AAAA/study/CS202jizu/project/project.srcs/sim_1/new/top_tb.v:81]
WARNING: [VRFC 10-278] actual bit length 24 differs from formal bit length 16 for port led2N4 [D:/AAAA/study/CS202jizu/project/project.srcs/sim_1/new/top_tb.v:82]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 8 for port input_a [D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/top.v:282]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 8 for port input_b [D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/top.v:283]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 8 for port output_a [D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/top.v:284]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=23,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpuclk_clk_wiz
Compiling module xil_defaultlib.cpuclk
Compiling module xil_defaultlib.Debounce(key_num=10'b010010)
Compiling module xil_defaultlib.uart_bmpg
Compiling module xil_defaultlib.upg
Compiling module xil_defaultlib.uart_bmpg_0
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.prgrom
Compiling module xil_defaultlib.cache_default
Compiling module xil_defaultlib.programrom
Compiling module xil_defaultlib.Ifetc32
Compiling module xil_defaultlib.decode32
Compiling module xil_defaultlib.control32
Compiling module xil_defaultlib.executs32
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.dmemory32
Compiling module xil_defaultlib.MemOrIO
Compiling module xil_defaultlib.leds
Compiling module xil_defaultlib.ioread
Compiling module xil_defaultlib.vga_ctrl
Compiling module xil_defaultlib.vga_pic_default
Compiling module xil_defaultlib.vga_colorbar
Compiling module xil_defaultlib.CPU_TOP
Compiling module xil_defaultlib.CPU_TOP_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_TOP_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/AAAA/study/CS202jizu/project/project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_TOP_tb_behav -key {Behavioral:sim_1:Functional:CPU_TOP_tb} -tclbatch {CPU_TOP_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source CPU_TOP_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module CPU_TOP_tb.test.programrom_dut.instmem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module CPU_TOP_tb.test.dmemory32_dut.ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_TOP_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2044.227 ; gain = 0.742
add_wave {{/CPU_TOP_tb/test/dmemory32_dut}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AAAA/study/CS202jizu/project/project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/VerilogFiles/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/AAAA/study/CS202jizu/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_TOP_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/AAAA/study/CS202jizu/project/project.sim/sim_1/behav/xsim/dmem32.coe'
INFO: [SIM-utils-43] Exported 'D:/AAAA/study/CS202jizu/project/project.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'D:/AAAA/study/CS202jizu/project/project.sim/sim_1/behav/xsim/prgmip32.coe'
INFO: [SIM-utils-43] Exported 'D:/AAAA/study/CS202jizu/project/project.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AAAA/study/CS202jizu/project/project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_TOP_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AAAA/study/CS202jizu/project/project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AAAA/study/CS202jizu/project/project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/VerilogFiles/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto c6002bc5bf944e8cbeb606920ca97c4e --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CPU_TOP_tb_behav xil_defaultlib.CPU_TOP_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 24 differs from formal bit length 16 for port switch2N4_in [D:/AAAA/study/CS202jizu/project/project.srcs/sim_1/new/top_tb.v:81]
WARNING: [VRFC 10-278] actual bit length 24 differs from formal bit length 16 for port led2N4 [D:/AAAA/study/CS202jizu/project/project.srcs/sim_1/new/top_tb.v:82]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 8 for port input_a [D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/top.v:282]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 8 for port input_b [D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/top.v:283]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 8 for port output_a [D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/top.v:284]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module CPU_TOP_tb.test.programrom_dut.instmem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module CPU_TOP_tb.test.dmemory32_dut.ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
add_wave {{/CPU_TOP_tb/test/MemOrIO_dut}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AAAA/study/CS202jizu/project/project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/VerilogFiles/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/AAAA/study/CS202jizu/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_TOP_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/AAAA/study/CS202jizu/project/project.sim/sim_1/behav/xsim/dmem32.coe'
INFO: [SIM-utils-43] Exported 'D:/AAAA/study/CS202jizu/project/project.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'D:/AAAA/study/CS202jizu/project/project.sim/sim_1/behav/xsim/prgmip32.coe'
INFO: [SIM-utils-43] Exported 'D:/AAAA/study/CS202jizu/project/project.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AAAA/study/CS202jizu/project/project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_TOP_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AAAA/study/CS202jizu/project/project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AAAA/study/CS202jizu/project/project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/VerilogFiles/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto c6002bc5bf944e8cbeb606920ca97c4e --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CPU_TOP_tb_behav xil_defaultlib.CPU_TOP_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 24 differs from formal bit length 16 for port switch2N4_in [D:/AAAA/study/CS202jizu/project/project.srcs/sim_1/new/top_tb.v:81]
WARNING: [VRFC 10-278] actual bit length 24 differs from formal bit length 16 for port led2N4 [D:/AAAA/study/CS202jizu/project/project.srcs/sim_1/new/top_tb.v:82]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 8 for port input_a [D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/top.v:282]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 8 for port input_b [D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/top.v:283]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 8 for port output_a [D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/top.v:284]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module CPU_TOP_tb.test.programrom_dut.instmem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module CPU_TOP_tb.test.dmemory32_dut.ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
add_wave {{/CPU_TOP_tb/test/control32_dut}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AAAA/study/CS202jizu/project/project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/VerilogFiles/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/AAAA/study/CS202jizu/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_TOP_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/AAAA/study/CS202jizu/project/project.sim/sim_1/behav/xsim/dmem32.coe'
INFO: [SIM-utils-43] Exported 'D:/AAAA/study/CS202jizu/project/project.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'D:/AAAA/study/CS202jizu/project/project.sim/sim_1/behav/xsim/prgmip32.coe'
INFO: [SIM-utils-43] Exported 'D:/AAAA/study/CS202jizu/project/project.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AAAA/study/CS202jizu/project/project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_TOP_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AAAA/study/CS202jizu/project/project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AAAA/study/CS202jizu/project/project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/VerilogFiles/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto c6002bc5bf944e8cbeb606920ca97c4e --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CPU_TOP_tb_behav xil_defaultlib.CPU_TOP_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 24 differs from formal bit length 16 for port switch2N4_in [D:/AAAA/study/CS202jizu/project/project.srcs/sim_1/new/top_tb.v:81]
WARNING: [VRFC 10-278] actual bit length 24 differs from formal bit length 16 for port led2N4 [D:/AAAA/study/CS202jizu/project/project.srcs/sim_1/new/top_tb.v:82]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 8 for port input_a [D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/top.v:282]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 8 for port input_b [D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/top.v:283]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 8 for port output_a [D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/top.v:284]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module CPU_TOP_tb.test.programrom_dut.instmem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module CPU_TOP_tb.test.dmemory32_dut.ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
add_wave {{/CPU_TOP_tb/test/programrom_dut}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AAAA/study/CS202jizu/project/project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/VerilogFiles/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/AAAA/study/CS202jizu/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_TOP_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/AAAA/study/CS202jizu/project/project.sim/sim_1/behav/xsim/dmem32.coe'
INFO: [SIM-utils-43] Exported 'D:/AAAA/study/CS202jizu/project/project.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'D:/AAAA/study/CS202jizu/project/project.sim/sim_1/behav/xsim/prgmip32.coe'
INFO: [SIM-utils-43] Exported 'D:/AAAA/study/CS202jizu/project/project.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AAAA/study/CS202jizu/project/project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_TOP_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AAAA/study/CS202jizu/project/project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AAAA/study/CS202jizu/project/project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/VerilogFiles/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto c6002bc5bf944e8cbeb606920ca97c4e --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CPU_TOP_tb_behav xil_defaultlib.CPU_TOP_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 24 differs from formal bit length 16 for port switch2N4_in [D:/AAAA/study/CS202jizu/project/project.srcs/sim_1/new/top_tb.v:81]
WARNING: [VRFC 10-278] actual bit length 24 differs from formal bit length 16 for port led2N4 [D:/AAAA/study/CS202jizu/project/project.srcs/sim_1/new/top_tb.v:82]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 8 for port input_a [D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/top.v:282]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 8 for port input_b [D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/top.v:283]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 8 for port output_a [D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/top.v:284]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module CPU_TOP_tb.test.programrom_dut.instmem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module CPU_TOP_tb.test.dmemory32_dut.ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
add_wave {{/CPU_TOP_tb/test/programrom_dut/i_cache_dut}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AAAA/study/CS202jizu/project/project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/VerilogFiles/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/AAAA/study/CS202jizu/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_TOP_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/AAAA/study/CS202jizu/project/project.sim/sim_1/behav/xsim/dmem32.coe'
INFO: [SIM-utils-43] Exported 'D:/AAAA/study/CS202jizu/project/project.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'D:/AAAA/study/CS202jizu/project/project.sim/sim_1/behav/xsim/prgmip32.coe'
INFO: [SIM-utils-43] Exported 'D:/AAAA/study/CS202jizu/project/project.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AAAA/study/CS202jizu/project/project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_TOP_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AAAA/study/CS202jizu/project/project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AAAA/study/CS202jizu/project/project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/VerilogFiles/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto c6002bc5bf944e8cbeb606920ca97c4e --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CPU_TOP_tb_behav xil_defaultlib.CPU_TOP_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 24 differs from formal bit length 16 for port switch2N4_in [D:/AAAA/study/CS202jizu/project/project.srcs/sim_1/new/top_tb.v:81]
WARNING: [VRFC 10-278] actual bit length 24 differs from formal bit length 16 for port led2N4 [D:/AAAA/study/CS202jizu/project/project.srcs/sim_1/new/top_tb.v:82]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 8 for port input_a [D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/top.v:282]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 8 for port input_b [D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/top.v:283]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 8 for port output_a [D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/top.v:284]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module CPU_TOP_tb.test.programrom_dut.instmem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module CPU_TOP_tb.test.dmemory32_dut.ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
add_wave {{/CPU_TOP_tb/test/Ifetc32_dut}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AAAA/study/CS202jizu/project/project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/VerilogFiles/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/AAAA/study/CS202jizu/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_TOP_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/AAAA/study/CS202jizu/project/project.sim/sim_1/behav/xsim/dmem32.coe'
INFO: [SIM-utils-43] Exported 'D:/AAAA/study/CS202jizu/project/project.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'D:/AAAA/study/CS202jizu/project/project.sim/sim_1/behav/xsim/prgmip32.coe'
INFO: [SIM-utils-43] Exported 'D:/AAAA/study/CS202jizu/project/project.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AAAA/study/CS202jizu/project/project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_TOP_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AAAA/study/CS202jizu/project/project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AAAA/study/CS202jizu/project/project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/VerilogFiles/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto c6002bc5bf944e8cbeb606920ca97c4e --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CPU_TOP_tb_behav xil_defaultlib.CPU_TOP_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 24 differs from formal bit length 16 for port switch2N4_in [D:/AAAA/study/CS202jizu/project/project.srcs/sim_1/new/top_tb.v:81]
WARNING: [VRFC 10-278] actual bit length 24 differs from formal bit length 16 for port led2N4 [D:/AAAA/study/CS202jizu/project/project.srcs/sim_1/new/top_tb.v:82]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 8 for port input_a [D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/top.v:282]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 8 for port input_b [D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/top.v:283]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 8 for port output_a [D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/top.v:284]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module CPU_TOP_tb.test.programrom_dut.instmem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module CPU_TOP_tb.test.dmemory32_dut.ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu May 25 19:28:07 2023...
