--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml stopwatch.twx stopwatch.ncd -o stopwatch.twr stopwatch.pcf
-ucf nexys3.ucf

Design file:              stopwatch.ncd
Physical constraint file: stopwatch.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1697 paths analyzed, 427 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.849ns.
--------------------------------------------------------------------------------

Paths for end point timer_seq/min_ones_clock (SLICE_X23Y18.A5), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.151ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_d/state (FF)
  Destination:          timer_seq/min_ones_clock (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.794ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.254 - 0.274)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rst_d/state to timer_seq/min_ones_clock
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y17.AQ      Tcko                  0.391   rst_d/state
                                                       rst_d/state
    SLICE_X18Y27.D4      net (fanout=7)        1.160   rst_d/state
    SLICE_X18Y27.D       Tilo                  0.203   pause_d/sync_1
                                                       rst_d/idle1
    SLICE_X23Y18.B4      net (fanout=6)        1.272   rst_d/idle
    SLICE_X23Y18.B       Tilo                  0.259   timer_seq/min_ones_clock
                                                       timer_seq/Mmux_sel_GND_6_o_Mux_2_o11
    SLICE_X23Y18.A5      net (fanout=1)        0.187   timer_seq/sel_GND_6_o_Mux_2_o
    SLICE_X23Y18.CLK     Tas                   0.322   timer_seq/min_ones_clock
                                                       timer_seq/min_ones_clock_rstpot
                                                       timer_seq/min_ones_clock
    -------------------------------------------------  ---------------------------
    Total                                      3.794ns (1.175ns logic, 2.619ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.477ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_d/sync_1 (FF)
  Destination:          timer_seq/min_ones_clock (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.489ns (Levels of Logic = 3)
  Clock Path Skew:      0.001ns (0.254 - 0.253)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rst_d/sync_1 to timer_seq/min_ones_clock
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y27.BQ      Tcko                  0.447   pause_d/sync_1
                                                       rst_d/sync_1
    SLICE_X18Y27.D2      net (fanout=4)        0.799   rst_d/sync_1
    SLICE_X18Y27.D       Tilo                  0.203   pause_d/sync_1
                                                       rst_d/idle1
    SLICE_X23Y18.B4      net (fanout=6)        1.272   rst_d/idle
    SLICE_X23Y18.B       Tilo                  0.259   timer_seq/min_ones_clock
                                                       timer_seq/Mmux_sel_GND_6_o_Mux_2_o11
    SLICE_X23Y18.A5      net (fanout=1)        0.187   timer_seq/sel_GND_6_o_Mux_2_o
    SLICE_X23Y18.CLK     Tas                   0.322   timer_seq/min_ones_clock
                                                       timer_seq/min_ones_clock_rstpot
                                                       timer_seq/min_ones_clock
    -------------------------------------------------  ---------------------------
    Total                                      3.489ns (1.231ns logic, 2.258ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.771ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_d/count_10 (FF)
  Destination:          timer_seq/min_ones_clock (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.187ns (Levels of Logic = 3)
  Clock Path Skew:      -0.007ns (0.154 - 0.161)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rst_d/count_10 to timer_seq/min_ones_clock
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y19.CQ      Tcko                  0.447   rst_d/count<11>
                                                       rst_d/count_10
    SLICE_X23Y18.D1      net (fanout=2)        1.000   rst_d/count<10>
    SLICE_X23Y18.D       Tilo                  0.259   timer_seq/min_ones_clock
                                                       rst_d/out1
    SLICE_X23Y18.B3      net (fanout=5)        0.713   rst_d/out
    SLICE_X23Y18.B       Tilo                  0.259   timer_seq/min_ones_clock
                                                       timer_seq/Mmux_sel_GND_6_o_Mux_2_o11
    SLICE_X23Y18.A5      net (fanout=1)        0.187   timer_seq/sel_GND_6_o_Mux_2_o
    SLICE_X23Y18.CLK     Tas                   0.322   timer_seq/min_ones_clock
                                                       timer_seq/min_ones_clock_rstpot
                                                       timer_seq/min_ones_clock
    -------------------------------------------------  ---------------------------
    Total                                      3.187ns (1.287ns logic, 1.900ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------

Paths for end point display/digit_data_3 (SLICE_X24Y16.A5), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.285ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_d/state (FF)
  Destination:          display/digit_data_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.672ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.156 - 0.164)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rst_d/state to display/digit_data_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y17.AQ      Tcko                  0.391   rst_d/state
                                                       rst_d/state
    SLICE_X18Y27.D4      net (fanout=7)        1.160   rst_d/state
    SLICE_X18Y27.D       Tilo                  0.203   pause_d/sync_1
                                                       rst_d/idle1
    SLICE_X24Y16.B5      net (fanout=6)        1.203   rst_d/idle
    SLICE_X24Y16.B       Tilo                  0.205   display/digit_data<3>
                                                       display/Mmux_digit_data[3]_units[3]_mux_21_OUT41
    SLICE_X24Y16.A5      net (fanout=1)        0.169   display/digit_data[3]_units[3]_mux_21_OUT<3>
    SLICE_X24Y16.CLK     Tas                   0.341   display/digit_data<3>
                                                       display/digit_data_3_dpot
                                                       display/digit_data_3
    -------------------------------------------------  ---------------------------
    Total                                      3.672ns (1.140ns logic, 2.532ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.606ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_d/sync_1 (FF)
  Destination:          display/digit_data_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.367ns (Levels of Logic = 3)
  Clock Path Skew:      0.008ns (0.261 - 0.253)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rst_d/sync_1 to display/digit_data_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y27.BQ      Tcko                  0.447   pause_d/sync_1
                                                       rst_d/sync_1
    SLICE_X18Y27.D2      net (fanout=4)        0.799   rst_d/sync_1
    SLICE_X18Y27.D       Tilo                  0.203   pause_d/sync_1
                                                       rst_d/idle1
    SLICE_X24Y16.B5      net (fanout=6)        1.203   rst_d/idle
    SLICE_X24Y16.B       Tilo                  0.205   display/digit_data<3>
                                                       display/Mmux_digit_data[3]_units[3]_mux_21_OUT41
    SLICE_X24Y16.A5      net (fanout=1)        0.169   display/digit_data[3]_units[3]_mux_21_OUT<3>
    SLICE_X24Y16.CLK     Tas                   0.341   display/digit_data<3>
                                                       display/digit_data_3_dpot
                                                       display/digit_data_3
    -------------------------------------------------  ---------------------------
    Total                                      3.367ns (1.196ns logic, 2.171ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.776ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_d/count_10 (FF)
  Destination:          display/digit_data_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.184ns (Levels of Logic = 3)
  Clock Path Skew:      -0.005ns (0.261 - 0.266)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rst_d/count_10 to display/digit_data_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y19.CQ      Tcko                  0.447   rst_d/count<11>
                                                       rst_d/count_10
    SLICE_X23Y18.D1      net (fanout=2)        1.000   rst_d/count<10>
    SLICE_X23Y18.D       Tilo                  0.259   timer_seq/min_ones_clock
                                                       rst_d/out1
    SLICE_X24Y16.B3      net (fanout=5)        0.763   rst_d/out
    SLICE_X24Y16.B       Tilo                  0.205   display/digit_data<3>
                                                       display/Mmux_digit_data[3]_units[3]_mux_21_OUT41
    SLICE_X24Y16.A5      net (fanout=1)        0.169   display/digit_data[3]_units[3]_mux_21_OUT<3>
    SLICE_X24Y16.CLK     Tas                   0.341   display/digit_data<3>
                                                       display/digit_data_3_dpot
                                                       display/digit_data_3
    -------------------------------------------------  ---------------------------
    Total                                      3.184ns (1.252ns logic, 1.932ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------

Paths for end point display/digit_3 (SLICE_X29Y14.D4), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.485ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/prescaler_0 (FF)
  Destination:          display/digit_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.476ns (Levels of Logic = 3)
  Clock Path Skew:      -0.004ns (0.361 - 0.365)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/prescaler_0 to display/digit_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y16.AQ      Tcko                  0.447   display/prescaler<3>
                                                       display/prescaler_0
    SLICE_X28Y16.B3      net (fanout=2)        0.888   display/prescaler<0>
    SLICE_X28Y16.B       Tilo                  0.205   display/prescaler[23]_GND_4_o_equal_6_o<23>1
                                                       display/prescaler[23]_GND_4_o_equal_6_o<23>2
    SLICE_X25Y18.B5      net (fanout=22)       0.664   display/prescaler[23]_GND_4_o_equal_6_o<23>1
    SLICE_X25Y18.B       Tilo                  0.259   display/digit_posn<0>
                                                       display/prescaler[23]_GND_4_o_equal_6_o<23>4_rstpot
    SLICE_X29Y14.D4      net (fanout=6)        0.691   display/prescaler[23]_GND_4_o_equal_6_o<23>4_rstpot
    SLICE_X29Y14.CLK     Tas                   0.322   display/digit<3>
                                                       display/digit_3_dpot
                                                       display/digit_3
    -------------------------------------------------  ---------------------------
    Total                                      3.476ns (1.233ns logic, 2.243ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.616ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/prescaler_6 (FF)
  Destination:          display/digit_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.336ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.361 - 0.374)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/prescaler_6 to display/digit_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y17.CQ      Tcko                  0.391   display/prescaler<7>
                                                       display/prescaler_6
    SLICE_X28Y16.B1      net (fanout=2)        0.804   display/prescaler<6>
    SLICE_X28Y16.B       Tilo                  0.205   display/prescaler[23]_GND_4_o_equal_6_o<23>1
                                                       display/prescaler[23]_GND_4_o_equal_6_o<23>2
    SLICE_X25Y18.B5      net (fanout=22)       0.664   display/prescaler[23]_GND_4_o_equal_6_o<23>1
    SLICE_X25Y18.B       Tilo                  0.259   display/digit_posn<0>
                                                       display/prescaler[23]_GND_4_o_equal_6_o<23>4_rstpot
    SLICE_X29Y14.D4      net (fanout=6)        0.691   display/prescaler[23]_GND_4_o_equal_6_o<23>4_rstpot
    SLICE_X29Y14.CLK     Tas                   0.322   display/digit<3>
                                                       display/digit_3_dpot
                                                       display/digit_3
    -------------------------------------------------  ---------------------------
    Total                                      3.336ns (1.177ns logic, 2.159ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.644ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/prescaler_1 (FF)
  Destination:          display/digit_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.317ns (Levels of Logic = 3)
  Clock Path Skew:      -0.004ns (0.361 - 0.365)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/prescaler_1 to display/digit_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y16.BQ      Tcko                  0.447   display/prescaler<3>
                                                       display/prescaler_1
    SLICE_X28Y16.B4      net (fanout=2)        0.729   display/prescaler<1>
    SLICE_X28Y16.B       Tilo                  0.205   display/prescaler[23]_GND_4_o_equal_6_o<23>1
                                                       display/prescaler[23]_GND_4_o_equal_6_o<23>2
    SLICE_X25Y18.B5      net (fanout=22)       0.664   display/prescaler[23]_GND_4_o_equal_6_o<23>1
    SLICE_X25Y18.B       Tilo                  0.259   display/digit_posn<0>
                                                       display/prescaler[23]_GND_4_o_equal_6_o<23>4_rstpot
    SLICE_X29Y14.D4      net (fanout=6)        0.691   display/prescaler[23]_GND_4_o_equal_6_o<23>4_rstpot
    SLICE_X29Y14.CLK     Tas                   0.322   display/digit<3>
                                                       display/digit_3_dpot
                                                       display/digit_3
    -------------------------------------------------  ---------------------------
    Total                                      3.317ns (1.233ns logic, 2.084ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point display/digit_data_3 (SLICE_X24Y16.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.411ns (requirement - (clock path skew + uncertainty - data path))
  Source:               display/digit_data_3 (FF)
  Destination:          display/digit_data_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.411ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: display/digit_data_3 to display/digit_data_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y16.AQ      Tcko                  0.200   display/digit_data<3>
                                                       display/digit_data_3
    SLICE_X24Y16.A6      net (fanout=5)        0.021   display/digit_data<3>
    SLICE_X24Y16.CLK     Tah         (-Th)    -0.190   display/digit_data<3>
                                                       display/digit_data_3_dpot
                                                       display/digit_data_3
    -------------------------------------------------  ---------------------------
    Total                                      0.411ns (0.390ns logic, 0.021ns route)
                                                       (94.9% logic, 5.1% route)

--------------------------------------------------------------------------------

Paths for end point divider/clk_display (SLICE_X24Y18.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.416ns (requirement - (clock path skew + uncertainty - data path))
  Source:               divider/clk_display (FF)
  Destination:          divider/clk_display (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.416ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: divider/clk_display to divider/clk_display
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y18.AQ      Tcko                  0.200   divider/clk_display
                                                       divider/clk_display
    SLICE_X24Y18.A6      net (fanout=3)        0.026   divider/clk_display
    SLICE_X24Y18.CLK     Tah         (-Th)    -0.190   divider/clk_display
                                                       divider/clk_display_rstpot
                                                       divider/clk_display
    -------------------------------------------------  ---------------------------
    Total                                      0.416ns (0.390ns logic, 0.026ns route)
                                                       (93.8% logic, 6.2% route)

--------------------------------------------------------------------------------

Paths for end point timer_seq/min_ones_clock (SLICE_X23Y18.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.438ns (requirement - (clock path skew + uncertainty - data path))
  Source:               timer_seq/min_ones_clock (FF)
  Destination:          timer_seq/min_ones_clock (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.438ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: timer_seq/min_ones_clock to timer_seq/min_ones_clock
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y18.AQ      Tcko                  0.198   timer_seq/min_ones_clock
                                                       timer_seq/min_ones_clock
    SLICE_X23Y18.A6      net (fanout=2)        0.025   timer_seq/min_ones_clock
    SLICE_X23Y18.CLK     Tah         (-Th)    -0.215   timer_seq/min_ones_clock
                                                       timer_seq/min_ones_clock_rstpot
                                                       timer_seq/min_ones_clock
    -------------------------------------------------  ---------------------------
    Total                                      0.438ns (0.413ns logic, 0.025ns route)
                                                       (94.3% logic, 5.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: pause_d/sync_1/CLK
  Logical resource: rst_d/Mshreg_sync_1/CLK
  Location pin: SLICE_X18Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: pause_d/sync_1/CLK
  Logical resource: pause_d/Mshreg_sync_1/CLK
  Location pin: SLICE_X18Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.849|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1697 paths, 0 nets, and 442 connections

Design statistics:
   Minimum period:   3.849ns{1}   (Maximum frequency: 259.808MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Feb 18 00:11:13 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 400 MB



