{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1536898873418 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1536898873418 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 13 23:21:13 2018 " "Processing started: Thu Sep 13 23:21:13 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1536898873418 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1536898873418 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Compare_add_circuit -c Compare_add_circuit " "Command: quartus_map --read_settings_files=on --write_settings_files=off Compare_add_circuit -c Compare_add_circuit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1536898873418 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1536898873715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compare_add_circuit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compare_add_circuit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Compare_add_circuit-Compare_add_circuit_arc " "Found design unit 1: Compare_add_circuit-Compare_add_circuit_arc" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536898874075 ""} { "Info" "ISGN_ENTITY_NAME" "1 Compare_add_circuit " "Found entity 1: Compare_add_circuit" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536898874075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536898874075 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Compare_add_circuit " "Elaborating entity \"Compare_add_circuit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1536898874106 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "salidadSum Compare_add_circuit.vhd(47) " "VHDL Process Statement warning at Compare_add_circuit.vhd(47): inferring latch(es) for signal or variable \"salidadSum\", which holds its previous value in one or more paths through the process" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 47 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1536898874106 "|Compare_add_circuit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidadSum\[3\] Compare_add_circuit.vhd(47) " "Inferred latch for \"salidadSum\[3\]\" at Compare_add_circuit.vhd(47)" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536898874106 "|Compare_add_circuit"}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "sa\[0\] " "Inserted always-enabled tri-state buffer between \"sa\[0\]\" and its non-tri-state driver." {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 8 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1536898874403 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "sa\[1\] " "Inserted always-enabled tri-state buffer between \"sa\[1\]\" and its non-tri-state driver." {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 8 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1536898874403 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "sa\[2\] " "Inserted always-enabled tri-state buffer between \"sa\[2\]\" and its non-tri-state driver." {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 8 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1536898874403 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "sb\[0\] " "Inserted always-enabled tri-state buffer between \"sb\[0\]\" and its non-tri-state driver." {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1536898874403 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "sb\[1\] " "Inserted always-enabled tri-state buffer between \"sb\[1\]\" and its non-tri-state driver." {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1536898874403 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "sb\[2\] " "Inserted always-enabled tri-state buffer between \"sb\[2\]\" and its non-tri-state driver." {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1536898874403 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "c\[0\] " "Inserted always-enabled tri-state buffer between \"c\[0\]\" and its non-tri-state driver." {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 10 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1536898874403 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "c\[1\] " "Inserted always-enabled tri-state buffer between \"c\[1\]\" and its non-tri-state driver." {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 10 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1536898874403 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "c\[2\] " "Inserted always-enabled tri-state buffer between \"c\[2\]\" and its non-tri-state driver." {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 10 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1536898874403 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1536898874403 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirs are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "sa\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"sa\[0\]\" is moved to its source" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 8 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1536898874419 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "sa\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"sa\[1\]\" is moved to its source" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 8 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1536898874419 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "sa\[2\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"sa\[2\]\" is moved to its source" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 8 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1536898874419 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "sb\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"sb\[0\]\" is moved to its source" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1536898874419 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "sb\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"sb\[1\]\" is moved to its source" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1536898874419 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "sb\[2\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"sb\[2\]\" is moved to its source" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1536898874419 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "c\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"c\[0\]\" is moved to its source" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 10 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1536898874419 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "c\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"c\[1\]\" is moved to its source" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 10 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1536898874419 ""}  } {  } 0 13060 "One or more bidirs are fed by always enabled tri-state buffers" 0 0 "Quartus II" 0 -1 1536898874419 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "sa\[0\]~synth " "Node \"sa\[0\]~synth\"" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 8 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536898874419 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sa\[1\]~synth " "Node \"sa\[1\]~synth\"" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 8 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536898874419 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sa\[2\]~synth " "Node \"sa\[2\]~synth\"" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 8 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536898874419 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sb\[0\]~synth " "Node \"sb\[0\]~synth\"" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536898874419 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sb\[1\]~synth " "Node \"sb\[1\]~synth\"" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536898874419 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sb\[2\]~synth " "Node \"sb\[2\]~synth\"" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536898874419 ""} { "Warning" "WMLS_MLS_NODE_NAME" "c\[0\]~synth " "Node \"c\[0\]~synth\"" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536898874419 ""} { "Warning" "WMLS_MLS_NODE_NAME" "c\[1\]~synth " "Node \"c\[1\]~synth\"" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536898874419 ""} { "Warning" "WMLS_MLS_NODE_NAME" "c\[2\]~synth " "Node \"c\[2\]~synth\"" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536898874419 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1536898874419 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "salidadSum\[3\] VCC " "Pin \"salidadSum\[3\]\" is stuck at VCC" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1536898874434 "|Compare_add_circuit|salidadSum[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1536898874434 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1536898874574 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536898874574 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "58 " "Design contains 58 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Num1\[3\] " "No output dependent on input pin \"Num1\[3\]\"" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536898874684 "|Compare_add_circuit|Num1[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Num1\[4\] " "No output dependent on input pin \"Num1\[4\]\"" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536898874684 "|Compare_add_circuit|Num1[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Num1\[5\] " "No output dependent on input pin \"Num1\[5\]\"" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536898874684 "|Compare_add_circuit|Num1[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Num1\[6\] " "No output dependent on input pin \"Num1\[6\]\"" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536898874684 "|Compare_add_circuit|Num1[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Num1\[7\] " "No output dependent on input pin \"Num1\[7\]\"" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536898874684 "|Compare_add_circuit|Num1[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Num1\[8\] " "No output dependent on input pin \"Num1\[8\]\"" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536898874684 "|Compare_add_circuit|Num1[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Num1\[9\] " "No output dependent on input pin \"Num1\[9\]\"" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536898874684 "|Compare_add_circuit|Num1[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Num1\[10\] " "No output dependent on input pin \"Num1\[10\]\"" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536898874684 "|Compare_add_circuit|Num1[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Num1\[11\] " "No output dependent on input pin \"Num1\[11\]\"" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536898874684 "|Compare_add_circuit|Num1[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Num1\[12\] " "No output dependent on input pin \"Num1\[12\]\"" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536898874684 "|Compare_add_circuit|Num1[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Num1\[13\] " "No output dependent on input pin \"Num1\[13\]\"" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536898874684 "|Compare_add_circuit|Num1[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Num1\[14\] " "No output dependent on input pin \"Num1\[14\]\"" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536898874684 "|Compare_add_circuit|Num1[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Num1\[15\] " "No output dependent on input pin \"Num1\[15\]\"" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536898874684 "|Compare_add_circuit|Num1[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Num1\[16\] " "No output dependent on input pin \"Num1\[16\]\"" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536898874684 "|Compare_add_circuit|Num1[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Num1\[17\] " "No output dependent on input pin \"Num1\[17\]\"" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536898874684 "|Compare_add_circuit|Num1[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Num1\[18\] " "No output dependent on input pin \"Num1\[18\]\"" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536898874684 "|Compare_add_circuit|Num1[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Num1\[19\] " "No output dependent on input pin \"Num1\[19\]\"" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536898874684 "|Compare_add_circuit|Num1[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Num1\[20\] " "No output dependent on input pin \"Num1\[20\]\"" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536898874684 "|Compare_add_circuit|Num1[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Num1\[21\] " "No output dependent on input pin \"Num1\[21\]\"" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536898874684 "|Compare_add_circuit|Num1[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Num1\[22\] " "No output dependent on input pin \"Num1\[22\]\"" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536898874684 "|Compare_add_circuit|Num1[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Num1\[23\] " "No output dependent on input pin \"Num1\[23\]\"" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536898874684 "|Compare_add_circuit|Num1[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Num1\[24\] " "No output dependent on input pin \"Num1\[24\]\"" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536898874684 "|Compare_add_circuit|Num1[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Num1\[25\] " "No output dependent on input pin \"Num1\[25\]\"" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536898874684 "|Compare_add_circuit|Num1[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Num1\[26\] " "No output dependent on input pin \"Num1\[26\]\"" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536898874684 "|Compare_add_circuit|Num1[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Num1\[27\] " "No output dependent on input pin \"Num1\[27\]\"" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536898874684 "|Compare_add_circuit|Num1[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Num1\[28\] " "No output dependent on input pin \"Num1\[28\]\"" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536898874684 "|Compare_add_circuit|Num1[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Num1\[29\] " "No output dependent on input pin \"Num1\[29\]\"" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536898874684 "|Compare_add_circuit|Num1[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Num1\[30\] " "No output dependent on input pin \"Num1\[30\]\"" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536898874684 "|Compare_add_circuit|Num1[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Num1\[31\] " "No output dependent on input pin \"Num1\[31\]\"" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536898874684 "|Compare_add_circuit|Num1[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Num2\[3\] " "No output dependent on input pin \"Num2\[3\]\"" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536898874684 "|Compare_add_circuit|Num2[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Num2\[4\] " "No output dependent on input pin \"Num2\[4\]\"" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536898874684 "|Compare_add_circuit|Num2[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Num2\[5\] " "No output dependent on input pin \"Num2\[5\]\"" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536898874684 "|Compare_add_circuit|Num2[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Num2\[6\] " "No output dependent on input pin \"Num2\[6\]\"" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536898874684 "|Compare_add_circuit|Num2[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Num2\[7\] " "No output dependent on input pin \"Num2\[7\]\"" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536898874684 "|Compare_add_circuit|Num2[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Num2\[8\] " "No output dependent on input pin \"Num2\[8\]\"" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536898874684 "|Compare_add_circuit|Num2[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Num2\[9\] " "No output dependent on input pin \"Num2\[9\]\"" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536898874684 "|Compare_add_circuit|Num2[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Num2\[10\] " "No output dependent on input pin \"Num2\[10\]\"" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536898874684 "|Compare_add_circuit|Num2[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Num2\[11\] " "No output dependent on input pin \"Num2\[11\]\"" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536898874684 "|Compare_add_circuit|Num2[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Num2\[12\] " "No output dependent on input pin \"Num2\[12\]\"" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536898874684 "|Compare_add_circuit|Num2[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Num2\[13\] " "No output dependent on input pin \"Num2\[13\]\"" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536898874684 "|Compare_add_circuit|Num2[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Num2\[14\] " "No output dependent on input pin \"Num2\[14\]\"" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536898874684 "|Compare_add_circuit|Num2[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Num2\[15\] " "No output dependent on input pin \"Num2\[15\]\"" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536898874684 "|Compare_add_circuit|Num2[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Num2\[16\] " "No output dependent on input pin \"Num2\[16\]\"" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536898874684 "|Compare_add_circuit|Num2[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Num2\[17\] " "No output dependent on input pin \"Num2\[17\]\"" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536898874684 "|Compare_add_circuit|Num2[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Num2\[18\] " "No output dependent on input pin \"Num2\[18\]\"" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536898874684 "|Compare_add_circuit|Num2[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Num2\[19\] " "No output dependent on input pin \"Num2\[19\]\"" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536898874684 "|Compare_add_circuit|Num2[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Num2\[20\] " "No output dependent on input pin \"Num2\[20\]\"" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536898874684 "|Compare_add_circuit|Num2[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Num2\[21\] " "No output dependent on input pin \"Num2\[21\]\"" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536898874684 "|Compare_add_circuit|Num2[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Num2\[22\] " "No output dependent on input pin \"Num2\[22\]\"" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536898874684 "|Compare_add_circuit|Num2[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Num2\[23\] " "No output dependent on input pin \"Num2\[23\]\"" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536898874684 "|Compare_add_circuit|Num2[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Num2\[24\] " "No output dependent on input pin \"Num2\[24\]\"" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536898874684 "|Compare_add_circuit|Num2[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Num2\[25\] " "No output dependent on input pin \"Num2\[25\]\"" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536898874684 "|Compare_add_circuit|Num2[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Num2\[26\] " "No output dependent on input pin \"Num2\[26\]\"" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536898874684 "|Compare_add_circuit|Num2[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Num2\[27\] " "No output dependent on input pin \"Num2\[27\]\"" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536898874684 "|Compare_add_circuit|Num2[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Num2\[28\] " "No output dependent on input pin \"Num2\[28\]\"" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536898874684 "|Compare_add_circuit|Num2[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Num2\[29\] " "No output dependent on input pin \"Num2\[29\]\"" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536898874684 "|Compare_add_circuit|Num2[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Num2\[30\] " "No output dependent on input pin \"Num2\[30\]\"" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536898874684 "|Compare_add_circuit|Num2[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Num2\[31\] " "No output dependent on input pin \"Num2\[31\]\"" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536898874684 "|Compare_add_circuit|Num2[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1536898874684 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "86 " "Implemented 86 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "64 " "Implemented 64 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1536898874684 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1536898874684 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "9 " "Implemented 9 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1536898874684 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Implemented 8 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1536898874684 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1536898874684 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 83 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 83 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4653 " "Peak virtual memory: 4653 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1536898874731 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 13 23:21:14 2018 " "Processing ended: Thu Sep 13 23:21:14 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1536898874731 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1536898874731 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1536898874731 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1536898874731 ""}
