[{"origin":"https://github.com/NetFPGA/P4-NetFPGA-public","visit":11,"date":"2020-04-05T13:03:01.035294+00:00","status":"full","snapshot":"13187bb39d7b16297beee3d3f3e49444f7f2e97d","type":"git","metadata":{},"origin_visit_url":"https://archive.softwareheritage.org/api/1/origin/https://github.com/NetFPGA/P4-NetFPGA-public/visit/11/","snapshot_url":"https://archive.softwareheritage.org/api/1/snapshot/13187bb39d7b16297beee3d3f3e49444f7f2e97d/"},{"origin":"https://github.com/NetFPGA/P4-NetFPGA-public","visit":10,"date":"2018-02-08T17:25:01.882785+00:00","status":"full","snapshot":"1006b881e4f227d38bc8bd262e01285652155eef","type":"git","metadata":{},"origin_visit_url":"https://archive.softwareheritage.org/api/1/origin/https://github.com/NetFPGA/P4-NetFPGA-public/visit/10/","snapshot_url":"https://archive.softwareheritage.org/api/1/snapshot/1006b881e4f227d38bc8bd262e01285652155eef/"},{"origin":"https://github.com/NetFPGA/P4-NetFPGA-public","visit":9,"date":"2017-11-18T16:21:52.032387+00:00","status":"partial","snapshot":null,"type":"git","metadata":{},"origin_visit_url":"https://archive.softwareheritage.org/api/1/origin/https://github.com/NetFPGA/P4-NetFPGA-public/visit/9/","snapshot_url":null},{"origin":"https://github.com/NetFPGA/P4-NetFPGA-public","visit":8,"date":"2017-11-04T19:52:51.610025+00:00","status":"full","snapshot":"1006b881e4f227d38bc8bd262e01285652155eef","type":"git","metadata":{},"origin_visit_url":"https://archive.softwareheritage.org/api/1/origin/https://github.com/NetFPGA/P4-NetFPGA-public/visit/8/","snapshot_url":"https://archive.softwareheritage.org/api/1/snapshot/1006b881e4f227d38bc8bd262e01285652155eef/"},{"origin":"https://github.com/NetFPGA/P4-NetFPGA-public","visit":7,"date":"2017-10-17T08:24:26.894667+00:00","status":"full","snapshot":"1006b881e4f227d38bc8bd262e01285652155eef","type":"git","metadata":{},"origin_visit_url":"https://archive.softwareheritage.org/api/1/origin/https://github.com/NetFPGA/P4-NetFPGA-public/visit/7/","snapshot_url":"https://archive.softwareheritage.org/api/1/snapshot/1006b881e4f227d38bc8bd262e01285652155eef/"},{"origin":"https://github.com/NetFPGA/P4-NetFPGA-public","visit":6,"date":"2017-10-06T22:12:44.107241+00:00","status":"full","snapshot":"1006b881e4f227d38bc8bd262e01285652155eef","type":"git","metadata":{},"origin_visit_url":"https://archive.softwareheritage.org/api/1/origin/https://github.com/NetFPGA/P4-NetFPGA-public/visit/6/","snapshot_url":"https://archive.softwareheritage.org/api/1/snapshot/1006b881e4f227d38bc8bd262e01285652155eef/"},{"origin":"https://github.com/NetFPGA/P4-NetFPGA-public","visit":5,"date":"2017-10-02T10:50:34.039254+00:00","status":"full","snapshot":"1006b881e4f227d38bc8bd262e01285652155eef","type":"git","metadata":{},"origin_visit_url":"https://archive.softwareheritage.org/api/1/origin/https://github.com/NetFPGA/P4-NetFPGA-public/visit/5/","snapshot_url":"https://archive.softwareheritage.org/api/1/snapshot/1006b881e4f227d38bc8bd262e01285652155eef/"},{"origin":"https://github.com/NetFPGA/P4-NetFPGA-public","visit":4,"date":"2017-09-10T01:20:46.805808+00:00","status":"full","snapshot":"1006b881e4f227d38bc8bd262e01285652155eef","type":"git","metadata":{},"origin_visit_url":"https://archive.softwareheritage.org/api/1/origin/https://github.com/NetFPGA/P4-NetFPGA-public/visit/4/","snapshot_url":"https://archive.softwareheritage.org/api/1/snapshot/1006b881e4f227d38bc8bd262e01285652155eef/"},{"origin":"https://github.com/NetFPGA/P4-NetFPGA-public","visit":3,"date":"2017-09-02T01:09:21.219714+00:00","status":"full","snapshot":"1006b881e4f227d38bc8bd262e01285652155eef","type":"git","metadata":{},"origin_visit_url":"https://archive.softwareheritage.org/api/1/origin/https://github.com/NetFPGA/P4-NetFPGA-public/visit/3/","snapshot_url":"https://archive.softwareheritage.org/api/1/snapshot/1006b881e4f227d38bc8bd262e01285652155eef/"},{"origin":"https://github.com/NetFPGA/P4-NetFPGA-public","visit":2,"date":"2017-07-31T21:01:12.698008+00:00","status":"full","snapshot":"b465911fc02957cb8d1f84c2b91a5f948e5d5482","type":"git","metadata":{},"origin_visit_url":"https://archive.softwareheritage.org/api/1/origin/https://github.com/NetFPGA/P4-NetFPGA-public/visit/2/","snapshot_url":"https://archive.softwareheritage.org/api/1/snapshot/b465911fc02957cb8d1f84c2b91a5f948e5d5482/"}]
[{"origin":"https://github.com/NetFPGA/P4-NetFPGA-public","visit":1,"date":"2017-06-29T20:59:03.545766+00:00","status":"full","snapshot":"656c28b18200016048c6d323c7bd1a1b21704f6c","type":"git","metadata":{},"origin_visit_url":"https://archive.softwareheritage.org/api/1/origin/https://github.com/NetFPGA/P4-NetFPGA-public/visit/1/","snapshot_url":"https://archive.softwareheritage.org/api/1/snapshot/656c28b18200016048c6d323c7bd1a1b21704f6c/"}]
