v 20080127 1
T 300 3400 5 8 0 0 0 0 1
device=7420
T 300 3000 5 8 0 0 0 0 1
description=2 NAND gates with 4 inputs
T 300 3200 5 8 0 0 0 0 1
documentation=http://www-s.ti.com/sc/ds/sn74hc20.pdf
T 300 2800 5 8 0 0 0 0 1
author=Kai-Martin Knaak kmk@lilalaser.de
T 300 2600 5 8 0 0 0 0 1
dist-license=GPL 3, see http://www.gnu.org/licenses/gpl-3.0.txt
T 300 2400 5 8 0 0 0 0 1
use-license=free, no restrictions
T 300 2200 5 8 0 0 0 0 1
numslots=2
T 300 1800 5 8 0 0 0 0 1
slotdef=1:1,2,4,5,6
T 300 2000 5 8 0 0 0 0 1
slotdef=2:9,10,12,13,8
T 300 1400 8 10 1 1 0 0 1
refdes=U?
T 300 1200 8 10 1 1 0 0 1
value=74HC20
T 300 1000 8 8 1 1 0 0 1
footprint=SO14
T 800 1000 8 10 1 0 0 0 1
slot=1
P 850 600 900 600 1 0 1
{
T 900 650 5 8 1 1 0 0 1
pinnumber=6
T 900 650 5 8 0 1 0 0 1
pinseq=6
T 750 600 9 8 0 1 0 6 1
pinlabel=Y
T 750 600 5 8 0 1 0 8 1
pintype=out
}
P 100 100 0 100 1 0 1
{
T 100 150 5 8 1 1 0 6 1
pinnumber=5
T 100 150 5 8 0 1 0 6 1
pinseq=5
T 150 100 9 8 0 1 0 0 1
pinlabel=D
T 150 100 5 8 0 1 0 2 1
pintype=in
}
P 100 1100 0 1100 1 0 1
{
T 100 1150 5 8 1 1 0 6 1
pinnumber=1
T 100 1150 5 8 0 1 0 6 1
pinseq=1
T 150 1100 9 8 0 1 0 0 1
pinlabel=A
T 150 1100 5 8 0 1 0 2 1
pintype=in
}
P 100 800 0 800 1 0 1
{
T 100 850 5 8 1 1 0 6 1
pinnumber=2
T 100 850 5 8 0 1 0 6 1
pinseq=2
T 150 700 9 8 0 1 0 0 1
pinlabel=B
T 150 700 5 8 0 1 0 2 1
pintype=in
}
P 100 400 0 400 1 0 1
{
T 100 450 5 8 1 1 0 6 1
pinnumber=4
T 100 450 5 8 0 1 0 6 1
pinseq=4
T 150 400 9 8 0 1 0 0 1
pinlabel=C
T 150 400 5 8 0 1 0 2 1
pintype=in
}
L 100 300 100 100 3 0 0 0 -1 -1
L 100 1100 100 900 3 0 0 0 -1 -1
L 100 300 100 900 3 0 0 0 -1 -1
L 100 900 500 900 3 0 0 0 -1 -1
L 100 300 500 300 3 0 0 0 -1 -1
A 500 600 300 270 180 3 0 0 0 -1 -1
V 800 600 51 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
