# ADDER-SUBTRACTOR-USING-MODEL-SIMULATOR-VERILOG
A)- Ripple Carry Adder by Full Adder by Half Adder by Exor Gate,   
B)-   Full Subtractor by Half Subtractor by Exor Gate,
C)- 8:1 MUX from gate level modeling .
with bottom to top methodology
//
Carry Look Ahead Adder by Data Flow Modeling.
( a) - 4 BITS  & b) - 6 BITS )
