{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 21 23:26:55 2015 " "Info: Processing started: Thu May 21 23:26:55 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off cpu-evm -c cpu-evm " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off cpu-evm -c cpu-evm" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "cpu-evm EP2S15F484C3 " "Info: Automatically selected device EP2S15F484C3 for design cpu-evm" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/" 0 { } { { 0 { 0 ""} 0 278 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "81 81 " "Critical Warning: No exact pin location assignment(s) for 81 pins of 81 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RamWrite " "Info: Pin RamWrite not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { RamWrite } } } { "DMA.bdf" "" { Schematic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/DMA.bdf" { { 712 1176 1352 728 "RamWrite" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RamWrite } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/" 0 { } { { 0 { 0 ""} 0 185 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clkRam " "Info: Pin clkRam not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { clkRam } } } { "DMA.bdf" "" { Schematic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/DMA.bdf" { { 920 1168 1344 936 "clkRam" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkRam } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/" 0 { } { { 0 { 0 ""} 0 187 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OnDevice\[15\] " "Info: Pin OnDevice\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { OnDevice[15] } } } { "DMA.bdf" "" { Schematic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/DMA.bdf" { { 1032 1168 1344 1048 "OnDevice\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OnDevice[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/" 0 { } { { 0 { 0 ""} 0 143 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OnDevice\[14\] " "Info: Pin OnDevice\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { OnDevice[14] } } } { "DMA.bdf" "" { Schematic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/DMA.bdf" { { 1032 1168 1344 1048 "OnDevice\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OnDevice[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/" 0 { } { { 0 { 0 ""} 0 144 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OnDevice\[13\] " "Info: Pin OnDevice\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { OnDevice[13] } } } { "DMA.bdf" "" { Schematic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/DMA.bdf" { { 1032 1168 1344 1048 "OnDevice\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OnDevice[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/" 0 { } { { 0 { 0 ""} 0 145 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OnDevice\[12\] " "Info: Pin OnDevice\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { OnDevice[12] } } } { "DMA.bdf" "" { Schematic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/DMA.bdf" { { 1032 1168 1344 1048 "OnDevice\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OnDevice[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/" 0 { } { { 0 { 0 ""} 0 146 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OnDevice\[11\] " "Info: Pin OnDevice\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { OnDevice[11] } } } { "DMA.bdf" "" { Schematic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/DMA.bdf" { { 1032 1168 1344 1048 "OnDevice\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OnDevice[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/" 0 { } { { 0 { 0 ""} 0 147 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OnDevice\[10\] " "Info: Pin OnDevice\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { OnDevice[10] } } } { "DMA.bdf" "" { Schematic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/DMA.bdf" { { 1032 1168 1344 1048 "OnDevice\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OnDevice[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/" 0 { } { { 0 { 0 ""} 0 148 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OnDevice\[9\] " "Info: Pin OnDevice\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { OnDevice[9] } } } { "DMA.bdf" "" { Schematic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/DMA.bdf" { { 1032 1168 1344 1048 "OnDevice\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OnDevice[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/" 0 { } { { 0 { 0 ""} 0 149 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OnDevice\[8\] " "Info: Pin OnDevice\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { OnDevice[8] } } } { "DMA.bdf" "" { Schematic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/DMA.bdf" { { 1032 1168 1344 1048 "OnDevice\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OnDevice[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/" 0 { } { { 0 { 0 ""} 0 150 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OnDevice\[7\] " "Info: Pin OnDevice\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { OnDevice[7] } } } { "DMA.bdf" "" { Schematic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/DMA.bdf" { { 1032 1168 1344 1048 "OnDevice\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OnDevice[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/" 0 { } { { 0 { 0 ""} 0 151 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OnDevice\[6\] " "Info: Pin OnDevice\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { OnDevice[6] } } } { "DMA.bdf" "" { Schematic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/DMA.bdf" { { 1032 1168 1344 1048 "OnDevice\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OnDevice[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/" 0 { } { { 0 { 0 ""} 0 152 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OnDevice\[5\] " "Info: Pin OnDevice\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { OnDevice[5] } } } { "DMA.bdf" "" { Schematic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/DMA.bdf" { { 1032 1168 1344 1048 "OnDevice\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OnDevice[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/" 0 { } { { 0 { 0 ""} 0 153 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OnDevice\[4\] " "Info: Pin OnDevice\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { OnDevice[4] } } } { "DMA.bdf" "" { Schematic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/DMA.bdf" { { 1032 1168 1344 1048 "OnDevice\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OnDevice[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/" 0 { } { { 0 { 0 ""} 0 154 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OnDevice\[3\] " "Info: Pin OnDevice\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { OnDevice[3] } } } { "DMA.bdf" "" { Schematic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/DMA.bdf" { { 1032 1168 1344 1048 "OnDevice\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OnDevice[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/" 0 { } { { 0 { 0 ""} 0 155 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OnDevice\[2\] " "Info: Pin OnDevice\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { OnDevice[2] } } } { "DMA.bdf" "" { Schematic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/DMA.bdf" { { 1032 1168 1344 1048 "OnDevice\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OnDevice[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/" 0 { } { { 0 { 0 ""} 0 156 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OnDevice\[1\] " "Info: Pin OnDevice\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { OnDevice[1] } } } { "DMA.bdf" "" { Schematic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/DMA.bdf" { { 1032 1168 1344 1048 "OnDevice\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OnDevice[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/" 0 { } { { 0 { 0 ""} 0 157 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OnDevice\[0\] " "Info: Pin OnDevice\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { OnDevice[0] } } } { "DMA.bdf" "" { Schematic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/DMA.bdf" { { 1032 1168 1344 1048 "OnDevice\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OnDevice[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/" 0 { } { { 0 { 0 ""} 0 158 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ramAddress\[7\] " "Info: Pin ramAddress\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ramAddress[7] } } } { "DMA.bdf" "" { Schematic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/DMA.bdf" { { 176 1416 1595 192 "ramAddress\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramAddress[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/" 0 { } { { 0 { 0 ""} 0 159 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ramAddress\[6\] " "Info: Pin ramAddress\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ramAddress[6] } } } { "DMA.bdf" "" { Schematic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/DMA.bdf" { { 176 1416 1595 192 "ramAddress\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramAddress[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/" 0 { } { { 0 { 0 ""} 0 160 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ramAddress\[5\] " "Info: Pin ramAddress\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ramAddress[5] } } } { "DMA.bdf" "" { Schematic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/DMA.bdf" { { 176 1416 1595 192 "ramAddress\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramAddress[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/" 0 { } { { 0 { 0 ""} 0 161 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ramAddress\[4\] " "Info: Pin ramAddress\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ramAddress[4] } } } { "DMA.bdf" "" { Schematic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/DMA.bdf" { { 176 1416 1595 192 "ramAddress\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramAddress[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/" 0 { } { { 0 { 0 ""} 0 162 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ramAddress\[3\] " "Info: Pin ramAddress\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ramAddress[3] } } } { "DMA.bdf" "" { Schematic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/DMA.bdf" { { 176 1416 1595 192 "ramAddress\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramAddress[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/" 0 { } { { 0 { 0 ""} 0 163 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ramAddress\[2\] " "Info: Pin ramAddress\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ramAddress[2] } } } { "DMA.bdf" "" { Schematic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/DMA.bdf" { { 176 1416 1595 192 "ramAddress\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramAddress[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/" 0 { } { { 0 { 0 ""} 0 164 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ramAddress\[1\] " "Info: Pin ramAddress\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ramAddress[1] } } } { "DMA.bdf" "" { Schematic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/DMA.bdf" { { 176 1416 1595 192 "ramAddress\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramAddress[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/" 0 { } { { 0 { 0 ""} 0 165 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ramAddress\[0\] " "Info: Pin ramAddress\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ramAddress[0] } } } { "DMA.bdf" "" { Schematic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/DMA.bdf" { { 176 1416 1595 192 "ramAddress\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ramAddress[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/" 0 { } { { 0 { 0 ""} 0 166 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemWord\[15\] " "Info: Pin MemWord\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { MemWord[15] } } } { "DMA.bdf" "" { Schematic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/DMA.bdf" { { 1064 1176 1352 1080 "MemWord\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemWord[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/" 0 { } { { 0 { 0 ""} 0 111 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemWord\[14\] " "Info: Pin MemWord\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { MemWord[14] } } } { "DMA.bdf" "" { Schematic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/DMA.bdf" { { 1064 1176 1352 1080 "MemWord\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemWord[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/" 0 { } { { 0 { 0 ""} 0 112 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemWord\[13\] " "Info: Pin MemWord\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { MemWord[13] } } } { "DMA.bdf" "" { Schematic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/DMA.bdf" { { 1064 1176 1352 1080 "MemWord\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemWord[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/" 0 { } { { 0 { 0 ""} 0 113 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemWord\[12\] " "Info: Pin MemWord\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { MemWord[12] } } } { "DMA.bdf" "" { Schematic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/DMA.bdf" { { 1064 1176 1352 1080 "MemWord\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemWord[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/" 0 { } { { 0 { 0 ""} 0 114 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemWord\[11\] " "Info: Pin MemWord\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { MemWord[11] } } } { "DMA.bdf" "" { Schematic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/DMA.bdf" { { 1064 1176 1352 1080 "MemWord\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemWord[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/" 0 { } { { 0 { 0 ""} 0 115 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemWord\[10\] " "Info: Pin MemWord\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { MemWord[10] } } } { "DMA.bdf" "" { Schematic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/DMA.bdf" { { 1064 1176 1352 1080 "MemWord\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemWord[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/" 0 { } { { 0 { 0 ""} 0 116 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemWord\[9\] " "Info: Pin MemWord\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { MemWord[9] } } } { "DMA.bdf" "" { Schematic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/DMA.bdf" { { 1064 1176 1352 1080 "MemWord\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemWord[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/" 0 { } { { 0 { 0 ""} 0 117 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemWord\[8\] " "Info: Pin MemWord\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { MemWord[8] } } } { "DMA.bdf" "" { Schematic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/DMA.bdf" { { 1064 1176 1352 1080 "MemWord\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemWord[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/" 0 { } { { 0 { 0 ""} 0 118 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemWord\[7\] " "Info: Pin MemWord\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { MemWord[7] } } } { "DMA.bdf" "" { Schematic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/DMA.bdf" { { 1064 1176 1352 1080 "MemWord\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemWord[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/" 0 { } { { 0 { 0 ""} 0 119 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemWord\[6\] " "Info: Pin MemWord\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { MemWord[6] } } } { "DMA.bdf" "" { Schematic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/DMA.bdf" { { 1064 1176 1352 1080 "MemWord\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemWord[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/" 0 { } { { 0 { 0 ""} 0 120 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemWord\[5\] " "Info: Pin MemWord\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { MemWord[5] } } } { "DMA.bdf" "" { Schematic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/DMA.bdf" { { 1064 1176 1352 1080 "MemWord\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemWord[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/" 0 { } { { 0 { 0 ""} 0 121 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemWord\[4\] " "Info: Pin MemWord\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { MemWord[4] } } } { "DMA.bdf" "" { Schematic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/DMA.bdf" { { 1064 1176 1352 1080 "MemWord\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemWord[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/" 0 { } { { 0 { 0 ""} 0 122 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemWord\[3\] " "Info: Pin MemWord\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { MemWord[3] } } } { "DMA.bdf" "" { Schematic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/DMA.bdf" { { 1064 1176 1352 1080 "MemWord\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemWord[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/" 0 { } { { 0 { 0 ""} 0 123 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemWord\[2\] " "Info: Pin MemWord\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { MemWord[2] } } } { "DMA.bdf" "" { Schematic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/DMA.bdf" { { 1064 1176 1352 1080 "MemWord\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemWord[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/" 0 { } { { 0 { 0 ""} 0 124 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemWord\[1\] " "Info: Pin MemWord\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { MemWord[1] } } } { "DMA.bdf" "" { Schematic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/DMA.bdf" { { 1064 1176 1352 1080 "MemWord\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemWord[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/" 0 { } { { 0 { 0 ""} 0 125 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemWord\[0\] " "Info: Pin MemWord\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { MemWord[0] } } } { "DMA.bdf" "" { Schematic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/DMA.bdf" { { 1064 1176 1352 1080 "MemWord\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemWord[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/" 0 { } { { 0 { 0 ""} 0 126 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BusRequest " "Info: Pin BusRequest not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { BusRequest } } } { "DMA.bdf" "" { Schematic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/DMA.bdf" { { 576 1176 1352 592 "BusRequest" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { BusRequest } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/" 0 { } { { 0 { 0 ""} 0 175 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Ready " "Info: Pin Ready not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Ready } } } { "DMA.bdf" "" { Schematic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/DMA.bdf" { { 392 1416 1592 408 "Ready" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ready } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/" 0 { } { { 0 { 0 ""} 0 181 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "deviceWrite " "Info: Pin deviceWrite not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { deviceWrite } } } { "DMA.bdf" "" { Schematic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/DMA.bdf" { { 872 1168 1344 888 "deviceWrite" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { deviceWrite } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/" 0 { } { { 0 { 0 ""} 0 182 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "request " "Info: Pin request not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { request } } } { "DMA.bdf" "" { Schematic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/DMA.bdf" { { 568 0 168 584 "request" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { request } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/" 0 { } { { 0 { 0 ""} 0 177 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "count\[3\] " "Info: Pin count\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { count[3] } } } { "DMA.bdf" "" { Schematic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/DMA.bdf" { { 304 8 176 320 "count\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { count[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/" 0 { } { { 0 { 0 ""} 0 107 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "count\[2\] " "Info: Pin count\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { count[2] } } } { "DMA.bdf" "" { Schematic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/DMA.bdf" { { 304 8 176 320 "count\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { count[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/" 0 { } { { 0 { 0 ""} 0 108 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "count\[0\] " "Info: Pin count\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { count[0] } } } { "DMA.bdf" "" { Schematic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/DMA.bdf" { { 304 8 176 320 "count\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { count[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/" 0 { } { { 0 { 0 ""} 0 110 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "count\[1\] " "Info: Pin count\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { count[1] } } } { "DMA.bdf" "" { Schematic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/DMA.bdf" { { 304 8 176 320 "count\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { count[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/" 0 { } { { 0 { 0 ""} 0 109 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "count\[4\] " "Info: Pin count\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { count[4] } } } { "DMA.bdf" "" { Schematic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/DMA.bdf" { { 304 8 176 320 "count\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { count[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/" 0 { } { { 0 { 0 ""} 0 106 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "count\[5\] " "Info: Pin count\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { count[5] } } } { "DMA.bdf" "" { Schematic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/DMA.bdf" { { 304 8 176 320 "count\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { count[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/" 0 { } { { 0 { 0 ""} 0 105 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "count\[6\] " "Info: Pin count\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { count[6] } } } { "DMA.bdf" "" { Schematic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/DMA.bdf" { { 304 8 176 320 "count\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { count[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/" 0 { } { { 0 { 0 ""} 0 104 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "count\[7\] " "Info: Pin count\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { count[7] } } } { "DMA.bdf" "" { Schematic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/DMA.bdf" { { 304 8 176 320 "count\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { count[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/" 0 { } { { 0 { 0 ""} 0 103 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write " "Info: Pin write not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { write } } } { "DMA.bdf" "" { Schematic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/DMA.bdf" { { 880 0 168 896 "write" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { write } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/" 0 { } { { 0 { 0 ""} 0 184 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "provisionOfBus " "Info: Pin provisionOfBus not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { provisionOfBus } } } { "DMA.bdf" "" { Schematic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/DMA.bdf" { { 584 0 168 600 "provisionOfBus" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { provisionOfBus } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/" 0 { } { { 0 { 0 ""} 0 180 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { clk } } } { "DMA.bdf" "" { Schematic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/DMA.bdf" { { 704 0 168 720 "clk" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/" 0 { } { { 0 { 0 ""} 0 178 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "startA\[7\] " "Info: Pin startA\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { startA[7] } } } { "DMA.bdf" "" { Schematic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/DMA.bdf" { { 40 8 176 56 "startA\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { startA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/" 0 { } { { 0 { 0 ""} 0 167 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "startA\[6\] " "Info: Pin startA\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { startA[6] } } } { "DMA.bdf" "" { Schematic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/DMA.bdf" { { 40 8 176 56 "startA\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { startA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/" 0 { } { { 0 { 0 ""} 0 168 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "startA\[5\] " "Info: Pin startA\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { startA[5] } } } { "DMA.bdf" "" { Schematic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/DMA.bdf" { { 40 8 176 56 "startA\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { startA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/" 0 { } { { 0 { 0 ""} 0 169 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "startA\[4\] " "Info: Pin startA\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { startA[4] } } } { "DMA.bdf" "" { Schematic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/DMA.bdf" { { 40 8 176 56 "startA\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { startA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/" 0 { } { { 0 { 0 ""} 0 170 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "startA\[3\] " "Info: Pin startA\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { startA[3] } } } { "DMA.bdf" "" { Schematic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/DMA.bdf" { { 40 8 176 56 "startA\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { startA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/" 0 { } { { 0 { 0 ""} 0 171 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "startA\[2\] " "Info: Pin startA\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { startA[2] } } } { "DMA.bdf" "" { Schematic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/DMA.bdf" { { 40 8 176 56 "startA\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { startA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/" 0 { } { { 0 { 0 ""} 0 172 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "startA\[1\] " "Info: Pin startA\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { startA[1] } } } { "DMA.bdf" "" { Schematic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/DMA.bdf" { { 40 8 176 56 "startA\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { startA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/" 0 { } { { 0 { 0 ""} 0 173 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "startA\[0\] " "Info: Pin startA\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { startA[0] } } } { "DMA.bdf" "" { Schematic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/DMA.bdf" { { 40 8 176 56 "startA\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { startA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/" 0 { } { { 0 { 0 ""} 0 174 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InDevice\[15\] " "Info: Pin InDevice\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { InDevice[15] } } } { "DMA.bdf" "" { Schematic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/DMA.bdf" { { 1080 0 168 1096 "InDevice\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { InDevice[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/" 0 { } { { 0 { 0 ""} 0 127 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InDevice\[14\] " "Info: Pin InDevice\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { InDevice[14] } } } { "DMA.bdf" "" { Schematic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/DMA.bdf" { { 1080 0 168 1096 "InDevice\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { InDevice[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/" 0 { } { { 0 { 0 ""} 0 128 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InDevice\[13\] " "Info: Pin InDevice\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { InDevice[13] } } } { "DMA.bdf" "" { Schematic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/DMA.bdf" { { 1080 0 168 1096 "InDevice\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { InDevice[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/" 0 { } { { 0 { 0 ""} 0 129 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InDevice\[12\] " "Info: Pin InDevice\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { InDevice[12] } } } { "DMA.bdf" "" { Schematic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/DMA.bdf" { { 1080 0 168 1096 "InDevice\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { InDevice[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/" 0 { } { { 0 { 0 ""} 0 130 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InDevice\[11\] " "Info: Pin InDevice\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { InDevice[11] } } } { "DMA.bdf" "" { Schematic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/DMA.bdf" { { 1080 0 168 1096 "InDevice\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { InDevice[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/" 0 { } { { 0 { 0 ""} 0 131 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InDevice\[10\] " "Info: Pin InDevice\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { InDevice[10] } } } { "DMA.bdf" "" { Schematic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/DMA.bdf" { { 1080 0 168 1096 "InDevice\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { InDevice[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/" 0 { } { { 0 { 0 ""} 0 132 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InDevice\[9\] " "Info: Pin InDevice\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { InDevice[9] } } } { "DMA.bdf" "" { Schematic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/DMA.bdf" { { 1080 0 168 1096 "InDevice\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { InDevice[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/" 0 { } { { 0 { 0 ""} 0 133 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InDevice\[8\] " "Info: Pin InDevice\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { InDevice[8] } } } { "DMA.bdf" "" { Schematic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/DMA.bdf" { { 1080 0 168 1096 "InDevice\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { InDevice[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/" 0 { } { { 0 { 0 ""} 0 134 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InDevice\[7\] " "Info: Pin InDevice\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { InDevice[7] } } } { "DMA.bdf" "" { Schematic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/DMA.bdf" { { 1080 0 168 1096 "InDevice\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { InDevice[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/" 0 { } { { 0 { 0 ""} 0 135 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InDevice\[6\] " "Info: Pin InDevice\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { InDevice[6] } } } { "DMA.bdf" "" { Schematic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/DMA.bdf" { { 1080 0 168 1096 "InDevice\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { InDevice[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/" 0 { } { { 0 { 0 ""} 0 136 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InDevice\[5\] " "Info: Pin InDevice\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { InDevice[5] } } } { "DMA.bdf" "" { Schematic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/DMA.bdf" { { 1080 0 168 1096 "InDevice\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { InDevice[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/" 0 { } { { 0 { 0 ""} 0 137 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InDevice\[4\] " "Info: Pin InDevice\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { InDevice[4] } } } { "DMA.bdf" "" { Schematic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/DMA.bdf" { { 1080 0 168 1096 "InDevice\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { InDevice[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/" 0 { } { { 0 { 0 ""} 0 138 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InDevice\[3\] " "Info: Pin InDevice\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { InDevice[3] } } } { "DMA.bdf" "" { Schematic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/DMA.bdf" { { 1080 0 168 1096 "InDevice\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { InDevice[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/" 0 { } { { 0 { 0 ""} 0 139 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InDevice\[2\] " "Info: Pin InDevice\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { InDevice[2] } } } { "DMA.bdf" "" { Schematic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/DMA.bdf" { { 1080 0 168 1096 "InDevice\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { InDevice[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/" 0 { } { { 0 { 0 ""} 0 140 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InDevice\[1\] " "Info: Pin InDevice\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { InDevice[1] } } } { "DMA.bdf" "" { Schematic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/DMA.bdf" { { 1080 0 168 1096 "InDevice\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { InDevice[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/" 0 { } { { 0 { 0 ""} 0 141 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "InDevice\[0\] " "Info: Pin InDevice\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { InDevice[0] } } } { "DMA.bdf" "" { Schematic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/DMA.bdf" { { 1080 0 168 1096 "InDevice\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { InDevice[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/" 0 { } { { 0 { 0 ""} 0 142 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lpm_counter3:inst15\|lpm_counter:lpm_counter_component\|cntr_p3i:auto_generated\|safe_q\[0\]  " "Info: Automatically promoted node lpm_counter3:inst15\|lpm_counter:lpm_counter_component\|cntr_p3i:auto_generated\|safe_q\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_counter3:inst15\|lpm_counter:lpm_counter_component\|cntr_p3i:auto_generated\|counter_comb_bita0 " "Info: Destination node lpm_counter3:inst15\|lpm_counter:lpm_counter_component\|cntr_p3i:auto_generated\|counter_comb_bita0" {  } { { "db/cntr_p3i.tdf" "" { Text "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/db/cntr_p3i.tdf" 35 2 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter3:inst15|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|counter_comb_bita0~COMBOUT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/" 0 { } { { 0 { 0 ""} 0 39 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst22~0 " "Info: Destination node inst22~0" {  } { { "DMA.bdf" "" { Schematic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/DMA.bdf" { { 856 1024 1088 904 "inst22" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst22~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/" 0 { } { { 0 { 0 ""} 0 224 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "db/cntr_p3i.tdf" "" { Text "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/db/cntr_p3i.tdf" 41 19 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter3:inst15|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|safe_q[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/" 0 { } { { 0 { 0 ""} 0 37 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "request (placed in PIN N20 (CLK3p, Input)) " "Info: Automatically promoted node request (placed in PIN N20 (CLK3p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst3 " "Info: Destination node inst3" {  } { { "DMA.bdf" "" { Schematic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/DMA.bdf" { { 560 1072 1136 608 "inst3" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/" 0 { } { { 0 { 0 ""} 0 176 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { request } } } { "DMA.bdf" "" { Schematic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/DMA.bdf" { { 568 0 168 584 "request" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { request } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/" 0 { } { { 0 { 0 ""} 0 177 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "80 unused 3.3V 35 29 16 " "Info: Number of I/O pins in group: 80 (unused VREF, 3.3V VCCIO, 35 input, 29 output, 16 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 39 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 44 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 49 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 35 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 34 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "2.065 ns register register " "Info: Estimated most critical path is register to register delay of 2.065 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter4:inst16\|lpm_counter:lpm_counter_component\|cntr_coi:auto_generated\|safe_q\[6\] 1 REG LAB_X17_Y8 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X17_Y8; Fanout = 6; REG Node = 'lpm_counter4:inst16\|lpm_counter:lpm_counter_component\|cntr_coi:auto_generated\|safe_q\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter4:inst16|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|safe_q[6] } "NODE_NAME" } } { "db/cntr_coi.tdf" "" { Text "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/db/cntr_coi.tdf" 91 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.025 ns) + CELL(0.378 ns) 0.403 ns lpm_compare4:inst2\|lpm_compare:lpm_compare_component\|cmpr_fig:auto_generated\|data_wire\[3\]~0 2 COMB LAB_X17_Y8 2 " "Info: 2: + IC(0.025 ns) + CELL(0.378 ns) = 0.403 ns; Loc. = LAB_X17_Y8; Fanout = 2; COMB Node = 'lpm_compare4:inst2\|lpm_compare:lpm_compare_component\|cmpr_fig:auto_generated\|data_wire\[3\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { lpm_counter4:inst16|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|safe_q[6] lpm_compare4:inst2|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[3]~0 } "NODE_NAME" } } { "db/cmpr_fig.tdf" "" { Text "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/db/cmpr_fig.tdf" 31 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.348 ns) + CELL(0.272 ns) 1.023 ns inst 3 COMB LAB_X17_Y8 27 " "Info: 3: + IC(0.348 ns) + CELL(0.272 ns) = 1.023 ns; Loc. = LAB_X17_Y8; Fanout = 27; COMB Node = 'inst'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.620 ns" { lpm_compare4:inst2|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[3]~0 inst } "NODE_NAME" } } { "DMA.bdf" "" { Schematic "E:/Woker/BSUIR/4 курс/2 семестр/курсач/ars_17/cpu-evm/DMA.bdf" { { 432 872 936 480 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.296 ns) + CELL(0.746 ns) 2.065 ns lpm_dff3:inst31\|lpm_ff:lpm_ff_component\|dffs\[7\] 4 REG LAB_X18_Y8 2 " "Info: 4: + IC(0.296 ns) + CELL(0.746 ns) = 2.065 ns; Loc. = LAB_X18_Y8; Fanout = 2; REG Node = 'lpm_dff3:inst31\|lpm_ff:lpm_ff_component\|dffs\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.042 ns" { inst lpm_dff3:inst31|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.396 ns ( 67.60 % ) " "Info: Total cell delay = 1.396 ns ( 67.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.669 ns ( 32.40 % ) " "Info: Total interconnect delay = 0.669 ns ( 32.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.065 ns" { lpm_counter4:inst16|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|safe_q[6] lpm_compare4:inst2|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[3]~0 inst lpm_dff3:inst31|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X13_Y0 X26_Y13 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X13_Y0 to location X26_Y13" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "45 " "Warning: Found 45 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RamWrite 0 " "Info: Pin \"RamWrite\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "clkRam 0 " "Info: Pin \"clkRam\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OnDevice\[15\] 0 " "Info: Pin \"OnDevice\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OnDevice\[14\] 0 " "Info: Pin \"OnDevice\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OnDevice\[13\] 0 " "Info: Pin \"OnDevice\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OnDevice\[12\] 0 " "Info: Pin \"OnDevice\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OnDevice\[11\] 0 " "Info: Pin \"OnDevice\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OnDevice\[10\] 0 " "Info: Pin \"OnDevice\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OnDevice\[9\] 0 " "Info: Pin \"OnDevice\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OnDevice\[8\] 0 " "Info: Pin \"OnDevice\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OnDevice\[7\] 0 " "Info: Pin \"OnDevice\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OnDevice\[6\] 0 " "Info: Pin \"OnDevice\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OnDevice\[5\] 0 " "Info: Pin \"OnDevice\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OnDevice\[4\] 0 " "Info: Pin \"OnDevice\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OnDevice\[3\] 0 " "Info: Pin \"OnDevice\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OnDevice\[2\] 0 " "Info: Pin \"OnDevice\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OnDevice\[1\] 0 " "Info: Pin \"OnDevice\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OnDevice\[0\] 0 " "Info: Pin \"OnDevice\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ramAddress\[7\] 0 " "Info: Pin \"ramAddress\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ramAddress\[6\] 0 " "Info: Pin \"ramAddress\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ramAddress\[5\] 0 " "Info: Pin \"ramAddress\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ramAddress\[4\] 0 " "Info: Pin \"ramAddress\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ramAddress\[3\] 0 " "Info: Pin \"ramAddress\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ramAddress\[2\] 0 " "Info: Pin \"ramAddress\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ramAddress\[1\] 0 " "Info: Pin \"ramAddress\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ramAddress\[0\] 0 " "Info: Pin \"ramAddress\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemWord\[15\] 0 " "Info: Pin \"MemWord\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemWord\[14\] 0 " "Info: Pin \"MemWord\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemWord\[13\] 0 " "Info: Pin \"MemWord\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemWord\[12\] 0 " "Info: Pin \"MemWord\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemWord\[11\] 0 " "Info: Pin \"MemWord\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemWord\[10\] 0 " "Info: Pin \"MemWord\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemWord\[9\] 0 " "Info: Pin \"MemWord\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemWord\[8\] 0 " "Info: Pin \"MemWord\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemWord\[7\] 0 " "Info: Pin \"MemWord\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemWord\[6\] 0 " "Info: Pin \"MemWord\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemWord\[5\] 0 " "Info: Pin \"MemWord\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemWord\[4\] 0 " "Info: Pin \"MemWord\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemWord\[3\] 0 " "Info: Pin \"MemWord\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemWord\[2\] 0 " "Info: Pin \"MemWord\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemWord\[1\] 0 " "Info: Pin \"MemWord\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemWord\[0\] 0 " "Info: Pin \"MemWord\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BusRequest 0 " "Info: Pin \"BusRequest\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Ready 0 " "Info: Pin \"Ready\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "deviceWrite 0 " "Info: Pin \"deviceWrite\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "245 " "Info: Peak virtual memory: 245 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 21 23:27:01 2015 " "Info: Processing ended: Thu May 21 23:27:01 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
