#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Jan 13 21:38:36 2025
# Process ID: 19124
# Current directory: D:/Code_repositories/fpga_code/AXIS_SUB/prj/AXIS_SUB.runs/synth_1
# Command line: vivado.exe -log AXIS_SUB_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source AXIS_SUB_wrapper.tcl
# Log file: D:/Code_repositories/fpga_code/AXIS_SUB/prj/AXIS_SUB.runs/synth_1/AXIS_SUB_wrapper.vds
# Journal file: D:/Code_repositories/fpga_code/AXIS_SUB/prj/AXIS_SUB.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source AXIS_SUB_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
add_files: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 379.406 ; gain = 54.289
Command: synth_design -top AXIS_SUB_wrapper -part xczu9eg-ffvb1156-2-i-es2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg-es2'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg-es2'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 26216 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 480.895 ; gain = 100.641
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'AXIS_SUB_wrapper' [D:/Code_repositories/fpga_code/AXIS_SUB/prj/AXIS_SUB.srcs/sources_1/bd/AXIS_SUB/hdl/AXIS_SUB_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'AXIS_SUB' [D:/Code_repositories/fpga_code/AXIS_SUB/prj/AXIS_SUB.srcs/sources_1/bd/AXIS_SUB/synth/AXIS_SUB.v:13]
INFO: [Synth 8-6157] synthesizing module 'AXIS_SUB_axis_control_0_0' [D:/Code_repositories/fpga_code/AXIS_SUB/prj/AXIS_SUB.runs/synth_1/.Xil/Vivado-19124-DESKTOP-PNEHOBD/realtime/AXIS_SUB_axis_control_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'AXIS_SUB_axis_control_0_0' (1#1) [D:/Code_repositories/fpga_code/AXIS_SUB/prj/AXIS_SUB.runs/synth_1/.Xil/Vivado-19124-DESKTOP-PNEHOBD/realtime/AXIS_SUB_axis_control_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'AXIS_SUB_c_addsub_0_0' [D:/Code_repositories/fpga_code/AXIS_SUB/prj/AXIS_SUB.runs/synth_1/.Xil/Vivado-19124-DESKTOP-PNEHOBD/realtime/AXIS_SUB_c_addsub_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'AXIS_SUB_c_addsub_0_0' (2#1) [D:/Code_repositories/fpga_code/AXIS_SUB/prj/AXIS_SUB.runs/synth_1/.Xil/Vivado-19124-DESKTOP-PNEHOBD/realtime/AXIS_SUB_c_addsub_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'AXIS_SUB' (3#1) [D:/Code_repositories/fpga_code/AXIS_SUB/prj/AXIS_SUB.srcs/sources_1/bd/AXIS_SUB/synth/AXIS_SUB.v:13]
INFO: [Synth 8-6155] done synthesizing module 'AXIS_SUB_wrapper' (4#1) [D:/Code_repositories/fpga_code/AXIS_SUB/prj/AXIS_SUB.srcs/sources_1/bd/AXIS_SUB/hdl/AXIS_SUB_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 535.816 ; gain = 155.563
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 535.816 ; gain = 155.563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 535.816 ; gain = 155.563
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-i-es2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Code_repositories/fpga_code/AXIS_SUB/prj/AXIS_SUB.srcs/sources_1/bd/AXIS_SUB/ip/AXIS_SUB_axis_control_0_0/AXIS_SUB_axis_control_0_0/AXIS_SUB_axis_control_0_0_in_context.xdc] for cell 'AXIS_SUB_i/axis_control_0'
Finished Parsing XDC File [d:/Code_repositories/fpga_code/AXIS_SUB/prj/AXIS_SUB.srcs/sources_1/bd/AXIS_SUB/ip/AXIS_SUB_axis_control_0_0/AXIS_SUB_axis_control_0_0/AXIS_SUB_axis_control_0_0_in_context.xdc] for cell 'AXIS_SUB_i/axis_control_0'
Parsing XDC File [d:/Code_repositories/fpga_code/AXIS_SUB/prj/AXIS_SUB.srcs/sources_1/bd/AXIS_SUB/ip/AXIS_SUB_c_addsub_0_0/AXIS_SUB_c_addsub_0_0/AXIS_SUB_c_addsub_0_0_in_context.xdc] for cell 'AXIS_SUB_i/c_addsub_0'
Finished Parsing XDC File [d:/Code_repositories/fpga_code/AXIS_SUB/prj/AXIS_SUB.srcs/sources_1/bd/AXIS_SUB/ip/AXIS_SUB_c_addsub_0_0/AXIS_SUB_c_addsub_0_0/AXIS_SUB_c_addsub_0_0_in_context.xdc] for cell 'AXIS_SUB_i/c_addsub_0'
Parsing XDC File [D:/Code_repositories/fpga_code/AXIS_SUB/prj/AXIS_SUB.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Code_repositories/fpga_code/AXIS_SUB/prj/AXIS_SUB.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1570.641 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1570.641 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1570.641 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 1570.641 ; gain = 1190.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-i-es2
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 1570.641 ; gain = 1190.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for AXIS_SUB_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AXIS_SUB_i/axis_control_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AXIS_SUB_i/c_addsub_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 1570.641 ; gain = 1190.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 1570.641 ; gain = 1190.387
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 1570.641 ; gain = 1190.387
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 2027.313 ; gain = 1647.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 2027.313 ; gain = 1647.059
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 2037.145 ; gain = 1656.891
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 2037.145 ; gain = 1656.891
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 2037.145 ; gain = 1656.891
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 2037.145 ; gain = 1656.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 2037.145 ; gain = 1656.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 2037.145 ; gain = 1656.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 2037.145 ; gain = 1656.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------+----------+
|      |BlackBox name             |Instances |
+------+--------------------------+----------+
|1     |AXIS_SUB_axis_control_0_0 |         1|
|2     |AXIS_SUB_c_addsub_0_0     |         1|
+------+--------------------------+----------+

Report Cell Usage: 
+------+--------------------------+------+
|      |Cell                      |Count |
+------+--------------------------+------+
|1     |AXIS_SUB_axis_control_0_0 |     1|
|2     |AXIS_SUB_c_addsub_0_0     |     1|
|3     |IBUF                      |    71|
|4     |OBUF                      |    36|
+------+--------------------------+------+

Report Instance Areas: 
+------+-------------+---------+------+
|      |Instance     |Module   |Cells |
+------+-------------+---------+------+
|1     |top          |         |   239|
|2     |  AXIS_SUB_i |AXIS_SUB |   132|
+------+-------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 2037.145 ; gain = 1656.891
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 2037.145 ; gain = 622.066
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 2037.145 ; gain = 1656.891
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 71 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2077.285 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 71 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 71 instances

INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:28 . Memory (MB): peak = 2077.285 ; gain = 1697.879
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2077.285 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Code_repositories/fpga_code/AXIS_SUB/prj/AXIS_SUB.runs/synth_1/AXIS_SUB_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file AXIS_SUB_wrapper_utilization_synth.rpt -pb AXIS_SUB_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jan 13 21:39:16 2025...
