
Command.elf:     file format elf32-avr32

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .reset        00002004  80000000  80000000  00000400  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .rela.got     00000000  80002004  80002004  00002404  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .text         00004afc  80002004  80002004  00002404  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .exception    00000200  80006c00  80006c00  00007000  2**9
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .rodata       000035cc  80006e00  80006e00  00007200  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .dalign       00000004  8000a3cc  8000a3cc  0000a7cc  2**0
                  ALLOC
  6 .data         00000684  00000004  8000a3d0  0000a804  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000012a8  00000688  8000aa54  0000ae88  2**2
                  ALLOC
  8 .comment      00000030  00000000  00000000  0000ae88  2**0
                  CONTENTS, READONLY
  9 .debug_aranges 00000dc8  00000000  00000000  0000aeb8  2**3
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_pubnames 000024a9  00000000  00000000  0000bc80  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_info   00018169  00000000  00000000  0000e129  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 000033d1  00000000  00000000  00026292  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000e747  00000000  00000000  00029663  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00002890  00000000  00000000  00037dac  2**2
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    000043ea  00000000  00000000  0003a63c  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_loc    00006368  00000000  00000000  0003ea26  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_macinfo 01549053  00000000  00000000  00044d8e  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .stack        00001000  0000f000  0000f000  00000400  2**0
                  ALLOC
 19 .debug_ranges 00000e70  00000000  00000000  0158dde8  2**3
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .reset:

80000000 <_trampoline>:

  .global _trampoline
  .type _trampoline, @function
_trampoline:
  // Jump to program start.
  rjmp    program_start
80000000:	e0 8f 10 00 	bral	80002000 <program_start>
	...

80002000 <program_start>:

  .org  PROGRAM_START_OFFSET
program_start:
  // Jump to the C runtime startup routine.
  lda.w   pc, _stext
80002000:	fe cf e8 94 	sub	pc,pc,-5996

Disassembly of section .text:

80002004 <sd_mmc_spi_get_capacity>:
80002004:	d4 01       	pushm	lr
80002006:	4c 18       	lddpc	r8,80002108 <sd_mmc_spi_get_capacity+0x104>
  uint8_t  read_bl_len;
  uint8_t  erase_grp_size;
  uint8_t  erase_grp_mult;

  // extract variables from CSD array
  read_bl_len = csd[5] & 0x0F;
80002008:	11 db       	ld.ub	r11,r8[0x5]
  if (card_type == SD_CARD_2_SDHC) {
8000200a:	4c 18       	lddpc	r8,8000210c <sd_mmc_spi_get_capacity+0x108>
8000200c:	11 8a       	ld.ub	r10,r8[0x0]
8000200e:	30 38       	mov	r8,3
80002010:	f0 0a 18 00 	cp.b	r10,r8
80002014:	c2 71       	brne	80002062 <sd_mmc_spi_get_capacity+0x5e>
    c_size = ((csd[7] & 0x3F) << 16) | (csd[8] << 8) | csd[9];
80002016:	4b d8       	lddpc	r8,80002108 <sd_mmc_spi_get_capacity+0x104>
80002018:	f1 3a 00 08 	ld.ub	r10,r8[8]
8000201c:	f1 39 00 09 	ld.ub	r9,r8[9]
80002020:	f3 ea 10 89 	or	r9,r9,r10<<0x8
80002024:	11 fa       	ld.ub	r10,r8[0x7]
80002026:	f5 da c0 06 	bfextu	r10,r10,0x0,0x6
8000202a:	f3 ea 11 0a 	or	r10,r9,r10<<0x10
    ++c_size;
8000202e:	2f fa       	sub	r10,-1
    capacity = (uint64_t)c_size << 19;
80002030:	f4 0b 16 0d 	lsr	r11,r10,0xd
80002034:	16 99       	mov	r9,r11
80002036:	f4 08 15 13 	lsl	r8,r10,0x13
8000203a:	4b 6a       	lddpc	r10,80002110 <sd_mmc_spi_get_capacity+0x10c>
8000203c:	f4 e9 00 00 	st.d	r10[0],r8
    capacity_mult = (c_size >> 13) & 0x01FF;
80002040:	f7 db c0 09 	bfextu	r11,r11,0x0,0x9
80002044:	4b 48       	lddpc	r8,80002114 <sd_mmc_spi_get_capacity+0x110>
80002046:	b0 0b       	st.h	r8[0x0],r11
    sd_mmc_spi_last_block_address = (capacity >> 9) + (capacity_mult << 23) - 1;
80002048:	f4 ea 00 00 	ld.d	r10,r10[0]
8000204c:	90 09       	ld.sh	r9,r8[0x0]
8000204e:	f4 08 16 09 	lsr	r8,r10,0x9
80002052:	f1 eb 11 78 	or	r8,r8,r11<<0x17
80002056:	20 18       	sub	r8,1
80002058:	b7 79       	lsl	r9,0x17
8000205a:	12 08       	add	r8,r9
8000205c:	4a f9       	lddpc	r9,80002118 <sd_mmc_spi_get_capacity+0x114>
8000205e:	93 08       	st.w	r9[0x0],r8
80002060:	c4 28       	rjmp	800020e4 <sd_mmc_spi_get_capacity+0xe0>
  } else {
    c_size      = ((csd[6] & 0x03) << 10) + (csd[7] << 2) + ((csd[8] & 0xC0) >> 6);
    c_size_mult = ((csd[9] & 0x03) << 1) + ((csd[10] & 0x80) >> 7);
80002062:	4a a8       	lddpc	r8,80002108 <sd_mmc_spi_get_capacity+0x104>
80002064:	f1 3c 00 0a 	ld.ub	r12,r8[10]
    sd_mmc_spi_last_block_address = ((uint32_t)(c_size + 1) * (uint32_t)((1 << (c_size_mult + 2)))) - 1;
80002068:	f1 39 00 08 	ld.ub	r9,r8[8]
8000206c:	a7 89       	lsr	r9,0x6
8000206e:	11 fe       	ld.ub	lr,r8[0x7]
80002070:	f2 0e 00 29 	add	r9,r9,lr<<0x2
80002074:	11 ee       	ld.ub	lr,r8[0x6]
80002076:	fd de c0 02 	bfextu	lr,lr,0x0,0x2
8000207a:	ab 6e       	lsl	lr,0xa
8000207c:	1c 09       	add	r9,lr
8000207e:	2f f9       	sub	r9,-1
80002080:	f1 38 00 09 	ld.ub	r8,r8[9]
80002084:	f1 d8 c0 02 	bfextu	r8,r8,0x0,0x2
80002088:	f8 0e 16 07 	lsr	lr,r12,0x7
8000208c:	fc 08 00 18 	add	r8,lr,r8<<0x1
80002090:	2f e8       	sub	r8,-2
80002092:	f2 08 09 49 	lsl	r9,r9,r8
80002096:	20 19       	sub	r9,1
80002098:	4a 08       	lddpc	r8,80002118 <sd_mmc_spi_get_capacity+0x114>
8000209a:	91 09       	st.w	r8[0x0],r9
    capacity = (1 << read_bl_len) * (sd_mmc_spi_last_block_address + 1);
8000209c:	70 0e       	ld.w	lr,r8[0x0]
8000209e:	f7 db c0 04 	bfextu	r11,r11,0x0,0x4
800020a2:	2f fe       	sub	lr,-1
800020a4:	fc 0b 09 48 	lsl	r8,lr,r11
800020a8:	30 09       	mov	r9,0
800020aa:	49 ae       	lddpc	lr,80002110 <sd_mmc_spi_get_capacity+0x10c>
800020ac:	fc e9 00 00 	st.d	lr[0],r8
    capacity_mult = 0;
800020b0:	49 98       	lddpc	r8,80002114 <sd_mmc_spi_get_capacity+0x110>
800020b2:	b0 09       	st.h	r8[0x0],r9
    if (read_bl_len > 9) {  // 9 means 2^9 = 512b
800020b4:	30 98       	mov	r8,9
800020b6:	f0 0b 18 00 	cp.b	r11,r8
800020ba:	e0 88 00 08 	brls	800020ca <sd_mmc_spi_get_capacity+0xc6>
      sd_mmc_spi_last_block_address <<= (read_bl_len - 9);
800020be:	49 78       	lddpc	r8,80002118 <sd_mmc_spi_get_capacity+0x114>
800020c0:	70 09       	ld.w	r9,r8[0x0]
800020c2:	20 9b       	sub	r11,9
800020c4:	f2 0b 09 4b 	lsl	r11,r9,r11
800020c8:	91 0b       	st.w	r8[0x0],r11
    }
  }
  if (card_type == MMC_CARD)
800020ca:	58 0a       	cp.w	r10,0
800020cc:	c0 c1       	brne	800020e4 <sd_mmc_spi_get_capacity+0xe0>
  {
    erase_grp_size = ((csd[10] & 0x7C) >> 2);
800020ce:	f1 dc c0 45 	bfextu	r8,r12,0x2,0x5
    erase_grp_mult = ((csd[10] & 0x03) << 3) | ((csd[11] & 0xE0) >> 5);
800020d2:	f9 dc c0 02 	bfextu	r12,r12,0x0,0x2
800020d6:	48 d9       	lddpc	r9,80002108 <sd_mmc_spi_get_capacity+0x104>
800020d8:	f3 39 00 0b 	ld.ub	r9,r9[11]
800020dc:	a3 7c       	lsl	r12,0x3
800020de:	f9 e9 12 59 	or	r9,r12,r9>>0x5
800020e2:	c0 c8       	rjmp	800020fa <sd_mmc_spi_get_capacity+0xf6>
  }
  else
  {
    erase_grp_size = ((csd[10] & 0x3F) << 1) + ((csd[11] & 0x80) >> 7);
800020e4:	48 9a       	lddpc	r10,80002108 <sd_mmc_spi_get_capacity+0x104>
800020e6:	f5 39 00 0a 	ld.ub	r9,r10[10]
800020ea:	f3 d9 c0 06 	bfextu	r9,r9,0x0,0x6
800020ee:	f5 38 00 0b 	ld.ub	r8,r10[11]
800020f2:	a7 98       	lsr	r8,0x7
800020f4:	f0 09 00 18 	add	r8,r8,r9<<0x1
800020f8:	30 09       	mov	r9,0
    erase_grp_mult = 0;
  }
  erase_group_size = (erase_grp_size + 1) * (erase_grp_mult + 1);
800020fa:	2f f9       	sub	r9,-1
800020fc:	2f f8       	sub	r8,-1
800020fe:	b1 39       	mul	r9,r8
80002100:	48 78       	lddpc	r8,8000211c <sd_mmc_spi_get_capacity+0x118>
80002102:	b0 09       	st.h	r8[0x0],r9
}
80002104:	d8 02       	popm	pc
80002106:	00 00       	add	r0,r0
80002108:	00 00       	add	r0,r0
8000210a:	09 f8       	ld.ub	r8,r4[0x7]
8000210c:	00 00       	add	r0,r0
8000210e:	09 f6       	ld.ub	r6,r4[0x7]
80002110:	00 00       	add	r0,r0
80002112:	09 e4       	ld.ub	r4,r4[0x6]
80002114:	00 00       	add	r0,r0
80002116:	09 ec       	ld.ub	r12,r4[0x6]
80002118:	00 00       	add	r0,r0
8000211a:	09 f0       	ld.ub	r0,r4[0x7]
8000211c:	00 00       	add	r0,r0
8000211e:	09 ee       	ld.ub	lr,r4[0x6]

80002120 <sd_mmc_spi_read_close_PDCA>:
//! Stop PDCA transfer
//! @brief This function closes a PDCA read transfer
//! page programming.
//!
void sd_mmc_spi_read_close_PDCA (void)
{
80002120:	d4 01       	pushm	lr

  // load 16-bit CRC (ignored)
  spi_write(SD_MMC_SPI,0xFF);
80002122:	e0 6b 00 ff 	mov	r11,255
80002126:	fe 7c 28 00 	mov	r12,-55296
8000212a:	f0 1f 00 0e 	mcall	80002160 <sd_mmc_spi_read_close_PDCA+0x40>
  spi_write(SD_MMC_SPI,0xFF);
8000212e:	e0 6b 00 ff 	mov	r11,255
80002132:	fe 7c 28 00 	mov	r12,-55296
80002136:	f0 1f 00 0b 	mcall	80002160 <sd_mmc_spi_read_close_PDCA+0x40>

  // continue delivering some clock cycles
  spi_write(SD_MMC_SPI,0xFF);
8000213a:	e0 6b 00 ff 	mov	r11,255
8000213e:	fe 7c 28 00 	mov	r12,-55296
80002142:	f0 1f 00 08 	mcall	80002160 <sd_mmc_spi_read_close_PDCA+0x40>
  spi_write(SD_MMC_SPI,0xFF);
80002146:	e0 6b 00 ff 	mov	r11,255
8000214a:	fe 7c 28 00 	mov	r12,-55296
8000214e:	f0 1f 00 05 	mcall	80002160 <sd_mmc_spi_read_close_PDCA+0x40>

  spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
80002152:	30 1b       	mov	r11,1
80002154:	fe 7c 28 00 	mov	r12,-55296
80002158:	f0 1f 00 03 	mcall	80002164 <sd_mmc_spi_read_close_PDCA+0x44>

}
8000215c:	d8 02       	popm	pc
8000215e:	00 00       	add	r0,r0
80002160:	80 00       	ld.sh	r0,r0[0x0]
80002162:	30 ae       	mov	lr,10
80002164:	80 00       	ld.sh	r0,r0[0x0]
80002166:	2f ca       	sub	r10,-4

80002168 <sd_mmc_spi_send_and_read>:
//! @param  data_to_send   byte to send over SPI
//!
//! @return uint8_t
//!   Byte read from the slave
uint8_t sd_mmc_spi_send_and_read(uint8_t data_to_send)
{
80002168:	d4 01       	pushm	lr
8000216a:	20 1d       	sub	sp,4
   unsigned short data_read;
   spi_write(SD_MMC_SPI, data_to_send);
8000216c:	18 9b       	mov	r11,r12
8000216e:	fe 7c 28 00 	mov	r12,-55296
80002172:	f0 1f 00 09 	mcall	80002194 <sd_mmc_spi_send_and_read+0x2c>
   if( SPI_ERROR_TIMEOUT == spi_read(SD_MMC_SPI, &data_read) )
80002176:	fa cb ff fe 	sub	r11,sp,-2
8000217a:	fe 7c 28 00 	mov	r12,-55296
8000217e:	f0 1f 00 07 	mcall	80002198 <sd_mmc_spi_send_and_read+0x30>
80002182:	58 1c       	cp.w	r12,1
80002184:	c0 41       	brne	8000218c <sd_mmc_spi_send_and_read+0x24>
80002186:	e0 6c 00 ff 	mov	r12,255
8000218a:	c0 28       	rjmp	8000218e <sd_mmc_spi_send_and_read+0x26>
     return 0xFF;
   return data_read;
8000218c:	1b bc       	ld.ub	r12,sp[0x3]
}
8000218e:	2f fd       	sub	sp,-4
80002190:	d8 02       	popm	pc
80002192:	00 00       	add	r0,r0
80002194:	80 00       	ld.sh	r0,r0[0x0]
80002196:	30 ae       	mov	lr,10
80002198:	80 00       	ld.sh	r0,r0[0x0]
8000219a:	30 ca       	mov	r10,12

8000219c <sd_mmc_spi_wait_not_busy>:
//! @brief This function waits until the SD/MMC is not busy.
//!
//! @return bit
//!          true when card is not busy
bool sd_mmc_spi_wait_not_busy(void)
{
8000219c:	d4 21       	pushm	r4-r7,lr
  uint32_t retry;

  // Select the SD_MMC memory gl_ptr_mem points to
  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);
8000219e:	30 1b       	mov	r11,1
800021a0:	fe 7c 28 00 	mov	r12,-55296
800021a4:	f0 1f 00 10 	mcall	800021e4 <sd_mmc_spi_wait_not_busy+0x48>
800021a8:	30 07       	mov	r7,0
  retry = 0;
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) != 0xFF)
800021aa:	e0 65 00 ff 	mov	r5,255
800021ae:	48 f4       	lddpc	r4,800021e8 <sd_mmc_spi_wait_not_busy+0x4c>
800021b0:	3f f6       	mov	r6,-1
800021b2:	c0 b8       	rjmp	800021c8 <sd_mmc_spi_wait_not_busy+0x2c>
  {
    retry++;
800021b4:	2f f7       	sub	r7,-1
    if (retry == 200000)
800021b6:	e2 57 0d 40 	cp.w	r7,200000
800021ba:	c0 71       	brne	800021c8 <sd_mmc_spi_wait_not_busy+0x2c>
    {
      spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);
800021bc:	30 1b       	mov	r11,1
800021be:	fe 7c 28 00 	mov	r12,-55296
800021c2:	f0 1f 00 0b 	mcall	800021ec <sd_mmc_spi_wait_not_busy+0x50>
800021c6:	d8 2a       	popm	r4-r7,pc,r12=0
  uint32_t retry;

  // Select the SD_MMC memory gl_ptr_mem points to
  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);
  retry = 0;
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) != 0xFF)
800021c8:	0a 9c       	mov	r12,r5
800021ca:	f0 1f 00 0a 	mcall	800021f0 <sd_mmc_spi_wait_not_busy+0x54>
800021ce:	a8 8c       	st.b	r4[0x0],r12
800021d0:	ec 0c 18 00 	cp.b	r12,r6
800021d4:	cf 01       	brne	800021b4 <sd_mmc_spi_wait_not_busy+0x18>
    {
      spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);
      return false;
    }
  }
  spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);
800021d6:	30 1b       	mov	r11,1
800021d8:	fe 7c 28 00 	mov	r12,-55296
800021dc:	f0 1f 00 04 	mcall	800021ec <sd_mmc_spi_wait_not_busy+0x50>
800021e0:	da 2a       	popm	r4-r7,pc,r12=1
800021e2:	00 00       	add	r0,r0
800021e4:	80 00       	ld.sh	r0,r0[0x0]
800021e6:	2f 7e       	sub	lr,-9
800021e8:	00 00       	add	r0,r0
800021ea:	0a 08       	add	r8,r5
800021ec:	80 00       	ld.sh	r0,r0[0x0]
800021ee:	2f ca       	sub	r10,-4
800021f0:	80 00       	ld.sh	r0,r0[0x0]
800021f2:	21 68       	sub	r8,22

800021f4 <sd_mmc_spi_command>:
//! @param  arg       argument of the command
//!
//! @return uint8_t
//!         R1 response (R1 == 0xFF time out error)
uint8_t sd_mmc_spi_command(uint8_t command, uint32_t arg)
{
800021f4:	eb cd 40 f8 	pushm	r3-r7,lr
800021f8:	18 96       	mov	r6,r12
800021fa:	16 97       	mov	r7,r11
  uint8_t retry;

  spi_write(SD_MMC_SPI, 0xFF);            // write dummy byte
800021fc:	e0 6b 00 ff 	mov	r11,255
80002200:	fe 7c 28 00 	mov	r12,-55296
80002204:	f0 1f 00 2b 	mcall	800022b0 <sd_mmc_spi_command+0xbc>
  spi_write(SD_MMC_SPI, command | 0x40);  // send command
80002208:	0c 9b       	mov	r11,r6
8000220a:	a7 ab       	sbr	r11,0x6
8000220c:	5c 5b       	castu.b	r11
8000220e:	fe 7c 28 00 	mov	r12,-55296
80002212:	f0 1f 00 28 	mcall	800022b0 <sd_mmc_spi_command+0xbc>
  spi_write(SD_MMC_SPI, arg>>24);         // send parameter
80002216:	ee 0b 16 18 	lsr	r11,r7,0x18
8000221a:	fe 7c 28 00 	mov	r12,-55296
8000221e:	f0 1f 00 25 	mcall	800022b0 <sd_mmc_spi_command+0xbc>
  spi_write(SD_MMC_SPI, arg>>16);
80002222:	ee 0b 16 10 	lsr	r11,r7,0x10
80002226:	fe 7c 28 00 	mov	r12,-55296
8000222a:	f0 1f 00 22 	mcall	800022b0 <sd_mmc_spi_command+0xbc>
  spi_write(SD_MMC_SPI, arg>>8 );
8000222e:	f7 d7 c1 10 	bfextu	r11,r7,0x8,0x10
80002232:	fe 7c 28 00 	mov	r12,-55296
80002236:	f0 1f 00 1f 	mcall	800022b0 <sd_mmc_spi_command+0xbc>
  spi_write(SD_MMC_SPI, arg    );
8000223a:	0e 9b       	mov	r11,r7
8000223c:	5c 7b       	castu.h	r11
8000223e:	fe 7c 28 00 	mov	r12,-55296
80002242:	f0 1f 00 1c 	mcall	800022b0 <sd_mmc_spi_command+0xbc>
  switch(command)
80002246:	30 08       	mov	r8,0
80002248:	f0 06 18 00 	cp.b	r6,r8
8000224c:	c0 60       	breq	80002258 <sd_mmc_spi_command+0x64>
8000224e:	30 88       	mov	r8,8
80002250:	f0 06 18 00 	cp.b	r6,r8
80002254:	c1 01       	brne	80002274 <sd_mmc_spi_command+0x80>
80002256:	c0 88       	rjmp	80002266 <sd_mmc_spi_command+0x72>
  {
      case MMC_GO_IDLE_STATE:
         spi_write(SD_MMC_SPI, 0x95);
80002258:	e0 6b 00 95 	mov	r11,149
8000225c:	fe 7c 28 00 	mov	r12,-55296
80002260:	f0 1f 00 14 	mcall	800022b0 <sd_mmc_spi_command+0xbc>
         break;
80002264:	c0 e8       	rjmp	80002280 <sd_mmc_spi_command+0x8c>
      case MMC_SEND_IF_COND:
         spi_write(SD_MMC_SPI, 0x87);
80002266:	e0 6b 00 87 	mov	r11,135
8000226a:	fe 7c 28 00 	mov	r12,-55296
8000226e:	f0 1f 00 11 	mcall	800022b0 <sd_mmc_spi_command+0xbc>
         break;
80002272:	c0 78       	rjmp	80002280 <sd_mmc_spi_command+0x8c>
      default:
         spi_write(SD_MMC_SPI, 0xff);
80002274:	e0 6b 00 ff 	mov	r11,255
80002278:	fe 7c 28 00 	mov	r12,-55296
8000227c:	f0 1f 00 0d 	mcall	800022b0 <sd_mmc_spi_command+0xbc>

  // end command
  // wait for response
  // if more than 8 retries, card has timed-out and return the received 0xFF
  retry = 0;
  r1    = 0xFF;
80002280:	3f f9       	mov	r9,-1
80002282:	48 d8       	lddpc	r8,800022b4 <sd_mmc_spi_command+0xc0>
80002284:	b0 89       	st.b	r8[0x0],r9
80002286:	30 07       	mov	r7,0
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) == 0xFF)
80002288:	e0 64 00 ff 	mov	r4,255
8000228c:	10 93       	mov	r3,r8
8000228e:	12 96       	mov	r6,r9
  {
    retry++;
    if(retry > 10) break;
80002290:	30 b5       	mov	r5,11
  // end command
  // wait for response
  // if more than 8 retries, card has timed-out and return the received 0xFF
  retry = 0;
  r1    = 0xFF;
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) == 0xFF)
80002292:	c0 68       	rjmp	8000229e <sd_mmc_spi_command+0xaa>
  {
    retry++;
80002294:	2f f7       	sub	r7,-1
80002296:	5c 57       	castu.b	r7
    if(retry > 10) break;
80002298:	ea 07 18 00 	cp.b	r7,r5
8000229c:	c0 80       	breq	800022ac <sd_mmc_spi_command+0xb8>
  // end command
  // wait for response
  // if more than 8 retries, card has timed-out and return the received 0xFF
  retry = 0;
  r1    = 0xFF;
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) == 0xFF)
8000229e:	08 9c       	mov	r12,r4
800022a0:	f0 1f 00 06 	mcall	800022b8 <sd_mmc_spi_command+0xc4>
800022a4:	a6 8c       	st.b	r3[0x0],r12
800022a6:	ec 0c 18 00 	cp.b	r12,r6
800022aa:	cf 50       	breq	80002294 <sd_mmc_spi_command+0xa0>
  {
    retry++;
    if(retry > 10) break;
  }
  return r1;
}
800022ac:	e3 cd 80 f8 	ldm	sp++,r3-r7,pc
800022b0:	80 00       	ld.sh	r0,r0[0x0]
800022b2:	30 ae       	mov	lr,10
800022b4:	00 00       	add	r0,r0
800022b6:	0a 08       	add	r8,r5
800022b8:	80 00       	ld.sh	r0,r0[0x0]
800022ba:	21 68       	sub	r8,22

800022bc <sd_mmc_spi_send_command>:
//! @param  arg       argument of the command
//!
//! @return uint8_t
//!         R1 response (R1 == 0xFF if time out error)
uint8_t sd_mmc_spi_send_command(uint8_t command, uint32_t arg)
{
800022bc:	eb cd 40 c0 	pushm	r6-r7,lr
800022c0:	18 97       	mov	r7,r12
800022c2:	16 96       	mov	r6,r11
  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);    // select SD_MMC_SPI
800022c4:	30 1b       	mov	r11,1
800022c6:	fe 7c 28 00 	mov	r12,-55296
800022ca:	f0 1f 00 09 	mcall	800022ec <sd_mmc_spi_send_command+0x30>
  r1 = sd_mmc_spi_command(command, arg);
800022ce:	0c 9b       	mov	r11,r6
800022d0:	0e 9c       	mov	r12,r7
800022d2:	f0 1f 00 08 	mcall	800022f0 <sd_mmc_spi_send_command+0x34>
800022d6:	48 87       	lddpc	r7,800022f4 <sd_mmc_spi_send_command+0x38>
800022d8:	ae 8c       	st.b	r7[0x0],r12
  spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
800022da:	30 1b       	mov	r11,1
800022dc:	fe 7c 28 00 	mov	r12,-55296
800022e0:	f0 1f 00 06 	mcall	800022f8 <sd_mmc_spi_send_command+0x3c>
  return r1;
}
800022e4:	0f 8c       	ld.ub	r12,r7[0x0]
800022e6:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
800022ea:	00 00       	add	r0,r0
800022ec:	80 00       	ld.sh	r0,r0[0x0]
800022ee:	2f 7e       	sub	lr,-9
800022f0:	80 00       	ld.sh	r0,r0[0x0]
800022f2:	21 f4       	sub	r4,31
800022f4:	00 00       	add	r0,r0
800022f6:	0a 08       	add	r8,r5
800022f8:	80 00       	ld.sh	r0,r0[0x0]
800022fa:	2f ca       	sub	r10,-4

800022fc <sd_mmc_spi_check_presence>:
//!
//! @return bit
//!   The memory is present (true)
//!   The memory does not respond (disconnected) (false)
bool sd_mmc_spi_check_presence(void)
{
800022fc:	eb cd 40 fe 	pushm	r1-r7,lr
  uint16_t retry;

  retry = 0;
  if (sd_mmc_spi_init_done == false)
80002300:	49 a8       	lddpc	r8,80002368 <sd_mmc_spi_check_presence+0x6c>
80002302:	11 89       	ld.ub	r9,r8[0x0]
80002304:	30 08       	mov	r8,0
80002306:	f0 09 18 00 	cp.b	r9,r8
8000230a:	c1 f1       	brne	80002348 <sd_mmc_spi_check_presence+0x4c>
8000230c:	30 07       	mov	r7,0
  {
    // If memory is not initialized, try to initialize it (CMD0)
    // If no valid response, there is no card
    while ((r1 = sd_mmc_spi_send_command(MMC_GO_IDLE_STATE, 0)) != 0x01)
8000230e:	0e 94       	mov	r4,r7
80002310:	49 73       	lddpc	r3,8000236c <sd_mmc_spi_check_presence+0x70>
80002312:	30 16       	mov	r6,1
    {
      spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
80002314:	e0 62 00 ff 	mov	r2,255
80002318:	fe 71 28 00 	mov	r1,-55296
      retry++;
      if (retry > 10)
8000231c:	30 b5       	mov	r5,11
8000231e:	c0 c8       	rjmp	80002336 <sd_mmc_spi_check_presence+0x3a>
  {
    // If memory is not initialized, try to initialize it (CMD0)
    // If no valid response, there is no card
    while ((r1 = sd_mmc_spi_send_command(MMC_GO_IDLE_STATE, 0)) != 0x01)
    {
      spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
80002320:	04 9b       	mov	r11,r2
80002322:	02 9c       	mov	r12,r1
80002324:	f0 1f 00 13 	mcall	80002370 <sd_mmc_spi_check_presence+0x74>
      retry++;
80002328:	2f f7       	sub	r7,-1
8000232a:	5c 87       	casts.h	r7
      if (retry > 10)
8000232c:	ea 07 19 00 	cp.h	r7,r5
80002330:	c0 31       	brne	80002336 <sd_mmc_spi_check_presence+0x3a>
80002332:	e3 cf 80 fe 	ldm	sp++,r1-r7,pc,r12=0
  retry = 0;
  if (sd_mmc_spi_init_done == false)
  {
    // If memory is not initialized, try to initialize it (CMD0)
    // If no valid response, there is no card
    while ((r1 = sd_mmc_spi_send_command(MMC_GO_IDLE_STATE, 0)) != 0x01)
80002336:	08 9b       	mov	r11,r4
80002338:	08 9c       	mov	r12,r4
8000233a:	f0 1f 00 0f 	mcall	80002374 <sd_mmc_spi_check_presence+0x78>
8000233e:	a6 8c       	st.b	r3[0x0],r12
80002340:	ec 0c 18 00 	cp.b	r12,r6
80002344:	ce e1       	brne	80002320 <sd_mmc_spi_check_presence+0x24>
80002346:	c0 e8       	rjmp	80002362 <sd_mmc_spi_check_presence+0x66>
    return true;
  }
  else
  {
    // If memory already initialized, send a CRC command (CMD59) (supported only if card is initialized)
    if ((r1 = sd_mmc_spi_send_command(MMC_CRC_ON_OFF, 0)) == 0x00)
80002348:	30 0b       	mov	r11,0
8000234a:	33 bc       	mov	r12,59
8000234c:	f0 1f 00 0a 	mcall	80002374 <sd_mmc_spi_check_presence+0x78>
80002350:	48 78       	lddpc	r8,8000236c <sd_mmc_spi_check_presence+0x70>
80002352:	b0 8c       	st.b	r8[0x0],r12
80002354:	58 0c       	cp.w	r12,0
80002356:	c0 60       	breq	80002362 <sd_mmc_spi_check_presence+0x66>
      return true;
    sd_mmc_spi_init_done = false;
80002358:	30 09       	mov	r9,0
8000235a:	48 48       	lddpc	r8,80002368 <sd_mmc_spi_check_presence+0x6c>
8000235c:	b0 89       	st.b	r8[0x0],r9
8000235e:	e3 cf 80 fe 	ldm	sp++,r1-r7,pc,r12=0
    return false;
80002362:	e3 cf 90 fe 	ldm	sp++,r1-r7,pc,r12=1
80002366:	00 00       	add	r0,r0
80002368:	00 00       	add	r0,r0
8000236a:	06 a4       	st.w	r3++,r4
8000236c:	00 00       	add	r0,r0
8000236e:	0a 08       	add	r8,r5
80002370:	80 00       	ld.sh	r0,r0[0x0]
80002372:	30 ae       	mov	lr,10
80002374:	80 00       	ld.sh	r0,r0[0x0]
80002376:	22 bc       	sub	r12,43

80002378 <sd_mmc_spi_read_open_PDCA>:
//!
//! @return bit
//!   The open succeeded      -> true
//!/
bool sd_mmc_spi_read_open_PDCA (uint32_t pos)
{
80002378:	d4 21       	pushm	r4-r7,lr
  uint16_t read_time_out;

  // Set the global memory ptr at a Byte address.
  gl_ptr_mem = (uint64_t)pos << 9;                    // gl_ptr_mem = pos * 512
8000237a:	4a e8       	lddpc	r8,80002430 <sd_mmc_spi_read_open_PDCA+0xb8>
8000237c:	f8 09 16 17 	lsr	r9,r12,0x17
80002380:	91 09       	st.w	r8[0x0],r9
80002382:	a9 7c       	lsl	r12,0x9
80002384:	91 1c       	st.w	r8[0x4],r12

  // wait for MMC not busy
  if (false == sd_mmc_spi_wait_not_busy())
80002386:	f0 1f 00 2c 	mcall	80002434 <sd_mmc_spi_read_open_PDCA+0xbc>
8000238a:	c5 20       	breq	8000242e <sd_mmc_spi_read_open_PDCA+0xb6>
    return false;


  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);          // select SD_MMC_SPI
8000238c:	30 1b       	mov	r11,1
8000238e:	fe 7c 28 00 	mov	r12,-55296
80002392:	f0 1f 00 2a 	mcall	80002438 <sd_mmc_spi_read_open_PDCA+0xc0>

  // issue command
  if(card_type == SD_CARD_2_SDHC) {
80002396:	4a a8       	lddpc	r8,8000243c <sd_mmc_spi_read_open_PDCA+0xc4>
80002398:	11 89       	ld.ub	r9,r8[0x0]
8000239a:	30 38       	mov	r8,3
8000239c:	f0 09 18 00 	cp.b	r9,r8
800023a0:	c0 d1       	brne	800023ba <sd_mmc_spi_read_open_PDCA+0x42>
    r1 = sd_mmc_spi_command(MMC_READ_SINGLE_BLOCK, gl_ptr_mem>>9);
800023a2:	4a 48       	lddpc	r8,80002430 <sd_mmc_spi_read_open_PDCA+0xb8>
800023a4:	70 0b       	ld.w	r11,r8[0x0]
800023a6:	70 18       	ld.w	r8,r8[0x4]
800023a8:	a9 98       	lsr	r8,0x9
800023aa:	f1 eb 11 7b 	or	r11,r8,r11<<0x17
800023ae:	31 1c       	mov	r12,17
800023b0:	f0 1f 00 24 	mcall	80002440 <sd_mmc_spi_read_open_PDCA+0xc8>
800023b4:	4a 48       	lddpc	r8,80002444 <sd_mmc_spi_read_open_PDCA+0xcc>
800023b6:	b0 8c       	st.b	r8[0x0],r12
800023b8:	c0 88       	rjmp	800023c8 <sd_mmc_spi_read_open_PDCA+0x50>
  } else {
    r1 = sd_mmc_spi_command(MMC_READ_SINGLE_BLOCK, gl_ptr_mem);
800023ba:	49 e8       	lddpc	r8,80002430 <sd_mmc_spi_read_open_PDCA+0xb8>
800023bc:	70 1b       	ld.w	r11,r8[0x4]
800023be:	31 1c       	mov	r12,17
800023c0:	f0 1f 00 20 	mcall	80002440 <sd_mmc_spi_read_open_PDCA+0xc8>
800023c4:	4a 08       	lddpc	r8,80002444 <sd_mmc_spi_read_open_PDCA+0xcc>
800023c6:	b0 8c       	st.b	r8[0x0],r12
  }

  // check for valid response
  if (r1 != 0x00)
800023c8:	49 f8       	lddpc	r8,80002444 <sd_mmc_spi_read_open_PDCA+0xcc>
800023ca:	11 89       	ld.ub	r9,r8[0x0]
800023cc:	30 08       	mov	r8,0
800023ce:	f0 09 18 00 	cp.b	r9,r8
800023d2:	c1 00       	breq	800023f2 <sd_mmc_spi_read_open_PDCA+0x7a>
  {
    spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
800023d4:	30 1b       	mov	r11,1
800023d6:	fe 7c 28 00 	mov	r12,-55296
800023da:	f0 1f 00 1c 	mcall	80002448 <sd_mmc_spi_read_open_PDCA+0xd0>
800023de:	d8 2a       	popm	r4-r7,pc,r12=0

  // wait for token (may be a datablock start token OR a data error token !)
  read_time_out = 30000;
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) == 0xFF)
  {
     read_time_out--;
800023e0:	20 17       	sub	r7,1
800023e2:	5c 87       	casts.h	r7
     if (read_time_out == 0)   // TIME-OUT
800023e4:	c0 d1       	brne	800023fe <sd_mmc_spi_read_open_PDCA+0x86>
     {
       spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS); // unselect SD_MMC_SPI
800023e6:	30 1b       	mov	r11,1
800023e8:	fe 7c 28 00 	mov	r12,-55296
800023ec:	f0 1f 00 17 	mcall	80002448 <sd_mmc_spi_read_open_PDCA+0xd0>
800023f0:	d8 2a       	popm	r4-r7,pc,r12=0
       return false;
800023f2:	e0 67 75 30 	mov	r7,30000
    return false;
  }

  // wait for token (may be a datablock start token OR a data error token !)
  read_time_out = 30000;
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) == 0xFF)
800023f6:	e0 65 00 ff 	mov	r5,255
800023fa:	49 34       	lddpc	r4,80002444 <sd_mmc_spi_read_open_PDCA+0xcc>
800023fc:	3f f6       	mov	r6,-1
800023fe:	0a 9c       	mov	r12,r5
80002400:	f0 1f 00 13 	mcall	8000244c <sd_mmc_spi_read_open_PDCA+0xd4>
80002404:	a8 8c       	st.b	r4[0x0],r12
80002406:	ec 0c 18 00 	cp.b	r12,r6
8000240a:	ce b0       	breq	800023e0 <sd_mmc_spi_read_open_PDCA+0x68>
       return false;
     }
  }

  // check token
  if (r1 != MMC_STARTBLOCK_READ)
8000240c:	3f e8       	mov	r8,-2
8000240e:	f0 0c 18 00 	cp.b	r12,r8
80002412:	c0 21       	brne	80002416 <sd_mmc_spi_read_open_PDCA+0x9e>
80002414:	da 2a       	popm	r4-r7,pc,r12=1
  {
    spi_write(SD_MMC_SPI,0xFF);
80002416:	e0 6b 00 ff 	mov	r11,255
8000241a:	fe 7c 28 00 	mov	r12,-55296
8000241e:	f0 1f 00 0d 	mcall	80002450 <sd_mmc_spi_read_open_PDCA+0xd8>
    spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
80002422:	30 1b       	mov	r11,1
80002424:	fe 7c 28 00 	mov	r12,-55296
80002428:	f0 1f 00 08 	mcall	80002448 <sd_mmc_spi_read_open_PDCA+0xd0>
8000242c:	30 0c       	mov	r12,0
    return false;
  }
  return true;   // Read done.
}
8000242e:	d8 22       	popm	r4-r7,pc
80002430:	00 00       	add	r0,r0
80002432:	06 88       	andn	r8,r3
80002434:	80 00       	ld.sh	r0,r0[0x0]
80002436:	21 9c       	sub	r12,25
80002438:	80 00       	ld.sh	r0,r0[0x0]
8000243a:	2f 7e       	sub	lr,-9
8000243c:	00 00       	add	r0,r0
8000243e:	09 f6       	ld.ub	r6,r4[0x7]
80002440:	80 00       	ld.sh	r0,r0[0x0]
80002442:	21 f4       	sub	r4,31
80002444:	00 00       	add	r0,r0
80002446:	0a 08       	add	r8,r5
80002448:	80 00       	ld.sh	r0,r0[0x0]
8000244a:	2f ca       	sub	r10,-4
8000244c:	80 00       	ld.sh	r0,r0[0x0]
8000244e:	21 68       	sub	r8,22
80002450:	80 00       	ld.sh	r0,r0[0x0]
80002452:	30 ae       	mov	lr,10

80002454 <sd_mmc_spi_check_hc>:
//!           SD_CARD      Detected card is SD
//!           ERROR


int sd_mmc_spi_check_hc(void)
{
80002454:	eb cd 40 c0 	pushm	r6-r7,lr
  unsigned char hc_bit;
  // wait for MMC not busy
  if (false == sd_mmc_spi_wait_not_busy())
80002458:	f0 1f 00 1c 	mcall	800024c8 <sd_mmc_spi_check_hc+0x74>
8000245c:	c0 31       	brne	80002462 <sd_mmc_spi_check_hc+0xe>
8000245e:	e3 cf c0 c0 	ldm	sp++,r6-r7,pc,r12=-1
    return SD_FAILURE;

  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);    // select SD_MMC_SPI
80002462:	30 1b       	mov	r11,1
80002464:	fe 7c 28 00 	mov	r12,-55296
80002468:	f0 1f 00 19 	mcall	800024cc <sd_mmc_spi_check_hc+0x78>
  r1 = sd_mmc_spi_command(SD_READ_OCR, 0);
8000246c:	30 0b       	mov	r11,0
8000246e:	33 ac       	mov	r12,58
80002470:	f0 1f 00 18 	mcall	800024d0 <sd_mmc_spi_check_hc+0x7c>
80002474:	49 88       	lddpc	r8,800024d4 <sd_mmc_spi_check_hc+0x80>
80002476:	b0 8c       	st.b	r8[0x0],r12
  // check for valid response
  if(r1 != 0) {
80002478:	58 0c       	cp.w	r12,0
8000247a:	c0 80       	breq	8000248a <sd_mmc_spi_check_hc+0x36>
    spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
8000247c:	30 1b       	mov	r11,1
8000247e:	fe 7c 28 00 	mov	r12,-55296
80002482:	f0 1f 00 16 	mcall	800024d8 <sd_mmc_spi_check_hc+0x84>
80002486:	e3 cf c0 c0 	ldm	sp++,r6-r7,pc,r12=-1
    return SD_FAILURE;
  }
  hc_bit = sd_mmc_spi_send_and_read(0xFF);
8000248a:	e0 6c 00 ff 	mov	r12,255
8000248e:	f0 1f 00 14 	mcall	800024dc <sd_mmc_spi_check_hc+0x88>
80002492:	18 96       	mov	r6,r12
  r1 = sd_mmc_spi_send_and_read(0xFF);
80002494:	e0 6c 00 ff 	mov	r12,255
80002498:	f0 1f 00 11 	mcall	800024dc <sd_mmc_spi_check_hc+0x88>
8000249c:	48 e7       	lddpc	r7,800024d4 <sd_mmc_spi_check_hc+0x80>
8000249e:	ae 8c       	st.b	r7[0x0],r12
  r1 = sd_mmc_spi_send_and_read(0xFF);
800024a0:	e0 6c 00 ff 	mov	r12,255
800024a4:	f0 1f 00 0e 	mcall	800024dc <sd_mmc_spi_check_hc+0x88>
800024a8:	ae 8c       	st.b	r7[0x0],r12
  r1 = sd_mmc_spi_send_and_read(0xFF);
800024aa:	e0 6c 00 ff 	mov	r12,255
800024ae:	f0 1f 00 0c 	mcall	800024dc <sd_mmc_spi_check_hc+0x88>
800024b2:	ae 8c       	st.b	r7[0x0],r12
  spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
800024b4:	30 1b       	mov	r11,1
800024b6:	fe 7c 28 00 	mov	r12,-55296
800024ba:	f0 1f 00 08 	mcall	800024d8 <sd_mmc_spi_check_hc+0x84>
800024be:	f9 d6 c0 c1 	bfextu	r12,r6,0x6,0x1
  if(hc_bit & 0x40) {
      return SDHC_CARD;
  }
  return 0;
}
800024c2:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
800024c6:	00 00       	add	r0,r0
800024c8:	80 00       	ld.sh	r0,r0[0x0]
800024ca:	21 9c       	sub	r12,25
800024cc:	80 00       	ld.sh	r0,r0[0x0]
800024ce:	2f 7e       	sub	lr,-9
800024d0:	80 00       	ld.sh	r0,r0[0x0]
800024d2:	21 f4       	sub	r4,31
800024d4:	00 00       	add	r0,r0
800024d6:	0a 08       	add	r8,r5
800024d8:	80 00       	ld.sh	r0,r0[0x0]
800024da:	2f ca       	sub	r10,-4
800024dc:	80 00       	ld.sh	r0,r0[0x0]
800024de:	21 68       	sub	r8,22

800024e0 <sd_mmc_spi_get_if>:
//!                true
//!                SD_MMC


int sd_mmc_spi_get_if(void)
{
800024e0:	eb cd 40 80 	pushm	r7,lr
  // wait for MMC not busy
  if (false == sd_mmc_spi_wait_not_busy())
800024e4:	f0 1f 00 27 	mcall	80002580 <sd_mmc_spi_get_if+0xa0>
800024e8:	c0 31       	brne	800024ee <sd_mmc_spi_get_if+0xe>
800024ea:	e3 cf c0 80 	ldm	sp++,r7,pc,r12=-1
    return SD_FAILURE;

  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);    // select SD_MMC_SPI
800024ee:	30 1b       	mov	r11,1
800024f0:	fe 7c 28 00 	mov	r12,-55296
800024f4:	f0 1f 00 24 	mcall	80002584 <sd_mmc_spi_get_if+0xa4>
  r1 = sd_mmc_spi_command(MMC_SEND_IF_COND, 0x000001AA);
800024f8:	e0 6b 01 aa 	mov	r11,426
800024fc:	30 8c       	mov	r12,8
800024fe:	f0 1f 00 23 	mcall	80002588 <sd_mmc_spi_get_if+0xa8>
80002502:	4a 38       	lddpc	r8,8000258c <sd_mmc_spi_get_if+0xac>
80002504:	b0 8c       	st.b	r8[0x0],r12
  // check for valid response
  if((r1 & MMC_R1_ILLEGAL_COM) != 0) {
80002506:	e2 1c 00 04 	andl	r12,0x4,COH
8000250a:	c0 80       	breq	8000251a <sd_mmc_spi_get_if+0x3a>
    spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
8000250c:	30 1b       	mov	r11,1
8000250e:	fe 7c 28 00 	mov	r12,-55296
80002512:	f0 1f 00 20 	mcall	80002590 <sd_mmc_spi_get_if+0xb0>
80002516:	e3 cf 80 80 	ldm	sp++,r7,pc,r12=0
    return SD_MMC;
  }
  r1 = sd_mmc_spi_send_and_read(0xFF);
8000251a:	e0 6c 00 ff 	mov	r12,255
8000251e:	f0 1f 00 1e 	mcall	80002594 <sd_mmc_spi_get_if+0xb4>
80002522:	49 b7       	lddpc	r7,8000258c <sd_mmc_spi_get_if+0xac>
80002524:	ae 8c       	st.b	r7[0x0],r12
  r1 = sd_mmc_spi_send_and_read(0xFF);
80002526:	e0 6c 00 ff 	mov	r12,255
8000252a:	f0 1f 00 1b 	mcall	80002594 <sd_mmc_spi_get_if+0xb4>
8000252e:	ae 8c       	st.b	r7[0x0],r12
  r1 = sd_mmc_spi_send_and_read(0xFF);
80002530:	e0 6c 00 ff 	mov	r12,255
80002534:	f0 1f 00 18 	mcall	80002594 <sd_mmc_spi_get_if+0xb4>
80002538:	ae 8c       	st.b	r7[0x0],r12
  if((r1 & 0x01) == 0) {
8000253a:	f9 dc c0 01 	bfextu	r12,r12,0x0,0x1
8000253e:	c0 81       	brne	8000254e <sd_mmc_spi_get_if+0x6e>
    spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
80002540:	30 1b       	mov	r11,1
80002542:	fe 7c 28 00 	mov	r12,-55296
80002546:	f0 1f 00 13 	mcall	80002590 <sd_mmc_spi_get_if+0xb0>
8000254a:	e3 cf c0 80 	ldm	sp++,r7,pc,r12=-1
    return SD_FAILURE;
  }
  r1 = sd_mmc_spi_send_and_read(0xFF);
8000254e:	e0 6c 00 ff 	mov	r12,255
80002552:	f0 1f 00 11 	mcall	80002594 <sd_mmc_spi_get_if+0xb4>
80002556:	48 e8       	lddpc	r8,8000258c <sd_mmc_spi_get_if+0xac>
80002558:	b0 8c       	st.b	r8[0x0],r12
  if(r1 != 0xaa) {
8000255a:	3a a8       	mov	r8,-86
8000255c:	f0 0c 18 00 	cp.b	r12,r8
80002560:	c0 80       	breq	80002570 <sd_mmc_spi_get_if+0x90>
    spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
80002562:	30 1b       	mov	r11,1
80002564:	fe 7c 28 00 	mov	r12,-55296
80002568:	f0 1f 00 0a 	mcall	80002590 <sd_mmc_spi_get_if+0xb0>
8000256c:	e3 cf c0 80 	ldm	sp++,r7,pc,r12=-1
    return SD_FAILURE; /* wrong test pattern */
  }
  spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
80002570:	30 1b       	mov	r11,1
80002572:	fe 7c 28 00 	mov	r12,-55296
80002576:	f0 1f 00 07 	mcall	80002590 <sd_mmc_spi_get_if+0xb0>
8000257a:	e3 cf 90 80 	ldm	sp++,r7,pc,r12=1
8000257e:	00 00       	add	r0,r0
80002580:	80 00       	ld.sh	r0,r0[0x0]
80002582:	21 9c       	sub	r12,25
80002584:	80 00       	ld.sh	r0,r0[0x0]
80002586:	2f 7e       	sub	lr,-9
80002588:	80 00       	ld.sh	r0,r0[0x0]
8000258a:	21 f4       	sub	r4,31
8000258c:	00 00       	add	r0,r0
8000258e:	0a 08       	add	r8,r5
80002590:	80 00       	ld.sh	r0,r0[0x0]
80002592:	2f ca       	sub	r10,-4
80002594:	80 00       	ld.sh	r0,r0[0x0]
80002596:	21 68       	sub	r8,22

80002598 <sd_mmc_spi_get_csd>:
//! @param  buffer to fill
//!
//! @return bit
//!         true / false
bool sd_mmc_spi_get_csd(uint8_t *buffer)
{
80002598:	eb cd 40 fc 	pushm	r2-r7,lr
8000259c:	20 1d       	sub	sp,4
8000259e:	18 92       	mov	r2,r12
uint8_t retry;
unsigned short data_read;
  // wait for MMC not busy
  if (false == sd_mmc_spi_wait_not_busy())
800025a0:	f0 1f 00 32 	mcall	80002668 <sd_mmc_spi_get_csd+0xd0>
800025a4:	c5 f0       	breq	80002662 <sd_mmc_spi_get_csd+0xca>
    return false;

  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);    // select SD_MMC_SPI
800025a6:	30 1b       	mov	r11,1
800025a8:	fe 7c 28 00 	mov	r12,-55296
800025ac:	f0 1f 00 30 	mcall	8000266c <sd_mmc_spi_get_csd+0xd4>
  // issue command
  r1 = sd_mmc_spi_command(MMC_SEND_CSD, 0);
800025b0:	30 0b       	mov	r11,0
800025b2:	30 9c       	mov	r12,9
800025b4:	f0 1f 00 2f 	mcall	80002670 <sd_mmc_spi_get_csd+0xd8>
800025b8:	4a f8       	lddpc	r8,80002674 <sd_mmc_spi_get_csd+0xdc>
800025ba:	b0 8c       	st.b	r8[0x0],r12
  // check for valid response
  if(r1 != 0x00)
800025bc:	58 0c       	cp.w	r12,0
800025be:	c0 81       	brne	800025ce <sd_mmc_spi_get_csd+0x36>
800025c0:	30 07       	mov	r7,0
    sd_mmc_spi_init_done = false;
    return false;
  }
  // wait for block start
  retry = 0;
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) != MMC_STARTBLOCK_READ)
800025c2:	e0 64 00 ff 	mov	r4,255
800025c6:	10 93       	mov	r3,r8
800025c8:	3f e6       	mov	r6,-2
  {
    if (retry > 8)
800025ca:	30 95       	mov	r5,9
800025cc:	c1 78       	rjmp	800025fa <sd_mmc_spi_get_csd+0x62>
  // issue command
  r1 = sd_mmc_spi_command(MMC_SEND_CSD, 0);
  // check for valid response
  if(r1 != 0x00)
  {
    spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
800025ce:	30 1b       	mov	r11,1
800025d0:	fe 7c 28 00 	mov	r12,-55296
800025d4:	f0 1f 00 29 	mcall	80002678 <sd_mmc_spi_get_csd+0xe0>
    sd_mmc_spi_init_done = false;
800025d8:	30 09       	mov	r9,0
800025da:	4a 98       	lddpc	r8,8000267c <sd_mmc_spi_get_csd+0xe4>
800025dc:	b0 89       	st.b	r8[0x0],r9
800025de:	30 0c       	mov	r12,0
    return false;
800025e0:	c4 18       	rjmp	80002662 <sd_mmc_spi_get_csd+0xca>
  }
  // wait for block start
  retry = 0;
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) != MMC_STARTBLOCK_READ)
  {
    if (retry > 8)
800025e2:	ea 07 18 00 	cp.b	r7,r5
800025e6:	c0 81       	brne	800025f6 <sd_mmc_spi_get_csd+0x5e>
    {
      spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
800025e8:	30 1b       	mov	r11,1
800025ea:	fe 7c 28 00 	mov	r12,-55296
800025ee:	f0 1f 00 23 	mcall	80002678 <sd_mmc_spi_get_csd+0xe0>
800025f2:	30 0c       	mov	r12,0
      return false;
800025f4:	c3 78       	rjmp	80002662 <sd_mmc_spi_get_csd+0xca>
    }
    retry++;
800025f6:	2f f7       	sub	r7,-1
800025f8:	5c 57       	castu.b	r7
    sd_mmc_spi_init_done = false;
    return false;
  }
  // wait for block start
  retry = 0;
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) != MMC_STARTBLOCK_READ)
800025fa:	08 9c       	mov	r12,r4
800025fc:	f0 1f 00 21 	mcall	80002680 <sd_mmc_spi_get_csd+0xe8>
80002600:	a6 8c       	st.b	r3[0x0],r12
80002602:	ec 0c 18 00 	cp.b	r12,r6
80002606:	ce e1       	brne	800025e2 <sd_mmc_spi_get_csd+0x4a>
80002608:	30 07       	mov	r7,0
    retry++;
  }
  // store valid data block
  for (retry = 0; retry <16; retry++)
  {
   spi_write(SD_MMC_SPI,0xFF);
8000260a:	e0 65 00 ff 	mov	r5,255
8000260e:	fe 76 28 00 	mov	r6,-55296
   spi_read(SD_MMC_SPI,&data_read);
80002612:	fa c4 ff fe 	sub	r4,sp,-2
    retry++;
  }
  // store valid data block
  for (retry = 0; retry <16; retry++)
  {
   spi_write(SD_MMC_SPI,0xFF);
80002616:	0a 9b       	mov	r11,r5
80002618:	0c 9c       	mov	r12,r6
8000261a:	f0 1f 00 1b 	mcall	80002684 <sd_mmc_spi_get_csd+0xec>
   spi_read(SD_MMC_SPI,&data_read);
8000261e:	08 9b       	mov	r11,r4
80002620:	0c 9c       	mov	r12,r6
80002622:	f0 1f 00 1a 	mcall	80002688 <sd_mmc_spi_get_csd+0xf0>
    buffer[retry] = data_read;
80002626:	9a 18       	ld.sh	r8,sp[0x2]
80002628:	e4 07 0b 08 	st.b	r2[r7],r8
8000262c:	2f f7       	sub	r7,-1
      return false;
    }
    retry++;
  }
  // store valid data block
  for (retry = 0; retry <16; retry++)
8000262e:	59 07       	cp.w	r7,16
80002630:	cf 31       	brne	80002616 <sd_mmc_spi_get_csd+0x7e>
  {
   spi_write(SD_MMC_SPI,0xFF);
   spi_read(SD_MMC_SPI,&data_read);
    buffer[retry] = data_read;
  }
   spi_write(SD_MMC_SPI,0xFF);   // load CRC (not used)
80002632:	e0 6b 00 ff 	mov	r11,255
80002636:	fe 7c 28 00 	mov	r12,-55296
8000263a:	f0 1f 00 13 	mcall	80002684 <sd_mmc_spi_get_csd+0xec>
   spi_write(SD_MMC_SPI,0xFF);
8000263e:	e0 6b 00 ff 	mov	r11,255
80002642:	fe 7c 28 00 	mov	r12,-55296
80002646:	f0 1f 00 10 	mcall	80002684 <sd_mmc_spi_get_csd+0xec>
   spi_write(SD_MMC_SPI,0xFF);   // give clock again to end transaction
8000264a:	e0 6b 00 ff 	mov	r11,255
8000264e:	fe 7c 28 00 	mov	r12,-55296
80002652:	f0 1f 00 0d 	mcall	80002684 <sd_mmc_spi_get_csd+0xec>
  spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
80002656:	30 1b       	mov	r11,1
80002658:	fe 7c 28 00 	mov	r12,-55296
8000265c:	f0 1f 00 07 	mcall	80002678 <sd_mmc_spi_get_csd+0xe0>
80002660:	30 1c       	mov	r12,1
  return true;
}
80002662:	2f fd       	sub	sp,-4
80002664:	e3 cd 80 fc 	ldm	sp++,r2-r7,pc
80002668:	80 00       	ld.sh	r0,r0[0x0]
8000266a:	21 9c       	sub	r12,25
8000266c:	80 00       	ld.sh	r0,r0[0x0]
8000266e:	2f 7e       	sub	lr,-9
80002670:	80 00       	ld.sh	r0,r0[0x0]
80002672:	21 f4       	sub	r4,31
80002674:	00 00       	add	r0,r0
80002676:	0a 08       	add	r8,r5
80002678:	80 00       	ld.sh	r0,r0[0x0]
8000267a:	2f ca       	sub	r10,-4
8000267c:	00 00       	add	r0,r0
8000267e:	06 a4       	st.w	r3++,r4
80002680:	80 00       	ld.sh	r0,r0[0x0]
80002682:	21 68       	sub	r8,22
80002684:	80 00       	ld.sh	r0,r0[0x0]
80002686:	30 ae       	mov	lr,10
80002688:	80 00       	ld.sh	r0,r0[0x0]
8000268a:	30 ca       	mov	r10,12

8000268c <sd_mmc_spi_internal_init>:
//!
//!
//! @return bit
//!   The memory is ready     -> true (always)
bool sd_mmc_spi_internal_init(void)
{
8000268c:	d4 31       	pushm	r0-r7,lr
  uint16_t retry;
  int i;
  int if_cond;

  // Start at low frequency
  sd_mmc_opt.baudrate = 400000;
8000268e:	fe fb 02 66 	ld.w	r11,pc[614]
80002692:	e6 68 1a 80 	mov	r8,400000
80002696:	97 18       	st.w	r11[0x4],r8
  spi_setupChipReg(SD_MMC_SPI, &sd_mmc_opt, sd_mmc_pba_hz);
80002698:	fe f8 02 60 	ld.w	r8,pc[608]
8000269c:	70 0a       	ld.w	r10,r8[0x0]
8000269e:	fe 7c 28 00 	mov	r12,-55296
800026a2:	f0 1f 00 97 	mcall	800028fc <sd_mmc_spi_internal_init+0x270>

  /* card needs 74 cycles minimum to start up */
  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);    // select SD_MMC_SPI
800026a6:	30 1b       	mov	r11,1
800026a8:	fe 7c 28 00 	mov	r12,-55296
800026ac:	f0 1f 00 95 	mcall	80002900 <sd_mmc_spi_internal_init+0x274>
800026b0:	30 07       	mov	r7,0
  for(i = 0; i < 10; ++i) {
    spi_write(SD_MMC_SPI,0xFF);
800026b2:	e0 66 00 ff 	mov	r6,255
800026b6:	fe 75 28 00 	mov	r5,-55296
800026ba:	0c 9b       	mov	r11,r6
800026bc:	0a 9c       	mov	r12,r5
800026be:	f0 1f 00 92 	mcall	80002904 <sd_mmc_spi_internal_init+0x278>
  sd_mmc_opt.baudrate = 400000;
  spi_setupChipReg(SD_MMC_SPI, &sd_mmc_opt, sd_mmc_pba_hz);

  /* card needs 74 cycles minimum to start up */
  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);    // select SD_MMC_SPI
  for(i = 0; i < 10; ++i) {
800026c2:	2f f7       	sub	r7,-1
800026c4:	58 a7       	cp.w	r7,10
800026c6:	cf a1       	brne	800026ba <sd_mmc_spi_internal_init+0x2e>
    spi_write(SD_MMC_SPI,0xFF);
  }
  spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
800026c8:	30 1b       	mov	r11,1
800026ca:	fe 7c 28 00 	mov	r12,-55296
800026ce:	f0 1f 00 8f 	mcall	80002908 <sd_mmc_spi_internal_init+0x27c>

  // RESET THE MEMORY CARD
  sd_mmc_spi_init_done = false;
800026d2:	30 08       	mov	r8,0
800026d4:	fe f9 02 38 	ld.w	r9,pc[568]
800026d8:	b2 88       	st.b	r9[0x0],r8
  card_type = MMC_CARD;
800026da:	fe f9 02 36 	ld.w	r9,pc[566]
800026de:	b2 88       	st.b	r9[0x0],r8
  retry = 0;
  do
  {
    // reset card and go to SPI mode
    r1 = sd_mmc_spi_send_command(MMC_GO_IDLE_STATE, 0);
800026e0:	30 0b       	mov	r11,0
800026e2:	16 9c       	mov	r12,r11
800026e4:	f0 1f 00 8c 	mcall	80002914 <sd_mmc_spi_internal_init+0x288>
800026e8:	fe f8 02 30 	ld.w	r8,pc[560]
800026ec:	b0 8c       	st.b	r8[0x0],r12
    spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
800026ee:	e0 6b 00 ff 	mov	r11,255
800026f2:	fe 7c 28 00 	mov	r12,-55296
800026f6:	f0 1f 00 84 	mcall	80002904 <sd_mmc_spi_internal_init+0x278>
800026fa:	30 17       	mov	r7,1
    // do retry counter
    retry++;
    if(retry > 100)
      return false;
  }
  while(r1 != 0x01);   // check memory enters idle_state
800026fc:	fe f6 02 1c 	ld.w	r6,pc[540]
80002700:	30 15       	mov	r5,1
  card_type = MMC_CARD;
  retry = 0;
  do
  {
    // reset card and go to SPI mode
    r1 = sd_mmc_spi_send_command(MMC_GO_IDLE_STATE, 0);
80002702:	30 03       	mov	r3,0
    spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
80002704:	e0 62 00 ff 	mov	r2,255
80002708:	fe 71 28 00 	mov	r1,-55296
    // do retry counter
    retry++;
    if(retry > 100)
8000270c:	36 54       	mov	r4,101
8000270e:	c1 08       	rjmp	8000272e <sd_mmc_spi_internal_init+0xa2>
  card_type = MMC_CARD;
  retry = 0;
  do
  {
    // reset card and go to SPI mode
    r1 = sd_mmc_spi_send_command(MMC_GO_IDLE_STATE, 0);
80002710:	06 9b       	mov	r11,r3
80002712:	06 9c       	mov	r12,r3
80002714:	f0 1f 00 80 	mcall	80002914 <sd_mmc_spi_internal_init+0x288>
80002718:	ac 8c       	st.b	r6[0x0],r12
    spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
8000271a:	04 9b       	mov	r11,r2
8000271c:	02 9c       	mov	r12,r1
8000271e:	f0 1f 00 7a 	mcall	80002904 <sd_mmc_spi_internal_init+0x278>
    // do retry counter
    retry++;
80002722:	2f f7       	sub	r7,-1
80002724:	5c 87       	casts.h	r7
    if(retry > 100)
80002726:	e8 07 19 00 	cp.h	r7,r4
8000272a:	e0 80 00 e4 	breq	800028f2 <sd_mmc_spi_internal_init+0x266>
      return false;
  }
  while(r1 != 0x01);   // check memory enters idle_state
8000272e:	0d 88       	ld.ub	r8,r6[0x0]
80002730:	ea 08 18 00 	cp.b	r8,r5
80002734:	ce e1       	brne	80002710 <sd_mmc_spi_internal_init+0x84>

  if_cond = sd_mmc_spi_get_if();
80002736:	f0 1f 00 7a 	mcall	8000291c <sd_mmc_spi_internal_init+0x290>
  if(if_cond == -1) {
8000273a:	5b fc       	cp.w	r12,-1
8000273c:	e0 80 00 db 	breq	800028f2 <sd_mmc_spi_internal_init+0x266>
      return false; // card is bad
  } else if (if_cond == 1) {
80002740:	58 1c       	cp.w	r12,1
80002742:	c0 51       	brne	8000274c <sd_mmc_spi_internal_init+0xc0>
      card_type = SD_CARD_2;
80002744:	30 29       	mov	r9,2
80002746:	4f 38       	lddpc	r8,80002910 <sd_mmc_spi_internal_init+0x284>
80002748:	b0 89       	st.b	r8[0x0],r9
8000274a:	c4 c8       	rjmp	800027e2 <sd_mmc_spi_internal_init+0x156>
  } else {
    // IDENTIFICATION OF THE CARD TYPE (SD or MMC)
    // Both cards will accept CMD55 command but only the SD card will respond to ACMD41
    r1 = sd_mmc_spi_send_command(SD_APP_CMD55,0);
8000274c:	30 0b       	mov	r11,0
8000274e:	33 7c       	mov	r12,55
80002750:	f0 1f 00 71 	mcall	80002914 <sd_mmc_spi_internal_init+0x288>
80002754:	4f 17       	lddpc	r7,80002918 <sd_mmc_spi_internal_init+0x28c>
80002756:	ae 8c       	st.b	r7[0x0],r12
    spi_write(SD_MMC_SPI,0xFF);  // write dummy byte
80002758:	e0 6b 00 ff 	mov	r11,255
8000275c:	fe 7c 28 00 	mov	r12,-55296
80002760:	f0 1f 00 69 	mcall	80002904 <sd_mmc_spi_internal_init+0x278>

    r1 = sd_mmc_spi_send_command(SD_SEND_OP_COND_ACMD, 0);
80002764:	30 0b       	mov	r11,0
80002766:	32 9c       	mov	r12,41
80002768:	f0 1f 00 6b 	mcall	80002914 <sd_mmc_spi_internal_init+0x288>
8000276c:	ae 8c       	st.b	r7[0x0],r12
    spi_write(SD_MMC_SPI,0xFF);  // write dummy byte
8000276e:	e0 6b 00 ff 	mov	r11,255
80002772:	fe 7c 28 00 	mov	r12,-55296
80002776:	f0 1f 00 64 	mcall	80002904 <sd_mmc_spi_internal_init+0x278>

    if ((r1&0xFE) == 0) {   // ignore "in_idle_state" flag bit
8000277a:	0f 88       	ld.ub	r8,r7[0x0]
8000277c:	e2 18 00 fe 	andl	r8,0xfe,COH
80002780:	c0 51       	brne	8000278a <sd_mmc_spi_internal_init+0xfe>
      card_type = SD_CARD;    // card has accepted the command, this is a SD card
80002782:	30 19       	mov	r9,1
80002784:	4e 38       	lddpc	r8,80002910 <sd_mmc_spi_internal_init+0x284>
80002786:	b0 89       	st.b	r8[0x0],r9
80002788:	c2 d8       	rjmp	800027e2 <sd_mmc_spi_internal_init+0x156>
    } else {
      card_type = MMC_CARD;   // card has not responded, this is a MMC card
8000278a:	30 09       	mov	r9,0
8000278c:	4e 18       	lddpc	r8,80002910 <sd_mmc_spi_internal_init+0x284>
8000278e:	b0 89       	st.b	r8[0x0],r9
      // reset card again
      retry = 0;
      do {
        // reset card again
        r1 = sd_mmc_spi_send_command(MMC_GO_IDLE_STATE, 0);
80002790:	30 0b       	mov	r11,0
80002792:	16 9c       	mov	r12,r11
80002794:	f0 1f 00 60 	mcall	80002914 <sd_mmc_spi_internal_init+0x288>
80002798:	4e 08       	lddpc	r8,80002918 <sd_mmc_spi_internal_init+0x28c>
8000279a:	b0 8c       	st.b	r8[0x0],r12
        spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
8000279c:	e0 6b 00 ff 	mov	r11,255
800027a0:	fe 7c 28 00 	mov	r12,-55296
800027a4:	f0 1f 00 58 	mcall	80002904 <sd_mmc_spi_internal_init+0x278>
800027a8:	30 17       	mov	r7,1
        // do retry counter
        retry++;
        if(retry > 100)
          return false;
      }
      while(r1 != 0x01);   // check memory enters idle_state
800027aa:	4d c6       	lddpc	r6,80002918 <sd_mmc_spi_internal_init+0x28c>
800027ac:	30 15       	mov	r5,1
      card_type = MMC_CARD;   // card has not responded, this is a MMC card
      // reset card again
      retry = 0;
      do {
        // reset card again
        r1 = sd_mmc_spi_send_command(MMC_GO_IDLE_STATE, 0);
800027ae:	30 03       	mov	r3,0
        spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
800027b0:	e0 62 00 ff 	mov	r2,255
800027b4:	fe 71 28 00 	mov	r1,-55296
        // do retry counter
        retry++;
        if(retry > 100)
800027b8:	36 54       	mov	r4,101
800027ba:	c1 08       	rjmp	800027da <sd_mmc_spi_internal_init+0x14e>
      card_type = MMC_CARD;   // card has not responded, this is a MMC card
      // reset card again
      retry = 0;
      do {
        // reset card again
        r1 = sd_mmc_spi_send_command(MMC_GO_IDLE_STATE, 0);
800027bc:	06 9b       	mov	r11,r3
800027be:	06 9c       	mov	r12,r3
800027c0:	f0 1f 00 55 	mcall	80002914 <sd_mmc_spi_internal_init+0x288>
800027c4:	ac 8c       	st.b	r6[0x0],r12
        spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
800027c6:	04 9b       	mov	r11,r2
800027c8:	02 9c       	mov	r12,r1
800027ca:	f0 1f 00 4f 	mcall	80002904 <sd_mmc_spi_internal_init+0x278>
        // do retry counter
        retry++;
800027ce:	2f f7       	sub	r7,-1
800027d0:	5c 87       	casts.h	r7
        if(retry > 100)
800027d2:	e8 07 19 00 	cp.h	r7,r4
800027d6:	e0 80 00 8e 	breq	800028f2 <sd_mmc_spi_internal_init+0x266>
          return false;
      }
      while(r1 != 0x01);   // check memory enters idle_state
800027da:	0d 88       	ld.ub	r8,r6[0x0]
800027dc:	ea 08 18 00 	cp.b	r8,r5
800027e0:	ce e1       	brne	800027bc <sd_mmc_spi_internal_init+0x130>
800027e2:	30 07       	mov	r7,0

  // CONTINUE INTERNAL INITIALIZATION OF THE CARD
  // Continue sending CMD1 while memory card is in idle state
  retry = 0;
  do {
    switch(card_type) {
800027e4:	4c b4       	lddpc	r4,80002910 <sd_mmc_spi_internal_init+0x284>
800027e6:	30 15       	mov	r5,1
    case MMC_CARD:
      r1 = sd_mmc_spi_send_command(MMC_SEND_OP_COND, 0);
      spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
      break;
    case SD_CARD:
      sd_mmc_spi_send_command(SD_APP_CMD55,0);
800027e8:	0e 93       	mov	r3,r7
800027ea:	33 70       	mov	r0,55
      r1 = sd_mmc_spi_send_command(SD_SEND_OP_COND_ACMD, 0);
800027ec:	4c b6       	lddpc	r6,80002918 <sd_mmc_spi_internal_init+0x28c>
      spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
800027ee:	e0 62 00 ff 	mov	r2,255
800027f2:	fe 71 28 00 	mov	r1,-55296

  // CONTINUE INTERNAL INITIALIZATION OF THE CARD
  // Continue sending CMD1 while memory card is in idle state
  retry = 0;
  do {
    switch(card_type) {
800027f6:	09 88       	ld.ub	r8,r4[0x0]
800027f8:	ea 08 18 00 	cp.b	r8,r5
800027fc:	c1 10       	breq	8000281e <sd_mmc_spi_internal_init+0x192>
800027fe:	c0 63       	brcs	8000280a <sd_mmc_spi_internal_init+0x17e>
80002800:	30 29       	mov	r9,2
80002802:	f2 08 18 00 	cp.b	r8,r9
80002806:	c2 81       	brne	80002856 <sd_mmc_spi_internal_init+0x1ca>
80002808:	c1 98       	rjmp	8000283a <sd_mmc_spi_internal_init+0x1ae>
    case MMC_CARD:
      r1 = sd_mmc_spi_send_command(MMC_SEND_OP_COND, 0);
8000280a:	06 9b       	mov	r11,r3
8000280c:	30 1c       	mov	r12,1
8000280e:	f0 1f 00 42 	mcall	80002914 <sd_mmc_spi_internal_init+0x288>
80002812:	ac 8c       	st.b	r6[0x0],r12
      spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
80002814:	04 9b       	mov	r11,r2
80002816:	02 9c       	mov	r12,r1
80002818:	f0 1f 00 3b 	mcall	80002904 <sd_mmc_spi_internal_init+0x278>
      break;
8000281c:	c1 d8       	rjmp	80002856 <sd_mmc_spi_internal_init+0x1ca>
    case SD_CARD:
      sd_mmc_spi_send_command(SD_APP_CMD55,0);
8000281e:	06 9b       	mov	r11,r3
80002820:	00 9c       	mov	r12,r0
80002822:	f0 1f 00 3d 	mcall	80002914 <sd_mmc_spi_internal_init+0x288>
      r1 = sd_mmc_spi_send_command(SD_SEND_OP_COND_ACMD, 0);
80002826:	06 9b       	mov	r11,r3
80002828:	32 9c       	mov	r12,41
8000282a:	f0 1f 00 3b 	mcall	80002914 <sd_mmc_spi_internal_init+0x288>
8000282e:	ac 8c       	st.b	r6[0x0],r12
      spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
80002830:	04 9b       	mov	r11,r2
80002832:	02 9c       	mov	r12,r1
80002834:	f0 1f 00 34 	mcall	80002904 <sd_mmc_spi_internal_init+0x278>
      break;
80002838:	c0 f8       	rjmp	80002856 <sd_mmc_spi_internal_init+0x1ca>
    case SD_CARD_2:
      // set high capacity bit mask
      sd_mmc_spi_send_command(SD_APP_CMD55,0);
8000283a:	06 9b       	mov	r11,r3
8000283c:	00 9c       	mov	r12,r0
8000283e:	f0 1f 00 36 	mcall	80002914 <sd_mmc_spi_internal_init+0x288>
      r1 = sd_mmc_spi_send_command(SD_SEND_OP_COND_ACMD, 0x40000000);
80002842:	fc 1b 40 00 	movh	r11,0x4000
80002846:	32 9c       	mov	r12,41
80002848:	f0 1f 00 33 	mcall	80002914 <sd_mmc_spi_internal_init+0x288>
8000284c:	ac 8c       	st.b	r6[0x0],r12
      spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
8000284e:	04 9b       	mov	r11,r2
80002850:	02 9c       	mov	r12,r1
80002852:	f0 1f 00 2d 	mcall	80002904 <sd_mmc_spi_internal_init+0x278>
      break;
    }
     // do retry counter
     retry++;
80002856:	2f f7       	sub	r7,-1
80002858:	5c 87       	casts.h	r7
     if(retry == 50000)    // measured approx. 500 on several cards
8000285a:	fe 78 c3 50 	mov	r8,-15536
8000285e:	f0 07 19 00 	cp.h	r7,r8
80002862:	c4 80       	breq	800028f2 <sd_mmc_spi_internal_init+0x266>
        return false;
  } while (r1);
80002864:	0d 89       	ld.ub	r9,r6[0x0]
80002866:	30 08       	mov	r8,0
80002868:	f0 09 18 00 	cp.b	r9,r8
8000286c:	cc 51       	brne	800027f6 <sd_mmc_spi_internal_init+0x16a>

  // CHECK FOR SDHC
  if(card_type == SD_CARD_2) {
8000286e:	4a 98       	lddpc	r8,80002910 <sd_mmc_spi_internal_init+0x284>
80002870:	11 89       	ld.ub	r9,r8[0x0]
80002872:	30 28       	mov	r8,2
80002874:	f0 09 18 00 	cp.b	r9,r8
80002878:	c0 a1       	brne	8000288c <sd_mmc_spi_internal_init+0x200>
    if_cond = sd_mmc_spi_check_hc();
8000287a:	f0 1f 00 2a 	mcall	80002920 <sd_mmc_spi_internal_init+0x294>
    if (if_cond == -1) {
8000287e:	5b fc       	cp.w	r12,-1
80002880:	c3 90       	breq	800028f2 <sd_mmc_spi_internal_init+0x266>
      return false;
    } else if (if_cond == 1){
80002882:	58 1c       	cp.w	r12,1
80002884:	c0 41       	brne	8000288c <sd_mmc_spi_internal_init+0x200>
          card_type = SD_CARD_2_SDHC;
80002886:	30 39       	mov	r9,3
80002888:	4a 28       	lddpc	r8,80002910 <sd_mmc_spi_internal_init+0x284>
8000288a:	b0 89       	st.b	r8[0x0],r9
      }
  }

  // DISABLE CRC TO SIMPLIFY AND SPEED UP COMMUNICATIONS
  r1 = sd_mmc_spi_send_command(MMC_CRC_ON_OFF, 0);  // disable CRC (should be already initialized on SPI init)
8000288c:	30 0b       	mov	r11,0
8000288e:	33 bc       	mov	r12,59
80002890:	f0 1f 00 21 	mcall	80002914 <sd_mmc_spi_internal_init+0x288>
80002894:	4a 17       	lddpc	r7,80002918 <sd_mmc_spi_internal_init+0x28c>
80002896:	ae 8c       	st.b	r7[0x0],r12
  spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
80002898:	e0 6b 00 ff 	mov	r11,255
8000289c:	fe 7c 28 00 	mov	r12,-55296
800028a0:	f0 1f 00 19 	mcall	80002904 <sd_mmc_spi_internal_init+0x278>

  // SET BLOCK LENGTH TO 512 BYTES
  r1 = sd_mmc_spi_send_command(MMC_SET_BLOCKLEN, 512);
800028a4:	e0 6b 02 00 	mov	r11,512
800028a8:	31 0c       	mov	r12,16
800028aa:	f0 1f 00 1b 	mcall	80002914 <sd_mmc_spi_internal_init+0x288>
800028ae:	ae 8c       	st.b	r7[0x0],r12
  spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
800028b0:	e0 6b 00 ff 	mov	r11,255
800028b4:	fe 7c 28 00 	mov	r12,-55296
800028b8:	f0 1f 00 13 	mcall	80002904 <sd_mmc_spi_internal_init+0x278>
  if (r1 != 0x00)
800028bc:	0f 89       	ld.ub	r9,r7[0x0]
800028be:	30 08       	mov	r8,0
800028c0:	f0 09 18 00 	cp.b	r9,r8
800028c4:	c1 71       	brne	800028f2 <sd_mmc_spi_internal_init+0x266>
    return false;    // card unsupported if block length of 512b is not accepted

  // GET CARD SPECIFIC DATA
  if (false ==  sd_mmc_spi_get_csd(csd))
800028c6:	49 8c       	lddpc	r12,80002924 <sd_mmc_spi_internal_init+0x298>
800028c8:	f0 1f 00 18 	mcall	80002928 <sd_mmc_spi_internal_init+0x29c>
800028cc:	c1 30       	breq	800028f2 <sd_mmc_spi_internal_init+0x266>
    return false;

  // GET CARD CAPACITY and NUMBER OF SECTORS
  sd_mmc_spi_get_capacity();
800028ce:	f0 1f 00 18 	mcall	8000292c <sd_mmc_spi_internal_init+0x2a0>
#if (defined SD_MMC_READ_CID) && (SD_MMC_READ_CID == true)
  if (false ==  sd_mmc_spi_get_cid(cid))
    return false;
#endif

  sd_mmc_spi_init_done = true;
800028d2:	30 19       	mov	r9,1
800028d4:	48 e8       	lddpc	r8,8000290c <sd_mmc_spi_internal_init+0x280>
800028d6:	b0 89       	st.b	r8[0x0],r9

  // Set SPI Speed to MAX
  sd_mmc_opt.baudrate = SD_MMC_SPI_MASTER_SPEED;
800028d8:	48 7b       	lddpc	r11,800028f4 <sd_mmc_spi_internal_init+0x268>
800028da:	e0 68 1b 00 	mov	r8,6912
800028de:	ea 18 00 b7 	orh	r8,0xb7
800028e2:	97 18       	st.w	r11[0x4],r8
  spi_setupChipReg(SD_MMC_SPI, &sd_mmc_opt, sd_mmc_pba_hz);
800028e4:	48 58       	lddpc	r8,800028f8 <sd_mmc_spi_internal_init+0x26c>
800028e6:	70 0a       	ld.w	r10,r8[0x0]
800028e8:	fe 7c 28 00 	mov	r12,-55296
800028ec:	f0 1f 00 04 	mcall	800028fc <sd_mmc_spi_internal_init+0x270>
800028f0:	da 3a       	popm	r0-r7,pc,r12=1
  return true;
800028f2:	d8 3a       	popm	r0-r7,pc,r12=0
800028f4:	00 00       	add	r0,r0
800028f6:	06 90       	mov	r0,r3
800028f8:	00 00       	add	r0,r0
800028fa:	06 a0       	st.w	r3++,r0
800028fc:	80 00       	ld.sh	r0,r0[0x0]
800028fe:	2f f0       	sub	r0,-1
80002900:	80 00       	ld.sh	r0,r0[0x0]
80002902:	2f 7e       	sub	lr,-9
80002904:	80 00       	ld.sh	r0,r0[0x0]
80002906:	30 ae       	mov	lr,10
80002908:	80 00       	ld.sh	r0,r0[0x0]
8000290a:	2f ca       	sub	r10,-4
8000290c:	00 00       	add	r0,r0
8000290e:	06 a4       	st.w	r3++,r4
80002910:	00 00       	add	r0,r0
80002912:	09 f6       	ld.ub	r6,r4[0x7]
80002914:	80 00       	ld.sh	r0,r0[0x0]
80002916:	22 bc       	sub	r12,43
80002918:	00 00       	add	r0,r0
8000291a:	0a 08       	add	r8,r5
8000291c:	80 00       	ld.sh	r0,r0[0x0]
8000291e:	24 e0       	sub	r0,78
80002920:	80 00       	ld.sh	r0,r0[0x0]
80002922:	24 54       	sub	r4,69
80002924:	00 00       	add	r0,r0
80002926:	09 f8       	ld.ub	r8,r4[0x7]
80002928:	80 00       	ld.sh	r0,r0[0x0]
8000292a:	25 98       	sub	r8,89
8000292c:	80 00       	ld.sh	r0,r0[0x0]
8000292e:	20 04       	sub	r4,0

80002930 <sd_mmc_spi_init>:
//!
//!
//! @return bit
//!   The memory is ready     -> true (always)
bool sd_mmc_spi_init(spi_options_t spiOptions, unsigned int pba_hz)
{
80002930:	eb cd 40 10 	pushm	r4,lr
80002934:	fa c4 ff f8 	sub	r4,sp,-8
  // Keep SPI options internally
  sd_mmc_pba_hz = pba_hz;
80002938:	48 88       	lddpc	r8,80002958 <sd_mmc_spi_init+0x28>
8000293a:	91 0c       	st.w	r8[0x0],r12
  memcpy( &sd_mmc_opt, &spiOptions, sizeof(spi_options_t) );
8000293c:	48 88       	lddpc	r8,8000295c <sd_mmc_spi_init+0x2c>
8000293e:	e8 ea 00 00 	ld.d	r10,r4[0]
80002942:	f0 eb 00 00 	st.d	r8[0],r10
80002946:	e8 ea 00 08 	ld.d	r10,r4[8]
8000294a:	f0 eb 00 08 	st.d	r8[8],r10

  // Initialize the SD/MMC controller.
  return sd_mmc_spi_internal_init();
8000294e:	f0 1f 00 05 	mcall	80002960 <sd_mmc_spi_init+0x30>
}
80002952:	e3 cd 80 10 	ldm	sp++,r4,pc
80002956:	00 00       	add	r0,r0
80002958:	00 00       	add	r0,r0
8000295a:	06 a0       	st.w	r3++,r0
8000295c:	00 00       	add	r0,r0
8000295e:	06 90       	mov	r0,r3
80002960:	80 00       	ld.sh	r0,r0[0x0]
80002962:	26 8c       	sub	r12,104

80002964 <flashc_set_wait_state>:
}


void flashc_set_wait_state(unsigned int wait_state)
{
	u_avr32_flashc_fcr_t u_avr32_flashc_fcr = {AVR32_FLASHC.fcr};
80002964:	fe 68 14 00 	mov	r8,-125952
80002968:	70 09       	ld.w	r9,r8[0x0]
	u_avr32_flashc_fcr.FCR.fws = wait_state;
8000296a:	f3 dc d0 c1 	bfins	r9,r12,0x6,0x1
	AVR32_FLASHC.fcr = u_avr32_flashc_fcr.fcr;
8000296e:	91 09       	st.w	r8[0x0],r9
}
80002970:	5e fc       	retal	r12

80002972 <gpio_enable_module_pin>:
 *
 * \return \ref GPIO_SUCCESS or \ref GPIO_INVALID_ARGUMENT.
 */
uint32_t gpio_enable_module_pin(uint32_t pin, uint32_t function)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80002972:	f8 08 16 05 	lsr	r8,r12,0x5
80002976:	a9 68       	lsl	r8,0x8
80002978:	e0 28 f0 00 	sub	r8,61440

	/* Enable the correct function. */
	switch (function) {
8000297c:	58 1b       	cp.w	r11,1
8000297e:	c0 d0       	breq	80002998 <gpio_enable_module_pin+0x26>
80002980:	c0 63       	brcs	8000298c <gpio_enable_module_pin+0x1a>
80002982:	58 2b       	cp.w	r11,2
80002984:	c1 00       	breq	800029a4 <gpio_enable_module_pin+0x32>
80002986:	58 3b       	cp.w	r11,3
80002988:	c1 40       	breq	800029b0 <gpio_enable_module_pin+0x3e>
8000298a:	5e ff       	retal	1
	case 0: /* A function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
8000298c:	30 19       	mov	r9,1
8000298e:	f2 0c 09 49 	lsl	r9,r9,r12
80002992:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
80002994:	91 a9       	st.w	r8[0x28],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
#endif
		break;
80002996:	c1 28       	rjmp	800029ba <gpio_enable_module_pin+0x48>

	case 1: /* B function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
80002998:	30 19       	mov	r9,1
8000299a:	f2 0c 09 49 	lsl	r9,r9,r12
8000299e:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
800029a0:	91 a9       	st.w	r8[0x28],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
#endif
		break;
800029a2:	c0 c8       	rjmp	800029ba <gpio_enable_module_pin+0x48>

	case 2: /* C function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
800029a4:	30 19       	mov	r9,1
800029a6:	f2 0c 09 49 	lsl	r9,r9,r12
800029aa:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
800029ac:	91 99       	st.w	r8[0x24],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
#endif
		break;
800029ae:	c0 68       	rjmp	800029ba <gpio_enable_module_pin+0x48>

	case 3: /* D function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
800029b0:	30 19       	mov	r9,1
800029b2:	f2 0c 09 49 	lsl	r9,r9,r12
800029b6:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
800029b8:	91 99       	st.w	r8[0x24],r9
	default:
		return GPIO_INVALID_ARGUMENT;
	}

	/* Disable GPIO control. */
	gpio_port->gperc = 1 << (pin & 0x1F);
800029ba:	30 19       	mov	r9,1
800029bc:	f2 0c 09 4c 	lsl	r12,r9,r12
800029c0:	91 2c       	st.w	r8[0x8],r12
800029c2:	5e fd       	retal	0

800029c4 <gpio_enable_module>:
 * \param size The number of pins in \a gpiomap.
 *
 * \return \ref GPIO_SUCCESS or \ref GPIO_INVALID_ARGUMENT.
 */
uint32_t gpio_enable_module(const gpio_map_t gpiomap, uint32_t size)
{
800029c4:	d4 21       	pushm	r4-r7,lr
800029c6:	18 97       	mov	r7,r12
800029c8:	16 94       	mov	r4,r11
	uint32_t status = GPIO_SUCCESS;
	uint32_t i;

	for (i = 0; i < size; i++) {
800029ca:	58 0b       	cp.w	r11,0
800029cc:	c0 31       	brne	800029d2 <gpio_enable_module+0xe>
800029ce:	30 05       	mov	r5,0
800029d0:	c0 d8       	rjmp	800029ea <gpio_enable_module+0x26>
800029d2:	30 06       	mov	r6,0
800029d4:	0c 95       	mov	r5,r6
		status |= gpio_enable_module_pin(gpiomap->pin, gpiomap->function);
800029d6:	6e 1b       	ld.w	r11,r7[0x4]
800029d8:	6e 0c       	ld.w	r12,r7[0x0]
800029da:	f0 1f 00 06 	mcall	800029f0 <gpio_enable_module+0x2c>
800029de:	18 45       	or	r5,r12
		gpiomap++;
800029e0:	2f 87       	sub	r7,-8
uint32_t gpio_enable_module(const gpio_map_t gpiomap, uint32_t size)
{
	uint32_t status = GPIO_SUCCESS;
	uint32_t i;

	for (i = 0; i < size; i++) {
800029e2:	2f f6       	sub	r6,-1
800029e4:	0c 34       	cp.w	r4,r6
800029e6:	fe 9b ff f8 	brhi	800029d6 <gpio_enable_module+0x12>
		status |= gpio_enable_module_pin(gpiomap->pin, gpiomap->function);
		gpiomap++;
	}

	return status;
}
800029ea:	0a 9c       	mov	r12,r5
800029ec:	d8 22       	popm	r4-r7,pc
800029ee:	00 00       	add	r0,r0
800029f0:	80 00       	ld.sh	r0,r0[0x0]
800029f2:	29 72       	sub	r2,-105

800029f4 <gpio_enable_pin_pull_up>:
 *
 * \param pin The pin number.
 */
void gpio_enable_pin_pull_up(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
800029f4:	f8 08 16 05 	lsr	r8,r12,0x5
800029f8:	a9 68       	lsl	r8,0x8
800029fa:	e0 28 f0 00 	sub	r8,61440
	
	gpio_port->puers = 1 << (pin & 0x1F);
800029fe:	30 19       	mov	r9,1
80002a00:	f2 0c 09 4c 	lsl	r12,r9,r12
80002a04:	f1 4c 00 74 	st.w	r8[116],r12
#if defined(AVR32_GPIO_200_H_INCLUDED) || defined(AVR32_GPIO_210_H_INCLUDED) ||	\
	defined(AVR32_GPIO_212_H_INCLUDED)
	gpio_port->pderc = 1 << (pin & 0x1F);
#endif
}
80002a08:	5e fc       	retal	r12

80002a0a <gpio_set_gpio_pin>:
 *
 * \param pin The pin number.
 */
void gpio_set_gpio_pin(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80002a0a:	f8 08 16 05 	lsr	r8,r12,0x5
80002a0e:	a9 68       	lsl	r8,0x8
80002a10:	e0 28 f0 00 	sub	r8,61440
	
	/* Value to be driven on the I/O line: 1. */
	gpio_port->ovrs  = 1 << (pin & 0x1F);
80002a14:	30 19       	mov	r9,1
80002a16:	f2 0c 09 4c 	lsl	r12,r9,r12
80002a1a:	f1 4c 00 54 	st.w	r8[84],r12
	/* The GPIO output driver is enabled for that pin. */ 
	gpio_port->oders = 1 << (pin & 0x1F);
80002a1e:	f1 4c 00 44 	st.w	r8[68],r12
	/* The GPIO module controls that pin. */
	gpio_port->gpers = 1 << (pin & 0x1F);
80002a22:	91 1c       	st.w	r8[0x4],r12
}
80002a24:	5e fc       	retal	r12

80002a26 <gpio_clr_gpio_pin>:
 *
 * \param pin The pin number.
 */
void gpio_clr_gpio_pin(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80002a26:	f8 08 16 05 	lsr	r8,r12,0x5
80002a2a:	a9 68       	lsl	r8,0x8
80002a2c:	e0 28 f0 00 	sub	r8,61440
	
	/* Value to be driven on the I/O line: 0. */
	gpio_port->ovrc  = 1 << (pin & 0x1F);
80002a30:	30 19       	mov	r9,1
80002a32:	f2 0c 09 4c 	lsl	r12,r9,r12
80002a36:	f1 4c 00 58 	st.w	r8[88],r12
	/* The GPIO output driver is enabled for that pin. */
	gpio_port->oders = 1 << (pin & 0x1F);
80002a3a:	f1 4c 00 44 	st.w	r8[68],r12
	/* The GPIO module controls that pin. */
	gpio_port->gpers = 1 << (pin & 0x1F);
80002a3e:	91 1c       	st.w	r8[0x4],r12
}
80002a40:	5e fc       	retal	r12

80002a42 <gpio_enable_pin_glitch_filter>:
 *
 * \param pin The pin number.
 */
void gpio_enable_pin_glitch_filter(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80002a42:	f8 08 16 05 	lsr	r8,r12,0x5
80002a46:	a9 68       	lsl	r8,0x8
80002a48:	e0 28 f0 00 	sub	r8,61440
	
	gpio_port->gfers = 1 << (pin & 0x1F);
80002a4c:	30 19       	mov	r9,1
80002a4e:	f2 0c 09 4c 	lsl	r12,r9,r12
80002a52:	f1 4c 00 c4 	st.w	r8[196],r12
}
80002a56:	5e fc       	retal	r12

80002a58 <gpio_enable_pin_interrupt>:
 *
 * \return \ref GPIO_SUCCESS or \ref GPIO_INVALID_ARGUMENT.
 */
uint32_t gpio_enable_pin_interrupt(uint32_t pin, uint32_t mode)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80002a58:	f8 08 16 05 	lsr	r8,r12,0x5
80002a5c:	a9 68       	lsl	r8,0x8
80002a5e:	e0 28 f0 00 	sub	r8,61440

	/* Enable the glitch filter. */
	gpio_port->gfers = 1 << (pin & 0x1F);
80002a62:	30 19       	mov	r9,1
80002a64:	f2 0c 09 4c 	lsl	r12,r9,r12
80002a68:	f1 4c 00 c4 	st.w	r8[196],r12
static uint32_t gpio_configure_edge_detector(uint32_t pin, uint32_t mode)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];

	/* Configure the edge detector. */
	switch (mode) {
80002a6c:	12 3b       	cp.w	r11,r9
80002a6e:	c0 a0       	breq	80002a82 <gpio_enable_pin_interrupt+0x2a>
80002a70:	c0 43       	brcs	80002a78 <gpio_enable_pin_interrupt+0x20>
80002a72:	58 2b       	cp.w	r11,2
80002a74:	c1 11       	brne	80002a96 <gpio_enable_pin_interrupt+0x3e>
80002a76:	c0 b8       	rjmp	80002a8c <gpio_enable_pin_interrupt+0x34>
	case GPIO_PIN_CHANGE:
		gpio_port->imr0c = 1 << (pin & 0x1F);
80002a78:	f1 4c 00 a8 	st.w	r8[168],r12
		gpio_port->imr1c = 1 << (pin & 0x1F);
80002a7c:	f1 4c 00 b8 	st.w	r8[184],r12
80002a80:	c0 c8       	rjmp	80002a98 <gpio_enable_pin_interrupt+0x40>
		break;

	case GPIO_RISING_EDGE:
		gpio_port->imr0s = 1 << (pin & 0x1F);
80002a82:	f1 4c 00 a4 	st.w	r8[164],r12
		gpio_port->imr1c = 1 << (pin & 0x1F);
80002a86:	f1 4c 00 b8 	st.w	r8[184],r12
80002a8a:	c0 78       	rjmp	80002a98 <gpio_enable_pin_interrupt+0x40>
		break;

	case GPIO_FALLING_EDGE:
		gpio_port->imr0c = 1 << (pin & 0x1F);
80002a8c:	f1 4c 00 a8 	st.w	r8[168],r12
		gpio_port->imr1s = 1 << (pin & 0x1F);
80002a90:	f1 4c 00 b4 	st.w	r8[180],r12
80002a94:	c0 28       	rjmp	80002a98 <gpio_enable_pin_interrupt+0x40>
80002a96:	5e ff       	retal	1
	if (GPIO_INVALID_ARGUMENT == gpio_configure_edge_detector(pin, mode)) {
		return(GPIO_INVALID_ARGUMENT);
	}

	/* Enable interrupt. */
	gpio_port->iers = 1 << (pin & 0x1F);
80002a98:	f1 4c 00 94 	st.w	r8[148],r12
80002a9c:	5e fd       	retal	0

80002a9e <gpio_disable_pin_interrupt>:
 *
 * \param pin The pin number.
 */
void gpio_disable_pin_interrupt(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80002a9e:	f8 08 16 05 	lsr	r8,r12,0x5
80002aa2:	a9 68       	lsl	r8,0x8
80002aa4:	e0 28 f0 00 	sub	r8,61440
	
	gpio_port->ierc = 1 << (pin & 0x1F);
80002aa8:	30 19       	mov	r9,1
80002aaa:	f2 0c 09 4c 	lsl	r12,r9,r12
80002aae:	f1 4c 00 98 	st.w	r8[152],r12
}
80002ab2:	5e fc       	retal	r12

80002ab4 <gpio_get_pin_interrupt_flag>:
 *
 * \return The pin interrupt flag.
 */
bool gpio_get_pin_interrupt_flag(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80002ab4:	f8 08 16 05 	lsr	r8,r12,0x5
80002ab8:	a9 68       	lsl	r8,0x8
80002aba:	e0 28 f0 00 	sub	r8,61440
	
	return (gpio_port->ifr >> (pin & 0x1F)) & 1;
80002abe:	f0 f8 00 d0 	ld.w	r8,r8[208]
80002ac2:	f0 0c 0a 4c 	lsr	r12,r8,r12
}
80002ac6:	f9 dc c0 01 	bfextu	r12,r12,0x0,0x1
80002aca:	5e fc       	retal	r12

80002acc <gpio_clear_pin_interrupt_flag>:
 *
 * \param pin The pin number.
 */
void gpio_clear_pin_interrupt_flag(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80002acc:	f8 08 16 05 	lsr	r8,r12,0x5
80002ad0:	a9 68       	lsl	r8,0x8
80002ad2:	e0 28 f0 00 	sub	r8,61440
	gpio_port->ifrc = 1 << (pin & 0x1F);

	/* Restore interrupt enable register. */
	gpio_port->ier = gpio_ier;
#else
	gpio_port->ifrc = 1 << (pin & 0x1F);
80002ad6:	30 19       	mov	r9,1
80002ad8:	f2 0c 09 4c 	lsl	r12,r9,r12
80002adc:	f1 4c 00 d8 	st.w	r8[216],r12
#endif
}
80002ae0:	5e fc       	retal	r12

80002ae2 <_unhandled_interrupt>:
__attribute__((__interrupt__))
#elif (defined __ICCAVR32__)
__interrupt
#endif
static void _unhandled_interrupt(void)
{
80002ae2:	c0 08       	rjmp	80002ae2 <_unhandled_interrupt>

80002ae4 <INTC_register_interrupt>:
 */
void INTC_register_interrupt(__int_handler handler, uint32_t irq,
	uint32_t int_level)
{
	// Determine the group of the IRQ.
	uint32_t int_grp = irq / AVR32_INTC_MAX_NUM_IRQS_PER_GRP;
80002ae4:	f6 08 16 05 	lsr	r8,r11,0x5

	/* Store in _int_line_handler_table_x the pointer to the interrupt
	handler, so that _get_interrupt_handler can retrieve it when the
	interrupt is vectored. */
	_int_handler_table[int_grp]
		._int_line_handler_table[irq % AVR32_INTC_MAX_NUM_IRQS_PER_GRP]
80002ae8:	49 99       	lddpc	r9,80002b4c <INTC_register_interrupt+0x68>
80002aea:	f2 08 00 39 	add	r9,r9,r8<<0x3
80002aee:	f7 db c0 05 	bfextu	r11,r11,0x0,0x5
80002af2:	72 19       	ld.w	r9,r9[0x4]
	uint32_t int_grp = irq / AVR32_INTC_MAX_NUM_IRQS_PER_GRP;

	/* Store in _int_line_handler_table_x the pointer to the interrupt
	handler, so that _get_interrupt_handler can retrieve it when the
	interrupt is vectored. */
	_int_handler_table[int_grp]
80002af4:	f2 0b 09 2c 	st.w	r9[r11<<0x2],r12
	/* Program the corresponding IPRX register to set the interrupt priority
	level and the interrupt vector offset that will be fetched by the core
	interrupt system.
	NOTE: The _intx functions are intermediate assembly functions between
	the core interrupt system and the user interrupt handler. */
	if (int_level == AVR32_INTC_INT0) {
80002af8:	58 0a       	cp.w	r10,0
80002afa:	c0 91       	brne	80002b0c <INTC_register_interrupt+0x28>
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
80002afc:	49 59       	lddpc	r9,80002b50 <INTC_register_interrupt+0x6c>
80002afe:	49 6a       	lddpc	r10,80002b54 <INTC_register_interrupt+0x70>
80002b00:	12 1a       	sub	r10,r9
80002b02:	fe 79 08 00 	mov	r9,-63488
80002b06:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
80002b0a:	5e fc       	retal	r12
	} else if (int_level == AVR32_INTC_INT1) {
80002b0c:	58 1a       	cp.w	r10,1
80002b0e:	c0 a1       	brne	80002b22 <INTC_register_interrupt+0x3e>
		AVR32_INTC.ipr[int_grp] = IPR_INT1;
80002b10:	49 09       	lddpc	r9,80002b50 <INTC_register_interrupt+0x6c>
80002b12:	49 2a       	lddpc	r10,80002b58 <INTC_register_interrupt+0x74>
80002b14:	12 1a       	sub	r10,r9
80002b16:	bf aa       	sbr	r10,0x1e
80002b18:	fe 79 08 00 	mov	r9,-63488
80002b1c:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
80002b20:	5e fc       	retal	r12
	} else if (int_level == AVR32_INTC_INT2) {
80002b22:	58 2a       	cp.w	r10,2
80002b24:	c0 a1       	brne	80002b38 <INTC_register_interrupt+0x54>
		AVR32_INTC.ipr[int_grp] = IPR_INT2;
80002b26:	48 b9       	lddpc	r9,80002b50 <INTC_register_interrupt+0x6c>
80002b28:	48 da       	lddpc	r10,80002b5c <INTC_register_interrupt+0x78>
80002b2a:	12 1a       	sub	r10,r9
80002b2c:	bf ba       	sbr	r10,0x1f
80002b2e:	fe 79 08 00 	mov	r9,-63488
80002b32:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
80002b36:	5e fc       	retal	r12
	} else {
		AVR32_INTC.ipr[int_grp] = IPR_INT3;
80002b38:	48 69       	lddpc	r9,80002b50 <INTC_register_interrupt+0x6c>
80002b3a:	48 aa       	lddpc	r10,80002b60 <INTC_register_interrupt+0x7c>
80002b3c:	12 1a       	sub	r10,r9
80002b3e:	ea 1a c0 00 	orh	r10,0xc000
80002b42:	fe 79 08 00 	mov	r9,-63488
80002b46:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
80002b4a:	5e fc       	retal	r12
80002b4c:	80 00       	ld.sh	r0,r0[0x0]
80002b4e:	6e 00       	ld.w	r0,r7[0x0]
80002b50:	80 00       	ld.sh	r0,r0[0x0]
80002b52:	6c 00       	ld.w	r0,r6[0x0]
80002b54:	80 00       	ld.sh	r0,r0[0x0]
80002b56:	6d 04       	ld.w	r4,r6[0x40]
80002b58:	80 00       	ld.sh	r0,r0[0x0]
80002b5a:	6d 12       	ld.w	r2,r6[0x44]
80002b5c:	80 00       	ld.sh	r0,r0[0x0]
80002b5e:	6d 20       	ld.w	r0,r6[0x48]
80002b60:	80 00       	ld.sh	r0,r0[0x0]
80002b62:	6d 2e       	ld.w	lr,r6[0x48]

80002b64 <INTC_init_interrupts>:
/**
 * \brief Initializes the hardware interrupt controller driver.
 *
 */
void INTC_init_interrupts(void)
{
80002b64:	d4 21       	pushm	r4-r7,lr
 * \brief Init EVBA address. This operation may or may not have been done by the
 * C startup process.
 */
static __inline__ void INTC_init_evba(void)
{
  Set_system_register(AVR32_EVBA, (int32_t)&_evba );
80002b66:	49 18       	lddpc	r8,80002ba8 <INTC_init_interrupts+0x44>
80002b68:	e3 b8 00 01 	mtsr	0x4,r8
80002b6c:	49 0e       	lddpc	lr,80002bac <INTC_init_interrupts+0x48>
80002b6e:	30 07       	mov	r7,0
80002b70:	0e 94       	mov	r4,r7
			int_req < _int_handler_table[int_grp].num_irqs;
			int_req++)
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
80002b72:	49 0c       	lddpc	r12,80002bb0 <INTC_init_interrupts+0x4c>

		/* Set the interrupt group priority register to its default
		value.
		By default, all interrupt groups are linked to the interrupt
		priority level 0 and to the interrupt vector _int0. */
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
80002b74:	49 05       	lddpc	r5,80002bb4 <INTC_init_interrupts+0x50>
80002b76:	10 15       	sub	r5,r8
80002b78:	fe 76 08 00 	mov	r6,-63488
80002b7c:	c1 08       	rjmp	80002b9c <INTC_init_interrupts+0x38>
 * \brief Init EVBA address. This operation may or may not have been done by the
 * C startup process.
 */
static __inline__ void INTC_init_evba(void)
{
  Set_system_register(AVR32_EVBA, (int32_t)&_evba );
80002b7e:	08 98       	mov	r8,r4
			int_req++)
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
				._int_line_handler_table[int_req]
80002b80:	7c 1b       	ld.w	r11,lr[0x4]

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
80002b82:	7c 0a       	ld.w	r10,lr[0x0]
			int_req < _int_handler_table[int_grp].num_irqs;
			int_req++)
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
80002b84:	f6 08 09 2c 	st.w	r11[r8<<0x2],r12
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
			int_req < _int_handler_table[int_grp].num_irqs;
			int_req++)
80002b88:	2f f8       	sub	r8,-1

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
80002b8a:	10 3a       	cp.w	r10,r8
80002b8c:	fe 9b ff fc 	brhi	80002b84 <INTC_init_interrupts+0x20>

		/* Set the interrupt group priority register to its default
		value.
		By default, all interrupt groups are linked to the interrupt
		priority level 0 and to the interrupt vector _int0. */
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
80002b90:	ec 07 09 25 	st.w	r6[r7<<0x2],r5
	uint32_t int_grp, int_req;

	INTC_init_evba();

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
80002b94:	2f f7       	sub	r7,-1
80002b96:	2f 8e       	sub	lr,-8
80002b98:	59 47       	cp.w	r7,20
80002b9a:	c0 50       	breq	80002ba4 <INTC_init_interrupts+0x40>
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
80002b9c:	7c 08       	ld.w	r8,lr[0x0]
80002b9e:	58 08       	cp.w	r8,0
80002ba0:	ce f1       	brne	80002b7e <INTC_init_interrupts+0x1a>
80002ba2:	cf 7b       	rjmp	80002b90 <INTC_init_interrupts+0x2c>
80002ba4:	d8 22       	popm	r4-r7,pc
80002ba6:	00 00       	add	r0,r0
80002ba8:	80 00       	ld.sh	r0,r0[0x0]
80002baa:	6c 00       	ld.w	r0,r6[0x0]
80002bac:	80 00       	ld.sh	r0,r0[0x0]
80002bae:	6e 00       	ld.w	r0,r7[0x0]
80002bb0:	80 00       	ld.sh	r0,r0[0x0]
80002bb2:	2a e2       	sub	r2,-82
80002bb4:	80 00       	ld.sh	r0,r0[0x0]
80002bb6:	6d 04       	ld.w	r4,r6[0x40]

80002bb8 <_get_interrupt_handler>:
__int_handler _get_interrupt_handler(uint32_t int_level)
{
	/* ICR3 is mapped first, ICR0 last.
	Code in exception.S puts int_level in R12 which is used by the compiler
	to pass a single argument to a function. */
	uint32_t int_grp = AVR32_INTC.icr[AVR32_INTC_INT3 - int_level];
80002bb8:	fe 78 08 00 	mov	r8,-63488
80002bbc:	e0 69 00 83 	mov	r9,131
80002bc0:	f2 0c 01 0c 	sub	r12,r9,r12
80002bc4:	f0 0c 03 29 	ld.w	r9,r8[r12<<0x2]
	uint32_t int_req = AVR32_INTC.irr[int_grp];
80002bc8:	f2 ca ff c0 	sub	r10,r9,-64
80002bcc:	f0 0a 03 28 	ld.w	r8,r8[r10<<0x2]
	exception.S will provide the interrupt handler with a clean interrupt
	stack frame, with nothing more pushed onto the stack. The interrupt
	handler must manage the `rete' instruction, which can be done using
	pure assembly, inline assembly or the `__attribute__((__interrupt__))'
	C function attribute.*/
	return (int_req)
80002bd0:	58 08       	cp.w	r8,0
80002bd2:	c0 21       	brne	80002bd6 <_get_interrupt_handler+0x1e>
80002bd4:	5e fd       	retal	0
		? _int_handler_table[int_grp]._int_line_handler_table[32
			- clz(int_req) - 1]
80002bd6:	f0 08 12 00 	clz	r8,r8
	stack frame, with nothing more pushed onto the stack. The interrupt
	handler must manage the `rete' instruction, which can be done using
	pure assembly, inline assembly or the `__attribute__((__interrupt__))'
	C function attribute.*/
	return (int_req)
		? _int_handler_table[int_grp]._int_line_handler_table[32
80002bda:	48 5a       	lddpc	r10,80002bec <_get_interrupt_handler+0x34>
80002bdc:	f4 09 00 39 	add	r9,r10,r9<<0x3
80002be0:	f0 08 11 1f 	rsub	r8,r8,31
80002be4:	72 19       	ld.w	r9,r9[0x4]
	exception.S will provide the interrupt handler with a clean interrupt
	stack frame, with nothing more pushed onto the stack. The interrupt
	handler must manage the `rete' instruction, which can be done using
	pure assembly, inline assembly or the `__attribute__((__interrupt__))'
	C function attribute.*/
	return (int_req)
80002be6:	f2 08 03 2c 	ld.w	r12,r9[r8<<0x2]
		? _int_handler_table[int_grp]._int_line_handler_table[32
			- clz(int_req) - 1]
		: NULL;
}
80002bea:	5e fc       	retal	r12
80002bec:	80 00       	ld.sh	r0,r0[0x0]
80002bee:	6e 00       	ld.w	r0,r7[0x0]

80002bf0 <pdca_get_handler>:
{
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel
		= &AVR32_PDCA.channel[pdca_ch_number];

	if (pdca_ch_number >= AVR32_PDCA_CHANNEL_LENGTH) {
80002bf0:	30 e8       	mov	r8,14
80002bf2:	f0 0c 18 00 	cp.b	r12,r8
80002bf6:	e0 88 00 03 	brls	80002bfc <pdca_get_handler+0xc>
80002bfa:	5e fe       	retal	-1

volatile avr32_pdca_channel_t *pdca_get_handler(uint8_t pdca_ch_number)
{
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel
		= &AVR32_PDCA.channel[pdca_ch_number];
80002bfc:	a7 6c       	lsl	r12,0x6
80002bfe:	e0 3c 00 00 	sub	r12,65536
	if (pdca_ch_number >= AVR32_PDCA_CHANNEL_LENGTH) {
		return (volatile avr32_pdca_channel_t *)PDCA_INVALID_ARGUMENT;
	}

	return pdca_channel;
}
80002c02:	5e fc       	retal	r12

80002c04 <pdca_disable>:

	return (pdca_channel->sr & AVR32_PDCA_TEN_MASK) != 0;
}

void pdca_disable(uint8_t pdca_ch_number)
{
80002c04:	d4 01       	pushm	lr
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel = pdca_get_handler(
80002c06:	f0 1f 00 03 	mcall	80002c10 <pdca_disable+0xc>
			pdca_ch_number);

	/* Disable transfer */
	pdca_channel->cr = AVR32_PDCA_TDIS_MASK;
80002c0a:	30 28       	mov	r8,2
80002c0c:	99 58       	st.w	r12[0x14],r8
}
80002c0e:	d8 02       	popm	pc
80002c10:	80 00       	ld.sh	r0,r0[0x0]
80002c12:	2b f0       	sub	r0,-65

80002c14 <pdca_enable>:

void pdca_enable(uint8_t pdca_ch_number)
{
80002c14:	d4 01       	pushm	lr
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel = pdca_get_handler(
80002c16:	f0 1f 00 03 	mcall	80002c20 <pdca_enable+0xc>
			pdca_ch_number);

	/* Enable transfer */
	pdca_channel->cr = AVR32_PDCA_TEN_MASK;
80002c1a:	30 18       	mov	r8,1
80002c1c:	99 58       	st.w	r12[0x14],r8
}
80002c1e:	d8 02       	popm	pc
80002c20:	80 00       	ld.sh	r0,r0[0x0]
80002c22:	2b f0       	sub	r0,-65

80002c24 <pdca_enable_interrupt_transfer_complete>:

	cpu_irq_restore(flags);
}

void pdca_enable_interrupt_transfer_complete(uint8_t pdca_ch_number)
{
80002c24:	d4 01       	pushm	lr
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel = pdca_get_handler(
80002c26:	f0 1f 00 03 	mcall	80002c30 <pdca_enable_interrupt_transfer_complete+0xc>
			pdca_ch_number);

	pdca_channel->ier = AVR32_PDCA_TRC_MASK;
80002c2a:	30 28       	mov	r8,2
80002c2c:	99 88       	st.w	r12[0x20],r8
}
80002c2e:	d8 02       	popm	pc
80002c30:	80 00       	ld.sh	r0,r0[0x0]
80002c32:	2b f0       	sub	r0,-65

80002c34 <pdca_disable_interrupt_reload_counter_zero>:

void pdca_disable_interrupt_reload_counter_zero(uint8_t pdca_ch_number)
{
80002c34:	d4 01       	pushm	lr
80002c36:	20 1d       	sub	sp,4
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel = pdca_get_handler(
80002c38:	f0 1f 00 08 	mcall	80002c58 <pdca_disable_interrupt_reload_counter_zero+0x24>

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80002c3c:	e1 b8 00 00 	mfsr	r8,0x0
80002c40:	50 08       	stdsp	sp[0x0],r8
	cpu_irq_disable();
80002c42:	d3 03       	ssrf	0x10

	return flags;
80002c44:	40 08       	lddsp	r8,sp[0x0]
			pdca_ch_number);

	irqflags_t flags = cpu_irq_save();

	pdca_channel->idr = AVR32_PDCA_RCZ_MASK;
80002c46:	30 19       	mov	r9,1
80002c48:	99 99       	st.w	r12[0x24],r9
	pdca_channel->isr;
80002c4a:	78 b9       	ld.w	r9,r12[0x2c]
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80002c4c:	e6 18 00 01 	andh	r8,0x1,COH
80002c50:	c0 21       	brne	80002c54 <pdca_disable_interrupt_reload_counter_zero+0x20>
      cpu_irq_enable();
80002c52:	d5 03       	csrf	0x10

	cpu_irq_restore(flags);
}
80002c54:	2f fd       	sub	sp,-4
80002c56:	d8 02       	popm	pc
80002c58:	80 00       	ld.sh	r0,r0[0x0]
80002c5a:	2b f0       	sub	r0,-65

80002c5c <pdca_disable_interrupt_transfer_complete>:

	pdca_channel->ier = AVR32_PDCA_TERR_MASK;
}

void pdca_disable_interrupt_transfer_complete(uint8_t pdca_ch_number)
{
80002c5c:	d4 01       	pushm	lr
80002c5e:	20 1d       	sub	sp,4
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel = pdca_get_handler(
80002c60:	f0 1f 00 08 	mcall	80002c80 <pdca_disable_interrupt_transfer_complete+0x24>

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80002c64:	e1 b8 00 00 	mfsr	r8,0x0
80002c68:	50 08       	stdsp	sp[0x0],r8
	cpu_irq_disable();
80002c6a:	d3 03       	ssrf	0x10

	return flags;
80002c6c:	40 08       	lddsp	r8,sp[0x0]
			pdca_ch_number);

	irqflags_t flags = cpu_irq_save();

	pdca_channel->idr = AVR32_PDCA_TRC_MASK;
80002c6e:	30 29       	mov	r9,2
80002c70:	99 99       	st.w	r12[0x24],r9
	pdca_channel->isr;
80002c72:	78 b9       	ld.w	r9,r12[0x2c]
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80002c74:	e6 18 00 01 	andh	r8,0x1,COH
80002c78:	c0 21       	brne	80002c7c <pdca_disable_interrupt_transfer_complete+0x20>
      cpu_irq_enable();
80002c7a:	d5 03       	csrf	0x10

	cpu_irq_restore(flags);
}
80002c7c:	2f fd       	sub	sp,-4
80002c7e:	d8 02       	popm	pc
80002c80:	80 00       	ld.sh	r0,r0[0x0]
80002c82:	2b f0       	sub	r0,-65

80002c84 <pdca_load_channel>:
	return pdca_channel->tcr;
}

void pdca_load_channel(uint8_t pdca_ch_number, volatile void *addr,
		uint32_t size)
{
80002c84:	eb cd 40 c0 	pushm	r6-r7,lr
80002c88:	20 1d       	sub	sp,4
80002c8a:	16 96       	mov	r6,r11
80002c8c:	14 97       	mov	r7,r10
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel = pdca_get_handler(
80002c8e:	f0 1f 00 0b 	mcall	80002cb8 <pdca_load_channel+0x34>

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80002c92:	e1 b8 00 00 	mfsr	r8,0x0
80002c96:	50 08       	stdsp	sp[0x0],r8
	cpu_irq_disable();
80002c98:	d3 03       	ssrf	0x10

	return flags;
80002c9a:	40 08       	lddsp	r8,sp[0x0]
			pdca_ch_number);

	irqflags_t flags = cpu_irq_save();

	pdca_channel->mar = (uint32_t)addr;
80002c9c:	99 06       	st.w	r12[0x0],r6
	pdca_channel->tcr = size;
80002c9e:	99 27       	st.w	r12[0x8],r7
	pdca_channel->cr = AVR32_PDCA_ECLR_MASK;
80002ca0:	e0 69 01 00 	mov	r9,256
80002ca4:	99 59       	st.w	r12[0x14],r9
	pdca_channel->isr;
80002ca6:	78 b9       	ld.w	r9,r12[0x2c]
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80002ca8:	e6 18 00 01 	andh	r8,0x1,COH
80002cac:	c0 21       	brne	80002cb0 <pdca_load_channel+0x2c>
      cpu_irq_enable();
80002cae:	d5 03       	csrf	0x10

	cpu_irq_restore(flags);
}
80002cb0:	2f fd       	sub	sp,-4
80002cb2:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80002cb6:	00 00       	add	r0,r0
80002cb8:	80 00       	ld.sh	r0,r0[0x0]
80002cba:	2b f0       	sub	r0,-65

80002cbc <pdca_init_channel>:
	return pdca_channel;
}

uint32_t pdca_init_channel(uint8_t pdca_ch_number,
		const pdca_channel_options_t *opt)
{
80002cbc:	eb cd 40 e0 	pushm	r5-r7,lr
80002cc0:	20 1d       	sub	sp,4
80002cc2:	18 95       	mov	r5,r12
80002cc4:	16 96       	mov	r6,r11
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel = pdca_get_handler(
80002cc6:	f0 1f 00 13 	mcall	80002d10 <pdca_init_channel+0x54>
80002cca:	18 97       	mov	r7,r12
			pdca_ch_number);

	pdca_disable_interrupt_transfer_complete(pdca_ch_number); 
80002ccc:	0a 9c       	mov	r12,r5
80002cce:	f0 1f 00 12 	mcall	80002d14 <pdca_init_channel+0x58>
	pdca_disable_interrupt_reload_counter_zero(pdca_ch_number);
80002cd2:	0a 9c       	mov	r12,r5
80002cd4:	f0 1f 00 11 	mcall	80002d18 <pdca_init_channel+0x5c>

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80002cd8:	e1 b8 00 00 	mfsr	r8,0x0
80002cdc:	50 08       	stdsp	sp[0x0],r8
	cpu_irq_disable();
80002cde:	d3 03       	ssrf	0x10

	return flags;
80002ce0:	40 08       	lddsp	r8,sp[0x0]
	
	irqflags_t flags = cpu_irq_save();

	pdca_channel->mar = (uint32_t)opt->addr;
80002ce2:	6c 09       	ld.w	r9,r6[0x0]
80002ce4:	8f 09       	st.w	r7[0x0],r9
	pdca_channel->tcr = opt->size;
80002ce6:	6c 19       	ld.w	r9,r6[0x4]
80002ce8:	8f 29       	st.w	r7[0x8],r9
	pdca_channel->psr = opt->pid;
80002cea:	6c 49       	ld.w	r9,r6[0x10]
80002cec:	8f 19       	st.w	r7[0x4],r9
	pdca_channel->marr = (uint32_t)opt->r_addr;
80002cee:	6c 29       	ld.w	r9,r6[0x8]
80002cf0:	8f 39       	st.w	r7[0xc],r9
	pdca_channel->tcrr = opt->r_size;
80002cf2:	6c 39       	ld.w	r9,r6[0xc]
80002cf4:	8f 49       	st.w	r7[0x10],r9
	pdca_channel->mr =
80002cf6:	6c 59       	ld.w	r9,r6[0x14]
80002cf8:	8f 69       	st.w	r7[0x18],r9
#if (AVR32_PDCA_H_VERSION >= 120)
			opt->etrig << AVR32_PDCA_ETRIG_OFFSET |
#endif
			opt->transfer_size << AVR32_PDCA_SIZE_OFFSET;
	pdca_channel->cr = AVR32_PDCA_ECLR_MASK;
80002cfa:	e0 69 01 00 	mov	r9,256
80002cfe:	8f 59       	st.w	r7[0x14],r9
	pdca_channel->isr;
80002d00:	6e b9       	ld.w	r9,r7[0x2c]
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80002d02:	e6 18 00 01 	andh	r8,0x1,COH
80002d06:	c0 21       	brne	80002d0a <pdca_init_channel+0x4e>
      cpu_irq_enable();
80002d08:	d5 03       	csrf	0x10
	
	cpu_irq_restore(flags);

	return PDCA_SUCCESS;
}
80002d0a:	2f fd       	sub	sp,-4
80002d0c:	e3 cf 80 e0 	ldm	sp++,r5-r7,pc,r12=0
80002d10:	80 00       	ld.sh	r0,r0[0x0]
80002d12:	2b f0       	sub	r0,-65
80002d14:	80 00       	ld.sh	r0,r0[0x0]
80002d16:	2c 5c       	sub	r12,-59
80002d18:	80 00       	ld.sh	r0,r0[0x0]
80002d1a:	2c 34       	sub	r4,-61

80002d1c <pm_set_osc0_mode>:
 * \param mode Oscillator 0 mode (i.e. AVR32_PM_OSCCTRL0_MODE_x).
 */
static void pm_set_osc0_mode(volatile avr32_pm_t *pm, unsigned int mode)
{
  // Read
  u_avr32_pm_oscctrl0_t u_avr32_pm_oscctrl0 = {pm->oscctrl0};
80002d1c:	78 a8       	ld.w	r8,r12[0x28]
  // Modify
  u_avr32_pm_oscctrl0.OSCCTRL0.mode = mode;
80002d1e:	f1 db d0 03 	bfins	r8,r11,0x0,0x3
  // Write
  pm->oscctrl0 = u_avr32_pm_oscctrl0.oscctrl0;
80002d22:	99 a8       	st.w	r12[0x28],r8
}
80002d24:	5e fc       	retal	r12
80002d26:	d7 03       	nop

80002d28 <pm_enable_osc0_crystal>:
  pm_set_osc0_mode(pm, AVR32_PM_OSCCTRL0_MODE_EXT_CLOCK);
}


void pm_enable_osc0_crystal(volatile avr32_pm_t *pm, unsigned int fosc0)
{
80002d28:	d4 01       	pushm	lr
  pm_set_osc0_mode(pm, (fosc0 <  900000) ? AVR32_PM_OSCCTRL0_MODE_CRYSTAL_G0 :
80002d2a:	ec 5b bb 9f 	cp.w	r11,899999
80002d2e:	e0 8b 00 04 	brhi	80002d36 <pm_enable_osc0_crystal+0xe>
80002d32:	30 4b       	mov	r11,4
80002d34:	c1 38       	rjmp	80002d5a <pm_enable_osc0_crystal+0x32>
80002d36:	e0 68 c6 bf 	mov	r8,50879
80002d3a:	ea 18 00 2d 	orh	r8,0x2d
80002d3e:	10 3b       	cp.w	r11,r8
80002d40:	e0 8b 00 04 	brhi	80002d48 <pm_enable_osc0_crystal+0x20>
80002d44:	30 5b       	mov	r11,5
80002d46:	c0 a8       	rjmp	80002d5a <pm_enable_osc0_crystal+0x32>
80002d48:	e0 68 12 00 	mov	r8,4608
80002d4c:	ea 18 00 7a 	orh	r8,0x7a
80002d50:	10 3b       	cp.w	r11,r8
80002d52:	f9 bb 03 06 	movlo	r11,6
80002d56:	f9 bb 02 07 	movhs	r11,7
80002d5a:	f0 1f 00 02 	mcall	80002d60 <pm_enable_osc0_crystal+0x38>
                       (fosc0 < 3000000) ? AVR32_PM_OSCCTRL0_MODE_CRYSTAL_G1 :
                       (fosc0 < 8000000) ? AVR32_PM_OSCCTRL0_MODE_CRYSTAL_G2 :
                                           AVR32_PM_OSCCTRL0_MODE_CRYSTAL_G3);
}
80002d5e:	d8 02       	popm	pc
80002d60:	80 00       	ld.sh	r0,r0[0x0]
80002d62:	2d 1c       	sub	r12,-47

80002d64 <pm_enable_clk0_no_wait>:


void pm_enable_clk0_no_wait(volatile avr32_pm_t *pm, unsigned int startup)
{
  // Read register
  u_avr32_pm_oscctrl0_t u_avr32_pm_oscctrl0 = {pm->oscctrl0};
80002d64:	78 a8       	ld.w	r8,r12[0x28]
  // Modify
  u_avr32_pm_oscctrl0.OSCCTRL0.startup = startup;
80002d66:	f1 db d1 03 	bfins	r8,r11,0x8,0x3
  // Write back
  pm->oscctrl0 = u_avr32_pm_oscctrl0.oscctrl0;
80002d6a:	99 a8       	st.w	r12[0x28],r8

  pm->mcctrl |= AVR32_PM_MCCTRL_OSC0EN_MASK;
80002d6c:	78 08       	ld.w	r8,r12[0x0]
80002d6e:	a3 a8       	sbr	r8,0x2
80002d70:	99 08       	st.w	r12[0x0],r8
}
80002d72:	5e fc       	retal	r12

80002d74 <pm_wait_for_clk0_ready>:


void pm_wait_for_clk0_ready(volatile avr32_pm_t *pm)
{
  while (!(pm->poscsr & AVR32_PM_POSCSR_OSC0RDY_MASK));
80002d74:	79 58       	ld.w	r8,r12[0x54]
80002d76:	e2 18 00 80 	andl	r8,0x80,COH
80002d7a:	cf d0       	breq	80002d74 <pm_wait_for_clk0_ready>
}
80002d7c:	5e fc       	retal	r12
80002d7e:	d7 03       	nop

80002d80 <pm_enable_clk0>:
                                           AVR32_PM_OSCCTRL0_MODE_CRYSTAL_G3);
}


void pm_enable_clk0(volatile avr32_pm_t *pm, unsigned int startup)
{
80002d80:	eb cd 40 80 	pushm	r7,lr
80002d84:	18 97       	mov	r7,r12
  pm_enable_clk0_no_wait(pm, startup);
80002d86:	f0 1f 00 04 	mcall	80002d94 <pm_enable_clk0+0x14>
  pm_wait_for_clk0_ready(pm);
80002d8a:	0e 9c       	mov	r12,r7
80002d8c:	f0 1f 00 03 	mcall	80002d98 <pm_enable_clk0+0x18>
}
80002d90:	e3 cd 80 80 	ldm	sp++,r7,pc
80002d94:	80 00       	ld.sh	r0,r0[0x0]
80002d96:	2d 64       	sub	r4,-42
80002d98:	80 00       	ld.sh	r0,r0[0x0]
80002d9a:	2d 74       	sub	r4,-41

80002d9c <pm_cksel>:
              unsigned int pbasel,
              unsigned int pbbdiv,
              unsigned int pbbsel,
              unsigned int hsbdiv,
              unsigned int hsbsel)
{
80002d9c:	eb cd 40 d0 	pushm	r4,r6-r7,lr
80002da0:	fa c4 ff f0 	sub	r4,sp,-16
  u_avr32_pm_cksel_t u_avr32_pm_cksel = {0};
80002da4:	30 0e       	mov	lr,0

  u_avr32_pm_cksel.CKSEL.cpusel = hsbsel;
80002da6:	09 f7       	ld.ub	r7,r4[0x7]
80002da8:	ef d7 c0 03 	bfextu	r7,r7,0x0,0x3
80002dac:	fd d7 d0 03 	bfins	lr,r7,0x0,0x3
  u_avr32_pm_cksel.CKSEL.cpudiv = hsbdiv;
80002db0:	09 b4       	ld.ub	r4,r4[0x3]
80002db2:	08 96       	mov	r6,r4
80002db4:	e9 d4 c0 01 	bfextu	r4,r4,0x0,0x1
80002db8:	fd d4 d0 e1 	bfins	lr,r4,0x7,0x1
  u_avr32_pm_cksel.CKSEL.hsbsel = hsbsel;
80002dbc:	fd d7 d1 03 	bfins	lr,r7,0x8,0x3
  u_avr32_pm_cksel.CKSEL.hsbdiv = hsbdiv;
80002dc0:	fd d4 d1 e1 	bfins	lr,r4,0xf,0x1
  u_avr32_pm_cksel.CKSEL.pbasel = pbasel;
80002dc4:	fd da d2 03 	bfins	lr,r10,0x10,0x3
  u_avr32_pm_cksel.CKSEL.pbadiv = pbadiv;
80002dc8:	fd db d2 e1 	bfins	lr,r11,0x17,0x1
  u_avr32_pm_cksel.CKSEL.pbbsel = pbbsel;
80002dcc:	fd d8 d3 03 	bfins	lr,r8,0x18,0x3
  u_avr32_pm_cksel.CKSEL.pbbdiv = pbbdiv;
80002dd0:	fd d9 d3 e1 	bfins	lr,r9,0x1f,0x1

  pm->cksel = u_avr32_pm_cksel.cksel;
80002dd4:	99 1e       	st.w	r12[0x4],lr

  // Wait for ckrdy bit and then clear it
  while (!(pm->poscsr & AVR32_PM_POSCSR_CKRDY_MASK));
80002dd6:	79 58       	ld.w	r8,r12[0x54]
80002dd8:	e2 18 00 20 	andl	r8,0x20,COH
80002ddc:	cf d0       	breq	80002dd6 <pm_cksel+0x3a>
}
80002dde:	e3 cd 80 d0 	ldm	sp++,r4,r6-r7,pc

80002de2 <pm_pll_setup>:
                  unsigned int pll,
                  unsigned int mul,
                  unsigned int div,
                  unsigned int osc,
                  unsigned int lockcount)
{
80002de2:	eb cd 40 80 	pushm	r7,lr
80002de6:	40 27       	lddsp	r7,sp[0x8]
  u_avr32_pm_pll_t u_avr32_pm_pll = {0};
80002de8:	30 0e       	mov	lr,0

  u_avr32_pm_pll.PLL.pllosc   = osc;
80002dea:	fd d8 d0 21 	bfins	lr,r8,0x1,0x1
  u_avr32_pm_pll.PLL.plldiv   = div;
80002dee:	fd d9 d1 04 	bfins	lr,r9,0x8,0x4
  u_avr32_pm_pll.PLL.pllmul   = mul;
80002df2:	fd da d2 04 	bfins	lr,r10,0x10,0x4
  u_avr32_pm_pll.PLL.pllcount = lockcount;
80002df6:	fd d7 d3 06 	bfins	lr,r7,0x18,0x6

  pm->pll[pll] = u_avr32_pm_pll.pll;
80002dfa:	2f 8b       	sub	r11,-8
80002dfc:	f8 0b 09 2e 	st.w	r12[r11<<0x2],lr
}
80002e00:	e3 cd 80 80 	ldm	sp++,r7,pc

80002e04 <pm_pll_set_option>:
void pm_pll_set_option(volatile avr32_pm_t *pm,
                       unsigned int pll,
                       unsigned int pll_freq,
                       unsigned int pll_div2,
                       unsigned int pll_wbwdisable)
{
80002e04:	d4 01       	pushm	lr
  u_avr32_pm_pll_t u_avr32_pm_pll = {pm->pll[pll]};
80002e06:	2f 8b       	sub	r11,-8
80002e08:	f8 0b 03 2e 	ld.w	lr,r12[r11<<0x2]
  u_avr32_pm_pll.PLL.pllopt = pll_freq | (pll_div2 << 1) | (pll_wbwdisable << 2);
80002e0c:	f5 e9 10 19 	or	r9,r10,r9<<0x1
80002e10:	f3 e8 10 28 	or	r8,r9,r8<<0x2
80002e14:	fd d8 d0 43 	bfins	lr,r8,0x2,0x3
  pm->pll[pll] = u_avr32_pm_pll.pll;
80002e18:	f8 0b 09 2e 	st.w	r12[r11<<0x2],lr
}
80002e1c:	d8 02       	popm	pc

80002e1e <pm_pll_enable>:


void pm_pll_enable(volatile avr32_pm_t *pm,
                  unsigned int pll)
{
  pm->pll[pll] |= AVR32_PM_PLLEN_MASK;
80002e1e:	2f 8b       	sub	r11,-8
80002e20:	f8 0b 03 28 	ld.w	r8,r12[r11<<0x2]
80002e24:	a1 a8       	sbr	r8,0x0
80002e26:	f8 0b 09 28 	st.w	r12[r11<<0x2],r8
}
80002e2a:	5e fc       	retal	r12

80002e2c <pm_wait_for_pll0_locked>:
}


void pm_wait_for_pll0_locked(volatile avr32_pm_t *pm)
{
  while (!(pm->poscsr & AVR32_PM_POSCSR_LOCK0_MASK));
80002e2c:	79 58       	ld.w	r8,r12[0x54]
80002e2e:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80002e32:	cf d0       	breq	80002e2c <pm_wait_for_pll0_locked>
}
80002e34:	5e fc       	retal	r12

80002e36 <pm_switch_to_clock>:


void pm_switch_to_clock(volatile avr32_pm_t *pm, unsigned long clock)
{
  // Read
  u_avr32_pm_mcctrl_t u_avr32_pm_mcctrl = {pm->mcctrl};
80002e36:	78 08       	ld.w	r8,r12[0x0]
  // Modify
  u_avr32_pm_mcctrl.MCCTRL.mcsel = clock;
80002e38:	f1 db d0 02 	bfins	r8,r11,0x0,0x2
  // Write back
  pm->mcctrl = u_avr32_pm_mcctrl.mcctrl;
80002e3c:	99 08       	st.w	r12[0x0],r8
}
80002e3e:	5e fc       	retal	r12

80002e40 <pm_switch_to_osc0>:


void pm_switch_to_osc0(volatile avr32_pm_t *pm, unsigned int fosc0, unsigned int startup)
{
80002e40:	eb cd 40 c0 	pushm	r6-r7,lr
80002e44:	18 97       	mov	r7,r12
80002e46:	14 96       	mov	r6,r10
  pm_enable_osc0_crystal(pm, fosc0);            // Enable the Osc0 in crystal mode
80002e48:	f0 1f 00 06 	mcall	80002e60 <pm_switch_to_osc0+0x20>
  pm_enable_clk0(pm, startup);                  // Crystal startup time - This parameter is critical and depends on the characteristics of the crystal
80002e4c:	0c 9b       	mov	r11,r6
80002e4e:	0e 9c       	mov	r12,r7
80002e50:	f0 1f 00 05 	mcall	80002e64 <pm_switch_to_osc0+0x24>
  pm_switch_to_clock(pm, AVR32_PM_MCSEL_OSC0);  // Then switch main clock to Osc0
80002e54:	30 1b       	mov	r11,1
80002e56:	0e 9c       	mov	r12,r7
80002e58:	f0 1f 00 04 	mcall	80002e68 <pm_switch_to_osc0+0x28>
}
80002e5c:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80002e60:	80 00       	ld.sh	r0,r0[0x0]
80002e62:	2d 28       	sub	r8,-46
80002e64:	80 00       	ld.sh	r0,r0[0x0]
80002e66:	2d 80       	sub	r0,-40
80002e68:	80 00       	ld.sh	r0,r0[0x0]
80002e6a:	2e 36       	sub	r6,-29

80002e6c <pwm_channel_init>:

int pwm_channel_init( unsigned int channel_id, const avr32_pwm_channel_t *pwm_channel)
{
  volatile avr32_pwm_t *pwm = &AVR32_PWM;

  if (pwm_channel == 0) // Null pointer.
80002e6c:	58 0b       	cp.w	r11,0
80002e6e:	c1 90       	breq	80002ea0 <pwm_channel_init+0x34>
    return PWM_INVALID_ARGUMENT;
  if (channel_id > AVR32_PWM_LINES_MSB) // Control input values.
80002e70:	58 6c       	cp.w	r12,6
80002e72:	e0 8b 00 17 	brhi	80002ea0 <pwm_channel_init+0x34>
    return PWM_INVALID_INPUT;

  pwm->channel[channel_id].cmr= pwm_channel->cmr;   // Channel mode.
80002e76:	76 0a       	ld.w	r10,r11[0x0]
80002e78:	fe 78 30 00 	mov	r8,-53248
80002e7c:	f8 c9 ff f0 	sub	r9,r12,-16
80002e80:	a5 79       	lsl	r9,0x5
80002e82:	f0 09 00 09 	add	r9,r8,r9
80002e86:	93 0a       	st.w	r9[0x0],r10
  pwm->channel[channel_id].cdty= pwm_channel->cdty; // Duty cycle, should be < CPRD.
80002e88:	76 19       	ld.w	r9,r11[0x4]
80002e8a:	a5 7c       	lsl	r12,0x5
80002e8c:	f0 0c 00 0c 	add	r12,r8,r12
80002e90:	f8 c8 fd fc 	sub	r8,r12,-516
80002e94:	91 09       	st.w	r8[0x0],r9
  pwm->channel[channel_id].cprd= pwm_channel->cprd; // Channel period.
80002e96:	76 28       	ld.w	r8,r11[0x8]
80002e98:	f8 cc fd f8 	sub	r12,r12,-520
80002e9c:	99 08       	st.w	r12[0x0],r8
80002e9e:	5e fd       	retal	0

  return PWM_SUCCESS;
80002ea0:	5e ff       	retal	1

80002ea2 <pwm_start_channels>:
}


int pwm_start_channels(unsigned long channels_bitmask)
{
  if (channels_bitmask & ~((1 << (AVR32_PWM_LINES_MSB + 1)) - 1))
80002ea2:	18 98       	mov	r8,r12
80002ea4:	e0 18 ff 80 	andl	r8,0xff80
80002ea8:	c0 20       	breq	80002eac <pwm_start_channels+0xa>
80002eaa:	5e ff       	retal	1
    return PWM_INVALID_INPUT;

  AVR32_PWM.ena = channels_bitmask; // Enable channels.
80002eac:	fe 78 30 00 	mov	r8,-53248
80002eb0:	91 1c       	st.w	r8[0x4],r12
80002eb2:	5e fd       	retal	0

80002eb4 <pwm_init>:


int pwm_init(const pwm_opt_t *opt)
{
  volatile avr32_pwm_t *pwm = &AVR32_PWM;
  bool global_interrupt_enabled = Is_global_interrupt_enabled();
80002eb4:	e1 b8 00 00 	mfsr	r8,0x0

  if (opt == 0 ) // Null pointer.
80002eb8:	58 0c       	cp.w	r12,0
80002eba:	c0 21       	brne	80002ebe <pwm_init+0xa>
80002ebc:	5e ff       	retal	1
    return PWM_INVALID_INPUT;

  // Disable interrupt.
  if (global_interrupt_enabled) Disable_global_interrupt();
80002ebe:	e6 18 00 01 	andh	r8,0x1,COH
80002ec2:	c0 91       	brne	80002ed4 <pwm_init+0x20>
80002ec4:	d3 03       	ssrf	0x10
  pwm->idr = ((1 << (AVR32_PWM_LINES_MSB + 1)) - 1) << AVR32_PWM_IDR_CHID0_OFFSET;
80002ec6:	fe 78 30 00 	mov	r8,-53248
80002eca:	37 f9       	mov	r9,127
80002ecc:	91 59       	st.w	r8[0x14],r9
  pwm->isr;
80002ece:	70 78       	ld.w	r8,r8[0x1c]
  if (global_interrupt_enabled) Enable_global_interrupt();
80002ed0:	d5 03       	csrf	0x10
80002ed2:	c0 68       	rjmp	80002ede <pwm_init+0x2a>
  if (opt == 0 ) // Null pointer.
    return PWM_INVALID_INPUT;

  // Disable interrupt.
  if (global_interrupt_enabled) Disable_global_interrupt();
  pwm->idr = ((1 << (AVR32_PWM_LINES_MSB + 1)) - 1) << AVR32_PWM_IDR_CHID0_OFFSET;
80002ed4:	fe 78 30 00 	mov	r8,-53248
80002ed8:	37 f9       	mov	r9,127
80002eda:	91 59       	st.w	r8[0x14],r9
  pwm->isr;
80002edc:	70 78       	ld.w	r8,r8[0x1c]
  if (global_interrupt_enabled) Enable_global_interrupt();

  // Set PWM mode register.
  pwm->mr =
    ((opt->diva)<<AVR32_PWM_DIVA_OFFSET) |
80002ede:	78 08       	ld.w	r8,r12[0x0]
80002ee0:	78 39       	ld.w	r9,r12[0xc]
80002ee2:	a9 69       	lsl	r9,0x8
80002ee4:	f3 e8 11 09 	or	r9,r9,r8<<0x10
80002ee8:	78 18       	ld.w	r8,r12[0x4]
80002eea:	10 49       	or	r9,r8
80002eec:	78 28       	ld.w	r8,r12[0x8]
80002eee:	f3 e8 11 89 	or	r9,r9,r8<<0x18
  pwm->idr = ((1 << (AVR32_PWM_LINES_MSB + 1)) - 1) << AVR32_PWM_IDR_CHID0_OFFSET;
  pwm->isr;
  if (global_interrupt_enabled) Enable_global_interrupt();

  // Set PWM mode register.
  pwm->mr =
80002ef2:	fe 78 30 00 	mov	r8,-53248
80002ef6:	91 09       	st.w	r8[0x0],r9
80002ef8:	5e fd       	retal	0

80002efa <getBaudDiv>:
xSemaphoreHandle xSPIMutex;
#endif

int16_t getBaudDiv(const uint32_t baudrate, uint32_t pb_hz)
{
	uint32_t baudDiv = div_ceil(pb_hz, baudrate);
80002efa:	f8 c8 00 01 	sub	r8,r12,1
80002efe:	f0 0b 00 0b 	add	r11,r8,r11
80002f02:	f6 0c 0d 0a 	divu	r10,r11,r12
80002f06:	14 9c       	mov	r12,r10

	if (baudDiv <= 0 || baudDiv > 255) {
80002f08:	f4 c8 00 01 	sub	r8,r10,1
80002f0c:	e0 48 00 fe 	cp.w	r8,254
80002f10:	e0 88 00 03 	brls	80002f16 <getBaudDiv+0x1c>
80002f14:	5e fe       	retal	-1
		return -1;
	}

	return baudDiv;
80002f16:	5c 8c       	casts.h	r12
}
80002f18:	5e fc       	retal	r12

80002f1a <spi_initMaster>:
spi_status_t spi_initMaster(volatile avr32_spi_t *spi,
		const spi_options_t *options)
{
	u_avr32_spi_mr_t u_avr32_spi_mr;

	if (options->modfdis > 1) {
80002f1a:	f7 39 00 0d 	ld.ub	r9,r11[13]
80002f1e:	30 18       	mov	r8,1
80002f20:	f0 09 18 00 	cp.b	r9,r8
80002f24:	e0 88 00 04 	brls	80002f2c <spi_initMaster+0x12>
80002f28:	30 2c       	mov	r12,2
80002f2a:	5e fc       	retal	r12
		return SPI_ERROR_ARGUMENT;
	}

	/* Reset. */
	spi->cr = AVR32_SPI_CR_SWRST_MASK;
80002f2c:	e0 68 00 80 	mov	r8,128
80002f30:	99 08       	st.w	r12[0x0],r8

	/* Master Mode. */
	u_avr32_spi_mr.mr = spi->mr;
80002f32:	78 18       	ld.w	r8,r12[0x4]
	u_avr32_spi_mr.MR.mstr = 1;
80002f34:	30 19       	mov	r9,1
80002f36:	f1 d9 d0 01 	bfins	r8,r9,0x0,0x1
	u_avr32_spi_mr.MR.modfdis = options->modfdis;
80002f3a:	f7 39 00 0d 	ld.ub	r9,r11[13]
80002f3e:	f1 d9 d0 81 	bfins	r8,r9,0x4,0x1
	u_avr32_spi_mr.MR.llb = 0;
80002f42:	30 09       	mov	r9,0
80002f44:	f1 d9 d0 e1 	bfins	r8,r9,0x7,0x1
	u_avr32_spi_mr.MR.pcs = (1 << AVR32_SPI_MR_PCS_SIZE) - 1;
80002f48:	30 fa       	mov	r10,15
80002f4a:	f1 da d2 04 	bfins	r8,r10,0x10,0x4
	spi->mr = u_avr32_spi_mr.mr;
80002f4e:	99 18       	st.w	r12[0x4],r8
80002f50:	5e f9       	retal	r9

80002f52 <spi_selectionMode>:

spi_status_t spi_selectionMode(volatile avr32_spi_t *spi,
		uint8_t variable_ps,
		uint8_t pcs_decode,
		uint8_t delay)
{
80002f52:	d4 01       	pushm	lr
	u_avr32_spi_mr_t u_avr32_spi_mr;

	if (variable_ps > 1 ||
80002f54:	30 18       	mov	r8,1
80002f56:	f0 0b 18 00 	cp.b	r11,r8
80002f5a:	5f be       	srhi	lr
80002f5c:	f0 0a 18 00 	cp.b	r10,r8
80002f60:	5f b8       	srhi	r8
80002f62:	fd e8 10 08 	or	r8,lr,r8
80002f66:	c0 30       	breq	80002f6c <spi_selectionMode+0x1a>
80002f68:	30 2c       	mov	r12,2
80002f6a:	d8 02       	popm	pc
			pcs_decode > 1) {
		return SPI_ERROR_ARGUMENT;
	}

	u_avr32_spi_mr.mr = spi->mr;
80002f6c:	78 18       	ld.w	r8,r12[0x4]
	u_avr32_spi_mr.MR.ps = variable_ps;
80002f6e:	f1 db d0 21 	bfins	r8,r11,0x1,0x1
	u_avr32_spi_mr.MR.pcsdec = pcs_decode;
80002f72:	f1 da d0 41 	bfins	r8,r10,0x2,0x1
	u_avr32_spi_mr.MR.dlybcs = delay;
80002f76:	f1 d9 d3 08 	bfins	r8,r9,0x18,0x8
	spi->mr = u_avr32_spi_mr.mr;
80002f7a:	99 18       	st.w	r12[0x4],r8
80002f7c:	d8 0a       	popm	pc,r12=0

80002f7e <spi_selectChip>:
	while (pdFALSE == xSemaphoreTake(xSPIMutex, 20)) {
	}
#endif

	/* Assert all lines; no peripheral is selected. */
	spi->mr |= AVR32_SPI_MR_PCS_MASK;
80002f7e:	78 18       	ld.w	r8,r12[0x4]
80002f80:	ea 18 00 0f 	orh	r8,0xf
80002f84:	99 18       	st.w	r12[0x4],r8

	if (spi->mr & AVR32_SPI_MR_PCSDEC_MASK) {
80002f86:	78 18       	ld.w	r8,r12[0x4]
80002f88:	e2 18 00 04 	andl	r8,0x4,COH
80002f8c:	c0 f0       	breq	80002faa <spi_selectChip+0x2c>
		/* The signal is decoded; allow up to 15 chips. */
		if (chip > 14) {
80002f8e:	30 e8       	mov	r8,14
80002f90:	f0 0b 18 00 	cp.b	r11,r8
80002f94:	e0 8b 00 19 	brhi	80002fc6 <spi_selectChip+0x48>
			return SPI_ERROR_ARGUMENT;
		}

		spi->mr &= ~AVR32_SPI_MR_PCS_MASK |
80002f98:	78 18       	ld.w	r8,r12[0x4]
80002f9a:	b1 6b       	lsl	r11,0x10
80002f9c:	ea 1b ff f0 	orh	r11,0xfff0
80002fa0:	e8 1b ff ff 	orl	r11,0xffff
80002fa4:	10 6b       	and	r11,r8
80002fa6:	99 1b       	st.w	r12[0x4],r11
80002fa8:	5e fd       	retal	0
				(chip << AVR32_SPI_MR_PCS_OFFSET);
	} else {
		if (chip > 3) {
80002faa:	30 38       	mov	r8,3
80002fac:	f0 0b 18 00 	cp.b	r11,r8
80002fb0:	e0 8b 00 0b 	brhi	80002fc6 <spi_selectChip+0x48>
			return SPI_ERROR_ARGUMENT;
		}

		spi->mr &= ~(1 << (AVR32_SPI_MR_PCS_OFFSET + chip));
80002fb4:	78 18       	ld.w	r8,r12[0x4]
80002fb6:	2f 0b       	sub	r11,-16
80002fb8:	30 19       	mov	r9,1
80002fba:	f2 0b 09 4b 	lsl	r11,r9,r11
80002fbe:	5c db       	com	r11
80002fc0:	10 6b       	and	r11,r8
80002fc2:	99 1b       	st.w	r12[0x4],r11
80002fc4:	5e fd       	retal	0
80002fc6:	30 2c       	mov	r12,2
	}

	return SPI_OK;
}
80002fc8:	5e fc       	retal	r12

80002fca <spi_unselectChip>:

spi_status_t spi_unselectChip(volatile avr32_spi_t *spi, uint8_t chip)
{
80002fca:	e0 68 3a 98 	mov	r8,15000
	uint32_t timeout = SPI_TIMEOUT;

	while (!(spi->sr & AVR32_SPI_SR_TXEMPTY_MASK)) {
80002fce:	c0 58       	rjmp	80002fd8 <spi_unselectChip+0xe>
		if (!timeout--) {
80002fd0:	58 08       	cp.w	r8,0
80002fd2:	c0 21       	brne	80002fd6 <spi_unselectChip+0xc>
80002fd4:	5e ff       	retal	1
80002fd6:	20 18       	sub	r8,1

spi_status_t spi_unselectChip(volatile avr32_spi_t *spi, uint8_t chip)
{
	uint32_t timeout = SPI_TIMEOUT;

	while (!(spi->sr & AVR32_SPI_SR_TXEMPTY_MASK)) {
80002fd8:	78 49       	ld.w	r9,r12[0x10]
80002fda:	e2 19 02 00 	andl	r9,0x200,COH
80002fde:	cf 90       	breq	80002fd0 <spi_unselectChip+0x6>
			return SPI_ERROR_TIMEOUT;
		}
	}

	/* Assert all lines; no peripheral is selected. */
	spi->mr |= AVR32_SPI_MR_PCS_MASK;
80002fe0:	78 18       	ld.w	r8,r12[0x4]
80002fe2:	ea 18 00 0f 	orh	r8,0xf
80002fe6:	99 18       	st.w	r12[0x4],r8

	/* Last transfer, so de-assert the current NPCS if CSAAT is set. */
	spi->cr = AVR32_SPI_CR_LASTXFER_MASK;
80002fe8:	fc 18 01 00 	movh	r8,0x100
80002fec:	99 08       	st.w	r12[0x0],r8
80002fee:	5e fd       	retal	0

80002ff0 <spi_setupChipReg>:
}

spi_status_t spi_setupChipReg(volatile avr32_spi_t *spi,
		const spi_options_t *options,
		uint32_t pb_hz)
{
80002ff0:	eb cd 40 f8 	pushm	r3-r7,lr
80002ff4:	18 95       	mov	r5,r12
80002ff6:	16 97       	mov	r7,r11
	u_avr32_spi_csr_t u_avr32_spi_csr;

	if (options->spi_mode > 3 ||
80002ff8:	f7 36 00 0c 	ld.ub	r6,r11[12]
80002ffc:	30 38       	mov	r8,3
80002ffe:	f0 06 18 00 	cp.b	r6,r8
80003002:	e0 8b 00 4d 	brhi	8000309c <spi_setupChipReg+0xac>
			options->stay_act > 1 ||
80003006:	f7 34 00 0b 	ld.ub	r4,r11[11]
		const spi_options_t *options,
		uint32_t pb_hz)
{
	u_avr32_spi_csr_t u_avr32_spi_csr;

	if (options->spi_mode > 3 ||
8000300a:	30 18       	mov	r8,1
8000300c:	f0 04 18 00 	cp.b	r4,r8
80003010:	e0 8b 00 46 	brhi	8000309c <spi_setupChipReg+0xac>
			options->stay_act > 1 ||
			options->bits < 8 || options->bits > 16) {
80003014:	f7 33 00 08 	ld.ub	r3,r11[8]
		const spi_options_t *options,
		uint32_t pb_hz)
{
	u_avr32_spi_csr_t u_avr32_spi_csr;

	if (options->spi_mode > 3 ||
80003018:	30 78       	mov	r8,7
8000301a:	f0 03 18 00 	cp.b	r3,r8
8000301e:	e0 88 00 3f 	brls	8000309c <spi_setupChipReg+0xac>
80003022:	31 08       	mov	r8,16
80003024:	f0 03 18 00 	cp.b	r3,r8
80003028:	e0 8b 00 3a 	brhi	8000309c <spi_setupChipReg+0xac>
			options->stay_act > 1 ||
			options->bits < 8 || options->bits > 16) {
		return SPI_ERROR_ARGUMENT;
	}

	int baudDiv = getBaudDiv(options->baudrate, pb_hz);
8000302c:	14 9b       	mov	r11,r10
8000302e:	6e 1c       	ld.w	r12,r7[0x4]
80003030:	f0 1f 00 1d 	mcall	800030a4 <spi_setupChipReg+0xb4>

	if (baudDiv < 0) {
80003034:	c3 45       	brlt	8000309c <spi_setupChipReg+0xac>
		return SPI_ERROR_ARGUMENT;
	}

	/* Will use CSR0 offsets; these are the same for CSR0 to CSR3. */
	u_avr32_spi_csr.csr = 0;
80003036:	30 08       	mov	r8,0
	u_avr32_spi_csr.CSR.cpol   = options->spi_mode >> 1;
80003038:	ec 09 16 01 	lsr	r9,r6,0x1
8000303c:	f1 d9 d0 01 	bfins	r8,r9,0x0,0x1
	u_avr32_spi_csr.CSR.ncpha  = (options->spi_mode & 0x1) ^ 0x1;
80003040:	ec 16 00 01 	eorl	r6,0x1
80003044:	f1 d6 d0 21 	bfins	r8,r6,0x1,0x1
	u_avr32_spi_csr.CSR.csaat  = options->stay_act;
80003048:	f1 d4 d0 61 	bfins	r8,r4,0x3,0x1
	u_avr32_spi_csr.CSR.bits   = options->bits - 8;
8000304c:	20 83       	sub	r3,8
8000304e:	f1 d3 d0 84 	bfins	r8,r3,0x4,0x4
	u_avr32_spi_csr.CSR.scbr   = baudDiv;
80003052:	f1 dc d1 08 	bfins	r8,r12,0x8,0x8
	u_avr32_spi_csr.CSR.dlybs  = options->spck_delay;
80003056:	ef 39 00 09 	ld.ub	r9,r7[9]
8000305a:	f1 d9 d2 08 	bfins	r8,r9,0x10,0x8
	u_avr32_spi_csr.CSR.dlybct = options->trans_delay;
8000305e:	ef 39 00 0a 	ld.ub	r9,r7[10]
80003062:	f1 d9 d3 08 	bfins	r8,r9,0x18,0x8

	switch (options->reg) {
80003066:	0f 89       	ld.ub	r9,r7[0x0]
80003068:	30 1a       	mov	r10,1
8000306a:	f4 09 18 00 	cp.b	r9,r10
8000306e:	c0 e0       	breq	8000308a <spi_setupChipReg+0x9a>
80003070:	c0 a3       	brcs	80003084 <spi_setupChipReg+0x94>
80003072:	30 2a       	mov	r10,2
80003074:	f4 09 18 00 	cp.b	r9,r10
80003078:	c0 c0       	breq	80003090 <spi_setupChipReg+0xa0>
8000307a:	30 3a       	mov	r10,3
8000307c:	f4 09 18 00 	cp.b	r9,r10
80003080:	c0 e1       	brne	8000309c <spi_setupChipReg+0xac>
80003082:	c0 a8       	rjmp	80003096 <spi_setupChipReg+0xa6>
	case 0:
		spi->csr0 = u_avr32_spi_csr.csr;
80003084:	8b c8       	st.w	r5[0x30],r8
80003086:	e3 cf 80 f8 	ldm	sp++,r3-r7,pc,r12=0
		break;

	case 1:
		spi->csr1 = u_avr32_spi_csr.csr;
8000308a:	8b d8       	st.w	r5[0x34],r8
8000308c:	e3 cf 80 f8 	ldm	sp++,r3-r7,pc,r12=0
		break;

	case 2:
		spi->csr2 = u_avr32_spi_csr.csr;
80003090:	8b e8       	st.w	r5[0x38],r8
80003092:	e3 cf 80 f8 	ldm	sp++,r3-r7,pc,r12=0
		break;

	case 3:
		spi->csr3 = u_avr32_spi_csr.csr;
80003096:	8b f8       	st.w	r5[0x3c],r8
80003098:	e3 cf 80 f8 	ldm	sp++,r3-r7,pc,r12=0
		break;
8000309c:	30 2c       	mov	r12,2
		}
	}
#endif

	return SPI_OK;
}
8000309e:	e3 cd 80 f8 	ldm	sp++,r3-r7,pc
800030a2:	00 00       	add	r0,r0
800030a4:	80 00       	ld.sh	r0,r0[0x0]
800030a6:	2e fa       	sub	r10,-17

800030a8 <spi_enable>:

void spi_enable(volatile avr32_spi_t *spi)
{
	spi->cr = AVR32_SPI_CR_SPIEN_MASK;
800030a8:	30 18       	mov	r8,1
800030aa:	99 08       	st.w	r12[0x0],r8
}
800030ac:	5e fc       	retal	r12

800030ae <spi_write>:
{
	return ((spi->sr & AVR32_SPI_SR_TDRE_MASK) != 0);
}

spi_status_t spi_write(volatile avr32_spi_t *spi, uint16_t data)
{
800030ae:	e0 68 3a 98 	mov	r8,15000
	uint32_t timeout = SPI_TIMEOUT;

	while (!(spi->sr & AVR32_SPI_SR_TDRE_MASK)) {
800030b2:	c0 58       	rjmp	800030bc <spi_write+0xe>
		if (!timeout--) {
800030b4:	58 08       	cp.w	r8,0
800030b6:	c0 21       	brne	800030ba <spi_write+0xc>
800030b8:	5e ff       	retal	1
800030ba:	20 18       	sub	r8,1

spi_status_t spi_write(volatile avr32_spi_t *spi, uint16_t data)
{
	uint32_t timeout = SPI_TIMEOUT;

	while (!(spi->sr & AVR32_SPI_SR_TDRE_MASK)) {
800030bc:	78 49       	ld.w	r9,r12[0x10]
800030be:	e2 19 00 02 	andl	r9,0x2,COH
800030c2:	cf 90       	breq	800030b4 <spi_write+0x6>
		if (!timeout--) {
			return SPI_ERROR_TIMEOUT;
		}
	}

	spi->tdr = data << AVR32_SPI_TDR_TD_OFFSET;
800030c4:	5c 7b       	castu.h	r11
800030c6:	99 3b       	st.w	r12[0xc],r11
800030c8:	5e fd       	retal	0

800030ca <spi_read>:
{
	return ((spi->sr & AVR32_SPI_SR_RDRF_MASK) != 0);
}

spi_status_t spi_read(volatile avr32_spi_t *spi, uint16_t *data)
{
800030ca:	e0 68 3a 98 	mov	r8,15000
	unsigned int timeout = SPI_TIMEOUT;

	while ((spi->sr &
800030ce:	c0 58       	rjmp	800030d8 <spi_read+0xe>
			(AVR32_SPI_SR_RDRF_MASK | AVR32_SPI_SR_TXEMPTY_MASK)) !=
			(AVR32_SPI_SR_RDRF_MASK | AVR32_SPI_SR_TXEMPTY_MASK)) {
		if (!timeout--) {
800030d0:	58 08       	cp.w	r8,0
800030d2:	c0 21       	brne	800030d6 <spi_read+0xc>
800030d4:	5e ff       	retal	1
800030d6:	20 18       	sub	r8,1

spi_status_t spi_read(volatile avr32_spi_t *spi, uint16_t *data)
{
	unsigned int timeout = SPI_TIMEOUT;

	while ((spi->sr &
800030d8:	78 49       	ld.w	r9,r12[0x10]
800030da:	e2 19 02 01 	andl	r9,0x201,COH
800030de:	e0 49 02 01 	cp.w	r9,513
800030e2:	cf 71       	brne	800030d0 <spi_read+0x6>
		if (!timeout--) {
			return SPI_ERROR_TIMEOUT;
		}
	}

	*data = spi->rdr >> AVR32_SPI_RDR_RD_OFFSET;
800030e4:	78 28       	ld.w	r8,r12[0x8]
800030e6:	b6 08       	st.h	r11[0x0],r8
800030e8:	5e fd       	retal	0

800030ea <tc_init_waveform>:


int tc_init_waveform(volatile avr32_tc_t *tc, const tc_waveform_opt_t *opt)
{
  // Check for valid input.
  if (opt->channel >= TC_NUMBER_OF_CHANNELS)
800030ea:	76 09       	ld.w	r9,r11[0x0]
800030ec:	58 29       	cp.w	r9,2
800030ee:	e0 88 00 03 	brls	800030f4 <tc_init_waveform+0xa>
800030f2:	5e fe       	retal	-1
    return TC_INVALID_ARGUMENT;

  // GENERATE SIGNALS: Waveform operating mode.
  tc->channel[opt->channel].cmr = opt->bswtrg << AVR32_TC_BSWTRG_OFFSET |
800030f4:	76 18       	ld.w	r8,r11[0x4]
800030f6:	f5 d8 c0 03 	bfextu	r10,r8,0x0,0x3
800030fa:	af ba       	sbr	r10,0xf
800030fc:	10 9b       	mov	r11,r8
800030fe:	e6 1b c0 00 	andh	r11,0xc000,COH
80003102:	16 4a       	or	r10,r11
80003104:	10 9b       	mov	r11,r8
80003106:	e6 1b 30 00 	andh	r11,0x3000,COH
8000310a:	16 4a       	or	r10,r11
8000310c:	10 9b       	mov	r11,r8
8000310e:	e6 1b 0c 00 	andh	r11,0xc00,COH
80003112:	16 4a       	or	r10,r11
80003114:	10 9b       	mov	r11,r8
80003116:	e6 1b 03 00 	andh	r11,0x300,COH
8000311a:	16 4a       	or	r10,r11
8000311c:	10 9b       	mov	r11,r8
8000311e:	e6 1b 00 c0 	andh	r11,0xc0,COH
80003122:	16 4a       	or	r10,r11
80003124:	10 9b       	mov	r11,r8
80003126:	e6 1b 00 30 	andh	r11,0x30,COH
8000312a:	16 4a       	or	r10,r11
8000312c:	10 9b       	mov	r11,r8
8000312e:	e6 1b 00 0c 	andh	r11,0xc,COH
80003132:	16 4a       	or	r10,r11
80003134:	10 9b       	mov	r11,r8
80003136:	e6 1b 00 03 	andh	r11,0x3,COH
8000313a:	16 4a       	or	r10,r11
8000313c:	10 9b       	mov	r11,r8
8000313e:	e2 1b 60 00 	andl	r11,0x6000,COH
80003142:	16 4a       	or	r10,r11
80003144:	f7 d8 c1 81 	bfextu	r11,r8,0xc,0x1
80003148:	f5 eb 10 ca 	or	r10,r10,r11<<0xc
8000314c:	10 9b       	mov	r11,r8
8000314e:	e2 1b 0c 00 	andl	r11,0xc00,COH
80003152:	16 4a       	or	r10,r11
80003154:	10 9b       	mov	r11,r8
80003156:	e2 1b 03 00 	andl	r11,0x300,COH
8000315a:	16 4a       	or	r10,r11
8000315c:	f7 d8 c0 e1 	bfextu	r11,r8,0x7,0x1
80003160:	f5 eb 10 7a 	or	r10,r10,r11<<0x7
80003164:	f7 d8 c0 c1 	bfextu	r11,r8,0x6,0x1
80003168:	f5 eb 10 6a 	or	r10,r10,r11<<0x6
8000316c:	10 9b       	mov	r11,r8
8000316e:	e2 1b 00 30 	andl	r11,0x30,COH
80003172:	16 4a       	or	r10,r11
80003174:	f1 d8 c0 61 	bfextu	r8,r8,0x3,0x1
80003178:	f5 e8 10 38 	or	r8,r10,r8<<0x3
8000317c:	a5 69       	lsl	r9,0x4
8000317e:	2f f9       	sub	r9,-1
80003180:	f8 09 09 28 	st.w	r12[r9<<0x2],r8
80003184:	5e fd       	retal	0

80003186 <tc_start>:


int tc_start(volatile avr32_tc_t *tc, unsigned int channel)
{
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
80003186:	58 2b       	cp.w	r11,2
80003188:	e0 88 00 03 	brls	8000318e <tc_start+0x8>
8000318c:	5e fe       	retal	-1
    return TC_INVALID_ARGUMENT;

  // Enable, reset and start the selected timer/counter channel.
  tc->channel[channel].ccr = AVR32_TC_SWTRG_MASK | AVR32_TC_CLKEN_MASK;
8000318e:	a7 6b       	lsl	r11,0x6
80003190:	16 0c       	add	r12,r11
80003192:	30 58       	mov	r8,5
80003194:	99 08       	st.w	r12[0x0],r8
80003196:	5e fd       	retal	0

80003198 <tc_stop>:


int tc_stop(volatile avr32_tc_t *tc, unsigned int channel)
{
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
80003198:	58 2b       	cp.w	r11,2
8000319a:	e0 88 00 03 	brls	800031a0 <tc_stop+0x8>
8000319e:	5e fe       	retal	-1
    return TC_INVALID_ARGUMENT;

  // Disable the selected timer/counter channel.
  tc->channel[channel].ccr = AVR32_TC_CLKDIS_MASK;
800031a0:	a7 6b       	lsl	r11,0x6
800031a2:	16 0c       	add	r12,r11
800031a4:	30 28       	mov	r8,2
800031a6:	99 08       	st.w	r12[0x0],r8
800031a8:	5e fd       	retal	0

800031aa <tc_write_rc>:


int tc_write_rc(volatile avr32_tc_t *tc, unsigned int channel, unsigned short value)
{
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
800031aa:	58 2b       	cp.w	r11,2
800031ac:	e0 88 00 03 	brls	800031b2 <tc_write_rc+0x8>
800031b0:	5e fe       	retal	-1
    return TC_INVALID_ARGUMENT;

  // This function is only available in WAVEFORM mode.
  if (Tst_bits(tc->channel[channel].cmr, AVR32_TC_WAVE_MASK))
800031b2:	f6 08 15 04 	lsl	r8,r11,0x4
800031b6:	2f f8       	sub	r8,-1
800031b8:	f8 08 03 28 	ld.w	r8,r12[r8<<0x2]
800031bc:	e2 18 80 00 	andl	r8,0x8000,COH
800031c0:	c0 c0       	breq	800031d8 <tc_write_rc+0x2e>
    Wr_bitfield(tc->channel[channel].rc, AVR32_TC_RC_MASK, value);
800031c2:	a7 6b       	lsl	r11,0x6
800031c4:	16 0c       	add	r12,r11
800031c6:	2e 4c       	sub	r12,-28
800031c8:	78 08       	ld.w	r8,r12[0x0]
800031ca:	f3 da c0 10 	bfextu	r9,r10,0x0,0x10
800031ce:	e0 18 00 00 	andl	r8,0x0
800031d2:	f3 e8 10 08 	or	r8,r9,r8
800031d6:	99 08       	st.w	r12[0x0],r8

  return value;
800031d8:	f9 da c0 10 	bfextu	r12,r10,0x0,0x10
}
800031dc:	5e fc       	retal	r12

800031de <tc_configure_interrupts>:
  return tc->channel[channel].imr;
}


int tc_configure_interrupts(volatile avr32_tc_t *tc, unsigned int channel, const tc_interrupt_t *bitfield)
{
800031de:	eb cd 40 fc 	pushm	r2-r7,lr
  bool global_interrupt_enabled = Is_global_interrupt_enabled();
800031e2:	e1 b9 00 00 	mfsr	r9,0x0

  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
800031e6:	58 2b       	cp.w	r11,2
800031e8:	e0 88 00 04 	brls	800031f0 <tc_configure_interrupts+0x12>
800031ec:	e3 cf c0 fc 	ldm	sp++,r2-r7,pc,r12=-1
	return flags;
}

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
	return !(flags & AVR32_SR_GM_MASK);
800031f0:	ee 19 00 01 	eorh	r9,0x1
800031f4:	f3 d9 c2 01 	bfextu	r9,r9,0x10,0x1
    return TC_INVALID_ARGUMENT;

  // Enable the appropriate interrupts.
  tc->channel[channel].ier = bitfield->etrgs << AVR32_TC_ETRGS_OFFSET |
800031f8:	74 08       	ld.w	r8,r10[0x0]
800031fa:	ef d8 c0 e1 	bfextu	r7,r8,0x7,0x1
800031fe:	fd d8 c0 c1 	bfextu	lr,r8,0x6,0x1
80003202:	a7 6e       	lsl	lr,0x6
80003204:	fd e7 10 7e 	or	lr,lr,r7<<0x7
80003208:	ef d8 c0 01 	bfextu	r7,r8,0x0,0x1
8000320c:	0e 4e       	or	lr,r7
8000320e:	ef d8 c0 a1 	bfextu	r7,r8,0x5,0x1
80003212:	fd e7 10 5e 	or	lr,lr,r7<<0x5
80003216:	ef d8 c0 81 	bfextu	r7,r8,0x4,0x1
8000321a:	fd e7 10 4e 	or	lr,lr,r7<<0x4
8000321e:	ef d8 c0 61 	bfextu	r7,r8,0x3,0x1
80003222:	fd e7 10 3e 	or	lr,lr,r7<<0x3
80003226:	ef d8 c0 41 	bfextu	r7,r8,0x2,0x1
8000322a:	fd e7 10 2e 	or	lr,lr,r7<<0x2
8000322e:	f1 d8 c0 21 	bfextu	r8,r8,0x1,0x1
80003232:	fd e8 10 18 	or	r8,lr,r8<<0x1
80003236:	f6 0e 15 06 	lsl	lr,r11,0x6
8000323a:	f8 0e 00 0e 	add	lr,r12,lr
8000323e:	2d ce       	sub	lr,-36
80003240:	9d 08       	st.w	lr[0x0],r8
                             bitfield->cpas << AVR32_TC_CPAS_OFFSET |
                             bitfield->lovrs << AVR32_TC_LOVRS_OFFSET |
                             bitfield->covfs << AVR32_TC_COVFS_OFFSET;

  // Disable the appropriate interrupts.
  if (global_interrupt_enabled) Disable_global_interrupt();
80003242:	58 09       	cp.w	r9,0
80003244:	c0 20       	breq	80003248 <tc_configure_interrupts+0x6a>
80003246:	d3 03       	ssrf	0x10
  tc->channel[channel].idr = (~bitfield->etrgs & 1) << AVR32_TC_ETRGS_OFFSET |
80003248:	74 08       	ld.w	r8,r10[0x0]
8000324a:	f1 d8 c0 e1 	bfextu	r8,r8,0x7,0x1
8000324e:	e0 65 00 80 	mov	r5,128
80003252:	f9 b5 01 00 	movne	r5,0
                             (~bitfield->ldrbs & 1) << AVR32_TC_LDRBS_OFFSET |
80003256:	74 08       	ld.w	r8,r10[0x0]
80003258:	f1 d8 c0 c1 	bfextu	r8,r8,0x6,0x1
8000325c:	f9 b4 00 40 	moveq	r4,64
80003260:	f9 b4 01 00 	movne	r4,0
                             (~bitfield->ldras & 1) << AVR32_TC_LDRAS_OFFSET |
80003264:	74 08       	ld.w	r8,r10[0x0]
80003266:	f1 d8 c0 a1 	bfextu	r8,r8,0x5,0x1
8000326a:	f9 b3 00 20 	moveq	r3,32
8000326e:	f9 b3 01 00 	movne	r3,0
                             (~bitfield->cpcs & 1) << AVR32_TC_CPCS_OFFSET |
80003272:	74 08       	ld.w	r8,r10[0x0]
80003274:	f1 d8 c0 81 	bfextu	r8,r8,0x4,0x1
80003278:	f9 b2 00 10 	moveq	r2,16
8000327c:	f9 b2 01 00 	movne	r2,0
                             (~bitfield->cpbs & 1) << AVR32_TC_CPBS_OFFSET |
80003280:	74 08       	ld.w	r8,r10[0x0]
80003282:	f1 d8 c0 61 	bfextu	r8,r8,0x3,0x1
80003286:	f9 b6 00 08 	moveq	r6,8
8000328a:	f9 b6 01 00 	movne	r6,0
                             (~bitfield->cpas & 1) << AVR32_TC_CPAS_OFFSET |
8000328e:	74 08       	ld.w	r8,r10[0x0]
80003290:	f1 d8 c0 41 	bfextu	r8,r8,0x2,0x1
80003294:	f9 b7 00 04 	moveq	r7,4
80003298:	f9 b7 01 00 	movne	r7,0
                             (~bitfield->lovrs & 1) << AVR32_TC_LOVRS_OFFSET |
8000329c:	74 08       	ld.w	r8,r10[0x0]
8000329e:	f1 d8 c0 21 	bfextu	r8,r8,0x1,0x1
800032a2:	f9 be 00 02 	moveq	lr,2
800032a6:	f9 be 01 00 	movne	lr,0
                             bitfield->lovrs << AVR32_TC_LOVRS_OFFSET |
                             bitfield->covfs << AVR32_TC_COVFS_OFFSET;

  // Disable the appropriate interrupts.
  if (global_interrupt_enabled) Disable_global_interrupt();
  tc->channel[channel].idr = (~bitfield->etrgs & 1) << AVR32_TC_ETRGS_OFFSET |
800032aa:	74 08       	ld.w	r8,r10[0x0]
800032ac:	ec 18 00 01 	eorl	r8,0x1
800032b0:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
800032b4:	eb e8 10 08 	or	r8,r5,r8
800032b8:	08 48       	or	r8,r4
800032ba:	06 48       	or	r8,r3
800032bc:	04 48       	or	r8,r2
800032be:	0c 48       	or	r8,r6
800032c0:	0e 48       	or	r8,r7
800032c2:	1c 48       	or	r8,lr
800032c4:	f6 0a 15 06 	lsl	r10,r11,0x6
800032c8:	f8 0a 00 0a 	add	r10,r12,r10
800032cc:	2d 8a       	sub	r10,-40
800032ce:	95 08       	st.w	r10[0x0],r8
                             (~bitfield->cpcs & 1) << AVR32_TC_CPCS_OFFSET |
                             (~bitfield->cpbs & 1) << AVR32_TC_CPBS_OFFSET |
                             (~bitfield->cpas & 1) << AVR32_TC_CPAS_OFFSET |
                             (~bitfield->lovrs & 1) << AVR32_TC_LOVRS_OFFSET |
                             (~bitfield->covfs & 1) << AVR32_TC_COVFS_OFFSET;
  tc->channel[channel].sr;
800032d0:	a7 6b       	lsl	r11,0x6
800032d2:	2e 0b       	sub	r11,-32
800032d4:	16 0c       	add	r12,r11
800032d6:	78 08       	ld.w	r8,r12[0x0]
  if (global_interrupt_enabled) Enable_global_interrupt();
800032d8:	58 09       	cp.w	r9,0
800032da:	c0 31       	brne	800032e0 <tc_configure_interrupts+0x102>
800032dc:	e3 cf 80 fc 	ldm	sp++,r2-r7,pc,r12=0
800032e0:	d5 03       	csrf	0x10
800032e2:	e3 cf 80 fc 	ldm	sp++,r2-r7,pc,r12=0
800032e6:	d7 03       	nop

800032e8 <twi_master_interrupt_handler>:
/*! \brief TWI interrupt handler.
 */
ISR(twi_master_interrupt_handler, CONF_TWI_IRQ_GROUP, CONF_TWI_IRQ_LEVEL)
{
	// get masked status register value
	int status = twi_inst->sr & twi_it_mask;
800032e8:	4a 78       	lddpc	r8,80003384 <twi_master_interrupt_handler+0x9c>
800032ea:	70 08       	ld.w	r8,r8[0x0]
800032ec:	70 89       	ld.w	r9,r8[0x20]
800032ee:	4a 7a       	lddpc	r10,80003388 <twi_master_interrupt_handler+0xa0>
800032f0:	74 0a       	ld.w	r10,r10[0x0]
800032f2:	f5 e9 00 09 	and	r9,r10,r9

	// this is a NACK
	if (status & AVR32_TWI_SR_NACK_MASK) {
800032f6:	12 9a       	mov	r10,r9
800032f8:	e2 1a 01 00 	andl	r10,0x100,COH
800032fc:	c3 91       	brne	8000336e <twi_master_interrupt_handler+0x86>
		goto nack;
	}
	// this is a RXRDY
	else if (status & AVR32_TWI_SR_RXRDY_MASK) {
800032fe:	12 9a       	mov	r10,r9
80003300:	e2 1a 00 02 	andl	r10,0x2,COH
80003304:	c1 70       	breq	80003332 <twi_master_interrupt_handler+0x4a>
		// get data from Receive Holding Register
		*twi_rx_data = twi_inst->rhr;
80003306:	4a 29       	lddpc	r9,8000338c <twi_master_interrupt_handler+0xa4>
80003308:	72 0a       	ld.w	r10,r9[0x0]
8000330a:	70 cb       	ld.w	r11,r8[0x30]
8000330c:	b4 8b       	st.b	r10[0x0],r11
		twi_rx_data++;
8000330e:	72 0a       	ld.w	r10,r9[0x0]
80003310:	2f fa       	sub	r10,-1
80003312:	93 0a       	st.w	r9[0x0],r10
		// last byte to receive
		if (--twi_rx_nb_bytes == 1) {
80003314:	49 f9       	lddpc	r9,80003390 <twi_master_interrupt_handler+0xa8>
80003316:	72 0a       	ld.w	r10,r9[0x0]
80003318:	20 1a       	sub	r10,1
8000331a:	93 0a       	st.w	r9[0x0],r10
8000331c:	72 09       	ld.w	r9,r9[0x0]
			// set stop bit
			twi_inst->cr = AVR32_TWI_STOP_MASK;
8000331e:	58 19       	cp.w	r9,1
80003320:	f9 b9 00 02 	moveq	r9,2
80003324:	f1 f9 0a 00 	st.weq	r8[0x0],r9
		}
		// receive complete
		if (twi_rx_nb_bytes == 0) {
80003328:	49 a9       	lddpc	r9,80003390 <twi_master_interrupt_handler+0xa8>
8000332a:	72 09       	ld.w	r9,r9[0x0]
8000332c:	58 09       	cp.w	r9,0
8000332e:	c2 30       	breq	80003374 <twi_master_interrupt_handler+0x8c>
80003330:	d6 03       	rete
			// finish the receive operation
			goto complete;
		}
	}
	// this is a TXRDY
	else if (status & AVR32_TWI_SR_TXRDY_MASK) {
80003332:	12 9a       	mov	r10,r9
80003334:	e2 1a 00 04 	andl	r10,0x4,COH
80003338:	c1 70       	breq	80003366 <twi_master_interrupt_handler+0x7e>
		// decrease transmitted bytes number
		twi_tx_nb_bytes--;
8000333a:	49 79       	lddpc	r9,80003394 <twi_master_interrupt_handler+0xac>
8000333c:	72 0a       	ld.w	r10,r9[0x0]
8000333e:	20 1a       	sub	r10,1
80003340:	93 0a       	st.w	r9[0x0],r10
		// no more bytes to transmit
		if (twi_tx_nb_bytes <= 0) {
80003342:	72 09       	ld.w	r9,r9[0x0]
80003344:	58 09       	cp.w	r9,0
80003346:	e0 89 00 0a 	brgt	8000335a <twi_master_interrupt_handler+0x72>
			// enable TXCOMP IT and unmask all others IT
			twi_it_mask = AVR32_TWI_IER_TXCOMP_MASK;
8000334a:	49 09       	lddpc	r9,80003388 <twi_master_interrupt_handler+0xa0>
8000334c:	30 1a       	mov	r10,1
8000334e:	93 0a       	st.w	r9[0x0],r10
			twi_inst->idr = ~0UL;
80003350:	3f fa       	mov	r10,-1
80003352:	91 aa       	st.w	r8[0x28],r10
			twi_inst->ier = twi_it_mask;
80003354:	72 09       	ld.w	r9,r9[0x0]
80003356:	91 99       	st.w	r8[0x24],r9
80003358:	d6 03       	rete
		} else {
			// put the byte in the Transmit Holding Register
			twi_inst->thr = *twi_tx_data++;
8000335a:	49 0a       	lddpc	r10,80003398 <twi_master_interrupt_handler+0xb0>
8000335c:	74 09       	ld.w	r9,r10[0x0]
8000335e:	13 3b       	ld.ub	r11,r9++
80003360:	91 db       	st.w	r8[0x34],r11
80003362:	95 09       	st.w	r10[0x0],r9
80003364:	d6 03       	rete
		}
	}
	// this is a TXCOMP
	else if (status & AVR32_TWI_SR_TXCOMP_MASK) {
80003366:	f3 d9 c0 01 	bfextu	r9,r9,0x0,0x1
8000336a:	c0 51       	brne	80003374 <twi_master_interrupt_handler+0x8c>
8000336c:	d6 03       	rete
	}

	return;

nack:
	twi_nack = true;
8000336e:	30 1a       	mov	r10,1
80003370:	48 b9       	lddpc	r9,8000339c <twi_master_interrupt_handler+0xb4>
80003372:	b2 8a       	st.b	r9[0x0],r10

complete:
	// disable all interrupts
	twi_inst->idr = ~0UL;
80003374:	3f f9       	mov	r9,-1
80003376:	91 a9       	st.w	r8[0x28],r9
	twi_inst->sr;
80003378:	70 88       	ld.w	r8,r8[0x20]
	twi_busy = false;
8000337a:	30 09       	mov	r9,0
8000337c:	48 98       	lddpc	r8,800033a0 <twi_master_interrupt_handler+0xb8>
8000337e:	b0 89       	st.b	r8[0x0],r9
80003380:	d6 03       	rete
80003382:	00 00       	add	r0,r0
80003384:	00 00       	add	r0,r0
80003386:	07 8c       	ld.ub	r12,r3[0x0]
80003388:	00 00       	add	r0,r0
8000338a:	07 88       	ld.ub	r8,r3[0x0]
8000338c:	00 00       	add	r0,r0
8000338e:	07 98       	ld.ub	r8,r3[0x1]
80003390:	00 00       	add	r0,r0
80003392:	07 94       	ld.ub	r4,r3[0x1]
80003394:	00 00       	add	r0,r0
80003396:	07 84       	ld.ub	r4,r3[0x0]
80003398:	00 00       	add	r0,r0
8000339a:	07 90       	ld.ub	r0,r3[0x1]
8000339c:	00 00       	add	r0,r0
8000339e:	07 81       	ld.ub	r1,r3[0x0]
800033a0:	00 00       	add	r0,r0
800033a2:	07 80       	ld.ub	r0,r3[0x0]

800033a4 <twi_mk_addr>:
 * which byte is the MSB to start with.
 *
 * Please see the device datasheet for details on this.
 */
static uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
800033a4:	18 98       	mov	r8,r12
	uint32_t val;

	if (len == 0)
800033a6:	58 0b       	cp.w	r11,0
800033a8:	c0 21       	brne	800033ac <twi_mk_addr+0x8>
800033aa:	5e fd       	retal	0
		return 0;

	val = addr[0];
800033ac:	19 8c       	ld.ub	r12,r12[0x0]
	if (len > 1) {
800033ae:	58 1b       	cp.w	r11,1
800033b0:	e0 8a 00 05 	brle	800033ba <twi_mk_addr+0x16>
		val <<= 8;
		val |= addr[1];
800033b4:	11 99       	ld.ub	r9,r8[0x1]
800033b6:	f3 ec 10 8c 	or	r12,r9,r12<<0x8
	}
	if (len > 2) {
800033ba:	58 2b       	cp.w	r11,2
800033bc:	5e ac       	retle	r12
		val <<= 8;
		val |= addr[2];
800033be:	11 a8       	ld.ub	r8,r8[0x2]
800033c0:	f1 ec 10 8c 	or	r12,r8,r12<<0x8
	}
	return val;
}
800033c4:	5e fc       	retal	r12
800033c6:	d7 03       	nop

800033c8 <twi_is_busy>:
}


bool twi_is_busy(void)
{
	if (twi_busy) {
800033c8:	48 28       	lddpc	r8,800033d0 <twi_is_busy+0x8>
800033ca:	11 8c       	ld.ub	r12,r8[0x0]
		return true;          // Still receiving/transmitting...
	} else {
		return false;
	}
}
800033cc:	5e fc       	retal	r12
800033ce:	00 00       	add	r0,r0
800033d0:	00 00       	add	r0,r0
800033d2:	07 80       	ld.ub	r0,r3[0x0]

800033d4 <twi_master_write>:
	return TWI_SUCCESS;
}


int twi_master_write(volatile avr32_twi_t *twi, const twi_package_t *package)
{
800033d4:	eb cd 40 c0 	pushm	r6-r7,lr
800033d8:	18 96       	mov	r6,r12
800033da:	16 97       	mov	r7,r11
	// No data to send
	if (package->length == 0) {
800033dc:	76 38       	ld.w	r8,r11[0xc]
800033de:	58 08       	cp.w	r8,0
800033e0:	c0 51       	brne	800033ea <twi_master_write+0x16>
800033e2:	e3 cf c0 c0 	ldm	sp++,r6-r7,pc,r12=-1
		return TWI_INVALID_ARGUMENT;
	}

	while (twi_is_busy()) {
		cpu_relax();
800033e6:	fe cf ff fc 	sub	pc,pc,-4
	// No data to send
	if (package->length == 0) {
		return TWI_INVALID_ARGUMENT;
	}

	while (twi_is_busy()) {
800033ea:	f0 1f 00 1f 	mcall	80003464 <twi_master_write+0x90>
800033ee:	cf c1       	brne	800033e6 <twi_master_write+0x12>
		cpu_relax();
	};

	twi_nack = false;
800033f0:	30 09       	mov	r9,0
800033f2:	49 e8       	lddpc	r8,80003468 <twi_master_write+0x94>
800033f4:	b0 89       	st.b	r8[0x0],r9
	twi_busy = true;
800033f6:	30 19       	mov	r9,1
800033f8:	49 d8       	lddpc	r8,8000346c <twi_master_write+0x98>
800033fa:	b0 89       	st.b	r8[0x0],r9

	// Enable master transfer, disable slave
	twi->cr =   AVR32_TWI_CR_MSEN_MASK
800033fc:	32 48       	mov	r8,36
800033fe:	8d 08       	st.w	r6[0x0],r8
			| AVR32_TWI_CR_SVDIS_MASK
#endif
			;

	// set write mode, slave address and 3 internal address byte length
	twi->mmr = (0 << AVR32_TWI_MMR_MREAD_OFFSET) |
80003400:	6e 18       	ld.w	r8,r7[0x4]
80003402:	a9 68       	lsl	r8,0x8
80003404:	e2 18 03 00 	andl	r8,0x300,COH
80003408:	0f 89       	ld.ub	r9,r7[0x0]
8000340a:	f1 e9 11 08 	or	r8,r8,r9<<0x10
8000340e:	8d 18       	st.w	r6[0x4],r8
			(package->chip << AVR32_TWI_MMR_DADR_OFFSET) |
			((package->addr_length << AVR32_TWI_MMR_IADRSZ_OFFSET) & AVR32_TWI_MMR_IADRSZ_MASK);

	// Set pointer to TWI instance for IT
	twi_inst = twi;
80003410:	49 88       	lddpc	r8,80003470 <twi_master_write+0x9c>
80003412:	91 06       	st.w	r8[0x0],r6

	// set internal address for remote chip
	twi->iadr = twi_mk_addr(package->addr, package->addr_length);
80003414:	6e 1b       	ld.w	r11,r7[0x4]
80003416:	ee cc ff ff 	sub	r12,r7,-1
8000341a:	f0 1f 00 17 	mcall	80003474 <twi_master_write+0xa0>
8000341e:	8d 3c       	st.w	r6[0xc],r12

	// get a pointer to applicative data
	twi_tx_data = package->buffer;
80003420:	6e 29       	ld.w	r9,r7[0x8]
80003422:	49 68       	lddpc	r8,80003478 <twi_master_write+0xa4>
80003424:	91 09       	st.w	r8[0x0],r9

	// get a copy of nb bytes to write
	twi_tx_nb_bytes = package->length;
80003426:	6e 3a       	ld.w	r10,r7[0xc]
80003428:	49 59       	lddpc	r9,8000347c <twi_master_write+0xa8>
8000342a:	93 0a       	st.w	r9[0x0],r10

	// put the first byte in the Transmit Holding Register
	twi->thr = *twi_tx_data++;
8000342c:	70 09       	ld.w	r9,r8[0x0]
8000342e:	13 3a       	ld.ub	r10,r9++
80003430:	8d da       	st.w	r6[0x34],r10
80003432:	91 09       	st.w	r8[0x0],r9

	// mask NACK and TXRDY interrupts
	twi_it_mask = AVR32_TWI_IER_NACK_MASK | AVR32_TWI_IER_TXRDY_MASK;
80003434:	49 38       	lddpc	r8,80003480 <twi_master_write+0xac>
80003436:	e0 69 01 04 	mov	r9,260
8000343a:	91 09       	st.w	r8[0x0],r9

	// update IMR through IER
	twi->ier = twi_it_mask;
8000343c:	70 08       	ld.w	r8,r8[0x0]
8000343e:	8d 98       	st.w	r6[0x24],r8

	// send data
	while (twi_is_busy()) {
80003440:	c0 38       	rjmp	80003446 <twi_master_write+0x72>
		cpu_relax();
80003442:	fe cf ff fc 	sub	pc,pc,-4

	// update IMR through IER
	twi->ier = twi_it_mask;

	// send data
	while (twi_is_busy()) {
80003446:	f0 1f 00 08 	mcall	80003464 <twi_master_write+0x90>
8000344a:	cf c1       	brne	80003442 <twi_master_write+0x6e>
		cpu_relax();
	}

	// Disable master transfer
	twi->cr =  AVR32_TWI_CR_MSDIS_MASK;
8000344c:	30 88       	mov	r8,8
8000344e:	8d 08       	st.w	r6[0x0],r8

	if (twi_nack) {
80003450:	48 68       	lddpc	r8,80003468 <twi_master_write+0x94>
80003452:	11 8c       	ld.ub	r12,r8[0x0]
80003454:	58 0c       	cp.w	r12,0
80003456:	f9 bc 01 fb 	movne	r12,-5
8000345a:	f9 bc 00 00 	moveq	r12,0
		return TWI_RECEIVE_NACK;
	}

	return TWI_SUCCESS;
}
8000345e:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80003462:	00 00       	add	r0,r0
80003464:	80 00       	ld.sh	r0,r0[0x0]
80003466:	33 c8       	mov	r8,60
80003468:	00 00       	add	r0,r0
8000346a:	07 81       	ld.ub	r1,r3[0x0]
8000346c:	00 00       	add	r0,r0
8000346e:	07 80       	ld.ub	r0,r3[0x0]
80003470:	00 00       	add	r0,r0
80003472:	07 8c       	ld.ub	r12,r3[0x0]
80003474:	80 00       	ld.sh	r0,r0[0x0]
80003476:	33 a4       	mov	r4,58
80003478:	00 00       	add	r0,r0
8000347a:	07 90       	ld.ub	r0,r3[0x1]
8000347c:	00 00       	add	r0,r0
8000347e:	07 84       	ld.ub	r4,r3[0x0]
80003480:	00 00       	add	r0,r0
80003482:	07 88       	ld.ub	r8,r3[0x0]

80003484 <twi_master_read>:
	}
	return val;
}

int twi_master_read(volatile avr32_twi_t *twi, const twi_package_t *package)
{
80003484:	eb cd 40 c0 	pushm	r6-r7,lr
80003488:	18 96       	mov	r6,r12
8000348a:	16 97       	mov	r7,r11
	// check argument
	if (package->length == 0) {
8000348c:	76 38       	ld.w	r8,r11[0xc]
8000348e:	58 08       	cp.w	r8,0
80003490:	c0 51       	brne	8000349a <twi_master_read+0x16>
80003492:	e3 cf c0 c0 	ldm	sp++,r6-r7,pc,r12=-1
		return TWI_INVALID_ARGUMENT;
	}

	while (twi_is_busy()) {
		cpu_relax();
80003496:	fe cf ff fc 	sub	pc,pc,-4
	// check argument
	if (package->length == 0) {
		return TWI_INVALID_ARGUMENT;
	}

	while (twi_is_busy()) {
8000349a:	f0 1f 00 21 	mcall	8000351c <twi_master_read+0x98>
8000349e:	cf c1       	brne	80003496 <twi_master_read+0x12>
		cpu_relax();
	};

	twi_nack = false;
800034a0:	30 09       	mov	r9,0
800034a2:	4a 08       	lddpc	r8,80003520 <twi_master_read+0x9c>
800034a4:	b0 89       	st.b	r8[0x0],r9
	twi_busy = true;
800034a6:	30 19       	mov	r9,1
800034a8:	49 f8       	lddpc	r8,80003524 <twi_master_read+0xa0>
800034aa:	b0 89       	st.b	r8[0x0],r9

	// set read mode, slave address and 3 internal address byte length
	twi->mmr = (package->chip << AVR32_TWI_MMR_DADR_OFFSET) |
800034ac:	0f 89       	ld.ub	r9,r7[0x0]
800034ae:	6e 18       	ld.w	r8,r7[0x4]
800034b0:	a9 68       	lsl	r8,0x8
800034b2:	e2 18 03 00 	andl	r8,0x300,COH
800034b6:	f1 e9 11 08 	or	r8,r8,r9<<0x10
800034ba:	ad a8       	sbr	r8,0xc
800034bc:	8d 18       	st.w	r6[0x4],r8
			((package->addr_length << AVR32_TWI_MMR_IADRSZ_OFFSET) & AVR32_TWI_MMR_IADRSZ_MASK) |
			(1 << AVR32_TWI_MMR_MREAD_OFFSET);

	// Set pointer to TWIM instance for IT
	twi_inst = twi;
800034be:	49 b8       	lddpc	r8,80003528 <twi_master_read+0xa4>
800034c0:	91 06       	st.w	r8[0x0],r6

	// set internal address for remote chip
	twi->iadr = twi_mk_addr(package->addr, package->addr_length);
800034c2:	6e 1b       	ld.w	r11,r7[0x4]
800034c4:	ee cc ff ff 	sub	r12,r7,-1
800034c8:	f0 1f 00 19 	mcall	8000352c <twi_master_read+0xa8>
800034cc:	8d 3c       	st.w	r6[0xc],r12

	// get a pointer to applicative data
	twi_rx_data = package->buffer;
800034ce:	6e 29       	ld.w	r9,r7[0x8]
800034d0:	49 88       	lddpc	r8,80003530 <twi_master_read+0xac>
800034d2:	91 09       	st.w	r8[0x0],r9

	// get a copy of nb bytes to read
	twi_rx_nb_bytes = package->length;
800034d4:	6e 39       	ld.w	r9,r7[0xc]
800034d6:	49 88       	lddpc	r8,80003534 <twi_master_read+0xb0>
800034d8:	91 09       	st.w	r8[0x0],r9

	// Enable master transfer
	twi->cr =  AVR32_TWI_CR_MSEN_MASK;
800034da:	30 49       	mov	r9,4
800034dc:	8d 09       	st.w	r6[0x0],r9

	// Send start condition
	twi->cr = AVR32_TWI_START_MASK;
800034de:	30 19       	mov	r9,1
800034e0:	8d 09       	st.w	r6[0x0],r9

	// only one byte to receive
	if (twi_rx_nb_bytes == 1) {
800034e2:	70 08       	ld.w	r8,r8[0x0]
		// set stop bit
		twi->cr = AVR32_TWI_STOP_MASK;
800034e4:	12 38       	cp.w	r8,r9
800034e6:	f9 b8 00 02 	moveq	r8,2
800034ea:	ed f8 0a 00 	st.weq	r6[0x0],r8
	}

	// mask NACK and RXRDY interrupts
	twi_it_mask = AVR32_TWI_IER_NACK_MASK | AVR32_TWI_IER_RXRDY_MASK;
800034ee:	49 38       	lddpc	r8,80003538 <twi_master_read+0xb4>
800034f0:	e0 69 01 02 	mov	r9,258
800034f4:	91 09       	st.w	r8[0x0],r9

	// update IMR through IER
	twi->ier = twi_it_mask;
800034f6:	70 08       	ld.w	r8,r8[0x0]
800034f8:	8d 98       	st.w	r6[0x24],r8

	// get data
	while (twi_is_busy()) {
800034fa:	c0 38       	rjmp	80003500 <twi_master_read+0x7c>
		cpu_relax();
800034fc:	fe cf ff fc 	sub	pc,pc,-4

	// update IMR through IER
	twi->ier = twi_it_mask;

	// get data
	while (twi_is_busy()) {
80003500:	f0 1f 00 07 	mcall	8000351c <twi_master_read+0x98>
80003504:	cf c1       	brne	800034fc <twi_master_read+0x78>
		cpu_relax();
	}

	// Disable master transfer
	twi->cr =  AVR32_TWI_CR_MSDIS_MASK;
80003506:	30 88       	mov	r8,8
80003508:	8d 08       	st.w	r6[0x0],r8

	if (twi_nack) {
8000350a:	48 68       	lddpc	r8,80003520 <twi_master_read+0x9c>
8000350c:	11 8c       	ld.ub	r12,r8[0x0]
8000350e:	58 0c       	cp.w	r12,0
80003510:	f9 bc 01 fb 	movne	r12,-5
80003514:	f9 bc 00 00 	moveq	r12,0
		return TWI_RECEIVE_NACK;
	}

	return TWI_SUCCESS;
}
80003518:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
8000351c:	80 00       	ld.sh	r0,r0[0x0]
8000351e:	33 c8       	mov	r8,60
80003520:	00 00       	add	r0,r0
80003522:	07 81       	ld.ub	r1,r3[0x0]
80003524:	00 00       	add	r0,r0
80003526:	07 80       	ld.ub	r0,r3[0x0]
80003528:	00 00       	add	r0,r0
8000352a:	07 8c       	ld.ub	r12,r3[0x0]
8000352c:	80 00       	ld.sh	r0,r0[0x0]
8000352e:	33 a4       	mov	r4,58
80003530:	00 00       	add	r0,r0
80003532:	07 98       	ld.ub	r8,r3[0x1]
80003534:	00 00       	add	r0,r0
80003536:	07 94       	ld.ub	r4,r3[0x1]
80003538:	00 00       	add	r0,r0
8000353a:	07 88       	ld.ub	r8,r3[0x0]

8000353c <twi_master_init>:
	return TWI_SUCCESS;
}


int twi_master_init(volatile avr32_twi_t *twi, const twi_options_t *opt)
{
8000353c:	eb cd 40 e0 	pushm	r5-r7,lr
80003540:	20 1d       	sub	sp,4
80003542:	18 97       	mov	r7,r12
80003544:	16 95       	mov	r5,r11
	irqflags_t flags = sysreg_read(AVR32_SR);
80003546:	e1 b8 00 00 	mfsr	r8,0x0
	int status = TWI_SUCCESS;

	// Set pointer to TWIM instance for IT
	twi_inst = twi;
8000354a:	4a 19       	lddpc	r9,800035cc <twi_master_init+0x90>
8000354c:	93 0c       	st.w	r9[0x0],r12

	// Disable TWI interrupts
	cpu_irq_disable();
8000354e:	d3 03       	ssrf	0x10
	twi->idr = ~0UL;
80003550:	3f f9       	mov	r9,-1
80003552:	99 a9       	st.w	r12[0x28],r9
	twi->sr;
80003554:	78 89       	ld.w	r9,r12[0x20]

	// Reset TWI
	twi->cr = AVR32_TWI_CR_SWRST_MASK;
80003556:	e0 69 00 80 	mov	r9,128
8000355a:	99 09       	st.w	r12[0x0],r9
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
8000355c:	e6 18 00 01 	andh	r8,0x1,COH
80003560:	c0 21       	brne	80003564 <twi_master_init+0x28>
      cpu_irq_enable();
80003562:	d5 03       	csrf	0x10
	cpu_irq_restore(flags);

	// Dummy read in SR
	twi->sr;
80003564:	6e 88       	ld.w	r8,r7[0x20]

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80003566:	e1 b8 00 00 	mfsr	r8,0x0
8000356a:	50 08       	stdsp	sp[0x0],r8
	cpu_irq_disable();
8000356c:	d3 03       	ssrf	0x10

	return flags;
8000356e:	40 06       	lddsp	r6,sp[0x0]

	// register Register twim_master_interrupt_handler interrupt
	// on level CONF_TWI_IRQ_LEVEL
	flags = cpu_irq_save();
	irq_register_handler(&twi_master_interrupt_handler, CONF_TWI_IRQ_LINE,
80003570:	30 3a       	mov	r10,3
80003572:	e0 6b 01 60 	mov	r11,352
80003576:	49 7c       	lddpc	r12,800035d0 <twi_master_init+0x94>
80003578:	f0 1f 00 17 	mcall	800035d4 <twi_master_init+0x98>
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
8000357c:	e6 16 00 01 	andh	r6,0x1,COH
80003580:	c0 21       	brne	80003584 <twi_master_init+0x48>
      cpu_irq_enable();
80003582:	d5 03       	csrf	0x10
		unsigned long pba_hz)
{
	unsigned int ckdiv = 0;
	unsigned int c_lh_div;

	c_lh_div = pba_hz / (speed * 2) - 4;
80003584:	6a 19       	ld.w	r9,r5[0x4]
80003586:	a1 79       	lsl	r9,0x1
80003588:	6a 08       	ld.w	r8,r5[0x0]
8000358a:	f0 09 0d 08 	divu	r8,r8,r9
8000358e:	20 48       	sub	r8,4

	// cldiv must fit in 8 bits, ckdiv must fit in 3 bits
	while ((c_lh_div > 0xFF) && (ckdiv < 0x7)) {
80003590:	e0 48 00 ff 	cp.w	r8,255
80003594:	e0 8b 00 04 	brhi	8000359c <twi_master_init+0x60>
80003598:	30 09       	mov	r9,0
8000359a:	c0 f8       	rjmp	800035b8 <twi_master_init+0x7c>
8000359c:	30 09       	mov	r9,0
8000359e:	30 0c       	mov	r12,0
		// increase clock divider
		ckdiv++;
800035a0:	2f f9       	sub	r9,-1

		// divide cldiv value
		c_lh_div /= 2;
800035a2:	a1 98       	lsr	r8,0x1
	unsigned int c_lh_div;

	c_lh_div = pba_hz / (speed * 2) - 4;

	// cldiv must fit in 8 bits, ckdiv must fit in 3 bits
	while ((c_lh_div > 0xFF) && (ckdiv < 0x7)) {
800035a4:	e0 48 00 ff 	cp.w	r8,255
800035a8:	5f bb       	srhi	r11
800035aa:	58 69       	cp.w	r9,6
800035ac:	5f 8a       	srls	r10
800035ae:	f7 ea 00 0a 	and	r10,r11,r10
800035b2:	f8 0a 18 00 	cp.b	r10,r12
800035b6:	cf 51       	brne	800035a0 <twi_master_init+0x64>
		// divide cldiv value
		c_lh_div /= 2;
	}

	// set clock waveform generator register
	twi->cwgr = ((c_lh_div << AVR32_TWI_CWGR_CLDIV_OFFSET) |
800035b8:	b1 69       	lsl	r9,0x10
800035ba:	f3 e8 10 89 	or	r9,r9,r8<<0x8
800035be:	f3 e8 10 08 	or	r8,r9,r8
800035c2:	8f 48       	st.w	r7[0x10],r8

	// Probe the component
	//status = twi_probe(twi, opt->chip);

	return status;
}
800035c4:	2f fd       	sub	sp,-4
800035c6:	e3 cf 80 e0 	ldm	sp++,r5-r7,pc,r12=0
800035ca:	00 00       	add	r0,r0
800035cc:	00 00       	add	r0,r0
800035ce:	07 8c       	ld.ub	r12,r3[0x0]
800035d0:	80 00       	ld.sh	r0,r0[0x0]
800035d2:	32 e8       	mov	r8,46
800035d4:	80 00       	ld.sh	r0,r0[0x0]
800035d6:	2a e4       	sub	r4,-82

800035d8 <usart_set_async_baudrate>:
 *
 * \retval USART_SUCCESS        Baud rate successfully initialized.
 * \retval USART_INVALID_INPUT  Baud rate set point is out of range for the given input clock frequency.
 */
static int usart_set_async_baudrate(volatile avr32_usart_t *usart, unsigned int baudrate, unsigned long pba_hz)
{
800035d8:	d4 01       	pushm	lr
  unsigned int over = (pba_hz >= 16 * baudrate) ? 16 : 8;
800035da:	f6 08 15 04 	lsl	r8,r11,0x4
800035de:	14 38       	cp.w	r8,r10
800035e0:	f9 b8 08 10 	movls	r8,16
800035e4:	f9 b8 0b 08 	movhi	r8,8
  unsigned int cd_fp = ((1 << AVR32_USART_BRGR_FP_SIZE) * pba_hz + (over * baudrate) / 2) / (over * baudrate);
800035e8:	f0 0b 02 4b 	mul	r11,r8,r11
800035ec:	f6 09 16 01 	lsr	r9,r11,0x1
800035f0:	f2 0a 00 3a 	add	r10,r9,r10<<0x3
800035f4:	f4 0b 0d 0a 	divu	r10,r10,r11
  unsigned int cd = cd_fp >> AVR32_USART_BRGR_FP_SIZE;
800035f8:	f4 09 16 03 	lsr	r9,r10,0x3
  unsigned int fp = cd_fp & ((1 << AVR32_USART_BRGR_FP_SIZE) - 1);

  if (cd < 1 || cd > (1 << AVR32_USART_BRGR_CD_SIZE) - 1)
800035fc:	f2 cb 00 01 	sub	r11,r9,1
80003600:	e0 4b ff fe 	cp.w	r11,65534
80003604:	e0 88 00 03 	brls	8000360a <usart_set_async_baudrate+0x32>
80003608:	da 0a       	popm	pc,r12=1
    return USART_INVALID_INPUT;

  usart->mr = (usart->mr & ~(AVR32_USART_MR_USCLKS_MASK |
                             AVR32_USART_MR_SYNC_MASK |
                             AVR32_USART_MR_OVER_MASK)) |
              AVR32_USART_MR_USCLKS_MCK << AVR32_USART_MR_USCLKS_OFFSET |
8000360a:	78 1b       	ld.w	r11,r12[0x4]
  unsigned int fp = cd_fp & ((1 << AVR32_USART_BRGR_FP_SIZE) - 1);

  if (cd < 1 || cd > (1 << AVR32_USART_BRGR_CD_SIZE) - 1)
    return USART_INVALID_INPUT;

  usart->mr = (usart->mr & ~(AVR32_USART_MR_USCLKS_MASK |
8000360c:	e8 6e 00 00 	mov	lr,524288
80003610:	59 08       	cp.w	r8,16
80003612:	fc 08 17 10 	movne	r8,lr
80003616:	f9 b8 00 00 	moveq	r8,0
8000361a:	e4 1b ff f7 	andh	r11,0xfff7
8000361e:	e0 1b fe cf 	andl	r11,0xfecf
80003622:	16 48       	or	r8,r11
80003624:	99 18       	st.w	r12[0x4],r8
                             AVR32_USART_MR_SYNC_MASK |
                             AVR32_USART_MR_OVER_MASK)) |
              AVR32_USART_MR_USCLKS_MCK << AVR32_USART_MR_USCLKS_OFFSET |
              ((over == 16) ? AVR32_USART_MR_OVER_X16 : AVR32_USART_MR_OVER_X8) << AVR32_USART_MR_OVER_OFFSET;

  usart->brgr = cd << AVR32_USART_BRGR_CD_OFFSET |
80003626:	f5 da c0 03 	bfextu	r10,r10,0x0,0x3
8000362a:	f3 ea 11 09 	or	r9,r9,r10<<0x10
8000362e:	99 89       	st.w	r12[0x20],r9
80003630:	d8 0a       	popm	pc,r12=0

80003632 <usart_write_char>:
 *
 * \return \c 1 if the USART Transmit Holding Register is free, otherwise \c 0.
 */
__always_inline static int usart_tx_ready(volatile avr32_usart_t *usart)
{
  return (usart->csr & AVR32_USART_CSR_TXRDY_MASK) != 0;
80003632:	78 58       	ld.w	r8,r12[0x14]
}


int usart_write_char(volatile avr32_usart_t *usart, int c)
{
  if (usart_tx_ready(usart))
80003634:	e2 18 00 02 	andl	r8,0x2,COH
80003638:	c0 31       	brne	8000363e <usart_write_char+0xc>
8000363a:	30 2c       	mov	r12,2
8000363c:	5e fc       	retal	r12
  {
    usart->thr = (c << AVR32_USART_THR_TXCHR_OFFSET) & AVR32_USART_THR_TXCHR_MASK;
8000363e:	f7 db c0 09 	bfextu	r11,r11,0x0,0x9
80003642:	99 7b       	st.w	r12[0x1c],r11
80003644:	5e fd       	retal	0
80003646:	d7 03       	nop

80003648 <usart_putchar>:
    return USART_TX_BUSY;
}


int usart_putchar(volatile avr32_usart_t *usart, int c)
{
80003648:	eb cd 40 e0 	pushm	r5-r7,lr
8000364c:	18 96       	mov	r6,r12
8000364e:	16 95       	mov	r5,r11
80003650:	e0 67 27 0f 	mov	r7,9999
80003654:	c0 68       	rjmp	80003660 <usart_putchar+0x18>
  int timeout = USART_DEFAULT_TIMEOUT;

  do
  {
    if (!timeout--) return USART_FAILURE;
80003656:	58 07       	cp.w	r7,0
80003658:	c0 31       	brne	8000365e <usart_putchar+0x16>
8000365a:	e3 cf c0 e0 	ldm	sp++,r5-r7,pc,r12=-1
8000365e:	20 17       	sub	r7,1
  } while (usart_write_char(usart, c) != USART_SUCCESS);
80003660:	0a 9b       	mov	r11,r5
80003662:	0c 9c       	mov	r12,r6
80003664:	f0 1f 00 03 	mcall	80003670 <usart_putchar+0x28>
80003668:	cf 71       	brne	80003656 <usart_putchar+0xe>

  return USART_SUCCESS;
}
8000366a:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
8000366e:	00 00       	add	r0,r0
80003670:	80 00       	ld.sh	r0,r0[0x0]
80003672:	36 32       	mov	r2,99

80003674 <usart_reset>:
//! @{


void usart_reset(volatile avr32_usart_t *usart)
{
  bool global_interrupt_enabled = cpu_irq_is_enabled();
80003674:	e1 b8 00 00 	mfsr	r8,0x0

  // Disable all USART interrupts.
  // Interrupts needed should be set explicitly on every reset.
  if (global_interrupt_enabled) cpu_irq_disable();
80003678:	e6 18 00 01 	andh	r8,0x1,COH
8000367c:	c0 71       	brne	8000368a <usart_reset+0x16>
8000367e:	d3 03       	ssrf	0x10
  usart->idr = 0xFFFFFFFF;
80003680:	3f f8       	mov	r8,-1
80003682:	99 38       	st.w	r12[0xc],r8
  usart->csr;
80003684:	78 58       	ld.w	r8,r12[0x14]
  if (global_interrupt_enabled) cpu_irq_enable();
80003686:	d5 03       	csrf	0x10
80003688:	c0 48       	rjmp	80003690 <usart_reset+0x1c>
  bool global_interrupt_enabled = cpu_irq_is_enabled();

  // Disable all USART interrupts.
  // Interrupts needed should be set explicitly on every reset.
  if (global_interrupt_enabled) cpu_irq_disable();
  usart->idr = 0xFFFFFFFF;
8000368a:	3f f8       	mov	r8,-1
8000368c:	99 38       	st.w	r12[0xc],r8
  usart->csr;
8000368e:	78 58       	ld.w	r8,r12[0x14]
  if (global_interrupt_enabled) cpu_irq_enable();

  // Reset mode and other registers that could cause unpredictable behavior after reset.
  usart->mr = 0;
80003690:	30 08       	mov	r8,0
80003692:	99 18       	st.w	r12[0x4],r8
  usart->rtor = 0;
80003694:	99 98       	st.w	r12[0x24],r8
  usart->ttgr = 0;
80003696:	99 a8       	st.w	r12[0x28],r8

  // Shutdown TX and RX (will be re-enabled when setup has successfully completed),
  // reset status bits and turn off DTR and RTS.
  usart->cr = AVR32_USART_CR_RSTRX_MASK   |
80003698:	ea 68 61 0c 	mov	r8,680204
8000369c:	99 08       	st.w	r12[0x0],r8
#ifndef AVR32_USART_440_H_INCLUDED
// Note: Modem Signal Management DTR-DSR-DCD-RI are not included in USART rev.440.
              AVR32_USART_CR_DTRDIS_MASK  |
#endif
              AVR32_USART_CR_RTSDIS_MASK;
}
8000369e:	5e fc       	retal	r12

800036a0 <usart_init_rs232>:


int usart_init_rs232(volatile avr32_usart_t *usart, const usart_options_t *opt, long pba_hz)
{
800036a0:	eb cd 40 e0 	pushm	r5-r7,lr
800036a4:	18 96       	mov	r6,r12
800036a6:	16 97       	mov	r7,r11
800036a8:	14 95       	mov	r5,r10
  // Reset the USART and shutdown TX and RX.
  usart_reset(usart);
800036aa:	f0 1f 00 2f 	mcall	80003764 <usart_init_rs232+0xc4>

  // Check input values.
  if (!opt || // Null pointer.
800036ae:	58 07       	cp.w	r7,0
800036b0:	c5 80       	breq	80003760 <usart_init_rs232+0xc0>
      opt->charlength < 5 || opt->charlength > 9 ||
800036b2:	0f c8       	ld.ub	r8,r7[0x4]
{
  // Reset the USART and shutdown TX and RX.
  usart_reset(usart);

  // Check input values.
  if (!opt || // Null pointer.
800036b4:	30 49       	mov	r9,4
800036b6:	f2 08 18 00 	cp.b	r8,r9
800036ba:	e0 88 00 53 	brls	80003760 <usart_init_rs232+0xc0>
800036be:	30 99       	mov	r9,9
800036c0:	f2 08 18 00 	cp.b	r8,r9
800036c4:	e0 8b 00 4e 	brhi	80003760 <usart_init_rs232+0xc0>
      opt->charlength < 5 || opt->charlength > 9 ||
      opt->paritytype > 7 ||
800036c8:	0f d9       	ld.ub	r9,r7[0x5]
800036ca:	30 78       	mov	r8,7
800036cc:	f0 09 18 00 	cp.b	r9,r8
800036d0:	e0 8b 00 48 	brhi	80003760 <usart_init_rs232+0xc0>
      opt->stopbits > 2 + 255 ||
800036d4:	8e 39       	ld.sh	r9,r7[0x6]
800036d6:	e0 68 01 01 	mov	r8,257
800036da:	f0 09 19 00 	cp.h	r9,r8
800036de:	e0 8b 00 41 	brhi	80003760 <usart_init_rs232+0xc0>
      opt->channelmode > 3 ||
800036e2:	ef 39 00 08 	ld.ub	r9,r7[8]
800036e6:	30 38       	mov	r8,3
800036e8:	f0 09 18 00 	cp.b	r9,r8
800036ec:	e0 8b 00 3a 	brhi	80003760 <usart_init_rs232+0xc0>
      usart_set_async_baudrate(usart, opt->baudrate, pba_hz) == USART_INVALID_INPUT)
800036f0:	0a 9a       	mov	r10,r5
800036f2:	6e 0b       	ld.w	r11,r7[0x0]
800036f4:	0c 9c       	mov	r12,r6
800036f6:	f0 1f 00 1d 	mcall	80003768 <usart_init_rs232+0xc8>
{
  // Reset the USART and shutdown TX and RX.
  usart_reset(usart);

  // Check input values.
  if (!opt || // Null pointer.
800036fa:	58 1c       	cp.w	r12,1
800036fc:	c3 20       	breq	80003760 <usart_init_rs232+0xc0>
      opt->stopbits > 2 + 255 ||
      opt->channelmode > 3 ||
      usart_set_async_baudrate(usart, opt->baudrate, pba_hz) == USART_INVALID_INPUT)
    return USART_INVALID_INPUT;

  if (opt->charlength == 9)
800036fe:	0f c8       	ld.ub	r8,r7[0x4]
80003700:	30 99       	mov	r9,9
80003702:	f2 08 18 00 	cp.b	r8,r9
80003706:	c0 51       	brne	80003710 <usart_init_rs232+0x70>
  {
    // Character length set to 9 bits. MODE9 dominates CHRL.
    usart->mr |= AVR32_USART_MR_MODE9_MASK;
80003708:	6c 18       	ld.w	r8,r6[0x4]
8000370a:	b1 b8       	sbr	r8,0x11
8000370c:	8d 18       	st.w	r6[0x4],r8
8000370e:	c0 68       	rjmp	8000371a <usart_init_rs232+0x7a>
  }
  else
  {
    // CHRL gives the character length (- 5) when MODE9 = 0.
    usart->mr |= (opt->charlength - 5) << AVR32_USART_MR_CHRL_OFFSET;
80003710:	6c 19       	ld.w	r9,r6[0x4]
80003712:	20 58       	sub	r8,5
80003714:	f3 e8 10 68 	or	r8,r9,r8<<0x6
80003718:	8d 18       	st.w	r6[0x4],r8
  }

  usart->mr |= opt->paritytype << AVR32_USART_MR_PAR_OFFSET |
8000371a:	6c 19       	ld.w	r9,r6[0x4]
8000371c:	ef 3a 00 08 	ld.ub	r10,r7[8]
80003720:	0f d8       	ld.ub	r8,r7[0x5]
80003722:	a9 78       	lsl	r8,0x9
80003724:	f1 ea 10 e8 	or	r8,r8,r10<<0xe
80003728:	12 48       	or	r8,r9
8000372a:	8d 18       	st.w	r6[0x4],r8
               opt->channelmode << AVR32_USART_MR_CHMODE_OFFSET;

  if (opt->stopbits > USART_2_STOPBITS)
8000372c:	8e 38       	ld.sh	r8,r7[0x6]
8000372e:	30 29       	mov	r9,2
80003730:	f2 08 19 00 	cp.h	r8,r9
80003734:	e0 88 00 09 	brls	80003746 <usart_init_rs232+0xa6>
  {
    // Set two stop bits
    usart->mr |= AVR32_USART_MR_NBSTOP_2 << AVR32_USART_MR_NBSTOP_OFFSET;
80003738:	6c 18       	ld.w	r8,r6[0x4]
8000373a:	ad b8       	sbr	r8,0xd
8000373c:	8d 18       	st.w	r6[0x4],r8
    // and a timeguard period gives the rest.
    usart->ttgr = opt->stopbits - USART_2_STOPBITS;
8000373e:	8e b8       	ld.uh	r8,r7[0x6]
80003740:	20 28       	sub	r8,2
80003742:	8d a8       	st.w	r6[0x28],r8
80003744:	c0 68       	rjmp	80003750 <usart_init_rs232+0xb0>
  }
  else
    // Insert 1, 1.5 or 2 stop bits.
    usart->mr |= opt->stopbits << AVR32_USART_MR_NBSTOP_OFFSET;
80003746:	6c 19       	ld.w	r9,r6[0x4]
80003748:	5c 78       	castu.h	r8
8000374a:	f3 e8 10 c8 	or	r8,r9,r8<<0xc
8000374e:	8d 18       	st.w	r6[0x4],r8

  // Set normal mode.
  usart->mr = (usart->mr & ~AVR32_USART_MR_MODE_MASK) |
80003750:	6c 18       	ld.w	r8,r6[0x4]
80003752:	e0 18 ff f0 	andl	r8,0xfff0
80003756:	8d 18       	st.w	r6[0x4],r8
              AVR32_USART_MR_MODE_NORMAL << AVR32_USART_MR_MODE_OFFSET;

  // Setup complete; enable communication.
  // Enable input and output.
  usart->cr = AVR32_USART_CR_RXEN_MASK |
80003758:	35 08       	mov	r8,80
8000375a:	8d 08       	st.w	r6[0x0],r8
8000375c:	e3 cf 80 e0 	ldm	sp++,r5-r7,pc,r12=0
              AVR32_USART_CR_TXEN_MASK;

  return USART_SUCCESS;
80003760:	e3 cf 90 e0 	ldm	sp++,r5-r7,pc,r12=1
80003764:	80 00       	ld.sh	r0,r0[0x0]
80003766:	36 74       	mov	r4,103
80003768:	80 00       	ld.sh	r0,r0[0x0]
8000376a:	35 d8       	mov	r8,93

8000376c <_stext>:

  .global _stext
  .type _stext, @function
_stext:
  // Set initial stack pointer.
  lda.w   sp, _estack
8000376c:	e0 7d 00 00 	mov	sp,65536

  // Set up EVBA so interrupts can be enabled.
  lda.w   r0, _evba
  mtsr    AVR32_EVBA, r0
80003770:	fe c0 cb 70 	sub	r0,pc,-13456

  // Enable the exception processing.
  csrf    AVR32_SR_EM_OFFSET
80003774:	e3 b0 00 01 	mtsr	0x4,r0

  // Load initialized data having a global lifetime from the data LMA.
  lda.w   r0, _data
  lda.w   r1, _edata
80003778:	d5 53       	csrf	0x15
  cp      r0, r1
8000377a:	30 40       	mov	r0,4
  brhs    idata_load_loop_end
8000377c:	e0 61 06 88 	mov	r1,1672
  lda.w   r2, _data_lma
idata_load_loop:
  ld.d    r4, r2++
80003780:	02 30       	cp.w	r0,r1
  st.d    r0++, r4
80003782:	c0 72       	brcc	80003790 <idata_load_loop_end>
  cp      r0, r1
80003784:	fe c2 93 b4 	sub	r2,pc,-27724

80003788 <idata_load_loop>:
  brlo    idata_load_loop
idata_load_loop_end:

  // Clear uninitialized data having a global lifetime in the blank static storage section.
  lda.w   r0, __bss_start
80003788:	a5 05       	ld.d	r4,r2++
  lda.w   r1, _end
8000378a:	a1 24       	st.d	r0++,r4
  cp      r0, r1
8000378c:	02 30       	cp.w	r0,r1
  brhs    udata_clear_loop_end
8000378e:	cf d3       	brcs	80003788 <idata_load_loop>

80003790 <idata_load_loop_end>:
  mov     r2, 0
80003790:	e0 60 06 88 	mov	r0,1672
  mov     r3, 0
udata_clear_loop:
  st.d    r0++, r2
80003794:	e0 61 19 30 	mov	r1,6448
  cp      r0, r1
  brlo    udata_clear_loop
80003798:	02 30       	cp.w	r0,r1
  // Safety: Set the default "return" @ to the exit routine address.
  lda.w   lr, exit
#endif

  // Start the show.
  lda.w   pc, main
8000379a:	c0 62       	brcc	800037a6 <udata_clear_loop_end>
8000379c:	30 02       	mov	r2,0
8000379e:	30 03       	mov	r3,0

800037a0 <udata_clear_loop>:
800037a0:	a1 22       	st.d	r0++,r2
800037a2:	02 30       	cp.w	r0,r1
800037a4:	cf e3       	brcs	800037a0 <udata_clear_loop>

800037a6 <udata_clear_loop_end>:
800037a6:	fe cf cd fa 	sub	pc,pc,-12806
800037aa:	d7 03       	nop

800037ac <_setOutput>:
	AVR32_GPIO.port[1].ovrs = 1 << (DAC_CS_PIN & 0x1F);
	
	*/
	
	// Selecting chip
	AVR32_GPIO.port[1].ovrc = 1 << (DAC_CS_PIN & 0x1F);
800037ac:	fe 78 10 00 	mov	r8,-61440
800037b0:	e0 69 10 00 	mov	r9,4096
800037b4:	f1 49 01 58 	st.w	r8[344],r9
	// Writing parallel input (10-bit)
	AVR32_GPIO.port[1].ovrs = (0x000003FF & inputB);
800037b8:	5c 7b       	castu.h	r11
800037ba:	f5 db c0 0a 	bfextu	r10,r11,0x0,0xa
800037be:	f1 4a 01 54 	st.w	r8[340],r10
	AVR32_GPIO.port[1].ovrc = (0x000003FF & ~(inputB));
800037c2:	5c db       	com	r11
800037c4:	f7 db c0 0a 	bfextu	r11,r11,0x0,0xa
800037c8:	f1 4b 01 58 	st.w	r8[344],r11
	// Writing input registers B
	AVR32_GPIO.port[1].ovrc = 1 << (DAC_WR_PIN & 0x1F);
800037cc:	e0 6a 20 00 	mov	r10,8192
800037d0:	f1 4a 01 58 	st.w	r8[344],r10
	AVR32_GPIO.port[1].ovrs = 1 << (DAC_WR_PIN & 0x1F);
800037d4:	f1 4a 01 54 	st.w	r8[340],r10
	// Writing parallel input (10-bit)
	AVR32_GPIO.port[1].ovrs = (0x000003FF & inputA);
800037d8:	5c 7c       	castu.h	r12
800037da:	f7 dc c0 0a 	bfextu	r11,r12,0x0,0xa
800037de:	f1 4b 01 54 	st.w	r8[340],r11
	AVR32_GPIO.port[1].ovrc = (0x000003FF & ~(inputA));
800037e2:	5c dc       	com	r12
800037e4:	f9 dc c0 0a 	bfextu	r12,r12,0x0,0xa
800037e8:	f1 4c 01 58 	st.w	r8[344],r12
	// Selecting channel A
	AVR32_GPIO.port[1].ovrs = 1 << (DAC_A0_PIN & 0x1F);
800037ec:	e0 6b 08 00 	mov	r11,2048
800037f0:	f1 4b 01 54 	st.w	r8[340],r11
	// Writing input register A
	AVR32_GPIO.port[1].ovrc = 1 << (DAC_WR_PIN & 0x1F);
800037f4:	f1 4a 01 58 	st.w	r8[344],r10
	AVR32_GPIO.port[1].ovrs = 1 << (DAC_WR_PIN & 0x1F);
800037f8:	f1 4a 01 54 	st.w	r8[340],r10
	// Selecting channel B
	AVR32_GPIO.port[1].ovrc = 1 << (DAC_A0_PIN & 0x1F);
800037fc:	f1 4b 01 58 	st.w	r8[344],r11
	// Loading data from input to output registers
	AVR32_GPIO.port[1].ovrc = 1 << (DAC_LDAC_PIN & 0x1F);
80003800:	e0 6a 40 00 	mov	r10,16384
80003804:	f1 4a 01 58 	st.w	r8[344],r10
	AVR32_GPIO.port[1].ovrs = 1 << (DAC_LDAC_PIN & 0x1F);
80003808:	f1 4a 01 54 	st.w	r8[340],r10
	// De-selecting chip
	AVR32_GPIO.port[1].ovrs = 1 << (DAC_CS_PIN & 0x1F);
8000380c:	f1 49 01 54 	st.w	r8[340],r9
	
}
80003810:	5e fc       	retal	r12
80003812:	d7 03       	nop

80003814 <_fileVerification>:
 * Returns program-wide error codes as defined in audio.h
 *
 * Created 17.11.17 MLN
 * Last modified 20.11.17 MLN
 */
uint8_t _fileVerification(){
80003814:	d4 21       	pushm	r4-r7,lr
	uint16_t headerIndex = 8;
	// Verifying file format ID in RIFF header
	if (wavData1[headerIndex] != 'W' || wavData1[headerIndex + 1] != 'A' || wavData1[headerIndex + 2] != 'V' || wavData1[headerIndex + 3] != 'E'){
80003816:	4f 08       	lddpc	r8,800039d4 <_fileVerification+0x1c0>
80003818:	f1 39 00 08 	ld.ub	r9,r8[8]
8000381c:	35 78       	mov	r8,87
8000381e:	f0 09 18 00 	cp.b	r9,r8
80003822:	e0 81 00 d4 	brne	800039ca <_fileVerification+0x1b6>
80003826:	4e c8       	lddpc	r8,800039d4 <_fileVerification+0x1c0>
80003828:	f1 39 00 09 	ld.ub	r9,r8[9]
8000382c:	34 18       	mov	r8,65
8000382e:	f0 09 18 00 	cp.b	r9,r8
80003832:	e0 81 00 cc 	brne	800039ca <_fileVerification+0x1b6>
80003836:	4e 88       	lddpc	r8,800039d4 <_fileVerification+0x1c0>
80003838:	f1 39 00 0a 	ld.ub	r9,r8[10]
8000383c:	35 68       	mov	r8,86
8000383e:	f0 09 18 00 	cp.b	r9,r8
80003842:	e0 81 00 c4 	brne	800039ca <_fileVerification+0x1b6>
80003846:	4e 48       	lddpc	r8,800039d4 <_fileVerification+0x1c0>
80003848:	f1 39 00 0b 	ld.ub	r9,r8[11]
8000384c:	34 58       	mov	r8,69
8000384e:	f0 09 18 00 	cp.b	r9,r8
80003852:	e0 81 00 bc 	brne	800039ca <_fileVerification+0x1b6>
80003856:	4e 0b       	lddpc	r11,800039d4 <_fileVerification+0x1c0>
80003858:	2f 7b       	sub	r11,-9
8000385a:	30 88       	mov	r8,8
8000385c:	10 9a       	mov	r10,r8
	
	
	// Beginning fetch AudioInfo routine
	
	// Finding "fmt " subchunk in header, then jumping to next relevant block
	while (wavData1[headerIndex] != 'f' && wavData1[headerIndex + 1] != 'm' && wavData1[headerIndex + 2] != 't' && wavData1[headerIndex + 3] != ' ') {
8000385e:	4d e9       	lddpc	r9,800039d4 <_fileVerification+0x1c0>
80003860:	36 de       	mov	lr,109
80003862:	37 47       	mov	r7,116
80003864:	32 06       	mov	r6,32
		headerIndex++;
		if (headerIndex > SECTOR_SIZE){
80003866:	e0 65 02 01 	mov	r5,513
	
	
	// Beginning fetch AudioInfo routine
	
	// Finding "fmt " subchunk in header, then jumping to next relevant block
	while (wavData1[headerIndex] != 'f' && wavData1[headerIndex + 1] != 'm' && wavData1[headerIndex + 2] != 't' && wavData1[headerIndex + 3] != ' ') {
8000386a:	36 64       	mov	r4,102
8000386c:	c0 e8       	rjmp	80003888 <_fileVerification+0x74>
		headerIndex++;
8000386e:	2f fa       	sub	r10,-1
80003870:	5c 8a       	casts.h	r10
		if (headerIndex > SECTOR_SIZE){
80003872:	ea 0a 19 00 	cp.h	r10,r5
80003876:	c0 31       	brne	8000387c <_fileVerification+0x68>
80003878:	30 6c       	mov	r12,6
8000387a:	d8 22       	popm	r4-r7,pc
8000387c:	f6 09 01 08 	sub	r8,r11,r9
	
	
	// Beginning fetch AudioInfo routine
	
	// Finding "fmt " subchunk in header, then jumping to next relevant block
	while (wavData1[headerIndex] != 'f' && wavData1[headerIndex + 1] != 'm' && wavData1[headerIndex + 2] != 't' && wavData1[headerIndex + 3] != ' ') {
80003880:	17 3c       	ld.ub	r12,r11++
80003882:	e8 0c 18 00 	cp.b	r12,r4
80003886:	c1 30       	breq	800038ac <_fileVerification+0x98>
80003888:	f2 08 00 0c 	add	r12,r9,r8
8000388c:	19 9c       	ld.ub	r12,r12[0x1]
8000388e:	fc 0c 18 00 	cp.b	r12,lr
80003892:	c0 d0       	breq	800038ac <_fileVerification+0x98>
80003894:	f2 08 00 0c 	add	r12,r9,r8
80003898:	19 ac       	ld.ub	r12,r12[0x2]
8000389a:	ee 0c 18 00 	cp.b	r12,r7
8000389e:	c0 70       	breq	800038ac <_fileVerification+0x98>
800038a0:	f2 08 00 08 	add	r8,r9,r8
800038a4:	11 b8       	ld.ub	r8,r8[0x3]
800038a6:	ec 08 18 00 	cp.b	r8,r6
800038aa:	ce 21       	brne	8000386e <_fileVerification+0x5a>
		}
	}
	// Jumps to Subchunk1Size block
	headerIndex += 4;
	// Jumps to AudioFormat block
	headerIndex += 4;
800038ac:	2f 8a       	sub	r10,-8
800038ae:	5c 8a       	casts.h	r10
	
	if (wavData1[headerIndex + 0] != 1) {
800038b0:	f1 da c0 10 	bfextu	r8,r10,0x0,0x10
800038b4:	4c 89       	lddpc	r9,800039d4 <_fileVerification+0x1c0>
800038b6:	f2 08 07 09 	ld.ub	r9,r9[r8]
800038ba:	30 18       	mov	r8,1
800038bc:	f0 09 18 00 	cp.b	r9,r8
800038c0:	c0 30       	breq	800038c6 <_fileVerification+0xb2>
800038c2:	30 5c       	mov	r12,5
800038c4:	d8 22       	popm	r4-r7,pc
		return ERROR_FILE_COMPRESSED;
	}
	
	// Jumps to NumChannels block
	headerIndex += 2;
800038c6:	f4 c9 ff fe 	sub	r9,r10,-2
	fileData.channelNumber = wavData1[headerIndex + 0];
800038ca:	4c 38       	lddpc	r8,800039d4 <_fileVerification+0x1c0>
800038cc:	f5 d9 c0 10 	bfextu	r10,r9,0x0,0x10
800038d0:	f0 0a 07 05 	ld.ub	r5,r8[r10]
800038d4:	4c 1a       	lddpc	r10,800039d8 <_fileVerification+0x1c4>
800038d6:	b4 85       	st.b	r10[0x0],r5
	
	// Jumps to SampleRate block
	headerIndex += 2;
800038d8:	f2 cb ff fe 	sub	r11,r9,-2
	// Puts 4 SampleRate bytes on a single 32-bit integer before assigning it to fileData.sampleRate
	fileData.sampleRate = 
		(wavData1[headerIndex + 3] << 24) |
800038dc:	f9 db c0 10 	bfextu	r12,r11,0x0,0x10
	fileData.channelNumber = wavData1[headerIndex + 0];
	
	// Jumps to SampleRate block
	headerIndex += 2;
	// Puts 4 SampleRate bytes on a single 32-bit integer before assigning it to fileData.sampleRate
	fileData.sampleRate = 
800038e0:	f0 0c 00 09 	add	r9,r8,r12
800038e4:	13 b7       	ld.ub	r7,r9[0x3]
800038e6:	13 ae       	ld.ub	lr,r9[0x2]
800038e8:	b1 6e       	lsl	lr,0x10
800038ea:	fd e7 11 8e 	or	lr,lr,r7<<0x18
800038ee:	f0 0c 07 0c 	ld.ub	r12,r8[r12]
800038f2:	fd ec 10 0c 	or	r12,lr,r12
800038f6:	13 94       	ld.ub	r4,r9[0x1]
800038f8:	f9 e4 10 84 	or	r4,r12,r4<<0x8
800038fc:	95 14       	st.w	r10[0x4],r4
	
	// Jumps to ByteRate block
	headerIndex += 4;
	
	// Jumps to BlockAlign block
	headerIndex += 4;
800038fe:	f6 c9 ff f8 	sub	r9,r11,-8
	// Assigns fileData.blockAlign value
	fileData.blockAlign = 
		(wavData1[headerIndex + 1] << 8) |
80003902:	f7 d9 c0 10 	bfextu	r11,r9,0x0,0x10
	headerIndex += 4;
	
	// Jumps to BlockAlign block
	headerIndex += 4;
	// Assigns fileData.blockAlign value
	fileData.blockAlign = 
80003906:	f0 0b 00 0c 	add	r12,r8,r11
8000390a:	19 9c       	ld.ub	r12,r12[0x1]
8000390c:	f0 0b 07 0b 	ld.ub	r11,r8[r11]
80003910:	f7 ec 10 8b 	or	r11,r11,r12<<0x8
80003914:	b4 4b       	st.h	r10[0x8],r11
		(wavData1[headerIndex + 1] << 8) |
		(wavData1[headerIndex + 0])
	;
	
	// Jumps to BitsPerSample block
	headerIndex += 2;
80003916:	2f e9       	sub	r9,-2
80003918:	5c 89       	casts.h	r9
	fileData.bitsPerSample =
		(wavData1[headerIndex + 1] << 8) |
8000391a:	f7 d9 c0 10 	bfextu	r11,r9,0x0,0x10
		(wavData1[headerIndex + 0])
	;
	
	// Jumps to BitsPerSample block
	headerIndex += 2;
	fileData.bitsPerSample =
8000391e:	f0 0b 00 0c 	add	r12,r8,r11
80003922:	19 9c       	ld.ub	r12,r12[0x1]
80003924:	f0 0b 07 08 	ld.ub	r8,r8[r11]
80003928:	f1 ec 10 88 	or	r8,r8,r12<<0x8
8000392c:	b4 58       	st.h	r10[0xa],r8
		(wavData1[headerIndex + 1] << 8) |
		(wavData1[headerIndex + 0])
	;
	
	// Finding "data" chunk
	while (wavData1[headerIndex] != 'd' && wavData1[headerIndex + 1] != 'a' && wavData1[headerIndex + 2] != 't' && wavData1[headerIndex + 3] != 'a') {
8000392e:	4a aa       	lddpc	r10,800039d4 <_fileVerification+0x1c0>
80003930:	36 4e       	mov	lr,100
80003932:	36 1b       	mov	r11,97
80003934:	37 47       	mov	r7,116
		headerIndex++;
		if (headerIndex > SECTOR_SIZE){
80003936:	e0 66 02 00 	mov	r6,512
		(wavData1[headerIndex + 1] << 8) |
		(wavData1[headerIndex + 0])
	;
	
	// Finding "data" chunk
	while (wavData1[headerIndex] != 'd' && wavData1[headerIndex + 1] != 'a' && wavData1[headerIndex + 2] != 't' && wavData1[headerIndex + 3] != 'a') {
8000393a:	c0 98       	rjmp	8000394c <_fileVerification+0x138>
		headerIndex++;
8000393c:	2f f9       	sub	r9,-1
8000393e:	5c 89       	casts.h	r9
		if (headerIndex > SECTOR_SIZE){
80003940:	ec 09 19 00 	cp.h	r9,r6
80003944:	e0 88 00 04 	brls	8000394c <_fileVerification+0x138>
80003948:	30 7c       	mov	r12,7
8000394a:	d8 22       	popm	r4-r7,pc
		(wavData1[headerIndex + 1] << 8) |
		(wavData1[headerIndex + 0])
	;
	
	// Finding "data" chunk
	while (wavData1[headerIndex] != 'd' && wavData1[headerIndex + 1] != 'a' && wavData1[headerIndex + 2] != 't' && wavData1[headerIndex + 3] != 'a') {
8000394c:	f1 d9 c0 10 	bfextu	r8,r9,0x0,0x10
80003950:	f4 08 07 0c 	ld.ub	r12,r10[r8]
80003954:	fc 0c 18 00 	cp.b	r12,lr
80003958:	c1 30       	breq	8000397e <_fileVerification+0x16a>
8000395a:	f4 08 00 0c 	add	r12,r10,r8
8000395e:	19 9c       	ld.ub	r12,r12[0x1]
80003960:	f6 0c 18 00 	cp.b	r12,r11
80003964:	c0 d0       	breq	8000397e <_fileVerification+0x16a>
80003966:	f4 08 00 0c 	add	r12,r10,r8
8000396a:	19 ac       	ld.ub	r12,r12[0x2]
8000396c:	ee 0c 18 00 	cp.b	r12,r7
80003970:	c0 70       	breq	8000397e <_fileVerification+0x16a>
80003972:	f4 08 00 08 	add	r8,r10,r8
80003976:	11 b8       	ld.ub	r8,r8[0x3]
80003978:	f6 08 18 00 	cp.b	r8,r11
8000397c:	ce 01       	brne	8000393c <_fileVerification+0x128>
			return ERROR_NO_DATA_SUBCHUNK;
		}
	}
	
	// Jumps to Subchunk2Size
	headerIndex += 4;
8000397e:	2f c9       	sub	r9,-4
	fileData.audioSampleBytes =
		(wavData1[headerIndex + 3] << 24) |
80003980:	f5 d9 c0 10 	bfextu	r10,r9,0x0,0x10
		}
	}
	
	// Jumps to Subchunk2Size
	headerIndex += 4;
	fileData.audioSampleBytes =
80003984:	49 4b       	lddpc	r11,800039d4 <_fileVerification+0x1c0>
80003986:	f6 0a 00 08 	add	r8,r11,r10
8000398a:	11 be       	ld.ub	lr,r8[0x3]
8000398c:	11 ac       	ld.ub	r12,r8[0x2]
8000398e:	b1 6c       	lsl	r12,0x10
80003990:	f9 ee 11 8c 	or	r12,r12,lr<<0x18
80003994:	f6 0a 07 0a 	ld.ub	r10,r11[r10]
80003998:	f9 ea 10 0a 	or	r10,r12,r10
8000399c:	11 98       	ld.ub	r8,r8[0x1]
8000399e:	f5 e8 10 8a 	or	r10,r10,r8<<0x8
800039a2:	48 e8       	lddpc	r8,800039d8 <_fileVerification+0x1c4>
800039a4:	91 3a       	st.w	r8[0xc],r10
		(wavData1[headerIndex + 2] << 16) |
		(wavData1[headerIndex + 1] << 8) |
		(wavData1[headerIndex + 0])
	;
	
	fileData.audioSampleTables = fileData.audioSampleBytes / WAVDATA_SIZE;
800039a6:	a9 9a       	lsr	r10,0x9
800039a8:	91 4a       	st.w	r8[0x10],r10
	
	// Jumps to Data
	headerIndex += 4;
	fileData.firstDataByteIndex = headerIndex;
800039aa:	2f c9       	sub	r9,-4
800039ac:	f1 69 00 14 	st.b	r8[20],r9
	
	// Ending fetch AudioInfo routine
	
	
	// Verifying fileData parameters
	if (
800039b0:	30 28       	mov	r8,2
800039b2:	f0 05 18 00 	cp.b	r5,r8
800039b6:	c0 c1       	brne	800039ce <_fileVerification+0x1ba>
800039b8:	e0 44 ac 44 	cp.w	r4,44100
800039bc:	c0 91       	brne	800039ce <_fileVerification+0x1ba>
800039be:	48 78       	lddpc	r8,800039d8 <_fileVerification+0x1c4>
800039c0:	70 28       	ld.w	r8,r8[0x8]
800039c2:	e4 48 00 10 	cp.w	r8,262160
800039c6:	c0 41       	brne	800039ce <_fileVerification+0x1ba>
800039c8:	da 2a       	popm	r4-r7,pc,r12=1
800039ca:	30 4c       	mov	r12,4
800039cc:	d8 22       	popm	r4-r7,pc
800039ce:	30 8c       	mov	r12,8
		(fileData.bitsPerSample != AUDIO_BPS)
	) {
		return ERROR_INCOMPATIBLE_FILE;
	}
	return true;
}
800039d0:	d8 22       	popm	r4-r7,pc
800039d2:	00 00       	add	r0,r0
800039d4:	00 00       	add	r0,r0
800039d6:	00 0c       	add	r12,r0
800039d8:	00 00       	add	r0,r0
800039da:	0a 0c       	add	r12,r5

800039dc <tc1_irq>:
 * audio output if it has not changed since last interruption
 *
 * Created 09.11.17 MLN
 * Last modified 23.11.17 MLN
 */
__attribute__((__interrupt__)) void tc1_irq( void ){
800039dc:	eb cd 40 80 	pushm	r7,lr
	// from the data fetching time
	static uint16_t audioR;
	static uint16_t audioL;
	
	
	_setOutput(audioR, audioL);
800039e0:	4b 78       	lddpc	r8,80003abc <tc1_irq+0xe0>
800039e2:	90 8b       	ld.uh	r11,r8[0x0]
800039e4:	4b 78       	lddpc	r8,80003ac0 <tc1_irq+0xe4>
800039e6:	90 8c       	ld.uh	r12,r8[0x0]
800039e8:	f0 1f 00 37 	mcall	80003ac4 <tc1_irq+0xe8>
		//loadNextSector = NO_LOAD;
	//}
	
	
	// Audio loading version 3
	audioL = *(wavDataPointer + wavDataIndex);
800039ec:	4b 78       	lddpc	r8,80003ac8 <tc1_irq+0xec>
800039ee:	70 09       	ld.w	r9,r8[0x0]
800039f0:	4b 7a       	lddpc	r10,80003acc <tc1_irq+0xf0>
800039f2:	74 08       	ld.w	r8,r10[0x0]
800039f4:	f2 08 07 0c 	ld.ub	r12,r9[r8]
	audioL += (*(wavDataPointer + wavDataIndex + 1)) << 8;
800039f8:	f2 08 00 0b 	add	r11,r9,r8
800039fc:	17 9b       	ld.ub	r11,r11[0x1]
	
	wavDataIndex += 2;
800039fe:	2f e8       	sub	r8,-2
80003a00:	95 08       	st.w	r10[0x0],r8
	if (wavDataIndex >= WAVDATA_SIZE){
80003a02:	e0 48 01 ff 	cp.w	r8,511
80003a06:	e0 88 00 16 	brls	80003a32 <tc1_irq+0x56>
		//audioR = AUDIOMAXINPUT;
		wavDataIndex = 0;
80003a0a:	30 0a       	mov	r10,0
80003a0c:	4b 08       	lddpc	r8,80003acc <tc1_irq+0xf0>
80003a0e:	91 0a       	st.w	r8[0x0],r10
		if (wavDataPointer == wavData1) {
80003a10:	4b 08       	lddpc	r8,80003ad0 <tc1_irq+0xf4>
80003a12:	10 39       	cp.w	r9,r8
80003a14:	c0 81       	brne	80003a24 <tc1_irq+0x48>
			wavDataPointer = wavData2;
80003a16:	4b 09       	lddpc	r9,80003ad4 <tc1_irq+0xf8>
80003a18:	4a c8       	lddpc	r8,80003ac8 <tc1_irq+0xec>
80003a1a:	91 09       	st.w	r8[0x0],r9
			loadNextSector = LOAD_WAVDATA1;
80003a1c:	30 19       	mov	r9,1
80003a1e:	4a f8       	lddpc	r8,80003ad8 <tc1_irq+0xfc>
80003a20:	b0 89       	st.b	r8[0x0],r9
80003a22:	c4 28       	rjmp	80003aa6 <tc1_irq+0xca>
		}
		else {
			wavDataPointer = wavData1;
80003a24:	4a b9       	lddpc	r9,80003ad0 <tc1_irq+0xf4>
80003a26:	4a 98       	lddpc	r8,80003ac8 <tc1_irq+0xec>
80003a28:	91 09       	st.w	r8[0x0],r9
			loadNextSector = LOAD_WAVDATA2;
80003a2a:	30 29       	mov	r9,2
80003a2c:	4a b8       	lddpc	r8,80003ad8 <tc1_irq+0xfc>
80003a2e:	b0 89       	st.b	r8[0x0],r9
80003a30:	c3 b8       	rjmp	80003aa6 <tc1_irq+0xca>
		}
	}
	
	audioR = *(wavDataPointer + wavDataIndex);
80003a32:	4a 68       	lddpc	r8,80003ac8 <tc1_irq+0xec>
80003a34:	70 08       	ld.w	r8,r8[0x0]
80003a36:	4a 67       	lddpc	r7,80003acc <tc1_irq+0xf0>
80003a38:	6e 0e       	ld.w	lr,r7[0x0]
80003a3a:	f0 0e 07 0a 	ld.ub	r10,r8[lr]
	audioR += (*(wavDataPointer + wavDataIndex + 1)) << 8;
80003a3e:	f0 0e 00 09 	add	r9,r8,lr
80003a42:	13 99       	ld.ub	r9,r9[0x1]
	
	wavDataIndex += 2;
80003a44:	2f ee       	sub	lr,-2
80003a46:	8f 0e       	st.w	r7[0x0],lr
	if (wavDataIndex >= WAVDATA_SIZE){
80003a48:	e0 4e 01 ff 	cp.w	lr,511
80003a4c:	e0 88 00 15 	brls	80003a76 <tc1_irq+0x9a>
		//audioR = AUDIOMAXINPUT;
		wavDataIndex = 0;
80003a50:	30 07       	mov	r7,0
80003a52:	49 fe       	lddpc	lr,80003acc <tc1_irq+0xf0>
80003a54:	9d 07       	st.w	lr[0x0],r7
		if (wavDataPointer == wavData1) {
80003a56:	49 fe       	lddpc	lr,80003ad0 <tc1_irq+0xf4>
80003a58:	1c 38       	cp.w	r8,lr
80003a5a:	c0 81       	brne	80003a6a <tc1_irq+0x8e>
			wavDataPointer = wavData2;
80003a5c:	49 ee       	lddpc	lr,80003ad4 <tc1_irq+0xf8>
80003a5e:	49 b8       	lddpc	r8,80003ac8 <tc1_irq+0xec>
80003a60:	91 0e       	st.w	r8[0x0],lr
			loadNextSector = LOAD_WAVDATA1;
80003a62:	30 1e       	mov	lr,1
80003a64:	49 d8       	lddpc	r8,80003ad8 <tc1_irq+0xfc>
80003a66:	b0 8e       	st.b	r8[0x0],lr
80003a68:	c0 78       	rjmp	80003a76 <tc1_irq+0x9a>
		}
		else {
			wavDataPointer = wavData1;
80003a6a:	49 ae       	lddpc	lr,80003ad0 <tc1_irq+0xf4>
80003a6c:	49 78       	lddpc	r8,80003ac8 <tc1_irq+0xec>
80003a6e:	91 0e       	st.w	r8[0x0],lr
			loadNextSector = LOAD_WAVDATA2;
80003a70:	30 2e       	mov	lr,2
80003a72:	49 a8       	lddpc	r8,80003ad8 <tc1_irq+0xfc>
80003a74:	b0 8e       	st.b	r8[0x0],lr
		}
	}
	
	// Converting signed audio samples into unsigned ones with a DC component of 0x8000
	audioL += 0x8000;
	audioL >>= 6;
80003a76:	e0 2c 80 00 	sub	r12,32768
80003a7a:	a9 6b       	lsl	r11,0x8
80003a7c:	f8 0b 00 0b 	add	r11,r12,r11
80003a80:	f7 db c0 ca 	bfextu	r11,r11,0x6,0xa
80003a84:	48 e8       	lddpc	r8,80003abc <tc1_irq+0xe0>
80003a86:	b0 0b       	st.h	r8[0x0],r11
	audioR += 0x8000;
	audioR >>= 6;
80003a88:	e0 2a 80 00 	sub	r10,32768
80003a8c:	a9 69       	lsl	r9,0x8
80003a8e:	f4 09 00 09 	add	r9,r10,r9
80003a92:	f3 d9 c0 ca 	bfextu	r9,r9,0x6,0xa
80003a96:	48 b8       	lddpc	r8,80003ac0 <tc1_irq+0xe4>
80003a98:	b0 09       	st.h	r8[0x0],r9
	
	// Clearing interrupt flag
	AVR32_TC.channel[TC1_CHANNEL].SR;
80003a9a:	fe 78 38 00 	mov	r8,-51200
80003a9e:	71 88       	ld.w	r8,r8[0x60]
}
80003aa0:	e3 cd 40 80 	ldm	sp++,r7,lr
80003aa4:	d6 03       	rete
			wavDataPointer = wavData1;
			loadNextSector = LOAD_WAVDATA2;
		}
	}
	
	audioR = *(wavDataPointer + wavDataIndex);
80003aa6:	48 98       	lddpc	r8,80003ac8 <tc1_irq+0xec>
80003aa8:	70 09       	ld.w	r9,r8[0x0]
80003aaa:	48 9e       	lddpc	lr,80003acc <tc1_irq+0xf0>
80003aac:	7c 08       	ld.w	r8,lr[0x0]
80003aae:	f2 08 07 0a 	ld.ub	r10,r9[r8]
	audioR += (*(wavDataPointer + wavDataIndex + 1)) << 8;
80003ab2:	10 09       	add	r9,r8
80003ab4:	13 99       	ld.ub	r9,r9[0x1]
	
	wavDataIndex += 2;
80003ab6:	2f e8       	sub	r8,-2
80003ab8:	9d 08       	st.w	lr[0x0],r8
80003aba:	cd eb       	rjmp	80003a76 <tc1_irq+0x9a>
80003abc:	00 00       	add	r0,r0
80003abe:	07 a2       	ld.ub	r2,r3[0x2]
80003ac0:	00 00       	add	r0,r0
80003ac2:	07 a0       	ld.ub	r0,r3[0x2]
80003ac4:	80 00       	ld.sh	r0,r0[0x0]
80003ac6:	37 ac       	mov	r12,122
80003ac8:	00 00       	add	r0,r0
80003aca:	00 04       	add	r4,r0
80003acc:	00 00       	add	r0,r0
80003ace:	07 9c       	ld.ub	r12,r3[0x1]
80003ad0:	00 00       	add	r0,r0
80003ad2:	00 0c       	add	r12,r0
80003ad4:	00 00       	add	r0,r0
80003ad6:	02 0c       	add	r12,r1
80003ad8:	00 00       	add	r0,r0
80003ada:	00 08       	add	r8,r0

80003adc <audio_togglePausePlay>:
	loadNextSector = NO_LOAD;
}



void audio_togglePausePlay(void){
80003adc:	d4 01       	pushm	lr
	if(isFilePlaying){
80003ade:	48 c8       	lddpc	r8,80003b0c <audio_togglePausePlay+0x30>
80003ae0:	11 89       	ld.ub	r9,r8[0x0]
80003ae2:	30 08       	mov	r8,0
80003ae4:	f0 09 18 00 	cp.b	r9,r8
80003ae8:	c0 70       	breq	80003af6 <audio_togglePausePlay+0x1a>
		tc_stop(&AVR32_TC, TC1_CHANNEL);
80003aea:	30 1b       	mov	r11,1
80003aec:	fe 7c 38 00 	mov	r12,-51200
80003af0:	f0 1f 00 08 	mcall	80003b10 <audio_togglePausePlay+0x34>
80003af4:	c0 68       	rjmp	80003b00 <audio_togglePausePlay+0x24>
	}else{
		tc_start(&AVR32_TC, TC1_CHANNEL);
80003af6:	30 1b       	mov	r11,1
80003af8:	fe 7c 38 00 	mov	r12,-51200
80003afc:	f0 1f 00 06 	mcall	80003b14 <audio_togglePausePlay+0x38>
	}
	isFilePlaying = ! isFilePlaying;
80003b00:	48 38       	lddpc	r8,80003b0c <audio_togglePausePlay+0x30>
80003b02:	11 89       	ld.ub	r9,r8[0x0]
80003b04:	ec 19 00 01 	eorl	r9,0x1
80003b08:	b0 89       	st.b	r8[0x0],r9
}
80003b0a:	d8 02       	popm	pc
80003b0c:	00 00       	add	r0,r0
80003b0e:	0a 24       	rsub	r4,r5
80003b10:	80 00       	ld.sh	r0,r0[0x0]
80003b12:	31 98       	mov	r8,25
80003b14:	80 00       	ld.sh	r0,r0[0x0]
80003b16:	31 86       	mov	r6,24

80003b18 <audio_stop>:



void audio_stop(void){
80003b18:	d4 01       	pushm	lr
	tc_stop(&AVR32_TC, TC1_CHANNEL);
80003b1a:	30 1b       	mov	r11,1
80003b1c:	fe 7c 38 00 	mov	r12,-51200
80003b20:	f0 1f 00 08 	mcall	80003b40 <audio_stop+0x28>
	memset(&fileData,0,sizeof(AudioInfo));
80003b24:	30 0a       	mov	r10,0
80003b26:	30 0b       	mov	r11,0
80003b28:	48 78       	lddpc	r8,80003b44 <audio_stop+0x2c>
80003b2a:	b1 2a       	st.d	r8++,r10
80003b2c:	b1 2a       	st.d	r8++,r10
80003b2e:	f0 eb 00 00 	st.d	r8[0],r10
	wavDataIndex = 0;
80003b32:	30 08       	mov	r8,0
80003b34:	48 59       	lddpc	r9,80003b48 <audio_stop+0x30>
80003b36:	93 08       	st.w	r9[0x0],r8
	wavDataPointer = NULL;
80003b38:	48 59       	lddpc	r9,80003b4c <audio_stop+0x34>
80003b3a:	93 08       	st.w	r9[0x0],r8
}
80003b3c:	d8 02       	popm	pc
80003b3e:	00 00       	add	r0,r0
80003b40:	80 00       	ld.sh	r0,r0[0x0]
80003b42:	31 98       	mov	r8,25
80003b44:	00 00       	add	r0,r0
80003b46:	0a 0c       	add	r12,r5
80003b48:	00 00       	add	r0,r0
80003b4a:	07 9c       	ld.ub	r12,r3[0x1]
80003b4c:	00 00       	add	r0,r0
80003b4e:	00 04       	add	r4,r0

80003b50 <audio_playFile>:
 * timer 1 interruption.
 *
 * Created 17.11.17 MLN
 * Last modified 20.11.17 MLN
 */
uint8_t audio_playFile(uint8_t fileNumber){
80003b50:	eb cd 40 80 	pushm	r7,lr
	
	if(!isFilePlaying){
80003b54:	4a 38       	lddpc	r8,80003be0 <audio_playFile+0x90>
80003b56:	11 89       	ld.ub	r9,r8[0x0]
80003b58:	30 08       	mov	r8,0
80003b5a:	f0 09 18 00 	cp.b	r9,r8
80003b5e:	c0 31       	brne	80003b64 <audio_playFile+0x14>
80003b60:	e3 cf 80 80 	ldm	sp++,r7,pc,r12=0
	
	
	
	
	// Audio loading version 2
	switch(loadNextSector){
80003b64:	4a 08       	lddpc	r8,80003be4 <audio_playFile+0x94>
80003b66:	11 88       	ld.ub	r8,r8[0x0]
80003b68:	30 19       	mov	r9,1
80003b6a:	f2 08 18 00 	cp.b	r8,r9
80003b6e:	c0 60       	breq	80003b7a <audio_playFile+0x2a>
80003b70:	30 29       	mov	r9,2
80003b72:	f2 08 18 00 	cp.b	r8,r9
80003b76:	c1 b1       	brne	80003bac <audio_playFile+0x5c>
80003b78:	c0 e8       	rjmp	80003b94 <audio_playFile+0x44>
			
		case LOAD_WAVDATA1:
			//wavDataPointer = wavData2;
			while(!sdcard_getNextSectorFast(wavData1));
80003b7a:	49 c7       	lddpc	r7,80003be8 <audio_playFile+0x98>
80003b7c:	0e 9c       	mov	r12,r7
80003b7e:	f0 1f 00 1c 	mcall	80003bec <audio_playFile+0x9c>
80003b82:	cf d0       	breq	80003b7c <audio_playFile+0x2c>
			loadNextSector = NO_LOAD;
80003b84:	30 09       	mov	r9,0
80003b86:	49 88       	lddpc	r8,80003be4 <audio_playFile+0x94>
80003b88:	b0 89       	st.b	r8[0x0],r9
			fileData.audioSampleTables--;
80003b8a:	49 a8       	lddpc	r8,80003bf0 <audio_playFile+0xa0>
80003b8c:	70 49       	ld.w	r9,r8[0x10]
80003b8e:	20 19       	sub	r9,1
80003b90:	91 49       	st.w	r8[0x10],r9
			break;
80003b92:	c0 d8       	rjmp	80003bac <audio_playFile+0x5c>
			
		case LOAD_WAVDATA2:
			//wavDataPointer = wavData1;
			while(!sdcard_getNextSectorFast(wavData2));
80003b94:	49 87       	lddpc	r7,80003bf4 <audio_playFile+0xa4>
80003b96:	0e 9c       	mov	r12,r7
80003b98:	f0 1f 00 15 	mcall	80003bec <audio_playFile+0x9c>
80003b9c:	cf d0       	breq	80003b96 <audio_playFile+0x46>
			loadNextSector = NO_LOAD;
80003b9e:	30 09       	mov	r9,0
80003ba0:	49 18       	lddpc	r8,80003be4 <audio_playFile+0x94>
80003ba2:	b0 89       	st.b	r8[0x0],r9
			fileData.audioSampleTables--;
80003ba4:	49 38       	lddpc	r8,80003bf0 <audio_playFile+0xa0>
80003ba6:	70 49       	ld.w	r9,r8[0x10]
80003ba8:	20 19       	sub	r9,1
80003baa:	91 49       	st.w	r8[0x10],r9
	/************************************************************************/
	/* END OF FILE ROUTINE													*/
	/* Stops audio playback by stopping the timer and returns a finish code	*/
	/************************************************************************/
	
	if (fileData.audioSampleTables <= 1){
80003bac:	49 18       	lddpc	r8,80003bf0 <audio_playFile+0xa0>
80003bae:	70 48       	ld.w	r8,r8[0x10]
80003bb0:	58 18       	cp.w	r8,1
80003bb2:	e0 88 00 05 	brls	80003bbc <audio_playFile+0x6c>
80003bb6:	30 9c       	mov	r12,9
80003bb8:	e3 cd 80 80 	ldm	sp++,r7,pc
		tc_stop(&AVR32_TC, TC1_CHANNEL);
80003bbc:	30 1b       	mov	r11,1
80003bbe:	fe 7c 38 00 	mov	r12,-51200
80003bc2:	f0 1f 00 0e 	mcall	80003bf8 <audio_playFile+0xa8>
		fileData.audioSampleTables = fileData.audioSampleBytes / WAVDATA_SIZE;
80003bc6:	48 b8       	lddpc	r8,80003bf0 <audio_playFile+0xa0>
80003bc8:	70 39       	ld.w	r9,r8[0xc]
80003bca:	a9 99       	lsr	r9,0x9
80003bcc:	91 49       	st.w	r8[0x10],r9
		//audio_firstCall = true;
		isFilePlaying = false;
80003bce:	30 09       	mov	r9,0
80003bd0:	48 48       	lddpc	r8,80003be0 <audio_playFile+0x90>
80003bd2:	b0 89       	st.b	r8[0x0],r9
		wavDataIndex = 0;
80003bd4:	30 09       	mov	r9,0
80003bd6:	48 a8       	lddpc	r8,80003bfc <audio_playFile+0xac>
80003bd8:	91 09       	st.w	r8[0x0],r9
80003bda:	e3 cf 90 80 	ldm	sp++,r7,pc,r12=1
80003bde:	00 00       	add	r0,r0
80003be0:	00 00       	add	r0,r0
80003be2:	0a 24       	rsub	r4,r5
80003be4:	00 00       	add	r0,r0
80003be6:	00 08       	add	r8,r0
80003be8:	00 00       	add	r0,r0
80003bea:	00 0c       	add	r12,r0
80003bec:	80 00       	ld.sh	r0,r0[0x0]
80003bee:	63 1c       	ld.w	r12,r1[0x44]
80003bf0:	00 00       	add	r0,r0
80003bf2:	0a 0c       	add	r12,r5
80003bf4:	00 00       	add	r0,r0
80003bf6:	02 0c       	add	r12,r1
80003bf8:	80 00       	ld.sh	r0,r0[0x0]
80003bfa:	31 98       	mov	r8,25
80003bfc:	00 00       	add	r0,r0
80003bfe:	07 9c       	ld.ub	r12,r3[0x1]

80003c00 <audio_setVolume>:
 * amplifier.
 * 
 * Created 06.11.17 MLN
 * Last modified 13.11.17 MLN
 */
void audio_setVolume (uint8_t volume){
80003c00:	eb cd 40 80 	pushm	r7,lr
	
	if (volume != currentVolume){
80003c04:	49 38       	lddpc	r8,80003c50 <audio_setVolume+0x50>
80003c06:	11 88       	ld.ub	r8,r8[0x0]
80003c08:	f8 08 18 00 	cp.b	r8,r12
80003c0c:	c2 00       	breq	80003c4c <audio_setVolume+0x4c>
		currentVolume = volume;
80003c0e:	49 17       	lddpc	r7,80003c50 <audio_setVolume+0x50>
80003c10:	ae 8c       	st.b	r7[0x0],r12
		// Selecting DAC1
		spi_selectChip((volatile struct avr32_spi_t*)DAC1_SPI, DAC1_SPI_NPCS);
80003c12:	30 2b       	mov	r11,2
80003c14:	fe 7c 28 00 	mov	r12,-55296
80003c18:	f0 1f 00 0f 	mcall	80003c54 <audio_setVolume+0x54>
	
		/* Sending volume level to DAC1
		 * Volume has to be in the middle nibbles of a 2-byte integer
		 * as per AD5300BRMZ datasheet
		 */
		spi_write((volatile struct avr32_spi_t*)DAC1_SPI, (currentVolume<<4) & 0x0FF0);
80003c1c:	0f 8b       	ld.ub	r11,r7[0x0]
80003c1e:	a5 6b       	lsl	r11,0x4
80003c20:	fe 7c 28 00 	mov	r12,-55296
80003c24:	f0 1f 00 0d 	mcall	80003c58 <audio_setVolume+0x58>
	
		// Deselecting DAC1
		spi_unselectChip((volatile struct avr32_spi_t*)DAC1_SPI, DAC1_SPI_NPCS);
80003c28:	30 2b       	mov	r11,2
80003c2a:	fe 7c 28 00 	mov	r12,-55296
80003c2e:	f0 1f 00 0c 	mcall	80003c5c <audio_setVolume+0x5c>
	
		if (currentVolume == 0) {
80003c32:	0f 89       	ld.ub	r9,r7[0x0]
80003c34:	30 08       	mov	r8,0
80003c36:	f0 09 18 00 	cp.b	r9,r8
80003c3a:	c0 61       	brne	80003c46 <audio_setVolume+0x46>
			// If volume superior to 0, do not shutdown amplifier
			gpio_clr_gpio_pin(PIN_SHUTDOWN);
80003c3c:	31 9c       	mov	r12,25
80003c3e:	f0 1f 00 09 	mcall	80003c60 <audio_setVolume+0x60>
80003c42:	e3 cd 80 80 	ldm	sp++,r7,pc
		} else {
			gpio_set_gpio_pin(PIN_SHUTDOWN);
80003c46:	31 9c       	mov	r12,25
80003c48:	f0 1f 00 07 	mcall	80003c64 <audio_setVolume+0x64>
80003c4c:	e3 cd 80 80 	ldm	sp++,r7,pc
80003c50:	00 00       	add	r0,r0
80003c52:	07 a4       	ld.ub	r4,r3[0x2]
80003c54:	80 00       	ld.sh	r0,r0[0x0]
80003c56:	2f 7e       	sub	lr,-9
80003c58:	80 00       	ld.sh	r0,r0[0x0]
80003c5a:	30 ae       	mov	lr,10
80003c5c:	80 00       	ld.sh	r0,r0[0x0]
80003c5e:	2f ca       	sub	r10,-4
80003c60:	80 00       	ld.sh	r0,r0[0x0]
80003c62:	2a 26       	sub	r6,-94
80003c64:	80 00       	ld.sh	r0,r0[0x0]
80003c66:	2a 0a       	sub	r10,-96

80003c68 <audio_setFileToPlay>:
/************************************************************************/

void _setOutput (uint16_t, uint16_t);
uint8_t _fileVerification();

uint8_t audio_setFileToPlay(uint8_t fileNumber){
80003c68:	eb cd 40 80 	pushm	r7,lr
	if (sdcard_setFileToRead(fileNumber) == false){
80003c6c:	f0 1f 00 13 	mcall	80003cb8 <audio_setFileToPlay+0x50>
80003c70:	c2 10       	breq	80003cb2 <audio_setFileToPlay+0x4a>
		return ERROR_NO_FILE;
	}
	
	sdcard_getNextSectorFast(wavData1);
80003c72:	49 37       	lddpc	r7,80003cbc <audio_setFileToPlay+0x54>
80003c74:	0e 9c       	mov	r12,r7
80003c76:	f0 1f 00 13 	mcall	80003cc0 <audio_setFileToPlay+0x58>
	sdcard_getNextSectorFast(wavData2);
80003c7a:	49 3c       	lddpc	r12,80003cc4 <audio_setFileToPlay+0x5c>
80003c7c:	f0 1f 00 11 	mcall	80003cc0 <audio_setFileToPlay+0x58>
	
	uint8_t fileVerif = _fileVerification(wavData1);
80003c80:	0e 9c       	mov	r12,r7
80003c82:	f0 1f 00 12 	mcall	80003cc8 <audio_setFileToPlay+0x60>
	if (fileVerif != FILE_VERIFICATION_SUCCEDED){
80003c86:	30 18       	mov	r8,1
80003c88:	f0 0c 18 00 	cp.b	r12,r8
80003c8c:	c1 41       	brne	80003cb4 <audio_setFileToPlay+0x4c>
		return fileVerif;
	}
	isFilePlaying = true;
80003c8e:	10 99       	mov	r9,r8
80003c90:	48 f8       	lddpc	r8,80003ccc <audio_setFileToPlay+0x64>
80003c92:	b0 89       	st.b	r8[0x0],r9
	
	wavDataIndex = fileData.firstDataByteIndex;
80003c94:	48 f8       	lddpc	r8,80003cd0 <audio_setFileToPlay+0x68>
80003c96:	f1 39 00 14 	ld.ub	r9,r8[20]
80003c9a:	48 f8       	lddpc	r8,80003cd4 <audio_setFileToPlay+0x6c>
80003c9c:	91 09       	st.w	r8[0x0],r9
	
	// Volume setting, optimized to be as light as possible
	audio_setVolume(DEFAULTVOLUME);
80003c9e:	34 0c       	mov	r12,64
80003ca0:	f0 1f 00 0e 	mcall	80003cd8 <audio_setFileToPlay+0x70>
	tc_start(&AVR32_TC, TC1_CHANNEL);
80003ca4:	30 1b       	mov	r11,1
80003ca6:	fe 7c 38 00 	mov	r12,-51200
80003caa:	f0 1f 00 0d 	mcall	80003cdc <audio_setFileToPlay+0x74>
80003cae:	e3 cd 80 80 	ldm	sp++,r7,pc
}
80003cb2:	30 3c       	mov	r12,3
80003cb4:	e3 cd 80 80 	ldm	sp++,r7,pc
80003cb8:	80 00       	ld.sh	r0,r0[0x0]
80003cba:	61 68       	ld.w	r8,r0[0x58]
80003cbc:	00 00       	add	r0,r0
80003cbe:	00 0c       	add	r12,r0
80003cc0:	80 00       	ld.sh	r0,r0[0x0]
80003cc2:	63 1c       	ld.w	r12,r1[0x44]
80003cc4:	00 00       	add	r0,r0
80003cc6:	02 0c       	add	r12,r1
80003cc8:	80 00       	ld.sh	r0,r0[0x0]
80003cca:	38 14       	mov	r4,-127
80003ccc:	00 00       	add	r0,r0
80003cce:	0a 24       	rsub	r4,r5
80003cd0:	00 00       	add	r0,r0
80003cd2:	0a 0c       	add	r12,r5
80003cd4:	00 00       	add	r0,r0
80003cd6:	07 9c       	ld.ub	r12,r3[0x1]
80003cd8:	80 00       	ld.sh	r0,r0[0x0]
80003cda:	3c 00       	mov	r0,-64
80003cdc:	80 00       	ld.sh	r0,r0[0x0]
80003cde:	31 86       	mov	r6,24

80003ce0 <gfx_BeginNewTerminal>:
			}
		}
	}
}

void gfx_BeginNewTerminal(Vector2 topLeft){
80003ce0:	eb cd 00 10 	pushm	r4
80003ce4:	fa c4 ff fc 	sub	r4,sp,-4
80003ce8:	88 09       	ld.sh	r9,r4[0x0]
	newLinePosition = topLeft;
80003cea:	48 48       	lddpc	r8,80003cf8 <gfx_BeginNewTerminal+0x18>
80003cec:	09 aa       	ld.ub	r10,r4[0x2]
80003cee:	b0 aa       	st.b	r8[0x2],r10
80003cf0:	b0 09       	st.h	r8[0x0],r9
}
80003cf2:	e3 cd 00 10 	ldm	sp++,r4
80003cf6:	5e fc       	retal	r12
80003cf8:	00 00       	add	r0,r0
80003cfa:	07 a6       	ld.ub	r6,r3[0x2]

80003cfc <gfx_Label>:
void gfx_FillScreen(Color color){


}

void gfx_Label(Vector2 position, char *content, uint8_t contentSize,TextSize textSize, Color color){
80003cfc:	d4 31       	pushm	r0-r7,lr
80003cfe:	20 cd       	sub	sp,48
80003d00:	fa c1 ff ac 	sub	r1,sp,-84
80003d04:	18 90       	mov	r0,r12
80003d06:	50 7b       	stdsp	sp[0x1c],r11
80003d08:	50 0a       	stdsp	sp[0x0],r10
	if(*content == '\0' || contentSize == 0)
80003d0a:	19 89       	ld.ub	r9,r12[0x0]
80003d0c:	30 08       	mov	r8,0
80003d0e:	f0 09 18 00 	cp.b	r9,r8
80003d12:	5f 09       	sreq	r9
80003d14:	f0 0b 18 00 	cp.b	r11,r8
80003d18:	5f 0a       	sreq	r10
80003d1a:	f3 ea 10 0a 	or	r10,r9,r10
80003d1e:	f0 0a 18 00 	cp.b	r10,r8
80003d22:	e0 81 00 a3 	brne	80003e68 <gfx_Label+0x16c>
		return;
	Vector2 fontSize = {8,8};
	if(textSize == Medium){
80003d26:	40 0a       	lddsp	r10,sp[0x0]
80003d28:	58 1a       	cp.w	r10,1
80003d2a:	f9 b8 00 14 	moveq	r8,20
80003d2e:	fb f8 0a 02 	st.weq	sp[0x8],r8
80003d32:	f9 b2 00 10 	moveq	r2,16
80003d36:	f9 b2 01 08 	movne	r2,8
80003d3a:	58 12       	cp.w	r2,1
80003d3c:	fb f2 1a 02 	st.wne	sp[0x8],r2
		fontSize.x = 20;
		fontSize.y = 16;
	}
		
	for(uint8_t n = 0; n < contentSize; n++, content++){
80003d40:	40 78       	lddsp	r8,sp[0x1c]
80003d42:	58 08       	cp.w	r8,0
80003d44:	e0 80 00 92 	breq	80003e68 <gfx_Label+0x16c>
		if(*content == '\0')
80003d48:	58 09       	cp.w	r9,0
80003d4a:	e0 81 00 8f 	brne	80003e68 <gfx_Label+0x16c>
80003d4e:	30 8a       	mov	r10,8
80003d50:	50 5a       	stdsp	sp[0x14],r10
80003d52:	31 09       	mov	r9,16
80003d54:	50 39       	stdsp	sp[0xc],r9
80003d56:	30 08       	mov	r8,0
80003d58:	50 68       	stdsp	sp[0x18],r8
80003d5a:	c0 f8       	rjmp	80003d78 <gfx_Label+0x7c>
	if(textSize == Medium){
		fontSize.x = 20;
		fontSize.y = 16;
	}
		
	for(uint8_t n = 0; n < contentSize; n++, content++){
80003d5c:	2f f0       	sub	r0,-1
80003d5e:	40 38       	lddsp	r8,sp[0xc]
80003d60:	2f 28       	sub	r8,-14
80003d62:	5c 88       	casts.h	r8
80003d64:	50 38       	stdsp	sp[0xc],r8
80003d66:	40 58       	lddsp	r8,sp[0x14]
80003d68:	2f 68       	sub	r8,-10
80003d6a:	5c 88       	casts.h	r8
80003d6c:	50 58       	stdsp	sp[0x14],r8
		if(*content == '\0')
80003d6e:	01 89       	ld.ub	r9,r0[0x0]
80003d70:	30 08       	mov	r8,0
80003d72:	f0 09 18 00 	cp.b	r9,r8
80003d76:	c7 90       	breq	80003e68 <gfx_Label+0x16c>
			break;
		
		for(uint8_t x = 0; x < fontSize.x; x++){
80003d78:	40 2a       	lddsp	r10,sp[0x8]
80003d7a:	58 0a       	cp.w	r10,0
80003d7c:	c6 d0       	breq	80003e56 <gfx_Label+0x15a>
80003d7e:	30 03       	mov	r3,0
			uint16_t mask = 1;
			for(uint8_t y = 0; y < fontSize.y; y++){
80003d80:	40 59       	lddsp	r9,sp[0x14]
80003d82:	5c 89       	casts.h	r9
80003d84:	50 49       	stdsp	sp[0x10],r9
80003d86:	c5 a8       	rjmp	80003e3a <gfx_Label+0x13e>
						screen_SetPixel(vector2_Add(position,(Vector2){n * 14 + 16 - y, 12 - x}), color);
				}else{
					if(FONT8x8[*content - 31][x] & (1<<y))
						screen_SetPixel(vector2_Add(position,(Vector2){n * 10 + 8 - y, 8 - x}), color);
				}
				mask <<= 1;
80003d88:	a1 74       	lsl	r4,0x1
80003d8a:	5c 84       	casts.h	r4
			break;
		
		for(uint8_t x = 0; x < fontSize.x; x++){
			uint16_t mask = 1;
			for(uint8_t y = 0; y < fontSize.y; y++){
				if(textSize == Medium){
80003d8c:	40 08       	lddsp	r8,sp[0x0]
80003d8e:	58 18       	cp.w	r8,1
80003d90:	c2 61       	brne	80003ddc <gfx_Label+0xe0>
					if(FONT16x12[*content - 31][x] & mask)
80003d92:	01 88       	ld.ub	r8,r0[0x0]
80003d94:	f0 08 00 28 	add	r8,r8,r8<<0x2
80003d98:	e6 08 00 28 	add	r8,r3,r8<<0x2
80003d9c:	f0 c8 02 6c 	sub	r8,r8,620
80003da0:	4b 3a       	lddpc	r10,80003e6c <gfx_Label+0x170>
80003da2:	f4 08 04 18 	ld.sh	r8,r10[r8<<0x1]
80003da6:	e9 e8 00 08 	and	r8,r4,r8
80003daa:	30 09       	mov	r9,0
80003dac:	f2 08 19 00 	cp.h	r8,r9
80003db0:	c3 60       	breq	80003e1c <gfx_Label+0x120>
						screen_SetPixel(vector2_Add(position,(Vector2){n * 14 + 16 - y, 12 - x}), color);
80003db2:	fb 55 00 20 	st.h	sp[32],r5
80003db6:	1b f8       	ld.ub	r8,sp[0x7]
80003db8:	fb 68 00 22 	st.b	sp[34],r8
80003dbc:	40 88       	lddsp	r8,sp[0x20]
80003dbe:	1a d8       	st.w	--sp,r8
80003dc0:	62 08       	ld.w	r8,r1[0x0]
80003dc2:	1a d8       	st.w	--sp,r8
80003dc4:	fa cc ff d4 	sub	r12,sp,-44
80003dc8:	f0 1f 00 2a 	mcall	80003e70 <gfx_Label+0x174>
80003dcc:	62 18       	ld.w	r8,r1[0x4]
80003dce:	1a d8       	st.w	--sp,r8
80003dd0:	40 c8       	lddsp	r8,sp[0x30]
80003dd2:	1a d8       	st.w	--sp,r8
80003dd4:	f0 1f 00 28 	mcall	80003e74 <gfx_Label+0x178>
80003dd8:	2f cd       	sub	sp,-16
80003dda:	c2 18       	rjmp	80003e1c <gfx_Label+0x120>
				}else{
					if(FONT8x8[*content - 31][x] & (1<<y))
80003ddc:	01 88       	ld.ub	r8,r0[0x0]
80003dde:	21 f8       	sub	r8,31
80003de0:	e6 08 00 38 	add	r8,r3,r8<<0x3
80003de4:	4a 5a       	lddpc	r10,80003e78 <gfx_Label+0x17c>
80003de6:	f4 08 07 08 	ld.ub	r8,r10[r8]
80003dea:	f0 07 08 48 	asr	r8,r8,r7
80003dee:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80003df2:	c1 50       	breq	80003e1c <gfx_Label+0x120>
						screen_SetPixel(vector2_Add(position,(Vector2){n * 10 + 8 - y, 8 - x}), color);
80003df4:	fb 56 00 28 	st.h	sp[40],r6
80003df8:	1b e9       	ld.ub	r9,sp[0x6]
80003dfa:	fb 69 00 2a 	st.b	sp[42],r9
80003dfe:	40 a8       	lddsp	r8,sp[0x28]
80003e00:	1a d8       	st.w	--sp,r8
80003e02:	62 08       	ld.w	r8,r1[0x0]
80003e04:	1a d8       	st.w	--sp,r8
80003e06:	fa cc ff cc 	sub	r12,sp,-52
80003e0a:	f0 1f 00 1a 	mcall	80003e70 <gfx_Label+0x174>
80003e0e:	62 18       	ld.w	r8,r1[0x4]
80003e10:	1a d8       	st.w	--sp,r8
80003e12:	40 e8       	lddsp	r8,sp[0x38]
80003e14:	1a d8       	st.w	--sp,r8
80003e16:	f0 1f 00 18 	mcall	80003e74 <gfx_Label+0x178>
80003e1a:	2f cd       	sub	sp,-16
80003e1c:	2f f7       	sub	r7,-1
80003e1e:	20 15       	sub	r5,1
80003e20:	5c 85       	casts.h	r5
80003e22:	20 16       	sub	r6,1
80003e24:	5c 86       	casts.h	r6
		if(*content == '\0')
			break;
		
		for(uint8_t x = 0; x < fontSize.x; x++){
			uint16_t mask = 1;
			for(uint8_t y = 0; y < fontSize.y; y++){
80003e26:	ee 02 18 00 	cp.b	r2,r7
80003e2a:	fe 9b ff af 	brhi	80003d88 <gfx_Label+0x8c>
		
	for(uint8_t n = 0; n < contentSize; n++, content++){
		if(*content == '\0')
			break;
		
		for(uint8_t x = 0; x < fontSize.x; x++){
80003e2e:	2f f3       	sub	r3,-1
80003e30:	5c 53       	castu.b	r3
80003e32:	40 2a       	lddsp	r10,sp[0x8]
80003e34:	f4 03 19 00 	cp.h	r3,r10
80003e38:	c0 f2       	brcc	80003e56 <gfx_Label+0x15a>
			uint16_t mask = 1;
			for(uint8_t y = 0; y < fontSize.y; y++){
80003e3a:	58 02       	cp.w	r2,0
80003e3c:	cf 90       	breq	80003e2e <gfx_Label+0x132>
80003e3e:	40 46       	lddsp	r6,sp[0x10]
80003e40:	40 35       	lddsp	r5,sp[0xc]
80003e42:	5c 85       	casts.h	r5
80003e44:	30 07       	mov	r7,0
80003e46:	30 14       	mov	r4,1
				if(textSize == Medium){
					if(FONT16x12[*content - 31][x] & mask)
						screen_SetPixel(vector2_Add(position,(Vector2){n * 14 + 16 - y, 12 - x}), color);
				}else{
					if(FONT8x8[*content - 31][x] & (1<<y))
						screen_SetPixel(vector2_Add(position,(Vector2){n * 10 + 8 - y, 8 - x}), color);
80003e48:	e6 09 11 08 	rsub	r9,r3,8
80003e4c:	ba e9       	st.b	sp[0x6],r9
		for(uint8_t x = 0; x < fontSize.x; x++){
			uint16_t mask = 1;
			for(uint8_t y = 0; y < fontSize.y; y++){
				if(textSize == Medium){
					if(FONT16x12[*content - 31][x] & mask)
						screen_SetPixel(vector2_Add(position,(Vector2){n * 14 + 16 - y, 12 - x}), color);
80003e4e:	e6 08 11 0c 	rsub	r8,r3,12
80003e52:	ba f8       	st.b	sp[0x7],r8
80003e54:	c9 cb       	rjmp	80003d8c <gfx_Label+0x90>
	if(textSize == Medium){
		fontSize.x = 20;
		fontSize.y = 16;
	}
		
	for(uint8_t n = 0; n < contentSize; n++, content++){
80003e56:	40 68       	lddsp	r8,sp[0x18]
80003e58:	2f f8       	sub	r8,-1
80003e5a:	5c 58       	castu.b	r8
80003e5c:	50 68       	stdsp	sp[0x18],r8
80003e5e:	40 7a       	lddsp	r10,sp[0x1c]
80003e60:	f0 0a 18 00 	cp.b	r10,r8
80003e64:	fe 9b ff 7c 	brhi	80003d5c <gfx_Label+0x60>
				}
				mask <<= 1;
			}
		}
	}
}
80003e68:	2f 4d       	sub	sp,-48
80003e6a:	d8 32       	popm	r0-r7,pc
80003e6c:	80 00       	ld.sh	r0,r0[0x0]
80003e6e:	71 a8       	ld.w	r8,r8[0x68]
80003e70:	80 00       	ld.sh	r0,r0[0x0]
80003e72:	5a 20       	cp.w	r0,-30
80003e74:	80 00       	ld.sh	r0,r0[0x0]
80003e76:	56 08       	stdsp	sp[0x180],r8
80003e78:	80 00       	ld.sh	r0,r0[0x0]
80003e7a:	6e a0       	ld.w	r0,r7[0x28]

80003e7c <gfx_cmdLine>:
	gfx_Label(position,shortcut, 1, Small, (Color){BLACK});
	position.x += 10;
	gfx_Label(position,description, 7, Small, color);
}

void gfx_cmdLine(char *content, uint8_t contentSize, Color color, bool firstDraw){
80003e7c:	eb cd 40 d0 	pushm	r4,r6-r7,lr
80003e80:	20 1d       	sub	sp,4
80003e82:	fa c4 ff ec 	sub	r4,sp,-20
80003e86:	18 96       	mov	r6,r12
80003e88:	16 97       	mov	r7,r11
	//static uint32_t counter = 0;
	//counter ++;
	
	if(firstDraw){
80003e8a:	58 0a       	cp.w	r10,0
80003e8c:	c1 00       	breq	80003eac <gfx_cmdLine+0x30>
		//counter = 0;
		gfx_Label((Vector2){20,40}, content, contentSize, Small, color);
80003e8e:	30 4a       	mov	r10,4
80003e90:	48 9b       	lddpc	r11,80003eb4 <gfx_cmdLine+0x38>
80003e92:	1a 9c       	mov	r12,sp
80003e94:	f0 1f 00 09 	mcall	80003eb8 <gfx_cmdLine+0x3c>
80003e98:	68 08       	ld.w	r8,r4[0x0]
80003e9a:	1a d8       	st.w	--sp,r8
80003e9c:	40 18       	lddsp	r8,sp[0x4]
80003e9e:	1a d8       	st.w	--sp,r8
80003ea0:	30 0a       	mov	r10,0
80003ea2:	0e 9b       	mov	r11,r7
80003ea4:	0c 9c       	mov	r12,r6
80003ea6:	f0 1f 00 06 	mcall	80003ebc <gfx_cmdLine+0x40>
80003eaa:	2f ed       	sub	sp,-8
	//}
	//else if (counter == 256){
		//screen_SetPixels(Rect((contentSize) * 10 + 20,40,(contentSize + 2) * 10 + 20,50),(Color){BLACK});
			//counter = 0;
	//}
80003eac:	2f fd       	sub	sp,-4
80003eae:	e3 cd 80 d0 	ldm	sp++,r4,r6-r7,pc
80003eb2:	00 00       	add	r0,r0
80003eb4:	80 00       	ld.sh	r0,r0[0x0]
80003eb6:	a0 8a       	st.b	r0[0x0],r10
80003eb8:	80 00       	ld.sh	r0,r0[0x0]
80003eba:	69 b8       	ld.w	r8,r4[0x6c]
80003ebc:	80 00       	ld.sh	r0,r0[0x0]
80003ebe:	3c fc       	mov	r12,-49

80003ec0 <gfx_DrawTerminalButton>:
		//for animations purpose only
		cpu_delay_ms(100,BOARD_OSC0_HZ);
	}
}

void gfx_DrawTerminalButton(Vector2 position, char* shortcut, char *description, uint8_t size, Color color){
80003ec0:	eb cd 40 fc 	pushm	r2-r7,lr
80003ec4:	20 3d       	sub	sp,12
80003ec6:	fa c4 ff d8 	sub	r4,sp,-40
80003eca:	18 93       	mov	r3,r12
80003ecc:	16 92       	mov	r2,r11
80003ece:	09 a7       	ld.ub	r7,r4[0x2]
80003ed0:	88 06       	ld.sh	r6,r4[0x0]
	
	screen_SetPixels(Rect(position.x,position.y-2,position.x+8,position.y+10),color);
80003ed2:	0e 98       	mov	r8,r7
80003ed4:	2f 68       	sub	r8,-10
80003ed6:	ec c9 ff f8 	sub	r9,r6,-8
80003eda:	0e 9a       	mov	r10,r7
80003edc:	20 2a       	sub	r10,2
80003ede:	5c 58       	castu.b	r8
80003ee0:	5c 79       	castu.h	r9
80003ee2:	5c 5a       	castu.b	r10
80003ee4:	f7 d6 c0 10 	bfextu	r11,r6,0x0,0x10
80003ee8:	1a 9c       	mov	r12,sp
80003eea:	f0 1f 00 13 	mcall	80003f34 <gfx_DrawTerminalButton+0x74>
80003eee:	68 18       	ld.w	r8,r4[0x4]
80003ef0:	1a d8       	st.w	--sp,r8
80003ef2:	fa e8 00 04 	ld.d	r8,sp[4]
80003ef6:	bb 29       	st.d	--sp,r8
80003ef8:	f0 1f 00 10 	mcall	80003f38 <gfx_DrawTerminalButton+0x78>
	gfx_Label(position,shortcut, 1, Small, (Color){BLACK});
80003efc:	30 05       	mov	r5,0
80003efe:	50 55       	stdsp	sp[0x14],r5
80003f00:	a8 a7       	st.b	r4[0x2],r7
80003f02:	a8 06       	st.h	r4[0x0],r6
80003f04:	1a d5       	st.w	--sp,r5
80003f06:	68 08       	ld.w	r8,r4[0x0]
80003f08:	1a d8       	st.w	--sp,r8
80003f0a:	0a 9a       	mov	r10,r5
80003f0c:	30 1b       	mov	r11,1
80003f0e:	06 9c       	mov	r12,r3
80003f10:	f0 1f 00 0b 	mcall	80003f3c <gfx_DrawTerminalButton+0x7c>
	position.x += 10;
	gfx_Label(position,description, 7, Small, color);
80003f14:	a8 a7       	st.b	r4[0x2],r7
80003f16:	2f 66       	sub	r6,-10
80003f18:	a8 06       	st.h	r4[0x0],r6
80003f1a:	68 18       	ld.w	r8,r4[0x4]
80003f1c:	1a d8       	st.w	--sp,r8
80003f1e:	68 08       	ld.w	r8,r4[0x0]
80003f20:	1a d8       	st.w	--sp,r8
80003f22:	0a 9a       	mov	r10,r5
80003f24:	30 7b       	mov	r11,7
80003f26:	04 9c       	mov	r12,r2
80003f28:	f0 1f 00 05 	mcall	80003f3c <gfx_DrawTerminalButton+0x7c>
80003f2c:	2f 9d       	sub	sp,-28
}
80003f2e:	2f dd       	sub	sp,-12
80003f30:	e3 cd 80 fc 	ldm	sp++,r2-r7,pc
80003f34:	80 00       	ld.sh	r0,r0[0x0]
80003f36:	53 f4       	stdsp	sp[0xfc],r4
80003f38:	80 00       	ld.sh	r0,r0[0x0]
80003f3a:	55 68       	stdsp	sp[0x158],r8
80003f3c:	80 00       	ld.sh	r0,r0[0x0]
80003f3e:	3c fc       	mov	r12,-49

80003f40 <gfx_AddOptionToTerminal>:
		//for animations purpose only
		cpu_delay_ms(100,BOARD_OSC0_HZ);
	}
}

void gfx_AddOptionToTerminal(char *content, uint8_t contentSize, Color color, bool isSelected, bool firstDraw, bool isDelayed){
80003f40:	eb cd 40 f8 	pushm	r3-r7,lr
80003f44:	20 3d       	sub	sp,12
80003f46:	fa c4 ff dc 	sub	r4,sp,-36
80003f4a:	18 93       	mov	r3,r12
80003f4c:	16 95       	mov	r5,r11
80003f4e:	12 97       	mov	r7,r9
80003f50:	10 96       	mov	r6,r8
	if(isSelected){
80003f52:	58 0a       	cp.w	r10,0
80003f54:	c1 00       	breq	80003f74 <gfx_AddOptionToTerminal+0x34>
		gfx_Label(newLinePosition, ">", 1, Small, color);
80003f56:	68 08       	ld.w	r8,r4[0x0]
80003f58:	1a d8       	st.w	--sp,r8
80003f5a:	20 1d       	sub	sp,4
80003f5c:	30 4a       	mov	r10,4
80003f5e:	4a eb       	lddpc	r11,80004014 <gfx_AddOptionToTerminal+0xd4>
80003f60:	1a 9c       	mov	r12,sp
80003f62:	f0 1f 00 2e 	mcall	80004018 <gfx_AddOptionToTerminal+0xd8>
80003f66:	30 0a       	mov	r10,0
80003f68:	30 1b       	mov	r11,1
80003f6a:	4a dc       	lddpc	r12,8000401c <gfx_AddOptionToTerminal+0xdc>
80003f6c:	f0 1f 00 2d 	mcall	80004020 <gfx_AddOptionToTerminal+0xe0>
80003f70:	2f ed       	sub	sp,-8
80003f72:	c1 98       	rjmp	80003fa4 <gfx_AddOptionToTerminal+0x64>
	}
	else{
		screen_SetPixels(Rect(newLinePosition.x,newLinePosition.y, newLinePosition.x + 8, newLinePosition.y + 8), (Color){BLACK});
80003f74:	30 08       	mov	r8,0
80003f76:	50 08       	stdsp	sp[0x0],r8
80003f78:	4a 78       	lddpc	r8,80004014 <gfx_AddOptionToTerminal+0xd4>
80003f7a:	11 aa       	ld.ub	r10,r8[0x2]
80003f7c:	90 0b       	ld.sh	r11,r8[0x0]
80003f7e:	f4 c8 ff f8 	sub	r8,r10,-8
80003f82:	f6 c9 ff f8 	sub	r9,r11,-8
80003f86:	5c 58       	castu.b	r8
80003f88:	5c 79       	castu.h	r9
80003f8a:	5c 7b       	castu.h	r11
80003f8c:	fa cc ff fc 	sub	r12,sp,-4
80003f90:	f0 1f 00 25 	mcall	80004024 <gfx_AddOptionToTerminal+0xe4>
80003f94:	40 08       	lddsp	r8,sp[0x0]
80003f96:	1a d8       	st.w	--sp,r8
80003f98:	fa e8 00 08 	ld.d	r8,sp[8]
80003f9c:	bb 29       	st.d	--sp,r8
80003f9e:	f0 1f 00 23 	mcall	80004028 <gfx_AddOptionToTerminal+0xe8>
80003fa2:	2f dd       	sub	sp,-12
	}
	
	if(firstDraw){
80003fa4:	58 07       	cp.w	r7,0
80003fa6:	c1 60       	breq	80003fd2 <gfx_AddOptionToTerminal+0x92>
		newLinePosition.x += 20;
80003fa8:	49 b7       	lddpc	r7,80004014 <gfx_AddOptionToTerminal+0xd4>
80003faa:	8e 08       	ld.sh	r8,r7[0x0]
80003fac:	2e c8       	sub	r8,-20
80003fae:	ae 08       	st.h	r7[0x0],r8
		gfx_Label(newLinePosition, content, contentSize, Small, color);
80003fb0:	68 08       	ld.w	r8,r4[0x0]
80003fb2:	1a d8       	st.w	--sp,r8
80003fb4:	20 1d       	sub	sp,4
80003fb6:	30 4a       	mov	r10,4
80003fb8:	0e 9b       	mov	r11,r7
80003fba:	1a 9c       	mov	r12,sp
80003fbc:	f0 1f 00 17 	mcall	80004018 <gfx_AddOptionToTerminal+0xd8>
80003fc0:	30 0a       	mov	r10,0
80003fc2:	0a 9b       	mov	r11,r5
80003fc4:	06 9c       	mov	r12,r3
80003fc6:	f0 1f 00 17 	mcall	80004020 <gfx_AddOptionToTerminal+0xe0>
		newLinePosition.x -= 20;
80003fca:	8e 08       	ld.sh	r8,r7[0x0]
80003fcc:	21 48       	sub	r8,20
80003fce:	ae 08       	st.h	r7[0x0],r8
80003fd0:	2f ed       	sub	sp,-8
	}
	
	newLinePosition.y -= 20;
80003fd2:	49 18       	lddpc	r8,80004014 <gfx_AddOptionToTerminal+0xd4>
80003fd4:	11 a9       	ld.ub	r9,r8[0x2]
80003fd6:	21 49       	sub	r9,20
80003fd8:	b0 a9       	st.b	r8[0x2],r9
	if(isDelayed){
80003fda:	58 06       	cp.w	r6,0
80003fdc:	c1 90       	breq	8000400e <gfx_AddOptionToTerminal+0xce>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80003fde:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80003fe2:	e0 6a a8 00 	mov	r10,43008
80003fe6:	ea 1a 00 61 	orh	r10,0x61
80003fea:	f0 0a 00 0a 	add	r10,r8,r10
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80003fee:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80003ff2:	14 38       	cp.w	r8,r10
80003ff4:	e0 88 00 08 	brls	80004004 <gfx_AddOptionToTerminal+0xc4>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80003ff8:	12 38       	cp.w	r8,r9
80003ffa:	fe 98 ff fa 	brls	80003fee <gfx_AddOptionToTerminal+0xae>
80003ffe:	12 3a       	cp.w	r10,r9
80004000:	c0 73       	brcs	8000400e <gfx_AddOptionToTerminal+0xce>
80004002:	cf 6b       	rjmp	80003fee <gfx_AddOptionToTerminal+0xae>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80004004:	12 38       	cp.w	r8,r9
80004006:	e0 8b 00 04 	brhi	8000400e <gfx_AddOptionToTerminal+0xce>
8000400a:	12 3a       	cp.w	r10,r9
8000400c:	cf 12       	brcc	80003fee <gfx_AddOptionToTerminal+0xae>
		//for animations purpose only
		cpu_delay_ms(100,BOARD_OSC0_HZ);
	}
}
8000400e:	2f dd       	sub	sp,-12
80004010:	e3 cd 80 f8 	ldm	sp++,r3-r7,pc
80004014:	00 00       	add	r0,r0
80004016:	07 a6       	ld.ub	r6,r3[0x2]
80004018:	80 00       	ld.sh	r0,r0[0x0]
8000401a:	69 b8       	ld.w	r8,r4[0x6c]
8000401c:	80 00       	ld.sh	r0,r0[0x0]
8000401e:	a0 88       	st.b	r0[0x0],r8
80004020:	80 00       	ld.sh	r0,r0[0x0]
80004022:	3c fc       	mov	r12,-49
80004024:	80 00       	ld.sh	r0,r0[0x0]
80004026:	53 f4       	stdsp	sp[0xfc],r4
80004028:	80 00       	ld.sh	r0,r0[0x0]
8000402a:	55 68       	stdsp	sp[0x158],r8

8000402c <gfx_AddLineToTerminal>:

void gfx_BeginNewTerminal(Vector2 topLeft){
	newLinePosition = topLeft;
}

void gfx_AddLineToTerminal(char *content, uint8_t contentSize, Color color, bool isDelayed){
8000402c:	d4 21       	pushm	r4-r7,lr
8000402e:	18 95       	mov	r5,r12
80004030:	16 96       	mov	r6,r11
80004032:	14 94       	mov	r4,r10
	gfx_Label(newLinePosition, content, contentSize, Small, color);
80004034:	40 58       	lddsp	r8,sp[0x14]
80004036:	1a d8       	st.w	--sp,r8
80004038:	49 67       	lddpc	r7,80004090 <gfx_AddLineToTerminal+0x64>
8000403a:	20 1d       	sub	sp,4
8000403c:	30 4a       	mov	r10,4
8000403e:	0e 9b       	mov	r11,r7
80004040:	1a 9c       	mov	r12,sp
80004042:	f0 1f 00 15 	mcall	80004094 <gfx_AddLineToTerminal+0x68>
80004046:	30 0a       	mov	r10,0
80004048:	0c 9b       	mov	r11,r6
8000404a:	0a 9c       	mov	r12,r5
8000404c:	f0 1f 00 13 	mcall	80004098 <gfx_AddLineToTerminal+0x6c>
	newLinePosition.y -= 20;
80004050:	0f a8       	ld.ub	r8,r7[0x2]
80004052:	21 48       	sub	r8,20
80004054:	ae a8       	st.b	r7[0x2],r8
	if(isDelayed){
80004056:	2f ed       	sub	sp,-8
80004058:	58 04       	cp.w	r4,0
8000405a:	c1 90       	breq	8000408c <gfx_AddLineToTerminal+0x60>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
8000405c:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80004060:	e0 6a a8 00 	mov	r10,43008
80004064:	ea 1a 00 61 	orh	r10,0x61
80004068:	f0 0a 00 0a 	add	r10,r8,r10
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
8000406c:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80004070:	14 38       	cp.w	r8,r10
80004072:	e0 88 00 08 	brls	80004082 <gfx_AddLineToTerminal+0x56>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80004076:	12 38       	cp.w	r8,r9
80004078:	fe 98 ff fa 	brls	8000406c <gfx_AddLineToTerminal+0x40>
8000407c:	12 3a       	cp.w	r10,r9
8000407e:	c0 73       	brcs	8000408c <gfx_AddLineToTerminal+0x60>
80004080:	cf 6b       	rjmp	8000406c <gfx_AddLineToTerminal+0x40>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80004082:	12 38       	cp.w	r8,r9
80004084:	e0 8b 00 04 	brhi	8000408c <gfx_AddLineToTerminal+0x60>
80004088:	12 3a       	cp.w	r10,r9
8000408a:	cf 12       	brcc	8000406c <gfx_AddLineToTerminal+0x40>
8000408c:	d8 22       	popm	r4-r7,pc
8000408e:	00 00       	add	r0,r0
80004090:	00 00       	add	r0,r0
80004092:	07 a6       	ld.ub	r6,r3[0x2]
80004094:	80 00       	ld.sh	r0,r0[0x0]
80004096:	69 b8       	ld.w	r8,r4[0x6c]
80004098:	80 00       	ld.sh	r0,r0[0x0]
8000409a:	3c fc       	mov	r12,-49

8000409c <_musicInput>:
 * Handle input for the musics menu
 *
 * Created 20.11.17 QVT
 * Last modified 20.11.17 QVT
 */
void _musicInput(void){
8000409c:	d4 01       	pushm	lr
	if(switchState == 0)
8000409e:	4a d8       	lddpc	r8,80004150 <_musicInput+0xb4>
800040a0:	11 88       	ld.ub	r8,r8[0x0]
800040a2:	58 08       	cp.w	r8,0
800040a4:	c5 40       	breq	8000414c <_musicInput+0xb0>
		return;
	needRepaint = true;
800040a6:	30 19       	mov	r9,1
800040a8:	4a ba       	lddpc	r10,80004154 <_musicInput+0xb8>
800040aa:	b4 89       	st.b	r10[0x0],r9
	
	if(switchState == 1){
800040ac:	f2 08 18 00 	cp.b	r8,r9
800040b0:	c0 a1       	brne	800040c4 <_musicInput+0x28>
		currentMenuId = MAIN;
800040b2:	30 09       	mov	r9,0
800040b4:	4a 98       	lddpc	r8,80004158 <_musicInput+0xbc>
800040b6:	b0 89       	st.b	r8[0x0],r9
		menuChanged = true;
800040b8:	30 18       	mov	r8,1
800040ba:	4a 99       	lddpc	r9,8000415c <_musicInput+0xc0>
800040bc:	b2 88       	st.b	r9[0x0],r8
		commandChanged = true;
800040be:	4a 99       	lddpc	r9,80004160 <_musicInput+0xc4>
800040c0:	b2 88       	st.b	r9[0x0],r8
800040c2:	c4 28       	rjmp	80004146 <_musicInput+0xaa>
	}
	else if(switchState == 2){
800040c4:	30 29       	mov	r9,2
800040c6:	f2 08 18 00 	cp.b	r8,r9
800040ca:	c1 61       	brne	800040f6 <_musicInput+0x5a>
		(selectedOption &(1<<0))?(selectedOption = (1<<(min(6,nbrOfFiles)-1))):(selectedOption>>=1);
800040cc:	4a 68       	lddpc	r8,80004164 <_musicInput+0xc8>
800040ce:	11 88       	ld.ub	r8,r8[0x0]
800040d0:	f3 d8 c0 01 	bfextu	r9,r8,0x0,0x1
800040d4:	c0 d0       	breq	800040ee <_musicInput+0x52>
800040d6:	4a 58       	lddpc	r8,80004168 <_musicInput+0xcc>
800040d8:	11 89       	ld.ub	r9,r8[0x0]
800040da:	30 68       	mov	r8,6
800040dc:	f0 09 0d 48 	min	r8,r8,r9
800040e0:	20 18       	sub	r8,1
800040e2:	30 19       	mov	r9,1
800040e4:	f2 08 09 49 	lsl	r9,r9,r8
800040e8:	49 f8       	lddpc	r8,80004164 <_musicInput+0xc8>
800040ea:	b0 89       	st.b	r8[0x0],r9
800040ec:	c2 d8       	rjmp	80004146 <_musicInput+0xaa>
800040ee:	a1 98       	lsr	r8,0x1
800040f0:	49 d9       	lddpc	r9,80004164 <_musicInput+0xc8>
800040f2:	b2 88       	st.b	r9[0x0],r8
800040f4:	c2 98       	rjmp	80004146 <_musicInput+0xaa>
	}
	else if (switchState == 3){
800040f6:	30 39       	mov	r9,3
800040f8:	f2 08 18 00 	cp.b	r8,r9
800040fc:	c1 61       	brne	80004128 <_musicInput+0x8c>
		(selectedOption &(1<<(min(6,nbrOfFiles)-1)))?(selectedOption = (1<<0)):(selectedOption<<=1);
800040fe:	49 a8       	lddpc	r8,80004164 <_musicInput+0xc8>
80004100:	11 88       	ld.ub	r8,r8[0x0]
80004102:	49 a9       	lddpc	r9,80004168 <_musicInput+0xcc>
80004104:	13 8a       	ld.ub	r10,r9[0x0]
80004106:	30 69       	mov	r9,6
80004108:	f2 0a 0d 49 	min	r9,r9,r10
8000410c:	20 19       	sub	r9,1
8000410e:	f0 09 08 49 	asr	r9,r8,r9
80004112:	f3 d9 c0 01 	bfextu	r9,r9,0x0,0x1
80004116:	c0 50       	breq	80004120 <_musicInput+0x84>
80004118:	30 19       	mov	r9,1
8000411a:	49 38       	lddpc	r8,80004164 <_musicInput+0xc8>
8000411c:	b0 89       	st.b	r8[0x0],r9
8000411e:	c1 48       	rjmp	80004146 <_musicInput+0xaa>
80004120:	a1 78       	lsl	r8,0x1
80004122:	49 19       	lddpc	r9,80004164 <_musicInput+0xc8>
80004124:	b2 88       	st.b	r9[0x0],r8
80004126:	c1 08       	rjmp	80004146 <_musicInput+0xaa>
	}else if(switchState == 4){
80004128:	30 49       	mov	r9,4
8000412a:	f2 08 18 00 	cp.b	r8,r9
8000412e:	c0 c1       	brne	80004146 <_musicInput+0xaa>
		binding[MUSIC][0](selectedOption);
80004130:	48 f8       	lddpc	r8,8000416c <_musicInput+0xd0>
80004132:	70 28       	ld.w	r8,r8[0x8]
80004134:	48 c9       	lddpc	r9,80004164 <_musicInput+0xc8>
80004136:	13 8c       	ld.ub	r12,r9[0x0]
80004138:	5d 18       	icall	r8
		currentMenuId = MUSIC_PLAYER;
8000413a:	30 49       	mov	r9,4
8000413c:	48 78       	lddpc	r8,80004158 <_musicInput+0xbc>
8000413e:	b0 89       	st.b	r8[0x0],r9
		menuChanged = true;
80004140:	30 19       	mov	r9,1
80004142:	48 78       	lddpc	r8,8000415c <_musicInput+0xc0>
80004144:	b0 89       	st.b	r8[0x0],r9
	}
	switchState = 0;
80004146:	30 09       	mov	r9,0
80004148:	48 28       	lddpc	r8,80004150 <_musicInput+0xb4>
8000414a:	b0 89       	st.b	r8[0x0],r9
8000414c:	d8 02       	popm	pc
8000414e:	00 00       	add	r0,r0
80004150:	00 00       	add	r0,r0
80004152:	07 ac       	ld.ub	r12,r3[0x2]
80004154:	00 00       	add	r0,r0
80004156:	07 aa       	ld.ub	r10,r3[0x2]
80004158:	00 00       	add	r0,r0
8000415a:	07 ad       	ld.ub	sp,r3[0x2]
8000415c:	00 00       	add	r0,r0
8000415e:	07 af       	ld.ub	pc,r3[0x2]
80004160:	00 00       	add	r0,r0
80004162:	04 44       	or	r4,r2
80004164:	00 00       	add	r0,r0
80004166:	04 28       	rsub	r8,r2
80004168:	00 00       	add	r0,r0
8000416a:	17 18       	ld.sh	r8,r11++
8000416c:	00 00       	add	r0,r0
8000416e:	04 48       	or	r8,r2

80004170 <_settingsInput>:
 * Handle input for the settings menu
 *
 * Created 20.11.17 QVT
 * Last modified 20.11.17 QVT
 */
void _settingsInput(void)	{
80004170:	d4 01       	pushm	lr
	if(switchState == 0)
80004172:	4b 48       	lddpc	r8,80004240 <_settingsInput+0xd0>
80004174:	11 88       	ld.ub	r8,r8[0x0]
80004176:	58 08       	cp.w	r8,0
80004178:	c6 20       	breq	8000423c <_settingsInput+0xcc>
		return;
	needRepaint = true;
8000417a:	30 19       	mov	r9,1
8000417c:	4b 2a       	lddpc	r10,80004244 <_settingsInput+0xd4>
8000417e:	b4 89       	st.b	r10[0x0],r9
	
	if(switchState == 1){
80004180:	f2 08 18 00 	cp.b	r8,r9
80004184:	c0 a1       	brne	80004198 <_settingsInput+0x28>
		currentMenuId = MAIN;
80004186:	30 09       	mov	r9,0
80004188:	4b 08       	lddpc	r8,80004248 <_settingsInput+0xd8>
8000418a:	b0 89       	st.b	r8[0x0],r9
		menuChanged = true;
8000418c:	30 18       	mov	r8,1
8000418e:	4b 09       	lddpc	r9,8000424c <_settingsInput+0xdc>
80004190:	b2 88       	st.b	r9[0x0],r8
		commandChanged = true;
80004192:	4b 09       	lddpc	r9,80004250 <_settingsInput+0xe0>
80004194:	b2 88       	st.b	r9[0x0],r8
80004196:	c5 08       	rjmp	80004236 <_settingsInput+0xc6>
	}
	else if(switchState == 2){
80004198:	30 29       	mov	r9,2
8000419a:	f2 08 18 00 	cp.b	r8,r9
8000419e:	c0 e1       	brne	800041ba <_settingsInput+0x4a>
		(selectedOption &(1<<0))?(selectedOption = (1<<(3-1))):(selectedOption>>=1);
800041a0:	4a d8       	lddpc	r8,80004254 <_settingsInput+0xe4>
800041a2:	11 88       	ld.ub	r8,r8[0x0]
800041a4:	f3 d8 c0 01 	bfextu	r9,r8,0x0,0x1
800041a8:	c0 50       	breq	800041b2 <_settingsInput+0x42>
800041aa:	30 49       	mov	r9,4
800041ac:	4a a8       	lddpc	r8,80004254 <_settingsInput+0xe4>
800041ae:	b0 89       	st.b	r8[0x0],r9
800041b0:	c4 38       	rjmp	80004236 <_settingsInput+0xc6>
800041b2:	a1 98       	lsr	r8,0x1
800041b4:	4a 89       	lddpc	r9,80004254 <_settingsInput+0xe4>
800041b6:	b2 88       	st.b	r9[0x0],r8
800041b8:	c3 f8       	rjmp	80004236 <_settingsInput+0xc6>
	}
	else if (switchState == 3){
800041ba:	30 39       	mov	r9,3
800041bc:	f2 08 18 00 	cp.b	r8,r9
800041c0:	c0 f1       	brne	800041de <_settingsInput+0x6e>
		(selectedOption &(1<<(3-1)))?(selectedOption = (1<<0)):(selectedOption<<=1);
800041c2:	4a 58       	lddpc	r8,80004254 <_settingsInput+0xe4>
800041c4:	11 88       	ld.ub	r8,r8[0x0]
800041c6:	10 99       	mov	r9,r8
800041c8:	e2 19 00 04 	andl	r9,0x4,COH
800041cc:	c0 50       	breq	800041d6 <_settingsInput+0x66>
800041ce:	30 19       	mov	r9,1
800041d0:	4a 18       	lddpc	r8,80004254 <_settingsInput+0xe4>
800041d2:	b0 89       	st.b	r8[0x0],r9
800041d4:	c3 18       	rjmp	80004236 <_settingsInput+0xc6>
800041d6:	a1 78       	lsl	r8,0x1
800041d8:	49 f9       	lddpc	r9,80004254 <_settingsInput+0xe4>
800041da:	b2 88       	st.b	r9[0x0],r8
800041dc:	c2 d8       	rjmp	80004236 <_settingsInput+0xc6>
	}
	else if(switchState == 4){
800041de:	30 49       	mov	r9,4
800041e0:	f2 08 18 00 	cp.b	r8,r9
800041e4:	c2 91       	brne	80004236 <_settingsInput+0xc6>
		switch (selectedOption)
800041e6:	49 c8       	lddpc	r8,80004254 <_settingsInput+0xe4>
800041e8:	11 88       	ld.ub	r8,r8[0x0]
800041ea:	30 19       	mov	r9,1
800041ec:	f2 08 18 00 	cp.b	r8,r9
800041f0:	c0 60       	breq	800041fc <_settingsInput+0x8c>
800041f2:	30 49       	mov	r9,4
800041f4:	f2 08 18 00 	cp.b	r8,r9
800041f8:	c1 c1       	brne	80004230 <_settingsInput+0xc0>
800041fa:	c0 d8       	rjmp	80004214 <_settingsInput+0xa4>
		{
		case 1:
			editedTime = currentTime;
800041fc:	30 7a       	mov	r10,7
800041fe:	49 7b       	lddpc	r11,80004258 <_settingsInput+0xe8>
80004200:	49 7c       	lddpc	r12,8000425c <_settingsInput+0xec>
80004202:	f0 1f 00 18 	mcall	80004260 <_settingsInput+0xf0>
			currentMenuId = SETTINGS_HOUR;
80004206:	30 59       	mov	r9,5
80004208:	49 08       	lddpc	r8,80004248 <_settingsInput+0xd8>
8000420a:	b0 89       	st.b	r8[0x0],r9
			selectedOption = 1;
8000420c:	30 19       	mov	r9,1
8000420e:	49 28       	lddpc	r8,80004254 <_settingsInput+0xe4>
80004210:	b0 89       	st.b	r8[0x0],r9
			break;
80004212:	c0 f8       	rjmp	80004230 <_settingsInput+0xc0>
		case 2:
			break;
		case 4:
			textColor.value = (textColor.value == GREEN)?( WHITE):(GREEN);
80004214:	49 48       	lddpc	r8,80004264 <_settingsInput+0xf4>
80004216:	90 09       	ld.sh	r9,r8[0x0]
80004218:	e0 68 07 e0 	mov	r8,2016
8000421c:	e0 6a 07 e0 	mov	r10,2016
80004220:	f0 09 19 00 	cp.h	r9,r8
80004224:	f9 b8 00 ff 	moveq	r8,-1
80004228:	f4 08 17 10 	movne	r8,r10
8000422c:	48 ea       	lddpc	r10,80004264 <_settingsInput+0xf4>
8000422e:	b4 08       	st.h	r10[0x0],r8
			break;
		}
		menuChanged = true;
80004230:	30 19       	mov	r9,1
80004232:	48 78       	lddpc	r8,8000424c <_settingsInput+0xdc>
80004234:	b0 89       	st.b	r8[0x0],r9
	}
	switchState = 0;
80004236:	30 09       	mov	r9,0
80004238:	48 28       	lddpc	r8,80004240 <_settingsInput+0xd0>
8000423a:	b0 89       	st.b	r8[0x0],r9
8000423c:	d8 02       	popm	pc
8000423e:	00 00       	add	r0,r0
80004240:	00 00       	add	r0,r0
80004242:	07 ac       	ld.ub	r12,r3[0x2]
80004244:	00 00       	add	r0,r0
80004246:	07 aa       	ld.ub	r10,r3[0x2]
80004248:	00 00       	add	r0,r0
8000424a:	07 ad       	ld.ub	sp,r3[0x2]
8000424c:	00 00       	add	r0,r0
8000424e:	07 af       	ld.ub	pc,r3[0x2]
80004250:	00 00       	add	r0,r0
80004252:	04 44       	or	r4,r2
80004254:	00 00       	add	r0,r0
80004256:	04 28       	rsub	r8,r2
80004258:	00 00       	add	r0,r0
8000425a:	0a 7f       	tst	pc,r5
8000425c:	00 00       	add	r0,r0
8000425e:	07 b0       	ld.ub	r0,r3[0x3]
80004260:	80 00       	ld.sh	r0,r0[0x0]
80004262:	69 b8       	ld.w	r8,r4[0x6c]
80004264:	00 00       	add	r0,r0
80004266:	04 0c       	add	r12,r2

80004268 <_alarmInput>:
 *
 * Created 20.11.17 QVT
 * Last modified 20.11.17 QVT
 */
void _alarmInput(void){
	if(switchState == 0)
80004268:	49 f8       	lddpc	r8,800042e4 <_alarmInput+0x7c>
8000426a:	11 88       	ld.ub	r8,r8[0x0]
8000426c:	58 08       	cp.w	r8,0
8000426e:	5e 0c       	reteq	r12
		return;
	needRepaint = true;
80004270:	30 19       	mov	r9,1
80004272:	49 ea       	lddpc	r10,800042e8 <_alarmInput+0x80>
80004274:	b4 89       	st.b	r10[0x0],r9
	
	if(switchState == 1){
80004276:	f2 08 18 00 	cp.b	r8,r9
8000427a:	c0 c1       	brne	80004292 <_alarmInput+0x2a>
		currentMenuId = MAIN;
8000427c:	30 08       	mov	r8,0
8000427e:	49 c9       	lddpc	r9,800042ec <_alarmInput+0x84>
80004280:	b2 88       	st.b	r9[0x0],r8
		menuChanged = true;
80004282:	30 19       	mov	r9,1
80004284:	49 ba       	lddpc	r10,800042f0 <_alarmInput+0x88>
80004286:	b4 89       	st.b	r10[0x0],r9
		commandChanged = true;
80004288:	49 ba       	lddpc	r10,800042f4 <_alarmInput+0x8c>
8000428a:	b4 89       	st.b	r10[0x0],r9
		switchState = 0;
8000428c:	49 69       	lddpc	r9,800042e4 <_alarmInput+0x7c>
8000428e:	b2 88       	st.b	r9[0x0],r8
80004290:	5e fc       	retal	r12
	}
	else if(switchState == 2){
80004292:	30 29       	mov	r9,2
80004294:	f2 08 18 00 	cp.b	r8,r9
80004298:	c1 11       	brne	800042ba <_alarmInput+0x52>
		(selectedOption &(1<<0))?(selectedOption = (1<<3)):(selectedOption>>=1);
8000429a:	49 88       	lddpc	r8,800042f8 <_alarmInput+0x90>
8000429c:	11 88       	ld.ub	r8,r8[0x0]
8000429e:	f3 d8 c0 01 	bfextu	r9,r8,0x0,0x1
800042a2:	c0 50       	breq	800042ac <_alarmInput+0x44>
800042a4:	30 89       	mov	r9,8
800042a6:	49 58       	lddpc	r8,800042f8 <_alarmInput+0x90>
800042a8:	b0 89       	st.b	r8[0x0],r9
800042aa:	c0 48       	rjmp	800042b2 <_alarmInput+0x4a>
800042ac:	a1 98       	lsr	r8,0x1
800042ae:	49 39       	lddpc	r9,800042f8 <_alarmInput+0x90>
800042b0:	b2 88       	st.b	r9[0x0],r8
		switchState = 0;
800042b2:	30 09       	mov	r9,0
800042b4:	48 c8       	lddpc	r8,800042e4 <_alarmInput+0x7c>
800042b6:	b0 89       	st.b	r8[0x0],r9
800042b8:	5e fc       	retal	r12
	}
	else if (switchState == 3){
800042ba:	30 39       	mov	r9,3
800042bc:	f2 08 18 00 	cp.b	r8,r9
800042c0:	5e 1c       	retne	r12
		(selectedOption &(1<<3))?(selectedOption = (1<<0)):(selectedOption<<=1);
800042c2:	48 e8       	lddpc	r8,800042f8 <_alarmInput+0x90>
800042c4:	11 88       	ld.ub	r8,r8[0x0]
800042c6:	10 99       	mov	r9,r8
800042c8:	e2 19 00 08 	andl	r9,0x8,COH
800042cc:	c0 50       	breq	800042d6 <_alarmInput+0x6e>
800042ce:	30 19       	mov	r9,1
800042d0:	48 a8       	lddpc	r8,800042f8 <_alarmInput+0x90>
800042d2:	b0 89       	st.b	r8[0x0],r9
800042d4:	c0 48       	rjmp	800042dc <_alarmInput+0x74>
800042d6:	a1 78       	lsl	r8,0x1
800042d8:	48 89       	lddpc	r9,800042f8 <_alarmInput+0x90>
800042da:	b2 88       	st.b	r9[0x0],r8
		switchState = 0;
800042dc:	30 09       	mov	r9,0
800042de:	48 28       	lddpc	r8,800042e4 <_alarmInput+0x7c>
800042e0:	b0 89       	st.b	r8[0x0],r9
800042e2:	5e fc       	retal	r12
800042e4:	00 00       	add	r0,r0
800042e6:	07 ac       	ld.ub	r12,r3[0x2]
800042e8:	00 00       	add	r0,r0
800042ea:	07 aa       	ld.ub	r10,r3[0x2]
800042ec:	00 00       	add	r0,r0
800042ee:	07 ad       	ld.ub	sp,r3[0x2]
800042f0:	00 00       	add	r0,r0
800042f2:	07 af       	ld.ub	pc,r3[0x2]
800042f4:	00 00       	add	r0,r0
800042f6:	04 44       	or	r4,r2
800042f8:	00 00       	add	r0,r0
800042fa:	04 28       	rsub	r8,r2

800042fc <tc2_irq>:
	gpio_disable_pin_interrupt(PIN_SWITCH2);
	gpio_disable_pin_interrupt(PIN_SWITCH3);
}


__attribute__((__interrupt__)) void tc2_irq(void){
800042fc:	d4 01       	pushm	lr
	tc_stop(&AVR32_TC, TC2_CHANNEL);
800042fe:	30 2b       	mov	r11,2
80004300:	fe 7c 38 00 	mov	r12,-51200
80004304:	f0 1f 00 0c 	mcall	80004334 <tc2_irq+0x38>
	gpio_enable_pin_interrupt(PIN_SWITCH0, GPIO_RISING_EDGE);
80004308:	30 1b       	mov	r11,1
8000430a:	33 8c       	mov	r12,56
8000430c:	f0 1f 00 0b 	mcall	80004338 <tc2_irq+0x3c>
	gpio_enable_pin_interrupt(PIN_SWITCH1, GPIO_RISING_EDGE);
80004310:	30 1b       	mov	r11,1
80004312:	33 9c       	mov	r12,57
80004314:	f0 1f 00 09 	mcall	80004338 <tc2_irq+0x3c>
	gpio_enable_pin_interrupt(PIN_SWITCH2, GPIO_RISING_EDGE);
80004318:	30 1b       	mov	r11,1
8000431a:	33 ac       	mov	r12,58
8000431c:	f0 1f 00 07 	mcall	80004338 <tc2_irq+0x3c>
	gpio_enable_pin_interrupt(PIN_SWITCH3, GPIO_RISING_EDGE);
80004320:	30 1b       	mov	r11,1
80004322:	33 bc       	mov	r12,59
80004324:	f0 1f 00 05 	mcall	80004338 <tc2_irq+0x3c>
	
	AVR32_TC.channel[TC2_CHANNEL].SR;
80004328:	fe 78 38 00 	mov	r8,-51200
8000432c:	f0 f8 00 a0 	ld.w	r8,r8[160]
80004330:	d4 02       	popm	lr
80004332:	d6 03       	rete
80004334:	80 00       	ld.sh	r0,r0[0x0]
80004336:	31 98       	mov	r8,25
80004338:	80 00       	ld.sh	r0,r0[0x0]
8000433a:	2a 58       	sub	r8,-91

8000433c <switch_irq>:

/************************************************************************/
/* INTERRUPT                                                            */
/************************************************************************/

__attribute__((__interrupt__)) void switch_irq(void){
8000433c:	d4 01       	pushm	lr
	
	if 	(gpio_get_pin_interrupt_flag(PIN_SWITCH0))	{
8000433e:	33 8c       	mov	r12,56
80004340:	f0 1f 00 1c 	mcall	800043b0 <switch_irq+0x74>
80004344:	c0 50       	breq	8000434e <switch_irq+0x12>
		switchState = 1;
80004346:	30 19       	mov	r9,1
80004348:	49 b8       	lddpc	r8,800043b4 <switch_irq+0x78>
8000434a:	b0 89       	st.b	r8[0x0],r9
8000434c:	c1 88       	rjmp	8000437c <switch_irq+0x40>
	}
	else if (gpio_get_pin_interrupt_flag(PIN_SWITCH1)){
8000434e:	33 9c       	mov	r12,57
80004350:	f0 1f 00 18 	mcall	800043b0 <switch_irq+0x74>
80004354:	c0 50       	breq	8000435e <switch_irq+0x22>
		switchState = 2;
80004356:	30 29       	mov	r9,2
80004358:	49 78       	lddpc	r8,800043b4 <switch_irq+0x78>
8000435a:	b0 89       	st.b	r8[0x0],r9
8000435c:	c1 08       	rjmp	8000437c <switch_irq+0x40>
	}
	else if (gpio_get_pin_interrupt_flag(PIN_SWITCH2)){
8000435e:	33 ac       	mov	r12,58
80004360:	f0 1f 00 14 	mcall	800043b0 <switch_irq+0x74>
80004364:	c0 50       	breq	8000436e <switch_irq+0x32>
		switchState = 3;
80004366:	30 39       	mov	r9,3
80004368:	49 38       	lddpc	r8,800043b4 <switch_irq+0x78>
8000436a:	b0 89       	st.b	r8[0x0],r9
8000436c:	c0 88       	rjmp	8000437c <switch_irq+0x40>
	}
	else if (gpio_get_pin_interrupt_flag(PIN_SWITCH3)){
8000436e:	33 bc       	mov	r12,59
80004370:	f0 1f 00 10 	mcall	800043b0 <switch_irq+0x74>
80004374:	c0 40       	breq	8000437c <switch_irq+0x40>
		switchState = 4;
80004376:	30 49       	mov	r9,4
80004378:	48 f8       	lddpc	r8,800043b4 <switch_irq+0x78>
8000437a:	b0 89       	st.b	r8[0x0],r9
	}
	AVR32_GPIO.port[1].ifrc = 0xFF000000;
8000437c:	fc 19 ff 00 	movh	r9,0xff00
80004380:	fe 78 10 00 	mov	r8,-61440
80004384:	f1 49 01 d8 	st.w	r8[472],r9
	
	tc_start(&AVR32_TC, TC2_CHANNEL);
80004388:	30 2b       	mov	r11,2
8000438a:	fe 7c 38 00 	mov	r12,-51200
8000438e:	f0 1f 00 0b 	mcall	800043b8 <switch_irq+0x7c>
	gpio_disable_pin_interrupt(PIN_SWITCH0);
80004392:	33 8c       	mov	r12,56
80004394:	f0 1f 00 0a 	mcall	800043bc <switch_irq+0x80>
	gpio_disable_pin_interrupt(PIN_SWITCH1);
80004398:	33 9c       	mov	r12,57
8000439a:	f0 1f 00 09 	mcall	800043bc <switch_irq+0x80>
	gpio_disable_pin_interrupt(PIN_SWITCH2);
8000439e:	33 ac       	mov	r12,58
800043a0:	f0 1f 00 07 	mcall	800043bc <switch_irq+0x80>
	gpio_disable_pin_interrupt(PIN_SWITCH3);
800043a4:	33 bc       	mov	r12,59
800043a6:	f0 1f 00 06 	mcall	800043bc <switch_irq+0x80>
}
800043aa:	d4 02       	popm	lr
800043ac:	d6 03       	rete
800043ae:	00 00       	add	r0,r0
800043b0:	80 00       	ld.sh	r0,r0[0x0]
800043b2:	2a b4       	sub	r4,-85
800043b4:	00 00       	add	r0,r0
800043b6:	07 ac       	ld.ub	r12,r3[0x2]
800043b8:	80 00       	ld.sh	r0,r0[0x0]
800043ba:	31 86       	mov	r6,24
800043bc:	80 00       	ld.sh	r0,r0[0x0]
800043be:	2a 9e       	sub	lr,-87

800043c0 <_playFile>:

/************************************************************************/
/* BINDING FUNCTIONS                                                    */
/************************************************************************/

void _playFile(uint8_t fileNbr){
800043c0:	d4 21       	pushm	r4-r7,lr
800043c2:	18 94       	mov	r4,r12
	for(uint8_t i = 0; i < min(6,nbrOfFiles); i++){
800043c4:	48 f8       	lddpc	r8,80004400 <_playFile+0x40>
800043c6:	11 89       	ld.ub	r9,r8[0x0]
800043c8:	30 68       	mov	r8,6
800043ca:	f0 09 0d 48 	min	r8,r8,r9
800043ce:	58 08       	cp.w	r8,0
800043d0:	e0 8a 00 17 	brle	800043fe <_playFile+0x3e>
800043d4:	30 0c       	mov	r12,0
800043d6:	18 97       	mov	r7,r12
800043d8:	30 66       	mov	r6,6
800043da:	48 a5       	lddpc	r5,80004400 <_playFile+0x40>
		if(fileNbr & (1<<i)){
800043dc:	e8 0c 08 48 	asr	r8,r4,r12
800043e0:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
800043e4:	c0 50       	breq	800043ee <_playFile+0x2e>
			audio_setFileToPlay(i);
800043e6:	f0 1f 00 08 	mcall	80004404 <_playFile+0x44>
			audio_togglePausePlay();
800043ea:	f0 1f 00 08 	mcall	80004408 <_playFile+0x48>
/************************************************************************/
/* BINDING FUNCTIONS                                                    */
/************************************************************************/

void _playFile(uint8_t fileNbr){
	for(uint8_t i = 0; i < min(6,nbrOfFiles); i++){
800043ee:	2f f7       	sub	r7,-1
800043f0:	5c 57       	castu.b	r7
800043f2:	0e 9c       	mov	r12,r7
800043f4:	0b 88       	ld.ub	r8,r5[0x0]
800043f6:	ec 08 0d 48 	min	r8,r6,r8
800043fa:	10 37       	cp.w	r7,r8
800043fc:	cf 05       	brlt	800043dc <_playFile+0x1c>
800043fe:	d8 22       	popm	r4-r7,pc
80004400:	00 00       	add	r0,r0
80004402:	17 18       	ld.sh	r8,r11++
80004404:	80 00       	ld.sh	r0,r0[0x0]
80004406:	3c 68       	mov	r8,-58
80004408:	80 00       	ld.sh	r0,r0[0x0]
8000440a:	3a dc       	mov	r12,-83

8000440c <_settingsHourInput>:
		
	}
	switchState = 0;
}

void _settingsHourInput(void){
8000440c:	d4 01       	pushm	lr
	if(switchState == 0)
8000440e:	4d 48       	lddpc	r8,8000455c <_settingsHourInput+0x150>
80004410:	11 88       	ld.ub	r8,r8[0x0]
80004412:	58 08       	cp.w	r8,0
80004414:	e0 80 00 a3 	breq	8000455a <_settingsHourInput+0x14e>
		return;
	needRepaint = true;
80004418:	30 19       	mov	r9,1
8000441a:	4d 2a       	lddpc	r10,80004560 <_settingsHourInput+0x154>
8000441c:	b4 89       	st.b	r10[0x0],r9
	
	if(switchState == 1){
8000441e:	f2 08 18 00 	cp.b	r8,r9
80004422:	c0 81       	brne	80004432 <_settingsHourInput+0x26>
		currentMenuId = SETTINGS;
80004424:	30 29       	mov	r9,2
80004426:	4d 08       	lddpc	r8,80004564 <_settingsHourInput+0x158>
80004428:	b0 89       	st.b	r8[0x0],r9
		menuChanged = true;
8000442a:	30 19       	mov	r9,1
8000442c:	4c f8       	lddpc	r8,80004568 <_settingsHourInput+0x15c>
8000442e:	b0 89       	st.b	r8[0x0],r9
80004430:	c9 28       	rjmp	80004554 <_settingsHourInput+0x148>
	}
	else if(switchState == 2){
80004432:	30 29       	mov	r9,2
80004434:	f2 08 18 00 	cp.b	r8,r9
80004438:	c3 81       	brne	800044a8 <_settingsHourInput+0x9c>
		switch(selectedOption){
8000443a:	4c d8       	lddpc	r8,8000456c <_settingsHourInput+0x160>
8000443c:	11 88       	ld.ub	r8,r8[0x0]
8000443e:	30 09       	mov	r9,0
80004440:	f2 08 18 00 	cp.b	r8,r9
80004444:	c0 70       	breq	80004452 <_settingsHourInput+0x46>
80004446:	30 19       	mov	r9,1
80004448:	f2 08 18 00 	cp.b	r8,r9
8000444c:	e0 81 00 84 	brne	80004554 <_settingsHourInput+0x148>
80004450:	c1 68       	rjmp	8000447c <_settingsHourInput+0x70>
			case 0:
				editedTime.hours++;
80004452:	4c 89       	lddpc	r9,80004570 <_settingsHourInput+0x164>
80004454:	13 ca       	ld.ub	r10,r9[0x4]
80004456:	f4 08 16 01 	lsr	r8,r10,0x1
8000445a:	2f f8       	sub	r8,-1
8000445c:	f1 d8 c0 07 	bfextu	r8,r8,0x0,0x7
80004460:	f5 d8 d0 27 	bfins	r10,r8,0x1,0x7
80004464:	b2 ca       	st.b	r9[0x4],r10
				if(editedTime.hours > 24)
80004466:	59 88       	cp.w	r8,24
80004468:	e0 8a 00 76 	brle	80004554 <_settingsHourInput+0x148>
					editedTime.hours = 0;
8000446c:	12 98       	mov	r8,r9
8000446e:	f3 da c0 08 	bfextu	r9,r10,0x0,0x8
80004472:	30 0a       	mov	r10,0
80004474:	f3 da d0 27 	bfins	r9,r10,0x1,0x7
80004478:	b0 c9       	st.b	r8[0x4],r9
8000447a:	c6 d8       	rjmp	80004554 <_settingsHourInput+0x148>
				break;
			case 1:
				editedTime.minutes++;
8000447c:	4b d9       	lddpc	r9,80004570 <_settingsHourInput+0x164>
8000447e:	13 da       	ld.ub	r10,r9[0x5]
80004480:	f4 08 16 01 	lsr	r8,r10,0x1
80004484:	2f f8       	sub	r8,-1
80004486:	f1 d8 c0 07 	bfextu	r8,r8,0x0,0x7
8000448a:	f5 d8 d0 27 	bfins	r10,r8,0x1,0x7
8000448e:	b2 da       	st.b	r9[0x5],r10
				if(editedTime.minutes > 60)
80004490:	e0 48 00 3c 	cp.w	r8,60
80004494:	e0 8a 00 60 	brle	80004554 <_settingsHourInput+0x148>
					editedTime.minutes = 0;
80004498:	12 98       	mov	r8,r9
8000449a:	f3 da c0 08 	bfextu	r9,r10,0x0,0x8
8000449e:	30 0a       	mov	r10,0
800044a0:	f3 da d0 27 	bfins	r9,r10,0x1,0x7
800044a4:	b0 d9       	st.b	r8[0x5],r9
800044a6:	c5 78       	rjmp	80004554 <_settingsHourInput+0x148>
			/*case 2:
				currentTime.seconds++;
				break;*/
		}
	}
	else if(switchState == 3){
800044a8:	30 39       	mov	r9,3
800044aa:	f2 08 18 00 	cp.b	r8,r9
800044ae:	c3 71       	brne	8000451c <_settingsHourInput+0x110>
		switch(selectedOption){
800044b0:	4a f8       	lddpc	r8,8000456c <_settingsHourInput+0x160>
800044b2:	11 88       	ld.ub	r8,r8[0x0]
800044b4:	30 09       	mov	r9,0
800044b6:	f2 08 18 00 	cp.b	r8,r9
800044ba:	c0 60       	breq	800044c6 <_settingsHourInput+0xba>
800044bc:	30 19       	mov	r9,1
800044be:	f2 08 18 00 	cp.b	r8,r9
800044c2:	c4 91       	brne	80004554 <_settingsHourInput+0x148>
800044c4:	c1 68       	rjmp	800044f0 <_settingsHourInput+0xe4>
			case 0:
				editedTime.hours--;
800044c6:	4a b9       	lddpc	r9,80004570 <_settingsHourInput+0x164>
800044c8:	13 ca       	ld.ub	r10,r9[0x4]
800044ca:	f4 08 16 01 	lsr	r8,r10,0x1
800044ce:	28 18       	sub	r8,-127
800044d0:	f1 d8 c0 07 	bfextu	r8,r8,0x0,0x7
800044d4:	f5 d8 d0 27 	bfins	r10,r8,0x1,0x7
800044d8:	b2 ca       	st.b	r9[0x4],r10
				if(editedTime.hours > 24)
800044da:	59 88       	cp.w	r8,24
800044dc:	e0 8a 00 3c 	brle	80004554 <_settingsHourInput+0x148>
				editedTime.hours = 24;
800044e0:	12 98       	mov	r8,r9
800044e2:	f3 da c0 08 	bfextu	r9,r10,0x0,0x8
800044e6:	31 8a       	mov	r10,24
800044e8:	f3 da d0 27 	bfins	r9,r10,0x1,0x7
800044ec:	b0 c9       	st.b	r8[0x4],r9
800044ee:	c3 38       	rjmp	80004554 <_settingsHourInput+0x148>
				break;
			case 1:
				editedTime.minutes--;
800044f0:	4a 09       	lddpc	r9,80004570 <_settingsHourInput+0x164>
800044f2:	13 da       	ld.ub	r10,r9[0x5]
800044f4:	f4 08 16 01 	lsr	r8,r10,0x1
800044f8:	28 18       	sub	r8,-127
800044fa:	f1 d8 c0 07 	bfextu	r8,r8,0x0,0x7
800044fe:	f5 d8 d0 27 	bfins	r10,r8,0x1,0x7
80004502:	b2 da       	st.b	r9[0x5],r10
				if(editedTime.minutes > 60)
80004504:	e0 48 00 3c 	cp.w	r8,60
80004508:	e0 8a 00 26 	brle	80004554 <_settingsHourInput+0x148>
					editedTime.minutes = 60;
8000450c:	12 98       	mov	r8,r9
8000450e:	f3 da c0 08 	bfextu	r9,r10,0x0,0x8
80004512:	33 ca       	mov	r10,60
80004514:	f3 da d0 27 	bfins	r9,r10,0x1,0x7
80004518:	b0 d9       	st.b	r8[0x5],r9
8000451a:	c1 d8       	rjmp	80004554 <_settingsHourInput+0x148>
			/*case 2:
				currentTime.seconds--;
				break;*/
		}
	}
	else if(switchState == 4){
8000451c:	30 49       	mov	r9,4
8000451e:	f2 08 18 00 	cp.b	r8,r9
80004522:	c1 91       	brne	80004554 <_settingsHourInput+0x148>
		selectedOption++;
80004524:	49 29       	lddpc	r9,8000456c <_settingsHourInput+0x160>
80004526:	13 88       	ld.ub	r8,r9[0x0]
80004528:	2f f8       	sub	r8,-1
8000452a:	b2 88       	st.b	r9[0x0],r8
		
		//Hour, minutes /*and seconds*/ are set
		if(selectedOption > 1){
8000452c:	30 19       	mov	r9,1
8000452e:	f2 08 18 00 	cp.b	r8,r9
80004532:	e0 88 00 11 	brls	80004554 <_settingsHourInput+0x148>
			currentMenuId = SETTINGS;
80004536:	30 29       	mov	r9,2
80004538:	48 b8       	lddpc	r8,80004564 <_settingsHourInput+0x158>
8000453a:	b0 89       	st.b	r8[0x0],r9
			menuChanged = true;
8000453c:	30 19       	mov	r9,1
8000453e:	48 b8       	lddpc	r8,80004568 <_settingsHourInput+0x15c>
80004540:	b0 89       	st.b	r8[0x0],r9
			
			currentTime = editedTime;
80004542:	30 7a       	mov	r10,7
80004544:	48 bb       	lddpc	r11,80004570 <_settingsHourInput+0x164>
80004546:	48 cc       	lddpc	r12,80004574 <_settingsHourInput+0x168>
80004548:	f0 1f 00 0c 	mcall	80004578 <_settingsHourInput+0x16c>
			
			rtc_setTime();
8000454c:	f0 1f 00 0c 	mcall	8000457c <_settingsHourInput+0x170>
			rtc_usart_sendTimeToDisplay();
80004550:	f0 1f 00 0c 	mcall	80004580 <_settingsHourInput+0x174>
		}
	}
	switchState = 0;
80004554:	30 09       	mov	r9,0
80004556:	48 28       	lddpc	r8,8000455c <_settingsHourInput+0x150>
80004558:	b0 89       	st.b	r8[0x0],r9
8000455a:	d8 02       	popm	pc
8000455c:	00 00       	add	r0,r0
8000455e:	07 ac       	ld.ub	r12,r3[0x2]
80004560:	00 00       	add	r0,r0
80004562:	07 aa       	ld.ub	r10,r3[0x2]
80004564:	00 00       	add	r0,r0
80004566:	07 ad       	ld.ub	sp,r3[0x2]
80004568:	00 00       	add	r0,r0
8000456a:	07 af       	ld.ub	pc,r3[0x2]
8000456c:	00 00       	add	r0,r0
8000456e:	04 28       	rsub	r8,r2
80004570:	00 00       	add	r0,r0
80004572:	07 b0       	ld.ub	r0,r3[0x3]
80004574:	00 00       	add	r0,r0
80004576:	0a 7f       	tst	pc,r5
80004578:	80 00       	ld.sh	r0,r0[0x0]
8000457a:	69 b8       	ld.w	r8,r4[0x6c]
8000457c:	80 00       	ld.sh	r0,r0[0x0]
8000457e:	5f 68       	srmi	r8
80004580:	80 00       	ld.sh	r0,r0[0x0]
80004582:	60 ac       	ld.w	r12,r0[0x28]

80004584 <_musicPlayerInput>:
		(selectedOption &(1<<3))?(selectedOption = (1<<0)):(selectedOption<<=1);
		switchState = 0;
	}
}

void _musicPlayerInput(void){
80004584:	d4 01       	pushm	lr
	if(switchState == 0)
80004586:	49 a8       	lddpc	r8,800045ec <_musicPlayerInput+0x68>
80004588:	11 88       	ld.ub	r8,r8[0x0]
8000458a:	58 08       	cp.w	r8,0
8000458c:	c2 e0       	breq	800045e8 <_musicPlayerInput+0x64>
		return;
	needRepaint = true;
8000458e:	30 19       	mov	r9,1
80004590:	49 8a       	lddpc	r10,800045f0 <_musicPlayerInput+0x6c>
80004592:	b4 89       	st.b	r10[0x0],r9
		
	if(switchState == 1){
80004594:	f2 08 18 00 	cp.b	r8,r9
80004598:	c0 91       	brne	800045aa <_musicPlayerInput+0x26>
		//stop audio and return to previous menu
		audio_stop();
8000459a:	f0 1f 00 17 	mcall	800045f4 <_musicPlayerInput+0x70>
		currentMenuId = MUSIC;
8000459e:	30 18       	mov	r8,1
800045a0:	49 69       	lddpc	r9,800045f8 <_musicPlayerInput+0x74>
800045a2:	b2 88       	st.b	r9[0x0],r8
		menuChanged = true;
800045a4:	49 69       	lddpc	r9,800045fc <_musicPlayerInput+0x78>
800045a6:	b2 88       	st.b	r9[0x0],r8
800045a8:	c1 d8       	rjmp	800045e2 <_musicPlayerInput+0x5e>
	}
	else if(switchState == 2){
800045aa:	30 29       	mov	r9,2
800045ac:	f2 08 18 00 	cp.b	r8,r9
800045b0:	c0 81       	brne	800045c0 <_musicPlayerInput+0x3c>
		//volume down
		audio_setVolume(currentVolume - 10);
800045b2:	49 48       	lddpc	r8,80004600 <_musicPlayerInput+0x7c>
800045b4:	11 8c       	ld.ub	r12,r8[0x0]
800045b6:	20 ac       	sub	r12,10
800045b8:	5c 5c       	castu.b	r12
800045ba:	f0 1f 00 13 	mcall	80004604 <_musicPlayerInput+0x80>
800045be:	c1 28       	rjmp	800045e2 <_musicPlayerInput+0x5e>
	}
	else if(switchState == 3){
800045c0:	30 39       	mov	r9,3
800045c2:	f2 08 18 00 	cp.b	r8,r9
800045c6:	c0 81       	brne	800045d6 <_musicPlayerInput+0x52>
		//volume up
		audio_setVolume(currentVolume + 10);
800045c8:	48 e8       	lddpc	r8,80004600 <_musicPlayerInput+0x7c>
800045ca:	11 8c       	ld.ub	r12,r8[0x0]
800045cc:	2f 6c       	sub	r12,-10
800045ce:	5c 5c       	castu.b	r12
800045d0:	f0 1f 00 0d 	mcall	80004604 <_musicPlayerInput+0x80>
800045d4:	c0 78       	rjmp	800045e2 <_musicPlayerInput+0x5e>
	}
	else if(switchState == 4){
800045d6:	30 49       	mov	r9,4
800045d8:	f2 08 18 00 	cp.b	r8,r9
800045dc:	c0 31       	brne	800045e2 <_musicPlayerInput+0x5e>
		//toggle between pause and play
		audio_togglePausePlay();
800045de:	f0 1f 00 0b 	mcall	80004608 <_musicPlayerInput+0x84>
		
	}
	switchState = 0;
800045e2:	30 09       	mov	r9,0
800045e4:	48 28       	lddpc	r8,800045ec <_musicPlayerInput+0x68>
800045e6:	b0 89       	st.b	r8[0x0],r9
800045e8:	d8 02       	popm	pc
800045ea:	00 00       	add	r0,r0
800045ec:	00 00       	add	r0,r0
800045ee:	07 ac       	ld.ub	r12,r3[0x2]
800045f0:	00 00       	add	r0,r0
800045f2:	07 aa       	ld.ub	r10,r3[0x2]
800045f4:	80 00       	ld.sh	r0,r0[0x0]
800045f6:	3b 18       	mov	r8,-79
800045f8:	00 00       	add	r0,r0
800045fa:	07 ad       	ld.ub	sp,r3[0x2]
800045fc:	00 00       	add	r0,r0
800045fe:	07 af       	ld.ub	pc,r3[0x2]
80004600:	00 00       	add	r0,r0
80004602:	07 a4       	ld.ub	r4,r3[0x2]
80004604:	80 00       	ld.sh	r0,r0[0x0]
80004606:	3c 00       	mov	r0,-64
80004608:	80 00       	ld.sh	r0,r0[0x0]
8000460a:	3a dc       	mov	r12,-83

8000460c <_mainInput>:
 * Handle input for the main menu
 *
 * Created 20.11.17 QVT
 * Last modified 20.11.17 QVT
 */
void _mainInput(void) {
8000460c:	d4 01       	pushm	lr
8000460e:	20 6d       	sub	sp,24
	if(switchState == 0)
80004610:	4b 78       	lddpc	r8,800046ec <_mainInput+0xe0>
80004612:	11 88       	ld.ub	r8,r8[0x0]
80004614:	58 08       	cp.w	r8,0
80004616:	c6 90       	breq	800046e8 <_mainInput+0xdc>
		return;
	needRepaint = true;
80004618:	30 1a       	mov	r10,1
8000461a:	4b 69       	lddpc	r9,800046f0 <_mainInput+0xe4>
8000461c:	b2 8a       	st.b	r9[0x0],r10
	
	if(switchState == 4){
8000461e:	30 49       	mov	r9,4
80004620:	f2 08 18 00 	cp.b	r8,r9
80004624:	c1 91       	brne	80004656 <_mainInput+0x4a>
		if(selectedCommand == 0)
80004626:	4b 48       	lddpc	r8,800046f4 <_mainInput+0xe8>
80004628:	11 88       	ld.ub	r8,r8[0x0]
8000462a:	58 08       	cp.w	r8,0
8000462c:	c0 41       	brne	80004634 <_mainInput+0x28>
			currentMenuId = MUSIC;
8000462e:	4b 38       	lddpc	r8,800046f8 <_mainInput+0xec>
80004630:	b0 8a       	st.b	r8[0x0],r10
80004632:	c0 c8       	rjmp	8000464a <_mainInput+0x3e>
		else if(selectedCommand == 1)
80004634:	30 19       	mov	r9,1
80004636:	f2 08 18 00 	cp.b	r8,r9
8000463a:	c0 51       	brne	80004644 <_mainInput+0x38>
			currentMenuId = SETTINGS;
8000463c:	30 29       	mov	r9,2
8000463e:	4a f8       	lddpc	r8,800046f8 <_mainInput+0xec>
80004640:	b0 89       	st.b	r8[0x0],r9
80004642:	c0 48       	rjmp	8000464a <_mainInput+0x3e>
		else
			currentMenuId = ALARM;
80004644:	30 39       	mov	r9,3
80004646:	4a d8       	lddpc	r8,800046f8 <_mainInput+0xec>
80004648:	b0 89       	st.b	r8[0x0],r9
			
		menuChanged = true;
8000464a:	30 18       	mov	r8,1
8000464c:	4a c9       	lddpc	r9,800046fc <_mainInput+0xf0>
8000464e:	b2 88       	st.b	r9[0x0],r8
		selectedOption = 1;
80004650:	4a c9       	lddpc	r9,80004700 <_mainInput+0xf4>
80004652:	b2 88       	st.b	r9[0x0],r8
80004654:	c4 78       	rjmp	800046e2 <_mainInput+0xd6>
	}
	else if(switchState == 2){
80004656:	30 29       	mov	r9,2
80004658:	f2 08 18 00 	cp.b	r8,r9
8000465c:	c2 11       	brne	8000469e <_mainInput+0x92>
		selectedCommand = (selectedCommand == NBR_OF_FIRST_LEVEL_MENU - 1)?(0):(selectedCommand+1);
8000465e:	4a 68       	lddpc	r8,800046f4 <_mainInput+0xe8>
80004660:	11 88       	ld.ub	r8,r8[0x0]
80004662:	f2 08 18 00 	cp.b	r8,r9
80004666:	c0 31       	brne	8000466c <_mainInput+0x60>
80004668:	30 08       	mov	r8,0
8000466a:	c0 28       	rjmp	8000466e <_mainInput+0x62>
8000466c:	2f f8       	sub	r8,-1
8000466e:	4a 29       	lddpc	r9,800046f4 <_mainInput+0xe8>
80004670:	b2 88       	st.b	r9[0x0],r8
		commandChanged = true;
80004672:	30 19       	mov	r9,1
80004674:	4a 48       	lddpc	r8,80004704 <_mainInput+0xf8>
80004676:	b0 89       	st.b	r8[0x0],r9
		screen_SetPixels(Rect(0,40,320,50),(Color){BLACK});
80004678:	30 0b       	mov	r11,0
8000467a:	50 0b       	stdsp	sp[0x0],r11
8000467c:	33 28       	mov	r8,50
8000467e:	e0 69 01 40 	mov	r9,320
80004682:	32 8a       	mov	r10,40
80004684:	fa cc ff fc 	sub	r12,sp,-4
80004688:	f0 1f 00 20 	mcall	80004708 <_mainInput+0xfc>
8000468c:	40 08       	lddsp	r8,sp[0x0]
8000468e:	1a d8       	st.w	--sp,r8
80004690:	fa e8 00 08 	ld.d	r8,sp[8]
80004694:	bb 29       	st.d	--sp,r8
80004696:	f0 1f 00 1e 	mcall	8000470c <_mainInput+0x100>
8000469a:	2f dd       	sub	sp,-12
8000469c:	c2 38       	rjmp	800046e2 <_mainInput+0xd6>
	}
	else if(switchState == 3){
8000469e:	30 39       	mov	r9,3
800046a0:	f2 08 18 00 	cp.b	r8,r9
800046a4:	c1 f1       	brne	800046e2 <_mainInput+0xd6>
		selectedCommand = (selectedCommand == 0)?(NBR_OF_FIRST_LEVEL_MENU - 1):(selectedCommand-1);
800046a6:	49 48       	lddpc	r8,800046f4 <_mainInput+0xe8>
800046a8:	11 88       	ld.ub	r8,r8[0x0]
800046aa:	58 08       	cp.w	r8,0
800046ac:	c0 31       	brne	800046b2 <_mainInput+0xa6>
800046ae:	30 28       	mov	r8,2
800046b0:	c0 28       	rjmp	800046b4 <_mainInput+0xa8>
800046b2:	20 18       	sub	r8,1
800046b4:	49 09       	lddpc	r9,800046f4 <_mainInput+0xe8>
800046b6:	b2 88       	st.b	r9[0x0],r8
		commandChanged = true;
800046b8:	30 19       	mov	r9,1
800046ba:	49 38       	lddpc	r8,80004704 <_mainInput+0xf8>
800046bc:	b0 89       	st.b	r8[0x0],r9
		screen_SetPixels(Rect(0,40,320,50),(Color){BLACK});
800046be:	30 0b       	mov	r11,0
800046c0:	50 3b       	stdsp	sp[0xc],r11
800046c2:	33 28       	mov	r8,50
800046c4:	e0 69 01 40 	mov	r9,320
800046c8:	32 8a       	mov	r10,40
800046ca:	fa cc ff f0 	sub	r12,sp,-16
800046ce:	f0 1f 00 0f 	mcall	80004708 <_mainInput+0xfc>
800046d2:	40 38       	lddsp	r8,sp[0xc]
800046d4:	1a d8       	st.w	--sp,r8
800046d6:	fa e8 00 14 	ld.d	r8,sp[20]
800046da:	bb 29       	st.d	--sp,r8
800046dc:	f0 1f 00 0c 	mcall	8000470c <_mainInput+0x100>
800046e0:	2f dd       	sub	sp,-12
	}
	switchState = 0;
800046e2:	30 09       	mov	r9,0
800046e4:	48 28       	lddpc	r8,800046ec <_mainInput+0xe0>
800046e6:	b0 89       	st.b	r8[0x0],r9
}
800046e8:	2f ad       	sub	sp,-24
800046ea:	d8 02       	popm	pc
800046ec:	00 00       	add	r0,r0
800046ee:	07 ac       	ld.ub	r12,r3[0x2]
800046f0:	00 00       	add	r0,r0
800046f2:	07 aa       	ld.ub	r10,r3[0x2]
800046f4:	00 00       	add	r0,r0
800046f6:	07 ab       	ld.ub	r11,r3[0x2]
800046f8:	00 00       	add	r0,r0
800046fa:	07 ad       	ld.ub	sp,r3[0x2]
800046fc:	00 00       	add	r0,r0
800046fe:	07 af       	ld.ub	pc,r3[0x2]
80004700:	00 00       	add	r0,r0
80004702:	04 28       	rsub	r8,r2
80004704:	00 00       	add	r0,r0
80004706:	04 44       	or	r4,r2
80004708:	80 00       	ld.sh	r0,r0[0x0]
8000470a:	53 f4       	stdsp	sp[0xfc],r4
8000470c:	80 00       	ld.sh	r0,r0[0x0]
8000470e:	55 68       	stdsp	sp[0x158],r8

80004710 <_drawSettingsButton>:
	gfx_DrawTerminalButton((Vector2){82,4},"<","VolDwn",7,textColor);
	gfx_DrawTerminalButton((Vector2){160,4},">","VolUp",5,textColor);
	gfx_DrawTerminalButton((Vector2){238,4},"P","Pause",5,textColor);
}

void _drawSettingsButton(void){
80004710:	eb cd 40 c0 	pushm	r6-r7,lr
80004714:	20 4d       	sub	sp,16
	gfx_DrawTerminalButton((Vector2){4,4},"<","Back",4,textColor);
80004716:	30 47       	mov	r7,4
80004718:	0e 9a       	mov	r10,r7
8000471a:	4a 8b       	lddpc	r11,800047b8 <_drawSettingsButton+0xa8>
8000471c:	1a 9c       	mov	r12,sp
8000471e:	f0 1f 00 28 	mcall	800047bc <_drawSettingsButton+0xac>
80004722:	4a 86       	lddpc	r6,800047c0 <_drawSettingsButton+0xb0>
80004724:	20 1d       	sub	sp,4
80004726:	0e 9a       	mov	r10,r7
80004728:	0c 9b       	mov	r11,r6
8000472a:	1a 9c       	mov	r12,sp
8000472c:	f0 1f 00 24 	mcall	800047bc <_drawSettingsButton+0xac>
80004730:	40 18       	lddsp	r8,sp[0x4]
80004732:	1a d8       	st.w	--sp,r8
80004734:	0e 9a       	mov	r10,r7
80004736:	4a 4b       	lddpc	r11,800047c4 <_drawSettingsButton+0xb4>
80004738:	4a 4c       	lddpc	r12,800047c8 <_drawSettingsButton+0xb8>
8000473a:	f0 1f 00 25 	mcall	800047cc <_drawSettingsButton+0xbc>
	gfx_DrawTerminalButton((Vector2){82,4},"+","Plus",4,textColor);
8000473e:	0e 9a       	mov	r10,r7
80004740:	4a 4b       	lddpc	r11,800047d0 <_drawSettingsButton+0xc0>
80004742:	fa cc ff f4 	sub	r12,sp,-12
80004746:	f0 1f 00 1e 	mcall	800047bc <_drawSettingsButton+0xac>
8000474a:	20 1d       	sub	sp,4
8000474c:	0e 9a       	mov	r10,r7
8000474e:	0c 9b       	mov	r11,r6
80004750:	1a 9c       	mov	r12,sp
80004752:	f0 1f 00 1b 	mcall	800047bc <_drawSettingsButton+0xac>
80004756:	40 48       	lddsp	r8,sp[0x10]
80004758:	1a d8       	st.w	--sp,r8
8000475a:	0e 9a       	mov	r10,r7
8000475c:	49 eb       	lddpc	r11,800047d4 <_drawSettingsButton+0xc4>
8000475e:	49 fc       	lddpc	r12,800047d8 <_drawSettingsButton+0xc8>
80004760:	f0 1f 00 1b 	mcall	800047cc <_drawSettingsButton+0xbc>
	gfx_DrawTerminalButton((Vector2){160,4},"-","Minus",5,textColor);
80004764:	0e 9a       	mov	r10,r7
80004766:	49 eb       	lddpc	r11,800047dc <_drawSettingsButton+0xcc>
80004768:	fa cc ff e8 	sub	r12,sp,-24
8000476c:	f0 1f 00 14 	mcall	800047bc <_drawSettingsButton+0xac>
80004770:	20 1d       	sub	sp,4
80004772:	0e 9a       	mov	r10,r7
80004774:	0c 9b       	mov	r11,r6
80004776:	1a 9c       	mov	r12,sp
80004778:	f0 1f 00 11 	mcall	800047bc <_drawSettingsButton+0xac>
8000477c:	40 78       	lddsp	r8,sp[0x1c]
8000477e:	1a d8       	st.w	--sp,r8
80004780:	30 5a       	mov	r10,5
80004782:	49 8b       	lddpc	r11,800047e0 <_drawSettingsButton+0xd0>
80004784:	49 8c       	lddpc	r12,800047e4 <_drawSettingsButton+0xd4>
80004786:	f0 1f 00 12 	mcall	800047cc <_drawSettingsButton+0xbc>
	gfx_DrawTerminalButton((Vector2){238,4},"v","OK",2,textColor);
8000478a:	0e 9a       	mov	r10,r7
8000478c:	49 7b       	lddpc	r11,800047e8 <_drawSettingsButton+0xd8>
8000478e:	fa cc ff dc 	sub	r12,sp,-36
80004792:	f0 1f 00 0b 	mcall	800047bc <_drawSettingsButton+0xac>
80004796:	20 1d       	sub	sp,4
80004798:	0e 9a       	mov	r10,r7
8000479a:	0c 9b       	mov	r11,r6
8000479c:	1a 9c       	mov	r12,sp
8000479e:	f0 1f 00 08 	mcall	800047bc <_drawSettingsButton+0xac>
800047a2:	40 a8       	lddsp	r8,sp[0x28]
800047a4:	1a d8       	st.w	--sp,r8
800047a6:	30 2a       	mov	r10,2
800047a8:	49 1b       	lddpc	r11,800047ec <_drawSettingsButton+0xdc>
800047aa:	49 2c       	lddpc	r12,800047f0 <_drawSettingsButton+0xe0>
800047ac:	f0 1f 00 08 	mcall	800047cc <_drawSettingsButton+0xbc>
800047b0:	2f 8d       	sub	sp,-32
}
800047b2:	2f cd       	sub	sp,-16
800047b4:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
800047b8:	80 00       	ld.sh	r0,r0[0x0]
800047ba:	a2 78       	st.h	r1[0xe],r8
800047bc:	80 00       	ld.sh	r0,r0[0x0]
800047be:	69 b8       	ld.w	r8,r4[0x6c]
800047c0:	00 00       	add	r0,r0
800047c2:	04 0c       	add	r12,r2
800047c4:	80 00       	ld.sh	r0,r0[0x0]
800047c6:	a0 94       	st.b	r0[0x1],r4
800047c8:	80 00       	ld.sh	r0,r0[0x0]
800047ca:	a0 9c       	st.b	r0[0x1],r12
800047cc:	80 00       	ld.sh	r0,r0[0x0]
800047ce:	3e c0       	mov	r0,-20
800047d0:	80 00       	ld.sh	r0,r0[0x0]
800047d2:	a2 84       	st.b	r1[0x0],r4
800047d4:	80 00       	ld.sh	r0,r0[0x0]
800047d6:	a0 a0       	st.b	r0[0x2],r0
800047d8:	80 00       	ld.sh	r0,r0[0x0]
800047da:	a0 a8       	st.b	r0[0x2],r8
800047dc:	80 00       	ld.sh	r0,r0[0x0]
800047de:	a2 94       	st.b	r1[0x1],r4
800047e0:	80 00       	ld.sh	r0,r0[0x0]
800047e2:	a0 ac       	st.b	r0[0x2],r12
800047e4:	80 00       	ld.sh	r0,r0[0x0]
800047e6:	a0 b4       	st.b	r0[0x3],r4
800047e8:	80 00       	ld.sh	r0,r0[0x0]
800047ea:	a2 8c       	st.b	r1[0x0],r12
800047ec:	80 00       	ld.sh	r0,r0[0x0]
800047ee:	a0 b8       	st.b	r0[0x3],r8
800047f0:	80 00       	ld.sh	r0,r0[0x0]
800047f2:	a0 bc       	st.b	r0[0x3],r12

800047f4 <_settingsHourMenu>:
		menuChanged = false;
		audio_togglePausePlay();
	}
}

void _settingsHourMenu(bool firstDraw){
800047f4:	eb cd 40 e0 	pushm	r5-r7,lr
800047f8:	20 fd       	sub	sp,60
	if(firstDraw){
800047fa:	58 0c       	cp.w	r12,0
800047fc:	c5 20       	breq	800048a0 <_settingsHourMenu+0xac>
		selectedOption = 0;
800047fe:	30 05       	mov	r5,0
80004800:	4e 68       	lddpc	r8,80004998 <_settingsHourMenu+0x1a4>
80004802:	b0 85       	st.b	r8[0x0],r5
		screen_SetPixels(Rect(0,0,320,240),(Color){BLACK});
80004804:	30 0b       	mov	r11,0
80004806:	50 2b       	stdsp	sp[0x8],r11
80004808:	e0 68 00 f0 	mov	r8,240
8000480c:	e0 69 01 40 	mov	r9,320
80004810:	16 9a       	mov	r10,r11
80004812:	fa cc ff f4 	sub	r12,sp,-12
80004816:	f0 1f 00 62 	mcall	8000499c <_settingsHourMenu+0x1a8>
8000481a:	40 28       	lddsp	r8,sp[0x8]
8000481c:	1a d8       	st.w	--sp,r8
8000481e:	fa e8 00 10 	ld.d	r8,sp[16]
80004822:	bb 29       	st.d	--sp,r8
80004824:	f0 1f 00 5f 	mcall	800049a0 <_settingsHourMenu+0x1ac>
		
		_drawSettingsButton();
80004828:	f0 1f 00 5f 	mcall	800049a4 <_settingsHourMenu+0x1b0>
		
		gfx_BeginNewTerminal((Vector2){20,220});
8000482c:	30 47       	mov	r7,4
8000482e:	0e 9a       	mov	r10,r7
80004830:	4d eb       	lddpc	r11,800049a8 <_settingsHourMenu+0x1b4>
80004832:	fa cc ff e0 	sub	r12,sp,-32
80004836:	f0 1f 00 5e 	mcall	800049ac <_settingsHourMenu+0x1b8>
8000483a:	40 88       	lddsp	r8,sp[0x20]
8000483c:	1a d8       	st.w	--sp,r8
8000483e:	f0 1f 00 5d 	mcall	800049b0 <_settingsHourMenu+0x1bc>
		gfx_AddLineToTerminal("time -set -hours", 16, textColor, firstDraw);
80004842:	4d d6       	lddpc	r6,800049b4 <_settingsHourMenu+0x1c0>
80004844:	20 1d       	sub	sp,4
80004846:	0e 9a       	mov	r10,r7
80004848:	0c 9b       	mov	r11,r6
8000484a:	1a 9c       	mov	r12,sp
8000484c:	f0 1f 00 58 	mcall	800049ac <_settingsHourMenu+0x1b8>
80004850:	30 1a       	mov	r10,1
80004852:	31 0b       	mov	r11,16
80004854:	4d 9c       	lddpc	r12,800049b8 <_settingsHourMenu+0x1c4>
80004856:	f0 1f 00 5a 	mcall	800049bc <_settingsHourMenu+0x1c8>
		
		menuChanged = false;
8000485a:	4d a8       	lddpc	r8,800049c0 <_settingsHourMenu+0x1cc>
8000485c:	b0 85       	st.b	r8[0x0],r5
		
		gfx_BeginNewTerminal((Vector2){40,200});
8000485e:	0e 9a       	mov	r10,r7
80004860:	4d 9b       	lddpc	r11,800049c4 <_settingsHourMenu+0x1d0>
80004862:	fa cc ff d4 	sub	r12,sp,-44
80004866:	f0 1f 00 52 	mcall	800049ac <_settingsHourMenu+0x1b8>
8000486a:	40 b8       	lddsp	r8,sp[0x2c]
8000486c:	1a d8       	st.w	--sp,r8
8000486e:	f0 1f 00 51 	mcall	800049b0 <_settingsHourMenu+0x1bc>
		gfx_AddLineToTerminal("Hour = ",7,textColor, true);
80004872:	20 1d       	sub	sp,4
80004874:	0e 9a       	mov	r10,r7
80004876:	0c 9b       	mov	r11,r6
80004878:	1a 9c       	mov	r12,sp
8000487a:	f0 1f 00 4d 	mcall	800049ac <_settingsHourMenu+0x1b8>
8000487e:	30 1a       	mov	r10,1
80004880:	30 7b       	mov	r11,7
80004882:	4d 2c       	lddpc	r12,800049c8 <_settingsHourMenu+0x1d4>
80004884:	f0 1f 00 4e 	mcall	800049bc <_settingsHourMenu+0x1c8>
		gfx_AddLineToTerminal("Minute = ",9,textColor, true);
80004888:	20 1d       	sub	sp,4
8000488a:	0e 9a       	mov	r10,r7
8000488c:	0c 9b       	mov	r11,r6
8000488e:	1a 9c       	mov	r12,sp
80004890:	f0 1f 00 47 	mcall	800049ac <_settingsHourMenu+0x1b8>
80004894:	30 1a       	mov	r10,1
80004896:	30 9b       	mov	r11,9
80004898:	4c dc       	lddpc	r12,800049cc <_settingsHourMenu+0x1d8>
8000489a:	f0 1f 00 49 	mcall	800049bc <_settingsHourMenu+0x1c8>
8000489e:	2f 8d       	sub	sp,-32
	}
	
	uint8_t h[2] = {editedTime.hours/10 + 48, editedTime.hours % 10 + 48};
800048a0:	4c ca       	lddpc	r10,800049d0 <_settingsHourMenu+0x1dc>
800048a2:	15 cb       	ld.ub	r11,r10[0x4]
800048a4:	f7 db c0 27 	bfextu	r11,r11,0x1,0x7
800048a8:	e0 68 66 67 	mov	r8,26215
800048ac:	ea 18 66 66 	orh	r8,0x6666
800048b0:	f6 08 04 46 	muls.d	r6,r11,r8
800048b4:	0e 99       	mov	r9,r7
800048b6:	a3 49       	asr	r9,0x2
800048b8:	f2 cc ff d0 	sub	r12,r9,-48
800048bc:	ba cc       	st.b	sp[0x4],r12
800048be:	f2 09 00 29 	add	r9,r9,r9<<0x2
800048c2:	f6 09 01 1b 	sub	r11,r11,r9<<0x1
800048c6:	2d 0b       	sub	r11,-48
800048c8:	ba db       	st.b	sp[0x5],r11
	uint8_t m[2] = {editedTime.minutes/10 + 48, editedTime.minutes % 10 + 48};
800048ca:	15 d9       	ld.ub	r9,r10[0x5]
800048cc:	f3 d9 c0 27 	bfextu	r9,r9,0x1,0x7
800048d0:	f2 08 04 4a 	muls.d	r10,r9,r8
800048d4:	f6 08 14 02 	asr	r8,r11,0x2
800048d8:	f0 ca ff d0 	sub	r10,r8,-48
800048dc:	ba 8a       	st.b	sp[0x0],r10
800048de:	f0 08 00 28 	add	r8,r8,r8<<0x2
800048e2:	f2 08 01 19 	sub	r9,r9,r8<<0x1
800048e6:	2d 09       	sub	r9,-48
800048e8:	ba 99       	st.b	sp[0x1],r9
		
	screen_SetPixels(Rect(40 + 7*10, 200, 40 + 9*10, 220),(Color){BLACK});
800048ea:	30 07       	mov	r7,0
800048ec:	50 77       	stdsp	sp[0x1c],r7
800048ee:	e0 68 00 dc 	mov	r8,220
800048f2:	e0 69 00 82 	mov	r9,130
800048f6:	e0 6a 00 c8 	mov	r10,200
800048fa:	36 eb       	mov	r11,110
800048fc:	fa cc ff e0 	sub	r12,sp,-32
80004900:	f0 1f 00 27 	mcall	8000499c <_settingsHourMenu+0x1a8>
80004904:	40 78       	lddsp	r8,sp[0x1c]
80004906:	1a d8       	st.w	--sp,r8
80004908:	fa e8 00 24 	ld.d	r8,sp[36]
8000490c:	bb 29       	st.d	--sp,r8
8000490e:	f0 1f 00 25 	mcall	800049a0 <_settingsHourMenu+0x1ac>
	gfx_Label((Vector2){40 + 7 * 10, 200},(char*)h, 2, Small, textColor);
80004912:	30 46       	mov	r6,4
80004914:	0c 9a       	mov	r10,r6
80004916:	4b 0b       	lddpc	r11,800049d4 <_settingsHourMenu+0x1e0>
80004918:	fa cc ff cc 	sub	r12,sp,-52
8000491c:	f0 1f 00 24 	mcall	800049ac <_settingsHourMenu+0x1b8>
80004920:	4a 55       	lddpc	r5,800049b4 <_settingsHourMenu+0x1c0>
80004922:	20 1d       	sub	sp,4
80004924:	0c 9a       	mov	r10,r6
80004926:	0a 9b       	mov	r11,r5
80004928:	1a 9c       	mov	r12,sp
8000492a:	f0 1f 00 21 	mcall	800049ac <_settingsHourMenu+0x1b8>
8000492e:	40 e8       	lddsp	r8,sp[0x38]
80004930:	1a d8       	st.w	--sp,r8
80004932:	0e 9a       	mov	r10,r7
80004934:	30 2b       	mov	r11,2
80004936:	fa cc ff e8 	sub	r12,sp,-24
8000493a:	f0 1f 00 28 	mcall	800049d8 <_settingsHourMenu+0x1e4>
	//gfx_Label((Vector2){40 + 7 * 10, 200},(char*)((currentTime.hours/10) + 48), 1, Small, textColor);
	//gfx_Label((Vector2){40 + 8 * 10, 200},(char*)((currentTime.hours%10) + 48), 1, Small, textColor);
		
	screen_SetPixels(Rect(40 + 9*10, 180, 40 + 11*10, 200),(Color){BLACK});
8000493e:	51 07       	stdsp	sp[0x40],r7
80004940:	e0 68 00 c8 	mov	r8,200
80004944:	e0 69 00 96 	mov	r9,150
80004948:	e0 6a 00 b4 	mov	r10,180
8000494c:	e0 6b 00 82 	mov	r11,130
80004950:	fa cc ff bc 	sub	r12,sp,-68
80004954:	f0 1f 00 12 	mcall	8000499c <_settingsHourMenu+0x1a8>
80004958:	41 08       	lddsp	r8,sp[0x40]
8000495a:	1a d8       	st.w	--sp,r8
8000495c:	fa e8 00 48 	ld.d	r8,sp[72]
80004960:	bb 29       	st.d	--sp,r8
80004962:	f0 1f 00 10 	mcall	800049a0 <_settingsHourMenu+0x1ac>
	gfx_Label((Vector2){40 + 9 * 10, 180},(char*)m, 2, Small, textColor);
80004966:	2f 8d       	sub	sp,-32
80004968:	0c 9a       	mov	r10,r6
8000496a:	49 db       	lddpc	r11,800049dc <_settingsHourMenu+0x1e8>
8000496c:	fa cc ff c8 	sub	r12,sp,-56
80004970:	f0 1f 00 0f 	mcall	800049ac <_settingsHourMenu+0x1b8>
80004974:	20 1d       	sub	sp,4
80004976:	0c 9a       	mov	r10,r6
80004978:	0a 9b       	mov	r11,r5
8000497a:	1a 9c       	mov	r12,sp
8000497c:	f0 1f 00 0c 	mcall	800049ac <_settingsHourMenu+0x1b8>
80004980:	40 f8       	lddsp	r8,sp[0x3c]
80004982:	1a d8       	st.w	--sp,r8
80004984:	0e 9a       	mov	r10,r7
80004986:	30 2b       	mov	r11,2
80004988:	fa cc ff f8 	sub	r12,sp,-8
8000498c:	f0 1f 00 13 	mcall	800049d8 <_settingsHourMenu+0x1e4>
80004990:	2f ed       	sub	sp,-8
	//gfx_Label((Vector2){40 + 9 * 10, 180},(char*)(currentTime.minutes/10 + 48), 1, Small, textColor);
	//gfx_Label((Vector2){40 + 10 * 10, 180},(char*)(currentTime.minutes%10 + 48), 1, Small, textColor);
}
80004992:	2f 1d       	sub	sp,-60
80004994:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
80004998:	00 00       	add	r0,r0
8000499a:	04 28       	rsub	r8,r2
8000499c:	80 00       	ld.sh	r0,r0[0x0]
8000499e:	53 f4       	stdsp	sp[0xfc],r4
800049a0:	80 00       	ld.sh	r0,r0[0x0]
800049a2:	55 68       	stdsp	sp[0x158],r8
800049a4:	80 00       	ld.sh	r0,r0[0x0]
800049a6:	47 10       	lddsp	r0,sp[0x1c4]
800049a8:	80 00       	ld.sh	r0,r0[0x0]
800049aa:	a2 74       	st.h	r1[0xe],r4
800049ac:	80 00       	ld.sh	r0,r0[0x0]
800049ae:	69 b8       	ld.w	r8,r4[0x6c]
800049b0:	80 00       	ld.sh	r0,r0[0x0]
800049b2:	3c e0       	mov	r0,-50
800049b4:	00 00       	add	r0,r0
800049b6:	04 0c       	add	r12,r2
800049b8:	80 00       	ld.sh	r0,r0[0x0]
800049ba:	a0 c0       	st.b	r0[0x4],r0
800049bc:	80 00       	ld.sh	r0,r0[0x0]
800049be:	40 2c       	lddsp	r12,sp[0x8]
800049c0:	00 00       	add	r0,r0
800049c2:	07 af       	ld.ub	pc,r3[0x2]
800049c4:	80 00       	ld.sh	r0,r0[0x0]
800049c6:	a2 7c       	st.h	r1[0xe],r12
800049c8:	80 00       	ld.sh	r0,r0[0x0]
800049ca:	a0 d4       	st.b	r0[0x5],r4
800049cc:	80 00       	ld.sh	r0,r0[0x0]
800049ce:	a0 dc       	st.b	r0[0x5],r12
800049d0:	00 00       	add	r0,r0
800049d2:	07 b0       	ld.ub	r0,r3[0x3]
800049d4:	80 00       	ld.sh	r0,r0[0x0]
800049d6:	a2 90       	st.b	r1[0x1],r0
800049d8:	80 00       	ld.sh	r0,r0[0x0]
800049da:	3c fc       	mov	r12,-49
800049dc:	80 00       	ld.sh	r0,r0[0x0]
800049de:	a2 a8       	st.b	r1[0x2],r8

800049e0 <_drawMusicButton>:
	gfx_DrawTerminalButton((Vector2){82,4},"^","Up",4,textColor);
	gfx_DrawTerminalButton((Vector2){160,4},"v","Down",4,textColor);
	gfx_DrawTerminalButton((Vector2){238,4},">","Ok",4,textColor);
}

void _drawMusicButton(void){
800049e0:	eb cd 40 c0 	pushm	r6-r7,lr
800049e4:	20 4d       	sub	sp,16
	gfx_DrawTerminalButton((Vector2){4,4},"X","Back",4,textColor);
800049e6:	30 47       	mov	r7,4
800049e8:	0e 9a       	mov	r10,r7
800049ea:	4a 8b       	lddpc	r11,80004a88 <_drawMusicButton+0xa8>
800049ec:	1a 9c       	mov	r12,sp
800049ee:	f0 1f 00 28 	mcall	80004a8c <_drawMusicButton+0xac>
800049f2:	4a 86       	lddpc	r6,80004a90 <_drawMusicButton+0xb0>
800049f4:	20 1d       	sub	sp,4
800049f6:	0e 9a       	mov	r10,r7
800049f8:	0c 9b       	mov	r11,r6
800049fa:	1a 9c       	mov	r12,sp
800049fc:	f0 1f 00 24 	mcall	80004a8c <_drawMusicButton+0xac>
80004a00:	40 18       	lddsp	r8,sp[0x4]
80004a02:	1a d8       	st.w	--sp,r8
80004a04:	0e 9a       	mov	r10,r7
80004a06:	4a 4b       	lddpc	r11,80004a94 <_drawMusicButton+0xb4>
80004a08:	4a 4c       	lddpc	r12,80004a98 <_drawMusicButton+0xb8>
80004a0a:	f0 1f 00 25 	mcall	80004a9c <_drawMusicButton+0xbc>
	gfx_DrawTerminalButton((Vector2){82,4},"<","VolDwn",7,textColor);
80004a0e:	0e 9a       	mov	r10,r7
80004a10:	4a 4b       	lddpc	r11,80004aa0 <_drawMusicButton+0xc0>
80004a12:	fa cc ff f4 	sub	r12,sp,-12
80004a16:	f0 1f 00 1e 	mcall	80004a8c <_drawMusicButton+0xac>
80004a1a:	20 1d       	sub	sp,4
80004a1c:	0e 9a       	mov	r10,r7
80004a1e:	0c 9b       	mov	r11,r6
80004a20:	1a 9c       	mov	r12,sp
80004a22:	f0 1f 00 1b 	mcall	80004a8c <_drawMusicButton+0xac>
80004a26:	40 48       	lddsp	r8,sp[0x10]
80004a28:	1a d8       	st.w	--sp,r8
80004a2a:	30 7a       	mov	r10,7
80004a2c:	49 eb       	lddpc	r11,80004aa4 <_drawMusicButton+0xc4>
80004a2e:	49 fc       	lddpc	r12,80004aa8 <_drawMusicButton+0xc8>
80004a30:	f0 1f 00 1b 	mcall	80004a9c <_drawMusicButton+0xbc>
	gfx_DrawTerminalButton((Vector2){160,4},">","VolUp",5,textColor);
80004a34:	0e 9a       	mov	r10,r7
80004a36:	49 eb       	lddpc	r11,80004aac <_drawMusicButton+0xcc>
80004a38:	fa cc ff e8 	sub	r12,sp,-24
80004a3c:	f0 1f 00 14 	mcall	80004a8c <_drawMusicButton+0xac>
80004a40:	20 1d       	sub	sp,4
80004a42:	0e 9a       	mov	r10,r7
80004a44:	0c 9b       	mov	r11,r6
80004a46:	1a 9c       	mov	r12,sp
80004a48:	f0 1f 00 11 	mcall	80004a8c <_drawMusicButton+0xac>
80004a4c:	40 78       	lddsp	r8,sp[0x1c]
80004a4e:	1a d8       	st.w	--sp,r8
80004a50:	30 5a       	mov	r10,5
80004a52:	49 8b       	lddpc	r11,80004ab0 <_drawMusicButton+0xd0>
80004a54:	49 8c       	lddpc	r12,80004ab4 <_drawMusicButton+0xd4>
80004a56:	f0 1f 00 12 	mcall	80004a9c <_drawMusicButton+0xbc>
	gfx_DrawTerminalButton((Vector2){238,4},"P","Pause",5,textColor);
80004a5a:	0e 9a       	mov	r10,r7
80004a5c:	49 7b       	lddpc	r11,80004ab8 <_drawMusicButton+0xd8>
80004a5e:	fa cc ff dc 	sub	r12,sp,-36
80004a62:	f0 1f 00 0b 	mcall	80004a8c <_drawMusicButton+0xac>
80004a66:	20 1d       	sub	sp,4
80004a68:	0e 9a       	mov	r10,r7
80004a6a:	0c 9b       	mov	r11,r6
80004a6c:	1a 9c       	mov	r12,sp
80004a6e:	f0 1f 00 08 	mcall	80004a8c <_drawMusicButton+0xac>
80004a72:	40 a8       	lddsp	r8,sp[0x28]
80004a74:	1a d8       	st.w	--sp,r8
80004a76:	30 5a       	mov	r10,5
80004a78:	49 1b       	lddpc	r11,80004abc <_drawMusicButton+0xdc>
80004a7a:	49 2c       	lddpc	r12,80004ac0 <_drawMusicButton+0xe0>
80004a7c:	f0 1f 00 08 	mcall	80004a9c <_drawMusicButton+0xbc>
80004a80:	2f 8d       	sub	sp,-32
}
80004a82:	2f cd       	sub	sp,-16
80004a84:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80004a88:	80 00       	ld.sh	r0,r0[0x0]
80004a8a:	a2 80       	st.b	r1[0x0],r0
80004a8c:	80 00       	ld.sh	r0,r0[0x0]
80004a8e:	69 b8       	ld.w	r8,r4[0x6c]
80004a90:	00 00       	add	r0,r0
80004a92:	04 0c       	add	r12,r2
80004a94:	80 00       	ld.sh	r0,r0[0x0]
80004a96:	a0 94       	st.b	r0[0x1],r4
80004a98:	80 00       	ld.sh	r0,r0[0x0]
80004a9a:	a0 e8       	st.b	r0[0x6],r8
80004a9c:	80 00       	ld.sh	r0,r0[0x0]
80004a9e:	3e c0       	mov	r0,-20
80004aa0:	80 00       	ld.sh	r0,r0[0x0]
80004aa2:	a2 bc       	st.b	r1[0x3],r12
80004aa4:	80 00       	ld.sh	r0,r0[0x0]
80004aa6:	a0 ec       	st.b	r0[0x6],r12
80004aa8:	80 00       	ld.sh	r0,r0[0x0]
80004aaa:	a0 9c       	st.b	r0[0x1],r12
80004aac:	80 00       	ld.sh	r0,r0[0x0]
80004aae:	a2 a0       	st.b	r1[0x2],r0
80004ab0:	80 00       	ld.sh	r0,r0[0x0]
80004ab2:	a0 f4       	st.b	r0[0x7],r4
80004ab4:	80 00       	ld.sh	r0,r0[0x0]
80004ab6:	a0 88       	st.b	r0[0x0],r8
80004ab8:	80 00       	ld.sh	r0,r0[0x0]
80004aba:	a2 b0       	st.b	r1[0x3],r0
80004abc:	80 00       	ld.sh	r0,r0[0x0]
80004abe:	a0 fc       	st.b	r0[0x7],r12
80004ac0:	80 00       	ld.sh	r0,r0[0x0]
80004ac2:	a1 04       	ld.d	r4,r0

80004ac4 <_musicPlayerMenu>:
	gfx_AddOptionToTerminal("Alarme 2 : 09h 35m", 18,textColor, selectedOption & (1<<1), firstDraw, firstDraw);
	gfx_AddOptionToTerminal("Alarme 3 : 12h 00m", 18,textColor, selectedOption & (1<<2), firstDraw, firstDraw);
	gfx_AddOptionToTerminal("Alarme 4 : 06h 18m", 18,textColor, selectedOption & (1<<3), firstDraw, firstDraw);
}

void _musicPlayerMenu(bool firstDraw){
80004ac4:	eb cd 40 c0 	pushm	r6-r7,lr
80004ac8:	20 4d       	sub	sp,16
	if(firstDraw){
80004aca:	58 0c       	cp.w	r12,0
80004acc:	c3 10       	breq	80004b2e <_musicPlayerMenu+0x6a>
		screen_SetPixels(Rect(0,0,320,240),(Color){BLACK});
80004ace:	30 07       	mov	r7,0
80004ad0:	50 07       	stdsp	sp[0x0],r7
80004ad2:	e0 68 00 f0 	mov	r8,240
80004ad6:	e0 69 01 40 	mov	r9,320
80004ada:	0e 9a       	mov	r10,r7
80004adc:	0e 9b       	mov	r11,r7
80004ade:	fa cc ff fc 	sub	r12,sp,-4
80004ae2:	f0 1f 00 15 	mcall	80004b34 <_musicPlayerMenu+0x70>
80004ae6:	40 08       	lddsp	r8,sp[0x0]
80004ae8:	1a d8       	st.w	--sp,r8
80004aea:	fa e8 00 08 	ld.d	r8,sp[8]
80004aee:	bb 29       	st.d	--sp,r8
80004af0:	f0 1f 00 12 	mcall	80004b38 <_musicPlayerMenu+0x74>
			
		_drawMusicButton();
80004af4:	f0 1f 00 12 	mcall	80004b3c <_musicPlayerMenu+0x78>
			
		gfx_BeginNewTerminal((Vector2){20,220});
80004af8:	30 46       	mov	r6,4
80004afa:	0c 9a       	mov	r10,r6
80004afc:	49 1b       	lddpc	r11,80004b40 <_musicPlayerMenu+0x7c>
80004afe:	fa cc ff e8 	sub	r12,sp,-24
80004b02:	f0 1f 00 11 	mcall	80004b44 <_musicPlayerMenu+0x80>
80004b06:	40 68       	lddsp	r8,sp[0x18]
80004b08:	1a d8       	st.w	--sp,r8
80004b0a:	f0 1f 00 10 	mcall	80004b48 <_musicPlayerMenu+0x84>
		gfx_AddLineToTerminal("play *.wav", 10, textColor, firstDraw);
80004b0e:	20 1d       	sub	sp,4
80004b10:	0c 9a       	mov	r10,r6
80004b12:	48 fb       	lddpc	r11,80004b4c <_musicPlayerMenu+0x88>
80004b14:	1a 9c       	mov	r12,sp
80004b16:	f0 1f 00 0c 	mcall	80004b44 <_musicPlayerMenu+0x80>
80004b1a:	30 1a       	mov	r10,1
80004b1c:	30 ab       	mov	r11,10
80004b1e:	48 dc       	lddpc	r12,80004b50 <_musicPlayerMenu+0x8c>
80004b20:	f0 1f 00 0d 	mcall	80004b54 <_musicPlayerMenu+0x90>
		
		menuChanged = false;
80004b24:	48 d8       	lddpc	r8,80004b58 <_musicPlayerMenu+0x94>
80004b26:	b0 87       	st.b	r8[0x0],r7
		audio_togglePausePlay();
80004b28:	f0 1f 00 0d 	mcall	80004b5c <_musicPlayerMenu+0x98>
80004b2c:	2f bd       	sub	sp,-20
	}
}
80004b2e:	2f cd       	sub	sp,-16
80004b30:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80004b34:	80 00       	ld.sh	r0,r0[0x0]
80004b36:	53 f4       	stdsp	sp[0xfc],r4
80004b38:	80 00       	ld.sh	r0,r0[0x0]
80004b3a:	55 68       	stdsp	sp[0x158],r8
80004b3c:	80 00       	ld.sh	r0,r0[0x0]
80004b3e:	49 e0       	lddpc	r0,80004bb4 <_drawCommonButton+0x54>
80004b40:	80 00       	ld.sh	r0,r0[0x0]
80004b42:	a2 6c       	st.h	r1[0xc],r12
80004b44:	80 00       	ld.sh	r0,r0[0x0]
80004b46:	69 b8       	ld.w	r8,r4[0x6c]
80004b48:	80 00       	ld.sh	r0,r0[0x0]
80004b4a:	3c e0       	mov	r0,-50
80004b4c:	00 00       	add	r0,r0
80004b4e:	04 0c       	add	r12,r2
80004b50:	80 00       	ld.sh	r0,r0[0x0]
80004b52:	a1 08       	ld.d	r8,r0
80004b54:	80 00       	ld.sh	r0,r0[0x0]
80004b56:	40 2c       	lddsp	r12,sp[0x8]
80004b58:	00 00       	add	r0,r0
80004b5a:	07 af       	ld.ub	pc,r3[0x2]
80004b5c:	80 00       	ld.sh	r0,r0[0x0]
80004b5e:	3a dc       	mov	r12,-83

80004b60 <_drawCommonButton>:
	gfx_DrawLine((Vector2){99,99}, (Vector2){150, 186}, (Color){WHITE}, 15);
	char text[] = "LogoRetro.pixel";
	gfx_Label((Vector2){40,40}, text, sizeof(text)/sizeof(*text), Small, (Color){WHITE});
}

void _drawCommonButton(void){
80004b60:	eb cd 40 c0 	pushm	r6-r7,lr
80004b64:	20 4d       	sub	sp,16
	gfx_DrawTerminalButton((Vector2){4,4},"<","Back",4,textColor);
80004b66:	30 47       	mov	r7,4
80004b68:	0e 9a       	mov	r10,r7
80004b6a:	4a 8b       	lddpc	r11,80004c08 <_drawCommonButton+0xa8>
80004b6c:	1a 9c       	mov	r12,sp
80004b6e:	f0 1f 00 28 	mcall	80004c0c <_drawCommonButton+0xac>
80004b72:	4a 86       	lddpc	r6,80004c10 <_drawCommonButton+0xb0>
80004b74:	20 1d       	sub	sp,4
80004b76:	0e 9a       	mov	r10,r7
80004b78:	0c 9b       	mov	r11,r6
80004b7a:	1a 9c       	mov	r12,sp
80004b7c:	f0 1f 00 24 	mcall	80004c0c <_drawCommonButton+0xac>
80004b80:	40 18       	lddsp	r8,sp[0x4]
80004b82:	1a d8       	st.w	--sp,r8
80004b84:	0e 9a       	mov	r10,r7
80004b86:	4a 4b       	lddpc	r11,80004c14 <_drawCommonButton+0xb4>
80004b88:	4a 4c       	lddpc	r12,80004c18 <_drawCommonButton+0xb8>
80004b8a:	f0 1f 00 25 	mcall	80004c1c <_drawCommonButton+0xbc>
	gfx_DrawTerminalButton((Vector2){82,4},"^","Up",4,textColor);
80004b8e:	0e 9a       	mov	r10,r7
80004b90:	4a 4b       	lddpc	r11,80004c20 <_drawCommonButton+0xc0>
80004b92:	fa cc ff f4 	sub	r12,sp,-12
80004b96:	f0 1f 00 1e 	mcall	80004c0c <_drawCommonButton+0xac>
80004b9a:	20 1d       	sub	sp,4
80004b9c:	0e 9a       	mov	r10,r7
80004b9e:	0c 9b       	mov	r11,r6
80004ba0:	1a 9c       	mov	r12,sp
80004ba2:	f0 1f 00 1b 	mcall	80004c0c <_drawCommonButton+0xac>
80004ba6:	40 48       	lddsp	r8,sp[0x10]
80004ba8:	1a d8       	st.w	--sp,r8
80004baa:	0e 9a       	mov	r10,r7
80004bac:	49 eb       	lddpc	r11,80004c24 <_drawCommonButton+0xc4>
80004bae:	49 fc       	lddpc	r12,80004c28 <_drawCommonButton+0xc8>
80004bb0:	f0 1f 00 1b 	mcall	80004c1c <_drawCommonButton+0xbc>
	gfx_DrawTerminalButton((Vector2){160,4},"v","Down",4,textColor);
80004bb4:	0e 9a       	mov	r10,r7
80004bb6:	49 eb       	lddpc	r11,80004c2c <_drawCommonButton+0xcc>
80004bb8:	fa cc ff e8 	sub	r12,sp,-24
80004bbc:	f0 1f 00 14 	mcall	80004c0c <_drawCommonButton+0xac>
80004bc0:	20 1d       	sub	sp,4
80004bc2:	0e 9a       	mov	r10,r7
80004bc4:	0c 9b       	mov	r11,r6
80004bc6:	1a 9c       	mov	r12,sp
80004bc8:	f0 1f 00 11 	mcall	80004c0c <_drawCommonButton+0xac>
80004bcc:	40 78       	lddsp	r8,sp[0x1c]
80004bce:	1a d8       	st.w	--sp,r8
80004bd0:	0e 9a       	mov	r10,r7
80004bd2:	49 8b       	lddpc	r11,80004c30 <_drawCommonButton+0xd0>
80004bd4:	49 8c       	lddpc	r12,80004c34 <_drawCommonButton+0xd4>
80004bd6:	f0 1f 00 12 	mcall	80004c1c <_drawCommonButton+0xbc>
	gfx_DrawTerminalButton((Vector2){238,4},">","Ok",4,textColor);
80004bda:	0e 9a       	mov	r10,r7
80004bdc:	49 7b       	lddpc	r11,80004c38 <_drawCommonButton+0xd8>
80004bde:	fa cc ff dc 	sub	r12,sp,-36
80004be2:	f0 1f 00 0b 	mcall	80004c0c <_drawCommonButton+0xac>
80004be6:	20 1d       	sub	sp,4
80004be8:	0e 9a       	mov	r10,r7
80004bea:	0c 9b       	mov	r11,r6
80004bec:	1a 9c       	mov	r12,sp
80004bee:	f0 1f 00 08 	mcall	80004c0c <_drawCommonButton+0xac>
80004bf2:	40 a8       	lddsp	r8,sp[0x28]
80004bf4:	1a d8       	st.w	--sp,r8
80004bf6:	0e 9a       	mov	r10,r7
80004bf8:	49 1b       	lddpc	r11,80004c3c <_drawCommonButton+0xdc>
80004bfa:	49 2c       	lddpc	r12,80004c40 <_drawCommonButton+0xe0>
80004bfc:	f0 1f 00 08 	mcall	80004c1c <_drawCommonButton+0xbc>
80004c00:	2f 8d       	sub	sp,-32
}
80004c02:	2f cd       	sub	sp,-16
80004c04:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80004c08:	80 00       	ld.sh	r0,r0[0x0]
80004c0a:	a2 a4       	st.b	r1[0x2],r4
80004c0c:	80 00       	ld.sh	r0,r0[0x0]
80004c0e:	69 b8       	ld.w	r8,r4[0x6c]
80004c10:	00 00       	add	r0,r0
80004c12:	04 0c       	add	r12,r2
80004c14:	80 00       	ld.sh	r0,r0[0x0]
80004c16:	a0 94       	st.b	r0[0x1],r4
80004c18:	80 00       	ld.sh	r0,r0[0x0]
80004c1a:	a0 9c       	st.b	r0[0x1],r12
80004c1c:	80 00       	ld.sh	r0,r0[0x0]
80004c1e:	3e c0       	mov	r0,-20
80004c20:	80 00       	ld.sh	r0,r0[0x0]
80004c22:	a2 b4       	st.b	r1[0x3],r4
80004c24:	80 00       	ld.sh	r0,r0[0x0]
80004c26:	a1 14       	ld.d	r4,--r0
80004c28:	80 00       	ld.sh	r0,r0[0x0]
80004c2a:	a1 18       	ld.d	r8,--r0
80004c2c:	80 00       	ld.sh	r0,r0[0x0]
80004c2e:	a2 c0       	st.b	r1[0x4],r0
80004c30:	80 00       	ld.sh	r0,r0[0x0]
80004c32:	a1 1c       	ld.d	r12,--r0
80004c34:	80 00       	ld.sh	r0,r0[0x0]
80004c36:	a0 bc       	st.b	r0[0x3],r12
80004c38:	80 00       	ld.sh	r0,r0[0x0]
80004c3a:	a2 b8       	st.b	r1[0x3],r8
80004c3c:	80 00       	ld.sh	r0,r0[0x0]
80004c3e:	a1 24       	st.d	r0++,r4
80004c40:	80 00       	ld.sh	r0,r0[0x0]
80004c42:	a0 88       	st.b	r0[0x0],r8

80004c44 <_alarmMenu>:
	gfx_AddOptionToTerminal(timeStr, 25, textColor, selectedOption & (1<<(0)), firstDraw, firstDraw);
	gfx_AddOptionToTerminal("Date : 01/02/03", 15, textColor, selectedOption & (1<<(1)), firstDraw, firstDraw);
	gfx_AddOptionToTerminal("textColor = Green", 18, textColor, selectedOption & (1<<(2)), firstDraw, firstDraw);
}

void _alarmMenu(bool firstDraw){
80004c44:	eb cd 40 f8 	pushm	r3-r7,lr
80004c48:	20 5d       	sub	sp,20
80004c4a:	18 97       	mov	r7,r12
	if(firstDraw){
80004c4c:	58 0c       	cp.w	r12,0
80004c4e:	c2 f0       	breq	80004cac <_alarmMenu+0x68>
		screen_SetPixels(Rect(0,0,320,240),(Color){BLACK});
80004c50:	30 06       	mov	r6,0
80004c52:	50 06       	stdsp	sp[0x0],r6
80004c54:	e0 68 00 f0 	mov	r8,240
80004c58:	e0 69 01 40 	mov	r9,320
80004c5c:	0c 9a       	mov	r10,r6
80004c5e:	0c 9b       	mov	r11,r6
80004c60:	fa cc ff fc 	sub	r12,sp,-4
80004c64:	f0 1f 00 3b 	mcall	80004d50 <_alarmMenu+0x10c>
80004c68:	40 08       	lddsp	r8,sp[0x0]
80004c6a:	1a d8       	st.w	--sp,r8
80004c6c:	fa e8 00 08 	ld.d	r8,sp[8]
80004c70:	bb 29       	st.d	--sp,r8
80004c72:	f0 1f 00 39 	mcall	80004d54 <_alarmMenu+0x110>
		
		_drawCommonButton();
80004c76:	f0 1f 00 39 	mcall	80004d58 <_alarmMenu+0x114>
		menuChanged = false;
80004c7a:	4b 98       	lddpc	r8,80004d5c <_alarmMenu+0x118>
80004c7c:	b0 86       	st.b	r8[0x0],r6
		
		gfx_BeginNewTerminal((Vector2){20,220});
80004c7e:	30 46       	mov	r6,4
80004c80:	0c 9a       	mov	r10,r6
80004c82:	4b 8b       	lddpc	r11,80004d60 <_alarmMenu+0x11c>
80004c84:	fa cc ff e8 	sub	r12,sp,-24
80004c88:	f0 1f 00 37 	mcall	80004d64 <_alarmMenu+0x120>
80004c8c:	40 68       	lddsp	r8,sp[0x18]
80004c8e:	1a d8       	st.w	--sp,r8
80004c90:	f0 1f 00 36 	mcall	80004d68 <_alarmMenu+0x124>
		gfx_AddLineToTerminal("alarme -info", 12, textColor, firstDraw);
80004c94:	20 1d       	sub	sp,4
80004c96:	0c 9a       	mov	r10,r6
80004c98:	4b 5b       	lddpc	r11,80004d6c <_alarmMenu+0x128>
80004c9a:	1a 9c       	mov	r12,sp
80004c9c:	f0 1f 00 32 	mcall	80004d64 <_alarmMenu+0x120>
80004ca0:	30 1a       	mov	r10,1
80004ca2:	30 cb       	mov	r11,12
80004ca4:	4b 3c       	lddpc	r12,80004d70 <_alarmMenu+0x12c>
80004ca6:	f0 1f 00 34 	mcall	80004d74 <_alarmMenu+0x130>
80004caa:	2f bd       	sub	sp,-20
		
	}

	gfx_BeginNewTerminal((Vector2){20,200});
80004cac:	30 45       	mov	r5,4
80004cae:	0a 9a       	mov	r10,r5
80004cb0:	4b 2b       	lddpc	r11,80004d78 <_alarmMenu+0x134>
80004cb2:	fa cc ff f0 	sub	r12,sp,-16
80004cb6:	f0 1f 00 2c 	mcall	80004d64 <_alarmMenu+0x120>
80004cba:	40 48       	lddsp	r8,sp[0x10]
80004cbc:	1a d8       	st.w	--sp,r8
80004cbe:	f0 1f 00 2b 	mcall	80004d68 <_alarmMenu+0x124>
	gfx_AddOptionToTerminal("Alarme 1 : 18h 00m", 18,textColor, selectedOption & (1<<0), firstDraw, firstDraw);
80004cc2:	4a f4       	lddpc	r4,80004d7c <_alarmMenu+0x138>
80004cc4:	09 86       	ld.ub	r6,r4[0x0]
80004cc6:	ed d6 c0 01 	bfextu	r6,r6,0x0,0x1
80004cca:	4a 93       	lddpc	r3,80004d6c <_alarmMenu+0x128>
80004ccc:	20 1d       	sub	sp,4
80004cce:	0a 9a       	mov	r10,r5
80004cd0:	06 9b       	mov	r11,r3
80004cd2:	1a 9c       	mov	r12,sp
80004cd4:	f0 1f 00 24 	mcall	80004d64 <_alarmMenu+0x120>
80004cd8:	0e 98       	mov	r8,r7
80004cda:	0e 99       	mov	r9,r7
80004cdc:	0c 9a       	mov	r10,r6
80004cde:	31 2b       	mov	r11,18
80004ce0:	4a 8c       	lddpc	r12,80004d80 <_alarmMenu+0x13c>
80004ce2:	f0 1f 00 29 	mcall	80004d84 <_alarmMenu+0x140>
	gfx_AddOptionToTerminal("Alarme 2 : 09h 35m", 18,textColor, selectedOption & (1<<1), firstDraw, firstDraw);
80004ce6:	09 86       	ld.ub	r6,r4[0x0]
80004ce8:	ed d6 c0 21 	bfextu	r6,r6,0x1,0x1
80004cec:	20 1d       	sub	sp,4
80004cee:	0a 9a       	mov	r10,r5
80004cf0:	06 9b       	mov	r11,r3
80004cf2:	1a 9c       	mov	r12,sp
80004cf4:	f0 1f 00 1c 	mcall	80004d64 <_alarmMenu+0x120>
80004cf8:	0e 98       	mov	r8,r7
80004cfa:	0e 99       	mov	r9,r7
80004cfc:	0c 9a       	mov	r10,r6
80004cfe:	31 2b       	mov	r11,18
80004d00:	4a 2c       	lddpc	r12,80004d88 <_alarmMenu+0x144>
80004d02:	f0 1f 00 21 	mcall	80004d84 <_alarmMenu+0x140>
	gfx_AddOptionToTerminal("Alarme 3 : 12h 00m", 18,textColor, selectedOption & (1<<2), firstDraw, firstDraw);
80004d06:	09 86       	ld.ub	r6,r4[0x0]
80004d08:	ed d6 c0 41 	bfextu	r6,r6,0x2,0x1
80004d0c:	20 1d       	sub	sp,4
80004d0e:	0a 9a       	mov	r10,r5
80004d10:	06 9b       	mov	r11,r3
80004d12:	1a 9c       	mov	r12,sp
80004d14:	f0 1f 00 14 	mcall	80004d64 <_alarmMenu+0x120>
80004d18:	0e 98       	mov	r8,r7
80004d1a:	0e 99       	mov	r9,r7
80004d1c:	0c 9a       	mov	r10,r6
80004d1e:	31 2b       	mov	r11,18
80004d20:	49 bc       	lddpc	r12,80004d8c <_alarmMenu+0x148>
80004d22:	f0 1f 00 19 	mcall	80004d84 <_alarmMenu+0x140>
	gfx_AddOptionToTerminal("Alarme 4 : 06h 18m", 18,textColor, selectedOption & (1<<3), firstDraw, firstDraw);
80004d26:	09 86       	ld.ub	r6,r4[0x0]
80004d28:	ed d6 c0 61 	bfextu	r6,r6,0x3,0x1
80004d2c:	20 1d       	sub	sp,4
80004d2e:	0a 9a       	mov	r10,r5
80004d30:	06 9b       	mov	r11,r3
80004d32:	1a 9c       	mov	r12,sp
80004d34:	f0 1f 00 0c 	mcall	80004d64 <_alarmMenu+0x120>
80004d38:	0e 98       	mov	r8,r7
80004d3a:	0e 99       	mov	r9,r7
80004d3c:	0c 9a       	mov	r10,r6
80004d3e:	31 2b       	mov	r11,18
80004d40:	49 4c       	lddpc	r12,80004d90 <_alarmMenu+0x14c>
80004d42:	f0 1f 00 11 	mcall	80004d84 <_alarmMenu+0x140>
80004d46:	2f bd       	sub	sp,-20
}
80004d48:	2f bd       	sub	sp,-20
80004d4a:	e3 cd 80 f8 	ldm	sp++,r3-r7,pc
80004d4e:	00 00       	add	r0,r0
80004d50:	80 00       	ld.sh	r0,r0[0x0]
80004d52:	53 f4       	stdsp	sp[0xfc],r4
80004d54:	80 00       	ld.sh	r0,r0[0x0]
80004d56:	55 68       	stdsp	sp[0x158],r8
80004d58:	80 00       	ld.sh	r0,r0[0x0]
80004d5a:	4b 60       	lddpc	r0,80004e30 <_settingsMenu+0x9c>
80004d5c:	00 00       	add	r0,r0
80004d5e:	07 af       	ld.ub	pc,r3[0x2]
80004d60:	80 00       	ld.sh	r0,r0[0x0]
80004d62:	a2 c4       	st.b	r1[0x4],r4
80004d64:	80 00       	ld.sh	r0,r0[0x0]
80004d66:	69 b8       	ld.w	r8,r4[0x6c]
80004d68:	80 00       	ld.sh	r0,r0[0x0]
80004d6a:	3c e0       	mov	r0,-50
80004d6c:	00 00       	add	r0,r0
80004d6e:	04 0c       	add	r12,r2
80004d70:	80 00       	ld.sh	r0,r0[0x0]
80004d72:	a1 28       	st.d	r0++,r8
80004d74:	80 00       	ld.sh	r0,r0[0x0]
80004d76:	40 2c       	lddsp	r12,sp[0x8]
80004d78:	80 00       	ld.sh	r0,r0[0x0]
80004d7a:	a0 8e       	st.b	r0[0x0],lr
80004d7c:	00 00       	add	r0,r0
80004d7e:	04 28       	rsub	r8,r2
80004d80:	80 00       	ld.sh	r0,r0[0x0]
80004d82:	a1 38       	mul	r8,r0
80004d84:	80 00       	ld.sh	r0,r0[0x0]
80004d86:	3f 40       	mov	r0,-12
80004d88:	80 00       	ld.sh	r0,r0[0x0]
80004d8a:	a1 4c       	asr	r12,0x0
80004d8c:	80 00       	ld.sh	r0,r0[0x0]
80004d8e:	a1 60       	lsl	r0,0x0
80004d90:	80 00       	ld.sh	r0,r0[0x0]
80004d92:	a1 74       	lsl	r4,0x1

80004d94 <_settingsMenu>:
		}
	}
	
}

void _settingsMenu(bool firstDraw){
80004d94:	eb cd 40 f8 	pushm	r3-r7,lr
80004d98:	20 cd       	sub	sp,48
80004d9a:	18 97       	mov	r7,r12
	if(firstDraw){
80004d9c:	58 0c       	cp.w	r12,0
80004d9e:	c2 f0       	breq	80004dfc <_settingsMenu+0x68>
		screen_SetPixels(Rect(0,0,320,240),(Color){BLACK});
80004da0:	30 06       	mov	r6,0
80004da2:	50 76       	stdsp	sp[0x1c],r6
80004da4:	e0 68 00 f0 	mov	r8,240
80004da8:	e0 69 01 40 	mov	r9,320
80004dac:	0c 9a       	mov	r10,r6
80004dae:	0c 9b       	mov	r11,r6
80004db0:	fa cc ff e0 	sub	r12,sp,-32
80004db4:	f0 1f 00 55 	mcall	80004f08 <_settingsMenu+0x174>
80004db8:	40 78       	lddsp	r8,sp[0x1c]
80004dba:	1a d8       	st.w	--sp,r8
80004dbc:	fa e8 00 24 	ld.d	r8,sp[36]
80004dc0:	bb 29       	st.d	--sp,r8
80004dc2:	f0 1f 00 53 	mcall	80004f0c <_settingsMenu+0x178>
		
		_drawCommonButton();
80004dc6:	f0 1f 00 53 	mcall	80004f10 <_settingsMenu+0x17c>
		menuChanged = false;
80004dca:	4d 38       	lddpc	r8,80004f14 <_settingsMenu+0x180>
80004dcc:	b0 86       	st.b	r8[0x0],r6
		
		gfx_BeginNewTerminal((Vector2){20,220});
80004dce:	30 46       	mov	r6,4
80004dd0:	0c 9a       	mov	r10,r6
80004dd2:	4d 2b       	lddpc	r11,80004f18 <_settingsMenu+0x184>
80004dd4:	fa cc ff cc 	sub	r12,sp,-52
80004dd8:	f0 1f 00 51 	mcall	80004f1c <_settingsMenu+0x188>
80004ddc:	40 d8       	lddsp	r8,sp[0x34]
80004dde:	1a d8       	st.w	--sp,r8
80004de0:	f0 1f 00 50 	mcall	80004f20 <_settingsMenu+0x18c>
		gfx_AddLineToTerminal("sudo settings -h", 16, textColor, firstDraw);
80004de4:	20 1d       	sub	sp,4
80004de6:	0c 9a       	mov	r10,r6
80004de8:	4c fb       	lddpc	r11,80004f24 <_settingsMenu+0x190>
80004dea:	1a 9c       	mov	r12,sp
80004dec:	f0 1f 00 4c 	mcall	80004f1c <_settingsMenu+0x188>
80004df0:	30 1a       	mov	r10,1
80004df2:	31 0b       	mov	r11,16
80004df4:	4c dc       	lddpc	r12,80004f28 <_settingsMenu+0x194>
80004df6:	f0 1f 00 4e 	mcall	80004f2c <_settingsMenu+0x198>
80004dfa:	2f bd       	sub	sp,-20
	}
	
	char timeStr[25] = {'T','i','m','e',' ','=',' ',
		currentTime.hours/10 + 48, currentTime.hours % 10 + 48, 'h',
80004dfc:	4c d8       	lddpc	r8,80004f30 <_settingsMenu+0x19c>
80004dfe:	11 cc       	ld.ub	r12,r8[0x4]
80004e00:	f9 dc c0 27 	bfextu	r12,r12,0x1,0x7
		currentTime.minutes/10 + 48, currentTime.minutes % 10 + 48, 'm',
80004e04:	11 db       	ld.ub	r11,r8[0x5]
80004e06:	f7 db c0 27 	bfextu	r11,r11,0x1,0x7
		'\0'
	};
80004e0a:	30 08       	mov	r8,0
80004e0c:	30 09       	mov	r9,0
80004e0e:	fa e9 00 08 	st.d	sp[8],r8
80004e12:	fa e9 00 10 	st.d	sp[16],r8
80004e16:	30 08       	mov	r8,0
80004e18:	fb 68 00 18 	st.b	sp[24],r8
80004e1c:	35 48       	mov	r8,84
80004e1e:	ba 88       	st.b	sp[0x0],r8
80004e20:	36 98       	mov	r8,105
80004e22:	ba 98       	st.b	sp[0x1],r8
80004e24:	36 da       	mov	r10,109
80004e26:	ba aa       	st.b	sp[0x2],r10
80004e28:	36 58       	mov	r8,101
80004e2a:	ba b8       	st.b	sp[0x3],r8
80004e2c:	32 08       	mov	r8,32
80004e2e:	ba c8       	st.b	sp[0x4],r8
80004e30:	33 d9       	mov	r9,61
80004e32:	ba d9       	st.b	sp[0x5],r9
80004e34:	ba e8       	st.b	sp[0x6],r8
80004e36:	e0 68 66 67 	mov	r8,26215
80004e3a:	ea 18 66 66 	orh	r8,0x6666
80004e3e:	f8 08 04 44 	muls.d	r4,r12,r8
80004e42:	ea 09 14 02 	asr	r9,r5,0x2
80004e46:	f2 c6 ff d0 	sub	r6,r9,-48
80004e4a:	ba f6       	st.b	sp[0x7],r6
80004e4c:	f2 09 00 29 	add	r9,r9,r9<<0x2
80004e50:	f8 09 01 1c 	sub	r12,r12,r9<<0x1
80004e54:	2d 0c       	sub	r12,-48
80004e56:	fb 6c 00 08 	st.b	sp[8],r12
80004e5a:	36 89       	mov	r9,104
80004e5c:	fb 69 00 09 	st.b	sp[9],r9
80004e60:	f6 08 04 48 	muls.d	r8,r11,r8
80004e64:	f2 08 14 02 	asr	r8,r9,0x2
80004e68:	f0 c9 ff d0 	sub	r9,r8,-48
80004e6c:	fb 69 00 0a 	st.b	sp[10],r9
80004e70:	f0 08 00 28 	add	r8,r8,r8<<0x2
80004e74:	f6 08 01 1b 	sub	r11,r11,r8<<0x1
80004e78:	2d 0b       	sub	r11,-48
80004e7a:	fb 6b 00 0b 	st.b	sp[11],r11
80004e7e:	fb 6a 00 0c 	st.b	sp[12],r10
	
	char dateStr[25] = "Date = ";
	char colorStr[25] = "textColor = ";
	
	
	gfx_BeginNewTerminal((Vector2){20,200});
80004e82:	30 45       	mov	r5,4
80004e84:	0a 9a       	mov	r10,r5
80004e86:	4a cb       	lddpc	r11,80004f34 <_settingsMenu+0x1a0>
80004e88:	fa cc ff d4 	sub	r12,sp,-44
80004e8c:	f0 1f 00 24 	mcall	80004f1c <_settingsMenu+0x188>
80004e90:	40 b8       	lddsp	r8,sp[0x2c]
80004e92:	1a d8       	st.w	--sp,r8
80004e94:	f0 1f 00 23 	mcall	80004f20 <_settingsMenu+0x18c>
	gfx_AddOptionToTerminal(timeStr, 25, textColor, selectedOption & (1<<(0)), firstDraw, firstDraw);
80004e98:	4a 84       	lddpc	r4,80004f38 <_settingsMenu+0x1a4>
80004e9a:	09 86       	ld.ub	r6,r4[0x0]
80004e9c:	ed d6 c0 01 	bfextu	r6,r6,0x0,0x1
80004ea0:	4a 13       	lddpc	r3,80004f24 <_settingsMenu+0x190>
80004ea2:	20 1d       	sub	sp,4
80004ea4:	0a 9a       	mov	r10,r5
80004ea6:	06 9b       	mov	r11,r3
80004ea8:	1a 9c       	mov	r12,sp
80004eaa:	f0 1f 00 1d 	mcall	80004f1c <_settingsMenu+0x188>
80004eae:	0e 98       	mov	r8,r7
80004eb0:	0e 99       	mov	r9,r7
80004eb2:	0c 9a       	mov	r10,r6
80004eb4:	31 9b       	mov	r11,25
80004eb6:	fa cc ff f8 	sub	r12,sp,-8
80004eba:	f0 1f 00 21 	mcall	80004f3c <_settingsMenu+0x1a8>
	gfx_AddOptionToTerminal("Date : 01/02/03", 15, textColor, selectedOption & (1<<(1)), firstDraw, firstDraw);
80004ebe:	09 86       	ld.ub	r6,r4[0x0]
80004ec0:	ed d6 c0 21 	bfextu	r6,r6,0x1,0x1
80004ec4:	20 1d       	sub	sp,4
80004ec6:	0a 9a       	mov	r10,r5
80004ec8:	06 9b       	mov	r11,r3
80004eca:	1a 9c       	mov	r12,sp
80004ecc:	f0 1f 00 14 	mcall	80004f1c <_settingsMenu+0x188>
80004ed0:	0e 98       	mov	r8,r7
80004ed2:	0e 99       	mov	r9,r7
80004ed4:	0c 9a       	mov	r10,r6
80004ed6:	30 fb       	mov	r11,15
80004ed8:	49 ac       	lddpc	r12,80004f40 <_settingsMenu+0x1ac>
80004eda:	f0 1f 00 19 	mcall	80004f3c <_settingsMenu+0x1a8>
	gfx_AddOptionToTerminal("textColor = Green", 18, textColor, selectedOption & (1<<(2)), firstDraw, firstDraw);
80004ede:	09 86       	ld.ub	r6,r4[0x0]
80004ee0:	ed d6 c0 41 	bfextu	r6,r6,0x2,0x1
80004ee4:	20 1d       	sub	sp,4
80004ee6:	0a 9a       	mov	r10,r5
80004ee8:	06 9b       	mov	r11,r3
80004eea:	1a 9c       	mov	r12,sp
80004eec:	f0 1f 00 0c 	mcall	80004f1c <_settingsMenu+0x188>
80004ef0:	0e 98       	mov	r8,r7
80004ef2:	0e 99       	mov	r9,r7
80004ef4:	0c 9a       	mov	r10,r6
80004ef6:	31 2b       	mov	r11,18
80004ef8:	49 3c       	lddpc	r12,80004f44 <_settingsMenu+0x1b0>
80004efa:	f0 1f 00 11 	mcall	80004f3c <_settingsMenu+0x1a8>
80004efe:	2f cd       	sub	sp,-16
}
80004f00:	2f 4d       	sub	sp,-48
80004f02:	e3 cd 80 f8 	ldm	sp++,r3-r7,pc
80004f06:	00 00       	add	r0,r0
80004f08:	80 00       	ld.sh	r0,r0[0x0]
80004f0a:	53 f4       	stdsp	sp[0xfc],r4
80004f0c:	80 00       	ld.sh	r0,r0[0x0]
80004f0e:	55 68       	stdsp	sp[0x158],r8
80004f10:	80 00       	ld.sh	r0,r0[0x0]
80004f12:	4b 60       	lddpc	r0,80004fe8 <_musicMenu+0xa0>
80004f14:	00 00       	add	r0,r0
80004f16:	07 af       	ld.ub	pc,r3[0x2]
80004f18:	80 00       	ld.sh	r0,r0[0x0]
80004f1a:	a2 88       	st.b	r1[0x0],r8
80004f1c:	80 00       	ld.sh	r0,r0[0x0]
80004f1e:	69 b8       	ld.w	r8,r4[0x6c]
80004f20:	80 00       	ld.sh	r0,r0[0x0]
80004f22:	3c e0       	mov	r0,-50
80004f24:	00 00       	add	r0,r0
80004f26:	04 0c       	add	r12,r2
80004f28:	80 00       	ld.sh	r0,r0[0x0]
80004f2a:	a1 88       	lsr	r8,0x0
80004f2c:	80 00       	ld.sh	r0,r0[0x0]
80004f2e:	40 2c       	lddsp	r12,sp[0x8]
80004f30:	00 00       	add	r0,r0
80004f32:	0a 7f       	tst	pc,r5
80004f34:	80 00       	ld.sh	r0,r0[0x0]
80004f36:	a2 9c       	st.b	r1[0x1],r12
80004f38:	00 00       	add	r0,r0
80004f3a:	04 28       	rsub	r8,r2
80004f3c:	80 00       	ld.sh	r0,r0[0x0]
80004f3e:	3f 40       	mov	r0,-12
80004f40:	80 00       	ld.sh	r0,r0[0x0]
80004f42:	a1 9c       	lsr	r12,0x1
80004f44:	80 00       	ld.sh	r0,r0[0x0]
80004f46:	a1 ac       	sbr	r12,0x0

80004f48 <_musicMenu>:
 * otherwise only dynamic part are drawn
 *
 * Created 13.11.17 QVT
 * Last modified 13.11.17 QVT
 */
void _musicMenu(bool firstDraw){
80004f48:	d4 31       	pushm	r0-r7,lr
80004f4a:	20 9d       	sub	sp,36
80004f4c:	18 95       	mov	r5,r12
	static bool wasSDCardConnected;
	if(firstDraw){
80004f4e:	58 0c       	cp.w	r12,0
80004f50:	c3 70       	breq	80004fbe <_musicMenu+0x76>
		wasSDCardConnected = false;
80004f52:	30 09       	mov	r9,0
80004f54:	4d 38       	lddpc	r8,800050a0 <_musicMenu+0x158>
80004f56:	b0 89       	st.b	r8[0x0],r9
		if(sdcard_checkPresence()){
80004f58:	f0 1f 00 53 	mcall	800050a4 <_musicMenu+0x15c>
80004f5c:	c0 30       	breq	80004f62 <_musicMenu+0x1a>
			sdcard_mount();
80004f5e:	f0 1f 00 53 	mcall	800050a8 <_musicMenu+0x160>
		}
		screen_SetPixels(Rect(0,0,320,240),(Color){BLACK});
80004f62:	30 07       	mov	r7,0
80004f64:	50 07       	stdsp	sp[0x0],r7
80004f66:	e0 68 00 f0 	mov	r8,240
80004f6a:	e0 69 01 40 	mov	r9,320
80004f6e:	0e 9a       	mov	r10,r7
80004f70:	0e 9b       	mov	r11,r7
80004f72:	fa cc ff fc 	sub	r12,sp,-4
80004f76:	f0 1f 00 4e 	mcall	800050ac <_musicMenu+0x164>
80004f7a:	40 08       	lddsp	r8,sp[0x0]
80004f7c:	1a d8       	st.w	--sp,r8
80004f7e:	fa e8 00 08 	ld.d	r8,sp[8]
80004f82:	bb 29       	st.d	--sp,r8
80004f84:	f0 1f 00 4b 	mcall	800050b0 <_musicMenu+0x168>
	
		_drawCommonButton();
80004f88:	f0 1f 00 4b 	mcall	800050b4 <_musicMenu+0x16c>
		menuChanged = false;
80004f8c:	4c b8       	lddpc	r8,800050b8 <_musicMenu+0x170>
80004f8e:	b0 87       	st.b	r8[0x0],r7
	
		gfx_BeginNewTerminal((Vector2){20,220});
80004f90:	30 47       	mov	r7,4
80004f92:	0e 9a       	mov	r10,r7
80004f94:	4c ab       	lddpc	r11,800050bc <_musicMenu+0x174>
80004f96:	fa cc ff e8 	sub	r12,sp,-24
80004f9a:	f0 1f 00 4a 	mcall	800050c0 <_musicMenu+0x178>
80004f9e:	40 68       	lddsp	r8,sp[0x18]
80004fa0:	1a d8       	st.w	--sp,r8
80004fa2:	f0 1f 00 49 	mcall	800050c4 <_musicMenu+0x17c>
		
		gfx_AddLineToTerminal("ls | grep .wav", 14, textColor, firstDraw);
80004fa6:	20 1d       	sub	sp,4
80004fa8:	0e 9a       	mov	r10,r7
80004faa:	4c 8b       	lddpc	r11,800050c8 <_musicMenu+0x180>
80004fac:	1a 9c       	mov	r12,sp
80004fae:	f0 1f 00 45 	mcall	800050c0 <_musicMenu+0x178>
80004fb2:	30 1a       	mov	r10,1
80004fb4:	30 eb       	mov	r11,14
80004fb6:	4c 6c       	lddpc	r12,800050cc <_musicMenu+0x184>
80004fb8:	f0 1f 00 46 	mcall	800050d0 <_musicMenu+0x188>
80004fbc:	2f bd       	sub	sp,-20
	}
	
	gfx_BeginNewTerminal((Vector2){20,200});
80004fbe:	30 4a       	mov	r10,4
80004fc0:	4c 5b       	lddpc	r11,800050d4 <_musicMenu+0x18c>
80004fc2:	fa cc ff f0 	sub	r12,sp,-16
80004fc6:	f0 1f 00 3f 	mcall	800050c0 <_musicMenu+0x178>
80004fca:	40 48       	lddsp	r8,sp[0x10]
80004fcc:	1a d8       	st.w	--sp,r8
80004fce:	f0 1f 00 3e 	mcall	800050c4 <_musicMenu+0x17c>
		
	if(wasSDCardConnected != sdcard_checkPresence()){
80004fd2:	f0 1f 00 35 	mcall	800050a4 <_musicMenu+0x15c>
80004fd6:	2f fd       	sub	sp,-4
80004fd8:	4b 28       	lddpc	r8,800050a0 <_musicMenu+0x158>
80004fda:	11 88       	ld.ub	r8,r8[0x0]
80004fdc:	f8 08 18 00 	cp.b	r8,r12
80004fe0:	c2 80       	breq	80005030 <_musicMenu+0xe8>
		screen_SetPixels(Rect(20,14,320,220),(Color){BLACK});
80004fe2:	30 08       	mov	r8,0
80004fe4:	50 58       	stdsp	sp[0x14],r8
80004fe6:	e0 68 00 dc 	mov	r8,220
80004fea:	e0 69 01 40 	mov	r9,320
80004fee:	30 ea       	mov	r10,14
80004ff0:	31 4b       	mov	r11,20
80004ff2:	fa cc ff e8 	sub	r12,sp,-24
80004ff6:	f0 1f 00 2e 	mcall	800050ac <_musicMenu+0x164>
80004ffa:	40 58       	lddsp	r8,sp[0x14]
80004ffc:	1a d8       	st.w	--sp,r8
80004ffe:	fa e8 00 1c 	ld.d	r8,sp[28]
80005002:	bb 29       	st.d	--sp,r8
80005004:	f0 1f 00 2b 	mcall	800050b0 <_musicMenu+0x168>
		wasSDCardConnected = sdcard_checkPresence();
80005008:	f0 1f 00 27 	mcall	800050a4 <_musicMenu+0x15c>
8000500c:	4a 58       	lddpc	r8,800050a0 <_musicMenu+0x158>
8000500e:	b0 8c       	st.b	r8[0x0],r12
		if(!wasSDCardConnected){
80005010:	2f dd       	sub	sp,-12
80005012:	58 0c       	cp.w	r12,0
80005014:	c1 41       	brne	8000503c <_musicMenu+0xf4>
			gfx_AddLineToTerminal("> No results",12,(Color){RED}, firstDraw);
80005016:	30 08       	mov	r8,0
80005018:	50 88       	stdsp	sp[0x20],r8
8000501a:	31 f8       	mov	r8,31
8000501c:	fb 58 00 20 	st.h	sp[32],r8
80005020:	40 88       	lddsp	r8,sp[0x20]
80005022:	1a d8       	st.w	--sp,r8
80005024:	0a 9a       	mov	r10,r5
80005026:	30 cb       	mov	r11,12
80005028:	4a cc       	lddpc	r12,800050d8 <_musicMenu+0x190>
8000502a:	f0 1f 00 2a 	mcall	800050d0 <_musicMenu+0x188>
8000502e:	2f fd       	sub	sp,-4
		}
	}
	if(wasSDCardConnected){
80005030:	49 c8       	lddpc	r8,800050a0 <_musicMenu+0x158>
80005032:	11 89       	ld.ub	r9,r8[0x0]
80005034:	30 08       	mov	r8,0
80005036:	f0 09 18 00 	cp.b	r9,r8
8000503a:	c3 00       	breq	8000509a <_musicMenu+0x152>
		for(uint8_t i = 0; i < min(6,nbrOfFiles); i++){
8000503c:	4a 88       	lddpc	r8,800050dc <_musicMenu+0x194>
8000503e:	11 89       	ld.ub	r9,r8[0x0]
80005040:	30 68       	mov	r8,6
80005042:	f0 09 0d 48 	min	r8,r8,r9
80005046:	58 08       	cp.w	r8,0
80005048:	e0 8a 00 29 	brle	8000509a <_musicMenu+0x152>
8000504c:	30 06       	mov	r6,0
8000504e:	0c 97       	mov	r7,r6
			gfx_AddOptionToTerminal((char*)(files[i].name),25,textColor, selectedOption & (1<<(i)), firstDraw, firstDraw);
80005050:	4a 43       	lddpc	r3,800050e0 <_musicMenu+0x198>
80005052:	4a 52       	lddpc	r2,800050e4 <_musicMenu+0x19c>
80005054:	49 d1       	lddpc	r1,800050c8 <_musicMenu+0x180>
80005056:	30 40       	mov	r0,4
		if(!wasSDCardConnected){
			gfx_AddLineToTerminal("> No results",12,(Color){RED}, firstDraw);
		}
	}
	if(wasSDCardConnected){
		for(uint8_t i = 0; i < min(6,nbrOfFiles); i++){
80005058:	0a 94       	mov	r4,r5
8000505a:	0c 95       	mov	r5,r6
			gfx_AddOptionToTerminal((char*)(files[i].name),25,textColor, selectedOption & (1<<(i)), firstDraw, firstDraw);
8000505c:	07 86       	ld.ub	r6,r3[0x0]
8000505e:	ec 07 08 46 	asr	r6,r6,r7
80005062:	ed d6 c0 01 	bfextu	r6,r6,0x0,0x1
80005066:	a5 77       	lsl	r7,0x5
80005068:	04 07       	add	r7,r2
8000506a:	20 1d       	sub	sp,4
8000506c:	00 9a       	mov	r10,r0
8000506e:	02 9b       	mov	r11,r1
80005070:	1a 9c       	mov	r12,sp
80005072:	f0 1f 00 14 	mcall	800050c0 <_musicMenu+0x178>
80005076:	08 98       	mov	r8,r4
80005078:	08 99       	mov	r9,r4
8000507a:	0c 9a       	mov	r10,r6
8000507c:	31 9b       	mov	r11,25
8000507e:	0e 9c       	mov	r12,r7
80005080:	f0 1f 00 1a 	mcall	800050e8 <_musicMenu+0x1a0>
		if(!wasSDCardConnected){
			gfx_AddLineToTerminal("> No results",12,(Color){RED}, firstDraw);
		}
	}
	if(wasSDCardConnected){
		for(uint8_t i = 0; i < min(6,nbrOfFiles); i++){
80005084:	2f f5       	sub	r5,-1
80005086:	5c 55       	castu.b	r5
80005088:	0a 97       	mov	r7,r5
8000508a:	49 59       	lddpc	r9,800050dc <_musicMenu+0x194>
8000508c:	13 88       	ld.ub	r8,r9[0x0]
8000508e:	30 69       	mov	r9,6
80005090:	f2 08 0d 48 	min	r8,r9,r8
80005094:	2f fd       	sub	sp,-4
80005096:	10 35       	cp.w	r5,r8
80005098:	ce 25       	brlt	8000505c <_musicMenu+0x114>
			gfx_AddOptionToTerminal((char*)(files[i].name),25,textColor, selectedOption & (1<<(i)), firstDraw, firstDraw);
		}
	}
	
}
8000509a:	2f 7d       	sub	sp,-36
8000509c:	d8 32       	popm	r0-r7,pc
8000509e:	00 00       	add	r0,r0
800050a0:	00 00       	add	r0,r0
800050a2:	07 ae       	ld.ub	lr,r3[0x2]
800050a4:	80 00       	ld.sh	r0,r0[0x0]
800050a6:	65 54       	ld.w	r4,r2[0x54]
800050a8:	80 00       	ld.sh	r0,r0[0x0]
800050aa:	65 60       	ld.w	r0,r2[0x58]
800050ac:	80 00       	ld.sh	r0,r0[0x0]
800050ae:	53 f4       	stdsp	sp[0xfc],r4
800050b0:	80 00       	ld.sh	r0,r0[0x0]
800050b2:	55 68       	stdsp	sp[0x158],r8
800050b4:	80 00       	ld.sh	r0,r0[0x0]
800050b6:	4b 60       	lddpc	r0,8000518c <_mainMenu+0xa0>
800050b8:	00 00       	add	r0,r0
800050ba:	07 af       	ld.ub	pc,r3[0x2]
800050bc:	80 00       	ld.sh	r0,r0[0x0]
800050be:	a2 98       	st.b	r1[0x1],r8
800050c0:	80 00       	ld.sh	r0,r0[0x0]
800050c2:	69 b8       	ld.w	r8,r4[0x6c]
800050c4:	80 00       	ld.sh	r0,r0[0x0]
800050c6:	3c e0       	mov	r0,-50
800050c8:	00 00       	add	r0,r0
800050ca:	04 0c       	add	r12,r2
800050cc:	80 00       	ld.sh	r0,r0[0x0]
800050ce:	a1 c0       	cbr	r0,0x0
800050d0:	80 00       	ld.sh	r0,r0[0x0]
800050d2:	40 2c       	lddsp	r12,sp[0x8]
800050d4:	80 00       	ld.sh	r0,r0[0x0]
800050d6:	a2 ac       	st.b	r1[0x2],r12
800050d8:	80 00       	ld.sh	r0,r0[0x0]
800050da:	a1 d0       	cbr	r0,0x1
800050dc:	00 00       	add	r0,r0
800050de:	17 18       	ld.sh	r8,r11++
800050e0:	00 00       	add	r0,r0
800050e2:	04 28       	rsub	r8,r2
800050e4:	00 00       	add	r0,r0
800050e6:	0a 98       	mov	r8,r5
800050e8:	80 00       	ld.sh	r0,r0[0x0]
800050ea:	3f 40       	mov	r0,-12

800050ec <_mainMenu>:
 * otherwise only dynamic part are drawn
 *
 * Created 10.11.17 QVT
 * Last modified 10.11.17 QVT
 */
void _mainMenu(bool firstDraw){
800050ec:	eb cd 40 e0 	pushm	r5-r7,lr
800050f0:	20 5d       	sub	sp,20
800050f2:	18 97       	mov	r7,r12
	if(firstDraw){
800050f4:	58 0c       	cp.w	r12,0
800050f6:	c2 f0       	breq	80005154 <_mainMenu+0x68>
		screen_SetPixels(Rect(0,0,320,240),(Color){BLACK});
800050f8:	30 06       	mov	r6,0
800050fa:	50 06       	stdsp	sp[0x0],r6
800050fc:	e0 68 00 f0 	mov	r8,240
80005100:	e0 69 01 40 	mov	r9,320
80005104:	0c 9a       	mov	r10,r6
80005106:	0c 9b       	mov	r11,r6
80005108:	fa cc ff fc 	sub	r12,sp,-4
8000510c:	f0 1f 00 58 	mcall	8000526c <_mainMenu+0x180>
80005110:	40 08       	lddsp	r8,sp[0x0]
80005112:	1a d8       	st.w	--sp,r8
80005114:	fa e8 00 08 	ld.d	r8,sp[8]
80005118:	bb 29       	st.d	--sp,r8
8000511a:	f0 1f 00 56 	mcall	80005270 <_mainMenu+0x184>
	
		_drawCommonButton();
8000511e:	f0 1f 00 56 	mcall	80005274 <_mainMenu+0x188>
		menuChanged = false;
80005122:	4d 68       	lddpc	r8,80005278 <_mainMenu+0x18c>
80005124:	b0 86       	st.b	r8[0x0],r6
		
		gfx_BeginNewTerminal((Vector2){20,220});
80005126:	30 46       	mov	r6,4
80005128:	0c 9a       	mov	r10,r6
8000512a:	4d 5b       	lddpc	r11,8000527c <_mainMenu+0x190>
8000512c:	fa cc ff e8 	sub	r12,sp,-24
80005130:	f0 1f 00 54 	mcall	80005280 <_mainMenu+0x194>
80005134:	40 68       	lddsp	r8,sp[0x18]
80005136:	1a d8       	st.w	--sp,r8
80005138:	f0 1f 00 53 	mcall	80005284 <_mainMenu+0x198>
		
		gfx_AddLineToTerminal("status --complete", 17, textColor, firstDraw);
8000513c:	20 1d       	sub	sp,4
8000513e:	0c 9a       	mov	r10,r6
80005140:	4d 2b       	lddpc	r11,80005288 <_mainMenu+0x19c>
80005142:	1a 9c       	mov	r12,sp
80005144:	f0 1f 00 4f 	mcall	80005280 <_mainMenu+0x194>
80005148:	30 1a       	mov	r10,1
8000514a:	31 1b       	mov	r11,17
8000514c:	4d 0c       	lddpc	r12,8000528c <_mainMenu+0x1a0>
8000514e:	f0 1f 00 51 	mcall	80005290 <_mainMenu+0x1a4>
80005152:	2f bd       	sub	sp,-20
	}
	
	gfx_BeginNewTerminal((Vector2){20,200});
80005154:	30 46       	mov	r6,4
80005156:	0c 9a       	mov	r10,r6
80005158:	4c fb       	lddpc	r11,80005294 <_mainMenu+0x1a8>
8000515a:	fa cc ff f0 	sub	r12,sp,-16
8000515e:	f0 1f 00 49 	mcall	80005280 <_mainMenu+0x194>
80005162:	40 48       	lddsp	r8,sp[0x10]
80005164:	1a d8       	st.w	--sp,r8
80005166:	f0 1f 00 48 	mcall	80005284 <_mainMenu+0x198>
	gfx_AddOptionToTerminal("Vendredi",8,textColor,false,firstDraw,firstDraw);
8000516a:	4c 85       	lddpc	r5,80005288 <_mainMenu+0x19c>
8000516c:	20 1d       	sub	sp,4
8000516e:	0c 9a       	mov	r10,r6
80005170:	0a 9b       	mov	r11,r5
80005172:	1a 9c       	mov	r12,sp
80005174:	f0 1f 00 43 	mcall	80005280 <_mainMenu+0x194>
80005178:	0e 98       	mov	r8,r7
8000517a:	0e 99       	mov	r9,r7
8000517c:	30 0a       	mov	r10,0
8000517e:	30 8b       	mov	r11,8
80005180:	4c 6c       	lddpc	r12,80005298 <_mainMenu+0x1ac>
80005182:	f0 1f 00 47 	mcall	8000529c <_mainMenu+0x1b0>
	gfx_AddOptionToTerminal("10/11/17", 8, textColor,false,firstDraw, firstDraw);
80005186:	20 1d       	sub	sp,4
80005188:	0c 9a       	mov	r10,r6
8000518a:	0a 9b       	mov	r11,r5
8000518c:	1a 9c       	mov	r12,sp
8000518e:	f0 1f 00 3d 	mcall	80005280 <_mainMenu+0x194>
80005192:	0e 98       	mov	r8,r7
80005194:	0e 99       	mov	r9,r7
80005196:	30 0a       	mov	r10,0
80005198:	30 8b       	mov	r11,8
8000519a:	4c 2c       	lddpc	r12,800052a0 <_mainMenu+0x1b4>
8000519c:	f0 1f 00 40 	mcall	8000529c <_mainMenu+0x1b0>
	gfx_AddOptionToTerminal("15h 30m" ,  7, textColor,false,firstDraw, firstDraw);
800051a0:	20 1d       	sub	sp,4
800051a2:	0c 9a       	mov	r10,r6
800051a4:	0a 9b       	mov	r11,r5
800051a6:	1a 9c       	mov	r12,sp
800051a8:	f0 1f 00 36 	mcall	80005280 <_mainMenu+0x194>
800051ac:	0e 98       	mov	r8,r7
800051ae:	0e 99       	mov	r9,r7
800051b0:	30 0a       	mov	r10,0
800051b2:	30 7b       	mov	r11,7
800051b4:	4b cc       	lddpc	r12,800052a4 <_mainMenu+0x1b8>
800051b6:	f0 1f 00 3a 	mcall	8000529c <_mainMenu+0x1b0>
	gfx_AddOptionToTerminal("Alarme 1 disabled" ,  26, textColor,false,firstDraw, firstDraw);
800051ba:	20 1d       	sub	sp,4
800051bc:	0c 9a       	mov	r10,r6
800051be:	0a 9b       	mov	r11,r5
800051c0:	1a 9c       	mov	r12,sp
800051c2:	f0 1f 00 30 	mcall	80005280 <_mainMenu+0x194>
800051c6:	0e 98       	mov	r8,r7
800051c8:	0e 99       	mov	r9,r7
800051ca:	30 0a       	mov	r10,0
800051cc:	31 ab       	mov	r11,26
800051ce:	4b 7c       	lddpc	r12,800052a8 <_mainMenu+0x1bc>
800051d0:	f0 1f 00 33 	mcall	8000529c <_mainMenu+0x1b0>
	gfx_AddOptionToTerminal("Alarme 2 enabled" ,  25, textColor,false,firstDraw, firstDraw);
800051d4:	20 1d       	sub	sp,4
800051d6:	0c 9a       	mov	r10,r6
800051d8:	0a 9b       	mov	r11,r5
800051da:	1a 9c       	mov	r12,sp
800051dc:	f0 1f 00 29 	mcall	80005280 <_mainMenu+0x194>
800051e0:	0e 98       	mov	r8,r7
800051e2:	0e 99       	mov	r9,r7
800051e4:	30 0a       	mov	r10,0
800051e6:	31 9b       	mov	r11,25
800051e8:	4b 1c       	lddpc	r12,800052ac <_mainMenu+0x1c0>
800051ea:	f0 1f 00 2d 	mcall	8000529c <_mainMenu+0x1b0>
	
	if(selectedCommand == 0){
800051ee:	4b 18       	lddpc	r8,800052b0 <_mainMenu+0x1c4>
800051f0:	11 88       	ld.ub	r8,r8[0x0]
800051f2:	2f ad       	sub	sp,-24
800051f4:	58 08       	cp.w	r8,0
800051f6:	c1 21       	brne	8000521a <_mainMenu+0x12e>
		gfx_cmdLine("ls | grep .wave", 15, textColor,commandChanged);
800051f8:	4a f7       	lddpc	r7,800052b4 <_mainMenu+0x1c8>
800051fa:	0f 86       	ld.ub	r6,r7[0x0]
800051fc:	20 1d       	sub	sp,4
800051fe:	30 4a       	mov	r10,4
80005200:	0a 9b       	mov	r11,r5
80005202:	1a 9c       	mov	r12,sp
80005204:	f0 1f 00 1f 	mcall	80005280 <_mainMenu+0x194>
80005208:	0c 9a       	mov	r10,r6
8000520a:	30 fb       	mov	r11,15
8000520c:	4a bc       	lddpc	r12,800052b8 <_mainMenu+0x1cc>
8000520e:	f0 1f 00 2c 	mcall	800052bc <_mainMenu+0x1d0>
		commandChanged = false;
80005212:	30 08       	mov	r8,0
80005214:	ae 88       	st.b	r7[0x0],r8
80005216:	2f fd       	sub	sp,-4
80005218:	c2 68       	rjmp	80005264 <_mainMenu+0x178>
	}
	else if(selectedCommand == 1){
8000521a:	30 19       	mov	r9,1
8000521c:	f2 08 18 00 	cp.b	r8,r9
80005220:	c1 21       	brne	80005244 <_mainMenu+0x158>
		gfx_cmdLine("sudo settings -h", 16, textColor,commandChanged);
80005222:	4a 57       	lddpc	r7,800052b4 <_mainMenu+0x1c8>
80005224:	0f 86       	ld.ub	r6,r7[0x0]
80005226:	20 1d       	sub	sp,4
80005228:	30 4a       	mov	r10,4
8000522a:	49 8b       	lddpc	r11,80005288 <_mainMenu+0x19c>
8000522c:	1a 9c       	mov	r12,sp
8000522e:	f0 1f 00 15 	mcall	80005280 <_mainMenu+0x194>
80005232:	0c 9a       	mov	r10,r6
80005234:	31 0b       	mov	r11,16
80005236:	4a 3c       	lddpc	r12,800052c0 <_mainMenu+0x1d4>
80005238:	f0 1f 00 21 	mcall	800052bc <_mainMenu+0x1d0>
		commandChanged = false;
8000523c:	30 08       	mov	r8,0
8000523e:	ae 88       	st.b	r7[0x0],r8
80005240:	2f fd       	sub	sp,-4
80005242:	c1 18       	rjmp	80005264 <_mainMenu+0x178>
	}
	else {
		gfx_cmdLine("alarm -info", 11, textColor,commandChanged);
80005244:	49 c7       	lddpc	r7,800052b4 <_mainMenu+0x1c8>
80005246:	0f 86       	ld.ub	r6,r7[0x0]
80005248:	20 1d       	sub	sp,4
8000524a:	30 4a       	mov	r10,4
8000524c:	48 fb       	lddpc	r11,80005288 <_mainMenu+0x19c>
8000524e:	1a 9c       	mov	r12,sp
80005250:	f0 1f 00 0c 	mcall	80005280 <_mainMenu+0x194>
80005254:	0c 9a       	mov	r10,r6
80005256:	30 bb       	mov	r11,11
80005258:	49 bc       	lddpc	r12,800052c4 <_mainMenu+0x1d8>
8000525a:	f0 1f 00 19 	mcall	800052bc <_mainMenu+0x1d0>
		commandChanged = false;
8000525e:	30 08       	mov	r8,0
80005260:	ae 88       	st.b	r7[0x0],r8
80005262:	2f fd       	sub	sp,-4
	}
}
80005264:	2f bd       	sub	sp,-20
80005266:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
8000526a:	00 00       	add	r0,r0
8000526c:	80 00       	ld.sh	r0,r0[0x0]
8000526e:	53 f4       	stdsp	sp[0xfc],r4
80005270:	80 00       	ld.sh	r0,r0[0x0]
80005272:	55 68       	stdsp	sp[0x158],r8
80005274:	80 00       	ld.sh	r0,r0[0x0]
80005276:	4b 60       	lddpc	r0,8000534c <gui_Init+0x84>
80005278:	00 00       	add	r0,r0
8000527a:	07 af       	ld.ub	pc,r3[0x2]
8000527c:	80 00       	ld.sh	r0,r0[0x0]
8000527e:	a2 68       	st.h	r1[0xc],r8
80005280:	80 00       	ld.sh	r0,r0[0x0]
80005282:	69 b8       	ld.w	r8,r4[0x6c]
80005284:	80 00       	ld.sh	r0,r0[0x0]
80005286:	3c e0       	mov	r0,-50
80005288:	00 00       	add	r0,r0
8000528a:	04 0c       	add	r12,r2
8000528c:	80 00       	ld.sh	r0,r0[0x0]
8000528e:	a1 e0       	*unknown*
80005290:	80 00       	ld.sh	r0,r0[0x0]
80005292:	40 2c       	lddsp	r12,sp[0x8]
80005294:	80 00       	ld.sh	r0,r0[0x0]
80005296:	a2 70       	st.h	r1[0xe],r0
80005298:	80 00       	ld.sh	r0,r0[0x0]
8000529a:	a1 f4       	*unknown*
8000529c:	80 00       	ld.sh	r0,r0[0x0]
8000529e:	3f 40       	mov	r0,-12
800052a0:	80 00       	ld.sh	r0,r0[0x0]
800052a2:	a2 00       	st.h	r1[0x0],r0
800052a4:	80 00       	ld.sh	r0,r0[0x0]
800052a6:	a2 0c       	st.h	r1[0x0],r12
800052a8:	80 00       	ld.sh	r0,r0[0x0]
800052aa:	a2 14       	st.h	r1[0x2],r4
800052ac:	80 00       	ld.sh	r0,r0[0x0]
800052ae:	a2 28       	st.h	r1[0x4],r8
800052b0:	00 00       	add	r0,r0
800052b2:	07 ab       	ld.ub	r11,r3[0x2]
800052b4:	00 00       	add	r0,r0
800052b6:	04 44       	or	r4,r2
800052b8:	80 00       	ld.sh	r0,r0[0x0]
800052ba:	a2 3c       	st.h	r1[0x6],r12
800052bc:	80 00       	ld.sh	r0,r0[0x0]
800052be:	3e 7c       	mov	r12,-25
800052c0:	80 00       	ld.sh	r0,r0[0x0]
800052c2:	a1 88       	lsr	r8,0x0
800052c4:	80 00       	ld.sh	r0,r0[0x0]
800052c6:	a2 4c       	st.h	r1[0x8],r12

800052c8 <gui_Init>:

/************************************************************************/
/* FUNCTIONS                                                            */
/************************************************************************/

void gui_Init(void){
800052c8:	eb cd 40 c0 	pushm	r6-r7,lr
800052cc:	20 3d       	sub	sp,12
	gpio_enable_pin_glitch_filter(PIN_SWITCH0);
800052ce:	33 8c       	mov	r12,56
800052d0:	f0 1f 00 2b 	mcall	8000537c <gui_Init+0xb4>
	gpio_enable_pin_pull_up(PIN_SWITCH0);
800052d4:	33 8c       	mov	r12,56
800052d6:	f0 1f 00 2b 	mcall	80005380 <gui_Init+0xb8>
	gpio_enable_pin_interrupt(PIN_SWITCH0, GPIO_RISING_EDGE);
800052da:	30 1b       	mov	r11,1
800052dc:	33 8c       	mov	r12,56
800052de:	f0 1f 00 2a 	mcall	80005384 <gui_Init+0xbc>

	gpio_enable_pin_glitch_filter(PIN_SWITCH1);
800052e2:	33 9c       	mov	r12,57
800052e4:	f0 1f 00 26 	mcall	8000537c <gui_Init+0xb4>
	gpio_enable_pin_pull_up(PIN_SWITCH1);
800052e8:	33 9c       	mov	r12,57
800052ea:	f0 1f 00 26 	mcall	80005380 <gui_Init+0xb8>
	gpio_enable_pin_interrupt(PIN_SWITCH1, GPIO_RISING_EDGE);
800052ee:	30 1b       	mov	r11,1
800052f0:	33 9c       	mov	r12,57
800052f2:	f0 1f 00 25 	mcall	80005384 <gui_Init+0xbc>

	gpio_enable_pin_glitch_filter(PIN_SWITCH2);
800052f6:	33 ac       	mov	r12,58
800052f8:	f0 1f 00 21 	mcall	8000537c <gui_Init+0xb4>
	gpio_enable_pin_pull_up(PIN_SWITCH2);
800052fc:	33 ac       	mov	r12,58
800052fe:	f0 1f 00 21 	mcall	80005380 <gui_Init+0xb8>
	gpio_enable_pin_interrupt(PIN_SWITCH2, GPIO_RISING_EDGE);
80005302:	30 1b       	mov	r11,1
80005304:	33 ac       	mov	r12,58
80005306:	f0 1f 00 20 	mcall	80005384 <gui_Init+0xbc>

	gpio_enable_pin_glitch_filter(PIN_SWITCH3);
8000530a:	33 bc       	mov	r12,59
8000530c:	f0 1f 00 1c 	mcall	8000537c <gui_Init+0xb4>
	gpio_enable_pin_pull_up(PIN_SWITCH3);
80005310:	33 bc       	mov	r12,59
80005312:	f0 1f 00 1c 	mcall	80005380 <gui_Init+0xb8>
	gpio_enable_pin_interrupt(PIN_SWITCH3, GPIO_RISING_EDGE);
80005316:	30 1b       	mov	r11,1
80005318:	33 bc       	mov	r12,59
8000531a:	f0 1f 00 1b 	mcall	80005384 <gui_Init+0xbc>
	
	INTC_register_interrupt(&switch_irq, AVR32_GPIO_IRQ7, AVR32_INTC_INT0);
8000531e:	30 0a       	mov	r10,0
80005320:	34 7b       	mov	r11,71
80005322:	49 ac       	lddpc	r12,80005388 <gui_Init+0xc0>
80005324:	f0 1f 00 1a 	mcall	8000538c <gui_Init+0xc4>
		.cpcstop  = false,     // Counter clock stopped with RC compare.

		.burst    = TC_BURST_NOT_GATED,     // Burst signal selection.
		.clki     = TC_CLOCK_RISING_EDGE,     // Clock inversion.
		.tcclks   = TC_CLOCK_SOURCE_TC5          // Int. source clock 1 connected to PBA/16
	};
80005328:	30 27       	mov	r7,2
8000532a:	50 17       	stdsp	sp[0x4],r7
8000532c:	30 36       	mov	r6,3
8000532e:	ec 08 15 0d 	lsl	r8,r6,0xd
80005332:	30 49       	mov	r9,4
80005334:	f1 d9 d0 03 	bfins	r8,r9,0x0,0x3
80005338:	50 28       	stdsp	sp[0x8],r8
	
	const tc_interrupt_t TC2_INTERRUPT =
	{
		.etrgs = 0, .ldrbs = 0, .ldras = 0, .cpcs  = 1,
		.cpbs  = 0, .cpas  = 0, .lovrs = 0, .covfs = 0
	};
8000533a:	30 08       	mov	r8,0
8000533c:	30 19       	mov	r9,1
8000533e:	f1 d9 d0 81 	bfins	r8,r9,0x4,0x1
80005342:	50 08       	stdsp	sp[0x0],r8

	// Initialize the timer/counter.
	tc_init_waveform(&AVR32_TC, &WAVEFORM_OPT2);
80005344:	fa cb ff fc 	sub	r11,sp,-4
80005348:	fe 7c 38 00 	mov	r12,-51200
8000534c:	f0 1f 00 11 	mcall	80005390 <gui_Init+0xc8>
	tc_write_rc(&AVR32_TC, TC2_CHANNEL, 65000);  // ~7.5Hz
80005350:	e0 6a fd e8 	mov	r10,65000
80005354:	0e 9b       	mov	r11,r7
80005356:	fe 7c 38 00 	mov	r12,-51200
8000535a:	f0 1f 00 0f 	mcall	80005394 <gui_Init+0xcc>
	tc_configure_interrupts(&AVR32_TC, TC2_CHANNEL, &TC2_INTERRUPT);
8000535e:	1a 9a       	mov	r10,sp
80005360:	0e 9b       	mov	r11,r7
80005362:	fe 7c 38 00 	mov	r12,-51200
80005366:	f0 1f 00 0d 	mcall	80005398 <gui_Init+0xd0>
	INTC_register_interrupt (&tc2_irq, AVR32_TC_IRQ2, AVR32_INTC_INT3);
8000536a:	0c 9a       	mov	r10,r6
8000536c:	e0 6b 01 c2 	mov	r11,450
80005370:	48 bc       	lddpc	r12,8000539c <gui_Init+0xd4>
80005372:	f0 1f 00 07 	mcall	8000538c <gui_Init+0xc4>
}
80005376:	2f dd       	sub	sp,-12
80005378:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
8000537c:	80 00       	ld.sh	r0,r0[0x0]
8000537e:	2a 42       	sub	r2,-92
80005380:	80 00       	ld.sh	r0,r0[0x0]
80005382:	29 f4       	sub	r4,-97
80005384:	80 00       	ld.sh	r0,r0[0x0]
80005386:	2a 58       	sub	r8,-91
80005388:	80 00       	ld.sh	r0,r0[0x0]
8000538a:	43 3c       	lddsp	r12,sp[0xcc]
8000538c:	80 00       	ld.sh	r0,r0[0x0]
8000538e:	2a e4       	sub	r4,-82
80005390:	80 00       	ld.sh	r0,r0[0x0]
80005392:	30 ea       	mov	r10,14
80005394:	80 00       	ld.sh	r0,r0[0x0]
80005396:	31 aa       	mov	r10,26
80005398:	80 00       	ld.sh	r0,r0[0x0]
8000539a:	31 de       	mov	lr,29
8000539c:	80 00       	ld.sh	r0,r0[0x0]
8000539e:	42 fc       	lddsp	r12,sp[0xbc]

800053a0 <rectangle_GetArea>:

uint8_t  rectangle_GetHeight(Rectangle rect){
	return rect.topRight.y - rect.bottomLeft.y;
}

uint32_t rectangle_GetArea(Rectangle rect){
800053a0:	eb cd 00 10 	pushm	r4
800053a4:	20 1d       	sub	sp,4
800053a6:	fa c4 ff f8 	sub	r4,sp,-8
	volatile uint32_t value = (uint32_t)(rect.topRight.x - rect.bottomLeft.x +1)*(uint32_t)(rect.topRight.y - rect.bottomLeft.y +1);
800053aa:	09 e9       	ld.ub	r9,r4[0x6]
800053ac:	2f f9       	sub	r9,-1
800053ae:	09 aa       	ld.ub	r10,r4[0x2]
800053b0:	14 19       	sub	r9,r10
800053b2:	88 a8       	ld.uh	r8,r4[0x4]
800053b4:	2f f8       	sub	r8,-1
800053b6:	88 8a       	ld.uh	r10,r4[0x0]
800053b8:	14 18       	sub	r8,r10
800053ba:	f2 08 02 48 	mul	r8,r9,r8
800053be:	50 08       	stdsp	sp[0x0],r8
	return value;
800053c0:	40 0c       	lddsp	r12,sp[0x0]
}
800053c2:	2f fd       	sub	sp,-4
800053c4:	e3 cd 00 10 	ldm	sp++,r4
800053c8:	5e fc       	retal	r12

800053ca <rectangle_VerifySize>:

void rectangle_VerifySize(Rectangle *rect, uint16_t maxWidth, uint8_t maxHeight){
	if(rect->bottomLeft.x > maxWidth)
800053ca:	98 08       	ld.sh	r8,r12[0x0]
		rect->bottomLeft.x = maxWidth;
800053cc:	f6 08 19 00 	cp.h	r8,r11
800053d0:	f9 fb bc 00 	st.hhi	r12[0x0],r11

	if(rect->topRight.x > maxWidth)
800053d4:	98 28       	ld.sh	r8,r12[0x4]
		rect->topRight.x = maxWidth;
800053d6:	f6 08 19 00 	cp.h	r8,r11
800053da:	f9 fb bc 02 	st.hhi	r12[0x4],r11

	if(rect->bottomLeft.y > maxHeight)
800053de:	19 a8       	ld.ub	r8,r12[0x2]
		rect->bottomLeft.y = maxHeight;
800053e0:	f4 08 18 00 	cp.b	r8,r10
800053e4:	f9 fa be 02 	st.bhi	r12[0x2],r10

	if(rect->topRight.y > maxHeight)
800053e8:	19 e8       	ld.ub	r8,r12[0x6]
		rect->topRight.y = maxHeight;
800053ea:	f4 08 18 00 	cp.b	r8,r10
800053ee:	f9 fa be 06 	st.bhi	r12[0x6],r10
800053f2:	5e fc       	retal	r12

800053f4 <Rect>:
	//if(rect->topRight.y == rect->bottomLeft.y)
		//rect->topRight.y++;
}


Rectangle Rect(uint16_t x1, uint8_t y1, uint16_t x2, uint8_t y2){
800053f4:	d4 01       	pushm	lr
800053f6:	18 9e       	mov	lr,r12
	//Vector2 tl = {x1,y1};
	//Vector2 br = {x2, y2};
	//Rectangle r = {tl, br};
	return (Rectangle){{x1,y1},{x2,y2}};
800053f8:	b8 0b       	st.h	r12[0x0],r11
800053fa:	b8 aa       	st.b	r12[0x2],r10
800053fc:	b8 29       	st.h	r12[0x4],r9
800053fe:	b8 e8       	st.b	r12[0x6],r8
80005400:	d8 02       	popm	pc
80005402:	d7 03       	nop

80005404 <_writeRegister>:
	spi_unselectChip(SCREEN_SPI, SCREEN_SPI_NPCS);
	
	_setLimits(Rect(0,0,SCREEN_WIDTH,SCREEN_HEIGHT));
}

static void _writeRegister(uint8_t reg, uint16_t data){
80005404:	eb cd 40 c0 	pushm	r6-r7,lr
80005408:	18 96       	mov	r6,r12
8000540a:	16 97       	mov	r7,r11
	spi_selectChip(SCREEN_SPI, SCREEN_SPI_NPCS);		//Chip Select adresse du TFT.
8000540c:	30 0b       	mov	r11,0
8000540e:	fe 7c 24 00 	mov	r12,-56320
80005412:	f0 1f 00 1a 	mcall	80005478 <_writeRegister+0x74>
	spi_write(SCREEN_SPI, LCD_ID_WRITE_INDEX);
80005416:	37 0b       	mov	r11,112
80005418:	fe 7c 24 00 	mov	r12,-56320
8000541c:	f0 1f 00 18 	mcall	8000547c <_writeRegister+0x78>
	spi_write(SCREEN_SPI, 0x00);					// Adresse LSB
80005420:	30 0b       	mov	r11,0
80005422:	fe 7c 24 00 	mov	r12,-56320
80005426:	f0 1f 00 16 	mcall	8000547c <_writeRegister+0x78>
	spi_write(SCREEN_SPI, reg);					// Adresse MSB
8000542a:	0c 9b       	mov	r11,r6
8000542c:	fe 7c 24 00 	mov	r12,-56320
80005430:	f0 1f 00 13 	mcall	8000547c <_writeRegister+0x78>
	spi_unselectChip(SCREEN_SPI, SCREEN_SPI_NPCS);
80005434:	30 0b       	mov	r11,0
80005436:	fe 7c 24 00 	mov	r12,-56320
8000543a:	f0 1f 00 12 	mcall	80005480 <_writeRegister+0x7c>

	spi_selectChip(SCREEN_SPI, SCREEN_SPI_NPCS);		//Chip Select adresse du TFT.
8000543e:	30 0b       	mov	r11,0
80005440:	fe 7c 24 00 	mov	r12,-56320
80005444:	f0 1f 00 0d 	mcall	80005478 <_writeRegister+0x74>
	spi_write(SCREEN_SPI, LCD_ID_WRITE_GRAM);
80005448:	37 2b       	mov	r11,114
8000544a:	fe 7c 24 00 	mov	r12,-56320
8000544e:	f0 1f 00 0c 	mcall	8000547c <_writeRegister+0x78>
	spi_write(SCREEN_SPI, (uint8_t) (data >> 8));
80005452:	f7 d7 c1 08 	bfextu	r11,r7,0x8,0x8
80005456:	fe 7c 24 00 	mov	r12,-56320
8000545a:	f0 1f 00 09 	mcall	8000547c <_writeRegister+0x78>
	spi_write(SCREEN_SPI, (uint8_t) (data & 0x00ff));
8000545e:	0e 9b       	mov	r11,r7
80005460:	5c 5b       	castu.b	r11
80005462:	fe 7c 24 00 	mov	r12,-56320
80005466:	f0 1f 00 06 	mcall	8000547c <_writeRegister+0x78>
	spi_unselectChip(SCREEN_SPI, SCREEN_SPI_NPCS);
8000546a:	30 0b       	mov	r11,0
8000546c:	fe 7c 24 00 	mov	r12,-56320
80005470:	f0 1f 00 04 	mcall	80005480 <_writeRegister+0x7c>
}
80005474:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80005478:	80 00       	ld.sh	r0,r0[0x0]
8000547a:	2f 7e       	sub	lr,-9
8000547c:	80 00       	ld.sh	r0,r0[0x0]
8000547e:	30 ae       	mov	lr,10
80005480:	80 00       	ld.sh	r0,r0[0x0]
80005482:	2f ca       	sub	r10,-4

80005484 <_setStart>:
	spi_write( SCREEN_SPI, (uint8_t)(data >> 8));
	spi_write( SCREEN_SPI, (uint8_t)(data & 0x00ff));
	spi_unselectChip(SCREEN_SPI, SCREEN_SPI_NPCS);
}

static void _setStart(Vector2 position){
80005484:	eb cd 40 10 	pushm	r4,lr
80005488:	fa c4 ff f8 	sub	r4,sp,-8
	_writeRegister(R61580_ADDRESS_HORIZONTAL, position.y);
8000548c:	09 ab       	ld.ub	r11,r4[0x2]
8000548e:	32 0c       	mov	r12,32
80005490:	f0 1f 00 04 	mcall	800054a0 <_setStart+0x1c>
	_writeRegister(R61580_ADDRESS_VERTICAL	, position.x);
80005494:	88 8b       	ld.uh	r11,r4[0x0]
80005496:	32 1c       	mov	r12,33
80005498:	f0 1f 00 02 	mcall	800054a0 <_setStart+0x1c>
}
8000549c:	e3 cd 80 10 	ldm	sp++,r4,pc
800054a0:	80 00       	ld.sh	r0,r0[0x0]
800054a2:	54 04       	stdsp	sp[0x100],r4

800054a4 <_setLimits>:

static void _setLimits(Rectangle rect){
800054a4:	eb cd 40 10 	pushm	r4,lr
800054a8:	fa c4 ff f8 	sub	r4,sp,-8
	_writeRegister(R61580_ADD_HSA, rect.bottomLeft.y);
800054ac:	09 ab       	ld.ub	r11,r4[0x2]
800054ae:	35 0c       	mov	r12,80
800054b0:	f0 1f 00 08 	mcall	800054d0 <_setLimits+0x2c>
	_writeRegister(R61580_ADD_HEA, rect.topRight.y);
800054b4:	09 eb       	ld.ub	r11,r4[0x6]
800054b6:	35 1c       	mov	r12,81
800054b8:	f0 1f 00 06 	mcall	800054d0 <_setLimits+0x2c>
	_writeRegister(R61580_ADD_VSA, rect.bottomLeft.x);
800054bc:	88 8b       	ld.uh	r11,r4[0x0]
800054be:	35 2c       	mov	r12,82
800054c0:	f0 1f 00 04 	mcall	800054d0 <_setLimits+0x2c>
	_writeRegister(R61580_ADD_VEA, rect.topRight.x);
800054c4:	88 ab       	ld.uh	r11,r4[0x4]
800054c6:	35 2c       	mov	r12,82
800054c8:	f0 1f 00 02 	mcall	800054d0 <_setLimits+0x2c>
}
800054cc:	e3 cd 80 10 	ldm	sp++,r4,pc
800054d0:	80 00       	ld.sh	r0,r0[0x0]
800054d2:	54 04       	stdsp	sp[0x100],r4

800054d4 <_selectRegister>:

	data = data_low + (data_high << 8);
	return data;
}

static void _selectRegister(uint8_t address){
800054d4:	eb cd 40 80 	pushm	r7,lr
800054d8:	18 97       	mov	r7,r12
	spi_selectChip(SCREEN_SPI, SCREEN_SPI_NPCS);
800054da:	30 0b       	mov	r11,0
800054dc:	fe 7c 24 00 	mov	r12,-56320
800054e0:	f0 1f 00 0c 	mcall	80005510 <_selectRegister+0x3c>
	spi_write(SCREEN_SPI, LCD_ID_WRITE_INDEX);
800054e4:	37 0b       	mov	r11,112
800054e6:	fe 7c 24 00 	mov	r12,-56320
800054ea:	f0 1f 00 0b 	mcall	80005514 <_selectRegister+0x40>
	spi_write(SCREEN_SPI, 0x00);
800054ee:	30 0b       	mov	r11,0
800054f0:	fe 7c 24 00 	mov	r12,-56320
800054f4:	f0 1f 00 08 	mcall	80005514 <_selectRegister+0x40>
	spi_write(SCREEN_SPI, address);
800054f8:	0e 9b       	mov	r11,r7
800054fa:	fe 7c 24 00 	mov	r12,-56320
800054fe:	f0 1f 00 06 	mcall	80005514 <_selectRegister+0x40>
	spi_unselectChip(SCREEN_SPI, SCREEN_SPI_NPCS);
80005502:	30 0b       	mov	r11,0
80005504:	fe 7c 24 00 	mov	r12,-56320
80005508:	f0 1f 00 04 	mcall	80005518 <_selectRegister+0x44>
}
8000550c:	e3 cd 80 80 	ldm	sp++,r7,pc
80005510:	80 00       	ld.sh	r0,r0[0x0]
80005512:	2f 7e       	sub	lr,-9
80005514:	80 00       	ld.sh	r0,r0[0x0]
80005516:	30 ae       	mov	lr,10
80005518:	80 00       	ld.sh	r0,r0[0x0]
8000551a:	2f ca       	sub	r10,-4

8000551c <_writeRAM>:
	_writeRegister(R61580_PANEL_CONTROL3, 0x0701);		// Sets VCOM equalize period
	
	_writeRegister(R61580_DISPLAY_CONTROL1, 0x0100);		//Display Control 1
}

static void _writeRAM(uint16_t data){
8000551c:	eb cd 40 80 	pushm	r7,lr
80005520:	18 97       	mov	r7,r12
	spi_selectChip(SCREEN_SPI, SCREEN_SPI_NPCS);
80005522:	30 0b       	mov	r11,0
80005524:	fe 7c 24 00 	mov	r12,-56320
80005528:	f0 1f 00 0d 	mcall	8000555c <_writeRAM+0x40>
	spi_write( SCREEN_SPI, LCD_ID_WRITE_GRAM);
8000552c:	37 2b       	mov	r11,114
8000552e:	fe 7c 24 00 	mov	r12,-56320
80005532:	f0 1f 00 0c 	mcall	80005560 <_writeRAM+0x44>

	spi_write( SCREEN_SPI, (uint8_t)(data >> 8));
80005536:	f7 d7 c1 08 	bfextu	r11,r7,0x8,0x8
8000553a:	fe 7c 24 00 	mov	r12,-56320
8000553e:	f0 1f 00 09 	mcall	80005560 <_writeRAM+0x44>
	spi_write( SCREEN_SPI, (uint8_t)(data & 0x00ff));
80005542:	0e 9b       	mov	r11,r7
80005544:	5c 5b       	castu.b	r11
80005546:	fe 7c 24 00 	mov	r12,-56320
8000554a:	f0 1f 00 06 	mcall	80005560 <_writeRAM+0x44>
	spi_unselectChip(SCREEN_SPI, SCREEN_SPI_NPCS);
8000554e:	30 0b       	mov	r11,0
80005550:	fe 7c 24 00 	mov	r12,-56320
80005554:	f0 1f 00 04 	mcall	80005564 <_writeRAM+0x48>
}
80005558:	e3 cd 80 80 	ldm	sp++,r7,pc
8000555c:	80 00       	ld.sh	r0,r0[0x0]
8000555e:	2f 7e       	sub	lr,-9
80005560:	80 00       	ld.sh	r0,r0[0x0]
80005562:	30 ae       	mov	lr,10
80005564:	80 00       	ld.sh	r0,r0[0x0]
80005566:	2f ca       	sub	r10,-4

80005568 <screen_SetPixels>:
	_selectRegister(R61580_DATA_WRITE);
	_writeRAM(color.value);
	spi_unselectChip(SCREEN_SPI,SCREEN_SPI_NPCS);
}

void screen_SetPixels(Rectangle rect, Color color){
80005568:	eb cd 40 d0 	pushm	r4,r6-r7,lr
8000556c:	20 3d       	sub	sp,12
8000556e:	fa c4 ff e4 	sub	r4,sp,-28
	rectangle_VerifySize(&rect, SCREEN_WIDTH, SCREEN_HEIGHT);
80005572:	e0 6a 00 f0 	mov	r10,240
80005576:	e0 6b 01 40 	mov	r11,320
8000557a:	08 9c       	mov	r12,r4
8000557c:	f0 1f 00 1b 	mcall	800055e8 <screen_SetPixels+0x80>

	_setLimits(rect);
80005580:	e8 e8 00 00 	ld.d	r8,r4[0]
80005584:	bb 29       	st.d	--sp,r8
80005586:	f0 1f 00 1a 	mcall	800055ec <screen_SetPixels+0x84>
	_setStart(rect.bottomLeft);
8000558a:	68 08       	ld.w	r8,r4[0x0]
8000558c:	1a d8       	st.w	--sp,r8
8000558e:	f0 1f 00 19 	mcall	800055f0 <screen_SetPixels+0x88>

	_selectRegister(R61580_DATA_WRITE);
80005592:	32 2c       	mov	r12,34
80005594:	f0 1f 00 18 	mcall	800055f4 <screen_SetPixels+0x8c>
	volatile c = rectangle_GetArea(rect);
80005598:	e8 e8 00 00 	ld.d	r8,r4[0]
8000559c:	bb 29       	st.d	--sp,r8
8000559e:	f0 1f 00 17 	mcall	800055f8 <screen_SetPixels+0x90>
800055a2:	50 5c       	stdsp	sp[0x14],r12
	for(uint32_t count = c; count > 0; count--){
800055a4:	40 57       	lddsp	r7,sp[0x14]
800055a6:	2f bd       	sub	sp,-20
800055a8:	58 07       	cp.w	r7,0
800055aa:	c0 70       	breq	800055b8 <screen_SetPixels+0x50>
		_writeRAM(color.value);
800055ac:	88 c6       	ld.uh	r6,r4[0x8]
800055ae:	0c 9c       	mov	r12,r6
800055b0:	f0 1f 00 13 	mcall	800055fc <screen_SetPixels+0x94>
	_setLimits(rect);
	_setStart(rect.bottomLeft);

	_selectRegister(R61580_DATA_WRITE);
	volatile c = rectangle_GetArea(rect);
	for(uint32_t count = c; count > 0; count--){
800055b4:	20 17       	sub	r7,1
800055b6:	cf c1       	brne	800055ae <screen_SetPixels+0x46>
		_writeRAM(color.value);
	}

	spi_unselectChip(SCREEN_SPI, SCREEN_SPI_NPCS);
800055b8:	30 0b       	mov	r11,0
800055ba:	fe 7c 24 00 	mov	r12,-56320
800055be:	f0 1f 00 11 	mcall	80005600 <screen_SetPixels+0x98>
	
	_setLimits(Rect(0,0,SCREEN_WIDTH,SCREEN_HEIGHT));
800055c2:	e0 68 00 f0 	mov	r8,240
800055c6:	e0 69 01 40 	mov	r9,320
800055ca:	30 0a       	mov	r10,0
800055cc:	14 9b       	mov	r11,r10
800055ce:	fa cc ff fc 	sub	r12,sp,-4
800055d2:	f0 1f 00 0d 	mcall	80005604 <screen_SetPixels+0x9c>
800055d6:	fa e8 00 04 	ld.d	r8,sp[4]
800055da:	bb 29       	st.d	--sp,r8
800055dc:	f0 1f 00 04 	mcall	800055ec <screen_SetPixels+0x84>
800055e0:	2f ed       	sub	sp,-8
}
800055e2:	2f dd       	sub	sp,-12
800055e4:	e3 cd 80 d0 	ldm	sp++,r4,r6-r7,pc
800055e8:	80 00       	ld.sh	r0,r0[0x0]
800055ea:	53 ca       	stdsp	sp[0xf0],r10
800055ec:	80 00       	ld.sh	r0,r0[0x0]
800055ee:	54 a4       	stdsp	sp[0x128],r4
800055f0:	80 00       	ld.sh	r0,r0[0x0]
800055f2:	54 84       	stdsp	sp[0x120],r4
800055f4:	80 00       	ld.sh	r0,r0[0x0]
800055f6:	54 d4       	stdsp	sp[0x134],r4
800055f8:	80 00       	ld.sh	r0,r0[0x0]
800055fa:	53 a0       	stdsp	sp[0xe8],r0
800055fc:	80 00       	ld.sh	r0,r0[0x0]
800055fe:	55 1c       	stdsp	sp[0x144],r12
80005600:	80 00       	ld.sh	r0,r0[0x0]
80005602:	2f ca       	sub	r10,-4
80005604:	80 00       	ld.sh	r0,r0[0x0]
80005606:	53 f4       	stdsp	sp[0xfc],r4

80005608 <screen_SetPixel>:
void screen_TouchZone(Rectangle rect, void *callback(void)){


}

void screen_SetPixel(Vector2 position, Color color){
80005608:	eb cd 40 10 	pushm	r4,lr
8000560c:	fa c4 ff f8 	sub	r4,sp,-8
	_setStart(position);
80005610:	68 08       	ld.w	r8,r4[0x0]
80005612:	1a d8       	st.w	--sp,r8
80005614:	f0 1f 00 08 	mcall	80005634 <screen_SetPixel+0x2c>
	_selectRegister(R61580_DATA_WRITE);
80005618:	32 2c       	mov	r12,34
8000561a:	f0 1f 00 08 	mcall	80005638 <screen_SetPixel+0x30>
	_writeRAM(color.value);
8000561e:	88 ac       	ld.uh	r12,r4[0x4]
80005620:	f0 1f 00 07 	mcall	8000563c <screen_SetPixel+0x34>
	spi_unselectChip(SCREEN_SPI,SCREEN_SPI_NPCS);
80005624:	30 0b       	mov	r11,0
80005626:	fe 7c 24 00 	mov	r12,-56320
8000562a:	f0 1f 00 06 	mcall	80005640 <screen_SetPixel+0x38>
8000562e:	2f fd       	sub	sp,-4
}
80005630:	e3 cd 80 10 	ldm	sp++,r4,pc
80005634:	80 00       	ld.sh	r0,r0[0x0]
80005636:	54 84       	stdsp	sp[0x120],r4
80005638:	80 00       	ld.sh	r0,r0[0x0]
8000563a:	54 d4       	stdsp	sp[0x134],r4
8000563c:	80 00       	ld.sh	r0,r0[0x0]
8000563e:	55 1c       	stdsp	sp[0x144],r12
80005640:	80 00       	ld.sh	r0,r0[0x0]
80005642:	2f ca       	sub	r10,-4

80005644 <screen_Init>:

static void _powerUp();
static void _reset();
static void _setPWM();

void screen_Init(){
80005644:	eb cd 40 80 	pushm	r7,lr
80005648:	21 8d       	sub	sp,96
	{
		{PIN_SCK_SPI0,  FCT_SCK_SPI0 },			// SPI Clock.
		{PIN_MISO_SPI0, FCT_MISO_SPI0},			// MISO.
		{PIN_MOSI_SPI0, FCT_MOSI_SPI0},			// MOSI.
		{PIN_NPCS_TFT,  FCT_NPCS_TFT}			// Chip Select NPCS0 pour l'cran TFT.
	};
8000564a:	fe f8 03 a2 	ld.w	r8,pc[930]
8000564e:	fa cc ff c0 	sub	r12,sp,-64
80005652:	f0 ea 00 00 	ld.d	r10,r8[0]
80005656:	f8 eb 00 00 	st.d	r12[0],r10
8000565a:	f0 ea 00 08 	ld.d	r10,r8[8]
8000565e:	f8 eb 00 08 	st.d	r12[8],r10
80005662:	f0 ea 00 10 	ld.d	r10,r8[16]
80005666:	f8 eb 00 10 	st.d	r12[16],r10
8000566a:	f0 e8 00 18 	ld.d	r8,r8[24]
8000566e:	f8 e9 00 18 	st.d	r12[24],r8
		.spck_delay		= 	1,					// Delay entre CS et SPCK.
		.trans_delay	= 	0,					// Delay entre deux transfert.
		.stay_act		=	1,					// ?
		.spi_mode		= 	3,					// ?
		.modfdis		=	1					// ?
	};
80005672:	fe f8 03 7e 	ld.w	r8,pc[894]
80005676:	fa c7 ff d0 	sub	r7,sp,-48
8000567a:	f0 ea 00 00 	ld.d	r10,r8[0]
8000567e:	ee eb 00 00 	st.d	r7[0],r10
80005682:	f0 e8 00 08 	ld.d	r8,r8[8]
80005686:	ee e9 00 08 	st.d	r7[8],r8

	// Assign I/Os to SPI.
	gpio_enable_module(screenGPIO, sizeof(screenGPIO) / sizeof(screenGPIO[0]));
8000568a:	30 4b       	mov	r11,4
8000568c:	f0 1f 00 da 	mcall	800059f4 <screen_Init+0x3b0>
	// Initialize as master.
	spi_initMaster(AVR32_SPI0_ADDRESS, &screenOptions);
80005690:	0e 9b       	mov	r11,r7
80005692:	fe 7c 24 00 	mov	r12,-56320
80005696:	f0 1f 00 d9 	mcall	800059f8 <screen_Init+0x3b4>
	// Enable SPI module.
	spi_enable(AVR32_SPI0_ADDRESS);
8000569a:	fe 7c 24 00 	mov	r12,-56320
8000569e:	f0 1f 00 d8 	mcall	800059fc <screen_Init+0x3b8>
	// Initialize SD/MMC driver with SPI clock (PBA).
	spi_setupChipReg(AVR32_SPI0_ADDRESS, &screenOptions, BOARD_OSC0_HZ);
800056a2:	e0 6a 90 00 	mov	r10,36864
800056a6:	ea 1a 03 d0 	orh	r10,0x3d0
800056aa:	0e 9b       	mov	r11,r7
800056ac:	fe 7c 24 00 	mov	r12,-56320
800056b0:	f0 1f 00 d4 	mcall	80005a00 <screen_Init+0x3bc>
	_writeRegister(R61580_ADD_VSA, rect.bottomLeft.x);
	_writeRegister(R61580_ADD_VEA, rect.topRight.x);
}

static void _reset(){
	gpio_clr_gpio_pin(PIN_RESET_TFT);
800056b4:	30 ec       	mov	r12,14
800056b6:	f0 1f 00 d4 	mcall	80005a04 <screen_Init+0x3c0>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
800056ba:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
800056be:	e0 6a a8 00 	mov	r10,43008
800056c2:	ea 1a 00 61 	orh	r10,0x61
800056c6:	f0 0a 00 0a 	add	r10,r8,r10
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
800056ca:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
800056ce:	14 38       	cp.w	r8,r10
800056d0:	e0 88 00 08 	brls	800056e0 <screen_Init+0x9c>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
800056d4:	12 38       	cp.w	r8,r9
800056d6:	fe 98 ff fa 	brls	800056ca <screen_Init+0x86>
800056da:	12 3a       	cp.w	r10,r9
800056dc:	c4 e3       	brcs	80005778 <screen_Init+0x134>
800056de:	cf 6b       	rjmp	800056ca <screen_Init+0x86>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
800056e0:	12 38       	cp.w	r8,r9
800056e2:	e0 8b 00 4b 	brhi	80005778 <screen_Init+0x134>
800056e6:	12 3a       	cp.w	r10,r9
800056e8:	c4 83       	brcs	80005778 <screen_Init+0x134>
800056ea:	cf 0b       	rjmp	800056ca <screen_Init+0x86>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
800056ec:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
800056f0:	14 38       	cp.w	r8,r10
800056f2:	e0 88 00 08 	brls	80005702 <screen_Init+0xbe>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
800056f6:	12 38       	cp.w	r8,r9
800056f8:	fe 98 ff fa 	brls	800056ec <screen_Init+0xa8>
800056fc:	12 3a       	cp.w	r10,r9
800056fe:	c4 73       	brcs	8000578c <screen_Init+0x148>
80005700:	cf 6b       	rjmp	800056ec <screen_Init+0xa8>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80005702:	12 38       	cp.w	r8,r9
80005704:	e0 8b 00 44 	brhi	8000578c <screen_Init+0x148>
80005708:	12 3a       	cp.w	r10,r9
8000570a:	c4 13       	brcs	8000578c <screen_Init+0x148>
8000570c:	cf 0b       	rjmp	800056ec <screen_Init+0xa8>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
8000570e:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80005712:	14 38       	cp.w	r8,r10
80005714:	e0 88 00 08 	brls	80005724 <screen_Init+0xe0>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80005718:	12 38       	cp.w	r8,r9
8000571a:	fe 98 ff fa 	brls	8000570e <screen_Init+0xca>
8000571e:	12 3a       	cp.w	r10,r9
80005720:	c4 73       	brcs	800057ae <screen_Init+0x16a>
80005722:	cf 6b       	rjmp	8000570e <screen_Init+0xca>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80005724:	12 38       	cp.w	r8,r9
80005726:	e0 8b 00 44 	brhi	800057ae <screen_Init+0x16a>
8000572a:	12 3a       	cp.w	r10,r9
8000572c:	c4 13       	brcs	800057ae <screen_Init+0x16a>
8000572e:	cf 0b       	rjmp	8000570e <screen_Init+0xca>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80005730:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80005734:	14 38       	cp.w	r8,r10
80005736:	e0 88 00 08 	brls	80005746 <screen_Init+0x102>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
8000573a:	12 38       	cp.w	r8,r9
8000573c:	fe 98 ff fa 	brls	80005730 <screen_Init+0xec>
80005740:	12 3a       	cp.w	r10,r9
80005742:	c5 43       	brcs	800057ea <screen_Init+0x1a6>
80005744:	cf 6b       	rjmp	80005730 <screen_Init+0xec>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80005746:	12 38       	cp.w	r8,r9
80005748:	e0 8b 00 51 	brhi	800057ea <screen_Init+0x1a6>
8000574c:	12 3a       	cp.w	r10,r9
8000574e:	c4 e3       	brcs	800057ea <screen_Init+0x1a6>
80005750:	cf 0b       	rjmp	80005730 <screen_Init+0xec>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80005752:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80005756:	14 38       	cp.w	r8,r10
80005758:	e0 88 00 09 	brls	8000576a <screen_Init+0x126>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
8000575c:	12 38       	cp.w	r8,r9
8000575e:	fe 98 ff fa 	brls	80005752 <screen_Init+0x10e>
80005762:	12 3a       	cp.w	r10,r9
80005764:	e0 83 00 a0 	brlo	800058a4 <screen_Init+0x260>
80005768:	cf 5b       	rjmp	80005752 <screen_Init+0x10e>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
8000576a:	12 38       	cp.w	r8,r9
8000576c:	e0 8b 00 9c 	brhi	800058a4 <screen_Init+0x260>
80005770:	12 3a       	cp.w	r10,r9
80005772:	e0 83 00 99 	brlo	800058a4 <screen_Init+0x260>
80005776:	ce eb       	rjmp	80005752 <screen_Init+0x10e>
	// 50us delay
	cpu_delay_ms( 100, BOARD_OSC0_HZ);

	gpio_set_gpio_pin(PIN_RESET_TFT);
80005778:	30 ec       	mov	r12,14
8000577a:	f0 1f 00 a4 	mcall	80005a08 <screen_Init+0x3c4>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
8000577e:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80005782:	e4 69 e2 00 	mov	r9,320000
80005786:	f0 09 00 0a 	add	r10,r8,r9
8000578a:	cb 1b       	rjmp	800056ec <screen_Init+0xa8>
	{
		ID = _readRegister(0x00);
	}
	
	// Synchronization after reset
	_writeRegister(R61580_DEVICE_CODE, 0x0000);
8000578c:	30 0b       	mov	r11,0
8000578e:	16 9c       	mov	r12,r11
80005790:	f0 1f 00 9f 	mcall	80005a0c <screen_Init+0x3c8>
	_writeRegister(R61580_DEVICE_CODE, 0x0000);
80005794:	30 0b       	mov	r11,0
80005796:	16 9c       	mov	r12,r11
80005798:	f0 1f 00 9d 	mcall	80005a0c <screen_Init+0x3c8>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
8000579c:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
800057a0:	e0 6a a8 00 	mov	r10,43008
800057a4:	ea 1a 00 61 	orh	r10,0x61
800057a8:	f0 0a 00 0a 	add	r10,r8,r10
800057ac:	cb 1b       	rjmp	8000570e <screen_Init+0xca>
	cpu_delay_ms(100, BOARD_OSC0_HZ);
	
	_writeRegister(R61580_DEVICE_CODE, 0x0000);
800057ae:	30 0b       	mov	r11,0
800057b0:	16 9c       	mov	r12,r11
800057b2:	f0 1f 00 97 	mcall	80005a0c <screen_Init+0x3c8>
	_writeRegister(R61580_DEVICE_CODE, 0x0000);
800057b6:	30 0b       	mov	r11,0
800057b8:	16 9c       	mov	r12,r11
800057ba:	f0 1f 00 95 	mcall	80005a0c <screen_Init+0x3c8>
	_writeRegister(R61580_DEVICE_CODE, 0x0000);
800057be:	30 0b       	mov	r11,0
800057c0:	16 9c       	mov	r12,r11
800057c2:	f0 1f 00 93 	mcall	80005a0c <screen_Init+0x3c8>
	_writeRegister(R61580_DEVICE_CODE, 0x0000);
800057c6:	30 0b       	mov	r11,0
800057c8:	16 9c       	mov	r12,r11
800057ca:	f0 1f 00 91 	mcall	80005a0c <screen_Init+0x3c8>
	// Setup display
	_writeRegister(R61580_NVM_CONTROL, (uint16_t) (1 << CALB));	// CALB=1
800057ce:	30 1b       	mov	r11,1
800057d0:	e0 6c 00 a4 	mov	r12,164
800057d4:	f0 1f 00 8e 	mcall	80005a0c <screen_Init+0x3c8>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
800057d8:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
800057dc:	e0 6a a8 00 	mov	r10,43008
800057e0:	ea 1a 00 61 	orh	r10,0x61
800057e4:	f0 0a 00 0a 	add	r10,r8,r10
800057e8:	ca 4b       	rjmp	80005730 <screen_Init+0xec>
	
	cpu_delay_ms(100, BOARD_OSC0_HZ);
	_writeRegister(R61580_DRIVER_OUTPUT, 0xA700);		// Driver Output Control
800057ea:	e0 6b a7 00 	mov	r11,42752
800057ee:	36 0c       	mov	r12,96
800057f0:	f0 1f 00 87 	mcall	80005a0c <screen_Init+0x3c8>
	_writeRegister(R61580_DISPLAY_CONTROL2, 0x0808);		// Display Control BP=8, FP=8
800057f4:	e0 6b 08 08 	mov	r11,2056
800057f8:	30 8c       	mov	r12,8
800057fa:	f0 1f 00 85 	mcall	80005a0c <screen_Init+0x3c8>
	
	//Gamma Setting:
	_writeRegister(R61580_Y_CONTROL0, 0x0203);		// y control
800057fe:	e0 6b 02 03 	mov	r11,515
80005802:	33 0c       	mov	r12,48
80005804:	f0 1f 00 82 	mcall	80005a0c <screen_Init+0x3c8>
	_writeRegister(R61580_Y_CONTROL1, 0x080F);		// y control
80005808:	e0 6b 08 0f 	mov	r11,2063
8000580c:	33 1c       	mov	r12,49
8000580e:	f0 1f 00 80 	mcall	80005a0c <screen_Init+0x3c8>
	_writeRegister(R61580_Y_CONTROL2, 0x0401);		// y control
80005812:	e0 6b 04 01 	mov	r11,1025
80005816:	33 2c       	mov	r12,50
80005818:	f0 1f 00 7d 	mcall	80005a0c <screen_Init+0x3c8>
	_writeRegister(R61580_Y_CONTROL3, 0x050B);		// y control
8000581c:	e0 6b 05 0b 	mov	r11,1291
80005820:	33 3c       	mov	r12,51
80005822:	f0 1f 00 7b 	mcall	80005a0c <screen_Init+0x3c8>
	_writeRegister(R61580_Y_CONTROL4, 0x3330);		// y control
80005826:	e0 6b 33 30 	mov	r11,13104
8000582a:	33 4c       	mov	r12,52
8000582c:	f0 1f 00 78 	mcall	80005a0c <screen_Init+0x3c8>
	_writeRegister(R61580_Y_CONTROL5, 0x0B05);		// y control
80005830:	e0 6b 0b 05 	mov	r11,2821
80005834:	33 5c       	mov	r12,53
80005836:	f0 1f 00 76 	mcall	80005a0c <screen_Init+0x3c8>
	_writeRegister(R61580_Y_CONTROL6, 0x0005);		// y control
8000583a:	30 5b       	mov	r11,5
8000583c:	33 6c       	mov	r12,54
8000583e:	f0 1f 00 74 	mcall	80005a0c <screen_Init+0x3c8>
	_writeRegister(R61580_Y_CONTROL7, 0x0F08);		// y control
80005842:	e0 6b 0f 08 	mov	r11,3848
80005846:	33 7c       	mov	r12,55
80005848:	f0 1f 00 71 	mcall	80005a0c <screen_Init+0x3c8>
	_writeRegister(R61580_Y_CONTROL8, 0x0302);		// y control
8000584c:	e0 6b 03 02 	mov	r11,770
80005850:	33 8c       	mov	r12,56
80005852:	f0 1f 00 6f 	mcall	80005a0c <screen_Init+0x3c8>
	_writeRegister(R61580_Y_CONTROL9, 0x3033);		// y control
80005856:	e0 6b 30 33 	mov	r11,12339
8000585a:	33 9c       	mov	r12,57
8000585c:	f0 1f 00 6c 	mcall	80005a0c <screen_Init+0x3c8>
	
	//Power Setting:
	
	_writeRegister(R61580_PANEL_CONTROL1, 0x0018);	// 80Hz
80005860:	31 8b       	mov	r11,24
80005862:	e0 6c 00 90 	mov	r12,144
80005866:	f0 1f 00 6a 	mcall	80005a0c <screen_Init+0x3c8>
	_writeRegister(R61580_POWER_CONTROL1, 0x0530);	// Power Control
8000586a:	e0 6b 05 30 	mov	r11,1328
8000586e:	31 0c       	mov	r12,16
80005870:	f0 1f 00 67 	mcall	80005a0c <screen_Init+0x3c8>
	_writeRegister(R61580_POWER_CONTROL2, 0x0237);
80005874:	e0 6b 02 37 	mov	r11,567
80005878:	31 1c       	mov	r12,17
8000587a:	f0 1f 00 65 	mcall	80005a0c <screen_Init+0x3c8>
	_writeRegister(R61580_POWER_CONTROL3, 0x01BF);
8000587e:	e0 6b 01 bf 	mov	r11,447
80005882:	31 2c       	mov	r12,18
80005884:	f0 1f 00 62 	mcall	80005a0c <screen_Init+0x3c8>
	_writeRegister(R61580_POWER_CONTROL4, 0x1000);
80005888:	e0 6b 10 00 	mov	r11,4096
8000588c:	31 3c       	mov	r12,19
8000588e:	f0 1f 00 60 	mcall	80005a0c <screen_Init+0x3c8>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80005892:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80005896:	e0 6a 50 00 	mov	r10,20480
8000589a:	ea 1a 00 c3 	orh	r10,0xc3
8000589e:	f0 0a 00 0a 	add	r10,r8,r10
800058a2:	c5 8b       	rjmp	80005752 <screen_Init+0x10e>
	
	cpu_delay_ms(200, BOARD_OSC0_HZ);

	_writeRegister(R61580_DRIVER_CONTROL, 0x0000  | (1 << SS));
800058a4:	e0 6b 01 00 	mov	r11,256
800058a8:	30 1c       	mov	r12,1
800058aa:	f0 1f 00 59 	mcall	80005a0c <screen_Init+0x3c8>
	_writeRegister(R61580_WAVE_CONTROL, 0x0200);
800058ae:	e0 6b 02 00 	mov	r11,512
800058b2:	30 2c       	mov	r12,2
800058b4:	f0 1f 00 56 	mcall	80005a0c <screen_Init+0x3c8>
	//_write(R61580_ENTRY_MODE, 0x0000 | (1 << ORG) | (1 << ID0) | (1 << AM));
	_writeRegister(R61580_ENTRY_MODE, 0x0000 | (1 << ID1) | (1 << ID0));
800058b8:	33 0b       	mov	r11,48
800058ba:	30 3c       	mov	r12,3
800058bc:	f0 1f 00 54 	mcall	80005a0c <screen_Init+0x3c8>
	_write(R61580_ENTRY_MODE, 0x0000 | (1 << ID0) | (1 << AM));
	#else
	_write(R61580_ENTRY_MODE, 0x0000 | (1 << ID1) | (1 << ID0));
	#endif*/
	
	_writeRegister(R61580_DISPLAY_CONTROL3, 0x0001);		//Scan Cycle
800058c0:	30 1b       	mov	r11,1
800058c2:	30 9c       	mov	r12,9
800058c4:	f0 1f 00 52 	mcall	80005a0c <screen_Init+0x3c8>
	_writeRegister(R61580_DISPLAY_CONTROL4, 0x0008);		//Sets output interval FMARK
800058c8:	30 8b       	mov	r11,8
800058ca:	30 ac       	mov	r12,10
800058cc:	f0 1f 00 50 	mcall	80005a0c <screen_Init+0x3c8>
	_writeRegister(R61580_INTERFACE_CONTROL1, 0x0000);	//Sets the interface format
800058d0:	30 0b       	mov	r11,0
800058d2:	30 cc       	mov	r12,12
800058d4:	f0 1f 00 4e 	mcall	80005a0c <screen_Init+0x3c8>
	_writeRegister(R61580_MARKER_POSITION, 0xD000);		//Sets the output position
800058d8:	e0 6b d0 00 	mov	r11,53248
800058dc:	30 dc       	mov	r12,13
800058de:	f0 1f 00 4c 	mcall	80005a0c <screen_Init+0x3c8>
	
	_writeRegister(R61580_VCOM, 0x0030);					//Sets equalize function control bit
800058e2:	33 0b       	mov	r11,48
800058e4:	30 ec       	mov	r12,14
800058e6:	f0 1f 00 4a 	mcall	80005a0c <screen_Init+0x3c8>
	_writeRegister(R61580_INTEFACE_CONTROL2, 0x0000);	//Sets the signal polarity
800058ea:	30 0b       	mov	r11,0
800058ec:	30 fc       	mov	r12,15
800058ee:	f0 1f 00 48 	mcall	80005a0c <screen_Init+0x3c8>
	_writeRegister(R61580_ADDRESS_HORIZONTAL, 0);
800058f2:	30 0b       	mov	r11,0
800058f4:	32 0c       	mov	r12,32
800058f6:	f0 1f 00 46 	mcall	80005a0c <screen_Init+0x3c8>
	_writeRegister(R61580_ADDRESS_VERTICAL, 0);			//A frame memory address Set
800058fa:	30 0b       	mov	r11,0
800058fc:	32 1c       	mov	r12,33
800058fe:	f0 1f 00 44 	mcall	80005a0c <screen_Init+0x3c8>
	
	_writeRegister(R61580_NVM_READ2, 0x002E);			// Selects the factor of VREG1OUT 0x77
80005902:	32 eb       	mov	r11,46
80005904:	32 9c       	mov	r12,41
80005906:	f0 1f 00 42 	mcall	80005a0c <screen_Init+0x3c8>
	
	_writeRegister(R61580_ADD_HSA, 0);				// Adresse window Horizontal frame Address (Start Address)
8000590a:	30 0b       	mov	r11,0
8000590c:	35 0c       	mov	r12,80
8000590e:	f0 1f 00 40 	mcall	80005a0c <screen_Init+0x3c8>
	_writeRegister(R61580_ADD_HEA, SCREEN_HEIGHT);		// Adresse window Horizontal frame Address (End Address)
80005912:	e0 6b 00 f0 	mov	r11,240
80005916:	35 1c       	mov	r12,81
80005918:	f0 1f 00 3d 	mcall	80005a0c <screen_Init+0x3c8>
	_writeRegister(R61580_ADD_VEA, 0);				// Adresse window Vertical frame Address (Start Address)
8000591c:	30 0b       	mov	r11,0
8000591e:	35 2c       	mov	r12,82
80005920:	f0 1f 00 3b 	mcall	80005a0c <screen_Init+0x3c8>
	_writeRegister(R61580_ADD_VSA, SCREEN_WIDTH);		// Adresse window Vertical frame Address (End Address)
80005924:	e0 6b 01 40 	mov	r11,320
80005928:	35 2c       	mov	r12,82
8000592a:	f0 1f 00 39 	mcall	80005a0c <screen_Init+0x3c8>
	
	
	_writeRegister(R61580_BASE_IMAGE, (uint16_t) (1 << REV));	// Base image Display Control
8000592e:	30 1b       	mov	r11,1
80005930:	36 1c       	mov	r12,97
80005932:	f0 1f 00 37 	mcall	80005a0c <screen_Init+0x3c8>
	_writeRegister(R61580_SCROLL_VERTICAL, 0x0000);
80005936:	30 0b       	mov	r11,0
80005938:	36 ac       	mov	r12,106
8000593a:	f0 1f 00 35 	mcall	80005a0c <screen_Init+0x3c8>
	
	_writeRegister(R61580_PARTIAL_DISPLAY, 0x0000);		// Sets the display position of partial image
8000593e:	30 0b       	mov	r11,0
80005940:	e0 6c 00 80 	mov	r12,128
80005944:	f0 1f 00 32 	mcall	80005a0c <screen_Init+0x3c8>
	_writeRegister(R61580_PARTIAL_FRAME1, 0x0000);		// Sets the start Line Address
80005948:	30 0b       	mov	r11,0
8000594a:	e0 6c 00 81 	mov	r12,129
8000594e:	f0 1f 00 30 	mcall	80005a0c <screen_Init+0x3c8>
	_writeRegister(R61580_PARTIAL_FRAME2, 0x005F);		// Sets the end Line Address
80005952:	35 fb       	mov	r11,95
80005954:	e0 6c 00 82 	mov	r12,130
80005958:	f0 1f 00 2d 	mcall	80005a0c <screen_Init+0x3c8>
	_writeRegister(R61580_PANEL_CONTROL3, 0x0701);		// Sets VCOM equalize period
8000595c:	e0 6b 07 01 	mov	r11,1793
80005960:	e0 6c 00 93 	mov	r12,147
80005964:	f0 1f 00 2a 	mcall	80005a0c <screen_Init+0x3c8>
	
	_writeRegister(R61580_DISPLAY_CONTROL1, 0x0100);		//Display Control 1
80005968:	e0 6b 01 00 	mov	r11,256
8000596c:	30 7c       	mov	r12,7
8000596e:	f0 1f 00 28 	mcall	80005a0c <screen_Init+0x3c8>
	{
		.diva = AVR32_PWM_DIVA_CLK_OFF,
		.divb = AVR32_PWM_DIVB_CLK_OFF,
		.prea = AVR32_PWM_PREA_MCK,
		.preb = AVR32_PWM_PREB_MCK
	};
80005972:	30 08       	mov	r8,0
80005974:	50 88       	stdsp	sp[0x20],r8
80005976:	50 98       	stdsp	sp[0x24],r8
80005978:	50 a8       	stdsp	sp[0x28],r8
8000597a:	50 b8       	stdsp	sp[0x2c],r8
		
	volatile avr32_pwm_channel_t pwm_channel = { .ccnt = 0 };
8000597c:	30 0a       	mov	r10,0
8000597e:	30 0b       	mov	r11,0
80005980:	fa eb 00 00 	st.d	sp[0],r10
80005984:	fa c9 ff f8 	sub	r9,sp,-8
80005988:	f2 eb 00 00 	st.d	r9[0],r10
8000598c:	fa c9 ff f0 	sub	r9,sp,-16
80005990:	f2 eb 00 00 	st.d	r9[0],r10
80005994:	fa c9 ff e8 	sub	r9,sp,-24
80005998:	f2 eb 00 00 	st.d	r9[0],r10

	// With these settings, the output waveform period will be:
	// (115200/256)/20 == 22.5Hz == (MCK/prescaler)/period, with
	// MCK == 115200Hz, prescaler == 256, period == 20. 

	pwm_channel.cdty = 1; // Channel duty cycle, should be < CPRD. 
8000599c:	30 1b       	mov	r11,1
8000599e:	50 1b       	stdsp	sp[0x4],r11
	pwm_channel.cprd = 20; // Channel period. 
800059a0:	31 49       	mov	r9,20
800059a2:	50 29       	stdsp	sp[0x8],r9
	pwm_channel.cupd = 0; // Channel update is not used here. 
800059a4:	50 48       	stdsp	sp[0x10],r8
	pwm_channel.CMR.calg = PWM_MODE_LEFT_ALIGNED; // Channel mode. 
800059a6:	40 09       	lddsp	r9,sp[0x0]
800059a8:	f3 d8 d1 01 	bfins	r9,r8,0x8,0x1
800059ac:	50 09       	stdsp	sp[0x0],r9
	pwm_channel.CMR.cpol = PWM_POLARITY_LOW;      // Channel polarity. 
800059ae:	40 09       	lddsp	r9,sp[0x0]
800059b0:	f3 d8 d1 21 	bfins	r9,r8,0x9,0x1
800059b4:	50 09       	stdsp	sp[0x0],r9
	pwm_channel.CMR.cpd = PWM_UPDATE_DUTY;        // Not used the first time. 
800059b6:	40 09       	lddsp	r9,sp[0x0]
800059b8:	f3 d8 d1 41 	bfins	r9,r8,0xa,0x1
800059bc:	50 09       	stdsp	sp[0x0],r9
	pwm_channel.CMR.cpre = AVR32_PWM_CPRE_MCK_DIV_32; // Channel prescaler. 
800059be:	40 08       	lddsp	r8,sp[0x0]
800059c0:	30 57       	mov	r7,5
800059c2:	f1 d7 d0 04 	bfins	r8,r7,0x0,0x4
800059c6:	50 08       	stdsp	sp[0x0],r8
	
	// Enable the alternative mode of the output pin to connect it to the PWM
	// module within the device. 
	gpio_enable_module_pin(PIN_PWM_TFT, FCT_PWM_TFT);
800059c8:	33 cc       	mov	r12,60
800059ca:	f0 1f 00 12 	mcall	80005a10 <screen_Init+0x3cc>

	// Initialize the PWM module. 
	pwm_init(&pwm_opt);
800059ce:	fa cc ff e0 	sub	r12,sp,-32
800059d2:	f0 1f 00 11 	mcall	80005a14 <screen_Init+0x3d0>

	// Set channel configuration to channel 0. 
	pwm_channel_init(5, &pwm_channel);
800059d6:	1a 9b       	mov	r11,sp
800059d8:	0e 9c       	mov	r12,r7
800059da:	f0 1f 00 10 	mcall	80005a18 <screen_Init+0x3d4>

	// Start channel 0. 
	pwm_start_channels(1 << 5);
800059de:	32 0c       	mov	r12,32
800059e0:	f0 1f 00 0f 	mcall	80005a1c <screen_Init+0x3d8>
	spi_setupChipReg(AVR32_SPI0_ADDRESS, &screenOptions, BOARD_OSC0_HZ);

	_reset();
	_powerUp();
	_setPWM();
}
800059e4:	2e 8d       	sub	sp,-96
800059e6:	e3 cd 80 80 	ldm	sp++,r7,pc
800059ea:	00 00       	add	r0,r0
800059ec:	80 00       	ld.sh	r0,r0[0x0]
800059ee:	a2 c8       	st.b	r1[0x4],r8
800059f0:	80 00       	ld.sh	r0,r0[0x0]
800059f2:	a2 e8       	st.b	r1[0x6],r8
800059f4:	80 00       	ld.sh	r0,r0[0x0]
800059f6:	29 c4       	sub	r4,-100
800059f8:	80 00       	ld.sh	r0,r0[0x0]
800059fa:	2f 1a       	sub	r10,-15
800059fc:	80 00       	ld.sh	r0,r0[0x0]
800059fe:	30 a8       	mov	r8,10
80005a00:	80 00       	ld.sh	r0,r0[0x0]
80005a02:	2f f0       	sub	r0,-1
80005a04:	80 00       	ld.sh	r0,r0[0x0]
80005a06:	2a 26       	sub	r6,-94
80005a08:	80 00       	ld.sh	r0,r0[0x0]
80005a0a:	2a 0a       	sub	r10,-96
80005a0c:	80 00       	ld.sh	r0,r0[0x0]
80005a0e:	54 04       	stdsp	sp[0x100],r4
80005a10:	80 00       	ld.sh	r0,r0[0x0]
80005a12:	29 72       	sub	r2,-105
80005a14:	80 00       	ld.sh	r0,r0[0x0]
80005a16:	2e b4       	sub	r4,-21
80005a18:	80 00       	ld.sh	r0,r0[0x0]
80005a1a:	2e 6c       	sub	r12,-26
80005a1c:	80 00       	ld.sh	r0,r0[0x0]
80005a1e:	2e a2       	sub	r2,-22

80005a20 <vector2_Add>:
 *  Author: voletqu
 */ 

#include "vector2.h"

Vector2 vector2_Add(Vector2 v1, Vector2 v2){
80005a20:	eb cd 00 10 	pushm	r4
80005a24:	fa c4 ff fc 	sub	r4,sp,-4
	return (Vector2){.x = v1.x + v2.x,
80005a28:	09 ea       	ld.ub	r10,r4[0x6]
80005a2a:	09 a9       	ld.ub	r9,r4[0x2]
80005a2c:	f4 09 00 09 	add	r9,r10,r9
80005a30:	88 2b       	ld.sh	r11,r4[0x4]
80005a32:	88 0a       	ld.sh	r10,r4[0x0]
80005a34:	f6 0a 00 0a 	add	r10,r11,r10
80005a38:	b8 0a       	st.h	r12[0x0],r10
80005a3a:	b8 a9       	st.b	r12[0x2],r9
					 .y = v1.y + v2.y};
80005a3c:	e3 cd 00 10 	ldm	sp++,r4
80005a40:	5e fc       	retal	r12
80005a42:	d7 03       	nop

80005a44 <dac_Init>:
 *
 * Created 22.11.17 MLN
 * Last modified 22.11.17 MLN
 */
void dac_Init(void)
{
80005a44:	d4 01       	pushm	lr
	// Configuring PB0-15 for audio output
	AVR32_GPIO.port[1].oders = 0x0000FFFF;
80005a46:	e0 69 ff ff 	mov	r9,65535
80005a4a:	fe 78 10 00 	mov	r8,-61440
80005a4e:	f1 49 01 44 	st.w	r8[324],r9
	
	gpio_set_gpio_pin(PIN_SHUTDOWN);
80005a52:	31 9c       	mov	r12,25
80005a54:	f0 1f 00 0c 	mcall	80005a84 <dac_Init+0x40>
	gpio_set_gpio_pin(DAC_CS_PIN);			// Chip select inactive = 1
80005a58:	32 cc       	mov	r12,44
80005a5a:	f0 1f 00 0b 	mcall	80005a84 <dac_Init+0x40>
	gpio_set_gpio_pin(DAC_WR_PIN);			// Write active low
80005a5e:	32 dc       	mov	r12,45
80005a60:	f0 1f 00 09 	mcall	80005a84 <dac_Init+0x40>
	gpio_set_gpio_pin(DAC_LDAC_PIN);		// Transfer active low
80005a64:	32 ec       	mov	r12,46
80005a66:	f0 1f 00 08 	mcall	80005a84 <dac_Init+0x40>
	gpio_set_gpio_pin(DAC_PD_PIN);
80005a6a:	32 ac       	mov	r12,42
80005a6c:	f0 1f 00 06 	mcall	80005a84 <dac_Init+0x40>
	
	// Deleting DAC contents
	gpio_set_gpio_pin(DAC_CLR_PIN);
80005a70:	32 fc       	mov	r12,47
80005a72:	f0 1f 00 05 	mcall	80005a84 <dac_Init+0x40>
	gpio_clr_gpio_pin(DAC_CLR_PIN);
80005a76:	32 fc       	mov	r12,47
80005a78:	f0 1f 00 04 	mcall	80005a88 <dac_Init+0x44>
	gpio_set_gpio_pin(DAC_CLR_PIN);
80005a7c:	32 fc       	mov	r12,47
80005a7e:	f0 1f 00 02 	mcall	80005a84 <dac_Init+0x40>
80005a82:	d8 02       	popm	pc
80005a84:	80 00       	ld.sh	r0,r0[0x0]
80005a86:	2a 0a       	sub	r10,-96
80005a88:	80 00       	ld.sh	r0,r0[0x0]
80005a8a:	2a 26       	sub	r6,-94

80005a8c <usart_Init>:
 * Initializes USART peripheral for RTC data transmission to display card.
 *
 * Created 22.11.17 QVT
 * Last modified 22.11.17 QVT
 */
void usart_Init(void){
80005a8c:	d4 21       	pushm	r4-r7,lr
80005a8e:	20 dd       	sub	sp,52
		.baudrate     = 250000,
		.charlength   = 8,
		.paritytype   = USART_NO_PARITY,
		.stopbits     = USART_1_STOPBIT,
		.channelmode  = USART_NORMAL_CHMODE
	};
80005a90:	49 78       	lddpc	r8,80005aec <usart_Init+0x60>
80005a92:	fa cb ff d8 	sub	r11,sp,-40
80005a96:	f0 e6 00 00 	ld.d	r6,r8[0]
80005a9a:	f6 e7 00 00 	st.d	r11[0],r6
80005a9e:	70 28       	ld.w	r8,r8[0x8]
80005aa0:	97 28       	st.w	r11[0x8],r8
		{USART1_TXD_PIN, USART1_TXD_FCT},
		{USART1_RXD_PIN, USART1_RXD_FCT},
		{USART1_CLK_PIN, USART1_CLK_FCT},
		{USART1_RTS_PIN, USART1_RTS_FCT},
		{USART1_CTS_PIN, USART1_CTS_FCT}
	};
80005aa2:	49 48       	lddpc	r8,80005af0 <usart_Init+0x64>
80005aa4:	1a 97       	mov	r7,sp
80005aa6:	f0 e4 00 00 	ld.d	r4,r8[0]
80005aaa:	fa e5 00 00 	st.d	sp[0],r4
80005aae:	f0 e4 00 08 	ld.d	r4,r8[8]
80005ab2:	fa e5 00 08 	st.d	sp[8],r4
80005ab6:	f0 e4 00 10 	ld.d	r4,r8[16]
80005aba:	fa e5 00 10 	st.d	sp[16],r4
80005abe:	f0 e4 00 18 	ld.d	r4,r8[24]
80005ac2:	fa e5 00 18 	st.d	sp[24],r4
80005ac6:	f0 e8 00 20 	ld.d	r8,r8[32]
80005aca:	fa e9 00 20 	st.d	sp[32],r8
	
	usart_init_rs232(&AVR32_USART1, &USART_OPTIONS, (BOARD_OSC0_HZ / 2));
80005ace:	e0 6a 48 00 	mov	r10,18432
80005ad2:	ea 1a 01 e8 	orh	r10,0x1e8
80005ad6:	fe 7c 18 00 	mov	r12,-59392
80005ada:	f0 1f 00 07 	mcall	80005af4 <usart_Init+0x68>
	gpio_enable_module (USART_GPIO_MAP,sizeof(USART_GPIO_MAP)/sizeof(USART_GPIO_MAP[0]));
80005ade:	30 5b       	mov	r11,5
80005ae0:	1a 9c       	mov	r12,sp
80005ae2:	f0 1f 00 06 	mcall	80005af8 <usart_Init+0x6c>
}
80005ae6:	2f 3d       	sub	sp,-52
80005ae8:	d8 22       	popm	r4-r7,pc
80005aea:	00 00       	add	r0,r0
80005aec:	80 00       	ld.sh	r0,r0[0x0]
80005aee:	a3 90       	lsr	r0,0x3
80005af0:	80 00       	ld.sh	r0,r0[0x0]
80005af2:	a3 20       	st.d	r1++,r0
80005af4:	80 00       	ld.sh	r0,r0[0x0]
80005af6:	36 a0       	mov	r0,106
80005af8:	80 00       	ld.sh	r0,r0[0x0]
80005afa:	29 c4       	sub	r4,-100

80005afc <twi_Init>:
 * Initializes Two-Wire Interface for communication with external RTC module
 *
 * Created 15.11.17 MLN
 * Last modified 15.11.17 MLN
 */
void twi_Init(void){
80005afc:	eb cd 40 80 	pushm	r7,lr
80005b00:	20 7d       	sub	sp,28
	gpio_set_gpio_pin(PIN_RTC_RST);
80005b02:	31 fc       	mov	r12,31
80005b04:	f0 1f 00 18 	mcall	80005b64 <twi_Init+0x68>
	gpio_set_gpio_pin(PIN_SDA);
80005b08:	31 dc       	mov	r12,29
80005b0a:	f0 1f 00 17 	mcall	80005b64 <twi_Init+0x68>
	gpio_clr_gpio_pin(PIN_RTC_RST);
80005b0e:	31 fc       	mov	r12,31
80005b10:	f0 1f 00 16 	mcall	80005b68 <twi_Init+0x6c>
	twi_options_t i2c_options =
	{
		.pba_hz = BOARD_OSC0_HZ,		// Vitesse du microcontrleur 
		.speed = TWI_MASTER_SPEED,		// Vitesse de transmission 100-400KHz
		.chip = (RTC_ADDRESS_WRITE >> 1)// Adresse du slave
	};
80005b14:	49 68       	lddpc	r8,80005b6c <twi_Init+0x70>
80005b16:	fa c7 ff f0 	sub	r7,sp,-16
80005b1a:	f0 ea 00 00 	ld.d	r10,r8[0]
80005b1e:	ee eb 00 00 	st.d	r7[0],r10
80005b22:	70 28       	ld.w	r8,r8[0x8]
80005b24:	8f 28       	st.w	r7[0x8],r8
	// Assign I/Os to TWI.
	const gpio_map_t TWI_GPIO_MAP =
	{
		{PIN_SCL, FCT_SCL},	// TWI Clock.
		{PIN_SDA, FCT_SDA}	// TWI Data.
	};
80005b26:	49 38       	lddpc	r8,80005b70 <twi_Init+0x74>
80005b28:	1a 9c       	mov	r12,sp
80005b2a:	f0 ea 00 00 	ld.d	r10,r8[0]
80005b2e:	fa eb 00 00 	st.d	sp[0],r10
80005b32:	f0 e8 00 08 	ld.d	r8,r8[8]
80005b36:	fa e9 00 08 	st.d	sp[8],r8
	gpio_enable_module(TWI_GPIO_MAP, sizeof(TWI_GPIO_MAP) / sizeof(TWI_GPIO_MAP[0]));
80005b3a:	30 2b       	mov	r11,2
80005b3c:	f0 1f 00 0e 	mcall	80005b74 <twi_Init+0x78>
	twi_master_init(&AVR32_TWI, &i2c_options);
80005b40:	0e 9b       	mov	r11,r7
80005b42:	fe 7c 2c 00 	mov	r12,-54272
80005b46:	f0 1f 00 0d 	mcall	80005b78 <twi_Init+0x7c>
	
	// RTC alarm interruption initialization
	//gpio_enable_pin_glitch_filter(PIN_INT1);
	//gpio_enable_pin_pull_up(PIN_INT1);
	gpio_enable_pin_interrupt(PIN_INT1, GPIO_FALLING_EDGE);
80005b4a:	30 2b       	mov	r11,2
80005b4c:	31 cc       	mov	r12,28
80005b4e:	f0 1f 00 0c 	mcall	80005b7c <twi_Init+0x80>
	INTC_register_interrupt(&rtc_rtcISR, AVR32_GPIO_IRQ3, AVR32_INTC_INT0);
80005b52:	30 0a       	mov	r10,0
80005b54:	34 3b       	mov	r11,67
80005b56:	48 bc       	lddpc	r12,80005b80 <twi_Init+0x84>
80005b58:	f0 1f 00 0b 	mcall	80005b84 <twi_Init+0x88>
}
80005b5c:	2f 9d       	sub	sp,-28
80005b5e:	e3 cd 80 80 	ldm	sp++,r7,pc
80005b62:	00 00       	add	r0,r0
80005b64:	80 00       	ld.sh	r0,r0[0x0]
80005b66:	2a 0a       	sub	r10,-96
80005b68:	80 00       	ld.sh	r0,r0[0x0]
80005b6a:	2a 26       	sub	r6,-94
80005b6c:	80 00       	ld.sh	r0,r0[0x0]
80005b6e:	a3 48       	asr	r8,0x2
80005b70:	80 00       	ld.sh	r0,r0[0x0]
80005b72:	a3 80       	lsr	r0,0x2
80005b74:	80 00       	ld.sh	r0,r0[0x0]
80005b76:	29 c4       	sub	r4,-100
80005b78:	80 00       	ld.sh	r0,r0[0x0]
80005b7a:	35 3c       	mov	r12,83
80005b7c:	80 00       	ld.sh	r0,r0[0x0]
80005b7e:	2a 58       	sub	r8,-91
80005b80:	80 00       	ld.sh	r0,r0[0x0]
80005b82:	5f fc       	sral	r12
80005b84:	80 00       	ld.sh	r0,r0[0x0]
80005b86:	2a e4       	sub	r4,-82

80005b88 <tc1_Init>:
 * Used as audio sample updater.
 *
 * Created 10.11.17 MLN
 * Last modified 11.11.17 MLN
 */
void tc1_Init(void){
80005b88:	d4 01       	pushm	lr
		.etrgs = 0, .ldrbs = 0, .ldras = 0, .cpcs  = 1,
		.cpbs  = 0, .cpas  = 0, .lovrs = 0, .covfs = 0
	};

	// Initialize the timer/counter.
	tc_init_waveform(&AVR32_TC, &WAVEFORM_OPT1);
80005b8a:	48 db       	lddpc	r11,80005bbc <tc1_Init+0x34>
80005b8c:	fe 7c 38 00 	mov	r12,-51200
80005b90:	f0 1f 00 0c 	mcall	80005bc0 <tc1_Init+0x38>
	tc_write_rc(&AVR32_TC, TC1_CHANNEL, 181);  // Set RC value. 181
80005b94:	e0 6a 00 b5 	mov	r10,181
80005b98:	30 1b       	mov	r11,1
80005b9a:	fe 7c 38 00 	mov	r12,-51200
80005b9e:	f0 1f 00 0a 	mcall	80005bc4 <tc1_Init+0x3c>
	tc_configure_interrupts(&AVR32_TC, TC1_CHANNEL, &TC1_INTERRUPT);
80005ba2:	48 aa       	lddpc	r10,80005bc8 <tc1_Init+0x40>
80005ba4:	30 1b       	mov	r11,1
80005ba6:	fe 7c 38 00 	mov	r12,-51200
80005baa:	f0 1f 00 09 	mcall	80005bcc <tc1_Init+0x44>
	INTC_register_interrupt (&tc1_irq, AVR32_TC_IRQ1, AVR32_INTC_INT0);
80005bae:	30 0a       	mov	r10,0
80005bb0:	e0 6b 01 c1 	mov	r11,449
80005bb4:	48 7c       	lddpc	r12,80005bd0 <tc1_Init+0x48>
80005bb6:	f0 1f 00 08 	mcall	80005bd4 <tc1_Init+0x4c>
}
80005bba:	d8 02       	popm	pc
80005bbc:	80 00       	ld.sh	r0,r0[0x0]
80005bbe:	a3 74       	lsl	r4,0x3
80005bc0:	80 00       	ld.sh	r0,r0[0x0]
80005bc2:	30 ea       	mov	r10,14
80005bc4:	80 00       	ld.sh	r0,r0[0x0]
80005bc6:	31 aa       	mov	r10,26
80005bc8:	80 00       	ld.sh	r0,r0[0x0]
80005bca:	a3 7c       	lsl	r12,0x3
80005bcc:	80 00       	ld.sh	r0,r0[0x0]
80005bce:	31 de       	mov	lr,29
80005bd0:	80 00       	ld.sh	r0,r0[0x0]
80005bd2:	39 dc       	mov	r12,-99
80005bd4:	80 00       	ld.sh	r0,r0[0x0]
80005bd6:	2a e4       	sub	r4,-82

80005bd8 <spi1_Init>:
 * Initializes SPI transmission for DAC volume control
 *
 * Created 06.11.17 MLN
 * Last modified 06.11.17 MLN
 */
void spi1_Init(void) {
80005bd8:	eb cd 40 c0 	pushm	r6-r7,lr
80005bdc:	21 2d       	sub	sp,72
		{ PIN_NPCS_SD,	FCT_NPCS_SD	  },
		{ PIN_NPCS_DA, FCT_NPCS_DA		},
		{ PIN_SCK_SPI1, FCT_SCK_SPI1   },
		{ PIN_MISO_SPI1, FCT_MISO_SPI1 },
		{ PIN_MOSI_SPI1, FCT_MOSI_SPI1 }
	};
80005bde:	4a b8       	lddpc	r8,80005c88 <spi1_Init+0xb0>
80005be0:	fa cc ff e0 	sub	r12,sp,-32
80005be4:	f0 ea 00 00 	ld.d	r10,r8[0]
80005be8:	f8 eb 00 00 	st.d	r12[0],r10
80005bec:	f0 ea 00 08 	ld.d	r10,r8[8]
80005bf0:	f8 eb 00 08 	st.d	r12[8],r10
80005bf4:	f0 ea 00 10 	ld.d	r10,r8[16]
80005bf8:	f8 eb 00 10 	st.d	r12[16],r10
80005bfc:	f0 ea 00 18 	ld.d	r10,r8[24]
80005c00:	f8 eb 00 18 	st.d	r12[24],r10
80005c04:	f0 e8 00 20 	ld.d	r8,r8[32]
80005c08:	f8 e9 00 20 	st.d	r12[32],r8
		.spck_delay		= 	0,					// Delay entre CS et SPCK.
		.trans_delay	= 	0,					// Delay entre deux transfert.
		.stay_act		=	1,					// ?
		.spi_mode		= 	1,					// CPOL = 0 / NCPHA = 0 => mode = 1
		.modfdis		=	1					// ?
	};
80005c0c:	4a 08       	lddpc	r8,80005c8c <spi1_Init+0xb4>
80005c0e:	fa c6 ff f0 	sub	r6,sp,-16
80005c12:	f0 ea 00 00 	ld.d	r10,r8[0]
80005c16:	ec eb 00 00 	st.d	r6[0],r10
80005c1a:	f0 e8 00 08 	ld.d	r8,r8[8]
80005c1e:	ec e9 00 08 	st.d	r6[8],r8
		.spck_delay		= 	0,			// Delay entre CS et SPCK.
		.trans_delay	= 	0,			// Delay entre deux transfert.
		.stay_act		=	1,			// ?
		.spi_mode		= 	0,			// ?
		.modfdis		=	1			// ?
	};
80005c22:	49 c8       	lddpc	r8,80005c90 <spi1_Init+0xb8>
80005c24:	1a 97       	mov	r7,sp
80005c26:	f0 ea 00 00 	ld.d	r10,r8[0]
80005c2a:	fa eb 00 00 	st.d	sp[0],r10
80005c2e:	f0 e8 00 08 	ld.d	r8,r8[8]
80005c32:	fa e9 00 08 	st.d	sp[8],r8
	
	// Assigning IOs to SPI
	gpio_enable_module(SPI1_GPIO_MAP, sizeof (SPI1_GPIO_MAP)/ sizeof(SPI1_GPIO_MAP[0]));
80005c36:	30 5b       	mov	r11,5
80005c38:	f0 1f 00 17 	mcall	80005c94 <spi1_Init+0xbc>
	
	// Initializing SPI as master
	spi_initMaster(SD_MMC_SPI, &spiOptionsSD);
80005c3c:	1a 9b       	mov	r11,sp
80005c3e:	fe 7c 28 00 	mov	r12,-55296
80005c42:	f0 1f 00 16 	mcall	80005c98 <spi1_Init+0xc0>
	
	spi_selectionMode(SD_MMC_SPI, 0, 0, 0);
80005c46:	30 09       	mov	r9,0
80005c48:	12 9a       	mov	r10,r9
80005c4a:	12 9b       	mov	r11,r9
80005c4c:	fe 7c 28 00 	mov	r12,-55296
80005c50:	f0 1f 00 13 	mcall	80005c9c <spi1_Init+0xc4>
	// Initializes volume control DAC
	spi_setupChipReg(SD_MMC_SPI, &spiOptionsDA2, BOARD_OSC0_HZ);
80005c54:	e0 6a 90 00 	mov	r10,36864
80005c58:	ea 1a 03 d0 	orh	r10,0x3d0
80005c5c:	0c 9b       	mov	r11,r6
80005c5e:	fe 7c 28 00 	mov	r12,-55296
80005c62:	f0 1f 00 10 	mcall	80005ca0 <spi1_Init+0xc8>
	spi_setupChipReg(SD_MMC_SPI, &spiOptionsSD,  BOARD_OSC0_HZ);
80005c66:	e0 6a 90 00 	mov	r10,36864
80005c6a:	ea 1a 03 d0 	orh	r10,0x3d0
80005c6e:	1a 9b       	mov	r11,sp
80005c70:	fe 7c 28 00 	mov	r12,-55296
80005c74:	f0 1f 00 0b 	mcall	80005ca0 <spi1_Init+0xc8>
	
	spi_enable(SD_MMC_SPI);
80005c78:	fe 7c 28 00 	mov	r12,-55296
80005c7c:	f0 1f 00 0a 	mcall	80005ca4 <spi1_Init+0xcc>
}
80005c80:	2e ed       	sub	sp,-72
80005c82:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80005c86:	00 00       	add	r0,r0
80005c88:	80 00       	ld.sh	r0,r0[0x0]
80005c8a:	a2 f8       	st.b	r1[0x7],r8
80005c8c:	80 00       	ld.sh	r0,r0[0x0]
80005c8e:	a3 64       	lsl	r4,0x2
80005c90:	80 00       	ld.sh	r0,r0[0x0]
80005c92:	a3 54       	asr	r4,0x3
80005c94:	80 00       	ld.sh	r0,r0[0x0]
80005c96:	29 c4       	sub	r4,-100
80005c98:	80 00       	ld.sh	r0,r0[0x0]
80005c9a:	2f 1a       	sub	r10,-15
80005c9c:	80 00       	ld.sh	r0,r0[0x0]
80005c9e:	2f 52       	sub	r2,-11
80005ca0:	80 00       	ld.sh	r0,r0[0x0]
80005ca2:	2f f0       	sub	r0,-1
80005ca4:	80 00       	ld.sh	r0,r0[0x0]
80005ca6:	30 a8       	mov	r8,10

80005ca8 <board_init>:
#define TWI_MASTER_SPEED 100000
#define RTC_ADDRESS_WRITE 0xD0



void board_init(void) {
80005ca8:	d4 01       	pushm	lr
	sysclk_init();
80005caa:	f0 1f 00 09 	mcall	80005ccc <board_init+0x24>
	
	Disable_global_interrupt();
80005cae:	d3 03       	ssrf	0x10
	// Configuration des vecteurs d'interruption:
	// Initialize and enable interrupt
	irq_initialize_vectors();
80005cb0:	f0 1f 00 08 	mcall	80005cd0 <board_init+0x28>
	cpu_irq_enable();
80005cb4:	d5 03       	csrf	0x10
	
	twi_Init();
80005cb6:	f0 1f 00 08 	mcall	80005cd4 <board_init+0x2c>
	usart_Init();
80005cba:	f0 1f 00 08 	mcall	80005cd8 <board_init+0x30>
	spi1_Init();
80005cbe:	f0 1f 00 08 	mcall	80005cdc <board_init+0x34>
	//tc0_Init();
	tc1_Init();
80005cc2:	f0 1f 00 08 	mcall	80005ce0 <board_init+0x38>
	dac_Init();
80005cc6:	f0 1f 00 08 	mcall	80005ce4 <board_init+0x3c>
}
80005cca:	d8 02       	popm	pc
80005ccc:	80 00       	ld.sh	r0,r0[0x0]
80005cce:	69 18       	ld.w	r8,r4[0x44]
80005cd0:	80 00       	ld.sh	r0,r0[0x0]
80005cd2:	2b 64       	sub	r4,-74
80005cd4:	80 00       	ld.sh	r0,r0[0x0]
80005cd6:	5a fc       	cp.w	r12,-17
80005cd8:	80 00       	ld.sh	r0,r0[0x0]
80005cda:	5a 8c       	cp.w	r12,-24
80005cdc:	80 00       	ld.sh	r0,r0[0x0]
80005cde:	5b d8       	cp.w	r8,-3
80005ce0:	80 00       	ld.sh	r0,r0[0x0]
80005ce2:	5b 88       	cp.w	r8,-8
80005ce4:	80 00       	ld.sh	r0,r0[0x0]
80005ce6:	5a 44       	cp.w	r4,-28

80005ce8 <mainCentre>:
#include "SDCard/sdcard.h"
#include "GFX/screen.h"
#include "GFX/gui.h"


void mainCentre(void){
80005ce8:	eb cd 40 fe 	pushm	r1-r7,lr
	board_init();
80005cec:	f0 1f 00 13 	mcall	80005d38 <mainCentre+0x50>
	
	screen_Init();
80005cf0:	f0 1f 00 13 	mcall	80005d3c <mainCentre+0x54>
	//gui_loadingScreen();
	
	//cpu_delay_ms(500,BOARD_OSC0_HZ);
	
	gui_Init();
80005cf4:	f0 1f 00 13 	mcall	80005d40 <mainCentre+0x58>
	
	menus[currentMenuId](true);
80005cf8:	49 38       	lddpc	r8,80005d44 <mainCentre+0x5c>
80005cfa:	11 89       	ld.ub	r9,r8[0x0]
80005cfc:	49 38       	lddpc	r8,80005d48 <mainCentre+0x60>
80005cfe:	f0 09 03 28 	ld.w	r8,r8[r9<<0x2]
80005d02:	30 1c       	mov	r12,1
80005d04:	5d 18       	icall	r8
	
	while(1){
		input[currentMenuId]();
80005d06:	49 24       	lddpc	r4,80005d4c <mainCentre+0x64>
80005d08:	48 f5       	lddpc	r5,80005d44 <mainCentre+0x5c>
		if(needRepaint){
80005d0a:	49 26       	lddpc	r6,80005d50 <mainCentre+0x68>
80005d0c:	30 07       	mov	r7,0
			menus[currentMenuId](menuChanged);
80005d0e:	48 f2       	lddpc	r2,80005d48 <mainCentre+0x60>
80005d10:	49 11       	lddpc	r1,80005d54 <mainCentre+0x6c>
			needRepaint = false;
		}
		audio_playFile(0);
80005d12:	30 03       	mov	r3,0
	gui_Init();
	
	menus[currentMenuId](true);
	
	while(1){
		input[currentMenuId]();
80005d14:	0b 88       	ld.ub	r8,r5[0x0]
80005d16:	e8 08 03 28 	ld.w	r8,r4[r8<<0x2]
80005d1a:	5d 18       	icall	r8
		if(needRepaint){
80005d1c:	0d 88       	ld.ub	r8,r6[0x0]
80005d1e:	ee 08 18 00 	cp.b	r8,r7
80005d22:	c0 70       	breq	80005d30 <mainCentre+0x48>
			menus[currentMenuId](menuChanged);
80005d24:	0b 88       	ld.ub	r8,r5[0x0]
80005d26:	e4 08 03 28 	ld.w	r8,r2[r8<<0x2]
80005d2a:	03 8c       	ld.ub	r12,r1[0x0]
80005d2c:	5d 18       	icall	r8
			needRepaint = false;
80005d2e:	ac 87       	st.b	r6[0x0],r7
		}
		audio_playFile(0);
80005d30:	06 9c       	mov	r12,r3
80005d32:	f0 1f 00 0a 	mcall	80005d58 <mainCentre+0x70>
	}
80005d36:	ce fb       	rjmp	80005d14 <mainCentre+0x2c>
80005d38:	80 00       	ld.sh	r0,r0[0x0]
80005d3a:	5c a8       	swap.h	r8
80005d3c:	80 00       	ld.sh	r0,r0[0x0]
80005d3e:	56 44       	stdsp	sp[0x190],r4
80005d40:	80 00       	ld.sh	r0,r0[0x0]
80005d42:	52 c8       	stdsp	sp[0xb0],r8
80005d44:	00 00       	add	r0,r0
80005d46:	07 ad       	ld.ub	sp,r3[0x2]
80005d48:	00 00       	add	r0,r0
80005d4a:	04 10       	sub	r0,r2
80005d4c:	00 00       	add	r0,r0
80005d4e:	04 2c       	rsub	r12,r2
80005d50:	00 00       	add	r0,r0
80005d52:	07 aa       	ld.ub	r10,r3[0x2]
80005d54:	00 00       	add	r0,r0
80005d56:	07 af       	ld.ub	pc,r3[0x2]
80005d58:	80 00       	ld.sh	r0,r0[0x0]
80005d5a:	3b 50       	mov	r0,-75

80005d5c <_timeToBCD>:
 * Input table must be at least 7 bytes long
 *
 * Created 22.11.17 MLN
 * Last modified 22.11.17 QVT
 */
void _timeToBCD(Time timeInput, uint8_t* timeBCD){
80005d5c:	eb cd 40 fb 	pushm	r0-r1,r3-r7,lr
80005d60:	fa c4 ff e0 	sub	r4,sp,-32
80005d64:	68 17       	ld.w	r7,r4[0x4]
80005d66:	eb d7 c2 27 	bfextu	r5,r7,0x11,0x7
80005d6a:	ee 0a 16 19 	lsr	r10,r7,0x19
80005d6e:	68 0b       	ld.w	r11,r4[0x0]
80005d70:	e7 db c0 a3 	bfextu	r3,r11,0x5,0x3
80005d74:	f7 db c1 46 	bfextu	r11,r11,0xa,0x6
80005d78:	09 89       	ld.ub	r9,r4[0x0]
80005d7a:	09 96       	ld.ub	r6,r4[0x1]
	//uint8_t timeBCD[7] = {0};
	
	timeBCD[0] = ((timeInput.seconds / 10) << 4) + (timeInput.seconds % 10);
80005d7c:	fd d7 c1 27 	bfextu	lr,r7,0x9,0x7
80005d80:	e0 68 66 67 	mov	r8,26215
80005d84:	ea 18 66 66 	orh	r8,0x6666
80005d88:	fc 08 04 40 	muls.d	r0,lr,r8
80005d8c:	e2 07 14 02 	asr	r7,r1,0x2
80005d90:	ee 04 15 04 	lsl	r4,r7,0x4
80005d94:	ee 07 00 27 	add	r7,r7,r7<<0x2
80005d98:	fc 07 01 1e 	sub	lr,lr,r7<<0x1
80005d9c:	e8 0e 00 0e 	add	lr,r4,lr
80005da0:	b8 8e       	st.b	r12[0x0],lr
	timeBCD[1] = ((timeInput.minutes / 10) << 4) + (timeInput.minutes % 10);
80005da2:	ea 08 04 40 	muls.d	r0,r5,r8
80005da6:	e2 0e 14 02 	asr	lr,r1,0x2
80005daa:	fc 07 15 04 	lsl	r7,lr,0x4
80005dae:	fc 0e 00 2e 	add	lr,lr,lr<<0x2
80005db2:	ea 0e 01 15 	sub	r5,r5,lr<<0x1
80005db6:	ee 05 00 05 	add	r5,r7,r5
80005dba:	b8 95       	st.b	r12[0x1],r5
	timeBCD[2] = ((timeInput.hours	 / 10) << 4) + (timeInput.hours   % 10);
80005dbc:	f4 08 04 44 	muls.d	r4,r10,r8
80005dc0:	ea 04 14 02 	asr	r4,r5,0x2
80005dc4:	e8 0e 15 04 	lsl	lr,r4,0x4
80005dc8:	e8 04 00 24 	add	r4,r4,r4<<0x2
80005dcc:	f4 04 01 1a 	sub	r10,r10,r4<<0x1
80005dd0:	fc 0a 00 0a 	add	r10,lr,r10
80005dd4:	b8 aa       	st.b	r12[0x2],r10
	timeBCD[3] = timeInput.day;
80005dd6:	b8 b3       	st.b	r12[0x3],r3
	timeBCD[4] = ((timeInput.date	 / 10) << 4) + (timeInput.date    % 10);
80005dd8:	f6 08 04 44 	muls.d	r4,r11,r8
80005ddc:	ea 0a 14 02 	asr	r10,r5,0x2
80005de0:	f4 0e 15 04 	lsl	lr,r10,0x4
80005de4:	f4 0a 00 2a 	add	r10,r10,r10<<0x2
80005de8:	f6 0a 01 1b 	sub	r11,r11,r10<<0x1
80005dec:	fc 0b 00 0b 	add	r11,lr,r11
80005df0:	b8 cb       	st.b	r12[0x4],r11
	timeBCD[5] = (((timeInput.year - REFERENCE_YEAR) / 100) << 7) + ((timeInput.month / 10) << 4) + (timeInput.month % 10);
80005df2:	f2 ca 07 d0 	sub	r10,r9,2000
80005df6:	e0 6e cc cd 	mov	lr,52429
80005dfa:	ea 1e cc cc 	orh	lr,0xcccc
80005dfe:	ec 0e 06 44 	mulu.d	r4,r6,lr
80005e02:	ea 0b 16 03 	lsr	r11,r5,0x3
80005e06:	f6 07 15 04 	lsl	r7,r11,0x4
80005e0a:	f6 0b 00 2b 	add	r11,r11,r11<<0x2
80005e0e:	ec 0b 01 16 	sub	r6,r6,r11<<0x1
80005e12:	ee 06 00 06 	add	r6,r7,r6
80005e16:	e0 65 85 1f 	mov	r5,34079
80005e1a:	ea 15 51 eb 	orh	r5,0x51eb
80005e1e:	f4 05 04 44 	muls.d	r4,r10,r5
80005e22:	ea 07 14 05 	asr	r7,r5,0x5
80005e26:	f4 0b 14 1f 	asr	r11,r10,0x1f
80005e2a:	16 17       	sub	r7,r11
80005e2c:	ee 05 15 07 	lsl	r5,r7,0x7
80005e30:	0a 06       	add	r6,r5
80005e32:	b8 d6       	st.b	r12[0x5],r6
	timeBCD[6] = ((((timeInput.year - REFERENCE_YEAR) % 100) / 10) << 4) + (timeInput.year % 10);
80005e34:	ee 07 10 64 	mul	r7,r7,100
80005e38:	0e 1a       	sub	r10,r7
80005e3a:	f4 08 04 46 	muls.d	r6,r10,r8
80005e3e:	0e 98       	mov	r8,r7
80005e40:	a3 48       	asr	r8,0x2
80005e42:	bf 5a       	asr	r10,0x1f
80005e44:	f0 0a 01 0a 	sub	r10,r8,r10
80005e48:	a5 6a       	lsl	r10,0x4
80005e4a:	f2 0e 06 46 	mulu.d	r6,r9,lr
80005e4e:	0e 9b       	mov	r11,r7
80005e50:	a3 9b       	lsr	r11,0x3
80005e52:	f6 0b 00 2b 	add	r11,r11,r11<<0x2
80005e56:	f2 0b 01 19 	sub	r9,r9,r11<<0x1
80005e5a:	f4 09 00 09 	add	r9,r10,r9
80005e5e:	b8 e9       	st.b	r12[0x6],r9
	
	//return timeBCD;
}
80005e60:	e3 cd 80 fb 	ldm	sp++,r0-r1,r3-r7,pc

80005e64 <_BCDToTime>:
 * NOT CHECKED YET
 *
 * Created 22.11.17 MLN
 * Last modified 22.11.17 MLN
 */
Time _BCDToTime (uint8_t* inputTable){
80005e64:	eb cd 40 f8 	pushm	r3-r7,lr
	Time returnTime;
	
	returnTime.seconds = 10 * (*(inputTable + 0) >> 4) + (*(inputTable + 0) & 0x0F);
80005e68:	17 8a       	ld.ub	r10,r11[0x0]
	
	returnTime.minutes = 10 * (*(inputTable + 1) >> 4) + (*(inputTable + 1) & 0x0F);
80005e6a:	17 9e       	ld.ub	lr,r11[0x1]
	
	returnTime.hours = 10 * ((*(inputTable + 2) & 0x30) >> 4) + (*(inputTable + 2) & 0x0F);
80005e6c:	17 a7       	ld.ub	r7,r11[0x2]
	
	returnTime.day = *(inputTable + 3);
80005e6e:	17 b5       	ld.ub	r5,r11[0x3]
	
	returnTime.date	= 10 * (*(inputTable + 4) >> 4) + (*(inputTable + 4) & 0x0F);
80005e70:	17 c6       	ld.ub	r6,r11[0x4]
	// Since a bit in the month register indicates the century, we compute years before months
	returnTime.year	= 100 * ((*(inputTable + 5) & 0x80) >> 7) * (*(inputTable + 6) >> 4) + (*(inputTable + 6) & 0x0F) + REFERENCE_YEAR;
80005e72:	17 d9       	ld.ub	r9,r11[0x5]
80005e74:	17 eb       	ld.ub	r11,r11[0x6]
	
	returnTime.month	= 10 * ((*(inputTable + 5) & 0x10) >> 4) + (*(inputTable + 5) & 0x0F);
	
	return returnTime;
80005e76:	e9 d9 c0 81 	bfextu	r4,r9,0x4,0x1
80005e7a:	08 93       	mov	r3,r4
80005e7c:	a3 63       	lsl	r3,0x2
80005e7e:	06 04       	add	r4,r3
80005e80:	e7 d9 c0 04 	bfextu	r3,r9,0x0,0x4
80005e84:	e6 04 00 14 	add	r4,r3,r4<<0x1
80005e88:	b8 94       	st.b	r12[0x1],r4
80005e8a:	e9 db c0 04 	bfextu	r4,r11,0x0,0x4
80005e8e:	23 04       	sub	r4,48
80005e90:	a7 99       	lsr	r9,0x7
80005e92:	a5 8b       	lsr	r11,0x4
80005e94:	b7 39       	mul	r9,r11
80005e96:	f2 09 10 64 	mul	r9,r9,100
80005e9a:	e8 09 00 09 	add	r9,r4,r9
80005e9e:	b8 89       	st.b	r12[0x0],r9
		if (usart_putchar(&AVR32_USART1,*content++) == USART_SUCCESS)
			contentSize--;
		else
			break;
	}
}
80005ea0:	ec 09 16 04 	lsr	r9,r6,0x4
80005ea4:	f2 09 00 29 	add	r9,r9,r9<<0x2
80005ea8:	ed d6 c0 04 	bfextu	r6,r6,0x0,0x4
80005eac:	ec 09 00 16 	add	r6,r6,r9<<0x1
80005eb0:	19 a9       	ld.ub	r9,r12[0x2]
80005eb2:	f3 d6 d0 46 	bfins	r9,r6,0x2,0x6
80005eb6:	b8 a9       	st.b	r12[0x2],r9
80005eb8:	19 b9       	ld.ub	r9,r12[0x3]
80005eba:	f3 d5 d0 a3 	bfins	r9,r5,0x5,0x3
80005ebe:	b8 b9       	st.b	r12[0x3],r9
80005ec0:	f3 d7 c0 82 	bfextu	r9,r7,0x4,0x2
80005ec4:	f2 09 00 29 	add	r9,r9,r9<<0x2
80005ec8:	ef d7 c0 04 	bfextu	r7,r7,0x0,0x4
80005ecc:	ee 09 00 17 	add	r7,r7,r9<<0x1
80005ed0:	19 c9       	ld.ub	r9,r12[0x4]
80005ed2:	0e 9b       	mov	r11,r7
80005ed4:	f3 db d0 27 	bfins	r9,r11,0x1,0x7
80005ed8:	b8 c9       	st.b	r12[0x4],r9
80005eda:	fc 09 16 04 	lsr	r9,lr,0x4
80005ede:	f2 09 00 29 	add	r9,r9,r9<<0x2
80005ee2:	fd de c0 04 	bfextu	lr,lr,0x0,0x4
80005ee6:	fc 09 00 1e 	add	lr,lr,r9<<0x1
80005eea:	19 d9       	ld.ub	r9,r12[0x5]
80005eec:	f3 de d0 27 	bfins	r9,lr,0x1,0x7
80005ef0:	b8 d9       	st.b	r12[0x5],r9
80005ef2:	f4 09 16 04 	lsr	r9,r10,0x4
80005ef6:	f2 09 00 29 	add	r9,r9,r9<<0x2
80005efa:	f5 da c0 04 	bfextu	r10,r10,0x0,0x4
80005efe:	f4 09 00 1a 	add	r10,r10,r9<<0x1
80005f02:	19 e9       	ld.ub	r9,r12[0x6]
80005f04:	f3 da d0 27 	bfins	r9,r10,0x1,0x7
80005f08:	b8 e9       	st.b	r12[0x6],r9
	returnTime.year	= 100 * ((*(inputTable + 5) & 0x80) >> 7) * (*(inputTable + 6) >> 4) + (*(inputTable + 6) & 0x0F) + REFERENCE_YEAR;
	
	returnTime.month	= 10 * ((*(inputTable + 5) & 0x10) >> 4) + (*(inputTable + 5) & 0x0F);
	
	return returnTime;
}
80005f0a:	e3 cd 80 f8 	ldm	sp++,r3-r7,pc
80005f0e:	d7 03       	nop

80005f10 <_usartWrite>:

void _usartWrite(uint8_t *content, uint8_t contentSize){
80005f10:	eb cd 40 e0 	pushm	r5-r7,lr
80005f14:	18 96       	mov	r6,r12
80005f16:	16 97       	mov	r7,r11
	while(contentSize > 0){
80005f18:	58 0b       	cp.w	r11,0
80005f1a:	c0 b0       	breq	80005f30 <_usartWrite+0x20>
		if (usart_putchar(&AVR32_USART1,*content++) == USART_SUCCESS)
80005f1c:	fe 75 18 00 	mov	r5,-59392
80005f20:	0d 3b       	ld.ub	r11,r6++
80005f22:	0a 9c       	mov	r12,r5
80005f24:	f0 1f 00 04 	mcall	80005f34 <_usartWrite+0x24>
80005f28:	c0 41       	brne	80005f30 <_usartWrite+0x20>
			contentSize--;
80005f2a:	20 17       	sub	r7,1
80005f2c:	5c 57       	castu.b	r7
	
	return returnTime;
}

void _usartWrite(uint8_t *content, uint8_t contentSize){
	while(contentSize > 0){
80005f2e:	cf 91       	brne	80005f20 <_usartWrite+0x10>
80005f30:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
80005f34:	80 00       	ld.sh	r0,r0[0x0]
80005f36:	36 48       	mov	r8,100

80005f38 <rtc_write>:
 * Uses data from sentData file-restricted global array.
 *
 * Created 16.11.17 MLN
 * Last modified 16.11.17 MLN
 */
void rtc_write(uint8_t firstRegister, uint8_t dataNumber){
80005f38:	d4 01       	pushm	lr
80005f3a:	20 4d       	sub	sp,16
		.addr[1] = 0,
		.addr[2] = 0,
		.addr_length = 1,
		.buffer = &sentData,		// Modify sentData before calling function
		.length = dataNumber,		// Number of bytes to send
	};
80005f3c:	36 88       	mov	r8,104
80005f3e:	ba 88       	st.b	sp[0x0],r8
80005f40:	ba 9c       	st.b	sp[0x1],r12
80005f42:	30 08       	mov	r8,0
80005f44:	ba a8       	st.b	sp[0x2],r8
80005f46:	ba b8       	st.b	sp[0x3],r8
80005f48:	30 18       	mov	r8,1
80005f4a:	50 18       	stdsp	sp[0x4],r8
80005f4c:	48 58       	lddpc	r8,80005f60 <rtc_write+0x28>
80005f4e:	50 28       	stdsp	sp[0x8],r8
80005f50:	50 3b       	stdsp	sp[0xc],r11
	
	twi_master_write(RTC_TWI, &writePacket);
80005f52:	1a 9b       	mov	r11,sp
80005f54:	fe 7c 2c 00 	mov	r12,-54272
80005f58:	f0 1f 00 03 	mcall	80005f64 <rtc_write+0x2c>
}
80005f5c:	2f cd       	sub	sp,-16
80005f5e:	d8 02       	popm	pc
80005f60:	00 00       	add	r0,r0
80005f62:	07 cc       	ld.ub	r12,r3[0x4]
80005f64:	80 00       	ld.sh	r0,r0[0x0]
80005f66:	33 d4       	mov	r4,61

80005f68 <rtc_setTime>:
 * Converts currentTime to BCD and sends it to RTC.
 *
 * Created 15.11.17 MLN
 * Last modified 24.11.17 MLN
 */
void rtc_setTime(void){
80005f68:	eb cd 40 c0 	pushm	r6-r7,lr
 *
 * \param twi         Base address of the TWI instance.
 */
static inline void twi_master_enable(volatile avr32_twi_t *twi)
{
	twi->cr = AVR32_TWI_CR_MSEN_MASK;;
80005f6c:	fe 77 2c 00 	mov	r7,-54272
80005f70:	30 48       	mov	r8,4
80005f72:	8f 08       	st.w	r7[0x0],r8
	twi_master_enable(RTC_TWI);
	_timeToBCD(currentTime, sentData);
80005f74:	20 2d       	sub	sp,8
80005f76:	30 76       	mov	r6,7
80005f78:	0c 9a       	mov	r10,r6
80005f7a:	48 9b       	lddpc	r11,80005f9c <rtc_setTime+0x34>
80005f7c:	1a 9c       	mov	r12,sp
80005f7e:	f0 1f 00 09 	mcall	80005fa0 <rtc_setTime+0x38>
80005f82:	48 9c       	lddpc	r12,80005fa4 <rtc_setTime+0x3c>
80005f84:	f0 1f 00 09 	mcall	80005fa8 <rtc_setTime+0x40>
	
	rtc_write(RTC_SECONDS, 7);
80005f88:	0c 9b       	mov	r11,r6
80005f8a:	30 0c       	mov	r12,0
80005f8c:	f0 1f 00 08 	mcall	80005fac <rtc_setTime+0x44>
 *
 * \param twi         Base address of the TWI instance.
 */
static inline void twi_master_disable(volatile avr32_twi_t *twi)
{
	twi->cr = AVR32_TWI_CR_MSDIS_MASK;;
80005f90:	30 88       	mov	r8,8
80005f92:	8f 08       	st.w	r7[0x0],r8
80005f94:	10 0d       	add	sp,r8
	twi_master_disable(RTC_TWI);
}
80005f96:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80005f9a:	00 00       	add	r0,r0
80005f9c:	00 00       	add	r0,r0
80005f9e:	0a 7f       	tst	pc,r5
80005fa0:	80 00       	ld.sh	r0,r0[0x0]
80005fa2:	69 b8       	ld.w	r8,r4[0x6c]
80005fa4:	00 00       	add	r0,r0
80005fa6:	07 cc       	ld.ub	r12,r3[0x4]
80005fa8:	80 00       	ld.sh	r0,r0[0x0]
80005faa:	5d 5c       	*unknown*
80005fac:	80 00       	ld.sh	r0,r0[0x0]
80005fae:	5f 38       	srlo	r8

80005fb0 <rtc_read>:
 * Stores data in buffer file-restricted global array.
 *
 * Created 15.11.17 MLN
 * Last modified 16.11.17 MLN
 */
void rtc_read(uint8_t firstRegister, uint8_t dataNumber){
80005fb0:	d4 01       	pushm	lr
80005fb2:	20 4d       	sub	sp,16
	
	// Clearing buffer table
	for (uint8_t i = 0; i < dataNumber; i++){
80005fb4:	58 0b       	cp.w	r11,0
80005fb6:	c0 c0       	breq	80005fce <rtc_read+0x1e>
80005fb8:	48 f8       	lddpc	r8,80005ff4 <rtc_read+0x44>
 * Stores data in buffer file-restricted global array.
 *
 * Created 15.11.17 MLN
 * Last modified 16.11.17 MLN
 */
void rtc_read(uint8_t firstRegister, uint8_t dataNumber){
80005fba:	f0 ca ff ff 	sub	r10,r8,-1
80005fbe:	f6 c9 00 01 	sub	r9,r11,1
80005fc2:	5c 59       	castu.b	r9
80005fc4:	12 0a       	add	r10,r9
	
	// Clearing buffer table
	for (uint8_t i = 0; i < dataNumber; i++){
		buffer[i] = 0;
80005fc6:	30 09       	mov	r9,0
80005fc8:	10 c9       	st.b	r8++,r9
 * Last modified 16.11.17 MLN
 */
void rtc_read(uint8_t firstRegister, uint8_t dataNumber){
	
	// Clearing buffer table
	for (uint8_t i = 0; i < dataNumber; i++){
80005fca:	14 38       	cp.w	r8,r10
80005fcc:	cf e1       	brne	80005fc8 <rtc_read+0x18>
		.addr[1] = 0,
		.addr[2] = 0,
		.addr_length = 1,
		.buffer = &buffer,			// Data is stored in this table
		.length = dataNumber,		// Number of bytes to store
	};
80005fce:	36 88       	mov	r8,104
80005fd0:	ba 88       	st.b	sp[0x0],r8
80005fd2:	ba 9c       	st.b	sp[0x1],r12
80005fd4:	30 08       	mov	r8,0
80005fd6:	ba a8       	st.b	sp[0x2],r8
80005fd8:	ba b8       	st.b	sp[0x3],r8
80005fda:	30 18       	mov	r8,1
80005fdc:	50 18       	stdsp	sp[0x4],r8
80005fde:	48 68       	lddpc	r8,80005ff4 <rtc_read+0x44>
80005fe0:	50 28       	stdsp	sp[0x8],r8
80005fe2:	50 3b       	stdsp	sp[0xc],r11
	
	twi_master_read(RTC_TWI, &readPacket);
80005fe4:	1a 9b       	mov	r11,sp
80005fe6:	fe 7c 2c 00 	mov	r12,-54272
80005fea:	f0 1f 00 04 	mcall	80005ff8 <rtc_read+0x48>
}
80005fee:	2f cd       	sub	sp,-16
80005ff0:	d8 02       	popm	pc
80005ff2:	00 00       	add	r0,r0
80005ff4:	00 00       	add	r0,r0
80005ff6:	07 b8       	ld.ub	r8,r3[0x3]
80005ff8:	80 00       	ld.sh	r0,r0[0x0]
80005ffa:	34 84       	mov	r4,72

80005ffc <rtc_rtcISR>:
 * converted to software flags to use in main.
 *
 * Created 24.11.17 MLN
 * Last modified 24.11.17 MLN
 */
__attribute__((__interrupt__)) void rtc_rtcISR(void){
80005ffc:	eb cd 40 80 	pushm	r7,lr
 *
 * \param twi         Base address of the TWI instance.
 */
static inline void twi_master_enable(volatile avr32_twi_t *twi)
{
	twi->cr = AVR32_TWI_CR_MSEN_MASK;;
80006000:	fe 77 2c 00 	mov	r7,-54272
80006004:	30 48       	mov	r8,4
80006006:	8f 08       	st.w	r7[0x0],r8
	twi_master_enable(RTC_TWI);
	
	// Reading RTC interrupt flag
	rtc_read(RTC_STATUS, 1);
80006008:	30 1b       	mov	r11,1
8000600a:	30 fc       	mov	r12,15
8000600c:	f0 1f 00 0f 	mcall	80006048 <rtc_rtcISR+0x4c>
	
	// Updating software alarm flags
	timeChanged = buffer[0] & 0x02;
80006010:	48 f8       	lddpc	r8,8000604c <rtc_rtcISR+0x50>
80006012:	11 88       	ld.ub	r8,r8[0x0]
80006014:	f5 d8 c0 21 	bfextu	r10,r8,0x1,0x1
80006018:	48 e9       	lddpc	r9,80006050 <rtc_rtcISR+0x54>
8000601a:	b2 8a       	st.b	r9[0x0],r10
	alarmReached = buffer[0] & 0x01;
8000601c:	f3 d8 c0 01 	bfextu	r9,r8,0x0,0x1
80006020:	48 db       	lddpc	r11,80006054 <rtc_rtcISR+0x58>
80006022:	b6 89       	st.b	r11[0x0],r9
	
	// Clearing RTC interrupt flags
	sentData[0] = buffer[0] & ~((timeChanged<<A2F) + (alarmReached<<A1F));
80006024:	f2 0a 00 19 	add	r9,r9,r10<<0x1
80006028:	5c d9       	com	r9
8000602a:	12 68       	and	r8,r9
8000602c:	48 bb       	lddpc	r11,80006058 <rtc_rtcISR+0x5c>
8000602e:	b6 88       	st.b	r11[0x0],r8
	 rtc_write(RTC_STATUS, 1);
80006030:	30 1b       	mov	r11,1
80006032:	30 fc       	mov	r12,15
80006034:	f0 1f 00 0a 	mcall	8000605c <rtc_rtcISR+0x60>
 *
 * \param twi         Base address of the TWI instance.
 */
static inline void twi_master_disable(volatile avr32_twi_t *twi)
{
	twi->cr = AVR32_TWI_CR_MSDIS_MASK;;
80006038:	30 88       	mov	r8,8
8000603a:	8f 08       	st.w	r7[0x0],r8
	
	twi_master_disable(RTC_TWI);
	gpio_clear_pin_interrupt_flag(PIN_INT1);
8000603c:	31 cc       	mov	r12,28
8000603e:	f0 1f 00 09 	mcall	80006060 <rtc_rtcISR+0x64>
}
80006042:	e3 cd 40 80 	ldm	sp++,r7,lr
80006046:	d6 03       	rete
80006048:	80 00       	ld.sh	r0,r0[0x0]
8000604a:	5f b0       	srhi	r0
8000604c:	00 00       	add	r0,r0
8000604e:	07 b8       	ld.ub	r8,r3[0x3]
80006050:	00 00       	add	r0,r0
80006052:	07 c8       	ld.ub	r8,r3[0x4]
80006054:	00 00       	add	r0,r0
80006056:	07 dc       	ld.ub	r12,r3[0x5]
80006058:	00 00       	add	r0,r0
8000605a:	07 cc       	ld.ub	r12,r3[0x4]
8000605c:	80 00       	ld.sh	r0,r0[0x0]
8000605e:	5f 38       	srlo	r8
80006060:	80 00       	ld.sh	r0,r0[0x0]
80006062:	2a cc       	sub	r12,-84

80006064 <rtc_getTime>:
 * TO BE MODIFIED, test function
 *
 * Created 15.11.17 MLN
 * Last modified 22.11.17 QVT
 */
void rtc_getTime(void){
80006064:	eb cd 40 c0 	pushm	r6-r7,lr
80006068:	20 2d       	sub	sp,8
 *
 * \param twi         Base address of the TWI instance.
 */
static inline void twi_master_enable(volatile avr32_twi_t *twi)
{
	twi->cr = AVR32_TWI_CR_MSEN_MASK;;
8000606a:	fe 77 2c 00 	mov	r7,-54272
8000606e:	30 48       	mov	r8,4
80006070:	8f 08       	st.w	r7[0x0],r8
	twi_master_enable(RTC_TWI);
	rtc_read(RTC_SECONDS, 7);
80006072:	30 7b       	mov	r11,7
80006074:	30 0c       	mov	r12,0
80006076:	f0 1f 00 09 	mcall	80006098 <rtc_getTime+0x34>
	
	currentTime = _BCDToTime(buffer);
8000607a:	1a 96       	mov	r6,sp
8000607c:	48 8b       	lddpc	r11,8000609c <rtc_getTime+0x38>
8000607e:	1a 9c       	mov	r12,sp
80006080:	f0 1f 00 08 	mcall	800060a0 <rtc_getTime+0x3c>
80006084:	30 7a       	mov	r10,7
80006086:	1a 9b       	mov	r11,sp
80006088:	48 7c       	lddpc	r12,800060a4 <rtc_getTime+0x40>
8000608a:	f0 1f 00 08 	mcall	800060a8 <rtc_getTime+0x44>
 *
 * \param twi         Base address of the TWI instance.
 */
static inline void twi_master_disable(volatile avr32_twi_t *twi)
{
	twi->cr = AVR32_TWI_CR_MSDIS_MASK;;
8000608e:	30 88       	mov	r8,8
80006090:	8f 08       	st.w	r7[0x0],r8
	twi_master_disable(RTC_TWI);
}
80006092:	2f ed       	sub	sp,-8
80006094:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80006098:	80 00       	ld.sh	r0,r0[0x0]
8000609a:	5f b0       	srhi	r0
8000609c:	00 00       	add	r0,r0
8000609e:	07 b8       	ld.ub	r8,r3[0x3]
800060a0:	80 00       	ld.sh	r0,r0[0x0]
800060a2:	5e 64       	retmi	r4
800060a4:	00 00       	add	r0,r0
800060a6:	0a 7f       	tst	pc,r5
800060a8:	80 00       	ld.sh	r0,r0[0x0]
800060aa:	69 b8       	ld.w	r8,r4[0x6c]

800060ac <rtc_usart_sendTimeToDisplay>:
 * Sends current time to display card via USART
 *
 * Created 22.11.17 QVT
 * Last modified 22.11.17 QVT
 */
void rtc_usart_sendTimeToDisplay(void){
800060ac:	d4 01       	pushm	lr
800060ae:	20 7d       	sub	sp,28
	rtc_getTime();
800060b0:	f0 1f 00 29 	mcall	80006154 <rtc_usart_sendTimeToDisplay+0xa8>
	#ifndef CUSTOM_DATA_SENT_TO_DISPLAY
		uint8_t time[7];
		_timeToBCD(currentTime, time);
800060b4:	20 2d       	sub	sp,8
800060b6:	30 7a       	mov	r10,7
800060b8:	4a 8b       	lddpc	r11,80006158 <rtc_usart_sendTimeToDisplay+0xac>
800060ba:	1a 9c       	mov	r12,sp
800060bc:	f0 1f 00 28 	mcall	8000615c <rtc_usart_sendTimeToDisplay+0xb0>
800060c0:	fa cc ff e4 	sub	r12,sp,-28
800060c4:	f0 1f 00 27 	mcall	80006160 <rtc_usart_sendTimeToDisplay+0xb4>
		uint8_t data[19] = {0xA5, 18, 0x80}; //start, length, useless data
800060c8:	30 08       	mov	r8,0
800060ca:	30 09       	mov	r9,0
800060cc:	fa e9 00 10 	st.d	sp[16],r8
800060d0:	fa c9 ff e8 	sub	r9,sp,-24
800060d4:	30 08       	mov	r8,0
800060d6:	b2 08       	st.h	r9[0x0],r8
800060d8:	fa c9 ff e6 	sub	r9,sp,-26
800060dc:	b2 88       	st.b	r9[0x0],r8
800060de:	3a 59       	mov	r9,-91
800060e0:	fb 69 00 08 	st.b	sp[8],r9
800060e4:	31 29       	mov	r9,18
800060e6:	fb 69 00 09 	st.b	sp[9],r9
800060ea:	38 09       	mov	r9,-128
800060ec:	fb 69 00 0a 	st.b	sp[10],r9
		data[3] = 0x00; //mode
800060f0:	fb 68 00 0b 	st.b	sp[11],r8
		data[4] = time[2];
800060f4:	fb 38 00 1e 	ld.ub	r8,sp[30]
800060f8:	fb 68 00 0c 	st.b	sp[12],r8
		data[5] = time[1];
800060fc:	fb 38 00 1d 	ld.ub	r8,sp[29]
80006100:	fb 68 00 0d 	st.b	sp[13],r8
		data[6] = time[0];
80006104:	fb 38 00 1c 	ld.ub	r8,sp[28]
80006108:	fb 68 00 0e 	st.b	sp[14],r8
		
		data[7]  = time[3];
8000610c:	fb 38 00 1f 	ld.ub	r8,sp[31]
80006110:	fb 68 00 0f 	st.b	sp[15],r8
		data[8]  = time[4];
80006114:	fb 38 00 20 	ld.ub	r8,sp[32]
80006118:	fb 68 00 10 	st.b	sp[16],r8
		data[9]  = time[5];
8000611c:	fb 38 00 21 	ld.ub	r8,sp[33]
80006120:	fb 68 00 11 	st.b	sp[17],r8
		data[10] = time[6];
80006124:	fb 38 00 22 	ld.ub	r8,sp[34]
80006128:	fb 68 00 12 	st.b	sp[18],r8
8000612c:	fa c8 ff f8 	sub	r8,sp,-8
 * Sends current time to display card via USART
 *
 * Created 22.11.17 QVT
 * Last modified 22.11.17 QVT
 */
void rtc_usart_sendTimeToDisplay(void){
80006130:	fa cb ff e6 	sub	r11,sp,-26
80006134:	10 9d       	mov	sp,r8
		data[8]  = time[4];
		data[9]  = time[5];
		data[10] = time[6];
		
		for(uint8_t i = 0; i < 18; i++){
			data[18] ^= data[i];
80006136:	11 3a       	ld.ub	r10,r8++
80006138:	fb 39 00 12 	ld.ub	r9,sp[18]
8000613c:	f5 e9 20 09 	eor	r9,r10,r9
80006140:	fb 69 00 12 	st.b	sp[18],r9
		data[7]  = time[3];
		data[8]  = time[4];
		data[9]  = time[5];
		data[10] = time[6];
		
		for(uint8_t i = 0; i < 18; i++){
80006144:	16 38       	cp.w	r8,r11
80006146:	cf 81       	brne	80006136 <rtc_usart_sendTimeToDisplay+0x8a>
			data[18] ^= data[i];
		}
		
		_usartWrite(data, sizeof(data) / sizeof(data[0]));
80006148:	31 3b       	mov	r11,19
8000614a:	1a 9c       	mov	r12,sp
8000614c:	f0 1f 00 06 	mcall	80006164 <rtc_usart_sendTimeToDisplay+0xb8>
		
	#else
	
	#endif
}
80006150:	2f 9d       	sub	sp,-28
80006152:	d8 02       	popm	pc
80006154:	80 00       	ld.sh	r0,r0[0x0]
80006156:	60 64       	ld.w	r4,r0[0x18]
80006158:	00 00       	add	r0,r0
8000615a:	0a 7f       	tst	pc,r5
8000615c:	80 00       	ld.sh	r0,r0[0x0]
8000615e:	69 b8       	ld.w	r8,r4[0x6c]
80006160:	80 00       	ld.sh	r0,r0[0x0]
80006162:	5d 5c       	*unknown*
80006164:	80 00       	ld.sh	r0,r0[0x0]
80006166:	5f 10       	srne	r0

80006168 <sdcard_setFileToRead>:
bool sdcard_checkPresence(void){
	return sd_mmc_spi_check_presence(); 
}

bool sdcard_setFileToRead(uint8_t fileId){
	cluster = files[fileId].firstCluster;
80006168:	a5 7c       	lsl	r12,0x5
8000616a:	49 78       	lddpc	r8,800061c4 <sdcard_setFileToRead+0x5c>
8000616c:	f0 0c 00 0c 	add	r12,r8,r12
80006170:	78 78       	ld.w	r8,r12[0x1c]
80006172:	49 69       	lddpc	r9,800061c8 <sdcard_setFileToRead+0x60>
80006174:	93 08       	st.w	r9[0x0],r8
	if(cluster == 0)
80006176:	58 08       	cp.w	r8,0
80006178:	c0 21       	brne	8000617c <sdcard_setFileToRead+0x14>
8000617a:	5e fd       	retal	0
		return false;
	sector = (cluster - 2) * sectorPerCluster + dataSector;
8000617c:	49 49       	lddpc	r9,800061cc <sdcard_setFileToRead+0x64>
8000617e:	13 89       	ld.ub	r9,r9[0x0]
80006180:	20 28       	sub	r8,2
80006182:	f2 08 02 48 	mul	r8,r9,r8
80006186:	49 39       	lddpc	r9,800061d0 <sdcard_setFileToRead+0x68>
80006188:	72 09       	ld.w	r9,r9[0x0]
8000618a:	12 08       	add	r8,r9
8000618c:	49 29       	lddpc	r9,800061d4 <sdcard_setFileToRead+0x6c>
8000618e:	93 08       	st.w	r9[0x0],r8
	clustersFirstSector = sector;
80006190:	49 29       	lddpc	r9,800061d8 <sdcard_setFileToRead+0x70>
80006192:	93 08       	st.w	r9[0x0],r8
	
	if(isFAT32){
80006194:	49 28       	lddpc	r8,800061dc <sdcard_setFileToRead+0x74>
80006196:	11 89       	ld.ub	r9,r8[0x0]
80006198:	30 08       	mov	r8,0
8000619a:	f0 09 18 00 	cp.b	r9,r8
8000619e:	c0 b0       	breq	800061b4 <sdcard_setFileToRead+0x4c>
		division = 7;
800061a0:	30 79       	mov	r9,7
800061a2:	49 08       	lddpc	r8,800061e0 <sdcard_setFileToRead+0x78>
800061a4:	b0 89       	st.b	r8[0x0],r9
		sectorsEnd = FILE_END_32;
800061a6:	e0 69 ff f8 	mov	r9,65528
800061aa:	ea 19 0f ff 	orh	r9,0xfff
800061ae:	48 e8       	lddpc	r8,800061e4 <sdcard_setFileToRead+0x7c>
800061b0:	91 09       	st.w	r8[0x0],r9
800061b2:	5e ff       	retal	1
	}
	else{
		division = 8;
800061b4:	30 89       	mov	r9,8
800061b6:	48 b8       	lddpc	r8,800061e0 <sdcard_setFileToRead+0x78>
800061b8:	b0 89       	st.b	r8[0x0],r9
		sectorsEnd = FILE_END_16;
800061ba:	e0 69 ff ef 	mov	r9,65519
800061be:	48 a8       	lddpc	r8,800061e4 <sdcard_setFileToRead+0x7c>
800061c0:	91 09       	st.w	r8[0x0],r9
800061c2:	5e ff       	retal	1
800061c4:	00 00       	add	r0,r0
800061c6:	0a 98       	mov	r8,r5
800061c8:	00 00       	add	r0,r0
800061ca:	0a 8c       	andn	r12,r5
800061cc:	00 00       	add	r0,r0
800061ce:	0a 94       	mov	r4,r5
800061d0:	00 00       	add	r0,r0
800061d2:	19 1c       	ld.sh	r12,r12++
800061d4:	00 00       	add	r0,r0
800061d6:	0a 90       	mov	r0,r5
800061d8:	00 00       	add	r0,r0
800061da:	19 28       	ld.uh	r8,r12++
800061dc:	00 00       	add	r0,r0
800061de:	07 dd       	ld.ub	sp,r3[0x5]
800061e0:	00 00       	add	r0,r0
800061e2:	19 2c       	ld.uh	r12,r12++
800061e4:	00 00       	add	r0,r0
800061e6:	0a 88       	andn	r8,r5

800061e8 <pdcaISR>:
	//! \brief Enable pdca transfer interrupt when completed
	INTC_register_interrupt(&pdcaISR, AVR32_PDCA_IRQ_0, AVR32_INTC_INT1);  // pdca_channel_spi0_RX = 0
}

__attribute__((__interrupt__)) void pdcaISR(void)
{
800061e8:	d4 01       	pushm	lr
	// Disable all interrupts.
	//Disable_global_interrupt();
	// Disable interrupt channel.
	pdca_disable_interrupt_transfer_complete(0);
800061ea:	30 0c       	mov	r12,0
800061ec:	f0 1f 00 08 	mcall	8000620c <pdcaISR+0x24>
	sd_mmc_spi_read_close_PDCA();//unselects the SD/MMC memory.
800061f0:	f0 1f 00 08 	mcall	80006210 <pdcaISR+0x28>
	// Disable unnecessary channel
	pdca_disable(1);
800061f4:	30 1c       	mov	r12,1
800061f6:	f0 1f 00 08 	mcall	80006214 <pdcaISR+0x2c>
	pdca_disable(0);
800061fa:	30 0c       	mov	r12,0
800061fc:	f0 1f 00 06 	mcall	80006214 <pdcaISR+0x2c>
	// Enable all interrupts.
	//Enable_global_interrupt();
	endOfTransfer = true;
80006200:	30 19       	mov	r9,1
80006202:	48 68       	lddpc	r8,80006218 <pdcaISR+0x30>
80006204:	b0 89       	st.b	r8[0x0],r9
80006206:	d4 02       	popm	lr
80006208:	d6 03       	rete
8000620a:	00 00       	add	r0,r0
8000620c:	80 00       	ld.sh	r0,r0[0x0]
8000620e:	2c 5c       	sub	r12,-59
80006210:	80 00       	ld.sh	r0,r0[0x0]
80006212:	21 20       	sub	r0,18
80006214:	80 00       	ld.sh	r0,r0[0x0]
80006216:	2c 04       	sub	r4,-64
80006218:	00 00       	add	r0,r0
8000621a:	07 de       	ld.ub	lr,r3[0x5]

8000621c <_pdcaInit>:
	}
	nbrOfFiles = id;
}

void _pdcaInit(void)
{
8000621c:	eb cd 40 b0 	pushm	r4-r5,r7,lr
80006220:	20 cd       	sub	sp,48
		.size = 512,                                // transfer counter: here the size of the string
		.r_addr = NULL,                             // next memory address after 1st transfer complete
		.r_size = 0,                                // next transfer counter not used here
		.pid = 8,          // select peripheral ID - data are on reception from SPI1 RX line
		.transfer_size = PDCA_TRANSFER_SIZE_BYTE    // select size of the transfer: 8,16,32 bits
	};
80006222:	49 78       	lddpc	r8,8000627c <_pdcaInit+0x60>
80006224:	fa c7 ff e8 	sub	r7,sp,-24
80006228:	f0 ea 00 00 	ld.d	r10,r8[0]
8000622c:	ee eb 00 00 	st.d	r7[0],r10
80006230:	f0 ea 00 08 	ld.d	r10,r8[8]
80006234:	ee eb 00 08 	st.d	r7[8],r10
80006238:	f0 e8 00 10 	ld.d	r8,r8[16]
8000623c:	ee e9 00 10 	st.d	r7[16],r8
		.size = 512,                                // transfer counter: here the size of the string
		.r_addr = NULL,                             // next memory address after 1st transfer complete
		.r_size = 0,                                // next transfer counter not used here
		.pid = 16,          // select peripheral ID - data are on emission from SPI1 TX line
		.transfer_size = PDCA_TRANSFER_SIZE_BYTE    // select size of the transfer: 8,16,32 bits
	};
80006240:	49 08       	lddpc	r8,80006280 <_pdcaInit+0x64>
80006242:	1a 9b       	mov	r11,sp
80006244:	f0 e4 00 00 	ld.d	r4,r8[0]
80006248:	fa e5 00 00 	st.d	sp[0],r4
8000624c:	f0 e4 00 08 	ld.d	r4,r8[8]
80006250:	fa e5 00 08 	st.d	sp[8],r4
80006254:	f0 e8 00 10 	ld.d	r8,r8[16]
80006258:	fa e9 00 10 	st.d	sp[16],r8

	// Init PDCA transmission channel
	pdca_init_channel(1, &pdca_options_SPI_TX);
8000625c:	30 1c       	mov	r12,1
8000625e:	f0 1f 00 0a 	mcall	80006284 <_pdcaInit+0x68>
	// Init PDCA Reception channel
	pdca_init_channel(0, &pdca_options_SPI_RX);
80006262:	0e 9b       	mov	r11,r7
80006264:	30 0c       	mov	r12,0
80006266:	f0 1f 00 08 	mcall	80006284 <_pdcaInit+0x68>
	//! \brief Enable pdca transfer interrupt when completed
	INTC_register_interrupt(&pdcaISR, AVR32_PDCA_IRQ_0, AVR32_INTC_INT1);  // pdca_channel_spi0_RX = 0
8000626a:	30 1a       	mov	r10,1
8000626c:	36 0b       	mov	r11,96
8000626e:	48 7c       	lddpc	r12,80006288 <_pdcaInit+0x6c>
80006270:	f0 1f 00 07 	mcall	8000628c <_pdcaInit+0x70>
}
80006274:	2f 4d       	sub	sp,-48
80006276:	e3 cd 80 b0 	ldm	sp++,r4-r5,r7,pc
8000627a:	00 00       	add	r0,r0
8000627c:	80 00       	ld.sh	r0,r0[0x0]
8000627e:	a3 9c       	lsr	r12,0x3
80006280:	80 00       	ld.sh	r0,r0[0x0]
80006282:	a3 b4       	sbr	r4,0x3
80006284:	80 00       	ld.sh	r0,r0[0x0]
80006286:	2c bc       	sub	r12,-53
80006288:	80 00       	ld.sh	r0,r0[0x0]
8000628a:	61 e8       	ld.w	r8,r0[0x78]
8000628c:	80 00       	ld.sh	r0,r0[0x0]
8000628e:	2a e4       	sub	r4,-82

80006290 <_readSectorFast>:
	spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI

	return true;   // Read done.
}

bool _readSectorFast(void *ram, uint32_t sector){
80006290:	eb cd 40 80 	pushm	r7,lr
80006294:	16 97       	mov	r7,r11
	pdca_load_channel( 0, ram, 512);
80006296:	e0 6a 02 00 	mov	r10,512
8000629a:	18 9b       	mov	r11,r12
8000629c:	30 0c       	mov	r12,0
8000629e:	f0 1f 00 17 	mcall	800062f8 <_readSectorFast+0x68>
	pdca_load_channel( 1, dummyData, 512);
800062a2:	e0 6a 02 00 	mov	r10,512
800062a6:	49 6b       	lddpc	r11,800062fc <_readSectorFast+0x6c>
800062a8:	30 1c       	mov	r12,1
800062aa:	f0 1f 00 14 	mcall	800062f8 <_readSectorFast+0x68>
	endOfTransfer = false;
800062ae:	30 09       	mov	r9,0
800062b0:	49 48       	lddpc	r8,80006300 <_readSectorFast+0x70>
800062b2:	b0 89       	st.b	r8[0x0],r9
	
	if(sd_mmc_spi_read_open_PDCA(sector)){
800062b4:	0e 9c       	mov	r12,r7
800062b6:	f0 1f 00 14 	mcall	80006304 <_readSectorFast+0x74>
800062ba:	c1 b0       	breq	800062f0 <_readSectorFast+0x60>
		pdca_enable_interrupt_transfer_complete(0);
800062bc:	30 0c       	mov	r12,0
800062be:	f0 1f 00 13 	mcall	80006308 <_readSectorFast+0x78>
		
		spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);
800062c2:	30 1b       	mov	r11,1
800062c4:	fe 7c 28 00 	mov	r12,-55296
800062c8:	f0 1f 00 11 	mcall	8000630c <_readSectorFast+0x7c>
		spi_write(SD_MMC_SPI, 0xFF);
800062cc:	e0 6b 00 ff 	mov	r11,255
800062d0:	fe 7c 28 00 	mov	r12,-55296
800062d4:	f0 1f 00 0f 	mcall	80006310 <_readSectorFast+0x80>
		
		pdca_enable(0);
800062d8:	30 0c       	mov	r12,0
800062da:	f0 1f 00 0f 	mcall	80006314 <_readSectorFast+0x84>
		pdca_enable(1);
800062de:	30 1c       	mov	r12,1
800062e0:	f0 1f 00 0d 	mcall	80006314 <_readSectorFast+0x84>
		while(!endOfTransfer);
800062e4:	48 79       	lddpc	r9,80006300 <_readSectorFast+0x70>
800062e6:	13 88       	ld.ub	r8,r9[0x0]
800062e8:	58 08       	cp.w	r8,0
800062ea:	cf e0       	breq	800062e6 <_readSectorFast+0x56>
800062ec:	e3 cf 90 80 	ldm	sp++,r7,pc,r12=1
		return true;
	}else{
		sd_mmc_spi_read_close_PDCA();
800062f0:	f0 1f 00 0a 	mcall	80006318 <_readSectorFast+0x88>
800062f4:	e3 cf 80 80 	ldm	sp++,r7,pc,r12=0
800062f8:	80 00       	ld.sh	r0,r0[0x0]
800062fa:	2c 84       	sub	r4,-56
800062fc:	00 00       	add	r0,r0
800062fe:	04 88       	andn	r8,r2
80006300:	00 00       	add	r0,r0
80006302:	07 de       	ld.ub	lr,r3[0x5]
80006304:	80 00       	ld.sh	r0,r0[0x0]
80006306:	23 78       	sub	r8,55
80006308:	80 00       	ld.sh	r0,r0[0x0]
8000630a:	2c 24       	sub	r4,-62
8000630c:	80 00       	ld.sh	r0,r0[0x0]
8000630e:	2f 7e       	sub	lr,-9
80006310:	80 00       	ld.sh	r0,r0[0x0]
80006312:	30 ae       	mov	lr,10
80006314:	80 00       	ld.sh	r0,r0[0x0]
80006316:	2c 14       	sub	r4,-63
80006318:	80 00       	ld.sh	r0,r0[0x0]
8000631a:	21 20       	sub	r0,18

8000631c <sdcard_getNextSectorFast>:
		clustersFirstSector = sector;
	}
	return true;
}

bool sdcard_getNextSectorFast(uint8_t *d){
8000631c:	eb cd 40 80 	pushm	r7,lr
	if (sector == sectorsEnd)
80006320:	4b 98       	lddpc	r8,80006404 <sdcard_getNextSectorFast+0xe8>
80006322:	70 0b       	ld.w	r11,r8[0x0]
80006324:	4b 98       	lddpc	r8,80006408 <sdcard_getNextSectorFast+0xec>
80006326:	70 08       	ld.w	r8,r8[0x0]
80006328:	10 3b       	cp.w	r11,r8
8000632a:	c0 31       	brne	80006330 <sdcard_getNextSectorFast+0x14>
8000632c:	e3 cf 80 80 	ldm	sp++,r7,pc,r12=0
	return false;
	
	_readSectorFast(d,sector++);
80006330:	4b 57       	lddpc	r7,80006404 <sdcard_getNextSectorFast+0xe8>
80006332:	f6 c8 ff ff 	sub	r8,r11,-1
80006336:	8f 08       	st.w	r7[0x0],r8
80006338:	f0 1f 00 35 	mcall	8000640c <sdcard_getNextSectorFast+0xf0>
	
	if(sector >= clustersFirstSector + sectorPerCluster){
8000633c:	4b 58       	lddpc	r8,80006410 <sdcard_getNextSectorFast+0xf4>
8000633e:	11 89       	ld.ub	r9,r8[0x0]
80006340:	4b 58       	lddpc	r8,80006414 <sdcard_getNextSectorFast+0xf8>
80006342:	70 08       	ld.w	r8,r8[0x0]
80006344:	10 09       	add	r9,r8
80006346:	6e 08       	ld.w	r8,r7[0x0]
80006348:	10 39       	cp.w	r9,r8
8000634a:	e0 88 00 04 	brls	80006352 <sdcard_getNextSectorFast+0x36>
8000634e:	e3 cf 90 80 	ldm	sp++,r7,pc,r12=1
		_readSectorFast(&data, (cluster >> division) + FATSector);
80006352:	4b 28       	lddpc	r8,80006418 <sdcard_getNextSectorFast+0xfc>
80006354:	11 88       	ld.ub	r8,r8[0x0]
80006356:	4b 29       	lddpc	r9,8000641c <sdcard_getNextSectorFast+0x100>
80006358:	72 0b       	ld.w	r11,r9[0x0]
8000635a:	f6 08 0a 4b 	lsr	r11,r11,r8
8000635e:	4b 18       	lddpc	r8,80006420 <sdcard_getNextSectorFast+0x104>
80006360:	70 08       	ld.w	r8,r8[0x0]
80006362:	10 0b       	add	r11,r8
80006364:	4b 0c       	lddpc	r12,80006424 <sdcard_getNextSectorFast+0x108>
80006366:	f0 1f 00 2a 	mcall	8000640c <sdcard_getNextSectorFast+0xf0>
		if(isFAT32){
8000636a:	4b 08       	lddpc	r8,80006428 <sdcard_getNextSectorFast+0x10c>
8000636c:	11 89       	ld.ub	r9,r8[0x0]
8000636e:	30 08       	mov	r8,0
80006370:	f0 09 18 00 	cp.b	r9,r8
80006374:	c2 60       	breq	800063c0 <sdcard_getNextSectorFast+0xa4>
			cluster = data[0x01FF & (cluster * 4)]
80006376:	4a aa       	lddpc	r10,8000641c <sdcard_getNextSectorFast+0x100>
80006378:	74 0b       	ld.w	r11,r10[0x0]
8000637a:	f6 09 15 02 	lsl	r9,r11,0x2
8000637e:	4a a8       	lddpc	r8,80006424 <sdcard_getNextSectorFast+0x108>
80006380:	f2 cc ff ff 	sub	r12,r9,-1
80006384:	f9 dc c0 09 	bfextu	r12,r12,0x0,0x9
80006388:	f0 0c 07 07 	ld.ub	r7,r8[r12]
8000638c:	a9 67       	lsl	r7,0x8
8000638e:	f2 cc ff fd 	sub	r12,r9,-3
80006392:	f9 dc c0 09 	bfextu	r12,r12,0x0,0x9
80006396:	f0 0c 07 0c 	ld.ub	r12,r8[r12]
8000639a:	b9 6c       	lsl	r12,0x18
8000639c:	ee 0c 00 0c 	add	r12,r7,r12
800063a0:	f3 d9 c0 09 	bfextu	r9,r9,0x0,0x9
800063a4:	f0 09 07 09 	ld.ub	r9,r8[r9]
800063a8:	12 0c       	add	r12,r9
800063aa:	a3 6b       	lsl	r11,0x2
800063ac:	2f eb       	sub	r11,-2
800063ae:	f7 db c0 09 	bfextu	r11,r11,0x0,0x9
800063b2:	f0 0b 07 09 	ld.ub	r9,r8[r11]
800063b6:	b1 69       	lsl	r9,0x10
800063b8:	f8 09 00 08 	add	r8,r12,r9
800063bc:	95 08       	st.w	r10[0x0],r8
800063be:	c1 38       	rjmp	800063e4 <sdcard_getNextSectorFast+0xc8>
			+(data[0x01FF & (cluster * 4 + 1)] << 8)
			+(data[0x01FF & (cluster * 4 + 2)] << 16)
			+(data[0x01FF & (cluster * 4 + 3)] << 24);
		}
		else{
			cluster = data[0x01FF & (cluster * 2)]
800063c0:	49 78       	lddpc	r8,8000641c <sdcard_getNextSectorFast+0x100>
800063c2:	70 0a       	ld.w	r10,r8[0x0]
800063c4:	a1 7a       	lsl	r10,0x1
800063c6:	49 89       	lddpc	r9,80006424 <sdcard_getNextSectorFast+0x108>
800063c8:	f4 cb ff ff 	sub	r11,r10,-1
800063cc:	f7 db c0 09 	bfextu	r11,r11,0x0,0x9
800063d0:	f2 0b 07 0b 	ld.ub	r11,r9[r11]
800063d4:	a9 6b       	lsl	r11,0x8
800063d6:	f5 da c0 09 	bfextu	r10,r10,0x0,0x9
800063da:	f2 0a 07 0a 	ld.ub	r10,r9[r10]
800063de:	f6 0a 00 09 	add	r9,r11,r10
800063e2:	91 09       	st.w	r8[0x0],r9
			+(data[0x01FF & (cluster * 2 + 1)] << 8);
		}
		sector = (cluster - 2) * sectorPerCluster + dataSector;
800063e4:	48 b8       	lddpc	r8,80006410 <sdcard_getNextSectorFast+0xf4>
800063e6:	11 89       	ld.ub	r9,r8[0x0]
800063e8:	48 d8       	lddpc	r8,8000641c <sdcard_getNextSectorFast+0x100>
800063ea:	70 08       	ld.w	r8,r8[0x0]
800063ec:	20 28       	sub	r8,2
800063ee:	f2 08 02 48 	mul	r8,r9,r8
800063f2:	48 f9       	lddpc	r9,8000642c <sdcard_getNextSectorFast+0x110>
800063f4:	72 09       	ld.w	r9,r9[0x0]
800063f6:	12 08       	add	r8,r9
800063f8:	48 39       	lddpc	r9,80006404 <sdcard_getNextSectorFast+0xe8>
800063fa:	93 08       	st.w	r9[0x0],r8
		clustersFirstSector = sector;
800063fc:	48 69       	lddpc	r9,80006414 <sdcard_getNextSectorFast+0xf8>
800063fe:	93 08       	st.w	r9[0x0],r8
80006400:	e3 cf 90 80 	ldm	sp++,r7,pc,r12=1
80006404:	00 00       	add	r0,r0
80006406:	0a 90       	mov	r0,r5
80006408:	00 00       	add	r0,r0
8000640a:	0a 88       	andn	r8,r5
8000640c:	80 00       	ld.sh	r0,r0[0x0]
8000640e:	62 90       	ld.w	r0,r1[0x24]
80006410:	00 00       	add	r0,r0
80006412:	0a 94       	mov	r4,r5
80006414:	00 00       	add	r0,r0
80006416:	19 28       	ld.uh	r8,r12++
80006418:	00 00       	add	r0,r0
8000641a:	19 2c       	ld.uh	r12,r12++
8000641c:	00 00       	add	r0,r0
8000641e:	0a 8c       	andn	r12,r5
80006420:	00 00       	add	r0,r0
80006422:	19 20       	ld.uh	r0,r12++
80006424:	00 00       	add	r0,r0
80006426:	17 1c       	ld.sh	r12,r11++
80006428:	00 00       	add	r0,r0
8000642a:	07 dd       	ld.ub	sp,r3[0x5]
8000642c:	00 00       	add	r0,r0
8000642e:	19 1c       	ld.sh	r12,r12++

80006430 <_readSector>:
 * function from sd_mmc adapted to our needs
 *
 * Created 16.11.17 QVT
 * Last modified 16.11.17 QVT
 */
static bool _readSector(void *ram, uint32_t sector){
80006430:	eb cd 40 f8 	pushm	r3-r7,lr
80006434:	20 1d       	sub	sp,4
80006436:	18 94       	mov	r4,r12
80006438:	16 97       	mov	r7,r11
	uint16_t  read_time_out;
	unsigned short data_read;
	uint8_t   r1;

	// wait for MMC not busy
	if (false == sd_mmc_spi_wait_not_busy())
8000643a:	f0 1f 00 3f 	mcall	80006534 <_readSector+0x104>
8000643e:	c7 80       	breq	8000652e <_readSector+0xfe>
	return false;

	spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);    // select SD_MMC_SPI
80006440:	30 1b       	mov	r11,1
80006442:	fe 7c 28 00 	mov	r12,-55296
80006446:	f0 1f 00 3d 	mcall	80006538 <_readSector+0x108>

	// issue command
	if(card_type == SD_CARD_2_SDHC) {
8000644a:	4b d8       	lddpc	r8,8000653c <_readSector+0x10c>
8000644c:	11 89       	ld.ub	r9,r8[0x0]
8000644e:	30 38       	mov	r8,3
80006450:	f0 09 18 00 	cp.b	r9,r8
80006454:	c0 61       	brne	80006460 <_readSector+0x30>
		r1 = sd_mmc_spi_command(MMC_READ_SINGLE_BLOCK, sector);
80006456:	0e 9b       	mov	r11,r7
80006458:	31 1c       	mov	r12,17
8000645a:	f0 1f 00 3a 	mcall	80006540 <_readSector+0x110>
8000645e:	c0 68       	rjmp	8000646a <_readSector+0x3a>
		} else {
		r1 = sd_mmc_spi_command(MMC_READ_SINGLE_BLOCK, sector<<9);
80006460:	ee 0b 15 09 	lsl	r11,r7,0x9
80006464:	31 1c       	mov	r12,17
80006466:	f0 1f 00 37 	mcall	80006540 <_readSector+0x110>
	}

	// check for valid response
	if (r1 != 0x00)
8000646a:	58 0c       	cp.w	r12,0
8000646c:	c1 20       	breq	80006490 <_readSector+0x60>
	{
		spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
8000646e:	30 1b       	mov	r11,1
80006470:	fe 7c 28 00 	mov	r12,-55296
80006474:	f0 1f 00 34 	mcall	80006544 <_readSector+0x114>
80006478:	30 0c       	mov	r12,0
		return false;
8000647a:	c5 a8       	rjmp	8000652e <_readSector+0xfe>

	// wait for token (may be a datablock start token OR a data error token !)
	read_time_out = 30000;
	while((r1 = sd_mmc_spi_send_and_read(0xFF)) == 0xFF)
	{
		read_time_out--;
8000647c:	20 17       	sub	r7,1
8000647e:	5c 87       	casts.h	r7
		if (read_time_out == 0)   // TIME-OUT
80006480:	c0 d1       	brne	8000649a <_readSector+0x6a>
		{
			spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS); // unselect SD_MMC_SPI
80006482:	30 1b       	mov	r11,1
80006484:	fe 7c 28 00 	mov	r12,-55296
80006488:	f0 1f 00 2f 	mcall	80006544 <_readSector+0x114>
8000648c:	30 0c       	mov	r12,0
			return false;
8000648e:	c5 08       	rjmp	8000652e <_readSector+0xfe>
80006490:	e0 67 75 30 	mov	r7,30000
		return false;
	}

	// wait for token (may be a datablock start token OR a data error token !)
	read_time_out = 30000;
	while((r1 = sd_mmc_spi_send_and_read(0xFF)) == 0xFF)
80006494:	e0 65 00 ff 	mov	r5,255
80006498:	3f f6       	mov	r6,-1
8000649a:	0a 9c       	mov	r12,r5
8000649c:	f0 1f 00 2b 	mcall	80006548 <_readSector+0x118>
800064a0:	ec 0c 18 00 	cp.b	r12,r6
800064a4:	ce c0       	breq	8000647c <_readSector+0x4c>
			return false;
		}
	}

	// check token
	if (r1 != MMC_STARTBLOCK_READ)
800064a6:	3f e8       	mov	r8,-2
800064a8:	f0 0c 18 00 	cp.b	r12,r8
800064ac:	c0 e0       	breq	800064c8 <_readSector+0x98>
	{
		spi_write(SD_MMC_SPI,0xFF);
800064ae:	e0 6b 00 ff 	mov	r11,255
800064b2:	fe 7c 28 00 	mov	r12,-55296
800064b6:	f0 1f 00 26 	mcall	8000654c <_readSector+0x11c>
		spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
800064ba:	30 1b       	mov	r11,1
800064bc:	fe 7c 28 00 	mov	r12,-55296
800064c0:	f0 1f 00 21 	mcall	80006544 <_readSector+0x114>
800064c4:	30 0c       	mov	r12,0
		return false;
800064c6:	c3 48       	rjmp	8000652e <_readSector+0xfe>
 *
 * Created 16.11.17 QVT
 * Last modified 16.11.17 QVT
 */
static bool _readSector(void *ram, uint32_t sector){
	uint8_t *_ram = ram;
800064c8:	08 97       	mov	r7,r4
 * function from sd_mmc adapted to our needs
 *
 * Created 16.11.17 QVT
 * Last modified 16.11.17 QVT
 */
static bool _readSector(void *ram, uint32_t sector){
800064ca:	e8 c5 fe 00 	sub	r5,r4,-512
	}

	// store datablock
	for(i=0;i<MMC_SECTOR_SIZE;i++)
	{
		spi_write(SD_MMC_SPI,0xFF);
800064ce:	e0 64 00 ff 	mov	r4,255
800064d2:	fe 76 28 00 	mov	r6,-55296
		spi_read(SD_MMC_SPI,&data_read);
800064d6:	fa c3 ff fe 	sub	r3,sp,-2
	}

	// store datablock
	for(i=0;i<MMC_SECTOR_SIZE;i++)
	{
		spi_write(SD_MMC_SPI,0xFF);
800064da:	08 9b       	mov	r11,r4
800064dc:	0c 9c       	mov	r12,r6
800064de:	f0 1f 00 1c 	mcall	8000654c <_readSector+0x11c>
		spi_read(SD_MMC_SPI,&data_read);
800064e2:	06 9b       	mov	r11,r3
800064e4:	0c 9c       	mov	r12,r6
800064e6:	f0 1f 00 1b 	mcall	80006550 <_readSector+0x120>
		*_ram++=data_read;
800064ea:	9a 18       	ld.sh	r8,sp[0x2]
800064ec:	0e c8       	st.b	r7++,r8
		spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
		return false;
	}

	// store datablock
	for(i=0;i<MMC_SECTOR_SIZE;i++)
800064ee:	0a 37       	cp.w	r7,r5
800064f0:	cf 51       	brne	800064da <_readSector+0xaa>
		spi_read(SD_MMC_SPI,&data_read);
		*_ram++=data_read;
	}

	// load 16-bit CRC (ignored)
	spi_write(SD_MMC_SPI,0xFF);
800064f2:	e0 6b 00 ff 	mov	r11,255
800064f6:	fe 7c 28 00 	mov	r12,-55296
800064fa:	f0 1f 00 15 	mcall	8000654c <_readSector+0x11c>
	spi_write(SD_MMC_SPI,0xFF);
800064fe:	e0 6b 00 ff 	mov	r11,255
80006502:	fe 7c 28 00 	mov	r12,-55296
80006506:	f0 1f 00 12 	mcall	8000654c <_readSector+0x11c>

	// continue delivering some clock cycles
	spi_write(SD_MMC_SPI,0xFF);
8000650a:	e0 6b 00 ff 	mov	r11,255
8000650e:	fe 7c 28 00 	mov	r12,-55296
80006512:	f0 1f 00 0f 	mcall	8000654c <_readSector+0x11c>
	spi_write(SD_MMC_SPI,0xFF);
80006516:	e0 6b 00 ff 	mov	r11,255
8000651a:	fe 7c 28 00 	mov	r12,-55296
8000651e:	f0 1f 00 0c 	mcall	8000654c <_readSector+0x11c>

	// release chip select
	spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
80006522:	30 1b       	mov	r11,1
80006524:	fe 7c 28 00 	mov	r12,-55296
80006528:	f0 1f 00 07 	mcall	80006544 <_readSector+0x114>
8000652c:	30 1c       	mov	r12,1

	return true;   // Read done.
}
8000652e:	2f fd       	sub	sp,-4
80006530:	e3 cd 80 f8 	ldm	sp++,r3-r7,pc
80006534:	80 00       	ld.sh	r0,r0[0x0]
80006536:	21 9c       	sub	r12,25
80006538:	80 00       	ld.sh	r0,r0[0x0]
8000653a:	2f 7e       	sub	lr,-9
8000653c:	00 00       	add	r0,r0
8000653e:	09 f6       	ld.ub	r6,r4[0x7]
80006540:	80 00       	ld.sh	r0,r0[0x0]
80006542:	21 f4       	sub	r4,31
80006544:	80 00       	ld.sh	r0,r0[0x0]
80006546:	2f ca       	sub	r10,-4
80006548:	80 00       	ld.sh	r0,r0[0x0]
8000654a:	21 68       	sub	r8,22
8000654c:	80 00       	ld.sh	r0,r0[0x0]
8000654e:	30 ae       	mov	lr,10
80006550:	80 00       	ld.sh	r0,r0[0x0]
80006552:	30 ca       	mov	r10,12

80006554 <sdcard_checkPresence>:
	//gfx_AddLineToTerminal(files[2].name, 25, (Color){WHITE},false);

	return true;
}

bool sdcard_checkPresence(void){
80006554:	d4 01       	pushm	lr
	return sd_mmc_spi_check_presence(); 
80006556:	f0 1f 00 02 	mcall	8000655c <sdcard_checkPresence+0x8>
}
8000655a:	d8 02       	popm	pc
8000655c:	80 00       	ld.sh	r0,r0[0x0]
8000655e:	22 fc       	sub	r12,47

80006560 <sdcard_mount>:
	spi_setupChipReg((volatile struct avr32_spi_t*) SD_MMC_SPI, &sdOptions, BOARD_OSC0_HZ);

	spi_enable((volatile struct avr32_spi_t*) SD_MMC_SPI);
}

bool sdcard_mount(void){
80006560:	d4 31       	pushm	r0-r7,lr
80006562:	21 0d       	sub	sp,64
	if(!sdcard_checkPresence())
80006564:	f0 1f 00 e0 	mcall	800068e4 <sdcard_mount+0x384>
80006568:	e0 80 01 ba 	breq	800068dc <sdcard_mount+0x37c>
		return false;
	if(!sd_mmc_spi_init(sdOptions, BOARD_OSC0_HZ))
8000656c:	fe f8 03 7c 	ld.w	r8,pc[892]
80006570:	20 4d       	sub	sp,16
80006572:	f0 ea 00 00 	ld.d	r10,r8[0]
80006576:	fa eb 00 00 	st.d	sp[0],r10
8000657a:	f0 e8 00 08 	ld.d	r8,r8[8]
8000657e:	fa e9 00 08 	st.d	sp[8],r8
80006582:	e0 6c 90 00 	mov	r12,36864
80006586:	ea 1c 03 d0 	orh	r12,0x3d0
8000658a:	f0 1f 00 d9 	mcall	800068ec <sdcard_mount+0x38c>
8000658e:	2f cd       	sub	sp,-16
80006590:	58 0c       	cp.w	r12,0
80006592:	e0 80 01 a5 	breq	800068dc <sdcard_mount+0x37c>
	uint16_t bytesPerSector;
	uint16_t nbrOfReservedSectors;
	uint16_t rootSize;
	uint32_t FATSize;
	
	if(_readSector(&data, 0)){
80006596:	30 0b       	mov	r11,0
80006598:	fe fc 03 58 	ld.w	r12,pc[856]
8000659c:	f0 1f 00 d6 	mcall	800068f4 <sdcard_mount+0x394>
800065a0:	e0 80 01 9e 	breq	800068dc <sdcard_mount+0x37c>
		
		sector  = data[FIRST_PARTITION_OFFSET + SECTOR_OFFSET + 0];
800065a4:	fe f8 03 4c 	ld.w	r8,pc[844]
800065a8:	f1 39 01 c6 	ld.ub	r9,r8[454]
		sector += data[FIRST_PARTITION_OFFSET + SECTOR_OFFSET + 1] << 8;
800065ac:	f1 37 01 c7 	ld.ub	r7,r8[455]
800065b0:	a9 67       	lsl	r7,0x8
800065b2:	f1 3a 01 c8 	ld.ub	r10,r8[456]
800065b6:	b1 6a       	lsl	r10,0x10
800065b8:	14 07       	add	r7,r10
		sector += data[FIRST_PARTITION_OFFSET + SECTOR_OFFSET + 2] << 16;
800065ba:	12 07       	add	r7,r9
		sector += data[FIRST_PARTITION_OFFSET + SECTOR_OFFSET + 3] << 24;
800065bc:	f1 39 01 c9 	ld.ub	r9,r8[457]
800065c0:	b9 69       	lsl	r9,0x18
800065c2:	12 07       	add	r7,r9
		
		if(data[FIRST_PARTITION_OFFSET + TYPE_OFFSET] == 0x0B)
800065c4:	f1 39 01 c2 	ld.ub	r9,r8[450]
800065c8:	30 b8       	mov	r8,11
800065ca:	f0 09 18 00 	cp.b	r9,r8
800065ce:	c0 61       	brne	800065da <sdcard_mount+0x7a>
			isFAT32 = true;
800065d0:	30 19       	mov	r9,1
800065d2:	fe f8 03 26 	ld.w	r8,pc[806]
800065d6:	b0 89       	st.b	r8[0x0],r9
800065d8:	c0 58       	rjmp	800065e2 <sdcard_mount+0x82>
		else 
			isFAT32 = false;
800065da:	30 09       	mov	r9,0
800065dc:	fe f8 03 1c 	ld.w	r8,pc[796]
800065e0:	b0 89       	st.b	r8[0x0],r9
			
		if(!_readSector(&data, sector))
800065e2:	0e 9b       	mov	r11,r7
800065e4:	fe fc 03 0c 	ld.w	r12,pc[780]
800065e8:	f0 1f 00 c3 	mcall	800068f4 <sdcard_mount+0x394>
800065ec:	e0 80 01 78 	breq	800068dc <sdcard_mount+0x37c>
800065f0:	30 08       	mov	r8,0
			return false;
		
		for(int i = 0; i < 48; i++){ //48 = BPB length
			bpb.bpb[i] = data[i];
800065f2:	fa cb ff f4 	sub	r11,sp,-12
800065f6:	fe fa 02 fa 	ld.w	r10,pc[762]
800065fa:	f4 08 07 09 	ld.ub	r9,r10[r8]
800065fe:	f6 08 0b 09 	st.b	r11[r8],r9
			isFAT32 = false;
			
		if(!_readSector(&data, sector))
			return false;
		
		for(int i = 0; i < 48; i++){ //48 = BPB length
80006602:	2f f8       	sub	r8,-1
80006604:	e0 48 00 30 	cp.w	r8,48
80006608:	cf 91       	brne	800065fa <sdcard_mount+0x9a>
			bpb.bpb[i] = data[i];
		}
		
		nbrOfFAT = bpb.components.nbrOfFAT[0];
8000660a:	fb 38 00 1c 	ld.ub	r8,sp[28]
		bytesPerSector = bpb.components.bytePerSector[0] + (bpb.components.bytePerSector[1] << 8);
8000660e:	fb 36 00 17 	ld.ub	r6,sp[23]
80006612:	fb 35 00 18 	ld.ub	r5,sp[24]
		nbrOfReservedSectors = bpb.components.reservedSector[0] + (bpb.components.reservedSector[1] << 8);
80006616:	fb 39 00 1b 	ld.ub	r9,sp[27]
8000661a:	a9 69       	lsl	r9,0x8
8000661c:	fb 3a 00 1a 	ld.ub	r10,sp[26]
80006620:	f4 09 00 09 	add	r9,r10,r9
80006624:	5c 89       	casts.h	r9
		rootSize = bpb.components.rootSize[0] + (bpb.components.rootSize[1] << 8);
80006626:	fb 3c 00 1d 	ld.ub	r12,sp[29]
8000662a:	fb 34 00 1e 	ld.ub	r4,sp[30]
		
		if(isFAT32){
8000662e:	fe fa 02 ca 	ld.w	r10,pc[714]
80006632:	15 8b       	ld.ub	r11,r10[0x0]
80006634:	30 0a       	mov	r10,0
80006636:	f4 0b 18 00 	cp.b	r11,r10
8000663a:	c2 20       	breq	8000667e <sdcard_mount+0x11e>
			FATSize = bpb.components.FAT32SizeInSectors[0] +
8000663c:	fb 3b 00 31 	ld.ub	r11,sp[49]
80006640:	a9 6b       	lsl	r11,0x8
80006642:	fb 3a 00 32 	ld.ub	r10,sp[50]
80006646:	b1 6a       	lsl	r10,0x10
80006648:	14 0b       	add	r11,r10
8000664a:	fb 3a 00 30 	ld.ub	r10,sp[48]
8000664e:	14 0b       	add	r11,r10
80006650:	fb 3a 00 33 	ld.ub	r10,sp[51]
80006654:	b9 6a       	lsl	r10,0x18
80006656:	f6 0a 00 0a 	add	r10,r11,r10
		else{
			FATSize = bpb.components.FATSizeInSectors[0] +
					 (bpb.components.FATSizeInSectors[1] << 8);
		}
		
		sectorPerCluster = bpb.components.sectorPerCluster[0];
8000665a:	fb 3c 00 19 	ld.ub	r12,sp[25]
8000665e:	fe fb 02 9e 	ld.w	r11,pc[670]
80006662:	b6 8c       	st.b	r11[0x0],r12
		rootSector = sector + nbrOfReservedSectors + (FATSize * nbrOfFAT);
80006664:	5c 79       	castu.h	r9
80006666:	12 07       	add	r7,r9
80006668:	f4 08 02 48 	mul	r8,r10,r8
8000666c:	0e 08       	add	r8,r7
8000666e:	fe f9 02 92 	ld.w	r9,pc[658]
80006672:	93 08       	st.w	r9[0x0],r8
		FATSector = sector + nbrOfReservedSectors;
80006674:	fe f9 02 90 	ld.w	r9,pc[656]
80006678:	93 07       	st.w	r9[0x0],r7
8000667a:	30 09       	mov	r9,0
8000667c:	c2 88       	rjmp	800066cc <sdcard_mount+0x16c>
					 (bpb.components.FAT32SizeInSectors[1] << 8) +
					 (bpb.components.FAT32SizeInSectors[2] << 16) +
					 (bpb.components.FAT32SizeInSectors[3] << 24);
		}
		else{
			FATSize = bpb.components.FATSizeInSectors[0] +
8000667e:	fb 3b 00 23 	ld.ub	r11,sp[35]
80006682:	a9 6b       	lsl	r11,0x8
80006684:	fb 3a 00 22 	ld.ub	r10,sp[34]
80006688:	f6 0a 00 0a 	add	r10,r11,r10
					 (bpb.components.FATSizeInSectors[1] << 8);
		}
		
		sectorPerCluster = bpb.components.sectorPerCluster[0];
8000668c:	fb 33 00 19 	ld.ub	r3,sp[25]
80006690:	fe fb 02 6c 	ld.w	r11,pc[620]
80006694:	b6 83       	st.b	r11[0x0],r3
		rootSector = sector + nbrOfReservedSectors + (FATSize * nbrOfFAT);
80006696:	5c 79       	castu.h	r9
80006698:	12 07       	add	r7,r9
8000669a:	f4 08 02 48 	mul	r8,r10,r8
8000669e:	ee 08 00 08 	add	r8,r7,r8
800066a2:	fe f9 02 5e 	ld.w	r9,pc[606]
800066a6:	93 08       	st.w	r9[0x0],r8
		FATSector = sector + nbrOfReservedSectors;
800066a8:	fe f9 02 5c 	ld.w	r9,pc[604]
800066ac:	93 07       	st.w	r9[0x0],r7
		//directory entrees store on 32 bytes
		dataSector = rootSector + ((isFAT32)?(0):(((rootSize * 32) + bytesPerSector - 1) / bytesPerSector));	
800066ae:	ea 09 15 08 	lsl	r9,r5,0x8
800066b2:	0c 09       	add	r9,r6
800066b4:	5c 79       	castu.h	r9
800066b6:	f2 cb 00 01 	sub	r11,r9,1
800066ba:	e8 0a 15 08 	lsl	r10,r4,0x8
800066be:	18 0a       	add	r10,r12
800066c0:	5c 7a       	castu.h	r10
800066c2:	a5 7a       	lsl	r10,0x5
800066c4:	14 0b       	add	r11,r10
800066c6:	f6 09 0c 0a 	divs	r10,r11,r9
800066ca:	14 99       	mov	r9,r10
800066cc:	12 08       	add	r8,r9
800066ce:	fe f9 02 3a 	ld.w	r9,pc[570]
800066d2:	93 08       	st.w	r9[0x0],r8
 * Last modified 16.11.17 QVT
 */
static void _getFilesInfos(){
	uint8_t id = 0;
	uint16_t entry = 0;
	volatile uint32_t sector = rootSector;
800066d4:	fe f8 02 2c 	ld.w	r8,pc[556]
800066d8:	70 08       	ld.w	r8,r8[0x0]
800066da:	50 f8       	stdsp	sp[0x3c],r8
	uint32_t relativeEntry = 0;
	nbrOfFiles = 0;
800066dc:	30 09       	mov	r9,0
800066de:	fe f8 02 2e 	ld.w	r8,pc[558]
800066e2:	b0 89       	st.b	r8[0x0],r9
800066e4:	30 03       	mov	r3,0
800066e6:	06 97       	mov	r7,r3
	
	while(entry < 512 && id < 100){
		relativeEntry = (entry % 16) * 32;
		if(entry % 16 == 0){
			if(_readSector(&data, sector))
800066e8:	fe f6 02 08 	ld.w	r6,pc[520]
800066ec:	50 06       	stdsp	sp[0x0],r6
				sector++;
			else 
				return;
		}
		if((data[relativeEntry + 11] == 0x00 || data[relativeEntry + 11] == 0x01 || data[relativeEntry + 11] == 0x20) && data[relativeEntry] != 0xE5){
800066ee:	30 12       	mov	r2,1
800066f0:	32 01       	mov	r1,32
800066f2:	12 94       	mov	r4,r9
								+(data[relativeEntry + 20] << 16)
								+(data[relativeEntry + 21] << 24);
				id++;
			}
		}
		else if(data[relativeEntry + 11] == 0x0F){
800066f4:	30 f0       	mov	r0,15
	spi_setupChipReg((volatile struct avr32_spi_t*) SD_MMC_SPI, &sdOptions, BOARD_OSC0_HZ);

	spi_enable((volatile struct avr32_spi_t*) SD_MMC_SPI);
}

bool sdcard_mount(void){
800066f6:	0c 9a       	mov	r10,r6
800066f8:	2f 5a       	sub	r10,-11
800066fa:	50 1a       	stdsp	sp[0x4],r10
800066fc:	0c 99       	mov	r9,r6
800066fe:	2e 49       	sub	r9,-28
80006700:	50 29       	stdsp	sp[0x8],r9
	volatile uint32_t sector = rootSector;
	uint32_t relativeEntry = 0;
	nbrOfFiles = 0;
	
	while(entry < 512 && id < 100){
		relativeEntry = (entry % 16) * 32;
80006702:	eb d7 c0 04 	bfextu	r5,r7,0x0,0x4
		if(entry % 16 == 0){
80006706:	c0 a1       	brne	8000671a <sdcard_mount+0x1ba>
			if(_readSector(&data, sector))
80006708:	40 fb       	lddsp	r11,sp[0x3c]
8000670a:	40 0c       	lddsp	r12,sp[0x0]
8000670c:	f0 1f 00 7a 	mcall	800068f4 <sdcard_mount+0x394>
80006710:	e0 80 00 e2 	breq	800068d4 <sdcard_mount+0x374>
				sector++;
80006714:	40 f8       	lddsp	r8,sp[0x3c]
80006716:	2f f8       	sub	r8,-1
80006718:	50 f8       	stdsp	sp[0x3c],r8
	volatile uint32_t sector = rootSector;
	uint32_t relativeEntry = 0;
	nbrOfFiles = 0;
	
	while(entry < 512 && id < 100){
		relativeEntry = (entry % 16) * 32;
8000671a:	a5 75       	lsl	r5,0x5
			if(_readSector(&data, sector))
				sector++;
			else 
				return;
		}
		if((data[relativeEntry + 11] == 0x00 || data[relativeEntry + 11] == 0x01 || data[relativeEntry + 11] == 0x20) && data[relativeEntry] != 0xE5){
8000671c:	ec 05 00 08 	add	r8,r6,r5
80006720:	f1 38 00 0b 	ld.ub	r8,r8[11]
80006724:	e4 08 18 00 	cp.b	r8,r2
80006728:	5f 8a       	srls	r10
8000672a:	e2 08 18 00 	cp.b	r8,r1
8000672e:	5f 09       	sreq	r9
80006730:	f5 e9 10 09 	or	r9,r10,r9
80006734:	e8 09 18 00 	cp.b	r9,r4
80006738:	c5 20       	breq	800067dc <sdcard_mount+0x27c>
8000673a:	ec 05 07 0a 	ld.ub	r10,r6[r5]
8000673e:	3e 59       	mov	r9,-27
80006740:	f2 0a 18 00 	cp.b	r10,r9
80006744:	c4 c0       	breq	800067dc <sdcard_mount+0x27c>
			if(data[relativeEntry + 8] == 'W' && data[relativeEntry + 9] == 'A' && data[relativeEntry + 10] == 'V'){
80006746:	ec 05 00 08 	add	r8,r6,r5
8000674a:	f1 39 00 08 	ld.ub	r9,r8[8]
8000674e:	35 78       	mov	r8,87
80006750:	f0 09 18 00 	cp.b	r9,r8
80006754:	e0 81 00 ad 	brne	800068ae <sdcard_mount+0x34e>
80006758:	ec 05 00 08 	add	r8,r6,r5
8000675c:	f1 39 00 09 	ld.ub	r9,r8[9]
80006760:	34 18       	mov	r8,65
80006762:	f0 09 18 00 	cp.b	r9,r8
80006766:	e0 81 00 a4 	brne	800068ae <sdcard_mount+0x34e>
8000676a:	ec 05 00 08 	add	r8,r6,r5
8000676e:	f1 39 00 0a 	ld.ub	r9,r8[10]
80006772:	35 68       	mov	r8,86
80006774:	f0 09 18 00 	cp.b	r9,r8
80006778:	e0 81 00 9b 	brne	800068ae <sdcard_mount+0x34e>
				//files[id].id = id;
				if(files[id].name[0] == 0){
8000677c:	06 9c       	mov	r12,r3
8000677e:	e6 08 15 05 	lsl	r8,r3,0x5
80006782:	4e 4a       	lddpc	r10,80006910 <sdcard_mount+0x3b0>
80006784:	f4 08 07 08 	ld.ub	r8,r10[r8]
80006788:	e8 08 18 00 	cp.b	r8,r4
8000678c:	c0 e1       	brne	800067a8 <sdcard_mount+0x248>
8000678e:	ea 06 00 08 	add	r8,r5,r6
80006792:	e6 09 15 05 	lsl	r9,r3,0x5
80006796:	14 09       	add	r9,r10
	spi_setupChipReg((volatile struct avr32_spi_t*) SD_MMC_SPI, &sdOptions, BOARD_OSC0_HZ);

	spi_enable((volatile struct avr32_spi_t*) SD_MMC_SPI);
}

bool sdcard_mount(void){
80006798:	ec cb ff f5 	sub	r11,r6,-11
8000679c:	ea 0b 00 0b 	add	r11,r5,r11
		if((data[relativeEntry + 11] == 0x00 || data[relativeEntry + 11] == 0x01 || data[relativeEntry + 11] == 0x20) && data[relativeEntry] != 0xE5){
			if(data[relativeEntry + 8] == 'W' && data[relativeEntry + 9] == 'A' && data[relativeEntry + 10] == 'V'){
				//files[id].id = id;
				if(files[id].name[0] == 0){
					for(uint8_t  i = 0; i < 11; i++){
						files[id].name[i] = data[relativeEntry + i];
800067a0:	11 3a       	ld.ub	r10,r8++
800067a2:	12 ca       	st.b	r9++,r10
		}
		if((data[relativeEntry + 11] == 0x00 || data[relativeEntry + 11] == 0x01 || data[relativeEntry + 11] == 0x20) && data[relativeEntry] != 0xE5){
			if(data[relativeEntry + 8] == 'W' && data[relativeEntry + 9] == 'A' && data[relativeEntry + 10] == 'V'){
				//files[id].id = id;
				if(files[id].name[0] == 0){
					for(uint8_t  i = 0; i < 11; i++){
800067a4:	16 38       	cp.w	r8,r11
800067a6:	cf d1       	brne	800067a0 <sdcard_mount+0x240>
						files[id].name[i] = data[relativeEntry + i];
					}
				}
				//files[id].sector = sector;
				files[id].firstCluster = data[relativeEntry + 26]
800067a8:	f8 08 15 05 	lsl	r8,r12,0x5
800067ac:	4d 99       	lddpc	r9,80006910 <sdcard_mount+0x3b0>
800067ae:	f2 08 00 08 	add	r8,r9,r8
800067b2:	ec 05 00 05 	add	r5,r6,r5
800067b6:	eb 3a 00 1b 	ld.ub	r10,r5[27]
800067ba:	a9 6a       	lsl	r10,0x8
800067bc:	eb 39 00 14 	ld.ub	r9,r5[20]
800067c0:	b1 69       	lsl	r9,0x10
800067c2:	12 0a       	add	r10,r9
800067c4:	eb 39 00 1a 	ld.ub	r9,r5[26]
800067c8:	12 0a       	add	r10,r9
800067ca:	eb 39 00 15 	ld.ub	r9,r5[21]
800067ce:	b9 69       	lsl	r9,0x18
800067d0:	f4 09 00 09 	add	r9,r10,r9
800067d4:	91 79       	st.w	r8[0x1c],r9
								+(data[relativeEntry + 27] << 8)
								+(data[relativeEntry + 20] << 16)
								+(data[relativeEntry + 21] << 24);
				id++;
800067d6:	2f f3       	sub	r3,-1
800067d8:	5c 53       	castu.b	r3
800067da:	c6 a8       	rjmp	800068ae <sdcard_mount+0x34e>
			}
		}
		else if(data[relativeEntry + 11] == 0x0F){
800067dc:	e0 08 18 00 	cp.b	r8,r0
800067e0:	c6 71       	brne	800068ae <sdcard_mount+0x34e>
			if(data[relativeEntry] & 0x01 || data[relativeEntry] == 0x41){
800067e2:	ec 05 07 08 	ld.ub	r8,r6[r5]
800067e6:	f3 d8 c0 01 	bfextu	r9,r8,0x0,0x1
800067ea:	c0 51       	brne	800067f4 <sdcard_mount+0x294>
800067ec:	34 19       	mov	r9,65
800067ee:	f2 08 18 00 	cp.b	r8,r9
800067f2:	c3 01       	brne	80006852 <sdcard_mount+0x2f2>
800067f4:	ea c8 ff ff 	sub	r8,r5,-1
800067f8:	0c 08       	add	r8,r6
				for(uint8_t i = 0; i < 5; i++){
					files[id].name[i] = data[i*2 + relativeEntry + 1];
800067fa:	06 9b       	mov	r11,r3
800067fc:	e6 09 15 05 	lsl	r9,r3,0x5
80006800:	4c 4a       	lddpc	r10,80006910 <sdcard_mount+0x3b0>
80006802:	14 09       	add	r9,r10
	spi_setupChipReg((volatile struct avr32_spi_t*) SD_MMC_SPI, &sdOptions, BOARD_OSC0_HZ);

	spi_enable((volatile struct avr32_spi_t*) SD_MMC_SPI);
}

bool sdcard_mount(void){
80006804:	40 1a       	lddsp	r10,sp[0x4]
80006806:	ea 0a 00 0c 	add	r12,r5,r10
			}
		}
		else if(data[relativeEntry + 11] == 0x0F){
			if(data[relativeEntry] & 0x01 || data[relativeEntry] == 0x41){
				for(uint8_t i = 0; i < 5; i++){
					files[id].name[i] = data[i*2 + relativeEntry + 1];
8000680a:	11 8a       	ld.ub	r10,r8[0x0]
8000680c:	12 ca       	st.b	r9++,r10
8000680e:	2f e8       	sub	r8,-2
				id++;
			}
		}
		else if(data[relativeEntry + 11] == 0x0F){
			if(data[relativeEntry] & 0x01 || data[relativeEntry] == 0x41){
				for(uint8_t i = 0; i < 5; i++){
80006810:	18 38       	cp.w	r8,r12
80006812:	cf c1       	brne	8000680a <sdcard_mount+0x2aa>
80006814:	ea c8 ff f2 	sub	r8,r5,-14
80006818:	0c 08       	add	r8,r6
8000681a:	f6 09 15 05 	lsl	r9,r11,0x5
8000681e:	2f b9       	sub	r9,-5
80006820:	4b ca       	lddpc	r10,80006910 <sdcard_mount+0x3b0>
80006822:	14 09       	add	r9,r10
	spi_setupChipReg((volatile struct avr32_spi_t*) SD_MMC_SPI, &sdOptions, BOARD_OSC0_HZ);

	spi_enable((volatile struct avr32_spi_t*) SD_MMC_SPI);
}

bool sdcard_mount(void){
80006824:	40 2a       	lddsp	r10,sp[0x8]
80006826:	ea 0a 00 0c 	add	r12,r5,r10
			if(data[relativeEntry] & 0x01 || data[relativeEntry] == 0x41){
				for(uint8_t i = 0; i < 5; i++){
					files[id].name[i] = data[i*2 + relativeEntry + 1];
				}
				for(uint8_t i = 0; i < 7; i++){
					files[id].name[i+5] = data[i*2 + relativeEntry + 14];
8000682a:	11 8a       	ld.ub	r10,r8[0x0]
8000682c:	12 ca       	st.b	r9++,r10
8000682e:	2f e8       	sub	r8,-2
		else if(data[relativeEntry + 11] == 0x0F){
			if(data[relativeEntry] & 0x01 || data[relativeEntry] == 0x41){
				for(uint8_t i = 0; i < 5; i++){
					files[id].name[i] = data[i*2 + relativeEntry + 1];
				}
				for(uint8_t i = 0; i < 7; i++){
80006830:	18 38       	cp.w	r8,r12
80006832:	cf c1       	brne	8000682a <sdcard_mount+0x2ca>
					files[id].name[i+5] = data[i*2 + relativeEntry + 14];
				}
				for(uint8_t i = 0; i < 2; i++){
					files[id].name[i+11] = data[i*2 + relativeEntry + 28];
80006834:	a5 7b       	lsl	r11,0x5
80006836:	4b 79       	lddpc	r9,80006910 <sdcard_mount+0x3b0>
80006838:	f2 0b 00 0b 	add	r11,r9,r11
8000683c:	ec 05 00 05 	add	r5,r6,r5
80006840:	eb 38 00 1c 	ld.ub	r8,r5[28]
80006844:	f7 68 00 0b 	st.b	r11[11],r8
80006848:	eb 38 00 1e 	ld.ub	r8,r5[30]
8000684c:	f7 68 00 0c 	st.b	r11[12],r8
80006850:	c2 f8       	rjmp	800068ae <sdcard_mount+0x34e>
				}
			}
			else if(data[relativeEntry] == 0x02 || data[relativeEntry] == 0x42){
80006852:	30 29       	mov	r9,2
80006854:	f2 08 18 00 	cp.b	r8,r9
80006858:	5f 09       	sreq	r9
8000685a:	34 2a       	mov	r10,66
8000685c:	f4 08 18 00 	cp.b	r8,r10
80006860:	5f 08       	sreq	r8
80006862:	f3 e8 10 08 	or	r8,r9,r8
80006866:	e8 08 18 00 	cp.b	r8,r4
8000686a:	c2 20       	breq	800068ae <sdcard_mount+0x34e>
8000686c:	ea c8 ff ff 	sub	r8,r5,-1
80006870:	0c 08       	add	r8,r6
				for(uint8_t i = 0; i < 5; i++){
					files[id].name[i+13] = data[i*2 + relativeEntry + 1];
80006872:	06 9c       	mov	r12,r3
80006874:	e6 09 15 05 	lsl	r9,r3,0x5
80006878:	2f 39       	sub	r9,-13
8000687a:	4a 6a       	lddpc	r10,80006910 <sdcard_mount+0x3b0>
8000687c:	14 09       	add	r9,r10
	spi_setupChipReg((volatile struct avr32_spi_t*) SD_MMC_SPI, &sdOptions, BOARD_OSC0_HZ);

	spi_enable((volatile struct avr32_spi_t*) SD_MMC_SPI);
}

bool sdcard_mount(void){
8000687e:	40 1a       	lddsp	r10,sp[0x4]
80006880:	ea 0a 00 0b 	add	r11,r5,r10
					files[id].name[i+11] = data[i*2 + relativeEntry + 28];
				}
			}
			else if(data[relativeEntry] == 0x02 || data[relativeEntry] == 0x42){
				for(uint8_t i = 0; i < 5; i++){
					files[id].name[i+13] = data[i*2 + relativeEntry + 1];
80006884:	11 8a       	ld.ub	r10,r8[0x0]
80006886:	12 ca       	st.b	r9++,r10
80006888:	2f e8       	sub	r8,-2
				for(uint8_t i = 0; i < 2; i++){
					files[id].name[i+11] = data[i*2 + relativeEntry + 28];
				}
			}
			else if(data[relativeEntry] == 0x02 || data[relativeEntry] == 0x42){
				for(uint8_t i = 0; i < 5; i++){
8000688a:	16 38       	cp.w	r8,r11
8000688c:	cf c1       	brne	80006884 <sdcard_mount+0x324>
8000688e:	ea c8 ff f2 	sub	r8,r5,-14
80006892:	0c 08       	add	r8,r6
80006894:	f8 09 15 05 	lsl	r9,r12,0x5
80006898:	2e e9       	sub	r9,-18
8000689a:	49 ea       	lddpc	r10,80006910 <sdcard_mount+0x3b0>
8000689c:	14 09       	add	r9,r10
	spi_setupChipReg((volatile struct avr32_spi_t*) SD_MMC_SPI, &sdOptions, BOARD_OSC0_HZ);

	spi_enable((volatile struct avr32_spi_t*) SD_MMC_SPI);
}

bool sdcard_mount(void){
8000689e:	40 0a       	lddsp	r10,sp[0x0]
800068a0:	2e 8a       	sub	r10,-24
800068a2:	14 05       	add	r5,r10
			else if(data[relativeEntry] == 0x02 || data[relativeEntry] == 0x42){
				for(uint8_t i = 0; i < 5; i++){
					files[id].name[i+13] = data[i*2 + relativeEntry + 1];
				}
				for(uint8_t i = 0; i < 5; i++){ // 5 instead of 7 as we only store the first 25 characters
					files[id].name[i+18] = data[i*2 + relativeEntry + 14];
800068a4:	11 8a       	ld.ub	r10,r8[0x0]
800068a6:	12 ca       	st.b	r9++,r10
800068a8:	2f e8       	sub	r8,-2
			}
			else if(data[relativeEntry] == 0x02 || data[relativeEntry] == 0x42){
				for(uint8_t i = 0; i < 5; i++){
					files[id].name[i+13] = data[i*2 + relativeEntry + 1];
				}
				for(uint8_t i = 0; i < 5; i++){ // 5 instead of 7 as we only store the first 25 characters
800068aa:	0a 38       	cp.w	r8,r5
800068ac:	cf c1       	brne	800068a4 <sdcard_mount+0x344>
					files[id].name[i+18] = data[i*2 + relativeEntry + 14];
				}
			}
		}
		entry++;
800068ae:	2f f7       	sub	r7,-1
800068b0:	5c 87       	casts.h	r7
	uint16_t entry = 0;
	volatile uint32_t sector = rootSector;
	uint32_t relativeEntry = 0;
	nbrOfFiles = 0;
	
	while(entry < 512 && id < 100){
800068b2:	e0 68 01 ff 	mov	r8,511
800068b6:	f0 07 19 00 	cp.h	r7,r8
800068ba:	5f 89       	srls	r9
800068bc:	36 38       	mov	r8,99
800068be:	f0 03 18 00 	cp.b	r3,r8
800068c2:	5f 88       	srls	r8
800068c4:	f3 e8 00 08 	and	r8,r9,r8
800068c8:	e8 08 18 00 	cp.b	r8,r4
800068cc:	fe 91 ff 1b 	brne	80006702 <sdcard_mount+0x1a2>
				}
			}
		}
		entry++;
	}
	nbrOfFiles = id;
800068d0:	48 f8       	lddpc	r8,8000690c <sdcard_mount+0x3ac>
800068d2:	b0 83       	st.b	r8[0x0],r3
	if(!sd_mmc_spi_init(sdOptions, BOARD_OSC0_HZ))
		return false;
	if(!_initFat())
		return false;
	_getFilesInfos();
	_pdcaInit();
800068d4:	f0 1f 00 10 	mcall	80006914 <sdcard_mount+0x3b4>
800068d8:	30 1c       	mov	r12,1
	//gfx_BeginNewTerminal((Vector2){20,200});
	//gfx_AddLineToTerminal(files[0].name, 25, (Color){WHITE},false);
	//gfx_AddLineToTerminal(files[1].name, 25, (Color){WHITE},false);
	//gfx_AddLineToTerminal(files[2].name, 25, (Color){WHITE},false);

	return true;
800068da:	c0 28       	rjmp	800068de <sdcard_mount+0x37e>
800068dc:	30 0c       	mov	r12,0
}
800068de:	2f 0d       	sub	sp,-64
800068e0:	d8 32       	popm	r0-r7,pc
800068e2:	00 00       	add	r0,r0
800068e4:	80 00       	ld.sh	r0,r0[0x0]
800068e6:	65 54       	ld.w	r4,r2[0x54]
800068e8:	00 00       	add	r0,r0
800068ea:	04 78       	tst	r8,r2
800068ec:	80 00       	ld.sh	r0,r0[0x0]
800068ee:	29 30       	sub	r0,-109
800068f0:	00 00       	add	r0,r0
800068f2:	17 1c       	ld.sh	r12,r11++
800068f4:	80 00       	ld.sh	r0,r0[0x0]
800068f6:	64 30       	ld.w	r0,r2[0xc]
800068f8:	00 00       	add	r0,r0
800068fa:	07 dd       	ld.ub	sp,r3[0x5]
800068fc:	00 00       	add	r0,r0
800068fe:	0a 94       	mov	r4,r5
80006900:	00 00       	add	r0,r0
80006902:	19 24       	ld.uh	r4,r12++
80006904:	00 00       	add	r0,r0
80006906:	19 20       	ld.uh	r0,r12++
80006908:	00 00       	add	r0,r0
8000690a:	19 1c       	ld.sh	r12,r12++
8000690c:	00 00       	add	r0,r0
8000690e:	17 18       	ld.sh	r8,r11++
80006910:	00 00       	add	r0,r0
80006912:	0a 98       	mov	r8,r5
80006914:	80 00       	ld.sh	r0,r0[0x0]
80006916:	62 1c       	ld.w	r12,r1[0x4]

80006918 <sysclk_init>:
/* sysclk_init (void)
*
* Initializes SYSCLK for a 64 MHz clock.
*
*/
void sysclk_init (void) {
80006918:	d4 01       	pushm	lr
  // PLL formula = PLL_OUT (OSC0 / DIV) * (MUL+1) => (16MHz / 1) * (7+1) = 128MHz
  pm_switch_to_osc0(&AVR32_PM, XTAL_OSC0, OSC0_STARTUP_US);  // Switch main clock to Osc0.
8000691a:	30 3a       	mov	r10,3
8000691c:	e0 6b 24 00 	mov	r11,9216
80006920:	ea 1b 00 f4 	orh	r11,0xf4
80006924:	fe 7c 0c 00 	mov	r12,-62464
80006928:	f0 1f 00 19 	mcall	8000698c <sysclk_init+0x74>
  pm_pll_setup(&AVR32_PM, PLL, MUL, DIV, OSC, LOCK_COUNT);
8000692c:	31 08       	mov	r8,16
8000692e:	1a d8       	st.w	--sp,r8
80006930:	30 08       	mov	r8,0
80006932:	30 19       	mov	r9,1
80006934:	30 7a       	mov	r10,7
80006936:	10 9b       	mov	r11,r8
80006938:	fe 7c 0c 00 	mov	r12,-62464
8000693c:	f0 1f 00 15 	mcall	80006990 <sysclk_init+0x78>
   pll_freq Set to 1 for VCO frequency range 80-180MHz, set to 0 for VCO frequency range 160-240Mhz.
   pll_div2 Divide the PLL output frequency by 2 (this settings does not change the FVCO value)
   pll_wbwdisable 1 Disable the Wide-Bandith Mode (Wide-Bandwith mode allow a faster startup time and out-of-lock time). 0 to enable the Wide-Bandith Mode.
  */
  /* PLL output VCO frequency is 128MHz. We divide it by 2 with the pll_div2=1. This enable to get later main clock to 64MHz */
  pm_pll_set_option(&AVR32_PM, PLL, PLL_F, PLL_DIV2, PLL_WBW_DIS);
80006940:	30 08       	mov	r8,0
80006942:	30 19       	mov	r9,1
80006944:	12 9a       	mov	r10,r9
80006946:	10 9b       	mov	r11,r8
80006948:	fe 7c 0c 00 	mov	r12,-62464
8000694c:	f0 1f 00 12 	mcall	80006994 <sysclk_init+0x7c>
  pm_pll_enable(&AVR32_PM, PLL);
80006950:	30 0b       	mov	r11,0
80006952:	fe 7c 0c 00 	mov	r12,-62464
80006956:	f0 1f 00 11 	mcall	80006998 <sysclk_init+0x80>

  /* Wait for PLL0 locked */
  pm_wait_for_pll0_locked(&AVR32_PM) ;
8000695a:	fe 7c 0c 00 	mov	r12,-62464
8000695e:	f0 1f 00 10 	mcall	8000699c <sysclk_init+0x84>
  pm_cksel(&AVR32_PM, 1, 0, 0, 0, 0, 0);		// 1 divides PBA clock by two
80006962:	30 0a       	mov	r10,0
80006964:	1a da       	st.w	--sp,r10
80006966:	1a da       	st.w	--sp,r10
80006968:	14 98       	mov	r8,r10
8000696a:	14 99       	mov	r9,r10
8000696c:	30 1b       	mov	r11,1
8000696e:	fe 7c 0c 00 	mov	r12,-62464
80006972:	f0 1f 00 0c 	mcall	800069a0 <sysclk_init+0x88>

  // Set one wait-state (WS) for flash controller. 0 WS access is up to 30MHz for HSB/CPU clock.
  // As we want to have 64MHz on HSB/CPU clock, we need to set 1 WS on flash controller.
  flashc_set_wait_state(1);
80006976:	30 1c       	mov	r12,1
80006978:	f0 1f 00 0b 	mcall	800069a4 <sysclk_init+0x8c>
  pm_switch_to_clock(&AVR32_PM, AVR32_PM_MCSEL_PLL0); /* Switch main clock to 64MHz */	
8000697c:	30 2b       	mov	r11,2
8000697e:	fe 7c 0c 00 	mov	r12,-62464
80006982:	f0 1f 00 0a 	mcall	800069a8 <sysclk_init+0x90>
80006986:	2f dd       	sub	sp,-12
}
80006988:	d8 02       	popm	pc
8000698a:	00 00       	add	r0,r0
8000698c:	80 00       	ld.sh	r0,r0[0x0]
8000698e:	2e 40       	sub	r0,-28
80006990:	80 00       	ld.sh	r0,r0[0x0]
80006992:	2d e2       	sub	r2,-34
80006994:	80 00       	ld.sh	r0,r0[0x0]
80006996:	2e 04       	sub	r4,-32
80006998:	80 00       	ld.sh	r0,r0[0x0]
8000699a:	2e 1e       	sub	lr,-31
8000699c:	80 00       	ld.sh	r0,r0[0x0]
8000699e:	2e 2c       	sub	r12,-30
800069a0:	80 00       	ld.sh	r0,r0[0x0]
800069a2:	2d 9c       	sub	r12,-39
800069a4:	80 00       	ld.sh	r0,r0[0x0]
800069a6:	29 64       	sub	r4,-106
800069a8:	80 00       	ld.sh	r0,r0[0x0]
800069aa:	2e 36       	sub	r6,-29

800069ac <main>:
#else
	#include "mainCentre.h"
#endif


int main (void) {
800069ac:	d4 01       	pushm	lr
	
	#ifdef AVIS_POLITIQUE
		mainGauche();
	#else
		mainCentre();
800069ae:	f0 1f 00 02 	mcall	800069b4 <main+0x8>
	#endif
	
}
800069b2:	d8 0a       	popm	pc,r12=0
800069b4:	80 00       	ld.sh	r0,r0[0x0]
800069b6:	5c e8       	tnbz	r8

800069b8 <memcpy>:
800069b8:	58 8a       	cp.w	r10,8
800069ba:	c2 f5       	brlt	80006a18 <memcpy+0x60>
800069bc:	f9 eb 10 09 	or	r9,r12,r11
800069c0:	e2 19 00 03 	andl	r9,0x3,COH
800069c4:	e0 81 00 97 	brne	80006af2 <memcpy+0x13a>
800069c8:	e0 4a 00 20 	cp.w	r10,32
800069cc:	c3 b4       	brge	80006a42 <memcpy+0x8a>
800069ce:	f4 08 14 02 	asr	r8,r10,0x2
800069d2:	f0 09 11 08 	rsub	r9,r8,8
800069d6:	fe 09 00 2f 	add	pc,pc,r9<<0x2
800069da:	76 69       	ld.w	r9,r11[0x18]
800069dc:	99 69       	st.w	r12[0x18],r9
800069de:	76 59       	ld.w	r9,r11[0x14]
800069e0:	99 59       	st.w	r12[0x14],r9
800069e2:	76 49       	ld.w	r9,r11[0x10]
800069e4:	99 49       	st.w	r12[0x10],r9
800069e6:	76 39       	ld.w	r9,r11[0xc]
800069e8:	99 39       	st.w	r12[0xc],r9
800069ea:	76 29       	ld.w	r9,r11[0x8]
800069ec:	99 29       	st.w	r12[0x8],r9
800069ee:	76 19       	ld.w	r9,r11[0x4]
800069f0:	99 19       	st.w	r12[0x4],r9
800069f2:	76 09       	ld.w	r9,r11[0x0]
800069f4:	99 09       	st.w	r12[0x0],r9
800069f6:	f6 08 00 2b 	add	r11,r11,r8<<0x2
800069fa:	f8 08 00 28 	add	r8,r12,r8<<0x2
800069fe:	e0 1a 00 03 	andl	r10,0x3
80006a02:	f4 0a 11 04 	rsub	r10,r10,4
80006a06:	fe 0a 00 2f 	add	pc,pc,r10<<0x2
80006a0a:	17 a9       	ld.ub	r9,r11[0x2]
80006a0c:	b0 a9       	st.b	r8[0x2],r9
80006a0e:	17 99       	ld.ub	r9,r11[0x1]
80006a10:	b0 99       	st.b	r8[0x1],r9
80006a12:	17 89       	ld.ub	r9,r11[0x0]
80006a14:	b0 89       	st.b	r8[0x0],r9
80006a16:	5e fc       	retal	r12
80006a18:	f4 0a 11 09 	rsub	r10,r10,9
80006a1c:	fe 0a 00 2f 	add	pc,pc,r10<<0x2
80006a20:	17 f9       	ld.ub	r9,r11[0x7]
80006a22:	b8 f9       	st.b	r12[0x7],r9
80006a24:	17 e9       	ld.ub	r9,r11[0x6]
80006a26:	b8 e9       	st.b	r12[0x6],r9
80006a28:	17 d9       	ld.ub	r9,r11[0x5]
80006a2a:	b8 d9       	st.b	r12[0x5],r9
80006a2c:	17 c9       	ld.ub	r9,r11[0x4]
80006a2e:	b8 c9       	st.b	r12[0x4],r9
80006a30:	17 b9       	ld.ub	r9,r11[0x3]
80006a32:	b8 b9       	st.b	r12[0x3],r9
80006a34:	17 a9       	ld.ub	r9,r11[0x2]
80006a36:	b8 a9       	st.b	r12[0x2],r9
80006a38:	17 99       	ld.ub	r9,r11[0x1]
80006a3a:	b8 99       	st.b	r12[0x1],r9
80006a3c:	17 89       	ld.ub	r9,r11[0x0]
80006a3e:	b8 89       	st.b	r12[0x0],r9
80006a40:	5e fc       	retal	r12
80006a42:	eb cd 40 c0 	pushm	r6-r7,lr
80006a46:	18 99       	mov	r9,r12
80006a48:	22 0a       	sub	r10,32
80006a4a:	b7 07       	ld.d	r6,r11++
80006a4c:	b3 26       	st.d	r9++,r6
80006a4e:	b7 07       	ld.d	r6,r11++
80006a50:	b3 26       	st.d	r9++,r6
80006a52:	b7 07       	ld.d	r6,r11++
80006a54:	b3 26       	st.d	r9++,r6
80006a56:	b7 07       	ld.d	r6,r11++
80006a58:	b3 26       	st.d	r9++,r6
80006a5a:	22 0a       	sub	r10,32
80006a5c:	cf 74       	brge	80006a4a <memcpy+0x92>
80006a5e:	2f 0a       	sub	r10,-16
80006a60:	c0 65       	brlt	80006a6c <memcpy+0xb4>
80006a62:	b7 07       	ld.d	r6,r11++
80006a64:	b3 26       	st.d	r9++,r6
80006a66:	b7 07       	ld.d	r6,r11++
80006a68:	b3 26       	st.d	r9++,r6
80006a6a:	21 0a       	sub	r10,16
80006a6c:	5c 3a       	neg	r10
80006a6e:	fe 0a 00 3f 	add	pc,pc,r10<<0x3
80006a72:	d7 03       	nop
80006a74:	d7 03       	nop
80006a76:	f7 36 00 0e 	ld.ub	r6,r11[14]
80006a7a:	f3 66 00 0e 	st.b	r9[14],r6
80006a7e:	f7 36 00 0d 	ld.ub	r6,r11[13]
80006a82:	f3 66 00 0d 	st.b	r9[13],r6
80006a86:	f7 36 00 0c 	ld.ub	r6,r11[12]
80006a8a:	f3 66 00 0c 	st.b	r9[12],r6
80006a8e:	f7 36 00 0b 	ld.ub	r6,r11[11]
80006a92:	f3 66 00 0b 	st.b	r9[11],r6
80006a96:	f7 36 00 0a 	ld.ub	r6,r11[10]
80006a9a:	f3 66 00 0a 	st.b	r9[10],r6
80006a9e:	f7 36 00 09 	ld.ub	r6,r11[9]
80006aa2:	f3 66 00 09 	st.b	r9[9],r6
80006aa6:	f7 36 00 08 	ld.ub	r6,r11[8]
80006aaa:	f3 66 00 08 	st.b	r9[8],r6
80006aae:	f7 36 00 07 	ld.ub	r6,r11[7]
80006ab2:	f3 66 00 07 	st.b	r9[7],r6
80006ab6:	f7 36 00 06 	ld.ub	r6,r11[6]
80006aba:	f3 66 00 06 	st.b	r9[6],r6
80006abe:	f7 36 00 05 	ld.ub	r6,r11[5]
80006ac2:	f3 66 00 05 	st.b	r9[5],r6
80006ac6:	f7 36 00 04 	ld.ub	r6,r11[4]
80006aca:	f3 66 00 04 	st.b	r9[4],r6
80006ace:	f7 36 00 03 	ld.ub	r6,r11[3]
80006ad2:	f3 66 00 03 	st.b	r9[3],r6
80006ad6:	f7 36 00 02 	ld.ub	r6,r11[2]
80006ada:	f3 66 00 02 	st.b	r9[2],r6
80006ade:	f7 36 00 01 	ld.ub	r6,r11[1]
80006ae2:	f3 66 00 01 	st.b	r9[1],r6
80006ae6:	f7 36 00 00 	ld.ub	r6,r11[0]
80006aea:	f3 66 00 00 	st.b	r9[0],r6
80006aee:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80006af2:	20 1a       	sub	r10,1
80006af4:	f6 0a 07 09 	ld.ub	r9,r11[r10]
80006af8:	f8 0a 0b 09 	st.b	r12[r10],r9
80006afc:	cf b1       	brne	80006af2 <memcpy+0x13a>
80006afe:	5e fc       	retal	r12

Disassembly of section .exception:

80006c00 <_evba>:
_evba:

	.org  0x000
	// Unrecoverable Exception.
_handle_Unrecoverable_Exception:
	rjmp $
80006c00:	c0 08       	rjmp	80006c00 <_evba>
	...

80006c04 <_handle_TLB_Multiple_Hit>:

	.org  0x004
	// TLB Multiple Hit.
_handle_TLB_Multiple_Hit:
	rjmp $
80006c04:	c0 08       	rjmp	80006c04 <_handle_TLB_Multiple_Hit>
	...

80006c08 <_handle_Bus_Error_Data_Fetch>:

	.org  0x008
	// Bus Error Data Fetch.
_handle_Bus_Error_Data_Fetch:
	rjmp $
80006c08:	c0 08       	rjmp	80006c08 <_handle_Bus_Error_Data_Fetch>
	...

80006c0c <_handle_Bus_Error_Instruction_Fetch>:

	.org  0x00C
	// Bus Error Instruction Fetch.
_handle_Bus_Error_Instruction_Fetch:
	rjmp $
80006c0c:	c0 08       	rjmp	80006c0c <_handle_Bus_Error_Instruction_Fetch>
	...

80006c10 <_handle_NMI>:

	.org  0x010
	// NMI.
_handle_NMI:
	rjmp $
80006c10:	c0 08       	rjmp	80006c10 <_handle_NMI>
	...

80006c14 <_handle_Instruction_Address>:

	.org  0x014
	// Instruction Address.
_handle_Instruction_Address:
	rjmp $
80006c14:	c0 08       	rjmp	80006c14 <_handle_Instruction_Address>
	...

80006c18 <_handle_ITLB_Protection>:

	.org  0x018
	// ITLB Protection.
_handle_ITLB_Protection:
	rjmp $
80006c18:	c0 08       	rjmp	80006c18 <_handle_ITLB_Protection>
	...

80006c1c <_handle_Breakpoint>:

	.org  0x01C
	// Breakpoint.
_handle_Breakpoint:
	rjmp $
80006c1c:	c0 08       	rjmp	80006c1c <_handle_Breakpoint>
	...

80006c20 <_handle_Illegal_Opcode>:

	.org  0x020
	// Illegal Opcode.
_handle_Illegal_Opcode:
	rjmp $
80006c20:	c0 08       	rjmp	80006c20 <_handle_Illegal_Opcode>
	...

80006c24 <_handle_Unimplemented_Instruction>:

	.org  0x024
	// Unimplemented Instruction.
_handle_Unimplemented_Instruction:
	rjmp $
80006c24:	c0 08       	rjmp	80006c24 <_handle_Unimplemented_Instruction>
	...

80006c28 <_handle_Privilege_Violation>:

	.org  0x028
	// Privilege Violation.
_handle_Privilege_Violation:
	rjmp $
80006c28:	c0 08       	rjmp	80006c28 <_handle_Privilege_Violation>
	...

80006c2c <_handle_Floating_Point>:

	.org  0x02C
	// Floating-Point: UNUSED IN AVR32UC and AVR32AP.
_handle_Floating_Point:
	rjmp $
80006c2c:	c0 08       	rjmp	80006c2c <_handle_Floating_Point>
	...

80006c30 <_handle_Coprocessor_Absent>:

	.org  0x030
	// Coprocessor Absent: UNUSED IN AVR32UC.
_handle_Coprocessor_Absent:
	rjmp $
80006c30:	c0 08       	rjmp	80006c30 <_handle_Coprocessor_Absent>
	...

80006c34 <_handle_Data_Address_Read>:

	.org  0x034
	// Data Address (Read).
_handle_Data_Address_Read:
	rjmp $
80006c34:	c0 08       	rjmp	80006c34 <_handle_Data_Address_Read>
	...

80006c38 <_handle_Data_Address_Write>:

	.org  0x038
	// Data Address (Write).
_handle_Data_Address_Write:
	rjmp $
80006c38:	c0 08       	rjmp	80006c38 <_handle_Data_Address_Write>
	...

80006c3c <_handle_DTLB_Protection_Read>:

	.org  0x03C
	// DTLB Protection (Read).
_handle_DTLB_Protection_Read:
	rjmp $
80006c3c:	c0 08       	rjmp	80006c3c <_handle_DTLB_Protection_Read>
	...

80006c40 <_handle_DTLB_Protection_Write>:

	.org  0x040
	// DTLB Protection (Write).
_handle_DTLB_Protection_Write:
	rjmp $
80006c40:	c0 08       	rjmp	80006c40 <_handle_DTLB_Protection_Write>
	...

80006c44 <_handle_DTLB_Modified>:

	.org  0x044
	// DTLB Modified: UNUSED IN AVR32UC.
_handle_DTLB_Modified:
	rjmp $
80006c44:	c0 08       	rjmp	80006c44 <_handle_DTLB_Modified>
	...

80006c50 <_handle_ITLB_Miss>:

	.org  0x050
	// ITLB Miss.
_handle_ITLB_Miss:
	rjmp $
80006c50:	c0 08       	rjmp	80006c50 <_handle_ITLB_Miss>
	...

80006c60 <_handle_DTLB_Miss_Read>:

	.org  0x060
	// DTLB Miss (Read).
_handle_DTLB_Miss_Read:
	rjmp $
80006c60:	c0 08       	rjmp	80006c60 <_handle_DTLB_Miss_Read>
	...

80006c70 <_handle_DTLB_Miss_Write>:

	.org  0x070
	// DTLB Miss (Write).
_handle_DTLB_Miss_Write:
	rjmp $
80006c70:	c0 08       	rjmp	80006c70 <_handle_DTLB_Miss_Write>
	...

80006d00 <_handle_Supervisor_Call>:

	.org  0x100
	// Supervisor Call.
_handle_Supervisor_Call:
	rjmp $
80006d00:	c0 08       	rjmp	80006d00 <_handle_Supervisor_Call>
80006d02:	d7 03       	nop

80006d04 <_int0>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
80006d04:	30 0c       	mov	r12,0
80006d06:	fe b0 df 59 	rcall	80002bb8 <_get_interrupt_handler>
80006d0a:	58 0c       	cp.w	r12,0
80006d0c:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
80006d10:	d6 03       	rete

80006d12 <_int1>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
80006d12:	30 1c       	mov	r12,1
80006d14:	fe b0 df 52 	rcall	80002bb8 <_get_interrupt_handler>
80006d18:	58 0c       	cp.w	r12,0
80006d1a:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
80006d1e:	d6 03       	rete

80006d20 <_int2>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
80006d20:	30 2c       	mov	r12,2
80006d22:	fe b0 df 4b 	rcall	80002bb8 <_get_interrupt_handler>
80006d26:	58 0c       	cp.w	r12,0
80006d28:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
80006d2c:	d6 03       	rete

80006d2e <_int3>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
80006d2e:	30 3c       	mov	r12,3
80006d30:	fe b0 df 44 	rcall	80002bb8 <_get_interrupt_handler>
80006d34:	58 0c       	cp.w	r12,0
80006d36:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
80006d3a:	d6 03       	rete
80006d3c:	d7 03       	nop
80006d3e:	d7 03       	nop
80006d40:	d7 03       	nop
80006d42:	d7 03       	nop
80006d44:	d7 03       	nop
80006d46:	d7 03       	nop
80006d48:	d7 03       	nop
80006d4a:	d7 03       	nop
80006d4c:	d7 03       	nop
80006d4e:	d7 03       	nop
80006d50:	d7 03       	nop
80006d52:	d7 03       	nop
80006d54:	d7 03       	nop
80006d56:	d7 03       	nop
80006d58:	d7 03       	nop
80006d5a:	d7 03       	nop
80006d5c:	d7 03       	nop
80006d5e:	d7 03       	nop
80006d60:	d7 03       	nop
80006d62:	d7 03       	nop
80006d64:	d7 03       	nop
80006d66:	d7 03       	nop
80006d68:	d7 03       	nop
80006d6a:	d7 03       	nop
80006d6c:	d7 03       	nop
80006d6e:	d7 03       	nop
80006d70:	d7 03       	nop
80006d72:	d7 03       	nop
80006d74:	d7 03       	nop
80006d76:	d7 03       	nop
80006d78:	d7 03       	nop
80006d7a:	d7 03       	nop
80006d7c:	d7 03       	nop
80006d7e:	d7 03       	nop
80006d80:	d7 03       	nop
80006d82:	d7 03       	nop
80006d84:	d7 03       	nop
80006d86:	d7 03       	nop
80006d88:	d7 03       	nop
80006d8a:	d7 03       	nop
80006d8c:	d7 03       	nop
80006d8e:	d7 03       	nop
80006d90:	d7 03       	nop
80006d92:	d7 03       	nop
80006d94:	d7 03       	nop
80006d96:	d7 03       	nop
80006d98:	d7 03       	nop
80006d9a:	d7 03       	nop
80006d9c:	d7 03       	nop
80006d9e:	d7 03       	nop
80006da0:	d7 03       	nop
80006da2:	d7 03       	nop
80006da4:	d7 03       	nop
80006da6:	d7 03       	nop
80006da8:	d7 03       	nop
80006daa:	d7 03       	nop
80006dac:	d7 03       	nop
80006dae:	d7 03       	nop
80006db0:	d7 03       	nop
80006db2:	d7 03       	nop
80006db4:	d7 03       	nop
80006db6:	d7 03       	nop
80006db8:	d7 03       	nop
80006dba:	d7 03       	nop
80006dbc:	d7 03       	nop
80006dbe:	d7 03       	nop
80006dc0:	d7 03       	nop
80006dc2:	d7 03       	nop
80006dc4:	d7 03       	nop
80006dc6:	d7 03       	nop
80006dc8:	d7 03       	nop
80006dca:	d7 03       	nop
80006dcc:	d7 03       	nop
80006dce:	d7 03       	nop
80006dd0:	d7 03       	nop
80006dd2:	d7 03       	nop
80006dd4:	d7 03       	nop
80006dd6:	d7 03       	nop
80006dd8:	d7 03       	nop
80006dda:	d7 03       	nop
80006ddc:	d7 03       	nop
80006dde:	d7 03       	nop
80006de0:	d7 03       	nop
80006de2:	d7 03       	nop
80006de4:	d7 03       	nop
80006de6:	d7 03       	nop
80006de8:	d7 03       	nop
80006dea:	d7 03       	nop
80006dec:	d7 03       	nop
80006dee:	d7 03       	nop
80006df0:	d7 03       	nop
80006df2:	d7 03       	nop
80006df4:	d7 03       	nop
80006df6:	d7 03       	nop
80006df8:	d7 03       	nop
80006dfa:	d7 03       	nop
80006dfc:	d7 03       	nop
80006dfe:	d7 03       	nop
