# Create port_slicer
cell pavel-demin:user:port_slicer slice_0 {
  DIN_WIDTH 8 DIN_FROM 0 DIN_TO 0
}

# Create port_slicer
cell pavel-demin:user:port_slicer slice_1 {
  DIN_WIDTH 64 DIN_FROM 39 DIN_TO 0
}

# Create port_slicer
cell pavel-demin:user:port_slicer slice_2 {
  DIN_WIDTH 64 DIN_FROM 63 DIN_TO 48
}

# Create axis_fifo
cell pavel-demin:user:axis_fifo fifo_0 {
  S_AXIS_TDATA_WIDTH 32
  M_AXIS_TDATA_WIDTH 64
  WRITE_DEPTH 8192
  ALWAYS_VALID TRUE
} {
  aclk /pll_0/clk_out1
  aresetn slice_0/dout
}

# Create axis_dwidth_converter
cell xilinx.com:ip:axis_dwidth_converter conv_0 {
  S_TDATA_NUM_BYTES.VALUE_SRC USER
  S_TDATA_NUM_BYTES 8
  M_TDATA_NUM_BYTES 4
} {
  S_AXIS fifo_0/M_AXIS
  aclk /pll_0/clk_out1
  aresetn /rst_0/peripheral_aresetn
}

# Create floating_point
cell xilinx.com:ip:floating_point fp_0 {
  OPERATION_TYPE Float_to_fixed
  RESULT_PRECISION_TYPE Custom
  C_RESULT_EXPONENT_WIDTH 2
  C_RESULT_FRACTION_WIDTH 22
  HAS_ARESETN true
} {
  S_AXIS_A conv_0/M_AXIS
  aclk /pll_0/clk_out1
  aresetn /rst_0/peripheral_aresetn
}

# Create fir_compiler
cell xilinx.com:ip:fir_compiler fir_0 {
  DATA_WIDTH.VALUE_SRC USER
  DATA_WIDTH 24
  COEFFICIENTVECTOR {-2.6220966967e-08, -1.4567009059e-08, 2.3537884957e-08, 9.9024573395e-09, -1.1895725960e-08, 3.6964262224e-09, -1.1329837721e-08, -3.0446828659e-08, 4.8772637662e-08, 7.5474601157e-08, -1.0297105629e-07, -1.4486834226e-07, 1.7619387094e-07, 2.4566906744e-07, -2.7026186041e-07, -3.8582727132e-07, 3.8634209091e-07, 5.7409395602e-07, -5.2474985072e-07, -8.1986845317e-07, 6.8473917189e-07, 1.1329742852e-06, -8.6431145661e-07, -1.5233784110e-06, 1.0600295772e-06, 2.0008210219e-06, -1.2668833881e-06, -2.5743872699e-06, 1.4781796338e-06, 3.2519263090e-06, -1.6857171419e-06, -4.0398413701e-06, 1.8793678605e-06, 4.9419666959e-06, -2.0476713251e-06, -5.9592329356e-06, 2.1779088500e-06, 7.0889145551e-06, -2.2565005715e-06, -8.3239727868e-06, 2.2694543870e-06, 9.6523269210e-06, -2.2030475745e-06, -1.1056258292e-05, 2.0445739221e-06, 1.2511831517e-05, -1.7832705008e-06, -1.3988469689e-05, 1.4112943197e-06, 1.5448564591e-05, -9.2489777025e-07, -1.6847306128e-05, 3.2558719001e-07, 1.8132286455e-05, 3.7753352849e-07, -1.9245516467e-05, -1.1687965869e-06, 2.0121294751e-05, 2.0222608349e-06, -2.0688645900e-05, -2.9012997836e-06, 2.0872012679e-05, 3.7572425794e-06, -2.0592704569e-05, -4.5284118863e-06, 1.9770389891e-05, 5.1390541773e-06, -1.8325191766e-05, -5.4987712344e-06, 1.6179907405e-05, 5.5021446360e-06, -1.3262659858e-05, -5.0289957580e-06, 9.5094900441e-06, 3.9448677508e-06, -4.8672759177e-06, -2.1023875394e-06, -7.0469134155e-07, -6.6076373670e-07, 7.2252208902e-06, 4.5109202695e-06, -1.4697703968e-05, -9.6240604648e-06, 2.3101078986e-05, 1.6178851577e-05, -3.2388485195e-05, -2.4352731442e-05, 4.2484789579e-05, 3.4316687854e-05, -5.3285148663e-05, -4.6230083414e-05, 6.4653453005e-05, 6.0234305343e-05, -7.6421872160e-05, -7.6446177504e-05, 8.8390840621e-05, 9.4950339295e-05, -1.0033064351e-04, -1.1579173909e-04, 1.1198381404e-04, 1.3896696936e-04, -1.2307290250e-04, -1.6442724758e-04, 1.3328597037e-04, 1.9204444563e-04, -1.4231123340e-04, -2.2162917322e-04, 1.4982579976e-04, 2.5291326292e-04, -1.5550828719e-04, -2.8554400321e-04, 1.5904866080e-04, 3.1907791209e-04, -1.6016027841e-04, -3.5297677092e-04, 1.5859184093e-04, 3.8660380193e-04, -1.5414123243e-04, -4.1922185100e-04, 1.4666964964e-04, 4.4999208151e-04, -1.3611783968e-04, -4.7797515200e-04, 1.2252295625e-04, 5.0213230947e-04, -1.0604702185e-04, -5.2136015555e-04, 8.6942000418e-05, 5.3442698429e-04, -6.5645225618e-05, -5.4005263097e-04, 4.2745612311e-05, 5.3689197098e-04, -1.9011120570e-05, -5.2355085435e-04, -4.5950769676e-06, 4.9860178690e-04, 2.6898371176e-05, -4.6060331594e-04, -4.6499711753e-05, 4.0811945659e-04, 6.1762651468e-05, -3.3974165026e-04, -7.0802953732e-05, 2.5411022202e-04, 7.1477643675e-05, -1.4993739720e-04, -6.1374320222e-05, 2.6026898837e-05, 3.7773027454e-05, 1.1862225994e-04, 2.2212478220e-06, -2.8498033900e-04, -6.1893776487e-05, 4.7377328928e-04, 1.4478907282e-04, -6.8553450447e-04, -2.5474615970e-04, 9.2057662036e-04, 3.9590782857e-04, -1.1789689981e-03, -5.7273235326e-04, 1.4605153414e-03, 7.9000653686e-04, -1.7647359236e-03, -1.0528668000e-03, 2.0908507768e-03, 1.3668275227e-03, -2.4377681685e-03, -1.7378245700e-03, 2.8040772008e-03, 2.1722823823e-03, -3.1880518506e-03, -2.6772869867e-03, 3.5874089232e-03, 3.2602865765e-03, -3.9998643404e-03, -3.9298708153e-03, 4.4225595444e-03, 4.6955725778e-03, -4.8522755242e-03, -5.5682416293e-03, 5.2853975562e-03, 6.5604422981e-03, -5.7178764193e-03, -7.6869907454e-03, 6.1451698183e-03, 8.9656949479e-03, -6.5621539006e-03, -1.0418394601e-02, 6.9629794282e-03, 1.2072437506e-02, -7.3408459398e-03, -1.3962821884e-02, 7.6876489610e-03, 1.6135407843e-02, -7.9934127168e-03, -1.8652152485e-02, 8.2441276419e-03, 2.1596698389e-02, -8.4225373905e-03, -2.5089520435e-02, 8.5020574405e-03, 2.9306610521e-02, -8.4412947610e-03, -3.4516548803e-02, 8.1705551897e-03, 4.1149836366e-02, -7.5620270214e-03, -4.9940278649e-02, 6.3564784781e-03, 6.2242902512e-02, -3.9564526119e-03, -8.0846285621e-02, -1.2785215631e-03, 1.1244465359e-01, 1.5204286623e-02, -1.7728349210e-01, -7.0401508633e-02, 3.6093827256e-01, 6.1530449749e-01, 3.6093827256e-01, -7.0401508633e-02, -1.7728349210e-01, 1.5204286623e-02, 1.1244465359e-01, -1.2785215631e-03, -8.0846285621e-02, -3.9564526119e-03, 6.2242902512e-02, 6.3564784781e-03, -4.9940278649e-02, -7.5620270214e-03, 4.1149836366e-02, 8.1705551897e-03, -3.4516548803e-02, -8.4412947610e-03, 2.9306610521e-02, 8.5020574405e-03, -2.5089520435e-02, -8.4225373905e-03, 2.1596698389e-02, 8.2441276419e-03, -1.8652152485e-02, -7.9934127168e-03, 1.6135407843e-02, 7.6876489610e-03, -1.3962821884e-02, -7.3408459398e-03, 1.2072437506e-02, 6.9629794282e-03, -1.0418394601e-02, -6.5621539006e-03, 8.9656949479e-03, 6.1451698183e-03, -7.6869907454e-03, -5.7178764193e-03, 6.5604422981e-03, 5.2853975562e-03, -5.5682416293e-03, -4.8522755242e-03, 4.6955725778e-03, 4.4225595444e-03, -3.9298708153e-03, -3.9998643404e-03, 3.2602865765e-03, 3.5874089232e-03, -2.6772869867e-03, -3.1880518506e-03, 2.1722823823e-03, 2.8040772008e-03, -1.7378245700e-03, -2.4377681685e-03, 1.3668275227e-03, 2.0908507768e-03, -1.0528668000e-03, -1.7647359236e-03, 7.9000653686e-04, 1.4605153414e-03, -5.7273235326e-04, -1.1789689981e-03, 3.9590782857e-04, 9.2057662036e-04, -2.5474615970e-04, -6.8553450447e-04, 1.4478907282e-04, 4.7377328928e-04, -6.1893776487e-05, -2.8498033900e-04, 2.2212478220e-06, 1.1862225994e-04, 3.7773027454e-05, 2.6026898837e-05, -6.1374320222e-05, -1.4993739720e-04, 7.1477643675e-05, 2.5411022202e-04, -7.0802953732e-05, -3.3974165026e-04, 6.1762651468e-05, 4.0811945659e-04, -4.6499711753e-05, -4.6060331594e-04, 2.6898371176e-05, 4.9860178690e-04, -4.5950769676e-06, -5.2355085435e-04, -1.9011120570e-05, 5.3689197098e-04, 4.2745612311e-05, -5.4005263097e-04, -6.5645225618e-05, 5.3442698429e-04, 8.6942000418e-05, -5.2136015555e-04, -1.0604702185e-04, 5.0213230947e-04, 1.2252295625e-04, -4.7797515200e-04, -1.3611783968e-04, 4.4999208151e-04, 1.4666964964e-04, -4.1922185100e-04, -1.5414123243e-04, 3.8660380193e-04, 1.5859184093e-04, -3.5297677092e-04, -1.6016027841e-04, 3.1907791209e-04, 1.5904866080e-04, -2.8554400321e-04, -1.5550828719e-04, 2.5291326292e-04, 1.4982579976e-04, -2.2162917322e-04, -1.4231123340e-04, 1.9204444563e-04, 1.3328597037e-04, -1.6442724758e-04, -1.2307290250e-04, 1.3896696936e-04, 1.1198381404e-04, -1.1579173909e-04, -1.0033064351e-04, 9.4950339295e-05, 8.8390840621e-05, -7.6446177504e-05, -7.6421872160e-05, 6.0234305343e-05, 6.4653453005e-05, -4.6230083414e-05, -5.3285148663e-05, 3.4316687854e-05, 4.2484789579e-05, -2.4352731442e-05, -3.2388485195e-05, 1.6178851577e-05, 2.3101078986e-05, -9.6240604648e-06, -1.4697703968e-05, 4.5109202695e-06, 7.2252208902e-06, -6.6076373670e-07, -7.0469134155e-07, -2.1023875394e-06, -4.8672759177e-06, 3.9448677508e-06, 9.5094900441e-06, -5.0289957580e-06, -1.3262659858e-05, 5.5021446360e-06, 1.6179907405e-05, -5.4987712344e-06, -1.8325191766e-05, 5.1390541773e-06, 1.9770389891e-05, -4.5284118863e-06, -2.0592704569e-05, 3.7572425794e-06, 2.0872012679e-05, -2.9012997836e-06, -2.0688645900e-05, 2.0222608349e-06, 2.0121294751e-05, -1.1687965869e-06, -1.9245516467e-05, 3.7753352849e-07, 1.8132286455e-05, 3.2558719001e-07, -1.6847306128e-05, -9.2489777025e-07, 1.5448564591e-05, 1.4112943197e-06, -1.3988469689e-05, -1.7832705008e-06, 1.2511831517e-05, 2.0445739221e-06, -1.1056258292e-05, -2.2030475745e-06, 9.6523269210e-06, 2.2694543870e-06, -8.3239727868e-06, -2.2565005715e-06, 7.0889145551e-06, 2.1779088500e-06, -5.9592329356e-06, -2.0476713251e-06, 4.9419666959e-06, 1.8793678605e-06, -4.0398413701e-06, -1.6857171419e-06, 3.2519263090e-06, 1.4781796338e-06, -2.5743872699e-06, -1.2668833881e-06, 2.0008210219e-06, 1.0600295772e-06, -1.5233784110e-06, -8.6431145661e-07, 1.1329742852e-06, 6.8473917189e-07, -8.1986845317e-07, -5.2474985072e-07, 5.7409395602e-07, 3.8634209091e-07, -3.8582727132e-07, -2.7026186041e-07, 2.4566906744e-07, 1.7619387094e-07, -1.4486834226e-07, -1.0297105629e-07, 7.5474601157e-08, 4.8772637662e-08, -3.0446828659e-08, -1.1329837721e-08, 3.6964262224e-09, -1.1895725960e-08, 9.9024573395e-09, 2.3537884957e-08, -1.4567009059e-08, -2.6220966967e-08}
  COEFFICIENT_WIDTH 24
  QUANTIZATION Quantize_Only
  BESTPRECISION true
  FILTER_TYPE Interpolation
  INTERPOLATION_RATE 2
  NUMBER_CHANNELS 2
  NUMBER_PATHS 1
  SAMPLE_FREQUENCY 1.536
  CLOCK_FREQUENCY 122.88
  OUTPUT_ROUNDING_MODE Convergent_Rounding_to_Even
  OUTPUT_WIDTH 25
  M_DATA_HAS_TREADY true
  HAS_ARESETN true
} {
  S_AXIS_DATA fp_0/M_AXIS_RESULT
  aclk /pll_0/clk_out1
  aresetn /rst_0/peripheral_aresetn
}

# Create axis_dwidth_converter
cell xilinx.com:ip:axis_dwidth_converter conv_1 {
  S_TDATA_NUM_BYTES.VALUE_SRC USER
  S_TDATA_NUM_BYTES 4
  M_TDATA_NUM_BYTES 8
} {
  S_AXIS fir_0/M_AXIS_DATA
  aclk /pll_0/clk_out1
  aresetn /rst_0/peripheral_aresetn
}

# Create axis_broadcaster
cell xilinx.com:ip:axis_broadcaster bcast_0 {
  S_TDATA_NUM_BYTES.VALUE_SRC USER
  M_TDATA_NUM_BYTES.VALUE_SRC USER
  S_TDATA_NUM_BYTES 8
  M_TDATA_NUM_BYTES 3
  M00_TDATA_REMAP {tdata[23:0]}
  M01_TDATA_REMAP {tdata[55:32]}
} {
  S_AXIS conv_1/M_AXIS
  aclk /pll_0/clk_out1
  aresetn /rst_0/peripheral_aresetn
}

# Create axis_variable
cell pavel-demin:user:axis_variable rate_0 {
  AXIS_TDATA_WIDTH 16
} {
  cfg_data slice_2/dout
  aclk /pll_0/clk_out1
  aresetn /rst_0/peripheral_aresetn
}

# Create axis_variable
cell pavel-demin:user:axis_variable rate_1 {
  AXIS_TDATA_WIDTH 16
} {
  cfg_data slice_2/dout
  aclk /pll_0/clk_out1
  aresetn /rst_0/peripheral_aresetn
}

# Create cic_compiler
cell xilinx.com:ip:cic_compiler cic_0 {
  INPUT_DATA_WIDTH.VALUE_SRC USER
  FILTER_TYPE Interpolation
  NUMBER_OF_STAGES 6
  SAMPLE_RATE_CHANGES Programmable
  MINIMUM_RATE 40
  MAXIMUM_RATE 8192
  FIXED_OR_INITIAL_RATE 640
  INPUT_SAMPLE_FREQUENCY 3.072
  CLOCK_FREQUENCY 122.88
  INPUT_DATA_WIDTH 24
  QUANTIZATION Truncation
  OUTPUT_DATA_WIDTH 24
  USE_XTREME_DSP_SLICE false
  HAS_ARESETN true
} {
  S_AXIS_DATA bcast_0/M00_AXIS
  S_AXIS_CONFIG rate_0/M_AXIS
  aclk /pll_0/clk_out1
  aresetn /rst_0/peripheral_aresetn
}

# Create cic_compiler
cell xilinx.com:ip:cic_compiler cic_1 {
  INPUT_DATA_WIDTH.VALUE_SRC USER
  FILTER_TYPE Interpolation
  NUMBER_OF_STAGES 6
  SAMPLE_RATE_CHANGES Programmable
  MINIMUM_RATE 40
  MAXIMUM_RATE 8192
  FIXED_OR_INITIAL_RATE 640
  INPUT_SAMPLE_FREQUENCY 3.072
  CLOCK_FREQUENCY 122.88
  INPUT_DATA_WIDTH 24
  QUANTIZATION Truncation
  OUTPUT_DATA_WIDTH 24
  USE_XTREME_DSP_SLICE false
  HAS_ARESETN true
} {
  S_AXIS_DATA bcast_0/M01_AXIS
  S_AXIS_CONFIG rate_1/M_AXIS
  aclk /pll_0/clk_out1
  aresetn /rst_0/peripheral_aresetn
}

# Create axis_combiner
cell  xilinx.com:ip:axis_combiner comb_0 {
  TDATA_NUM_BYTES.VALUE_SRC USER
  TDATA_NUM_BYTES 3
} {
  S00_AXIS cic_0/M_AXIS_DATA
  S01_AXIS cic_1/M_AXIS_DATA
  aclk /pll_0/clk_out1
  aresetn /rst_0/peripheral_aresetn
}

# Create axis_constant
cell pavel-demin:user:axis_constant phase_0 {
  AXIS_TDATA_WIDTH 40
} {
  cfg_data slice_1/dout
  aclk /pll_0/clk_out1
}

# Create dds_compiler
cell xilinx.com:ip:dds_compiler dds_0 {
  DDS_CLOCK_RATE 122.88
  SPURIOUS_FREE_DYNAMIC_RANGE 138
  FREQUENCY_RESOLUTION 0.2
  PHASE_INCREMENT Streaming
  HAS_PHASE_OUT false
  PHASE_WIDTH 30
  OUTPUT_WIDTH 24
  DSP48_USE Minimal
  RESYNC true
} {
  S_AXIS_PHASE phase_0/M_AXIS
  aclk /pll_0/clk_out1
}

# Create axis_lfsr
cell pavel-demin:user:axis_lfsr lfsr_0 {} {
  aclk /pll_0/clk_out1
  aresetn /rst_0/peripheral_aresetn
}

# Create cmpy
cell xilinx.com:ip:cmpy mult_0 {
  APORTWIDTH.VALUE_SRC USER
  BPORTWIDTH.VALUE_SRC USER
  APORTWIDTH 24
  BPORTWIDTH 24
  ROUNDMODE Random_Rounding
  OUTPUTWIDTH 17
} {
  S_AXIS_A comb_0/M_AXIS
  S_AXIS_B dds_0/M_AXIS_DATA
  S_AXIS_CTRL lfsr_0/M_AXIS
  aclk /pll_0/clk_out1
}
