// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "03/22/2019 22:31:58"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Memory (
	Clk,
	Clk_View,
	Reset,
	Load_MDR,
	Load_MAR,
	Memory_WE,
	Bus_In,
	Memory_Out,
	View_WE,
	View_Address,
	View_Data,
	View_Out);
input 	Clk;
input 	Clk_View;
input 	Reset;
input 	Load_MDR;
input 	Load_MAR;
input 	Memory_WE;
input 	[15:0] Bus_In;
output 	[15:0] Memory_Out;
input 	View_WE;
input 	[15:0] View_Address;
input 	[15:0] View_Data;
output 	[15:0] View_Out;

// Design Ports Information
// Memory_Out[0]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Memory_Out[1]	=>  Location: PIN_V4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Memory_Out[2]	=>  Location: PIN_AE25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Memory_Out[3]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Memory_Out[4]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Memory_Out[5]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Memory_Out[6]	=>  Location: PIN_AE20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Memory_Out[7]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Memory_Out[8]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Memory_Out[9]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Memory_Out[10]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Memory_Out[11]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Memory_Out[12]	=>  Location: PIN_AF12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Memory_Out[13]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Memory_Out[14]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Memory_Out[15]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// View_Out[0]	=>  Location: PIN_U26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// View_Out[1]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// View_Out[2]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// View_Out[3]	=>  Location: PIN_AE21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// View_Out[4]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// View_Out[5]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// View_Out[6]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// View_Out[7]	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// View_Out[8]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// View_Out[9]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// View_Out[10]	=>  Location: PIN_AC11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// View_Out[11]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// View_Out[12]	=>  Location: PIN_AG10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// View_Out[13]	=>  Location: PIN_AC15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// View_Out[14]	=>  Location: PIN_AD15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// View_Out[15]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Memory_WE	=>  Location: PIN_J28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// View_WE	=>  Location: PIN_J27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// View_Address[14]	=>  Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// View_Address[15]	=>  Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// View_Address[13]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Clk	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Clk_View	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// View_Data[0]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// View_Address[0]	=>  Location: PIN_AC10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// View_Address[1]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// View_Address[2]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// View_Address[3]	=>  Location: PIN_AC17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// View_Address[4]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// View_Address[5]	=>  Location: PIN_AG11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// View_Address[6]	=>  Location: PIN_AH11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// View_Address[7]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// View_Address[8]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// View_Address[9]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// View_Address[10]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// View_Address[11]	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// View_Address[12]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// View_Data[1]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// View_Data[2]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// View_Data[3]	=>  Location: PIN_U28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// View_Data[4]	=>  Location: PIN_AF25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// View_Data[5]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// View_Data[6]	=>  Location: PIN_R2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// View_Data[7]	=>  Location: PIN_V3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// View_Data[8]	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// View_Data[9]	=>  Location: PIN_U25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// View_Data[10]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// View_Data[11]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// View_Data[12]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// View_Data[13]	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// View_Data[14]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// View_Data[15]	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus_In[15]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Reset	=>  Location: PIN_AE15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Load_MAR	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus_In[14]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus_In[13]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus_In[0]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Load_MDR	=>  Location: PIN_Y12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus_In[1]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus_In[2]	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus_In[3]	=>  Location: PIN_AF24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus_In[4]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus_In[5]	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus_In[6]	=>  Location: PIN_AD18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus_In[7]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus_In[8]	=>  Location: PIN_AE10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus_In[9]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus_In[10]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus_In[11]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus_In[12]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \Memory_Out[0]~output_o ;
wire \Memory_Out[1]~output_o ;
wire \Memory_Out[2]~output_o ;
wire \Memory_Out[3]~output_o ;
wire \Memory_Out[4]~output_o ;
wire \Memory_Out[5]~output_o ;
wire \Memory_Out[6]~output_o ;
wire \Memory_Out[7]~output_o ;
wire \Memory_Out[8]~output_o ;
wire \Memory_Out[9]~output_o ;
wire \Memory_Out[10]~output_o ;
wire \Memory_Out[11]~output_o ;
wire \Memory_Out[12]~output_o ;
wire \Memory_Out[13]~output_o ;
wire \Memory_Out[14]~output_o ;
wire \Memory_Out[15]~output_o ;
wire \View_Out[0]~output_o ;
wire \View_Out[1]~output_o ;
wire \View_Out[2]~output_o ;
wire \View_Out[3]~output_o ;
wire \View_Out[4]~output_o ;
wire \View_Out[5]~output_o ;
wire \View_Out[6]~output_o ;
wire \View_Out[7]~output_o ;
wire \View_Out[8]~output_o ;
wire \View_Out[9]~output_o ;
wire \View_Out[10]~output_o ;
wire \View_Out[11]~output_o ;
wire \View_Out[12]~output_o ;
wire \View_Out[13]~output_o ;
wire \View_Out[14]~output_o ;
wire \View_Out[15]~output_o ;
wire \Clk~input_o ;
wire \Clk~inputclkctrl_outclk ;
wire \Reset~input_o ;
wire \Bus_In[13]~input_o ;
wire \MAR_Register|Switch_13|Q~0_combout ;
wire \Load_MAR~input_o ;
wire \MAR_Register|Switch_14|Q~0_combout ;
wire \MAR_Register|Switch_13|Q~q ;
wire \Bus_In[14]~input_o ;
wire \MAR_Register|Switch_14|Q~1_combout ;
wire \MAR_Register|Switch_14|Q~q ;
wire \Bus_In[15]~input_o ;
wire \MAR_Register|Switch_15|Q~0_combout ;
wire \MAR_Register|Switch_15|Q~q ;
wire \Memory_WE~input_o ;
wire \View_Address[13]~input_o ;
wire \View_Address[14]~input_o ;
wire \View_Address[15]~input_o ;
wire \View_WE~input_o ;
wire \Clk_View~input_o ;
wire \Clk_View~inputclkctrl_outclk ;
wire \comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1751w[3]~0_combout ;
wire \comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1751w[3]~0_combout ;
wire \Bus_In[0]~input_o ;
wire \MDR_Register|Switch_0|Q~0_combout ;
wire \MDR_Register|Switch_0|Q~feeder_combout ;
wire \Load_MDR~input_o ;
wire \MDR_Register|Switch_7|Q~0_combout ;
wire \MDR_Register|Switch_0|Q~q ;
wire \MAR_Register|Switch_0|Q~q ;
wire \Bus_In[1]~input_o ;
wire \MAR_Register|Switch_1|Q~0_combout ;
wire \MAR_Register|Switch_1|Q~q ;
wire \Bus_In[2]~input_o ;
wire \MAR_Register|Switch_2|Q~0_combout ;
wire \MAR_Register|Switch_2|Q~feeder_combout ;
wire \MAR_Register|Switch_2|Q~q ;
wire \Bus_In[3]~input_o ;
wire \MAR_Register|Switch_3|Q~0_combout ;
wire \MAR_Register|Switch_3|Q~feeder_combout ;
wire \MAR_Register|Switch_3|Q~q ;
wire \Bus_In[4]~input_o ;
wire \MAR_Register|Switch_4|Q~0_combout ;
wire \MAR_Register|Switch_4|Q~feeder_combout ;
wire \MAR_Register|Switch_4|Q~q ;
wire \Bus_In[5]~input_o ;
wire \MAR_Register|Switch_5|Q~0_combout ;
wire \MAR_Register|Switch_5|Q~q ;
wire \Bus_In[6]~input_o ;
wire \MAR_Register|Switch_6|Q~0_combout ;
wire \MAR_Register|Switch_6|Q~q ;
wire \Bus_In[7]~input_o ;
wire \MAR_Register|Switch_7|Q~0_combout ;
wire \MAR_Register|Switch_7|Q~feeder_combout ;
wire \MAR_Register|Switch_7|Q~q ;
wire \Bus_In[8]~input_o ;
wire \MAR_Register|Switch_8|Q~0_combout ;
wire \MAR_Register|Switch_8|Q~feeder_combout ;
wire \MAR_Register|Switch_8|Q~q ;
wire \Bus_In[9]~input_o ;
wire \MAR_Register|Switch_9|Q~0_combout ;
wire \MAR_Register|Switch_9|Q~q ;
wire \Bus_In[10]~input_o ;
wire \MAR_Register|Switch_10|Q~0_combout ;
wire \MAR_Register|Switch_10|Q~feeder_combout ;
wire \MAR_Register|Switch_10|Q~q ;
wire \Bus_In[11]~input_o ;
wire \MAR_Register|Switch_11|Q~0_combout ;
wire \MAR_Register|Switch_11|Q~feeder_combout ;
wire \MAR_Register|Switch_11|Q~q ;
wire \Bus_In[12]~input_o ;
wire \MAR_Register|Switch_12|Q~0_combout ;
wire \MAR_Register|Switch_12|Q~q ;
wire \View_Data[0]~input_o ;
wire \View_Address[0]~input_o ;
wire \View_Address[1]~input_o ;
wire \View_Address[2]~input_o ;
wire \View_Address[3]~input_o ;
wire \View_Address[4]~input_o ;
wire \View_Address[5]~input_o ;
wire \View_Address[6]~input_o ;
wire \View_Address[7]~input_o ;
wire \View_Address[8]~input_o ;
wire \View_Address[9]~input_o ;
wire \View_Address[10]~input_o ;
wire \View_Address[11]~input_o ;
wire \View_Address[12]~input_o ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1773w[3]~0_combout ;
wire \comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1773w[3]~0_combout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a48~portadataout ;
wire \comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1762w[3]~0_combout ;
wire \comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1762w[3]~0_combout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a32~portadataout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \comb_3|altsyncram_component|auto_generated|mux4|_~2_combout ;
wire \comb_3|altsyncram_component|auto_generated|mux4|_~3_combout ;
wire \comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1784w[3]~0_combout ;
wire \comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1784w[3]~0_combout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a64~portadataout ;
wire \comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1795w[3]~0_combout ;
wire \comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1795w[3]~0_combout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a80~portadataout ;
wire \comb_3|altsyncram_component|auto_generated|mux4|_~0_combout ;
wire \comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1806w[3]~0_combout ;
wire \comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1806w[3]~0_combout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a96~portadataout ;
wire \comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1817w[3]~0_combout ;
wire \comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1817w[3]~0_combout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a112~portadataout ;
wire \comb_3|altsyncram_component|auto_generated|mux4|_~1_combout ;
wire \comb_3|altsyncram_component|auto_generated|mux4|_~4_combout ;
wire \MDR_Register|Switch_1|Q~q ;
wire \View_Data[1]~input_o ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a49~portadataout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a33~portadataout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \comb_3|altsyncram_component|auto_generated|mux4|_~7_combout ;
wire \comb_3|altsyncram_component|auto_generated|mux4|_~8_combout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a113~portadataout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a65~portadataout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a81~portadataout ;
wire \comb_3|altsyncram_component|auto_generated|mux4|_~5_combout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a97~portadataout ;
wire \comb_3|altsyncram_component|auto_generated|mux4|_~6_combout ;
wire \comb_3|altsyncram_component|auto_generated|mux4|_~9_combout ;
wire \MDR_Register|Switch_2|Q~q ;
wire \View_Data[2]~input_o ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a50~portadataout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a34~portadataout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \comb_3|altsyncram_component|auto_generated|mux4|_~12_combout ;
wire \comb_3|altsyncram_component|auto_generated|mux4|_~13_combout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a114~portadataout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a66~portadataout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a82~portadataout ;
wire \comb_3|altsyncram_component|auto_generated|mux4|_~10_combout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a98~portadataout ;
wire \comb_3|altsyncram_component|auto_generated|mux4|_~11_combout ;
wire \comb_3|altsyncram_component|auto_generated|mux4|_~14_combout ;
wire \MDR_Register|Switch_3|Q~q ;
wire \View_Data[3]~input_o ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a51~portadataout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a19~portadataout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a35~portadataout ;
wire \comb_3|altsyncram_component|auto_generated|mux4|_~17_combout ;
wire \comb_3|altsyncram_component|auto_generated|mux4|_~18_combout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a67~portadataout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a83~portadataout ;
wire \comb_3|altsyncram_component|auto_generated|mux4|_~15_combout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a115~portadataout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a99~portadataout ;
wire \comb_3|altsyncram_component|auto_generated|mux4|_~16_combout ;
wire \comb_3|altsyncram_component|auto_generated|mux4|_~19_combout ;
wire \MDR_Register|Switch_4|Q~q ;
wire \View_Data[4]~input_o ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a52~portadataout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a36~portadataout ;
wire \comb_3|altsyncram_component|auto_generated|mux4|_~22_combout ;
wire \comb_3|altsyncram_component|auto_generated|mux4|_~23_combout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a116~portadataout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a68~portadataout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a84~portadataout ;
wire \comb_3|altsyncram_component|auto_generated|mux4|_~20_combout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a100~portadataout ;
wire \comb_3|altsyncram_component|auto_generated|mux4|_~21_combout ;
wire \comb_3|altsyncram_component|auto_generated|mux4|_~24_combout ;
wire \MDR_Register|Switch_5|Q~q ;
wire \View_Data[5]~input_o ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a117~portadataout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a85~portadataout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a69~portadataout ;
wire \comb_3|altsyncram_component|auto_generated|mux4|_~25_combout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a101~portadataout ;
wire \comb_3|altsyncram_component|auto_generated|mux4|_~26_combout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a21~portadataout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a53~portadataout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a37~portadataout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \comb_3|altsyncram_component|auto_generated|mux4|_~27_combout ;
wire \comb_3|altsyncram_component|auto_generated|mux4|_~28_combout ;
wire \comb_3|altsyncram_component|auto_generated|mux4|_~29_combout ;
wire \MDR_Register|Switch_6|Q~q ;
wire \View_Data[6]~input_o ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a54~portadataout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a38~portadataout ;
wire \comb_3|altsyncram_component|auto_generated|mux4|_~32_combout ;
wire \comb_3|altsyncram_component|auto_generated|mux4|_~33_combout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a102~portadataout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a118~portadataout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a86~portadataout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a70~portadataout ;
wire \comb_3|altsyncram_component|auto_generated|mux4|_~30_combout ;
wire \comb_3|altsyncram_component|auto_generated|mux4|_~31_combout ;
wire \comb_3|altsyncram_component|auto_generated|mux4|_~34_combout ;
wire \MDR_Register|Switch_7|Q~q ;
wire \View_Data[7]~input_o ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a103~portadataout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a87~portadataout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a71~portadataout ;
wire \comb_3|altsyncram_component|auto_generated|mux4|_~35_combout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a119~portadataout ;
wire \comb_3|altsyncram_component|auto_generated|mux4|_~36_combout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a55~portadataout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a23~portadataout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a39~portadataout ;
wire \comb_3|altsyncram_component|auto_generated|mux4|_~37_combout ;
wire \comb_3|altsyncram_component|auto_generated|mux4|_~38_combout ;
wire \comb_3|altsyncram_component|auto_generated|mux4|_~39_combout ;
wire \MDR_Register|Switch_8|Q~q ;
wire \View_Data[8]~input_o ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a104~portadataout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a120~portadataout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a88~portadataout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a72~portadataout ;
wire \comb_3|altsyncram_component|auto_generated|mux4|_~40_combout ;
wire \comb_3|altsyncram_component|auto_generated|mux4|_~41_combout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a24~portadataout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a40~portadataout ;
wire \comb_3|altsyncram_component|auto_generated|mux4|_~42_combout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a56~portadataout ;
wire \comb_3|altsyncram_component|auto_generated|mux4|_~43_combout ;
wire \comb_3|altsyncram_component|auto_generated|mux4|_~44_combout ;
wire \MDR_Register|Switch_9|Q~q ;
wire \View_Data[9]~input_o ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a41~portadataout ;
wire \comb_3|altsyncram_component|auto_generated|mux4|_~47_combout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a25~portadataout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a57~portadataout ;
wire \comb_3|altsyncram_component|auto_generated|mux4|_~48_combout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a121~portadataout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a105~portadataout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a73~portadataout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a89~portadataout ;
wire \comb_3|altsyncram_component|auto_generated|mux4|_~45_combout ;
wire \comb_3|altsyncram_component|auto_generated|mux4|_~46_combout ;
wire \comb_3|altsyncram_component|auto_generated|mux4|_~49_combout ;
wire \MDR_Register|Switch_10|Q~q ;
wire \View_Data[10]~input_o ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a58~portadataout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a26~portadataout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a42~portadataout ;
wire \comb_3|altsyncram_component|auto_generated|mux4|_~52_combout ;
wire \comb_3|altsyncram_component|auto_generated|mux4|_~53_combout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a74~portadataout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a90~portadataout ;
wire \comb_3|altsyncram_component|auto_generated|mux4|_~50_combout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a106~portadataout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a122~portadataout ;
wire \comb_3|altsyncram_component|auto_generated|mux4|_~51_combout ;
wire \comb_3|altsyncram_component|auto_generated|mux4|_~54_combout ;
wire \MDR_Register|Switch_11|Q~q ;
wire \View_Data[11]~input_o ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a75~portadataout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a91~portadataout ;
wire \comb_3|altsyncram_component|auto_generated|mux4|_~55_combout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a123~portadataout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a107~portadataout ;
wire \comb_3|altsyncram_component|auto_generated|mux4|_~56_combout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a27~portadataout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a43~portadataout ;
wire \comb_3|altsyncram_component|auto_generated|mux4|_~57_combout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a59~portadataout ;
wire \comb_3|altsyncram_component|auto_generated|mux4|_~58_combout ;
wire \comb_3|altsyncram_component|auto_generated|mux4|_~59_combout ;
wire \MDR_Register|Switch_12|Q~q ;
wire \View_Data[12]~input_o ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a44~portadataout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \comb_3|altsyncram_component|auto_generated|mux4|_~62_combout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a28~portadataout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a60~portadataout ;
wire \comb_3|altsyncram_component|auto_generated|mux4|_~63_combout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a124~portadataout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a108~portadataout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a92~portadataout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a76~portadataout ;
wire \comb_3|altsyncram_component|auto_generated|mux4|_~60_combout ;
wire \comb_3|altsyncram_component|auto_generated|mux4|_~61_combout ;
wire \comb_3|altsyncram_component|auto_generated|mux4|_~64_combout ;
wire \MDR_Register|Switch_13|Q~q ;
wire \View_Data[13]~input_o ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a61~portadataout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a45~portadataout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \comb_3|altsyncram_component|auto_generated|mux4|_~67_combout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a29~portadataout ;
wire \comb_3|altsyncram_component|auto_generated|mux4|_~68_combout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a125~portadataout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a93~portadataout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a77~portadataout ;
wire \comb_3|altsyncram_component|auto_generated|mux4|_~65_combout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a109~portadataout ;
wire \comb_3|altsyncram_component|auto_generated|mux4|_~66_combout ;
wire \comb_3|altsyncram_component|auto_generated|mux4|_~69_combout ;
wire \MDR_Register|Switch_14|Q~q ;
wire \View_Data[14]~input_o ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a62~portadataout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a30~portadataout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a46~portadataout ;
wire \comb_3|altsyncram_component|auto_generated|mux4|_~72_combout ;
wire \comb_3|altsyncram_component|auto_generated|mux4|_~73_combout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a78~portadataout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a94~portadataout ;
wire \comb_3|altsyncram_component|auto_generated|mux4|_~70_combout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a126~portadataout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a110~portadataout ;
wire \comb_3|altsyncram_component|auto_generated|mux4|_~71_combout ;
wire \comb_3|altsyncram_component|auto_generated|mux4|_~74_combout ;
wire \MDR_Register|Switch_15|Q~q ;
wire \View_Data[15]~input_o ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a111~portadataout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a127~portadataout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a79~portadataout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a95~portadataout ;
wire \comb_3|altsyncram_component|auto_generated|mux4|_~75_combout ;
wire \comb_3|altsyncram_component|auto_generated|mux4|_~76_combout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a31~portadataout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a47~portadataout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \comb_3|altsyncram_component|auto_generated|mux4|_~77_combout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a63~portadataout ;
wire \comb_3|altsyncram_component|auto_generated|mux4|_~78_combout ;
wire \comb_3|altsyncram_component|auto_generated|mux4|_~79_combout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a96~PORTBDATAOUT0 ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a64~PORTBDATAOUT0 ;
wire \comb_3|altsyncram_component|auto_generated|address_reg_b[1]~feeder_combout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a80~PORTBDATAOUT0 ;
wire \comb_3|altsyncram_component|auto_generated|mux5|_~0_combout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a112~PORTBDATAOUT0 ;
wire \comb_3|altsyncram_component|auto_generated|mux5|_~1_combout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a48~PORTBDATAOUT0 ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a16~PORTBDATAOUT0 ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a0~PORTBDATAOUT0 ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a32~PORTBDATAOUT0 ;
wire \comb_3|altsyncram_component|auto_generated|mux5|_~2_combout ;
wire \comb_3|altsyncram_component|auto_generated|mux5|_~3_combout ;
wire \comb_3|altsyncram_component|auto_generated|mux5|_~4_combout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a113~PORTBDATAOUT0 ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a97~PORTBDATAOUT0 ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a81~PORTBDATAOUT0 ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a65~PORTBDATAOUT0 ;
wire \comb_3|altsyncram_component|auto_generated|mux5|_~5_combout ;
wire \comb_3|altsyncram_component|auto_generated|mux5|_~6_combout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a49~PORTBDATAOUT0 ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a17~PORTBDATAOUT0 ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a1~PORTBDATAOUT0 ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a33~PORTBDATAOUT0 ;
wire \comb_3|altsyncram_component|auto_generated|mux5|_~7_combout ;
wire \comb_3|altsyncram_component|auto_generated|mux5|_~8_combout ;
wire \comb_3|altsyncram_component|auto_generated|mux5|_~9_combout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a18~PORTBDATAOUT0 ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a50~PORTBDATAOUT0 ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a34~PORTBDATAOUT0 ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a2~PORTBDATAOUT0 ;
wire \comb_3|altsyncram_component|auto_generated|mux5|_~12_combout ;
wire \comb_3|altsyncram_component|auto_generated|mux5|_~13_combout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a114~PORTBDATAOUT0 ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a82~PORTBDATAOUT0 ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a66~PORTBDATAOUT0 ;
wire \comb_3|altsyncram_component|auto_generated|mux5|_~10_combout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a98~PORTBDATAOUT0 ;
wire \comb_3|altsyncram_component|auto_generated|mux5|_~11_combout ;
wire \comb_3|altsyncram_component|auto_generated|mux5|_~14_combout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a19~PORTBDATAOUT0 ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a3~PORTBDATAOUT0 ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a35~PORTBDATAOUT0 ;
wire \comb_3|altsyncram_component|auto_generated|mux5|_~17_combout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a51~PORTBDATAOUT0 ;
wire \comb_3|altsyncram_component|auto_generated|mux5|_~18_combout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a67~PORTBDATAOUT0 ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a83~PORTBDATAOUT0 ;
wire \comb_3|altsyncram_component|auto_generated|mux5|_~15_combout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a115~PORTBDATAOUT0 ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a99~PORTBDATAOUT0 ;
wire \comb_3|altsyncram_component|auto_generated|mux5|_~16_combout ;
wire \comb_3|altsyncram_component|auto_generated|mux5|_~19_combout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a100~PORTBDATAOUT0 ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a116~PORTBDATAOUT0 ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a68~PORTBDATAOUT0 ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a84~PORTBDATAOUT0 ;
wire \comb_3|altsyncram_component|auto_generated|mux5|_~20_combout ;
wire \comb_3|altsyncram_component|auto_generated|mux5|_~21_combout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a36~PORTBDATAOUT0 ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a4~PORTBDATAOUT0 ;
wire \comb_3|altsyncram_component|auto_generated|mux5|_~22_combout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a52~PORTBDATAOUT0 ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a20~PORTBDATAOUT0 ;
wire \comb_3|altsyncram_component|auto_generated|mux5|_~23_combout ;
wire \comb_3|altsyncram_component|auto_generated|mux5|_~24_combout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a5~PORTBDATAOUT0 ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a37~PORTBDATAOUT0 ;
wire \comb_3|altsyncram_component|auto_generated|mux5|_~27_combout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a21~PORTBDATAOUT0 ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a53~PORTBDATAOUT0 ;
wire \comb_3|altsyncram_component|auto_generated|mux5|_~28_combout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a69~PORTBDATAOUT0 ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a85~PORTBDATAOUT0 ;
wire \comb_3|altsyncram_component|auto_generated|mux5|_~25_combout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a101~PORTBDATAOUT0 ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a117~PORTBDATAOUT0 ;
wire \comb_3|altsyncram_component|auto_generated|mux5|_~26_combout ;
wire \comb_3|altsyncram_component|auto_generated|mux5|_~29_combout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a38~PORTBDATAOUT0 ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a6~PORTBDATAOUT0 ;
wire \comb_3|altsyncram_component|auto_generated|mux5|_~32_combout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a54~PORTBDATAOUT0 ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a22~PORTBDATAOUT0 ;
wire \comb_3|altsyncram_component|auto_generated|mux5|_~33_combout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a102~PORTBDATAOUT0 ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a118~PORTBDATAOUT0 ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a70~PORTBDATAOUT0 ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a86~PORTBDATAOUT0 ;
wire \comb_3|altsyncram_component|auto_generated|mux5|_~30_combout ;
wire \comb_3|altsyncram_component|auto_generated|mux5|_~31_combout ;
wire \comb_3|altsyncram_component|auto_generated|mux5|_~34_combout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a55~PORTBDATAOUT0 ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a23~PORTBDATAOUT0 ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a7~PORTBDATAOUT0 ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a39~PORTBDATAOUT0 ;
wire \comb_3|altsyncram_component|auto_generated|mux5|_~37_combout ;
wire \comb_3|altsyncram_component|auto_generated|mux5|_~38_combout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a71~PORTBDATAOUT0 ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a87~PORTBDATAOUT0 ;
wire \comb_3|altsyncram_component|auto_generated|mux5|_~35_combout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a103~PORTBDATAOUT0 ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a119~PORTBDATAOUT0 ;
wire \comb_3|altsyncram_component|auto_generated|mux5|_~36_combout ;
wire \comb_3|altsyncram_component|auto_generated|mux5|_~39_combout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a24~PORTBDATAOUT0 ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a8~PORTBDATAOUT0 ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a40~PORTBDATAOUT0 ;
wire \comb_3|altsyncram_component|auto_generated|mux5|_~42_combout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a56~PORTBDATAOUT0 ;
wire \comb_3|altsyncram_component|auto_generated|mux5|_~43_combout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a104~PORTBDATAOUT0 ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a120~PORTBDATAOUT0 ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a72~PORTBDATAOUT0 ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a88~PORTBDATAOUT0 ;
wire \comb_3|altsyncram_component|auto_generated|mux5|_~40_combout ;
wire \comb_3|altsyncram_component|auto_generated|mux5|_~41_combout ;
wire \comb_3|altsyncram_component|auto_generated|mux5|_~44_combout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a25~PORTBDATAOUT0 ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a57~PORTBDATAOUT0 ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a9~PORTBDATAOUT0 ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a41~PORTBDATAOUT0 ;
wire \comb_3|altsyncram_component|auto_generated|mux5|_~47_combout ;
wire \comb_3|altsyncram_component|auto_generated|mux5|_~48_combout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a105~PORTBDATAOUT0 ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a73~PORTBDATAOUT0 ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a89~PORTBDATAOUT0 ;
wire \comb_3|altsyncram_component|auto_generated|mux5|_~45_combout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a121~PORTBDATAOUT0 ;
wire \comb_3|altsyncram_component|auto_generated|mux5|_~46_combout ;
wire \comb_3|altsyncram_component|auto_generated|mux5|_~49_combout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a26~PORTBDATAOUT0 ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a10~PORTBDATAOUT0 ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a42~PORTBDATAOUT0 ;
wire \comb_3|altsyncram_component|auto_generated|mux5|_~52_combout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a58~PORTBDATAOUT0 ;
wire \comb_3|altsyncram_component|auto_generated|mux5|_~53_combout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a90~PORTBDATAOUT0 ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a74~PORTBDATAOUT0 ;
wire \comb_3|altsyncram_component|auto_generated|mux5|_~50_combout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a122~PORTBDATAOUT0 ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a106~PORTBDATAOUT0 ;
wire \comb_3|altsyncram_component|auto_generated|mux5|_~51_combout ;
wire \comb_3|altsyncram_component|auto_generated|mux5|_~54_combout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a27~PORTBDATAOUT0 ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a59~PORTBDATAOUT0 ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a43~PORTBDATAOUT0 ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a11~PORTBDATAOUT0 ;
wire \comb_3|altsyncram_component|auto_generated|mux5|_~57_combout ;
wire \comb_3|altsyncram_component|auto_generated|mux5|_~58_combout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a91~PORTBDATAOUT0 ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a75~PORTBDATAOUT0 ;
wire \comb_3|altsyncram_component|auto_generated|mux5|_~55_combout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a107~PORTBDATAOUT0 ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a123~PORTBDATAOUT0 ;
wire \comb_3|altsyncram_component|auto_generated|mux5|_~56_combout ;
wire \comb_3|altsyncram_component|auto_generated|mux5|_~59_combout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a108~PORTBDATAOUT0 ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a124~PORTBDATAOUT0 ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a76~PORTBDATAOUT0 ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a92~PORTBDATAOUT0 ;
wire \comb_3|altsyncram_component|auto_generated|mux5|_~60_combout ;
wire \comb_3|altsyncram_component|auto_generated|mux5|_~61_combout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a28~PORTBDATAOUT0 ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a60~PORTBDATAOUT0 ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a12~PORTBDATAOUT0 ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a44~PORTBDATAOUT0 ;
wire \comb_3|altsyncram_component|auto_generated|mux5|_~62_combout ;
wire \comb_3|altsyncram_component|auto_generated|mux5|_~63_combout ;
wire \comb_3|altsyncram_component|auto_generated|mux5|_~64_combout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a29~PORTBDATAOUT0 ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a13~PORTBDATAOUT0 ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a45~PORTBDATAOUT0 ;
wire \comb_3|altsyncram_component|auto_generated|mux5|_~67_combout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a61~PORTBDATAOUT0 ;
wire \comb_3|altsyncram_component|auto_generated|mux5|_~68_combout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a125~PORTBDATAOUT0 ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a109~PORTBDATAOUT0 ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a93~PORTBDATAOUT0 ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a77~PORTBDATAOUT0 ;
wire \comb_3|altsyncram_component|auto_generated|mux5|_~65_combout ;
wire \comb_3|altsyncram_component|auto_generated|mux5|_~66_combout ;
wire \comb_3|altsyncram_component|auto_generated|mux5|_~69_combout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a14~PORTBDATAOUT0 ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a46~PORTBDATAOUT0 ;
wire \comb_3|altsyncram_component|auto_generated|mux5|_~72_combout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a62~PORTBDATAOUT0 ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a30~PORTBDATAOUT0 ;
wire \comb_3|altsyncram_component|auto_generated|mux5|_~73_combout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a126~PORTBDATAOUT0 ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a78~PORTBDATAOUT0 ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a94~PORTBDATAOUT0 ;
wire \comb_3|altsyncram_component|auto_generated|mux5|_~70_combout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a110~PORTBDATAOUT0 ;
wire \comb_3|altsyncram_component|auto_generated|mux5|_~71_combout ;
wire \comb_3|altsyncram_component|auto_generated|mux5|_~74_combout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a111~PORTBDATAOUT0 ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a127~PORTBDATAOUT0 ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a79~PORTBDATAOUT0 ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a95~PORTBDATAOUT0 ;
wire \comb_3|altsyncram_component|auto_generated|mux5|_~75_combout ;
wire \comb_3|altsyncram_component|auto_generated|mux5|_~76_combout ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a31~PORTBDATAOUT0 ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a63~PORTBDATAOUT0 ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a47~PORTBDATAOUT0 ;
wire \comb_3|altsyncram_component|auto_generated|ram_block1a15~PORTBDATAOUT0 ;
wire \comb_3|altsyncram_component|auto_generated|mux5|_~77_combout ;
wire \comb_3|altsyncram_component|auto_generated|mux5|_~78_combout ;
wire \comb_3|altsyncram_component|auto_generated|mux5|_~79_combout ;
wire [2:0] \comb_3|altsyncram_component|auto_generated|address_reg_a ;
wire [2:0] \comb_3|altsyncram_component|auto_generated|address_reg_b ;
wire [3:0] \comb_3|altsyncram_component|auto_generated|decode2|w_anode1712w ;
wire [3:0] \comb_3|altsyncram_component|auto_generated|decode2|w_anode1722w ;
wire [3:0] \comb_3|altsyncram_component|auto_generated|decode3|w_anode1712w ;
wire [3:0] \comb_3|altsyncram_component|auto_generated|decode3|w_anode1702w ;
wire [3:0] \comb_3|altsyncram_component|auto_generated|decode2|w_anode1702w ;
wire [3:0] \comb_3|altsyncram_component|auto_generated|decode2|w_anode1692w ;
wire [3:0] \comb_3|altsyncram_component|auto_generated|decode3|w_anode1692w ;
wire [3:0] \comb_3|altsyncram_component|auto_generated|decode3|w_anode1722w ;
wire [3:0] \comb_3|altsyncram_component|auto_generated|decode2|w_anode1662w ;
wire [3:0] \comb_3|altsyncram_component|auto_generated|decode3|w_anode1662w ;
wire [3:0] \comb_3|altsyncram_component|auto_generated|decode2|w_anode1672w ;
wire [3:0] \comb_3|altsyncram_component|auto_generated|decode3|w_anode1672w ;
wire [3:0] \comb_3|altsyncram_component|auto_generated|decode2|w_anode1645w ;
wire [3:0] \comb_3|altsyncram_component|auto_generated|decode3|w_anode1645w ;
wire [3:0] \comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1733w ;
wire [3:0] \comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1733w ;
wire [3:0] \comb_3|altsyncram_component|auto_generated|decode2|w_anode1682w ;
wire [3:0] \comb_3|altsyncram_component|auto_generated|decode3|w_anode1682w ;

wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a112_PORTBDATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a97_PORTBDATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a81_PORTBDATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a113_PORTBDATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a98_PORTBDATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a82_PORTBDATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a114_PORTBDATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a99_PORTBDATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a83_PORTBDATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a115_PORTBDATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a100_PORTBDATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a84_PORTBDATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a116_PORTBDATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a101_PORTBDATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a85_PORTBDATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a117_PORTBDATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a102_PORTBDATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a86_PORTBDATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a118_PORTBDATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a103_PORTBDATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a87_PORTBDATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a119_PORTBDATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a104_PORTBDATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a120_PORTBDATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a105_PORTBDATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a89_PORTBDATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a73_PORTBDATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a121_PORTBDATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a106_PORTBDATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a90_PORTBDATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a122_PORTBDATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a107_PORTBDATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a91_PORTBDATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a75_PORTBDATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a123_PORTBDATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a108_PORTBDATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a92_PORTBDATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a124_PORTBDATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a109_PORTBDATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a93_PORTBDATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a77_PORTBDATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a125_PORTBDATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a110_PORTBDATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a94_PORTBDATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a126_PORTBDATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a111_PORTBDATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a95_PORTBDATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a79_PORTBDATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a127_PORTBDATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ;
wire [0:0] \comb_3|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus ;

assign \comb_3|altsyncram_component|auto_generated|ram_block1a96~portadataout  = \comb_3|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a96~PORTBDATAOUT0  = \comb_3|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a80~portadataout  = \comb_3|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a80~PORTBDATAOUT0  = \comb_3|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a64~portadataout  = \comb_3|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a64~PORTBDATAOUT0  = \comb_3|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a112~portadataout  = \comb_3|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a112~PORTBDATAOUT0  = \comb_3|altsyncram_component|auto_generated|ram_block1a112_PORTBDATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \comb_3|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a16~PORTBDATAOUT0  = \comb_3|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a32~portadataout  = \comb_3|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a32~PORTBDATAOUT0  = \comb_3|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \comb_3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a0~PORTBDATAOUT0  = \comb_3|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a48~portadataout  = \comb_3|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a48~PORTBDATAOUT0  = \comb_3|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a97~portadataout  = \comb_3|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a97~PORTBDATAOUT0  = \comb_3|altsyncram_component|auto_generated|ram_block1a97_PORTBDATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a81~portadataout  = \comb_3|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a81~PORTBDATAOUT0  = \comb_3|altsyncram_component|auto_generated|ram_block1a81_PORTBDATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a65~portadataout  = \comb_3|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a65~PORTBDATAOUT0  = \comb_3|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a113~portadataout  = \comb_3|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a113~PORTBDATAOUT0  = \comb_3|altsyncram_component|auto_generated|ram_block1a113_PORTBDATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \comb_3|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a17~PORTBDATAOUT0  = \comb_3|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a33~portadataout  = \comb_3|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a33~PORTBDATAOUT0  = \comb_3|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \comb_3|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a1~PORTBDATAOUT0  = \comb_3|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a49~portadataout  = \comb_3|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a49~PORTBDATAOUT0  = \comb_3|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a98~portadataout  = \comb_3|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a98~PORTBDATAOUT0  = \comb_3|altsyncram_component|auto_generated|ram_block1a98_PORTBDATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a82~portadataout  = \comb_3|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a82~PORTBDATAOUT0  = \comb_3|altsyncram_component|auto_generated|ram_block1a82_PORTBDATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a66~portadataout  = \comb_3|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a66~PORTBDATAOUT0  = \comb_3|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a114~portadataout  = \comb_3|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a114~PORTBDATAOUT0  = \comb_3|altsyncram_component|auto_generated|ram_block1a114_PORTBDATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \comb_3|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a18~PORTBDATAOUT0  = \comb_3|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a34~portadataout  = \comb_3|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a34~PORTBDATAOUT0  = \comb_3|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \comb_3|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a2~PORTBDATAOUT0  = \comb_3|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a50~portadataout  = \comb_3|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a50~PORTBDATAOUT0  = \comb_3|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a99~portadataout  = \comb_3|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a99~PORTBDATAOUT0  = \comb_3|altsyncram_component|auto_generated|ram_block1a99_PORTBDATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a83~portadataout  = \comb_3|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a83~PORTBDATAOUT0  = \comb_3|altsyncram_component|auto_generated|ram_block1a83_PORTBDATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a67~portadataout  = \comb_3|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a67~PORTBDATAOUT0  = \comb_3|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a115~portadataout  = \comb_3|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a115~PORTBDATAOUT0  = \comb_3|altsyncram_component|auto_generated|ram_block1a115_PORTBDATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a19~portadataout  = \comb_3|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a19~PORTBDATAOUT0  = \comb_3|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a35~portadataout  = \comb_3|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a35~PORTBDATAOUT0  = \comb_3|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \comb_3|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a3~PORTBDATAOUT0  = \comb_3|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a51~portadataout  = \comb_3|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a51~PORTBDATAOUT0  = \comb_3|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a100~portadataout  = \comb_3|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a100~PORTBDATAOUT0  = \comb_3|altsyncram_component|auto_generated|ram_block1a100_PORTBDATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a84~portadataout  = \comb_3|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a84~PORTBDATAOUT0  = \comb_3|altsyncram_component|auto_generated|ram_block1a84_PORTBDATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a68~portadataout  = \comb_3|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a68~PORTBDATAOUT0  = \comb_3|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a116~portadataout  = \comb_3|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a116~PORTBDATAOUT0  = \comb_3|altsyncram_component|auto_generated|ram_block1a116_PORTBDATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \comb_3|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a20~PORTBDATAOUT0  = \comb_3|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a36~portadataout  = \comb_3|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a36~PORTBDATAOUT0  = \comb_3|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \comb_3|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a4~PORTBDATAOUT0  = \comb_3|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a52~portadataout  = \comb_3|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a52~PORTBDATAOUT0  = \comb_3|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a101~portadataout  = \comb_3|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a101~PORTBDATAOUT0  = \comb_3|altsyncram_component|auto_generated|ram_block1a101_PORTBDATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a85~portadataout  = \comb_3|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a85~PORTBDATAOUT0  = \comb_3|altsyncram_component|auto_generated|ram_block1a85_PORTBDATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a69~portadataout  = \comb_3|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a69~PORTBDATAOUT0  = \comb_3|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a117~portadataout  = \comb_3|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a117~PORTBDATAOUT0  = \comb_3|altsyncram_component|auto_generated|ram_block1a117_PORTBDATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a21~portadataout  = \comb_3|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a21~PORTBDATAOUT0  = \comb_3|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a37~portadataout  = \comb_3|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a37~PORTBDATAOUT0  = \comb_3|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \comb_3|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a5~PORTBDATAOUT0  = \comb_3|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a53~portadataout  = \comb_3|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a53~PORTBDATAOUT0  = \comb_3|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a102~portadataout  = \comb_3|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a102~PORTBDATAOUT0  = \comb_3|altsyncram_component|auto_generated|ram_block1a102_PORTBDATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a86~portadataout  = \comb_3|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a86~PORTBDATAOUT0  = \comb_3|altsyncram_component|auto_generated|ram_block1a86_PORTBDATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a70~portadataout  = \comb_3|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a70~PORTBDATAOUT0  = \comb_3|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a118~portadataout  = \comb_3|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a118~PORTBDATAOUT0  = \comb_3|altsyncram_component|auto_generated|ram_block1a118_PORTBDATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \comb_3|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a22~PORTBDATAOUT0  = \comb_3|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a38~portadataout  = \comb_3|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a38~PORTBDATAOUT0  = \comb_3|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \comb_3|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a6~PORTBDATAOUT0  = \comb_3|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a54~portadataout  = \comb_3|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a54~PORTBDATAOUT0  = \comb_3|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a103~portadataout  = \comb_3|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a103~PORTBDATAOUT0  = \comb_3|altsyncram_component|auto_generated|ram_block1a103_PORTBDATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a87~portadataout  = \comb_3|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a87~PORTBDATAOUT0  = \comb_3|altsyncram_component|auto_generated|ram_block1a87_PORTBDATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a71~portadataout  = \comb_3|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a71~PORTBDATAOUT0  = \comb_3|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a119~portadataout  = \comb_3|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a119~PORTBDATAOUT0  = \comb_3|altsyncram_component|auto_generated|ram_block1a119_PORTBDATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a23~portadataout  = \comb_3|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a23~PORTBDATAOUT0  = \comb_3|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a39~portadataout  = \comb_3|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a39~PORTBDATAOUT0  = \comb_3|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \comb_3|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a7~PORTBDATAOUT0  = \comb_3|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a55~portadataout  = \comb_3|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a55~PORTBDATAOUT0  = \comb_3|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a104~portadataout  = \comb_3|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a104~PORTBDATAOUT0  = \comb_3|altsyncram_component|auto_generated|ram_block1a104_PORTBDATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a88~portadataout  = \comb_3|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a88~PORTBDATAOUT0  = \comb_3|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a72~portadataout  = \comb_3|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a72~PORTBDATAOUT0  = \comb_3|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a120~portadataout  = \comb_3|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a120~PORTBDATAOUT0  = \comb_3|altsyncram_component|auto_generated|ram_block1a120_PORTBDATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a24~portadataout  = \comb_3|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a24~PORTBDATAOUT0  = \comb_3|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a40~portadataout  = \comb_3|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a40~PORTBDATAOUT0  = \comb_3|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \comb_3|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a8~PORTBDATAOUT0  = \comb_3|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a56~portadataout  = \comb_3|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a56~PORTBDATAOUT0  = \comb_3|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a105~portadataout  = \comb_3|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a105~PORTBDATAOUT0  = \comb_3|altsyncram_component|auto_generated|ram_block1a105_PORTBDATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a89~portadataout  = \comb_3|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a89~PORTBDATAOUT0  = \comb_3|altsyncram_component|auto_generated|ram_block1a89_PORTBDATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a73~portadataout  = \comb_3|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a73~PORTBDATAOUT0  = \comb_3|altsyncram_component|auto_generated|ram_block1a73_PORTBDATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a121~portadataout  = \comb_3|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a121~PORTBDATAOUT0  = \comb_3|altsyncram_component|auto_generated|ram_block1a121_PORTBDATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a25~portadataout  = \comb_3|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a25~PORTBDATAOUT0  = \comb_3|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a41~portadataout  = \comb_3|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a41~PORTBDATAOUT0  = \comb_3|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \comb_3|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a9~PORTBDATAOUT0  = \comb_3|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a57~portadataout  = \comb_3|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a57~PORTBDATAOUT0  = \comb_3|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a106~portadataout  = \comb_3|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a106~PORTBDATAOUT0  = \comb_3|altsyncram_component|auto_generated|ram_block1a106_PORTBDATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a90~portadataout  = \comb_3|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a90~PORTBDATAOUT0  = \comb_3|altsyncram_component|auto_generated|ram_block1a90_PORTBDATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a74~portadataout  = \comb_3|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a74~PORTBDATAOUT0  = \comb_3|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a122~portadataout  = \comb_3|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a122~PORTBDATAOUT0  = \comb_3|altsyncram_component|auto_generated|ram_block1a122_PORTBDATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a26~portadataout  = \comb_3|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a26~PORTBDATAOUT0  = \comb_3|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a42~portadataout  = \comb_3|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a42~PORTBDATAOUT0  = \comb_3|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \comb_3|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a10~PORTBDATAOUT0  = \comb_3|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a58~portadataout  = \comb_3|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a58~PORTBDATAOUT0  = \comb_3|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a107~portadataout  = \comb_3|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a107~PORTBDATAOUT0  = \comb_3|altsyncram_component|auto_generated|ram_block1a107_PORTBDATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a91~portadataout  = \comb_3|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a91~PORTBDATAOUT0  = \comb_3|altsyncram_component|auto_generated|ram_block1a91_PORTBDATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a75~portadataout  = \comb_3|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a75~PORTBDATAOUT0  = \comb_3|altsyncram_component|auto_generated|ram_block1a75_PORTBDATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a123~portadataout  = \comb_3|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a123~PORTBDATAOUT0  = \comb_3|altsyncram_component|auto_generated|ram_block1a123_PORTBDATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a27~portadataout  = \comb_3|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a27~PORTBDATAOUT0  = \comb_3|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a43~portadataout  = \comb_3|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a43~PORTBDATAOUT0  = \comb_3|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \comb_3|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a11~PORTBDATAOUT0  = \comb_3|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a59~portadataout  = \comb_3|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a59~PORTBDATAOUT0  = \comb_3|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a108~portadataout  = \comb_3|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a108~PORTBDATAOUT0  = \comb_3|altsyncram_component|auto_generated|ram_block1a108_PORTBDATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a92~portadataout  = \comb_3|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a92~PORTBDATAOUT0  = \comb_3|altsyncram_component|auto_generated|ram_block1a92_PORTBDATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a76~portadataout  = \comb_3|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a76~PORTBDATAOUT0  = \comb_3|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a124~portadataout  = \comb_3|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a124~PORTBDATAOUT0  = \comb_3|altsyncram_component|auto_generated|ram_block1a124_PORTBDATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a28~portadataout  = \comb_3|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a28~PORTBDATAOUT0  = \comb_3|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a44~portadataout  = \comb_3|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a44~PORTBDATAOUT0  = \comb_3|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \comb_3|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a12~PORTBDATAOUT0  = \comb_3|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a60~portadataout  = \comb_3|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a60~PORTBDATAOUT0  = \comb_3|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a109~portadataout  = \comb_3|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a109~PORTBDATAOUT0  = \comb_3|altsyncram_component|auto_generated|ram_block1a109_PORTBDATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a93~portadataout  = \comb_3|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a93~PORTBDATAOUT0  = \comb_3|altsyncram_component|auto_generated|ram_block1a93_PORTBDATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a77~portadataout  = \comb_3|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a77~PORTBDATAOUT0  = \comb_3|altsyncram_component|auto_generated|ram_block1a77_PORTBDATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a125~portadataout  = \comb_3|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a125~PORTBDATAOUT0  = \comb_3|altsyncram_component|auto_generated|ram_block1a125_PORTBDATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a29~portadataout  = \comb_3|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a29~PORTBDATAOUT0  = \comb_3|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a45~portadataout  = \comb_3|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a45~PORTBDATAOUT0  = \comb_3|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \comb_3|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a13~PORTBDATAOUT0  = \comb_3|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a61~portadataout  = \comb_3|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a61~PORTBDATAOUT0  = \comb_3|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a110~portadataout  = \comb_3|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a110~PORTBDATAOUT0  = \comb_3|altsyncram_component|auto_generated|ram_block1a110_PORTBDATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a94~portadataout  = \comb_3|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a94~PORTBDATAOUT0  = \comb_3|altsyncram_component|auto_generated|ram_block1a94_PORTBDATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a78~portadataout  = \comb_3|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a78~PORTBDATAOUT0  = \comb_3|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a126~portadataout  = \comb_3|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a126~PORTBDATAOUT0  = \comb_3|altsyncram_component|auto_generated|ram_block1a126_PORTBDATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a30~portadataout  = \comb_3|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a30~PORTBDATAOUT0  = \comb_3|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a46~portadataout  = \comb_3|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a46~PORTBDATAOUT0  = \comb_3|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \comb_3|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a14~PORTBDATAOUT0  = \comb_3|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a62~portadataout  = \comb_3|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a62~PORTBDATAOUT0  = \comb_3|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a111~portadataout  = \comb_3|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a111~PORTBDATAOUT0  = \comb_3|altsyncram_component|auto_generated|ram_block1a111_PORTBDATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a95~portadataout  = \comb_3|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a95~PORTBDATAOUT0  = \comb_3|altsyncram_component|auto_generated|ram_block1a95_PORTBDATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a79~portadataout  = \comb_3|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a79~PORTBDATAOUT0  = \comb_3|altsyncram_component|auto_generated|ram_block1a79_PORTBDATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a127~portadataout  = \comb_3|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a127~PORTBDATAOUT0  = \comb_3|altsyncram_component|auto_generated|ram_block1a127_PORTBDATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a31~portadataout  = \comb_3|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a31~PORTBDATAOUT0  = \comb_3|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a47~portadataout  = \comb_3|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a47~PORTBDATAOUT0  = \comb_3|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \comb_3|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a15~PORTBDATAOUT0  = \comb_3|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a63~portadataout  = \comb_3|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

assign \comb_3|altsyncram_component|auto_generated|ram_block1a63~PORTBDATAOUT0  = \comb_3|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus [0];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X67_Y0_N9
cycloneive_io_obuf \Memory_Out[0]~output (
	.i(\comb_3|altsyncram_component|auto_generated|mux4|_~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Memory_Out[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Memory_Out[0]~output .bus_hold = "false";
defparam \Memory_Out[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N16
cycloneive_io_obuf \Memory_Out[1]~output (
	.i(\comb_3|altsyncram_component|auto_generated|mux4|_~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Memory_Out[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Memory_Out[1]~output .bus_hold = "false";
defparam \Memory_Out[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N9
cycloneive_io_obuf \Memory_Out[2]~output (
	.i(\comb_3|altsyncram_component|auto_generated|mux4|_~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Memory_Out[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Memory_Out[2]~output .bus_hold = "false";
defparam \Memory_Out[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y0_N16
cycloneive_io_obuf \Memory_Out[3]~output (
	.i(\comb_3|altsyncram_component|auto_generated|mux4|_~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Memory_Out[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Memory_Out[3]~output .bus_hold = "false";
defparam \Memory_Out[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N2
cycloneive_io_obuf \Memory_Out[4]~output (
	.i(\comb_3|altsyncram_component|auto_generated|mux4|_~24_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Memory_Out[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Memory_Out[4]~output .bus_hold = "false";
defparam \Memory_Out[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N23
cycloneive_io_obuf \Memory_Out[5]~output (
	.i(\comb_3|altsyncram_component|auto_generated|mux4|_~29_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Memory_Out[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Memory_Out[5]~output .bus_hold = "false";
defparam \Memory_Out[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N23
cycloneive_io_obuf \Memory_Out[6]~output (
	.i(\comb_3|altsyncram_component|auto_generated|mux4|_~34_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Memory_Out[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Memory_Out[6]~output .bus_hold = "false";
defparam \Memory_Out[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N16
cycloneive_io_obuf \Memory_Out[7]~output (
	.i(\comb_3|altsyncram_component|auto_generated|mux4|_~39_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Memory_Out[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Memory_Out[7]~output .bus_hold = "false";
defparam \Memory_Out[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N16
cycloneive_io_obuf \Memory_Out[8]~output (
	.i(\comb_3|altsyncram_component|auto_generated|mux4|_~44_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Memory_Out[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \Memory_Out[8]~output .bus_hold = "false";
defparam \Memory_Out[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N9
cycloneive_io_obuf \Memory_Out[9]~output (
	.i(\comb_3|altsyncram_component|auto_generated|mux4|_~49_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Memory_Out[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \Memory_Out[9]~output .bus_hold = "false";
defparam \Memory_Out[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y14_N2
cycloneive_io_obuf \Memory_Out[10]~output (
	.i(\comb_3|altsyncram_component|auto_generated|mux4|_~54_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Memory_Out[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \Memory_Out[10]~output .bus_hold = "false";
defparam \Memory_Out[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y0_N9
cycloneive_io_obuf \Memory_Out[11]~output (
	.i(\comb_3|altsyncram_component|auto_generated|mux4|_~59_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Memory_Out[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \Memory_Out[11]~output .bus_hold = "false";
defparam \Memory_Out[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y0_N2
cycloneive_io_obuf \Memory_Out[12]~output (
	.i(\comb_3|altsyncram_component|auto_generated|mux4|_~64_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Memory_Out[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \Memory_Out[12]~output .bus_hold = "false";
defparam \Memory_Out[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N23
cycloneive_io_obuf \Memory_Out[13]~output (
	.i(\comb_3|altsyncram_component|auto_generated|mux4|_~69_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Memory_Out[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \Memory_Out[13]~output .bus_hold = "false";
defparam \Memory_Out[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N16
cycloneive_io_obuf \Memory_Out[14]~output (
	.i(\comb_3|altsyncram_component|auto_generated|mux4|_~74_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Memory_Out[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \Memory_Out[14]~output .bus_hold = "false";
defparam \Memory_Out[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N9
cycloneive_io_obuf \Memory_Out[15]~output (
	.i(\comb_3|altsyncram_component|auto_generated|mux4|_~79_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Memory_Out[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \Memory_Out[15]~output .bus_hold = "false";
defparam \Memory_Out[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y27_N9
cycloneive_io_obuf \View_Out[0]~output (
	.i(\comb_3|altsyncram_component|auto_generated|mux5|_~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\View_Out[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \View_Out[0]~output .bus_hold = "false";
defparam \View_Out[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cycloneive_io_obuf \View_Out[1]~output (
	.i(\comb_3|altsyncram_component|auto_generated|mux5|_~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\View_Out[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \View_Out[1]~output .bus_hold = "false";
defparam \View_Out[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N23
cycloneive_io_obuf \View_Out[2]~output (
	.i(\comb_3|altsyncram_component|auto_generated|mux5|_~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\View_Out[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \View_Out[2]~output .bus_hold = "false";
defparam \View_Out[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N2
cycloneive_io_obuf \View_Out[3]~output (
	.i(\comb_3|altsyncram_component|auto_generated|mux5|_~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\View_Out[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \View_Out[3]~output .bus_hold = "false";
defparam \View_Out[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N2
cycloneive_io_obuf \View_Out[4]~output (
	.i(\comb_3|altsyncram_component|auto_generated|mux5|_~24_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\View_Out[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \View_Out[4]~output .bus_hold = "false";
defparam \View_Out[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N9
cycloneive_io_obuf \View_Out[5]~output (
	.i(\comb_3|altsyncram_component|auto_generated|mux5|_~29_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\View_Out[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \View_Out[5]~output .bus_hold = "false";
defparam \View_Out[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N2
cycloneive_io_obuf \View_Out[6]~output (
	.i(\comb_3|altsyncram_component|auto_generated|mux5|_~34_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\View_Out[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \View_Out[6]~output .bus_hold = "false";
defparam \View_Out[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y0_N23
cycloneive_io_obuf \View_Out[7]~output (
	.i(\comb_3|altsyncram_component|auto_generated|mux5|_~39_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\View_Out[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \View_Out[7]~output .bus_hold = "false";
defparam \View_Out[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N9
cycloneive_io_obuf \View_Out[8]~output (
	.i(\comb_3|altsyncram_component|auto_generated|mux5|_~44_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\View_Out[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \View_Out[8]~output .bus_hold = "false";
defparam \View_Out[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N16
cycloneive_io_obuf \View_Out[9]~output (
	.i(\comb_3|altsyncram_component|auto_generated|mux5|_~49_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\View_Out[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \View_Out[9]~output .bus_hold = "false";
defparam \View_Out[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N9
cycloneive_io_obuf \View_Out[10]~output (
	.i(\comb_3|altsyncram_component|auto_generated|mux5|_~54_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\View_Out[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \View_Out[10]~output .bus_hold = "false";
defparam \View_Out[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N16
cycloneive_io_obuf \View_Out[11]~output (
	.i(\comb_3|altsyncram_component|auto_generated|mux5|_~59_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\View_Out[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \View_Out[11]~output .bus_hold = "false";
defparam \View_Out[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N9
cycloneive_io_obuf \View_Out[12]~output (
	.i(\comb_3|altsyncram_component|auto_generated|mux5|_~64_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\View_Out[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \View_Out[12]~output .bus_hold = "false";
defparam \View_Out[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N23
cycloneive_io_obuf \View_Out[13]~output (
	.i(\comb_3|altsyncram_component|auto_generated|mux5|_~69_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\View_Out[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \View_Out[13]~output .bus_hold = "false";
defparam \View_Out[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N16
cycloneive_io_obuf \View_Out[14]~output (
	.i(\comb_3|altsyncram_component|auto_generated|mux5|_~74_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\View_Out[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \View_Out[14]~output .bus_hold = "false";
defparam \View_Out[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N16
cycloneive_io_obuf \View_Out[15]~output (
	.i(\comb_3|altsyncram_component|auto_generated|mux5|_~79_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\View_Out[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \View_Out[15]~output .bus_hold = "false";
defparam \View_Out[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N8
cycloneive_io_ibuf \Clk~input (
	.i(Clk),
	.ibar(gnd),
	.o(\Clk~input_o ));
// synopsys translate_off
defparam \Clk~input .bus_hold = "false";
defparam \Clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \Clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \Clk~inputclkctrl .clock_type = "global clock";
defparam \Clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N8
cycloneive_io_ibuf \Reset~input (
	.i(Reset),
	.ibar(gnd),
	.o(\Reset~input_o ));
// synopsys translate_off
defparam \Reset~input .bus_hold = "false";
defparam \Reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N8
cycloneive_io_ibuf \Bus_In[13]~input (
	.i(Bus_In[13]),
	.ibar(gnd),
	.o(\Bus_In[13]~input_o ));
// synopsys translate_off
defparam \Bus_In[13]~input .bus_hold = "false";
defparam \Bus_In[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X57_Y16_N8
cycloneive_lcell_comb \MAR_Register|Switch_13|Q~0 (
// Equation(s):
// \MAR_Register|Switch_13|Q~0_combout  = (!\Reset~input_o  & \Bus_In[13]~input_o )

	.dataa(gnd),
	.datab(\Reset~input_o ),
	.datac(gnd),
	.datad(\Bus_In[13]~input_o ),
	.cin(gnd),
	.combout(\MAR_Register|Switch_13|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \MAR_Register|Switch_13|Q~0 .lut_mask = 16'h3300;
defparam \MAR_Register|Switch_13|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N1
cycloneive_io_ibuf \Load_MAR~input (
	.i(Load_MAR),
	.ibar(gnd),
	.o(\Load_MAR~input_o ));
// synopsys translate_off
defparam \Load_MAR~input .bus_hold = "false";
defparam \Load_MAR~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X57_Y16_N6
cycloneive_lcell_comb \MAR_Register|Switch_14|Q~0 (
// Equation(s):
// \MAR_Register|Switch_14|Q~0_combout  = (\Load_MAR~input_o ) # (\Reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Load_MAR~input_o ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\MAR_Register|Switch_14|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \MAR_Register|Switch_14|Q~0 .lut_mask = 16'hFFF0;
defparam \MAR_Register|Switch_14|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y23_N29
dffeas \MAR_Register|Switch_13|Q (
	.clk(!\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MAR_Register|Switch_13|Q~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MAR_Register|Switch_14|Q~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MAR_Register|Switch_13|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MAR_Register|Switch_13|Q .is_wysiwyg = "true";
defparam \MAR_Register|Switch_13|Q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N22
cycloneive_io_ibuf \Bus_In[14]~input (
	.i(Bus_In[14]),
	.ibar(gnd),
	.o(\Bus_In[14]~input_o ));
// synopsys translate_off
defparam \Bus_In[14]~input .bus_hold = "false";
defparam \Bus_In[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X57_Y16_N26
cycloneive_lcell_comb \MAR_Register|Switch_14|Q~1 (
// Equation(s):
// \MAR_Register|Switch_14|Q~1_combout  = (!\Reset~input_o  & \Bus_In[14]~input_o )

	.dataa(gnd),
	.datab(\Reset~input_o ),
	.datac(gnd),
	.datad(\Bus_In[14]~input_o ),
	.cin(gnd),
	.combout(\MAR_Register|Switch_14|Q~1_combout ),
	.cout());
// synopsys translate_off
defparam \MAR_Register|Switch_14|Q~1 .lut_mask = 16'h3300;
defparam \MAR_Register|Switch_14|Q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y23_N21
dffeas \MAR_Register|Switch_14|Q (
	.clk(!\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MAR_Register|Switch_14|Q~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MAR_Register|Switch_14|Q~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MAR_Register|Switch_14|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MAR_Register|Switch_14|Q .is_wysiwyg = "true";
defparam \MAR_Register|Switch_14|Q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N22
cycloneive_io_ibuf \Bus_In[15]~input (
	.i(Bus_In[15]),
	.ibar(gnd),
	.o(\Bus_In[15]~input_o ));
// synopsys translate_off
defparam \Bus_In[15]~input .bus_hold = "false";
defparam \Bus_In[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X57_Y16_N4
cycloneive_lcell_comb \MAR_Register|Switch_15|Q~0 (
// Equation(s):
// \MAR_Register|Switch_15|Q~0_combout  = (\Bus_In[15]~input_o  & !\Reset~input_o )

	.dataa(\Bus_In[15]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\MAR_Register|Switch_15|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \MAR_Register|Switch_15|Q~0 .lut_mask = 16'h00AA;
defparam \MAR_Register|Switch_15|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y23_N3
dffeas \MAR_Register|Switch_15|Q (
	.clk(!\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MAR_Register|Switch_15|Q~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MAR_Register|Switch_14|Q~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MAR_Register|Switch_15|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MAR_Register|Switch_15|Q .is_wysiwyg = "true";
defparam \MAR_Register|Switch_15|Q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y37_N8
cycloneive_io_ibuf \Memory_WE~input (
	.i(Memory_WE),
	.ibar(gnd),
	.o(\Memory_WE~input_o ));
// synopsys translate_off
defparam \Memory_WE~input .bus_hold = "false";
defparam \Memory_WE~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N2
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|decode2|w_anode1662w[3] (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|decode2|w_anode1662w [3] = (\MAR_Register|Switch_13|Q~q  & (!\MAR_Register|Switch_14|Q~q  & (!\MAR_Register|Switch_15|Q~q  & \Memory_WE~input_o )))

	.dataa(\MAR_Register|Switch_13|Q~q ),
	.datab(\MAR_Register|Switch_14|Q~q ),
	.datac(\MAR_Register|Switch_15|Q~q ),
	.datad(\Memory_WE~input_o ),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|decode2|w_anode1662w [3]),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|decode2|w_anode1662w[3] .lut_mask = 16'h0200;
defparam \comb_3|altsyncram_component|auto_generated|decode2|w_anode1662w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X89_Y0_N15
cycloneive_io_ibuf \View_Address[13]~input (
	.i(View_Address[13]),
	.ibar(gnd),
	.o(\View_Address[13]~input_o ));
// synopsys translate_off
defparam \View_Address[13]~input .bus_hold = "false";
defparam \View_Address[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X85_Y0_N15
cycloneive_io_ibuf \View_Address[14]~input (
	.i(View_Address[14]),
	.ibar(gnd),
	.o(\View_Address[14]~input_o ));
// synopsys translate_off
defparam \View_Address[14]~input .bus_hold = "false";
defparam \View_Address[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X67_Y0_N1
cycloneive_io_ibuf \View_Address[15]~input (
	.i(View_Address[15]),
	.ibar(gnd),
	.o(\View_Address[15]~input_o ));
// synopsys translate_off
defparam \View_Address[15]~input .bus_hold = "false";
defparam \View_Address[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y37_N1
cycloneive_io_ibuf \View_WE~input (
	.i(View_WE),
	.ibar(gnd),
	.o(\View_WE~input_o ));
// synopsys translate_off
defparam \View_WE~input .bus_hold = "false";
defparam \View_WE~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X61_Y20_N4
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|decode3|w_anode1662w[3] (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|decode3|w_anode1662w [3] = (\View_Address[13]~input_o  & (!\View_Address[14]~input_o  & (!\View_Address[15]~input_o  & \View_WE~input_o )))

	.dataa(\View_Address[13]~input_o ),
	.datab(\View_Address[14]~input_o ),
	.datac(\View_Address[15]~input_o ),
	.datad(\View_WE~input_o ),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|decode3|w_anode1662w [3]),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|decode3|w_anode1662w[3] .lut_mask = 16'h0200;
defparam \comb_3|altsyncram_component|auto_generated|decode3|w_anode1662w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \Clk_View~input (
	.i(Clk_View),
	.ibar(gnd),
	.o(\Clk_View~input_o ));
// synopsys translate_off
defparam \Clk_View~input .bus_hold = "false";
defparam \Clk_View~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \Clk_View~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Clk_View~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Clk_View~inputclkctrl_outclk ));
// synopsys translate_off
defparam \Clk_View~inputclkctrl .clock_type = "global clock";
defparam \Clk_View~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N30
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1751w[3]~0 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1751w[3]~0_combout  = (\MAR_Register|Switch_13|Q~q  & (!\MAR_Register|Switch_14|Q~q  & !\MAR_Register|Switch_15|Q~q ))

	.dataa(gnd),
	.datab(\MAR_Register|Switch_13|Q~q ),
	.datac(\MAR_Register|Switch_14|Q~q ),
	.datad(\MAR_Register|Switch_15|Q~q ),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1751w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1751w[3]~0 .lut_mask = 16'h000C;
defparam \comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1751w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y20_N30
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1751w[3]~0 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1751w[3]~0_combout  = (\View_Address[13]~input_o  & (!\View_Address[14]~input_o  & !\View_Address[15]~input_o ))

	.dataa(\View_Address[13]~input_o ),
	.datab(\View_Address[14]~input_o ),
	.datac(\View_Address[15]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1751w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1751w[3]~0 .lut_mask = 16'h0202;
defparam \comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1751w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X49_Y0_N22
cycloneive_io_ibuf \Bus_In[0]~input (
	.i(Bus_In[0]),
	.ibar(gnd),
	.o(\Bus_In[0]~input_o ));
// synopsys translate_off
defparam \Bus_In[0]~input .bus_hold = "false";
defparam \Bus_In[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X57_Y16_N18
cycloneive_lcell_comb \MDR_Register|Switch_0|Q~0 (
// Equation(s):
// \MDR_Register|Switch_0|Q~0_combout  = (!\Reset~input_o  & \Bus_In[0]~input_o )

	.dataa(gnd),
	.datab(\Reset~input_o ),
	.datac(\Bus_In[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\MDR_Register|Switch_0|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \MDR_Register|Switch_0|Q~0 .lut_mask = 16'h3030;
defparam \MDR_Register|Switch_0|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y16_N0
cycloneive_lcell_comb \MDR_Register|Switch_0|Q~feeder (
// Equation(s):
// \MDR_Register|Switch_0|Q~feeder_combout  = \MDR_Register|Switch_0|Q~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MDR_Register|Switch_0|Q~0_combout ),
	.cin(gnd),
	.combout(\MDR_Register|Switch_0|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MDR_Register|Switch_0|Q~feeder .lut_mask = 16'hFF00;
defparam \MDR_Register|Switch_0|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N22
cycloneive_io_ibuf \Load_MDR~input (
	.i(Load_MDR),
	.ibar(gnd),
	.o(\Load_MDR~input_o ));
// synopsys translate_off
defparam \Load_MDR~input .bus_hold = "false";
defparam \Load_MDR~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X57_Y16_N16
cycloneive_lcell_comb \MDR_Register|Switch_7|Q~0 (
// Equation(s):
// \MDR_Register|Switch_7|Q~0_combout  = (\Load_MDR~input_o ) # (\Reset~input_o )

	.dataa(gnd),
	.datab(\Load_MDR~input_o ),
	.datac(gnd),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\MDR_Register|Switch_7|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \MDR_Register|Switch_7|Q~0 .lut_mask = 16'hFFCC;
defparam \MDR_Register|Switch_7|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y16_N1
dffeas \MDR_Register|Switch_0|Q (
	.clk(!\Clk~inputclkctrl_outclk ),
	.d(\MDR_Register|Switch_0|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MDR_Register|Switch_7|Q~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MDR_Register|Switch_0|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MDR_Register|Switch_0|Q .is_wysiwyg = "true";
defparam \MDR_Register|Switch_0|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y16_N19
dffeas \MAR_Register|Switch_0|Q (
	.clk(!\Clk~inputclkctrl_outclk ),
	.d(\MDR_Register|Switch_0|Q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MAR_Register|Switch_14|Q~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MAR_Register|Switch_0|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MAR_Register|Switch_0|Q .is_wysiwyg = "true";
defparam \MAR_Register|Switch_0|Q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X65_Y0_N8
cycloneive_io_ibuf \Bus_In[1]~input (
	.i(Bus_In[1]),
	.ibar(gnd),
	.o(\Bus_In[1]~input_o ));
// synopsys translate_off
defparam \Bus_In[1]~input .bus_hold = "false";
defparam \Bus_In[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X59_Y19_N22
cycloneive_lcell_comb \MAR_Register|Switch_1|Q~0 (
// Equation(s):
// \MAR_Register|Switch_1|Q~0_combout  = (!\Reset~input_o  & \Bus_In[1]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\Bus_In[1]~input_o ),
	.cin(gnd),
	.combout(\MAR_Register|Switch_1|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \MAR_Register|Switch_1|Q~0 .lut_mask = 16'h0F00;
defparam \MAR_Register|Switch_1|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y19_N1
dffeas \MAR_Register|Switch_1|Q (
	.clk(!\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MAR_Register|Switch_1|Q~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MAR_Register|Switch_14|Q~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MAR_Register|Switch_1|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MAR_Register|Switch_1|Q .is_wysiwyg = "true";
defparam \MAR_Register|Switch_1|Q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X87_Y0_N22
cycloneive_io_ibuf \Bus_In[2]~input (
	.i(Bus_In[2]),
	.ibar(gnd),
	.o(\Bus_In[2]~input_o ));
// synopsys translate_off
defparam \Bus_In[2]~input .bus_hold = "false";
defparam \Bus_In[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X59_Y19_N24
cycloneive_lcell_comb \MAR_Register|Switch_2|Q~0 (
// Equation(s):
// \MAR_Register|Switch_2|Q~0_combout  = (!\Reset~input_o  & \Bus_In[2]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\Bus_In[2]~input_o ),
	.cin(gnd),
	.combout(\MAR_Register|Switch_2|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \MAR_Register|Switch_2|Q~0 .lut_mask = 16'h0F00;
defparam \MAR_Register|Switch_2|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y19_N10
cycloneive_lcell_comb \MAR_Register|Switch_2|Q~feeder (
// Equation(s):
// \MAR_Register|Switch_2|Q~feeder_combout  = \MAR_Register|Switch_2|Q~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MAR_Register|Switch_2|Q~0_combout ),
	.cin(gnd),
	.combout(\MAR_Register|Switch_2|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MAR_Register|Switch_2|Q~feeder .lut_mask = 16'hFF00;
defparam \MAR_Register|Switch_2|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y19_N11
dffeas \MAR_Register|Switch_2|Q (
	.clk(!\Clk~inputclkctrl_outclk ),
	.d(\MAR_Register|Switch_2|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MAR_Register|Switch_14|Q~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MAR_Register|Switch_2|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MAR_Register|Switch_2|Q .is_wysiwyg = "true";
defparam \MAR_Register|Switch_2|Q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X83_Y0_N8
cycloneive_io_ibuf \Bus_In[3]~input (
	.i(Bus_In[3]),
	.ibar(gnd),
	.o(\Bus_In[3]~input_o ));
// synopsys translate_off
defparam \Bus_In[3]~input .bus_hold = "false";
defparam \Bus_In[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X59_Y19_N6
cycloneive_lcell_comb \MAR_Register|Switch_3|Q~0 (
// Equation(s):
// \MAR_Register|Switch_3|Q~0_combout  = (!\Reset~input_o  & \Bus_In[3]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\Bus_In[3]~input_o ),
	.cin(gnd),
	.combout(\MAR_Register|Switch_3|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \MAR_Register|Switch_3|Q~0 .lut_mask = 16'h0F00;
defparam \MAR_Register|Switch_3|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y19_N28
cycloneive_lcell_comb \MAR_Register|Switch_3|Q~feeder (
// Equation(s):
// \MAR_Register|Switch_3|Q~feeder_combout  = \MAR_Register|Switch_3|Q~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MAR_Register|Switch_3|Q~0_combout ),
	.cin(gnd),
	.combout(\MAR_Register|Switch_3|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MAR_Register|Switch_3|Q~feeder .lut_mask = 16'hFF00;
defparam \MAR_Register|Switch_3|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y19_N29
dffeas \MAR_Register|Switch_3|Q (
	.clk(!\Clk~inputclkctrl_outclk ),
	.d(\MAR_Register|Switch_3|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MAR_Register|Switch_14|Q~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MAR_Register|Switch_3|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MAR_Register|Switch_3|Q .is_wysiwyg = "true";
defparam \MAR_Register|Switch_3|Q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N22
cycloneive_io_ibuf \Bus_In[4]~input (
	.i(Bus_In[4]),
	.ibar(gnd),
	.o(\Bus_In[4]~input_o ));
// synopsys translate_off
defparam \Bus_In[4]~input .bus_hold = "false";
defparam \Bus_In[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X59_Y19_N16
cycloneive_lcell_comb \MAR_Register|Switch_4|Q~0 (
// Equation(s):
// \MAR_Register|Switch_4|Q~0_combout  = (!\Reset~input_o  & \Bus_In[4]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\Bus_In[4]~input_o ),
	.cin(gnd),
	.combout(\MAR_Register|Switch_4|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \MAR_Register|Switch_4|Q~0 .lut_mask = 16'h0F00;
defparam \MAR_Register|Switch_4|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y19_N2
cycloneive_lcell_comb \MAR_Register|Switch_4|Q~feeder (
// Equation(s):
// \MAR_Register|Switch_4|Q~feeder_combout  = \MAR_Register|Switch_4|Q~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MAR_Register|Switch_4|Q~0_combout ),
	.cin(gnd),
	.combout(\MAR_Register|Switch_4|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MAR_Register|Switch_4|Q~feeder .lut_mask = 16'hFF00;
defparam \MAR_Register|Switch_4|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y19_N3
dffeas \MAR_Register|Switch_4|Q (
	.clk(!\Clk~inputclkctrl_outclk ),
	.d(\MAR_Register|Switch_4|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MAR_Register|Switch_14|Q~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MAR_Register|Switch_4|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MAR_Register|Switch_4|Q .is_wysiwyg = "true";
defparam \MAR_Register|Switch_4|Q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X49_Y0_N15
cycloneive_io_ibuf \Bus_In[5]~input (
	.i(Bus_In[5]),
	.ibar(gnd),
	.o(\Bus_In[5]~input_o ));
// synopsys translate_off
defparam \Bus_In[5]~input .bus_hold = "false";
defparam \Bus_In[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X57_Y16_N30
cycloneive_lcell_comb \MAR_Register|Switch_5|Q~0 (
// Equation(s):
// \MAR_Register|Switch_5|Q~0_combout  = (!\Reset~input_o  & \Bus_In[5]~input_o )

	.dataa(gnd),
	.datab(\Reset~input_o ),
	.datac(gnd),
	.datad(\Bus_In[5]~input_o ),
	.cin(gnd),
	.combout(\MAR_Register|Switch_5|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \MAR_Register|Switch_5|Q~0 .lut_mask = 16'h3300;
defparam \MAR_Register|Switch_5|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y16_N13
dffeas \MAR_Register|Switch_5|Q (
	.clk(!\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MAR_Register|Switch_5|Q~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MAR_Register|Switch_14|Q~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MAR_Register|Switch_5|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MAR_Register|Switch_5|Q .is_wysiwyg = "true";
defparam \MAR_Register|Switch_5|Q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X85_Y0_N8
cycloneive_io_ibuf \Bus_In[6]~input (
	.i(Bus_In[6]),
	.ibar(gnd),
	.o(\Bus_In[6]~input_o ));
// synopsys translate_off
defparam \Bus_In[6]~input .bus_hold = "false";
defparam \Bus_In[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X59_Y19_N14
cycloneive_lcell_comb \MAR_Register|Switch_6|Q~0 (
// Equation(s):
// \MAR_Register|Switch_6|Q~0_combout  = (\Bus_In[6]~input_o  & !\Reset~input_o )

	.dataa(gnd),
	.datab(\Bus_In[6]~input_o ),
	.datac(\Reset~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\MAR_Register|Switch_6|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \MAR_Register|Switch_6|Q~0 .lut_mask = 16'h0C0C;
defparam \MAR_Register|Switch_6|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y19_N5
dffeas \MAR_Register|Switch_6|Q (
	.clk(!\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MAR_Register|Switch_6|Q~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MAR_Register|Switch_14|Q~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MAR_Register|Switch_6|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MAR_Register|Switch_6|Q .is_wysiwyg = "true";
defparam \MAR_Register|Switch_6|Q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N15
cycloneive_io_ibuf \Bus_In[7]~input (
	.i(Bus_In[7]),
	.ibar(gnd),
	.o(\Bus_In[7]~input_o ));
// synopsys translate_off
defparam \Bus_In[7]~input .bus_hold = "false";
defparam \Bus_In[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X59_Y19_N20
cycloneive_lcell_comb \MAR_Register|Switch_7|Q~0 (
// Equation(s):
// \MAR_Register|Switch_7|Q~0_combout  = (!\Reset~input_o  & \Bus_In[7]~input_o )

	.dataa(gnd),
	.datab(\Reset~input_o ),
	.datac(gnd),
	.datad(\Bus_In[7]~input_o ),
	.cin(gnd),
	.combout(\MAR_Register|Switch_7|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \MAR_Register|Switch_7|Q~0 .lut_mask = 16'h3300;
defparam \MAR_Register|Switch_7|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y19_N18
cycloneive_lcell_comb \MAR_Register|Switch_7|Q~feeder (
// Equation(s):
// \MAR_Register|Switch_7|Q~feeder_combout  = \MAR_Register|Switch_7|Q~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MAR_Register|Switch_7|Q~0_combout ),
	.cin(gnd),
	.combout(\MAR_Register|Switch_7|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MAR_Register|Switch_7|Q~feeder .lut_mask = 16'hFF00;
defparam \MAR_Register|Switch_7|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y19_N19
dffeas \MAR_Register|Switch_7|Q (
	.clk(!\Clk~inputclkctrl_outclk ),
	.d(\MAR_Register|Switch_7|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MAR_Register|Switch_14|Q~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MAR_Register|Switch_7|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MAR_Register|Switch_7|Q .is_wysiwyg = "true";
defparam \MAR_Register|Switch_7|Q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N22
cycloneive_io_ibuf \Bus_In[8]~input (
	.i(Bus_In[8]),
	.ibar(gnd),
	.o(\Bus_In[8]~input_o ));
// synopsys translate_off
defparam \Bus_In[8]~input .bus_hold = "false";
defparam \Bus_In[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X57_Y16_N24
cycloneive_lcell_comb \MAR_Register|Switch_8|Q~0 (
// Equation(s):
// \MAR_Register|Switch_8|Q~0_combout  = (\Bus_In[8]~input_o  & !\Reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Bus_In[8]~input_o ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\MAR_Register|Switch_8|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \MAR_Register|Switch_8|Q~0 .lut_mask = 16'h00F0;
defparam \MAR_Register|Switch_8|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y16_N14
cycloneive_lcell_comb \MAR_Register|Switch_8|Q~feeder (
// Equation(s):
// \MAR_Register|Switch_8|Q~feeder_combout  = \MAR_Register|Switch_8|Q~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MAR_Register|Switch_8|Q~0_combout ),
	.cin(gnd),
	.combout(\MAR_Register|Switch_8|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MAR_Register|Switch_8|Q~feeder .lut_mask = 16'hFF00;
defparam \MAR_Register|Switch_8|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y16_N15
dffeas \MAR_Register|Switch_8|Q (
	.clk(!\Clk~inputclkctrl_outclk ),
	.d(\MAR_Register|Switch_8|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MAR_Register|Switch_14|Q~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MAR_Register|Switch_8|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MAR_Register|Switch_8|Q .is_wysiwyg = "true";
defparam \MAR_Register|Switch_8|Q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N1
cycloneive_io_ibuf \Bus_In[9]~input (
	.i(Bus_In[9]),
	.ibar(gnd),
	.o(\Bus_In[9]~input_o ));
// synopsys translate_off
defparam \Bus_In[9]~input .bus_hold = "false";
defparam \Bus_In[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X59_Y19_N30
cycloneive_lcell_comb \MAR_Register|Switch_9|Q~0 (
// Equation(s):
// \MAR_Register|Switch_9|Q~0_combout  = (!\Reset~input_o  & \Bus_In[9]~input_o )

	.dataa(gnd),
	.datab(\Reset~input_o ),
	.datac(\Bus_In[9]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\MAR_Register|Switch_9|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \MAR_Register|Switch_9|Q~0 .lut_mask = 16'h3030;
defparam \MAR_Register|Switch_9|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y19_N13
dffeas \MAR_Register|Switch_9|Q (
	.clk(!\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MAR_Register|Switch_9|Q~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MAR_Register|Switch_14|Q~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MAR_Register|Switch_9|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MAR_Register|Switch_9|Q .is_wysiwyg = "true";
defparam \MAR_Register|Switch_9|Q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N1
cycloneive_io_ibuf \Bus_In[10]~input (
	.i(Bus_In[10]),
	.ibar(gnd),
	.o(\Bus_In[10]~input_o ));
// synopsys translate_off
defparam \Bus_In[10]~input .bus_hold = "false";
defparam \Bus_In[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X57_Y16_N2
cycloneive_lcell_comb \MAR_Register|Switch_10|Q~0 (
// Equation(s):
// \MAR_Register|Switch_10|Q~0_combout  = (\Bus_In[10]~input_o  & !\Reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Bus_In[10]~input_o ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\MAR_Register|Switch_10|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \MAR_Register|Switch_10|Q~0 .lut_mask = 16'h00F0;
defparam \MAR_Register|Switch_10|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y16_N28
cycloneive_lcell_comb \MAR_Register|Switch_10|Q~feeder (
// Equation(s):
// \MAR_Register|Switch_10|Q~feeder_combout  = \MAR_Register|Switch_10|Q~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MAR_Register|Switch_10|Q~0_combout ),
	.cin(gnd),
	.combout(\MAR_Register|Switch_10|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MAR_Register|Switch_10|Q~feeder .lut_mask = 16'hFF00;
defparam \MAR_Register|Switch_10|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y16_N29
dffeas \MAR_Register|Switch_10|Q (
	.clk(!\Clk~inputclkctrl_outclk ),
	.d(\MAR_Register|Switch_10|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MAR_Register|Switch_14|Q~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MAR_Register|Switch_10|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MAR_Register|Switch_10|Q .is_wysiwyg = "true";
defparam \MAR_Register|Switch_10|Q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X49_Y0_N1
cycloneive_io_ibuf \Bus_In[11]~input (
	.i(Bus_In[11]),
	.ibar(gnd),
	.o(\Bus_In[11]~input_o ));
// synopsys translate_off
defparam \Bus_In[11]~input .bus_hold = "false";
defparam \Bus_In[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X57_Y16_N20
cycloneive_lcell_comb \MAR_Register|Switch_11|Q~0 (
// Equation(s):
// \MAR_Register|Switch_11|Q~0_combout  = (\Bus_In[11]~input_o  & !\Reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Bus_In[11]~input_o ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\MAR_Register|Switch_11|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \MAR_Register|Switch_11|Q~0 .lut_mask = 16'h00F0;
defparam \MAR_Register|Switch_11|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y16_N10
cycloneive_lcell_comb \MAR_Register|Switch_11|Q~feeder (
// Equation(s):
// \MAR_Register|Switch_11|Q~feeder_combout  = \MAR_Register|Switch_11|Q~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MAR_Register|Switch_11|Q~0_combout ),
	.cin(gnd),
	.combout(\MAR_Register|Switch_11|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MAR_Register|Switch_11|Q~feeder .lut_mask = 16'hFF00;
defparam \MAR_Register|Switch_11|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y16_N11
dffeas \MAR_Register|Switch_11|Q (
	.clk(!\Clk~inputclkctrl_outclk ),
	.d(\MAR_Register|Switch_11|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MAR_Register|Switch_14|Q~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MAR_Register|Switch_11|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MAR_Register|Switch_11|Q .is_wysiwyg = "true";
defparam \MAR_Register|Switch_11|Q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N15
cycloneive_io_ibuf \Bus_In[12]~input (
	.i(Bus_In[12]),
	.ibar(gnd),
	.o(\Bus_In[12]~input_o ));
// synopsys translate_off
defparam \Bus_In[12]~input .bus_hold = "false";
defparam \Bus_In[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X57_Y16_N22
cycloneive_lcell_comb \MAR_Register|Switch_12|Q~0 (
// Equation(s):
// \MAR_Register|Switch_12|Q~0_combout  = (\Bus_In[12]~input_o  & !\Reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Bus_In[12]~input_o ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\MAR_Register|Switch_12|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \MAR_Register|Switch_12|Q~0 .lut_mask = 16'h00F0;
defparam \MAR_Register|Switch_12|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y16_N17
dffeas \MAR_Register|Switch_12|Q (
	.clk(!\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MAR_Register|Switch_12|Q~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MAR_Register|Switch_14|Q~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MAR_Register|Switch_12|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MAR_Register|Switch_12|Q .is_wysiwyg = "true";
defparam \MAR_Register|Switch_12|Q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X65_Y0_N22
cycloneive_io_ibuf \View_Data[0]~input (
	.i(View_Data[0]),
	.ibar(gnd),
	.o(\View_Data[0]~input_o ));
// synopsys translate_off
defparam \View_Data[0]~input .bus_hold = "false";
defparam \View_Data[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N1
cycloneive_io_ibuf \View_Address[0]~input (
	.i(View_Address[0]),
	.ibar(gnd),
	.o(\View_Address[0]~input_o ));
// synopsys translate_off
defparam \View_Address[0]~input .bus_hold = "false";
defparam \View_Address[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N1
cycloneive_io_ibuf \View_Address[1]~input (
	.i(View_Address[1]),
	.ibar(gnd),
	.o(\View_Address[1]~input_o ));
// synopsys translate_off
defparam \View_Address[1]~input .bus_hold = "false";
defparam \View_Address[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X79_Y0_N15
cycloneive_io_ibuf \View_Address[2]~input (
	.i(View_Address[2]),
	.ibar(gnd),
	.o(\View_Address[2]~input_o ));
// synopsys translate_off
defparam \View_Address[2]~input .bus_hold = "false";
defparam \View_Address[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X74_Y0_N22
cycloneive_io_ibuf \View_Address[3]~input (
	.i(View_Address[3]),
	.ibar(gnd),
	.o(\View_Address[3]~input_o ));
// synopsys translate_off
defparam \View_Address[3]~input .bus_hold = "false";
defparam \View_Address[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X42_Y0_N15
cycloneive_io_ibuf \View_Address[4]~input (
	.i(View_Address[4]),
	.ibar(gnd),
	.o(\View_Address[4]~input_o ));
// synopsys translate_off
defparam \View_Address[4]~input .bus_hold = "false";
defparam \View_Address[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N22
cycloneive_io_ibuf \View_Address[5]~input (
	.i(View_Address[5]),
	.ibar(gnd),
	.o(\View_Address[5]~input_o ));
// synopsys translate_off
defparam \View_Address[5]~input .bus_hold = "false";
defparam \View_Address[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N15
cycloneive_io_ibuf \View_Address[6]~input (
	.i(View_Address[6]),
	.ibar(gnd),
	.o(\View_Address[6]~input_o ));
// synopsys translate_off
defparam \View_Address[6]~input .bus_hold = "false";
defparam \View_Address[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X79_Y0_N1
cycloneive_io_ibuf \View_Address[7]~input (
	.i(View_Address[7]),
	.ibar(gnd),
	.o(\View_Address[7]~input_o ));
// synopsys translate_off
defparam \View_Address[7]~input .bus_hold = "false";
defparam \View_Address[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X74_Y0_N8
cycloneive_io_ibuf \View_Address[8]~input (
	.i(View_Address[8]),
	.ibar(gnd),
	.o(\View_Address[8]~input_o ));
// synopsys translate_off
defparam \View_Address[8]~input .bus_hold = "false";
defparam \View_Address[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N8
cycloneive_io_ibuf \View_Address[9]~input (
	.i(View_Address[9]),
	.ibar(gnd),
	.o(\View_Address[9]~input_o ));
// synopsys translate_off
defparam \View_Address[9]~input .bus_hold = "false";
defparam \View_Address[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X74_Y0_N15
cycloneive_io_ibuf \View_Address[10]~input (
	.i(View_Address[10]),
	.ibar(gnd),
	.o(\View_Address[10]~input_o ));
// synopsys translate_off
defparam \View_Address[10]~input .bus_hold = "false";
defparam \View_Address[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X74_Y0_N1
cycloneive_io_ibuf \View_Address[11]~input (
	.i(View_Address[11]),
	.ibar(gnd),
	.o(\View_Address[11]~input_o ));
// synopsys translate_off
defparam \View_Address[11]~input .bus_hold = "false";
defparam \View_Address[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N8
cycloneive_io_ibuf \View_Address[12]~input (
	.i(View_Address[12]),
	.ibar(gnd),
	.o(\View_Address[12]~input_o ));
// synopsys translate_off
defparam \View_Address[12]~input .bus_hold = "false";
defparam \View_Address[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X64_Y11_N0
cycloneive_ram_block \comb_3|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(\comb_3|altsyncram_component|auto_generated|decode2|w_anode1662w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\comb_3|altsyncram_component|auto_generated|decode3|w_anode1662w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~inputclkctrl_outclk ),
	.clk1(\Clk_View~inputclkctrl_outclk ),
	.ena0(\comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1751w[3]~0_combout ),
	.ena1(\comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1751w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_Register|Switch_0|Q~q }),
	.portaaddr({\MAR_Register|Switch_12|Q~q ,\MAR_Register|Switch_11|Q~q ,\MAR_Register|Switch_10|Q~q ,\MAR_Register|Switch_9|Q~q ,\MAR_Register|Switch_8|Q~q ,\MAR_Register|Switch_7|Q~q ,\MAR_Register|Switch_6|Q~q ,\MAR_Register|Switch_5|Q~q ,\MAR_Register|Switch_4|Q~q ,
\MAR_Register|Switch_3|Q~q ,\MAR_Register|Switch_2|Q~q ,\MAR_Register|Switch_1|Q~q ,\MAR_Register|Switch_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\View_Data[0]~input_o }),
	.portbaddr({\View_Address[12]~input_o ,\View_Address[11]~input_o ,\View_Address[10]~input_o ,\View_Address[9]~input_o ,\View_Address[8]~input_o ,\View_Address[7]~input_o ,\View_Address[6]~input_o ,\View_Address[5]~input_o ,\View_Address[4]~input_o ,\View_Address[3]~input_o ,
\View_Address[2]~input_o ,\View_Address[1]~input_o ,\View_Address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_3|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(\comb_3|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a16 .clk1_core_clock_enable = "ena1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a16 .init_file = "Memory_Init.mif";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ALTSYNCRAM";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "bidir_dual_port";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_in_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_bit_number = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a16 .port_b_write_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N26
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|decode2|w_anode1682w[3] (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|decode2|w_anode1682w [3] = (\Memory_WE~input_o  & (!\MAR_Register|Switch_15|Q~q  & (\MAR_Register|Switch_14|Q~q  & \MAR_Register|Switch_13|Q~q )))

	.dataa(\Memory_WE~input_o ),
	.datab(\MAR_Register|Switch_15|Q~q ),
	.datac(\MAR_Register|Switch_14|Q~q ),
	.datad(\MAR_Register|Switch_13|Q~q ),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|decode2|w_anode1682w [3]),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|decode2|w_anode1682w[3] .lut_mask = 16'h2000;
defparam \comb_3|altsyncram_component|auto_generated|decode2|w_anode1682w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y20_N0
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|decode3|w_anode1682w[3] (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|decode3|w_anode1682w [3] = (\View_Address[13]~input_o  & (\View_Address[14]~input_o  & (!\View_Address[15]~input_o  & \View_WE~input_o )))

	.dataa(\View_Address[13]~input_o ),
	.datab(\View_Address[14]~input_o ),
	.datac(\View_Address[15]~input_o ),
	.datad(\View_WE~input_o ),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|decode3|w_anode1682w [3]),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|decode3|w_anode1682w[3] .lut_mask = 16'h0800;
defparam \comb_3|altsyncram_component|auto_generated|decode3|w_anode1682w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N12
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1773w[3]~0 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1773w[3]~0_combout  = (\MAR_Register|Switch_14|Q~q  & (\MAR_Register|Switch_13|Q~q  & !\MAR_Register|Switch_15|Q~q ))

	.dataa(gnd),
	.datab(\MAR_Register|Switch_14|Q~q ),
	.datac(\MAR_Register|Switch_13|Q~q ),
	.datad(\MAR_Register|Switch_15|Q~q ),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1773w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1773w[3]~0 .lut_mask = 16'h00C0;
defparam \comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1773w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y20_N18
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1773w[3]~0 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1773w[3]~0_combout  = (\View_Address[13]~input_o  & (\View_Address[14]~input_o  & !\View_Address[15]~input_o ))

	.dataa(\View_Address[13]~input_o ),
	.datab(\View_Address[14]~input_o ),
	.datac(\View_Address[15]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1773w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1773w[3]~0 .lut_mask = 16'h0808;
defparam \comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1773w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y15_N0
cycloneive_ram_block \comb_3|altsyncram_component|auto_generated|ram_block1a48 (
	.portawe(\comb_3|altsyncram_component|auto_generated|decode2|w_anode1682w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\comb_3|altsyncram_component|auto_generated|decode3|w_anode1682w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~inputclkctrl_outclk ),
	.clk1(\Clk_View~inputclkctrl_outclk ),
	.ena0(\comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1773w[3]~0_combout ),
	.ena1(\comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1773w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_Register|Switch_0|Q~q }),
	.portaaddr({\MAR_Register|Switch_12|Q~q ,\MAR_Register|Switch_11|Q~q ,\MAR_Register|Switch_10|Q~q ,\MAR_Register|Switch_9|Q~q ,\MAR_Register|Switch_8|Q~q ,\MAR_Register|Switch_7|Q~q ,\MAR_Register|Switch_6|Q~q ,\MAR_Register|Switch_5|Q~q ,\MAR_Register|Switch_4|Q~q ,
\MAR_Register|Switch_3|Q~q ,\MAR_Register|Switch_2|Q~q ,\MAR_Register|Switch_1|Q~q ,\MAR_Register|Switch_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\View_Data[0]~input_o }),
	.portbaddr({\View_Address[12]~input_o ,\View_Address[11]~input_o ,\View_Address[10]~input_o ,\View_Address[9]~input_o ,\View_Address[8]~input_o ,\View_Address[7]~input_o ,\View_Address[6]~input_o ,\View_Address[5]~input_o ,\View_Address[4]~input_o ,\View_Address[3]~input_o ,
\View_Address[2]~input_o ,\View_Address[1]~input_o ,\View_Address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_3|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout(\comb_3|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a48 .clk1_core_clock_enable = "ena1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a48 .init_file = "Memory_Init.mif";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a48 .logical_ram_name = "Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ALTSYNCRAM";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a48 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a48 .operation_mode = "bidir_dual_port";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_in_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a48 .port_b_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a48 .port_b_first_bit_number = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a48 .port_b_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a48 .port_b_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a48 .port_b_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a48 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a48 .port_b_read_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a48 .port_b_write_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a48 .ram_block_type = "M9K";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a48 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a48 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a48 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a48 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: FF_X56_Y23_N7
dffeas \comb_3|altsyncram_component|auto_generated|address_reg_a[1] (
	.clk(!\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MAR_Register|Switch_14|Q~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_3|altsyncram_component|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \comb_3|altsyncram_component|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N28
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|decode2|w_anode1672w[3] (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|decode2|w_anode1672w [3] = (\Memory_WE~input_o  & (\MAR_Register|Switch_14|Q~q  & (!\MAR_Register|Switch_13|Q~q  & !\MAR_Register|Switch_15|Q~q )))

	.dataa(\Memory_WE~input_o ),
	.datab(\MAR_Register|Switch_14|Q~q ),
	.datac(\MAR_Register|Switch_13|Q~q ),
	.datad(\MAR_Register|Switch_15|Q~q ),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|decode2|w_anode1672w [3]),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|decode2|w_anode1672w[3] .lut_mask = 16'h0008;
defparam \comb_3|altsyncram_component|auto_generated|decode2|w_anode1672w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y20_N16
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|decode3|w_anode1672w[3] (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|decode3|w_anode1672w [3] = (!\View_Address[13]~input_o  & (\View_Address[14]~input_o  & (!\View_Address[15]~input_o  & \View_WE~input_o )))

	.dataa(\View_Address[13]~input_o ),
	.datab(\View_Address[14]~input_o ),
	.datac(\View_Address[15]~input_o ),
	.datad(\View_WE~input_o ),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|decode3|w_anode1672w [3]),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|decode3|w_anode1672w[3] .lut_mask = 16'h0400;
defparam \comb_3|altsyncram_component|auto_generated|decode3|w_anode1672w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N24
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1762w[3]~0 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1762w[3]~0_combout  = (!\MAR_Register|Switch_13|Q~q  & (\MAR_Register|Switch_14|Q~q  & !\MAR_Register|Switch_15|Q~q ))

	.dataa(gnd),
	.datab(\MAR_Register|Switch_13|Q~q ),
	.datac(\MAR_Register|Switch_14|Q~q ),
	.datad(\MAR_Register|Switch_15|Q~q ),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1762w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1762w[3]~0 .lut_mask = 16'h0030;
defparam \comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1762w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y20_N22
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1762w[3]~0 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1762w[3]~0_combout  = (!\View_Address[13]~input_o  & (\View_Address[14]~input_o  & !\View_Address[15]~input_o ))

	.dataa(\View_Address[13]~input_o ),
	.datab(\View_Address[14]~input_o ),
	.datac(\View_Address[15]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1762w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1762w[3]~0 .lut_mask = 16'h0404;
defparam \comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1762w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y18_N0
cycloneive_ram_block \comb_3|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(\comb_3|altsyncram_component|auto_generated|decode2|w_anode1672w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\comb_3|altsyncram_component|auto_generated|decode3|w_anode1672w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~inputclkctrl_outclk ),
	.clk1(\Clk_View~inputclkctrl_outclk ),
	.ena0(\comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1762w[3]~0_combout ),
	.ena1(\comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1762w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_Register|Switch_0|Q~q }),
	.portaaddr({\MAR_Register|Switch_12|Q~q ,\MAR_Register|Switch_11|Q~q ,\MAR_Register|Switch_10|Q~q ,\MAR_Register|Switch_9|Q~q ,\MAR_Register|Switch_8|Q~q ,\MAR_Register|Switch_7|Q~q ,\MAR_Register|Switch_6|Q~q ,\MAR_Register|Switch_5|Q~q ,\MAR_Register|Switch_4|Q~q ,
\MAR_Register|Switch_3|Q~q ,\MAR_Register|Switch_2|Q~q ,\MAR_Register|Switch_1|Q~q ,\MAR_Register|Switch_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\View_Data[0]~input_o }),
	.portbaddr({\View_Address[12]~input_o ,\View_Address[11]~input_o ,\View_Address[10]~input_o ,\View_Address[9]~input_o ,\View_Address[8]~input_o ,\View_Address[7]~input_o ,\View_Address[6]~input_o ,\View_Address[5]~input_o ,\View_Address[4]~input_o ,\View_Address[3]~input_o ,
\View_Address[2]~input_o ,\View_Address[1]~input_o ,\View_Address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_3|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout(\comb_3|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a32 .clk1_core_clock_enable = "ena1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a32 .init_file = "Memory_Init.mif";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ALTSYNCRAM";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a32 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "bidir_dual_port";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_in_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a32 .port_b_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a32 .port_b_first_bit_number = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a32 .port_b_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a32 .port_b_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a32 .port_b_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a32 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a32 .port_b_read_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a32 .port_b_write_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M9K";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a32 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a32 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a32 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a32 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N8
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|decode2|w_anode1645w[3] (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|decode2|w_anode1645w [3] = (\Memory_WE~input_o  & (!\MAR_Register|Switch_14|Q~q  & (!\MAR_Register|Switch_15|Q~q  & !\MAR_Register|Switch_13|Q~q )))

	.dataa(\Memory_WE~input_o ),
	.datab(\MAR_Register|Switch_14|Q~q ),
	.datac(\MAR_Register|Switch_15|Q~q ),
	.datad(\MAR_Register|Switch_13|Q~q ),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|decode2|w_anode1645w [3]),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|decode2|w_anode1645w[3] .lut_mask = 16'h0002;
defparam \comb_3|altsyncram_component|auto_generated|decode2|w_anode1645w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y20_N28
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|decode3|w_anode1645w[3] (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|decode3|w_anode1645w [3] = (!\View_Address[13]~input_o  & (!\View_Address[14]~input_o  & (!\View_Address[15]~input_o  & \View_WE~input_o )))

	.dataa(\View_Address[13]~input_o ),
	.datab(\View_Address[14]~input_o ),
	.datac(\View_Address[15]~input_o ),
	.datad(\View_WE~input_o ),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|decode3|w_anode1645w [3]),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|decode3|w_anode1645w[3] .lut_mask = 16'h0100;
defparam \comb_3|altsyncram_component|auto_generated|decode3|w_anode1645w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N14
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1733w[3] (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1733w [3] = (!\MAR_Register|Switch_14|Q~q  & (!\MAR_Register|Switch_13|Q~q  & !\MAR_Register|Switch_15|Q~q ))

	.dataa(gnd),
	.datab(\MAR_Register|Switch_14|Q~q ),
	.datac(\MAR_Register|Switch_13|Q~q ),
	.datad(\MAR_Register|Switch_15|Q~q ),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1733w [3]),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1733w[3] .lut_mask = 16'h0003;
defparam \comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1733w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y20_N10
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1733w[3] (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1733w [3] = (!\View_Address[13]~input_o  & (!\View_Address[14]~input_o  & !\View_Address[15]~input_o ))

	.dataa(\View_Address[13]~input_o ),
	.datab(\View_Address[14]~input_o ),
	.datac(\View_Address[15]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1733w [3]),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1733w[3] .lut_mask = 16'h0101;
defparam \comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1733w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y19_N0
cycloneive_ram_block \comb_3|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\comb_3|altsyncram_component|auto_generated|decode2|w_anode1645w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\comb_3|altsyncram_component|auto_generated|decode3|w_anode1645w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~inputclkctrl_outclk ),
	.clk1(\Clk_View~inputclkctrl_outclk ),
	.ena0(\comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1733w [3]),
	.ena1(\comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1733w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_Register|Switch_0|Q~q }),
	.portaaddr({\MAR_Register|Switch_12|Q~q ,\MAR_Register|Switch_11|Q~q ,\MAR_Register|Switch_10|Q~q ,\MAR_Register|Switch_9|Q~q ,\MAR_Register|Switch_8|Q~q ,\MAR_Register|Switch_7|Q~q ,\MAR_Register|Switch_6|Q~q ,\MAR_Register|Switch_5|Q~q ,\MAR_Register|Switch_4|Q~q ,
\MAR_Register|Switch_3|Q~q ,\MAR_Register|Switch_2|Q~q ,\MAR_Register|Switch_1|Q~q ,\MAR_Register|Switch_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\View_Data[0]~input_o }),
	.portbaddr({\View_Address[12]~input_o ,\View_Address[11]~input_o ,\View_Address[10]~input_o ,\View_Address[9]~input_o ,\View_Address[8]~input_o ,\View_Address[7]~input_o ,\View_Address[6]~input_o ,\View_Address[5]~input_o ,\View_Address[4]~input_o ,\View_Address[3]~input_o ,
\View_Address[2]~input_o ,\View_Address[1]~input_o ,\View_Address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(\comb_3|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a0 .init_file = "Memory_Init.mif";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ALTSYNCRAM";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "bidir_dual_port";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_in_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a0 .port_b_write_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000015555;
// synopsys translate_on

// Location: FF_X56_Y23_N13
dffeas \comb_3|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(!\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MAR_Register|Switch_13|Q~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_3|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \comb_3|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y14_N30
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux4|_~2 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux4|_~2_combout  = (\comb_3|altsyncram_component|auto_generated|address_reg_a [1] & ((\comb_3|altsyncram_component|auto_generated|ram_block1a32~portadataout ) # 
// ((\comb_3|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\comb_3|altsyncram_component|auto_generated|address_reg_a [1] & (((\comb_3|altsyncram_component|auto_generated|ram_block1a0~portadataout  & 
// !\comb_3|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\comb_3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\comb_3|altsyncram_component|auto_generated|ram_block1a32~portadataout ),
	.datac(\comb_3|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.datad(\comb_3|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux4|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~2 .lut_mask = 16'hAAD8;
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y14_N24
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux4|_~3 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux4|_~3_combout  = (\comb_3|altsyncram_component|auto_generated|mux4|_~2_combout  & (((\comb_3|altsyncram_component|auto_generated|ram_block1a48~portadataout ) # 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\comb_3|altsyncram_component|auto_generated|mux4|_~2_combout  & (\comb_3|altsyncram_component|auto_generated|ram_block1a16~portadataout  & 
// ((\comb_3|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\comb_3|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.datab(\comb_3|altsyncram_component|auto_generated|ram_block1a48~portadataout ),
	.datac(\comb_3|altsyncram_component|auto_generated|mux4|_~2_combout ),
	.datad(\comb_3|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux4|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~3 .lut_mask = 16'hCAF0;
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N16
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|decode2|w_anode1692w[3] (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|decode2|w_anode1692w [3] = (!\MAR_Register|Switch_13|Q~q  & (\MAR_Register|Switch_15|Q~q  & (!\MAR_Register|Switch_14|Q~q  & \Memory_WE~input_o )))

	.dataa(\MAR_Register|Switch_13|Q~q ),
	.datab(\MAR_Register|Switch_15|Q~q ),
	.datac(\MAR_Register|Switch_14|Q~q ),
	.datad(\Memory_WE~input_o ),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|decode2|w_anode1692w [3]),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|decode2|w_anode1692w[3] .lut_mask = 16'h0400;
defparam \comb_3|altsyncram_component|auto_generated|decode2|w_anode1692w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y20_N14
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|decode3|w_anode1692w[3] (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|decode3|w_anode1692w [3] = (!\View_Address[13]~input_o  & (!\View_Address[14]~input_o  & (\View_Address[15]~input_o  & \View_WE~input_o )))

	.dataa(\View_Address[13]~input_o ),
	.datab(\View_Address[14]~input_o ),
	.datac(\View_Address[15]~input_o ),
	.datad(\View_WE~input_o ),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|decode3|w_anode1692w [3]),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|decode3|w_anode1692w[3] .lut_mask = 16'h1000;
defparam \comb_3|altsyncram_component|auto_generated|decode3|w_anode1692w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N4
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1784w[3]~0 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1784w[3]~0_combout  = (\MAR_Register|Switch_15|Q~q  & (!\MAR_Register|Switch_14|Q~q  & !\MAR_Register|Switch_13|Q~q ))

	.dataa(gnd),
	.datab(\MAR_Register|Switch_15|Q~q ),
	.datac(\MAR_Register|Switch_14|Q~q ),
	.datad(\MAR_Register|Switch_13|Q~q ),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1784w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1784w[3]~0 .lut_mask = 16'h000C;
defparam \comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1784w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y20_N12
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1784w[3]~0 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1784w[3]~0_combout  = (!\View_Address[13]~input_o  & (!\View_Address[14]~input_o  & \View_Address[15]~input_o ))

	.dataa(\View_Address[13]~input_o ),
	.datab(\View_Address[14]~input_o ),
	.datac(\View_Address[15]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1784w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1784w[3]~0 .lut_mask = 16'h1010;
defparam \comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1784w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y24_N0
cycloneive_ram_block \comb_3|altsyncram_component|auto_generated|ram_block1a64 (
	.portawe(\comb_3|altsyncram_component|auto_generated|decode2|w_anode1692w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\comb_3|altsyncram_component|auto_generated|decode3|w_anode1692w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~inputclkctrl_outclk ),
	.clk1(\Clk_View~inputclkctrl_outclk ),
	.ena0(\comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1784w[3]~0_combout ),
	.ena1(\comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1784w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_Register|Switch_0|Q~q }),
	.portaaddr({\MAR_Register|Switch_12|Q~q ,\MAR_Register|Switch_11|Q~q ,\MAR_Register|Switch_10|Q~q ,\MAR_Register|Switch_9|Q~q ,\MAR_Register|Switch_8|Q~q ,\MAR_Register|Switch_7|Q~q ,\MAR_Register|Switch_6|Q~q ,\MAR_Register|Switch_5|Q~q ,\MAR_Register|Switch_4|Q~q ,
\MAR_Register|Switch_3|Q~q ,\MAR_Register|Switch_2|Q~q ,\MAR_Register|Switch_1|Q~q ,\MAR_Register|Switch_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\View_Data[0]~input_o }),
	.portbaddr({\View_Address[12]~input_o ,\View_Address[11]~input_o ,\View_Address[10]~input_o ,\View_Address[9]~input_o ,\View_Address[8]~input_o ,\View_Address[7]~input_o ,\View_Address[6]~input_o ,\View_Address[5]~input_o ,\View_Address[4]~input_o ,\View_Address[3]~input_o ,
\View_Address[2]~input_o ,\View_Address[1]~input_o ,\View_Address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_3|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus ),
	.portbdataout(\comb_3|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a64 .clk0_core_clock_enable = "ena0";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a64 .clk1_core_clock_enable = "ena1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a64 .init_file = "Memory_Init.mif";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a64 .init_file_layout = "port_a";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a64 .logical_ram_name = "Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ALTSYNCRAM";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a64 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a64 .operation_mode = "bidir_dual_port";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_bit_number = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a64 .port_a_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_in_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a64 .port_b_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a64 .port_b_first_bit_number = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a64 .port_b_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a64 .port_b_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a64 .port_b_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a64 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a64 .port_b_read_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a64 .port_b_write_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a64 .ram_block_type = "M9K";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a64 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a64 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a64 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a64 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N0
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|decode2|w_anode1702w[3] (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|decode2|w_anode1702w [3] = (\Memory_WE~input_o  & (!\MAR_Register|Switch_14|Q~q  & (\MAR_Register|Switch_15|Q~q  & \MAR_Register|Switch_13|Q~q )))

	.dataa(\Memory_WE~input_o ),
	.datab(\MAR_Register|Switch_14|Q~q ),
	.datac(\MAR_Register|Switch_15|Q~q ),
	.datad(\MAR_Register|Switch_13|Q~q ),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|decode2|w_anode1702w [3]),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|decode2|w_anode1702w[3] .lut_mask = 16'h2000;
defparam \comb_3|altsyncram_component|auto_generated|decode2|w_anode1702w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y20_N2
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|decode3|w_anode1702w[3] (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|decode3|w_anode1702w [3] = (\View_Address[13]~input_o  & (!\View_Address[14]~input_o  & (\View_Address[15]~input_o  & \View_WE~input_o )))

	.dataa(\View_Address[13]~input_o ),
	.datab(\View_Address[14]~input_o ),
	.datac(\View_Address[15]~input_o ),
	.datad(\View_WE~input_o ),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|decode3|w_anode1702w [3]),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|decode3|w_anode1702w[3] .lut_mask = 16'h2000;
defparam \comb_3|altsyncram_component|auto_generated|decode3|w_anode1702w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N6
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1795w[3]~0 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1795w[3]~0_combout  = (\MAR_Register|Switch_13|Q~q  & (!\MAR_Register|Switch_14|Q~q  & \MAR_Register|Switch_15|Q~q ))

	.dataa(gnd),
	.datab(\MAR_Register|Switch_13|Q~q ),
	.datac(\MAR_Register|Switch_14|Q~q ),
	.datad(\MAR_Register|Switch_15|Q~q ),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1795w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1795w[3]~0 .lut_mask = 16'h0C00;
defparam \comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1795w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y20_N24
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1795w[3]~0 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1795w[3]~0_combout  = (\View_Address[13]~input_o  & (!\View_Address[14]~input_o  & \View_Address[15]~input_o ))

	.dataa(\View_Address[13]~input_o ),
	.datab(\View_Address[14]~input_o ),
	.datac(\View_Address[15]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1795w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1795w[3]~0 .lut_mask = 16'h2020;
defparam \comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1795w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y25_N0
cycloneive_ram_block \comb_3|altsyncram_component|auto_generated|ram_block1a80 (
	.portawe(\comb_3|altsyncram_component|auto_generated|decode2|w_anode1702w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\comb_3|altsyncram_component|auto_generated|decode3|w_anode1702w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~inputclkctrl_outclk ),
	.clk1(\Clk_View~inputclkctrl_outclk ),
	.ena0(\comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1795w[3]~0_combout ),
	.ena1(\comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1795w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_Register|Switch_0|Q~q }),
	.portaaddr({\MAR_Register|Switch_12|Q~q ,\MAR_Register|Switch_11|Q~q ,\MAR_Register|Switch_10|Q~q ,\MAR_Register|Switch_9|Q~q ,\MAR_Register|Switch_8|Q~q ,\MAR_Register|Switch_7|Q~q ,\MAR_Register|Switch_6|Q~q ,\MAR_Register|Switch_5|Q~q ,\MAR_Register|Switch_4|Q~q ,
\MAR_Register|Switch_3|Q~q ,\MAR_Register|Switch_2|Q~q ,\MAR_Register|Switch_1|Q~q ,\MAR_Register|Switch_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\View_Data[0]~input_o }),
	.portbaddr({\View_Address[12]~input_o ,\View_Address[11]~input_o ,\View_Address[10]~input_o ,\View_Address[9]~input_o ,\View_Address[8]~input_o ,\View_Address[7]~input_o ,\View_Address[6]~input_o ,\View_Address[5]~input_o ,\View_Address[4]~input_o ,\View_Address[3]~input_o ,
\View_Address[2]~input_o ,\View_Address[1]~input_o ,\View_Address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_3|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus ),
	.portbdataout(\comb_3|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a80 .clk0_core_clock_enable = "ena0";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a80 .clk1_core_clock_enable = "ena1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_offset_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_width_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a80 .init_file = "Memory_Init.mif";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a80 .init_file_layout = "port_a";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a80 .logical_ram_name = "Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ALTSYNCRAM";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a80 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a80 .operation_mode = "bidir_dual_port";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a80 .port_a_byte_enable_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_bit_number = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a80 .port_a_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a80 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_in_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a80 .port_b_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a80 .port_b_first_bit_number = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a80 .port_b_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a80 .port_b_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a80 .port_b_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a80 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a80 .port_b_read_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a80 .port_b_write_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a80 .ram_block_type = "M9K";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a80 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a80 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a80 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a80 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y24_N0
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux4|_~0 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux4|_~0_combout  = (\comb_3|altsyncram_component|auto_generated|address_reg_a [1] & (((\comb_3|altsyncram_component|auto_generated|address_reg_a [0])))) # 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_a [1] & ((\comb_3|altsyncram_component|auto_generated|address_reg_a [0] & ((\comb_3|altsyncram_component|auto_generated|ram_block1a80~portadataout ))) # 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_a [0] & (\comb_3|altsyncram_component|auto_generated|ram_block1a64~portadataout ))))

	.dataa(\comb_3|altsyncram_component|auto_generated|ram_block1a64~portadataout ),
	.datab(\comb_3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\comb_3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\comb_3|altsyncram_component|auto_generated|ram_block1a80~portadataout ),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux4|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~0 .lut_mask = 16'hF2C2;
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N22
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|decode2|w_anode1712w[3] (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|decode2|w_anode1712w [3] = (!\MAR_Register|Switch_13|Q~q  & (\MAR_Register|Switch_14|Q~q  & (\MAR_Register|Switch_15|Q~q  & \Memory_WE~input_o )))

	.dataa(\MAR_Register|Switch_13|Q~q ),
	.datab(\MAR_Register|Switch_14|Q~q ),
	.datac(\MAR_Register|Switch_15|Q~q ),
	.datad(\Memory_WE~input_o ),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|decode2|w_anode1712w [3]),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|decode2|w_anode1712w[3] .lut_mask = 16'h4000;
defparam \comb_3|altsyncram_component|auto_generated|decode2|w_anode1712w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y20_N20
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|decode3|w_anode1712w[3] (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|decode3|w_anode1712w [3] = (!\View_Address[13]~input_o  & (\View_Address[14]~input_o  & (\View_Address[15]~input_o  & \View_WE~input_o )))

	.dataa(\View_Address[13]~input_o ),
	.datab(\View_Address[14]~input_o ),
	.datac(\View_Address[15]~input_o ),
	.datad(\View_WE~input_o ),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|decode3|w_anode1712w [3]),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|decode3|w_anode1712w[3] .lut_mask = 16'h4000;
defparam \comb_3|altsyncram_component|auto_generated|decode3|w_anode1712w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N18
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1806w[3]~0 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1806w[3]~0_combout  = (!\MAR_Register|Switch_13|Q~q  & (\MAR_Register|Switch_14|Q~q  & \MAR_Register|Switch_15|Q~q ))

	.dataa(gnd),
	.datab(\MAR_Register|Switch_13|Q~q ),
	.datac(\MAR_Register|Switch_14|Q~q ),
	.datad(\MAR_Register|Switch_15|Q~q ),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1806w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1806w[3]~0 .lut_mask = 16'h3000;
defparam \comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1806w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y11_N12
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1806w[3]~0 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1806w[3]~0_combout  = (\View_Address[14]~input_o  & (\View_Address[15]~input_o  & !\View_Address[13]~input_o ))

	.dataa(\View_Address[14]~input_o ),
	.datab(\View_Address[15]~input_o ),
	.datac(\View_Address[13]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1806w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1806w[3]~0 .lut_mask = 16'h0808;
defparam \comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1806w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y8_N0
cycloneive_ram_block \comb_3|altsyncram_component|auto_generated|ram_block1a96 (
	.portawe(\comb_3|altsyncram_component|auto_generated|decode2|w_anode1712w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\comb_3|altsyncram_component|auto_generated|decode3|w_anode1712w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~inputclkctrl_outclk ),
	.clk1(\Clk_View~inputclkctrl_outclk ),
	.ena0(\comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1806w[3]~0_combout ),
	.ena1(\comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1806w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_Register|Switch_0|Q~q }),
	.portaaddr({\MAR_Register|Switch_12|Q~q ,\MAR_Register|Switch_11|Q~q ,\MAR_Register|Switch_10|Q~q ,\MAR_Register|Switch_9|Q~q ,\MAR_Register|Switch_8|Q~q ,\MAR_Register|Switch_7|Q~q ,\MAR_Register|Switch_6|Q~q ,\MAR_Register|Switch_5|Q~q ,\MAR_Register|Switch_4|Q~q ,
\MAR_Register|Switch_3|Q~q ,\MAR_Register|Switch_2|Q~q ,\MAR_Register|Switch_1|Q~q ,\MAR_Register|Switch_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\View_Data[0]~input_o }),
	.portbaddr({\View_Address[12]~input_o ,\View_Address[11]~input_o ,\View_Address[10]~input_o ,\View_Address[9]~input_o ,\View_Address[8]~input_o ,\View_Address[7]~input_o ,\View_Address[6]~input_o ,\View_Address[5]~input_o ,\View_Address[4]~input_o ,\View_Address[3]~input_o ,
\View_Address[2]~input_o ,\View_Address[1]~input_o ,\View_Address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_3|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus ),
	.portbdataout(\comb_3|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a96 .clk0_core_clock_enable = "ena0";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a96 .clk1_core_clock_enable = "ena1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_offset_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_width_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a96 .init_file = "Memory_Init.mif";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a96 .init_file_layout = "port_a";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a96 .logical_ram_name = "Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ALTSYNCRAM";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a96 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a96 .operation_mode = "bidir_dual_port";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a96 .port_a_byte_enable_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_bit_number = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a96 .port_a_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a96 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a96 .port_b_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a96 .port_b_address_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a96 .port_b_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a96 .port_b_data_in_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a96 .port_b_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a96 .port_b_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a96 .port_b_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a96 .port_b_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a96 .port_b_first_bit_number = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a96 .port_b_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a96 .port_b_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a96 .port_b_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a96 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a96 .port_b_read_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a96 .port_b_write_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a96 .ram_block_type = "M9K";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a96 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a96 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a96 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a96 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N20
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|decode2|w_anode1722w[3] (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|decode2|w_anode1722w [3] = (\Memory_WE~input_o  & (\MAR_Register|Switch_13|Q~q  & (\MAR_Register|Switch_14|Q~q  & \MAR_Register|Switch_15|Q~q )))

	.dataa(\Memory_WE~input_o ),
	.datab(\MAR_Register|Switch_13|Q~q ),
	.datac(\MAR_Register|Switch_14|Q~q ),
	.datad(\MAR_Register|Switch_15|Q~q ),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|decode2|w_anode1722w [3]),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|decode2|w_anode1722w[3] .lut_mask = 16'h8000;
defparam \comb_3|altsyncram_component|auto_generated|decode2|w_anode1722w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y20_N26
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|decode3|w_anode1722w[3] (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|decode3|w_anode1722w [3] = (\View_Address[13]~input_o  & (\View_Address[14]~input_o  & (\View_Address[15]~input_o  & \View_WE~input_o )))

	.dataa(\View_Address[13]~input_o ),
	.datab(\View_Address[14]~input_o ),
	.datac(\View_Address[15]~input_o ),
	.datad(\View_WE~input_o ),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|decode3|w_anode1722w [3]),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|decode3|w_anode1722w[3] .lut_mask = 16'h8000;
defparam \comb_3|altsyncram_component|auto_generated|decode3|w_anode1722w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N10
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1817w[3]~0 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1817w[3]~0_combout  = (\MAR_Register|Switch_13|Q~q  & (\MAR_Register|Switch_14|Q~q  & \MAR_Register|Switch_15|Q~q ))

	.dataa(gnd),
	.datab(\MAR_Register|Switch_13|Q~q ),
	.datac(\MAR_Register|Switch_14|Q~q ),
	.datad(\MAR_Register|Switch_15|Q~q ),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1817w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1817w[3]~0 .lut_mask = 16'hC000;
defparam \comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1817w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y11_N26
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1817w[3]~0 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1817w[3]~0_combout  = (\View_Address[14]~input_o  & (\View_Address[15]~input_o  & \View_Address[13]~input_o ))

	.dataa(\View_Address[14]~input_o ),
	.datab(\View_Address[15]~input_o ),
	.datac(\View_Address[13]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1817w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1817w[3]~0 .lut_mask = 16'h8080;
defparam \comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1817w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y22_N0
cycloneive_ram_block \comb_3|altsyncram_component|auto_generated|ram_block1a112 (
	.portawe(\comb_3|altsyncram_component|auto_generated|decode2|w_anode1722w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\comb_3|altsyncram_component|auto_generated|decode3|w_anode1722w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~inputclkctrl_outclk ),
	.clk1(\Clk_View~inputclkctrl_outclk ),
	.ena0(\comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1817w[3]~0_combout ),
	.ena1(\comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1817w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_Register|Switch_0|Q~q }),
	.portaaddr({\MAR_Register|Switch_12|Q~q ,\MAR_Register|Switch_11|Q~q ,\MAR_Register|Switch_10|Q~q ,\MAR_Register|Switch_9|Q~q ,\MAR_Register|Switch_8|Q~q ,\MAR_Register|Switch_7|Q~q ,\MAR_Register|Switch_6|Q~q ,\MAR_Register|Switch_5|Q~q ,\MAR_Register|Switch_4|Q~q ,
\MAR_Register|Switch_3|Q~q ,\MAR_Register|Switch_2|Q~q ,\MAR_Register|Switch_1|Q~q ,\MAR_Register|Switch_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\View_Data[0]~input_o }),
	.portbaddr({\View_Address[12]~input_o ,\View_Address[11]~input_o ,\View_Address[10]~input_o ,\View_Address[9]~input_o ,\View_Address[8]~input_o ,\View_Address[7]~input_o ,\View_Address[6]~input_o ,\View_Address[5]~input_o ,\View_Address[4]~input_o ,\View_Address[3]~input_o ,
\View_Address[2]~input_o ,\View_Address[1]~input_o ,\View_Address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_3|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus ),
	.portbdataout(\comb_3|altsyncram_component|auto_generated|ram_block1a112_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a112 .clk0_core_clock_enable = "ena0";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a112 .clk1_core_clock_enable = "ena1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a112 .data_interleave_offset_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a112 .data_interleave_width_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a112 .init_file = "Memory_Init.mif";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a112 .init_file_layout = "port_a";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a112 .logical_ram_name = "Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ALTSYNCRAM";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a112 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a112 .operation_mode = "bidir_dual_port";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a112 .port_a_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a112 .port_a_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a112 .port_a_byte_enable_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a112 .port_a_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a112 .port_a_first_bit_number = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a112 .port_a_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a112 .port_a_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a112 .port_a_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a112 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a112 .port_b_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a112 .port_b_address_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a112 .port_b_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a112 .port_b_data_in_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a112 .port_b_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a112 .port_b_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a112 .port_b_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a112 .port_b_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a112 .port_b_first_bit_number = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a112 .port_b_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a112 .port_b_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a112 .port_b_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a112 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a112 .port_b_read_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a112 .port_b_write_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a112 .ram_block_type = "M9K";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a112 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a112 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a112 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a112 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y14_N28
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux4|_~1 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux4|_~1_combout  = (\comb_3|altsyncram_component|auto_generated|address_reg_a [1] & ((\comb_3|altsyncram_component|auto_generated|mux4|_~0_combout  & 
// ((\comb_3|altsyncram_component|auto_generated|ram_block1a112~portadataout ))) # (!\comb_3|altsyncram_component|auto_generated|mux4|_~0_combout  & (\comb_3|altsyncram_component|auto_generated|ram_block1a96~portadataout )))) # 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_a [1] & (\comb_3|altsyncram_component|auto_generated|mux4|_~0_combout ))

	.dataa(\comb_3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\comb_3|altsyncram_component|auto_generated|mux4|_~0_combout ),
	.datac(\comb_3|altsyncram_component|auto_generated|ram_block1a96~portadataout ),
	.datad(\comb_3|altsyncram_component|auto_generated|ram_block1a112~portadataout ),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux4|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~1 .lut_mask = 16'hEC64;
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y23_N9
dffeas \comb_3|altsyncram_component|auto_generated|address_reg_a[2] (
	.clk(!\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MAR_Register|Switch_15|Q~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_3|altsyncram_component|auto_generated|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|address_reg_a[2] .is_wysiwyg = "true";
defparam \comb_3|altsyncram_component|auto_generated|address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y14_N10
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux4|_~4 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux4|_~4_combout  = (\comb_3|altsyncram_component|auto_generated|address_reg_a [2] & ((\comb_3|altsyncram_component|auto_generated|mux4|_~1_combout ))) # 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_a [2] & (\comb_3|altsyncram_component|auto_generated|mux4|_~3_combout ))

	.dataa(gnd),
	.datab(\comb_3|altsyncram_component|auto_generated|mux4|_~3_combout ),
	.datac(\comb_3|altsyncram_component|auto_generated|mux4|_~1_combout ),
	.datad(\comb_3|altsyncram_component|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux4|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~4 .lut_mask = 16'hF0CC;
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y19_N23
dffeas \MDR_Register|Switch_1|Q (
	.clk(!\Clk~inputclkctrl_outclk ),
	.d(\MAR_Register|Switch_1|Q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MDR_Register|Switch_7|Q~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MDR_Register|Switch_1|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MDR_Register|Switch_1|Q .is_wysiwyg = "true";
defparam \MDR_Register|Switch_1|Q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y35_N8
cycloneive_io_ibuf \View_Data[1]~input (
	.i(View_Data[1]),
	.ibar(gnd),
	.o(\View_Data[1]~input_o ));
// synopsys translate_off
defparam \View_Data[1]~input .bus_hold = "false";
defparam \View_Data[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X37_Y27_N0
cycloneive_ram_block \comb_3|altsyncram_component|auto_generated|ram_block1a49 (
	.portawe(\comb_3|altsyncram_component|auto_generated|decode2|w_anode1682w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\comb_3|altsyncram_component|auto_generated|decode3|w_anode1682w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~inputclkctrl_outclk ),
	.clk1(\Clk_View~inputclkctrl_outclk ),
	.ena0(\comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1773w[3]~0_combout ),
	.ena1(\comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1773w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_Register|Switch_1|Q~q }),
	.portaaddr({\MAR_Register|Switch_12|Q~q ,\MAR_Register|Switch_11|Q~q ,\MAR_Register|Switch_10|Q~q ,\MAR_Register|Switch_9|Q~q ,\MAR_Register|Switch_8|Q~q ,\MAR_Register|Switch_7|Q~q ,\MAR_Register|Switch_6|Q~q ,\MAR_Register|Switch_5|Q~q ,\MAR_Register|Switch_4|Q~q ,
\MAR_Register|Switch_3|Q~q ,\MAR_Register|Switch_2|Q~q ,\MAR_Register|Switch_1|Q~q ,\MAR_Register|Switch_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\View_Data[1]~input_o }),
	.portbaddr({\View_Address[12]~input_o ,\View_Address[11]~input_o ,\View_Address[10]~input_o ,\View_Address[9]~input_o ,\View_Address[8]~input_o ,\View_Address[7]~input_o ,\View_Address[6]~input_o ,\View_Address[5]~input_o ,\View_Address[4]~input_o ,\View_Address[3]~input_o ,
\View_Address[2]~input_o ,\View_Address[1]~input_o ,\View_Address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_3|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout(\comb_3|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a49 .clk1_core_clock_enable = "ena1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a49 .init_file = "Memory_Init.mif";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a49 .logical_ram_name = "Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ALTSYNCRAM";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a49 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a49 .operation_mode = "bidir_dual_port";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_in_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a49 .port_b_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a49 .port_b_first_bit_number = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a49 .port_b_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a49 .port_b_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a49 .port_b_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a49 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a49 .port_b_read_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a49 .port_b_write_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a49 .ram_block_type = "M9K";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a49 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a49 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a49 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a49 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y37_N0
cycloneive_ram_block \comb_3|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(\comb_3|altsyncram_component|auto_generated|decode2|w_anode1662w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\comb_3|altsyncram_component|auto_generated|decode3|w_anode1662w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~inputclkctrl_outclk ),
	.clk1(\Clk_View~inputclkctrl_outclk ),
	.ena0(\comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1751w[3]~0_combout ),
	.ena1(\comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1751w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_Register|Switch_1|Q~q }),
	.portaaddr({\MAR_Register|Switch_12|Q~q ,\MAR_Register|Switch_11|Q~q ,\MAR_Register|Switch_10|Q~q ,\MAR_Register|Switch_9|Q~q ,\MAR_Register|Switch_8|Q~q ,\MAR_Register|Switch_7|Q~q ,\MAR_Register|Switch_6|Q~q ,\MAR_Register|Switch_5|Q~q ,\MAR_Register|Switch_4|Q~q ,
\MAR_Register|Switch_3|Q~q ,\MAR_Register|Switch_2|Q~q ,\MAR_Register|Switch_1|Q~q ,\MAR_Register|Switch_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\View_Data[1]~input_o }),
	.portbaddr({\View_Address[12]~input_o ,\View_Address[11]~input_o ,\View_Address[10]~input_o ,\View_Address[9]~input_o ,\View_Address[8]~input_o ,\View_Address[7]~input_o ,\View_Address[6]~input_o ,\View_Address[5]~input_o ,\View_Address[4]~input_o ,\View_Address[3]~input_o ,
\View_Address[2]~input_o ,\View_Address[1]~input_o ,\View_Address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_3|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(\comb_3|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a17 .clk1_core_clock_enable = "ena1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a17 .init_file = "Memory_Init.mif";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ALTSYNCRAM";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "bidir_dual_port";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_in_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a17 .port_b_first_bit_number = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a17 .port_b_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a17 .port_b_write_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M9K";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y36_N0
cycloneive_ram_block \comb_3|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(\comb_3|altsyncram_component|auto_generated|decode2|w_anode1672w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\comb_3|altsyncram_component|auto_generated|decode3|w_anode1672w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~inputclkctrl_outclk ),
	.clk1(\Clk_View~inputclkctrl_outclk ),
	.ena0(\comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1762w[3]~0_combout ),
	.ena1(\comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1762w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_Register|Switch_1|Q~q }),
	.portaaddr({\MAR_Register|Switch_12|Q~q ,\MAR_Register|Switch_11|Q~q ,\MAR_Register|Switch_10|Q~q ,\MAR_Register|Switch_9|Q~q ,\MAR_Register|Switch_8|Q~q ,\MAR_Register|Switch_7|Q~q ,\MAR_Register|Switch_6|Q~q ,\MAR_Register|Switch_5|Q~q ,\MAR_Register|Switch_4|Q~q ,
\MAR_Register|Switch_3|Q~q ,\MAR_Register|Switch_2|Q~q ,\MAR_Register|Switch_1|Q~q ,\MAR_Register|Switch_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\View_Data[1]~input_o }),
	.portbaddr({\View_Address[12]~input_o ,\View_Address[11]~input_o ,\View_Address[10]~input_o ,\View_Address[9]~input_o ,\View_Address[8]~input_o ,\View_Address[7]~input_o ,\View_Address[6]~input_o ,\View_Address[5]~input_o ,\View_Address[4]~input_o ,\View_Address[3]~input_o ,
\View_Address[2]~input_o ,\View_Address[1]~input_o ,\View_Address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_3|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout(\comb_3|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a33 .clk1_core_clock_enable = "ena1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a33 .init_file = "Memory_Init.mif";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ALTSYNCRAM";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a33 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "bidir_dual_port";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_in_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a33 .port_b_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a33 .port_b_first_bit_number = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a33 .port_b_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a33 .port_b_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a33 .port_b_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a33 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a33 .port_b_read_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a33 .port_b_write_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M9K";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a33 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a33 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a33 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a33 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y32_N0
cycloneive_ram_block \comb_3|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\comb_3|altsyncram_component|auto_generated|decode2|w_anode1645w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\comb_3|altsyncram_component|auto_generated|decode3|w_anode1645w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~inputclkctrl_outclk ),
	.clk1(\Clk_View~inputclkctrl_outclk ),
	.ena0(\comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1733w [3]),
	.ena1(\comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1733w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_Register|Switch_1|Q~q }),
	.portaaddr({\MAR_Register|Switch_12|Q~q ,\MAR_Register|Switch_11|Q~q ,\MAR_Register|Switch_10|Q~q ,\MAR_Register|Switch_9|Q~q ,\MAR_Register|Switch_8|Q~q ,\MAR_Register|Switch_7|Q~q ,\MAR_Register|Switch_6|Q~q ,\MAR_Register|Switch_5|Q~q ,\MAR_Register|Switch_4|Q~q ,
\MAR_Register|Switch_3|Q~q ,\MAR_Register|Switch_2|Q~q ,\MAR_Register|Switch_1|Q~q ,\MAR_Register|Switch_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\View_Data[1]~input_o }),
	.portbaddr({\View_Address[12]~input_o ,\View_Address[11]~input_o ,\View_Address[10]~input_o ,\View_Address[9]~input_o ,\View_Address[8]~input_o ,\View_Address[7]~input_o ,\View_Address[6]~input_o ,\View_Address[5]~input_o ,\View_Address[4]~input_o ,\View_Address[3]~input_o ,
\View_Address[2]~input_o ,\View_Address[1]~input_o ,\View_Address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_3|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(\comb_3|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a1 .init_file = "Memory_Init.mif";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ALTSYNCRAM";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "bidir_dual_port";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_in_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a1 .port_b_write_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000016666;
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N10
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux4|_~7 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux4|_~7_combout  = (\comb_3|altsyncram_component|auto_generated|address_reg_a [1] & ((\comb_3|altsyncram_component|auto_generated|ram_block1a33~portadataout ) # 
// ((\comb_3|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\comb_3|altsyncram_component|auto_generated|address_reg_a [1] & (((!\comb_3|altsyncram_component|auto_generated|address_reg_a [0] & 
// \comb_3|altsyncram_component|auto_generated|ram_block1a1~portadataout ))))

	.dataa(\comb_3|altsyncram_component|auto_generated|ram_block1a33~portadataout ),
	.datab(\comb_3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\comb_3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\comb_3|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux4|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~7 .lut_mask = 16'hCBC8;
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N4
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux4|_~8 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux4|_~8_combout  = (\comb_3|altsyncram_component|auto_generated|address_reg_a [0] & ((\comb_3|altsyncram_component|auto_generated|mux4|_~7_combout  & 
// (\comb_3|altsyncram_component|auto_generated|ram_block1a49~portadataout )) # (!\comb_3|altsyncram_component|auto_generated|mux4|_~7_combout  & ((\comb_3|altsyncram_component|auto_generated|ram_block1a17~portadataout ))))) # 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_a [0] & (((\comb_3|altsyncram_component|auto_generated|mux4|_~7_combout ))))

	.dataa(\comb_3|altsyncram_component|auto_generated|ram_block1a49~portadataout ),
	.datab(\comb_3|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.datac(\comb_3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\comb_3|altsyncram_component|auto_generated|mux4|_~7_combout ),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux4|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~8 .lut_mask = 16'hAFC0;
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y27_N0
cycloneive_ram_block \comb_3|altsyncram_component|auto_generated|ram_block1a113 (
	.portawe(\comb_3|altsyncram_component|auto_generated|decode2|w_anode1722w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\comb_3|altsyncram_component|auto_generated|decode3|w_anode1722w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~inputclkctrl_outclk ),
	.clk1(\Clk_View~inputclkctrl_outclk ),
	.ena0(\comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1817w[3]~0_combout ),
	.ena1(\comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1817w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_Register|Switch_1|Q~q }),
	.portaaddr({\MAR_Register|Switch_12|Q~q ,\MAR_Register|Switch_11|Q~q ,\MAR_Register|Switch_10|Q~q ,\MAR_Register|Switch_9|Q~q ,\MAR_Register|Switch_8|Q~q ,\MAR_Register|Switch_7|Q~q ,\MAR_Register|Switch_6|Q~q ,\MAR_Register|Switch_5|Q~q ,\MAR_Register|Switch_4|Q~q ,
\MAR_Register|Switch_3|Q~q ,\MAR_Register|Switch_2|Q~q ,\MAR_Register|Switch_1|Q~q ,\MAR_Register|Switch_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\View_Data[1]~input_o }),
	.portbaddr({\View_Address[12]~input_o ,\View_Address[11]~input_o ,\View_Address[10]~input_o ,\View_Address[9]~input_o ,\View_Address[8]~input_o ,\View_Address[7]~input_o ,\View_Address[6]~input_o ,\View_Address[5]~input_o ,\View_Address[4]~input_o ,\View_Address[3]~input_o ,
\View_Address[2]~input_o ,\View_Address[1]~input_o ,\View_Address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_3|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus ),
	.portbdataout(\comb_3|altsyncram_component|auto_generated|ram_block1a113_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a113 .clk0_core_clock_enable = "ena0";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a113 .clk1_core_clock_enable = "ena1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a113 .data_interleave_offset_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a113 .data_interleave_width_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a113 .init_file = "Memory_Init.mif";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a113 .init_file_layout = "port_a";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a113 .logical_ram_name = "Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ALTSYNCRAM";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a113 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a113 .operation_mode = "bidir_dual_port";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a113 .port_a_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a113 .port_a_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a113 .port_a_byte_enable_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a113 .port_a_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a113 .port_a_first_bit_number = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a113 .port_a_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a113 .port_a_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a113 .port_a_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a113 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a113 .port_b_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a113 .port_b_address_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a113 .port_b_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a113 .port_b_data_in_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a113 .port_b_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a113 .port_b_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a113 .port_b_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a113 .port_b_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a113 .port_b_first_bit_number = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a113 .port_b_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a113 .port_b_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a113 .port_b_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a113 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a113 .port_b_read_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a113 .port_b_write_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a113 .ram_block_type = "M9K";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a113 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a113 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a113 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a113 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y29_N0
cycloneive_ram_block \comb_3|altsyncram_component|auto_generated|ram_block1a65 (
	.portawe(\comb_3|altsyncram_component|auto_generated|decode2|w_anode1692w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\comb_3|altsyncram_component|auto_generated|decode3|w_anode1692w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~inputclkctrl_outclk ),
	.clk1(\Clk_View~inputclkctrl_outclk ),
	.ena0(\comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1784w[3]~0_combout ),
	.ena1(\comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1784w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_Register|Switch_1|Q~q }),
	.portaaddr({\MAR_Register|Switch_12|Q~q ,\MAR_Register|Switch_11|Q~q ,\MAR_Register|Switch_10|Q~q ,\MAR_Register|Switch_9|Q~q ,\MAR_Register|Switch_8|Q~q ,\MAR_Register|Switch_7|Q~q ,\MAR_Register|Switch_6|Q~q ,\MAR_Register|Switch_5|Q~q ,\MAR_Register|Switch_4|Q~q ,
\MAR_Register|Switch_3|Q~q ,\MAR_Register|Switch_2|Q~q ,\MAR_Register|Switch_1|Q~q ,\MAR_Register|Switch_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\View_Data[1]~input_o }),
	.portbaddr({\View_Address[12]~input_o ,\View_Address[11]~input_o ,\View_Address[10]~input_o ,\View_Address[9]~input_o ,\View_Address[8]~input_o ,\View_Address[7]~input_o ,\View_Address[6]~input_o ,\View_Address[5]~input_o ,\View_Address[4]~input_o ,\View_Address[3]~input_o ,
\View_Address[2]~input_o ,\View_Address[1]~input_o ,\View_Address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_3|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus ),
	.portbdataout(\comb_3|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a65 .clk0_core_clock_enable = "ena0";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a65 .clk1_core_clock_enable = "ena1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a65 .init_file = "Memory_Init.mif";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a65 .init_file_layout = "port_a";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a65 .logical_ram_name = "Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ALTSYNCRAM";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a65 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a65 .operation_mode = "bidir_dual_port";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a65 .port_a_byte_enable_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_bit_number = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a65 .port_a_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a65 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_in_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a65 .port_b_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a65 .port_b_first_bit_number = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a65 .port_b_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a65 .port_b_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a65 .port_b_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a65 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a65 .port_b_read_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a65 .port_b_write_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a65 .ram_block_type = "M9K";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a65 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a65 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a65 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a65 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y33_N0
cycloneive_ram_block \comb_3|altsyncram_component|auto_generated|ram_block1a81 (
	.portawe(\comb_3|altsyncram_component|auto_generated|decode2|w_anode1702w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\comb_3|altsyncram_component|auto_generated|decode3|w_anode1702w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~inputclkctrl_outclk ),
	.clk1(\Clk_View~inputclkctrl_outclk ),
	.ena0(\comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1795w[3]~0_combout ),
	.ena1(\comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1795w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_Register|Switch_1|Q~q }),
	.portaaddr({\MAR_Register|Switch_12|Q~q ,\MAR_Register|Switch_11|Q~q ,\MAR_Register|Switch_10|Q~q ,\MAR_Register|Switch_9|Q~q ,\MAR_Register|Switch_8|Q~q ,\MAR_Register|Switch_7|Q~q ,\MAR_Register|Switch_6|Q~q ,\MAR_Register|Switch_5|Q~q ,\MAR_Register|Switch_4|Q~q ,
\MAR_Register|Switch_3|Q~q ,\MAR_Register|Switch_2|Q~q ,\MAR_Register|Switch_1|Q~q ,\MAR_Register|Switch_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\View_Data[1]~input_o }),
	.portbaddr({\View_Address[12]~input_o ,\View_Address[11]~input_o ,\View_Address[10]~input_o ,\View_Address[9]~input_o ,\View_Address[8]~input_o ,\View_Address[7]~input_o ,\View_Address[6]~input_o ,\View_Address[5]~input_o ,\View_Address[4]~input_o ,\View_Address[3]~input_o ,
\View_Address[2]~input_o ,\View_Address[1]~input_o ,\View_Address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_3|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus ),
	.portbdataout(\comb_3|altsyncram_component|auto_generated|ram_block1a81_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a81 .clk0_core_clock_enable = "ena0";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a81 .clk1_core_clock_enable = "ena1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_offset_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_width_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a81 .init_file = "Memory_Init.mif";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a81 .init_file_layout = "port_a";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a81 .logical_ram_name = "Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ALTSYNCRAM";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a81 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a81 .operation_mode = "bidir_dual_port";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a81 .port_a_byte_enable_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_bit_number = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a81 .port_a_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a81 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_in_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a81 .port_b_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a81 .port_b_first_bit_number = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a81 .port_b_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a81 .port_b_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a81 .port_b_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a81 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a81 .port_b_read_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a81 .port_b_write_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a81 .ram_block_type = "M9K";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a81 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a81 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a81 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a81 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N8
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux4|_~5 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux4|_~5_combout  = (\comb_3|altsyncram_component|auto_generated|address_reg_a [1] & (((\comb_3|altsyncram_component|auto_generated|address_reg_a [0])))) # 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_a [1] & ((\comb_3|altsyncram_component|auto_generated|address_reg_a [0] & ((\comb_3|altsyncram_component|auto_generated|ram_block1a81~portadataout ))) # 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_a [0] & (\comb_3|altsyncram_component|auto_generated|ram_block1a65~portadataout ))))

	.dataa(\comb_3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\comb_3|altsyncram_component|auto_generated|ram_block1a65~portadataout ),
	.datac(\comb_3|altsyncram_component|auto_generated|ram_block1a81~portadataout ),
	.datad(\comb_3|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux4|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~5 .lut_mask = 16'hFA44;
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y29_N0
cycloneive_ram_block \comb_3|altsyncram_component|auto_generated|ram_block1a97 (
	.portawe(\comb_3|altsyncram_component|auto_generated|decode2|w_anode1712w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\comb_3|altsyncram_component|auto_generated|decode3|w_anode1712w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~inputclkctrl_outclk ),
	.clk1(\Clk_View~inputclkctrl_outclk ),
	.ena0(\comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1806w[3]~0_combout ),
	.ena1(\comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1806w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_Register|Switch_1|Q~q }),
	.portaaddr({\MAR_Register|Switch_12|Q~q ,\MAR_Register|Switch_11|Q~q ,\MAR_Register|Switch_10|Q~q ,\MAR_Register|Switch_9|Q~q ,\MAR_Register|Switch_8|Q~q ,\MAR_Register|Switch_7|Q~q ,\MAR_Register|Switch_6|Q~q ,\MAR_Register|Switch_5|Q~q ,\MAR_Register|Switch_4|Q~q ,
\MAR_Register|Switch_3|Q~q ,\MAR_Register|Switch_2|Q~q ,\MAR_Register|Switch_1|Q~q ,\MAR_Register|Switch_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\View_Data[1]~input_o }),
	.portbaddr({\View_Address[12]~input_o ,\View_Address[11]~input_o ,\View_Address[10]~input_o ,\View_Address[9]~input_o ,\View_Address[8]~input_o ,\View_Address[7]~input_o ,\View_Address[6]~input_o ,\View_Address[5]~input_o ,\View_Address[4]~input_o ,\View_Address[3]~input_o ,
\View_Address[2]~input_o ,\View_Address[1]~input_o ,\View_Address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_3|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus ),
	.portbdataout(\comb_3|altsyncram_component|auto_generated|ram_block1a97_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a97 .clk0_core_clock_enable = "ena0";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a97 .clk1_core_clock_enable = "ena1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a97 .data_interleave_offset_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a97 .data_interleave_width_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a97 .init_file = "Memory_Init.mif";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a97 .init_file_layout = "port_a";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a97 .logical_ram_name = "Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ALTSYNCRAM";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a97 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a97 .operation_mode = "bidir_dual_port";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a97 .port_a_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a97 .port_a_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a97 .port_a_byte_enable_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a97 .port_a_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a97 .port_a_first_bit_number = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a97 .port_a_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a97 .port_a_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a97 .port_a_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a97 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a97 .port_b_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a97 .port_b_address_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a97 .port_b_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a97 .port_b_data_in_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a97 .port_b_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a97 .port_b_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a97 .port_b_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a97 .port_b_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a97 .port_b_first_bit_number = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a97 .port_b_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a97 .port_b_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a97 .port_b_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a97 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a97 .port_b_read_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a97 .port_b_write_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a97 .ram_block_type = "M9K";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a97 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a97 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a97 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a97 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N28
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux4|_~6 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux4|_~6_combout  = (\comb_3|altsyncram_component|auto_generated|mux4|_~5_combout  & ((\comb_3|altsyncram_component|auto_generated|ram_block1a113~portadataout ) # 
// ((!\comb_3|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\comb_3|altsyncram_component|auto_generated|mux4|_~5_combout  & (((\comb_3|altsyncram_component|auto_generated|address_reg_a [1] & 
// \comb_3|altsyncram_component|auto_generated|ram_block1a97~portadataout ))))

	.dataa(\comb_3|altsyncram_component|auto_generated|ram_block1a113~portadataout ),
	.datab(\comb_3|altsyncram_component|auto_generated|mux4|_~5_combout ),
	.datac(\comb_3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\comb_3|altsyncram_component|auto_generated|ram_block1a97~portadataout ),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux4|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~6 .lut_mask = 16'hBC8C;
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N22
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux4|_~9 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux4|_~9_combout  = (\comb_3|altsyncram_component|auto_generated|address_reg_a [2] & ((\comb_3|altsyncram_component|auto_generated|mux4|_~6_combout ))) # 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_a [2] & (\comb_3|altsyncram_component|auto_generated|mux4|_~8_combout ))

	.dataa(gnd),
	.datab(\comb_3|altsyncram_component|auto_generated|mux4|_~8_combout ),
	.datac(\comb_3|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\comb_3|altsyncram_component|auto_generated|mux4|_~6_combout ),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux4|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~9 .lut_mask = 16'hFC0C;
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y19_N25
dffeas \MDR_Register|Switch_2|Q (
	.clk(!\Clk~inputclkctrl_outclk ),
	.d(\MAR_Register|Switch_2|Q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MDR_Register|Switch_7|Q~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MDR_Register|Switch_2|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MDR_Register|Switch_2|Q .is_wysiwyg = "true";
defparam \MDR_Register|Switch_2|Q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y26_N15
cycloneive_io_ibuf \View_Data[2]~input (
	.i(View_Data[2]),
	.ibar(gnd),
	.o(\View_Data[2]~input_o ));
// synopsys translate_off
defparam \View_Data[2]~input .bus_hold = "false";
defparam \View_Data[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X78_Y24_N0
cycloneive_ram_block \comb_3|altsyncram_component|auto_generated|ram_block1a50 (
	.portawe(\comb_3|altsyncram_component|auto_generated|decode2|w_anode1682w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\comb_3|altsyncram_component|auto_generated|decode3|w_anode1682w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~inputclkctrl_outclk ),
	.clk1(\Clk_View~inputclkctrl_outclk ),
	.ena0(\comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1773w[3]~0_combout ),
	.ena1(\comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1773w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_Register|Switch_2|Q~q }),
	.portaaddr({\MAR_Register|Switch_12|Q~q ,\MAR_Register|Switch_11|Q~q ,\MAR_Register|Switch_10|Q~q ,\MAR_Register|Switch_9|Q~q ,\MAR_Register|Switch_8|Q~q ,\MAR_Register|Switch_7|Q~q ,\MAR_Register|Switch_6|Q~q ,\MAR_Register|Switch_5|Q~q ,\MAR_Register|Switch_4|Q~q ,
\MAR_Register|Switch_3|Q~q ,\MAR_Register|Switch_2|Q~q ,\MAR_Register|Switch_1|Q~q ,\MAR_Register|Switch_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\View_Data[2]~input_o }),
	.portbaddr({\View_Address[12]~input_o ,\View_Address[11]~input_o ,\View_Address[10]~input_o ,\View_Address[9]~input_o ,\View_Address[8]~input_o ,\View_Address[7]~input_o ,\View_Address[6]~input_o ,\View_Address[5]~input_o ,\View_Address[4]~input_o ,\View_Address[3]~input_o ,
\View_Address[2]~input_o ,\View_Address[1]~input_o ,\View_Address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_3|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout(\comb_3|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a50 .clk1_core_clock_enable = "ena1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a50 .init_file = "Memory_Init.mif";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a50 .logical_ram_name = "Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ALTSYNCRAM";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a50 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a50 .operation_mode = "bidir_dual_port";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_in_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a50 .port_b_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a50 .port_b_first_bit_number = 2;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a50 .port_b_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a50 .port_b_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a50 .port_b_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a50 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a50 .port_b_read_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a50 .port_b_write_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a50 .ram_block_type = "M9K";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a50 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a50 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a50 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a50 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y33_N0
cycloneive_ram_block \comb_3|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(\comb_3|altsyncram_component|auto_generated|decode2|w_anode1662w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\comb_3|altsyncram_component|auto_generated|decode3|w_anode1662w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~inputclkctrl_outclk ),
	.clk1(\Clk_View~inputclkctrl_outclk ),
	.ena0(\comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1751w[3]~0_combout ),
	.ena1(\comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1751w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_Register|Switch_2|Q~q }),
	.portaaddr({\MAR_Register|Switch_12|Q~q ,\MAR_Register|Switch_11|Q~q ,\MAR_Register|Switch_10|Q~q ,\MAR_Register|Switch_9|Q~q ,\MAR_Register|Switch_8|Q~q ,\MAR_Register|Switch_7|Q~q ,\MAR_Register|Switch_6|Q~q ,\MAR_Register|Switch_5|Q~q ,\MAR_Register|Switch_4|Q~q ,
\MAR_Register|Switch_3|Q~q ,\MAR_Register|Switch_2|Q~q ,\MAR_Register|Switch_1|Q~q ,\MAR_Register|Switch_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\View_Data[2]~input_o }),
	.portbaddr({\View_Address[12]~input_o ,\View_Address[11]~input_o ,\View_Address[10]~input_o ,\View_Address[9]~input_o ,\View_Address[8]~input_o ,\View_Address[7]~input_o ,\View_Address[6]~input_o ,\View_Address[5]~input_o ,\View_Address[4]~input_o ,\View_Address[3]~input_o ,
\View_Address[2]~input_o ,\View_Address[1]~input_o ,\View_Address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_3|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(\comb_3|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a18 .clk1_core_clock_enable = "ena1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a18 .init_file = "Memory_Init.mif";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ALTSYNCRAM";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "bidir_dual_port";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_in_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_bit_number = 2;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a18 .port_b_write_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M9K";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y34_N0
cycloneive_ram_block \comb_3|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(\comb_3|altsyncram_component|auto_generated|decode2|w_anode1672w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\comb_3|altsyncram_component|auto_generated|decode3|w_anode1672w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~inputclkctrl_outclk ),
	.clk1(\Clk_View~inputclkctrl_outclk ),
	.ena0(\comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1762w[3]~0_combout ),
	.ena1(\comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1762w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_Register|Switch_2|Q~q }),
	.portaaddr({\MAR_Register|Switch_12|Q~q ,\MAR_Register|Switch_11|Q~q ,\MAR_Register|Switch_10|Q~q ,\MAR_Register|Switch_9|Q~q ,\MAR_Register|Switch_8|Q~q ,\MAR_Register|Switch_7|Q~q ,\MAR_Register|Switch_6|Q~q ,\MAR_Register|Switch_5|Q~q ,\MAR_Register|Switch_4|Q~q ,
\MAR_Register|Switch_3|Q~q ,\MAR_Register|Switch_2|Q~q ,\MAR_Register|Switch_1|Q~q ,\MAR_Register|Switch_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\View_Data[2]~input_o }),
	.portbaddr({\View_Address[12]~input_o ,\View_Address[11]~input_o ,\View_Address[10]~input_o ,\View_Address[9]~input_o ,\View_Address[8]~input_o ,\View_Address[7]~input_o ,\View_Address[6]~input_o ,\View_Address[5]~input_o ,\View_Address[4]~input_o ,\View_Address[3]~input_o ,
\View_Address[2]~input_o ,\View_Address[1]~input_o ,\View_Address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_3|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout(\comb_3|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a34 .clk1_core_clock_enable = "ena1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a34 .init_file = "Memory_Init.mif";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ALTSYNCRAM";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a34 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "bidir_dual_port";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_in_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a34 .port_b_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a34 .port_b_first_bit_number = 2;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a34 .port_b_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a34 .port_b_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a34 .port_b_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a34 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a34 .port_b_read_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a34 .port_b_write_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M9K";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a34 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a34 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a34 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a34 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y28_N0
cycloneive_ram_block \comb_3|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\comb_3|altsyncram_component|auto_generated|decode2|w_anode1645w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\comb_3|altsyncram_component|auto_generated|decode3|w_anode1645w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~inputclkctrl_outclk ),
	.clk1(\Clk_View~inputclkctrl_outclk ),
	.ena0(\comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1733w [3]),
	.ena1(\comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1733w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_Register|Switch_2|Q~q }),
	.portaaddr({\MAR_Register|Switch_12|Q~q ,\MAR_Register|Switch_11|Q~q ,\MAR_Register|Switch_10|Q~q ,\MAR_Register|Switch_9|Q~q ,\MAR_Register|Switch_8|Q~q ,\MAR_Register|Switch_7|Q~q ,\MAR_Register|Switch_6|Q~q ,\MAR_Register|Switch_5|Q~q ,\MAR_Register|Switch_4|Q~q ,
\MAR_Register|Switch_3|Q~q ,\MAR_Register|Switch_2|Q~q ,\MAR_Register|Switch_1|Q~q ,\MAR_Register|Switch_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\View_Data[2]~input_o }),
	.portbaddr({\View_Address[12]~input_o ,\View_Address[11]~input_o ,\View_Address[10]~input_o ,\View_Address[9]~input_o ,\View_Address[8]~input_o ,\View_Address[7]~input_o ,\View_Address[6]~input_o ,\View_Address[5]~input_o ,\View_Address[4]~input_o ,\View_Address[3]~input_o ,
\View_Address[2]~input_o ,\View_Address[1]~input_o ,\View_Address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_3|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(\comb_3|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a2 .init_file = "Memory_Init.mif";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ALTSYNCRAM";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "bidir_dual_port";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_in_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a2 .port_b_write_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000017878;
// synopsys translate_on

// Location: LCCOMB_X70_Y26_N16
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux4|_~12 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux4|_~12_combout  = (\comb_3|altsyncram_component|auto_generated|address_reg_a [0] & (((\comb_3|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_a [0] & ((\comb_3|altsyncram_component|auto_generated|address_reg_a [1] & (\comb_3|altsyncram_component|auto_generated|ram_block1a34~portadataout )) # 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_a [1] & ((\comb_3|altsyncram_component|auto_generated|ram_block1a2~portadataout )))))

	.dataa(\comb_3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\comb_3|altsyncram_component|auto_generated|ram_block1a34~portadataout ),
	.datac(\comb_3|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.datad(\comb_3|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux4|_~12_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~12 .lut_mask = 16'hEE50;
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y26_N22
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux4|_~13 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux4|_~13_combout  = (\comb_3|altsyncram_component|auto_generated|address_reg_a [0] & ((\comb_3|altsyncram_component|auto_generated|mux4|_~12_combout  & 
// (\comb_3|altsyncram_component|auto_generated|ram_block1a50~portadataout )) # (!\comb_3|altsyncram_component|auto_generated|mux4|_~12_combout  & ((\comb_3|altsyncram_component|auto_generated|ram_block1a18~portadataout ))))) # 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_a [0] & (((\comb_3|altsyncram_component|auto_generated|mux4|_~12_combout ))))

	.dataa(\comb_3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\comb_3|altsyncram_component|auto_generated|ram_block1a50~portadataout ),
	.datac(\comb_3|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.datad(\comb_3|altsyncram_component|auto_generated|mux4|_~12_combout ),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux4|_~13_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~13 .lut_mask = 16'hDDA0;
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y23_N0
cycloneive_ram_block \comb_3|altsyncram_component|auto_generated|ram_block1a114 (
	.portawe(\comb_3|altsyncram_component|auto_generated|decode2|w_anode1722w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\comb_3|altsyncram_component|auto_generated|decode3|w_anode1722w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~inputclkctrl_outclk ),
	.clk1(\Clk_View~inputclkctrl_outclk ),
	.ena0(\comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1817w[3]~0_combout ),
	.ena1(\comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1817w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_Register|Switch_2|Q~q }),
	.portaaddr({\MAR_Register|Switch_12|Q~q ,\MAR_Register|Switch_11|Q~q ,\MAR_Register|Switch_10|Q~q ,\MAR_Register|Switch_9|Q~q ,\MAR_Register|Switch_8|Q~q ,\MAR_Register|Switch_7|Q~q ,\MAR_Register|Switch_6|Q~q ,\MAR_Register|Switch_5|Q~q ,\MAR_Register|Switch_4|Q~q ,
\MAR_Register|Switch_3|Q~q ,\MAR_Register|Switch_2|Q~q ,\MAR_Register|Switch_1|Q~q ,\MAR_Register|Switch_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\View_Data[2]~input_o }),
	.portbaddr({\View_Address[12]~input_o ,\View_Address[11]~input_o ,\View_Address[10]~input_o ,\View_Address[9]~input_o ,\View_Address[8]~input_o ,\View_Address[7]~input_o ,\View_Address[6]~input_o ,\View_Address[5]~input_o ,\View_Address[4]~input_o ,\View_Address[3]~input_o ,
\View_Address[2]~input_o ,\View_Address[1]~input_o ,\View_Address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_3|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus ),
	.portbdataout(\comb_3|altsyncram_component|auto_generated|ram_block1a114_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a114 .clk0_core_clock_enable = "ena0";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a114 .clk1_core_clock_enable = "ena1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a114 .data_interleave_offset_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a114 .data_interleave_width_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a114 .init_file = "Memory_Init.mif";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a114 .init_file_layout = "port_a";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a114 .logical_ram_name = "Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ALTSYNCRAM";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a114 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a114 .operation_mode = "bidir_dual_port";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a114 .port_a_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a114 .port_a_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a114 .port_a_byte_enable_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a114 .port_a_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a114 .port_a_first_bit_number = 2;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a114 .port_a_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a114 .port_a_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a114 .port_a_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a114 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a114 .port_b_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a114 .port_b_address_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a114 .port_b_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a114 .port_b_data_in_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a114 .port_b_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a114 .port_b_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a114 .port_b_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a114 .port_b_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a114 .port_b_first_bit_number = 2;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a114 .port_b_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a114 .port_b_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a114 .port_b_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a114 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a114 .port_b_read_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a114 .port_b_write_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a114 .ram_block_type = "M9K";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a114 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a114 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a114 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a114 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y30_N0
cycloneive_ram_block \comb_3|altsyncram_component|auto_generated|ram_block1a66 (
	.portawe(\comb_3|altsyncram_component|auto_generated|decode2|w_anode1692w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\comb_3|altsyncram_component|auto_generated|decode3|w_anode1692w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~inputclkctrl_outclk ),
	.clk1(\Clk_View~inputclkctrl_outclk ),
	.ena0(\comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1784w[3]~0_combout ),
	.ena1(\comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1784w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_Register|Switch_2|Q~q }),
	.portaaddr({\MAR_Register|Switch_12|Q~q ,\MAR_Register|Switch_11|Q~q ,\MAR_Register|Switch_10|Q~q ,\MAR_Register|Switch_9|Q~q ,\MAR_Register|Switch_8|Q~q ,\MAR_Register|Switch_7|Q~q ,\MAR_Register|Switch_6|Q~q ,\MAR_Register|Switch_5|Q~q ,\MAR_Register|Switch_4|Q~q ,
\MAR_Register|Switch_3|Q~q ,\MAR_Register|Switch_2|Q~q ,\MAR_Register|Switch_1|Q~q ,\MAR_Register|Switch_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\View_Data[2]~input_o }),
	.portbaddr({\View_Address[12]~input_o ,\View_Address[11]~input_o ,\View_Address[10]~input_o ,\View_Address[9]~input_o ,\View_Address[8]~input_o ,\View_Address[7]~input_o ,\View_Address[6]~input_o ,\View_Address[5]~input_o ,\View_Address[4]~input_o ,\View_Address[3]~input_o ,
\View_Address[2]~input_o ,\View_Address[1]~input_o ,\View_Address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_3|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus ),
	.portbdataout(\comb_3|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a66 .clk0_core_clock_enable = "ena0";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a66 .clk1_core_clock_enable = "ena1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a66 .init_file = "Memory_Init.mif";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a66 .init_file_layout = "port_a";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a66 .logical_ram_name = "Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ALTSYNCRAM";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a66 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a66 .operation_mode = "bidir_dual_port";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_bit_number = 2;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a66 .port_a_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_in_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a66 .port_b_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a66 .port_b_first_bit_number = 2;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a66 .port_b_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a66 .port_b_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a66 .port_b_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a66 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a66 .port_b_read_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a66 .port_b_write_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a66 .ram_block_type = "M9K";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a66 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a66 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a66 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a66 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y33_N0
cycloneive_ram_block \comb_3|altsyncram_component|auto_generated|ram_block1a82 (
	.portawe(\comb_3|altsyncram_component|auto_generated|decode2|w_anode1702w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\comb_3|altsyncram_component|auto_generated|decode3|w_anode1702w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~inputclkctrl_outclk ),
	.clk1(\Clk_View~inputclkctrl_outclk ),
	.ena0(\comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1795w[3]~0_combout ),
	.ena1(\comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1795w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_Register|Switch_2|Q~q }),
	.portaaddr({\MAR_Register|Switch_12|Q~q ,\MAR_Register|Switch_11|Q~q ,\MAR_Register|Switch_10|Q~q ,\MAR_Register|Switch_9|Q~q ,\MAR_Register|Switch_8|Q~q ,\MAR_Register|Switch_7|Q~q ,\MAR_Register|Switch_6|Q~q ,\MAR_Register|Switch_5|Q~q ,\MAR_Register|Switch_4|Q~q ,
\MAR_Register|Switch_3|Q~q ,\MAR_Register|Switch_2|Q~q ,\MAR_Register|Switch_1|Q~q ,\MAR_Register|Switch_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\View_Data[2]~input_o }),
	.portbaddr({\View_Address[12]~input_o ,\View_Address[11]~input_o ,\View_Address[10]~input_o ,\View_Address[9]~input_o ,\View_Address[8]~input_o ,\View_Address[7]~input_o ,\View_Address[6]~input_o ,\View_Address[5]~input_o ,\View_Address[4]~input_o ,\View_Address[3]~input_o ,
\View_Address[2]~input_o ,\View_Address[1]~input_o ,\View_Address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_3|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus ),
	.portbdataout(\comb_3|altsyncram_component|auto_generated|ram_block1a82_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a82 .clk0_core_clock_enable = "ena0";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a82 .clk1_core_clock_enable = "ena1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_offset_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_width_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a82 .init_file = "Memory_Init.mif";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a82 .init_file_layout = "port_a";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a82 .logical_ram_name = "Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ALTSYNCRAM";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a82 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a82 .operation_mode = "bidir_dual_port";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a82 .port_a_byte_enable_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_bit_number = 2;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a82 .port_a_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a82 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_in_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a82 .port_b_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a82 .port_b_first_bit_number = 2;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a82 .port_b_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a82 .port_b_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a82 .port_b_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a82 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a82 .port_b_read_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a82 .port_b_write_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a82 .ram_block_type = "M9K";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a82 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a82 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a82 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a82 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X70_Y26_N20
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux4|_~10 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux4|_~10_combout  = (\comb_3|altsyncram_component|auto_generated|address_reg_a [0] & (((\comb_3|altsyncram_component|auto_generated|ram_block1a82~portadataout ) # 
// (\comb_3|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\comb_3|altsyncram_component|auto_generated|address_reg_a [0] & (\comb_3|altsyncram_component|auto_generated|ram_block1a66~portadataout  & 
// ((!\comb_3|altsyncram_component|auto_generated|address_reg_a [1]))))

	.dataa(\comb_3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\comb_3|altsyncram_component|auto_generated|ram_block1a66~portadataout ),
	.datac(\comb_3|altsyncram_component|auto_generated|ram_block1a82~portadataout ),
	.datad(\comb_3|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux4|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~10 .lut_mask = 16'hAAE4;
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y29_N0
cycloneive_ram_block \comb_3|altsyncram_component|auto_generated|ram_block1a98 (
	.portawe(\comb_3|altsyncram_component|auto_generated|decode2|w_anode1712w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\comb_3|altsyncram_component|auto_generated|decode3|w_anode1712w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~inputclkctrl_outclk ),
	.clk1(\Clk_View~inputclkctrl_outclk ),
	.ena0(\comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1806w[3]~0_combout ),
	.ena1(\comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1806w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_Register|Switch_2|Q~q }),
	.portaaddr({\MAR_Register|Switch_12|Q~q ,\MAR_Register|Switch_11|Q~q ,\MAR_Register|Switch_10|Q~q ,\MAR_Register|Switch_9|Q~q ,\MAR_Register|Switch_8|Q~q ,\MAR_Register|Switch_7|Q~q ,\MAR_Register|Switch_6|Q~q ,\MAR_Register|Switch_5|Q~q ,\MAR_Register|Switch_4|Q~q ,
\MAR_Register|Switch_3|Q~q ,\MAR_Register|Switch_2|Q~q ,\MAR_Register|Switch_1|Q~q ,\MAR_Register|Switch_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\View_Data[2]~input_o }),
	.portbaddr({\View_Address[12]~input_o ,\View_Address[11]~input_o ,\View_Address[10]~input_o ,\View_Address[9]~input_o ,\View_Address[8]~input_o ,\View_Address[7]~input_o ,\View_Address[6]~input_o ,\View_Address[5]~input_o ,\View_Address[4]~input_o ,\View_Address[3]~input_o ,
\View_Address[2]~input_o ,\View_Address[1]~input_o ,\View_Address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_3|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus ),
	.portbdataout(\comb_3|altsyncram_component|auto_generated|ram_block1a98_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a98 .clk0_core_clock_enable = "ena0";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a98 .clk1_core_clock_enable = "ena1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a98 .data_interleave_offset_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a98 .data_interleave_width_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a98 .init_file = "Memory_Init.mif";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a98 .init_file_layout = "port_a";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a98 .logical_ram_name = "Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ALTSYNCRAM";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a98 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a98 .operation_mode = "bidir_dual_port";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a98 .port_a_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a98 .port_a_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a98 .port_a_byte_enable_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a98 .port_a_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a98 .port_a_first_bit_number = 2;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a98 .port_a_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a98 .port_a_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a98 .port_a_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a98 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a98 .port_b_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a98 .port_b_address_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a98 .port_b_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a98 .port_b_data_in_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a98 .port_b_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a98 .port_b_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a98 .port_b_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a98 .port_b_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a98 .port_b_first_bit_number = 2;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a98 .port_b_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a98 .port_b_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a98 .port_b_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a98 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a98 .port_b_read_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a98 .port_b_write_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a98 .ram_block_type = "M9K";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a98 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a98 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a98 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a98 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X70_Y26_N14
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux4|_~11 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux4|_~11_combout  = (\comb_3|altsyncram_component|auto_generated|mux4|_~10_combout  & ((\comb_3|altsyncram_component|auto_generated|ram_block1a114~portadataout ) # 
// ((!\comb_3|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\comb_3|altsyncram_component|auto_generated|mux4|_~10_combout  & (((\comb_3|altsyncram_component|auto_generated|ram_block1a98~portadataout  & 
// \comb_3|altsyncram_component|auto_generated|address_reg_a [1]))))

	.dataa(\comb_3|altsyncram_component|auto_generated|ram_block1a114~portadataout ),
	.datab(\comb_3|altsyncram_component|auto_generated|mux4|_~10_combout ),
	.datac(\comb_3|altsyncram_component|auto_generated|ram_block1a98~portadataout ),
	.datad(\comb_3|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux4|_~11_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~11 .lut_mask = 16'hB8CC;
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y26_N12
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux4|_~14 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux4|_~14_combout  = (\comb_3|altsyncram_component|auto_generated|address_reg_a [2] & ((\comb_3|altsyncram_component|auto_generated|mux4|_~11_combout ))) # 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_a [2] & (\comb_3|altsyncram_component|auto_generated|mux4|_~13_combout ))

	.dataa(\comb_3|altsyncram_component|auto_generated|mux4|_~13_combout ),
	.datab(\comb_3|altsyncram_component|auto_generated|mux4|_~11_combout ),
	.datac(gnd),
	.datad(\comb_3|altsyncram_component|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux4|_~14_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~14 .lut_mask = 16'hCCAA;
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y19_N7
dffeas \MDR_Register|Switch_3|Q (
	.clk(!\Clk~inputclkctrl_outclk ),
	.d(\MAR_Register|Switch_3|Q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MDR_Register|Switch_7|Q~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MDR_Register|Switch_3|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MDR_Register|Switch_3|Q .is_wysiwyg = "true";
defparam \MDR_Register|Switch_3|Q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y28_N1
cycloneive_io_ibuf \View_Data[3]~input (
	.i(View_Data[3]),
	.ibar(gnd),
	.o(\View_Data[3]~input_o ));
// synopsys translate_off
defparam \View_Data[3]~input .bus_hold = "false";
defparam \View_Data[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X78_Y26_N0
cycloneive_ram_block \comb_3|altsyncram_component|auto_generated|ram_block1a51 (
	.portawe(\comb_3|altsyncram_component|auto_generated|decode2|w_anode1682w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\comb_3|altsyncram_component|auto_generated|decode3|w_anode1682w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~inputclkctrl_outclk ),
	.clk1(\Clk_View~inputclkctrl_outclk ),
	.ena0(\comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1773w[3]~0_combout ),
	.ena1(\comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1773w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_Register|Switch_3|Q~q }),
	.portaaddr({\MAR_Register|Switch_12|Q~q ,\MAR_Register|Switch_11|Q~q ,\MAR_Register|Switch_10|Q~q ,\MAR_Register|Switch_9|Q~q ,\MAR_Register|Switch_8|Q~q ,\MAR_Register|Switch_7|Q~q ,\MAR_Register|Switch_6|Q~q ,\MAR_Register|Switch_5|Q~q ,\MAR_Register|Switch_4|Q~q ,
\MAR_Register|Switch_3|Q~q ,\MAR_Register|Switch_2|Q~q ,\MAR_Register|Switch_1|Q~q ,\MAR_Register|Switch_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\View_Data[3]~input_o }),
	.portbaddr({\View_Address[12]~input_o ,\View_Address[11]~input_o ,\View_Address[10]~input_o ,\View_Address[9]~input_o ,\View_Address[8]~input_o ,\View_Address[7]~input_o ,\View_Address[6]~input_o ,\View_Address[5]~input_o ,\View_Address[4]~input_o ,\View_Address[3]~input_o ,
\View_Address[2]~input_o ,\View_Address[1]~input_o ,\View_Address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_3|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout(\comb_3|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a51 .clk1_core_clock_enable = "ena1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a51 .init_file = "Memory_Init.mif";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a51 .logical_ram_name = "Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ALTSYNCRAM";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a51 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a51 .operation_mode = "bidir_dual_port";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_in_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a51 .port_b_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a51 .port_b_first_bit_number = 3;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a51 .port_b_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a51 .port_b_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a51 .port_b_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a51 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a51 .port_b_read_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a51 .port_b_write_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a51 .ram_block_type = "M9K";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a51 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a51 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a51 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a51 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y37_N0
cycloneive_ram_block \comb_3|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(\comb_3|altsyncram_component|auto_generated|decode2|w_anode1662w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\comb_3|altsyncram_component|auto_generated|decode3|w_anode1662w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~inputclkctrl_outclk ),
	.clk1(\Clk_View~inputclkctrl_outclk ),
	.ena0(\comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1751w[3]~0_combout ),
	.ena1(\comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1751w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_Register|Switch_3|Q~q }),
	.portaaddr({\MAR_Register|Switch_12|Q~q ,\MAR_Register|Switch_11|Q~q ,\MAR_Register|Switch_10|Q~q ,\MAR_Register|Switch_9|Q~q ,\MAR_Register|Switch_8|Q~q ,\MAR_Register|Switch_7|Q~q ,\MAR_Register|Switch_6|Q~q ,\MAR_Register|Switch_5|Q~q ,\MAR_Register|Switch_4|Q~q ,
\MAR_Register|Switch_3|Q~q ,\MAR_Register|Switch_2|Q~q ,\MAR_Register|Switch_1|Q~q ,\MAR_Register|Switch_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\View_Data[3]~input_o }),
	.portbaddr({\View_Address[12]~input_o ,\View_Address[11]~input_o ,\View_Address[10]~input_o ,\View_Address[9]~input_o ,\View_Address[8]~input_o ,\View_Address[7]~input_o ,\View_Address[6]~input_o ,\View_Address[5]~input_o ,\View_Address[4]~input_o ,\View_Address[3]~input_o ,
\View_Address[2]~input_o ,\View_Address[1]~input_o ,\View_Address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_3|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(\comb_3|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a19 .clk1_core_clock_enable = "ena1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a19 .init_file = "Memory_Init.mif";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ALTSYNCRAM";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "bidir_dual_port";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_in_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a19 .port_b_first_bit_number = 3;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a19 .port_b_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a19 .port_b_write_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M9K";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a19 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a19 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y31_N0
cycloneive_ram_block \comb_3|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\comb_3|altsyncram_component|auto_generated|decode2|w_anode1645w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\comb_3|altsyncram_component|auto_generated|decode3|w_anode1645w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~inputclkctrl_outclk ),
	.clk1(\Clk_View~inputclkctrl_outclk ),
	.ena0(\comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1733w [3]),
	.ena1(\comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1733w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_Register|Switch_3|Q~q }),
	.portaaddr({\MAR_Register|Switch_12|Q~q ,\MAR_Register|Switch_11|Q~q ,\MAR_Register|Switch_10|Q~q ,\MAR_Register|Switch_9|Q~q ,\MAR_Register|Switch_8|Q~q ,\MAR_Register|Switch_7|Q~q ,\MAR_Register|Switch_6|Q~q ,\MAR_Register|Switch_5|Q~q ,\MAR_Register|Switch_4|Q~q ,
\MAR_Register|Switch_3|Q~q ,\MAR_Register|Switch_2|Q~q ,\MAR_Register|Switch_1|Q~q ,\MAR_Register|Switch_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\View_Data[3]~input_o }),
	.portbaddr({\View_Address[12]~input_o ,\View_Address[11]~input_o ,\View_Address[10]~input_o ,\View_Address[9]~input_o ,\View_Address[8]~input_o ,\View_Address[7]~input_o ,\View_Address[6]~input_o ,\View_Address[5]~input_o ,\View_Address[4]~input_o ,\View_Address[3]~input_o ,
\View_Address[2]~input_o ,\View_Address[1]~input_o ,\View_Address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_3|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(\comb_3|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a3 .init_file = "Memory_Init.mif";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ALTSYNCRAM";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "bidir_dual_port";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_in_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a3 .port_b_write_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000017F80;
// synopsys translate_on

// Location: M9K_X64_Y39_N0
cycloneive_ram_block \comb_3|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(\comb_3|altsyncram_component|auto_generated|decode2|w_anode1672w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\comb_3|altsyncram_component|auto_generated|decode3|w_anode1672w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~inputclkctrl_outclk ),
	.clk1(\Clk_View~inputclkctrl_outclk ),
	.ena0(\comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1762w[3]~0_combout ),
	.ena1(\comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1762w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_Register|Switch_3|Q~q }),
	.portaaddr({\MAR_Register|Switch_12|Q~q ,\MAR_Register|Switch_11|Q~q ,\MAR_Register|Switch_10|Q~q ,\MAR_Register|Switch_9|Q~q ,\MAR_Register|Switch_8|Q~q ,\MAR_Register|Switch_7|Q~q ,\MAR_Register|Switch_6|Q~q ,\MAR_Register|Switch_5|Q~q ,\MAR_Register|Switch_4|Q~q ,
\MAR_Register|Switch_3|Q~q ,\MAR_Register|Switch_2|Q~q ,\MAR_Register|Switch_1|Q~q ,\MAR_Register|Switch_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\View_Data[3]~input_o }),
	.portbaddr({\View_Address[12]~input_o ,\View_Address[11]~input_o ,\View_Address[10]~input_o ,\View_Address[9]~input_o ,\View_Address[8]~input_o ,\View_Address[7]~input_o ,\View_Address[6]~input_o ,\View_Address[5]~input_o ,\View_Address[4]~input_o ,\View_Address[3]~input_o ,
\View_Address[2]~input_o ,\View_Address[1]~input_o ,\View_Address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_3|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout(\comb_3|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a35 .clk1_core_clock_enable = "ena1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a35 .init_file = "Memory_Init.mif";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ALTSYNCRAM";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a35 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "bidir_dual_port";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_in_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a35 .port_b_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a35 .port_b_first_bit_number = 3;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a35 .port_b_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a35 .port_b_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a35 .port_b_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a35 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a35 .port_b_read_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a35 .port_b_write_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M9K";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a35 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a35 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a35 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a35 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X70_Y26_N18
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux4|_~17 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux4|_~17_combout  = (\comb_3|altsyncram_component|auto_generated|address_reg_a [0] & (((\comb_3|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_a [0] & ((\comb_3|altsyncram_component|auto_generated|address_reg_a [1] & ((\comb_3|altsyncram_component|auto_generated|ram_block1a35~portadataout ))) # 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_a [1] & (\comb_3|altsyncram_component|auto_generated|ram_block1a3~portadataout ))))

	.dataa(\comb_3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\comb_3|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.datac(\comb_3|altsyncram_component|auto_generated|ram_block1a35~portadataout ),
	.datad(\comb_3|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux4|_~17_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~17 .lut_mask = 16'hFA44;
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y26_N4
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux4|_~18 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux4|_~18_combout  = (\comb_3|altsyncram_component|auto_generated|address_reg_a [0] & ((\comb_3|altsyncram_component|auto_generated|mux4|_~17_combout  & 
// (\comb_3|altsyncram_component|auto_generated|ram_block1a51~portadataout )) # (!\comb_3|altsyncram_component|auto_generated|mux4|_~17_combout  & ((\comb_3|altsyncram_component|auto_generated|ram_block1a19~portadataout ))))) # 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_a [0] & (((\comb_3|altsyncram_component|auto_generated|mux4|_~17_combout ))))

	.dataa(\comb_3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\comb_3|altsyncram_component|auto_generated|ram_block1a51~portadataout ),
	.datac(\comb_3|altsyncram_component|auto_generated|ram_block1a19~portadataout ),
	.datad(\comb_3|altsyncram_component|auto_generated|mux4|_~17_combout ),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux4|_~18_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~18 .lut_mask = 16'hDDA0;
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y30_N0
cycloneive_ram_block \comb_3|altsyncram_component|auto_generated|ram_block1a67 (
	.portawe(\comb_3|altsyncram_component|auto_generated|decode2|w_anode1692w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\comb_3|altsyncram_component|auto_generated|decode3|w_anode1692w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~inputclkctrl_outclk ),
	.clk1(\Clk_View~inputclkctrl_outclk ),
	.ena0(\comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1784w[3]~0_combout ),
	.ena1(\comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1784w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_Register|Switch_3|Q~q }),
	.portaaddr({\MAR_Register|Switch_12|Q~q ,\MAR_Register|Switch_11|Q~q ,\MAR_Register|Switch_10|Q~q ,\MAR_Register|Switch_9|Q~q ,\MAR_Register|Switch_8|Q~q ,\MAR_Register|Switch_7|Q~q ,\MAR_Register|Switch_6|Q~q ,\MAR_Register|Switch_5|Q~q ,\MAR_Register|Switch_4|Q~q ,
\MAR_Register|Switch_3|Q~q ,\MAR_Register|Switch_2|Q~q ,\MAR_Register|Switch_1|Q~q ,\MAR_Register|Switch_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\View_Data[3]~input_o }),
	.portbaddr({\View_Address[12]~input_o ,\View_Address[11]~input_o ,\View_Address[10]~input_o ,\View_Address[9]~input_o ,\View_Address[8]~input_o ,\View_Address[7]~input_o ,\View_Address[6]~input_o ,\View_Address[5]~input_o ,\View_Address[4]~input_o ,\View_Address[3]~input_o ,
\View_Address[2]~input_o ,\View_Address[1]~input_o ,\View_Address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_3|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus ),
	.portbdataout(\comb_3|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a67 .clk0_core_clock_enable = "ena0";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a67 .clk1_core_clock_enable = "ena1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a67 .init_file = "Memory_Init.mif";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a67 .init_file_layout = "port_a";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a67 .logical_ram_name = "Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ALTSYNCRAM";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a67 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a67 .operation_mode = "bidir_dual_port";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a67 .port_a_byte_enable_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_bit_number = 3;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a67 .port_a_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a67 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_in_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a67 .port_b_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a67 .port_b_first_bit_number = 3;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a67 .port_b_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a67 .port_b_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a67 .port_b_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a67 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a67 .port_b_read_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a67 .port_b_write_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a67 .ram_block_type = "M9K";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a67 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a67 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a67 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a67 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y34_N0
cycloneive_ram_block \comb_3|altsyncram_component|auto_generated|ram_block1a83 (
	.portawe(\comb_3|altsyncram_component|auto_generated|decode2|w_anode1702w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\comb_3|altsyncram_component|auto_generated|decode3|w_anode1702w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~inputclkctrl_outclk ),
	.clk1(\Clk_View~inputclkctrl_outclk ),
	.ena0(\comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1795w[3]~0_combout ),
	.ena1(\comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1795w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_Register|Switch_3|Q~q }),
	.portaaddr({\MAR_Register|Switch_12|Q~q ,\MAR_Register|Switch_11|Q~q ,\MAR_Register|Switch_10|Q~q ,\MAR_Register|Switch_9|Q~q ,\MAR_Register|Switch_8|Q~q ,\MAR_Register|Switch_7|Q~q ,\MAR_Register|Switch_6|Q~q ,\MAR_Register|Switch_5|Q~q ,\MAR_Register|Switch_4|Q~q ,
\MAR_Register|Switch_3|Q~q ,\MAR_Register|Switch_2|Q~q ,\MAR_Register|Switch_1|Q~q ,\MAR_Register|Switch_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\View_Data[3]~input_o }),
	.portbaddr({\View_Address[12]~input_o ,\View_Address[11]~input_o ,\View_Address[10]~input_o ,\View_Address[9]~input_o ,\View_Address[8]~input_o ,\View_Address[7]~input_o ,\View_Address[6]~input_o ,\View_Address[5]~input_o ,\View_Address[4]~input_o ,\View_Address[3]~input_o ,
\View_Address[2]~input_o ,\View_Address[1]~input_o ,\View_Address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_3|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus ),
	.portbdataout(\comb_3|altsyncram_component|auto_generated|ram_block1a83_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a83 .clk0_core_clock_enable = "ena0";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a83 .clk1_core_clock_enable = "ena1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_offset_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_width_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a83 .init_file = "Memory_Init.mif";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a83 .init_file_layout = "port_a";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a83 .logical_ram_name = "Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ALTSYNCRAM";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a83 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a83 .operation_mode = "bidir_dual_port";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a83 .port_a_byte_enable_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_bit_number = 3;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a83 .port_a_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a83 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a83 .port_b_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a83 .port_b_address_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a83 .port_b_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_in_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a83 .port_b_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a83 .port_b_first_bit_number = 3;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a83 .port_b_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a83 .port_b_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a83 .port_b_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a83 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a83 .port_b_read_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a83 .port_b_write_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a83 .ram_block_type = "M9K";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a83 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a83 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a83 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a83 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X70_Y26_N10
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux4|_~15 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux4|_~15_combout  = (\comb_3|altsyncram_component|auto_generated|address_reg_a [0] & (((\comb_3|altsyncram_component|auto_generated|ram_block1a83~portadataout ) # 
// (\comb_3|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\comb_3|altsyncram_component|auto_generated|address_reg_a [0] & (\comb_3|altsyncram_component|auto_generated|ram_block1a67~portadataout  & 
// ((!\comb_3|altsyncram_component|auto_generated|address_reg_a [1]))))

	.dataa(\comb_3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\comb_3|altsyncram_component|auto_generated|ram_block1a67~portadataout ),
	.datac(\comb_3|altsyncram_component|auto_generated|ram_block1a83~portadataout ),
	.datad(\comb_3|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux4|_~15_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~15 .lut_mask = 16'hAAE4;
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y25_N0
cycloneive_ram_block \comb_3|altsyncram_component|auto_generated|ram_block1a115 (
	.portawe(\comb_3|altsyncram_component|auto_generated|decode2|w_anode1722w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\comb_3|altsyncram_component|auto_generated|decode3|w_anode1722w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~inputclkctrl_outclk ),
	.clk1(\Clk_View~inputclkctrl_outclk ),
	.ena0(\comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1817w[3]~0_combout ),
	.ena1(\comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1817w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_Register|Switch_3|Q~q }),
	.portaaddr({\MAR_Register|Switch_12|Q~q ,\MAR_Register|Switch_11|Q~q ,\MAR_Register|Switch_10|Q~q ,\MAR_Register|Switch_9|Q~q ,\MAR_Register|Switch_8|Q~q ,\MAR_Register|Switch_7|Q~q ,\MAR_Register|Switch_6|Q~q ,\MAR_Register|Switch_5|Q~q ,\MAR_Register|Switch_4|Q~q ,
\MAR_Register|Switch_3|Q~q ,\MAR_Register|Switch_2|Q~q ,\MAR_Register|Switch_1|Q~q ,\MAR_Register|Switch_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\View_Data[3]~input_o }),
	.portbaddr({\View_Address[12]~input_o ,\View_Address[11]~input_o ,\View_Address[10]~input_o ,\View_Address[9]~input_o ,\View_Address[8]~input_o ,\View_Address[7]~input_o ,\View_Address[6]~input_o ,\View_Address[5]~input_o ,\View_Address[4]~input_o ,\View_Address[3]~input_o ,
\View_Address[2]~input_o ,\View_Address[1]~input_o ,\View_Address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_3|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus ),
	.portbdataout(\comb_3|altsyncram_component|auto_generated|ram_block1a115_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a115 .clk0_core_clock_enable = "ena0";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a115 .clk1_core_clock_enable = "ena1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a115 .data_interleave_offset_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a115 .data_interleave_width_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a115 .init_file = "Memory_Init.mif";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a115 .init_file_layout = "port_a";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a115 .logical_ram_name = "Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ALTSYNCRAM";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a115 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a115 .operation_mode = "bidir_dual_port";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a115 .port_a_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a115 .port_a_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a115 .port_a_byte_enable_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a115 .port_a_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a115 .port_a_first_bit_number = 3;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a115 .port_a_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a115 .port_a_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a115 .port_a_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a115 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a115 .port_b_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a115 .port_b_address_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a115 .port_b_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a115 .port_b_data_in_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a115 .port_b_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a115 .port_b_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a115 .port_b_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a115 .port_b_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a115 .port_b_first_bit_number = 3;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a115 .port_b_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a115 .port_b_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a115 .port_b_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a115 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a115 .port_b_read_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a115 .port_b_write_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a115 .ram_block_type = "M9K";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a115 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a115 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a115 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a115 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y32_N0
cycloneive_ram_block \comb_3|altsyncram_component|auto_generated|ram_block1a99 (
	.portawe(\comb_3|altsyncram_component|auto_generated|decode2|w_anode1712w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\comb_3|altsyncram_component|auto_generated|decode3|w_anode1712w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~inputclkctrl_outclk ),
	.clk1(\Clk_View~inputclkctrl_outclk ),
	.ena0(\comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1806w[3]~0_combout ),
	.ena1(\comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1806w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_Register|Switch_3|Q~q }),
	.portaaddr({\MAR_Register|Switch_12|Q~q ,\MAR_Register|Switch_11|Q~q ,\MAR_Register|Switch_10|Q~q ,\MAR_Register|Switch_9|Q~q ,\MAR_Register|Switch_8|Q~q ,\MAR_Register|Switch_7|Q~q ,\MAR_Register|Switch_6|Q~q ,\MAR_Register|Switch_5|Q~q ,\MAR_Register|Switch_4|Q~q ,
\MAR_Register|Switch_3|Q~q ,\MAR_Register|Switch_2|Q~q ,\MAR_Register|Switch_1|Q~q ,\MAR_Register|Switch_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\View_Data[3]~input_o }),
	.portbaddr({\View_Address[12]~input_o ,\View_Address[11]~input_o ,\View_Address[10]~input_o ,\View_Address[9]~input_o ,\View_Address[8]~input_o ,\View_Address[7]~input_o ,\View_Address[6]~input_o ,\View_Address[5]~input_o ,\View_Address[4]~input_o ,\View_Address[3]~input_o ,
\View_Address[2]~input_o ,\View_Address[1]~input_o ,\View_Address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_3|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus ),
	.portbdataout(\comb_3|altsyncram_component|auto_generated|ram_block1a99_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a99 .clk0_core_clock_enable = "ena0";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a99 .clk1_core_clock_enable = "ena1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a99 .data_interleave_offset_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a99 .data_interleave_width_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a99 .init_file = "Memory_Init.mif";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a99 .init_file_layout = "port_a";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a99 .logical_ram_name = "Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ALTSYNCRAM";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a99 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a99 .operation_mode = "bidir_dual_port";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a99 .port_a_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a99 .port_a_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a99 .port_a_byte_enable_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a99 .port_a_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a99 .port_a_first_bit_number = 3;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a99 .port_a_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a99 .port_a_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a99 .port_a_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a99 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a99 .port_b_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a99 .port_b_address_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a99 .port_b_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a99 .port_b_data_in_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a99 .port_b_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a99 .port_b_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a99 .port_b_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a99 .port_b_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a99 .port_b_first_bit_number = 3;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a99 .port_b_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a99 .port_b_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a99 .port_b_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a99 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a99 .port_b_read_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a99 .port_b_write_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a99 .ram_block_type = "M9K";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a99 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a99 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a99 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a99 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X70_Y26_N8
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux4|_~16 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux4|_~16_combout  = (\comb_3|altsyncram_component|auto_generated|mux4|_~15_combout  & ((\comb_3|altsyncram_component|auto_generated|ram_block1a115~portadataout ) # 
// ((!\comb_3|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\comb_3|altsyncram_component|auto_generated|mux4|_~15_combout  & (((\comb_3|altsyncram_component|auto_generated|ram_block1a99~portadataout  & 
// \comb_3|altsyncram_component|auto_generated|address_reg_a [1]))))

	.dataa(\comb_3|altsyncram_component|auto_generated|mux4|_~15_combout ),
	.datab(\comb_3|altsyncram_component|auto_generated|ram_block1a115~portadataout ),
	.datac(\comb_3|altsyncram_component|auto_generated|ram_block1a99~portadataout ),
	.datad(\comb_3|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux4|_~16_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~16 .lut_mask = 16'hD8AA;
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y26_N30
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux4|_~19 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux4|_~19_combout  = (\comb_3|altsyncram_component|auto_generated|address_reg_a [2] & ((\comb_3|altsyncram_component|auto_generated|mux4|_~16_combout ))) # 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_a [2] & (\comb_3|altsyncram_component|auto_generated|mux4|_~18_combout ))

	.dataa(gnd),
	.datab(\comb_3|altsyncram_component|auto_generated|mux4|_~18_combout ),
	.datac(\comb_3|altsyncram_component|auto_generated|mux4|_~16_combout ),
	.datad(\comb_3|altsyncram_component|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux4|_~19_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~19 .lut_mask = 16'hF0CC;
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y19_N17
dffeas \MDR_Register|Switch_4|Q (
	.clk(!\Clk~inputclkctrl_outclk ),
	.d(\MAR_Register|Switch_4|Q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MDR_Register|Switch_7|Q~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MDR_Register|Switch_4|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MDR_Register|Switch_4|Q .is_wysiwyg = "true";
defparam \MDR_Register|Switch_4|Q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X83_Y0_N1
cycloneive_io_ibuf \View_Data[4]~input (
	.i(View_Data[4]),
	.ibar(gnd),
	.o(\View_Data[4]~input_o ));
// synopsys translate_off
defparam \View_Data[4]~input .bus_hold = "false";
defparam \View_Data[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X64_Y4_N0
cycloneive_ram_block \comb_3|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(\comb_3|altsyncram_component|auto_generated|decode2|w_anode1662w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\comb_3|altsyncram_component|auto_generated|decode3|w_anode1662w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~inputclkctrl_outclk ),
	.clk1(\Clk_View~inputclkctrl_outclk ),
	.ena0(\comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1751w[3]~0_combout ),
	.ena1(\comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1751w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_Register|Switch_4|Q~q }),
	.portaaddr({\MAR_Register|Switch_12|Q~q ,\MAR_Register|Switch_11|Q~q ,\MAR_Register|Switch_10|Q~q ,\MAR_Register|Switch_9|Q~q ,\MAR_Register|Switch_8|Q~q ,\MAR_Register|Switch_7|Q~q ,\MAR_Register|Switch_6|Q~q ,\MAR_Register|Switch_5|Q~q ,\MAR_Register|Switch_4|Q~q ,
\MAR_Register|Switch_3|Q~q ,\MAR_Register|Switch_2|Q~q ,\MAR_Register|Switch_1|Q~q ,\MAR_Register|Switch_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\View_Data[4]~input_o }),
	.portbaddr({\View_Address[12]~input_o ,\View_Address[11]~input_o ,\View_Address[10]~input_o ,\View_Address[9]~input_o ,\View_Address[8]~input_o ,\View_Address[7]~input_o ,\View_Address[6]~input_o ,\View_Address[5]~input_o ,\View_Address[4]~input_o ,\View_Address[3]~input_o ,
\View_Address[2]~input_o ,\View_Address[1]~input_o ,\View_Address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_3|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(\comb_3|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a20 .clk1_core_clock_enable = "ena1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a20 .init_file = "Memory_Init.mif";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ALTSYNCRAM";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "bidir_dual_port";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_in_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_bit_number = 4;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a20 .port_b_write_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M9K";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y20_N0
cycloneive_ram_block \comb_3|altsyncram_component|auto_generated|ram_block1a52 (
	.portawe(\comb_3|altsyncram_component|auto_generated|decode2|w_anode1682w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\comb_3|altsyncram_component|auto_generated|decode3|w_anode1682w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~inputclkctrl_outclk ),
	.clk1(\Clk_View~inputclkctrl_outclk ),
	.ena0(\comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1773w[3]~0_combout ),
	.ena1(\comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1773w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_Register|Switch_4|Q~q }),
	.portaaddr({\MAR_Register|Switch_12|Q~q ,\MAR_Register|Switch_11|Q~q ,\MAR_Register|Switch_10|Q~q ,\MAR_Register|Switch_9|Q~q ,\MAR_Register|Switch_8|Q~q ,\MAR_Register|Switch_7|Q~q ,\MAR_Register|Switch_6|Q~q ,\MAR_Register|Switch_5|Q~q ,\MAR_Register|Switch_4|Q~q ,
\MAR_Register|Switch_3|Q~q ,\MAR_Register|Switch_2|Q~q ,\MAR_Register|Switch_1|Q~q ,\MAR_Register|Switch_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\View_Data[4]~input_o }),
	.portbaddr({\View_Address[12]~input_o ,\View_Address[11]~input_o ,\View_Address[10]~input_o ,\View_Address[9]~input_o ,\View_Address[8]~input_o ,\View_Address[7]~input_o ,\View_Address[6]~input_o ,\View_Address[5]~input_o ,\View_Address[4]~input_o ,\View_Address[3]~input_o ,
\View_Address[2]~input_o ,\View_Address[1]~input_o ,\View_Address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_3|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout(\comb_3|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a52 .clk1_core_clock_enable = "ena1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a52 .init_file = "Memory_Init.mif";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a52 .logical_ram_name = "Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ALTSYNCRAM";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a52 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a52 .operation_mode = "bidir_dual_port";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_in_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a52 .port_b_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a52 .port_b_first_bit_number = 4;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a52 .port_b_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a52 .port_b_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a52 .port_b_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a52 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a52 .port_b_read_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a52 .port_b_write_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a52 .ram_block_type = "M9K";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a52 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a52 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a52 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a52 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y18_N0
cycloneive_ram_block \comb_3|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\comb_3|altsyncram_component|auto_generated|decode2|w_anode1645w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\comb_3|altsyncram_component|auto_generated|decode3|w_anode1645w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~inputclkctrl_outclk ),
	.clk1(\Clk_View~inputclkctrl_outclk ),
	.ena0(\comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1733w [3]),
	.ena1(\comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1733w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_Register|Switch_4|Q~q }),
	.portaaddr({\MAR_Register|Switch_12|Q~q ,\MAR_Register|Switch_11|Q~q ,\MAR_Register|Switch_10|Q~q ,\MAR_Register|Switch_9|Q~q ,\MAR_Register|Switch_8|Q~q ,\MAR_Register|Switch_7|Q~q ,\MAR_Register|Switch_6|Q~q ,\MAR_Register|Switch_5|Q~q ,\MAR_Register|Switch_4|Q~q ,
\MAR_Register|Switch_3|Q~q ,\MAR_Register|Switch_2|Q~q ,\MAR_Register|Switch_1|Q~q ,\MAR_Register|Switch_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\View_Data[4]~input_o }),
	.portbaddr({\View_Address[12]~input_o ,\View_Address[11]~input_o ,\View_Address[10]~input_o ,\View_Address[9]~input_o ,\View_Address[8]~input_o ,\View_Address[7]~input_o ,\View_Address[6]~input_o ,\View_Address[5]~input_o ,\View_Address[4]~input_o ,\View_Address[3]~input_o ,
\View_Address[2]~input_o ,\View_Address[1]~input_o ,\View_Address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_3|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(\comb_3|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a4 .init_file = "Memory_Init.mif";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ALTSYNCRAM";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "bidir_dual_port";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_in_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a4 .port_b_write_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000018000;
// synopsys translate_on

// Location: M9K_X64_Y17_N0
cycloneive_ram_block \comb_3|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(\comb_3|altsyncram_component|auto_generated|decode2|w_anode1672w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\comb_3|altsyncram_component|auto_generated|decode3|w_anode1672w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~inputclkctrl_outclk ),
	.clk1(\Clk_View~inputclkctrl_outclk ),
	.ena0(\comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1762w[3]~0_combout ),
	.ena1(\comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1762w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_Register|Switch_4|Q~q }),
	.portaaddr({\MAR_Register|Switch_12|Q~q ,\MAR_Register|Switch_11|Q~q ,\MAR_Register|Switch_10|Q~q ,\MAR_Register|Switch_9|Q~q ,\MAR_Register|Switch_8|Q~q ,\MAR_Register|Switch_7|Q~q ,\MAR_Register|Switch_6|Q~q ,\MAR_Register|Switch_5|Q~q ,\MAR_Register|Switch_4|Q~q ,
\MAR_Register|Switch_3|Q~q ,\MAR_Register|Switch_2|Q~q ,\MAR_Register|Switch_1|Q~q ,\MAR_Register|Switch_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\View_Data[4]~input_o }),
	.portbaddr({\View_Address[12]~input_o ,\View_Address[11]~input_o ,\View_Address[10]~input_o ,\View_Address[9]~input_o ,\View_Address[8]~input_o ,\View_Address[7]~input_o ,\View_Address[6]~input_o ,\View_Address[5]~input_o ,\View_Address[4]~input_o ,\View_Address[3]~input_o ,
\View_Address[2]~input_o ,\View_Address[1]~input_o ,\View_Address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_3|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout(\comb_3|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a36 .clk1_core_clock_enable = "ena1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a36 .init_file = "Memory_Init.mif";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ALTSYNCRAM";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a36 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "bidir_dual_port";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_in_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a36 .port_b_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a36 .port_b_first_bit_number = 4;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a36 .port_b_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a36 .port_b_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a36 .port_b_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a36 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a36 .port_b_read_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a36 .port_b_write_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M9K";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a36 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a36 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a36 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a36 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y16_N12
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux4|_~22 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux4|_~22_combout  = (\comb_3|altsyncram_component|auto_generated|address_reg_a [1] & (((\comb_3|altsyncram_component|auto_generated|ram_block1a36~portadataout ) # 
// (\comb_3|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\comb_3|altsyncram_component|auto_generated|address_reg_a [1] & (\comb_3|altsyncram_component|auto_generated|ram_block1a4~portadataout  & 
// ((!\comb_3|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\comb_3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\comb_3|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.datac(\comb_3|altsyncram_component|auto_generated|ram_block1a36~portadataout ),
	.datad(\comb_3|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux4|_~22_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~22 .lut_mask = 16'hAAE4;
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y16_N26
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux4|_~23 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux4|_~23_combout  = (\comb_3|altsyncram_component|auto_generated|address_reg_a [0] & ((\comb_3|altsyncram_component|auto_generated|mux4|_~22_combout  & 
// ((\comb_3|altsyncram_component|auto_generated|ram_block1a52~portadataout ))) # (!\comb_3|altsyncram_component|auto_generated|mux4|_~22_combout  & (\comb_3|altsyncram_component|auto_generated|ram_block1a20~portadataout )))) # 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_a [0] & (((\comb_3|altsyncram_component|auto_generated|mux4|_~22_combout ))))

	.dataa(\comb_3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\comb_3|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.datac(\comb_3|altsyncram_component|auto_generated|ram_block1a52~portadataout ),
	.datad(\comb_3|altsyncram_component|auto_generated|mux4|_~22_combout ),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux4|_~23_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~23 .lut_mask = 16'hF588;
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y21_N0
cycloneive_ram_block \comb_3|altsyncram_component|auto_generated|ram_block1a116 (
	.portawe(\comb_3|altsyncram_component|auto_generated|decode2|w_anode1722w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\comb_3|altsyncram_component|auto_generated|decode3|w_anode1722w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~inputclkctrl_outclk ),
	.clk1(\Clk_View~inputclkctrl_outclk ),
	.ena0(\comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1817w[3]~0_combout ),
	.ena1(\comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1817w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_Register|Switch_4|Q~q }),
	.portaaddr({\MAR_Register|Switch_12|Q~q ,\MAR_Register|Switch_11|Q~q ,\MAR_Register|Switch_10|Q~q ,\MAR_Register|Switch_9|Q~q ,\MAR_Register|Switch_8|Q~q ,\MAR_Register|Switch_7|Q~q ,\MAR_Register|Switch_6|Q~q ,\MAR_Register|Switch_5|Q~q ,\MAR_Register|Switch_4|Q~q ,
\MAR_Register|Switch_3|Q~q ,\MAR_Register|Switch_2|Q~q ,\MAR_Register|Switch_1|Q~q ,\MAR_Register|Switch_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\View_Data[4]~input_o }),
	.portbaddr({\View_Address[12]~input_o ,\View_Address[11]~input_o ,\View_Address[10]~input_o ,\View_Address[9]~input_o ,\View_Address[8]~input_o ,\View_Address[7]~input_o ,\View_Address[6]~input_o ,\View_Address[5]~input_o ,\View_Address[4]~input_o ,\View_Address[3]~input_o ,
\View_Address[2]~input_o ,\View_Address[1]~input_o ,\View_Address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_3|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus ),
	.portbdataout(\comb_3|altsyncram_component|auto_generated|ram_block1a116_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a116 .clk0_core_clock_enable = "ena0";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a116 .clk1_core_clock_enable = "ena1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a116 .data_interleave_offset_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a116 .data_interleave_width_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a116 .init_file = "Memory_Init.mif";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a116 .init_file_layout = "port_a";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a116 .logical_ram_name = "Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ALTSYNCRAM";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a116 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a116 .operation_mode = "bidir_dual_port";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a116 .port_a_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a116 .port_a_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a116 .port_a_byte_enable_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a116 .port_a_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a116 .port_a_first_bit_number = 4;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a116 .port_a_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a116 .port_a_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a116 .port_a_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a116 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a116 .port_b_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a116 .port_b_address_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a116 .port_b_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a116 .port_b_data_in_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a116 .port_b_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a116 .port_b_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a116 .port_b_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a116 .port_b_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a116 .port_b_first_bit_number = 4;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a116 .port_b_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a116 .port_b_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a116 .port_b_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a116 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a116 .port_b_read_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a116 .port_b_write_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a116 .ram_block_type = "M9K";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a116 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a116 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a116 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a116 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y22_N0
cycloneive_ram_block \comb_3|altsyncram_component|auto_generated|ram_block1a68 (
	.portawe(\comb_3|altsyncram_component|auto_generated|decode2|w_anode1692w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\comb_3|altsyncram_component|auto_generated|decode3|w_anode1692w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~inputclkctrl_outclk ),
	.clk1(\Clk_View~inputclkctrl_outclk ),
	.ena0(\comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1784w[3]~0_combout ),
	.ena1(\comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1784w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_Register|Switch_4|Q~q }),
	.portaaddr({\MAR_Register|Switch_12|Q~q ,\MAR_Register|Switch_11|Q~q ,\MAR_Register|Switch_10|Q~q ,\MAR_Register|Switch_9|Q~q ,\MAR_Register|Switch_8|Q~q ,\MAR_Register|Switch_7|Q~q ,\MAR_Register|Switch_6|Q~q ,\MAR_Register|Switch_5|Q~q ,\MAR_Register|Switch_4|Q~q ,
\MAR_Register|Switch_3|Q~q ,\MAR_Register|Switch_2|Q~q ,\MAR_Register|Switch_1|Q~q ,\MAR_Register|Switch_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\View_Data[4]~input_o }),
	.portbaddr({\View_Address[12]~input_o ,\View_Address[11]~input_o ,\View_Address[10]~input_o ,\View_Address[9]~input_o ,\View_Address[8]~input_o ,\View_Address[7]~input_o ,\View_Address[6]~input_o ,\View_Address[5]~input_o ,\View_Address[4]~input_o ,\View_Address[3]~input_o ,
\View_Address[2]~input_o ,\View_Address[1]~input_o ,\View_Address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_3|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus ),
	.portbdataout(\comb_3|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a68 .clk0_core_clock_enable = "ena0";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a68 .clk1_core_clock_enable = "ena1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a68 .init_file = "Memory_Init.mif";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a68 .init_file_layout = "port_a";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a68 .logical_ram_name = "Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ALTSYNCRAM";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a68 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a68 .operation_mode = "bidir_dual_port";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_bit_number = 4;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a68 .port_a_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_in_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a68 .port_b_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a68 .port_b_first_bit_number = 4;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a68 .port_b_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a68 .port_b_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a68 .port_b_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a68 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a68 .port_b_read_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a68 .port_b_write_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a68 .ram_block_type = "M9K";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a68 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a68 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a68 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a68 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y16_N0
cycloneive_ram_block \comb_3|altsyncram_component|auto_generated|ram_block1a84 (
	.portawe(\comb_3|altsyncram_component|auto_generated|decode2|w_anode1702w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\comb_3|altsyncram_component|auto_generated|decode3|w_anode1702w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~inputclkctrl_outclk ),
	.clk1(\Clk_View~inputclkctrl_outclk ),
	.ena0(\comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1795w[3]~0_combout ),
	.ena1(\comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1795w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_Register|Switch_4|Q~q }),
	.portaaddr({\MAR_Register|Switch_12|Q~q ,\MAR_Register|Switch_11|Q~q ,\MAR_Register|Switch_10|Q~q ,\MAR_Register|Switch_9|Q~q ,\MAR_Register|Switch_8|Q~q ,\MAR_Register|Switch_7|Q~q ,\MAR_Register|Switch_6|Q~q ,\MAR_Register|Switch_5|Q~q ,\MAR_Register|Switch_4|Q~q ,
\MAR_Register|Switch_3|Q~q ,\MAR_Register|Switch_2|Q~q ,\MAR_Register|Switch_1|Q~q ,\MAR_Register|Switch_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\View_Data[4]~input_o }),
	.portbaddr({\View_Address[12]~input_o ,\View_Address[11]~input_o ,\View_Address[10]~input_o ,\View_Address[9]~input_o ,\View_Address[8]~input_o ,\View_Address[7]~input_o ,\View_Address[6]~input_o ,\View_Address[5]~input_o ,\View_Address[4]~input_o ,\View_Address[3]~input_o ,
\View_Address[2]~input_o ,\View_Address[1]~input_o ,\View_Address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_3|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus ),
	.portbdataout(\comb_3|altsyncram_component|auto_generated|ram_block1a84_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a84 .clk0_core_clock_enable = "ena0";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a84 .clk1_core_clock_enable = "ena1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_offset_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_width_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a84 .init_file = "Memory_Init.mif";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a84 .init_file_layout = "port_a";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a84 .logical_ram_name = "Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ALTSYNCRAM";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a84 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a84 .operation_mode = "bidir_dual_port";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a84 .port_a_byte_enable_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_bit_number = 4;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a84 .port_a_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a84 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_in_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a84 .port_b_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a84 .port_b_first_bit_number = 4;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a84 .port_b_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a84 .port_b_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a84 .port_b_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a84 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a84 .port_b_read_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a84 .port_b_write_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a84 .ram_block_type = "M9K";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a84 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a84 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a84 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a84 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X70_Y26_N24
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux4|_~20 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux4|_~20_combout  = (\comb_3|altsyncram_component|auto_generated|address_reg_a [0] & (((\comb_3|altsyncram_component|auto_generated|ram_block1a84~portadataout ) # 
// (\comb_3|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\comb_3|altsyncram_component|auto_generated|address_reg_a [0] & (\comb_3|altsyncram_component|auto_generated|ram_block1a68~portadataout  & 
// ((!\comb_3|altsyncram_component|auto_generated|address_reg_a [1]))))

	.dataa(\comb_3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\comb_3|altsyncram_component|auto_generated|ram_block1a68~portadataout ),
	.datac(\comb_3|altsyncram_component|auto_generated|ram_block1a84~portadataout ),
	.datad(\comb_3|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux4|_~20_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~20 .lut_mask = 16'hAAE4;
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y19_N0
cycloneive_ram_block \comb_3|altsyncram_component|auto_generated|ram_block1a100 (
	.portawe(\comb_3|altsyncram_component|auto_generated|decode2|w_anode1712w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\comb_3|altsyncram_component|auto_generated|decode3|w_anode1712w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~inputclkctrl_outclk ),
	.clk1(\Clk_View~inputclkctrl_outclk ),
	.ena0(\comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1806w[3]~0_combout ),
	.ena1(\comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1806w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_Register|Switch_4|Q~q }),
	.portaaddr({\MAR_Register|Switch_12|Q~q ,\MAR_Register|Switch_11|Q~q ,\MAR_Register|Switch_10|Q~q ,\MAR_Register|Switch_9|Q~q ,\MAR_Register|Switch_8|Q~q ,\MAR_Register|Switch_7|Q~q ,\MAR_Register|Switch_6|Q~q ,\MAR_Register|Switch_5|Q~q ,\MAR_Register|Switch_4|Q~q ,
\MAR_Register|Switch_3|Q~q ,\MAR_Register|Switch_2|Q~q ,\MAR_Register|Switch_1|Q~q ,\MAR_Register|Switch_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\View_Data[4]~input_o }),
	.portbaddr({\View_Address[12]~input_o ,\View_Address[11]~input_o ,\View_Address[10]~input_o ,\View_Address[9]~input_o ,\View_Address[8]~input_o ,\View_Address[7]~input_o ,\View_Address[6]~input_o ,\View_Address[5]~input_o ,\View_Address[4]~input_o ,\View_Address[3]~input_o ,
\View_Address[2]~input_o ,\View_Address[1]~input_o ,\View_Address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_3|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus ),
	.portbdataout(\comb_3|altsyncram_component|auto_generated|ram_block1a100_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a100 .clk0_core_clock_enable = "ena0";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a100 .clk1_core_clock_enable = "ena1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a100 .data_interleave_offset_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a100 .data_interleave_width_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a100 .init_file = "Memory_Init.mif";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a100 .init_file_layout = "port_a";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a100 .logical_ram_name = "Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ALTSYNCRAM";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a100 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a100 .operation_mode = "bidir_dual_port";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a100 .port_a_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a100 .port_a_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a100 .port_a_byte_enable_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a100 .port_a_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a100 .port_a_first_bit_number = 4;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a100 .port_a_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a100 .port_a_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a100 .port_a_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a100 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a100 .port_b_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a100 .port_b_address_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a100 .port_b_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a100 .port_b_data_in_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a100 .port_b_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a100 .port_b_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a100 .port_b_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a100 .port_b_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a100 .port_b_first_bit_number = 4;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a100 .port_b_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a100 .port_b_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a100 .port_b_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a100 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a100 .port_b_read_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a100 .port_b_write_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a100 .ram_block_type = "M9K";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a100 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a100 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a100 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a100 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X70_Y19_N24
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux4|_~21 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux4|_~21_combout  = (\comb_3|altsyncram_component|auto_generated|mux4|_~20_combout  & ((\comb_3|altsyncram_component|auto_generated|ram_block1a116~portadataout ) # 
// ((!\comb_3|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\comb_3|altsyncram_component|auto_generated|mux4|_~20_combout  & (((\comb_3|altsyncram_component|auto_generated|address_reg_a [1] & 
// \comb_3|altsyncram_component|auto_generated|ram_block1a100~portadataout ))))

	.dataa(\comb_3|altsyncram_component|auto_generated|ram_block1a116~portadataout ),
	.datab(\comb_3|altsyncram_component|auto_generated|mux4|_~20_combout ),
	.datac(\comb_3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\comb_3|altsyncram_component|auto_generated|ram_block1a100~portadataout ),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux4|_~21_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~21 .lut_mask = 16'hBC8C;
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y16_N24
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux4|_~24 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux4|_~24_combout  = (\comb_3|altsyncram_component|auto_generated|address_reg_a [2] & ((\comb_3|altsyncram_component|auto_generated|mux4|_~21_combout ))) # 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_a [2] & (\comb_3|altsyncram_component|auto_generated|mux4|_~23_combout ))

	.dataa(\comb_3|altsyncram_component|auto_generated|mux4|_~23_combout ),
	.datab(gnd),
	.datac(\comb_3|altsyncram_component|auto_generated|mux4|_~21_combout ),
	.datad(\comb_3|altsyncram_component|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux4|_~24_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~24 .lut_mask = 16'hF0AA;
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y16_N31
dffeas \MDR_Register|Switch_5|Q (
	.clk(!\Clk~inputclkctrl_outclk ),
	.d(\MAR_Register|Switch_5|Q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MDR_Register|Switch_7|Q~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MDR_Register|Switch_5|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MDR_Register|Switch_5|Q .is_wysiwyg = "true";
defparam \MDR_Register|Switch_5|Q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X79_Y0_N8
cycloneive_io_ibuf \View_Data[5]~input (
	.i(View_Data[5]),
	.ibar(gnd),
	.o(\View_Data[5]~input_o ));
// synopsys translate_off
defparam \View_Data[5]~input .bus_hold = "false";
defparam \View_Data[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X51_Y10_N0
cycloneive_ram_block \comb_3|altsyncram_component|auto_generated|ram_block1a117 (
	.portawe(\comb_3|altsyncram_component|auto_generated|decode2|w_anode1722w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\comb_3|altsyncram_component|auto_generated|decode3|w_anode1722w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~inputclkctrl_outclk ),
	.clk1(\Clk_View~inputclkctrl_outclk ),
	.ena0(\comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1817w[3]~0_combout ),
	.ena1(\comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1817w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_Register|Switch_5|Q~q }),
	.portaaddr({\MAR_Register|Switch_12|Q~q ,\MAR_Register|Switch_11|Q~q ,\MAR_Register|Switch_10|Q~q ,\MAR_Register|Switch_9|Q~q ,\MAR_Register|Switch_8|Q~q ,\MAR_Register|Switch_7|Q~q ,\MAR_Register|Switch_6|Q~q ,\MAR_Register|Switch_5|Q~q ,\MAR_Register|Switch_4|Q~q ,
\MAR_Register|Switch_3|Q~q ,\MAR_Register|Switch_2|Q~q ,\MAR_Register|Switch_1|Q~q ,\MAR_Register|Switch_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\View_Data[5]~input_o }),
	.portbaddr({\View_Address[12]~input_o ,\View_Address[11]~input_o ,\View_Address[10]~input_o ,\View_Address[9]~input_o ,\View_Address[8]~input_o ,\View_Address[7]~input_o ,\View_Address[6]~input_o ,\View_Address[5]~input_o ,\View_Address[4]~input_o ,\View_Address[3]~input_o ,
\View_Address[2]~input_o ,\View_Address[1]~input_o ,\View_Address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_3|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus ),
	.portbdataout(\comb_3|altsyncram_component|auto_generated|ram_block1a117_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a117 .clk0_core_clock_enable = "ena0";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a117 .clk1_core_clock_enable = "ena1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a117 .data_interleave_offset_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a117 .data_interleave_width_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a117 .init_file = "Memory_Init.mif";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a117 .init_file_layout = "port_a";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a117 .logical_ram_name = "Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ALTSYNCRAM";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a117 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a117 .operation_mode = "bidir_dual_port";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a117 .port_a_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a117 .port_a_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a117 .port_a_byte_enable_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a117 .port_a_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a117 .port_a_first_bit_number = 5;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a117 .port_a_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a117 .port_a_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a117 .port_a_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a117 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a117 .port_b_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a117 .port_b_address_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a117 .port_b_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a117 .port_b_data_in_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a117 .port_b_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a117 .port_b_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a117 .port_b_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a117 .port_b_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a117 .port_b_first_bit_number = 5;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a117 .port_b_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a117 .port_b_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a117 .port_b_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a117 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a117 .port_b_read_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a117 .port_b_write_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a117 .ram_block_type = "M9K";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a117 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a117 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a117 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a117 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y13_N0
cycloneive_ram_block \comb_3|altsyncram_component|auto_generated|ram_block1a85 (
	.portawe(\comb_3|altsyncram_component|auto_generated|decode2|w_anode1702w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\comb_3|altsyncram_component|auto_generated|decode3|w_anode1702w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~inputclkctrl_outclk ),
	.clk1(\Clk_View~inputclkctrl_outclk ),
	.ena0(\comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1795w[3]~0_combout ),
	.ena1(\comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1795w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_Register|Switch_5|Q~q }),
	.portaaddr({\MAR_Register|Switch_12|Q~q ,\MAR_Register|Switch_11|Q~q ,\MAR_Register|Switch_10|Q~q ,\MAR_Register|Switch_9|Q~q ,\MAR_Register|Switch_8|Q~q ,\MAR_Register|Switch_7|Q~q ,\MAR_Register|Switch_6|Q~q ,\MAR_Register|Switch_5|Q~q ,\MAR_Register|Switch_4|Q~q ,
\MAR_Register|Switch_3|Q~q ,\MAR_Register|Switch_2|Q~q ,\MAR_Register|Switch_1|Q~q ,\MAR_Register|Switch_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\View_Data[5]~input_o }),
	.portbaddr({\View_Address[12]~input_o ,\View_Address[11]~input_o ,\View_Address[10]~input_o ,\View_Address[9]~input_o ,\View_Address[8]~input_o ,\View_Address[7]~input_o ,\View_Address[6]~input_o ,\View_Address[5]~input_o ,\View_Address[4]~input_o ,\View_Address[3]~input_o ,
\View_Address[2]~input_o ,\View_Address[1]~input_o ,\View_Address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_3|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus ),
	.portbdataout(\comb_3|altsyncram_component|auto_generated|ram_block1a85_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a85 .clk0_core_clock_enable = "ena0";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a85 .clk1_core_clock_enable = "ena1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_offset_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_width_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a85 .init_file = "Memory_Init.mif";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a85 .init_file_layout = "port_a";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a85 .logical_ram_name = "Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ALTSYNCRAM";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a85 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a85 .operation_mode = "bidir_dual_port";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a85 .port_a_byte_enable_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_bit_number = 5;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a85 .port_a_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a85 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_in_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a85 .port_b_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a85 .port_b_first_bit_number = 5;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a85 .port_b_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a85 .port_b_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a85 .port_b_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a85 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a85 .port_b_read_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a85 .port_b_write_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a85 .ram_block_type = "M9K";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a85 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a85 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a85 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a85 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y9_N0
cycloneive_ram_block \comb_3|altsyncram_component|auto_generated|ram_block1a69 (
	.portawe(\comb_3|altsyncram_component|auto_generated|decode2|w_anode1692w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\comb_3|altsyncram_component|auto_generated|decode3|w_anode1692w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~inputclkctrl_outclk ),
	.clk1(\Clk_View~inputclkctrl_outclk ),
	.ena0(\comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1784w[3]~0_combout ),
	.ena1(\comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1784w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_Register|Switch_5|Q~q }),
	.portaaddr({\MAR_Register|Switch_12|Q~q ,\MAR_Register|Switch_11|Q~q ,\MAR_Register|Switch_10|Q~q ,\MAR_Register|Switch_9|Q~q ,\MAR_Register|Switch_8|Q~q ,\MAR_Register|Switch_7|Q~q ,\MAR_Register|Switch_6|Q~q ,\MAR_Register|Switch_5|Q~q ,\MAR_Register|Switch_4|Q~q ,
\MAR_Register|Switch_3|Q~q ,\MAR_Register|Switch_2|Q~q ,\MAR_Register|Switch_1|Q~q ,\MAR_Register|Switch_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\View_Data[5]~input_o }),
	.portbaddr({\View_Address[12]~input_o ,\View_Address[11]~input_o ,\View_Address[10]~input_o ,\View_Address[9]~input_o ,\View_Address[8]~input_o ,\View_Address[7]~input_o ,\View_Address[6]~input_o ,\View_Address[5]~input_o ,\View_Address[4]~input_o ,\View_Address[3]~input_o ,
\View_Address[2]~input_o ,\View_Address[1]~input_o ,\View_Address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_3|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus ),
	.portbdataout(\comb_3|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a69 .clk0_core_clock_enable = "ena0";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a69 .clk1_core_clock_enable = "ena1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_offset_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_width_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a69 .init_file = "Memory_Init.mif";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a69 .init_file_layout = "port_a";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a69 .logical_ram_name = "Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ALTSYNCRAM";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a69 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a69 .operation_mode = "bidir_dual_port";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a69 .port_a_byte_enable_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_bit_number = 5;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a69 .port_a_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a69 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_in_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a69 .port_b_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a69 .port_b_first_bit_number = 5;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a69 .port_b_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a69 .port_b_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a69 .port_b_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a69 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a69 .port_b_read_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a69 .port_b_write_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a69 .ram_block_type = "M9K";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a69 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a69 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a69 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a69 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y14_N8
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux4|_~25 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux4|_~25_combout  = (\comb_3|altsyncram_component|auto_generated|address_reg_a [0] & ((\comb_3|altsyncram_component|auto_generated|ram_block1a85~portadataout ) # 
// ((\comb_3|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\comb_3|altsyncram_component|auto_generated|address_reg_a [0] & (((!\comb_3|altsyncram_component|auto_generated|address_reg_a [1] & 
// \comb_3|altsyncram_component|auto_generated|ram_block1a69~portadataout ))))

	.dataa(\comb_3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\comb_3|altsyncram_component|auto_generated|ram_block1a85~portadataout ),
	.datac(\comb_3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\comb_3|altsyncram_component|auto_generated|ram_block1a69~portadataout ),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux4|_~25_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~25 .lut_mask = 16'hADA8;
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y9_N0
cycloneive_ram_block \comb_3|altsyncram_component|auto_generated|ram_block1a101 (
	.portawe(\comb_3|altsyncram_component|auto_generated|decode2|w_anode1712w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\comb_3|altsyncram_component|auto_generated|decode3|w_anode1712w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~inputclkctrl_outclk ),
	.clk1(\Clk_View~inputclkctrl_outclk ),
	.ena0(\comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1806w[3]~0_combout ),
	.ena1(\comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1806w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_Register|Switch_5|Q~q }),
	.portaaddr({\MAR_Register|Switch_12|Q~q ,\MAR_Register|Switch_11|Q~q ,\MAR_Register|Switch_10|Q~q ,\MAR_Register|Switch_9|Q~q ,\MAR_Register|Switch_8|Q~q ,\MAR_Register|Switch_7|Q~q ,\MAR_Register|Switch_6|Q~q ,\MAR_Register|Switch_5|Q~q ,\MAR_Register|Switch_4|Q~q ,
\MAR_Register|Switch_3|Q~q ,\MAR_Register|Switch_2|Q~q ,\MAR_Register|Switch_1|Q~q ,\MAR_Register|Switch_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\View_Data[5]~input_o }),
	.portbaddr({\View_Address[12]~input_o ,\View_Address[11]~input_o ,\View_Address[10]~input_o ,\View_Address[9]~input_o ,\View_Address[8]~input_o ,\View_Address[7]~input_o ,\View_Address[6]~input_o ,\View_Address[5]~input_o ,\View_Address[4]~input_o ,\View_Address[3]~input_o ,
\View_Address[2]~input_o ,\View_Address[1]~input_o ,\View_Address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_3|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus ),
	.portbdataout(\comb_3|altsyncram_component|auto_generated|ram_block1a101_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a101 .clk0_core_clock_enable = "ena0";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a101 .clk1_core_clock_enable = "ena1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a101 .data_interleave_offset_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a101 .data_interleave_width_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a101 .init_file = "Memory_Init.mif";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a101 .init_file_layout = "port_a";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a101 .logical_ram_name = "Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ALTSYNCRAM";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a101 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a101 .operation_mode = "bidir_dual_port";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a101 .port_a_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a101 .port_a_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a101 .port_a_byte_enable_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a101 .port_a_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a101 .port_a_first_bit_number = 5;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a101 .port_a_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a101 .port_a_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a101 .port_a_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a101 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a101 .port_b_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a101 .port_b_address_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a101 .port_b_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a101 .port_b_data_in_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a101 .port_b_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a101 .port_b_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a101 .port_b_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a101 .port_b_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a101 .port_b_first_bit_number = 5;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a101 .port_b_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a101 .port_b_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a101 .port_b_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a101 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a101 .port_b_read_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a101 .port_b_write_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a101 .ram_block_type = "M9K";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a101 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a101 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a101 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a101 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y14_N22
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux4|_~26 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux4|_~26_combout  = (\comb_3|altsyncram_component|auto_generated|address_reg_a [1] & ((\comb_3|altsyncram_component|auto_generated|mux4|_~25_combout  & 
// (\comb_3|altsyncram_component|auto_generated|ram_block1a117~portadataout )) # (!\comb_3|altsyncram_component|auto_generated|mux4|_~25_combout  & ((\comb_3|altsyncram_component|auto_generated|ram_block1a101~portadataout ))))) # 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_a [1] & (((\comb_3|altsyncram_component|auto_generated|mux4|_~25_combout ))))

	.dataa(\comb_3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\comb_3|altsyncram_component|auto_generated|ram_block1a117~portadataout ),
	.datac(\comb_3|altsyncram_component|auto_generated|mux4|_~25_combout ),
	.datad(\comb_3|altsyncram_component|auto_generated|ram_block1a101~portadataout ),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux4|_~26_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~26 .lut_mask = 16'hDAD0;
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y3_N0
cycloneive_ram_block \comb_3|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(\comb_3|altsyncram_component|auto_generated|decode2|w_anode1662w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\comb_3|altsyncram_component|auto_generated|decode3|w_anode1662w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~inputclkctrl_outclk ),
	.clk1(\Clk_View~inputclkctrl_outclk ),
	.ena0(\comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1751w[3]~0_combout ),
	.ena1(\comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1751w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_Register|Switch_5|Q~q }),
	.portaaddr({\MAR_Register|Switch_12|Q~q ,\MAR_Register|Switch_11|Q~q ,\MAR_Register|Switch_10|Q~q ,\MAR_Register|Switch_9|Q~q ,\MAR_Register|Switch_8|Q~q ,\MAR_Register|Switch_7|Q~q ,\MAR_Register|Switch_6|Q~q ,\MAR_Register|Switch_5|Q~q ,\MAR_Register|Switch_4|Q~q ,
\MAR_Register|Switch_3|Q~q ,\MAR_Register|Switch_2|Q~q ,\MAR_Register|Switch_1|Q~q ,\MAR_Register|Switch_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\View_Data[5]~input_o }),
	.portbaddr({\View_Address[12]~input_o ,\View_Address[11]~input_o ,\View_Address[10]~input_o ,\View_Address[9]~input_o ,\View_Address[8]~input_o ,\View_Address[7]~input_o ,\View_Address[6]~input_o ,\View_Address[5]~input_o ,\View_Address[4]~input_o ,\View_Address[3]~input_o ,
\View_Address[2]~input_o ,\View_Address[1]~input_o ,\View_Address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_3|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(\comb_3|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a21 .clk1_core_clock_enable = "ena1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a21 .init_file = "Memory_Init.mif";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ALTSYNCRAM";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "bidir_dual_port";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_in_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a21 .port_b_first_bit_number = 5;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a21 .port_b_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a21 .port_b_write_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M9K";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a21 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a21 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y15_N0
cycloneive_ram_block \comb_3|altsyncram_component|auto_generated|ram_block1a53 (
	.portawe(\comb_3|altsyncram_component|auto_generated|decode2|w_anode1682w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\comb_3|altsyncram_component|auto_generated|decode3|w_anode1682w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~inputclkctrl_outclk ),
	.clk1(\Clk_View~inputclkctrl_outclk ),
	.ena0(\comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1773w[3]~0_combout ),
	.ena1(\comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1773w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_Register|Switch_5|Q~q }),
	.portaaddr({\MAR_Register|Switch_12|Q~q ,\MAR_Register|Switch_11|Q~q ,\MAR_Register|Switch_10|Q~q ,\MAR_Register|Switch_9|Q~q ,\MAR_Register|Switch_8|Q~q ,\MAR_Register|Switch_7|Q~q ,\MAR_Register|Switch_6|Q~q ,\MAR_Register|Switch_5|Q~q ,\MAR_Register|Switch_4|Q~q ,
\MAR_Register|Switch_3|Q~q ,\MAR_Register|Switch_2|Q~q ,\MAR_Register|Switch_1|Q~q ,\MAR_Register|Switch_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\View_Data[5]~input_o }),
	.portbaddr({\View_Address[12]~input_o ,\View_Address[11]~input_o ,\View_Address[10]~input_o ,\View_Address[9]~input_o ,\View_Address[8]~input_o ,\View_Address[7]~input_o ,\View_Address[6]~input_o ,\View_Address[5]~input_o ,\View_Address[4]~input_o ,\View_Address[3]~input_o ,
\View_Address[2]~input_o ,\View_Address[1]~input_o ,\View_Address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_3|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout(\comb_3|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a53 .clk1_core_clock_enable = "ena1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a53 .init_file = "Memory_Init.mif";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a53 .logical_ram_name = "Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ALTSYNCRAM";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a53 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a53 .operation_mode = "bidir_dual_port";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_in_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a53 .port_b_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a53 .port_b_first_bit_number = 5;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a53 .port_b_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a53 .port_b_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a53 .port_b_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a53 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a53 .port_b_read_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a53 .port_b_write_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a53 .ram_block_type = "M9K";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a53 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a53 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a53 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a53 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y13_N0
cycloneive_ram_block \comb_3|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(\comb_3|altsyncram_component|auto_generated|decode2|w_anode1672w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\comb_3|altsyncram_component|auto_generated|decode3|w_anode1672w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~inputclkctrl_outclk ),
	.clk1(\Clk_View~inputclkctrl_outclk ),
	.ena0(\comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1762w[3]~0_combout ),
	.ena1(\comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1762w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_Register|Switch_5|Q~q }),
	.portaaddr({\MAR_Register|Switch_12|Q~q ,\MAR_Register|Switch_11|Q~q ,\MAR_Register|Switch_10|Q~q ,\MAR_Register|Switch_9|Q~q ,\MAR_Register|Switch_8|Q~q ,\MAR_Register|Switch_7|Q~q ,\MAR_Register|Switch_6|Q~q ,\MAR_Register|Switch_5|Q~q ,\MAR_Register|Switch_4|Q~q ,
\MAR_Register|Switch_3|Q~q ,\MAR_Register|Switch_2|Q~q ,\MAR_Register|Switch_1|Q~q ,\MAR_Register|Switch_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\View_Data[5]~input_o }),
	.portbaddr({\View_Address[12]~input_o ,\View_Address[11]~input_o ,\View_Address[10]~input_o ,\View_Address[9]~input_o ,\View_Address[8]~input_o ,\View_Address[7]~input_o ,\View_Address[6]~input_o ,\View_Address[5]~input_o ,\View_Address[4]~input_o ,\View_Address[3]~input_o ,
\View_Address[2]~input_o ,\View_Address[1]~input_o ,\View_Address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_3|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout(\comb_3|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a37 .clk1_core_clock_enable = "ena1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a37 .init_file = "Memory_Init.mif";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ALTSYNCRAM";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a37 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "bidir_dual_port";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_in_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a37 .port_b_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a37 .port_b_first_bit_number = 5;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a37 .port_b_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a37 .port_b_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a37 .port_b_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a37 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a37 .port_b_read_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a37 .port_b_write_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M9K";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a37 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a37 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a37 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a37 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y7_N0
cycloneive_ram_block \comb_3|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\comb_3|altsyncram_component|auto_generated|decode2|w_anode1645w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\comb_3|altsyncram_component|auto_generated|decode3|w_anode1645w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~inputclkctrl_outclk ),
	.clk1(\Clk_View~inputclkctrl_outclk ),
	.ena0(\comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1733w [3]),
	.ena1(\comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1733w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_Register|Switch_5|Q~q }),
	.portaaddr({\MAR_Register|Switch_12|Q~q ,\MAR_Register|Switch_11|Q~q ,\MAR_Register|Switch_10|Q~q ,\MAR_Register|Switch_9|Q~q ,\MAR_Register|Switch_8|Q~q ,\MAR_Register|Switch_7|Q~q ,\MAR_Register|Switch_6|Q~q ,\MAR_Register|Switch_5|Q~q ,\MAR_Register|Switch_4|Q~q ,
\MAR_Register|Switch_3|Q~q ,\MAR_Register|Switch_2|Q~q ,\MAR_Register|Switch_1|Q~q ,\MAR_Register|Switch_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\View_Data[5]~input_o }),
	.portbaddr({\View_Address[12]~input_o ,\View_Address[11]~input_o ,\View_Address[10]~input_o ,\View_Address[9]~input_o ,\View_Address[8]~input_o ,\View_Address[7]~input_o ,\View_Address[6]~input_o ,\View_Address[5]~input_o ,\View_Address[4]~input_o ,\View_Address[3]~input_o ,
\View_Address[2]~input_o ,\View_Address[1]~input_o ,\View_Address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_3|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(\comb_3|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a5 .init_file = "Memory_Init.mif";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ALTSYNCRAM";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "bidir_dual_port";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_in_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a5 .port_b_write_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000;
// synopsys translate_on

// Location: LCCOMB_X63_Y14_N20
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux4|_~27 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux4|_~27_combout  = (\comb_3|altsyncram_component|auto_generated|address_reg_a [1] & ((\comb_3|altsyncram_component|auto_generated|ram_block1a37~portadataout ) # 
// ((\comb_3|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\comb_3|altsyncram_component|auto_generated|address_reg_a [1] & (((\comb_3|altsyncram_component|auto_generated|ram_block1a5~portadataout  & 
// !\comb_3|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\comb_3|altsyncram_component|auto_generated|ram_block1a37~portadataout ),
	.datab(\comb_3|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.datac(\comb_3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\comb_3|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux4|_~27_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~27 .lut_mask = 16'hF0AC;
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y14_N6
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux4|_~28 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux4|_~28_combout  = (\comb_3|altsyncram_component|auto_generated|address_reg_a [0] & ((\comb_3|altsyncram_component|auto_generated|mux4|_~27_combout  & 
// ((\comb_3|altsyncram_component|auto_generated|ram_block1a53~portadataout ))) # (!\comb_3|altsyncram_component|auto_generated|mux4|_~27_combout  & (\comb_3|altsyncram_component|auto_generated|ram_block1a21~portadataout )))) # 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_a [0] & (((\comb_3|altsyncram_component|auto_generated|mux4|_~27_combout ))))

	.dataa(\comb_3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\comb_3|altsyncram_component|auto_generated|ram_block1a21~portadataout ),
	.datac(\comb_3|altsyncram_component|auto_generated|ram_block1a53~portadataout ),
	.datad(\comb_3|altsyncram_component|auto_generated|mux4|_~27_combout ),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux4|_~28_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~28 .lut_mask = 16'hF588;
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y14_N16
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux4|_~29 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux4|_~29_combout  = (\comb_3|altsyncram_component|auto_generated|address_reg_a [2] & (\comb_3|altsyncram_component|auto_generated|mux4|_~26_combout )) # 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_a [2] & ((\comb_3|altsyncram_component|auto_generated|mux4|_~28_combout )))

	.dataa(gnd),
	.datab(\comb_3|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(\comb_3|altsyncram_component|auto_generated|mux4|_~26_combout ),
	.datad(\comb_3|altsyncram_component|auto_generated|mux4|_~28_combout ),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux4|_~29_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~29 .lut_mask = 16'hF3C0;
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y19_N15
dffeas \MDR_Register|Switch_6|Q (
	.clk(!\Clk~inputclkctrl_outclk ),
	.d(\MAR_Register|Switch_6|Q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MDR_Register|Switch_7|Q~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MDR_Register|Switch_6|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MDR_Register|Switch_6|Q .is_wysiwyg = "true";
defparam \MDR_Register|Switch_6|Q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y35_N1
cycloneive_io_ibuf \View_Data[6]~input (
	.i(View_Data[6]),
	.ibar(gnd),
	.o(\View_Data[6]~input_o ));
// synopsys translate_off
defparam \View_Data[6]~input .bus_hold = "false";
defparam \View_Data[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X51_Y38_N0
cycloneive_ram_block \comb_3|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(\comb_3|altsyncram_component|auto_generated|decode2|w_anode1662w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\comb_3|altsyncram_component|auto_generated|decode3|w_anode1662w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~inputclkctrl_outclk ),
	.clk1(\Clk_View~inputclkctrl_outclk ),
	.ena0(\comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1751w[3]~0_combout ),
	.ena1(\comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1751w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_Register|Switch_6|Q~q }),
	.portaaddr({\MAR_Register|Switch_12|Q~q ,\MAR_Register|Switch_11|Q~q ,\MAR_Register|Switch_10|Q~q ,\MAR_Register|Switch_9|Q~q ,\MAR_Register|Switch_8|Q~q ,\MAR_Register|Switch_7|Q~q ,\MAR_Register|Switch_6|Q~q ,\MAR_Register|Switch_5|Q~q ,\MAR_Register|Switch_4|Q~q ,
\MAR_Register|Switch_3|Q~q ,\MAR_Register|Switch_2|Q~q ,\MAR_Register|Switch_1|Q~q ,\MAR_Register|Switch_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\View_Data[6]~input_o }),
	.portbaddr({\View_Address[12]~input_o ,\View_Address[11]~input_o ,\View_Address[10]~input_o ,\View_Address[9]~input_o ,\View_Address[8]~input_o ,\View_Address[7]~input_o ,\View_Address[6]~input_o ,\View_Address[5]~input_o ,\View_Address[4]~input_o ,\View_Address[3]~input_o ,
\View_Address[2]~input_o ,\View_Address[1]~input_o ,\View_Address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_3|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(\comb_3|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a22 .clk1_core_clock_enable = "ena1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a22 .init_file = "Memory_Init.mif";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ALTSYNCRAM";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "bidir_dual_port";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_in_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_bit_number = 6;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a22 .port_b_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a22 .port_b_write_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M9K";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y26_N0
cycloneive_ram_block \comb_3|altsyncram_component|auto_generated|ram_block1a54 (
	.portawe(\comb_3|altsyncram_component|auto_generated|decode2|w_anode1682w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\comb_3|altsyncram_component|auto_generated|decode3|w_anode1682w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~inputclkctrl_outclk ),
	.clk1(\Clk_View~inputclkctrl_outclk ),
	.ena0(\comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1773w[3]~0_combout ),
	.ena1(\comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1773w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_Register|Switch_6|Q~q }),
	.portaaddr({\MAR_Register|Switch_12|Q~q ,\MAR_Register|Switch_11|Q~q ,\MAR_Register|Switch_10|Q~q ,\MAR_Register|Switch_9|Q~q ,\MAR_Register|Switch_8|Q~q ,\MAR_Register|Switch_7|Q~q ,\MAR_Register|Switch_6|Q~q ,\MAR_Register|Switch_5|Q~q ,\MAR_Register|Switch_4|Q~q ,
\MAR_Register|Switch_3|Q~q ,\MAR_Register|Switch_2|Q~q ,\MAR_Register|Switch_1|Q~q ,\MAR_Register|Switch_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\View_Data[6]~input_o }),
	.portbaddr({\View_Address[12]~input_o ,\View_Address[11]~input_o ,\View_Address[10]~input_o ,\View_Address[9]~input_o ,\View_Address[8]~input_o ,\View_Address[7]~input_o ,\View_Address[6]~input_o ,\View_Address[5]~input_o ,\View_Address[4]~input_o ,\View_Address[3]~input_o ,
\View_Address[2]~input_o ,\View_Address[1]~input_o ,\View_Address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_3|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout(\comb_3|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a54 .clk1_core_clock_enable = "ena1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a54 .init_file = "Memory_Init.mif";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a54 .logical_ram_name = "Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ALTSYNCRAM";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a54 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a54 .operation_mode = "bidir_dual_port";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_in_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a54 .port_b_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a54 .port_b_first_bit_number = 6;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a54 .port_b_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a54 .port_b_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a54 .port_b_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a54 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a54 .port_b_read_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a54 .port_b_write_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a54 .ram_block_type = "M9K";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a54 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a54 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a54 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a54 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y28_N0
cycloneive_ram_block \comb_3|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\comb_3|altsyncram_component|auto_generated|decode2|w_anode1645w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\comb_3|altsyncram_component|auto_generated|decode3|w_anode1645w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~inputclkctrl_outclk ),
	.clk1(\Clk_View~inputclkctrl_outclk ),
	.ena0(\comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1733w [3]),
	.ena1(\comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1733w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_Register|Switch_6|Q~q }),
	.portaaddr({\MAR_Register|Switch_12|Q~q ,\MAR_Register|Switch_11|Q~q ,\MAR_Register|Switch_10|Q~q ,\MAR_Register|Switch_9|Q~q ,\MAR_Register|Switch_8|Q~q ,\MAR_Register|Switch_7|Q~q ,\MAR_Register|Switch_6|Q~q ,\MAR_Register|Switch_5|Q~q ,\MAR_Register|Switch_4|Q~q ,
\MAR_Register|Switch_3|Q~q ,\MAR_Register|Switch_2|Q~q ,\MAR_Register|Switch_1|Q~q ,\MAR_Register|Switch_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\View_Data[6]~input_o }),
	.portbaddr({\View_Address[12]~input_o ,\View_Address[11]~input_o ,\View_Address[10]~input_o ,\View_Address[9]~input_o ,\View_Address[8]~input_o ,\View_Address[7]~input_o ,\View_Address[6]~input_o ,\View_Address[5]~input_o ,\View_Address[4]~input_o ,\View_Address[3]~input_o ,
\View_Address[2]~input_o ,\View_Address[1]~input_o ,\View_Address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_3|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(\comb_3|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a6 .init_file = "Memory_Init.mif";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ALTSYNCRAM";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "bidir_dual_port";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_in_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a6 .port_b_write_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000;
// synopsys translate_on

// Location: M9K_X51_Y39_N0
cycloneive_ram_block \comb_3|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(\comb_3|altsyncram_component|auto_generated|decode2|w_anode1672w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\comb_3|altsyncram_component|auto_generated|decode3|w_anode1672w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~inputclkctrl_outclk ),
	.clk1(\Clk_View~inputclkctrl_outclk ),
	.ena0(\comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1762w[3]~0_combout ),
	.ena1(\comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1762w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_Register|Switch_6|Q~q }),
	.portaaddr({\MAR_Register|Switch_12|Q~q ,\MAR_Register|Switch_11|Q~q ,\MAR_Register|Switch_10|Q~q ,\MAR_Register|Switch_9|Q~q ,\MAR_Register|Switch_8|Q~q ,\MAR_Register|Switch_7|Q~q ,\MAR_Register|Switch_6|Q~q ,\MAR_Register|Switch_5|Q~q ,\MAR_Register|Switch_4|Q~q ,
\MAR_Register|Switch_3|Q~q ,\MAR_Register|Switch_2|Q~q ,\MAR_Register|Switch_1|Q~q ,\MAR_Register|Switch_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\View_Data[6]~input_o }),
	.portbaddr({\View_Address[12]~input_o ,\View_Address[11]~input_o ,\View_Address[10]~input_o ,\View_Address[9]~input_o ,\View_Address[8]~input_o ,\View_Address[7]~input_o ,\View_Address[6]~input_o ,\View_Address[5]~input_o ,\View_Address[4]~input_o ,\View_Address[3]~input_o ,
\View_Address[2]~input_o ,\View_Address[1]~input_o ,\View_Address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_3|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout(\comb_3|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a38 .clk1_core_clock_enable = "ena1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a38 .init_file = "Memory_Init.mif";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ALTSYNCRAM";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a38 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "bidir_dual_port";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_in_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a38 .port_b_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a38 .port_b_first_bit_number = 6;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a38 .port_b_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a38 .port_b_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a38 .port_b_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a38 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a38 .port_b_read_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a38 .port_b_write_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M9K";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a38 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a38 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a38 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a38 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N28
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux4|_~32 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux4|_~32_combout  = (\comb_3|altsyncram_component|auto_generated|address_reg_a [1] & (((\comb_3|altsyncram_component|auto_generated|address_reg_a [0]) # 
// (\comb_3|altsyncram_component|auto_generated|ram_block1a38~portadataout )))) # (!\comb_3|altsyncram_component|auto_generated|address_reg_a [1] & (\comb_3|altsyncram_component|auto_generated|ram_block1a6~portadataout  & 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_a [0])))

	.dataa(\comb_3|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.datab(\comb_3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\comb_3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\comb_3|altsyncram_component|auto_generated|ram_block1a38~portadataout ),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux4|_~32_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~32 .lut_mask = 16'hCEC2;
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N14
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux4|_~33 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux4|_~33_combout  = (\comb_3|altsyncram_component|auto_generated|address_reg_a [0] & ((\comb_3|altsyncram_component|auto_generated|mux4|_~32_combout  & 
// ((\comb_3|altsyncram_component|auto_generated|ram_block1a54~portadataout ))) # (!\comb_3|altsyncram_component|auto_generated|mux4|_~32_combout  & (\comb_3|altsyncram_component|auto_generated|ram_block1a22~portadataout )))) # 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_a [0] & (((\comb_3|altsyncram_component|auto_generated|mux4|_~32_combout ))))

	.dataa(\comb_3|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.datab(\comb_3|altsyncram_component|auto_generated|ram_block1a54~portadataout ),
	.datac(\comb_3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\comb_3|altsyncram_component|auto_generated|mux4|_~32_combout ),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux4|_~33_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~33 .lut_mask = 16'hCFA0;
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y31_N0
cycloneive_ram_block \comb_3|altsyncram_component|auto_generated|ram_block1a102 (
	.portawe(\comb_3|altsyncram_component|auto_generated|decode2|w_anode1712w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\comb_3|altsyncram_component|auto_generated|decode3|w_anode1712w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~inputclkctrl_outclk ),
	.clk1(\Clk_View~inputclkctrl_outclk ),
	.ena0(\comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1806w[3]~0_combout ),
	.ena1(\comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1806w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_Register|Switch_6|Q~q }),
	.portaaddr({\MAR_Register|Switch_12|Q~q ,\MAR_Register|Switch_11|Q~q ,\MAR_Register|Switch_10|Q~q ,\MAR_Register|Switch_9|Q~q ,\MAR_Register|Switch_8|Q~q ,\MAR_Register|Switch_7|Q~q ,\MAR_Register|Switch_6|Q~q ,\MAR_Register|Switch_5|Q~q ,\MAR_Register|Switch_4|Q~q ,
\MAR_Register|Switch_3|Q~q ,\MAR_Register|Switch_2|Q~q ,\MAR_Register|Switch_1|Q~q ,\MAR_Register|Switch_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\View_Data[6]~input_o }),
	.portbaddr({\View_Address[12]~input_o ,\View_Address[11]~input_o ,\View_Address[10]~input_o ,\View_Address[9]~input_o ,\View_Address[8]~input_o ,\View_Address[7]~input_o ,\View_Address[6]~input_o ,\View_Address[5]~input_o ,\View_Address[4]~input_o ,\View_Address[3]~input_o ,
\View_Address[2]~input_o ,\View_Address[1]~input_o ,\View_Address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_3|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus ),
	.portbdataout(\comb_3|altsyncram_component|auto_generated|ram_block1a102_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a102 .clk0_core_clock_enable = "ena0";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a102 .clk1_core_clock_enable = "ena1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a102 .data_interleave_offset_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a102 .data_interleave_width_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a102 .init_file = "Memory_Init.mif";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a102 .init_file_layout = "port_a";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a102 .logical_ram_name = "Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ALTSYNCRAM";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a102 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a102 .operation_mode = "bidir_dual_port";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a102 .port_a_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a102 .port_a_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a102 .port_a_byte_enable_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a102 .port_a_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a102 .port_a_first_bit_number = 6;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a102 .port_a_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a102 .port_a_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a102 .port_a_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a102 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a102 .port_b_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a102 .port_b_address_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a102 .port_b_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a102 .port_b_data_in_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a102 .port_b_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a102 .port_b_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a102 .port_b_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a102 .port_b_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a102 .port_b_first_bit_number = 6;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a102 .port_b_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a102 .port_b_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a102 .port_b_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a102 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a102 .port_b_read_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a102 .port_b_write_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a102 .ram_block_type = "M9K";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a102 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a102 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a102 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a102 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y26_N0
cycloneive_ram_block \comb_3|altsyncram_component|auto_generated|ram_block1a118 (
	.portawe(\comb_3|altsyncram_component|auto_generated|decode2|w_anode1722w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\comb_3|altsyncram_component|auto_generated|decode3|w_anode1722w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~inputclkctrl_outclk ),
	.clk1(\Clk_View~inputclkctrl_outclk ),
	.ena0(\comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1817w[3]~0_combout ),
	.ena1(\comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1817w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_Register|Switch_6|Q~q }),
	.portaaddr({\MAR_Register|Switch_12|Q~q ,\MAR_Register|Switch_11|Q~q ,\MAR_Register|Switch_10|Q~q ,\MAR_Register|Switch_9|Q~q ,\MAR_Register|Switch_8|Q~q ,\MAR_Register|Switch_7|Q~q ,\MAR_Register|Switch_6|Q~q ,\MAR_Register|Switch_5|Q~q ,\MAR_Register|Switch_4|Q~q ,
\MAR_Register|Switch_3|Q~q ,\MAR_Register|Switch_2|Q~q ,\MAR_Register|Switch_1|Q~q ,\MAR_Register|Switch_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\View_Data[6]~input_o }),
	.portbaddr({\View_Address[12]~input_o ,\View_Address[11]~input_o ,\View_Address[10]~input_o ,\View_Address[9]~input_o ,\View_Address[8]~input_o ,\View_Address[7]~input_o ,\View_Address[6]~input_o ,\View_Address[5]~input_o ,\View_Address[4]~input_o ,\View_Address[3]~input_o ,
\View_Address[2]~input_o ,\View_Address[1]~input_o ,\View_Address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_3|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus ),
	.portbdataout(\comb_3|altsyncram_component|auto_generated|ram_block1a118_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a118 .clk0_core_clock_enable = "ena0";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a118 .clk1_core_clock_enable = "ena1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a118 .data_interleave_offset_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a118 .data_interleave_width_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a118 .init_file = "Memory_Init.mif";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a118 .init_file_layout = "port_a";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a118 .logical_ram_name = "Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ALTSYNCRAM";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a118 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a118 .operation_mode = "bidir_dual_port";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a118 .port_a_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a118 .port_a_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a118 .port_a_byte_enable_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a118 .port_a_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a118 .port_a_first_bit_number = 6;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a118 .port_a_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a118 .port_a_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a118 .port_a_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a118 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a118 .port_b_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a118 .port_b_address_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a118 .port_b_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a118 .port_b_data_in_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a118 .port_b_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a118 .port_b_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a118 .port_b_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a118 .port_b_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a118 .port_b_first_bit_number = 6;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a118 .port_b_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a118 .port_b_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a118 .port_b_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a118 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a118 .port_b_read_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a118 .port_b_write_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a118 .ram_block_type = "M9K";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a118 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a118 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a118 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a118 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y34_N0
cycloneive_ram_block \comb_3|altsyncram_component|auto_generated|ram_block1a86 (
	.portawe(\comb_3|altsyncram_component|auto_generated|decode2|w_anode1702w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\comb_3|altsyncram_component|auto_generated|decode3|w_anode1702w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~inputclkctrl_outclk ),
	.clk1(\Clk_View~inputclkctrl_outclk ),
	.ena0(\comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1795w[3]~0_combout ),
	.ena1(\comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1795w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_Register|Switch_6|Q~q }),
	.portaaddr({\MAR_Register|Switch_12|Q~q ,\MAR_Register|Switch_11|Q~q ,\MAR_Register|Switch_10|Q~q ,\MAR_Register|Switch_9|Q~q ,\MAR_Register|Switch_8|Q~q ,\MAR_Register|Switch_7|Q~q ,\MAR_Register|Switch_6|Q~q ,\MAR_Register|Switch_5|Q~q ,\MAR_Register|Switch_4|Q~q ,
\MAR_Register|Switch_3|Q~q ,\MAR_Register|Switch_2|Q~q ,\MAR_Register|Switch_1|Q~q ,\MAR_Register|Switch_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\View_Data[6]~input_o }),
	.portbaddr({\View_Address[12]~input_o ,\View_Address[11]~input_o ,\View_Address[10]~input_o ,\View_Address[9]~input_o ,\View_Address[8]~input_o ,\View_Address[7]~input_o ,\View_Address[6]~input_o ,\View_Address[5]~input_o ,\View_Address[4]~input_o ,\View_Address[3]~input_o ,
\View_Address[2]~input_o ,\View_Address[1]~input_o ,\View_Address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_3|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus ),
	.portbdataout(\comb_3|altsyncram_component|auto_generated|ram_block1a86_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a86 .clk0_core_clock_enable = "ena0";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a86 .clk1_core_clock_enable = "ena1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_offset_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_width_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a86 .init_file = "Memory_Init.mif";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a86 .init_file_layout = "port_a";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a86 .logical_ram_name = "Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ALTSYNCRAM";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a86 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a86 .operation_mode = "bidir_dual_port";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a86 .port_a_byte_enable_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_bit_number = 6;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a86 .port_a_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a86 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_in_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a86 .port_b_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a86 .port_b_first_bit_number = 6;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a86 .port_b_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a86 .port_b_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a86 .port_b_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a86 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a86 .port_b_read_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a86 .port_b_write_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a86 .ram_block_type = "M9K";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a86 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a86 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a86 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a86 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y30_N0
cycloneive_ram_block \comb_3|altsyncram_component|auto_generated|ram_block1a70 (
	.portawe(\comb_3|altsyncram_component|auto_generated|decode2|w_anode1692w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\comb_3|altsyncram_component|auto_generated|decode3|w_anode1692w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~inputclkctrl_outclk ),
	.clk1(\Clk_View~inputclkctrl_outclk ),
	.ena0(\comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1784w[3]~0_combout ),
	.ena1(\comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1784w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_Register|Switch_6|Q~q }),
	.portaaddr({\MAR_Register|Switch_12|Q~q ,\MAR_Register|Switch_11|Q~q ,\MAR_Register|Switch_10|Q~q ,\MAR_Register|Switch_9|Q~q ,\MAR_Register|Switch_8|Q~q ,\MAR_Register|Switch_7|Q~q ,\MAR_Register|Switch_6|Q~q ,\MAR_Register|Switch_5|Q~q ,\MAR_Register|Switch_4|Q~q ,
\MAR_Register|Switch_3|Q~q ,\MAR_Register|Switch_2|Q~q ,\MAR_Register|Switch_1|Q~q ,\MAR_Register|Switch_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\View_Data[6]~input_o }),
	.portbaddr({\View_Address[12]~input_o ,\View_Address[11]~input_o ,\View_Address[10]~input_o ,\View_Address[9]~input_o ,\View_Address[8]~input_o ,\View_Address[7]~input_o ,\View_Address[6]~input_o ,\View_Address[5]~input_o ,\View_Address[4]~input_o ,\View_Address[3]~input_o ,
\View_Address[2]~input_o ,\View_Address[1]~input_o ,\View_Address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_3|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus ),
	.portbdataout(\comb_3|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a70 .clk0_core_clock_enable = "ena0";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a70 .clk1_core_clock_enable = "ena1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a70 .init_file = "Memory_Init.mif";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a70 .init_file_layout = "port_a";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a70 .logical_ram_name = "Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ALTSYNCRAM";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a70 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a70 .operation_mode = "bidir_dual_port";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a70 .port_a_byte_enable_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_bit_number = 6;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a70 .port_a_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a70 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_in_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a70 .port_b_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a70 .port_b_first_bit_number = 6;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a70 .port_b_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a70 .port_b_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a70 .port_b_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a70 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a70 .port_b_read_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a70 .port_b_write_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a70 .ram_block_type = "M9K";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a70 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a70 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a70 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a70 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X70_Y26_N26
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux4|_~30 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux4|_~30_combout  = (\comb_3|altsyncram_component|auto_generated|address_reg_a [0] & ((\comb_3|altsyncram_component|auto_generated|ram_block1a86~portadataout ) # 
// ((\comb_3|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\comb_3|altsyncram_component|auto_generated|address_reg_a [0] & (((\comb_3|altsyncram_component|auto_generated|ram_block1a70~portadataout  & 
// !\comb_3|altsyncram_component|auto_generated|address_reg_a [1]))))

	.dataa(\comb_3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\comb_3|altsyncram_component|auto_generated|ram_block1a86~portadataout ),
	.datac(\comb_3|altsyncram_component|auto_generated|ram_block1a70~portadataout ),
	.datad(\comb_3|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux4|_~30_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~30 .lut_mask = 16'hAAD8;
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y26_N28
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux4|_~31 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux4|_~31_combout  = (\comb_3|altsyncram_component|auto_generated|mux4|_~30_combout  & (((\comb_3|altsyncram_component|auto_generated|ram_block1a118~portadataout ) # 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\comb_3|altsyncram_component|auto_generated|mux4|_~30_combout  & (\comb_3|altsyncram_component|auto_generated|ram_block1a102~portadataout  & 
// ((\comb_3|altsyncram_component|auto_generated|address_reg_a [1]))))

	.dataa(\comb_3|altsyncram_component|auto_generated|ram_block1a102~portadataout ),
	.datab(\comb_3|altsyncram_component|auto_generated|ram_block1a118~portadataout ),
	.datac(\comb_3|altsyncram_component|auto_generated|mux4|_~30_combout ),
	.datad(\comb_3|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux4|_~31_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~31 .lut_mask = 16'hCAF0;
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y26_N6
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux4|_~34 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux4|_~34_combout  = (\comb_3|altsyncram_component|auto_generated|address_reg_a [2] & ((\comb_3|altsyncram_component|auto_generated|mux4|_~31_combout ))) # 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_a [2] & (\comb_3|altsyncram_component|auto_generated|mux4|_~33_combout ))

	.dataa(\comb_3|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(gnd),
	.datac(\comb_3|altsyncram_component|auto_generated|mux4|_~33_combout ),
	.datad(\comb_3|altsyncram_component|auto_generated|mux4|_~31_combout ),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux4|_~34_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~34 .lut_mask = 16'hFA50;
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y19_N21
dffeas \MDR_Register|Switch_7|Q (
	.clk(!\Clk~inputclkctrl_outclk ),
	.d(\MAR_Register|Switch_7|Q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MDR_Register|Switch_7|Q~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MDR_Register|Switch_7|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MDR_Register|Switch_7|Q .is_wysiwyg = "true";
defparam \MDR_Register|Switch_7|Q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y29_N22
cycloneive_io_ibuf \View_Data[7]~input (
	.i(View_Data[7]),
	.ibar(gnd),
	.o(\View_Data[7]~input_o ));
// synopsys translate_off
defparam \View_Data[7]~input .bus_hold = "false";
defparam \View_Data[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X37_Y28_N0
cycloneive_ram_block \comb_3|altsyncram_component|auto_generated|ram_block1a103 (
	.portawe(\comb_3|altsyncram_component|auto_generated|decode2|w_anode1712w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\comb_3|altsyncram_component|auto_generated|decode3|w_anode1712w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~inputclkctrl_outclk ),
	.clk1(\Clk_View~inputclkctrl_outclk ),
	.ena0(\comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1806w[3]~0_combout ),
	.ena1(\comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1806w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_Register|Switch_7|Q~q }),
	.portaaddr({\MAR_Register|Switch_12|Q~q ,\MAR_Register|Switch_11|Q~q ,\MAR_Register|Switch_10|Q~q ,\MAR_Register|Switch_9|Q~q ,\MAR_Register|Switch_8|Q~q ,\MAR_Register|Switch_7|Q~q ,\MAR_Register|Switch_6|Q~q ,\MAR_Register|Switch_5|Q~q ,\MAR_Register|Switch_4|Q~q ,
\MAR_Register|Switch_3|Q~q ,\MAR_Register|Switch_2|Q~q ,\MAR_Register|Switch_1|Q~q ,\MAR_Register|Switch_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\View_Data[7]~input_o }),
	.portbaddr({\View_Address[12]~input_o ,\View_Address[11]~input_o ,\View_Address[10]~input_o ,\View_Address[9]~input_o ,\View_Address[8]~input_o ,\View_Address[7]~input_o ,\View_Address[6]~input_o ,\View_Address[5]~input_o ,\View_Address[4]~input_o ,\View_Address[3]~input_o ,
\View_Address[2]~input_o ,\View_Address[1]~input_o ,\View_Address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_3|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus ),
	.portbdataout(\comb_3|altsyncram_component|auto_generated|ram_block1a103_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a103 .clk0_core_clock_enable = "ena0";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a103 .clk1_core_clock_enable = "ena1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a103 .data_interleave_offset_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a103 .data_interleave_width_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a103 .init_file = "Memory_Init.mif";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a103 .init_file_layout = "port_a";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a103 .logical_ram_name = "Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ALTSYNCRAM";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a103 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a103 .operation_mode = "bidir_dual_port";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a103 .port_a_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a103 .port_a_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a103 .port_a_byte_enable_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a103 .port_a_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a103 .port_a_first_bit_number = 7;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a103 .port_a_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a103 .port_a_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a103 .port_a_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a103 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a103 .port_b_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a103 .port_b_address_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a103 .port_b_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a103 .port_b_data_in_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a103 .port_b_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a103 .port_b_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a103 .port_b_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a103 .port_b_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a103 .port_b_first_bit_number = 7;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a103 .port_b_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a103 .port_b_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a103 .port_b_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a103 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a103 .port_b_read_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a103 .port_b_write_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a103 .ram_block_type = "M9K";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a103 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a103 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a103 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a103 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y32_N0
cycloneive_ram_block \comb_3|altsyncram_component|auto_generated|ram_block1a87 (
	.portawe(\comb_3|altsyncram_component|auto_generated|decode2|w_anode1702w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\comb_3|altsyncram_component|auto_generated|decode3|w_anode1702w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~inputclkctrl_outclk ),
	.clk1(\Clk_View~inputclkctrl_outclk ),
	.ena0(\comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1795w[3]~0_combout ),
	.ena1(\comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1795w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_Register|Switch_7|Q~q }),
	.portaaddr({\MAR_Register|Switch_12|Q~q ,\MAR_Register|Switch_11|Q~q ,\MAR_Register|Switch_10|Q~q ,\MAR_Register|Switch_9|Q~q ,\MAR_Register|Switch_8|Q~q ,\MAR_Register|Switch_7|Q~q ,\MAR_Register|Switch_6|Q~q ,\MAR_Register|Switch_5|Q~q ,\MAR_Register|Switch_4|Q~q ,
\MAR_Register|Switch_3|Q~q ,\MAR_Register|Switch_2|Q~q ,\MAR_Register|Switch_1|Q~q ,\MAR_Register|Switch_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\View_Data[7]~input_o }),
	.portbaddr({\View_Address[12]~input_o ,\View_Address[11]~input_o ,\View_Address[10]~input_o ,\View_Address[9]~input_o ,\View_Address[8]~input_o ,\View_Address[7]~input_o ,\View_Address[6]~input_o ,\View_Address[5]~input_o ,\View_Address[4]~input_o ,\View_Address[3]~input_o ,
\View_Address[2]~input_o ,\View_Address[1]~input_o ,\View_Address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_3|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus ),
	.portbdataout(\comb_3|altsyncram_component|auto_generated|ram_block1a87_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a87 .clk0_core_clock_enable = "ena0";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a87 .clk1_core_clock_enable = "ena1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_offset_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_width_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a87 .init_file = "Memory_Init.mif";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a87 .init_file_layout = "port_a";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a87 .logical_ram_name = "Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ALTSYNCRAM";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a87 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a87 .operation_mode = "bidir_dual_port";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a87 .port_a_byte_enable_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_bit_number = 7;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a87 .port_a_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a87 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_in_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a87 .port_b_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a87 .port_b_first_bit_number = 7;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a87 .port_b_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a87 .port_b_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a87 .port_b_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a87 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a87 .port_b_read_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a87 .port_b_write_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a87 .ram_block_type = "M9K";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a87 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a87 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a87 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a87 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y30_N0
cycloneive_ram_block \comb_3|altsyncram_component|auto_generated|ram_block1a71 (
	.portawe(\comb_3|altsyncram_component|auto_generated|decode2|w_anode1692w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\comb_3|altsyncram_component|auto_generated|decode3|w_anode1692w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~inputclkctrl_outclk ),
	.clk1(\Clk_View~inputclkctrl_outclk ),
	.ena0(\comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1784w[3]~0_combout ),
	.ena1(\comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1784w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_Register|Switch_7|Q~q }),
	.portaaddr({\MAR_Register|Switch_12|Q~q ,\MAR_Register|Switch_11|Q~q ,\MAR_Register|Switch_10|Q~q ,\MAR_Register|Switch_9|Q~q ,\MAR_Register|Switch_8|Q~q ,\MAR_Register|Switch_7|Q~q ,\MAR_Register|Switch_6|Q~q ,\MAR_Register|Switch_5|Q~q ,\MAR_Register|Switch_4|Q~q ,
\MAR_Register|Switch_3|Q~q ,\MAR_Register|Switch_2|Q~q ,\MAR_Register|Switch_1|Q~q ,\MAR_Register|Switch_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\View_Data[7]~input_o }),
	.portbaddr({\View_Address[12]~input_o ,\View_Address[11]~input_o ,\View_Address[10]~input_o ,\View_Address[9]~input_o ,\View_Address[8]~input_o ,\View_Address[7]~input_o ,\View_Address[6]~input_o ,\View_Address[5]~input_o ,\View_Address[4]~input_o ,\View_Address[3]~input_o ,
\View_Address[2]~input_o ,\View_Address[1]~input_o ,\View_Address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_3|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus ),
	.portbdataout(\comb_3|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a71 .clk0_core_clock_enable = "ena0";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a71 .clk1_core_clock_enable = "ena1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_offset_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_width_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a71 .init_file = "Memory_Init.mif";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a71 .init_file_layout = "port_a";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a71 .logical_ram_name = "Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ALTSYNCRAM";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a71 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a71 .operation_mode = "bidir_dual_port";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a71 .port_a_byte_enable_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_bit_number = 7;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a71 .port_a_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a71 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_in_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a71 .port_b_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a71 .port_b_first_bit_number = 7;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a71 .port_b_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a71 .port_b_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a71 .port_b_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a71 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a71 .port_b_read_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a71 .port_b_write_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a71 .ram_block_type = "M9K";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a71 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a71 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a71 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a71 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N8
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux4|_~35 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux4|_~35_combout  = (\comb_3|altsyncram_component|auto_generated|address_reg_a [1] & (((\comb_3|altsyncram_component|auto_generated|address_reg_a [0])))) # 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_a [1] & ((\comb_3|altsyncram_component|auto_generated|address_reg_a [0] & (\comb_3|altsyncram_component|auto_generated|ram_block1a87~portadataout )) # 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_a [0] & ((\comb_3|altsyncram_component|auto_generated|ram_block1a71~portadataout )))))

	.dataa(\comb_3|altsyncram_component|auto_generated|ram_block1a87~portadataout ),
	.datab(\comb_3|altsyncram_component|auto_generated|ram_block1a71~portadataout ),
	.datac(\comb_3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\comb_3|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux4|_~35_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~35 .lut_mask = 16'hFA0C;
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y23_N0
cycloneive_ram_block \comb_3|altsyncram_component|auto_generated|ram_block1a119 (
	.portawe(\comb_3|altsyncram_component|auto_generated|decode2|w_anode1722w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\comb_3|altsyncram_component|auto_generated|decode3|w_anode1722w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~inputclkctrl_outclk ),
	.clk1(\Clk_View~inputclkctrl_outclk ),
	.ena0(\comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1817w[3]~0_combout ),
	.ena1(\comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1817w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_Register|Switch_7|Q~q }),
	.portaaddr({\MAR_Register|Switch_12|Q~q ,\MAR_Register|Switch_11|Q~q ,\MAR_Register|Switch_10|Q~q ,\MAR_Register|Switch_9|Q~q ,\MAR_Register|Switch_8|Q~q ,\MAR_Register|Switch_7|Q~q ,\MAR_Register|Switch_6|Q~q ,\MAR_Register|Switch_5|Q~q ,\MAR_Register|Switch_4|Q~q ,
\MAR_Register|Switch_3|Q~q ,\MAR_Register|Switch_2|Q~q ,\MAR_Register|Switch_1|Q~q ,\MAR_Register|Switch_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\View_Data[7]~input_o }),
	.portbaddr({\View_Address[12]~input_o ,\View_Address[11]~input_o ,\View_Address[10]~input_o ,\View_Address[9]~input_o ,\View_Address[8]~input_o ,\View_Address[7]~input_o ,\View_Address[6]~input_o ,\View_Address[5]~input_o ,\View_Address[4]~input_o ,\View_Address[3]~input_o ,
\View_Address[2]~input_o ,\View_Address[1]~input_o ,\View_Address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_3|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus ),
	.portbdataout(\comb_3|altsyncram_component|auto_generated|ram_block1a119_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a119 .clk0_core_clock_enable = "ena0";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a119 .clk1_core_clock_enable = "ena1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a119 .data_interleave_offset_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a119 .data_interleave_width_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a119 .init_file = "Memory_Init.mif";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a119 .init_file_layout = "port_a";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a119 .logical_ram_name = "Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ALTSYNCRAM";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a119 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a119 .operation_mode = "bidir_dual_port";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a119 .port_a_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a119 .port_a_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a119 .port_a_byte_enable_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a119 .port_a_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a119 .port_a_first_bit_number = 7;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a119 .port_a_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a119 .port_a_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a119 .port_a_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a119 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a119 .port_b_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a119 .port_b_address_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a119 .port_b_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a119 .port_b_data_in_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a119 .port_b_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a119 .port_b_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a119 .port_b_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a119 .port_b_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a119 .port_b_first_bit_number = 7;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a119 .port_b_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a119 .port_b_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a119 .port_b_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a119 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a119 .port_b_read_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a119 .port_b_write_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a119 .ram_block_type = "M9K";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a119 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a119 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a119 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a119 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N8
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux4|_~36 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux4|_~36_combout  = (\comb_3|altsyncram_component|auto_generated|address_reg_a [1] & ((\comb_3|altsyncram_component|auto_generated|mux4|_~35_combout  & 
// ((\comb_3|altsyncram_component|auto_generated|ram_block1a119~portadataout ))) # (!\comb_3|altsyncram_component|auto_generated|mux4|_~35_combout  & (\comb_3|altsyncram_component|auto_generated|ram_block1a103~portadataout )))) # 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_a [1] & (((\comb_3|altsyncram_component|auto_generated|mux4|_~35_combout ))))

	.dataa(\comb_3|altsyncram_component|auto_generated|ram_block1a103~portadataout ),
	.datab(\comb_3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\comb_3|altsyncram_component|auto_generated|mux4|_~35_combout ),
	.datad(\comb_3|altsyncram_component|auto_generated|ram_block1a119~portadataout ),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux4|_~36_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~36 .lut_mask = 16'hF838;
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y20_N0
cycloneive_ram_block \comb_3|altsyncram_component|auto_generated|ram_block1a55 (
	.portawe(\comb_3|altsyncram_component|auto_generated|decode2|w_anode1682w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\comb_3|altsyncram_component|auto_generated|decode3|w_anode1682w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~inputclkctrl_outclk ),
	.clk1(\Clk_View~inputclkctrl_outclk ),
	.ena0(\comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1773w[3]~0_combout ),
	.ena1(\comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1773w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_Register|Switch_7|Q~q }),
	.portaaddr({\MAR_Register|Switch_12|Q~q ,\MAR_Register|Switch_11|Q~q ,\MAR_Register|Switch_10|Q~q ,\MAR_Register|Switch_9|Q~q ,\MAR_Register|Switch_8|Q~q ,\MAR_Register|Switch_7|Q~q ,\MAR_Register|Switch_6|Q~q ,\MAR_Register|Switch_5|Q~q ,\MAR_Register|Switch_4|Q~q ,
\MAR_Register|Switch_3|Q~q ,\MAR_Register|Switch_2|Q~q ,\MAR_Register|Switch_1|Q~q ,\MAR_Register|Switch_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\View_Data[7]~input_o }),
	.portbaddr({\View_Address[12]~input_o ,\View_Address[11]~input_o ,\View_Address[10]~input_o ,\View_Address[9]~input_o ,\View_Address[8]~input_o ,\View_Address[7]~input_o ,\View_Address[6]~input_o ,\View_Address[5]~input_o ,\View_Address[4]~input_o ,\View_Address[3]~input_o ,
\View_Address[2]~input_o ,\View_Address[1]~input_o ,\View_Address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_3|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout(\comb_3|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a55 .clk1_core_clock_enable = "ena1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a55 .init_file = "Memory_Init.mif";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a55 .logical_ram_name = "Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ALTSYNCRAM";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a55 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a55 .operation_mode = "bidir_dual_port";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_in_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a55 .port_b_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a55 .port_b_first_bit_number = 7;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a55 .port_b_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a55 .port_b_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a55 .port_b_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a55 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a55 .port_b_read_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a55 .port_b_write_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a55 .ram_block_type = "M9K";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a55 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a55 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a55 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a55 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y24_N0
cycloneive_ram_block \comb_3|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(\comb_3|altsyncram_component|auto_generated|decode2|w_anode1662w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\comb_3|altsyncram_component|auto_generated|decode3|w_anode1662w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~inputclkctrl_outclk ),
	.clk1(\Clk_View~inputclkctrl_outclk ),
	.ena0(\comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1751w[3]~0_combout ),
	.ena1(\comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1751w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_Register|Switch_7|Q~q }),
	.portaaddr({\MAR_Register|Switch_12|Q~q ,\MAR_Register|Switch_11|Q~q ,\MAR_Register|Switch_10|Q~q ,\MAR_Register|Switch_9|Q~q ,\MAR_Register|Switch_8|Q~q ,\MAR_Register|Switch_7|Q~q ,\MAR_Register|Switch_6|Q~q ,\MAR_Register|Switch_5|Q~q ,\MAR_Register|Switch_4|Q~q ,
\MAR_Register|Switch_3|Q~q ,\MAR_Register|Switch_2|Q~q ,\MAR_Register|Switch_1|Q~q ,\MAR_Register|Switch_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\View_Data[7]~input_o }),
	.portbaddr({\View_Address[12]~input_o ,\View_Address[11]~input_o ,\View_Address[10]~input_o ,\View_Address[9]~input_o ,\View_Address[8]~input_o ,\View_Address[7]~input_o ,\View_Address[6]~input_o ,\View_Address[5]~input_o ,\View_Address[4]~input_o ,\View_Address[3]~input_o ,
\View_Address[2]~input_o ,\View_Address[1]~input_o ,\View_Address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_3|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(\comb_3|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a23 .clk1_core_clock_enable = "ena1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a23 .init_file = "Memory_Init.mif";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ALTSYNCRAM";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "bidir_dual_port";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_in_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a23 .port_b_first_bit_number = 7;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a23 .port_b_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a23 .port_b_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a23 .port_b_write_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M9K";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a23 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a23 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a23 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y21_N0
cycloneive_ram_block \comb_3|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\comb_3|altsyncram_component|auto_generated|decode2|w_anode1645w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\comb_3|altsyncram_component|auto_generated|decode3|w_anode1645w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~inputclkctrl_outclk ),
	.clk1(\Clk_View~inputclkctrl_outclk ),
	.ena0(\comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1733w [3]),
	.ena1(\comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1733w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_Register|Switch_7|Q~q }),
	.portaaddr({\MAR_Register|Switch_12|Q~q ,\MAR_Register|Switch_11|Q~q ,\MAR_Register|Switch_10|Q~q ,\MAR_Register|Switch_9|Q~q ,\MAR_Register|Switch_8|Q~q ,\MAR_Register|Switch_7|Q~q ,\MAR_Register|Switch_6|Q~q ,\MAR_Register|Switch_5|Q~q ,\MAR_Register|Switch_4|Q~q ,
\MAR_Register|Switch_3|Q~q ,\MAR_Register|Switch_2|Q~q ,\MAR_Register|Switch_1|Q~q ,\MAR_Register|Switch_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\View_Data[7]~input_o }),
	.portbaddr({\View_Address[12]~input_o ,\View_Address[11]~input_o ,\View_Address[10]~input_o ,\View_Address[9]~input_o ,\View_Address[8]~input_o ,\View_Address[7]~input_o ,\View_Address[6]~input_o ,\View_Address[5]~input_o ,\View_Address[4]~input_o ,\View_Address[3]~input_o ,
\View_Address[2]~input_o ,\View_Address[1]~input_o ,\View_Address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_3|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(\comb_3|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a7 .init_file = "Memory_Init.mif";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ALTSYNCRAM";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "bidir_dual_port";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_in_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a7 .port_b_write_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000;
// synopsys translate_on

// Location: M9K_X64_Y23_N0
cycloneive_ram_block \comb_3|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(\comb_3|altsyncram_component|auto_generated|decode2|w_anode1672w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\comb_3|altsyncram_component|auto_generated|decode3|w_anode1672w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~inputclkctrl_outclk ),
	.clk1(\Clk_View~inputclkctrl_outclk ),
	.ena0(\comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1762w[3]~0_combout ),
	.ena1(\comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1762w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_Register|Switch_7|Q~q }),
	.portaaddr({\MAR_Register|Switch_12|Q~q ,\MAR_Register|Switch_11|Q~q ,\MAR_Register|Switch_10|Q~q ,\MAR_Register|Switch_9|Q~q ,\MAR_Register|Switch_8|Q~q ,\MAR_Register|Switch_7|Q~q ,\MAR_Register|Switch_6|Q~q ,\MAR_Register|Switch_5|Q~q ,\MAR_Register|Switch_4|Q~q ,
\MAR_Register|Switch_3|Q~q ,\MAR_Register|Switch_2|Q~q ,\MAR_Register|Switch_1|Q~q ,\MAR_Register|Switch_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\View_Data[7]~input_o }),
	.portbaddr({\View_Address[12]~input_o ,\View_Address[11]~input_o ,\View_Address[10]~input_o ,\View_Address[9]~input_o ,\View_Address[8]~input_o ,\View_Address[7]~input_o ,\View_Address[6]~input_o ,\View_Address[5]~input_o ,\View_Address[4]~input_o ,\View_Address[3]~input_o ,
\View_Address[2]~input_o ,\View_Address[1]~input_o ,\View_Address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_3|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout(\comb_3|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a39 .clk1_core_clock_enable = "ena1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a39 .init_file = "Memory_Init.mif";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ALTSYNCRAM";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a39 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "bidir_dual_port";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_in_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a39 .port_b_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a39 .port_b_first_bit_number = 7;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a39 .port_b_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a39 .port_b_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a39 .port_b_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a39 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a39 .port_b_read_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a39 .port_b_write_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M9K";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a39 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a39 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a39 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a39 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y16_N10
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux4|_~37 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux4|_~37_combout  = (\comb_3|altsyncram_component|auto_generated|address_reg_a [1] & (((\comb_3|altsyncram_component|auto_generated|ram_block1a39~portadataout ) # 
// (\comb_3|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\comb_3|altsyncram_component|auto_generated|address_reg_a [1] & (\comb_3|altsyncram_component|auto_generated|ram_block1a7~portadataout  & 
// ((!\comb_3|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\comb_3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\comb_3|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.datac(\comb_3|altsyncram_component|auto_generated|ram_block1a39~portadataout ),
	.datad(\comb_3|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux4|_~37_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~37 .lut_mask = 16'hAAE4;
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y16_N20
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux4|_~38 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux4|_~38_combout  = (\comb_3|altsyncram_component|auto_generated|address_reg_a [0] & ((\comb_3|altsyncram_component|auto_generated|mux4|_~37_combout  & 
// (\comb_3|altsyncram_component|auto_generated|ram_block1a55~portadataout )) # (!\comb_3|altsyncram_component|auto_generated|mux4|_~37_combout  & ((\comb_3|altsyncram_component|auto_generated|ram_block1a23~portadataout ))))) # 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_a [0] & (((\comb_3|altsyncram_component|auto_generated|mux4|_~37_combout ))))

	.dataa(\comb_3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\comb_3|altsyncram_component|auto_generated|ram_block1a55~portadataout ),
	.datac(\comb_3|altsyncram_component|auto_generated|ram_block1a23~portadataout ),
	.datad(\comb_3|altsyncram_component|auto_generated|mux4|_~37_combout ),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux4|_~38_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~38 .lut_mask = 16'hDDA0;
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y16_N18
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux4|_~39 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux4|_~39_combout  = (\comb_3|altsyncram_component|auto_generated|address_reg_a [2] & (\comb_3|altsyncram_component|auto_generated|mux4|_~36_combout )) # 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_a [2] & ((\comb_3|altsyncram_component|auto_generated|mux4|_~38_combout )))

	.dataa(gnd),
	.datab(\comb_3|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(\comb_3|altsyncram_component|auto_generated|mux4|_~36_combout ),
	.datad(\comb_3|altsyncram_component|auto_generated|mux4|_~38_combout ),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux4|_~39_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~39 .lut_mask = 16'hF3C0;
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y16_N25
dffeas \MDR_Register|Switch_8|Q (
	.clk(!\Clk~inputclkctrl_outclk ),
	.d(\MAR_Register|Switch_8|Q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MDR_Register|Switch_7|Q~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MDR_Register|Switch_8|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MDR_Register|Switch_8|Q .is_wysiwyg = "true";
defparam \MDR_Register|Switch_8|Q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N8
cycloneive_io_ibuf \View_Data[8]~input (
	.i(View_Data[8]),
	.ibar(gnd),
	.o(\View_Data[8]~input_o ));
// synopsys translate_off
defparam \View_Data[8]~input .bus_hold = "false";
defparam \View_Data[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X51_Y31_N0
cycloneive_ram_block \comb_3|altsyncram_component|auto_generated|ram_block1a104 (
	.portawe(\comb_3|altsyncram_component|auto_generated|decode2|w_anode1712w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\comb_3|altsyncram_component|auto_generated|decode3|w_anode1712w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~inputclkctrl_outclk ),
	.clk1(\Clk_View~inputclkctrl_outclk ),
	.ena0(\comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1806w[3]~0_combout ),
	.ena1(\comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1806w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_Register|Switch_8|Q~q }),
	.portaaddr({\MAR_Register|Switch_12|Q~q ,\MAR_Register|Switch_11|Q~q ,\MAR_Register|Switch_10|Q~q ,\MAR_Register|Switch_9|Q~q ,\MAR_Register|Switch_8|Q~q ,\MAR_Register|Switch_7|Q~q ,\MAR_Register|Switch_6|Q~q ,\MAR_Register|Switch_5|Q~q ,\MAR_Register|Switch_4|Q~q ,
\MAR_Register|Switch_3|Q~q ,\MAR_Register|Switch_2|Q~q ,\MAR_Register|Switch_1|Q~q ,\MAR_Register|Switch_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\View_Data[8]~input_o }),
	.portbaddr({\View_Address[12]~input_o ,\View_Address[11]~input_o ,\View_Address[10]~input_o ,\View_Address[9]~input_o ,\View_Address[8]~input_o ,\View_Address[7]~input_o ,\View_Address[6]~input_o ,\View_Address[5]~input_o ,\View_Address[4]~input_o ,\View_Address[3]~input_o ,
\View_Address[2]~input_o ,\View_Address[1]~input_o ,\View_Address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_3|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus ),
	.portbdataout(\comb_3|altsyncram_component|auto_generated|ram_block1a104_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a104 .clk0_core_clock_enable = "ena0";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a104 .clk1_core_clock_enable = "ena1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a104 .data_interleave_offset_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a104 .data_interleave_width_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a104 .init_file = "Memory_Init.mif";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a104 .init_file_layout = "port_a";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a104 .logical_ram_name = "Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ALTSYNCRAM";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a104 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a104 .operation_mode = "bidir_dual_port";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a104 .port_a_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a104 .port_a_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a104 .port_a_byte_enable_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a104 .port_a_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a104 .port_a_first_bit_number = 8;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a104 .port_a_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a104 .port_a_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a104 .port_a_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a104 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a104 .port_b_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a104 .port_b_address_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a104 .port_b_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a104 .port_b_data_in_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a104 .port_b_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a104 .port_b_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a104 .port_b_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a104 .port_b_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a104 .port_b_first_bit_number = 8;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a104 .port_b_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a104 .port_b_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a104 .port_b_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a104 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a104 .port_b_read_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a104 .port_b_write_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a104 .ram_block_type = "M9K";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a104 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a104 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a104 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a104 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y25_N0
cycloneive_ram_block \comb_3|altsyncram_component|auto_generated|ram_block1a120 (
	.portawe(\comb_3|altsyncram_component|auto_generated|decode2|w_anode1722w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\comb_3|altsyncram_component|auto_generated|decode3|w_anode1722w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~inputclkctrl_outclk ),
	.clk1(\Clk_View~inputclkctrl_outclk ),
	.ena0(\comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1817w[3]~0_combout ),
	.ena1(\comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1817w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_Register|Switch_8|Q~q }),
	.portaaddr({\MAR_Register|Switch_12|Q~q ,\MAR_Register|Switch_11|Q~q ,\MAR_Register|Switch_10|Q~q ,\MAR_Register|Switch_9|Q~q ,\MAR_Register|Switch_8|Q~q ,\MAR_Register|Switch_7|Q~q ,\MAR_Register|Switch_6|Q~q ,\MAR_Register|Switch_5|Q~q ,\MAR_Register|Switch_4|Q~q ,
\MAR_Register|Switch_3|Q~q ,\MAR_Register|Switch_2|Q~q ,\MAR_Register|Switch_1|Q~q ,\MAR_Register|Switch_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\View_Data[8]~input_o }),
	.portbaddr({\View_Address[12]~input_o ,\View_Address[11]~input_o ,\View_Address[10]~input_o ,\View_Address[9]~input_o ,\View_Address[8]~input_o ,\View_Address[7]~input_o ,\View_Address[6]~input_o ,\View_Address[5]~input_o ,\View_Address[4]~input_o ,\View_Address[3]~input_o ,
\View_Address[2]~input_o ,\View_Address[1]~input_o ,\View_Address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_3|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus ),
	.portbdataout(\comb_3|altsyncram_component|auto_generated|ram_block1a120_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a120 .clk0_core_clock_enable = "ena0";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a120 .clk1_core_clock_enable = "ena1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a120 .data_interleave_offset_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a120 .data_interleave_width_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a120 .init_file = "Memory_Init.mif";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a120 .init_file_layout = "port_a";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a120 .logical_ram_name = "Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ALTSYNCRAM";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a120 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a120 .operation_mode = "bidir_dual_port";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a120 .port_a_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a120 .port_a_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a120 .port_a_byte_enable_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a120 .port_a_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a120 .port_a_first_bit_number = 8;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a120 .port_a_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a120 .port_a_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a120 .port_a_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a120 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a120 .port_b_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a120 .port_b_address_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a120 .port_b_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a120 .port_b_data_in_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a120 .port_b_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a120 .port_b_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a120 .port_b_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a120 .port_b_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a120 .port_b_first_bit_number = 8;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a120 .port_b_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a120 .port_b_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a120 .port_b_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a120 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a120 .port_b_read_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a120 .port_b_write_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a120 .ram_block_type = "M9K";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a120 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a120 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a120 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a120 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y35_N0
cycloneive_ram_block \comb_3|altsyncram_component|auto_generated|ram_block1a88 (
	.portawe(\comb_3|altsyncram_component|auto_generated|decode2|w_anode1702w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\comb_3|altsyncram_component|auto_generated|decode3|w_anode1702w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~inputclkctrl_outclk ),
	.clk1(\Clk_View~inputclkctrl_outclk ),
	.ena0(\comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1795w[3]~0_combout ),
	.ena1(\comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1795w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_Register|Switch_8|Q~q }),
	.portaaddr({\MAR_Register|Switch_12|Q~q ,\MAR_Register|Switch_11|Q~q ,\MAR_Register|Switch_10|Q~q ,\MAR_Register|Switch_9|Q~q ,\MAR_Register|Switch_8|Q~q ,\MAR_Register|Switch_7|Q~q ,\MAR_Register|Switch_6|Q~q ,\MAR_Register|Switch_5|Q~q ,\MAR_Register|Switch_4|Q~q ,
\MAR_Register|Switch_3|Q~q ,\MAR_Register|Switch_2|Q~q ,\MAR_Register|Switch_1|Q~q ,\MAR_Register|Switch_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\View_Data[8]~input_o }),
	.portbaddr({\View_Address[12]~input_o ,\View_Address[11]~input_o ,\View_Address[10]~input_o ,\View_Address[9]~input_o ,\View_Address[8]~input_o ,\View_Address[7]~input_o ,\View_Address[6]~input_o ,\View_Address[5]~input_o ,\View_Address[4]~input_o ,\View_Address[3]~input_o ,
\View_Address[2]~input_o ,\View_Address[1]~input_o ,\View_Address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_3|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus ),
	.portbdataout(\comb_3|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a88 .clk0_core_clock_enable = "ena0";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a88 .clk1_core_clock_enable = "ena1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_offset_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_width_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a88 .init_file = "Memory_Init.mif";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a88 .init_file_layout = "port_a";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a88 .logical_ram_name = "Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ALTSYNCRAM";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a88 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a88 .operation_mode = "bidir_dual_port";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a88 .port_a_byte_enable_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_bit_number = 8;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a88 .port_a_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a88 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a88 .port_b_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a88 .port_b_address_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a88 .port_b_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_in_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a88 .port_b_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a88 .port_b_first_bit_number = 8;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a88 .port_b_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a88 .port_b_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a88 .port_b_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a88 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a88 .port_b_read_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a88 .port_b_write_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a88 .ram_block_type = "M9K";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a88 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a88 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a88 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a88 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y28_N0
cycloneive_ram_block \comb_3|altsyncram_component|auto_generated|ram_block1a72 (
	.portawe(\comb_3|altsyncram_component|auto_generated|decode2|w_anode1692w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\comb_3|altsyncram_component|auto_generated|decode3|w_anode1692w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~inputclkctrl_outclk ),
	.clk1(\Clk_View~inputclkctrl_outclk ),
	.ena0(\comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1784w[3]~0_combout ),
	.ena1(\comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1784w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_Register|Switch_8|Q~q }),
	.portaaddr({\MAR_Register|Switch_12|Q~q ,\MAR_Register|Switch_11|Q~q ,\MAR_Register|Switch_10|Q~q ,\MAR_Register|Switch_9|Q~q ,\MAR_Register|Switch_8|Q~q ,\MAR_Register|Switch_7|Q~q ,\MAR_Register|Switch_6|Q~q ,\MAR_Register|Switch_5|Q~q ,\MAR_Register|Switch_4|Q~q ,
\MAR_Register|Switch_3|Q~q ,\MAR_Register|Switch_2|Q~q ,\MAR_Register|Switch_1|Q~q ,\MAR_Register|Switch_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\View_Data[8]~input_o }),
	.portbaddr({\View_Address[12]~input_o ,\View_Address[11]~input_o ,\View_Address[10]~input_o ,\View_Address[9]~input_o ,\View_Address[8]~input_o ,\View_Address[7]~input_o ,\View_Address[6]~input_o ,\View_Address[5]~input_o ,\View_Address[4]~input_o ,\View_Address[3]~input_o ,
\View_Address[2]~input_o ,\View_Address[1]~input_o ,\View_Address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_3|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ),
	.portbdataout(\comb_3|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a72 .clk0_core_clock_enable = "ena0";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a72 .clk1_core_clock_enable = "ena1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a72 .init_file = "Memory_Init.mif";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a72 .init_file_layout = "port_a";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a72 .logical_ram_name = "Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ALTSYNCRAM";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a72 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a72 .operation_mode = "bidir_dual_port";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_bit_number = 8;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a72 .port_a_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_in_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a72 .port_b_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a72 .port_b_first_bit_number = 8;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a72 .port_b_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a72 .port_b_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a72 .port_b_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a72 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a72 .port_b_read_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a72 .port_b_write_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a72 .ram_block_type = "M9K";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a72 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a72 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a72 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a72 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N0
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux4|_~40 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux4|_~40_combout  = (\comb_3|altsyncram_component|auto_generated|address_reg_a [1] & (((\comb_3|altsyncram_component|auto_generated|address_reg_a [0])))) # 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_a [1] & ((\comb_3|altsyncram_component|auto_generated|address_reg_a [0] & (\comb_3|altsyncram_component|auto_generated|ram_block1a88~portadataout )) # 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_a [0] & ((\comb_3|altsyncram_component|auto_generated|ram_block1a72~portadataout )))))

	.dataa(\comb_3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\comb_3|altsyncram_component|auto_generated|ram_block1a88~portadataout ),
	.datac(\comb_3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\comb_3|altsyncram_component|auto_generated|ram_block1a72~portadataout ),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux4|_~40_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~40 .lut_mask = 16'hE5E0;
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N0
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux4|_~41 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux4|_~41_combout  = (\comb_3|altsyncram_component|auto_generated|address_reg_a [1] & ((\comb_3|altsyncram_component|auto_generated|mux4|_~40_combout  & 
// ((\comb_3|altsyncram_component|auto_generated|ram_block1a120~portadataout ))) # (!\comb_3|altsyncram_component|auto_generated|mux4|_~40_combout  & (\comb_3|altsyncram_component|auto_generated|ram_block1a104~portadataout )))) # 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_a [1] & (((\comb_3|altsyncram_component|auto_generated|mux4|_~40_combout ))))

	.dataa(\comb_3|altsyncram_component|auto_generated|ram_block1a104~portadataout ),
	.datab(\comb_3|altsyncram_component|auto_generated|ram_block1a120~portadataout ),
	.datac(\comb_3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\comb_3|altsyncram_component|auto_generated|mux4|_~40_combout ),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux4|_~41_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~41 .lut_mask = 16'hCFA0;
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y35_N0
cycloneive_ram_block \comb_3|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(\comb_3|altsyncram_component|auto_generated|decode2|w_anode1662w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\comb_3|altsyncram_component|auto_generated|decode3|w_anode1662w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~inputclkctrl_outclk ),
	.clk1(\Clk_View~inputclkctrl_outclk ),
	.ena0(\comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1751w[3]~0_combout ),
	.ena1(\comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1751w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_Register|Switch_8|Q~q }),
	.portaaddr({\MAR_Register|Switch_12|Q~q ,\MAR_Register|Switch_11|Q~q ,\MAR_Register|Switch_10|Q~q ,\MAR_Register|Switch_9|Q~q ,\MAR_Register|Switch_8|Q~q ,\MAR_Register|Switch_7|Q~q ,\MAR_Register|Switch_6|Q~q ,\MAR_Register|Switch_5|Q~q ,\MAR_Register|Switch_4|Q~q ,
\MAR_Register|Switch_3|Q~q ,\MAR_Register|Switch_2|Q~q ,\MAR_Register|Switch_1|Q~q ,\MAR_Register|Switch_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\View_Data[8]~input_o }),
	.portbaddr({\View_Address[12]~input_o ,\View_Address[11]~input_o ,\View_Address[10]~input_o ,\View_Address[9]~input_o ,\View_Address[8]~input_o ,\View_Address[7]~input_o ,\View_Address[6]~input_o ,\View_Address[5]~input_o ,\View_Address[4]~input_o ,\View_Address[3]~input_o ,
\View_Address[2]~input_o ,\View_Address[1]~input_o ,\View_Address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_3|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(\comb_3|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a24 .clk1_core_clock_enable = "ena1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a24 .init_file = "Memory_Init.mif";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ALTSYNCRAM";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "bidir_dual_port";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 8;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_in_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a24 .port_b_first_bit_number = 8;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a24 .port_b_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a24 .port_b_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a24 .port_b_write_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M9K";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a24 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a24 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y33_N0
cycloneive_ram_block \comb_3|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\comb_3|altsyncram_component|auto_generated|decode2|w_anode1645w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\comb_3|altsyncram_component|auto_generated|decode3|w_anode1645w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~inputclkctrl_outclk ),
	.clk1(\Clk_View~inputclkctrl_outclk ),
	.ena0(\comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1733w [3]),
	.ena1(\comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1733w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_Register|Switch_8|Q~q }),
	.portaaddr({\MAR_Register|Switch_12|Q~q ,\MAR_Register|Switch_11|Q~q ,\MAR_Register|Switch_10|Q~q ,\MAR_Register|Switch_9|Q~q ,\MAR_Register|Switch_8|Q~q ,\MAR_Register|Switch_7|Q~q ,\MAR_Register|Switch_6|Q~q ,\MAR_Register|Switch_5|Q~q ,\MAR_Register|Switch_4|Q~q ,
\MAR_Register|Switch_3|Q~q ,\MAR_Register|Switch_2|Q~q ,\MAR_Register|Switch_1|Q~q ,\MAR_Register|Switch_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\View_Data[8]~input_o }),
	.portbaddr({\View_Address[12]~input_o ,\View_Address[11]~input_o ,\View_Address[10]~input_o ,\View_Address[9]~input_o ,\View_Address[8]~input_o ,\View_Address[7]~input_o ,\View_Address[6]~input_o ,\View_Address[5]~input_o ,\View_Address[4]~input_o ,\View_Address[3]~input_o ,
\View_Address[2]~input_o ,\View_Address[1]~input_o ,\View_Address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_3|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(\comb_3|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a8 .clk1_core_clock_enable = "ena1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a8 .init_file = "Memory_Init.mif";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ALTSYNCRAM";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "bidir_dual_port";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_in_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a8 .port_b_write_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000;
// synopsys translate_on

// Location: M9K_X51_Y34_N0
cycloneive_ram_block \comb_3|altsyncram_component|auto_generated|ram_block1a40 (
	.portawe(\comb_3|altsyncram_component|auto_generated|decode2|w_anode1672w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\comb_3|altsyncram_component|auto_generated|decode3|w_anode1672w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~inputclkctrl_outclk ),
	.clk1(\Clk_View~inputclkctrl_outclk ),
	.ena0(\comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1762w[3]~0_combout ),
	.ena1(\comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1762w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_Register|Switch_8|Q~q }),
	.portaaddr({\MAR_Register|Switch_12|Q~q ,\MAR_Register|Switch_11|Q~q ,\MAR_Register|Switch_10|Q~q ,\MAR_Register|Switch_9|Q~q ,\MAR_Register|Switch_8|Q~q ,\MAR_Register|Switch_7|Q~q ,\MAR_Register|Switch_6|Q~q ,\MAR_Register|Switch_5|Q~q ,\MAR_Register|Switch_4|Q~q ,
\MAR_Register|Switch_3|Q~q ,\MAR_Register|Switch_2|Q~q ,\MAR_Register|Switch_1|Q~q ,\MAR_Register|Switch_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\View_Data[8]~input_o }),
	.portbaddr({\View_Address[12]~input_o ,\View_Address[11]~input_o ,\View_Address[10]~input_o ,\View_Address[9]~input_o ,\View_Address[8]~input_o ,\View_Address[7]~input_o ,\View_Address[6]~input_o ,\View_Address[5]~input_o ,\View_Address[4]~input_o ,\View_Address[3]~input_o ,
\View_Address[2]~input_o ,\View_Address[1]~input_o ,\View_Address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_3|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout(\comb_3|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a40 .clk1_core_clock_enable = "ena1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a40 .init_file = "Memory_Init.mif";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a40 .logical_ram_name = "Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ALTSYNCRAM";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a40 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a40 .operation_mode = "bidir_dual_port";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_bit_number = 8;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_in_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a40 .port_b_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a40 .port_b_first_bit_number = 8;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a40 .port_b_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a40 .port_b_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a40 .port_b_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a40 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a40 .port_b_read_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a40 .port_b_write_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a40 .ram_block_type = "M9K";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a40 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a40 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a40 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a40 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N2
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux4|_~42 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux4|_~42_combout  = (\comb_3|altsyncram_component|auto_generated|address_reg_a [1] & (((\comb_3|altsyncram_component|auto_generated|address_reg_a [0]) # 
// (\comb_3|altsyncram_component|auto_generated|ram_block1a40~portadataout )))) # (!\comb_3|altsyncram_component|auto_generated|address_reg_a [1] & (\comb_3|altsyncram_component|auto_generated|ram_block1a8~portadataout  & 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_a [0])))

	.dataa(\comb_3|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.datab(\comb_3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\comb_3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\comb_3|altsyncram_component|auto_generated|ram_block1a40~portadataout ),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux4|_~42_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~42 .lut_mask = 16'hCEC2;
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y26_N0
cycloneive_ram_block \comb_3|altsyncram_component|auto_generated|ram_block1a56 (
	.portawe(\comb_3|altsyncram_component|auto_generated|decode2|w_anode1682w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\comb_3|altsyncram_component|auto_generated|decode3|w_anode1682w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~inputclkctrl_outclk ),
	.clk1(\Clk_View~inputclkctrl_outclk ),
	.ena0(\comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1773w[3]~0_combout ),
	.ena1(\comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1773w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_Register|Switch_8|Q~q }),
	.portaaddr({\MAR_Register|Switch_12|Q~q ,\MAR_Register|Switch_11|Q~q ,\MAR_Register|Switch_10|Q~q ,\MAR_Register|Switch_9|Q~q ,\MAR_Register|Switch_8|Q~q ,\MAR_Register|Switch_7|Q~q ,\MAR_Register|Switch_6|Q~q ,\MAR_Register|Switch_5|Q~q ,\MAR_Register|Switch_4|Q~q ,
\MAR_Register|Switch_3|Q~q ,\MAR_Register|Switch_2|Q~q ,\MAR_Register|Switch_1|Q~q ,\MAR_Register|Switch_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\View_Data[8]~input_o }),
	.portbaddr({\View_Address[12]~input_o ,\View_Address[11]~input_o ,\View_Address[10]~input_o ,\View_Address[9]~input_o ,\View_Address[8]~input_o ,\View_Address[7]~input_o ,\View_Address[6]~input_o ,\View_Address[5]~input_o ,\View_Address[4]~input_o ,\View_Address[3]~input_o ,
\View_Address[2]~input_o ,\View_Address[1]~input_o ,\View_Address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_3|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout(\comb_3|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a56 .clk1_core_clock_enable = "ena1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a56 .init_file = "Memory_Init.mif";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a56 .logical_ram_name = "Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ALTSYNCRAM";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a56 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a56 .operation_mode = "bidir_dual_port";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_bit_number = 8;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_in_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a56 .port_b_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a56 .port_b_first_bit_number = 8;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a56 .port_b_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a56 .port_b_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a56 .port_b_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a56 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a56 .port_b_read_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a56 .port_b_write_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a56 .ram_block_type = "M9K";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a56 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a56 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a56 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a56 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N8
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux4|_~43 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux4|_~43_combout  = (\comb_3|altsyncram_component|auto_generated|mux4|_~42_combout  & (((\comb_3|altsyncram_component|auto_generated|ram_block1a56~portadataout ) # 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\comb_3|altsyncram_component|auto_generated|mux4|_~42_combout  & (\comb_3|altsyncram_component|auto_generated|ram_block1a24~portadataout  & 
// (\comb_3|altsyncram_component|auto_generated|address_reg_a [0])))

	.dataa(\comb_3|altsyncram_component|auto_generated|ram_block1a24~portadataout ),
	.datab(\comb_3|altsyncram_component|auto_generated|mux4|_~42_combout ),
	.datac(\comb_3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\comb_3|altsyncram_component|auto_generated|ram_block1a56~portadataout ),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux4|_~43_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~43 .lut_mask = 16'hEC2C;
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N30
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux4|_~44 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux4|_~44_combout  = (\comb_3|altsyncram_component|auto_generated|address_reg_a [2] & (\comb_3|altsyncram_component|auto_generated|mux4|_~41_combout )) # 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_a [2] & ((\comb_3|altsyncram_component|auto_generated|mux4|_~43_combout )))

	.dataa(gnd),
	.datab(\comb_3|altsyncram_component|auto_generated|mux4|_~41_combout ),
	.datac(\comb_3|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\comb_3|altsyncram_component|auto_generated|mux4|_~43_combout ),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux4|_~44_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~44 .lut_mask = 16'hCFC0;
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y19_N31
dffeas \MDR_Register|Switch_9|Q (
	.clk(!\Clk~inputclkctrl_outclk ),
	.d(\MAR_Register|Switch_9|Q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MDR_Register|Switch_7|Q~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MDR_Register|Switch_9|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MDR_Register|Switch_9|Q .is_wysiwyg = "true";
defparam \MDR_Register|Switch_9|Q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y27_N1
cycloneive_io_ibuf \View_Data[9]~input (
	.i(View_Data[9]),
	.ibar(gnd),
	.o(\View_Data[9]~input_o ));
// synopsys translate_off
defparam \View_Data[9]~input .bus_hold = "false";
defparam \View_Data[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X64_Y32_N0
cycloneive_ram_block \comb_3|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(\comb_3|altsyncram_component|auto_generated|decode2|w_anode1645w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\comb_3|altsyncram_component|auto_generated|decode3|w_anode1645w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~inputclkctrl_outclk ),
	.clk1(\Clk_View~inputclkctrl_outclk ),
	.ena0(\comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1733w [3]),
	.ena1(\comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1733w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_Register|Switch_9|Q~q }),
	.portaaddr({\MAR_Register|Switch_12|Q~q ,\MAR_Register|Switch_11|Q~q ,\MAR_Register|Switch_10|Q~q ,\MAR_Register|Switch_9|Q~q ,\MAR_Register|Switch_8|Q~q ,\MAR_Register|Switch_7|Q~q ,\MAR_Register|Switch_6|Q~q ,\MAR_Register|Switch_5|Q~q ,\MAR_Register|Switch_4|Q~q ,
\MAR_Register|Switch_3|Q~q ,\MAR_Register|Switch_2|Q~q ,\MAR_Register|Switch_1|Q~q ,\MAR_Register|Switch_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\View_Data[9]~input_o }),
	.portbaddr({\View_Address[12]~input_o ,\View_Address[11]~input_o ,\View_Address[10]~input_o ,\View_Address[9]~input_o ,\View_Address[8]~input_o ,\View_Address[7]~input_o ,\View_Address[6]~input_o ,\View_Address[5]~input_o ,\View_Address[4]~input_o ,\View_Address[3]~input_o ,
\View_Address[2]~input_o ,\View_Address[1]~input_o ,\View_Address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_3|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(\comb_3|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a9 .clk1_core_clock_enable = "ena1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a9 .init_file = "Memory_Init.mif";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ALTSYNCRAM";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "bidir_dual_port";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_in_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a9 .port_b_write_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000;
// synopsys translate_on

// Location: M9K_X64_Y36_N0
cycloneive_ram_block \comb_3|altsyncram_component|auto_generated|ram_block1a41 (
	.portawe(\comb_3|altsyncram_component|auto_generated|decode2|w_anode1672w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\comb_3|altsyncram_component|auto_generated|decode3|w_anode1672w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~inputclkctrl_outclk ),
	.clk1(\Clk_View~inputclkctrl_outclk ),
	.ena0(\comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1762w[3]~0_combout ),
	.ena1(\comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1762w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_Register|Switch_9|Q~q }),
	.portaaddr({\MAR_Register|Switch_12|Q~q ,\MAR_Register|Switch_11|Q~q ,\MAR_Register|Switch_10|Q~q ,\MAR_Register|Switch_9|Q~q ,\MAR_Register|Switch_8|Q~q ,\MAR_Register|Switch_7|Q~q ,\MAR_Register|Switch_6|Q~q ,\MAR_Register|Switch_5|Q~q ,\MAR_Register|Switch_4|Q~q ,
\MAR_Register|Switch_3|Q~q ,\MAR_Register|Switch_2|Q~q ,\MAR_Register|Switch_1|Q~q ,\MAR_Register|Switch_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\View_Data[9]~input_o }),
	.portbaddr({\View_Address[12]~input_o ,\View_Address[11]~input_o ,\View_Address[10]~input_o ,\View_Address[9]~input_o ,\View_Address[8]~input_o ,\View_Address[7]~input_o ,\View_Address[6]~input_o ,\View_Address[5]~input_o ,\View_Address[4]~input_o ,\View_Address[3]~input_o ,
\View_Address[2]~input_o ,\View_Address[1]~input_o ,\View_Address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_3|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout(\comb_3|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a41 .clk1_core_clock_enable = "ena1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a41 .init_file = "Memory_Init.mif";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a41 .logical_ram_name = "Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ALTSYNCRAM";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a41 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a41 .operation_mode = "bidir_dual_port";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_bit_number = 9;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_in_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a41 .port_b_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a41 .port_b_first_bit_number = 9;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a41 .port_b_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a41 .port_b_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a41 .port_b_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a41 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a41 .port_b_read_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a41 .port_b_write_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a41 .ram_block_type = "M9K";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a41 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a41 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a41 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a41 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N12
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux4|_~47 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux4|_~47_combout  = (\comb_3|altsyncram_component|auto_generated|address_reg_a [1] & (((\comb_3|altsyncram_component|auto_generated|address_reg_a [0]) # 
// (\comb_3|altsyncram_component|auto_generated|ram_block1a41~portadataout )))) # (!\comb_3|altsyncram_component|auto_generated|address_reg_a [1] & (\comb_3|altsyncram_component|auto_generated|ram_block1a9~portadataout  & 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_a [0])))

	.dataa(\comb_3|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.datab(\comb_3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\comb_3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\comb_3|altsyncram_component|auto_generated|ram_block1a41~portadataout ),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux4|_~47_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~47 .lut_mask = 16'hCEC2;
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y38_N0
cycloneive_ram_block \comb_3|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(\comb_3|altsyncram_component|auto_generated|decode2|w_anode1662w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\comb_3|altsyncram_component|auto_generated|decode3|w_anode1662w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~inputclkctrl_outclk ),
	.clk1(\Clk_View~inputclkctrl_outclk ),
	.ena0(\comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1751w[3]~0_combout ),
	.ena1(\comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1751w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_Register|Switch_9|Q~q }),
	.portaaddr({\MAR_Register|Switch_12|Q~q ,\MAR_Register|Switch_11|Q~q ,\MAR_Register|Switch_10|Q~q ,\MAR_Register|Switch_9|Q~q ,\MAR_Register|Switch_8|Q~q ,\MAR_Register|Switch_7|Q~q ,\MAR_Register|Switch_6|Q~q ,\MAR_Register|Switch_5|Q~q ,\MAR_Register|Switch_4|Q~q ,
\MAR_Register|Switch_3|Q~q ,\MAR_Register|Switch_2|Q~q ,\MAR_Register|Switch_1|Q~q ,\MAR_Register|Switch_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\View_Data[9]~input_o }),
	.portbaddr({\View_Address[12]~input_o ,\View_Address[11]~input_o ,\View_Address[10]~input_o ,\View_Address[9]~input_o ,\View_Address[8]~input_o ,\View_Address[7]~input_o ,\View_Address[6]~input_o ,\View_Address[5]~input_o ,\View_Address[4]~input_o ,\View_Address[3]~input_o ,
\View_Address[2]~input_o ,\View_Address[1]~input_o ,\View_Address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_3|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(\comb_3|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a25 .clk1_core_clock_enable = "ena1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a25 .init_file = "Memory_Init.mif";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ALTSYNCRAM";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "bidir_dual_port";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 9;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_in_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a25 .port_b_first_bit_number = 9;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a25 .port_b_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a25 .port_b_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a25 .port_b_write_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M9K";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a25 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a25 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a25 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y27_N0
cycloneive_ram_block \comb_3|altsyncram_component|auto_generated|ram_block1a57 (
	.portawe(\comb_3|altsyncram_component|auto_generated|decode2|w_anode1682w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\comb_3|altsyncram_component|auto_generated|decode3|w_anode1682w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~inputclkctrl_outclk ),
	.clk1(\Clk_View~inputclkctrl_outclk ),
	.ena0(\comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1773w[3]~0_combout ),
	.ena1(\comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1773w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_Register|Switch_9|Q~q }),
	.portaaddr({\MAR_Register|Switch_12|Q~q ,\MAR_Register|Switch_11|Q~q ,\MAR_Register|Switch_10|Q~q ,\MAR_Register|Switch_9|Q~q ,\MAR_Register|Switch_8|Q~q ,\MAR_Register|Switch_7|Q~q ,\MAR_Register|Switch_6|Q~q ,\MAR_Register|Switch_5|Q~q ,\MAR_Register|Switch_4|Q~q ,
\MAR_Register|Switch_3|Q~q ,\MAR_Register|Switch_2|Q~q ,\MAR_Register|Switch_1|Q~q ,\MAR_Register|Switch_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\View_Data[9]~input_o }),
	.portbaddr({\View_Address[12]~input_o ,\View_Address[11]~input_o ,\View_Address[10]~input_o ,\View_Address[9]~input_o ,\View_Address[8]~input_o ,\View_Address[7]~input_o ,\View_Address[6]~input_o ,\View_Address[5]~input_o ,\View_Address[4]~input_o ,\View_Address[3]~input_o ,
\View_Address[2]~input_o ,\View_Address[1]~input_o ,\View_Address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_3|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout(\comb_3|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a57 .clk1_core_clock_enable = "ena1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a57 .init_file = "Memory_Init.mif";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a57 .logical_ram_name = "Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ALTSYNCRAM";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a57 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a57 .operation_mode = "bidir_dual_port";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_bit_number = 9;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_in_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a57 .port_b_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a57 .port_b_first_bit_number = 9;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a57 .port_b_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a57 .port_b_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a57 .port_b_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a57 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a57 .port_b_read_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a57 .port_b_write_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a57 .ram_block_type = "M9K";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a57 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a57 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a57 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a57 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N26
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux4|_~48 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux4|_~48_combout  = (\comb_3|altsyncram_component|auto_generated|mux4|_~47_combout  & (((\comb_3|altsyncram_component|auto_generated|ram_block1a57~portadataout ) # 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\comb_3|altsyncram_component|auto_generated|mux4|_~47_combout  & (\comb_3|altsyncram_component|auto_generated|ram_block1a25~portadataout  & 
// (\comb_3|altsyncram_component|auto_generated|address_reg_a [0])))

	.dataa(\comb_3|altsyncram_component|auto_generated|mux4|_~47_combout ),
	.datab(\comb_3|altsyncram_component|auto_generated|ram_block1a25~portadataout ),
	.datac(\comb_3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\comb_3|altsyncram_component|auto_generated|ram_block1a57~portadataout ),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux4|_~48_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~48 .lut_mask = 16'hEA4A;
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y27_N0
cycloneive_ram_block \comb_3|altsyncram_component|auto_generated|ram_block1a121 (
	.portawe(\comb_3|altsyncram_component|auto_generated|decode2|w_anode1722w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\comb_3|altsyncram_component|auto_generated|decode3|w_anode1722w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~inputclkctrl_outclk ),
	.clk1(\Clk_View~inputclkctrl_outclk ),
	.ena0(\comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1817w[3]~0_combout ),
	.ena1(\comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1817w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_Register|Switch_9|Q~q }),
	.portaaddr({\MAR_Register|Switch_12|Q~q ,\MAR_Register|Switch_11|Q~q ,\MAR_Register|Switch_10|Q~q ,\MAR_Register|Switch_9|Q~q ,\MAR_Register|Switch_8|Q~q ,\MAR_Register|Switch_7|Q~q ,\MAR_Register|Switch_6|Q~q ,\MAR_Register|Switch_5|Q~q ,\MAR_Register|Switch_4|Q~q ,
\MAR_Register|Switch_3|Q~q ,\MAR_Register|Switch_2|Q~q ,\MAR_Register|Switch_1|Q~q ,\MAR_Register|Switch_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\View_Data[9]~input_o }),
	.portbaddr({\View_Address[12]~input_o ,\View_Address[11]~input_o ,\View_Address[10]~input_o ,\View_Address[9]~input_o ,\View_Address[8]~input_o ,\View_Address[7]~input_o ,\View_Address[6]~input_o ,\View_Address[5]~input_o ,\View_Address[4]~input_o ,\View_Address[3]~input_o ,
\View_Address[2]~input_o ,\View_Address[1]~input_o ,\View_Address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_3|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus ),
	.portbdataout(\comb_3|altsyncram_component|auto_generated|ram_block1a121_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a121 .clk0_core_clock_enable = "ena0";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a121 .clk1_core_clock_enable = "ena1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a121 .data_interleave_offset_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a121 .data_interleave_width_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a121 .init_file = "Memory_Init.mif";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a121 .init_file_layout = "port_a";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a121 .logical_ram_name = "Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ALTSYNCRAM";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a121 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a121 .operation_mode = "bidir_dual_port";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a121 .port_a_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a121 .port_a_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a121 .port_a_byte_enable_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a121 .port_a_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a121 .port_a_first_bit_number = 9;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a121 .port_a_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a121 .port_a_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a121 .port_a_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a121 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a121 .port_b_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a121 .port_b_address_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a121 .port_b_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a121 .port_b_data_in_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a121 .port_b_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a121 .port_b_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a121 .port_b_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a121 .port_b_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a121 .port_b_first_bit_number = 9;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a121 .port_b_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a121 .port_b_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a121 .port_b_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a121 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a121 .port_b_read_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a121 .port_b_write_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a121 .ram_block_type = "M9K";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a121 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a121 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a121 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a121 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y31_N0
cycloneive_ram_block \comb_3|altsyncram_component|auto_generated|ram_block1a105 (
	.portawe(\comb_3|altsyncram_component|auto_generated|decode2|w_anode1712w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\comb_3|altsyncram_component|auto_generated|decode3|w_anode1712w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~inputclkctrl_outclk ),
	.clk1(\Clk_View~inputclkctrl_outclk ),
	.ena0(\comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1806w[3]~0_combout ),
	.ena1(\comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1806w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_Register|Switch_9|Q~q }),
	.portaaddr({\MAR_Register|Switch_12|Q~q ,\MAR_Register|Switch_11|Q~q ,\MAR_Register|Switch_10|Q~q ,\MAR_Register|Switch_9|Q~q ,\MAR_Register|Switch_8|Q~q ,\MAR_Register|Switch_7|Q~q ,\MAR_Register|Switch_6|Q~q ,\MAR_Register|Switch_5|Q~q ,\MAR_Register|Switch_4|Q~q ,
\MAR_Register|Switch_3|Q~q ,\MAR_Register|Switch_2|Q~q ,\MAR_Register|Switch_1|Q~q ,\MAR_Register|Switch_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\View_Data[9]~input_o }),
	.portbaddr({\View_Address[12]~input_o ,\View_Address[11]~input_o ,\View_Address[10]~input_o ,\View_Address[9]~input_o ,\View_Address[8]~input_o ,\View_Address[7]~input_o ,\View_Address[6]~input_o ,\View_Address[5]~input_o ,\View_Address[4]~input_o ,\View_Address[3]~input_o ,
\View_Address[2]~input_o ,\View_Address[1]~input_o ,\View_Address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_3|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus ),
	.portbdataout(\comb_3|altsyncram_component|auto_generated|ram_block1a105_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a105 .clk0_core_clock_enable = "ena0";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a105 .clk1_core_clock_enable = "ena1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a105 .data_interleave_offset_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a105 .data_interleave_width_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a105 .init_file = "Memory_Init.mif";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a105 .init_file_layout = "port_a";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a105 .logical_ram_name = "Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ALTSYNCRAM";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a105 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a105 .operation_mode = "bidir_dual_port";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a105 .port_a_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a105 .port_a_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a105 .port_a_byte_enable_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a105 .port_a_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a105 .port_a_first_bit_number = 9;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a105 .port_a_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a105 .port_a_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a105 .port_a_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a105 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a105 .port_b_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a105 .port_b_address_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a105 .port_b_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a105 .port_b_data_in_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a105 .port_b_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a105 .port_b_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a105 .port_b_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a105 .port_b_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a105 .port_b_first_bit_number = 9;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a105 .port_b_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a105 .port_b_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a105 .port_b_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a105 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a105 .port_b_read_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a105 .port_b_write_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a105 .ram_block_type = "M9K";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a105 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a105 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a105 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a105 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y29_N0
cycloneive_ram_block \comb_3|altsyncram_component|auto_generated|ram_block1a73 (
	.portawe(\comb_3|altsyncram_component|auto_generated|decode2|w_anode1692w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\comb_3|altsyncram_component|auto_generated|decode3|w_anode1692w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~inputclkctrl_outclk ),
	.clk1(\Clk_View~inputclkctrl_outclk ),
	.ena0(\comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1784w[3]~0_combout ),
	.ena1(\comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1784w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_Register|Switch_9|Q~q }),
	.portaaddr({\MAR_Register|Switch_12|Q~q ,\MAR_Register|Switch_11|Q~q ,\MAR_Register|Switch_10|Q~q ,\MAR_Register|Switch_9|Q~q ,\MAR_Register|Switch_8|Q~q ,\MAR_Register|Switch_7|Q~q ,\MAR_Register|Switch_6|Q~q ,\MAR_Register|Switch_5|Q~q ,\MAR_Register|Switch_4|Q~q ,
\MAR_Register|Switch_3|Q~q ,\MAR_Register|Switch_2|Q~q ,\MAR_Register|Switch_1|Q~q ,\MAR_Register|Switch_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\View_Data[9]~input_o }),
	.portbaddr({\View_Address[12]~input_o ,\View_Address[11]~input_o ,\View_Address[10]~input_o ,\View_Address[9]~input_o ,\View_Address[8]~input_o ,\View_Address[7]~input_o ,\View_Address[6]~input_o ,\View_Address[5]~input_o ,\View_Address[4]~input_o ,\View_Address[3]~input_o ,
\View_Address[2]~input_o ,\View_Address[1]~input_o ,\View_Address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_3|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus ),
	.portbdataout(\comb_3|altsyncram_component|auto_generated|ram_block1a73_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a73 .clk0_core_clock_enable = "ena0";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a73 .clk1_core_clock_enable = "ena1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_offset_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_width_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a73 .init_file = "Memory_Init.mif";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a73 .init_file_layout = "port_a";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a73 .logical_ram_name = "Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ALTSYNCRAM";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a73 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a73 .operation_mode = "bidir_dual_port";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a73 .port_a_byte_enable_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_bit_number = 9;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a73 .port_a_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a73 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_in_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a73 .port_b_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a73 .port_b_first_bit_number = 9;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a73 .port_b_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a73 .port_b_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a73 .port_b_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a73 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a73 .port_b_read_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a73 .port_b_write_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a73 .ram_block_type = "M9K";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a73 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a73 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a73 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a73 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y35_N0
cycloneive_ram_block \comb_3|altsyncram_component|auto_generated|ram_block1a89 (
	.portawe(\comb_3|altsyncram_component|auto_generated|decode2|w_anode1702w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\comb_3|altsyncram_component|auto_generated|decode3|w_anode1702w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~inputclkctrl_outclk ),
	.clk1(\Clk_View~inputclkctrl_outclk ),
	.ena0(\comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1795w[3]~0_combout ),
	.ena1(\comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1795w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_Register|Switch_9|Q~q }),
	.portaaddr({\MAR_Register|Switch_12|Q~q ,\MAR_Register|Switch_11|Q~q ,\MAR_Register|Switch_10|Q~q ,\MAR_Register|Switch_9|Q~q ,\MAR_Register|Switch_8|Q~q ,\MAR_Register|Switch_7|Q~q ,\MAR_Register|Switch_6|Q~q ,\MAR_Register|Switch_5|Q~q ,\MAR_Register|Switch_4|Q~q ,
\MAR_Register|Switch_3|Q~q ,\MAR_Register|Switch_2|Q~q ,\MAR_Register|Switch_1|Q~q ,\MAR_Register|Switch_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\View_Data[9]~input_o }),
	.portbaddr({\View_Address[12]~input_o ,\View_Address[11]~input_o ,\View_Address[10]~input_o ,\View_Address[9]~input_o ,\View_Address[8]~input_o ,\View_Address[7]~input_o ,\View_Address[6]~input_o ,\View_Address[5]~input_o ,\View_Address[4]~input_o ,\View_Address[3]~input_o ,
\View_Address[2]~input_o ,\View_Address[1]~input_o ,\View_Address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_3|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus ),
	.portbdataout(\comb_3|altsyncram_component|auto_generated|ram_block1a89_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a89 .clk0_core_clock_enable = "ena0";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a89 .clk1_core_clock_enable = "ena1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_offset_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_width_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a89 .init_file = "Memory_Init.mif";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a89 .init_file_layout = "port_a";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a89 .logical_ram_name = "Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ALTSYNCRAM";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a89 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a89 .operation_mode = "bidir_dual_port";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a89 .port_a_byte_enable_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_bit_number = 9;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a89 .port_a_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a89 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a89 .port_b_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a89 .port_b_address_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a89 .port_b_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_in_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a89 .port_b_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a89 .port_b_first_bit_number = 9;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a89 .port_b_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a89 .port_b_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a89 .port_b_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a89 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a89 .port_b_read_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a89 .port_b_write_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a89 .ram_block_type = "M9K";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a89 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a89 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a89 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a89 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N16
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux4|_~45 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux4|_~45_combout  = (\comb_3|altsyncram_component|auto_generated|address_reg_a [1] & (((\comb_3|altsyncram_component|auto_generated|address_reg_a [0])))) # 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_a [1] & ((\comb_3|altsyncram_component|auto_generated|address_reg_a [0] & ((\comb_3|altsyncram_component|auto_generated|ram_block1a89~portadataout ))) # 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_a [0] & (\comb_3|altsyncram_component|auto_generated|ram_block1a73~portadataout ))))

	.dataa(\comb_3|altsyncram_component|auto_generated|ram_block1a73~portadataout ),
	.datab(\comb_3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\comb_3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\comb_3|altsyncram_component|auto_generated|ram_block1a89~portadataout ),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux4|_~45_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~45 .lut_mask = 16'hF2C2;
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N18
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux4|_~46 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux4|_~46_combout  = (\comb_3|altsyncram_component|auto_generated|address_reg_a [1] & ((\comb_3|altsyncram_component|auto_generated|mux4|_~45_combout  & 
// (\comb_3|altsyncram_component|auto_generated|ram_block1a121~portadataout )) # (!\comb_3|altsyncram_component|auto_generated|mux4|_~45_combout  & ((\comb_3|altsyncram_component|auto_generated|ram_block1a105~portadataout ))))) # 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_a [1] & (((\comb_3|altsyncram_component|auto_generated|mux4|_~45_combout ))))

	.dataa(\comb_3|altsyncram_component|auto_generated|ram_block1a121~portadataout ),
	.datab(\comb_3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\comb_3|altsyncram_component|auto_generated|ram_block1a105~portadataout ),
	.datad(\comb_3|altsyncram_component|auto_generated|mux4|_~45_combout ),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux4|_~46_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~46 .lut_mask = 16'hBBC0;
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N24
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux4|_~49 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux4|_~49_combout  = (\comb_3|altsyncram_component|auto_generated|address_reg_a [2] & ((\comb_3|altsyncram_component|auto_generated|mux4|_~46_combout ))) # 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_a [2] & (\comb_3|altsyncram_component|auto_generated|mux4|_~48_combout ))

	.dataa(\comb_3|altsyncram_component|auto_generated|mux4|_~48_combout ),
	.datab(gnd),
	.datac(\comb_3|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\comb_3|altsyncram_component|auto_generated|mux4|_~46_combout ),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux4|_~49_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~49 .lut_mask = 16'hFA0A;
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y16_N3
dffeas \MDR_Register|Switch_10|Q (
	.clk(!\Clk~inputclkctrl_outclk ),
	.d(\MAR_Register|Switch_10|Q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MDR_Register|Switch_7|Q~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MDR_Register|Switch_10|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MDR_Register|Switch_10|Q .is_wysiwyg = "true";
defparam \MDR_Register|Switch_10|Q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X35_Y0_N22
cycloneive_io_ibuf \View_Data[10]~input (
	.i(View_Data[10]),
	.ibar(gnd),
	.o(\View_Data[10]~input_o ));
// synopsys translate_off
defparam \View_Data[10]~input .bus_hold = "false";
defparam \View_Data[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X51_Y14_N0
cycloneive_ram_block \comb_3|altsyncram_component|auto_generated|ram_block1a58 (
	.portawe(\comb_3|altsyncram_component|auto_generated|decode2|w_anode1682w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\comb_3|altsyncram_component|auto_generated|decode3|w_anode1682w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~inputclkctrl_outclk ),
	.clk1(\Clk_View~inputclkctrl_outclk ),
	.ena0(\comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1773w[3]~0_combout ),
	.ena1(\comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1773w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_Register|Switch_10|Q~q }),
	.portaaddr({\MAR_Register|Switch_12|Q~q ,\MAR_Register|Switch_11|Q~q ,\MAR_Register|Switch_10|Q~q ,\MAR_Register|Switch_9|Q~q ,\MAR_Register|Switch_8|Q~q ,\MAR_Register|Switch_7|Q~q ,\MAR_Register|Switch_6|Q~q ,\MAR_Register|Switch_5|Q~q ,\MAR_Register|Switch_4|Q~q ,
\MAR_Register|Switch_3|Q~q ,\MAR_Register|Switch_2|Q~q ,\MAR_Register|Switch_1|Q~q ,\MAR_Register|Switch_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\View_Data[10]~input_o }),
	.portbaddr({\View_Address[12]~input_o ,\View_Address[11]~input_o ,\View_Address[10]~input_o ,\View_Address[9]~input_o ,\View_Address[8]~input_o ,\View_Address[7]~input_o ,\View_Address[6]~input_o ,\View_Address[5]~input_o ,\View_Address[4]~input_o ,\View_Address[3]~input_o ,
\View_Address[2]~input_o ,\View_Address[1]~input_o ,\View_Address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_3|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout(\comb_3|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a58 .clk1_core_clock_enable = "ena1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a58 .init_file = "Memory_Init.mif";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a58 .logical_ram_name = "Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ALTSYNCRAM";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a58 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a58 .operation_mode = "bidir_dual_port";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_bit_number = 10;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_in_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a58 .port_b_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a58 .port_b_first_bit_number = 10;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a58 .port_b_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a58 .port_b_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a58 .port_b_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a58 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a58 .port_b_read_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a58 .port_b_write_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a58 .ram_block_type = "M9K";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a58 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a58 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a58 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a58 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y4_N0
cycloneive_ram_block \comb_3|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(\comb_3|altsyncram_component|auto_generated|decode2|w_anode1662w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\comb_3|altsyncram_component|auto_generated|decode3|w_anode1662w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~inputclkctrl_outclk ),
	.clk1(\Clk_View~inputclkctrl_outclk ),
	.ena0(\comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1751w[3]~0_combout ),
	.ena1(\comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1751w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_Register|Switch_10|Q~q }),
	.portaaddr({\MAR_Register|Switch_12|Q~q ,\MAR_Register|Switch_11|Q~q ,\MAR_Register|Switch_10|Q~q ,\MAR_Register|Switch_9|Q~q ,\MAR_Register|Switch_8|Q~q ,\MAR_Register|Switch_7|Q~q ,\MAR_Register|Switch_6|Q~q ,\MAR_Register|Switch_5|Q~q ,\MAR_Register|Switch_4|Q~q ,
\MAR_Register|Switch_3|Q~q ,\MAR_Register|Switch_2|Q~q ,\MAR_Register|Switch_1|Q~q ,\MAR_Register|Switch_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\View_Data[10]~input_o }),
	.portbaddr({\View_Address[12]~input_o ,\View_Address[11]~input_o ,\View_Address[10]~input_o ,\View_Address[9]~input_o ,\View_Address[8]~input_o ,\View_Address[7]~input_o ,\View_Address[6]~input_o ,\View_Address[5]~input_o ,\View_Address[4]~input_o ,\View_Address[3]~input_o ,
\View_Address[2]~input_o ,\View_Address[1]~input_o ,\View_Address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_3|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout(\comb_3|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a26 .clk1_core_clock_enable = "ena1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a26 .init_file = "Memory_Init.mif";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ALTSYNCRAM";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "bidir_dual_port";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 10;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_in_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a26 .port_b_first_bit_number = 10;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a26 .port_b_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a26 .port_b_write_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M9K";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a26 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a26 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y6_N0
cycloneive_ram_block \comb_3|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(\comb_3|altsyncram_component|auto_generated|decode2|w_anode1645w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\comb_3|altsyncram_component|auto_generated|decode3|w_anode1645w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~inputclkctrl_outclk ),
	.clk1(\Clk_View~inputclkctrl_outclk ),
	.ena0(\comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1733w [3]),
	.ena1(\comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1733w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_Register|Switch_10|Q~q }),
	.portaaddr({\MAR_Register|Switch_12|Q~q ,\MAR_Register|Switch_11|Q~q ,\MAR_Register|Switch_10|Q~q ,\MAR_Register|Switch_9|Q~q ,\MAR_Register|Switch_8|Q~q ,\MAR_Register|Switch_7|Q~q ,\MAR_Register|Switch_6|Q~q ,\MAR_Register|Switch_5|Q~q ,\MAR_Register|Switch_4|Q~q ,
\MAR_Register|Switch_3|Q~q ,\MAR_Register|Switch_2|Q~q ,\MAR_Register|Switch_1|Q~q ,\MAR_Register|Switch_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\View_Data[10]~input_o }),
	.portbaddr({\View_Address[12]~input_o ,\View_Address[11]~input_o ,\View_Address[10]~input_o ,\View_Address[9]~input_o ,\View_Address[8]~input_o ,\View_Address[7]~input_o ,\View_Address[6]~input_o ,\View_Address[5]~input_o ,\View_Address[4]~input_o ,\View_Address[3]~input_o ,
\View_Address[2]~input_o ,\View_Address[1]~input_o ,\View_Address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_3|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(\comb_3|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a10 .clk1_core_clock_enable = "ena1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a10 .init_file = "Memory_Init.mif";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ALTSYNCRAM";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "bidir_dual_port";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_in_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_bit_number = 10;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a10 .port_b_write_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000;
// synopsys translate_on

// Location: M9K_X51_Y15_N0
cycloneive_ram_block \comb_3|altsyncram_component|auto_generated|ram_block1a42 (
	.portawe(\comb_3|altsyncram_component|auto_generated|decode2|w_anode1672w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\comb_3|altsyncram_component|auto_generated|decode3|w_anode1672w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~inputclkctrl_outclk ),
	.clk1(\Clk_View~inputclkctrl_outclk ),
	.ena0(\comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1762w[3]~0_combout ),
	.ena1(\comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1762w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_Register|Switch_10|Q~q }),
	.portaaddr({\MAR_Register|Switch_12|Q~q ,\MAR_Register|Switch_11|Q~q ,\MAR_Register|Switch_10|Q~q ,\MAR_Register|Switch_9|Q~q ,\MAR_Register|Switch_8|Q~q ,\MAR_Register|Switch_7|Q~q ,\MAR_Register|Switch_6|Q~q ,\MAR_Register|Switch_5|Q~q ,\MAR_Register|Switch_4|Q~q ,
\MAR_Register|Switch_3|Q~q ,\MAR_Register|Switch_2|Q~q ,\MAR_Register|Switch_1|Q~q ,\MAR_Register|Switch_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\View_Data[10]~input_o }),
	.portbaddr({\View_Address[12]~input_o ,\View_Address[11]~input_o ,\View_Address[10]~input_o ,\View_Address[9]~input_o ,\View_Address[8]~input_o ,\View_Address[7]~input_o ,\View_Address[6]~input_o ,\View_Address[5]~input_o ,\View_Address[4]~input_o ,\View_Address[3]~input_o ,
\View_Address[2]~input_o ,\View_Address[1]~input_o ,\View_Address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_3|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout(\comb_3|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a42 .clk1_core_clock_enable = "ena1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a42 .init_file = "Memory_Init.mif";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a42 .logical_ram_name = "Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ALTSYNCRAM";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a42 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a42 .operation_mode = "bidir_dual_port";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_bit_number = 10;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_in_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a42 .port_b_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a42 .port_b_first_bit_number = 10;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a42 .port_b_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a42 .port_b_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a42 .port_b_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a42 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a42 .port_b_read_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a42 .port_b_write_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a42 .ram_block_type = "M9K";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a42 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a42 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a42 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a42 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y14_N18
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux4|_~52 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux4|_~52_combout  = (\comb_3|altsyncram_component|auto_generated|address_reg_a [0] & (((\comb_3|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_a [0] & ((\comb_3|altsyncram_component|auto_generated|address_reg_a [1] & ((\comb_3|altsyncram_component|auto_generated|ram_block1a42~portadataout ))) # 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_a [1] & (\comb_3|altsyncram_component|auto_generated|ram_block1a10~portadataout ))))

	.dataa(\comb_3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\comb_3|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.datac(\comb_3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\comb_3|altsyncram_component|auto_generated|ram_block1a42~portadataout ),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux4|_~52_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~52 .lut_mask = 16'hF4A4;
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y14_N12
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux4|_~53 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux4|_~53_combout  = (\comb_3|altsyncram_component|auto_generated|address_reg_a [0] & ((\comb_3|altsyncram_component|auto_generated|mux4|_~52_combout  & 
// (\comb_3|altsyncram_component|auto_generated|ram_block1a58~portadataout )) # (!\comb_3|altsyncram_component|auto_generated|mux4|_~52_combout  & ((\comb_3|altsyncram_component|auto_generated|ram_block1a26~portadataout ))))) # 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_a [0] & (((\comb_3|altsyncram_component|auto_generated|mux4|_~52_combout ))))

	.dataa(\comb_3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\comb_3|altsyncram_component|auto_generated|ram_block1a58~portadataout ),
	.datac(\comb_3|altsyncram_component|auto_generated|ram_block1a26~portadataout ),
	.datad(\comb_3|altsyncram_component|auto_generated|mux4|_~52_combout ),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux4|_~53_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~53 .lut_mask = 16'hDDA0;
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y10_N0
cycloneive_ram_block \comb_3|altsyncram_component|auto_generated|ram_block1a74 (
	.portawe(\comb_3|altsyncram_component|auto_generated|decode2|w_anode1692w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\comb_3|altsyncram_component|auto_generated|decode3|w_anode1692w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~inputclkctrl_outclk ),
	.clk1(\Clk_View~inputclkctrl_outclk ),
	.ena0(\comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1784w[3]~0_combout ),
	.ena1(\comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1784w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_Register|Switch_10|Q~q }),
	.portaaddr({\MAR_Register|Switch_12|Q~q ,\MAR_Register|Switch_11|Q~q ,\MAR_Register|Switch_10|Q~q ,\MAR_Register|Switch_9|Q~q ,\MAR_Register|Switch_8|Q~q ,\MAR_Register|Switch_7|Q~q ,\MAR_Register|Switch_6|Q~q ,\MAR_Register|Switch_5|Q~q ,\MAR_Register|Switch_4|Q~q ,
\MAR_Register|Switch_3|Q~q ,\MAR_Register|Switch_2|Q~q ,\MAR_Register|Switch_1|Q~q ,\MAR_Register|Switch_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\View_Data[10]~input_o }),
	.portbaddr({\View_Address[12]~input_o ,\View_Address[11]~input_o ,\View_Address[10]~input_o ,\View_Address[9]~input_o ,\View_Address[8]~input_o ,\View_Address[7]~input_o ,\View_Address[6]~input_o ,\View_Address[5]~input_o ,\View_Address[4]~input_o ,\View_Address[3]~input_o ,
\View_Address[2]~input_o ,\View_Address[1]~input_o ,\View_Address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_3|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ),
	.portbdataout(\comb_3|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a74 .clk0_core_clock_enable = "ena0";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a74 .clk1_core_clock_enable = "ena1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a74 .init_file = "Memory_Init.mif";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a74 .init_file_layout = "port_a";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a74 .logical_ram_name = "Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ALTSYNCRAM";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a74 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a74 .operation_mode = "bidir_dual_port";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a74 .port_a_byte_enable_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_bit_number = 10;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a74 .port_a_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a74 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_in_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a74 .port_b_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a74 .port_b_first_bit_number = 10;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a74 .port_b_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a74 .port_b_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a74 .port_b_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a74 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a74 .port_b_read_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a74 .port_b_write_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a74 .ram_block_type = "M9K";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a74 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a74 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a74 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a74 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y14_N0
cycloneive_ram_block \comb_3|altsyncram_component|auto_generated|ram_block1a90 (
	.portawe(\comb_3|altsyncram_component|auto_generated|decode2|w_anode1702w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\comb_3|altsyncram_component|auto_generated|decode3|w_anode1702w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~inputclkctrl_outclk ),
	.clk1(\Clk_View~inputclkctrl_outclk ),
	.ena0(\comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1795w[3]~0_combout ),
	.ena1(\comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1795w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_Register|Switch_10|Q~q }),
	.portaaddr({\MAR_Register|Switch_12|Q~q ,\MAR_Register|Switch_11|Q~q ,\MAR_Register|Switch_10|Q~q ,\MAR_Register|Switch_9|Q~q ,\MAR_Register|Switch_8|Q~q ,\MAR_Register|Switch_7|Q~q ,\MAR_Register|Switch_6|Q~q ,\MAR_Register|Switch_5|Q~q ,\MAR_Register|Switch_4|Q~q ,
\MAR_Register|Switch_3|Q~q ,\MAR_Register|Switch_2|Q~q ,\MAR_Register|Switch_1|Q~q ,\MAR_Register|Switch_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\View_Data[10]~input_o }),
	.portbaddr({\View_Address[12]~input_o ,\View_Address[11]~input_o ,\View_Address[10]~input_o ,\View_Address[9]~input_o ,\View_Address[8]~input_o ,\View_Address[7]~input_o ,\View_Address[6]~input_o ,\View_Address[5]~input_o ,\View_Address[4]~input_o ,\View_Address[3]~input_o ,
\View_Address[2]~input_o ,\View_Address[1]~input_o ,\View_Address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_3|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus ),
	.portbdataout(\comb_3|altsyncram_component|auto_generated|ram_block1a90_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a90 .clk0_core_clock_enable = "ena0";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a90 .clk1_core_clock_enable = "ena1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_offset_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_width_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a90 .init_file = "Memory_Init.mif";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a90 .init_file_layout = "port_a";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a90 .logical_ram_name = "Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ALTSYNCRAM";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a90 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a90 .operation_mode = "bidir_dual_port";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a90 .port_a_byte_enable_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_bit_number = 10;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a90 .port_a_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a90 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a90 .port_b_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a90 .port_b_address_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a90 .port_b_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_in_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a90 .port_b_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a90 .port_b_first_bit_number = 10;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a90 .port_b_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a90 .port_b_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a90 .port_b_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a90 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a90 .port_b_read_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a90 .port_b_write_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a90 .ram_block_type = "M9K";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a90 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a90 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a90 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a90 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N12
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux4|_~50 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux4|_~50_combout  = (\comb_3|altsyncram_component|auto_generated|address_reg_a [1] & (((\comb_3|altsyncram_component|auto_generated|address_reg_a [0])))) # 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_a [1] & ((\comb_3|altsyncram_component|auto_generated|address_reg_a [0] & ((\comb_3|altsyncram_component|auto_generated|ram_block1a90~portadataout ))) # 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_a [0] & (\comb_3|altsyncram_component|auto_generated|ram_block1a74~portadataout ))))

	.dataa(\comb_3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\comb_3|altsyncram_component|auto_generated|ram_block1a74~portadataout ),
	.datac(\comb_3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\comb_3|altsyncram_component|auto_generated|ram_block1a90~portadataout ),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux4|_~50_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~50 .lut_mask = 16'hF4A4;
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y8_N0
cycloneive_ram_block \comb_3|altsyncram_component|auto_generated|ram_block1a106 (
	.portawe(\comb_3|altsyncram_component|auto_generated|decode2|w_anode1712w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\comb_3|altsyncram_component|auto_generated|decode3|w_anode1712w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~inputclkctrl_outclk ),
	.clk1(\Clk_View~inputclkctrl_outclk ),
	.ena0(\comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1806w[3]~0_combout ),
	.ena1(\comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1806w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_Register|Switch_10|Q~q }),
	.portaaddr({\MAR_Register|Switch_12|Q~q ,\MAR_Register|Switch_11|Q~q ,\MAR_Register|Switch_10|Q~q ,\MAR_Register|Switch_9|Q~q ,\MAR_Register|Switch_8|Q~q ,\MAR_Register|Switch_7|Q~q ,\MAR_Register|Switch_6|Q~q ,\MAR_Register|Switch_5|Q~q ,\MAR_Register|Switch_4|Q~q ,
\MAR_Register|Switch_3|Q~q ,\MAR_Register|Switch_2|Q~q ,\MAR_Register|Switch_1|Q~q ,\MAR_Register|Switch_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\View_Data[10]~input_o }),
	.portbaddr({\View_Address[12]~input_o ,\View_Address[11]~input_o ,\View_Address[10]~input_o ,\View_Address[9]~input_o ,\View_Address[8]~input_o ,\View_Address[7]~input_o ,\View_Address[6]~input_o ,\View_Address[5]~input_o ,\View_Address[4]~input_o ,\View_Address[3]~input_o ,
\View_Address[2]~input_o ,\View_Address[1]~input_o ,\View_Address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_3|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus ),
	.portbdataout(\comb_3|altsyncram_component|auto_generated|ram_block1a106_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a106 .clk0_core_clock_enable = "ena0";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a106 .clk1_core_clock_enable = "ena1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a106 .data_interleave_offset_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a106 .data_interleave_width_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a106 .init_file = "Memory_Init.mif";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a106 .init_file_layout = "port_a";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a106 .logical_ram_name = "Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ALTSYNCRAM";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a106 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a106 .operation_mode = "bidir_dual_port";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a106 .port_a_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a106 .port_a_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a106 .port_a_byte_enable_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a106 .port_a_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a106 .port_a_first_bit_number = 10;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a106 .port_a_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a106 .port_a_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a106 .port_a_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a106 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a106 .port_b_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a106 .port_b_address_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a106 .port_b_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a106 .port_b_data_in_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a106 .port_b_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a106 .port_b_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a106 .port_b_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a106 .port_b_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a106 .port_b_first_bit_number = 10;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a106 .port_b_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a106 .port_b_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a106 .port_b_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a106 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a106 .port_b_read_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a106 .port_b_write_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a106 .ram_block_type = "M9K";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a106 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a106 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a106 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a106 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y12_N0
cycloneive_ram_block \comb_3|altsyncram_component|auto_generated|ram_block1a122 (
	.portawe(\comb_3|altsyncram_component|auto_generated|decode2|w_anode1722w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\comb_3|altsyncram_component|auto_generated|decode3|w_anode1722w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~inputclkctrl_outclk ),
	.clk1(\Clk_View~inputclkctrl_outclk ),
	.ena0(\comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1817w[3]~0_combout ),
	.ena1(\comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1817w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_Register|Switch_10|Q~q }),
	.portaaddr({\MAR_Register|Switch_12|Q~q ,\MAR_Register|Switch_11|Q~q ,\MAR_Register|Switch_10|Q~q ,\MAR_Register|Switch_9|Q~q ,\MAR_Register|Switch_8|Q~q ,\MAR_Register|Switch_7|Q~q ,\MAR_Register|Switch_6|Q~q ,\MAR_Register|Switch_5|Q~q ,\MAR_Register|Switch_4|Q~q ,
\MAR_Register|Switch_3|Q~q ,\MAR_Register|Switch_2|Q~q ,\MAR_Register|Switch_1|Q~q ,\MAR_Register|Switch_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\View_Data[10]~input_o }),
	.portbaddr({\View_Address[12]~input_o ,\View_Address[11]~input_o ,\View_Address[10]~input_o ,\View_Address[9]~input_o ,\View_Address[8]~input_o ,\View_Address[7]~input_o ,\View_Address[6]~input_o ,\View_Address[5]~input_o ,\View_Address[4]~input_o ,\View_Address[3]~input_o ,
\View_Address[2]~input_o ,\View_Address[1]~input_o ,\View_Address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_3|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus ),
	.portbdataout(\comb_3|altsyncram_component|auto_generated|ram_block1a122_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a122 .clk0_core_clock_enable = "ena0";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a122 .clk1_core_clock_enable = "ena1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a122 .data_interleave_offset_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a122 .data_interleave_width_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a122 .init_file = "Memory_Init.mif";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a122 .init_file_layout = "port_a";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a122 .logical_ram_name = "Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ALTSYNCRAM";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a122 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a122 .operation_mode = "bidir_dual_port";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a122 .port_a_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a122 .port_a_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a122 .port_a_byte_enable_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a122 .port_a_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a122 .port_a_first_bit_number = 10;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a122 .port_a_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a122 .port_a_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a122 .port_a_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a122 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a122 .port_b_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a122 .port_b_address_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a122 .port_b_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a122 .port_b_data_in_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a122 .port_b_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a122 .port_b_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a122 .port_b_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a122 .port_b_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a122 .port_b_first_bit_number = 10;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a122 .port_b_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a122 .port_b_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a122 .port_b_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a122 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a122 .port_b_read_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a122 .port_b_write_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a122 .ram_block_type = "M9K";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a122 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a122 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a122 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a122 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y14_N28
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux4|_~51 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux4|_~51_combout  = (\comb_3|altsyncram_component|auto_generated|mux4|_~50_combout  & (((\comb_3|altsyncram_component|auto_generated|ram_block1a122~portadataout ) # 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\comb_3|altsyncram_component|auto_generated|mux4|_~50_combout  & (\comb_3|altsyncram_component|auto_generated|ram_block1a106~portadataout  & 
// (\comb_3|altsyncram_component|auto_generated|address_reg_a [1])))

	.dataa(\comb_3|altsyncram_component|auto_generated|mux4|_~50_combout ),
	.datab(\comb_3|altsyncram_component|auto_generated|ram_block1a106~portadataout ),
	.datac(\comb_3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\comb_3|altsyncram_component|auto_generated|ram_block1a122~portadataout ),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux4|_~51_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~51 .lut_mask = 16'hEA4A;
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y14_N6
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux4|_~54 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux4|_~54_combout  = (\comb_3|altsyncram_component|auto_generated|address_reg_a [2] & ((\comb_3|altsyncram_component|auto_generated|mux4|_~51_combout ))) # 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_a [2] & (\comb_3|altsyncram_component|auto_generated|mux4|_~53_combout ))

	.dataa(\comb_3|altsyncram_component|auto_generated|mux4|_~53_combout ),
	.datab(gnd),
	.datac(\comb_3|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\comb_3|altsyncram_component|auto_generated|mux4|_~51_combout ),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux4|_~54_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~54 .lut_mask = 16'hFA0A;
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y16_N21
dffeas \MDR_Register|Switch_11|Q (
	.clk(!\Clk~inputclkctrl_outclk ),
	.d(\MAR_Register|Switch_11|Q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MDR_Register|Switch_7|Q~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MDR_Register|Switch_11|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MDR_Register|Switch_11|Q .is_wysiwyg = "true";
defparam \MDR_Register|Switch_11|Q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X31_Y0_N1
cycloneive_io_ibuf \View_Data[11]~input (
	.i(View_Data[11]),
	.ibar(gnd),
	.o(\View_Data[11]~input_o ));
// synopsys translate_off
defparam \View_Data[11]~input .bus_hold = "false";
defparam \View_Data[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X37_Y19_N0
cycloneive_ram_block \comb_3|altsyncram_component|auto_generated|ram_block1a75 (
	.portawe(\comb_3|altsyncram_component|auto_generated|decode2|w_anode1692w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\comb_3|altsyncram_component|auto_generated|decode3|w_anode1692w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~inputclkctrl_outclk ),
	.clk1(\Clk_View~inputclkctrl_outclk ),
	.ena0(\comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1784w[3]~0_combout ),
	.ena1(\comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1784w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_Register|Switch_11|Q~q }),
	.portaaddr({\MAR_Register|Switch_12|Q~q ,\MAR_Register|Switch_11|Q~q ,\MAR_Register|Switch_10|Q~q ,\MAR_Register|Switch_9|Q~q ,\MAR_Register|Switch_8|Q~q ,\MAR_Register|Switch_7|Q~q ,\MAR_Register|Switch_6|Q~q ,\MAR_Register|Switch_5|Q~q ,\MAR_Register|Switch_4|Q~q ,
\MAR_Register|Switch_3|Q~q ,\MAR_Register|Switch_2|Q~q ,\MAR_Register|Switch_1|Q~q ,\MAR_Register|Switch_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\View_Data[11]~input_o }),
	.portbaddr({\View_Address[12]~input_o ,\View_Address[11]~input_o ,\View_Address[10]~input_o ,\View_Address[9]~input_o ,\View_Address[8]~input_o ,\View_Address[7]~input_o ,\View_Address[6]~input_o ,\View_Address[5]~input_o ,\View_Address[4]~input_o ,\View_Address[3]~input_o ,
\View_Address[2]~input_o ,\View_Address[1]~input_o ,\View_Address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_3|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus ),
	.portbdataout(\comb_3|altsyncram_component|auto_generated|ram_block1a75_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a75 .clk0_core_clock_enable = "ena0";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a75 .clk1_core_clock_enable = "ena1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_offset_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_width_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a75 .init_file = "Memory_Init.mif";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a75 .init_file_layout = "port_a";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a75 .logical_ram_name = "Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ALTSYNCRAM";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a75 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a75 .operation_mode = "bidir_dual_port";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a75 .port_a_byte_enable_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_bit_number = 11;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a75 .port_a_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a75 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_in_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a75 .port_b_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a75 .port_b_first_bit_number = 11;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a75 .port_b_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a75 .port_b_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a75 .port_b_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a75 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a75 .port_b_read_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a75 .port_b_write_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a75 .ram_block_type = "M9K";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a75 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a75 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a75 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a75 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y16_N0
cycloneive_ram_block \comb_3|altsyncram_component|auto_generated|ram_block1a91 (
	.portawe(\comb_3|altsyncram_component|auto_generated|decode2|w_anode1702w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\comb_3|altsyncram_component|auto_generated|decode3|w_anode1702w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~inputclkctrl_outclk ),
	.clk1(\Clk_View~inputclkctrl_outclk ),
	.ena0(\comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1795w[3]~0_combout ),
	.ena1(\comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1795w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_Register|Switch_11|Q~q }),
	.portaaddr({\MAR_Register|Switch_12|Q~q ,\MAR_Register|Switch_11|Q~q ,\MAR_Register|Switch_10|Q~q ,\MAR_Register|Switch_9|Q~q ,\MAR_Register|Switch_8|Q~q ,\MAR_Register|Switch_7|Q~q ,\MAR_Register|Switch_6|Q~q ,\MAR_Register|Switch_5|Q~q ,\MAR_Register|Switch_4|Q~q ,
\MAR_Register|Switch_3|Q~q ,\MAR_Register|Switch_2|Q~q ,\MAR_Register|Switch_1|Q~q ,\MAR_Register|Switch_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\View_Data[11]~input_o }),
	.portbaddr({\View_Address[12]~input_o ,\View_Address[11]~input_o ,\View_Address[10]~input_o ,\View_Address[9]~input_o ,\View_Address[8]~input_o ,\View_Address[7]~input_o ,\View_Address[6]~input_o ,\View_Address[5]~input_o ,\View_Address[4]~input_o ,\View_Address[3]~input_o ,
\View_Address[2]~input_o ,\View_Address[1]~input_o ,\View_Address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_3|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus ),
	.portbdataout(\comb_3|altsyncram_component|auto_generated|ram_block1a91_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a91 .clk0_core_clock_enable = "ena0";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a91 .clk1_core_clock_enable = "ena1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_offset_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_width_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a91 .init_file = "Memory_Init.mif";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a91 .init_file_layout = "port_a";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a91 .logical_ram_name = "Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ALTSYNCRAM";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a91 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a91 .operation_mode = "bidir_dual_port";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a91 .port_a_byte_enable_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_bit_number = 11;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a91 .port_a_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a91 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a91 .port_b_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a91 .port_b_address_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a91 .port_b_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_in_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a91 .port_b_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a91 .port_b_first_bit_number = 11;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a91 .port_b_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a91 .port_b_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a91 .port_b_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a91 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a91 .port_b_read_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a91 .port_b_write_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a91 .ram_block_type = "M9K";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a91 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a91 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a91 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a91 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X45_Y16_N12
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux4|_~55 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux4|_~55_combout  = (\comb_3|altsyncram_component|auto_generated|address_reg_a [1] & (((\comb_3|altsyncram_component|auto_generated|address_reg_a [0])))) # 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_a [1] & ((\comb_3|altsyncram_component|auto_generated|address_reg_a [0] & ((\comb_3|altsyncram_component|auto_generated|ram_block1a91~portadataout ))) # 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_a [0] & (\comb_3|altsyncram_component|auto_generated|ram_block1a75~portadataout ))))

	.dataa(\comb_3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\comb_3|altsyncram_component|auto_generated|ram_block1a75~portadataout ),
	.datac(\comb_3|altsyncram_component|auto_generated|ram_block1a91~portadataout ),
	.datad(\comb_3|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux4|_~55_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~55 .lut_mask = 16'hFA44;
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y20_N0
cycloneive_ram_block \comb_3|altsyncram_component|auto_generated|ram_block1a123 (
	.portawe(\comb_3|altsyncram_component|auto_generated|decode2|w_anode1722w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\comb_3|altsyncram_component|auto_generated|decode3|w_anode1722w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~inputclkctrl_outclk ),
	.clk1(\Clk_View~inputclkctrl_outclk ),
	.ena0(\comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1817w[3]~0_combout ),
	.ena1(\comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1817w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_Register|Switch_11|Q~q }),
	.portaaddr({\MAR_Register|Switch_12|Q~q ,\MAR_Register|Switch_11|Q~q ,\MAR_Register|Switch_10|Q~q ,\MAR_Register|Switch_9|Q~q ,\MAR_Register|Switch_8|Q~q ,\MAR_Register|Switch_7|Q~q ,\MAR_Register|Switch_6|Q~q ,\MAR_Register|Switch_5|Q~q ,\MAR_Register|Switch_4|Q~q ,
\MAR_Register|Switch_3|Q~q ,\MAR_Register|Switch_2|Q~q ,\MAR_Register|Switch_1|Q~q ,\MAR_Register|Switch_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\View_Data[11]~input_o }),
	.portbaddr({\View_Address[12]~input_o ,\View_Address[11]~input_o ,\View_Address[10]~input_o ,\View_Address[9]~input_o ,\View_Address[8]~input_o ,\View_Address[7]~input_o ,\View_Address[6]~input_o ,\View_Address[5]~input_o ,\View_Address[4]~input_o ,\View_Address[3]~input_o ,
\View_Address[2]~input_o ,\View_Address[1]~input_o ,\View_Address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_3|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus ),
	.portbdataout(\comb_3|altsyncram_component|auto_generated|ram_block1a123_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a123 .clk0_core_clock_enable = "ena0";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a123 .clk1_core_clock_enable = "ena1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a123 .data_interleave_offset_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a123 .data_interleave_width_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a123 .init_file = "Memory_Init.mif";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a123 .init_file_layout = "port_a";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a123 .logical_ram_name = "Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ALTSYNCRAM";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a123 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a123 .operation_mode = "bidir_dual_port";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a123 .port_a_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a123 .port_a_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a123 .port_a_byte_enable_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a123 .port_a_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a123 .port_a_first_bit_number = 11;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a123 .port_a_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a123 .port_a_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a123 .port_a_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a123 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a123 .port_b_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a123 .port_b_address_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a123 .port_b_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a123 .port_b_data_in_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a123 .port_b_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a123 .port_b_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a123 .port_b_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a123 .port_b_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a123 .port_b_first_bit_number = 11;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a123 .port_b_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a123 .port_b_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a123 .port_b_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a123 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a123 .port_b_read_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a123 .port_b_write_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a123 .ram_block_type = "M9K";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a123 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a123 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a123 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a123 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y17_N0
cycloneive_ram_block \comb_3|altsyncram_component|auto_generated|ram_block1a107 (
	.portawe(\comb_3|altsyncram_component|auto_generated|decode2|w_anode1712w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\comb_3|altsyncram_component|auto_generated|decode3|w_anode1712w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~inputclkctrl_outclk ),
	.clk1(\Clk_View~inputclkctrl_outclk ),
	.ena0(\comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1806w[3]~0_combout ),
	.ena1(\comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1806w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_Register|Switch_11|Q~q }),
	.portaaddr({\MAR_Register|Switch_12|Q~q ,\MAR_Register|Switch_11|Q~q ,\MAR_Register|Switch_10|Q~q ,\MAR_Register|Switch_9|Q~q ,\MAR_Register|Switch_8|Q~q ,\MAR_Register|Switch_7|Q~q ,\MAR_Register|Switch_6|Q~q ,\MAR_Register|Switch_5|Q~q ,\MAR_Register|Switch_4|Q~q ,
\MAR_Register|Switch_3|Q~q ,\MAR_Register|Switch_2|Q~q ,\MAR_Register|Switch_1|Q~q ,\MAR_Register|Switch_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\View_Data[11]~input_o }),
	.portbaddr({\View_Address[12]~input_o ,\View_Address[11]~input_o ,\View_Address[10]~input_o ,\View_Address[9]~input_o ,\View_Address[8]~input_o ,\View_Address[7]~input_o ,\View_Address[6]~input_o ,\View_Address[5]~input_o ,\View_Address[4]~input_o ,\View_Address[3]~input_o ,
\View_Address[2]~input_o ,\View_Address[1]~input_o ,\View_Address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_3|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus ),
	.portbdataout(\comb_3|altsyncram_component|auto_generated|ram_block1a107_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a107 .clk0_core_clock_enable = "ena0";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a107 .clk1_core_clock_enable = "ena1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a107 .data_interleave_offset_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a107 .data_interleave_width_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a107 .init_file = "Memory_Init.mif";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a107 .init_file_layout = "port_a";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a107 .logical_ram_name = "Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ALTSYNCRAM";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a107 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a107 .operation_mode = "bidir_dual_port";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a107 .port_a_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a107 .port_a_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a107 .port_a_byte_enable_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a107 .port_a_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a107 .port_a_first_bit_number = 11;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a107 .port_a_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a107 .port_a_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a107 .port_a_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a107 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a107 .port_b_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a107 .port_b_address_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a107 .port_b_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a107 .port_b_data_in_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a107 .port_b_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a107 .port_b_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a107 .port_b_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a107 .port_b_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a107 .port_b_first_bit_number = 11;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a107 .port_b_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a107 .port_b_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a107 .port_b_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a107 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a107 .port_b_read_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a107 .port_b_write_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a107 .ram_block_type = "M9K";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a107 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a107 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a107 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a107 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X45_Y16_N26
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux4|_~56 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux4|_~56_combout  = (\comb_3|altsyncram_component|auto_generated|mux4|_~55_combout  & ((\comb_3|altsyncram_component|auto_generated|ram_block1a123~portadataout ) # 
// ((!\comb_3|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\comb_3|altsyncram_component|auto_generated|mux4|_~55_combout  & (((\comb_3|altsyncram_component|auto_generated|ram_block1a107~portadataout  & 
// \comb_3|altsyncram_component|auto_generated|address_reg_a [1]))))

	.dataa(\comb_3|altsyncram_component|auto_generated|mux4|_~55_combout ),
	.datab(\comb_3|altsyncram_component|auto_generated|ram_block1a123~portadataout ),
	.datac(\comb_3|altsyncram_component|auto_generated|ram_block1a107~portadataout ),
	.datad(\comb_3|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux4|_~56_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~56 .lut_mask = 16'hD8AA;
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y17_N0
cycloneive_ram_block \comb_3|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(\comb_3|altsyncram_component|auto_generated|decode2|w_anode1662w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\comb_3|altsyncram_component|auto_generated|decode3|w_anode1662w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~inputclkctrl_outclk ),
	.clk1(\Clk_View~inputclkctrl_outclk ),
	.ena0(\comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1751w[3]~0_combout ),
	.ena1(\comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1751w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_Register|Switch_11|Q~q }),
	.portaaddr({\MAR_Register|Switch_12|Q~q ,\MAR_Register|Switch_11|Q~q ,\MAR_Register|Switch_10|Q~q ,\MAR_Register|Switch_9|Q~q ,\MAR_Register|Switch_8|Q~q ,\MAR_Register|Switch_7|Q~q ,\MAR_Register|Switch_6|Q~q ,\MAR_Register|Switch_5|Q~q ,\MAR_Register|Switch_4|Q~q ,
\MAR_Register|Switch_3|Q~q ,\MAR_Register|Switch_2|Q~q ,\MAR_Register|Switch_1|Q~q ,\MAR_Register|Switch_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\View_Data[11]~input_o }),
	.portbaddr({\View_Address[12]~input_o ,\View_Address[11]~input_o ,\View_Address[10]~input_o ,\View_Address[9]~input_o ,\View_Address[8]~input_o ,\View_Address[7]~input_o ,\View_Address[6]~input_o ,\View_Address[5]~input_o ,\View_Address[4]~input_o ,\View_Address[3]~input_o ,
\View_Address[2]~input_o ,\View_Address[1]~input_o ,\View_Address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_3|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(\comb_3|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a27 .clk1_core_clock_enable = "ena1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a27 .init_file = "Memory_Init.mif";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ALTSYNCRAM";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "bidir_dual_port";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 11;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_in_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a27 .port_b_first_bit_number = 11;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a27 .port_b_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a27 .port_b_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a27 .port_b_write_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M9K";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a27 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a27 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a27 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y20_N0
cycloneive_ram_block \comb_3|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(\comb_3|altsyncram_component|auto_generated|decode2|w_anode1645w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\comb_3|altsyncram_component|auto_generated|decode3|w_anode1645w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~inputclkctrl_outclk ),
	.clk1(\Clk_View~inputclkctrl_outclk ),
	.ena0(\comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1733w [3]),
	.ena1(\comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1733w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_Register|Switch_11|Q~q }),
	.portaaddr({\MAR_Register|Switch_12|Q~q ,\MAR_Register|Switch_11|Q~q ,\MAR_Register|Switch_10|Q~q ,\MAR_Register|Switch_9|Q~q ,\MAR_Register|Switch_8|Q~q ,\MAR_Register|Switch_7|Q~q ,\MAR_Register|Switch_6|Q~q ,\MAR_Register|Switch_5|Q~q ,\MAR_Register|Switch_4|Q~q ,
\MAR_Register|Switch_3|Q~q ,\MAR_Register|Switch_2|Q~q ,\MAR_Register|Switch_1|Q~q ,\MAR_Register|Switch_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\View_Data[11]~input_o }),
	.portbaddr({\View_Address[12]~input_o ,\View_Address[11]~input_o ,\View_Address[10]~input_o ,\View_Address[9]~input_o ,\View_Address[8]~input_o ,\View_Address[7]~input_o ,\View_Address[6]~input_o ,\View_Address[5]~input_o ,\View_Address[4]~input_o ,\View_Address[3]~input_o ,
\View_Address[2]~input_o ,\View_Address[1]~input_o ,\View_Address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_3|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(\comb_3|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a11 .clk1_core_clock_enable = "ena1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a11 .init_file = "Memory_Init.mif";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ALTSYNCRAM";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "bidir_dual_port";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_in_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_bit_number = 11;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a11 .port_b_write_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000;
// synopsys translate_on

// Location: M9K_X51_Y21_N0
cycloneive_ram_block \comb_3|altsyncram_component|auto_generated|ram_block1a43 (
	.portawe(\comb_3|altsyncram_component|auto_generated|decode2|w_anode1672w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\comb_3|altsyncram_component|auto_generated|decode3|w_anode1672w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~inputclkctrl_outclk ),
	.clk1(\Clk_View~inputclkctrl_outclk ),
	.ena0(\comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1762w[3]~0_combout ),
	.ena1(\comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1762w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_Register|Switch_11|Q~q }),
	.portaaddr({\MAR_Register|Switch_12|Q~q ,\MAR_Register|Switch_11|Q~q ,\MAR_Register|Switch_10|Q~q ,\MAR_Register|Switch_9|Q~q ,\MAR_Register|Switch_8|Q~q ,\MAR_Register|Switch_7|Q~q ,\MAR_Register|Switch_6|Q~q ,\MAR_Register|Switch_5|Q~q ,\MAR_Register|Switch_4|Q~q ,
\MAR_Register|Switch_3|Q~q ,\MAR_Register|Switch_2|Q~q ,\MAR_Register|Switch_1|Q~q ,\MAR_Register|Switch_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\View_Data[11]~input_o }),
	.portbaddr({\View_Address[12]~input_o ,\View_Address[11]~input_o ,\View_Address[10]~input_o ,\View_Address[9]~input_o ,\View_Address[8]~input_o ,\View_Address[7]~input_o ,\View_Address[6]~input_o ,\View_Address[5]~input_o ,\View_Address[4]~input_o ,\View_Address[3]~input_o ,
\View_Address[2]~input_o ,\View_Address[1]~input_o ,\View_Address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_3|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout(\comb_3|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a43 .clk1_core_clock_enable = "ena1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a43 .init_file = "Memory_Init.mif";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a43 .logical_ram_name = "Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ALTSYNCRAM";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a43 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a43 .operation_mode = "bidir_dual_port";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_bit_number = 11;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_in_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a43 .port_b_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a43 .port_b_first_bit_number = 11;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a43 .port_b_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a43 .port_b_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a43 .port_b_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a43 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a43 .port_b_read_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a43 .port_b_write_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a43 .ram_block_type = "M9K";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a43 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a43 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a43 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a43 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X45_Y16_N24
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux4|_~57 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux4|_~57_combout  = (\comb_3|altsyncram_component|auto_generated|address_reg_a [1] & (((\comb_3|altsyncram_component|auto_generated|ram_block1a43~portadataout ) # 
// (\comb_3|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\comb_3|altsyncram_component|auto_generated|address_reg_a [1] & (\comb_3|altsyncram_component|auto_generated|ram_block1a11~portadataout  & 
// ((!\comb_3|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\comb_3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\comb_3|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.datac(\comb_3|altsyncram_component|auto_generated|ram_block1a43~portadataout ),
	.datad(\comb_3|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux4|_~57_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~57 .lut_mask = 16'hAAE4;
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y21_N0
cycloneive_ram_block \comb_3|altsyncram_component|auto_generated|ram_block1a59 (
	.portawe(\comb_3|altsyncram_component|auto_generated|decode2|w_anode1682w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\comb_3|altsyncram_component|auto_generated|decode3|w_anode1682w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~inputclkctrl_outclk ),
	.clk1(\Clk_View~inputclkctrl_outclk ),
	.ena0(\comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1773w[3]~0_combout ),
	.ena1(\comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1773w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_Register|Switch_11|Q~q }),
	.portaaddr({\MAR_Register|Switch_12|Q~q ,\MAR_Register|Switch_11|Q~q ,\MAR_Register|Switch_10|Q~q ,\MAR_Register|Switch_9|Q~q ,\MAR_Register|Switch_8|Q~q ,\MAR_Register|Switch_7|Q~q ,\MAR_Register|Switch_6|Q~q ,\MAR_Register|Switch_5|Q~q ,\MAR_Register|Switch_4|Q~q ,
\MAR_Register|Switch_3|Q~q ,\MAR_Register|Switch_2|Q~q ,\MAR_Register|Switch_1|Q~q ,\MAR_Register|Switch_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\View_Data[11]~input_o }),
	.portbaddr({\View_Address[12]~input_o ,\View_Address[11]~input_o ,\View_Address[10]~input_o ,\View_Address[9]~input_o ,\View_Address[8]~input_o ,\View_Address[7]~input_o ,\View_Address[6]~input_o ,\View_Address[5]~input_o ,\View_Address[4]~input_o ,\View_Address[3]~input_o ,
\View_Address[2]~input_o ,\View_Address[1]~input_o ,\View_Address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_3|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout(\comb_3|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a59 .clk1_core_clock_enable = "ena1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a59 .init_file = "Memory_Init.mif";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a59 .logical_ram_name = "Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ALTSYNCRAM";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a59 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a59 .operation_mode = "bidir_dual_port";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_bit_number = 11;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_in_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a59 .port_b_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a59 .port_b_first_bit_number = 11;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a59 .port_b_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a59 .port_b_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a59 .port_b_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a59 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a59 .port_b_read_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a59 .port_b_write_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a59 .ram_block_type = "M9K";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a59 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a59 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a59 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a59 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X45_Y16_N18
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux4|_~58 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux4|_~58_combout  = (\comb_3|altsyncram_component|auto_generated|mux4|_~57_combout  & (((\comb_3|altsyncram_component|auto_generated|ram_block1a59~portadataout ) # 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\comb_3|altsyncram_component|auto_generated|mux4|_~57_combout  & (\comb_3|altsyncram_component|auto_generated|ram_block1a27~portadataout  & 
// ((\comb_3|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\comb_3|altsyncram_component|auto_generated|ram_block1a27~portadataout ),
	.datab(\comb_3|altsyncram_component|auto_generated|mux4|_~57_combout ),
	.datac(\comb_3|altsyncram_component|auto_generated|ram_block1a59~portadataout ),
	.datad(\comb_3|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux4|_~58_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~58 .lut_mask = 16'hE2CC;
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y16_N8
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux4|_~59 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux4|_~59_combout  = (\comb_3|altsyncram_component|auto_generated|address_reg_a [2] & (\comb_3|altsyncram_component|auto_generated|mux4|_~56_combout )) # 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_a [2] & ((\comb_3|altsyncram_component|auto_generated|mux4|_~58_combout )))

	.dataa(\comb_3|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(gnd),
	.datac(\comb_3|altsyncram_component|auto_generated|mux4|_~56_combout ),
	.datad(\comb_3|altsyncram_component|auto_generated|mux4|_~58_combout ),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux4|_~59_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~59 .lut_mask = 16'hF5A0;
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y16_N23
dffeas \MDR_Register|Switch_12|Q (
	.clk(!\Clk~inputclkctrl_outclk ),
	.d(\MAR_Register|Switch_12|Q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MDR_Register|Switch_7|Q~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MDR_Register|Switch_12|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MDR_Register|Switch_12|Q .is_wysiwyg = "true";
defparam \MDR_Register|Switch_12|Q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N15
cycloneive_io_ibuf \View_Data[12]~input (
	.i(View_Data[12]),
	.ibar(gnd),
	.o(\View_Data[12]~input_o ));
// synopsys translate_off
defparam \View_Data[12]~input .bus_hold = "false";
defparam \View_Data[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X51_Y18_N0
cycloneive_ram_block \comb_3|altsyncram_component|auto_generated|ram_block1a44 (
	.portawe(\comb_3|altsyncram_component|auto_generated|decode2|w_anode1672w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\comb_3|altsyncram_component|auto_generated|decode3|w_anode1672w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~inputclkctrl_outclk ),
	.clk1(\Clk_View~inputclkctrl_outclk ),
	.ena0(\comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1762w[3]~0_combout ),
	.ena1(\comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1762w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_Register|Switch_12|Q~q }),
	.portaaddr({\MAR_Register|Switch_12|Q~q ,\MAR_Register|Switch_11|Q~q ,\MAR_Register|Switch_10|Q~q ,\MAR_Register|Switch_9|Q~q ,\MAR_Register|Switch_8|Q~q ,\MAR_Register|Switch_7|Q~q ,\MAR_Register|Switch_6|Q~q ,\MAR_Register|Switch_5|Q~q ,\MAR_Register|Switch_4|Q~q ,
\MAR_Register|Switch_3|Q~q ,\MAR_Register|Switch_2|Q~q ,\MAR_Register|Switch_1|Q~q ,\MAR_Register|Switch_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\View_Data[12]~input_o }),
	.portbaddr({\View_Address[12]~input_o ,\View_Address[11]~input_o ,\View_Address[10]~input_o ,\View_Address[9]~input_o ,\View_Address[8]~input_o ,\View_Address[7]~input_o ,\View_Address[6]~input_o ,\View_Address[5]~input_o ,\View_Address[4]~input_o ,\View_Address[3]~input_o ,
\View_Address[2]~input_o ,\View_Address[1]~input_o ,\View_Address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_3|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout(\comb_3|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a44 .clk1_core_clock_enable = "ena1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a44 .init_file = "Memory_Init.mif";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a44 .logical_ram_name = "Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ALTSYNCRAM";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a44 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a44 .operation_mode = "bidir_dual_port";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_bit_number = 12;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_in_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a44 .port_b_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a44 .port_b_first_bit_number = 12;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a44 .port_b_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a44 .port_b_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a44 .port_b_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a44 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a44 .port_b_read_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a44 .port_b_write_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a44 .ram_block_type = "M9K";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a44 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a44 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a44 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a44 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y18_N0
cycloneive_ram_block \comb_3|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\comb_3|altsyncram_component|auto_generated|decode2|w_anode1645w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\comb_3|altsyncram_component|auto_generated|decode3|w_anode1645w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~inputclkctrl_outclk ),
	.clk1(\Clk_View~inputclkctrl_outclk ),
	.ena0(\comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1733w [3]),
	.ena1(\comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1733w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_Register|Switch_12|Q~q }),
	.portaaddr({\MAR_Register|Switch_12|Q~q ,\MAR_Register|Switch_11|Q~q ,\MAR_Register|Switch_10|Q~q ,\MAR_Register|Switch_9|Q~q ,\MAR_Register|Switch_8|Q~q ,\MAR_Register|Switch_7|Q~q ,\MAR_Register|Switch_6|Q~q ,\MAR_Register|Switch_5|Q~q ,\MAR_Register|Switch_4|Q~q ,
\MAR_Register|Switch_3|Q~q ,\MAR_Register|Switch_2|Q~q ,\MAR_Register|Switch_1|Q~q ,\MAR_Register|Switch_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\View_Data[12]~input_o }),
	.portbaddr({\View_Address[12]~input_o ,\View_Address[11]~input_o ,\View_Address[10]~input_o ,\View_Address[9]~input_o ,\View_Address[8]~input_o ,\View_Address[7]~input_o ,\View_Address[6]~input_o ,\View_Address[5]~input_o ,\View_Address[4]~input_o ,\View_Address[3]~input_o ,
\View_Address[2]~input_o ,\View_Address[1]~input_o ,\View_Address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_3|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(\comb_3|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a12 .clk1_core_clock_enable = "ena1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a12 .init_file = "Memory_Init.mif";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ALTSYNCRAM";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "bidir_dual_port";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_in_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_bit_number = 12;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a12 .port_b_write_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000;
// synopsys translate_on

// Location: LCCOMB_X45_Y16_N10
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux4|_~62 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux4|_~62_combout  = (\comb_3|altsyncram_component|auto_generated|address_reg_a [0] & (((\comb_3|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_a [0] & ((\comb_3|altsyncram_component|auto_generated|address_reg_a [1] & (\comb_3|altsyncram_component|auto_generated|ram_block1a44~portadataout )) # 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_a [1] & ((\comb_3|altsyncram_component|auto_generated|ram_block1a12~portadataout )))))

	.dataa(\comb_3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\comb_3|altsyncram_component|auto_generated|ram_block1a44~portadataout ),
	.datac(\comb_3|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.datad(\comb_3|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux4|_~62_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~62 .lut_mask = 16'hEE50;
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y19_N0
cycloneive_ram_block \comb_3|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(\comb_3|altsyncram_component|auto_generated|decode2|w_anode1662w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\comb_3|altsyncram_component|auto_generated|decode3|w_anode1662w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~inputclkctrl_outclk ),
	.clk1(\Clk_View~inputclkctrl_outclk ),
	.ena0(\comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1751w[3]~0_combout ),
	.ena1(\comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1751w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_Register|Switch_12|Q~q }),
	.portaaddr({\MAR_Register|Switch_12|Q~q ,\MAR_Register|Switch_11|Q~q ,\MAR_Register|Switch_10|Q~q ,\MAR_Register|Switch_9|Q~q ,\MAR_Register|Switch_8|Q~q ,\MAR_Register|Switch_7|Q~q ,\MAR_Register|Switch_6|Q~q ,\MAR_Register|Switch_5|Q~q ,\MAR_Register|Switch_4|Q~q ,
\MAR_Register|Switch_3|Q~q ,\MAR_Register|Switch_2|Q~q ,\MAR_Register|Switch_1|Q~q ,\MAR_Register|Switch_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\View_Data[12]~input_o }),
	.portbaddr({\View_Address[12]~input_o ,\View_Address[11]~input_o ,\View_Address[10]~input_o ,\View_Address[9]~input_o ,\View_Address[8]~input_o ,\View_Address[7]~input_o ,\View_Address[6]~input_o ,\View_Address[5]~input_o ,\View_Address[4]~input_o ,\View_Address[3]~input_o ,
\View_Address[2]~input_o ,\View_Address[1]~input_o ,\View_Address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_3|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout(\comb_3|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a28 .clk1_core_clock_enable = "ena1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a28 .init_file = "Memory_Init.mif";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ALTSYNCRAM";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "bidir_dual_port";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 12;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_in_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a28 .port_b_first_bit_number = 12;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a28 .port_b_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a28 .port_b_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a28 .port_b_write_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M9K";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a28 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a28 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y23_N0
cycloneive_ram_block \comb_3|altsyncram_component|auto_generated|ram_block1a60 (
	.portawe(\comb_3|altsyncram_component|auto_generated|decode2|w_anode1682w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\comb_3|altsyncram_component|auto_generated|decode3|w_anode1682w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~inputclkctrl_outclk ),
	.clk1(\Clk_View~inputclkctrl_outclk ),
	.ena0(\comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1773w[3]~0_combout ),
	.ena1(\comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1773w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_Register|Switch_12|Q~q }),
	.portaaddr({\MAR_Register|Switch_12|Q~q ,\MAR_Register|Switch_11|Q~q ,\MAR_Register|Switch_10|Q~q ,\MAR_Register|Switch_9|Q~q ,\MAR_Register|Switch_8|Q~q ,\MAR_Register|Switch_7|Q~q ,\MAR_Register|Switch_6|Q~q ,\MAR_Register|Switch_5|Q~q ,\MAR_Register|Switch_4|Q~q ,
\MAR_Register|Switch_3|Q~q ,\MAR_Register|Switch_2|Q~q ,\MAR_Register|Switch_1|Q~q ,\MAR_Register|Switch_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\View_Data[12]~input_o }),
	.portbaddr({\View_Address[12]~input_o ,\View_Address[11]~input_o ,\View_Address[10]~input_o ,\View_Address[9]~input_o ,\View_Address[8]~input_o ,\View_Address[7]~input_o ,\View_Address[6]~input_o ,\View_Address[5]~input_o ,\View_Address[4]~input_o ,\View_Address[3]~input_o ,
\View_Address[2]~input_o ,\View_Address[1]~input_o ,\View_Address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_3|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout(\comb_3|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a60 .clk1_core_clock_enable = "ena1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a60 .init_file = "Memory_Init.mif";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a60 .logical_ram_name = "Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ALTSYNCRAM";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a60 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a60 .operation_mode = "bidir_dual_port";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_bit_number = 12;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_in_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a60 .port_b_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a60 .port_b_first_bit_number = 12;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a60 .port_b_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a60 .port_b_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a60 .port_b_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a60 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a60 .port_b_read_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a60 .port_b_write_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a60 .ram_block_type = "M9K";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a60 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a60 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a60 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a60 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X45_Y16_N4
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux4|_~63 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux4|_~63_combout  = (\comb_3|altsyncram_component|auto_generated|mux4|_~62_combout  & (((\comb_3|altsyncram_component|auto_generated|ram_block1a60~portadataout ) # 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\comb_3|altsyncram_component|auto_generated|mux4|_~62_combout  & (\comb_3|altsyncram_component|auto_generated|ram_block1a28~portadataout  & 
// ((\comb_3|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\comb_3|altsyncram_component|auto_generated|mux4|_~62_combout ),
	.datab(\comb_3|altsyncram_component|auto_generated|ram_block1a28~portadataout ),
	.datac(\comb_3|altsyncram_component|auto_generated|ram_block1a60~portadataout ),
	.datad(\comb_3|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux4|_~63_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~63 .lut_mask = 16'hE4AA;
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y22_N0
cycloneive_ram_block \comb_3|altsyncram_component|auto_generated|ram_block1a124 (
	.portawe(\comb_3|altsyncram_component|auto_generated|decode2|w_anode1722w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\comb_3|altsyncram_component|auto_generated|decode3|w_anode1722w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~inputclkctrl_outclk ),
	.clk1(\Clk_View~inputclkctrl_outclk ),
	.ena0(\comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1817w[3]~0_combout ),
	.ena1(\comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1817w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_Register|Switch_12|Q~q }),
	.portaaddr({\MAR_Register|Switch_12|Q~q ,\MAR_Register|Switch_11|Q~q ,\MAR_Register|Switch_10|Q~q ,\MAR_Register|Switch_9|Q~q ,\MAR_Register|Switch_8|Q~q ,\MAR_Register|Switch_7|Q~q ,\MAR_Register|Switch_6|Q~q ,\MAR_Register|Switch_5|Q~q ,\MAR_Register|Switch_4|Q~q ,
\MAR_Register|Switch_3|Q~q ,\MAR_Register|Switch_2|Q~q ,\MAR_Register|Switch_1|Q~q ,\MAR_Register|Switch_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\View_Data[12]~input_o }),
	.portbaddr({\View_Address[12]~input_o ,\View_Address[11]~input_o ,\View_Address[10]~input_o ,\View_Address[9]~input_o ,\View_Address[8]~input_o ,\View_Address[7]~input_o ,\View_Address[6]~input_o ,\View_Address[5]~input_o ,\View_Address[4]~input_o ,\View_Address[3]~input_o ,
\View_Address[2]~input_o ,\View_Address[1]~input_o ,\View_Address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_3|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus ),
	.portbdataout(\comb_3|altsyncram_component|auto_generated|ram_block1a124_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a124 .clk0_core_clock_enable = "ena0";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a124 .clk1_core_clock_enable = "ena1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a124 .data_interleave_offset_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a124 .data_interleave_width_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a124 .init_file = "Memory_Init.mif";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a124 .init_file_layout = "port_a";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a124 .logical_ram_name = "Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ALTSYNCRAM";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a124 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a124 .operation_mode = "bidir_dual_port";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a124 .port_a_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a124 .port_a_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a124 .port_a_byte_enable_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a124 .port_a_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a124 .port_a_first_bit_number = 12;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a124 .port_a_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a124 .port_a_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a124 .port_a_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a124 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a124 .port_b_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a124 .port_b_address_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a124 .port_b_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a124 .port_b_data_in_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a124 .port_b_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a124 .port_b_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a124 .port_b_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a124 .port_b_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a124 .port_b_first_bit_number = 12;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a124 .port_b_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a124 .port_b_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a124 .port_b_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a124 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a124 .port_b_read_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a124 .port_b_write_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a124 .ram_block_type = "M9K";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a124 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a124 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a124 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a124 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y22_N0
cycloneive_ram_block \comb_3|altsyncram_component|auto_generated|ram_block1a108 (
	.portawe(\comb_3|altsyncram_component|auto_generated|decode2|w_anode1712w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\comb_3|altsyncram_component|auto_generated|decode3|w_anode1712w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~inputclkctrl_outclk ),
	.clk1(\Clk_View~inputclkctrl_outclk ),
	.ena0(\comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1806w[3]~0_combout ),
	.ena1(\comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1806w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_Register|Switch_12|Q~q }),
	.portaaddr({\MAR_Register|Switch_12|Q~q ,\MAR_Register|Switch_11|Q~q ,\MAR_Register|Switch_10|Q~q ,\MAR_Register|Switch_9|Q~q ,\MAR_Register|Switch_8|Q~q ,\MAR_Register|Switch_7|Q~q ,\MAR_Register|Switch_6|Q~q ,\MAR_Register|Switch_5|Q~q ,\MAR_Register|Switch_4|Q~q ,
\MAR_Register|Switch_3|Q~q ,\MAR_Register|Switch_2|Q~q ,\MAR_Register|Switch_1|Q~q ,\MAR_Register|Switch_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\View_Data[12]~input_o }),
	.portbaddr({\View_Address[12]~input_o ,\View_Address[11]~input_o ,\View_Address[10]~input_o ,\View_Address[9]~input_o ,\View_Address[8]~input_o ,\View_Address[7]~input_o ,\View_Address[6]~input_o ,\View_Address[5]~input_o ,\View_Address[4]~input_o ,\View_Address[3]~input_o ,
\View_Address[2]~input_o ,\View_Address[1]~input_o ,\View_Address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_3|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus ),
	.portbdataout(\comb_3|altsyncram_component|auto_generated|ram_block1a108_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a108 .clk0_core_clock_enable = "ena0";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a108 .clk1_core_clock_enable = "ena1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a108 .data_interleave_offset_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a108 .data_interleave_width_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a108 .init_file = "Memory_Init.mif";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a108 .init_file_layout = "port_a";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a108 .logical_ram_name = "Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ALTSYNCRAM";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a108 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a108 .operation_mode = "bidir_dual_port";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a108 .port_a_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a108 .port_a_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a108 .port_a_byte_enable_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a108 .port_a_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a108 .port_a_first_bit_number = 12;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a108 .port_a_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a108 .port_a_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a108 .port_a_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a108 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a108 .port_b_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a108 .port_b_address_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a108 .port_b_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a108 .port_b_data_in_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a108 .port_b_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a108 .port_b_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a108 .port_b_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a108 .port_b_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a108 .port_b_first_bit_number = 12;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a108 .port_b_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a108 .port_b_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a108 .port_b_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a108 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a108 .port_b_read_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a108 .port_b_write_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a108 .ram_block_type = "M9K";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a108 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a108 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a108 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a108 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y25_N0
cycloneive_ram_block \comb_3|altsyncram_component|auto_generated|ram_block1a92 (
	.portawe(\comb_3|altsyncram_component|auto_generated|decode2|w_anode1702w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\comb_3|altsyncram_component|auto_generated|decode3|w_anode1702w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~inputclkctrl_outclk ),
	.clk1(\Clk_View~inputclkctrl_outclk ),
	.ena0(\comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1795w[3]~0_combout ),
	.ena1(\comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1795w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_Register|Switch_12|Q~q }),
	.portaaddr({\MAR_Register|Switch_12|Q~q ,\MAR_Register|Switch_11|Q~q ,\MAR_Register|Switch_10|Q~q ,\MAR_Register|Switch_9|Q~q ,\MAR_Register|Switch_8|Q~q ,\MAR_Register|Switch_7|Q~q ,\MAR_Register|Switch_6|Q~q ,\MAR_Register|Switch_5|Q~q ,\MAR_Register|Switch_4|Q~q ,
\MAR_Register|Switch_3|Q~q ,\MAR_Register|Switch_2|Q~q ,\MAR_Register|Switch_1|Q~q ,\MAR_Register|Switch_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\View_Data[12]~input_o }),
	.portbaddr({\View_Address[12]~input_o ,\View_Address[11]~input_o ,\View_Address[10]~input_o ,\View_Address[9]~input_o ,\View_Address[8]~input_o ,\View_Address[7]~input_o ,\View_Address[6]~input_o ,\View_Address[5]~input_o ,\View_Address[4]~input_o ,\View_Address[3]~input_o ,
\View_Address[2]~input_o ,\View_Address[1]~input_o ,\View_Address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_3|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus ),
	.portbdataout(\comb_3|altsyncram_component|auto_generated|ram_block1a92_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a92 .clk0_core_clock_enable = "ena0";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a92 .clk1_core_clock_enable = "ena1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_offset_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_width_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a92 .init_file = "Memory_Init.mif";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a92 .init_file_layout = "port_a";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a92 .logical_ram_name = "Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ALTSYNCRAM";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a92 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a92 .operation_mode = "bidir_dual_port";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a92 .port_a_byte_enable_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_bit_number = 12;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a92 .port_a_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a92 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a92 .port_b_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a92 .port_b_address_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a92 .port_b_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_in_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a92 .port_b_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a92 .port_b_first_bit_number = 12;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a92 .port_b_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a92 .port_b_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a92 .port_b_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a92 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a92 .port_b_read_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a92 .port_b_write_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a92 .ram_block_type = "M9K";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a92 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a92 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a92 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a92 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y24_N0
cycloneive_ram_block \comb_3|altsyncram_component|auto_generated|ram_block1a76 (
	.portawe(\comb_3|altsyncram_component|auto_generated|decode2|w_anode1692w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\comb_3|altsyncram_component|auto_generated|decode3|w_anode1692w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~inputclkctrl_outclk ),
	.clk1(\Clk_View~inputclkctrl_outclk ),
	.ena0(\comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1784w[3]~0_combout ),
	.ena1(\comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1784w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_Register|Switch_12|Q~q }),
	.portaaddr({\MAR_Register|Switch_12|Q~q ,\MAR_Register|Switch_11|Q~q ,\MAR_Register|Switch_10|Q~q ,\MAR_Register|Switch_9|Q~q ,\MAR_Register|Switch_8|Q~q ,\MAR_Register|Switch_7|Q~q ,\MAR_Register|Switch_6|Q~q ,\MAR_Register|Switch_5|Q~q ,\MAR_Register|Switch_4|Q~q ,
\MAR_Register|Switch_3|Q~q ,\MAR_Register|Switch_2|Q~q ,\MAR_Register|Switch_1|Q~q ,\MAR_Register|Switch_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\View_Data[12]~input_o }),
	.portbaddr({\View_Address[12]~input_o ,\View_Address[11]~input_o ,\View_Address[10]~input_o ,\View_Address[9]~input_o ,\View_Address[8]~input_o ,\View_Address[7]~input_o ,\View_Address[6]~input_o ,\View_Address[5]~input_o ,\View_Address[4]~input_o ,\View_Address[3]~input_o ,
\View_Address[2]~input_o ,\View_Address[1]~input_o ,\View_Address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_3|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus ),
	.portbdataout(\comb_3|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a76 .clk0_core_clock_enable = "ena0";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a76 .clk1_core_clock_enable = "ena1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a76 .init_file = "Memory_Init.mif";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a76 .init_file_layout = "port_a";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a76 .logical_ram_name = "Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ALTSYNCRAM";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a76 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a76 .operation_mode = "bidir_dual_port";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a76 .port_a_byte_enable_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_bit_number = 12;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a76 .port_a_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a76 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_in_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a76 .port_b_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a76 .port_b_first_bit_number = 12;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a76 .port_b_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a76 .port_b_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a76 .port_b_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a76 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a76 .port_b_read_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a76 .port_b_write_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a76 .ram_block_type = "M9K";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a76 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a76 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a76 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a76 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N10
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux4|_~60 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux4|_~60_combout  = (\comb_3|altsyncram_component|auto_generated|address_reg_a [1] & (((\comb_3|altsyncram_component|auto_generated|address_reg_a [0])))) # 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_a [1] & ((\comb_3|altsyncram_component|auto_generated|address_reg_a [0] & (\comb_3|altsyncram_component|auto_generated|ram_block1a92~portadataout )) # 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_a [0] & ((\comb_3|altsyncram_component|auto_generated|ram_block1a76~portadataout )))))

	.dataa(\comb_3|altsyncram_component|auto_generated|ram_block1a92~portadataout ),
	.datab(\comb_3|altsyncram_component|auto_generated|ram_block1a76~portadataout ),
	.datac(\comb_3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\comb_3|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux4|_~60_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~60 .lut_mask = 16'hFA0C;
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N24
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux4|_~61 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux4|_~61_combout  = (\comb_3|altsyncram_component|auto_generated|mux4|_~60_combout  & ((\comb_3|altsyncram_component|auto_generated|ram_block1a124~portadataout ) # 
// ((!\comb_3|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\comb_3|altsyncram_component|auto_generated|mux4|_~60_combout  & (((\comb_3|altsyncram_component|auto_generated|ram_block1a108~portadataout  & 
// \comb_3|altsyncram_component|auto_generated|address_reg_a [1]))))

	.dataa(\comb_3|altsyncram_component|auto_generated|ram_block1a124~portadataout ),
	.datab(\comb_3|altsyncram_component|auto_generated|ram_block1a108~portadataout ),
	.datac(\comb_3|altsyncram_component|auto_generated|mux4|_~60_combout ),
	.datad(\comb_3|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux4|_~61_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~61 .lut_mask = 16'hACF0;
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y16_N22
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux4|_~64 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux4|_~64_combout  = (\comb_3|altsyncram_component|auto_generated|address_reg_a [2] & ((\comb_3|altsyncram_component|auto_generated|mux4|_~61_combout ))) # 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_a [2] & (\comb_3|altsyncram_component|auto_generated|mux4|_~63_combout ))

	.dataa(gnd),
	.datab(\comb_3|altsyncram_component|auto_generated|mux4|_~63_combout ),
	.datac(\comb_3|altsyncram_component|auto_generated|mux4|_~61_combout ),
	.datad(\comb_3|altsyncram_component|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux4|_~64_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~64 .lut_mask = 16'hF0CC;
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y16_N9
dffeas \MDR_Register|Switch_13|Q (
	.clk(!\Clk~inputclkctrl_outclk ),
	.d(\MAR_Register|Switch_13|Q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MDR_Register|Switch_7|Q~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MDR_Register|Switch_13|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MDR_Register|Switch_13|Q .is_wysiwyg = "true";
defparam \MDR_Register|Switch_13|Q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X35_Y0_N15
cycloneive_io_ibuf \View_Data[13]~input (
	.i(View_Data[13]),
	.ibar(gnd),
	.o(\View_Data[13]~input_o ));
// synopsys translate_off
defparam \View_Data[13]~input .bus_hold = "false";
defparam \View_Data[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X37_Y15_N0
cycloneive_ram_block \comb_3|altsyncram_component|auto_generated|ram_block1a61 (
	.portawe(\comb_3|altsyncram_component|auto_generated|decode2|w_anode1682w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\comb_3|altsyncram_component|auto_generated|decode3|w_anode1682w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~inputclkctrl_outclk ),
	.clk1(\Clk_View~inputclkctrl_outclk ),
	.ena0(\comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1773w[3]~0_combout ),
	.ena1(\comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1773w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_Register|Switch_13|Q~q }),
	.portaaddr({\MAR_Register|Switch_12|Q~q ,\MAR_Register|Switch_11|Q~q ,\MAR_Register|Switch_10|Q~q ,\MAR_Register|Switch_9|Q~q ,\MAR_Register|Switch_8|Q~q ,\MAR_Register|Switch_7|Q~q ,\MAR_Register|Switch_6|Q~q ,\MAR_Register|Switch_5|Q~q ,\MAR_Register|Switch_4|Q~q ,
\MAR_Register|Switch_3|Q~q ,\MAR_Register|Switch_2|Q~q ,\MAR_Register|Switch_1|Q~q ,\MAR_Register|Switch_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\View_Data[13]~input_o }),
	.portbaddr({\View_Address[12]~input_o ,\View_Address[11]~input_o ,\View_Address[10]~input_o ,\View_Address[9]~input_o ,\View_Address[8]~input_o ,\View_Address[7]~input_o ,\View_Address[6]~input_o ,\View_Address[5]~input_o ,\View_Address[4]~input_o ,\View_Address[3]~input_o ,
\View_Address[2]~input_o ,\View_Address[1]~input_o ,\View_Address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_3|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout(\comb_3|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a61 .clk1_core_clock_enable = "ena1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a61 .init_file = "Memory_Init.mif";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a61 .logical_ram_name = "Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ALTSYNCRAM";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a61 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a61 .operation_mode = "bidir_dual_port";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_bit_number = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_in_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a61 .port_b_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a61 .port_b_first_bit_number = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a61 .port_b_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a61 .port_b_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a61 .port_b_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a61 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a61 .port_b_read_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a61 .port_b_write_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a61 .ram_block_type = "M9K";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a61 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a61 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a61 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a61 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y16_N0
cycloneive_ram_block \comb_3|altsyncram_component|auto_generated|ram_block1a45 (
	.portawe(\comb_3|altsyncram_component|auto_generated|decode2|w_anode1672w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\comb_3|altsyncram_component|auto_generated|decode3|w_anode1672w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~inputclkctrl_outclk ),
	.clk1(\Clk_View~inputclkctrl_outclk ),
	.ena0(\comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1762w[3]~0_combout ),
	.ena1(\comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1762w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_Register|Switch_13|Q~q }),
	.portaaddr({\MAR_Register|Switch_12|Q~q ,\MAR_Register|Switch_11|Q~q ,\MAR_Register|Switch_10|Q~q ,\MAR_Register|Switch_9|Q~q ,\MAR_Register|Switch_8|Q~q ,\MAR_Register|Switch_7|Q~q ,\MAR_Register|Switch_6|Q~q ,\MAR_Register|Switch_5|Q~q ,\MAR_Register|Switch_4|Q~q ,
\MAR_Register|Switch_3|Q~q ,\MAR_Register|Switch_2|Q~q ,\MAR_Register|Switch_1|Q~q ,\MAR_Register|Switch_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\View_Data[13]~input_o }),
	.portbaddr({\View_Address[12]~input_o ,\View_Address[11]~input_o ,\View_Address[10]~input_o ,\View_Address[9]~input_o ,\View_Address[8]~input_o ,\View_Address[7]~input_o ,\View_Address[6]~input_o ,\View_Address[5]~input_o ,\View_Address[4]~input_o ,\View_Address[3]~input_o ,
\View_Address[2]~input_o ,\View_Address[1]~input_o ,\View_Address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_3|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout(\comb_3|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a45 .clk1_core_clock_enable = "ena1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a45 .init_file = "Memory_Init.mif";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a45 .logical_ram_name = "Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ALTSYNCRAM";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a45 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a45 .operation_mode = "bidir_dual_port";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_bit_number = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_in_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a45 .port_b_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a45 .port_b_first_bit_number = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a45 .port_b_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a45 .port_b_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a45 .port_b_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a45 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a45 .port_b_read_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a45 .port_b_write_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a45 .ram_block_type = "M9K";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a45 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a45 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a45 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a45 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y12_N0
cycloneive_ram_block \comb_3|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(\comb_3|altsyncram_component|auto_generated|decode2|w_anode1645w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\comb_3|altsyncram_component|auto_generated|decode3|w_anode1645w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~inputclkctrl_outclk ),
	.clk1(\Clk_View~inputclkctrl_outclk ),
	.ena0(\comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1733w [3]),
	.ena1(\comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1733w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_Register|Switch_13|Q~q }),
	.portaaddr({\MAR_Register|Switch_12|Q~q ,\MAR_Register|Switch_11|Q~q ,\MAR_Register|Switch_10|Q~q ,\MAR_Register|Switch_9|Q~q ,\MAR_Register|Switch_8|Q~q ,\MAR_Register|Switch_7|Q~q ,\MAR_Register|Switch_6|Q~q ,\MAR_Register|Switch_5|Q~q ,\MAR_Register|Switch_4|Q~q ,
\MAR_Register|Switch_3|Q~q ,\MAR_Register|Switch_2|Q~q ,\MAR_Register|Switch_1|Q~q ,\MAR_Register|Switch_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\View_Data[13]~input_o }),
	.portbaddr({\View_Address[12]~input_o ,\View_Address[11]~input_o ,\View_Address[10]~input_o ,\View_Address[9]~input_o ,\View_Address[8]~input_o ,\View_Address[7]~input_o ,\View_Address[6]~input_o ,\View_Address[5]~input_o ,\View_Address[4]~input_o ,\View_Address[3]~input_o ,
\View_Address[2]~input_o ,\View_Address[1]~input_o ,\View_Address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_3|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(\comb_3|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a13 .clk1_core_clock_enable = "ena1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a13 .init_file = "Memory_Init.mif";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ALTSYNCRAM";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "bidir_dual_port";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_in_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_bit_number = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a13 .port_b_write_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000;
// synopsys translate_on

// Location: LCCOMB_X45_Y16_N20
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux4|_~67 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux4|_~67_combout  = (\comb_3|altsyncram_component|auto_generated|address_reg_a [1] & ((\comb_3|altsyncram_component|auto_generated|ram_block1a45~portadataout ) # 
// ((\comb_3|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\comb_3|altsyncram_component|auto_generated|address_reg_a [1] & (((\comb_3|altsyncram_component|auto_generated|ram_block1a13~portadataout  & 
// !\comb_3|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\comb_3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\comb_3|altsyncram_component|auto_generated|ram_block1a45~portadataout ),
	.datac(\comb_3|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.datad(\comb_3|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux4|_~67_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~67 .lut_mask = 16'hAAD8;
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y5_N0
cycloneive_ram_block \comb_3|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(\comb_3|altsyncram_component|auto_generated|decode2|w_anode1662w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\comb_3|altsyncram_component|auto_generated|decode3|w_anode1662w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~inputclkctrl_outclk ),
	.clk1(\Clk_View~inputclkctrl_outclk ),
	.ena0(\comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1751w[3]~0_combout ),
	.ena1(\comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1751w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_Register|Switch_13|Q~q }),
	.portaaddr({\MAR_Register|Switch_12|Q~q ,\MAR_Register|Switch_11|Q~q ,\MAR_Register|Switch_10|Q~q ,\MAR_Register|Switch_9|Q~q ,\MAR_Register|Switch_8|Q~q ,\MAR_Register|Switch_7|Q~q ,\MAR_Register|Switch_6|Q~q ,\MAR_Register|Switch_5|Q~q ,\MAR_Register|Switch_4|Q~q ,
\MAR_Register|Switch_3|Q~q ,\MAR_Register|Switch_2|Q~q ,\MAR_Register|Switch_1|Q~q ,\MAR_Register|Switch_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\View_Data[13]~input_o }),
	.portbaddr({\View_Address[12]~input_o ,\View_Address[11]~input_o ,\View_Address[10]~input_o ,\View_Address[9]~input_o ,\View_Address[8]~input_o ,\View_Address[7]~input_o ,\View_Address[6]~input_o ,\View_Address[5]~input_o ,\View_Address[4]~input_o ,\View_Address[3]~input_o ,
\View_Address[2]~input_o ,\View_Address[1]~input_o ,\View_Address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_3|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout(\comb_3|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a29 .clk1_core_clock_enable = "ena1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a29 .init_file = "Memory_Init.mif";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ALTSYNCRAM";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "bidir_dual_port";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_in_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a29 .port_b_first_bit_number = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a29 .port_b_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a29 .port_b_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a29 .port_b_write_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M9K";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a29 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a29 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a29 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a29 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X45_Y16_N30
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux4|_~68 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux4|_~68_combout  = (\comb_3|altsyncram_component|auto_generated|mux4|_~67_combout  & ((\comb_3|altsyncram_component|auto_generated|ram_block1a61~portadataout ) # 
// ((!\comb_3|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\comb_3|altsyncram_component|auto_generated|mux4|_~67_combout  & (((\comb_3|altsyncram_component|auto_generated|ram_block1a29~portadataout  & 
// \comb_3|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\comb_3|altsyncram_component|auto_generated|ram_block1a61~portadataout ),
	.datab(\comb_3|altsyncram_component|auto_generated|mux4|_~67_combout ),
	.datac(\comb_3|altsyncram_component|auto_generated|ram_block1a29~portadataout ),
	.datad(\comb_3|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux4|_~68_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~68 .lut_mask = 16'hB8CC;
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y11_N0
cycloneive_ram_block \comb_3|altsyncram_component|auto_generated|ram_block1a125 (
	.portawe(\comb_3|altsyncram_component|auto_generated|decode2|w_anode1722w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\comb_3|altsyncram_component|auto_generated|decode3|w_anode1722w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~inputclkctrl_outclk ),
	.clk1(\Clk_View~inputclkctrl_outclk ),
	.ena0(\comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1817w[3]~0_combout ),
	.ena1(\comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1817w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_Register|Switch_13|Q~q }),
	.portaaddr({\MAR_Register|Switch_12|Q~q ,\MAR_Register|Switch_11|Q~q ,\MAR_Register|Switch_10|Q~q ,\MAR_Register|Switch_9|Q~q ,\MAR_Register|Switch_8|Q~q ,\MAR_Register|Switch_7|Q~q ,\MAR_Register|Switch_6|Q~q ,\MAR_Register|Switch_5|Q~q ,\MAR_Register|Switch_4|Q~q ,
\MAR_Register|Switch_3|Q~q ,\MAR_Register|Switch_2|Q~q ,\MAR_Register|Switch_1|Q~q ,\MAR_Register|Switch_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\View_Data[13]~input_o }),
	.portbaddr({\View_Address[12]~input_o ,\View_Address[11]~input_o ,\View_Address[10]~input_o ,\View_Address[9]~input_o ,\View_Address[8]~input_o ,\View_Address[7]~input_o ,\View_Address[6]~input_o ,\View_Address[5]~input_o ,\View_Address[4]~input_o ,\View_Address[3]~input_o ,
\View_Address[2]~input_o ,\View_Address[1]~input_o ,\View_Address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_3|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus ),
	.portbdataout(\comb_3|altsyncram_component|auto_generated|ram_block1a125_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a125 .clk0_core_clock_enable = "ena0";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a125 .clk1_core_clock_enable = "ena1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a125 .data_interleave_offset_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a125 .data_interleave_width_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a125 .init_file = "Memory_Init.mif";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a125 .init_file_layout = "port_a";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a125 .logical_ram_name = "Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ALTSYNCRAM";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a125 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a125 .operation_mode = "bidir_dual_port";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a125 .port_a_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a125 .port_a_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a125 .port_a_byte_enable_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a125 .port_a_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a125 .port_a_first_bit_number = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a125 .port_a_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a125 .port_a_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a125 .port_a_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a125 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a125 .port_b_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a125 .port_b_address_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a125 .port_b_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a125 .port_b_data_in_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a125 .port_b_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a125 .port_b_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a125 .port_b_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a125 .port_b_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a125 .port_b_first_bit_number = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a125 .port_b_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a125 .port_b_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a125 .port_b_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a125 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a125 .port_b_read_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a125 .port_b_write_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a125 .ram_block_type = "M9K";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a125 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a125 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a125 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a125 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y13_N0
cycloneive_ram_block \comb_3|altsyncram_component|auto_generated|ram_block1a93 (
	.portawe(\comb_3|altsyncram_component|auto_generated|decode2|w_anode1702w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\comb_3|altsyncram_component|auto_generated|decode3|w_anode1702w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~inputclkctrl_outclk ),
	.clk1(\Clk_View~inputclkctrl_outclk ),
	.ena0(\comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1795w[3]~0_combout ),
	.ena1(\comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1795w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_Register|Switch_13|Q~q }),
	.portaaddr({\MAR_Register|Switch_12|Q~q ,\MAR_Register|Switch_11|Q~q ,\MAR_Register|Switch_10|Q~q ,\MAR_Register|Switch_9|Q~q ,\MAR_Register|Switch_8|Q~q ,\MAR_Register|Switch_7|Q~q ,\MAR_Register|Switch_6|Q~q ,\MAR_Register|Switch_5|Q~q ,\MAR_Register|Switch_4|Q~q ,
\MAR_Register|Switch_3|Q~q ,\MAR_Register|Switch_2|Q~q ,\MAR_Register|Switch_1|Q~q ,\MAR_Register|Switch_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\View_Data[13]~input_o }),
	.portbaddr({\View_Address[12]~input_o ,\View_Address[11]~input_o ,\View_Address[10]~input_o ,\View_Address[9]~input_o ,\View_Address[8]~input_o ,\View_Address[7]~input_o ,\View_Address[6]~input_o ,\View_Address[5]~input_o ,\View_Address[4]~input_o ,\View_Address[3]~input_o ,
\View_Address[2]~input_o ,\View_Address[1]~input_o ,\View_Address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_3|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus ),
	.portbdataout(\comb_3|altsyncram_component|auto_generated|ram_block1a93_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a93 .clk0_core_clock_enable = "ena0";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a93 .clk1_core_clock_enable = "ena1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_offset_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_width_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a93 .init_file = "Memory_Init.mif";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a93 .init_file_layout = "port_a";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a93 .logical_ram_name = "Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ALTSYNCRAM";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a93 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a93 .operation_mode = "bidir_dual_port";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a93 .port_a_byte_enable_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_bit_number = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a93 .port_a_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a93 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a93 .port_b_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a93 .port_b_address_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a93 .port_b_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_in_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a93 .port_b_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a93 .port_b_first_bit_number = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a93 .port_b_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a93 .port_b_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a93 .port_b_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a93 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a93 .port_b_read_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a93 .port_b_write_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a93 .ram_block_type = "M9K";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a93 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a93 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a93 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a93 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y11_N0
cycloneive_ram_block \comb_3|altsyncram_component|auto_generated|ram_block1a77 (
	.portawe(\comb_3|altsyncram_component|auto_generated|decode2|w_anode1692w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\comb_3|altsyncram_component|auto_generated|decode3|w_anode1692w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~inputclkctrl_outclk ),
	.clk1(\Clk_View~inputclkctrl_outclk ),
	.ena0(\comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1784w[3]~0_combout ),
	.ena1(\comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1784w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_Register|Switch_13|Q~q }),
	.portaaddr({\MAR_Register|Switch_12|Q~q ,\MAR_Register|Switch_11|Q~q ,\MAR_Register|Switch_10|Q~q ,\MAR_Register|Switch_9|Q~q ,\MAR_Register|Switch_8|Q~q ,\MAR_Register|Switch_7|Q~q ,\MAR_Register|Switch_6|Q~q ,\MAR_Register|Switch_5|Q~q ,\MAR_Register|Switch_4|Q~q ,
\MAR_Register|Switch_3|Q~q ,\MAR_Register|Switch_2|Q~q ,\MAR_Register|Switch_1|Q~q ,\MAR_Register|Switch_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\View_Data[13]~input_o }),
	.portbaddr({\View_Address[12]~input_o ,\View_Address[11]~input_o ,\View_Address[10]~input_o ,\View_Address[9]~input_o ,\View_Address[8]~input_o ,\View_Address[7]~input_o ,\View_Address[6]~input_o ,\View_Address[5]~input_o ,\View_Address[4]~input_o ,\View_Address[3]~input_o ,
\View_Address[2]~input_o ,\View_Address[1]~input_o ,\View_Address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_3|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus ),
	.portbdataout(\comb_3|altsyncram_component|auto_generated|ram_block1a77_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a77 .clk0_core_clock_enable = "ena0";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a77 .clk1_core_clock_enable = "ena1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_offset_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_width_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a77 .init_file = "Memory_Init.mif";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a77 .init_file_layout = "port_a";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a77 .logical_ram_name = "Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ALTSYNCRAM";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a77 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a77 .operation_mode = "bidir_dual_port";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a77 .port_a_byte_enable_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_bit_number = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a77 .port_a_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a77 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_in_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a77 .port_b_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a77 .port_b_first_bit_number = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a77 .port_b_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a77 .port_b_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a77 .port_b_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a77 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a77 .port_b_read_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a77 .port_b_write_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a77 .ram_block_type = "M9K";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a77 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a77 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a77 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a77 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X45_Y16_N16
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux4|_~65 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux4|_~65_combout  = (\comb_3|altsyncram_component|auto_generated|address_reg_a [1] & (((\comb_3|altsyncram_component|auto_generated|address_reg_a [0])))) # 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_a [1] & ((\comb_3|altsyncram_component|auto_generated|address_reg_a [0] & (\comb_3|altsyncram_component|auto_generated|ram_block1a93~portadataout )) # 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_a [0] & ((\comb_3|altsyncram_component|auto_generated|ram_block1a77~portadataout )))))

	.dataa(\comb_3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\comb_3|altsyncram_component|auto_generated|ram_block1a93~portadataout ),
	.datac(\comb_3|altsyncram_component|auto_generated|ram_block1a77~portadataout ),
	.datad(\comb_3|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux4|_~65_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~65 .lut_mask = 16'hEE50;
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y9_N0
cycloneive_ram_block \comb_3|altsyncram_component|auto_generated|ram_block1a109 (
	.portawe(\comb_3|altsyncram_component|auto_generated|decode2|w_anode1712w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\comb_3|altsyncram_component|auto_generated|decode3|w_anode1712w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~inputclkctrl_outclk ),
	.clk1(\Clk_View~inputclkctrl_outclk ),
	.ena0(\comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1806w[3]~0_combout ),
	.ena1(\comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1806w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_Register|Switch_13|Q~q }),
	.portaaddr({\MAR_Register|Switch_12|Q~q ,\MAR_Register|Switch_11|Q~q ,\MAR_Register|Switch_10|Q~q ,\MAR_Register|Switch_9|Q~q ,\MAR_Register|Switch_8|Q~q ,\MAR_Register|Switch_7|Q~q ,\MAR_Register|Switch_6|Q~q ,\MAR_Register|Switch_5|Q~q ,\MAR_Register|Switch_4|Q~q ,
\MAR_Register|Switch_3|Q~q ,\MAR_Register|Switch_2|Q~q ,\MAR_Register|Switch_1|Q~q ,\MAR_Register|Switch_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\View_Data[13]~input_o }),
	.portbaddr({\View_Address[12]~input_o ,\View_Address[11]~input_o ,\View_Address[10]~input_o ,\View_Address[9]~input_o ,\View_Address[8]~input_o ,\View_Address[7]~input_o ,\View_Address[6]~input_o ,\View_Address[5]~input_o ,\View_Address[4]~input_o ,\View_Address[3]~input_o ,
\View_Address[2]~input_o ,\View_Address[1]~input_o ,\View_Address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_3|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus ),
	.portbdataout(\comb_3|altsyncram_component|auto_generated|ram_block1a109_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a109 .clk0_core_clock_enable = "ena0";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a109 .clk1_core_clock_enable = "ena1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a109 .data_interleave_offset_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a109 .data_interleave_width_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a109 .init_file = "Memory_Init.mif";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a109 .init_file_layout = "port_a";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a109 .logical_ram_name = "Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ALTSYNCRAM";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a109 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a109 .operation_mode = "bidir_dual_port";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a109 .port_a_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a109 .port_a_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a109 .port_a_byte_enable_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a109 .port_a_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a109 .port_a_first_bit_number = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a109 .port_a_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a109 .port_a_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a109 .port_a_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a109 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a109 .port_b_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a109 .port_b_address_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a109 .port_b_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a109 .port_b_data_in_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a109 .port_b_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a109 .port_b_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a109 .port_b_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a109 .port_b_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a109 .port_b_first_bit_number = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a109 .port_b_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a109 .port_b_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a109 .port_b_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a109 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a109 .port_b_read_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a109 .port_b_write_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a109 .ram_block_type = "M9K";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a109 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a109 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a109 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a109 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X45_Y16_N2
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux4|_~66 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux4|_~66_combout  = (\comb_3|altsyncram_component|auto_generated|mux4|_~65_combout  & ((\comb_3|altsyncram_component|auto_generated|ram_block1a125~portadataout ) # 
// ((!\comb_3|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\comb_3|altsyncram_component|auto_generated|mux4|_~65_combout  & (((\comb_3|altsyncram_component|auto_generated|ram_block1a109~portadataout  & 
// \comb_3|altsyncram_component|auto_generated|address_reg_a [1]))))

	.dataa(\comb_3|altsyncram_component|auto_generated|ram_block1a125~portadataout ),
	.datab(\comb_3|altsyncram_component|auto_generated|mux4|_~65_combout ),
	.datac(\comb_3|altsyncram_component|auto_generated|ram_block1a109~portadataout ),
	.datad(\comb_3|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux4|_~66_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~66 .lut_mask = 16'hB8CC;
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y16_N28
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux4|_~69 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux4|_~69_combout  = (\comb_3|altsyncram_component|auto_generated|address_reg_a [2] & ((\comb_3|altsyncram_component|auto_generated|mux4|_~66_combout ))) # 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_a [2] & (\comb_3|altsyncram_component|auto_generated|mux4|_~68_combout ))

	.dataa(\comb_3|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(gnd),
	.datac(\comb_3|altsyncram_component|auto_generated|mux4|_~68_combout ),
	.datad(\comb_3|altsyncram_component|auto_generated|mux4|_~66_combout ),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux4|_~69_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~69 .lut_mask = 16'hFA50;
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y16_N27
dffeas \MDR_Register|Switch_14|Q (
	.clk(!\Clk~inputclkctrl_outclk ),
	.d(\MAR_Register|Switch_14|Q~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MDR_Register|Switch_7|Q~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MDR_Register|Switch_14|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MDR_Register|Switch_14|Q .is_wysiwyg = "true";
defparam \MDR_Register|Switch_14|Q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X79_Y0_N22
cycloneive_io_ibuf \View_Data[14]~input (
	.i(View_Data[14]),
	.ibar(gnd),
	.o(\View_Data[14]~input_o ));
// synopsys translate_off
defparam \View_Data[14]~input .bus_hold = "false";
defparam \View_Data[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X78_Y14_N0
cycloneive_ram_block \comb_3|altsyncram_component|auto_generated|ram_block1a62 (
	.portawe(\comb_3|altsyncram_component|auto_generated|decode2|w_anode1682w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\comb_3|altsyncram_component|auto_generated|decode3|w_anode1682w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~inputclkctrl_outclk ),
	.clk1(\Clk_View~inputclkctrl_outclk ),
	.ena0(\comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1773w[3]~0_combout ),
	.ena1(\comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1773w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_Register|Switch_14|Q~q }),
	.portaaddr({\MAR_Register|Switch_12|Q~q ,\MAR_Register|Switch_11|Q~q ,\MAR_Register|Switch_10|Q~q ,\MAR_Register|Switch_9|Q~q ,\MAR_Register|Switch_8|Q~q ,\MAR_Register|Switch_7|Q~q ,\MAR_Register|Switch_6|Q~q ,\MAR_Register|Switch_5|Q~q ,\MAR_Register|Switch_4|Q~q ,
\MAR_Register|Switch_3|Q~q ,\MAR_Register|Switch_2|Q~q ,\MAR_Register|Switch_1|Q~q ,\MAR_Register|Switch_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\View_Data[14]~input_o }),
	.portbaddr({\View_Address[12]~input_o ,\View_Address[11]~input_o ,\View_Address[10]~input_o ,\View_Address[9]~input_o ,\View_Address[8]~input_o ,\View_Address[7]~input_o ,\View_Address[6]~input_o ,\View_Address[5]~input_o ,\View_Address[4]~input_o ,\View_Address[3]~input_o ,
\View_Address[2]~input_o ,\View_Address[1]~input_o ,\View_Address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_3|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout(\comb_3|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a62 .clk1_core_clock_enable = "ena1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a62 .init_file = "Memory_Init.mif";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a62 .logical_ram_name = "Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ALTSYNCRAM";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a62 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a62 .operation_mode = "bidir_dual_port";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_bit_number = 14;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_in_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a62 .port_b_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a62 .port_b_first_bit_number = 14;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a62 .port_b_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a62 .port_b_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a62 .port_b_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a62 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a62 .port_b_read_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a62 .port_b_write_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a62 .ram_block_type = "M9K";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a62 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a62 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a62 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a62 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y7_N0
cycloneive_ram_block \comb_3|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(\comb_3|altsyncram_component|auto_generated|decode2|w_anode1662w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\comb_3|altsyncram_component|auto_generated|decode3|w_anode1662w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~inputclkctrl_outclk ),
	.clk1(\Clk_View~inputclkctrl_outclk ),
	.ena0(\comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1751w[3]~0_combout ),
	.ena1(\comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1751w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_Register|Switch_14|Q~q }),
	.portaaddr({\MAR_Register|Switch_12|Q~q ,\MAR_Register|Switch_11|Q~q ,\MAR_Register|Switch_10|Q~q ,\MAR_Register|Switch_9|Q~q ,\MAR_Register|Switch_8|Q~q ,\MAR_Register|Switch_7|Q~q ,\MAR_Register|Switch_6|Q~q ,\MAR_Register|Switch_5|Q~q ,\MAR_Register|Switch_4|Q~q ,
\MAR_Register|Switch_3|Q~q ,\MAR_Register|Switch_2|Q~q ,\MAR_Register|Switch_1|Q~q ,\MAR_Register|Switch_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\View_Data[14]~input_o }),
	.portbaddr({\View_Address[12]~input_o ,\View_Address[11]~input_o ,\View_Address[10]~input_o ,\View_Address[9]~input_o ,\View_Address[8]~input_o ,\View_Address[7]~input_o ,\View_Address[6]~input_o ,\View_Address[5]~input_o ,\View_Address[4]~input_o ,\View_Address[3]~input_o ,
\View_Address[2]~input_o ,\View_Address[1]~input_o ,\View_Address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_3|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout(\comb_3|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a30 .clk1_core_clock_enable = "ena1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a30 .init_file = "Memory_Init.mif";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ALTSYNCRAM";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "bidir_dual_port";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 14;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_in_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a30 .port_b_first_bit_number = 14;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a30 .port_b_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a30 .port_b_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a30 .port_b_write_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M9K";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a30 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a30 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a30 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y6_N0
cycloneive_ram_block \comb_3|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\comb_3|altsyncram_component|auto_generated|decode2|w_anode1645w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\comb_3|altsyncram_component|auto_generated|decode3|w_anode1645w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~inputclkctrl_outclk ),
	.clk1(\Clk_View~inputclkctrl_outclk ),
	.ena0(\comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1733w [3]),
	.ena1(\comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1733w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_Register|Switch_14|Q~q }),
	.portaaddr({\MAR_Register|Switch_12|Q~q ,\MAR_Register|Switch_11|Q~q ,\MAR_Register|Switch_10|Q~q ,\MAR_Register|Switch_9|Q~q ,\MAR_Register|Switch_8|Q~q ,\MAR_Register|Switch_7|Q~q ,\MAR_Register|Switch_6|Q~q ,\MAR_Register|Switch_5|Q~q ,\MAR_Register|Switch_4|Q~q ,
\MAR_Register|Switch_3|Q~q ,\MAR_Register|Switch_2|Q~q ,\MAR_Register|Switch_1|Q~q ,\MAR_Register|Switch_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\View_Data[14]~input_o }),
	.portbaddr({\View_Address[12]~input_o ,\View_Address[11]~input_o ,\View_Address[10]~input_o ,\View_Address[9]~input_o ,\View_Address[8]~input_o ,\View_Address[7]~input_o ,\View_Address[6]~input_o ,\View_Address[5]~input_o ,\View_Address[4]~input_o ,\View_Address[3]~input_o ,
\View_Address[2]~input_o ,\View_Address[1]~input_o ,\View_Address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_3|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(\comb_3|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a14 .clk1_core_clock_enable = "ena1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a14 .init_file = "Memory_Init.mif";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ALTSYNCRAM";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "bidir_dual_port";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_in_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_bit_number = 14;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a14 .port_b_write_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000;
// synopsys translate_on

// Location: M9K_X64_Y14_N0
cycloneive_ram_block \comb_3|altsyncram_component|auto_generated|ram_block1a46 (
	.portawe(\comb_3|altsyncram_component|auto_generated|decode2|w_anode1672w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\comb_3|altsyncram_component|auto_generated|decode3|w_anode1672w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~inputclkctrl_outclk ),
	.clk1(\Clk_View~inputclkctrl_outclk ),
	.ena0(\comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1762w[3]~0_combout ),
	.ena1(\comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1762w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_Register|Switch_14|Q~q }),
	.portaaddr({\MAR_Register|Switch_12|Q~q ,\MAR_Register|Switch_11|Q~q ,\MAR_Register|Switch_10|Q~q ,\MAR_Register|Switch_9|Q~q ,\MAR_Register|Switch_8|Q~q ,\MAR_Register|Switch_7|Q~q ,\MAR_Register|Switch_6|Q~q ,\MAR_Register|Switch_5|Q~q ,\MAR_Register|Switch_4|Q~q ,
\MAR_Register|Switch_3|Q~q ,\MAR_Register|Switch_2|Q~q ,\MAR_Register|Switch_1|Q~q ,\MAR_Register|Switch_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\View_Data[14]~input_o }),
	.portbaddr({\View_Address[12]~input_o ,\View_Address[11]~input_o ,\View_Address[10]~input_o ,\View_Address[9]~input_o ,\View_Address[8]~input_o ,\View_Address[7]~input_o ,\View_Address[6]~input_o ,\View_Address[5]~input_o ,\View_Address[4]~input_o ,\View_Address[3]~input_o ,
\View_Address[2]~input_o ,\View_Address[1]~input_o ,\View_Address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_3|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout(\comb_3|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a46 .clk1_core_clock_enable = "ena1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a46 .init_file = "Memory_Init.mif";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a46 .logical_ram_name = "Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ALTSYNCRAM";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a46 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a46 .operation_mode = "bidir_dual_port";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_bit_number = 14;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_in_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a46 .port_b_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a46 .port_b_first_bit_number = 14;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a46 .port_b_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a46 .port_b_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a46 .port_b_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a46 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a46 .port_b_read_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a46 .port_b_write_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a46 .ram_block_type = "M9K";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a46 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a46 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a46 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a46 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y14_N26
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux4|_~72 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux4|_~72_combout  = (\comb_3|altsyncram_component|auto_generated|address_reg_a [0] & (((\comb_3|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_a [0] & ((\comb_3|altsyncram_component|auto_generated|address_reg_a [1] & ((\comb_3|altsyncram_component|auto_generated|ram_block1a46~portadataout ))) # 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_a [1] & (\comb_3|altsyncram_component|auto_generated|ram_block1a14~portadataout ))))

	.dataa(\comb_3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\comb_3|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.datac(\comb_3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\comb_3|altsyncram_component|auto_generated|ram_block1a46~portadataout ),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux4|_~72_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~72 .lut_mask = 16'hF4A4;
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y14_N12
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux4|_~73 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux4|_~73_combout  = (\comb_3|altsyncram_component|auto_generated|mux4|_~72_combout  & ((\comb_3|altsyncram_component|auto_generated|ram_block1a62~portadataout ) # 
// ((!\comb_3|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\comb_3|altsyncram_component|auto_generated|mux4|_~72_combout  & (((\comb_3|altsyncram_component|auto_generated|ram_block1a30~portadataout  & 
// \comb_3|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\comb_3|altsyncram_component|auto_generated|ram_block1a62~portadataout ),
	.datab(\comb_3|altsyncram_component|auto_generated|ram_block1a30~portadataout ),
	.datac(\comb_3|altsyncram_component|auto_generated|mux4|_~72_combout ),
	.datad(\comb_3|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux4|_~73_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~73 .lut_mask = 16'hACF0;
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y10_N0
cycloneive_ram_block \comb_3|altsyncram_component|auto_generated|ram_block1a78 (
	.portawe(\comb_3|altsyncram_component|auto_generated|decode2|w_anode1692w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\comb_3|altsyncram_component|auto_generated|decode3|w_anode1692w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~inputclkctrl_outclk ),
	.clk1(\Clk_View~inputclkctrl_outclk ),
	.ena0(\comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1784w[3]~0_combout ),
	.ena1(\comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1784w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_Register|Switch_14|Q~q }),
	.portaaddr({\MAR_Register|Switch_12|Q~q ,\MAR_Register|Switch_11|Q~q ,\MAR_Register|Switch_10|Q~q ,\MAR_Register|Switch_9|Q~q ,\MAR_Register|Switch_8|Q~q ,\MAR_Register|Switch_7|Q~q ,\MAR_Register|Switch_6|Q~q ,\MAR_Register|Switch_5|Q~q ,\MAR_Register|Switch_4|Q~q ,
\MAR_Register|Switch_3|Q~q ,\MAR_Register|Switch_2|Q~q ,\MAR_Register|Switch_1|Q~q ,\MAR_Register|Switch_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\View_Data[14]~input_o }),
	.portbaddr({\View_Address[12]~input_o ,\View_Address[11]~input_o ,\View_Address[10]~input_o ,\View_Address[9]~input_o ,\View_Address[8]~input_o ,\View_Address[7]~input_o ,\View_Address[6]~input_o ,\View_Address[5]~input_o ,\View_Address[4]~input_o ,\View_Address[3]~input_o ,
\View_Address[2]~input_o ,\View_Address[1]~input_o ,\View_Address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_3|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus ),
	.portbdataout(\comb_3|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a78 .clk0_core_clock_enable = "ena0";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a78 .clk1_core_clock_enable = "ena1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_offset_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_width_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a78 .init_file = "Memory_Init.mif";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a78 .init_file_layout = "port_a";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a78 .logical_ram_name = "Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ALTSYNCRAM";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a78 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a78 .operation_mode = "bidir_dual_port";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a78 .port_a_byte_enable_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_bit_number = 14;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a78 .port_a_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a78 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_in_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a78 .port_b_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a78 .port_b_first_bit_number = 14;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a78 .port_b_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a78 .port_b_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a78 .port_b_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a78 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a78 .port_b_read_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a78 .port_b_write_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a78 .ram_block_type = "M9K";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a78 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a78 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a78 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a78 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y11_N0
cycloneive_ram_block \comb_3|altsyncram_component|auto_generated|ram_block1a94 (
	.portawe(\comb_3|altsyncram_component|auto_generated|decode2|w_anode1702w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\comb_3|altsyncram_component|auto_generated|decode3|w_anode1702w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~inputclkctrl_outclk ),
	.clk1(\Clk_View~inputclkctrl_outclk ),
	.ena0(\comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1795w[3]~0_combout ),
	.ena1(\comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1795w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_Register|Switch_14|Q~q }),
	.portaaddr({\MAR_Register|Switch_12|Q~q ,\MAR_Register|Switch_11|Q~q ,\MAR_Register|Switch_10|Q~q ,\MAR_Register|Switch_9|Q~q ,\MAR_Register|Switch_8|Q~q ,\MAR_Register|Switch_7|Q~q ,\MAR_Register|Switch_6|Q~q ,\MAR_Register|Switch_5|Q~q ,\MAR_Register|Switch_4|Q~q ,
\MAR_Register|Switch_3|Q~q ,\MAR_Register|Switch_2|Q~q ,\MAR_Register|Switch_1|Q~q ,\MAR_Register|Switch_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\View_Data[14]~input_o }),
	.portbaddr({\View_Address[12]~input_o ,\View_Address[11]~input_o ,\View_Address[10]~input_o ,\View_Address[9]~input_o ,\View_Address[8]~input_o ,\View_Address[7]~input_o ,\View_Address[6]~input_o ,\View_Address[5]~input_o ,\View_Address[4]~input_o ,\View_Address[3]~input_o ,
\View_Address[2]~input_o ,\View_Address[1]~input_o ,\View_Address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_3|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus ),
	.portbdataout(\comb_3|altsyncram_component|auto_generated|ram_block1a94_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a94 .clk0_core_clock_enable = "ena0";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a94 .clk1_core_clock_enable = "ena1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_offset_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_width_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a94 .init_file = "Memory_Init.mif";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a94 .init_file_layout = "port_a";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a94 .logical_ram_name = "Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ALTSYNCRAM";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a94 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a94 .operation_mode = "bidir_dual_port";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a94 .port_a_byte_enable_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_bit_number = 14;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a94 .port_a_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a94 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a94 .port_b_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a94 .port_b_address_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a94 .port_b_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_in_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a94 .port_b_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a94 .port_b_first_bit_number = 14;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a94 .port_b_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a94 .port_b_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a94 .port_b_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a94 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a94 .port_b_read_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a94 .port_b_write_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a94 .ram_block_type = "M9K";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a94 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a94 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a94 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a94 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y14_N18
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux4|_~70 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux4|_~70_combout  = (\comb_3|altsyncram_component|auto_generated|address_reg_a [1] & (((\comb_3|altsyncram_component|auto_generated|address_reg_a [0])))) # 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_a [1] & ((\comb_3|altsyncram_component|auto_generated|address_reg_a [0] & ((\comb_3|altsyncram_component|auto_generated|ram_block1a94~portadataout ))) # 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_a [0] & (\comb_3|altsyncram_component|auto_generated|ram_block1a78~portadataout ))))

	.dataa(\comb_3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\comb_3|altsyncram_component|auto_generated|ram_block1a78~portadataout ),
	.datac(\comb_3|altsyncram_component|auto_generated|ram_block1a94~portadataout ),
	.datad(\comb_3|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux4|_~70_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~70 .lut_mask = 16'hFA44;
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y10_N0
cycloneive_ram_block \comb_3|altsyncram_component|auto_generated|ram_block1a126 (
	.portawe(\comb_3|altsyncram_component|auto_generated|decode2|w_anode1722w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\comb_3|altsyncram_component|auto_generated|decode3|w_anode1722w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~inputclkctrl_outclk ),
	.clk1(\Clk_View~inputclkctrl_outclk ),
	.ena0(\comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1817w[3]~0_combout ),
	.ena1(\comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1817w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_Register|Switch_14|Q~q }),
	.portaaddr({\MAR_Register|Switch_12|Q~q ,\MAR_Register|Switch_11|Q~q ,\MAR_Register|Switch_10|Q~q ,\MAR_Register|Switch_9|Q~q ,\MAR_Register|Switch_8|Q~q ,\MAR_Register|Switch_7|Q~q ,\MAR_Register|Switch_6|Q~q ,\MAR_Register|Switch_5|Q~q ,\MAR_Register|Switch_4|Q~q ,
\MAR_Register|Switch_3|Q~q ,\MAR_Register|Switch_2|Q~q ,\MAR_Register|Switch_1|Q~q ,\MAR_Register|Switch_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\View_Data[14]~input_o }),
	.portbaddr({\View_Address[12]~input_o ,\View_Address[11]~input_o ,\View_Address[10]~input_o ,\View_Address[9]~input_o ,\View_Address[8]~input_o ,\View_Address[7]~input_o ,\View_Address[6]~input_o ,\View_Address[5]~input_o ,\View_Address[4]~input_o ,\View_Address[3]~input_o ,
\View_Address[2]~input_o ,\View_Address[1]~input_o ,\View_Address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_3|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus ),
	.portbdataout(\comb_3|altsyncram_component|auto_generated|ram_block1a126_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a126 .clk0_core_clock_enable = "ena0";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a126 .clk1_core_clock_enable = "ena1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a126 .data_interleave_offset_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a126 .data_interleave_width_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a126 .init_file = "Memory_Init.mif";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a126 .init_file_layout = "port_a";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a126 .logical_ram_name = "Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ALTSYNCRAM";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a126 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a126 .operation_mode = "bidir_dual_port";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a126 .port_a_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a126 .port_a_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a126 .port_a_byte_enable_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a126 .port_a_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a126 .port_a_first_bit_number = 14;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a126 .port_a_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a126 .port_a_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a126 .port_a_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a126 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a126 .port_b_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a126 .port_b_address_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a126 .port_b_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a126 .port_b_data_in_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a126 .port_b_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a126 .port_b_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a126 .port_b_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a126 .port_b_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a126 .port_b_first_bit_number = 14;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a126 .port_b_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a126 .port_b_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a126 .port_b_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a126 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a126 .port_b_read_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a126 .port_b_write_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a126 .ram_block_type = "M9K";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a126 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a126 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a126 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a126 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y7_N0
cycloneive_ram_block \comb_3|altsyncram_component|auto_generated|ram_block1a110 (
	.portawe(\comb_3|altsyncram_component|auto_generated|decode2|w_anode1712w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\comb_3|altsyncram_component|auto_generated|decode3|w_anode1712w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~inputclkctrl_outclk ),
	.clk1(\Clk_View~inputclkctrl_outclk ),
	.ena0(\comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1806w[3]~0_combout ),
	.ena1(\comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1806w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_Register|Switch_14|Q~q }),
	.portaaddr({\MAR_Register|Switch_12|Q~q ,\MAR_Register|Switch_11|Q~q ,\MAR_Register|Switch_10|Q~q ,\MAR_Register|Switch_9|Q~q ,\MAR_Register|Switch_8|Q~q ,\MAR_Register|Switch_7|Q~q ,\MAR_Register|Switch_6|Q~q ,\MAR_Register|Switch_5|Q~q ,\MAR_Register|Switch_4|Q~q ,
\MAR_Register|Switch_3|Q~q ,\MAR_Register|Switch_2|Q~q ,\MAR_Register|Switch_1|Q~q ,\MAR_Register|Switch_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\View_Data[14]~input_o }),
	.portbaddr({\View_Address[12]~input_o ,\View_Address[11]~input_o ,\View_Address[10]~input_o ,\View_Address[9]~input_o ,\View_Address[8]~input_o ,\View_Address[7]~input_o ,\View_Address[6]~input_o ,\View_Address[5]~input_o ,\View_Address[4]~input_o ,\View_Address[3]~input_o ,
\View_Address[2]~input_o ,\View_Address[1]~input_o ,\View_Address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_3|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus ),
	.portbdataout(\comb_3|altsyncram_component|auto_generated|ram_block1a110_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a110 .clk0_core_clock_enable = "ena0";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a110 .clk1_core_clock_enable = "ena1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a110 .data_interleave_offset_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a110 .data_interleave_width_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a110 .init_file = "Memory_Init.mif";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a110 .init_file_layout = "port_a";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a110 .logical_ram_name = "Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ALTSYNCRAM";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a110 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a110 .operation_mode = "bidir_dual_port";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a110 .port_a_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a110 .port_a_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a110 .port_a_byte_enable_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a110 .port_a_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a110 .port_a_first_bit_number = 14;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a110 .port_a_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a110 .port_a_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a110 .port_a_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a110 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a110 .port_b_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a110 .port_b_address_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a110 .port_b_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a110 .port_b_data_in_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a110 .port_b_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a110 .port_b_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a110 .port_b_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a110 .port_b_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a110 .port_b_first_bit_number = 14;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a110 .port_b_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a110 .port_b_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a110 .port_b_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a110 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a110 .port_b_read_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a110 .port_b_write_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a110 .ram_block_type = "M9K";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a110 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a110 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a110 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a110 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y14_N4
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux4|_~71 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux4|_~71_combout  = (\comb_3|altsyncram_component|auto_generated|address_reg_a [1] & ((\comb_3|altsyncram_component|auto_generated|mux4|_~70_combout  & 
// (\comb_3|altsyncram_component|auto_generated|ram_block1a126~portadataout )) # (!\comb_3|altsyncram_component|auto_generated|mux4|_~70_combout  & ((\comb_3|altsyncram_component|auto_generated|ram_block1a110~portadataout ))))) # 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_a [1] & (\comb_3|altsyncram_component|auto_generated|mux4|_~70_combout ))

	.dataa(\comb_3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\comb_3|altsyncram_component|auto_generated|mux4|_~70_combout ),
	.datac(\comb_3|altsyncram_component|auto_generated|ram_block1a126~portadataout ),
	.datad(\comb_3|altsyncram_component|auto_generated|ram_block1a110~portadataout ),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux4|_~71_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~71 .lut_mask = 16'hE6C4;
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y14_N14
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux4|_~74 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux4|_~74_combout  = (\comb_3|altsyncram_component|auto_generated|address_reg_a [2] & ((\comb_3|altsyncram_component|auto_generated|mux4|_~71_combout ))) # 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_a [2] & (\comb_3|altsyncram_component|auto_generated|mux4|_~73_combout ))

	.dataa(\comb_3|altsyncram_component|auto_generated|mux4|_~73_combout ),
	.datab(\comb_3|altsyncram_component|auto_generated|mux4|_~71_combout ),
	.datac(gnd),
	.datad(\comb_3|altsyncram_component|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux4|_~74_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~74 .lut_mask = 16'hCCAA;
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y16_N5
dffeas \MDR_Register|Switch_15|Q (
	.clk(!\Clk~inputclkctrl_outclk ),
	.d(\MAR_Register|Switch_15|Q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MDR_Register|Switch_7|Q~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MDR_Register|Switch_15|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MDR_Register|Switch_15|Q .is_wysiwyg = "true";
defparam \MDR_Register|Switch_15|Q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X81_Y0_N22
cycloneive_io_ibuf \View_Data[15]~input (
	.i(View_Data[15]),
	.ibar(gnd),
	.o(\View_Data[15]~input_o ));
// synopsys translate_off
defparam \View_Data[15]~input .bus_hold = "false";
defparam \View_Data[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X78_Y8_N0
cycloneive_ram_block \comb_3|altsyncram_component|auto_generated|ram_block1a111 (
	.portawe(\comb_3|altsyncram_component|auto_generated|decode2|w_anode1712w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\comb_3|altsyncram_component|auto_generated|decode3|w_anode1712w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~inputclkctrl_outclk ),
	.clk1(\Clk_View~inputclkctrl_outclk ),
	.ena0(\comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1806w[3]~0_combout ),
	.ena1(\comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1806w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_Register|Switch_15|Q~q }),
	.portaaddr({\MAR_Register|Switch_12|Q~q ,\MAR_Register|Switch_11|Q~q ,\MAR_Register|Switch_10|Q~q ,\MAR_Register|Switch_9|Q~q ,\MAR_Register|Switch_8|Q~q ,\MAR_Register|Switch_7|Q~q ,\MAR_Register|Switch_6|Q~q ,\MAR_Register|Switch_5|Q~q ,\MAR_Register|Switch_4|Q~q ,
\MAR_Register|Switch_3|Q~q ,\MAR_Register|Switch_2|Q~q ,\MAR_Register|Switch_1|Q~q ,\MAR_Register|Switch_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\View_Data[15]~input_o }),
	.portbaddr({\View_Address[12]~input_o ,\View_Address[11]~input_o ,\View_Address[10]~input_o ,\View_Address[9]~input_o ,\View_Address[8]~input_o ,\View_Address[7]~input_o ,\View_Address[6]~input_o ,\View_Address[5]~input_o ,\View_Address[4]~input_o ,\View_Address[3]~input_o ,
\View_Address[2]~input_o ,\View_Address[1]~input_o ,\View_Address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_3|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus ),
	.portbdataout(\comb_3|altsyncram_component|auto_generated|ram_block1a111_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a111 .clk0_core_clock_enable = "ena0";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a111 .clk1_core_clock_enable = "ena1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a111 .data_interleave_offset_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a111 .data_interleave_width_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a111 .init_file = "Memory_Init.mif";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a111 .init_file_layout = "port_a";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a111 .logical_ram_name = "Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ALTSYNCRAM";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a111 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a111 .operation_mode = "bidir_dual_port";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a111 .port_a_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a111 .port_a_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a111 .port_a_byte_enable_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a111 .port_a_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a111 .port_a_first_bit_number = 15;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a111 .port_a_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a111 .port_a_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a111 .port_a_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a111 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a111 .port_b_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a111 .port_b_address_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a111 .port_b_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a111 .port_b_data_in_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a111 .port_b_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a111 .port_b_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a111 .port_b_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a111 .port_b_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a111 .port_b_first_bit_number = 15;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a111 .port_b_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a111 .port_b_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a111 .port_b_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a111 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a111 .port_b_read_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a111 .port_b_write_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a111 .ram_block_type = "M9K";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a111 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a111 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a111 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a111 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y12_N0
cycloneive_ram_block \comb_3|altsyncram_component|auto_generated|ram_block1a127 (
	.portawe(\comb_3|altsyncram_component|auto_generated|decode2|w_anode1722w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\comb_3|altsyncram_component|auto_generated|decode3|w_anode1722w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~inputclkctrl_outclk ),
	.clk1(\Clk_View~inputclkctrl_outclk ),
	.ena0(\comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1817w[3]~0_combout ),
	.ena1(\comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1817w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_Register|Switch_15|Q~q }),
	.portaaddr({\MAR_Register|Switch_12|Q~q ,\MAR_Register|Switch_11|Q~q ,\MAR_Register|Switch_10|Q~q ,\MAR_Register|Switch_9|Q~q ,\MAR_Register|Switch_8|Q~q ,\MAR_Register|Switch_7|Q~q ,\MAR_Register|Switch_6|Q~q ,\MAR_Register|Switch_5|Q~q ,\MAR_Register|Switch_4|Q~q ,
\MAR_Register|Switch_3|Q~q ,\MAR_Register|Switch_2|Q~q ,\MAR_Register|Switch_1|Q~q ,\MAR_Register|Switch_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\View_Data[15]~input_o }),
	.portbaddr({\View_Address[12]~input_o ,\View_Address[11]~input_o ,\View_Address[10]~input_o ,\View_Address[9]~input_o ,\View_Address[8]~input_o ,\View_Address[7]~input_o ,\View_Address[6]~input_o ,\View_Address[5]~input_o ,\View_Address[4]~input_o ,\View_Address[3]~input_o ,
\View_Address[2]~input_o ,\View_Address[1]~input_o ,\View_Address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_3|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus ),
	.portbdataout(\comb_3|altsyncram_component|auto_generated|ram_block1a127_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a127 .clk0_core_clock_enable = "ena0";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a127 .clk1_core_clock_enable = "ena1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a127 .data_interleave_offset_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a127 .data_interleave_width_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a127 .init_file = "Memory_Init.mif";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a127 .init_file_layout = "port_a";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a127 .logical_ram_name = "Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ALTSYNCRAM";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a127 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a127 .operation_mode = "bidir_dual_port";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a127 .port_a_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a127 .port_a_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a127 .port_a_byte_enable_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a127 .port_a_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a127 .port_a_first_bit_number = 15;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a127 .port_a_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a127 .port_a_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a127 .port_a_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a127 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a127 .port_b_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a127 .port_b_address_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a127 .port_b_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a127 .port_b_data_in_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a127 .port_b_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a127 .port_b_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a127 .port_b_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a127 .port_b_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a127 .port_b_first_bit_number = 15;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a127 .port_b_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a127 .port_b_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a127 .port_b_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a127 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a127 .port_b_read_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a127 .port_b_write_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a127 .ram_block_type = "M9K";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a127 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a127 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a127 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a127 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y9_N0
cycloneive_ram_block \comb_3|altsyncram_component|auto_generated|ram_block1a79 (
	.portawe(\comb_3|altsyncram_component|auto_generated|decode2|w_anode1692w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\comb_3|altsyncram_component|auto_generated|decode3|w_anode1692w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~inputclkctrl_outclk ),
	.clk1(\Clk_View~inputclkctrl_outclk ),
	.ena0(\comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1784w[3]~0_combout ),
	.ena1(\comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1784w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_Register|Switch_15|Q~q }),
	.portaaddr({\MAR_Register|Switch_12|Q~q ,\MAR_Register|Switch_11|Q~q ,\MAR_Register|Switch_10|Q~q ,\MAR_Register|Switch_9|Q~q ,\MAR_Register|Switch_8|Q~q ,\MAR_Register|Switch_7|Q~q ,\MAR_Register|Switch_6|Q~q ,\MAR_Register|Switch_5|Q~q ,\MAR_Register|Switch_4|Q~q ,
\MAR_Register|Switch_3|Q~q ,\MAR_Register|Switch_2|Q~q ,\MAR_Register|Switch_1|Q~q ,\MAR_Register|Switch_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\View_Data[15]~input_o }),
	.portbaddr({\View_Address[12]~input_o ,\View_Address[11]~input_o ,\View_Address[10]~input_o ,\View_Address[9]~input_o ,\View_Address[8]~input_o ,\View_Address[7]~input_o ,\View_Address[6]~input_o ,\View_Address[5]~input_o ,\View_Address[4]~input_o ,\View_Address[3]~input_o ,
\View_Address[2]~input_o ,\View_Address[1]~input_o ,\View_Address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_3|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus ),
	.portbdataout(\comb_3|altsyncram_component|auto_generated|ram_block1a79_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a79 .clk0_core_clock_enable = "ena0";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a79 .clk1_core_clock_enable = "ena1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_offset_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_width_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a79 .init_file = "Memory_Init.mif";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a79 .init_file_layout = "port_a";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a79 .logical_ram_name = "Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ALTSYNCRAM";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a79 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a79 .operation_mode = "bidir_dual_port";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a79 .port_a_byte_enable_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_bit_number = 15;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a79 .port_a_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a79 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_in_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a79 .port_b_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a79 .port_b_first_bit_number = 15;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a79 .port_b_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a79 .port_b_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a79 .port_b_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a79 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a79 .port_b_read_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a79 .port_b_write_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a79 .ram_block_type = "M9K";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a79 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a79 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a79 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a79 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y12_N0
cycloneive_ram_block \comb_3|altsyncram_component|auto_generated|ram_block1a95 (
	.portawe(\comb_3|altsyncram_component|auto_generated|decode2|w_anode1702w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\comb_3|altsyncram_component|auto_generated|decode3|w_anode1702w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~inputclkctrl_outclk ),
	.clk1(\Clk_View~inputclkctrl_outclk ),
	.ena0(\comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1795w[3]~0_combout ),
	.ena1(\comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1795w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_Register|Switch_15|Q~q }),
	.portaaddr({\MAR_Register|Switch_12|Q~q ,\MAR_Register|Switch_11|Q~q ,\MAR_Register|Switch_10|Q~q ,\MAR_Register|Switch_9|Q~q ,\MAR_Register|Switch_8|Q~q ,\MAR_Register|Switch_7|Q~q ,\MAR_Register|Switch_6|Q~q ,\MAR_Register|Switch_5|Q~q ,\MAR_Register|Switch_4|Q~q ,
\MAR_Register|Switch_3|Q~q ,\MAR_Register|Switch_2|Q~q ,\MAR_Register|Switch_1|Q~q ,\MAR_Register|Switch_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\View_Data[15]~input_o }),
	.portbaddr({\View_Address[12]~input_o ,\View_Address[11]~input_o ,\View_Address[10]~input_o ,\View_Address[9]~input_o ,\View_Address[8]~input_o ,\View_Address[7]~input_o ,\View_Address[6]~input_o ,\View_Address[5]~input_o ,\View_Address[4]~input_o ,\View_Address[3]~input_o ,
\View_Address[2]~input_o ,\View_Address[1]~input_o ,\View_Address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_3|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus ),
	.portbdataout(\comb_3|altsyncram_component|auto_generated|ram_block1a95_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a95 .clk0_core_clock_enable = "ena0";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a95 .clk1_core_clock_enable = "ena1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_offset_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_width_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a95 .init_file = "Memory_Init.mif";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a95 .init_file_layout = "port_a";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a95 .logical_ram_name = "Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ALTSYNCRAM";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a95 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a95 .operation_mode = "bidir_dual_port";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a95 .port_a_byte_enable_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_bit_number = 15;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a95 .port_a_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a95 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a95 .port_b_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a95 .port_b_address_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a95 .port_b_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_in_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a95 .port_b_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a95 .port_b_first_bit_number = 15;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a95 .port_b_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a95 .port_b_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a95 .port_b_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a95 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a95 .port_b_read_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a95 .port_b_write_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a95 .ram_block_type = "M9K";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a95 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a95 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a95 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a95 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y16_N8
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux4|_~75 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux4|_~75_combout  = (\comb_3|altsyncram_component|auto_generated|address_reg_a [1] & (((\comb_3|altsyncram_component|auto_generated|address_reg_a [0])))) # 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_a [1] & ((\comb_3|altsyncram_component|auto_generated|address_reg_a [0] & ((\comb_3|altsyncram_component|auto_generated|ram_block1a95~portadataout ))) # 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_a [0] & (\comb_3|altsyncram_component|auto_generated|ram_block1a79~portadataout ))))

	.dataa(\comb_3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\comb_3|altsyncram_component|auto_generated|ram_block1a79~portadataout ),
	.datac(\comb_3|altsyncram_component|auto_generated|ram_block1a95~portadataout ),
	.datad(\comb_3|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux4|_~75_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~75 .lut_mask = 16'hFA44;
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y16_N14
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux4|_~76 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux4|_~76_combout  = (\comb_3|altsyncram_component|auto_generated|mux4|_~75_combout  & (((\comb_3|altsyncram_component|auto_generated|ram_block1a127~portadataout ) # 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\comb_3|altsyncram_component|auto_generated|mux4|_~75_combout  & (\comb_3|altsyncram_component|auto_generated|ram_block1a111~portadataout  & 
// ((\comb_3|altsyncram_component|auto_generated|address_reg_a [1]))))

	.dataa(\comb_3|altsyncram_component|auto_generated|ram_block1a111~portadataout ),
	.datab(\comb_3|altsyncram_component|auto_generated|ram_block1a127~portadataout ),
	.datac(\comb_3|altsyncram_component|auto_generated|mux4|_~75_combout ),
	.datad(\comb_3|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux4|_~76_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~76 .lut_mask = 16'hCAF0;
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y5_N0
cycloneive_ram_block \comb_3|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(\comb_3|altsyncram_component|auto_generated|decode2|w_anode1662w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\comb_3|altsyncram_component|auto_generated|decode3|w_anode1662w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~inputclkctrl_outclk ),
	.clk1(\Clk_View~inputclkctrl_outclk ),
	.ena0(\comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1751w[3]~0_combout ),
	.ena1(\comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1751w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_Register|Switch_15|Q~q }),
	.portaaddr({\MAR_Register|Switch_12|Q~q ,\MAR_Register|Switch_11|Q~q ,\MAR_Register|Switch_10|Q~q ,\MAR_Register|Switch_9|Q~q ,\MAR_Register|Switch_8|Q~q ,\MAR_Register|Switch_7|Q~q ,\MAR_Register|Switch_6|Q~q ,\MAR_Register|Switch_5|Q~q ,\MAR_Register|Switch_4|Q~q ,
\MAR_Register|Switch_3|Q~q ,\MAR_Register|Switch_2|Q~q ,\MAR_Register|Switch_1|Q~q ,\MAR_Register|Switch_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\View_Data[15]~input_o }),
	.portbaddr({\View_Address[12]~input_o ,\View_Address[11]~input_o ,\View_Address[10]~input_o ,\View_Address[9]~input_o ,\View_Address[8]~input_o ,\View_Address[7]~input_o ,\View_Address[6]~input_o ,\View_Address[5]~input_o ,\View_Address[4]~input_o ,\View_Address[3]~input_o ,
\View_Address[2]~input_o ,\View_Address[1]~input_o ,\View_Address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_3|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout(\comb_3|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a31 .clk1_core_clock_enable = "ena1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a31 .init_file = "Memory_Init.mif";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ALTSYNCRAM";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "bidir_dual_port";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 15;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_in_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a31 .port_b_first_bit_number = 15;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a31 .port_b_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a31 .port_b_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a31 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a31 .port_b_read_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a31 .port_b_write_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M9K";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a31 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a31 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a31 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a31 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y13_N0
cycloneive_ram_block \comb_3|altsyncram_component|auto_generated|ram_block1a47 (
	.portawe(\comb_3|altsyncram_component|auto_generated|decode2|w_anode1672w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\comb_3|altsyncram_component|auto_generated|decode3|w_anode1672w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~inputclkctrl_outclk ),
	.clk1(\Clk_View~inputclkctrl_outclk ),
	.ena0(\comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1762w[3]~0_combout ),
	.ena1(\comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1762w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_Register|Switch_15|Q~q }),
	.portaaddr({\MAR_Register|Switch_12|Q~q ,\MAR_Register|Switch_11|Q~q ,\MAR_Register|Switch_10|Q~q ,\MAR_Register|Switch_9|Q~q ,\MAR_Register|Switch_8|Q~q ,\MAR_Register|Switch_7|Q~q ,\MAR_Register|Switch_6|Q~q ,\MAR_Register|Switch_5|Q~q ,\MAR_Register|Switch_4|Q~q ,
\MAR_Register|Switch_3|Q~q ,\MAR_Register|Switch_2|Q~q ,\MAR_Register|Switch_1|Q~q ,\MAR_Register|Switch_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\View_Data[15]~input_o }),
	.portbaddr({\View_Address[12]~input_o ,\View_Address[11]~input_o ,\View_Address[10]~input_o ,\View_Address[9]~input_o ,\View_Address[8]~input_o ,\View_Address[7]~input_o ,\View_Address[6]~input_o ,\View_Address[5]~input_o ,\View_Address[4]~input_o ,\View_Address[3]~input_o ,
\View_Address[2]~input_o ,\View_Address[1]~input_o ,\View_Address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_3|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout(\comb_3|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a47 .clk1_core_clock_enable = "ena1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a47 .init_file = "Memory_Init.mif";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a47 .logical_ram_name = "Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ALTSYNCRAM";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a47 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a47 .operation_mode = "bidir_dual_port";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_bit_number = 15;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_in_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a47 .port_b_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a47 .port_b_first_bit_number = 15;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a47 .port_b_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a47 .port_b_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a47 .port_b_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a47 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a47 .port_b_read_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a47 .port_b_write_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a47 .ram_block_type = "M9K";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a47 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a47 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a47 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a47 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y17_N0
cycloneive_ram_block \comb_3|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(\comb_3|altsyncram_component|auto_generated|decode2|w_anode1645w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\comb_3|altsyncram_component|auto_generated|decode3|w_anode1645w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~inputclkctrl_outclk ),
	.clk1(\Clk_View~inputclkctrl_outclk ),
	.ena0(\comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1733w [3]),
	.ena1(\comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1733w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_Register|Switch_15|Q~q }),
	.portaaddr({\MAR_Register|Switch_12|Q~q ,\MAR_Register|Switch_11|Q~q ,\MAR_Register|Switch_10|Q~q ,\MAR_Register|Switch_9|Q~q ,\MAR_Register|Switch_8|Q~q ,\MAR_Register|Switch_7|Q~q ,\MAR_Register|Switch_6|Q~q ,\MAR_Register|Switch_5|Q~q ,\MAR_Register|Switch_4|Q~q ,
\MAR_Register|Switch_3|Q~q ,\MAR_Register|Switch_2|Q~q ,\MAR_Register|Switch_1|Q~q ,\MAR_Register|Switch_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\View_Data[15]~input_o }),
	.portbaddr({\View_Address[12]~input_o ,\View_Address[11]~input_o ,\View_Address[10]~input_o ,\View_Address[9]~input_o ,\View_Address[8]~input_o ,\View_Address[7]~input_o ,\View_Address[6]~input_o ,\View_Address[5]~input_o ,\View_Address[4]~input_o ,\View_Address[3]~input_o ,
\View_Address[2]~input_o ,\View_Address[1]~input_o ,\View_Address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_3|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(\comb_3|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a15 .clk1_core_clock_enable = "ena1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a15 .init_file = "Memory_Init.mif";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ALTSYNCRAM";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "bidir_dual_port";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_in_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_bit_number = 15;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a15 .port_b_write_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000;
// synopsys translate_on

// Location: LCCOMB_X63_Y16_N4
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux4|_~77 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux4|_~77_combout  = (\comb_3|altsyncram_component|auto_generated|address_reg_a [0] & (((\comb_3|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_a [0] & ((\comb_3|altsyncram_component|auto_generated|address_reg_a [1] & (\comb_3|altsyncram_component|auto_generated|ram_block1a47~portadataout )) # 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_a [1] & ((\comb_3|altsyncram_component|auto_generated|ram_block1a15~portadataout )))))

	.dataa(\comb_3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\comb_3|altsyncram_component|auto_generated|ram_block1a47~portadataout ),
	.datac(\comb_3|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.datad(\comb_3|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux4|_~77_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~77 .lut_mask = 16'hEE50;
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y16_N0
cycloneive_ram_block \comb_3|altsyncram_component|auto_generated|ram_block1a63 (
	.portawe(\comb_3|altsyncram_component|auto_generated|decode2|w_anode1682w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\comb_3|altsyncram_component|auto_generated|decode3|w_anode1682w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clk~inputclkctrl_outclk ),
	.clk1(\Clk_View~inputclkctrl_outclk ),
	.ena0(\comb_3|altsyncram_component|auto_generated|rden_decode_a|w_anode1773w[3]~0_combout ),
	.ena1(\comb_3|altsyncram_component|auto_generated|rden_decode_b|w_anode1773w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MDR_Register|Switch_15|Q~q }),
	.portaaddr({\MAR_Register|Switch_12|Q~q ,\MAR_Register|Switch_11|Q~q ,\MAR_Register|Switch_10|Q~q ,\MAR_Register|Switch_9|Q~q ,\MAR_Register|Switch_8|Q~q ,\MAR_Register|Switch_7|Q~q ,\MAR_Register|Switch_6|Q~q ,\MAR_Register|Switch_5|Q~q ,\MAR_Register|Switch_4|Q~q ,
\MAR_Register|Switch_3|Q~q ,\MAR_Register|Switch_2|Q~q ,\MAR_Register|Switch_1|Q~q ,\MAR_Register|Switch_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\View_Data[15]~input_o }),
	.portbaddr({\View_Address[12]~input_o ,\View_Address[11]~input_o ,\View_Address[10]~input_o ,\View_Address[9]~input_o ,\View_Address[8]~input_o ,\View_Address[7]~input_o ,\View_Address[6]~input_o ,\View_Address[5]~input_o ,\View_Address[4]~input_o ,\View_Address[3]~input_o ,
\View_Address[2]~input_o ,\View_Address[1]~input_o ,\View_Address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_3|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout(\comb_3|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a63 .clk1_core_clock_enable = "ena1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a63 .init_file = "Memory_Init.mif";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a63 .logical_ram_name = "Mem_Block:comb_3|altsyncram:altsyncram_component|altsyncram_jpg2:auto_generated|ALTSYNCRAM";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a63 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a63 .operation_mode = "bidir_dual_port";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_bit_number = 15;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_in_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_out_clear = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_out_clock = "none";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a63 .port_b_first_address = 0;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a63 .port_b_first_bit_number = 15;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a63 .port_b_last_address = 8191;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a63 .port_b_logical_ram_depth = 65536;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a63 .port_b_logical_ram_width = 16;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a63 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a63 .port_b_read_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a63 .port_b_write_enable_clock = "clock1";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a63 .ram_block_type = "M9K";
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a63 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a63 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a63 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \comb_3|altsyncram_component|auto_generated|ram_block1a63 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y16_N2
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux4|_~78 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux4|_~78_combout  = (\comb_3|altsyncram_component|auto_generated|address_reg_a [0] & ((\comb_3|altsyncram_component|auto_generated|mux4|_~77_combout  & 
// ((\comb_3|altsyncram_component|auto_generated|ram_block1a63~portadataout ))) # (!\comb_3|altsyncram_component|auto_generated|mux4|_~77_combout  & (\comb_3|altsyncram_component|auto_generated|ram_block1a31~portadataout )))) # 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_a [0] & (((\comb_3|altsyncram_component|auto_generated|mux4|_~77_combout ))))

	.dataa(\comb_3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\comb_3|altsyncram_component|auto_generated|ram_block1a31~portadataout ),
	.datac(\comb_3|altsyncram_component|auto_generated|mux4|_~77_combout ),
	.datad(\comb_3|altsyncram_component|auto_generated|ram_block1a63~portadataout ),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux4|_~78_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~78 .lut_mask = 16'hF858;
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y16_N28
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux4|_~79 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux4|_~79_combout  = (\comb_3|altsyncram_component|auto_generated|address_reg_a [2] & (\comb_3|altsyncram_component|auto_generated|mux4|_~76_combout )) # 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_a [2] & ((\comb_3|altsyncram_component|auto_generated|mux4|_~78_combout )))

	.dataa(gnd),
	.datab(\comb_3|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(\comb_3|altsyncram_component|auto_generated|mux4|_~76_combout ),
	.datad(\comb_3|altsyncram_component|auto_generated|mux4|_~78_combout ),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux4|_~79_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~79 .lut_mask = 16'hF3C0;
defparam \comb_3|altsyncram_component|auto_generated|mux4|_~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y11_N8
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|address_reg_b[1]~feeder (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|address_reg_b[1]~feeder_combout  = \View_Address[14]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\View_Address[14]~input_o ),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|address_reg_b[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|address_reg_b[1]~feeder .lut_mask = 16'hFF00;
defparam \comb_3|altsyncram_component|auto_generated|address_reg_b[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y11_N9
dffeas \comb_3|altsyncram_component|auto_generated|address_reg_b[1] (
	.clk(\Clk_View~inputclkctrl_outclk ),
	.d(\comb_3|altsyncram_component|auto_generated|address_reg_b[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_3|altsyncram_component|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \comb_3|altsyncram_component|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y11_N23
dffeas \comb_3|altsyncram_component|auto_generated|address_reg_b[0] (
	.clk(\Clk_View~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\View_Address[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_3|altsyncram_component|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \comb_3|altsyncram_component|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N0
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux5|_~0 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux5|_~0_combout  = (\comb_3|altsyncram_component|auto_generated|address_reg_b [1] & (((\comb_3|altsyncram_component|auto_generated|address_reg_b [0])))) # 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_b [1] & ((\comb_3|altsyncram_component|auto_generated|address_reg_b [0] & ((\comb_3|altsyncram_component|auto_generated|ram_block1a80~PORTBDATAOUT0 ))) # 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_b [0] & (\comb_3|altsyncram_component|auto_generated|ram_block1a64~PORTBDATAOUT0 ))))

	.dataa(\comb_3|altsyncram_component|auto_generated|ram_block1a64~PORTBDATAOUT0 ),
	.datab(\comb_3|altsyncram_component|auto_generated|address_reg_b [1]),
	.datac(\comb_3|altsyncram_component|auto_generated|address_reg_b [0]),
	.datad(\comb_3|altsyncram_component|auto_generated|ram_block1a80~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux5|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~0 .lut_mask = 16'hF2C2;
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N10
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux5|_~1 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux5|_~1_combout  = (\comb_3|altsyncram_component|auto_generated|mux5|_~0_combout  & (((\comb_3|altsyncram_component|auto_generated|ram_block1a112~PORTBDATAOUT0 ) # 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_b [1])))) # (!\comb_3|altsyncram_component|auto_generated|mux5|_~0_combout  & (\comb_3|altsyncram_component|auto_generated|ram_block1a96~PORTBDATAOUT0  & 
// (\comb_3|altsyncram_component|auto_generated|address_reg_b [1])))

	.dataa(\comb_3|altsyncram_component|auto_generated|ram_block1a96~PORTBDATAOUT0 ),
	.datab(\comb_3|altsyncram_component|auto_generated|mux5|_~0_combout ),
	.datac(\comb_3|altsyncram_component|auto_generated|address_reg_b [1]),
	.datad(\comb_3|altsyncram_component|auto_generated|ram_block1a112~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux5|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~1 .lut_mask = 16'hEC2C;
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y11_N25
dffeas \comb_3|altsyncram_component|auto_generated|address_reg_b[2] (
	.clk(\Clk_View~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\View_Address[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_3|altsyncram_component|auto_generated|address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|address_reg_b[2] .is_wysiwyg = "true";
defparam \comb_3|altsyncram_component|auto_generated|address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y18_N28
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux5|_~2 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux5|_~2_combout  = (\comb_3|altsyncram_component|auto_generated|address_reg_b [1] & (((\comb_3|altsyncram_component|auto_generated|address_reg_b [0]) # 
// (\comb_3|altsyncram_component|auto_generated|ram_block1a32~PORTBDATAOUT0 )))) # (!\comb_3|altsyncram_component|auto_generated|address_reg_b [1] & (\comb_3|altsyncram_component|auto_generated|ram_block1a0~PORTBDATAOUT0  & 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_b [0])))

	.dataa(\comb_3|altsyncram_component|auto_generated|ram_block1a0~PORTBDATAOUT0 ),
	.datab(\comb_3|altsyncram_component|auto_generated|address_reg_b [1]),
	.datac(\comb_3|altsyncram_component|auto_generated|address_reg_b [0]),
	.datad(\comb_3|altsyncram_component|auto_generated|ram_block1a32~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux5|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~2 .lut_mask = 16'hCEC2;
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y18_N2
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux5|_~3 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux5|_~3_combout  = (\comb_3|altsyncram_component|auto_generated|address_reg_b [0] & ((\comb_3|altsyncram_component|auto_generated|mux5|_~2_combout  & 
// (\comb_3|altsyncram_component|auto_generated|ram_block1a48~PORTBDATAOUT0 )) # (!\comb_3|altsyncram_component|auto_generated|mux5|_~2_combout  & ((\comb_3|altsyncram_component|auto_generated|ram_block1a16~PORTBDATAOUT0 ))))) # 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_b [0] & (((\comb_3|altsyncram_component|auto_generated|mux5|_~2_combout ))))

	.dataa(\comb_3|altsyncram_component|auto_generated|ram_block1a48~PORTBDATAOUT0 ),
	.datab(\comb_3|altsyncram_component|auto_generated|ram_block1a16~PORTBDATAOUT0 ),
	.datac(\comb_3|altsyncram_component|auto_generated|address_reg_b [0]),
	.datad(\comb_3|altsyncram_component|auto_generated|mux5|_~2_combout ),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux5|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~3 .lut_mask = 16'hAFC0;
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N4
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux5|_~4 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux5|_~4_combout  = (\comb_3|altsyncram_component|auto_generated|address_reg_b [2] & (\comb_3|altsyncram_component|auto_generated|mux5|_~1_combout )) # (!\comb_3|altsyncram_component|auto_generated|address_reg_b 
// [2] & ((\comb_3|altsyncram_component|auto_generated|mux5|_~3_combout )))

	.dataa(\comb_3|altsyncram_component|auto_generated|mux5|_~1_combout ),
	.datab(gnd),
	.datac(\comb_3|altsyncram_component|auto_generated|address_reg_b [2]),
	.datad(\comb_3|altsyncram_component|auto_generated|mux5|_~3_combout ),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux5|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~4 .lut_mask = 16'hAFA0;
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N6
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux5|_~5 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux5|_~5_combout  = (\comb_3|altsyncram_component|auto_generated|address_reg_b [0] & ((\comb_3|altsyncram_component|auto_generated|address_reg_b [1]) # 
// ((\comb_3|altsyncram_component|auto_generated|ram_block1a81~PORTBDATAOUT0 )))) # (!\comb_3|altsyncram_component|auto_generated|address_reg_b [0] & (!\comb_3|altsyncram_component|auto_generated|address_reg_b [1] & 
// ((\comb_3|altsyncram_component|auto_generated|ram_block1a65~PORTBDATAOUT0 ))))

	.dataa(\comb_3|altsyncram_component|auto_generated|address_reg_b [0]),
	.datab(\comb_3|altsyncram_component|auto_generated|address_reg_b [1]),
	.datac(\comb_3|altsyncram_component|auto_generated|ram_block1a81~PORTBDATAOUT0 ),
	.datad(\comb_3|altsyncram_component|auto_generated|ram_block1a65~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux5|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~5 .lut_mask = 16'hB9A8;
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N12
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux5|_~6 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux5|_~6_combout  = (\comb_3|altsyncram_component|auto_generated|address_reg_b [1] & ((\comb_3|altsyncram_component|auto_generated|mux5|_~5_combout  & 
// (\comb_3|altsyncram_component|auto_generated|ram_block1a113~PORTBDATAOUT0 )) # (!\comb_3|altsyncram_component|auto_generated|mux5|_~5_combout  & ((\comb_3|altsyncram_component|auto_generated|ram_block1a97~PORTBDATAOUT0 ))))) # 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_b [1] & (((\comb_3|altsyncram_component|auto_generated|mux5|_~5_combout ))))

	.dataa(\comb_3|altsyncram_component|auto_generated|ram_block1a113~PORTBDATAOUT0 ),
	.datab(\comb_3|altsyncram_component|auto_generated|ram_block1a97~PORTBDATAOUT0 ),
	.datac(\comb_3|altsyncram_component|auto_generated|address_reg_b [1]),
	.datad(\comb_3|altsyncram_component|auto_generated|mux5|_~5_combout ),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux5|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~6 .lut_mask = 16'hAFC0;
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N2
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux5|_~7 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux5|_~7_combout  = (\comb_3|altsyncram_component|auto_generated|address_reg_b [1] & (((\comb_3|altsyncram_component|auto_generated|address_reg_b [0]) # 
// (\comb_3|altsyncram_component|auto_generated|ram_block1a33~PORTBDATAOUT0 )))) # (!\comb_3|altsyncram_component|auto_generated|address_reg_b [1] & (\comb_3|altsyncram_component|auto_generated|ram_block1a1~PORTBDATAOUT0  & 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_b [0])))

	.dataa(\comb_3|altsyncram_component|auto_generated|ram_block1a1~PORTBDATAOUT0 ),
	.datab(\comb_3|altsyncram_component|auto_generated|address_reg_b [1]),
	.datac(\comb_3|altsyncram_component|auto_generated|address_reg_b [0]),
	.datad(\comb_3|altsyncram_component|auto_generated|ram_block1a33~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux5|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~7 .lut_mask = 16'hCEC2;
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N28
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux5|_~8 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux5|_~8_combout  = (\comb_3|altsyncram_component|auto_generated|address_reg_b [0] & ((\comb_3|altsyncram_component|auto_generated|mux5|_~7_combout  & 
// (\comb_3|altsyncram_component|auto_generated|ram_block1a49~PORTBDATAOUT0 )) # (!\comb_3|altsyncram_component|auto_generated|mux5|_~7_combout  & ((\comb_3|altsyncram_component|auto_generated|ram_block1a17~PORTBDATAOUT0 ))))) # 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_b [0] & (((\comb_3|altsyncram_component|auto_generated|mux5|_~7_combout ))))

	.dataa(\comb_3|altsyncram_component|auto_generated|ram_block1a49~PORTBDATAOUT0 ),
	.datab(\comb_3|altsyncram_component|auto_generated|ram_block1a17~PORTBDATAOUT0 ),
	.datac(\comb_3|altsyncram_component|auto_generated|address_reg_b [0]),
	.datad(\comb_3|altsyncram_component|auto_generated|mux5|_~7_combout ),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux5|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~8 .lut_mask = 16'hAFC0;
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N26
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux5|_~9 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux5|_~9_combout  = (\comb_3|altsyncram_component|auto_generated|address_reg_b [2] & (\comb_3|altsyncram_component|auto_generated|mux5|_~6_combout )) # (!\comb_3|altsyncram_component|auto_generated|address_reg_b 
// [2] & ((\comb_3|altsyncram_component|auto_generated|mux5|_~8_combout )))

	.dataa(\comb_3|altsyncram_component|auto_generated|mux5|_~6_combout ),
	.datab(gnd),
	.datac(\comb_3|altsyncram_component|auto_generated|address_reg_b [2]),
	.datad(\comb_3|altsyncram_component|auto_generated|mux5|_~8_combout ),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux5|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~9 .lut_mask = 16'hAFA0;
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y27_N24
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux5|_~12 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux5|_~12_combout  = (\comb_3|altsyncram_component|auto_generated|address_reg_b [1] & ((\comb_3|altsyncram_component|auto_generated|ram_block1a34~PORTBDATAOUT0 ) # 
// ((\comb_3|altsyncram_component|auto_generated|address_reg_b [0])))) # (!\comb_3|altsyncram_component|auto_generated|address_reg_b [1] & (((!\comb_3|altsyncram_component|auto_generated|address_reg_b [0] & 
// \comb_3|altsyncram_component|auto_generated|ram_block1a2~PORTBDATAOUT0 ))))

	.dataa(\comb_3|altsyncram_component|auto_generated|ram_block1a34~PORTBDATAOUT0 ),
	.datab(\comb_3|altsyncram_component|auto_generated|address_reg_b [1]),
	.datac(\comb_3|altsyncram_component|auto_generated|address_reg_b [0]),
	.datad(\comb_3|altsyncram_component|auto_generated|ram_block1a2~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux5|_~12_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~12 .lut_mask = 16'hCBC8;
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y27_N30
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux5|_~13 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux5|_~13_combout  = (\comb_3|altsyncram_component|auto_generated|address_reg_b [0] & ((\comb_3|altsyncram_component|auto_generated|mux5|_~12_combout  & 
// ((\comb_3|altsyncram_component|auto_generated|ram_block1a50~PORTBDATAOUT0 ))) # (!\comb_3|altsyncram_component|auto_generated|mux5|_~12_combout  & (\comb_3|altsyncram_component|auto_generated|ram_block1a18~PORTBDATAOUT0 )))) # 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_b [0] & (((\comb_3|altsyncram_component|auto_generated|mux5|_~12_combout ))))

	.dataa(\comb_3|altsyncram_component|auto_generated|address_reg_b [0]),
	.datab(\comb_3|altsyncram_component|auto_generated|ram_block1a18~PORTBDATAOUT0 ),
	.datac(\comb_3|altsyncram_component|auto_generated|ram_block1a50~PORTBDATAOUT0 ),
	.datad(\comb_3|altsyncram_component|auto_generated|mux5|_~12_combout ),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux5|_~13_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~13 .lut_mask = 16'hF588;
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y27_N8
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux5|_~10 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux5|_~10_combout  = (\comb_3|altsyncram_component|auto_generated|address_reg_b [1] & (((\comb_3|altsyncram_component|auto_generated|address_reg_b [0])))) # 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_b [1] & ((\comb_3|altsyncram_component|auto_generated|address_reg_b [0] & (\comb_3|altsyncram_component|auto_generated|ram_block1a82~PORTBDATAOUT0 )) # 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_b [0] & ((\comb_3|altsyncram_component|auto_generated|ram_block1a66~PORTBDATAOUT0 )))))

	.dataa(\comb_3|altsyncram_component|auto_generated|ram_block1a82~PORTBDATAOUT0 ),
	.datab(\comb_3|altsyncram_component|auto_generated|address_reg_b [1]),
	.datac(\comb_3|altsyncram_component|auto_generated|address_reg_b [0]),
	.datad(\comb_3|altsyncram_component|auto_generated|ram_block1a66~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux5|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~10 .lut_mask = 16'hE3E0;
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y27_N18
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux5|_~11 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux5|_~11_combout  = (\comb_3|altsyncram_component|auto_generated|mux5|_~10_combout  & ((\comb_3|altsyncram_component|auto_generated|ram_block1a114~PORTBDATAOUT0 ) # 
// ((!\comb_3|altsyncram_component|auto_generated|address_reg_b [1])))) # (!\comb_3|altsyncram_component|auto_generated|mux5|_~10_combout  & (((\comb_3|altsyncram_component|auto_generated|address_reg_b [1] & 
// \comb_3|altsyncram_component|auto_generated|ram_block1a98~PORTBDATAOUT0 ))))

	.dataa(\comb_3|altsyncram_component|auto_generated|ram_block1a114~PORTBDATAOUT0 ),
	.datab(\comb_3|altsyncram_component|auto_generated|mux5|_~10_combout ),
	.datac(\comb_3|altsyncram_component|auto_generated|address_reg_b [1]),
	.datad(\comb_3|altsyncram_component|auto_generated|ram_block1a98~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux5|_~11_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~11 .lut_mask = 16'hBC8C;
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y27_N4
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux5|_~14 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux5|_~14_combout  = (\comb_3|altsyncram_component|auto_generated|address_reg_b [2] & ((\comb_3|altsyncram_component|auto_generated|mux5|_~11_combout ))) # 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_b [2] & (\comb_3|altsyncram_component|auto_generated|mux5|_~13_combout ))

	.dataa(\comb_3|altsyncram_component|auto_generated|mux5|_~13_combout ),
	.datab(gnd),
	.datac(\comb_3|altsyncram_component|auto_generated|address_reg_b [2]),
	.datad(\comb_3|altsyncram_component|auto_generated|mux5|_~11_combout ),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux5|_~14_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~14 .lut_mask = 16'hFA0A;
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y27_N2
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux5|_~17 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux5|_~17_combout  = (\comb_3|altsyncram_component|auto_generated|address_reg_b [0] & (\comb_3|altsyncram_component|auto_generated|address_reg_b [1])) # 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_b [0] & ((\comb_3|altsyncram_component|auto_generated|address_reg_b [1] & ((\comb_3|altsyncram_component|auto_generated|ram_block1a35~PORTBDATAOUT0 ))) # 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_b [1] & (\comb_3|altsyncram_component|auto_generated|ram_block1a3~PORTBDATAOUT0 ))))

	.dataa(\comb_3|altsyncram_component|auto_generated|address_reg_b [0]),
	.datab(\comb_3|altsyncram_component|auto_generated|address_reg_b [1]),
	.datac(\comb_3|altsyncram_component|auto_generated|ram_block1a3~PORTBDATAOUT0 ),
	.datad(\comb_3|altsyncram_component|auto_generated|ram_block1a35~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux5|_~17_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~17 .lut_mask = 16'hDC98;
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y27_N0
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux5|_~18 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux5|_~18_combout  = (\comb_3|altsyncram_component|auto_generated|mux5|_~17_combout  & (((\comb_3|altsyncram_component|auto_generated|ram_block1a51~PORTBDATAOUT0 ) # 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_b [0])))) # (!\comb_3|altsyncram_component|auto_generated|mux5|_~17_combout  & (\comb_3|altsyncram_component|auto_generated|ram_block1a19~PORTBDATAOUT0  & 
// (\comb_3|altsyncram_component|auto_generated|address_reg_b [0])))

	.dataa(\comb_3|altsyncram_component|auto_generated|ram_block1a19~PORTBDATAOUT0 ),
	.datab(\comb_3|altsyncram_component|auto_generated|mux5|_~17_combout ),
	.datac(\comb_3|altsyncram_component|auto_generated|address_reg_b [0]),
	.datad(\comb_3|altsyncram_component|auto_generated|ram_block1a51~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux5|_~18_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~18 .lut_mask = 16'hEC2C;
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y27_N10
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux5|_~15 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux5|_~15_combout  = (\comb_3|altsyncram_component|auto_generated|address_reg_b [1] & (((\comb_3|altsyncram_component|auto_generated|address_reg_b [0])))) # 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_b [1] & ((\comb_3|altsyncram_component|auto_generated|address_reg_b [0] & ((\comb_3|altsyncram_component|auto_generated|ram_block1a83~PORTBDATAOUT0 ))) # 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_b [0] & (\comb_3|altsyncram_component|auto_generated|ram_block1a67~PORTBDATAOUT0 ))))

	.dataa(\comb_3|altsyncram_component|auto_generated|ram_block1a67~PORTBDATAOUT0 ),
	.datab(\comb_3|altsyncram_component|auto_generated|address_reg_b [1]),
	.datac(\comb_3|altsyncram_component|auto_generated|address_reg_b [0]),
	.datad(\comb_3|altsyncram_component|auto_generated|ram_block1a83~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux5|_~15_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~15 .lut_mask = 16'hF2C2;
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y27_N28
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux5|_~16 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux5|_~16_combout  = (\comb_3|altsyncram_component|auto_generated|mux5|_~15_combout  & ((\comb_3|altsyncram_component|auto_generated|ram_block1a115~PORTBDATAOUT0 ) # 
// ((!\comb_3|altsyncram_component|auto_generated|address_reg_b [1])))) # (!\comb_3|altsyncram_component|auto_generated|mux5|_~15_combout  & (((\comb_3|altsyncram_component|auto_generated|address_reg_b [1] & 
// \comb_3|altsyncram_component|auto_generated|ram_block1a99~PORTBDATAOUT0 ))))

	.dataa(\comb_3|altsyncram_component|auto_generated|mux5|_~15_combout ),
	.datab(\comb_3|altsyncram_component|auto_generated|ram_block1a115~PORTBDATAOUT0 ),
	.datac(\comb_3|altsyncram_component|auto_generated|address_reg_b [1]),
	.datad(\comb_3|altsyncram_component|auto_generated|ram_block1a99~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux5|_~16_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~16 .lut_mask = 16'hDA8A;
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y27_N6
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux5|_~19 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux5|_~19_combout  = (\comb_3|altsyncram_component|auto_generated|address_reg_b [2] & ((\comb_3|altsyncram_component|auto_generated|mux5|_~16_combout ))) # 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_b [2] & (\comb_3|altsyncram_component|auto_generated|mux5|_~18_combout ))

	.dataa(gnd),
	.datab(\comb_3|altsyncram_component|auto_generated|mux5|_~18_combout ),
	.datac(\comb_3|altsyncram_component|auto_generated|address_reg_b [2]),
	.datad(\comb_3|altsyncram_component|auto_generated|mux5|_~16_combout ),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux5|_~19_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~19 .lut_mask = 16'hFC0C;
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y20_N28
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux5|_~20 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux5|_~20_combout  = (\comb_3|altsyncram_component|auto_generated|address_reg_b [1] & (((\comb_3|altsyncram_component|auto_generated|address_reg_b [0])))) # 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_b [1] & ((\comb_3|altsyncram_component|auto_generated|address_reg_b [0] & ((\comb_3|altsyncram_component|auto_generated|ram_block1a84~PORTBDATAOUT0 ))) # 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_b [0] & (\comb_3|altsyncram_component|auto_generated|ram_block1a68~PORTBDATAOUT0 ))))

	.dataa(\comb_3|altsyncram_component|auto_generated|ram_block1a68~PORTBDATAOUT0 ),
	.datab(\comb_3|altsyncram_component|auto_generated|address_reg_b [1]),
	.datac(\comb_3|altsyncram_component|auto_generated|address_reg_b [0]),
	.datad(\comb_3|altsyncram_component|auto_generated|ram_block1a84~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux5|_~20_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~20 .lut_mask = 16'hF2C2;
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y20_N30
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux5|_~21 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux5|_~21_combout  = (\comb_3|altsyncram_component|auto_generated|address_reg_b [1] & ((\comb_3|altsyncram_component|auto_generated|mux5|_~20_combout  & 
// ((\comb_3|altsyncram_component|auto_generated|ram_block1a116~PORTBDATAOUT0 ))) # (!\comb_3|altsyncram_component|auto_generated|mux5|_~20_combout  & (\comb_3|altsyncram_component|auto_generated|ram_block1a100~PORTBDATAOUT0 )))) # 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_b [1] & (((\comb_3|altsyncram_component|auto_generated|mux5|_~20_combout ))))

	.dataa(\comb_3|altsyncram_component|auto_generated|ram_block1a100~PORTBDATAOUT0 ),
	.datab(\comb_3|altsyncram_component|auto_generated|ram_block1a116~PORTBDATAOUT0 ),
	.datac(\comb_3|altsyncram_component|auto_generated|address_reg_b [1]),
	.datad(\comb_3|altsyncram_component|auto_generated|mux5|_~20_combout ),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux5|_~21_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~21 .lut_mask = 16'hCFA0;
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y16_N12
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux5|_~22 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux5|_~22_combout  = (\comb_3|altsyncram_component|auto_generated|address_reg_b [1] & ((\comb_3|altsyncram_component|auto_generated|address_reg_b [0]) # 
// ((\comb_3|altsyncram_component|auto_generated|ram_block1a36~PORTBDATAOUT0 )))) # (!\comb_3|altsyncram_component|auto_generated|address_reg_b [1] & (!\comb_3|altsyncram_component|auto_generated|address_reg_b [0] & 
// ((\comb_3|altsyncram_component|auto_generated|ram_block1a4~PORTBDATAOUT0 ))))

	.dataa(\comb_3|altsyncram_component|auto_generated|address_reg_b [1]),
	.datab(\comb_3|altsyncram_component|auto_generated|address_reg_b [0]),
	.datac(\comb_3|altsyncram_component|auto_generated|ram_block1a36~PORTBDATAOUT0 ),
	.datad(\comb_3|altsyncram_component|auto_generated|ram_block1a4~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux5|_~22_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~22 .lut_mask = 16'hB9A8;
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y16_N18
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux5|_~23 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux5|_~23_combout  = (\comb_3|altsyncram_component|auto_generated|mux5|_~22_combout  & (((\comb_3|altsyncram_component|auto_generated|ram_block1a52~PORTBDATAOUT0 )) # 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_b [0]))) # (!\comb_3|altsyncram_component|auto_generated|mux5|_~22_combout  & (\comb_3|altsyncram_component|auto_generated|address_reg_b [0] & 
// ((\comb_3|altsyncram_component|auto_generated|ram_block1a20~PORTBDATAOUT0 ))))

	.dataa(\comb_3|altsyncram_component|auto_generated|mux5|_~22_combout ),
	.datab(\comb_3|altsyncram_component|auto_generated|address_reg_b [0]),
	.datac(\comb_3|altsyncram_component|auto_generated|ram_block1a52~PORTBDATAOUT0 ),
	.datad(\comb_3|altsyncram_component|auto_generated|ram_block1a20~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux5|_~23_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~23 .lut_mask = 16'hE6A2;
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y16_N20
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux5|_~24 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux5|_~24_combout  = (\comb_3|altsyncram_component|auto_generated|address_reg_b [2] & (\comb_3|altsyncram_component|auto_generated|mux5|_~21_combout )) # 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_b [2] & ((\comb_3|altsyncram_component|auto_generated|mux5|_~23_combout )))

	.dataa(\comb_3|altsyncram_component|auto_generated|mux5|_~21_combout ),
	.datab(gnd),
	.datac(\comb_3|altsyncram_component|auto_generated|address_reg_b [2]),
	.datad(\comb_3|altsyncram_component|auto_generated|mux5|_~23_combout ),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux5|_~24_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~24 .lut_mask = 16'hAFA0;
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y12_N0
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux5|_~27 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux5|_~27_combout  = (\comb_3|altsyncram_component|auto_generated|address_reg_b [0] & (((\comb_3|altsyncram_component|auto_generated|address_reg_b [1])))) # 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_b [0] & ((\comb_3|altsyncram_component|auto_generated|address_reg_b [1] & ((\comb_3|altsyncram_component|auto_generated|ram_block1a37~PORTBDATAOUT0 ))) # 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_b [1] & (\comb_3|altsyncram_component|auto_generated|ram_block1a5~PORTBDATAOUT0 ))))

	.dataa(\comb_3|altsyncram_component|auto_generated|address_reg_b [0]),
	.datab(\comb_3|altsyncram_component|auto_generated|ram_block1a5~PORTBDATAOUT0 ),
	.datac(\comb_3|altsyncram_component|auto_generated|address_reg_b [1]),
	.datad(\comb_3|altsyncram_component|auto_generated|ram_block1a37~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux5|_~27_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~27 .lut_mask = 16'hF4A4;
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y12_N26
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux5|_~28 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux5|_~28_combout  = (\comb_3|altsyncram_component|auto_generated|address_reg_b [0] & ((\comb_3|altsyncram_component|auto_generated|mux5|_~27_combout  & 
// ((\comb_3|altsyncram_component|auto_generated|ram_block1a53~PORTBDATAOUT0 ))) # (!\comb_3|altsyncram_component|auto_generated|mux5|_~27_combout  & (\comb_3|altsyncram_component|auto_generated|ram_block1a21~PORTBDATAOUT0 )))) # 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_b [0] & (\comb_3|altsyncram_component|auto_generated|mux5|_~27_combout ))

	.dataa(\comb_3|altsyncram_component|auto_generated|address_reg_b [0]),
	.datab(\comb_3|altsyncram_component|auto_generated|mux5|_~27_combout ),
	.datac(\comb_3|altsyncram_component|auto_generated|ram_block1a21~PORTBDATAOUT0 ),
	.datad(\comb_3|altsyncram_component|auto_generated|ram_block1a53~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux5|_~28_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~28 .lut_mask = 16'hEC64;
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y12_N8
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux5|_~25 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux5|_~25_combout  = (\comb_3|altsyncram_component|auto_generated|address_reg_b [1] & (((\comb_3|altsyncram_component|auto_generated|address_reg_b [0])))) # 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_b [1] & ((\comb_3|altsyncram_component|auto_generated|address_reg_b [0] & ((\comb_3|altsyncram_component|auto_generated|ram_block1a85~PORTBDATAOUT0 ))) # 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_b [0] & (\comb_3|altsyncram_component|auto_generated|ram_block1a69~PORTBDATAOUT0 ))))

	.dataa(\comb_3|altsyncram_component|auto_generated|address_reg_b [1]),
	.datab(\comb_3|altsyncram_component|auto_generated|ram_block1a69~PORTBDATAOUT0 ),
	.datac(\comb_3|altsyncram_component|auto_generated|ram_block1a85~PORTBDATAOUT0 ),
	.datad(\comb_3|altsyncram_component|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux5|_~25_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~25 .lut_mask = 16'hFA44;
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y12_N18
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux5|_~26 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux5|_~26_combout  = (\comb_3|altsyncram_component|auto_generated|address_reg_b [1] & ((\comb_3|altsyncram_component|auto_generated|mux5|_~25_combout  & 
// ((\comb_3|altsyncram_component|auto_generated|ram_block1a117~PORTBDATAOUT0 ))) # (!\comb_3|altsyncram_component|auto_generated|mux5|_~25_combout  & (\comb_3|altsyncram_component|auto_generated|ram_block1a101~PORTBDATAOUT0 )))) # 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_b [1] & (\comb_3|altsyncram_component|auto_generated|mux5|_~25_combout ))

	.dataa(\comb_3|altsyncram_component|auto_generated|address_reg_b [1]),
	.datab(\comb_3|altsyncram_component|auto_generated|mux5|_~25_combout ),
	.datac(\comb_3|altsyncram_component|auto_generated|ram_block1a101~PORTBDATAOUT0 ),
	.datad(\comb_3|altsyncram_component|auto_generated|ram_block1a117~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux5|_~26_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~26 .lut_mask = 16'hEC64;
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y12_N16
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux5|_~29 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux5|_~29_combout  = (\comb_3|altsyncram_component|auto_generated|address_reg_b [2] & ((\comb_3|altsyncram_component|auto_generated|mux5|_~26_combout ))) # 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_b [2] & (\comb_3|altsyncram_component|auto_generated|mux5|_~28_combout ))

	.dataa(\comb_3|altsyncram_component|auto_generated|mux5|_~28_combout ),
	.datab(gnd),
	.datac(\comb_3|altsyncram_component|auto_generated|address_reg_b [2]),
	.datad(\comb_3|altsyncram_component|auto_generated|mux5|_~26_combout ),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux5|_~29_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~29 .lut_mask = 16'hFA0A;
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y20_N16
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux5|_~32 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux5|_~32_combout  = (\comb_3|altsyncram_component|auto_generated|address_reg_b [1] & ((\comb_3|altsyncram_component|auto_generated|ram_block1a38~PORTBDATAOUT0 ) # 
// ((\comb_3|altsyncram_component|auto_generated|address_reg_b [0])))) # (!\comb_3|altsyncram_component|auto_generated|address_reg_b [1] & (((!\comb_3|altsyncram_component|auto_generated|address_reg_b [0] & 
// \comb_3|altsyncram_component|auto_generated|ram_block1a6~PORTBDATAOUT0 ))))

	.dataa(\comb_3|altsyncram_component|auto_generated|ram_block1a38~PORTBDATAOUT0 ),
	.datab(\comb_3|altsyncram_component|auto_generated|address_reg_b [1]),
	.datac(\comb_3|altsyncram_component|auto_generated|address_reg_b [0]),
	.datad(\comb_3|altsyncram_component|auto_generated|ram_block1a6~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux5|_~32_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~32 .lut_mask = 16'hCBC8;
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y20_N26
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux5|_~33 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux5|_~33_combout  = (\comb_3|altsyncram_component|auto_generated|address_reg_b [0] & ((\comb_3|altsyncram_component|auto_generated|mux5|_~32_combout  & 
// (\comb_3|altsyncram_component|auto_generated|ram_block1a54~PORTBDATAOUT0 )) # (!\comb_3|altsyncram_component|auto_generated|mux5|_~32_combout  & ((\comb_3|altsyncram_component|auto_generated|ram_block1a22~PORTBDATAOUT0 ))))) # 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_b [0] & (\comb_3|altsyncram_component|auto_generated|mux5|_~32_combout ))

	.dataa(\comb_3|altsyncram_component|auto_generated|address_reg_b [0]),
	.datab(\comb_3|altsyncram_component|auto_generated|mux5|_~32_combout ),
	.datac(\comb_3|altsyncram_component|auto_generated|ram_block1a54~PORTBDATAOUT0 ),
	.datad(\comb_3|altsyncram_component|auto_generated|ram_block1a22~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux5|_~33_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~33 .lut_mask = 16'hE6C4;
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y12_N6
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux5|_~30 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux5|_~30_combout  = (\comb_3|altsyncram_component|auto_generated|address_reg_b [1] & (((\comb_3|altsyncram_component|auto_generated|address_reg_b [0])))) # 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_b [1] & ((\comb_3|altsyncram_component|auto_generated|address_reg_b [0] & ((\comb_3|altsyncram_component|auto_generated|ram_block1a86~PORTBDATAOUT0 ))) # 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_b [0] & (\comb_3|altsyncram_component|auto_generated|ram_block1a70~PORTBDATAOUT0 ))))

	.dataa(\comb_3|altsyncram_component|auto_generated|ram_block1a70~PORTBDATAOUT0 ),
	.datab(\comb_3|altsyncram_component|auto_generated|ram_block1a86~PORTBDATAOUT0 ),
	.datac(\comb_3|altsyncram_component|auto_generated|address_reg_b [1]),
	.datad(\comb_3|altsyncram_component|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux5|_~30_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~30 .lut_mask = 16'hFC0A;
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y12_N24
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux5|_~31 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux5|_~31_combout  = (\comb_3|altsyncram_component|auto_generated|address_reg_b [1] & ((\comb_3|altsyncram_component|auto_generated|mux5|_~30_combout  & 
// ((\comb_3|altsyncram_component|auto_generated|ram_block1a118~PORTBDATAOUT0 ))) # (!\comb_3|altsyncram_component|auto_generated|mux5|_~30_combout  & (\comb_3|altsyncram_component|auto_generated|ram_block1a102~PORTBDATAOUT0 )))) # 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_b [1] & (((\comb_3|altsyncram_component|auto_generated|mux5|_~30_combout ))))

	.dataa(\comb_3|altsyncram_component|auto_generated|address_reg_b [1]),
	.datab(\comb_3|altsyncram_component|auto_generated|ram_block1a102~PORTBDATAOUT0 ),
	.datac(\comb_3|altsyncram_component|auto_generated|ram_block1a118~PORTBDATAOUT0 ),
	.datad(\comb_3|altsyncram_component|auto_generated|mux5|_~30_combout ),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux5|_~31_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~31 .lut_mask = 16'hF588;
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y12_N10
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux5|_~34 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux5|_~34_combout  = (\comb_3|altsyncram_component|auto_generated|address_reg_b [2] & ((\comb_3|altsyncram_component|auto_generated|mux5|_~31_combout ))) # 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_b [2] & (\comb_3|altsyncram_component|auto_generated|mux5|_~33_combout ))

	.dataa(\comb_3|altsyncram_component|auto_generated|address_reg_b [2]),
	.datab(gnd),
	.datac(\comb_3|altsyncram_component|auto_generated|mux5|_~33_combout ),
	.datad(\comb_3|altsyncram_component|auto_generated|mux5|_~31_combout ),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux5|_~34_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~34 .lut_mask = 16'hFA50;
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y20_N28
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux5|_~37 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux5|_~37_combout  = (\comb_3|altsyncram_component|auto_generated|address_reg_b [0] & (((\comb_3|altsyncram_component|auto_generated|address_reg_b [1])))) # 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_b [0] & ((\comb_3|altsyncram_component|auto_generated|address_reg_b [1] & ((\comb_3|altsyncram_component|auto_generated|ram_block1a39~PORTBDATAOUT0 ))) # 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_b [1] & (\comb_3|altsyncram_component|auto_generated|ram_block1a7~PORTBDATAOUT0 ))))

	.dataa(\comb_3|altsyncram_component|auto_generated|ram_block1a7~PORTBDATAOUT0 ),
	.datab(\comb_3|altsyncram_component|auto_generated|address_reg_b [0]),
	.datac(\comb_3|altsyncram_component|auto_generated|address_reg_b [1]),
	.datad(\comb_3|altsyncram_component|auto_generated|ram_block1a39~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux5|_~37_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~37 .lut_mask = 16'hF2C2;
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y20_N22
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux5|_~38 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux5|_~38_combout  = (\comb_3|altsyncram_component|auto_generated|address_reg_b [0] & ((\comb_3|altsyncram_component|auto_generated|mux5|_~37_combout  & 
// (\comb_3|altsyncram_component|auto_generated|ram_block1a55~PORTBDATAOUT0 )) # (!\comb_3|altsyncram_component|auto_generated|mux5|_~37_combout  & ((\comb_3|altsyncram_component|auto_generated|ram_block1a23~PORTBDATAOUT0 ))))) # 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_b [0] & (((\comb_3|altsyncram_component|auto_generated|mux5|_~37_combout ))))

	.dataa(\comb_3|altsyncram_component|auto_generated|ram_block1a55~PORTBDATAOUT0 ),
	.datab(\comb_3|altsyncram_component|auto_generated|address_reg_b [0]),
	.datac(\comb_3|altsyncram_component|auto_generated|ram_block1a23~PORTBDATAOUT0 ),
	.datad(\comb_3|altsyncram_component|auto_generated|mux5|_~37_combout ),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux5|_~38_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~38 .lut_mask = 16'hBBC0;
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y20_N12
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux5|_~35 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux5|_~35_combout  = (\comb_3|altsyncram_component|auto_generated|address_reg_b [0] & ((\comb_3|altsyncram_component|auto_generated|address_reg_b [1]) # 
// ((\comb_3|altsyncram_component|auto_generated|ram_block1a87~PORTBDATAOUT0 )))) # (!\comb_3|altsyncram_component|auto_generated|address_reg_b [0] & (!\comb_3|altsyncram_component|auto_generated|address_reg_b [1] & 
// (\comb_3|altsyncram_component|auto_generated|ram_block1a71~PORTBDATAOUT0 )))

	.dataa(\comb_3|altsyncram_component|auto_generated|address_reg_b [0]),
	.datab(\comb_3|altsyncram_component|auto_generated|address_reg_b [1]),
	.datac(\comb_3|altsyncram_component|auto_generated|ram_block1a71~PORTBDATAOUT0 ),
	.datad(\comb_3|altsyncram_component|auto_generated|ram_block1a87~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux5|_~35_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~35 .lut_mask = 16'hBA98;
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y20_N18
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux5|_~36 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux5|_~36_combout  = (\comb_3|altsyncram_component|auto_generated|mux5|_~35_combout  & (((\comb_3|altsyncram_component|auto_generated|ram_block1a119~PORTBDATAOUT0 ) # 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_b [1])))) # (!\comb_3|altsyncram_component|auto_generated|mux5|_~35_combout  & (\comb_3|altsyncram_component|auto_generated|ram_block1a103~PORTBDATAOUT0  & 
// (\comb_3|altsyncram_component|auto_generated|address_reg_b [1])))

	.dataa(\comb_3|altsyncram_component|auto_generated|mux5|_~35_combout ),
	.datab(\comb_3|altsyncram_component|auto_generated|ram_block1a103~PORTBDATAOUT0 ),
	.datac(\comb_3|altsyncram_component|auto_generated|address_reg_b [1]),
	.datad(\comb_3|altsyncram_component|auto_generated|ram_block1a119~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux5|_~36_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~36 .lut_mask = 16'hEA4A;
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y20_N20
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux5|_~39 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux5|_~39_combout  = (\comb_3|altsyncram_component|auto_generated|address_reg_b [2] & ((\comb_3|altsyncram_component|auto_generated|mux5|_~36_combout ))) # 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_b [2] & (\comb_3|altsyncram_component|auto_generated|mux5|_~38_combout ))

	.dataa(gnd),
	.datab(\comb_3|altsyncram_component|auto_generated|address_reg_b [2]),
	.datac(\comb_3|altsyncram_component|auto_generated|mux5|_~38_combout ),
	.datad(\comb_3|altsyncram_component|auto_generated|mux5|_~36_combout ),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux5|_~39_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~39 .lut_mask = 16'hFC30;
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N24
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux5|_~42 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux5|_~42_combout  = (\comb_3|altsyncram_component|auto_generated|address_reg_b [1] & (((\comb_3|altsyncram_component|auto_generated|address_reg_b [0]) # 
// (\comb_3|altsyncram_component|auto_generated|ram_block1a40~PORTBDATAOUT0 )))) # (!\comb_3|altsyncram_component|auto_generated|address_reg_b [1] & (\comb_3|altsyncram_component|auto_generated|ram_block1a8~PORTBDATAOUT0  & 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_b [0])))

	.dataa(\comb_3|altsyncram_component|auto_generated|ram_block1a8~PORTBDATAOUT0 ),
	.datab(\comb_3|altsyncram_component|auto_generated|address_reg_b [1]),
	.datac(\comb_3|altsyncram_component|auto_generated|address_reg_b [0]),
	.datad(\comb_3|altsyncram_component|auto_generated|ram_block1a40~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux5|_~42_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~42 .lut_mask = 16'hCEC2;
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N22
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux5|_~43 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux5|_~43_combout  = (\comb_3|altsyncram_component|auto_generated|mux5|_~42_combout  & (((\comb_3|altsyncram_component|auto_generated|ram_block1a56~PORTBDATAOUT0 ) # 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_b [0])))) # (!\comb_3|altsyncram_component|auto_generated|mux5|_~42_combout  & (\comb_3|altsyncram_component|auto_generated|ram_block1a24~PORTBDATAOUT0  & 
// (\comb_3|altsyncram_component|auto_generated|address_reg_b [0])))

	.dataa(\comb_3|altsyncram_component|auto_generated|ram_block1a24~PORTBDATAOUT0 ),
	.datab(\comb_3|altsyncram_component|auto_generated|mux5|_~42_combout ),
	.datac(\comb_3|altsyncram_component|auto_generated|address_reg_b [0]),
	.datad(\comb_3|altsyncram_component|auto_generated|ram_block1a56~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux5|_~43_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~43 .lut_mask = 16'hEC2C;
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N16
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux5|_~40 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux5|_~40_combout  = (\comb_3|altsyncram_component|auto_generated|address_reg_b [1] & (((\comb_3|altsyncram_component|auto_generated|address_reg_b [0])))) # 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_b [1] & ((\comb_3|altsyncram_component|auto_generated|address_reg_b [0] & ((\comb_3|altsyncram_component|auto_generated|ram_block1a88~PORTBDATAOUT0 ))) # 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_b [0] & (\comb_3|altsyncram_component|auto_generated|ram_block1a72~PORTBDATAOUT0 ))))

	.dataa(\comb_3|altsyncram_component|auto_generated|ram_block1a72~PORTBDATAOUT0 ),
	.datab(\comb_3|altsyncram_component|auto_generated|address_reg_b [1]),
	.datac(\comb_3|altsyncram_component|auto_generated|address_reg_b [0]),
	.datad(\comb_3|altsyncram_component|auto_generated|ram_block1a88~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux5|_~40_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~40 .lut_mask = 16'hF2C2;
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N18
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux5|_~41 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux5|_~41_combout  = (\comb_3|altsyncram_component|auto_generated|address_reg_b [1] & ((\comb_3|altsyncram_component|auto_generated|mux5|_~40_combout  & 
// ((\comb_3|altsyncram_component|auto_generated|ram_block1a120~PORTBDATAOUT0 ))) # (!\comb_3|altsyncram_component|auto_generated|mux5|_~40_combout  & (\comb_3|altsyncram_component|auto_generated|ram_block1a104~PORTBDATAOUT0 )))) # 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_b [1] & (((\comb_3|altsyncram_component|auto_generated|mux5|_~40_combout ))))

	.dataa(\comb_3|altsyncram_component|auto_generated|ram_block1a104~PORTBDATAOUT0 ),
	.datab(\comb_3|altsyncram_component|auto_generated|address_reg_b [1]),
	.datac(\comb_3|altsyncram_component|auto_generated|ram_block1a120~PORTBDATAOUT0 ),
	.datad(\comb_3|altsyncram_component|auto_generated|mux5|_~40_combout ),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux5|_~41_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~41 .lut_mask = 16'hF388;
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N20
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux5|_~44 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux5|_~44_combout  = (\comb_3|altsyncram_component|auto_generated|address_reg_b [2] & ((\comb_3|altsyncram_component|auto_generated|mux5|_~41_combout ))) # 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_b [2] & (\comb_3|altsyncram_component|auto_generated|mux5|_~43_combout ))

	.dataa(\comb_3|altsyncram_component|auto_generated|mux5|_~43_combout ),
	.datab(gnd),
	.datac(\comb_3|altsyncram_component|auto_generated|address_reg_b [2]),
	.datad(\comb_3|altsyncram_component|auto_generated|mux5|_~41_combout ),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux5|_~44_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~44 .lut_mask = 16'hFA0A;
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y27_N16
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux5|_~47 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux5|_~47_combout  = (\comb_3|altsyncram_component|auto_generated|address_reg_b [0] & (\comb_3|altsyncram_component|auto_generated|address_reg_b [1])) # 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_b [0] & ((\comb_3|altsyncram_component|auto_generated|address_reg_b [1] & ((\comb_3|altsyncram_component|auto_generated|ram_block1a41~PORTBDATAOUT0 ))) # 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_b [1] & (\comb_3|altsyncram_component|auto_generated|ram_block1a9~PORTBDATAOUT0 ))))

	.dataa(\comb_3|altsyncram_component|auto_generated|address_reg_b [0]),
	.datab(\comb_3|altsyncram_component|auto_generated|address_reg_b [1]),
	.datac(\comb_3|altsyncram_component|auto_generated|ram_block1a9~PORTBDATAOUT0 ),
	.datad(\comb_3|altsyncram_component|auto_generated|ram_block1a41~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux5|_~47_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~47 .lut_mask = 16'hDC98;
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y27_N26
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux5|_~48 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux5|_~48_combout  = (\comb_3|altsyncram_component|auto_generated|address_reg_b [0] & ((\comb_3|altsyncram_component|auto_generated|mux5|_~47_combout  & 
// ((\comb_3|altsyncram_component|auto_generated|ram_block1a57~PORTBDATAOUT0 ))) # (!\comb_3|altsyncram_component|auto_generated|mux5|_~47_combout  & (\comb_3|altsyncram_component|auto_generated|ram_block1a25~PORTBDATAOUT0 )))) # 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_b [0] & (((\comb_3|altsyncram_component|auto_generated|mux5|_~47_combout ))))

	.dataa(\comb_3|altsyncram_component|auto_generated|ram_block1a25~PORTBDATAOUT0 ),
	.datab(\comb_3|altsyncram_component|auto_generated|ram_block1a57~PORTBDATAOUT0 ),
	.datac(\comb_3|altsyncram_component|auto_generated|address_reg_b [0]),
	.datad(\comb_3|altsyncram_component|auto_generated|mux5|_~47_combout ),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux5|_~48_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~48 .lut_mask = 16'hCFA0;
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y27_N20
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux5|_~45 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux5|_~45_combout  = (\comb_3|altsyncram_component|auto_generated|address_reg_b [1] & (((\comb_3|altsyncram_component|auto_generated|address_reg_b [0])))) # 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_b [1] & ((\comb_3|altsyncram_component|auto_generated|address_reg_b [0] & ((\comb_3|altsyncram_component|auto_generated|ram_block1a89~PORTBDATAOUT0 ))) # 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_b [0] & (\comb_3|altsyncram_component|auto_generated|ram_block1a73~PORTBDATAOUT0 ))))

	.dataa(\comb_3|altsyncram_component|auto_generated|ram_block1a73~PORTBDATAOUT0 ),
	.datab(\comb_3|altsyncram_component|auto_generated|address_reg_b [1]),
	.datac(\comb_3|altsyncram_component|auto_generated|address_reg_b [0]),
	.datad(\comb_3|altsyncram_component|auto_generated|ram_block1a89~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux5|_~45_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~45 .lut_mask = 16'hF2C2;
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y27_N14
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux5|_~46 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux5|_~46_combout  = (\comb_3|altsyncram_component|auto_generated|mux5|_~45_combout  & (((\comb_3|altsyncram_component|auto_generated|ram_block1a121~PORTBDATAOUT0 ) # 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_b [1])))) # (!\comb_3|altsyncram_component|auto_generated|mux5|_~45_combout  & (\comb_3|altsyncram_component|auto_generated|ram_block1a105~PORTBDATAOUT0  & 
// (\comb_3|altsyncram_component|auto_generated|address_reg_b [1])))

	.dataa(\comb_3|altsyncram_component|auto_generated|ram_block1a105~PORTBDATAOUT0 ),
	.datab(\comb_3|altsyncram_component|auto_generated|mux5|_~45_combout ),
	.datac(\comb_3|altsyncram_component|auto_generated|address_reg_b [1]),
	.datad(\comb_3|altsyncram_component|auto_generated|ram_block1a121~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux5|_~46_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~46 .lut_mask = 16'hEC2C;
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y27_N12
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux5|_~49 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux5|_~49_combout  = (\comb_3|altsyncram_component|auto_generated|address_reg_b [2] & ((\comb_3|altsyncram_component|auto_generated|mux5|_~46_combout ))) # 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_b [2] & (\comb_3|altsyncram_component|auto_generated|mux5|_~48_combout ))

	.dataa(\comb_3|altsyncram_component|auto_generated|mux5|_~48_combout ),
	.datab(\comb_3|altsyncram_component|auto_generated|mux5|_~46_combout ),
	.datac(\comb_3|altsyncram_component|auto_generated|address_reg_b [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux5|_~49_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~49 .lut_mask = 16'hCACA;
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y12_N4
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux5|_~52 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux5|_~52_combout  = (\comb_3|altsyncram_component|auto_generated|address_reg_b [0] & (((\comb_3|altsyncram_component|auto_generated|address_reg_b [1])))) # 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_b [0] & ((\comb_3|altsyncram_component|auto_generated|address_reg_b [1] & ((\comb_3|altsyncram_component|auto_generated|ram_block1a42~PORTBDATAOUT0 ))) # 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_b [1] & (\comb_3|altsyncram_component|auto_generated|ram_block1a10~PORTBDATAOUT0 ))))

	.dataa(\comb_3|altsyncram_component|auto_generated|address_reg_b [0]),
	.datab(\comb_3|altsyncram_component|auto_generated|ram_block1a10~PORTBDATAOUT0 ),
	.datac(\comb_3|altsyncram_component|auto_generated|address_reg_b [1]),
	.datad(\comb_3|altsyncram_component|auto_generated|ram_block1a42~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux5|_~52_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~52 .lut_mask = 16'hF4A4;
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y12_N22
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux5|_~53 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux5|_~53_combout  = (\comb_3|altsyncram_component|auto_generated|address_reg_b [0] & ((\comb_3|altsyncram_component|auto_generated|mux5|_~52_combout  & 
// ((\comb_3|altsyncram_component|auto_generated|ram_block1a58~PORTBDATAOUT0 ))) # (!\comb_3|altsyncram_component|auto_generated|mux5|_~52_combout  & (\comb_3|altsyncram_component|auto_generated|ram_block1a26~PORTBDATAOUT0 )))) # 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_b [0] & (((\comb_3|altsyncram_component|auto_generated|mux5|_~52_combout ))))

	.dataa(\comb_3|altsyncram_component|auto_generated|address_reg_b [0]),
	.datab(\comb_3|altsyncram_component|auto_generated|ram_block1a26~PORTBDATAOUT0 ),
	.datac(\comb_3|altsyncram_component|auto_generated|mux5|_~52_combout ),
	.datad(\comb_3|altsyncram_component|auto_generated|ram_block1a58~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux5|_~53_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~53 .lut_mask = 16'hF858;
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y12_N12
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux5|_~50 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux5|_~50_combout  = (\comb_3|altsyncram_component|auto_generated|address_reg_b [0] & ((\comb_3|altsyncram_component|auto_generated|ram_block1a90~PORTBDATAOUT0 ) # 
// ((\comb_3|altsyncram_component|auto_generated|address_reg_b [1])))) # (!\comb_3|altsyncram_component|auto_generated|address_reg_b [0] & (((!\comb_3|altsyncram_component|auto_generated|address_reg_b [1] & 
// \comb_3|altsyncram_component|auto_generated|ram_block1a74~PORTBDATAOUT0 ))))

	.dataa(\comb_3|altsyncram_component|auto_generated|address_reg_b [0]),
	.datab(\comb_3|altsyncram_component|auto_generated|ram_block1a90~PORTBDATAOUT0 ),
	.datac(\comb_3|altsyncram_component|auto_generated|address_reg_b [1]),
	.datad(\comb_3|altsyncram_component|auto_generated|ram_block1a74~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux5|_~50_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~50 .lut_mask = 16'hADA8;
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y12_N2
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux5|_~51 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux5|_~51_combout  = (\comb_3|altsyncram_component|auto_generated|mux5|_~50_combout  & ((\comb_3|altsyncram_component|auto_generated|ram_block1a122~PORTBDATAOUT0 ) # 
// ((!\comb_3|altsyncram_component|auto_generated|address_reg_b [1])))) # (!\comb_3|altsyncram_component|auto_generated|mux5|_~50_combout  & (((\comb_3|altsyncram_component|auto_generated|address_reg_b [1] & 
// \comb_3|altsyncram_component|auto_generated|ram_block1a106~PORTBDATAOUT0 ))))

	.dataa(\comb_3|altsyncram_component|auto_generated|mux5|_~50_combout ),
	.datab(\comb_3|altsyncram_component|auto_generated|ram_block1a122~PORTBDATAOUT0 ),
	.datac(\comb_3|altsyncram_component|auto_generated|address_reg_b [1]),
	.datad(\comb_3|altsyncram_component|auto_generated|ram_block1a106~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux5|_~51_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~51 .lut_mask = 16'hDA8A;
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y12_N20
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux5|_~54 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux5|_~54_combout  = (\comb_3|altsyncram_component|auto_generated|address_reg_b [2] & ((\comb_3|altsyncram_component|auto_generated|mux5|_~51_combout ))) # 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_b [2] & (\comb_3|altsyncram_component|auto_generated|mux5|_~53_combout ))

	.dataa(\comb_3|altsyncram_component|auto_generated|mux5|_~53_combout ),
	.datab(gnd),
	.datac(\comb_3|altsyncram_component|auto_generated|address_reg_b [2]),
	.datad(\comb_3|altsyncram_component|auto_generated|mux5|_~51_combout ),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux5|_~54_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~54 .lut_mask = 16'hFA0A;
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y20_N6
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux5|_~57 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux5|_~57_combout  = (\comb_3|altsyncram_component|auto_generated|address_reg_b [0] & (\comb_3|altsyncram_component|auto_generated|address_reg_b [1])) # 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_b [0] & ((\comb_3|altsyncram_component|auto_generated|address_reg_b [1] & (\comb_3|altsyncram_component|auto_generated|ram_block1a43~PORTBDATAOUT0 )) # 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_b [1] & ((\comb_3|altsyncram_component|auto_generated|ram_block1a11~PORTBDATAOUT0 )))))

	.dataa(\comb_3|altsyncram_component|auto_generated|address_reg_b [0]),
	.datab(\comb_3|altsyncram_component|auto_generated|address_reg_b [1]),
	.datac(\comb_3|altsyncram_component|auto_generated|ram_block1a43~PORTBDATAOUT0 ),
	.datad(\comb_3|altsyncram_component|auto_generated|ram_block1a11~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux5|_~57_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~57 .lut_mask = 16'hD9C8;
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y20_N4
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux5|_~58 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux5|_~58_combout  = (\comb_3|altsyncram_component|auto_generated|address_reg_b [0] & ((\comb_3|altsyncram_component|auto_generated|mux5|_~57_combout  & 
// ((\comb_3|altsyncram_component|auto_generated|ram_block1a59~PORTBDATAOUT0 ))) # (!\comb_3|altsyncram_component|auto_generated|mux5|_~57_combout  & (\comb_3|altsyncram_component|auto_generated|ram_block1a27~PORTBDATAOUT0 )))) # 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_b [0] & (((\comb_3|altsyncram_component|auto_generated|mux5|_~57_combout ))))

	.dataa(\comb_3|altsyncram_component|auto_generated|ram_block1a27~PORTBDATAOUT0 ),
	.datab(\comb_3|altsyncram_component|auto_generated|ram_block1a59~PORTBDATAOUT0 ),
	.datac(\comb_3|altsyncram_component|auto_generated|address_reg_b [0]),
	.datad(\comb_3|altsyncram_component|auto_generated|mux5|_~57_combout ),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux5|_~58_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~58 .lut_mask = 16'hCFA0;
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y20_N10
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux5|_~55 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux5|_~55_combout  = (\comb_3|altsyncram_component|auto_generated|address_reg_b [0] & ((\comb_3|altsyncram_component|auto_generated|address_reg_b [1]) # 
// ((\comb_3|altsyncram_component|auto_generated|ram_block1a91~PORTBDATAOUT0 )))) # (!\comb_3|altsyncram_component|auto_generated|address_reg_b [0] & (!\comb_3|altsyncram_component|auto_generated|address_reg_b [1] & 
// ((\comb_3|altsyncram_component|auto_generated|ram_block1a75~PORTBDATAOUT0 ))))

	.dataa(\comb_3|altsyncram_component|auto_generated|address_reg_b [0]),
	.datab(\comb_3|altsyncram_component|auto_generated|address_reg_b [1]),
	.datac(\comb_3|altsyncram_component|auto_generated|ram_block1a91~PORTBDATAOUT0 ),
	.datad(\comb_3|altsyncram_component|auto_generated|ram_block1a75~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux5|_~55_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~55 .lut_mask = 16'hB9A8;
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y20_N28
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux5|_~56 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux5|_~56_combout  = (\comb_3|altsyncram_component|auto_generated|mux5|_~55_combout  & (((\comb_3|altsyncram_component|auto_generated|ram_block1a123~PORTBDATAOUT0 )) # 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_b [1]))) # (!\comb_3|altsyncram_component|auto_generated|mux5|_~55_combout  & (\comb_3|altsyncram_component|auto_generated|address_reg_b [1] & 
// (\comb_3|altsyncram_component|auto_generated|ram_block1a107~PORTBDATAOUT0 )))

	.dataa(\comb_3|altsyncram_component|auto_generated|mux5|_~55_combout ),
	.datab(\comb_3|altsyncram_component|auto_generated|address_reg_b [1]),
	.datac(\comb_3|altsyncram_component|auto_generated|ram_block1a107~PORTBDATAOUT0 ),
	.datad(\comb_3|altsyncram_component|auto_generated|ram_block1a123~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux5|_~56_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~56 .lut_mask = 16'hEA62;
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y20_N30
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux5|_~59 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux5|_~59_combout  = (\comb_3|altsyncram_component|auto_generated|address_reg_b [2] & ((\comb_3|altsyncram_component|auto_generated|mux5|_~56_combout ))) # 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_b [2] & (\comb_3|altsyncram_component|auto_generated|mux5|_~58_combout ))

	.dataa(gnd),
	.datab(\comb_3|altsyncram_component|auto_generated|address_reg_b [2]),
	.datac(\comb_3|altsyncram_component|auto_generated|mux5|_~58_combout ),
	.datad(\comb_3|altsyncram_component|auto_generated|mux5|_~56_combout ),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux5|_~59_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~59 .lut_mask = 16'hFC30;
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y20_N24
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux5|_~60 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux5|_~60_combout  = (\comb_3|altsyncram_component|auto_generated|address_reg_b [1] & (((\comb_3|altsyncram_component|auto_generated|address_reg_b [0])))) # 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_b [1] & ((\comb_3|altsyncram_component|auto_generated|address_reg_b [0] & ((\comb_3|altsyncram_component|auto_generated|ram_block1a92~PORTBDATAOUT0 ))) # 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_b [0] & (\comb_3|altsyncram_component|auto_generated|ram_block1a76~PORTBDATAOUT0 ))))

	.dataa(\comb_3|altsyncram_component|auto_generated|ram_block1a76~PORTBDATAOUT0 ),
	.datab(\comb_3|altsyncram_component|auto_generated|address_reg_b [1]),
	.datac(\comb_3|altsyncram_component|auto_generated|address_reg_b [0]),
	.datad(\comb_3|altsyncram_component|auto_generated|ram_block1a92~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux5|_~60_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~60 .lut_mask = 16'hF2C2;
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y20_N22
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux5|_~61 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux5|_~61_combout  = (\comb_3|altsyncram_component|auto_generated|address_reg_b [1] & ((\comb_3|altsyncram_component|auto_generated|mux5|_~60_combout  & 
// ((\comb_3|altsyncram_component|auto_generated|ram_block1a124~PORTBDATAOUT0 ))) # (!\comb_3|altsyncram_component|auto_generated|mux5|_~60_combout  & (\comb_3|altsyncram_component|auto_generated|ram_block1a108~PORTBDATAOUT0 )))) # 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_b [1] & (((\comb_3|altsyncram_component|auto_generated|mux5|_~60_combout ))))

	.dataa(\comb_3|altsyncram_component|auto_generated|ram_block1a108~PORTBDATAOUT0 ),
	.datab(\comb_3|altsyncram_component|auto_generated|address_reg_b [1]),
	.datac(\comb_3|altsyncram_component|auto_generated|ram_block1a124~PORTBDATAOUT0 ),
	.datad(\comb_3|altsyncram_component|auto_generated|mux5|_~60_combout ),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux5|_~61_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~61 .lut_mask = 16'hF388;
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N0
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux5|_~62 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux5|_~62_combout  = (\comb_3|altsyncram_component|auto_generated|address_reg_b [1] & (((\comb_3|altsyncram_component|auto_generated|address_reg_b [0]) # 
// (\comb_3|altsyncram_component|auto_generated|ram_block1a44~PORTBDATAOUT0 )))) # (!\comb_3|altsyncram_component|auto_generated|address_reg_b [1] & (\comb_3|altsyncram_component|auto_generated|ram_block1a12~PORTBDATAOUT0  & 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_b [0])))

	.dataa(\comb_3|altsyncram_component|auto_generated|address_reg_b [1]),
	.datab(\comb_3|altsyncram_component|auto_generated|ram_block1a12~PORTBDATAOUT0 ),
	.datac(\comb_3|altsyncram_component|auto_generated|address_reg_b [0]),
	.datad(\comb_3|altsyncram_component|auto_generated|ram_block1a44~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux5|_~62_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~62 .lut_mask = 16'hAEA4;
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y20_N8
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux5|_~63 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux5|_~63_combout  = (\comb_3|altsyncram_component|auto_generated|address_reg_b [0] & ((\comb_3|altsyncram_component|auto_generated|mux5|_~62_combout  & 
// ((\comb_3|altsyncram_component|auto_generated|ram_block1a60~PORTBDATAOUT0 ))) # (!\comb_3|altsyncram_component|auto_generated|mux5|_~62_combout  & (\comb_3|altsyncram_component|auto_generated|ram_block1a28~PORTBDATAOUT0 )))) # 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_b [0] & (((\comb_3|altsyncram_component|auto_generated|mux5|_~62_combout ))))

	.dataa(\comb_3|altsyncram_component|auto_generated|address_reg_b [0]),
	.datab(\comb_3|altsyncram_component|auto_generated|ram_block1a28~PORTBDATAOUT0 ),
	.datac(\comb_3|altsyncram_component|auto_generated|ram_block1a60~PORTBDATAOUT0 ),
	.datad(\comb_3|altsyncram_component|auto_generated|mux5|_~62_combout ),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux5|_~63_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~63 .lut_mask = 16'hF588;
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y20_N14
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux5|_~64 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux5|_~64_combout  = (\comb_3|altsyncram_component|auto_generated|address_reg_b [2] & (\comb_3|altsyncram_component|auto_generated|mux5|_~61_combout )) # 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_b [2] & ((\comb_3|altsyncram_component|auto_generated|mux5|_~63_combout )))

	.dataa(\comb_3|altsyncram_component|auto_generated|mux5|_~61_combout ),
	.datab(\comb_3|altsyncram_component|auto_generated|address_reg_b [2]),
	.datac(\comb_3|altsyncram_component|auto_generated|mux5|_~63_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux5|_~64_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~64 .lut_mask = 16'hB8B8;
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y12_N14
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux5|_~67 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux5|_~67_combout  = (\comb_3|altsyncram_component|auto_generated|address_reg_b [0] & (((\comb_3|altsyncram_component|auto_generated|address_reg_b [1])))) # 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_b [0] & ((\comb_3|altsyncram_component|auto_generated|address_reg_b [1] & ((\comb_3|altsyncram_component|auto_generated|ram_block1a45~PORTBDATAOUT0 ))) # 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_b [1] & (\comb_3|altsyncram_component|auto_generated|ram_block1a13~PORTBDATAOUT0 ))))

	.dataa(\comb_3|altsyncram_component|auto_generated|address_reg_b [0]),
	.datab(\comb_3|altsyncram_component|auto_generated|ram_block1a13~PORTBDATAOUT0 ),
	.datac(\comb_3|altsyncram_component|auto_generated|address_reg_b [1]),
	.datad(\comb_3|altsyncram_component|auto_generated|ram_block1a45~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux5|_~67_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~67 .lut_mask = 16'hF4A4;
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y12_N28
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux5|_~68 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux5|_~68_combout  = (\comb_3|altsyncram_component|auto_generated|address_reg_b [0] & ((\comb_3|altsyncram_component|auto_generated|mux5|_~67_combout  & 
// ((\comb_3|altsyncram_component|auto_generated|ram_block1a61~PORTBDATAOUT0 ))) # (!\comb_3|altsyncram_component|auto_generated|mux5|_~67_combout  & (\comb_3|altsyncram_component|auto_generated|ram_block1a29~PORTBDATAOUT0 )))) # 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_b [0] & (((\comb_3|altsyncram_component|auto_generated|mux5|_~67_combout ))))

	.dataa(\comb_3|altsyncram_component|auto_generated|address_reg_b [0]),
	.datab(\comb_3|altsyncram_component|auto_generated|ram_block1a29~PORTBDATAOUT0 ),
	.datac(\comb_3|altsyncram_component|auto_generated|mux5|_~67_combout ),
	.datad(\comb_3|altsyncram_component|auto_generated|ram_block1a61~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux5|_~68_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~68 .lut_mask = 16'hF858;
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y11_N10
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux5|_~65 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux5|_~65_combout  = (\comb_3|altsyncram_component|auto_generated|address_reg_b [0] & ((\comb_3|altsyncram_component|auto_generated|address_reg_b [1]) # 
// ((\comb_3|altsyncram_component|auto_generated|ram_block1a93~PORTBDATAOUT0 )))) # (!\comb_3|altsyncram_component|auto_generated|address_reg_b [0] & (!\comb_3|altsyncram_component|auto_generated|address_reg_b [1] & 
// ((\comb_3|altsyncram_component|auto_generated|ram_block1a77~PORTBDATAOUT0 ))))

	.dataa(\comb_3|altsyncram_component|auto_generated|address_reg_b [0]),
	.datab(\comb_3|altsyncram_component|auto_generated|address_reg_b [1]),
	.datac(\comb_3|altsyncram_component|auto_generated|ram_block1a93~PORTBDATAOUT0 ),
	.datad(\comb_3|altsyncram_component|auto_generated|ram_block1a77~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux5|_~65_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~65 .lut_mask = 16'hB9A8;
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y11_N0
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux5|_~66 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux5|_~66_combout  = (\comb_3|altsyncram_component|auto_generated|address_reg_b [1] & ((\comb_3|altsyncram_component|auto_generated|mux5|_~65_combout  & 
// (\comb_3|altsyncram_component|auto_generated|ram_block1a125~PORTBDATAOUT0 )) # (!\comb_3|altsyncram_component|auto_generated|mux5|_~65_combout  & ((\comb_3|altsyncram_component|auto_generated|ram_block1a109~PORTBDATAOUT0 ))))) # 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_b [1] & (((\comb_3|altsyncram_component|auto_generated|mux5|_~65_combout ))))

	.dataa(\comb_3|altsyncram_component|auto_generated|ram_block1a125~PORTBDATAOUT0 ),
	.datab(\comb_3|altsyncram_component|auto_generated|ram_block1a109~PORTBDATAOUT0 ),
	.datac(\comb_3|altsyncram_component|auto_generated|address_reg_b [1]),
	.datad(\comb_3|altsyncram_component|auto_generated|mux5|_~65_combout ),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux5|_~66_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~66 .lut_mask = 16'hAFC0;
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y11_N18
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux5|_~69 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux5|_~69_combout  = (\comb_3|altsyncram_component|auto_generated|address_reg_b [2] & ((\comb_3|altsyncram_component|auto_generated|mux5|_~66_combout ))) # 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_b [2] & (\comb_3|altsyncram_component|auto_generated|mux5|_~68_combout ))

	.dataa(gnd),
	.datab(\comb_3|altsyncram_component|auto_generated|address_reg_b [2]),
	.datac(\comb_3|altsyncram_component|auto_generated|mux5|_~68_combout ),
	.datad(\comb_3|altsyncram_component|auto_generated|mux5|_~66_combout ),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux5|_~69_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~69 .lut_mask = 16'hFC30;
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y11_N28
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux5|_~72 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux5|_~72_combout  = (\comb_3|altsyncram_component|auto_generated|address_reg_b [1] & (((\comb_3|altsyncram_component|auto_generated|address_reg_b [0]) # 
// (\comb_3|altsyncram_component|auto_generated|ram_block1a46~PORTBDATAOUT0 )))) # (!\comb_3|altsyncram_component|auto_generated|address_reg_b [1] & (\comb_3|altsyncram_component|auto_generated|ram_block1a14~PORTBDATAOUT0  & 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_b [0])))

	.dataa(\comb_3|altsyncram_component|auto_generated|ram_block1a14~PORTBDATAOUT0 ),
	.datab(\comb_3|altsyncram_component|auto_generated|address_reg_b [1]),
	.datac(\comb_3|altsyncram_component|auto_generated|address_reg_b [0]),
	.datad(\comb_3|altsyncram_component|auto_generated|ram_block1a46~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux5|_~72_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~72 .lut_mask = 16'hCEC2;
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y11_N30
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux5|_~73 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux5|_~73_combout  = (\comb_3|altsyncram_component|auto_generated|address_reg_b [0] & ((\comb_3|altsyncram_component|auto_generated|mux5|_~72_combout  & 
// (\comb_3|altsyncram_component|auto_generated|ram_block1a62~PORTBDATAOUT0 )) # (!\comb_3|altsyncram_component|auto_generated|mux5|_~72_combout  & ((\comb_3|altsyncram_component|auto_generated|ram_block1a30~PORTBDATAOUT0 ))))) # 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_b [0] & (\comb_3|altsyncram_component|auto_generated|mux5|_~72_combout ))

	.dataa(\comb_3|altsyncram_component|auto_generated|address_reg_b [0]),
	.datab(\comb_3|altsyncram_component|auto_generated|mux5|_~72_combout ),
	.datac(\comb_3|altsyncram_component|auto_generated|ram_block1a62~PORTBDATAOUT0 ),
	.datad(\comb_3|altsyncram_component|auto_generated|ram_block1a30~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux5|_~73_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~73 .lut_mask = 16'hE6C4;
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y11_N4
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux5|_~70 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux5|_~70_combout  = (\comb_3|altsyncram_component|auto_generated|address_reg_b [0] & (((\comb_3|altsyncram_component|auto_generated|address_reg_b [1]) # 
// (\comb_3|altsyncram_component|auto_generated|ram_block1a94~PORTBDATAOUT0 )))) # (!\comb_3|altsyncram_component|auto_generated|address_reg_b [0] & (\comb_3|altsyncram_component|auto_generated|ram_block1a78~PORTBDATAOUT0  & 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_b [1])))

	.dataa(\comb_3|altsyncram_component|auto_generated|ram_block1a78~PORTBDATAOUT0 ),
	.datab(\comb_3|altsyncram_component|auto_generated|address_reg_b [0]),
	.datac(\comb_3|altsyncram_component|auto_generated|address_reg_b [1]),
	.datad(\comb_3|altsyncram_component|auto_generated|ram_block1a94~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux5|_~70_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~70 .lut_mask = 16'hCEC2;
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y11_N0
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux5|_~71 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux5|_~71_combout  = (\comb_3|altsyncram_component|auto_generated|mux5|_~70_combout  & ((\comb_3|altsyncram_component|auto_generated|ram_block1a126~PORTBDATAOUT0 ) # 
// ((!\comb_3|altsyncram_component|auto_generated|address_reg_b [1])))) # (!\comb_3|altsyncram_component|auto_generated|mux5|_~70_combout  & (((\comb_3|altsyncram_component|auto_generated|address_reg_b [1] & 
// \comb_3|altsyncram_component|auto_generated|ram_block1a110~PORTBDATAOUT0 ))))

	.dataa(\comb_3|altsyncram_component|auto_generated|ram_block1a126~PORTBDATAOUT0 ),
	.datab(\comb_3|altsyncram_component|auto_generated|mux5|_~70_combout ),
	.datac(\comb_3|altsyncram_component|auto_generated|address_reg_b [1]),
	.datad(\comb_3|altsyncram_component|auto_generated|ram_block1a110~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux5|_~71_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~71 .lut_mask = 16'hBC8C;
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y11_N16
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux5|_~74 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux5|_~74_combout  = (\comb_3|altsyncram_component|auto_generated|address_reg_b [2] & ((\comb_3|altsyncram_component|auto_generated|mux5|_~71_combout ))) # 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_b [2] & (\comb_3|altsyncram_component|auto_generated|mux5|_~73_combout ))

	.dataa(gnd),
	.datab(\comb_3|altsyncram_component|auto_generated|address_reg_b [2]),
	.datac(\comb_3|altsyncram_component|auto_generated|mux5|_~73_combout ),
	.datad(\comb_3|altsyncram_component|auto_generated|mux5|_~71_combout ),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux5|_~74_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~74 .lut_mask = 16'hFC30;
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y11_N18
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux5|_~75 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux5|_~75_combout  = (\comb_3|altsyncram_component|auto_generated|address_reg_b [0] & (((\comb_3|altsyncram_component|auto_generated|address_reg_b [1]) # 
// (\comb_3|altsyncram_component|auto_generated|ram_block1a95~PORTBDATAOUT0 )))) # (!\comb_3|altsyncram_component|auto_generated|address_reg_b [0] & (\comb_3|altsyncram_component|auto_generated|ram_block1a79~PORTBDATAOUT0  & 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_b [1])))

	.dataa(\comb_3|altsyncram_component|auto_generated|ram_block1a79~PORTBDATAOUT0 ),
	.datab(\comb_3|altsyncram_component|auto_generated|address_reg_b [0]),
	.datac(\comb_3|altsyncram_component|auto_generated|address_reg_b [1]),
	.datad(\comb_3|altsyncram_component|auto_generated|ram_block1a95~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux5|_~75_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~75 .lut_mask = 16'hCEC2;
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y11_N28
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux5|_~76 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux5|_~76_combout  = (\comb_3|altsyncram_component|auto_generated|address_reg_b [1] & ((\comb_3|altsyncram_component|auto_generated|mux5|_~75_combout  & 
// ((\comb_3|altsyncram_component|auto_generated|ram_block1a127~PORTBDATAOUT0 ))) # (!\comb_3|altsyncram_component|auto_generated|mux5|_~75_combout  & (\comb_3|altsyncram_component|auto_generated|ram_block1a111~PORTBDATAOUT0 )))) # 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_b [1] & (((\comb_3|altsyncram_component|auto_generated|mux5|_~75_combout ))))

	.dataa(\comb_3|altsyncram_component|auto_generated|ram_block1a111~PORTBDATAOUT0 ),
	.datab(\comb_3|altsyncram_component|auto_generated|ram_block1a127~PORTBDATAOUT0 ),
	.datac(\comb_3|altsyncram_component|auto_generated|address_reg_b [1]),
	.datad(\comb_3|altsyncram_component|auto_generated|mux5|_~75_combout ),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux5|_~76_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~76 .lut_mask = 16'hCFA0;
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y16_N10
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux5|_~77 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux5|_~77_combout  = (\comb_3|altsyncram_component|auto_generated|address_reg_b [0] & (((\comb_3|altsyncram_component|auto_generated|address_reg_b [1])))) # 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_b [0] & ((\comb_3|altsyncram_component|auto_generated|address_reg_b [1] & (\comb_3|altsyncram_component|auto_generated|ram_block1a47~PORTBDATAOUT0 )) # 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_b [1] & ((\comb_3|altsyncram_component|auto_generated|ram_block1a15~PORTBDATAOUT0 )))))

	.dataa(\comb_3|altsyncram_component|auto_generated|ram_block1a47~PORTBDATAOUT0 ),
	.datab(\comb_3|altsyncram_component|auto_generated|address_reg_b [0]),
	.datac(\comb_3|altsyncram_component|auto_generated|ram_block1a15~PORTBDATAOUT0 ),
	.datad(\comb_3|altsyncram_component|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux5|_~77_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~77 .lut_mask = 16'hEE30;
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y16_N4
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux5|_~78 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux5|_~78_combout  = (\comb_3|altsyncram_component|auto_generated|address_reg_b [0] & ((\comb_3|altsyncram_component|auto_generated|mux5|_~77_combout  & 
// ((\comb_3|altsyncram_component|auto_generated|ram_block1a63~PORTBDATAOUT0 ))) # (!\comb_3|altsyncram_component|auto_generated|mux5|_~77_combout  & (\comb_3|altsyncram_component|auto_generated|ram_block1a31~PORTBDATAOUT0 )))) # 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_b [0] & (((\comb_3|altsyncram_component|auto_generated|mux5|_~77_combout ))))

	.dataa(\comb_3|altsyncram_component|auto_generated|ram_block1a31~PORTBDATAOUT0 ),
	.datab(\comb_3|altsyncram_component|auto_generated|ram_block1a63~PORTBDATAOUT0 ),
	.datac(\comb_3|altsyncram_component|auto_generated|address_reg_b [0]),
	.datad(\comb_3|altsyncram_component|auto_generated|mux5|_~77_combout ),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux5|_~78_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~78 .lut_mask = 16'hCFA0;
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y11_N6
cycloneive_lcell_comb \comb_3|altsyncram_component|auto_generated|mux5|_~79 (
// Equation(s):
// \comb_3|altsyncram_component|auto_generated|mux5|_~79_combout  = (\comb_3|altsyncram_component|auto_generated|address_reg_b [2] & (\comb_3|altsyncram_component|auto_generated|mux5|_~76_combout )) # 
// (!\comb_3|altsyncram_component|auto_generated|address_reg_b [2] & ((\comb_3|altsyncram_component|auto_generated|mux5|_~78_combout )))

	.dataa(gnd),
	.datab(\comb_3|altsyncram_component|auto_generated|address_reg_b [2]),
	.datac(\comb_3|altsyncram_component|auto_generated|mux5|_~76_combout ),
	.datad(\comb_3|altsyncram_component|auto_generated|mux5|_~78_combout ),
	.cin(gnd),
	.combout(\comb_3|altsyncram_component|auto_generated|mux5|_~79_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~79 .lut_mask = 16'hF3C0;
defparam \comb_3|altsyncram_component|auto_generated|mux5|_~79 .sum_lutc_input = "datac";
// synopsys translate_on

assign Memory_Out[0] = \Memory_Out[0]~output_o ;

assign Memory_Out[1] = \Memory_Out[1]~output_o ;

assign Memory_Out[2] = \Memory_Out[2]~output_o ;

assign Memory_Out[3] = \Memory_Out[3]~output_o ;

assign Memory_Out[4] = \Memory_Out[4]~output_o ;

assign Memory_Out[5] = \Memory_Out[5]~output_o ;

assign Memory_Out[6] = \Memory_Out[6]~output_o ;

assign Memory_Out[7] = \Memory_Out[7]~output_o ;

assign Memory_Out[8] = \Memory_Out[8]~output_o ;

assign Memory_Out[9] = \Memory_Out[9]~output_o ;

assign Memory_Out[10] = \Memory_Out[10]~output_o ;

assign Memory_Out[11] = \Memory_Out[11]~output_o ;

assign Memory_Out[12] = \Memory_Out[12]~output_o ;

assign Memory_Out[13] = \Memory_Out[13]~output_o ;

assign Memory_Out[14] = \Memory_Out[14]~output_o ;

assign Memory_Out[15] = \Memory_Out[15]~output_o ;

assign View_Out[0] = \View_Out[0]~output_o ;

assign View_Out[1] = \View_Out[1]~output_o ;

assign View_Out[2] = \View_Out[2]~output_o ;

assign View_Out[3] = \View_Out[3]~output_o ;

assign View_Out[4] = \View_Out[4]~output_o ;

assign View_Out[5] = \View_Out[5]~output_o ;

assign View_Out[6] = \View_Out[6]~output_o ;

assign View_Out[7] = \View_Out[7]~output_o ;

assign View_Out[8] = \View_Out[8]~output_o ;

assign View_Out[9] = \View_Out[9]~output_o ;

assign View_Out[10] = \View_Out[10]~output_o ;

assign View_Out[11] = \View_Out[11]~output_o ;

assign View_Out[12] = \View_Out[12]~output_o ;

assign View_Out[13] = \View_Out[13]~output_o ;

assign View_Out[14] = \View_Out[14]~output_o ;

assign View_Out[15] = \View_Out[15]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
