#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1f685b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1f68740 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1f592d0 .functor NOT 1, L_0x1fca1d0, C4<0>, C4<0>, C4<0>;
L_0x1fc9fb0 .functor XOR 2, L_0x1fc9e70, L_0x1fc9f10, C4<00>, C4<00>;
L_0x1fca0c0 .functor XOR 2, L_0x1fc9fb0, L_0x1fca020, C4<00>, C4<00>;
v0x1fc03c0_0 .net *"_ivl_10", 1 0, L_0x1fca020;  1 drivers
v0x1fc04c0_0 .net *"_ivl_12", 1 0, L_0x1fca0c0;  1 drivers
v0x1fc05a0_0 .net *"_ivl_2", 1 0, L_0x1fc3780;  1 drivers
v0x1fc0660_0 .net *"_ivl_4", 1 0, L_0x1fc9e70;  1 drivers
v0x1fc0740_0 .net *"_ivl_6", 1 0, L_0x1fc9f10;  1 drivers
v0x1fc0870_0 .net *"_ivl_8", 1 0, L_0x1fc9fb0;  1 drivers
v0x1fc0950_0 .net "a", 0 0, v0x1fba600_0;  1 drivers
v0x1fc09f0_0 .net "b", 0 0, v0x1fba6a0_0;  1 drivers
v0x1fc0a90_0 .net "c", 0 0, v0x1fba740_0;  1 drivers
v0x1fc0b30_0 .var "clk", 0 0;
v0x1fc0bd0_0 .net "d", 0 0, v0x1fba880_0;  1 drivers
v0x1fc0c70_0 .net "out_pos_dut", 0 0, L_0x1fc9a80;  1 drivers
v0x1fc0d10_0 .net "out_pos_ref", 0 0, L_0x1fc2240;  1 drivers
v0x1fc0db0_0 .net "out_sop_dut", 0 0, L_0x1fc3ac0;  1 drivers
v0x1fc0e50_0 .net "out_sop_ref", 0 0, L_0x1f94db0;  1 drivers
v0x1fc0ef0_0 .var/2u "stats1", 223 0;
v0x1fc0f90_0 .var/2u "strobe", 0 0;
v0x1fc1030_0 .net "tb_match", 0 0, L_0x1fca1d0;  1 drivers
v0x1fc1100_0 .net "tb_mismatch", 0 0, L_0x1f592d0;  1 drivers
v0x1fc11a0_0 .net "wavedrom_enable", 0 0, v0x1fbab50_0;  1 drivers
v0x1fc1270_0 .net "wavedrom_title", 511 0, v0x1fbabf0_0;  1 drivers
L_0x1fc3780 .concat [ 1 1 0 0], L_0x1fc2240, L_0x1f94db0;
L_0x1fc9e70 .concat [ 1 1 0 0], L_0x1fc2240, L_0x1f94db0;
L_0x1fc9f10 .concat [ 1 1 0 0], L_0x1fc9a80, L_0x1fc3ac0;
L_0x1fca020 .concat [ 1 1 0 0], L_0x1fc2240, L_0x1f94db0;
L_0x1fca1d0 .cmp/eeq 2, L_0x1fc3780, L_0x1fca0c0;
S_0x1f688d0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1f68740;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1f596b0 .functor AND 1, v0x1fba740_0, v0x1fba880_0, C4<1>, C4<1>;
L_0x1f59a90 .functor NOT 1, v0x1fba600_0, C4<0>, C4<0>, C4<0>;
L_0x1f59e70 .functor NOT 1, v0x1fba6a0_0, C4<0>, C4<0>, C4<0>;
L_0x1f5a0f0 .functor AND 1, L_0x1f59a90, L_0x1f59e70, C4<1>, C4<1>;
L_0x1f73140 .functor AND 1, L_0x1f5a0f0, v0x1fba740_0, C4<1>, C4<1>;
L_0x1f94db0 .functor OR 1, L_0x1f596b0, L_0x1f73140, C4<0>, C4<0>;
L_0x1fc16c0 .functor NOT 1, v0x1fba6a0_0, C4<0>, C4<0>, C4<0>;
L_0x1fc1730 .functor OR 1, L_0x1fc16c0, v0x1fba880_0, C4<0>, C4<0>;
L_0x1fc1840 .functor AND 1, v0x1fba740_0, L_0x1fc1730, C4<1>, C4<1>;
L_0x1fc1900 .functor NOT 1, v0x1fba600_0, C4<0>, C4<0>, C4<0>;
L_0x1fc19d0 .functor OR 1, L_0x1fc1900, v0x1fba6a0_0, C4<0>, C4<0>;
L_0x1fc1a40 .functor AND 1, L_0x1fc1840, L_0x1fc19d0, C4<1>, C4<1>;
L_0x1fc1bc0 .functor NOT 1, v0x1fba6a0_0, C4<0>, C4<0>, C4<0>;
L_0x1fc1c30 .functor OR 1, L_0x1fc1bc0, v0x1fba880_0, C4<0>, C4<0>;
L_0x1fc1b50 .functor AND 1, v0x1fba740_0, L_0x1fc1c30, C4<1>, C4<1>;
L_0x1fc1dc0 .functor NOT 1, v0x1fba600_0, C4<0>, C4<0>, C4<0>;
L_0x1fc1ec0 .functor OR 1, L_0x1fc1dc0, v0x1fba880_0, C4<0>, C4<0>;
L_0x1fc1f80 .functor AND 1, L_0x1fc1b50, L_0x1fc1ec0, C4<1>, C4<1>;
L_0x1fc2130 .functor XNOR 1, L_0x1fc1a40, L_0x1fc1f80, C4<0>, C4<0>;
v0x1f58c00_0 .net *"_ivl_0", 0 0, L_0x1f596b0;  1 drivers
v0x1f59000_0 .net *"_ivl_12", 0 0, L_0x1fc16c0;  1 drivers
v0x1f593e0_0 .net *"_ivl_14", 0 0, L_0x1fc1730;  1 drivers
v0x1f597c0_0 .net *"_ivl_16", 0 0, L_0x1fc1840;  1 drivers
v0x1f59ba0_0 .net *"_ivl_18", 0 0, L_0x1fc1900;  1 drivers
v0x1f59f80_0 .net *"_ivl_2", 0 0, L_0x1f59a90;  1 drivers
v0x1f5a200_0 .net *"_ivl_20", 0 0, L_0x1fc19d0;  1 drivers
v0x1fb8b70_0 .net *"_ivl_24", 0 0, L_0x1fc1bc0;  1 drivers
v0x1fb8c50_0 .net *"_ivl_26", 0 0, L_0x1fc1c30;  1 drivers
v0x1fb8d30_0 .net *"_ivl_28", 0 0, L_0x1fc1b50;  1 drivers
v0x1fb8e10_0 .net *"_ivl_30", 0 0, L_0x1fc1dc0;  1 drivers
v0x1fb8ef0_0 .net *"_ivl_32", 0 0, L_0x1fc1ec0;  1 drivers
v0x1fb8fd0_0 .net *"_ivl_36", 0 0, L_0x1fc2130;  1 drivers
L_0x7f0910013018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1fb9090_0 .net *"_ivl_38", 0 0, L_0x7f0910013018;  1 drivers
v0x1fb9170_0 .net *"_ivl_4", 0 0, L_0x1f59e70;  1 drivers
v0x1fb9250_0 .net *"_ivl_6", 0 0, L_0x1f5a0f0;  1 drivers
v0x1fb9330_0 .net *"_ivl_8", 0 0, L_0x1f73140;  1 drivers
v0x1fb9410_0 .net "a", 0 0, v0x1fba600_0;  alias, 1 drivers
v0x1fb94d0_0 .net "b", 0 0, v0x1fba6a0_0;  alias, 1 drivers
v0x1fb9590_0 .net "c", 0 0, v0x1fba740_0;  alias, 1 drivers
v0x1fb9650_0 .net "d", 0 0, v0x1fba880_0;  alias, 1 drivers
v0x1fb9710_0 .net "out_pos", 0 0, L_0x1fc2240;  alias, 1 drivers
v0x1fb97d0_0 .net "out_sop", 0 0, L_0x1f94db0;  alias, 1 drivers
v0x1fb9890_0 .net "pos0", 0 0, L_0x1fc1a40;  1 drivers
v0x1fb9950_0 .net "pos1", 0 0, L_0x1fc1f80;  1 drivers
L_0x1fc2240 .functor MUXZ 1, L_0x7f0910013018, L_0x1fc1a40, L_0x1fc2130, C4<>;
S_0x1fb9ad0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1f68740;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1fba600_0 .var "a", 0 0;
v0x1fba6a0_0 .var "b", 0 0;
v0x1fba740_0 .var "c", 0 0;
v0x1fba7e0_0 .net "clk", 0 0, v0x1fc0b30_0;  1 drivers
v0x1fba880_0 .var "d", 0 0;
v0x1fba970_0 .var/2u "fail", 0 0;
v0x1fbaa10_0 .var/2u "fail1", 0 0;
v0x1fbaab0_0 .net "tb_match", 0 0, L_0x1fca1d0;  alias, 1 drivers
v0x1fbab50_0 .var "wavedrom_enable", 0 0;
v0x1fbabf0_0 .var "wavedrom_title", 511 0;
E_0x1f66f20/0 .event negedge, v0x1fba7e0_0;
E_0x1f66f20/1 .event posedge, v0x1fba7e0_0;
E_0x1f66f20 .event/or E_0x1f66f20/0, E_0x1f66f20/1;
S_0x1fb9e00 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1fb9ad0;
 .timescale -12 -12;
v0x1fba040_0 .var/2s "i", 31 0;
E_0x1f66dc0 .event posedge, v0x1fba7e0_0;
S_0x1fba140 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1fb9ad0;
 .timescale -12 -12;
v0x1fba340_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1fba420 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1fb9ad0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1fbadd0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1f68740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1fc23f0 .functor NOT 1, v0x1fba600_0, C4<0>, C4<0>, C4<0>;
L_0x1fc2480 .functor NOT 1, v0x1fba6a0_0, C4<0>, C4<0>, C4<0>;
L_0x1fc2620 .functor AND 1, L_0x1fc23f0, L_0x1fc2480, C4<1>, C4<1>;
L_0x1fc2730 .functor NOT 1, v0x1fba740_0, C4<0>, C4<0>, C4<0>;
L_0x1fc28e0 .functor AND 1, L_0x1fc2620, L_0x1fc2730, C4<1>, C4<1>;
L_0x1fc29f0 .functor NOT 1, v0x1fba880_0, C4<0>, C4<0>, C4<0>;
L_0x1fc2bb0 .functor AND 1, L_0x1fc28e0, L_0x1fc29f0, C4<1>, C4<1>;
L_0x1fc2cc0 .functor NOT 1, v0x1fba600_0, C4<0>, C4<0>, C4<0>;
L_0x1fc2e90 .functor NOT 1, v0x1fba6a0_0, C4<0>, C4<0>, C4<0>;
L_0x1fc2f00 .functor AND 1, L_0x1fc2cc0, L_0x1fc2e90, C4<1>, C4<1>;
L_0x1fc3070 .functor AND 1, L_0x1fc2f00, v0x1fba740_0, C4<1>, C4<1>;
L_0x1fc30e0 .functor NOT 1, v0x1fba880_0, C4<0>, C4<0>, C4<0>;
L_0x1fc31c0 .functor AND 1, L_0x1fc3070, L_0x1fc30e0, C4<1>, C4<1>;
L_0x1fc32d0 .functor OR 1, L_0x1fc2bb0, L_0x1fc31c0, C4<0>, C4<0>;
L_0x1fc3150 .functor AND 1, v0x1fba600_0, v0x1fba6a0_0, C4<1>, C4<1>;
L_0x1fc3460 .functor AND 1, L_0x1fc3150, v0x1fba740_0, C4<1>, C4<1>;
L_0x1fc35b0 .functor AND 1, L_0x1fc3460, v0x1fba880_0, C4<1>, C4<1>;
L_0x1fc3670 .functor OR 1, L_0x1fc32d0, L_0x1fc35b0, C4<0>, C4<0>;
L_0x1fc3820 .functor AND 1, v0x1fba600_0, v0x1fba6a0_0, C4<1>, C4<1>;
L_0x1fc3890 .functor AND 1, L_0x1fc3820, v0x1fba740_0, C4<1>, C4<1>;
L_0x1fc3a00 .functor AND 1, L_0x1fc3890, v0x1fba880_0, C4<1>, C4<1>;
L_0x1fc3ac0 .functor OR 1, L_0x1fc3670, L_0x1fc3a00, C4<0>, C4<0>;
L_0x1fc3ce0 .functor NOT 1, v0x1fba600_0, C4<0>, C4<0>, C4<0>;
L_0x1fc3d50 .functor NOT 1, v0x1fba6a0_0, C4<0>, C4<0>, C4<0>;
L_0x1fc3e90 .functor OR 1, L_0x1fc3ce0, L_0x1fc3d50, C4<0>, C4<0>;
L_0x1fc3fa0 .functor NOT 1, v0x1fba740_0, C4<0>, C4<0>, C4<0>;
L_0x1fc40f0 .functor OR 1, L_0x1fc3e90, L_0x1fc3fa0, C4<0>, C4<0>;
L_0x1fc4200 .functor NOT 1, v0x1fba880_0, C4<0>, C4<0>, C4<0>;
L_0x1fc4360 .functor OR 1, L_0x1fc40f0, L_0x1fc4200, C4<0>, C4<0>;
L_0x1fc4470 .functor NOT 1, v0x1fba600_0, C4<0>, C4<0>, C4<0>;
L_0x1fc45e0 .functor NOT 1, v0x1fba6a0_0, C4<0>, C4<0>, C4<0>;
L_0x1fc4650 .functor OR 1, L_0x1fc4470, L_0x1fc45e0, C4<0>, C4<0>;
L_0x1fc4870 .functor NOT 1, v0x1fba740_0, C4<0>, C4<0>, C4<0>;
L_0x1fc48e0 .functor OR 1, L_0x1fc4650, L_0x1fc4870, C4<0>, C4<0>;
L_0x1fc4b10 .functor OR 1, L_0x1fc48e0, v0x1fba880_0, C4<0>, C4<0>;
L_0x1fc4bd0 .functor AND 1, L_0x1fc4360, L_0x1fc4b10, C4<1>, C4<1>;
L_0x1fc4e10 .functor NOT 1, v0x1fba600_0, C4<0>, C4<0>, C4<0>;
L_0x1fc4e80 .functor NOT 1, v0x1fba6a0_0, C4<0>, C4<0>, C4<0>;
L_0x1fc4ce0 .functor OR 1, L_0x1fc4e10, L_0x1fc4e80, C4<0>, C4<0>;
L_0x1fc5030 .functor OR 1, L_0x1fc4ce0, v0x1fba740_0, C4<0>, C4<0>;
L_0x1fc5240 .functor NOT 1, v0x1fba880_0, C4<0>, C4<0>, C4<0>;
L_0x1fc52b0 .functor OR 1, L_0x1fc5030, L_0x1fc5240, C4<0>, C4<0>;
L_0x1fc5520 .functor AND 1, L_0x1fc4bd0, L_0x1fc52b0, C4<1>, C4<1>;
L_0x1fc5630 .functor NOT 1, v0x1fba600_0, C4<0>, C4<0>, C4<0>;
L_0x1fc5810 .functor NOT 1, v0x1fba6a0_0, C4<0>, C4<0>, C4<0>;
L_0x1fc5880 .functor OR 1, L_0x1fc5630, L_0x1fc5810, C4<0>, C4<0>;
L_0x1fc5b10 .functor OR 1, L_0x1fc5880, v0x1fba740_0, C4<0>, C4<0>;
L_0x1fc5bd0 .functor OR 1, L_0x1fc5b10, v0x1fba880_0, C4<0>, C4<0>;
L_0x1fc5e20 .functor AND 1, L_0x1fc5520, L_0x1fc5bd0, C4<1>, C4<1>;
L_0x1fc5f30 .functor NOT 1, v0x1fba600_0, C4<0>, C4<0>, C4<0>;
L_0x1fc6140 .functor OR 1, L_0x1fc5f30, v0x1fba6a0_0, C4<0>, C4<0>;
L_0x1fc6200 .functor NOT 1, v0x1fba740_0, C4<0>, C4<0>, C4<0>;
L_0x1fc6630 .functor OR 1, L_0x1fc6140, L_0x1fc6200, C4<0>, C4<0>;
L_0x1fc6740 .functor NOT 1, v0x1fba880_0, C4<0>, C4<0>, C4<0>;
L_0x1fc6b80 .functor OR 1, L_0x1fc6630, L_0x1fc6740, C4<0>, C4<0>;
L_0x1fc6c90 .functor AND 1, L_0x1fc5e20, L_0x1fc6b80, C4<1>, C4<1>;
L_0x1fc6f70 .functor NOT 1, v0x1fba6a0_0, C4<0>, C4<0>, C4<0>;
L_0x1fc6fe0 .functor OR 1, v0x1fba600_0, L_0x1fc6f70, C4<0>, C4<0>;
L_0x1fc7490 .functor NOT 1, v0x1fba740_0, C4<0>, C4<0>, C4<0>;
L_0x1fc7500 .functor OR 1, L_0x1fc6fe0, L_0x1fc7490, C4<0>, C4<0>;
L_0x1fc7800 .functor NOT 1, v0x1fba880_0, C4<0>, C4<0>, C4<0>;
L_0x1fc7870 .functor OR 1, L_0x1fc7500, L_0x1fc7800, C4<0>, C4<0>;
L_0x1fc7b80 .functor AND 1, L_0x1fc6c90, L_0x1fc7870, C4<1>, C4<1>;
L_0x1fc7c90 .functor NOT 1, v0x1fba6a0_0, C4<0>, C4<0>, C4<0>;
L_0x1fc7f10 .functor OR 1, v0x1fba600_0, L_0x1fc7c90, C4<0>, C4<0>;
L_0x1fc7fd0 .functor NOT 1, v0x1fba740_0, C4<0>, C4<0>, C4<0>;
L_0x1fc8260 .functor OR 1, L_0x1fc7f10, L_0x1fc7fd0, C4<0>, C4<0>;
L_0x1fc8370 .functor OR 1, L_0x1fc8260, v0x1fba880_0, C4<0>, C4<0>;
L_0x1fc8660 .functor AND 1, L_0x1fc7b80, L_0x1fc8370, C4<1>, C4<1>;
L_0x1fc8770 .functor OR 1, v0x1fba600_0, v0x1fba6a0_0, C4<0>, C4<0>;
L_0x1fc8a20 .functor NOT 1, v0x1fba740_0, C4<0>, C4<0>, C4<0>;
L_0x1fc8a90 .functor OR 1, L_0x1fc8770, L_0x1fc8a20, C4<0>, C4<0>;
L_0x1fc8df0 .functor NOT 1, v0x1fba880_0, C4<0>, C4<0>, C4<0>;
L_0x1fc8e60 .functor OR 1, L_0x1fc8a90, L_0x1fc8df0, C4<0>, C4<0>;
L_0x1fc91d0 .functor AND 1, L_0x1fc8660, L_0x1fc8e60, C4<1>, C4<1>;
L_0x1fc92e0 .functor OR 1, v0x1fba600_0, v0x1fba6a0_0, C4<0>, C4<0>;
L_0x1fc95c0 .functor NOT 1, v0x1fba740_0, C4<0>, C4<0>, C4<0>;
L_0x1fc9630 .functor OR 1, L_0x1fc92e0, L_0x1fc95c0, C4<0>, C4<0>;
L_0x1fc99c0 .functor OR 1, L_0x1fc9630, v0x1fba880_0, C4<0>, C4<0>;
L_0x1fc9a80 .functor AND 1, L_0x1fc91d0, L_0x1fc99c0, C4<1>, C4<1>;
v0x1fbaf90_0 .net *"_ivl_0", 0 0, L_0x1fc23f0;  1 drivers
v0x1fbb070_0 .net *"_ivl_10", 0 0, L_0x1fc29f0;  1 drivers
v0x1fbb150_0 .net *"_ivl_100", 0 0, L_0x1fc6140;  1 drivers
v0x1fbb240_0 .net *"_ivl_102", 0 0, L_0x1fc6200;  1 drivers
v0x1fbb320_0 .net *"_ivl_104", 0 0, L_0x1fc6630;  1 drivers
v0x1fbb450_0 .net *"_ivl_106", 0 0, L_0x1fc6740;  1 drivers
v0x1fbb530_0 .net *"_ivl_108", 0 0, L_0x1fc6b80;  1 drivers
v0x1fbb610_0 .net *"_ivl_110", 0 0, L_0x1fc6c90;  1 drivers
v0x1fbb6f0_0 .net *"_ivl_112", 0 0, L_0x1fc6f70;  1 drivers
v0x1fbb860_0 .net *"_ivl_114", 0 0, L_0x1fc6fe0;  1 drivers
v0x1fbb940_0 .net *"_ivl_116", 0 0, L_0x1fc7490;  1 drivers
v0x1fbba20_0 .net *"_ivl_118", 0 0, L_0x1fc7500;  1 drivers
v0x1fbbb00_0 .net *"_ivl_12", 0 0, L_0x1fc2bb0;  1 drivers
v0x1fbbbe0_0 .net *"_ivl_120", 0 0, L_0x1fc7800;  1 drivers
v0x1fbbcc0_0 .net *"_ivl_122", 0 0, L_0x1fc7870;  1 drivers
v0x1fbbda0_0 .net *"_ivl_124", 0 0, L_0x1fc7b80;  1 drivers
v0x1fbbe80_0 .net *"_ivl_126", 0 0, L_0x1fc7c90;  1 drivers
v0x1fbc070_0 .net *"_ivl_128", 0 0, L_0x1fc7f10;  1 drivers
v0x1fbc150_0 .net *"_ivl_130", 0 0, L_0x1fc7fd0;  1 drivers
v0x1fbc230_0 .net *"_ivl_132", 0 0, L_0x1fc8260;  1 drivers
v0x1fbc310_0 .net *"_ivl_134", 0 0, L_0x1fc8370;  1 drivers
v0x1fbc3f0_0 .net *"_ivl_136", 0 0, L_0x1fc8660;  1 drivers
v0x1fbc4d0_0 .net *"_ivl_138", 0 0, L_0x1fc8770;  1 drivers
v0x1fbc5b0_0 .net *"_ivl_14", 0 0, L_0x1fc2cc0;  1 drivers
v0x1fbc690_0 .net *"_ivl_140", 0 0, L_0x1fc8a20;  1 drivers
v0x1fbc770_0 .net *"_ivl_142", 0 0, L_0x1fc8a90;  1 drivers
v0x1fbc850_0 .net *"_ivl_144", 0 0, L_0x1fc8df0;  1 drivers
v0x1fbc930_0 .net *"_ivl_146", 0 0, L_0x1fc8e60;  1 drivers
v0x1fbca10_0 .net *"_ivl_148", 0 0, L_0x1fc91d0;  1 drivers
v0x1fbcaf0_0 .net *"_ivl_150", 0 0, L_0x1fc92e0;  1 drivers
v0x1fbcbd0_0 .net *"_ivl_152", 0 0, L_0x1fc95c0;  1 drivers
v0x1fbccb0_0 .net *"_ivl_154", 0 0, L_0x1fc9630;  1 drivers
v0x1fbcd90_0 .net *"_ivl_156", 0 0, L_0x1fc99c0;  1 drivers
v0x1fbd080_0 .net *"_ivl_16", 0 0, L_0x1fc2e90;  1 drivers
v0x1fbd160_0 .net *"_ivl_18", 0 0, L_0x1fc2f00;  1 drivers
v0x1fbd240_0 .net *"_ivl_2", 0 0, L_0x1fc2480;  1 drivers
v0x1fbd320_0 .net *"_ivl_20", 0 0, L_0x1fc3070;  1 drivers
v0x1fbd400_0 .net *"_ivl_22", 0 0, L_0x1fc30e0;  1 drivers
v0x1fbd4e0_0 .net *"_ivl_24", 0 0, L_0x1fc31c0;  1 drivers
v0x1fbd5c0_0 .net *"_ivl_26", 0 0, L_0x1fc32d0;  1 drivers
v0x1fbd6a0_0 .net *"_ivl_28", 0 0, L_0x1fc3150;  1 drivers
v0x1fbd780_0 .net *"_ivl_30", 0 0, L_0x1fc3460;  1 drivers
v0x1fbd860_0 .net *"_ivl_32", 0 0, L_0x1fc35b0;  1 drivers
v0x1fbd940_0 .net *"_ivl_34", 0 0, L_0x1fc3670;  1 drivers
v0x1fbda20_0 .net *"_ivl_36", 0 0, L_0x1fc3820;  1 drivers
v0x1fbdb00_0 .net *"_ivl_38", 0 0, L_0x1fc3890;  1 drivers
v0x1fbdbe0_0 .net *"_ivl_4", 0 0, L_0x1fc2620;  1 drivers
v0x1fbdcc0_0 .net *"_ivl_40", 0 0, L_0x1fc3a00;  1 drivers
v0x1fbdda0_0 .net *"_ivl_44", 0 0, L_0x1fc3ce0;  1 drivers
v0x1fbde80_0 .net *"_ivl_46", 0 0, L_0x1fc3d50;  1 drivers
v0x1fbdf60_0 .net *"_ivl_48", 0 0, L_0x1fc3e90;  1 drivers
v0x1fbe040_0 .net *"_ivl_50", 0 0, L_0x1fc3fa0;  1 drivers
v0x1fbe120_0 .net *"_ivl_52", 0 0, L_0x1fc40f0;  1 drivers
v0x1fbe200_0 .net *"_ivl_54", 0 0, L_0x1fc4200;  1 drivers
v0x1fbe2e0_0 .net *"_ivl_56", 0 0, L_0x1fc4360;  1 drivers
v0x1fbe3c0_0 .net *"_ivl_58", 0 0, L_0x1fc4470;  1 drivers
v0x1fbe4a0_0 .net *"_ivl_6", 0 0, L_0x1fc2730;  1 drivers
v0x1fbe580_0 .net *"_ivl_60", 0 0, L_0x1fc45e0;  1 drivers
v0x1fbe660_0 .net *"_ivl_62", 0 0, L_0x1fc4650;  1 drivers
v0x1fbe740_0 .net *"_ivl_64", 0 0, L_0x1fc4870;  1 drivers
v0x1fbe820_0 .net *"_ivl_66", 0 0, L_0x1fc48e0;  1 drivers
v0x1fbe900_0 .net *"_ivl_68", 0 0, L_0x1fc4b10;  1 drivers
v0x1fbe9e0_0 .net *"_ivl_70", 0 0, L_0x1fc4bd0;  1 drivers
v0x1fbeac0_0 .net *"_ivl_72", 0 0, L_0x1fc4e10;  1 drivers
v0x1fbeba0_0 .net *"_ivl_74", 0 0, L_0x1fc4e80;  1 drivers
v0x1fbf090_0 .net *"_ivl_76", 0 0, L_0x1fc4ce0;  1 drivers
v0x1fbf170_0 .net *"_ivl_78", 0 0, L_0x1fc5030;  1 drivers
v0x1fbf250_0 .net *"_ivl_8", 0 0, L_0x1fc28e0;  1 drivers
v0x1fbf330_0 .net *"_ivl_80", 0 0, L_0x1fc5240;  1 drivers
v0x1fbf410_0 .net *"_ivl_82", 0 0, L_0x1fc52b0;  1 drivers
v0x1fbf4f0_0 .net *"_ivl_84", 0 0, L_0x1fc5520;  1 drivers
v0x1fbf5d0_0 .net *"_ivl_86", 0 0, L_0x1fc5630;  1 drivers
v0x1fbf6b0_0 .net *"_ivl_88", 0 0, L_0x1fc5810;  1 drivers
v0x1fbf790_0 .net *"_ivl_90", 0 0, L_0x1fc5880;  1 drivers
v0x1fbf870_0 .net *"_ivl_92", 0 0, L_0x1fc5b10;  1 drivers
v0x1fbf950_0 .net *"_ivl_94", 0 0, L_0x1fc5bd0;  1 drivers
v0x1fbfa30_0 .net *"_ivl_96", 0 0, L_0x1fc5e20;  1 drivers
v0x1fbfb10_0 .net *"_ivl_98", 0 0, L_0x1fc5f30;  1 drivers
v0x1fbfbf0_0 .net "a", 0 0, v0x1fba600_0;  alias, 1 drivers
v0x1fbfc90_0 .net "b", 0 0, v0x1fba6a0_0;  alias, 1 drivers
v0x1fbfd80_0 .net "c", 0 0, v0x1fba740_0;  alias, 1 drivers
v0x1fbfe70_0 .net "d", 0 0, v0x1fba880_0;  alias, 1 drivers
v0x1fbff60_0 .net "out_pos", 0 0, L_0x1fc9a80;  alias, 1 drivers
v0x1fc0020_0 .net "out_sop", 0 0, L_0x1fc3ac0;  alias, 1 drivers
S_0x1fc01a0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1f68740;
 .timescale -12 -12;
E_0x1f4e9f0 .event anyedge, v0x1fc0f90_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1fc0f90_0;
    %nor/r;
    %assign/vec4 v0x1fc0f90_0, 0;
    %wait E_0x1f4e9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1fb9ad0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fba970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fbaa10_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1fb9ad0;
T_4 ;
    %wait E_0x1f66f20;
    %load/vec4 v0x1fbaab0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1fba970_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1fb9ad0;
T_5 ;
    %wait E_0x1f66dc0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1fba880_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fba740_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fba6a0_0, 0;
    %assign/vec4 v0x1fba600_0, 0;
    %wait E_0x1f66dc0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1fba880_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fba740_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fba6a0_0, 0;
    %assign/vec4 v0x1fba600_0, 0;
    %wait E_0x1f66dc0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1fba880_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fba740_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fba6a0_0, 0;
    %assign/vec4 v0x1fba600_0, 0;
    %wait E_0x1f66dc0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1fba880_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fba740_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fba6a0_0, 0;
    %assign/vec4 v0x1fba600_0, 0;
    %wait E_0x1f66dc0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1fba880_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fba740_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fba6a0_0, 0;
    %assign/vec4 v0x1fba600_0, 0;
    %wait E_0x1f66dc0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1fba880_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fba740_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fba6a0_0, 0;
    %assign/vec4 v0x1fba600_0, 0;
    %wait E_0x1f66dc0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1fba880_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fba740_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fba6a0_0, 0;
    %assign/vec4 v0x1fba600_0, 0;
    %wait E_0x1f66dc0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1fba880_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fba740_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fba6a0_0, 0;
    %assign/vec4 v0x1fba600_0, 0;
    %wait E_0x1f66dc0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1fba880_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fba740_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fba6a0_0, 0;
    %assign/vec4 v0x1fba600_0, 0;
    %wait E_0x1f66dc0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1fba880_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fba740_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fba6a0_0, 0;
    %assign/vec4 v0x1fba600_0, 0;
    %wait E_0x1f66dc0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1fba880_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fba740_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fba6a0_0, 0;
    %assign/vec4 v0x1fba600_0, 0;
    %wait E_0x1f66dc0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1fba880_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fba740_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fba6a0_0, 0;
    %assign/vec4 v0x1fba600_0, 0;
    %wait E_0x1f66dc0;
    %load/vec4 v0x1fba970_0;
    %store/vec4 v0x1fbaa10_0, 0, 1;
    %fork t_1, S_0x1fb9e00;
    %jmp t_0;
    .scope S_0x1fb9e00;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1fba040_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1fba040_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1f66dc0;
    %load/vec4 v0x1fba040_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1fba880_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fba740_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fba6a0_0, 0;
    %assign/vec4 v0x1fba600_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1fba040_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1fba040_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1fb9ad0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1f66f20;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1fba880_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fba740_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fba6a0_0, 0;
    %assign/vec4 v0x1fba600_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1fba970_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1fbaa10_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1f68740;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fc0b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fc0f90_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1f68740;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1fc0b30_0;
    %inv;
    %store/vec4 v0x1fc0b30_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1f68740;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1fba7e0_0, v0x1fc1100_0, v0x1fc0950_0, v0x1fc09f0_0, v0x1fc0a90_0, v0x1fc0bd0_0, v0x1fc0e50_0, v0x1fc0db0_0, v0x1fc0d10_0, v0x1fc0c70_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1f68740;
T_9 ;
    %load/vec4 v0x1fc0ef0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1fc0ef0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1fc0ef0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1fc0ef0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1fc0ef0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1fc0ef0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1fc0ef0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1fc0ef0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1fc0ef0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1fc0ef0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1f68740;
T_10 ;
    %wait E_0x1f66f20;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1fc0ef0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fc0ef0_0, 4, 32;
    %load/vec4 v0x1fc1030_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1fc0ef0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fc0ef0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1fc0ef0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fc0ef0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1fc0e50_0;
    %load/vec4 v0x1fc0e50_0;
    %load/vec4 v0x1fc0db0_0;
    %xor;
    %load/vec4 v0x1fc0e50_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1fc0ef0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fc0ef0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1fc0ef0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fc0ef0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1fc0d10_0;
    %load/vec4 v0x1fc0d10_0;
    %load/vec4 v0x1fc0c70_0;
    %xor;
    %load/vec4 v0x1fc0d10_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1fc0ef0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fc0ef0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1fc0ef0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fc0ef0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/ece241_2013_q2/iter3/response0/top_module.sv";
