digraph "CFG for 'sub_1080_main' function" {
	label="CFG for 'sub_1080_main' function";

	Node0x8e83240 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#a7c5fe70",label="{inst_1080:\l  %0 = load i64, i64* @R12_2408_21fd15b8, align 8\l  %1 = load i64, i64* @RSP_2312_21fd15b8, align 8, !tbaa !1289\l  %2 = add i64 %1, -8\l  %3 = inttoptr i64 %2 to i64*\l  store i64 %0, i64* %3, align 8\l  store i64 10, i64* @RDI_2296_21fd15b8, align 8, !tbaa !1292\l  %4 = load i64, i64* @RBP_2328_21fd15b8, align 8\l  %5 = add i64 %2, -8\l  %6 = getelementptr i64, i64* %3, i32 -1\l  store i64 %4, i64* %6, align 8\l  %7 = load i64, i64* @RBX_2232_21fd15b8, align 8\l  %8 = add i64 %5, -8\l  %9 = getelementptr i64, i64* %6, i32 -1\l  store i64 %7, i64* %9, align 8\l  %10 = sub i64 %8, 48\l  %11 = inttoptr i64 %10 to float*\l  %12 = inttoptr i64 %10 to i64*\l  store i64 %10, i64* @RSP_2312_21fd15b8, align 8, !tbaa !1292\l  %13 = load i64, i64* bitcast (i8* @data_2010 to i64*), align 8\l  %14 = load i64, i64* bitcast (i8* @data_2018 to i64*), align 8\l  %15 = zext i64 %14 to i128\l  %16 = shl nuw i128 %15, 64\l  %17 = zext i64 %13 to i128\l  %18 = or i128 %16, %17\l  store i128 %18, i128* @XMM0_16_21fd15d0, align 1, !tbaa !1294\l  %19 = load i64, i64* @FSBASE_2168_21fd15b8, align 8\l  %20 = add i64 %19, 40\l  %21 = inttoptr i64 %20 to i64*\l  %22 = load i64, i64* %21, align 8\l  %23 = getelementptr i64, i64* %12, i32 5\l  store i64 %22, i64* %23, align 8\l  store i64 %10, i64* @RBX_2232_21fd15b8, align 8, !tbaa !1292\l  %24 = getelementptr i64, i64* %12, i32 4\l  store i64 4, i64* %24, align 8\l  %25 = load \<2 x float\>, \<2 x float\>* @XMM0_16_21fde8f0, align 1\l  %26 = load \<2 x float\>, \<2 x float\>* @XMM0_24_21fde8f0, align 1\l  %27 = extractelement \<2 x float\> %25, i32 0\l  store float %27, float* %11, align 4\l  %28 = extractelement \<2 x float\> %25, i32 1\l  %29 = getelementptr float, float* %11, i32 1\l  store float %28, float* %29, align 4\l  %30 = extractelement \<2 x float\> %26, i32 0\l  %31 = getelementptr float, float* %11, i32 2\l  store float %30, float* %31, align 4\l  %32 = extractelement \<2 x float\> %26, i32 1\l  %33 = getelementptr float, float* %11, i32 3\l  store float %32, float* %33, align 4\l  %34 = load i64, i64* bitcast (i8* @data_2020 to i64*), align 8\l  %35 = load i64, i64* bitcast (i8* @data_2028 to i64*), align 8\l  %36 = zext i64 %35 to i128\l  %37 = shl nuw i128 %36, 64\l  %38 = zext i64 %34 to i128\l  %39 = or i128 %37, %38\l  store i128 %39, i128* @XMM0_16_21fd15d0, align 1, !tbaa !1294\l  %40 = getelementptr float, float* %11, i32 4\l  %41 = load \<2 x float\>, \<2 x float\>* @XMM0_16_21fde8f0, align 1\l  %42 = load \<2 x float\>, \<2 x float\>* @XMM0_24_21fde8f0, align 1\l  %43 = extractelement \<2 x float\> %41, i32 0\l  store float %43, float* %40, align 4\l  %44 = extractelement \<2 x float\> %41, i32 1\l  %45 = getelementptr float, float* %40, i32 1\l  store float %44, float* %45, align 4\l  %46 = extractelement \<2 x float\> %42, i32 0\l  %47 = getelementptr float, float* %40, i32 2\l  store float %46, float* %47, align 4\l  %48 = extractelement \<2 x float\> %42, i32 1\l  %49 = getelementptr float, float* %40, i32 3\l  store float %48, float* %49, align 4\l  br label %inst_10d0\l}"];
	Node0x8e83240 -> Node0x8e83c20;
	Node0x8e83b80 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{inst_1101:                                        \l  %50 = phi i64 [ %99, %inst_10e0 ], [ %159, %inst_10f5 ]\l  %51 = add i64 %50, 4\l  %52 = load i64, i64* @RAX_2216_21fd15b8, align 8\l  %53 = add i64 1, %52\l  store i64 %53, i64* @RAX_2216_21fd15b8, align 8, !tbaa !1292\l  %54 = add i64 %51, 4\l  %55 = add i64 4, %68\l  store i64 %55, i64* @RDX_2264_21fd15b8, align 8, !tbaa !1292\l  %56 = add i64 %54, 3\l  %57 = load i64, i64* @RDI_2296_21fd15b8, align 8\l  %58 = sub i64 %57, %53\l  %59 = icmp eq i64 %58, 0\l  %60 = zext i1 %59 to i8\l  %61 = add i64 %56, 2\l  %62 = sub i64 %61, 46\l  %63 = icmp eq i8 %60, 0\l  %64 = select i1 %63, i64 %62, i64 %61\l  br i1 %63, label %inst_10e0, label %inst_110e\l|{<s0>T|<s1>F}}"];
	Node0x8e83b80:s0 -> Node0x8e83bd0;
	Node0x8e83b80:s1 -> Node0x8e83d60;
	Node0x8e83bd0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{inst_10e0:                                        \l  %65 = phi i64 [ add (i64 ptrtoint (i8* @data_10d0 to i64), i64 16),\l... %inst_10d0 ], [ %64, %inst_1101 ]\l  %66 = add i64 %65, 4\l  %67 = load i64*, i64** @RDX_2264_21fd8bc0, align 8\l  %68 = load i64, i64* @RDX_2264_21fd15b8, align 8\l  %69 = load i64, i64* %67, align 8\l  store i64 %69, i64* @XMM0_16_21fd15b8, align 1, !tbaa !1292\l  store i64 0, i64* @XMM0_24_21fd15b8, align 1, !tbaa !1292\l  %70 = add i64 %66, 5\l  %71 = load i128, i128* @XMM0_16_21fd15d0, align 1\l  %72 = lshr i128 %71, 32\l  %73 = trunc i128 %72 to i32\l  %74 = lshr i128 %71, 64\l  %75 = trunc i128 %74 to i32\l  %76 = lshr i128 %71, 96\l  %77 = trunc i128 %76 to i32\l  store i32 %73, i32* @XMM1_80_21fd15a0, align 1, !tbaa !1296\l  store i32 %73, i32* @XMM1_84_21fd15a0, align 1, !tbaa !1296\l  store i32 %75, i32* @XMM1_88_21fd15a0, align 1, !tbaa !1296\l  store i32 %77, i32* @XMM1_92_21fd15a0, align 1, !tbaa !1296\l  %78 = add i64 %70, 4\l  %79 = trunc i64 %69 to i32\l  %80 = add i64 %78, 4\l  %81 = load i64, i64* @XMM1_80_21fd15b8, align 1\l  %82 = trunc i64 %81 to i32\l  store i32 %82, i32* @RCX_2248_21fd15a0, align 1, !tbaa !1296\l  store i32 0, i32* @RCX_2252_21fd15a0, align 1, !tbaa !1296\l  %83 = add i64 %80, 2\l  %84 = sub i32 %79, %82\l  %85 = icmp eq i32 %84, 0\l  %86 = lshr i32 %84, 31\l  %87 = trunc i32 %86 to i8\l  %88 = lshr i32 %79, 31\l  %89 = lshr i32 %82, 31\l  %90 = xor i32 %89, %88\l  %91 = xor i32 %86, %88\l  %92 = add nuw nsw i32 %91, %90\l  %93 = icmp eq i32 %92, 2\l  %94 = add i64 %83, 2\l  %95 = add i64 %94, 12\l  %96 = icmp ne i8 %87, 0\l  %97 = xor i1 %96, %93\l  %98 = or i1 %85, %97\l  %99 = select i1 %98, i64 %95, i64 %94\l  br i1 %98, label %inst_1101, label %inst_10f5\l|{<s0>T|<s1>F}}"];
	Node0x8e83bd0:s0 -> Node0x8e83b80;
	Node0x8e83bd0:s1 -> Node0x8e83d10;
	Node0x8e83c20 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4c5ad70",label="{inst_10d0:                                        \l  %100 = phi %struct.Memory* [ %memory, %inst_1080 ], [ %100, %inst_1119 ]\l  store i64 %10, i64* @RDX_2264_21fd15b8, align 8, !tbaa !1292\l  store i64 0, i64* @R8_2344_21fd15b8, align 8, !tbaa !1292\l  store i64 1, i64* @RAX_2216_21fd15b8, align 8, !tbaa !1292\l  br label %inst_10e0\l}"];
	Node0x8e83c20 -> Node0x8e83bd0;
	Node0x8e83c70 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7af9170",label="{inst_1130:                                        \l  %101 = phi i64 [ %154, %inst_111e ], [ %149, %inst_1130 ]\l  %102 = phi %struct.Memory* [ %100, %inst_111e ], [ %142, %inst_1130 ]\l  %103 = add i64 %101, 2\l  %104 = load i32*, i32** @RBX_2232_21fde140, align 8\l  %105 = load i64, i64* @RBX_2232_21fd15b8, align 8\l  %106 = load i32, i32* %104, align 4\l  %107 = zext i32 %106 to i64\l  store i64 %107, i64* @RDX_2264_21fd15b8, align 8, !tbaa !1292\l  %108 = add i64 %103, 3\l  %109 = load i64, i64* @RBP_2328_21fd15b8, align 8\l  store i64 %109, i64* @RSI_2280_21fd15b8, align 8, !tbaa !1292\l  %110 = add i64 %108, 5\l  store i64 2, i64* @RDI_2296_21fd15b8, align 8, !tbaa !1292\l  %111 = add i64 %110, 2\l  store i64 0, i64* @RAX_2216_21fd15b8, align 8, !tbaa !1292\l  %112 = add i64 %111, 4\l  %113 = add i64 4, %105\l  store i64 %113, i64* @RBX_2232_21fd15b8, align 8, !tbaa !1292\l  %114 = icmp ult i64 %113, %105\l  %115 = icmp ult i64 %113, 4\l  %116 = or i1 %114, %115\l  %117 = zext i1 %116 to i8\l  store i8 %117, i8* @CF_2065_21fd1570, align 1, !tbaa !1298\l  %118 = trunc i64 %113 to i32\l  %119 = and i32 %118, 255\l  %120 = call i32 @llvm.ctpop.i32(i32 %119) #13, !range !1311\l  %121 = trunc i32 %120 to i8\l  %122 = and i8 %121, 1\l  %123 = xor i8 %122, 1\l  store i8 %123, i8* @PF_2067_21fd1570, align 1, !tbaa !1312\l  %124 = xor i64 4, %105\l  %125 = xor i64 %124, %113\l  %126 = lshr i64 %125, 4\l  %127 = trunc i64 %126 to i8\l  %128 = and i8 %127, 1\l  store i8 %128, i8* @AF_2069_21fd1570, align 1, !tbaa !1313\l  %129 = icmp eq i64 %113, 0\l  %130 = zext i1 %129 to i8\l  store i8 %130, i8* @ZF_2071_21fd1570, align 1, !tbaa !1314\l  %131 = lshr i64 %113, 63\l  %132 = trunc i64 %131 to i8\l  store i8 %132, i8* @SF_2073_21fd1570, align 1, !tbaa !1315\l  %133 = lshr i64 %105, 63\l  %134 = xor i64 %131, %133\l  %135 = add nuw nsw i64 %134, %131\l  %136 = icmp eq i64 %135, 2\l  %137 = zext i1 %136 to i8\l  store i8 %137, i8* @OF_2077_21fd1570, align 1, !tbaa !1316\l  %138 = add i64 %112, 5\l  %139 = load i64, i64* @RSP_2312_21fd15b8, align 8, !tbaa !1289\l  %140 = add i64 %139, -8\l  %141 = inttoptr i64 %140 to i64*\l  store i64 %138, i64* %141, align 8\l  store i64 %140, i64* @RSP_2312_21fd15b8, align 8, !tbaa !1292\l  %142 = call %struct.Memory* @ext_1070____printf_chk(%struct.State*\l... @__mcsema_reg_state, i64 undef, %struct.Memory* %102)\l  %143 = load i64, i64* @R12_2408_21fd15b8, align 8\l  %144 = load i64, i64* @RBX_2232_21fd15b8, align 8\l  %145 = sub i64 %143, %144\l  %146 = icmp eq i64 %145, 0\l  %147 = zext i1 %146 to i8\l  %148 = icmp eq i8 %147, 0\l  %149 = select i1 %148, i64 ptrtoint (i8* @data_1130 to i64), i64 ptrtoint\l... (i8* @data_114a to i64)\l  br i1 %148, label %inst_1130, label %inst_114a\l|{<s0>T|<s1>F}}"];
	Node0x8e83c70:s0 -> Node0x8e83c70;
	Node0x8e83c70:s1 -> Node0x8e83e50;
	Node0x8e83cc0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#a7c5fe70",label="{inst_111e:                                        \l  %150 = phi i64 [ %168, %inst_110e ], [ %176, %inst_1113 ]\l  %151 = add i64 %150, 5\l  %152 = add i64 %10, 40\l  store i64 %152, i64* @R12_2408_21fd15b8, align 8, !tbaa !1292\l  %153 = add i64 %151, 7\l  store i8* @data_2004, i8** @RBP_2328_21fd8a60, align 8\l  %154 = add i64 %153, 6\l  br label %inst_1130\l}"];
	Node0x8e83cc0 -> Node0x8e83c70;
	Node0x8e83d10 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d0473d70",label="{inst_10f5:                                        \l  %155 = add i64 %99, 5\l  %156 = trunc i128 %71 to i32\l  store i32 %73, i32* @XMM0_16_21fd15a0, align 1, !tbaa !1296\l  store i32 %156, i32* @XMM0_20_21fd15a0, align 1, !tbaa !1296\l  store i32 %75, i32* @XMM0_24_21fd15a0, align 1, !tbaa !1296\l  store i32 %77, i32* @XMM0_28_21fd15a0, align 1, !tbaa !1296\l  %157 = add i64 %155, 3\l  %158 = load i64, i64* @RAX_2216_21fd15b8, align 8\l  store i64 %158, i64* @R8_2344_21fd15b8, align 8, !tbaa !1292\l  %159 = add i64 %157, 4\l  %160 = load i64, i64* @XMM0_16_21fd15b8, align 1\l  store i64 %160, i64* %67, align 8\l  br label %inst_1101\l}"];
	Node0x8e83d10 -> Node0x8e83b80;
	Node0x8e83d60 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4c5ad70",label="{inst_110e:                                        \l  %161 = add i64 %64, 3\l  %162 = load i64, i64* @R8_2344_21fd15b8, align 8\l  %163 = icmp eq i64 %162, 0\l  %164 = zext i1 %163 to i8\l  %165 = add i64 %161, 2\l  %166 = add i64 %165, 11\l  %167 = icmp eq i8 %164, 0\l  %168 = select i1 %167, i64 %165, i64 %166\l  br i1 %163, label %inst_111e, label %inst_1113\l|{<s0>T|<s1>F}}"];
	Node0x8e83d60:s0 -> Node0x8e83cc0;
	Node0x8e83d60:s1 -> Node0x8e83db0;
	Node0x8e83db0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4c5ad70",label="{inst_1113:                                        \l  %169 = add i64 %168, 4\l  %170 = sub i64 %162, 1\l  %171 = icmp eq i64 %170, 0\l  %172 = zext i1 %171 to i8\l  %173 = add i64 %169, 2\l  %174 = add i64 %173, 5\l  %175 = icmp eq i8 %172, 0\l  %176 = select i1 %175, i64 %173, i64 %174\l  br i1 %171, label %inst_111e, label %inst_1119\l|{<s0>T|<s1>F}}"];
	Node0x8e83db0:s0 -> Node0x8e83cc0;
	Node0x8e83db0:s1 -> Node0x8e83e00;
	Node0x8e83e00 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f3c7b170",label="{inst_1119:                                        \l  store i64 %162, i64* @RDI_2296_21fd15b8, align 8, !tbaa !1292\l  br label %inst_10d0\l}"];
	Node0x8e83e00 -> Node0x8e83c20;
	Node0x8e83e50 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#a7c5fe70",label="{inst_114a:                                        \l  %177 = add i64 %149, 2\l  store i64 0, i64* @RAX_2216_21fd15b8, align 8, !tbaa !1292\l  store i8 0, i8* @CF_2065_21fd1570, align 1, !tbaa !1298\l  store i8 1, i8* @PF_2067_21fd1570, align 1, !tbaa !1312\l  store i8 1, i8* @ZF_2071_21fd1570, align 1, !tbaa !1314\l  store i8 0, i8* @SF_2073_21fd1570, align 1, !tbaa !1315\l  store i8 0, i8* @OF_2077_21fd1570, align 1, !tbaa !1316\l  store i8 0, i8* @AF_2069_21fd1570, align 1, !tbaa !1313\l  %178 = add i64 %177, 7\l  store i8* @data_2008, i8** @RSI_2280_21fd8a60, align 8\l  %179 = add i64 %178, 5\l  store i64 2, i64* @RDI_2296_21fd15b8, align 8, !tbaa !1292\l  %180 = add i64 %179, 5\l  %181 = load i64, i64* @RSP_2312_21fd15b8, align 8, !tbaa !1289\l  %182 = add i64 %181, -8\l  %183 = inttoptr i64 %182 to i64*\l  store i64 %180, i64* %183, align 8\l  store i64 %182, i64* @RSP_2312_21fd15b8, align 8, !tbaa !1292\l  %184 = call %struct.Memory* @ext_1070____printf_chk(%struct.State*\l... @__mcsema_reg_state, i64 undef, %struct.Memory* %142)\l  %185 = load i64*, i64** @RSP_2312_21fd8bc0, align 8\l  %186 = load i64, i64* @RSP_2312_21fd15b8, align 8\l  %187 = getelementptr i64, i64* %185, i32 5\l  %188 = load i64, i64* %187, align 8\l  %189 = load i64, i64* @FSBASE_2168_21fd15b8, align 8\l  %190 = add i64 %189, 40\l  %191 = inttoptr i64 %190 to i64*\l  %192 = load i64, i64* %191, align 8\l  %193 = sub i64 %188, %192\l  store i64 %193, i64* @RAX_2216_21fd15b8, align 8, !tbaa !1292\l  %194 = icmp ugt i64 %192, %188\l  %195 = zext i1 %194 to i8\l  store i8 %195, i8* @CF_2065_21fd1570, align 1, !tbaa !1298\l  %196 = trunc i64 %193 to i32\l  %197 = and i32 %196, 255\l  %198 = call i32 @llvm.ctpop.i32(i32 %197) #13, !range !1311\l  %199 = trunc i32 %198 to i8\l  %200 = and i8 %199, 1\l  %201 = xor i8 %200, 1\l  store i8 %201, i8* @PF_2067_21fd1570, align 1, !tbaa !1312\l  %202 = xor i64 %192, %188\l  %203 = xor i64 %202, %193\l  %204 = lshr i64 %203, 4\l  %205 = trunc i64 %204 to i8\l  %206 = and i8 %205, 1\l  store i8 %206, i8* @AF_2069_21fd1570, align 1, !tbaa !1313\l  %207 = icmp eq i64 %193, 0\l  %208 = zext i1 %207 to i8\l  store i8 %208, i8* @ZF_2071_21fd1570, align 1, !tbaa !1314\l  %209 = lshr i64 %193, 63\l  %210 = trunc i64 %209 to i8\l  store i8 %210, i8* @SF_2073_21fd1570, align 1, !tbaa !1315\l  %211 = lshr i64 %188, 63\l  %212 = lshr i64 %192, 63\l  %213 = xor i64 %212, %211\l  %214 = xor i64 %209, %211\l  %215 = add nuw nsw i64 %214, %213\l  %216 = icmp eq i64 %215, 2\l  %217 = zext i1 %216 to i8\l  store i8 %217, i8* @OF_2077_21fd1570, align 1, !tbaa !1316\l  %218 = icmp eq i8 %208, 0\l  br i1 %218, label %inst_1178, label %inst_116d\l|{<s0>T|<s1>F}}"];
	Node0x8e83e50:s0 -> Node0x8e83ea0;
	Node0x8e83e50:s1 -> Node0x8e83ef0;
	Node0x8e83ea0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#85a8fc70",label="{inst_1178:                                        \l  %219 = add i64 %186, -8\l  %220 = inttoptr i64 %219 to i64*\l  store i64 add (i64 ptrtoint (i8* @data_1178 to i64), i64 5), i64* %220,\l... align 8\l  store i64 %219, i64* @RSP_2312_21fd15b8, align 8, !tbaa !1292\l  %221 = call %struct.Memory* @ext_1060____stack_chk_fail(%struct.State*\l... @__mcsema_reg_state, i64 undef, %struct.Memory* %184)\l  ret %struct.Memory* %221\l}"];
	Node0x8e83ef0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#96b7ff70",label="{inst_116d:                                        \l  %222 = add i64 48, %186\l  %223 = getelementptr i64, i64* %185, i32 6\l  store i64 0, i64* @RAX_2216_21fd15b8, align 8, !tbaa !1292\l  store i8 0, i8* @CF_2065_21fd1570, align 1, !tbaa !1298\l  store i8 1, i8* @PF_2067_21fd1570, align 1, !tbaa !1312\l  store i8 1, i8* @ZF_2071_21fd1570, align 1, !tbaa !1314\l  store i8 0, i8* @SF_2073_21fd1570, align 1, !tbaa !1315\l  store i8 0, i8* @OF_2077_21fd1570, align 1, !tbaa !1316\l  store i8 0, i8* @AF_2069_21fd1570, align 1, !tbaa !1313\l  %224 = add i64 %222, 8\l  %225 = getelementptr i64, i64* %223, i32 1\l  %226 = load i64, i64* %223, align 8\l  store i64 %226, i64* @RBX_2232_21fd15b8, align 8, !tbaa !1292\l  %227 = add i64 %224, 8\l  %228 = load i64, i64* %225, align 8\l  store i64 %228, i64* @RBP_2328_21fd15b8, align 8, !tbaa !1292\l  %229 = add i64 %227, 8\l  %230 = getelementptr i64, i64* %225, i32 1\l  %231 = load i64, i64* %230, align 8\l  store i64 %231, i64* @R12_2408_21fd15b8, align 8, !tbaa !1292\l  %232 = add i64 %229, 8\l  store i64 %232, i64* @RSP_2312_21fd15b8, align 8, !tbaa !1292\l  ret %struct.Memory* %184\l}"];
}
