
CurrentController.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006740  080001c8  080001c8  000101c8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000118  08006908  08006908  00016908  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006a20  08006a20  0002000c  2**0
                  CONTENTS
  4 .ARM          00000008  08006a20  08006a20  00016a20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006a28  08006a28  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006a28  08006a28  00016a28  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006a2c  08006a2c  00016a2c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08006a30  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000830  2000000c  08006a3c  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000083c  08006a3c  0002083c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00014416  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002d3d  00000000  00000000  00034452  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000011e0  00000000  00000000  00037190  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000010a8  00000000  00000000  00038370  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002458b  00000000  00000000  00039418  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015d7a  00000000  00000000  0005d9a3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000df1de  00000000  00000000  0007371d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001528fb  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004c90  00000000  00000000  0015294c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c8 <__do_global_dtors_aux>:
 80001c8:	b510      	push	{r4, lr}
 80001ca:	4c05      	ldr	r4, [pc, #20]	; (80001e0 <__do_global_dtors_aux+0x18>)
 80001cc:	7823      	ldrb	r3, [r4, #0]
 80001ce:	b933      	cbnz	r3, 80001de <__do_global_dtors_aux+0x16>
 80001d0:	4b04      	ldr	r3, [pc, #16]	; (80001e4 <__do_global_dtors_aux+0x1c>)
 80001d2:	b113      	cbz	r3, 80001da <__do_global_dtors_aux+0x12>
 80001d4:	4804      	ldr	r0, [pc, #16]	; (80001e8 <__do_global_dtors_aux+0x20>)
 80001d6:	f3af 8000 	nop.w
 80001da:	2301      	movs	r3, #1
 80001dc:	7023      	strb	r3, [r4, #0]
 80001de:	bd10      	pop	{r4, pc}
 80001e0:	2000000c 	.word	0x2000000c
 80001e4:	00000000 	.word	0x00000000
 80001e8:	080068f0 	.word	0x080068f0

080001ec <frame_dummy>:
 80001ec:	b508      	push	{r3, lr}
 80001ee:	4b03      	ldr	r3, [pc, #12]	; (80001fc <frame_dummy+0x10>)
 80001f0:	b11b      	cbz	r3, 80001fa <frame_dummy+0xe>
 80001f2:	4903      	ldr	r1, [pc, #12]	; (8000200 <frame_dummy+0x14>)
 80001f4:	4803      	ldr	r0, [pc, #12]	; (8000204 <frame_dummy+0x18>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	bd08      	pop	{r3, pc}
 80001fc:	00000000 	.word	0x00000000
 8000200:	20000010 	.word	0x20000010
 8000204:	080068f0 	.word	0x080068f0

08000208 <__aeabi_drsub>:
 8000208:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800020c:	e002      	b.n	8000214 <__adddf3>
 800020e:	bf00      	nop

08000210 <__aeabi_dsub>:
 8000210:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000214 <__adddf3>:
 8000214:	b530      	push	{r4, r5, lr}
 8000216:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800021a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800021e:	ea94 0f05 	teq	r4, r5
 8000222:	bf08      	it	eq
 8000224:	ea90 0f02 	teqeq	r0, r2
 8000228:	bf1f      	itttt	ne
 800022a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800022e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000232:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000236:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800023a:	f000 80e2 	beq.w	8000402 <__adddf3+0x1ee>
 800023e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000242:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000246:	bfb8      	it	lt
 8000248:	426d      	neglt	r5, r5
 800024a:	dd0c      	ble.n	8000266 <__adddf3+0x52>
 800024c:	442c      	add	r4, r5
 800024e:	ea80 0202 	eor.w	r2, r0, r2
 8000252:	ea81 0303 	eor.w	r3, r1, r3
 8000256:	ea82 0000 	eor.w	r0, r2, r0
 800025a:	ea83 0101 	eor.w	r1, r3, r1
 800025e:	ea80 0202 	eor.w	r2, r0, r2
 8000262:	ea81 0303 	eor.w	r3, r1, r3
 8000266:	2d36      	cmp	r5, #54	; 0x36
 8000268:	bf88      	it	hi
 800026a:	bd30      	pophi	{r4, r5, pc}
 800026c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000270:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000274:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000278:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800027c:	d002      	beq.n	8000284 <__adddf3+0x70>
 800027e:	4240      	negs	r0, r0
 8000280:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000284:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000288:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800028c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000290:	d002      	beq.n	8000298 <__adddf3+0x84>
 8000292:	4252      	negs	r2, r2
 8000294:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000298:	ea94 0f05 	teq	r4, r5
 800029c:	f000 80a7 	beq.w	80003ee <__adddf3+0x1da>
 80002a0:	f1a4 0401 	sub.w	r4, r4, #1
 80002a4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002a8:	db0d      	blt.n	80002c6 <__adddf3+0xb2>
 80002aa:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002ae:	fa22 f205 	lsr.w	r2, r2, r5
 80002b2:	1880      	adds	r0, r0, r2
 80002b4:	f141 0100 	adc.w	r1, r1, #0
 80002b8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002bc:	1880      	adds	r0, r0, r2
 80002be:	fa43 f305 	asr.w	r3, r3, r5
 80002c2:	4159      	adcs	r1, r3
 80002c4:	e00e      	b.n	80002e4 <__adddf3+0xd0>
 80002c6:	f1a5 0520 	sub.w	r5, r5, #32
 80002ca:	f10e 0e20 	add.w	lr, lr, #32
 80002ce:	2a01      	cmp	r2, #1
 80002d0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002d4:	bf28      	it	cs
 80002d6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002da:	fa43 f305 	asr.w	r3, r3, r5
 80002de:	18c0      	adds	r0, r0, r3
 80002e0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002e4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002e8:	d507      	bpl.n	80002fa <__adddf3+0xe6>
 80002ea:	f04f 0e00 	mov.w	lr, #0
 80002ee:	f1dc 0c00 	rsbs	ip, ip, #0
 80002f2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002f6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002fa:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002fe:	d31b      	bcc.n	8000338 <__adddf3+0x124>
 8000300:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000304:	d30c      	bcc.n	8000320 <__adddf3+0x10c>
 8000306:	0849      	lsrs	r1, r1, #1
 8000308:	ea5f 0030 	movs.w	r0, r0, rrx
 800030c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000310:	f104 0401 	add.w	r4, r4, #1
 8000314:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000318:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800031c:	f080 809a 	bcs.w	8000454 <__adddf3+0x240>
 8000320:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000324:	bf08      	it	eq
 8000326:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800032a:	f150 0000 	adcs.w	r0, r0, #0
 800032e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000332:	ea41 0105 	orr.w	r1, r1, r5
 8000336:	bd30      	pop	{r4, r5, pc}
 8000338:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800033c:	4140      	adcs	r0, r0
 800033e:	eb41 0101 	adc.w	r1, r1, r1
 8000342:	3c01      	subs	r4, #1
 8000344:	bf28      	it	cs
 8000346:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800034a:	d2e9      	bcs.n	8000320 <__adddf3+0x10c>
 800034c:	f091 0f00 	teq	r1, #0
 8000350:	bf04      	itt	eq
 8000352:	4601      	moveq	r1, r0
 8000354:	2000      	moveq	r0, #0
 8000356:	fab1 f381 	clz	r3, r1
 800035a:	bf08      	it	eq
 800035c:	3320      	addeq	r3, #32
 800035e:	f1a3 030b 	sub.w	r3, r3, #11
 8000362:	f1b3 0220 	subs.w	r2, r3, #32
 8000366:	da0c      	bge.n	8000382 <__adddf3+0x16e>
 8000368:	320c      	adds	r2, #12
 800036a:	dd08      	ble.n	800037e <__adddf3+0x16a>
 800036c:	f102 0c14 	add.w	ip, r2, #20
 8000370:	f1c2 020c 	rsb	r2, r2, #12
 8000374:	fa01 f00c 	lsl.w	r0, r1, ip
 8000378:	fa21 f102 	lsr.w	r1, r1, r2
 800037c:	e00c      	b.n	8000398 <__adddf3+0x184>
 800037e:	f102 0214 	add.w	r2, r2, #20
 8000382:	bfd8      	it	le
 8000384:	f1c2 0c20 	rsble	ip, r2, #32
 8000388:	fa01 f102 	lsl.w	r1, r1, r2
 800038c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000390:	bfdc      	itt	le
 8000392:	ea41 010c 	orrle.w	r1, r1, ip
 8000396:	4090      	lslle	r0, r2
 8000398:	1ae4      	subs	r4, r4, r3
 800039a:	bfa2      	ittt	ge
 800039c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003a0:	4329      	orrge	r1, r5
 80003a2:	bd30      	popge	{r4, r5, pc}
 80003a4:	ea6f 0404 	mvn.w	r4, r4
 80003a8:	3c1f      	subs	r4, #31
 80003aa:	da1c      	bge.n	80003e6 <__adddf3+0x1d2>
 80003ac:	340c      	adds	r4, #12
 80003ae:	dc0e      	bgt.n	80003ce <__adddf3+0x1ba>
 80003b0:	f104 0414 	add.w	r4, r4, #20
 80003b4:	f1c4 0220 	rsb	r2, r4, #32
 80003b8:	fa20 f004 	lsr.w	r0, r0, r4
 80003bc:	fa01 f302 	lsl.w	r3, r1, r2
 80003c0:	ea40 0003 	orr.w	r0, r0, r3
 80003c4:	fa21 f304 	lsr.w	r3, r1, r4
 80003c8:	ea45 0103 	orr.w	r1, r5, r3
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	f1c4 040c 	rsb	r4, r4, #12
 80003d2:	f1c4 0220 	rsb	r2, r4, #32
 80003d6:	fa20 f002 	lsr.w	r0, r0, r2
 80003da:	fa01 f304 	lsl.w	r3, r1, r4
 80003de:	ea40 0003 	orr.w	r0, r0, r3
 80003e2:	4629      	mov	r1, r5
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ea:	4629      	mov	r1, r5
 80003ec:	bd30      	pop	{r4, r5, pc}
 80003ee:	f094 0f00 	teq	r4, #0
 80003f2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003f6:	bf06      	itte	eq
 80003f8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003fc:	3401      	addeq	r4, #1
 80003fe:	3d01      	subne	r5, #1
 8000400:	e74e      	b.n	80002a0 <__adddf3+0x8c>
 8000402:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000406:	bf18      	it	ne
 8000408:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800040c:	d029      	beq.n	8000462 <__adddf3+0x24e>
 800040e:	ea94 0f05 	teq	r4, r5
 8000412:	bf08      	it	eq
 8000414:	ea90 0f02 	teqeq	r0, r2
 8000418:	d005      	beq.n	8000426 <__adddf3+0x212>
 800041a:	ea54 0c00 	orrs.w	ip, r4, r0
 800041e:	bf04      	itt	eq
 8000420:	4619      	moveq	r1, r3
 8000422:	4610      	moveq	r0, r2
 8000424:	bd30      	pop	{r4, r5, pc}
 8000426:	ea91 0f03 	teq	r1, r3
 800042a:	bf1e      	ittt	ne
 800042c:	2100      	movne	r1, #0
 800042e:	2000      	movne	r0, #0
 8000430:	bd30      	popne	{r4, r5, pc}
 8000432:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000436:	d105      	bne.n	8000444 <__adddf3+0x230>
 8000438:	0040      	lsls	r0, r0, #1
 800043a:	4149      	adcs	r1, r1
 800043c:	bf28      	it	cs
 800043e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000442:	bd30      	pop	{r4, r5, pc}
 8000444:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000448:	bf3c      	itt	cc
 800044a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800044e:	bd30      	popcc	{r4, r5, pc}
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000454:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000458:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800045c:	f04f 0000 	mov.w	r0, #0
 8000460:	bd30      	pop	{r4, r5, pc}
 8000462:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000466:	bf1a      	itte	ne
 8000468:	4619      	movne	r1, r3
 800046a:	4610      	movne	r0, r2
 800046c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000470:	bf1c      	itt	ne
 8000472:	460b      	movne	r3, r1
 8000474:	4602      	movne	r2, r0
 8000476:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800047a:	bf06      	itte	eq
 800047c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000480:	ea91 0f03 	teqeq	r1, r3
 8000484:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000488:	bd30      	pop	{r4, r5, pc}
 800048a:	bf00      	nop

0800048c <__aeabi_ui2d>:
 800048c:	f090 0f00 	teq	r0, #0
 8000490:	bf04      	itt	eq
 8000492:	2100      	moveq	r1, #0
 8000494:	4770      	bxeq	lr
 8000496:	b530      	push	{r4, r5, lr}
 8000498:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800049c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004a0:	f04f 0500 	mov.w	r5, #0
 80004a4:	f04f 0100 	mov.w	r1, #0
 80004a8:	e750      	b.n	800034c <__adddf3+0x138>
 80004aa:	bf00      	nop

080004ac <__aeabi_i2d>:
 80004ac:	f090 0f00 	teq	r0, #0
 80004b0:	bf04      	itt	eq
 80004b2:	2100      	moveq	r1, #0
 80004b4:	4770      	bxeq	lr
 80004b6:	b530      	push	{r4, r5, lr}
 80004b8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004bc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004c0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004c4:	bf48      	it	mi
 80004c6:	4240      	negmi	r0, r0
 80004c8:	f04f 0100 	mov.w	r1, #0
 80004cc:	e73e      	b.n	800034c <__adddf3+0x138>
 80004ce:	bf00      	nop

080004d0 <__aeabi_f2d>:
 80004d0:	0042      	lsls	r2, r0, #1
 80004d2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004d6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004da:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004de:	bf1f      	itttt	ne
 80004e0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004e4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004e8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004ec:	4770      	bxne	lr
 80004ee:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004f2:	bf08      	it	eq
 80004f4:	4770      	bxeq	lr
 80004f6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004fa:	bf04      	itt	eq
 80004fc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000500:	4770      	bxeq	lr
 8000502:	b530      	push	{r4, r5, lr}
 8000504:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000510:	e71c      	b.n	800034c <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_ul2d>:
 8000514:	ea50 0201 	orrs.w	r2, r0, r1
 8000518:	bf08      	it	eq
 800051a:	4770      	bxeq	lr
 800051c:	b530      	push	{r4, r5, lr}
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	e00a      	b.n	800053a <__aeabi_l2d+0x16>

08000524 <__aeabi_l2d>:
 8000524:	ea50 0201 	orrs.w	r2, r0, r1
 8000528:	bf08      	it	eq
 800052a:	4770      	bxeq	lr
 800052c:	b530      	push	{r4, r5, lr}
 800052e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000532:	d502      	bpl.n	800053a <__aeabi_l2d+0x16>
 8000534:	4240      	negs	r0, r0
 8000536:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800053a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800053e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000542:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000546:	f43f aed8 	beq.w	80002fa <__adddf3+0xe6>
 800054a:	f04f 0203 	mov.w	r2, #3
 800054e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000552:	bf18      	it	ne
 8000554:	3203      	addne	r2, #3
 8000556:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800055a:	bf18      	it	ne
 800055c:	3203      	addne	r2, #3
 800055e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000562:	f1c2 0320 	rsb	r3, r2, #32
 8000566:	fa00 fc03 	lsl.w	ip, r0, r3
 800056a:	fa20 f002 	lsr.w	r0, r0, r2
 800056e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000572:	ea40 000e 	orr.w	r0, r0, lr
 8000576:	fa21 f102 	lsr.w	r1, r1, r2
 800057a:	4414      	add	r4, r2
 800057c:	e6bd      	b.n	80002fa <__adddf3+0xe6>
 800057e:	bf00      	nop

08000580 <__aeabi_dmul>:
 8000580:	b570      	push	{r4, r5, r6, lr}
 8000582:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000586:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800058a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800058e:	bf1d      	ittte	ne
 8000590:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000594:	ea94 0f0c 	teqne	r4, ip
 8000598:	ea95 0f0c 	teqne	r5, ip
 800059c:	f000 f8de 	bleq	800075c <__aeabi_dmul+0x1dc>
 80005a0:	442c      	add	r4, r5
 80005a2:	ea81 0603 	eor.w	r6, r1, r3
 80005a6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005aa:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005ae:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005b2:	bf18      	it	ne
 80005b4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005bc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005c0:	d038      	beq.n	8000634 <__aeabi_dmul+0xb4>
 80005c2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005ce:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005d2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005d6:	f04f 0600 	mov.w	r6, #0
 80005da:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005de:	f09c 0f00 	teq	ip, #0
 80005e2:	bf18      	it	ne
 80005e4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005e8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005ec:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005f0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005f4:	d204      	bcs.n	8000600 <__aeabi_dmul+0x80>
 80005f6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005fa:	416d      	adcs	r5, r5
 80005fc:	eb46 0606 	adc.w	r6, r6, r6
 8000600:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000604:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000608:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800060c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000610:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000614:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000618:	bf88      	it	hi
 800061a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800061e:	d81e      	bhi.n	800065e <__aeabi_dmul+0xde>
 8000620:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000624:	bf08      	it	eq
 8000626:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800062a:	f150 0000 	adcs.w	r0, r0, #0
 800062e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000632:	bd70      	pop	{r4, r5, r6, pc}
 8000634:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000638:	ea46 0101 	orr.w	r1, r6, r1
 800063c:	ea40 0002 	orr.w	r0, r0, r2
 8000640:	ea81 0103 	eor.w	r1, r1, r3
 8000644:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000648:	bfc2      	ittt	gt
 800064a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800064e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000652:	bd70      	popgt	{r4, r5, r6, pc}
 8000654:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000658:	f04f 0e00 	mov.w	lr, #0
 800065c:	3c01      	subs	r4, #1
 800065e:	f300 80ab 	bgt.w	80007b8 <__aeabi_dmul+0x238>
 8000662:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000666:	bfde      	ittt	le
 8000668:	2000      	movle	r0, #0
 800066a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800066e:	bd70      	pople	{r4, r5, r6, pc}
 8000670:	f1c4 0400 	rsb	r4, r4, #0
 8000674:	3c20      	subs	r4, #32
 8000676:	da35      	bge.n	80006e4 <__aeabi_dmul+0x164>
 8000678:	340c      	adds	r4, #12
 800067a:	dc1b      	bgt.n	80006b4 <__aeabi_dmul+0x134>
 800067c:	f104 0414 	add.w	r4, r4, #20
 8000680:	f1c4 0520 	rsb	r5, r4, #32
 8000684:	fa00 f305 	lsl.w	r3, r0, r5
 8000688:	fa20 f004 	lsr.w	r0, r0, r4
 800068c:	fa01 f205 	lsl.w	r2, r1, r5
 8000690:	ea40 0002 	orr.w	r0, r0, r2
 8000694:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000698:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800069c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a0:	fa21 f604 	lsr.w	r6, r1, r4
 80006a4:	eb42 0106 	adc.w	r1, r2, r6
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 040c 	rsb	r4, r4, #12
 80006b8:	f1c4 0520 	rsb	r5, r4, #32
 80006bc:	fa00 f304 	lsl.w	r3, r0, r4
 80006c0:	fa20 f005 	lsr.w	r0, r0, r5
 80006c4:	fa01 f204 	lsl.w	r2, r1, r4
 80006c8:	ea40 0002 	orr.w	r0, r0, r2
 80006cc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006d4:	f141 0100 	adc.w	r1, r1, #0
 80006d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006dc:	bf08      	it	eq
 80006de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f1c4 0520 	rsb	r5, r4, #32
 80006e8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ec:	ea4e 0e02 	orr.w	lr, lr, r2
 80006f0:	fa20 f304 	lsr.w	r3, r0, r4
 80006f4:	fa01 f205 	lsl.w	r2, r1, r5
 80006f8:	ea43 0302 	orr.w	r3, r3, r2
 80006fc:	fa21 f004 	lsr.w	r0, r1, r4
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000704:	fa21 f204 	lsr.w	r2, r1, r4
 8000708:	ea20 0002 	bic.w	r0, r0, r2
 800070c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f094 0f00 	teq	r4, #0
 8000720:	d10f      	bne.n	8000742 <__aeabi_dmul+0x1c2>
 8000722:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000726:	0040      	lsls	r0, r0, #1
 8000728:	eb41 0101 	adc.w	r1, r1, r1
 800072c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000730:	bf08      	it	eq
 8000732:	3c01      	subeq	r4, #1
 8000734:	d0f7      	beq.n	8000726 <__aeabi_dmul+0x1a6>
 8000736:	ea41 0106 	orr.w	r1, r1, r6
 800073a:	f095 0f00 	teq	r5, #0
 800073e:	bf18      	it	ne
 8000740:	4770      	bxne	lr
 8000742:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000746:	0052      	lsls	r2, r2, #1
 8000748:	eb43 0303 	adc.w	r3, r3, r3
 800074c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000750:	bf08      	it	eq
 8000752:	3d01      	subeq	r5, #1
 8000754:	d0f7      	beq.n	8000746 <__aeabi_dmul+0x1c6>
 8000756:	ea43 0306 	orr.w	r3, r3, r6
 800075a:	4770      	bx	lr
 800075c:	ea94 0f0c 	teq	r4, ip
 8000760:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000764:	bf18      	it	ne
 8000766:	ea95 0f0c 	teqne	r5, ip
 800076a:	d00c      	beq.n	8000786 <__aeabi_dmul+0x206>
 800076c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000770:	bf18      	it	ne
 8000772:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000776:	d1d1      	bne.n	800071c <__aeabi_dmul+0x19c>
 8000778:	ea81 0103 	eor.w	r1, r1, r3
 800077c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000780:	f04f 0000 	mov.w	r0, #0
 8000784:	bd70      	pop	{r4, r5, r6, pc}
 8000786:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800078a:	bf06      	itte	eq
 800078c:	4610      	moveq	r0, r2
 800078e:	4619      	moveq	r1, r3
 8000790:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000794:	d019      	beq.n	80007ca <__aeabi_dmul+0x24a>
 8000796:	ea94 0f0c 	teq	r4, ip
 800079a:	d102      	bne.n	80007a2 <__aeabi_dmul+0x222>
 800079c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007a0:	d113      	bne.n	80007ca <__aeabi_dmul+0x24a>
 80007a2:	ea95 0f0c 	teq	r5, ip
 80007a6:	d105      	bne.n	80007b4 <__aeabi_dmul+0x234>
 80007a8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007ac:	bf1c      	itt	ne
 80007ae:	4610      	movne	r0, r2
 80007b0:	4619      	movne	r1, r3
 80007b2:	d10a      	bne.n	80007ca <__aeabi_dmul+0x24a>
 80007b4:	ea81 0103 	eor.w	r1, r1, r3
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007c4:	f04f 0000 	mov.w	r0, #0
 80007c8:	bd70      	pop	{r4, r5, r6, pc}
 80007ca:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007ce:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007d2:	bd70      	pop	{r4, r5, r6, pc}

080007d4 <__aeabi_ddiv>:
 80007d4:	b570      	push	{r4, r5, r6, lr}
 80007d6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007da:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007de:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007e2:	bf1d      	ittte	ne
 80007e4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007e8:	ea94 0f0c 	teqne	r4, ip
 80007ec:	ea95 0f0c 	teqne	r5, ip
 80007f0:	f000 f8a7 	bleq	8000942 <__aeabi_ddiv+0x16e>
 80007f4:	eba4 0405 	sub.w	r4, r4, r5
 80007f8:	ea81 0e03 	eor.w	lr, r1, r3
 80007fc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000800:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000804:	f000 8088 	beq.w	8000918 <__aeabi_ddiv+0x144>
 8000808:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800080c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000810:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000814:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000818:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800081c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000820:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000824:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000828:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800082c:	429d      	cmp	r5, r3
 800082e:	bf08      	it	eq
 8000830:	4296      	cmpeq	r6, r2
 8000832:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000836:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800083a:	d202      	bcs.n	8000842 <__aeabi_ddiv+0x6e>
 800083c:	085b      	lsrs	r3, r3, #1
 800083e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000842:	1ab6      	subs	r6, r6, r2
 8000844:	eb65 0503 	sbc.w	r5, r5, r3
 8000848:	085b      	lsrs	r3, r3, #1
 800084a:	ea4f 0232 	mov.w	r2, r2, rrx
 800084e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000852:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 000c 	orrcs.w	r0, r0, ip
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000880:	085b      	lsrs	r3, r3, #1
 8000882:	ea4f 0232 	mov.w	r2, r2, rrx
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000898:	085b      	lsrs	r3, r3, #1
 800089a:	ea4f 0232 	mov.w	r2, r2, rrx
 800089e:	ebb6 0e02 	subs.w	lr, r6, r2
 80008a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008a6:	bf22      	ittt	cs
 80008a8:	1ab6      	subcs	r6, r6, r2
 80008aa:	4675      	movcs	r5, lr
 80008ac:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008b0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008b4:	d018      	beq.n	80008e8 <__aeabi_ddiv+0x114>
 80008b6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ba:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008be:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008c2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008c6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008ca:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008ce:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008d2:	d1c0      	bne.n	8000856 <__aeabi_ddiv+0x82>
 80008d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008d8:	d10b      	bne.n	80008f2 <__aeabi_ddiv+0x11e>
 80008da:	ea41 0100 	orr.w	r1, r1, r0
 80008de:	f04f 0000 	mov.w	r0, #0
 80008e2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008e6:	e7b6      	b.n	8000856 <__aeabi_ddiv+0x82>
 80008e8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008ec:	bf04      	itt	eq
 80008ee:	4301      	orreq	r1, r0
 80008f0:	2000      	moveq	r0, #0
 80008f2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008f6:	bf88      	it	hi
 80008f8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008fc:	f63f aeaf 	bhi.w	800065e <__aeabi_dmul+0xde>
 8000900:	ebb5 0c03 	subs.w	ip, r5, r3
 8000904:	bf04      	itt	eq
 8000906:	ebb6 0c02 	subseq.w	ip, r6, r2
 800090a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800090e:	f150 0000 	adcs.w	r0, r0, #0
 8000912:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000916:	bd70      	pop	{r4, r5, r6, pc}
 8000918:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800091c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000920:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000924:	bfc2      	ittt	gt
 8000926:	ebd4 050c 	rsbsgt	r5, r4, ip
 800092a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800092e:	bd70      	popgt	{r4, r5, r6, pc}
 8000930:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000934:	f04f 0e00 	mov.w	lr, #0
 8000938:	3c01      	subs	r4, #1
 800093a:	e690      	b.n	800065e <__aeabi_dmul+0xde>
 800093c:	ea45 0e06 	orr.w	lr, r5, r6
 8000940:	e68d      	b.n	800065e <__aeabi_dmul+0xde>
 8000942:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000946:	ea94 0f0c 	teq	r4, ip
 800094a:	bf08      	it	eq
 800094c:	ea95 0f0c 	teqeq	r5, ip
 8000950:	f43f af3b 	beq.w	80007ca <__aeabi_dmul+0x24a>
 8000954:	ea94 0f0c 	teq	r4, ip
 8000958:	d10a      	bne.n	8000970 <__aeabi_ddiv+0x19c>
 800095a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800095e:	f47f af34 	bne.w	80007ca <__aeabi_dmul+0x24a>
 8000962:	ea95 0f0c 	teq	r5, ip
 8000966:	f47f af25 	bne.w	80007b4 <__aeabi_dmul+0x234>
 800096a:	4610      	mov	r0, r2
 800096c:	4619      	mov	r1, r3
 800096e:	e72c      	b.n	80007ca <__aeabi_dmul+0x24a>
 8000970:	ea95 0f0c 	teq	r5, ip
 8000974:	d106      	bne.n	8000984 <__aeabi_ddiv+0x1b0>
 8000976:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800097a:	f43f aefd 	beq.w	8000778 <__aeabi_dmul+0x1f8>
 800097e:	4610      	mov	r0, r2
 8000980:	4619      	mov	r1, r3
 8000982:	e722      	b.n	80007ca <__aeabi_dmul+0x24a>
 8000984:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000988:	bf18      	it	ne
 800098a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800098e:	f47f aec5 	bne.w	800071c <__aeabi_dmul+0x19c>
 8000992:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000996:	f47f af0d 	bne.w	80007b4 <__aeabi_dmul+0x234>
 800099a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800099e:	f47f aeeb 	bne.w	8000778 <__aeabi_dmul+0x1f8>
 80009a2:	e712      	b.n	80007ca <__aeabi_dmul+0x24a>

080009a4 <__aeabi_d2f>:
 80009a4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80009a8:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 80009ac:	bf24      	itt	cs
 80009ae:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 80009b2:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 80009b6:	d90d      	bls.n	80009d4 <__aeabi_d2f+0x30>
 80009b8:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 80009bc:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 80009c0:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 80009c4:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 80009c8:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 80009cc:	bf08      	it	eq
 80009ce:	f020 0001 	biceq.w	r0, r0, #1
 80009d2:	4770      	bx	lr
 80009d4:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 80009d8:	d121      	bne.n	8000a1e <__aeabi_d2f+0x7a>
 80009da:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 80009de:	bfbc      	itt	lt
 80009e0:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 80009e4:	4770      	bxlt	lr
 80009e6:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ea:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80009ee:	f1c2 0218 	rsb	r2, r2, #24
 80009f2:	f1c2 0c20 	rsb	ip, r2, #32
 80009f6:	fa10 f30c 	lsls.w	r3, r0, ip
 80009fa:	fa20 f002 	lsr.w	r0, r0, r2
 80009fe:	bf18      	it	ne
 8000a00:	f040 0001 	orrne.w	r0, r0, #1
 8000a04:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a08:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a0c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a10:	ea40 000c 	orr.w	r0, r0, ip
 8000a14:	fa23 f302 	lsr.w	r3, r3, r2
 8000a18:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a1c:	e7cc      	b.n	80009b8 <__aeabi_d2f+0x14>
 8000a1e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000a22:	d107      	bne.n	8000a34 <__aeabi_d2f+0x90>
 8000a24:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000a28:	bf1e      	ittt	ne
 8000a2a:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000a2e:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000a32:	4770      	bxne	lr
 8000a34:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000a38:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000a3c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000a40:	4770      	bx	lr
 8000a42:	bf00      	nop

08000a44 <__aeabi_uldivmod>:
 8000a44:	b953      	cbnz	r3, 8000a5c <__aeabi_uldivmod+0x18>
 8000a46:	b94a      	cbnz	r2, 8000a5c <__aeabi_uldivmod+0x18>
 8000a48:	2900      	cmp	r1, #0
 8000a4a:	bf08      	it	eq
 8000a4c:	2800      	cmpeq	r0, #0
 8000a4e:	bf1c      	itt	ne
 8000a50:	f04f 31ff 	movne.w	r1, #4294967295
 8000a54:	f04f 30ff 	movne.w	r0, #4294967295
 8000a58:	f000 b974 	b.w	8000d44 <__aeabi_idiv0>
 8000a5c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000a60:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000a64:	f000 f806 	bl	8000a74 <__udivmoddi4>
 8000a68:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000a6c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000a70:	b004      	add	sp, #16
 8000a72:	4770      	bx	lr

08000a74 <__udivmoddi4>:
 8000a74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000a78:	9d08      	ldr	r5, [sp, #32]
 8000a7a:	4604      	mov	r4, r0
 8000a7c:	468e      	mov	lr, r1
 8000a7e:	2b00      	cmp	r3, #0
 8000a80:	d14d      	bne.n	8000b1e <__udivmoddi4+0xaa>
 8000a82:	428a      	cmp	r2, r1
 8000a84:	4694      	mov	ip, r2
 8000a86:	d969      	bls.n	8000b5c <__udivmoddi4+0xe8>
 8000a88:	fab2 f282 	clz	r2, r2
 8000a8c:	b152      	cbz	r2, 8000aa4 <__udivmoddi4+0x30>
 8000a8e:	fa01 f302 	lsl.w	r3, r1, r2
 8000a92:	f1c2 0120 	rsb	r1, r2, #32
 8000a96:	fa20 f101 	lsr.w	r1, r0, r1
 8000a9a:	fa0c fc02 	lsl.w	ip, ip, r2
 8000a9e:	ea41 0e03 	orr.w	lr, r1, r3
 8000aa2:	4094      	lsls	r4, r2
 8000aa4:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000aa8:	0c21      	lsrs	r1, r4, #16
 8000aaa:	fbbe f6f8 	udiv	r6, lr, r8
 8000aae:	fa1f f78c 	uxth.w	r7, ip
 8000ab2:	fb08 e316 	mls	r3, r8, r6, lr
 8000ab6:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000aba:	fb06 f107 	mul.w	r1, r6, r7
 8000abe:	4299      	cmp	r1, r3
 8000ac0:	d90a      	bls.n	8000ad8 <__udivmoddi4+0x64>
 8000ac2:	eb1c 0303 	adds.w	r3, ip, r3
 8000ac6:	f106 30ff 	add.w	r0, r6, #4294967295
 8000aca:	f080 811f 	bcs.w	8000d0c <__udivmoddi4+0x298>
 8000ace:	4299      	cmp	r1, r3
 8000ad0:	f240 811c 	bls.w	8000d0c <__udivmoddi4+0x298>
 8000ad4:	3e02      	subs	r6, #2
 8000ad6:	4463      	add	r3, ip
 8000ad8:	1a5b      	subs	r3, r3, r1
 8000ada:	b2a4      	uxth	r4, r4
 8000adc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ae0:	fb08 3310 	mls	r3, r8, r0, r3
 8000ae4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000ae8:	fb00 f707 	mul.w	r7, r0, r7
 8000aec:	42a7      	cmp	r7, r4
 8000aee:	d90a      	bls.n	8000b06 <__udivmoddi4+0x92>
 8000af0:	eb1c 0404 	adds.w	r4, ip, r4
 8000af4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000af8:	f080 810a 	bcs.w	8000d10 <__udivmoddi4+0x29c>
 8000afc:	42a7      	cmp	r7, r4
 8000afe:	f240 8107 	bls.w	8000d10 <__udivmoddi4+0x29c>
 8000b02:	4464      	add	r4, ip
 8000b04:	3802      	subs	r0, #2
 8000b06:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000b0a:	1be4      	subs	r4, r4, r7
 8000b0c:	2600      	movs	r6, #0
 8000b0e:	b11d      	cbz	r5, 8000b18 <__udivmoddi4+0xa4>
 8000b10:	40d4      	lsrs	r4, r2
 8000b12:	2300      	movs	r3, #0
 8000b14:	e9c5 4300 	strd	r4, r3, [r5]
 8000b18:	4631      	mov	r1, r6
 8000b1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b1e:	428b      	cmp	r3, r1
 8000b20:	d909      	bls.n	8000b36 <__udivmoddi4+0xc2>
 8000b22:	2d00      	cmp	r5, #0
 8000b24:	f000 80ef 	beq.w	8000d06 <__udivmoddi4+0x292>
 8000b28:	2600      	movs	r6, #0
 8000b2a:	e9c5 0100 	strd	r0, r1, [r5]
 8000b2e:	4630      	mov	r0, r6
 8000b30:	4631      	mov	r1, r6
 8000b32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b36:	fab3 f683 	clz	r6, r3
 8000b3a:	2e00      	cmp	r6, #0
 8000b3c:	d14a      	bne.n	8000bd4 <__udivmoddi4+0x160>
 8000b3e:	428b      	cmp	r3, r1
 8000b40:	d302      	bcc.n	8000b48 <__udivmoddi4+0xd4>
 8000b42:	4282      	cmp	r2, r0
 8000b44:	f200 80f9 	bhi.w	8000d3a <__udivmoddi4+0x2c6>
 8000b48:	1a84      	subs	r4, r0, r2
 8000b4a:	eb61 0303 	sbc.w	r3, r1, r3
 8000b4e:	2001      	movs	r0, #1
 8000b50:	469e      	mov	lr, r3
 8000b52:	2d00      	cmp	r5, #0
 8000b54:	d0e0      	beq.n	8000b18 <__udivmoddi4+0xa4>
 8000b56:	e9c5 4e00 	strd	r4, lr, [r5]
 8000b5a:	e7dd      	b.n	8000b18 <__udivmoddi4+0xa4>
 8000b5c:	b902      	cbnz	r2, 8000b60 <__udivmoddi4+0xec>
 8000b5e:	deff      	udf	#255	; 0xff
 8000b60:	fab2 f282 	clz	r2, r2
 8000b64:	2a00      	cmp	r2, #0
 8000b66:	f040 8092 	bne.w	8000c8e <__udivmoddi4+0x21a>
 8000b6a:	eba1 010c 	sub.w	r1, r1, ip
 8000b6e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000b72:	fa1f fe8c 	uxth.w	lr, ip
 8000b76:	2601      	movs	r6, #1
 8000b78:	0c20      	lsrs	r0, r4, #16
 8000b7a:	fbb1 f3f7 	udiv	r3, r1, r7
 8000b7e:	fb07 1113 	mls	r1, r7, r3, r1
 8000b82:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000b86:	fb0e f003 	mul.w	r0, lr, r3
 8000b8a:	4288      	cmp	r0, r1
 8000b8c:	d908      	bls.n	8000ba0 <__udivmoddi4+0x12c>
 8000b8e:	eb1c 0101 	adds.w	r1, ip, r1
 8000b92:	f103 38ff 	add.w	r8, r3, #4294967295
 8000b96:	d202      	bcs.n	8000b9e <__udivmoddi4+0x12a>
 8000b98:	4288      	cmp	r0, r1
 8000b9a:	f200 80cb 	bhi.w	8000d34 <__udivmoddi4+0x2c0>
 8000b9e:	4643      	mov	r3, r8
 8000ba0:	1a09      	subs	r1, r1, r0
 8000ba2:	b2a4      	uxth	r4, r4
 8000ba4:	fbb1 f0f7 	udiv	r0, r1, r7
 8000ba8:	fb07 1110 	mls	r1, r7, r0, r1
 8000bac:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000bb0:	fb0e fe00 	mul.w	lr, lr, r0
 8000bb4:	45a6      	cmp	lr, r4
 8000bb6:	d908      	bls.n	8000bca <__udivmoddi4+0x156>
 8000bb8:	eb1c 0404 	adds.w	r4, ip, r4
 8000bbc:	f100 31ff 	add.w	r1, r0, #4294967295
 8000bc0:	d202      	bcs.n	8000bc8 <__udivmoddi4+0x154>
 8000bc2:	45a6      	cmp	lr, r4
 8000bc4:	f200 80bb 	bhi.w	8000d3e <__udivmoddi4+0x2ca>
 8000bc8:	4608      	mov	r0, r1
 8000bca:	eba4 040e 	sub.w	r4, r4, lr
 8000bce:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000bd2:	e79c      	b.n	8000b0e <__udivmoddi4+0x9a>
 8000bd4:	f1c6 0720 	rsb	r7, r6, #32
 8000bd8:	40b3      	lsls	r3, r6
 8000bda:	fa22 fc07 	lsr.w	ip, r2, r7
 8000bde:	ea4c 0c03 	orr.w	ip, ip, r3
 8000be2:	fa20 f407 	lsr.w	r4, r0, r7
 8000be6:	fa01 f306 	lsl.w	r3, r1, r6
 8000bea:	431c      	orrs	r4, r3
 8000bec:	40f9      	lsrs	r1, r7
 8000bee:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000bf2:	fa00 f306 	lsl.w	r3, r0, r6
 8000bf6:	fbb1 f8f9 	udiv	r8, r1, r9
 8000bfa:	0c20      	lsrs	r0, r4, #16
 8000bfc:	fa1f fe8c 	uxth.w	lr, ip
 8000c00:	fb09 1118 	mls	r1, r9, r8, r1
 8000c04:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000c08:	fb08 f00e 	mul.w	r0, r8, lr
 8000c0c:	4288      	cmp	r0, r1
 8000c0e:	fa02 f206 	lsl.w	r2, r2, r6
 8000c12:	d90b      	bls.n	8000c2c <__udivmoddi4+0x1b8>
 8000c14:	eb1c 0101 	adds.w	r1, ip, r1
 8000c18:	f108 3aff 	add.w	sl, r8, #4294967295
 8000c1c:	f080 8088 	bcs.w	8000d30 <__udivmoddi4+0x2bc>
 8000c20:	4288      	cmp	r0, r1
 8000c22:	f240 8085 	bls.w	8000d30 <__udivmoddi4+0x2bc>
 8000c26:	f1a8 0802 	sub.w	r8, r8, #2
 8000c2a:	4461      	add	r1, ip
 8000c2c:	1a09      	subs	r1, r1, r0
 8000c2e:	b2a4      	uxth	r4, r4
 8000c30:	fbb1 f0f9 	udiv	r0, r1, r9
 8000c34:	fb09 1110 	mls	r1, r9, r0, r1
 8000c38:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000c3c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000c40:	458e      	cmp	lr, r1
 8000c42:	d908      	bls.n	8000c56 <__udivmoddi4+0x1e2>
 8000c44:	eb1c 0101 	adds.w	r1, ip, r1
 8000c48:	f100 34ff 	add.w	r4, r0, #4294967295
 8000c4c:	d26c      	bcs.n	8000d28 <__udivmoddi4+0x2b4>
 8000c4e:	458e      	cmp	lr, r1
 8000c50:	d96a      	bls.n	8000d28 <__udivmoddi4+0x2b4>
 8000c52:	3802      	subs	r0, #2
 8000c54:	4461      	add	r1, ip
 8000c56:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000c5a:	fba0 9402 	umull	r9, r4, r0, r2
 8000c5e:	eba1 010e 	sub.w	r1, r1, lr
 8000c62:	42a1      	cmp	r1, r4
 8000c64:	46c8      	mov	r8, r9
 8000c66:	46a6      	mov	lr, r4
 8000c68:	d356      	bcc.n	8000d18 <__udivmoddi4+0x2a4>
 8000c6a:	d053      	beq.n	8000d14 <__udivmoddi4+0x2a0>
 8000c6c:	b15d      	cbz	r5, 8000c86 <__udivmoddi4+0x212>
 8000c6e:	ebb3 0208 	subs.w	r2, r3, r8
 8000c72:	eb61 010e 	sbc.w	r1, r1, lr
 8000c76:	fa01 f707 	lsl.w	r7, r1, r7
 8000c7a:	fa22 f306 	lsr.w	r3, r2, r6
 8000c7e:	40f1      	lsrs	r1, r6
 8000c80:	431f      	orrs	r7, r3
 8000c82:	e9c5 7100 	strd	r7, r1, [r5]
 8000c86:	2600      	movs	r6, #0
 8000c88:	4631      	mov	r1, r6
 8000c8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c8e:	f1c2 0320 	rsb	r3, r2, #32
 8000c92:	40d8      	lsrs	r0, r3
 8000c94:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c98:	fa21 f303 	lsr.w	r3, r1, r3
 8000c9c:	4091      	lsls	r1, r2
 8000c9e:	4301      	orrs	r1, r0
 8000ca0:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ca4:	fa1f fe8c 	uxth.w	lr, ip
 8000ca8:	fbb3 f0f7 	udiv	r0, r3, r7
 8000cac:	fb07 3610 	mls	r6, r7, r0, r3
 8000cb0:	0c0b      	lsrs	r3, r1, #16
 8000cb2:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000cb6:	fb00 f60e 	mul.w	r6, r0, lr
 8000cba:	429e      	cmp	r6, r3
 8000cbc:	fa04 f402 	lsl.w	r4, r4, r2
 8000cc0:	d908      	bls.n	8000cd4 <__udivmoddi4+0x260>
 8000cc2:	eb1c 0303 	adds.w	r3, ip, r3
 8000cc6:	f100 38ff 	add.w	r8, r0, #4294967295
 8000cca:	d22f      	bcs.n	8000d2c <__udivmoddi4+0x2b8>
 8000ccc:	429e      	cmp	r6, r3
 8000cce:	d92d      	bls.n	8000d2c <__udivmoddi4+0x2b8>
 8000cd0:	3802      	subs	r0, #2
 8000cd2:	4463      	add	r3, ip
 8000cd4:	1b9b      	subs	r3, r3, r6
 8000cd6:	b289      	uxth	r1, r1
 8000cd8:	fbb3 f6f7 	udiv	r6, r3, r7
 8000cdc:	fb07 3316 	mls	r3, r7, r6, r3
 8000ce0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ce4:	fb06 f30e 	mul.w	r3, r6, lr
 8000ce8:	428b      	cmp	r3, r1
 8000cea:	d908      	bls.n	8000cfe <__udivmoddi4+0x28a>
 8000cec:	eb1c 0101 	adds.w	r1, ip, r1
 8000cf0:	f106 38ff 	add.w	r8, r6, #4294967295
 8000cf4:	d216      	bcs.n	8000d24 <__udivmoddi4+0x2b0>
 8000cf6:	428b      	cmp	r3, r1
 8000cf8:	d914      	bls.n	8000d24 <__udivmoddi4+0x2b0>
 8000cfa:	3e02      	subs	r6, #2
 8000cfc:	4461      	add	r1, ip
 8000cfe:	1ac9      	subs	r1, r1, r3
 8000d00:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000d04:	e738      	b.n	8000b78 <__udivmoddi4+0x104>
 8000d06:	462e      	mov	r6, r5
 8000d08:	4628      	mov	r0, r5
 8000d0a:	e705      	b.n	8000b18 <__udivmoddi4+0xa4>
 8000d0c:	4606      	mov	r6, r0
 8000d0e:	e6e3      	b.n	8000ad8 <__udivmoddi4+0x64>
 8000d10:	4618      	mov	r0, r3
 8000d12:	e6f8      	b.n	8000b06 <__udivmoddi4+0x92>
 8000d14:	454b      	cmp	r3, r9
 8000d16:	d2a9      	bcs.n	8000c6c <__udivmoddi4+0x1f8>
 8000d18:	ebb9 0802 	subs.w	r8, r9, r2
 8000d1c:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000d20:	3801      	subs	r0, #1
 8000d22:	e7a3      	b.n	8000c6c <__udivmoddi4+0x1f8>
 8000d24:	4646      	mov	r6, r8
 8000d26:	e7ea      	b.n	8000cfe <__udivmoddi4+0x28a>
 8000d28:	4620      	mov	r0, r4
 8000d2a:	e794      	b.n	8000c56 <__udivmoddi4+0x1e2>
 8000d2c:	4640      	mov	r0, r8
 8000d2e:	e7d1      	b.n	8000cd4 <__udivmoddi4+0x260>
 8000d30:	46d0      	mov	r8, sl
 8000d32:	e77b      	b.n	8000c2c <__udivmoddi4+0x1b8>
 8000d34:	3b02      	subs	r3, #2
 8000d36:	4461      	add	r1, ip
 8000d38:	e732      	b.n	8000ba0 <__udivmoddi4+0x12c>
 8000d3a:	4630      	mov	r0, r6
 8000d3c:	e709      	b.n	8000b52 <__udivmoddi4+0xde>
 8000d3e:	4464      	add	r4, ip
 8000d40:	3802      	subs	r0, #2
 8000d42:	e742      	b.n	8000bca <__udivmoddi4+0x156>

08000d44 <__aeabi_idiv0>:
 8000d44:	4770      	bx	lr
 8000d46:	bf00      	nop

08000d48 <appInit>:

#include "app.h"

// ======== Init =========== //
void appInit(App *app, GPIO_TypeDef* ledPort, uint16_t ledPin, UART_HandleTypeDef huart, DAC_HandleTypeDef hdac, UART_HandleTypeDef huartDebug)
{
 8000d48:	b082      	sub	sp, #8
 8000d4a:	b5b0      	push	{r4, r5, r7, lr}
 8000d4c:	b084      	sub	sp, #16
 8000d4e:	af00      	add	r7, sp, #0
 8000d50:	60f8      	str	r0, [r7, #12]
 8000d52:	60b9      	str	r1, [r7, #8]
 8000d54:	627b      	str	r3, [r7, #36]	; 0x24
 8000d56:	4613      	mov	r3, r2
 8000d58:	80fb      	strh	r3, [r7, #6]
	// ======== LED =========== //
	app->blinkDelay = DELAY_100_MILISECONDS;
 8000d5a:	68fb      	ldr	r3, [r7, #12]
 8000d5c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000d60:	601a      	str	r2, [r3, #0]
	app->ledPort = ledPort;
 8000d62:	68fb      	ldr	r3, [r7, #12]
 8000d64:	68ba      	ldr	r2, [r7, #8]
 8000d66:	605a      	str	r2, [r3, #4]
	app->ledPin = ledPin;
 8000d68:	68fb      	ldr	r3, [r7, #12]
 8000d6a:	88fa      	ldrh	r2, [r7, #6]
 8000d6c:	811a      	strh	r2, [r3, #8]

	// ======== UART =========== //
	app->huart = huart;
 8000d6e:	68fb      	ldr	r3, [r7, #12]
 8000d70:	330c      	adds	r3, #12
 8000d72:	f107 0124 	add.w	r1, r7, #36	; 0x24
 8000d76:	2244      	movs	r2, #68	; 0x44
 8000d78:	4618      	mov	r0, r3
 8000d7a:	f005 fda3 	bl	80068c4 <memcpy>
	app->huartDebug = huartDebug;
 8000d7e:	68fb      	ldr	r3, [r7, #12]
 8000d80:	3350      	adds	r3, #80	; 0x50
 8000d82:	f107 017c 	add.w	r1, r7, #124	; 0x7c
 8000d86:	2244      	movs	r2, #68	; 0x44
 8000d88:	4618      	mov	r0, r3
 8000d8a:	f005 fd9b 	bl	80068c4 <memcpy>

	// ======== DAC ============ //
	app->hdac = hdac;
 8000d8e:	68fb      	ldr	r3, [r7, #12]
 8000d90:	f103 0494 	add.w	r4, r3, #148	; 0x94
 8000d94:	f107 0568 	add.w	r5, r7, #104	; 0x68
 8000d98:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000d9a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000d9c:	682b      	ldr	r3, [r5, #0]
 8000d9e:	6023      	str	r3, [r4, #0]

	// ======== Controller =========== //
	pidInit(&app->pid, 50, 2, 100, 2, 0, PID_CONTROLLER);
 8000da0:	68fb      	ldr	r3, [r7, #12]
 8000da2:	33a8      	adds	r3, #168	; 0xa8
 8000da4:	2102      	movs	r1, #2
 8000da6:	ed9f 2a30 	vldr	s4, [pc, #192]	; 8000e68 <appInit+0x120>
 8000daa:	eef0 1a00 	vmov.f32	s3, #0	; 0x40000000  2.0
 8000dae:	ed9f 1a2f 	vldr	s2, [pc, #188]	; 8000e6c <appInit+0x124>
 8000db2:	eef0 0a00 	vmov.f32	s1, #0	; 0x40000000  2.0
 8000db6:	ed9f 0a2e 	vldr	s0, [pc, #184]	; 8000e70 <appInit+0x128>
 8000dba:	4618      	mov	r0, r3
 8000dbc:	f005 fb9a 	bl	80064f4 <pidInit>
	pidSetSetpoint(&app->pid, 0);
 8000dc0:	68fb      	ldr	r3, [r7, #12]
 8000dc2:	33a8      	adds	r3, #168	; 0xa8
 8000dc4:	ed9f 0a28 	vldr	s0, [pc, #160]	; 8000e68 <appInit+0x120>
 8000dc8:	4618      	mov	r0, r3
 8000dca:	f005 fcf6 	bl	80067ba <pidSetSetpoint>
	app->samplingInterval = DELAY_5_MILISECONDS;
 8000dce:	68fb      	ldr	r3, [r7, #12]
 8000dd0:	2232      	movs	r2, #50	; 0x32
 8000dd2:	f8a3 20f0 	strh.w	r2, [r3, #240]	; 0xf0
	app->runPidController = FALSE;
 8000dd6:	68fb      	ldr	r3, [r7, #12]
 8000dd8:	2200      	movs	r2, #0
 8000dda:	f883 20f2 	strb.w	r2, [r3, #242]	; 0xf2
	HAL_DAC_SetValue(&app->hdac, DAC_CHANNEL_1, DAC_ALIGN_12B_R, 0);
 8000dde:	68fb      	ldr	r3, [r7, #12]
 8000de0:	f103 0094 	add.w	r0, r3, #148	; 0x94
 8000de4:	2300      	movs	r3, #0
 8000de6:	2200      	movs	r2, #0
 8000de8:	2100      	movs	r1, #0
 8000dea:	f002 fe1c 	bl	8003a26 <HAL_DAC_SetValue>

	// ======== Filter =========== //
	movingAverageInit(&app->movingAverageFilter, 128);
 8000dee:	68fb      	ldr	r3, [r7, #12]
 8000df0:	33f4      	adds	r3, #244	; 0xf4
 8000df2:	2180      	movs	r1, #128	; 0x80
 8000df4:	4618      	mov	r0, r3
 8000df6:	f005 fb15 	bl	8006424 <movingAverageInit>

	// ======== Data Packet Tx =========== //
	dataPacketTxInit(&app->dataPacketTx, 0xAA, 0x55);
 8000dfa:	68fb      	ldr	r3, [r7, #12]
 8000dfc:	f503 63b6 	add.w	r3, r3, #1456	; 0x5b0
 8000e00:	2255      	movs	r2, #85	; 0x55
 8000e02:	21aa      	movs	r1, #170	; 0xaa
 8000e04:	4618      	mov	r0, r3
 8000e06:	f001 fef7 	bl	8002bf8 <dataPacketTxInit>
	app->processVariableReadyToSend = FALSE;
 8000e0a:	68fb      	ldr	r3, [r7, #12]
 8000e0c:	2200      	movs	r2, #0
 8000e0e:	f883 2622 	strb.w	r2, [r3, #1570]	; 0x622
	app->enableSendProcessVariable = FALSE;
 8000e12:	68fb      	ldr	r3, [r7, #12]
 8000e14:	2200      	movs	r2, #0
 8000e16:	f883 2623 	strb.w	r2, [r3, #1571]	; 0x623
	app->enableSendCurrentConfigDataValues = FALSE;
 8000e1a:	68fb      	ldr	r3, [r7, #12]
 8000e1c:	2200      	movs	r2, #0
 8000e1e:	f883 2624 	strb.w	r2, [r3, #1572]	; 0x624

	// ======== Data Packet Rx =========== //
	dataPacketRxInit(&app->dataPacketRx, 0xAA, 0x55);
 8000e22:	68fb      	ldr	r3, [r7, #12]
 8000e24:	f203 6326 	addw	r3, r3, #1574	; 0x626
 8000e28:	2255      	movs	r2, #85	; 0x55
 8000e2a:	21aa      	movs	r1, #170	; 0xaa
 8000e2c:	4618      	mov	r0, r3
 8000e2e:	f001 fd17 	bl	8002860 <dataPacketRxInit>
	app->decodeCommandStatus = FALSE;
 8000e32:	68fb      	ldr	r3, [r7, #12]
 8000e34:	2200      	movs	r2, #0
 8000e36:	f883 269e 	strb.w	r2, [r3, #1694]	; 0x69e
	app->command = 0;
 8000e3a:	68fb      	ldr	r3, [r7, #12]
 8000e3c:	2200      	movs	r2, #0
 8000e3e:	f883 269f 	strb.w	r2, [r3, #1695]	; 0x69f
	memset(app->data, 0x00, QTY_DATA_BYTES);
 8000e42:	68fb      	ldr	r3, [r7, #12]
 8000e44:	f503 63d4 	add.w	r3, r3, #1696	; 0x6a0
 8000e48:	2232      	movs	r2, #50	; 0x32
 8000e4a:	2100      	movs	r1, #0
 8000e4c:	4618      	mov	r0, r3
 8000e4e:	f005 fd47 	bl	80068e0 <memset>
	app->dataLenght = 0;
 8000e52:	68fb      	ldr	r3, [r7, #12]
 8000e54:	2200      	movs	r2, #0
 8000e56:	f883 26d2 	strb.w	r2, [r3, #1746]	; 0x6d2
}
 8000e5a:	bf00      	nop
 8000e5c:	3710      	adds	r7, #16
 8000e5e:	46bd      	mov	sp, r7
 8000e60:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 8000e64:	b002      	add	sp, #8
 8000e66:	4770      	bx	lr
 8000e68:	00000000 	.word	0x00000000
 8000e6c:	42c80000 	.word	0x42c80000
 8000e70:	42480000 	.word	0x42480000

08000e74 <appExecuteBlinkLed>:

// ======== LED =========== //
void appExecuteBlinkLed(App *app)
{
 8000e74:	b580      	push	{r7, lr}
 8000e76:	b082      	sub	sp, #8
 8000e78:	af00      	add	r7, sp, #0
 8000e7a:	6078      	str	r0, [r7, #4]
	HAL_GPIO_TogglePin(app->ledPort, app->ledPin);
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	685a      	ldr	r2, [r3, #4]
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	891b      	ldrh	r3, [r3, #8]
 8000e84:	4619      	mov	r1, r3
 8000e86:	4610      	mov	r0, r2
 8000e88:	f003 f881 	bl	8003f8e <HAL_GPIO_TogglePin>
}
 8000e8c:	bf00      	nop
 8000e8e:	3708      	adds	r7, #8
 8000e90:	46bd      	mov	sp, r7
 8000e92:	bd80      	pop	{r7, pc}

08000e94 <appGetBlinkDelay>:

uint32_t appGetBlinkDelay(App *app)
{
 8000e94:	b480      	push	{r7}
 8000e96:	b083      	sub	sp, #12
 8000e98:	af00      	add	r7, sp, #0
 8000e9a:	6078      	str	r0, [r7, #4]
	return app->blinkDelay;
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	681b      	ldr	r3, [r3, #0]
}
 8000ea0:	4618      	mov	r0, r3
 8000ea2:	370c      	adds	r7, #12
 8000ea4:	46bd      	mov	sp, r7
 8000ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eaa:	4770      	bx	lr

08000eac <appRunController>:

// ======== Controller =========== //
void appRunController(App *app)
{
 8000eac:	b580      	push	{r7, lr}
 8000eae:	b084      	sub	sp, #16
 8000eb0:	af00      	add	r7, sp, #0
 8000eb2:	6078      	str	r0, [r7, #4]
	pidCompute(&app->pid);
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	33a8      	adds	r3, #168	; 0xa8
 8000eb8:	4618      	mov	r0, r3
 8000eba:	f005 fb75 	bl	80065a8 <pidCompute>
	uint32_t controlledVariable = (uint32_t) pidGetControlledVariable(&app->pid);
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	33a8      	adds	r3, #168	; 0xa8
 8000ec2:	4618      	mov	r0, r3
 8000ec4:	f005 fcad 	bl	8006822 <pidGetControlledVariable>
 8000ec8:	eef0 7a40 	vmov.f32	s15, s0
 8000ecc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000ed0:	ee17 3a90 	vmov	r3, s15
 8000ed4:	60fb      	str	r3, [r7, #12]
	HAL_DAC_SetValue(&app->hdac, DAC_CHANNEL_1, DAC_ALIGN_12B_R, controlledVariable);
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	f103 0094 	add.w	r0, r3, #148	; 0x94
 8000edc:	68fb      	ldr	r3, [r7, #12]
 8000ede:	2200      	movs	r2, #0
 8000ee0:	2100      	movs	r1, #0
 8000ee2:	f002 fda0 	bl	8003a26 <HAL_DAC_SetValue>
}
 8000ee6:	bf00      	nop
 8000ee8:	3710      	adds	r7, #16
 8000eea:	46bd      	mov	sp, r7
 8000eec:	bd80      	pop	{r7, pc}

08000eee <appSetProcessVariable>:

void appSetProcessVariable(App *app, uint32_t value)
{
 8000eee:	b580      	push	{r7, lr}
 8000ef0:	b082      	sub	sp, #8
 8000ef2:	af00      	add	r7, sp, #0
 8000ef4:	6078      	str	r0, [r7, #4]
 8000ef6:	6039      	str	r1, [r7, #0]
	pidSetProcessVariable(&app->pid, (float) value);
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	33a8      	adds	r3, #168	; 0xa8
 8000efc:	683a      	ldr	r2, [r7, #0]
 8000efe:	ee07 2a90 	vmov	s15, r2
 8000f02:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000f06:	eeb0 0a67 	vmov.f32	s0, s15
 8000f0a:	4618      	mov	r0, r3
 8000f0c:	f005 fc64 	bl	80067d8 <pidSetProcessVariable>
}
 8000f10:	bf00      	nop
 8000f12:	3708      	adds	r7, #8
 8000f14:	46bd      	mov	sp, r7
 8000f16:	bd80      	pop	{r7, pc}

08000f18 <appGetProcessVariable>:

float appGetProcessVariable(App *app)
{
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	b082      	sub	sp, #8
 8000f1c:	af00      	add	r7, sp, #0
 8000f1e:	6078      	str	r0, [r7, #4]
	return pidGetProcessVariable(&app->pid);
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	33a8      	adds	r3, #168	; 0xa8
 8000f24:	4618      	mov	r0, r3
 8000f26:	f005 fc6d 	bl	8006804 <pidGetProcessVariable>
 8000f2a:	eef0 7a40 	vmov.f32	s15, s0
}
 8000f2e:	eeb0 0a67 	vmov.f32	s0, s15
 8000f32:	3708      	adds	r7, #8
 8000f34:	46bd      	mov	sp, r7
 8000f36:	bd80      	pop	{r7, pc}

08000f38 <appGetCurrentInMiliAmps>:

uint32_t appGetCurrentInMiliAmps(uint16_t adcValue)
{
 8000f38:	b580      	push	{r7, lr}
 8000f3a:	b08a      	sub	sp, #40	; 0x28
 8000f3c:	af00      	add	r7, sp, #0
 8000f3e:	4603      	mov	r3, r0
 8000f40:	80fb      	strh	r3, [r7, #6]
	uint32_t electronicCircuitGain = 10;
 8000f42:	230a      	movs	r3, #10
 8000f44:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t shuntResistorInOhms = 1;
 8000f46:	2301      	movs	r3, #1
 8000f48:	623b      	str	r3, [r7, #32]
  	float measuredSignalInVolts = ((3.3 * adcValue) / 4095);
 8000f4a:	88fb      	ldrh	r3, [r7, #6]
 8000f4c:	4618      	mov	r0, r3
 8000f4e:	f7ff faad 	bl	80004ac <__aeabi_i2d>
 8000f52:	a322      	add	r3, pc, #136	; (adr r3, 8000fdc <appGetCurrentInMiliAmps+0xa4>)
 8000f54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f58:	f7ff fb12 	bl	8000580 <__aeabi_dmul>
 8000f5c:	4602      	mov	r2, r0
 8000f5e:	460b      	mov	r3, r1
 8000f60:	4610      	mov	r0, r2
 8000f62:	4619      	mov	r1, r3
 8000f64:	a31f      	add	r3, pc, #124	; (adr r3, 8000fe4 <appGetCurrentInMiliAmps+0xac>)
 8000f66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f6a:	f7ff fc33 	bl	80007d4 <__aeabi_ddiv>
 8000f6e:	4602      	mov	r2, r0
 8000f70:	460b      	mov	r3, r1
 8000f72:	4610      	mov	r0, r2
 8000f74:	4619      	mov	r1, r3
 8000f76:	f7ff fd15 	bl	80009a4 <__aeabi_d2f>
 8000f7a:	4603      	mov	r3, r0
 8000f7c:	61fb      	str	r3, [r7, #28]
  	float conditionedSignalInVolts = measuredSignalInVolts / electronicCircuitGain;
 8000f7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f80:	ee07 3a90 	vmov	s15, r3
 8000f84:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000f88:	edd7 6a07 	vldr	s13, [r7, #28]
 8000f8c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000f90:	edc7 7a06 	vstr	s15, [r7, #24]
  	float calculatedCurrentInAmps = conditionedSignalInVolts / shuntResistorInOhms;
 8000f94:	6a3b      	ldr	r3, [r7, #32]
 8000f96:	ee07 3a90 	vmov	s15, r3
 8000f9a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000f9e:	edd7 6a06 	vldr	s13, [r7, #24]
 8000fa2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000fa6:	edc7 7a05 	vstr	s15, [r7, #20]
  	float calculatedCurrentInMiliAmpsAux = 1000 * calculatedCurrentInAmps;
 8000faa:	edd7 7a05 	vldr	s15, [r7, #20]
 8000fae:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 8000fd8 <appGetCurrentInMiliAmps+0xa0>
 8000fb2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000fb6:	edc7 7a04 	vstr	s15, [r7, #16]
  	uint32_t calculatedCurrentInMiliAmps = (uint32_t) calculatedCurrentInMiliAmpsAux;
 8000fba:	edd7 7a04 	vldr	s15, [r7, #16]
 8000fbe:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000fc2:	ee17 3a90 	vmov	r3, s15
 8000fc6:	60fb      	str	r3, [r7, #12]
  	return calculatedCurrentInMiliAmps;
 8000fc8:	68fb      	ldr	r3, [r7, #12]
}
 8000fca:	4618      	mov	r0, r3
 8000fcc:	3728      	adds	r7, #40	; 0x28
 8000fce:	46bd      	mov	sp, r7
 8000fd0:	bd80      	pop	{r7, pc}
 8000fd2:	bf00      	nop
 8000fd4:	f3af 8000 	nop.w
 8000fd8:	447a0000 	.word	0x447a0000
 8000fdc:	66666666 	.word	0x66666666
 8000fe0:	400a6666 	.word	0x400a6666
 8000fe4:	00000000 	.word	0x00000000
 8000fe8:	40affe00 	.word	0x40affe00

08000fec <appAddNewValueToFilter>:

// ======== Filter =========== //
void appAddNewValueToFilter(App *app, uint32_t newValue)
{
 8000fec:	b580      	push	{r7, lr}
 8000fee:	b082      	sub	sp, #8
 8000ff0:	af00      	add	r7, sp, #0
 8000ff2:	6078      	str	r0, [r7, #4]
 8000ff4:	6039      	str	r1, [r7, #0]
	movingAverageAddValue(&app->movingAverageFilter, newValue);
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	33f4      	adds	r3, #244	; 0xf4
 8000ffa:	683a      	ldr	r2, [r7, #0]
 8000ffc:	4611      	mov	r1, r2
 8000ffe:	4618      	mov	r0, r3
 8001000:	f005 fa30 	bl	8006464 <movingAverageAddValue>
}
 8001004:	bf00      	nop
 8001006:	3708      	adds	r7, #8
 8001008:	46bd      	mov	sp, r7
 800100a:	bd80      	pop	{r7, pc}

0800100c <appGetFilterResult>:

uint32_t appGetFilterResult(App *app)
{
 800100c:	b580      	push	{r7, lr}
 800100e:	b082      	sub	sp, #8
 8001010:	af00      	add	r7, sp, #0
 8001012:	6078      	str	r0, [r7, #4]
	return movingAverageGetMean(&app->movingAverageFilter);
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	33f4      	adds	r3, #244	; 0xf4
 8001018:	4618      	mov	r0, r3
 800101a:	f005 fa5e 	bl	80064da <movingAverageGetMean>
 800101e:	4603      	mov	r3, r0
}
 8001020:	4618      	mov	r0, r3
 8001022:	3708      	adds	r7, #8
 8001024:	46bd      	mov	sp, r7
 8001026:	bd80      	pop	{r7, pc}

08001028 <appAppendReceivedByte>:

// ======== Data Packet Rx =========== //
void appAppendReceivedByte(App *app, uint8_t receivedByte)
{
 8001028:	b580      	push	{r7, lr}
 800102a:	b082      	sub	sp, #8
 800102c:	af00      	add	r7, sp, #0
 800102e:	6078      	str	r0, [r7, #4]
 8001030:	460b      	mov	r3, r1
 8001032:	70fb      	strb	r3, [r7, #3]
	dataPacketRxAppend(&app->dataPacketRx, receivedByte);
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	f203 6326 	addw	r3, r3, #1574	; 0x626
 800103a:	78fa      	ldrb	r2, [r7, #3]
 800103c:	4611      	mov	r1, r2
 800103e:	4618      	mov	r0, r3
 8001040:	f001 fc4c 	bl	80028dc <dataPacketRxAppend>
}
 8001044:	bf00      	nop
 8001046:	3708      	adds	r7, #8
 8001048:	46bd      	mov	sp, r7
 800104a:	bd80      	pop	{r7, pc}

0800104c <appTryDecodeReceivedDataPacket>:

void appTryDecodeReceivedDataPacket(App *app)
{
 800104c:	b580      	push	{r7, lr}
 800104e:	b082      	sub	sp, #8
 8001050:	af00      	add	r7, sp, #0
 8001052:	6078      	str	r0, [r7, #4]
	dataPacketRxDecode(&app->dataPacketRx);
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	f203 6326 	addw	r3, r3, #1574	; 0x626
 800105a:	4618      	mov	r0, r3
 800105c:	f001 fc71 	bl	8002942 <dataPacketRxDecode>
}
 8001060:	bf00      	nop
 8001062:	3708      	adds	r7, #8
 8001064:	46bd      	mov	sp, r7
 8001066:	bd80      	pop	{r7, pc}

08001068 <appTryExtractCommandAndPayloadFromDecodedDataPacket>:

void appTryExtractCommandAndPayloadFromDecodedDataPacket(App *app)
{
 8001068:	b580      	push	{r7, lr}
 800106a:	b084      	sub	sp, #16
 800106c:	af00      	add	r7, sp, #0
 800106e:	6078      	str	r0, [r7, #4]
	if (dataPacketRxGetDataPacketStatus(&app->dataPacketRx) == VALID_RX_DATA_PACKET)
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	f203 6326 	addw	r3, r3, #1574	; 0x626
 8001076:	4618      	mov	r0, r3
 8001078:	f001 fdb1 	bl	8002bde <dataPacketRxGetDataPacketStatus>
 800107c:	4603      	mov	r3, r0
 800107e:	2b01      	cmp	r3, #1
 8001080:	d12e      	bne.n	80010e0 <appTryExtractCommandAndPayloadFromDecodedDataPacket+0x78>
	{
		uint8_t receivedCmd = dataPacketRxGetCommand(&app->dataPacketRx);
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	f203 6326 	addw	r3, r3, #1574	; 0x626
 8001088:	4618      	mov	r0, r3
 800108a:	f001 fd6b 	bl	8002b64 <dataPacketRxGetCommand>
 800108e:	4603      	mov	r3, r0
 8001090:	73fb      	strb	r3, [r7, #15]
		uint8_t receivedPayloadDataLength = dataPacketRxGetPayloadDataLength(&app->dataPacketRx);
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	f203 6326 	addw	r3, r3, #1574	; 0x626
 8001098:	4618      	mov	r0, r3
 800109a:	f001 fd94 	bl	8002bc6 <dataPacketRxGetPayloadDataLength>
 800109e:	4603      	mov	r3, r0
 80010a0:	73bb      	strb	r3, [r7, #14]

		if (receivedPayloadDataLength > 0)
 80010a2:	7bbb      	ldrb	r3, [r7, #14]
 80010a4:	2b00      	cmp	r3, #0
 80010a6:	d00c      	beq.n	80010c2 <appTryExtractCommandAndPayloadFromDecodedDataPacket+0x5a>
		{
			uint8_t *receivedPayloadData = dataPacketRxGetPayloadData(&app->dataPacketRx);
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	f203 6326 	addw	r3, r3, #1574	; 0x626
 80010ae:	4618      	mov	r0, r3
 80010b0:	f001 fd7d 	bl	8002bae <dataPacketRxGetPayloadData>
 80010b4:	60b8      	str	r0, [r7, #8]
			appSetData(app, receivedPayloadData, receivedPayloadDataLength);
 80010b6:	7bbb      	ldrb	r3, [r7, #14]
 80010b8:	461a      	mov	r2, r3
 80010ba:	68b9      	ldr	r1, [r7, #8]
 80010bc:	6878      	ldr	r0, [r7, #4]
 80010be:	f000 fad6 	bl	800166e <appSetData>
		}

		appSetCommand(app, receivedCmd);
 80010c2:	7bfb      	ldrb	r3, [r7, #15]
 80010c4:	4619      	mov	r1, r3
 80010c6:	6878      	ldr	r0, [r7, #4]
 80010c8:	f000 faa4 	bl	8001614 <appSetCommand>
		appSetDecodeStatus(app, TRUE);
 80010cc:	2101      	movs	r1, #1
 80010ce:	6878      	ldr	r0, [r7, #4]
 80010d0:	f000 fab0 	bl	8001634 <appSetDecodeStatus>
		dataPacketRxClear(&app->dataPacketRx);
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	f203 6326 	addw	r3, r3, #1574	; 0x626
 80010da:	4618      	mov	r0, r3
 80010dc:	f001 fcf4 	bl	8002ac8 <dataPacketRxClear>
	}
}
 80010e0:	bf00      	nop
 80010e2:	3710      	adds	r7, #16
 80010e4:	46bd      	mov	sp, r7
 80010e6:	bd80      	pop	{r7, pc}

080010e8 <appTryDecodeExtractedCommand>:

void appTryDecodeExtractedCommand(App *app)
{
 80010e8:	b580      	push	{r7, lr}
 80010ea:	b082      	sub	sp, #8
 80010ec:	af00      	add	r7, sp, #0
 80010ee:	6078      	str	r0, [r7, #4]
	if (appGetDecodeStatus(app) == TRUE)
 80010f0:	6878      	ldr	r0, [r7, #4]
 80010f2:	f000 faaf 	bl	8001654 <appGetDecodeStatus>
 80010f6:	4603      	mov	r3, r0
 80010f8:	2b01      	cmp	r3, #1
 80010fa:	d106      	bne.n	800110a <appTryDecodeExtractedCommand+0x22>
	{
		appDecodeReceivedCommand(app);
 80010fc:	6878      	ldr	r0, [r7, #4]
 80010fe:	f000 f809 	bl	8001114 <appDecodeReceivedCommand>
		appSetDecodeStatus(app, FALSE);
 8001102:	2100      	movs	r1, #0
 8001104:	6878      	ldr	r0, [r7, #4]
 8001106:	f000 fa95 	bl	8001634 <appSetDecodeStatus>
	}
}
 800110a:	bf00      	nop
 800110c:	3708      	adds	r7, #8
 800110e:	46bd      	mov	sp, r7
 8001110:	bd80      	pop	{r7, pc}
	...

08001114 <appDecodeReceivedCommand>:

void appDecodeReceivedCommand(App *app)
{
 8001114:	b580      	push	{r7, lr}
 8001116:	b094      	sub	sp, #80	; 0x50
 8001118:	af00      	add	r7, sp, #0
 800111a:	6078      	str	r0, [r7, #4]
	uint16_t receivedSamplingInterval = 0;
 800111c:	2300      	movs	r3, #0
 800111e:	877b      	strh	r3, [r7, #58]	; 0x3a
	uint16_t receivedPidInterval = 0;
 8001120:	2300      	movs	r3, #0
 8001122:	873b      	strh	r3, [r7, #56]	; 0x38
	uint16_t receivedMovingAverageWindow = 0;
 8001124:	2300      	movs	r3, #0
 8001126:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
	int32_t receivedPidMinSumOfErrors = 0;
 800112a:	2300      	movs	r3, #0
 800112c:	64bb      	str	r3, [r7, #72]	; 0x48
	int32_t receivedPidMaxSumOfErrors = 0;
 800112e:	2300      	movs	r3, #0
 8001130:	647b      	str	r3, [r7, #68]	; 0x44
	int32_t receivedPidMinControlledVariable = 0;
 8001132:	2300      	movs	r3, #0
 8001134:	643b      	str	r3, [r7, #64]	; 0x40
	int32_t receivedPidMaxControlledVariable = 0;
 8001136:	2300      	movs	r3, #0
 8001138:	63fb      	str	r3, [r7, #60]	; 0x3c

	uint32_t receivedPidSetpointTimes1000 = 0;
 800113a:	2300      	movs	r3, #0
 800113c:	637b      	str	r3, [r7, #52]	; 0x34
	float receivedPidSetpoint = 0;
 800113e:	f04f 0300 	mov.w	r3, #0
 8001142:	633b      	str	r3, [r7, #48]	; 0x30

	uint32_t pidKpTimes1000 = 0;
 8001144:	2300      	movs	r3, #0
 8001146:	62fb      	str	r3, [r7, #44]	; 0x2c
	float pidKp = 0;
 8001148:	f04f 0300 	mov.w	r3, #0
 800114c:	62bb      	str	r3, [r7, #40]	; 0x28

	uint32_t pidKiTimes1000 = 0;
 800114e:	2300      	movs	r3, #0
 8001150:	627b      	str	r3, [r7, #36]	; 0x24
	float pidKi = 0;
 8001152:	f04f 0300 	mov.w	r3, #0
 8001156:	623b      	str	r3, [r7, #32]

	uint32_t pidKdTimes1000 = 0;
 8001158:	2300      	movs	r3, #0
 800115a:	61fb      	str	r3, [r7, #28]
	float pidKd = 0;
 800115c:	f04f 0300 	mov.w	r3, #0
 8001160:	61bb      	str	r3, [r7, #24]

	uint32_t receiveidPidOffset = 0;
 8001162:	2300      	movs	r3, #0
 8001164:	617b      	str	r3, [r7, #20]
	float pidOffset = 0;
 8001166:	f04f 0300 	mov.w	r3, #0
 800116a:	613b      	str	r3, [r7, #16]

	uint32_t receiveidPidBias = 0;
 800116c:	2300      	movs	r3, #0
 800116e:	60fb      	str	r3, [r7, #12]
	float pidBias = 0;
 8001170:	f04f 0300 	mov.w	r3, #0
 8001174:	60bb      	str	r3, [r7, #8]

	switch (app->command)
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	f893 369f 	ldrb.w	r3, [r3, #1695]	; 0x69f
 800117c:	3b01      	subs	r3, #1
 800117e:	2b04      	cmp	r3, #4
 8001180:	f200 823e 	bhi.w	8001600 <appDecodeReceivedCommand+0x4ec>
 8001184:	a201      	add	r2, pc, #4	; (adr r2, 800118c <appDecodeReceivedCommand+0x78>)
 8001186:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800118a:	bf00      	nop
 800118c:	080011a1 	.word	0x080011a1
 8001190:	080014f1 	.word	0x080014f1
 8001194:	080014fb 	.word	0x080014fb
 8001198:	08001565 	.word	0x08001565
 800119c:	080015d9 	.word	0x080015d9
	{
		case CMD_RX_SET_CONFIG_DATA_VALUES:

			/************* Kp *************/
			pidKpTimes1000 = (app->data[0] << 24) + (app->data[1] << 16) + (app->data[2] << 8) + app->data[3];
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	f893 36a0 	ldrb.w	r3, [r3, #1696]	; 0x6a0
 80011a6:	061a      	lsls	r2, r3, #24
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	f893 36a1 	ldrb.w	r3, [r3, #1697]	; 0x6a1
 80011ae:	041b      	lsls	r3, r3, #16
 80011b0:	441a      	add	r2, r3
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	f893 36a2 	ldrb.w	r3, [r3, #1698]	; 0x6a2
 80011b8:	021b      	lsls	r3, r3, #8
 80011ba:	4413      	add	r3, r2
 80011bc:	687a      	ldr	r2, [r7, #4]
 80011be:	f892 26a3 	ldrb.w	r2, [r2, #1699]	; 0x6a3
 80011c2:	4413      	add	r3, r2
 80011c4:	62fb      	str	r3, [r7, #44]	; 0x2c
			pidKp = ((float) pidKpTimes1000) / 1000;
 80011c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80011c8:	ee07 3a90 	vmov	s15, r3
 80011cc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80011d0:	eddf 6a97 	vldr	s13, [pc, #604]	; 8001430 <appDecodeReceivedCommand+0x31c>
 80011d4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80011d8:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
			app->pid.kp = pidKp;
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80011e0:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8

			/************* Ki *************/
			pidKiTimes1000 = (app->data[4] << 24) + (app->data[5] << 16) + (app->data[6] << 8) + app->data[7];
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	f893 36a4 	ldrb.w	r3, [r3, #1700]	; 0x6a4
 80011ea:	061a      	lsls	r2, r3, #24
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	f893 36a5 	ldrb.w	r3, [r3, #1701]	; 0x6a5
 80011f2:	041b      	lsls	r3, r3, #16
 80011f4:	441a      	add	r2, r3
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	f893 36a6 	ldrb.w	r3, [r3, #1702]	; 0x6a6
 80011fc:	021b      	lsls	r3, r3, #8
 80011fe:	4413      	add	r3, r2
 8001200:	687a      	ldr	r2, [r7, #4]
 8001202:	f892 26a7 	ldrb.w	r2, [r2, #1703]	; 0x6a7
 8001206:	4413      	add	r3, r2
 8001208:	627b      	str	r3, [r7, #36]	; 0x24
			pidKi = ((float) pidKiTimes1000) / 1000;
 800120a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800120c:	ee07 3a90 	vmov	s15, r3
 8001210:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001214:	eddf 6a86 	vldr	s13, [pc, #536]	; 8001430 <appDecodeReceivedCommand+0x31c>
 8001218:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800121c:	edc7 7a08 	vstr	s15, [r7, #32]
			app->pid.ki = pidKi;
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	6a3a      	ldr	r2, [r7, #32]
 8001224:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac

			/************* Kd *************/
			pidKdTimes1000 = (app->data[8] << 24) + (app->data[9] << 16) + (app->data[10] << 8) + app->data[11];
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	f893 36a8 	ldrb.w	r3, [r3, #1704]	; 0x6a8
 800122e:	061a      	lsls	r2, r3, #24
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	f893 36a9 	ldrb.w	r3, [r3, #1705]	; 0x6a9
 8001236:	041b      	lsls	r3, r3, #16
 8001238:	441a      	add	r2, r3
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	f893 36aa 	ldrb.w	r3, [r3, #1706]	; 0x6aa
 8001240:	021b      	lsls	r3, r3, #8
 8001242:	4413      	add	r3, r2
 8001244:	687a      	ldr	r2, [r7, #4]
 8001246:	f892 26ab 	ldrb.w	r2, [r2, #1707]	; 0x6ab
 800124a:	4413      	add	r3, r2
 800124c:	61fb      	str	r3, [r7, #28]
			pidKd = ((float) pidKdTimes1000) / 1000;
 800124e:	69fb      	ldr	r3, [r7, #28]
 8001250:	ee07 3a90 	vmov	s15, r3
 8001254:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001258:	eddf 6a75 	vldr	s13, [pc, #468]	; 8001430 <appDecodeReceivedCommand+0x31c>
 800125c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001260:	edc7 7a06 	vstr	s15, [r7, #24]
			app->pid.kd = pidKd;
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	69ba      	ldr	r2, [r7, #24]
 8001268:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0

			/************* Pid Interval *************/
			receivedPidInterval = (app->data[12] << 8) + app->data[13];
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	f893 36ac 	ldrb.w	r3, [r3, #1708]	; 0x6ac
 8001272:	b29b      	uxth	r3, r3
 8001274:	021b      	lsls	r3, r3, #8
 8001276:	b29a      	uxth	r2, r3
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	f893 36ad 	ldrb.w	r3, [r3, #1709]	; 0x6ad
 800127e:	b29b      	uxth	r3, r3
 8001280:	4413      	add	r3, r2
 8001282:	873b      	strh	r3, [r7, #56]	; 0x38
			if ((receivedPidInterval >= 0) && (receivedPidInterval <= 50000))
 8001284:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8001286:	f24c 3250 	movw	r2, #50000	; 0xc350
 800128a:	4293      	cmp	r3, r2
 800128c:	d804      	bhi.n	8001298 <appDecodeReceivedCommand+0x184>
			{
				appSetPidInterval(app, receivedPidInterval);
 800128e:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8001290:	4619      	mov	r1, r3
 8001292:	6878      	ldr	r0, [r7, #4]
 8001294:	f000 fd48 	bl	8001d28 <appSetPidInterval>
			}

			/************* Sampling Interval *************/
			receivedSamplingInterval = (app->data[14] << 8) + app->data[15];
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	f893 36ae 	ldrb.w	r3, [r3, #1710]	; 0x6ae
 800129e:	b29b      	uxth	r3, r3
 80012a0:	021b      	lsls	r3, r3, #8
 80012a2:	b29a      	uxth	r2, r3
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	f893 36af 	ldrb.w	r3, [r3, #1711]	; 0x6af
 80012aa:	b29b      	uxth	r3, r3
 80012ac:	4413      	add	r3, r2
 80012ae:	877b      	strh	r3, [r7, #58]	; 0x3a
			if ((receivedSamplingInterval >= 0) && (receivedSamplingInterval <= 50000))
 80012b0:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 80012b2:	f24c 3250 	movw	r2, #50000	; 0xc350
 80012b6:	4293      	cmp	r3, r2
 80012b8:	d803      	bhi.n	80012c2 <appDecodeReceivedCommand+0x1ae>
			{
				app->samplingInterval = receivedSamplingInterval;
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 80012be:	f8a3 20f0 	strh.w	r2, [r3, #240]	; 0xf0
			}

			/************* Moving Average Window *************/
			receivedMovingAverageWindow = (app->data[16] << 8) + app->data[17];
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	f893 36b0 	ldrb.w	r3, [r3, #1712]	; 0x6b0
 80012c8:	b29b      	uxth	r3, r3
 80012ca:	021b      	lsls	r3, r3, #8
 80012cc:	b29a      	uxth	r2, r3
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	f893 36b1 	ldrb.w	r3, [r3, #1713]	; 0x6b1
 80012d4:	b29b      	uxth	r3, r3
 80012d6:	4413      	add	r3, r2
 80012d8:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
			if (receivedMovingAverageWindow > MOV_AVG_FIL_MAX_QTY_OF_ELEMENTS)
 80012dc:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80012e0:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 80012e4:	d903      	bls.n	80012ee <appDecodeReceivedCommand+0x1da>
			{
				receivedMovingAverageWindow = MOV_AVG_FIL_MAX_QTY_OF_ELEMENTS;
 80012e6:	f44f 7396 	mov.w	r3, #300	; 0x12c
 80012ea:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
			}
			app->movingAverageFilter.window = receivedMovingAverageWindow;
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	f8b7 204e 	ldrh.w	r2, [r7, #78]	; 0x4e
 80012f4:	f8a3 20f6 	strh.w	r2, [r3, #246]	; 0xf6

			/************* Min Sum Of Errors *************/
			receivedPidMinSumOfErrors = (app->data[18] << 24) + (app->data[19] << 16) + (app->data[20] << 8) + app->data[21];
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	f893 36b2 	ldrb.w	r3, [r3, #1714]	; 0x6b2
 80012fe:	061a      	lsls	r2, r3, #24
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	f893 36b3 	ldrb.w	r3, [r3, #1715]	; 0x6b3
 8001306:	041b      	lsls	r3, r3, #16
 8001308:	441a      	add	r2, r3
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	f893 36b4 	ldrb.w	r3, [r3, #1716]	; 0x6b4
 8001310:	021b      	lsls	r3, r3, #8
 8001312:	4413      	add	r3, r2
 8001314:	687a      	ldr	r2, [r7, #4]
 8001316:	f892 26b5 	ldrb.w	r2, [r2, #1717]	; 0x6b5
 800131a:	4413      	add	r3, r2
 800131c:	64bb      	str	r3, [r7, #72]	; 0x48
			receivedPidMinSumOfErrors -= 1000000000;
 800131e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8001320:	4b40      	ldr	r3, [pc, #256]	; (8001424 <appDecodeReceivedCommand+0x310>)
 8001322:	4413      	add	r3, r2
 8001324:	64bb      	str	r3, [r7, #72]	; 0x48
			if (receivedPidMinSumOfErrors < MIN_SUM_OF_ERRORS_ALLOWED)
 8001326:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001328:	4a3e      	ldr	r2, [pc, #248]	; (8001424 <appDecodeReceivedCommand+0x310>)
 800132a:	4293      	cmp	r3, r2
 800132c:	da02      	bge.n	8001334 <appDecodeReceivedCommand+0x220>
			{
				receivedPidMinSumOfErrors = MIN_SUM_OF_ERRORS_ALLOWED;
 800132e:	4b3d      	ldr	r3, [pc, #244]	; (8001424 <appDecodeReceivedCommand+0x310>)
 8001330:	64bb      	str	r3, [r7, #72]	; 0x48
 8001332:	e005      	b.n	8001340 <appDecodeReceivedCommand+0x22c>
			}
			else if (receivedPidMinSumOfErrors > MAX_SUM_OF_ERRORS_ALLOWED)
 8001334:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001336:	4a3c      	ldr	r2, [pc, #240]	; (8001428 <appDecodeReceivedCommand+0x314>)
 8001338:	4293      	cmp	r3, r2
 800133a:	dd01      	ble.n	8001340 <appDecodeReceivedCommand+0x22c>
			{
				receivedPidMinSumOfErrors = MAX_SUM_OF_ERRORS_ALLOWED;
 800133c:	4b3a      	ldr	r3, [pc, #232]	; (8001428 <appDecodeReceivedCommand+0x314>)
 800133e:	64bb      	str	r3, [r7, #72]	; 0x48
			}
			app->pid.minSumOfErrors = receivedPidMinSumOfErrors;
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8001344:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc

			/************* Max Sum Of Errors *************/
			receivedPidMaxSumOfErrors = (app->data[22] << 24) + (app->data[23] << 16) + (app->data[24] << 8) + app->data[25];
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	f893 36b6 	ldrb.w	r3, [r3, #1718]	; 0x6b6
 800134e:	061a      	lsls	r2, r3, #24
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	f893 36b7 	ldrb.w	r3, [r3, #1719]	; 0x6b7
 8001356:	041b      	lsls	r3, r3, #16
 8001358:	441a      	add	r2, r3
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	f893 36b8 	ldrb.w	r3, [r3, #1720]	; 0x6b8
 8001360:	021b      	lsls	r3, r3, #8
 8001362:	4413      	add	r3, r2
 8001364:	687a      	ldr	r2, [r7, #4]
 8001366:	f892 26b9 	ldrb.w	r2, [r2, #1721]	; 0x6b9
 800136a:	4413      	add	r3, r2
 800136c:	647b      	str	r3, [r7, #68]	; 0x44
			receivedPidMaxSumOfErrors -= 1000000000;
 800136e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8001370:	4b2c      	ldr	r3, [pc, #176]	; (8001424 <appDecodeReceivedCommand+0x310>)
 8001372:	4413      	add	r3, r2
 8001374:	647b      	str	r3, [r7, #68]	; 0x44
			if (receivedPidMaxSumOfErrors < MIN_SUM_OF_ERRORS_ALLOWED)
 8001376:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001378:	4a2a      	ldr	r2, [pc, #168]	; (8001424 <appDecodeReceivedCommand+0x310>)
 800137a:	4293      	cmp	r3, r2
 800137c:	da02      	bge.n	8001384 <appDecodeReceivedCommand+0x270>
			{
				receivedPidMaxSumOfErrors = MIN_SUM_OF_ERRORS_ALLOWED;
 800137e:	4b29      	ldr	r3, [pc, #164]	; (8001424 <appDecodeReceivedCommand+0x310>)
 8001380:	647b      	str	r3, [r7, #68]	; 0x44
 8001382:	e005      	b.n	8001390 <appDecodeReceivedCommand+0x27c>
			}
			else if (receivedPidMaxSumOfErrors > MAX_SUM_OF_ERRORS_ALLOWED)
 8001384:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001386:	4a28      	ldr	r2, [pc, #160]	; (8001428 <appDecodeReceivedCommand+0x314>)
 8001388:	4293      	cmp	r3, r2
 800138a:	dd01      	ble.n	8001390 <appDecodeReceivedCommand+0x27c>
			{
				receivedPidMaxSumOfErrors = MAX_SUM_OF_ERRORS_ALLOWED;
 800138c:	4b26      	ldr	r3, [pc, #152]	; (8001428 <appDecodeReceivedCommand+0x314>)
 800138e:	647b      	str	r3, [r7, #68]	; 0x44
			}
			app->pid.maxSumOfErrors = receivedPidMaxSumOfErrors;
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8001394:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0

			/************* Min Controlled Variable *************/
			receivedPidMinControlledVariable = (app->data[26] << 24) + (app->data[27] << 16) + (app->data[28] << 8) + app->data[29];
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	f893 36ba 	ldrb.w	r3, [r3, #1722]	; 0x6ba
 800139e:	061a      	lsls	r2, r3, #24
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	f893 36bb 	ldrb.w	r3, [r3, #1723]	; 0x6bb
 80013a6:	041b      	lsls	r3, r3, #16
 80013a8:	441a      	add	r2, r3
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	f893 36bc 	ldrb.w	r3, [r3, #1724]	; 0x6bc
 80013b0:	021b      	lsls	r3, r3, #8
 80013b2:	4413      	add	r3, r2
 80013b4:	687a      	ldr	r2, [r7, #4]
 80013b6:	f892 26bd 	ldrb.w	r2, [r2, #1725]	; 0x6bd
 80013ba:	4413      	add	r3, r2
 80013bc:	643b      	str	r3, [r7, #64]	; 0x40
			receivedPidMinControlledVariable -= 1000000000;
 80013be:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80013c0:	4b18      	ldr	r3, [pc, #96]	; (8001424 <appDecodeReceivedCommand+0x310>)
 80013c2:	4413      	add	r3, r2
 80013c4:	643b      	str	r3, [r7, #64]	; 0x40
			if (receivedPidMinControlledVariable < MIN_CONTROLLED_VARIABLE_ALLOWED)
 80013c6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	da02      	bge.n	80013d2 <appDecodeReceivedCommand+0x2be>
			{
				receivedPidMinControlledVariable = MIN_CONTROLLED_VARIABLE_ALLOWED;
 80013cc:	2300      	movs	r3, #0
 80013ce:	643b      	str	r3, [r7, #64]	; 0x40
 80013d0:	e006      	b.n	80013e0 <appDecodeReceivedCommand+0x2cc>
			}
			else if (receivedPidMinControlledVariable > MAX_CONTROLLED_VARIABLE_ALLOWED)
 80013d2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80013d4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80013d8:	db02      	blt.n	80013e0 <appDecodeReceivedCommand+0x2cc>
			{
				receivedPidMinControlledVariable = MAX_CONTROLLED_VARIABLE_ALLOWED;
 80013da:	f640 73ff 	movw	r3, #4095	; 0xfff
 80013de:	643b      	str	r3, [r7, #64]	; 0x40
			}
			app->pid.minControlledVariable = receivedPidMinControlledVariable;
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80013e4:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4

			/************* Max Controlled Variable *************/
			receivedPidMaxControlledVariable = (app->data[30] << 24) + (app->data[31] << 16) + (app->data[32] << 8) + app->data[33];
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	f893 36be 	ldrb.w	r3, [r3, #1726]	; 0x6be
 80013ee:	061a      	lsls	r2, r3, #24
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	f893 36bf 	ldrb.w	r3, [r3, #1727]	; 0x6bf
 80013f6:	041b      	lsls	r3, r3, #16
 80013f8:	441a      	add	r2, r3
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	f893 36c0 	ldrb.w	r3, [r3, #1728]	; 0x6c0
 8001400:	021b      	lsls	r3, r3, #8
 8001402:	4413      	add	r3, r2
 8001404:	687a      	ldr	r2, [r7, #4]
 8001406:	f892 26c1 	ldrb.w	r2, [r2, #1729]	; 0x6c1
 800140a:	4413      	add	r3, r2
 800140c:	63fb      	str	r3, [r7, #60]	; 0x3c
			receivedPidMaxControlledVariable -= 1000000000;
 800140e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001410:	4b04      	ldr	r3, [pc, #16]	; (8001424 <appDecodeReceivedCommand+0x310>)
 8001412:	4413      	add	r3, r2
 8001414:	63fb      	str	r3, [r7, #60]	; 0x3c
			if (receivedPidMaxControlledVariable < MIN_CONTROLLED_VARIABLE_ALLOWED)
 8001416:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001418:	2b00      	cmp	r3, #0
 800141a:	da0d      	bge.n	8001438 <appDecodeReceivedCommand+0x324>
			{
				receivedPidMaxControlledVariable = MIN_CONTROLLED_VARIABLE_ALLOWED;
 800141c:	2300      	movs	r3, #0
 800141e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001420:	e011      	b.n	8001446 <appDecodeReceivedCommand+0x332>
 8001422:	bf00      	nop
 8001424:	c4653600 	.word	0xc4653600
 8001428:	3b9aca00 	.word	0x3b9aca00
 800142c:	49742400 	.word	0x49742400
 8001430:	447a0000 	.word	0x447a0000
 8001434:	48927c00 	.word	0x48927c00
			}
			else if (receivedPidMaxControlledVariable > MAX_CONTROLLED_VARIABLE_ALLOWED)
 8001438:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800143a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800143e:	db02      	blt.n	8001446 <appDecodeReceivedCommand+0x332>
			{
				receivedPidMaxControlledVariable = MAX_CONTROLLED_VARIABLE_ALLOWED;
 8001440:	f640 73ff 	movw	r3, #4095	; 0xfff
 8001444:	63fb      	str	r3, [r7, #60]	; 0x3c
			}
			app->pid.maxControlledVariable = receivedPidMaxControlledVariable;
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800144a:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8

			/************* Pid Offset *************/
			receiveidPidOffset = (app->data[34] << 24) + (app->data[35] << 16) + (app->data[36] << 8) + app->data[37];
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	f893 36c2 	ldrb.w	r3, [r3, #1730]	; 0x6c2
 8001454:	061a      	lsls	r2, r3, #24
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	f893 36c3 	ldrb.w	r3, [r3, #1731]	; 0x6c3
 800145c:	041b      	lsls	r3, r3, #16
 800145e:	441a      	add	r2, r3
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	f893 36c4 	ldrb.w	r3, [r3, #1732]	; 0x6c4
 8001466:	021b      	lsls	r3, r3, #8
 8001468:	4413      	add	r3, r2
 800146a:	687a      	ldr	r2, [r7, #4]
 800146c:	f892 26c5 	ldrb.w	r2, [r2, #1733]	; 0x6c5
 8001470:	4413      	add	r3, r2
 8001472:	617b      	str	r3, [r7, #20]
			pidOffset = (((float) receiveidPidOffset) - 1000000) / 1000;
 8001474:	697b      	ldr	r3, [r7, #20]
 8001476:	ee07 3a90 	vmov	s15, r3
 800147a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800147e:	ed1f 7a15 	vldr	s14, [pc, #-84]	; 800142c <appDecodeReceivedCommand+0x318>
 8001482:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8001486:	ed5f 6a16 	vldr	s13, [pc, #-88]	; 8001430 <appDecodeReceivedCommand+0x31c>
 800148a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800148e:	edc7 7a04 	vstr	s15, [r7, #16]
			app->pid.offset = pidOffset;
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	693a      	ldr	r2, [r7, #16]
 8001496:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4

			/************* Pid Bias *************/
			receiveidPidBias = (app->data[38] << 24) + (app->data[39] << 16) + (app->data[40] << 8) + app->data[41];
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	f893 36c6 	ldrb.w	r3, [r3, #1734]	; 0x6c6
 80014a0:	061a      	lsls	r2, r3, #24
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	f893 36c7 	ldrb.w	r3, [r3, #1735]	; 0x6c7
 80014a8:	041b      	lsls	r3, r3, #16
 80014aa:	441a      	add	r2, r3
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	f893 36c8 	ldrb.w	r3, [r3, #1736]	; 0x6c8
 80014b2:	021b      	lsls	r3, r3, #8
 80014b4:	4413      	add	r3, r2
 80014b6:	687a      	ldr	r2, [r7, #4]
 80014b8:	f892 26c9 	ldrb.w	r2, [r2, #1737]	; 0x6c9
 80014bc:	4413      	add	r3, r2
 80014be:	60fb      	str	r3, [r7, #12]
			pidBias = (((float) receiveidPidBias) - 1000000) / 1000;
 80014c0:	68fb      	ldr	r3, [r7, #12]
 80014c2:	ee07 3a90 	vmov	s15, r3
 80014c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80014ca:	ed1f 7a28 	vldr	s14, [pc, #-160]	; 800142c <appDecodeReceivedCommand+0x318>
 80014ce:	ee37 7ac7 	vsub.f32	s14, s15, s14
 80014d2:	ed5f 6a29 	vldr	s13, [pc, #-164]	; 8001430 <appDecodeReceivedCommand+0x31c>
 80014d6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80014da:	edc7 7a02 	vstr	s15, [r7, #8]
			app->pid.bias = pidBias;
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	68ba      	ldr	r2, [r7, #8]
 80014e2:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8

			/************* Send The New Config Data Values *************/
			app->enableSendCurrentConfigDataValues = TRUE;
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	2201      	movs	r2, #1
 80014ea:	f883 2624 	strb.w	r2, [r3, #1572]	; 0x624
			break;
 80014ee:	e08c      	b.n	800160a <appDecodeReceivedCommand+0x4f6>

		case CMD_RX_ASK_FOR_CURRENT_CONFIG_DATA_VALUES:
			app->enableSendCurrentConfigDataValues = TRUE;
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	2201      	movs	r2, #1
 80014f4:	f883 2624 	strb.w	r2, [r3, #1572]	; 0x624
			break;
 80014f8:	e087      	b.n	800160a <appDecodeReceivedCommand+0x4f6>

		case CMD_RX_SET_PID_SETPOINT:
			receivedPidSetpointTimes1000 = (app->data[0] << 24) + (app->data[1] << 16) + (app->data[2] << 8) + app->data[3];
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	f893 36a0 	ldrb.w	r3, [r3, #1696]	; 0x6a0
 8001500:	061a      	lsls	r2, r3, #24
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	f893 36a1 	ldrb.w	r3, [r3, #1697]	; 0x6a1
 8001508:	041b      	lsls	r3, r3, #16
 800150a:	441a      	add	r2, r3
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	f893 36a2 	ldrb.w	r3, [r3, #1698]	; 0x6a2
 8001512:	021b      	lsls	r3, r3, #8
 8001514:	4413      	add	r3, r2
 8001516:	687a      	ldr	r2, [r7, #4]
 8001518:	f892 26a3 	ldrb.w	r2, [r2, #1699]	; 0x6a3
 800151c:	4413      	add	r3, r2
 800151e:	637b      	str	r3, [r7, #52]	; 0x34
			receivedPidSetpoint = ((float) receivedPidSetpointTimes1000) / 1000;
 8001520:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001522:	ee07 3a90 	vmov	s15, r3
 8001526:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800152a:	ed5f 6a3f 	vldr	s13, [pc, #-252]	; 8001430 <appDecodeReceivedCommand+0x31c>
 800152e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001532:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
			if ((receivedPidSetpoint >= 0) && (receivedPidSetpoint <= 300000))
 8001536:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 800153a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800153e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001542:	da00      	bge.n	8001546 <appDecodeReceivedCommand+0x432>
			{
				app->pid.setpoint = receivedPidSetpoint;
			}
			break;
 8001544:	e061      	b.n	800160a <appDecodeReceivedCommand+0x4f6>
			if ((receivedPidSetpoint >= 0) && (receivedPidSetpoint <= 300000))
 8001546:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 800154a:	ed1f 7a46 	vldr	s14, [pc, #-280]	; 8001434 <appDecodeReceivedCommand+0x320>
 800154e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001552:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001556:	d900      	bls.n	800155a <appDecodeReceivedCommand+0x446>
			break;
 8001558:	e057      	b.n	800160a <appDecodeReceivedCommand+0x4f6>
				app->pid.setpoint = receivedPidSetpoint;
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800155e:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
			break;
 8001562:	e052      	b.n	800160a <appDecodeReceivedCommand+0x4f6>

		case CMD_RX_SET_RUN_PID_CONTROLLER_STATUS:
			if (app->data[0] == 0x00)
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	f893 36a0 	ldrb.w	r3, [r3, #1696]	; 0x6a0
 800156a:	2b00      	cmp	r3, #0
 800156c:	d12a      	bne.n	80015c4 <appDecodeReceivedCommand+0x4b0>
			{
				app->runPidController = FALSE;
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	2200      	movs	r2, #0
 8001572:	f883 20f2 	strb.w	r2, [r3, #242]	; 0xf2
				app->pid.controlledVariable = 0;
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	f04f 0200 	mov.w	r2, #0
 800157c:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
				app->pid.currentError = 0;
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	f04f 0200 	mov.w	r2, #0
 8001586:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
				app->pid.differenceOfErrors = 0;
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	f04f 0200 	mov.w	r2, #0
 8001590:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc
				app->pid.previousError = 0;
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	f04f 0200 	mov.w	r2, #0
 800159a:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
				app->pid.processVariable = 0;
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	f04f 0200 	mov.w	r2, #0
 80015a4:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
				app->pid.sumOfErrors = 0;
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	f04f 0200 	mov.w	r2, #0
 80015ae:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
				HAL_DAC_SetValue(&app->hdac, DAC_CHANNEL_1, DAC_ALIGN_12B_R, 0);
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	f103 0094 	add.w	r0, r3, #148	; 0x94
 80015b8:	2300      	movs	r3, #0
 80015ba:	2200      	movs	r2, #0
 80015bc:	2100      	movs	r1, #0
 80015be:	f002 fa32 	bl	8003a26 <HAL_DAC_SetValue>
			}
			else if (app->data[0] == 0x01)
			{
				app->runPidController = TRUE;
			}
			break;
 80015c2:	e01f      	b.n	8001604 <appDecodeReceivedCommand+0x4f0>
			else if (app->data[0] == 0x01)
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	f893 36a0 	ldrb.w	r3, [r3, #1696]	; 0x6a0
 80015ca:	2b01      	cmp	r3, #1
 80015cc:	d11a      	bne.n	8001604 <appDecodeReceivedCommand+0x4f0>
				app->runPidController = TRUE;
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	2201      	movs	r2, #1
 80015d2:	f883 20f2 	strb.w	r2, [r3, #242]	; 0xf2
			break;
 80015d6:	e015      	b.n	8001604 <appDecodeReceivedCommand+0x4f0>

		case CMD_RX_SET_SEND_PROCESS_VARIABLE_STATUS:
			if (app->data[0] == 0x00)
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	f893 36a0 	ldrb.w	r3, [r3, #1696]	; 0x6a0
 80015de:	2b00      	cmp	r3, #0
 80015e0:	d104      	bne.n	80015ec <appDecodeReceivedCommand+0x4d8>
			{
				app->enableSendProcessVariable = FALSE;
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	2200      	movs	r2, #0
 80015e6:	f883 2623 	strb.w	r2, [r3, #1571]	; 0x623
			}
			else if (app->data[0] == 0x01)
			{
				app->enableSendProcessVariable = TRUE;
			}
			break;
 80015ea:	e00d      	b.n	8001608 <appDecodeReceivedCommand+0x4f4>
			else if (app->data[0] == 0x01)
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	f893 36a0 	ldrb.w	r3, [r3, #1696]	; 0x6a0
 80015f2:	2b01      	cmp	r3, #1
 80015f4:	d108      	bne.n	8001608 <appDecodeReceivedCommand+0x4f4>
				app->enableSendProcessVariable = TRUE;
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	2201      	movs	r2, #1
 80015fa:	f883 2623 	strb.w	r2, [r3, #1571]	; 0x623
			break;
 80015fe:	e003      	b.n	8001608 <appDecodeReceivedCommand+0x4f4>

		default:
			break;
 8001600:	bf00      	nop
 8001602:	e002      	b.n	800160a <appDecodeReceivedCommand+0x4f6>
			break;
 8001604:	bf00      	nop
 8001606:	e000      	b.n	800160a <appDecodeReceivedCommand+0x4f6>
			break;
 8001608:	bf00      	nop
	}
}
 800160a:	bf00      	nop
 800160c:	3750      	adds	r7, #80	; 0x50
 800160e:	46bd      	mov	sp, r7
 8001610:	bd80      	pop	{r7, pc}
 8001612:	bf00      	nop

08001614 <appSetCommand>:

void appSetCommand(App *app, uint8_t command)
{
 8001614:	b480      	push	{r7}
 8001616:	b083      	sub	sp, #12
 8001618:	af00      	add	r7, sp, #0
 800161a:	6078      	str	r0, [r7, #4]
 800161c:	460b      	mov	r3, r1
 800161e:	70fb      	strb	r3, [r7, #3]
	app->command = command;
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	78fa      	ldrb	r2, [r7, #3]
 8001624:	f883 269f 	strb.w	r2, [r3, #1695]	; 0x69f
}
 8001628:	bf00      	nop
 800162a:	370c      	adds	r7, #12
 800162c:	46bd      	mov	sp, r7
 800162e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001632:	4770      	bx	lr

08001634 <appSetDecodeStatus>:

void appSetDecodeStatus(App *app, Bool status)
{
 8001634:	b480      	push	{r7}
 8001636:	b083      	sub	sp, #12
 8001638:	af00      	add	r7, sp, #0
 800163a:	6078      	str	r0, [r7, #4]
 800163c:	460b      	mov	r3, r1
 800163e:	70fb      	strb	r3, [r7, #3]
	app->decodeCommandStatus = status;
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	78fa      	ldrb	r2, [r7, #3]
 8001644:	f883 269e 	strb.w	r2, [r3, #1694]	; 0x69e
}
 8001648:	bf00      	nop
 800164a:	370c      	adds	r7, #12
 800164c:	46bd      	mov	sp, r7
 800164e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001652:	4770      	bx	lr

08001654 <appGetDecodeStatus>:

Bool appGetDecodeStatus(App *app)
{
 8001654:	b480      	push	{r7}
 8001656:	b083      	sub	sp, #12
 8001658:	af00      	add	r7, sp, #0
 800165a:	6078      	str	r0, [r7, #4]
	return app->decodeCommandStatus;
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	f893 369e 	ldrb.w	r3, [r3, #1694]	; 0x69e
}
 8001662:	4618      	mov	r0, r3
 8001664:	370c      	adds	r7, #12
 8001666:	46bd      	mov	sp, r7
 8001668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800166c:	4770      	bx	lr

0800166e <appSetData>:

void appSetData(App *app, uint8_t *data, uint8_t dataLength)
{
 800166e:	b580      	push	{r7, lr}
 8001670:	b084      	sub	sp, #16
 8001672:	af00      	add	r7, sp, #0
 8001674:	60f8      	str	r0, [r7, #12]
 8001676:	60b9      	str	r1, [r7, #8]
 8001678:	4613      	mov	r3, r2
 800167a:	71fb      	strb	r3, [r7, #7]
	if (dataLength <= QTY_DATA_BYTES)
 800167c:	79fb      	ldrb	r3, [r7, #7]
 800167e:	2b32      	cmp	r3, #50	; 0x32
 8001680:	d80b      	bhi.n	800169a <appSetData+0x2c>
	{
		app->dataLenght = dataLength;
 8001682:	68fb      	ldr	r3, [r7, #12]
 8001684:	79fa      	ldrb	r2, [r7, #7]
 8001686:	f883 26d2 	strb.w	r2, [r3, #1746]	; 0x6d2
		memcpy(app->data, data, dataLength);
 800168a:	68fb      	ldr	r3, [r7, #12]
 800168c:	f503 63d4 	add.w	r3, r3, #1696	; 0x6a0
 8001690:	79fa      	ldrb	r2, [r7, #7]
 8001692:	68b9      	ldr	r1, [r7, #8]
 8001694:	4618      	mov	r0, r3
 8001696:	f005 f915 	bl	80068c4 <memcpy>
	}
}
 800169a:	bf00      	nop
 800169c:	3710      	adds	r7, #16
 800169e:	46bd      	mov	sp, r7
 80016a0:	bd80      	pop	{r7, pc}
	...

080016a4 <appSendCurrentConfigDataValues>:

// ======== Data Packet Tx =========== //
void appSendCurrentConfigDataValues(App *app)
{
 80016a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80016a8:	b09e      	sub	sp, #120	; 0x78
 80016aa:	af0e      	add	r7, sp, #56	; 0x38
 80016ac:	6078      	str	r0, [r7, #4]
 80016ae:	466b      	mov	r3, sp
 80016b0:	469a      	mov	sl, r3
	uint8_t qtyOfBytes = 42;
 80016b2:	232a      	movs	r3, #42	; 0x2a
 80016b4:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	uint8_t bytes[qtyOfBytes];
 80016b8:	f897 103f 	ldrb.w	r1, [r7, #63]	; 0x3f
 80016bc:	460b      	mov	r3, r1
 80016be:	3b01      	subs	r3, #1
 80016c0:	63bb      	str	r3, [r7, #56]	; 0x38
 80016c2:	b2cb      	uxtb	r3, r1
 80016c4:	2200      	movs	r2, #0
 80016c6:	4698      	mov	r8, r3
 80016c8:	4691      	mov	r9, r2
 80016ca:	f04f 0200 	mov.w	r2, #0
 80016ce:	f04f 0300 	mov.w	r3, #0
 80016d2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80016d6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80016da:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80016de:	b2cb      	uxtb	r3, r1
 80016e0:	2200      	movs	r2, #0
 80016e2:	461c      	mov	r4, r3
 80016e4:	4615      	mov	r5, r2
 80016e6:	f04f 0200 	mov.w	r2, #0
 80016ea:	f04f 0300 	mov.w	r3, #0
 80016ee:	00eb      	lsls	r3, r5, #3
 80016f0:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80016f4:	00e2      	lsls	r2, r4, #3
 80016f6:	460b      	mov	r3, r1
 80016f8:	3307      	adds	r3, #7
 80016fa:	08db      	lsrs	r3, r3, #3
 80016fc:	00db      	lsls	r3, r3, #3
 80016fe:	ebad 0d03 	sub.w	sp, sp, r3
 8001702:	ab0e      	add	r3, sp, #56	; 0x38
 8001704:	3300      	adds	r3, #0
 8001706:	637b      	str	r3, [r7, #52]	; 0x34
	uint32_t kpTimes1000 = (uint32_t)(1000 * app->pid.kp);
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	edd3 7a2a 	vldr	s15, [r3, #168]	; 0xa8
 800170e:	ed9f 7aaf 	vldr	s14, [pc, #700]	; 80019cc <appSendCurrentConfigDataValues+0x328>
 8001712:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001716:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800171a:	ee17 3a90 	vmov	r3, s15
 800171e:	633b      	str	r3, [r7, #48]	; 0x30
	uint32_t kiTimes1000 = (uint32_t)(1000 * app->pid.ki);
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	edd3 7a2b 	vldr	s15, [r3, #172]	; 0xac
 8001726:	ed9f 7aa9 	vldr	s14, [pc, #676]	; 80019cc <appSendCurrentConfigDataValues+0x328>
 800172a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800172e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001732:	ee17 3a90 	vmov	r3, s15
 8001736:	62fb      	str	r3, [r7, #44]	; 0x2c
	uint32_t kdTimes1000 = (uint32_t)(1000 * app->pid.kd);
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	edd3 7a2c 	vldr	s15, [r3, #176]	; 0xb0
 800173e:	ed9f 7aa3 	vldr	s14, [pc, #652]	; 80019cc <appSendCurrentConfigDataValues+0x328>
 8001742:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001746:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800174a:	ee17 3a90 	vmov	r3, s15
 800174e:	62bb      	str	r3, [r7, #40]	; 0x28
	uint16_t pidInterval = (uint16_t) (10000 * pidGetInterval(&app->pid));
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	33a8      	adds	r3, #168	; 0xa8
 8001754:	4618      	mov	r0, r3
 8001756:	f005 f873 	bl	8006840 <pidGetInterval>
 800175a:	eef0 7a40 	vmov.f32	s15, s0
 800175e:	ed9f 7a9c 	vldr	s14, [pc, #624]	; 80019d0 <appSendCurrentConfigDataValues+0x32c>
 8001762:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001766:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800176a:	ee17 3a90 	vmov	r3, s15
 800176e:	84fb      	strh	r3, [r7, #38]	; 0x26
	uint16_t movingAverageWindow = app->movingAverageFilter.window;
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	f8b3 30f6 	ldrh.w	r3, [r3, #246]	; 0xf6
 8001776:	84bb      	strh	r3, [r7, #36]	; 0x24
	uint32_t minSumOfErrors = (uint32_t) (app->pid.minSumOfErrors + 1000000000);
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	f8d3 20dc 	ldr.w	r2, [r3, #220]	; 0xdc
 800177e:	4b95      	ldr	r3, [pc, #596]	; (80019d4 <appSendCurrentConfigDataValues+0x330>)
 8001780:	4413      	add	r3, r2
 8001782:	623b      	str	r3, [r7, #32]
	uint32_t maxSumOfErrors = (uint32_t) (app->pid.maxSumOfErrors + 1000000000);
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 800178a:	4b92      	ldr	r3, [pc, #584]	; (80019d4 <appSendCurrentConfigDataValues+0x330>)
 800178c:	4413      	add	r3, r2
 800178e:	61fb      	str	r3, [r7, #28]
	uint32_t minControlledVariable = (uint32_t) (app->pid.minControlledVariable + 1000000000);
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	f8d3 20e4 	ldr.w	r2, [r3, #228]	; 0xe4
 8001796:	4b8f      	ldr	r3, [pc, #572]	; (80019d4 <appSendCurrentConfigDataValues+0x330>)
 8001798:	4413      	add	r3, r2
 800179a:	61bb      	str	r3, [r7, #24]
	uint32_t maxControlledVariable = (uint32_t) (app->pid.maxControlledVariable + 1000000000);
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 80017a2:	4b8c      	ldr	r3, [pc, #560]	; (80019d4 <appSendCurrentConfigDataValues+0x330>)
 80017a4:	4413      	add	r3, r2
 80017a6:	617b      	str	r3, [r7, #20]
	uint32_t offset = (uint32_t) ((app->pid.offset * 1000) + 1000000);
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	edd3 7a35 	vldr	s15, [r3, #212]	; 0xd4
 80017ae:	ed9f 7a87 	vldr	s14, [pc, #540]	; 80019cc <appSendCurrentConfigDataValues+0x328>
 80017b2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80017b6:	ed9f 7a88 	vldr	s14, [pc, #544]	; 80019d8 <appSendCurrentConfigDataValues+0x334>
 80017ba:	ee77 7a87 	vadd.f32	s15, s15, s14
 80017be:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80017c2:	ee17 3a90 	vmov	r3, s15
 80017c6:	613b      	str	r3, [r7, #16]
	uint32_t bias = (uint32_t) ((app->pid.bias * 1000) + 1000000);
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	edd3 7a36 	vldr	s15, [r3, #216]	; 0xd8
 80017ce:	ed9f 7a7f 	vldr	s14, [pc, #508]	; 80019cc <appSendCurrentConfigDataValues+0x328>
 80017d2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80017d6:	ed9f 7a80 	vldr	s14, [pc, #512]	; 80019d8 <appSendCurrentConfigDataValues+0x334>
 80017da:	ee77 7a87 	vadd.f32	s15, s15, s14
 80017de:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80017e2:	ee17 3a90 	vmov	r3, s15
 80017e6:	60fb      	str	r3, [r7, #12]

	/************* Kp *************/
	bytes[0] = ((kpTimes1000 >> 24) & 0x000000FF);
 80017e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80017ea:	0e1b      	lsrs	r3, r3, #24
 80017ec:	b2da      	uxtb	r2, r3
 80017ee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80017f0:	701a      	strb	r2, [r3, #0]
	bytes[1] = ((kpTimes1000 >> 16) & 0x000000FF);
 80017f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80017f4:	0c1b      	lsrs	r3, r3, #16
 80017f6:	b2da      	uxtb	r2, r3
 80017f8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80017fa:	705a      	strb	r2, [r3, #1]
	bytes[2] = ((kpTimes1000 >> 8) & 0x000000FF);
 80017fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80017fe:	0a1b      	lsrs	r3, r3, #8
 8001800:	b2da      	uxtb	r2, r3
 8001802:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001804:	709a      	strb	r2, [r3, #2]
	bytes[3] = (kpTimes1000 & 0x000000FF);
 8001806:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001808:	b2da      	uxtb	r2, r3
 800180a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800180c:	70da      	strb	r2, [r3, #3]

	/************* Ki *************/
	bytes[4] = ((kiTimes1000 >> 24) & 0x000000FF);
 800180e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001810:	0e1b      	lsrs	r3, r3, #24
 8001812:	b2da      	uxtb	r2, r3
 8001814:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001816:	711a      	strb	r2, [r3, #4]
	bytes[5] = ((kiTimes1000 >> 16) & 0x000000FF);
 8001818:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800181a:	0c1b      	lsrs	r3, r3, #16
 800181c:	b2da      	uxtb	r2, r3
 800181e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001820:	715a      	strb	r2, [r3, #5]
	bytes[6] = ((kiTimes1000 >> 8) & 0x000000FF);
 8001822:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001824:	0a1b      	lsrs	r3, r3, #8
 8001826:	b2da      	uxtb	r2, r3
 8001828:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800182a:	719a      	strb	r2, [r3, #6]
	bytes[7] = (kiTimes1000 & 0x000000FF);
 800182c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800182e:	b2da      	uxtb	r2, r3
 8001830:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001832:	71da      	strb	r2, [r3, #7]

	/************* Kd *************/
	bytes[8] = ((kdTimes1000 >> 24) & 0x000000FF);
 8001834:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001836:	0e1b      	lsrs	r3, r3, #24
 8001838:	b2da      	uxtb	r2, r3
 800183a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800183c:	721a      	strb	r2, [r3, #8]
	bytes[9] = ((kdTimes1000 >> 16) & 0x000000FF);
 800183e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001840:	0c1b      	lsrs	r3, r3, #16
 8001842:	b2da      	uxtb	r2, r3
 8001844:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001846:	725a      	strb	r2, [r3, #9]
	bytes[10] = ((kdTimes1000 >> 8) & 0x000000FF);
 8001848:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800184a:	0a1b      	lsrs	r3, r3, #8
 800184c:	b2da      	uxtb	r2, r3
 800184e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001850:	729a      	strb	r2, [r3, #10]
	bytes[11] = (kdTimes1000 & 0x000000FF);
 8001852:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001854:	b2da      	uxtb	r2, r3
 8001856:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001858:	72da      	strb	r2, [r3, #11]

	/************* Pid Interval *************/
	bytes[12] = ((pidInterval >> 8) & 0x00FF);
 800185a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800185c:	0a1b      	lsrs	r3, r3, #8
 800185e:	b29b      	uxth	r3, r3
 8001860:	b2da      	uxtb	r2, r3
 8001862:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001864:	731a      	strb	r2, [r3, #12]
	bytes[13] = (pidInterval & 0x00FF);
 8001866:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001868:	b2da      	uxtb	r2, r3
 800186a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800186c:	735a      	strb	r2, [r3, #13]

	/************* Sampling Interval *************/
	bytes[14] = ((app->samplingInterval >> 8) & 0x00FF);
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	f8b3 30f0 	ldrh.w	r3, [r3, #240]	; 0xf0
 8001874:	0a1b      	lsrs	r3, r3, #8
 8001876:	b29b      	uxth	r3, r3
 8001878:	b2da      	uxtb	r2, r3
 800187a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800187c:	739a      	strb	r2, [r3, #14]
	bytes[15] = (app->samplingInterval & 0x00FF);
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	f8b3 30f0 	ldrh.w	r3, [r3, #240]	; 0xf0
 8001884:	b2da      	uxtb	r2, r3
 8001886:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001888:	73da      	strb	r2, [r3, #15]

	/************* Moving Average Window *************/
	bytes[16] = ((movingAverageWindow >> 8) & 0x00FF);
 800188a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800188c:	0a1b      	lsrs	r3, r3, #8
 800188e:	b29b      	uxth	r3, r3
 8001890:	b2da      	uxtb	r2, r3
 8001892:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001894:	741a      	strb	r2, [r3, #16]
	bytes[17] = (movingAverageWindow & 0x00FF);
 8001896:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001898:	b2da      	uxtb	r2, r3
 800189a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800189c:	745a      	strb	r2, [r3, #17]

	/************* Min Sum Of Errors *************/
	bytes[18] = ((minSumOfErrors >> 24) & 0x000000FF);
 800189e:	6a3b      	ldr	r3, [r7, #32]
 80018a0:	0e1b      	lsrs	r3, r3, #24
 80018a2:	b2da      	uxtb	r2, r3
 80018a4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80018a6:	749a      	strb	r2, [r3, #18]
	bytes[19] = ((minSumOfErrors >> 16) & 0x000000FF);
 80018a8:	6a3b      	ldr	r3, [r7, #32]
 80018aa:	0c1b      	lsrs	r3, r3, #16
 80018ac:	b2da      	uxtb	r2, r3
 80018ae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80018b0:	74da      	strb	r2, [r3, #19]
	bytes[20] = ((minSumOfErrors >> 8) & 0x000000FF);
 80018b2:	6a3b      	ldr	r3, [r7, #32]
 80018b4:	0a1b      	lsrs	r3, r3, #8
 80018b6:	b2da      	uxtb	r2, r3
 80018b8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80018ba:	751a      	strb	r2, [r3, #20]
	bytes[21] = (minSumOfErrors & 0x000000FF);
 80018bc:	6a3b      	ldr	r3, [r7, #32]
 80018be:	b2da      	uxtb	r2, r3
 80018c0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80018c2:	755a      	strb	r2, [r3, #21]

	/************* Max Sum Of Errors *************/
	bytes[22] = ((maxSumOfErrors >> 24) & 0x000000FF);
 80018c4:	69fb      	ldr	r3, [r7, #28]
 80018c6:	0e1b      	lsrs	r3, r3, #24
 80018c8:	b2da      	uxtb	r2, r3
 80018ca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80018cc:	759a      	strb	r2, [r3, #22]
	bytes[23] = ((maxSumOfErrors >> 16) & 0x000000FF);
 80018ce:	69fb      	ldr	r3, [r7, #28]
 80018d0:	0c1b      	lsrs	r3, r3, #16
 80018d2:	b2da      	uxtb	r2, r3
 80018d4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80018d6:	75da      	strb	r2, [r3, #23]
	bytes[24] = ((maxSumOfErrors >> 8) & 0x000000FF);
 80018d8:	69fb      	ldr	r3, [r7, #28]
 80018da:	0a1b      	lsrs	r3, r3, #8
 80018dc:	b2da      	uxtb	r2, r3
 80018de:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80018e0:	761a      	strb	r2, [r3, #24]
	bytes[25] = (maxSumOfErrors & 0x000000FF);
 80018e2:	69fb      	ldr	r3, [r7, #28]
 80018e4:	b2da      	uxtb	r2, r3
 80018e6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80018e8:	765a      	strb	r2, [r3, #25]

	/************* Min Controlled Variable *************/
	bytes[26] = ((minControlledVariable >> 24) & 0x000000FF);
 80018ea:	69bb      	ldr	r3, [r7, #24]
 80018ec:	0e1b      	lsrs	r3, r3, #24
 80018ee:	b2da      	uxtb	r2, r3
 80018f0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80018f2:	769a      	strb	r2, [r3, #26]
	bytes[27] = ((minControlledVariable >> 16) & 0x000000FF);
 80018f4:	69bb      	ldr	r3, [r7, #24]
 80018f6:	0c1b      	lsrs	r3, r3, #16
 80018f8:	b2da      	uxtb	r2, r3
 80018fa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80018fc:	76da      	strb	r2, [r3, #27]
	bytes[28] = ((minControlledVariable >> 8) & 0x000000FF);
 80018fe:	69bb      	ldr	r3, [r7, #24]
 8001900:	0a1b      	lsrs	r3, r3, #8
 8001902:	b2da      	uxtb	r2, r3
 8001904:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001906:	771a      	strb	r2, [r3, #28]
	bytes[29] = (minControlledVariable & 0x000000FF);
 8001908:	69bb      	ldr	r3, [r7, #24]
 800190a:	b2da      	uxtb	r2, r3
 800190c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800190e:	775a      	strb	r2, [r3, #29]

	/************* Max Controlled Variable *************/
	bytes[30] = ((maxControlledVariable >> 24) & 0x000000FF);
 8001910:	697b      	ldr	r3, [r7, #20]
 8001912:	0e1b      	lsrs	r3, r3, #24
 8001914:	b2da      	uxtb	r2, r3
 8001916:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001918:	779a      	strb	r2, [r3, #30]
	bytes[31] = ((maxControlledVariable >> 16) & 0x000000FF);
 800191a:	697b      	ldr	r3, [r7, #20]
 800191c:	0c1b      	lsrs	r3, r3, #16
 800191e:	b2da      	uxtb	r2, r3
 8001920:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001922:	77da      	strb	r2, [r3, #31]
	bytes[32] = ((maxControlledVariable >> 8) & 0x000000FF);
 8001924:	697b      	ldr	r3, [r7, #20]
 8001926:	0a1b      	lsrs	r3, r3, #8
 8001928:	b2da      	uxtb	r2, r3
 800192a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800192c:	f883 2020 	strb.w	r2, [r3, #32]
	bytes[33] = (maxControlledVariable & 0x000000FF);
 8001930:	697b      	ldr	r3, [r7, #20]
 8001932:	b2da      	uxtb	r2, r3
 8001934:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001936:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

	/************* Offset *************/
	bytes[34] = ((offset >> 24) & 0x000000FF);
 800193a:	693b      	ldr	r3, [r7, #16]
 800193c:	0e1b      	lsrs	r3, r3, #24
 800193e:	b2da      	uxtb	r2, r3
 8001940:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001942:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
	bytes[35] = ((offset >> 16) & 0x000000FF);
 8001946:	693b      	ldr	r3, [r7, #16]
 8001948:	0c1b      	lsrs	r3, r3, #16
 800194a:	b2da      	uxtb	r2, r3
 800194c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800194e:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
	bytes[36] = ((offset >> 8) & 0x000000FF);
 8001952:	693b      	ldr	r3, [r7, #16]
 8001954:	0a1b      	lsrs	r3, r3, #8
 8001956:	b2da      	uxtb	r2, r3
 8001958:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800195a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
	bytes[37] = (offset & 0x000000FF);
 800195e:	693b      	ldr	r3, [r7, #16]
 8001960:	b2da      	uxtb	r2, r3
 8001962:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001964:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

	/************* Bias *************/
	bytes[38] = ((bias >> 24) & 0x000000FF);
 8001968:	68fb      	ldr	r3, [r7, #12]
 800196a:	0e1b      	lsrs	r3, r3, #24
 800196c:	b2da      	uxtb	r2, r3
 800196e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001970:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
	bytes[39] = ((bias >> 16) & 0x000000FF);
 8001974:	68fb      	ldr	r3, [r7, #12]
 8001976:	0c1b      	lsrs	r3, r3, #16
 8001978:	b2da      	uxtb	r2, r3
 800197a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800197c:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	bytes[40] = ((bias >> 8) & 0x000000FF);
 8001980:	68fb      	ldr	r3, [r7, #12]
 8001982:	0a1b      	lsrs	r3, r3, #8
 8001984:	b2da      	uxtb	r2, r3
 8001986:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001988:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
	bytes[41] = (bias & 0x000000FF);
 800198c:	68fb      	ldr	r3, [r7, #12]
 800198e:	b2da      	uxtb	r2, r3
 8001990:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001992:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

	dataPacketTxSetCommand(&app->dataPacketTx, CMD_TX_CURRENT_CONFIG_DATA_VALUES);
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	f503 63b6 	add.w	r3, r3, #1456	; 0x5b0
 800199c:	2180      	movs	r1, #128	; 0x80
 800199e:	4618      	mov	r0, r3
 80019a0:	f001 fa07 	bl	8002db2 <dataPacketTxSetCommand>
	dataPacketTxSetPayloadData(&app->dataPacketTx, bytes, qtyOfBytes);
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	f503 63b6 	add.w	r3, r3, #1456	; 0x5b0
 80019aa:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 80019ae:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80019b0:	4618      	mov	r0, r3
 80019b2:	f001 fa18 	bl	8002de6 <dataPacketTxSetPayloadData>
	dataPacketTxMount(&app->dataPacketTx);
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	f503 63b6 	add.w	r3, r3, #1456	; 0x5b0
 80019bc:	4618      	mov	r0, r3
 80019be:	f001 f94d 	bl	8002c5c <dataPacketTxMount>
	dataPacketTxUartSend(&app->dataPacketTx, app->huart);
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	f503 6cb6 	add.w	ip, r3, #1456	; 0x5b0
 80019c8:	e008      	b.n	80019dc <appSendCurrentConfigDataValues+0x338>
 80019ca:	bf00      	nop
 80019cc:	447a0000 	.word	0x447a0000
 80019d0:	461c4000 	.word	0x461c4000
 80019d4:	3b9aca00 	.word	0x3b9aca00
 80019d8:	49742400 	.word	0x49742400
 80019dc:	687e      	ldr	r6, [r7, #4]
 80019de:	466d      	mov	r5, sp
 80019e0:	f106 0418 	add.w	r4, r6, #24
 80019e4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80019e6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80019e8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80019ea:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80019ec:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80019ee:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80019f0:	e894 0003 	ldmia.w	r4, {r0, r1}
 80019f4:	e885 0003 	stmia.w	r5, {r0, r1}
 80019f8:	f106 030c 	add.w	r3, r6, #12
 80019fc:	cb0e      	ldmia	r3, {r1, r2, r3}
 80019fe:	4660      	mov	r0, ip
 8001a00:	f001 f97a 	bl	8002cf8 <dataPacketTxUartSend>
	dataPacketTxPayloadDataClear(&app->dataPacketTx);
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	f503 63b6 	add.w	r3, r3, #1456	; 0x5b0
 8001a0a:	4618      	mov	r0, r3
 8001a0c:	f001 f9b3 	bl	8002d76 <dataPacketTxPayloadDataClear>
	dataPacketTxClear(&app->dataPacketTx);
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	f503 63b6 	add.w	r3, r3, #1456	; 0x5b0
 8001a16:	4618      	mov	r0, r3
 8001a18:	f001 f98f 	bl	8002d3a <dataPacketTxClear>
 8001a1c:	46d5      	mov	sp, sl
}
 8001a1e:	bf00      	nop
 8001a20:	3740      	adds	r7, #64	; 0x40
 8001a22:	46bd      	mov	sp, r7
 8001a24:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08001a28 <appSendCurrentPidSetpointValue>:

void appSendCurrentPidSetpointValue(App *app)
{
 8001a28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001a2c:	b094      	sub	sp, #80	; 0x50
 8001a2e:	af0e      	add	r7, sp, #56	; 0x38
 8001a30:	6078      	str	r0, [r7, #4]
 8001a32:	466b      	mov	r3, sp
 8001a34:	469a      	mov	sl, r3
	uint8_t qtyOfBytes = 4;
 8001a36:	2304      	movs	r3, #4
 8001a38:	75fb      	strb	r3, [r7, #23]
	uint8_t bytes[qtyOfBytes];
 8001a3a:	7df9      	ldrb	r1, [r7, #23]
 8001a3c:	460b      	mov	r3, r1
 8001a3e:	3b01      	subs	r3, #1
 8001a40:	613b      	str	r3, [r7, #16]
 8001a42:	b2cb      	uxtb	r3, r1
 8001a44:	2200      	movs	r2, #0
 8001a46:	4698      	mov	r8, r3
 8001a48:	4691      	mov	r9, r2
 8001a4a:	f04f 0200 	mov.w	r2, #0
 8001a4e:	f04f 0300 	mov.w	r3, #0
 8001a52:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001a56:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001a5a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001a5e:	b2cb      	uxtb	r3, r1
 8001a60:	2200      	movs	r2, #0
 8001a62:	461c      	mov	r4, r3
 8001a64:	4615      	mov	r5, r2
 8001a66:	f04f 0200 	mov.w	r2, #0
 8001a6a:	f04f 0300 	mov.w	r3, #0
 8001a6e:	00eb      	lsls	r3, r5, #3
 8001a70:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001a74:	00e2      	lsls	r2, r4, #3
 8001a76:	460b      	mov	r3, r1
 8001a78:	3307      	adds	r3, #7
 8001a7a:	08db      	lsrs	r3, r3, #3
 8001a7c:	00db      	lsls	r3, r3, #3
 8001a7e:	ebad 0d03 	sub.w	sp, sp, r3
 8001a82:	ab0e      	add	r3, sp, #56	; 0x38
 8001a84:	3300      	adds	r3, #0
 8001a86:	60fb      	str	r3, [r7, #12]
	uint32_t setpointTimes1000 = (uint32_t)(1000 * app->pid.setpoint);
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	edd3 7a30 	vldr	s15, [r3, #192]	; 0xc0
 8001a8e:	ed9f 7a2d 	vldr	s14, [pc, #180]	; 8001b44 <appSendCurrentPidSetpointValue+0x11c>
 8001a92:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001a96:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001a9a:	ee17 3a90 	vmov	r3, s15
 8001a9e:	60bb      	str	r3, [r7, #8]

	bytes[0] = ((setpointTimes1000 >> 24) & 0x000000FF);
 8001aa0:	68bb      	ldr	r3, [r7, #8]
 8001aa2:	0e1b      	lsrs	r3, r3, #24
 8001aa4:	b2da      	uxtb	r2, r3
 8001aa6:	68fb      	ldr	r3, [r7, #12]
 8001aa8:	701a      	strb	r2, [r3, #0]
	bytes[1] = ((setpointTimes1000 >> 16) & 0x000000FF);
 8001aaa:	68bb      	ldr	r3, [r7, #8]
 8001aac:	0c1b      	lsrs	r3, r3, #16
 8001aae:	b2da      	uxtb	r2, r3
 8001ab0:	68fb      	ldr	r3, [r7, #12]
 8001ab2:	705a      	strb	r2, [r3, #1]
	bytes[2] = ((setpointTimes1000 >> 8) & 0x000000FF);
 8001ab4:	68bb      	ldr	r3, [r7, #8]
 8001ab6:	0a1b      	lsrs	r3, r3, #8
 8001ab8:	b2da      	uxtb	r2, r3
 8001aba:	68fb      	ldr	r3, [r7, #12]
 8001abc:	709a      	strb	r2, [r3, #2]
	bytes[3] = (setpointTimes1000 & 0x000000FF);
 8001abe:	68bb      	ldr	r3, [r7, #8]
 8001ac0:	b2da      	uxtb	r2, r3
 8001ac2:	68fb      	ldr	r3, [r7, #12]
 8001ac4:	70da      	strb	r2, [r3, #3]

	dataPacketTxSetCommand(&app->dataPacketTx, CMD_TX_CURRENT_PID_SETPOINT);
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	f503 63b6 	add.w	r3, r3, #1456	; 0x5b0
 8001acc:	2181      	movs	r1, #129	; 0x81
 8001ace:	4618      	mov	r0, r3
 8001ad0:	f001 f96f 	bl	8002db2 <dataPacketTxSetCommand>
	dataPacketTxSetPayloadData(&app->dataPacketTx, bytes, qtyOfBytes);
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	f503 63b6 	add.w	r3, r3, #1456	; 0x5b0
 8001ada:	7dfa      	ldrb	r2, [r7, #23]
 8001adc:	68f9      	ldr	r1, [r7, #12]
 8001ade:	4618      	mov	r0, r3
 8001ae0:	f001 f981 	bl	8002de6 <dataPacketTxSetPayloadData>
	dataPacketTxMount(&app->dataPacketTx);
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	f503 63b6 	add.w	r3, r3, #1456	; 0x5b0
 8001aea:	4618      	mov	r0, r3
 8001aec:	f001 f8b6 	bl	8002c5c <dataPacketTxMount>
	dataPacketTxUartSend(&app->dataPacketTx, app->huart);
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	f503 6cb6 	add.w	ip, r3, #1456	; 0x5b0
 8001af6:	687e      	ldr	r6, [r7, #4]
 8001af8:	466d      	mov	r5, sp
 8001afa:	f106 0418 	add.w	r4, r6, #24
 8001afe:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001b00:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001b02:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001b04:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001b06:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001b08:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001b0a:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001b0e:	e885 0003 	stmia.w	r5, {r0, r1}
 8001b12:	f106 030c 	add.w	r3, r6, #12
 8001b16:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001b18:	4660      	mov	r0, ip
 8001b1a:	f001 f8ed 	bl	8002cf8 <dataPacketTxUartSend>
	dataPacketTxPayloadDataClear(&app->dataPacketTx);
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	f503 63b6 	add.w	r3, r3, #1456	; 0x5b0
 8001b24:	4618      	mov	r0, r3
 8001b26:	f001 f926 	bl	8002d76 <dataPacketTxPayloadDataClear>
	dataPacketTxClear(&app->dataPacketTx);
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	f503 63b6 	add.w	r3, r3, #1456	; 0x5b0
 8001b30:	4618      	mov	r0, r3
 8001b32:	f001 f902 	bl	8002d3a <dataPacketTxClear>
 8001b36:	46d5      	mov	sp, sl
}
 8001b38:	bf00      	nop
 8001b3a:	3718      	adds	r7, #24
 8001b3c:	46bd      	mov	sp, r7
 8001b3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001b42:	bf00      	nop
 8001b44:	447a0000 	.word	0x447a0000

08001b48 <appSendProcessVariable>:

void appSendProcessVariable(App *app)
{
 8001b48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001b4c:	b094      	sub	sp, #80	; 0x50
 8001b4e:	af0e      	add	r7, sp, #56	; 0x38
 8001b50:	6078      	str	r0, [r7, #4]
 8001b52:	466b      	mov	r3, sp
 8001b54:	469a      	mov	sl, r3
	uint32_t processVariableValue = (uint32_t) appGetProcessVariable(app);
 8001b56:	6878      	ldr	r0, [r7, #4]
 8001b58:	f7ff f9de 	bl	8000f18 <appGetProcessVariable>
 8001b5c:	eef0 7a40 	vmov.f32	s15, s0
 8001b60:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001b64:	ee17 3a90 	vmov	r3, s15
 8001b68:	617b      	str	r3, [r7, #20]
	uint8_t qtyOfBytes = 4;
 8001b6a:	2304      	movs	r3, #4
 8001b6c:	74fb      	strb	r3, [r7, #19]
	uint8_t bytes[qtyOfBytes];
 8001b6e:	7cf9      	ldrb	r1, [r7, #19]
 8001b70:	460b      	mov	r3, r1
 8001b72:	3b01      	subs	r3, #1
 8001b74:	60fb      	str	r3, [r7, #12]
 8001b76:	b2cb      	uxtb	r3, r1
 8001b78:	2200      	movs	r2, #0
 8001b7a:	4698      	mov	r8, r3
 8001b7c:	4691      	mov	r9, r2
 8001b7e:	f04f 0200 	mov.w	r2, #0
 8001b82:	f04f 0300 	mov.w	r3, #0
 8001b86:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001b8a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001b8e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001b92:	b2cb      	uxtb	r3, r1
 8001b94:	2200      	movs	r2, #0
 8001b96:	461c      	mov	r4, r3
 8001b98:	4615      	mov	r5, r2
 8001b9a:	f04f 0200 	mov.w	r2, #0
 8001b9e:	f04f 0300 	mov.w	r3, #0
 8001ba2:	00eb      	lsls	r3, r5, #3
 8001ba4:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001ba8:	00e2      	lsls	r2, r4, #3
 8001baa:	460b      	mov	r3, r1
 8001bac:	3307      	adds	r3, #7
 8001bae:	08db      	lsrs	r3, r3, #3
 8001bb0:	00db      	lsls	r3, r3, #3
 8001bb2:	ebad 0d03 	sub.w	sp, sp, r3
 8001bb6:	ab0e      	add	r3, sp, #56	; 0x38
 8001bb8:	3300      	adds	r3, #0
 8001bba:	60bb      	str	r3, [r7, #8]
	bytes[0] = ((processVariableValue >> 24) & 0x000000FF);
 8001bbc:	697b      	ldr	r3, [r7, #20]
 8001bbe:	0e1b      	lsrs	r3, r3, #24
 8001bc0:	b2da      	uxtb	r2, r3
 8001bc2:	68bb      	ldr	r3, [r7, #8]
 8001bc4:	701a      	strb	r2, [r3, #0]
	bytes[1] = ((processVariableValue >> 16) & 0x000000FF);
 8001bc6:	697b      	ldr	r3, [r7, #20]
 8001bc8:	0c1b      	lsrs	r3, r3, #16
 8001bca:	b2da      	uxtb	r2, r3
 8001bcc:	68bb      	ldr	r3, [r7, #8]
 8001bce:	705a      	strb	r2, [r3, #1]
	bytes[2] = ((processVariableValue >> 8) & 0x000000FF);
 8001bd0:	697b      	ldr	r3, [r7, #20]
 8001bd2:	0a1b      	lsrs	r3, r3, #8
 8001bd4:	b2da      	uxtb	r2, r3
 8001bd6:	68bb      	ldr	r3, [r7, #8]
 8001bd8:	709a      	strb	r2, [r3, #2]
	bytes[3] = (processVariableValue & 0x000000FF);
 8001bda:	697b      	ldr	r3, [r7, #20]
 8001bdc:	b2da      	uxtb	r2, r3
 8001bde:	68bb      	ldr	r3, [r7, #8]
 8001be0:	70da      	strb	r2, [r3, #3]

	dataPacketTxSetCommand(&app->dataPacketTx, CMD_TX_CURRENT_PROCESS_VARIABLE_VALUE);
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	f503 63b6 	add.w	r3, r3, #1456	; 0x5b0
 8001be8:	2182      	movs	r1, #130	; 0x82
 8001bea:	4618      	mov	r0, r3
 8001bec:	f001 f8e1 	bl	8002db2 <dataPacketTxSetCommand>
	dataPacketTxSetPayloadData(&app->dataPacketTx, bytes, qtyOfBytes);
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	f503 63b6 	add.w	r3, r3, #1456	; 0x5b0
 8001bf6:	7cfa      	ldrb	r2, [r7, #19]
 8001bf8:	68b9      	ldr	r1, [r7, #8]
 8001bfa:	4618      	mov	r0, r3
 8001bfc:	f001 f8f3 	bl	8002de6 <dataPacketTxSetPayloadData>
	dataPacketTxMount(&app->dataPacketTx);
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	f503 63b6 	add.w	r3, r3, #1456	; 0x5b0
 8001c06:	4618      	mov	r0, r3
 8001c08:	f001 f828 	bl	8002c5c <dataPacketTxMount>
	dataPacketTxUartSend(&app->dataPacketTx, app->huart);
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	f503 6cb6 	add.w	ip, r3, #1456	; 0x5b0
 8001c12:	687e      	ldr	r6, [r7, #4]
 8001c14:	466d      	mov	r5, sp
 8001c16:	f106 0418 	add.w	r4, r6, #24
 8001c1a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001c1c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001c1e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001c20:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001c22:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001c24:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001c26:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001c2a:	e885 0003 	stmia.w	r5, {r0, r1}
 8001c2e:	f106 030c 	add.w	r3, r6, #12
 8001c32:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001c34:	4660      	mov	r0, ip
 8001c36:	f001 f85f 	bl	8002cf8 <dataPacketTxUartSend>
	dataPacketTxPayloadDataClear(&app->dataPacketTx);
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	f503 63b6 	add.w	r3, r3, #1456	; 0x5b0
 8001c40:	4618      	mov	r0, r3
 8001c42:	f001 f898 	bl	8002d76 <dataPacketTxPayloadDataClear>
	dataPacketTxClear(&app->dataPacketTx);
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	f503 63b6 	add.w	r3, r3, #1456	; 0x5b0
 8001c4c:	4618      	mov	r0, r3
 8001c4e:	f001 f874 	bl	8002d3a <dataPacketTxClear>
 8001c52:	46d5      	mov	sp, sl
}
 8001c54:	bf00      	nop
 8001c56:	3718      	adds	r7, #24
 8001c58:	46bd      	mov	sp, r7
 8001c5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08001c5e <appTrySendData>:

void appTrySendData(App *app)
{
 8001c5e:	b580      	push	{r7, lr}
 8001c60:	b082      	sub	sp, #8
 8001c62:	af00      	add	r7, sp, #0
 8001c64:	6078      	str	r0, [r7, #4]
	if (appGetEnableSendCurrentConfigDataValues(app) == TRUE)
 8001c66:	6878      	ldr	r0, [r7, #4]
 8001c68:	f000 f833 	bl	8001cd2 <appGetEnableSendCurrentConfigDataValues>
 8001c6c:	4603      	mov	r3, r0
 8001c6e:	2b01      	cmp	r3, #1
 8001c70:	d107      	bne.n	8001c82 <appTrySendData+0x24>
	{
		appSendCurrentConfigDataValues(app);
 8001c72:	6878      	ldr	r0, [r7, #4]
 8001c74:	f7ff fd16 	bl	80016a4 <appSendCurrentConfigDataValues>
		appSetEnableSendCurrentConfigDataValues(app, FALSE);
 8001c78:	2100      	movs	r1, #0
 8001c7a:	6878      	ldr	r0, [r7, #4]
 8001c7c:	f000 f836 	bl	8001cec <appSetEnableSendCurrentConfigDataValues>
	}
	else if (appGetEnableSendProcessVariable(app) == TRUE)
	{
		appSendProcessVariable(app);
	}
}
 8001c80:	e016      	b.n	8001cb0 <appTrySendData+0x52>
	else if (appGetEnableSendCurrentPidSetpointValue(app) == TRUE)
 8001c82:	6878      	ldr	r0, [r7, #4]
 8001c84:	f000 f893 	bl	8001dae <appGetEnableSendCurrentPidSetpointValue>
 8001c88:	4603      	mov	r3, r0
 8001c8a:	2b01      	cmp	r3, #1
 8001c8c:	d107      	bne.n	8001c9e <appTrySendData+0x40>
		appSendCurrentPidSetpointValue(app);
 8001c8e:	6878      	ldr	r0, [r7, #4]
 8001c90:	f7ff feca 	bl	8001a28 <appSendCurrentPidSetpointValue>
		appSetEnableSendCurrentPidSetpointValue(app, FALSE);
 8001c94:	2100      	movs	r1, #0
 8001c96:	6878      	ldr	r0, [r7, #4]
 8001c98:	f000 f896 	bl	8001dc8 <appSetEnableSendCurrentPidSetpointValue>
}
 8001c9c:	e008      	b.n	8001cb0 <appTrySendData+0x52>
	else if (appGetEnableSendProcessVariable(app) == TRUE)
 8001c9e:	6878      	ldr	r0, [r7, #4]
 8001ca0:	f000 f80a 	bl	8001cb8 <appGetEnableSendProcessVariable>
 8001ca4:	4603      	mov	r3, r0
 8001ca6:	2b01      	cmp	r3, #1
 8001ca8:	d102      	bne.n	8001cb0 <appTrySendData+0x52>
		appSendProcessVariable(app);
 8001caa:	6878      	ldr	r0, [r7, #4]
 8001cac:	f7ff ff4c 	bl	8001b48 <appSendProcessVariable>
}
 8001cb0:	bf00      	nop
 8001cb2:	3708      	adds	r7, #8
 8001cb4:	46bd      	mov	sp, r7
 8001cb6:	bd80      	pop	{r7, pc}

08001cb8 <appGetEnableSendProcessVariable>:
{
	return app->processVariableReadyToSend;
}

Bool appGetEnableSendProcessVariable(App *app)
{
 8001cb8:	b480      	push	{r7}
 8001cba:	b083      	sub	sp, #12
 8001cbc:	af00      	add	r7, sp, #0
 8001cbe:	6078      	str	r0, [r7, #4]
	return app->enableSendProcessVariable;
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	f893 3623 	ldrb.w	r3, [r3, #1571]	; 0x623
}
 8001cc6:	4618      	mov	r0, r3
 8001cc8:	370c      	adds	r7, #12
 8001cca:	46bd      	mov	sp, r7
 8001ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd0:	4770      	bx	lr

08001cd2 <appGetEnableSendCurrentConfigDataValues>:
{
	app->enableSendProcessVariable = status;
}

Bool appGetEnableSendCurrentConfigDataValues(App *app)
{
 8001cd2:	b480      	push	{r7}
 8001cd4:	b083      	sub	sp, #12
 8001cd6:	af00      	add	r7, sp, #0
 8001cd8:	6078      	str	r0, [r7, #4]
	return app->enableSendCurrentConfigDataValues;
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	f893 3624 	ldrb.w	r3, [r3, #1572]	; 0x624
}
 8001ce0:	4618      	mov	r0, r3
 8001ce2:	370c      	adds	r7, #12
 8001ce4:	46bd      	mov	sp, r7
 8001ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cea:	4770      	bx	lr

08001cec <appSetEnableSendCurrentConfigDataValues>:

void appSetEnableSendCurrentConfigDataValues(App *app, Bool status)
{
 8001cec:	b480      	push	{r7}
 8001cee:	b083      	sub	sp, #12
 8001cf0:	af00      	add	r7, sp, #0
 8001cf2:	6078      	str	r0, [r7, #4]
 8001cf4:	460b      	mov	r3, r1
 8001cf6:	70fb      	strb	r3, [r7, #3]
	app->enableSendCurrentConfigDataValues = status;
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	78fa      	ldrb	r2, [r7, #3]
 8001cfc:	f883 2624 	strb.w	r2, [r3, #1572]	; 0x624
}
 8001d00:	bf00      	nop
 8001d02:	370c      	adds	r7, #12
 8001d04:	46bd      	mov	sp, r7
 8001d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d0a:	4770      	bx	lr

08001d0c <appGetSamplingInterval>:
{
	app->samplingInterval = samplingInterval;
}

uint16_t appGetSamplingInterval(App *app)
{
 8001d0c:	b480      	push	{r7}
 8001d0e:	b083      	sub	sp, #12
 8001d10:	af00      	add	r7, sp, #0
 8001d12:	6078      	str	r0, [r7, #4]
	return app->samplingInterval;
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	f8b3 30f0 	ldrh.w	r3, [r3, #240]	; 0xf0
}
 8001d1a:	4618      	mov	r0, r3
 8001d1c:	370c      	adds	r7, #12
 8001d1e:	46bd      	mov	sp, r7
 8001d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d24:	4770      	bx	lr
	...

08001d28 <appSetPidInterval>:

void appSetPidInterval(App *app, uint16_t pidInterval)
{
 8001d28:	b580      	push	{r7, lr}
 8001d2a:	b082      	sub	sp, #8
 8001d2c:	af00      	add	r7, sp, #0
 8001d2e:	6078      	str	r0, [r7, #4]
 8001d30:	460b      	mov	r3, r1
 8001d32:	807b      	strh	r3, [r7, #2]
	pidSetInterval(&app->pid, ((float) pidInterval) / 10000);
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	33a8      	adds	r3, #168	; 0xa8
 8001d38:	887a      	ldrh	r2, [r7, #2]
 8001d3a:	ee07 2a90 	vmov	s15, r2
 8001d3e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001d42:	eddf 6a06 	vldr	s13, [pc, #24]	; 8001d5c <appSetPidInterval+0x34>
 8001d46:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001d4a:	eeb0 0a47 	vmov.f32	s0, s14
 8001d4e:	4618      	mov	r0, r3
 8001d50:	f004 fd85 	bl	800685e <pidSetInterval>
}
 8001d54:	bf00      	nop
 8001d56:	3708      	adds	r7, #8
 8001d58:	46bd      	mov	sp, r7
 8001d5a:	bd80      	pop	{r7, pc}
 8001d5c:	461c4000 	.word	0x461c4000

08001d60 <appGetPidInterval>:

uint16_t appGetPidInterval(App *app)
{
 8001d60:	b580      	push	{r7, lr}
 8001d62:	b082      	sub	sp, #8
 8001d64:	af00      	add	r7, sp, #0
 8001d66:	6078      	str	r0, [r7, #4]
	return (uint16_t) (10000 * pidGetInterval(&app->pid));
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	33a8      	adds	r3, #168	; 0xa8
 8001d6c:	4618      	mov	r0, r3
 8001d6e:	f004 fd67 	bl	8006840 <pidGetInterval>
 8001d72:	eef0 7a40 	vmov.f32	s15, s0
 8001d76:	ed9f 7a06 	vldr	s14, [pc, #24]	; 8001d90 <appGetPidInterval+0x30>
 8001d7a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001d7e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001d82:	ee17 3a90 	vmov	r3, s15
 8001d86:	b29b      	uxth	r3, r3
}
 8001d88:	4618      	mov	r0, r3
 8001d8a:	3708      	adds	r7, #8
 8001d8c:	46bd      	mov	sp, r7
 8001d8e:	bd80      	pop	{r7, pc}
 8001d90:	461c4000 	.word	0x461c4000

08001d94 <appGetRunPidControllerStatus>:

Bool appGetRunPidControllerStatus(App *app)
{
 8001d94:	b480      	push	{r7}
 8001d96:	b083      	sub	sp, #12
 8001d98:	af00      	add	r7, sp, #0
 8001d9a:	6078      	str	r0, [r7, #4]
	return app->runPidController;
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	f893 30f2 	ldrb.w	r3, [r3, #242]	; 0xf2
}
 8001da2:	4618      	mov	r0, r3
 8001da4:	370c      	adds	r7, #12
 8001da6:	46bd      	mov	sp, r7
 8001da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dac:	4770      	bx	lr

08001dae <appGetEnableSendCurrentPidSetpointValue>:
{
	app->runPidController = status;
}

Bool appGetEnableSendCurrentPidSetpointValue(App *app)
{
 8001dae:	b480      	push	{r7}
 8001db0:	b083      	sub	sp, #12
 8001db2:	af00      	add	r7, sp, #0
 8001db4:	6078      	str	r0, [r7, #4]
	return app->enableSendCurrentPidSetpointValue;
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	f893 3625 	ldrb.w	r3, [r3, #1573]	; 0x625
}
 8001dbc:	4618      	mov	r0, r3
 8001dbe:	370c      	adds	r7, #12
 8001dc0:	46bd      	mov	sp, r7
 8001dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc6:	4770      	bx	lr

08001dc8 <appSetEnableSendCurrentPidSetpointValue>:

void appSetEnableSendCurrentPidSetpointValue(App *app, Bool status)
{
 8001dc8:	b480      	push	{r7}
 8001dca:	b083      	sub	sp, #12
 8001dcc:	af00      	add	r7, sp, #0
 8001dce:	6078      	str	r0, [r7, #4]
 8001dd0:	460b      	mov	r3, r1
 8001dd2:	70fb      	strb	r3, [r7, #3]
	app->enableSendCurrentPidSetpointValue = status;
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	78fa      	ldrb	r2, [r7, #3]
 8001dd8:	f883 2625 	strb.w	r2, [r3, #1573]	; 0x625
}
 8001ddc:	bf00      	nop
 8001dde:	370c      	adds	r7, #12
 8001de0:	46bd      	mov	sp, r7
 8001de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de6:	4770      	bx	lr

08001de8 <HAL_TIM_PeriodElapsedCallback>:

/*
 * Timer interrupt handling (100us)
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001de8:	b480      	push	{r7}
 8001dea:	b083      	sub	sp, #12
 8001dec:	af00      	add	r7, sp, #0
 8001dee:	6078      	str	r0, [r7, #4]
	if (htim == &htim9)
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	4a13      	ldr	r2, [pc, #76]	; (8001e40 <HAL_TIM_PeriodElapsedCallback+0x58>)
 8001df4:	4293      	cmp	r3, r2
 8001df6:	d11d      	bne.n	8001e34 <HAL_TIM_PeriodElapsedCallback+0x4c>
	{
		decodeDataPacketDelay++;
 8001df8:	4b12      	ldr	r3, [pc, #72]	; (8001e44 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 8001dfa:	881b      	ldrh	r3, [r3, #0]
 8001dfc:	3301      	adds	r3, #1
 8001dfe:	b29a      	uxth	r2, r3
 8001e00:	4b10      	ldr	r3, [pc, #64]	; (8001e44 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 8001e02:	801a      	strh	r2, [r3, #0]
		blinkLedDelay++;
 8001e04:	4b10      	ldr	r3, [pc, #64]	; (8001e48 <HAL_TIM_PeriodElapsedCallback+0x60>)
 8001e06:	881b      	ldrh	r3, [r3, #0]
 8001e08:	3301      	adds	r3, #1
 8001e0a:	b29a      	uxth	r2, r3
 8001e0c:	4b0e      	ldr	r3, [pc, #56]	; (8001e48 <HAL_TIM_PeriodElapsedCallback+0x60>)
 8001e0e:	801a      	strh	r2, [r3, #0]
		sendDataDelay1++;
 8001e10:	4b0e      	ldr	r3, [pc, #56]	; (8001e4c <HAL_TIM_PeriodElapsedCallback+0x64>)
 8001e12:	881b      	ldrh	r3, [r3, #0]
 8001e14:	3301      	adds	r3, #1
 8001e16:	b29a      	uxth	r2, r3
 8001e18:	4b0c      	ldr	r3, [pc, #48]	; (8001e4c <HAL_TIM_PeriodElapsedCallback+0x64>)
 8001e1a:	801a      	strh	r2, [r3, #0]
		samplingInterval++;
 8001e1c:	4b0c      	ldr	r3, [pc, #48]	; (8001e50 <HAL_TIM_PeriodElapsedCallback+0x68>)
 8001e1e:	881b      	ldrh	r3, [r3, #0]
 8001e20:	3301      	adds	r3, #1
 8001e22:	b29a      	uxth	r2, r3
 8001e24:	4b0a      	ldr	r3, [pc, #40]	; (8001e50 <HAL_TIM_PeriodElapsedCallback+0x68>)
 8001e26:	801a      	strh	r2, [r3, #0]
		controllerInterval++;
 8001e28:	4b0a      	ldr	r3, [pc, #40]	; (8001e54 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 8001e2a:	881b      	ldrh	r3, [r3, #0]
 8001e2c:	3301      	adds	r3, #1
 8001e2e:	b29a      	uxth	r2, r3
 8001e30:	4b08      	ldr	r3, [pc, #32]	; (8001e54 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 8001e32:	801a      	strh	r2, [r3, #0]
	}
}
 8001e34:	bf00      	nop
 8001e36:	370c      	adds	r7, #12
 8001e38:	46bd      	mov	sp, r7
 8001e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e3e:	4770      	bx	lr
 8001e40:	20000084 	.word	0x20000084
 8001e44:	20000156 	.word	0x20000156
 8001e48:	20000158 	.word	0x20000158
 8001e4c:	2000015a 	.word	0x2000015a
 8001e50:	2000015c 	.word	0x2000015c
 8001e54:	2000015e 	.word	0x2000015e

08001e58 <HAL_UART_RxCpltCallback>:

/*
 * Interrupt for UART RX
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001e58:	b580      	push	{r7, lr}
 8001e5a:	b082      	sub	sp, #8
 8001e5c:	af00      	add	r7, sp, #0
 8001e5e:	6078      	str	r0, [r7, #4]
	if (huart == &huart2)
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	4a0a      	ldr	r2, [pc, #40]	; (8001e8c <HAL_UART_RxCpltCallback+0x34>)
 8001e64:	4293      	cmp	r3, r2
 8001e66:	d10d      	bne.n	8001e84 <HAL_UART_RxCpltCallback+0x2c>
	{
		HAL_UART_Receive_IT(&huart2, &receivedByte, 1);
 8001e68:	2201      	movs	r2, #1
 8001e6a:	4909      	ldr	r1, [pc, #36]	; (8001e90 <HAL_UART_RxCpltCallback+0x38>)
 8001e6c:	4807      	ldr	r0, [pc, #28]	; (8001e8c <HAL_UART_RxCpltCallback+0x34>)
 8001e6e:	f003 fb40 	bl	80054f2 <HAL_UART_Receive_IT>
		appAppendReceivedByte(&app, receivedByte);
 8001e72:	4b07      	ldr	r3, [pc, #28]	; (8001e90 <HAL_UART_RxCpltCallback+0x38>)
 8001e74:	781b      	ldrb	r3, [r3, #0]
 8001e76:	4619      	mov	r1, r3
 8001e78:	4806      	ldr	r0, [pc, #24]	; (8001e94 <HAL_UART_RxCpltCallback+0x3c>)
 8001e7a:	f7ff f8d5 	bl	8001028 <appAppendReceivedByte>
		receivedByte = 0x00;
 8001e7e:	4b04      	ldr	r3, [pc, #16]	; (8001e90 <HAL_UART_RxCpltCallback+0x38>)
 8001e80:	2200      	movs	r2, #0
 8001e82:	701a      	strb	r2, [r3, #0]
	}
}
 8001e84:	bf00      	nop
 8001e86:	3708      	adds	r7, #8
 8001e88:	46bd      	mov	sp, r7
 8001e8a:	bd80      	pop	{r7, pc}
 8001e8c:	200000cc 	.word	0x200000cc
 8001e90:	20000154 	.word	0x20000154
 8001e94:	20000160 	.word	0x20000160

08001e98 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001e98:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001e9a:	b0ab      	sub	sp, #172	; 0xac
 8001e9c:	af26      	add	r7, sp, #152	; 0x98
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001e9e:	f000 ffbb 	bl	8002e18 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001ea2:	f000 f8ed 	bl	8002080 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001ea6:	f000 fa67 	bl	8002378 <MX_GPIO_Init>
  MX_ADC1_Init();
 8001eaa:	f000 f95b 	bl	8002164 <MX_ADC1_Init>
  MX_TIM9_Init();
 8001eae:	f000 f9d5 	bl	800225c <MX_TIM9_Init>
  MX_USART2_UART_Init();
 8001eb2:	f000 fa0d 	bl	80022d0 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8001eb6:	f000 fa35 	bl	8002324 <MX_USART3_UART_Init>
  MX_DAC_Init();
 8001eba:	f000 f9a5 	bl	8002208 <MX_DAC_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_Base_Start_IT(&htim9);
 8001ebe:	4862      	ldr	r0, [pc, #392]	; (8002048 <main+0x1b0>)
 8001ec0:	f002 fe82 	bl	8004bc8 <HAL_TIM_Base_Start_IT>
  HAL_DAC_Start(&hdac, DAC_CHANNEL_1);
 8001ec4:	2100      	movs	r1, #0
 8001ec6:	4861      	ldr	r0, [pc, #388]	; (800204c <main+0x1b4>)
 8001ec8:	f001 fd5b 	bl	8003982 <HAL_DAC_Start>
  appInit(&app, LED_GPIO_Port, LED_Pin, huart2, hdac, huart3);
 8001ecc:	4e60      	ldr	r6, [pc, #384]	; (8002050 <main+0x1b8>)
 8001ece:	4a61      	ldr	r2, [pc, #388]	; (8002054 <main+0x1bc>)
 8001ed0:	ab15      	add	r3, sp, #84	; 0x54
 8001ed2:	4611      	mov	r1, r2
 8001ed4:	2244      	movs	r2, #68	; 0x44
 8001ed6:	4618      	mov	r0, r3
 8001ed8:	f004 fcf4 	bl	80068c4 <memcpy>
 8001edc:	4b5b      	ldr	r3, [pc, #364]	; (800204c <main+0x1b4>)
 8001ede:	ac10      	add	r4, sp, #64	; 0x40
 8001ee0:	461d      	mov	r5, r3
 8001ee2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001ee4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001ee6:	682b      	ldr	r3, [r5, #0]
 8001ee8:	6023      	str	r3, [r4, #0]
 8001eea:	466d      	mov	r5, sp
 8001eec:	1d34      	adds	r4, r6, #4
 8001eee:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001ef0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001ef2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001ef4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001ef6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001ef8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001efa:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001efe:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8001f02:	6833      	ldr	r3, [r6, #0]
 8001f04:	2220      	movs	r2, #32
 8001f06:	4954      	ldr	r1, [pc, #336]	; (8002058 <main+0x1c0>)
 8001f08:	4854      	ldr	r0, [pc, #336]	; (800205c <main+0x1c4>)
 8001f0a:	f7fe ff1d 	bl	8000d48 <appInit>
  HAL_UART_Receive_IT(&huart2, &receivedByte, 1);
 8001f0e:	2201      	movs	r2, #1
 8001f10:	4953      	ldr	r1, [pc, #332]	; (8002060 <main+0x1c8>)
 8001f12:	484f      	ldr	r0, [pc, #316]	; (8002050 <main+0x1b8>)
 8001f14:	f003 faed 	bl	80054f2 <HAL_UART_Receive_IT>

	  /********************************* TOP SLOT START ********************************/

	  /* Put here the code to be executed in all cycles before the state machine */

	  if (samplingInterval >= appGetSamplingInterval(&app))
 8001f18:	4850      	ldr	r0, [pc, #320]	; (800205c <main+0x1c4>)
 8001f1a:	f7ff fef7 	bl	8001d0c <appGetSamplingInterval>
 8001f1e:	4603      	mov	r3, r0
 8001f20:	461a      	mov	r2, r3
 8001f22:	4b50      	ldr	r3, [pc, #320]	; (8002064 <main+0x1cc>)
 8001f24:	881b      	ldrh	r3, [r3, #0]
 8001f26:	429a      	cmp	r2, r3
 8001f28:	d823      	bhi.n	8001f72 <main+0xda>
	  {
		  HAL_ADC_Start(&hadc1);
 8001f2a:	484f      	ldr	r0, [pc, #316]	; (8002068 <main+0x1d0>)
 8001f2c:	f001 f82a 	bl	8002f84 <HAL_ADC_Start>
		  HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 8001f30:	f04f 31ff 	mov.w	r1, #4294967295
 8001f34:	484c      	ldr	r0, [pc, #304]	; (8002068 <main+0x1d0>)
 8001f36:	f001 f92a 	bl	800318e <HAL_ADC_PollForConversion>
		  uint16_t adcValue = HAL_ADC_GetValue(&hadc1);
 8001f3a:	484b      	ldr	r0, [pc, #300]	; (8002068 <main+0x1d0>)
 8001f3c:	f001 f9b2 	bl	80032a4 <HAL_ADC_GetValue>
 8001f40:	4603      	mov	r3, r0
 8001f42:	81fb      	strh	r3, [r7, #14]
		  HAL_ADC_Stop(&hadc1);
 8001f44:	4848      	ldr	r0, [pc, #288]	; (8002068 <main+0x1d0>)
 8001f46:	f001 f8ef 	bl	8003128 <HAL_ADC_Stop>

		  uint32_t calculatedCurrentInMiliAmps = appGetCurrentInMiliAmps(adcValue);
 8001f4a:	89fb      	ldrh	r3, [r7, #14]
 8001f4c:	4618      	mov	r0, r3
 8001f4e:	f7fe fff3 	bl	8000f38 <appGetCurrentInMiliAmps>
 8001f52:	60b8      	str	r0, [r7, #8]
		  appAddNewValueToFilter(&app, calculatedCurrentInMiliAmps);
 8001f54:	68b9      	ldr	r1, [r7, #8]
 8001f56:	4841      	ldr	r0, [pc, #260]	; (800205c <main+0x1c4>)
 8001f58:	f7ff f848 	bl	8000fec <appAddNewValueToFilter>
		  uint32_t filteredCurrentInMiliAmps = appGetFilterResult(&app);
 8001f5c:	483f      	ldr	r0, [pc, #252]	; (800205c <main+0x1c4>)
 8001f5e:	f7ff f855 	bl	800100c <appGetFilterResult>
 8001f62:	6078      	str	r0, [r7, #4]
		  appSetProcessVariable(&app, filteredCurrentInMiliAmps);
 8001f64:	6879      	ldr	r1, [r7, #4]
 8001f66:	483d      	ldr	r0, [pc, #244]	; (800205c <main+0x1c4>)
 8001f68:	f7fe ffc1 	bl	8000eee <appSetProcessVariable>

		  samplingInterval = 0;
 8001f6c:	4b3d      	ldr	r3, [pc, #244]	; (8002064 <main+0x1cc>)
 8001f6e:	2200      	movs	r2, #0
 8001f70:	801a      	strh	r2, [r3, #0]
	  }

	  if (controllerInterval >= appGetPidInterval(&app))
 8001f72:	483a      	ldr	r0, [pc, #232]	; (800205c <main+0x1c4>)
 8001f74:	f7ff fef4 	bl	8001d60 <appGetPidInterval>
 8001f78:	4603      	mov	r3, r0
 8001f7a:	461a      	mov	r2, r3
 8001f7c:	4b3b      	ldr	r3, [pc, #236]	; (800206c <main+0x1d4>)
 8001f7e:	881b      	ldrh	r3, [r3, #0]
 8001f80:	429a      	cmp	r2, r3
 8001f82:	d80b      	bhi.n	8001f9c <main+0x104>
	  {
		  if (appGetRunPidControllerStatus(&app) == TRUE)
 8001f84:	4835      	ldr	r0, [pc, #212]	; (800205c <main+0x1c4>)
 8001f86:	f7ff ff05 	bl	8001d94 <appGetRunPidControllerStatus>
 8001f8a:	4603      	mov	r3, r0
 8001f8c:	2b01      	cmp	r3, #1
 8001f8e:	d102      	bne.n	8001f96 <main+0xfe>
		  {
			  appRunController(&app);
 8001f90:	4832      	ldr	r0, [pc, #200]	; (800205c <main+0x1c4>)
 8001f92:	f7fe ff8b 	bl	8000eac <appRunController>
		  }
		  controllerInterval = 0;
 8001f96:	4b35      	ldr	r3, [pc, #212]	; (800206c <main+0x1d4>)
 8001f98:	2200      	movs	r2, #0
 8001f9a:	801a      	strh	r2, [r3, #0]

	  /* ============================================================================= */

	  /****************************** STATE MACHINE START ******************************/

	  switch (stateMachine)
 8001f9c:	4b34      	ldr	r3, [pc, #208]	; (8002070 <main+0x1d8>)
 8001f9e:	781b      	ldrb	r3, [r3, #0]
 8001fa0:	2b04      	cmp	r3, #4
 8001fa2:	d84b      	bhi.n	800203c <main+0x1a4>
 8001fa4:	a201      	add	r2, pc, #4	; (adr r2, 8001fac <main+0x114>)
 8001fa6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001faa:	bf00      	nop
 8001fac:	08001fc1 	.word	0x08001fc1
 8001fb0:	08001fdd 	.word	0x08001fdd
 8001fb4:	08001feb 	.word	0x08001feb
 8001fb8:	08001ff9 	.word	0x08001ff9
 8001fbc:	0800201f 	.word	0x0800201f
	  {
	  	  case 0:
	  		  if (decodeDataPacketDelay >= DELAY_10_MILISECONDS)
 8001fc0:	4b2c      	ldr	r3, [pc, #176]	; (8002074 <main+0x1dc>)
 8001fc2:	881b      	ldrh	r3, [r3, #0]
 8001fc4:	2b63      	cmp	r3, #99	; 0x63
 8001fc6:	d905      	bls.n	8001fd4 <main+0x13c>
	  		  {
	  			appTryDecodeReceivedDataPacket(&app);
 8001fc8:	4824      	ldr	r0, [pc, #144]	; (800205c <main+0x1c4>)
 8001fca:	f7ff f83f 	bl	800104c <appTryDecodeReceivedDataPacket>
	  			decodeDataPacketDelay = 0;
 8001fce:	4b29      	ldr	r3, [pc, #164]	; (8002074 <main+0x1dc>)
 8001fd0:	2200      	movs	r2, #0
 8001fd2:	801a      	strh	r2, [r3, #0]
	  		  }
	  		  stateMachine = 1;
 8001fd4:	4b26      	ldr	r3, [pc, #152]	; (8002070 <main+0x1d8>)
 8001fd6:	2201      	movs	r2, #1
 8001fd8:	701a      	strb	r2, [r3, #0]
	  		  break;
 8001fda:	e033      	b.n	8002044 <main+0x1ac>

		  case 1:
			  appTryExtractCommandAndPayloadFromDecodedDataPacket(&app);
 8001fdc:	481f      	ldr	r0, [pc, #124]	; (800205c <main+0x1c4>)
 8001fde:	f7ff f843 	bl	8001068 <appTryExtractCommandAndPayloadFromDecodedDataPacket>
			  stateMachine = 2;
 8001fe2:	4b23      	ldr	r3, [pc, #140]	; (8002070 <main+0x1d8>)
 8001fe4:	2202      	movs	r2, #2
 8001fe6:	701a      	strb	r2, [r3, #0]
			  break;
 8001fe8:	e02c      	b.n	8002044 <main+0x1ac>

		  case 2:
			  appTryDecodeExtractedCommand(&app);
 8001fea:	481c      	ldr	r0, [pc, #112]	; (800205c <main+0x1c4>)
 8001fec:	f7ff f87c 	bl	80010e8 <appTryDecodeExtractedCommand>
			  stateMachine = 3;
 8001ff0:	4b1f      	ldr	r3, [pc, #124]	; (8002070 <main+0x1d8>)
 8001ff2:	2203      	movs	r2, #3
 8001ff4:	701a      	strb	r2, [r3, #0]
			  break;
 8001ff6:	e025      	b.n	8002044 <main+0x1ac>

		  case 3:
			  if (blinkLedDelay >= appGetBlinkDelay(&app))
 8001ff8:	4b1f      	ldr	r3, [pc, #124]	; (8002078 <main+0x1e0>)
 8001ffa:	881b      	ldrh	r3, [r3, #0]
 8001ffc:	461c      	mov	r4, r3
 8001ffe:	4817      	ldr	r0, [pc, #92]	; (800205c <main+0x1c4>)
 8002000:	f7fe ff48 	bl	8000e94 <appGetBlinkDelay>
 8002004:	4603      	mov	r3, r0
 8002006:	429c      	cmp	r4, r3
 8002008:	d305      	bcc.n	8002016 <main+0x17e>
			  {
				  appExecuteBlinkLed(&app);
 800200a:	4814      	ldr	r0, [pc, #80]	; (800205c <main+0x1c4>)
 800200c:	f7fe ff32 	bl	8000e74 <appExecuteBlinkLed>
				  blinkLedDelay = 0;
 8002010:	4b19      	ldr	r3, [pc, #100]	; (8002078 <main+0x1e0>)
 8002012:	2200      	movs	r2, #0
 8002014:	801a      	strh	r2, [r3, #0]
			  }
			  stateMachine = 4;
 8002016:	4b16      	ldr	r3, [pc, #88]	; (8002070 <main+0x1d8>)
 8002018:	2204      	movs	r2, #4
 800201a:	701a      	strb	r2, [r3, #0]
			  break;
 800201c:	e012      	b.n	8002044 <main+0x1ac>

		  case 4:
			  if (sendDataDelay1 >= DELAY_100_MILISECONDS)
 800201e:	4b17      	ldr	r3, [pc, #92]	; (800207c <main+0x1e4>)
 8002020:	881b      	ldrh	r3, [r3, #0]
 8002022:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002026:	d305      	bcc.n	8002034 <main+0x19c>
			  {
				  appTrySendData(&app);
 8002028:	480c      	ldr	r0, [pc, #48]	; (800205c <main+0x1c4>)
 800202a:	f7ff fe18 	bl	8001c5e <appTrySendData>
				  sendDataDelay1 = 0;
 800202e:	4b13      	ldr	r3, [pc, #76]	; (800207c <main+0x1e4>)
 8002030:	2200      	movs	r2, #0
 8002032:	801a      	strh	r2, [r3, #0]
			  }
			  stateMachine = 0;
 8002034:	4b0e      	ldr	r3, [pc, #56]	; (8002070 <main+0x1d8>)
 8002036:	2200      	movs	r2, #0
 8002038:	701a      	strb	r2, [r3, #0]
			  break;
 800203a:	e003      	b.n	8002044 <main+0x1ac>

		  default:
			  stateMachine = 0;
 800203c:	4b0c      	ldr	r3, [pc, #48]	; (8002070 <main+0x1d8>)
 800203e:	2200      	movs	r2, #0
 8002040:	701a      	strb	r2, [r3, #0]
			  break;
 8002042:	bf00      	nop
	  if (samplingInterval >= appGetSamplingInterval(&app))
 8002044:	e768      	b.n	8001f18 <main+0x80>
 8002046:	bf00      	nop
 8002048:	20000084 	.word	0x20000084
 800204c:	20000070 	.word	0x20000070
 8002050:	200000cc 	.word	0x200000cc
 8002054:	20000110 	.word	0x20000110
 8002058:	40020000 	.word	0x40020000
 800205c:	20000160 	.word	0x20000160
 8002060:	20000154 	.word	0x20000154
 8002064:	2000015c 	.word	0x2000015c
 8002068:	20000028 	.word	0x20000028
 800206c:	2000015e 	.word	0x2000015e
 8002070:	20000834 	.word	0x20000834
 8002074:	20000156 	.word	0x20000156
 8002078:	20000158 	.word	0x20000158
 800207c:	2000015a 	.word	0x2000015a

08002080 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002080:	b580      	push	{r7, lr}
 8002082:	b094      	sub	sp, #80	; 0x50
 8002084:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002086:	f107 031c 	add.w	r3, r7, #28
 800208a:	2234      	movs	r2, #52	; 0x34
 800208c:	2100      	movs	r1, #0
 800208e:	4618      	mov	r0, r3
 8002090:	f004 fc26 	bl	80068e0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002094:	f107 0308 	add.w	r3, r7, #8
 8002098:	2200      	movs	r2, #0
 800209a:	601a      	str	r2, [r3, #0]
 800209c:	605a      	str	r2, [r3, #4]
 800209e:	609a      	str	r2, [r3, #8]
 80020a0:	60da      	str	r2, [r3, #12]
 80020a2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80020a4:	2300      	movs	r3, #0
 80020a6:	607b      	str	r3, [r7, #4]
 80020a8:	4b2c      	ldr	r3, [pc, #176]	; (800215c <SystemClock_Config+0xdc>)
 80020aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020ac:	4a2b      	ldr	r2, [pc, #172]	; (800215c <SystemClock_Config+0xdc>)
 80020ae:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80020b2:	6413      	str	r3, [r2, #64]	; 0x40
 80020b4:	4b29      	ldr	r3, [pc, #164]	; (800215c <SystemClock_Config+0xdc>)
 80020b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020b8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80020bc:	607b      	str	r3, [r7, #4]
 80020be:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80020c0:	2300      	movs	r3, #0
 80020c2:	603b      	str	r3, [r7, #0]
 80020c4:	4b26      	ldr	r3, [pc, #152]	; (8002160 <SystemClock_Config+0xe0>)
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	4a25      	ldr	r2, [pc, #148]	; (8002160 <SystemClock_Config+0xe0>)
 80020ca:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80020ce:	6013      	str	r3, [r2, #0]
 80020d0:	4b23      	ldr	r3, [pc, #140]	; (8002160 <SystemClock_Config+0xe0>)
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80020d8:	603b      	str	r3, [r7, #0]
 80020da:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80020dc:	2302      	movs	r3, #2
 80020de:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80020e0:	2301      	movs	r3, #1
 80020e2:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80020e4:	2310      	movs	r3, #16
 80020e6:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80020e8:	2302      	movs	r3, #2
 80020ea:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80020ec:	2300      	movs	r3, #0
 80020ee:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 80020f0:	2308      	movs	r3, #8
 80020f2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 80020f4:	23b4      	movs	r3, #180	; 0xb4
 80020f6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80020f8:	2302      	movs	r3, #2
 80020fa:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80020fc:	2302      	movs	r3, #2
 80020fe:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8002100:	2302      	movs	r3, #2
 8002102:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002104:	f107 031c 	add.w	r3, r7, #28
 8002108:	4618      	mov	r0, r3
 800210a:	f002 fa6f 	bl	80045ec <HAL_RCC_OscConfig>
 800210e:	4603      	mov	r3, r0
 8002110:	2b00      	cmp	r3, #0
 8002112:	d001      	beq.n	8002118 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8002114:	f000 f982 	bl	800241c <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8002118:	f001 ff54 	bl	8003fc4 <HAL_PWREx_EnableOverDrive>
 800211c:	4603      	mov	r3, r0
 800211e:	2b00      	cmp	r3, #0
 8002120:	d001      	beq.n	8002126 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8002122:	f000 f97b 	bl	800241c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002126:	230f      	movs	r3, #15
 8002128:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800212a:	2302      	movs	r3, #2
 800212c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800212e:	2300      	movs	r3, #0
 8002130:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002132:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8002136:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002138:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800213c:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800213e:	f107 0308 	add.w	r3, r7, #8
 8002142:	2105      	movs	r1, #5
 8002144:	4618      	mov	r0, r3
 8002146:	f001 ff8d 	bl	8004064 <HAL_RCC_ClockConfig>
 800214a:	4603      	mov	r3, r0
 800214c:	2b00      	cmp	r3, #0
 800214e:	d001      	beq.n	8002154 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8002150:	f000 f964 	bl	800241c <Error_Handler>
  }
}
 8002154:	bf00      	nop
 8002156:	3750      	adds	r7, #80	; 0x50
 8002158:	46bd      	mov	sp, r7
 800215a:	bd80      	pop	{r7, pc}
 800215c:	40023800 	.word	0x40023800
 8002160:	40007000 	.word	0x40007000

08002164 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002164:	b580      	push	{r7, lr}
 8002166:	b084      	sub	sp, #16
 8002168:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800216a:	463b      	mov	r3, r7
 800216c:	2200      	movs	r2, #0
 800216e:	601a      	str	r2, [r3, #0]
 8002170:	605a      	str	r2, [r3, #4]
 8002172:	609a      	str	r2, [r3, #8]
 8002174:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8002176:	4b21      	ldr	r3, [pc, #132]	; (80021fc <MX_ADC1_Init+0x98>)
 8002178:	4a21      	ldr	r2, [pc, #132]	; (8002200 <MX_ADC1_Init+0x9c>)
 800217a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800217c:	4b1f      	ldr	r3, [pc, #124]	; (80021fc <MX_ADC1_Init+0x98>)
 800217e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002182:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002184:	4b1d      	ldr	r3, [pc, #116]	; (80021fc <MX_ADC1_Init+0x98>)
 8002186:	2200      	movs	r2, #0
 8002188:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 800218a:	4b1c      	ldr	r3, [pc, #112]	; (80021fc <MX_ADC1_Init+0x98>)
 800218c:	2200      	movs	r2, #0
 800218e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8002190:	4b1a      	ldr	r3, [pc, #104]	; (80021fc <MX_ADC1_Init+0x98>)
 8002192:	2200      	movs	r2, #0
 8002194:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002196:	4b19      	ldr	r3, [pc, #100]	; (80021fc <MX_ADC1_Init+0x98>)
 8002198:	2200      	movs	r2, #0
 800219a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800219e:	4b17      	ldr	r3, [pc, #92]	; (80021fc <MX_ADC1_Init+0x98>)
 80021a0:	2200      	movs	r2, #0
 80021a2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80021a4:	4b15      	ldr	r3, [pc, #84]	; (80021fc <MX_ADC1_Init+0x98>)
 80021a6:	4a17      	ldr	r2, [pc, #92]	; (8002204 <MX_ADC1_Init+0xa0>)
 80021a8:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80021aa:	4b14      	ldr	r3, [pc, #80]	; (80021fc <MX_ADC1_Init+0x98>)
 80021ac:	2200      	movs	r2, #0
 80021ae:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80021b0:	4b12      	ldr	r3, [pc, #72]	; (80021fc <MX_ADC1_Init+0x98>)
 80021b2:	2201      	movs	r2, #1
 80021b4:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80021b6:	4b11      	ldr	r3, [pc, #68]	; (80021fc <MX_ADC1_Init+0x98>)
 80021b8:	2200      	movs	r2, #0
 80021ba:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80021be:	4b0f      	ldr	r3, [pc, #60]	; (80021fc <MX_ADC1_Init+0x98>)
 80021c0:	2201      	movs	r2, #1
 80021c2:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80021c4:	480d      	ldr	r0, [pc, #52]	; (80021fc <MX_ADC1_Init+0x98>)
 80021c6:	f000 fe99 	bl	8002efc <HAL_ADC_Init>
 80021ca:	4603      	mov	r3, r0
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d001      	beq.n	80021d4 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 80021d0:	f000 f924 	bl	800241c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80021d4:	2301      	movs	r3, #1
 80021d6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80021d8:	2301      	movs	r3, #1
 80021da:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80021dc:	2300      	movs	r3, #0
 80021de:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80021e0:	463b      	mov	r3, r7
 80021e2:	4619      	mov	r1, r3
 80021e4:	4805      	ldr	r0, [pc, #20]	; (80021fc <MX_ADC1_Init+0x98>)
 80021e6:	f001 f86b 	bl	80032c0 <HAL_ADC_ConfigChannel>
 80021ea:	4603      	mov	r3, r0
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d001      	beq.n	80021f4 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 80021f0:	f000 f914 	bl	800241c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80021f4:	bf00      	nop
 80021f6:	3710      	adds	r7, #16
 80021f8:	46bd      	mov	sp, r7
 80021fa:	bd80      	pop	{r7, pc}
 80021fc:	20000028 	.word	0x20000028
 8002200:	40012000 	.word	0x40012000
 8002204:	0f000001 	.word	0x0f000001

08002208 <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 8002208:	b580      	push	{r7, lr}
 800220a:	b082      	sub	sp, #8
 800220c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 800220e:	463b      	mov	r3, r7
 8002210:	2200      	movs	r2, #0
 8002212:	601a      	str	r2, [r3, #0]
 8002214:	605a      	str	r2, [r3, #4]

  /* USER CODE END DAC_Init 1 */

  /** DAC Initialization
  */
  hdac.Instance = DAC;
 8002216:	4b0f      	ldr	r3, [pc, #60]	; (8002254 <MX_DAC_Init+0x4c>)
 8002218:	4a0f      	ldr	r2, [pc, #60]	; (8002258 <MX_DAC_Init+0x50>)
 800221a:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 800221c:	480d      	ldr	r0, [pc, #52]	; (8002254 <MX_DAC_Init+0x4c>)
 800221e:	f001 fb8e 	bl	800393e <HAL_DAC_Init>
 8002222:	4603      	mov	r3, r0
 8002224:	2b00      	cmp	r3, #0
 8002226:	d001      	beq.n	800222c <MX_DAC_Init+0x24>
  {
    Error_Handler();
 8002228:	f000 f8f8 	bl	800241c <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 800222c:	2300      	movs	r3, #0
 800222e:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_DISABLE;
 8002230:	2302      	movs	r3, #2
 8002232:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8002234:	463b      	mov	r3, r7
 8002236:	2200      	movs	r2, #0
 8002238:	4619      	mov	r1, r3
 800223a:	4806      	ldr	r0, [pc, #24]	; (8002254 <MX_DAC_Init+0x4c>)
 800223c:	f001 fc18 	bl	8003a70 <HAL_DAC_ConfigChannel>
 8002240:	4603      	mov	r3, r0
 8002242:	2b00      	cmp	r3, #0
 8002244:	d001      	beq.n	800224a <MX_DAC_Init+0x42>
  {
    Error_Handler();
 8002246:	f000 f8e9 	bl	800241c <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 800224a:	bf00      	nop
 800224c:	3708      	adds	r7, #8
 800224e:	46bd      	mov	sp, r7
 8002250:	bd80      	pop	{r7, pc}
 8002252:	bf00      	nop
 8002254:	20000070 	.word	0x20000070
 8002258:	40007400 	.word	0x40007400

0800225c <MX_TIM9_Init>:
  * @brief TIM9 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM9_Init(void)
{
 800225c:	b580      	push	{r7, lr}
 800225e:	b084      	sub	sp, #16
 8002260:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002262:	463b      	mov	r3, r7
 8002264:	2200      	movs	r2, #0
 8002266:	601a      	str	r2, [r3, #0]
 8002268:	605a      	str	r2, [r3, #4]
 800226a:	609a      	str	r2, [r3, #8]
 800226c:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 800226e:	4b16      	ldr	r3, [pc, #88]	; (80022c8 <MX_TIM9_Init+0x6c>)
 8002270:	4a16      	ldr	r2, [pc, #88]	; (80022cc <MX_TIM9_Init+0x70>)
 8002272:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 5-1;
 8002274:	4b14      	ldr	r3, [pc, #80]	; (80022c8 <MX_TIM9_Init+0x6c>)
 8002276:	2204      	movs	r2, #4
 8002278:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 800227a:	4b13      	ldr	r3, [pc, #76]	; (80022c8 <MX_TIM9_Init+0x6c>)
 800227c:	2200      	movs	r2, #0
 800227e:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 3665;
 8002280:	4b11      	ldr	r3, [pc, #68]	; (80022c8 <MX_TIM9_Init+0x6c>)
 8002282:	f640 6251 	movw	r2, #3665	; 0xe51
 8002286:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002288:	4b0f      	ldr	r3, [pc, #60]	; (80022c8 <MX_TIM9_Init+0x6c>)
 800228a:	2200      	movs	r2, #0
 800228c:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800228e:	4b0e      	ldr	r3, [pc, #56]	; (80022c8 <MX_TIM9_Init+0x6c>)
 8002290:	2200      	movs	r2, #0
 8002292:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 8002294:	480c      	ldr	r0, [pc, #48]	; (80022c8 <MX_TIM9_Init+0x6c>)
 8002296:	f002 fc47 	bl	8004b28 <HAL_TIM_Base_Init>
 800229a:	4603      	mov	r3, r0
 800229c:	2b00      	cmp	r3, #0
 800229e:	d001      	beq.n	80022a4 <MX_TIM9_Init+0x48>
  {
    Error_Handler();
 80022a0:	f000 f8bc 	bl	800241c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80022a4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80022a8:	603b      	str	r3, [r7, #0]
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 80022aa:	463b      	mov	r3, r7
 80022ac:	4619      	mov	r1, r3
 80022ae:	4806      	ldr	r0, [pc, #24]	; (80022c8 <MX_TIM9_Init+0x6c>)
 80022b0:	f002 fe02 	bl	8004eb8 <HAL_TIM_ConfigClockSource>
 80022b4:	4603      	mov	r3, r0
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d001      	beq.n	80022be <MX_TIM9_Init+0x62>
  {
    Error_Handler();
 80022ba:	f000 f8af 	bl	800241c <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */

}
 80022be:	bf00      	nop
 80022c0:	3710      	adds	r7, #16
 80022c2:	46bd      	mov	sp, r7
 80022c4:	bd80      	pop	{r7, pc}
 80022c6:	bf00      	nop
 80022c8:	20000084 	.word	0x20000084
 80022cc:	40014000 	.word	0x40014000

080022d0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80022d0:	b580      	push	{r7, lr}
 80022d2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80022d4:	4b11      	ldr	r3, [pc, #68]	; (800231c <MX_USART2_UART_Init+0x4c>)
 80022d6:	4a12      	ldr	r2, [pc, #72]	; (8002320 <MX_USART2_UART_Init+0x50>)
 80022d8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80022da:	4b10      	ldr	r3, [pc, #64]	; (800231c <MX_USART2_UART_Init+0x4c>)
 80022dc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80022e0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80022e2:	4b0e      	ldr	r3, [pc, #56]	; (800231c <MX_USART2_UART_Init+0x4c>)
 80022e4:	2200      	movs	r2, #0
 80022e6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80022e8:	4b0c      	ldr	r3, [pc, #48]	; (800231c <MX_USART2_UART_Init+0x4c>)
 80022ea:	2200      	movs	r2, #0
 80022ec:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80022ee:	4b0b      	ldr	r3, [pc, #44]	; (800231c <MX_USART2_UART_Init+0x4c>)
 80022f0:	2200      	movs	r2, #0
 80022f2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80022f4:	4b09      	ldr	r3, [pc, #36]	; (800231c <MX_USART2_UART_Init+0x4c>)
 80022f6:	220c      	movs	r2, #12
 80022f8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80022fa:	4b08      	ldr	r3, [pc, #32]	; (800231c <MX_USART2_UART_Init+0x4c>)
 80022fc:	2200      	movs	r2, #0
 80022fe:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002300:	4b06      	ldr	r3, [pc, #24]	; (800231c <MX_USART2_UART_Init+0x4c>)
 8002302:	2200      	movs	r2, #0
 8002304:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002306:	4805      	ldr	r0, [pc, #20]	; (800231c <MX_USART2_UART_Init+0x4c>)
 8002308:	f003 f814 	bl	8005334 <HAL_UART_Init>
 800230c:	4603      	mov	r3, r0
 800230e:	2b00      	cmp	r3, #0
 8002310:	d001      	beq.n	8002316 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8002312:	f000 f883 	bl	800241c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002316:	bf00      	nop
 8002318:	bd80      	pop	{r7, pc}
 800231a:	bf00      	nop
 800231c:	200000cc 	.word	0x200000cc
 8002320:	40004400 	.word	0x40004400

08002324 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8002324:	b580      	push	{r7, lr}
 8002326:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002328:	4b11      	ldr	r3, [pc, #68]	; (8002370 <MX_USART3_UART_Init+0x4c>)
 800232a:	4a12      	ldr	r2, [pc, #72]	; (8002374 <MX_USART3_UART_Init+0x50>)
 800232c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800232e:	4b10      	ldr	r3, [pc, #64]	; (8002370 <MX_USART3_UART_Init+0x4c>)
 8002330:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002334:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002336:	4b0e      	ldr	r3, [pc, #56]	; (8002370 <MX_USART3_UART_Init+0x4c>)
 8002338:	2200      	movs	r2, #0
 800233a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800233c:	4b0c      	ldr	r3, [pc, #48]	; (8002370 <MX_USART3_UART_Init+0x4c>)
 800233e:	2200      	movs	r2, #0
 8002340:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002342:	4b0b      	ldr	r3, [pc, #44]	; (8002370 <MX_USART3_UART_Init+0x4c>)
 8002344:	2200      	movs	r2, #0
 8002346:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002348:	4b09      	ldr	r3, [pc, #36]	; (8002370 <MX_USART3_UART_Init+0x4c>)
 800234a:	220c      	movs	r2, #12
 800234c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800234e:	4b08      	ldr	r3, [pc, #32]	; (8002370 <MX_USART3_UART_Init+0x4c>)
 8002350:	2200      	movs	r2, #0
 8002352:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002354:	4b06      	ldr	r3, [pc, #24]	; (8002370 <MX_USART3_UART_Init+0x4c>)
 8002356:	2200      	movs	r2, #0
 8002358:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800235a:	4805      	ldr	r0, [pc, #20]	; (8002370 <MX_USART3_UART_Init+0x4c>)
 800235c:	f002 ffea 	bl	8005334 <HAL_UART_Init>
 8002360:	4603      	mov	r3, r0
 8002362:	2b00      	cmp	r3, #0
 8002364:	d001      	beq.n	800236a <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8002366:	f000 f859 	bl	800241c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800236a:	bf00      	nop
 800236c:	bd80      	pop	{r7, pc}
 800236e:	bf00      	nop
 8002370:	20000110 	.word	0x20000110
 8002374:	40004800 	.word	0x40004800

08002378 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002378:	b580      	push	{r7, lr}
 800237a:	b088      	sub	sp, #32
 800237c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800237e:	f107 030c 	add.w	r3, r7, #12
 8002382:	2200      	movs	r2, #0
 8002384:	601a      	str	r2, [r3, #0]
 8002386:	605a      	str	r2, [r3, #4]
 8002388:	609a      	str	r2, [r3, #8]
 800238a:	60da      	str	r2, [r3, #12]
 800238c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800238e:	2300      	movs	r3, #0
 8002390:	60bb      	str	r3, [r7, #8]
 8002392:	4b1f      	ldr	r3, [pc, #124]	; (8002410 <MX_GPIO_Init+0x98>)
 8002394:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002396:	4a1e      	ldr	r2, [pc, #120]	; (8002410 <MX_GPIO_Init+0x98>)
 8002398:	f043 0304 	orr.w	r3, r3, #4
 800239c:	6313      	str	r3, [r2, #48]	; 0x30
 800239e:	4b1c      	ldr	r3, [pc, #112]	; (8002410 <MX_GPIO_Init+0x98>)
 80023a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023a2:	f003 0304 	and.w	r3, r3, #4
 80023a6:	60bb      	str	r3, [r7, #8]
 80023a8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80023aa:	2300      	movs	r3, #0
 80023ac:	607b      	str	r3, [r7, #4]
 80023ae:	4b18      	ldr	r3, [pc, #96]	; (8002410 <MX_GPIO_Init+0x98>)
 80023b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023b2:	4a17      	ldr	r2, [pc, #92]	; (8002410 <MX_GPIO_Init+0x98>)
 80023b4:	f043 0301 	orr.w	r3, r3, #1
 80023b8:	6313      	str	r3, [r2, #48]	; 0x30
 80023ba:	4b15      	ldr	r3, [pc, #84]	; (8002410 <MX_GPIO_Init+0x98>)
 80023bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023be:	f003 0301 	and.w	r3, r3, #1
 80023c2:	607b      	str	r3, [r7, #4]
 80023c4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80023c6:	2200      	movs	r2, #0
 80023c8:	2120      	movs	r1, #32
 80023ca:	4812      	ldr	r0, [pc, #72]	; (8002414 <MX_GPIO_Init+0x9c>)
 80023cc:	f001 fdc6 	bl	8003f5c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BUTTON_Pin */
  GPIO_InitStruct.Pin = BUTTON_Pin;
 80023d0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80023d4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80023d6:	2300      	movs	r3, #0
 80023d8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023da:	2300      	movs	r3, #0
 80023dc:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BUTTON_GPIO_Port, &GPIO_InitStruct);
 80023de:	f107 030c 	add.w	r3, r7, #12
 80023e2:	4619      	mov	r1, r3
 80023e4:	480c      	ldr	r0, [pc, #48]	; (8002418 <MX_GPIO_Init+0xa0>)
 80023e6:	f001 fc25 	bl	8003c34 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 80023ea:	2320      	movs	r3, #32
 80023ec:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80023ee:	2301      	movs	r3, #1
 80023f0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023f2:	2300      	movs	r3, #0
 80023f4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023f6:	2300      	movs	r3, #0
 80023f8:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 80023fa:	f107 030c 	add.w	r3, r7, #12
 80023fe:	4619      	mov	r1, r3
 8002400:	4804      	ldr	r0, [pc, #16]	; (8002414 <MX_GPIO_Init+0x9c>)
 8002402:	f001 fc17 	bl	8003c34 <HAL_GPIO_Init>

}
 8002406:	bf00      	nop
 8002408:	3720      	adds	r7, #32
 800240a:	46bd      	mov	sp, r7
 800240c:	bd80      	pop	{r7, pc}
 800240e:	bf00      	nop
 8002410:	40023800 	.word	0x40023800
 8002414:	40020000 	.word	0x40020000
 8002418:	40020800 	.word	0x40020800

0800241c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800241c:	b480      	push	{r7}
 800241e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002420:	b672      	cpsid	i
}
 8002422:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002424:	e7fe      	b.n	8002424 <Error_Handler+0x8>
	...

08002428 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002428:	b480      	push	{r7}
 800242a:	b083      	sub	sp, #12
 800242c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800242e:	2300      	movs	r3, #0
 8002430:	607b      	str	r3, [r7, #4]
 8002432:	4b10      	ldr	r3, [pc, #64]	; (8002474 <HAL_MspInit+0x4c>)
 8002434:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002436:	4a0f      	ldr	r2, [pc, #60]	; (8002474 <HAL_MspInit+0x4c>)
 8002438:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800243c:	6453      	str	r3, [r2, #68]	; 0x44
 800243e:	4b0d      	ldr	r3, [pc, #52]	; (8002474 <HAL_MspInit+0x4c>)
 8002440:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002442:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002446:	607b      	str	r3, [r7, #4]
 8002448:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800244a:	2300      	movs	r3, #0
 800244c:	603b      	str	r3, [r7, #0]
 800244e:	4b09      	ldr	r3, [pc, #36]	; (8002474 <HAL_MspInit+0x4c>)
 8002450:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002452:	4a08      	ldr	r2, [pc, #32]	; (8002474 <HAL_MspInit+0x4c>)
 8002454:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002458:	6413      	str	r3, [r2, #64]	; 0x40
 800245a:	4b06      	ldr	r3, [pc, #24]	; (8002474 <HAL_MspInit+0x4c>)
 800245c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800245e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002462:	603b      	str	r3, [r7, #0]
 8002464:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002466:	bf00      	nop
 8002468:	370c      	adds	r7, #12
 800246a:	46bd      	mov	sp, r7
 800246c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002470:	4770      	bx	lr
 8002472:	bf00      	nop
 8002474:	40023800 	.word	0x40023800

08002478 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002478:	b580      	push	{r7, lr}
 800247a:	b08a      	sub	sp, #40	; 0x28
 800247c:	af00      	add	r7, sp, #0
 800247e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002480:	f107 0314 	add.w	r3, r7, #20
 8002484:	2200      	movs	r2, #0
 8002486:	601a      	str	r2, [r3, #0]
 8002488:	605a      	str	r2, [r3, #4]
 800248a:	609a      	str	r2, [r3, #8]
 800248c:	60da      	str	r2, [r3, #12]
 800248e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	4a17      	ldr	r2, [pc, #92]	; (80024f4 <HAL_ADC_MspInit+0x7c>)
 8002496:	4293      	cmp	r3, r2
 8002498:	d127      	bne.n	80024ea <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800249a:	2300      	movs	r3, #0
 800249c:	613b      	str	r3, [r7, #16]
 800249e:	4b16      	ldr	r3, [pc, #88]	; (80024f8 <HAL_ADC_MspInit+0x80>)
 80024a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024a2:	4a15      	ldr	r2, [pc, #84]	; (80024f8 <HAL_ADC_MspInit+0x80>)
 80024a4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80024a8:	6453      	str	r3, [r2, #68]	; 0x44
 80024aa:	4b13      	ldr	r3, [pc, #76]	; (80024f8 <HAL_ADC_MspInit+0x80>)
 80024ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80024b2:	613b      	str	r3, [r7, #16]
 80024b4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80024b6:	2300      	movs	r3, #0
 80024b8:	60fb      	str	r3, [r7, #12]
 80024ba:	4b0f      	ldr	r3, [pc, #60]	; (80024f8 <HAL_ADC_MspInit+0x80>)
 80024bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024be:	4a0e      	ldr	r2, [pc, #56]	; (80024f8 <HAL_ADC_MspInit+0x80>)
 80024c0:	f043 0301 	orr.w	r3, r3, #1
 80024c4:	6313      	str	r3, [r2, #48]	; 0x30
 80024c6:	4b0c      	ldr	r3, [pc, #48]	; (80024f8 <HAL_ADC_MspInit+0x80>)
 80024c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024ca:	f003 0301 	and.w	r3, r3, #1
 80024ce:	60fb      	str	r3, [r7, #12]
 80024d0:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = CURRENT_SENSE_Pin;
 80024d2:	2302      	movs	r3, #2
 80024d4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80024d6:	2303      	movs	r3, #3
 80024d8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024da:	2300      	movs	r3, #0
 80024dc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(CURRENT_SENSE_GPIO_Port, &GPIO_InitStruct);
 80024de:	f107 0314 	add.w	r3, r7, #20
 80024e2:	4619      	mov	r1, r3
 80024e4:	4805      	ldr	r0, [pc, #20]	; (80024fc <HAL_ADC_MspInit+0x84>)
 80024e6:	f001 fba5 	bl	8003c34 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80024ea:	bf00      	nop
 80024ec:	3728      	adds	r7, #40	; 0x28
 80024ee:	46bd      	mov	sp, r7
 80024f0:	bd80      	pop	{r7, pc}
 80024f2:	bf00      	nop
 80024f4:	40012000 	.word	0x40012000
 80024f8:	40023800 	.word	0x40023800
 80024fc:	40020000 	.word	0x40020000

08002500 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8002500:	b580      	push	{r7, lr}
 8002502:	b08a      	sub	sp, #40	; 0x28
 8002504:	af00      	add	r7, sp, #0
 8002506:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002508:	f107 0314 	add.w	r3, r7, #20
 800250c:	2200      	movs	r2, #0
 800250e:	601a      	str	r2, [r3, #0]
 8002510:	605a      	str	r2, [r3, #4]
 8002512:	609a      	str	r2, [r3, #8]
 8002514:	60da      	str	r2, [r3, #12]
 8002516:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC)
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	4a17      	ldr	r2, [pc, #92]	; (800257c <HAL_DAC_MspInit+0x7c>)
 800251e:	4293      	cmp	r3, r2
 8002520:	d127      	bne.n	8002572 <HAL_DAC_MspInit+0x72>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 8002522:	2300      	movs	r3, #0
 8002524:	613b      	str	r3, [r7, #16]
 8002526:	4b16      	ldr	r3, [pc, #88]	; (8002580 <HAL_DAC_MspInit+0x80>)
 8002528:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800252a:	4a15      	ldr	r2, [pc, #84]	; (8002580 <HAL_DAC_MspInit+0x80>)
 800252c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8002530:	6413      	str	r3, [r2, #64]	; 0x40
 8002532:	4b13      	ldr	r3, [pc, #76]	; (8002580 <HAL_DAC_MspInit+0x80>)
 8002534:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002536:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800253a:	613b      	str	r3, [r7, #16]
 800253c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800253e:	2300      	movs	r3, #0
 8002540:	60fb      	str	r3, [r7, #12]
 8002542:	4b0f      	ldr	r3, [pc, #60]	; (8002580 <HAL_DAC_MspInit+0x80>)
 8002544:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002546:	4a0e      	ldr	r2, [pc, #56]	; (8002580 <HAL_DAC_MspInit+0x80>)
 8002548:	f043 0301 	orr.w	r3, r3, #1
 800254c:	6313      	str	r3, [r2, #48]	; 0x30
 800254e:	4b0c      	ldr	r3, [pc, #48]	; (8002580 <HAL_DAC_MspInit+0x80>)
 8002550:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002552:	f003 0301 	and.w	r3, r3, #1
 8002556:	60fb      	str	r3, [r7, #12]
 8002558:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    */
    GPIO_InitStruct.Pin = CURRENT_CTRL_Pin;
 800255a:	2310      	movs	r3, #16
 800255c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800255e:	2303      	movs	r3, #3
 8002560:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002562:	2300      	movs	r3, #0
 8002564:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(CURRENT_CTRL_GPIO_Port, &GPIO_InitStruct);
 8002566:	f107 0314 	add.w	r3, r7, #20
 800256a:	4619      	mov	r1, r3
 800256c:	4805      	ldr	r0, [pc, #20]	; (8002584 <HAL_DAC_MspInit+0x84>)
 800256e:	f001 fb61 	bl	8003c34 <HAL_GPIO_Init>
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }

}
 8002572:	bf00      	nop
 8002574:	3728      	adds	r7, #40	; 0x28
 8002576:	46bd      	mov	sp, r7
 8002578:	bd80      	pop	{r7, pc}
 800257a:	bf00      	nop
 800257c:	40007400 	.word	0x40007400
 8002580:	40023800 	.word	0x40023800
 8002584:	40020000 	.word	0x40020000

08002588 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002588:	b580      	push	{r7, lr}
 800258a:	b084      	sub	sp, #16
 800258c:	af00      	add	r7, sp, #0
 800258e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM9)
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	4a0e      	ldr	r2, [pc, #56]	; (80025d0 <HAL_TIM_Base_MspInit+0x48>)
 8002596:	4293      	cmp	r3, r2
 8002598:	d115      	bne.n	80025c6 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM9_MspInit 0 */

  /* USER CODE END TIM9_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM9_CLK_ENABLE();
 800259a:	2300      	movs	r3, #0
 800259c:	60fb      	str	r3, [r7, #12]
 800259e:	4b0d      	ldr	r3, [pc, #52]	; (80025d4 <HAL_TIM_Base_MspInit+0x4c>)
 80025a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025a2:	4a0c      	ldr	r2, [pc, #48]	; (80025d4 <HAL_TIM_Base_MspInit+0x4c>)
 80025a4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80025a8:	6453      	str	r3, [r2, #68]	; 0x44
 80025aa:	4b0a      	ldr	r3, [pc, #40]	; (80025d4 <HAL_TIM_Base_MspInit+0x4c>)
 80025ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025ae:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80025b2:	60fb      	str	r3, [r7, #12]
 80025b4:	68fb      	ldr	r3, [r7, #12]
    /* TIM9 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 80025b6:	2200      	movs	r2, #0
 80025b8:	2100      	movs	r1, #0
 80025ba:	2018      	movs	r0, #24
 80025bc:	f001 f989 	bl	80038d2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 80025c0:	2018      	movs	r0, #24
 80025c2:	f001 f9a2 	bl	800390a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM9_MspInit 1 */

  /* USER CODE END TIM9_MspInit 1 */
  }

}
 80025c6:	bf00      	nop
 80025c8:	3710      	adds	r7, #16
 80025ca:	46bd      	mov	sp, r7
 80025cc:	bd80      	pop	{r7, pc}
 80025ce:	bf00      	nop
 80025d0:	40014000 	.word	0x40014000
 80025d4:	40023800 	.word	0x40023800

080025d8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80025d8:	b580      	push	{r7, lr}
 80025da:	b08c      	sub	sp, #48	; 0x30
 80025dc:	af00      	add	r7, sp, #0
 80025de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025e0:	f107 031c 	add.w	r3, r7, #28
 80025e4:	2200      	movs	r2, #0
 80025e6:	601a      	str	r2, [r3, #0]
 80025e8:	605a      	str	r2, [r3, #4]
 80025ea:	609a      	str	r2, [r3, #8]
 80025ec:	60da      	str	r2, [r3, #12]
 80025ee:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	4a36      	ldr	r2, [pc, #216]	; (80026d0 <HAL_UART_MspInit+0xf8>)
 80025f6:	4293      	cmp	r3, r2
 80025f8:	d134      	bne.n	8002664 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80025fa:	2300      	movs	r3, #0
 80025fc:	61bb      	str	r3, [r7, #24]
 80025fe:	4b35      	ldr	r3, [pc, #212]	; (80026d4 <HAL_UART_MspInit+0xfc>)
 8002600:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002602:	4a34      	ldr	r2, [pc, #208]	; (80026d4 <HAL_UART_MspInit+0xfc>)
 8002604:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002608:	6413      	str	r3, [r2, #64]	; 0x40
 800260a:	4b32      	ldr	r3, [pc, #200]	; (80026d4 <HAL_UART_MspInit+0xfc>)
 800260c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800260e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002612:	61bb      	str	r3, [r7, #24]
 8002614:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002616:	2300      	movs	r3, #0
 8002618:	617b      	str	r3, [r7, #20]
 800261a:	4b2e      	ldr	r3, [pc, #184]	; (80026d4 <HAL_UART_MspInit+0xfc>)
 800261c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800261e:	4a2d      	ldr	r2, [pc, #180]	; (80026d4 <HAL_UART_MspInit+0xfc>)
 8002620:	f043 0301 	orr.w	r3, r3, #1
 8002624:	6313      	str	r3, [r2, #48]	; 0x30
 8002626:	4b2b      	ldr	r3, [pc, #172]	; (80026d4 <HAL_UART_MspInit+0xfc>)
 8002628:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800262a:	f003 0301 	and.w	r3, r3, #1
 800262e:	617b      	str	r3, [r7, #20]
 8002630:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002632:	230c      	movs	r3, #12
 8002634:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002636:	2302      	movs	r3, #2
 8002638:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800263a:	2300      	movs	r3, #0
 800263c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800263e:	2303      	movs	r3, #3
 8002640:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002642:	2307      	movs	r3, #7
 8002644:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002646:	f107 031c 	add.w	r3, r7, #28
 800264a:	4619      	mov	r1, r3
 800264c:	4822      	ldr	r0, [pc, #136]	; (80026d8 <HAL_UART_MspInit+0x100>)
 800264e:	f001 faf1 	bl	8003c34 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8002652:	2200      	movs	r2, #0
 8002654:	2100      	movs	r1, #0
 8002656:	2026      	movs	r0, #38	; 0x26
 8002658:	f001 f93b 	bl	80038d2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800265c:	2026      	movs	r0, #38	; 0x26
 800265e:	f001 f954 	bl	800390a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8002662:	e031      	b.n	80026c8 <HAL_UART_MspInit+0xf0>
  else if(huart->Instance==USART3)
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	4a1c      	ldr	r2, [pc, #112]	; (80026dc <HAL_UART_MspInit+0x104>)
 800266a:	4293      	cmp	r3, r2
 800266c:	d12c      	bne.n	80026c8 <HAL_UART_MspInit+0xf0>
    __HAL_RCC_USART3_CLK_ENABLE();
 800266e:	2300      	movs	r3, #0
 8002670:	613b      	str	r3, [r7, #16]
 8002672:	4b18      	ldr	r3, [pc, #96]	; (80026d4 <HAL_UART_MspInit+0xfc>)
 8002674:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002676:	4a17      	ldr	r2, [pc, #92]	; (80026d4 <HAL_UART_MspInit+0xfc>)
 8002678:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800267c:	6413      	str	r3, [r2, #64]	; 0x40
 800267e:	4b15      	ldr	r3, [pc, #84]	; (80026d4 <HAL_UART_MspInit+0xfc>)
 8002680:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002682:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002686:	613b      	str	r3, [r7, #16]
 8002688:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800268a:	2300      	movs	r3, #0
 800268c:	60fb      	str	r3, [r7, #12]
 800268e:	4b11      	ldr	r3, [pc, #68]	; (80026d4 <HAL_UART_MspInit+0xfc>)
 8002690:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002692:	4a10      	ldr	r2, [pc, #64]	; (80026d4 <HAL_UART_MspInit+0xfc>)
 8002694:	f043 0304 	orr.w	r3, r3, #4
 8002698:	6313      	str	r3, [r2, #48]	; 0x30
 800269a:	4b0e      	ldr	r3, [pc, #56]	; (80026d4 <HAL_UART_MspInit+0xfc>)
 800269c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800269e:	f003 0304 	and.w	r3, r3, #4
 80026a2:	60fb      	str	r3, [r7, #12]
 80026a4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80026a6:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80026aa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026ac:	2302      	movs	r3, #2
 80026ae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026b0:	2300      	movs	r3, #0
 80026b2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80026b4:	2303      	movs	r3, #3
 80026b6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80026b8:	2307      	movs	r3, #7
 80026ba:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80026bc:	f107 031c 	add.w	r3, r7, #28
 80026c0:	4619      	mov	r1, r3
 80026c2:	4807      	ldr	r0, [pc, #28]	; (80026e0 <HAL_UART_MspInit+0x108>)
 80026c4:	f001 fab6 	bl	8003c34 <HAL_GPIO_Init>
}
 80026c8:	bf00      	nop
 80026ca:	3730      	adds	r7, #48	; 0x30
 80026cc:	46bd      	mov	sp, r7
 80026ce:	bd80      	pop	{r7, pc}
 80026d0:	40004400 	.word	0x40004400
 80026d4:	40023800 	.word	0x40023800
 80026d8:	40020000 	.word	0x40020000
 80026dc:	40004800 	.word	0x40004800
 80026e0:	40020800 	.word	0x40020800

080026e4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80026e4:	b480      	push	{r7}
 80026e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80026e8:	e7fe      	b.n	80026e8 <NMI_Handler+0x4>

080026ea <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80026ea:	b480      	push	{r7}
 80026ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80026ee:	e7fe      	b.n	80026ee <HardFault_Handler+0x4>

080026f0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80026f0:	b480      	push	{r7}
 80026f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80026f4:	e7fe      	b.n	80026f4 <MemManage_Handler+0x4>

080026f6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80026f6:	b480      	push	{r7}
 80026f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80026fa:	e7fe      	b.n	80026fa <BusFault_Handler+0x4>

080026fc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80026fc:	b480      	push	{r7}
 80026fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002700:	e7fe      	b.n	8002700 <UsageFault_Handler+0x4>

08002702 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002702:	b480      	push	{r7}
 8002704:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002706:	bf00      	nop
 8002708:	46bd      	mov	sp, r7
 800270a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800270e:	4770      	bx	lr

08002710 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002710:	b480      	push	{r7}
 8002712:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002714:	bf00      	nop
 8002716:	46bd      	mov	sp, r7
 8002718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800271c:	4770      	bx	lr

0800271e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800271e:	b480      	push	{r7}
 8002720:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002722:	bf00      	nop
 8002724:	46bd      	mov	sp, r7
 8002726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800272a:	4770      	bx	lr

0800272c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800272c:	b580      	push	{r7, lr}
 800272e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002730:	f000 fbc4 	bl	8002ebc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002734:	bf00      	nop
 8002736:	bd80      	pop	{r7, pc}

08002738 <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 8002738:	b580      	push	{r7, lr}
 800273a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim9);
 800273c:	4802      	ldr	r0, [pc, #8]	; (8002748 <TIM1_BRK_TIM9_IRQHandler+0x10>)
 800273e:	f002 fab3 	bl	8004ca8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 8002742:	bf00      	nop
 8002744:	bd80      	pop	{r7, pc}
 8002746:	bf00      	nop
 8002748:	20000084 	.word	0x20000084

0800274c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 800274c:	b580      	push	{r7, lr}
 800274e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002750:	4802      	ldr	r0, [pc, #8]	; (800275c <USART2_IRQHandler+0x10>)
 8002752:	f002 feff 	bl	8005554 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002756:	bf00      	nop
 8002758:	bd80      	pop	{r7, pc}
 800275a:	bf00      	nop
 800275c:	200000cc 	.word	0x200000cc

08002760 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002760:	b480      	push	{r7}
 8002762:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002764:	4b06      	ldr	r3, [pc, #24]	; (8002780 <SystemInit+0x20>)
 8002766:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800276a:	4a05      	ldr	r2, [pc, #20]	; (8002780 <SystemInit+0x20>)
 800276c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002770:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002774:	bf00      	nop
 8002776:	46bd      	mov	sp, r7
 8002778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800277c:	4770      	bx	lr
 800277e:	bf00      	nop
 8002780:	e000ed00 	.word	0xe000ed00

08002784 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002784:	f8df d034 	ldr.w	sp, [pc, #52]	; 80027bc <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002788:	480d      	ldr	r0, [pc, #52]	; (80027c0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800278a:	490e      	ldr	r1, [pc, #56]	; (80027c4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800278c:	4a0e      	ldr	r2, [pc, #56]	; (80027c8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800278e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002790:	e002      	b.n	8002798 <LoopCopyDataInit>

08002792 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002792:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002794:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002796:	3304      	adds	r3, #4

08002798 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002798:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800279a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800279c:	d3f9      	bcc.n	8002792 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800279e:	4a0b      	ldr	r2, [pc, #44]	; (80027cc <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80027a0:	4c0b      	ldr	r4, [pc, #44]	; (80027d0 <LoopFillZerobss+0x26>)
  movs r3, #0
 80027a2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80027a4:	e001      	b.n	80027aa <LoopFillZerobss>

080027a6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80027a6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80027a8:	3204      	adds	r2, #4

080027aa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80027aa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80027ac:	d3fb      	bcc.n	80027a6 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80027ae:	f7ff ffd7 	bl	8002760 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80027b2:	f004 f863 	bl	800687c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80027b6:	f7ff fb6f 	bl	8001e98 <main>
  bx  lr    
 80027ba:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80027bc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80027c0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80027c4:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80027c8:	08006a30 	.word	0x08006a30
  ldr r2, =_sbss
 80027cc:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80027d0:	2000083c 	.word	0x2000083c

080027d4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80027d4:	e7fe      	b.n	80027d4 <ADC_IRQHandler>

080027d6 <genCrc>:

/**
  * Calcula o crc8 entre o range passado como parametro.
  */
uint8_t genCrc(uint8_t buffer[], uint16_t qtd_de_bytes_no_pacote)
{
 80027d6:	b580      	push	{r7, lr}
 80027d8:	b084      	sub	sp, #16
 80027da:	af00      	add	r7, sp, #0
 80027dc:	6078      	str	r0, [r7, #4]
 80027de:	460b      	mov	r3, r1
 80027e0:	807b      	strh	r3, [r7, #2]
    uint8_t crc = 0;
 80027e2:	2300      	movs	r3, #0
 80027e4:	73fb      	strb	r3, [r7, #15]
    uint8_t i = 0;
 80027e6:	2300      	movs	r3, #0
 80027e8:	73bb      	strb	r3, [r7, #14]

    for (i = 0; i < qtd_de_bytes_no_pacote; i++)
 80027ea:	2300      	movs	r3, #0
 80027ec:	73bb      	strb	r3, [r7, #14]
 80027ee:	e00d      	b.n	800280c <genCrc+0x36>
    {
      crc = calcCrc8(crc, buffer[i]);
 80027f0:	7bbb      	ldrb	r3, [r7, #14]
 80027f2:	687a      	ldr	r2, [r7, #4]
 80027f4:	4413      	add	r3, r2
 80027f6:	781a      	ldrb	r2, [r3, #0]
 80027f8:	7bfb      	ldrb	r3, [r7, #15]
 80027fa:	4611      	mov	r1, r2
 80027fc:	4618      	mov	r0, r3
 80027fe:	f000 f80f 	bl	8002820 <calcCrc8>
 8002802:	4603      	mov	r3, r0
 8002804:	73fb      	strb	r3, [r7, #15]
    for (i = 0; i < qtd_de_bytes_no_pacote; i++)
 8002806:	7bbb      	ldrb	r3, [r7, #14]
 8002808:	3301      	adds	r3, #1
 800280a:	73bb      	strb	r3, [r7, #14]
 800280c:	7bbb      	ldrb	r3, [r7, #14]
 800280e:	b29b      	uxth	r3, r3
 8002810:	887a      	ldrh	r2, [r7, #2]
 8002812:	429a      	cmp	r2, r3
 8002814:	d8ec      	bhi.n	80027f0 <genCrc+0x1a>
    }

  return crc;
 8002816:	7bfb      	ldrb	r3, [r7, #15]
}
 8002818:	4618      	mov	r0, r3
 800281a:	3710      	adds	r7, #16
 800281c:	46bd      	mov	sp, r7
 800281e:	bd80      	pop	{r7, pc}

08002820 <calcCrc8>:

/**
  * Funcao que calcula o CRC8
  */
static uint8_t calcCrc8(uint8_t crc3, uint8_t b)
{
 8002820:	b480      	push	{r7}
 8002822:	b085      	sub	sp, #20
 8002824:	af00      	add	r7, sp, #0
 8002826:	4603      	mov	r3, r0
 8002828:	460a      	mov	r2, r1
 800282a:	71fb      	strb	r3, [r7, #7]
 800282c:	4613      	mov	r3, r2
 800282e:	71bb      	strb	r3, [r7, #6]
    uint8_t pos = 0;
 8002830:	2300      	movs	r3, #0
 8002832:	73fb      	strb	r3, [r7, #15]
    pos = (((crc3 & 0xff) ^ b) & 0xff);
 8002834:	79fa      	ldrb	r2, [r7, #7]
 8002836:	79bb      	ldrb	r3, [r7, #6]
 8002838:	4053      	eors	r3, r2
 800283a:	73fb      	strb	r3, [r7, #15]

    return ((crc3) >> 8) ^ table[pos];
 800283c:	79fb      	ldrb	r3, [r7, #7]
 800283e:	121b      	asrs	r3, r3, #8
 8002840:	b25a      	sxtb	r2, r3
 8002842:	7bfb      	ldrb	r3, [r7, #15]
 8002844:	4905      	ldr	r1, [pc, #20]	; (800285c <calcCrc8+0x3c>)
 8002846:	5ccb      	ldrb	r3, [r1, r3]
 8002848:	b25b      	sxtb	r3, r3
 800284a:	4053      	eors	r3, r2
 800284c:	b25b      	sxtb	r3, r3
 800284e:	b2db      	uxtb	r3, r3
}
 8002850:	4618      	mov	r0, r3
 8002852:	3714      	adds	r7, #20
 8002854:	46bd      	mov	sp, r7
 8002856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800285a:	4770      	bx	lr
 800285c:	08006920 	.word	0x08006920

08002860 <dataPacketRxInit>:
 */

#include "dataPacketRx.h"

void dataPacketRxInit(DataPacketRx *dataPacketRx, uint8_t start_1, uint8_t start_2)
{
 8002860:	b580      	push	{r7, lr}
 8002862:	b082      	sub	sp, #8
 8002864:	af00      	add	r7, sp, #0
 8002866:	6078      	str	r0, [r7, #4]
 8002868:	460b      	mov	r3, r1
 800286a:	70fb      	strb	r3, [r7, #3]
 800286c:	4613      	mov	r3, r2
 800286e:	70bb      	strb	r3, [r7, #2]
	dataPacketRx->start_1 = start_1;
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	78fa      	ldrb	r2, [r7, #3]
 8002874:	701a      	strb	r2, [r3, #0]
	dataPacketRx->start_2 = start_2;
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	78ba      	ldrb	r2, [r7, #2]
 800287a:	705a      	strb	r2, [r3, #1]
	dataPacketRx->command = 0x00;
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	2200      	movs	r2, #0
 8002880:	709a      	strb	r2, [r3, #2]
	dataPacketRx->payloadDataLength = 0x00;
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	2200      	movs	r2, #0
 8002886:	70da      	strb	r2, [r3, #3]
	memset(dataPacketRx->payloadData, 0x00, QTY_PAYLOAD_RX_DATA_BYTES);
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	3304      	adds	r3, #4
 800288c:	2232      	movs	r2, #50	; 0x32
 800288e:	2100      	movs	r1, #0
 8002890:	4618      	mov	r0, r3
 8002892:	f004 f825 	bl	80068e0 <memset>
	dataPacketRx->crc8 = 0x00;
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	2200      	movs	r2, #0
 800289a:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
	memset(dataPacketRx->dataPacket, 0x00, QTY_PACKET_RX_BYTES);
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	3337      	adds	r3, #55	; 0x37
 80028a2:	2237      	movs	r2, #55	; 0x37
 80028a4:	2100      	movs	r1, #0
 80028a6:	4618      	mov	r0, r3
 80028a8:	f004 f81a 	bl	80068e0 <memset>
	dataPacketRx->dataPacketLength = 0x00;
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	2200      	movs	r2, #0
 80028b0:	f8a3 206e 	strh.w	r2, [r3, #110]	; 0x6e
	dataPacketRx->currentRxByteIndex = 0;
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	2200      	movs	r2, #0
 80028b8:	f8a3 2070 	strh.w	r2, [r3, #112]	; 0x70
	dataPacketRx->dataPacketRxStatus = INVALID_RX_DATA_PACKET;
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	2200      	movs	r2, #0
 80028c0:	f883 2076 	strb.w	r2, [r3, #118]	; 0x76
	dataPacketRx->containsStarterBytes = FALSE;
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	2200      	movs	r2, #0
 80028c8:	f883 2072 	strb.w	r2, [r3, #114]	; 0x72
	dataPacketRx->starterByteIndex = 0;
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	2200      	movs	r2, #0
 80028d0:	f8a3 2074 	strh.w	r2, [r3, #116]	; 0x74
}
 80028d4:	bf00      	nop
 80028d6:	3708      	adds	r7, #8
 80028d8:	46bd      	mov	sp, r7
 80028da:	bd80      	pop	{r7, pc}

080028dc <dataPacketRxAppend>:

void dataPacketRxAppend(DataPacketRx *dataPacketRx, uint8_t newByte)
{
 80028dc:	b580      	push	{r7, lr}
 80028de:	b082      	sub	sp, #8
 80028e0:	af00      	add	r7, sp, #0
 80028e2:	6078      	str	r0, [r7, #4]
 80028e4:	460b      	mov	r3, r1
 80028e6:	70fb      	strb	r3, [r7, #3]
	dataPacketRx->dataPacket[dataPacketRx->currentRxByteIndex] = newByte;
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	f8b3 3070 	ldrh.w	r3, [r3, #112]	; 0x70
 80028ee:	461a      	mov	r2, r3
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	4413      	add	r3, r2
 80028f4:	78fa      	ldrb	r2, [r7, #3]
 80028f6:	f883 2037 	strb.w	r2, [r3, #55]	; 0x37
	dataPacketRx->currentRxByteIndex++;
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	f8b3 3070 	ldrh.w	r3, [r3, #112]	; 0x70
 8002900:	3301      	adds	r3, #1
 8002902:	b29a      	uxth	r2, r3
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	f8a3 2070 	strh.w	r2, [r3, #112]	; 0x70
	dataPacketRx->dataPacketLength++;
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	f8b3 306e 	ldrh.w	r3, [r3, #110]	; 0x6e
 8002910:	3301      	adds	r3, #1
 8002912:	b29a      	uxth	r2, r3
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	f8a3 206e 	strh.w	r2, [r3, #110]	; 0x6e

	if (dataPacketRx->currentRxByteIndex > QTY_PACKET_RX_BYTES)
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	f8b3 3070 	ldrh.w	r3, [r3, #112]	; 0x70
 8002920:	2b37      	cmp	r3, #55	; 0x37
 8002922:	d90a      	bls.n	800293a <dataPacketRxAppend+0x5e>
	{
		dataPacketRxClear(dataPacketRx);
 8002924:	6878      	ldr	r0, [r7, #4]
 8002926:	f000 f8cf 	bl	8002ac8 <dataPacketRxClear>
		dataPacketRx->currentRxByteIndex = 0;
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	2200      	movs	r2, #0
 800292e:	f8a3 2070 	strh.w	r2, [r3, #112]	; 0x70
		dataPacketRx->dataPacketLength = 0;
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	2200      	movs	r2, #0
 8002936:	f8a3 206e 	strh.w	r2, [r3, #110]	; 0x6e
	}
}
 800293a:	bf00      	nop
 800293c:	3708      	adds	r7, #8
 800293e:	46bd      	mov	sp, r7
 8002940:	bd80      	pop	{r7, pc}

08002942 <dataPacketRxDecode>:

void dataPacketRxDecode(DataPacketRx *dataPacketRx)
{
 8002942:	b580      	push	{r7, lr}
 8002944:	b084      	sub	sp, #16
 8002946:	af00      	add	r7, sp, #0
 8002948:	6078      	str	r0, [r7, #4]
	if (dataPacketRx->containsStarterBytes == TRUE)
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	f893 3072 	ldrb.w	r3, [r3, #114]	; 0x72
 8002950:	2b01      	cmp	r3, #1
 8002952:	d17e      	bne.n	8002a52 <dataPacketRxDecode+0x110>
	{
		dataPacketRxSetCommand(dataPacketRx, dataPacketRx->dataPacket[dataPacketRx->starterByteIndex + 2]);
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	f8b3 3074 	ldrh.w	r3, [r3, #116]	; 0x74
 800295a:	3302      	adds	r3, #2
 800295c:	687a      	ldr	r2, [r7, #4]
 800295e:	4413      	add	r3, r2
 8002960:	f893 3037 	ldrb.w	r3, [r3, #55]	; 0x37
 8002964:	4619      	mov	r1, r3
 8002966:	6878      	ldr	r0, [r7, #4]
 8002968:	f000 f8e2 	bl	8002b30 <dataPacketRxSetCommand>
		dataPacketRx->payloadDataLength = dataPacketRx->dataPacket[dataPacketRx->starterByteIndex + 3];
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	f8b3 3074 	ldrh.w	r3, [r3, #116]	; 0x74
 8002972:	3303      	adds	r3, #3
 8002974:	687a      	ldr	r2, [r7, #4]
 8002976:	4413      	add	r3, r2
 8002978:	f893 2037 	ldrb.w	r2, [r3, #55]	; 0x37
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	70da      	strb	r2, [r3, #3]

		if (dataPacketRx->payloadDataLength == 0)
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	78db      	ldrb	r3, [r3, #3]
 8002984:	2b00      	cmp	r3, #0
 8002986:	d126      	bne.n	80029d6 <dataPacketRxDecode+0x94>
		{
			uint8_t receivedCrc8 = dataPacketRx->dataPacket[dataPacketRx->starterByteIndex + 4];
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	f8b3 3074 	ldrh.w	r3, [r3, #116]	; 0x74
 800298e:	3304      	adds	r3, #4
 8002990:	687a      	ldr	r2, [r7, #4]
 8002992:	4413      	add	r3, r2
 8002994:	f893 3037 	ldrb.w	r3, [r3, #55]	; 0x37
 8002998:	733b      	strb	r3, [r7, #12]
			dataPacketRx->crc8 = genCrc(dataPacketRx->dataPacket + dataPacketRx->starterByteIndex, 4);
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	3337      	adds	r3, #55	; 0x37
 800299e:	687a      	ldr	r2, [r7, #4]
 80029a0:	f8b2 2074 	ldrh.w	r2, [r2, #116]	; 0x74
 80029a4:	4413      	add	r3, r2
 80029a6:	2104      	movs	r1, #4
 80029a8:	4618      	mov	r0, r3
 80029aa:	f7ff ff14 	bl	80027d6 <genCrc>
 80029ae:	4603      	mov	r3, r0
 80029b0:	461a      	mov	r2, r3
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36

			if (dataPacketRx->crc8 == receivedCrc8)
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 80029be:	7b3a      	ldrb	r2, [r7, #12]
 80029c0:	429a      	cmp	r2, r3
 80029c2:	d17d      	bne.n	8002ac0 <dataPacketRxDecode+0x17e>
			{
				dataPacketRx->currentRxByteIndex = 0;
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	2200      	movs	r2, #0
 80029c8:	f8a3 2070 	strh.w	r2, [r3, #112]	; 0x70
				dataPacketRx->dataPacketRxStatus = VALID_RX_DATA_PACKET;
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	2201      	movs	r2, #1
 80029d0:	f883 2076 	strb.w	r2, [r3, #118]	; 0x76
			{
				dataPacketRxClear(dataPacketRx);
			}
		}
	}
}
 80029d4:	e074      	b.n	8002ac0 <dataPacketRxDecode+0x17e>
			uint8_t receivedCrc8 = dataPacketRx->dataPacket[dataPacketRx->starterByteIndex + dataPacketRx->payloadDataLength + 4];
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	f8b3 3074 	ldrh.w	r3, [r3, #116]	; 0x74
 80029dc:	461a      	mov	r2, r3
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	78db      	ldrb	r3, [r3, #3]
 80029e2:	4413      	add	r3, r2
 80029e4:	3304      	adds	r3, #4
 80029e6:	687a      	ldr	r2, [r7, #4]
 80029e8:	4413      	add	r3, r2
 80029ea:	f893 3037 	ldrb.w	r3, [r3, #55]	; 0x37
 80029ee:	737b      	strb	r3, [r7, #13]
			dataPacketRx->crc8 = genCrc(dataPacketRx->dataPacket + dataPacketRx->starterByteIndex, dataPacketRx->payloadDataLength + 4);
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	3337      	adds	r3, #55	; 0x37
 80029f4:	687a      	ldr	r2, [r7, #4]
 80029f6:	f8b2 2074 	ldrh.w	r2, [r2, #116]	; 0x74
 80029fa:	441a      	add	r2, r3
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	78db      	ldrb	r3, [r3, #3]
 8002a00:	b29b      	uxth	r3, r3
 8002a02:	3304      	adds	r3, #4
 8002a04:	b29b      	uxth	r3, r3
 8002a06:	4619      	mov	r1, r3
 8002a08:	4610      	mov	r0, r2
 8002a0a:	f7ff fee4 	bl	80027d6 <genCrc>
 8002a0e:	4603      	mov	r3, r0
 8002a10:	461a      	mov	r2, r3
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
			if (dataPacketRx->crc8 == receivedCrc8)
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8002a1e:	7b7a      	ldrb	r2, [r7, #13]
 8002a20:	429a      	cmp	r2, r3
 8002a22:	d14d      	bne.n	8002ac0 <dataPacketRxDecode+0x17e>
				dataPacketRxSetPayloadData(dataPacketRx, dataPacketRx->dataPacket + dataPacketRx->starterByteIndex + 4, dataPacketRx->payloadDataLength);
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	f103 0237 	add.w	r2, r3, #55	; 0x37
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	f8b3 3074 	ldrh.w	r3, [r3, #116]	; 0x74
 8002a30:	3304      	adds	r3, #4
 8002a32:	18d1      	adds	r1, r2, r3
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	78db      	ldrb	r3, [r3, #3]
 8002a38:	461a      	mov	r2, r3
 8002a3a:	6878      	ldr	r0, [r7, #4]
 8002a3c:	f000 f89e 	bl	8002b7c <dataPacketRxSetPayloadData>
				dataPacketRx->currentRxByteIndex = 0;
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	2200      	movs	r2, #0
 8002a44:	f8a3 2070 	strh.w	r2, [r3, #112]	; 0x70
				dataPacketRx->dataPacketRxStatus = VALID_RX_DATA_PACKET;
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	2201      	movs	r2, #1
 8002a4c:	f883 2076 	strb.w	r2, [r3, #118]	; 0x76
}
 8002a50:	e036      	b.n	8002ac0 <dataPacketRxDecode+0x17e>
		if (dataPacketRx->dataPacketLength >= MIN_PACKET_RX_BYTES)
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	f8b3 306e 	ldrh.w	r3, [r3, #110]	; 0x6e
 8002a58:	2b04      	cmp	r3, #4
 8002a5a:	d931      	bls.n	8002ac0 <dataPacketRxDecode+0x17e>
			uint16_t index = 0;
 8002a5c:	2300      	movs	r3, #0
 8002a5e:	81fb      	strh	r3, [r7, #14]
			for (index = 0; index < dataPacketRx->dataPacketLength; index++)
 8002a60:	2300      	movs	r3, #0
 8002a62:	81fb      	strh	r3, [r7, #14]
 8002a64:	e01e      	b.n	8002aa4 <dataPacketRxDecode+0x162>
				if ((dataPacketRx->dataPacket[index] == dataPacketRx->start_1) && (dataPacketRx->dataPacket[index+1] == dataPacketRx->start_2))
 8002a66:	89fb      	ldrh	r3, [r7, #14]
 8002a68:	687a      	ldr	r2, [r7, #4]
 8002a6a:	4413      	add	r3, r2
 8002a6c:	f893 2037 	ldrb.w	r2, [r3, #55]	; 0x37
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	781b      	ldrb	r3, [r3, #0]
 8002a74:	429a      	cmp	r2, r3
 8002a76:	d112      	bne.n	8002a9e <dataPacketRxDecode+0x15c>
 8002a78:	89fb      	ldrh	r3, [r7, #14]
 8002a7a:	3301      	adds	r3, #1
 8002a7c:	687a      	ldr	r2, [r7, #4]
 8002a7e:	4413      	add	r3, r2
 8002a80:	f893 2037 	ldrb.w	r2, [r3, #55]	; 0x37
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	785b      	ldrb	r3, [r3, #1]
 8002a88:	429a      	cmp	r2, r3
 8002a8a:	d108      	bne.n	8002a9e <dataPacketRxDecode+0x15c>
					dataPacketRx->containsStarterBytes = TRUE;
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	2201      	movs	r2, #1
 8002a90:	f883 2072 	strb.w	r2, [r3, #114]	; 0x72
					dataPacketRx->starterByteIndex = index;
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	89fa      	ldrh	r2, [r7, #14]
 8002a98:	f8a3 2074 	strh.w	r2, [r3, #116]	; 0x74
					break;
 8002a9c:	e008      	b.n	8002ab0 <dataPacketRxDecode+0x16e>
			for (index = 0; index < dataPacketRx->dataPacketLength; index++)
 8002a9e:	89fb      	ldrh	r3, [r7, #14]
 8002aa0:	3301      	adds	r3, #1
 8002aa2:	81fb      	strh	r3, [r7, #14]
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	f8b3 306e 	ldrh.w	r3, [r3, #110]	; 0x6e
 8002aaa:	89fa      	ldrh	r2, [r7, #14]
 8002aac:	429a      	cmp	r2, r3
 8002aae:	d3da      	bcc.n	8002a66 <dataPacketRxDecode+0x124>
			if (dataPacketRx->containsStarterBytes == FALSE)
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	f893 3072 	ldrb.w	r3, [r3, #114]	; 0x72
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d102      	bne.n	8002ac0 <dataPacketRxDecode+0x17e>
				dataPacketRxClear(dataPacketRx);
 8002aba:	6878      	ldr	r0, [r7, #4]
 8002abc:	f000 f804 	bl	8002ac8 <dataPacketRxClear>
}
 8002ac0:	bf00      	nop
 8002ac2:	3710      	adds	r7, #16
 8002ac4:	46bd      	mov	sp, r7
 8002ac6:	bd80      	pop	{r7, pc}

08002ac8 <dataPacketRxClear>:

void dataPacketRxClear(DataPacketRx *dataPacketRx)
{
 8002ac8:	b580      	push	{r7, lr}
 8002aca:	b082      	sub	sp, #8
 8002acc:	af00      	add	r7, sp, #0
 8002ace:	6078      	str	r0, [r7, #4]
	dataPacketRx->dataPacketRxStatus = INVALID_RX_DATA_PACKET;
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	2200      	movs	r2, #0
 8002ad4:	f883 2076 	strb.w	r2, [r3, #118]	; 0x76
	dataPacketRx->containsStarterBytes = FALSE;
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	2200      	movs	r2, #0
 8002adc:	f883 2072 	strb.w	r2, [r3, #114]	; 0x72
	dataPacketRx->currentRxByteIndex = 0;
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	2200      	movs	r2, #0
 8002ae4:	f8a3 2070 	strh.w	r2, [r3, #112]	; 0x70
	dataPacketRx->dataPacketLength = 0;
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	2200      	movs	r2, #0
 8002aec:	f8a3 206e 	strh.w	r2, [r3, #110]	; 0x6e
	dataPacketRx->payloadDataLength = 0;
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	2200      	movs	r2, #0
 8002af4:	70da      	strb	r2, [r3, #3]
	dataPacketRx->command = 0x00;
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	2200      	movs	r2, #0
 8002afa:	709a      	strb	r2, [r3, #2]
	dataPacketRx->crc8 = 0x00;
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	2200      	movs	r2, #0
 8002b00:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
	dataPacketRx->starterByteIndex = 0;
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	2200      	movs	r2, #0
 8002b08:	f8a3 2074 	strh.w	r2, [r3, #116]	; 0x74
	memset(dataPacketRx->payloadData, 0x00, QTY_PAYLOAD_RX_DATA_BYTES);
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	3304      	adds	r3, #4
 8002b10:	2232      	movs	r2, #50	; 0x32
 8002b12:	2100      	movs	r1, #0
 8002b14:	4618      	mov	r0, r3
 8002b16:	f003 fee3 	bl	80068e0 <memset>
	memset(dataPacketRx->dataPacket, 0x00, QTY_PACKET_RX_BYTES);
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	3337      	adds	r3, #55	; 0x37
 8002b1e:	2237      	movs	r2, #55	; 0x37
 8002b20:	2100      	movs	r1, #0
 8002b22:	4618      	mov	r0, r3
 8002b24:	f003 fedc 	bl	80068e0 <memset>
}
 8002b28:	bf00      	nop
 8002b2a:	3708      	adds	r7, #8
 8002b2c:	46bd      	mov	sp, r7
 8002b2e:	bd80      	pop	{r7, pc}

08002b30 <dataPacketRxSetCommand>:
	dataPacketRx->crc8 = 0x00;
	memset(dataPacketRx->payloadData, 0x00, QTY_PAYLOAD_RX_DATA_BYTES);
}

void dataPacketRxSetCommand(DataPacketRx *dataPacketRx, uint8_t command)
{
 8002b30:	b480      	push	{r7}
 8002b32:	b083      	sub	sp, #12
 8002b34:	af00      	add	r7, sp, #0
 8002b36:	6078      	str	r0, [r7, #4]
 8002b38:	460b      	mov	r3, r1
 8002b3a:	70fb      	strb	r3, [r7, #3]
	dataPacketRx->dataPacketRxStatus = INVALID_RX_DATA_PACKET;
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	2200      	movs	r2, #0
 8002b40:	f883 2076 	strb.w	r2, [r3, #118]	; 0x76

	if ((command < 0x01) || (command > 0xFE))
 8002b44:	78fb      	ldrb	r3, [r7, #3]
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d006      	beq.n	8002b58 <dataPacketRxSetCommand+0x28>
 8002b4a:	78fb      	ldrb	r3, [r7, #3]
 8002b4c:	2bff      	cmp	r3, #255	; 0xff
 8002b4e:	d003      	beq.n	8002b58 <dataPacketRxSetCommand+0x28>
	{
		return;
	}

	dataPacketRx->command = command;
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	78fa      	ldrb	r2, [r7, #3]
 8002b54:	709a      	strb	r2, [r3, #2]
 8002b56:	e000      	b.n	8002b5a <dataPacketRxSetCommand+0x2a>
		return;
 8002b58:	bf00      	nop
}
 8002b5a:	370c      	adds	r7, #12
 8002b5c:	46bd      	mov	sp, r7
 8002b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b62:	4770      	bx	lr

08002b64 <dataPacketRxGetCommand>:

uint8_t dataPacketRxGetCommand(DataPacketRx *dataPacketRx)
{
 8002b64:	b480      	push	{r7}
 8002b66:	b083      	sub	sp, #12
 8002b68:	af00      	add	r7, sp, #0
 8002b6a:	6078      	str	r0, [r7, #4]
	return dataPacketRx->command;
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	789b      	ldrb	r3, [r3, #2]
}
 8002b70:	4618      	mov	r0, r3
 8002b72:	370c      	adds	r7, #12
 8002b74:	46bd      	mov	sp, r7
 8002b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b7a:	4770      	bx	lr

08002b7c <dataPacketRxSetPayloadData>:

void dataPacketRxSetPayloadData(DataPacketRx *dataPacketRx, uint8_t *payloadData, uint8_t payloadDataLength)
{
 8002b7c:	b580      	push	{r7, lr}
 8002b7e:	b084      	sub	sp, #16
 8002b80:	af00      	add	r7, sp, #0
 8002b82:	60f8      	str	r0, [r7, #12]
 8002b84:	60b9      	str	r1, [r7, #8]
 8002b86:	4613      	mov	r3, r2
 8002b88:	71fb      	strb	r3, [r7, #7]
	dataPacketRx->dataPacketRxStatus = INVALID_RX_DATA_PACKET;
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	2200      	movs	r2, #0
 8002b8e:	f883 2076 	strb.w	r2, [r3, #118]	; 0x76
	memcpy(dataPacketRx->payloadData, payloadData, payloadDataLength);
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	3304      	adds	r3, #4
 8002b96:	79fa      	ldrb	r2, [r7, #7]
 8002b98:	68b9      	ldr	r1, [r7, #8]
 8002b9a:	4618      	mov	r0, r3
 8002b9c:	f003 fe92 	bl	80068c4 <memcpy>
	dataPacketRx->payloadDataLength = payloadDataLength;
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	79fa      	ldrb	r2, [r7, #7]
 8002ba4:	70da      	strb	r2, [r3, #3]
}
 8002ba6:	bf00      	nop
 8002ba8:	3710      	adds	r7, #16
 8002baa:	46bd      	mov	sp, r7
 8002bac:	bd80      	pop	{r7, pc}

08002bae <dataPacketRxGetPayloadData>:

uint8_t *dataPacketRxGetPayloadData(DataPacketRx *dataPacketRx)
{
 8002bae:	b480      	push	{r7}
 8002bb0:	b083      	sub	sp, #12
 8002bb2:	af00      	add	r7, sp, #0
 8002bb4:	6078      	str	r0, [r7, #4]
	return dataPacketRx->payloadData;
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	3304      	adds	r3, #4
}
 8002bba:	4618      	mov	r0, r3
 8002bbc:	370c      	adds	r7, #12
 8002bbe:	46bd      	mov	sp, r7
 8002bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bc4:	4770      	bx	lr

08002bc6 <dataPacketRxGetPayloadDataLength>:

uint8_t dataPacketRxGetPayloadDataLength(DataPacketRx *dataPacketRx)
{
 8002bc6:	b480      	push	{r7}
 8002bc8:	b083      	sub	sp, #12
 8002bca:	af00      	add	r7, sp, #0
 8002bcc:	6078      	str	r0, [r7, #4]
	return dataPacketRx->payloadDataLength;
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	78db      	ldrb	r3, [r3, #3]
}
 8002bd2:	4618      	mov	r0, r3
 8002bd4:	370c      	adds	r7, #12
 8002bd6:	46bd      	mov	sp, r7
 8002bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bdc:	4770      	bx	lr

08002bde <dataPacketRxGetDataPacketStatus>:
{
	return dataPacketRx->dataPacketLength;
}

DataPacketRxStatus dataPacketRxGetDataPacketStatus(DataPacketRx *dataPacketRx)
{
 8002bde:	b480      	push	{r7}
 8002be0:	b083      	sub	sp, #12
 8002be2:	af00      	add	r7, sp, #0
 8002be4:	6078      	str	r0, [r7, #4]
	return dataPacketRx->dataPacketRxStatus;
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	f893 3076 	ldrb.w	r3, [r3, #118]	; 0x76
}
 8002bec:	4618      	mov	r0, r3
 8002bee:	370c      	adds	r7, #12
 8002bf0:	46bd      	mov	sp, r7
 8002bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf6:	4770      	bx	lr

08002bf8 <dataPacketTxInit>:
 */

#include "dataPacketTx.h"

void dataPacketTxInit(DataPacketTx *dataPacketTx, uint8_t start_1, uint8_t start_2)
{
 8002bf8:	b580      	push	{r7, lr}
 8002bfa:	b082      	sub	sp, #8
 8002bfc:	af00      	add	r7, sp, #0
 8002bfe:	6078      	str	r0, [r7, #4]
 8002c00:	460b      	mov	r3, r1
 8002c02:	70fb      	strb	r3, [r7, #3]
 8002c04:	4613      	mov	r3, r2
 8002c06:	70bb      	strb	r3, [r7, #2]
	dataPacketTx->start_1 = start_1;
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	78fa      	ldrb	r2, [r7, #3]
 8002c0c:	701a      	strb	r2, [r3, #0]
	dataPacketTx->start_2 = start_2;
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	78ba      	ldrb	r2, [r7, #2]
 8002c12:	705a      	strb	r2, [r3, #1]
	dataPacketTx->command = 0x00;
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	2200      	movs	r2, #0
 8002c18:	709a      	strb	r2, [r3, #2]
	dataPacketTx->payloadDataLength = 0x00;
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	2200      	movs	r2, #0
 8002c1e:	70da      	strb	r2, [r3, #3]
	memset(dataPacketTx->payloadData, 0x00, QTY_PAYLOAD_TX_DATA_BYTES);
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	3304      	adds	r3, #4
 8002c24:	2232      	movs	r2, #50	; 0x32
 8002c26:	2100      	movs	r1, #0
 8002c28:	4618      	mov	r0, r3
 8002c2a:	f003 fe59 	bl	80068e0 <memset>
	dataPacketTx->crc8 = 0x00;
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	2200      	movs	r2, #0
 8002c32:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
	memset(dataPacketTx->dataPacket, 0x00, QTY_PACKET_TX_BYTES);
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	3337      	adds	r3, #55	; 0x37
 8002c3a:	2237      	movs	r2, #55	; 0x37
 8002c3c:	2100      	movs	r1, #0
 8002c3e:	4618      	mov	r0, r3
 8002c40:	f003 fe4e 	bl	80068e0 <memset>
	dataPacketTx->dataPacketLength = 0x00;
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	2200      	movs	r2, #0
 8002c48:	f8a3 206e 	strh.w	r2, [r3, #110]	; 0x6e
	dataPacketTx->dataPacketTxStatus = INVALID_TX_DATA_PACKET;
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	2200      	movs	r2, #0
 8002c50:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
}
 8002c54:	bf00      	nop
 8002c56:	3708      	adds	r7, #8
 8002c58:	46bd      	mov	sp, r7
 8002c5a:	bd80      	pop	{r7, pc}

08002c5c <dataPacketTxMount>:

void dataPacketTxMount(DataPacketTx *dataPacketTx)
{
 8002c5c:	b580      	push	{r7, lr}
 8002c5e:	b082      	sub	sp, #8
 8002c60:	af00      	add	r7, sp, #0
 8002c62:	6078      	str	r0, [r7, #4]
	dataPacketTx->dataPacket[0] = dataPacketTx->start_1;
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	781a      	ldrb	r2, [r3, #0]
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	f883 2037 	strb.w	r2, [r3, #55]	; 0x37
	dataPacketTx->dataPacket[1] = dataPacketTx->start_2;
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	785a      	ldrb	r2, [r3, #1]
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
	dataPacketTx->dataPacket[2] = dataPacketTx->command;
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	789a      	ldrb	r2, [r3, #2]
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
	dataPacketTx->dataPacket[3] = dataPacketTx->payloadDataLength;
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	78da      	ldrb	r2, [r3, #3]
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
	memcpy(dataPacketTx->dataPacket + 4, dataPacketTx->payloadData, dataPacketTx->payloadDataLength);
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	3337      	adds	r3, #55	; 0x37
 8002c90:	1d18      	adds	r0, r3, #4
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	1d19      	adds	r1, r3, #4
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	78db      	ldrb	r3, [r3, #3]
 8002c9a:	461a      	mov	r2, r3
 8002c9c:	f003 fe12 	bl	80068c4 <memcpy>
	dataPacketTx->dataPacketLength = dataPacketTx->payloadDataLength + 4 + 1;
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	78db      	ldrb	r3, [r3, #3]
 8002ca4:	b29b      	uxth	r3, r3
 8002ca6:	3305      	adds	r3, #5
 8002ca8:	b29a      	uxth	r2, r3
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	f8a3 206e 	strh.w	r2, [r3, #110]	; 0x6e
	dataPacketTx->crc8 = genCrc(dataPacketTx->dataPacket, dataPacketTx->dataPacketLength - 1);
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	f103 0237 	add.w	r2, r3, #55	; 0x37
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	f8b3 306e 	ldrh.w	r3, [r3, #110]	; 0x6e
 8002cbc:	3b01      	subs	r3, #1
 8002cbe:	b29b      	uxth	r3, r3
 8002cc0:	4619      	mov	r1, r3
 8002cc2:	4610      	mov	r0, r2
 8002cc4:	f7ff fd87 	bl	80027d6 <genCrc>
 8002cc8:	4603      	mov	r3, r0
 8002cca:	461a      	mov	r2, r3
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
	dataPacketTx->dataPacket[dataPacketTx->payloadDataLength + 4] = dataPacketTx->crc8;
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	78db      	ldrb	r3, [r3, #3]
 8002cd6:	3304      	adds	r3, #4
 8002cd8:	687a      	ldr	r2, [r7, #4]
 8002cda:	f892 1036 	ldrb.w	r1, [r2, #54]	; 0x36
 8002cde:	687a      	ldr	r2, [r7, #4]
 8002ce0:	4413      	add	r3, r2
 8002ce2:	460a      	mov	r2, r1
 8002ce4:	f883 2037 	strb.w	r2, [r3, #55]	; 0x37
	dataPacketTx->dataPacketTxStatus = VALID_TX_DATA_PACKET;
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	2201      	movs	r2, #1
 8002cec:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
}
 8002cf0:	bf00      	nop
 8002cf2:	3708      	adds	r7, #8
 8002cf4:	46bd      	mov	sp, r7
 8002cf6:	bd80      	pop	{r7, pc}

08002cf8 <dataPacketTxUartSend>:

void dataPacketTxUartSend(DataPacketTx *dataPacketTx, UART_HandleTypeDef huart)
{
 8002cf8:	b084      	sub	sp, #16
 8002cfa:	b580      	push	{r7, lr}
 8002cfc:	b082      	sub	sp, #8
 8002cfe:	af00      	add	r7, sp, #0
 8002d00:	6078      	str	r0, [r7, #4]
 8002d02:	f107 0014 	add.w	r0, r7, #20
 8002d06:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	if (dataPacketTx->dataPacketTxStatus == VALID_TX_DATA_PACKET)
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8002d10:	2b01      	cmp	r3, #1
 8002d12:	d10b      	bne.n	8002d2c <dataPacketTxUartSend+0x34>
	{
		HAL_UART_Transmit(&huart, dataPacketTx->dataPacket, dataPacketTx->dataPacketLength, HAL_MAX_DELAY);
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	f103 0137 	add.w	r1, r3, #55	; 0x37
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	f8b3 206e 	ldrh.w	r2, [r3, #110]	; 0x6e
 8002d20:	f107 0014 	add.w	r0, r7, #20
 8002d24:	f04f 33ff 	mov.w	r3, #4294967295
 8002d28:	f002 fb51 	bl	80053ce <HAL_UART_Transmit>
	}
}
 8002d2c:	bf00      	nop
 8002d2e:	3708      	adds	r7, #8
 8002d30:	46bd      	mov	sp, r7
 8002d32:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8002d36:	b004      	add	sp, #16
 8002d38:	4770      	bx	lr

08002d3a <dataPacketTxClear>:

void dataPacketTxClear(DataPacketTx *dataPacketTx)
{
 8002d3a:	b580      	push	{r7, lr}
 8002d3c:	b082      	sub	sp, #8
 8002d3e:	af00      	add	r7, sp, #0
 8002d40:	6078      	str	r0, [r7, #4]
	dataPacketTx->dataPacketTxStatus = INVALID_TX_DATA_PACKET;
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	2200      	movs	r2, #0
 8002d46:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
	dataPacketTx->dataPacketLength = 0;
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	2200      	movs	r2, #0
 8002d4e:	f8a3 206e 	strh.w	r2, [r3, #110]	; 0x6e
	dataPacketTx->crc8 = 0x00;
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	2200      	movs	r2, #0
 8002d56:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
	dataPacketTx->command = 0x00;
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	2200      	movs	r2, #0
 8002d5e:	709a      	strb	r2, [r3, #2]
	memset(dataPacketTx->dataPacket, 0x00, QTY_PACKET_TX_BYTES);
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	3337      	adds	r3, #55	; 0x37
 8002d64:	2237      	movs	r2, #55	; 0x37
 8002d66:	2100      	movs	r1, #0
 8002d68:	4618      	mov	r0, r3
 8002d6a:	f003 fdb9 	bl	80068e0 <memset>
}
 8002d6e:	bf00      	nop
 8002d70:	3708      	adds	r7, #8
 8002d72:	46bd      	mov	sp, r7
 8002d74:	bd80      	pop	{r7, pc}

08002d76 <dataPacketTxPayloadDataClear>:

void dataPacketTxPayloadDataClear(DataPacketTx *dataPacketTx)
{
 8002d76:	b580      	push	{r7, lr}
 8002d78:	b082      	sub	sp, #8
 8002d7a:	af00      	add	r7, sp, #0
 8002d7c:	6078      	str	r0, [r7, #4]
	dataPacketTx->dataPacketTxStatus = INVALID_TX_DATA_PACKET;
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	2200      	movs	r2, #0
 8002d82:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
	dataPacketTx->dataPacketLength = 0;
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	2200      	movs	r2, #0
 8002d8a:	f8a3 206e 	strh.w	r2, [r3, #110]	; 0x6e
	dataPacketTx->crc8 = 0x00;
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	2200      	movs	r2, #0
 8002d92:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
	dataPacketTx->command = 0x00;
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	2200      	movs	r2, #0
 8002d9a:	709a      	strb	r2, [r3, #2]
	memset(dataPacketTx->payloadData, 0x00, QTY_PAYLOAD_TX_DATA_BYTES);
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	3304      	adds	r3, #4
 8002da0:	2232      	movs	r2, #50	; 0x32
 8002da2:	2100      	movs	r1, #0
 8002da4:	4618      	mov	r0, r3
 8002da6:	f003 fd9b 	bl	80068e0 <memset>
}
 8002daa:	bf00      	nop
 8002dac:	3708      	adds	r7, #8
 8002dae:	46bd      	mov	sp, r7
 8002db0:	bd80      	pop	{r7, pc}

08002db2 <dataPacketTxSetCommand>:

void dataPacketTxSetCommand(DataPacketTx *dataPacketTx, uint8_t command)
{
 8002db2:	b480      	push	{r7}
 8002db4:	b083      	sub	sp, #12
 8002db6:	af00      	add	r7, sp, #0
 8002db8:	6078      	str	r0, [r7, #4]
 8002dba:	460b      	mov	r3, r1
 8002dbc:	70fb      	strb	r3, [r7, #3]
	dataPacketTx->dataPacketTxStatus = INVALID_TX_DATA_PACKET;
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	2200      	movs	r2, #0
 8002dc2:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

	if ((command < 0x01) || (command > 0xFE))
 8002dc6:	78fb      	ldrb	r3, [r7, #3]
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d006      	beq.n	8002dda <dataPacketTxSetCommand+0x28>
 8002dcc:	78fb      	ldrb	r3, [r7, #3]
 8002dce:	2bff      	cmp	r3, #255	; 0xff
 8002dd0:	d003      	beq.n	8002dda <dataPacketTxSetCommand+0x28>
	{
		return;
	}

	dataPacketTx->command = command;
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	78fa      	ldrb	r2, [r7, #3]
 8002dd6:	709a      	strb	r2, [r3, #2]
 8002dd8:	e000      	b.n	8002ddc <dataPacketTxSetCommand+0x2a>
		return;
 8002dda:	bf00      	nop
}
 8002ddc:	370c      	adds	r7, #12
 8002dde:	46bd      	mov	sp, r7
 8002de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de4:	4770      	bx	lr

08002de6 <dataPacketTxSetPayloadData>:
{
	return dataPacketTx->command;
}

void dataPacketTxSetPayloadData(DataPacketTx *dataPacketTx, uint8_t *payloadData, uint8_t payloadDataLength)
{
 8002de6:	b580      	push	{r7, lr}
 8002de8:	b084      	sub	sp, #16
 8002dea:	af00      	add	r7, sp, #0
 8002dec:	60f8      	str	r0, [r7, #12]
 8002dee:	60b9      	str	r1, [r7, #8]
 8002df0:	4613      	mov	r3, r2
 8002df2:	71fb      	strb	r3, [r7, #7]
	dataPacketTx->dataPacketTxStatus = INVALID_TX_DATA_PACKET;
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	2200      	movs	r2, #0
 8002df8:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
	memcpy(dataPacketTx->payloadData, payloadData, payloadDataLength);
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	3304      	adds	r3, #4
 8002e00:	79fa      	ldrb	r2, [r7, #7]
 8002e02:	68b9      	ldr	r1, [r7, #8]
 8002e04:	4618      	mov	r0, r3
 8002e06:	f003 fd5d 	bl	80068c4 <memcpy>
	dataPacketTx->payloadDataLength = payloadDataLength;
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	79fa      	ldrb	r2, [r7, #7]
 8002e0e:	70da      	strb	r2, [r3, #3]
}
 8002e10:	bf00      	nop
 8002e12:	3710      	adds	r7, #16
 8002e14:	46bd      	mov	sp, r7
 8002e16:	bd80      	pop	{r7, pc}

08002e18 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002e18:	b580      	push	{r7, lr}
 8002e1a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002e1c:	4b0e      	ldr	r3, [pc, #56]	; (8002e58 <HAL_Init+0x40>)
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	4a0d      	ldr	r2, [pc, #52]	; (8002e58 <HAL_Init+0x40>)
 8002e22:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002e26:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002e28:	4b0b      	ldr	r3, [pc, #44]	; (8002e58 <HAL_Init+0x40>)
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	4a0a      	ldr	r2, [pc, #40]	; (8002e58 <HAL_Init+0x40>)
 8002e2e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002e32:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002e34:	4b08      	ldr	r3, [pc, #32]	; (8002e58 <HAL_Init+0x40>)
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	4a07      	ldr	r2, [pc, #28]	; (8002e58 <HAL_Init+0x40>)
 8002e3a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002e3e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002e40:	2003      	movs	r0, #3
 8002e42:	f000 fd3b 	bl	80038bc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002e46:	200f      	movs	r0, #15
 8002e48:	f000 f808 	bl	8002e5c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002e4c:	f7ff faec 	bl	8002428 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002e50:	2300      	movs	r3, #0
}
 8002e52:	4618      	mov	r0, r3
 8002e54:	bd80      	pop	{r7, pc}
 8002e56:	bf00      	nop
 8002e58:	40023c00 	.word	0x40023c00

08002e5c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002e5c:	b580      	push	{r7, lr}
 8002e5e:	b082      	sub	sp, #8
 8002e60:	af00      	add	r7, sp, #0
 8002e62:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002e64:	4b12      	ldr	r3, [pc, #72]	; (8002eb0 <HAL_InitTick+0x54>)
 8002e66:	681a      	ldr	r2, [r3, #0]
 8002e68:	4b12      	ldr	r3, [pc, #72]	; (8002eb4 <HAL_InitTick+0x58>)
 8002e6a:	781b      	ldrb	r3, [r3, #0]
 8002e6c:	4619      	mov	r1, r3
 8002e6e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002e72:	fbb3 f3f1 	udiv	r3, r3, r1
 8002e76:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e7a:	4618      	mov	r0, r3
 8002e7c:	f000 fd53 	bl	8003926 <HAL_SYSTICK_Config>
 8002e80:	4603      	mov	r3, r0
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d001      	beq.n	8002e8a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002e86:	2301      	movs	r3, #1
 8002e88:	e00e      	b.n	8002ea8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	2b0f      	cmp	r3, #15
 8002e8e:	d80a      	bhi.n	8002ea6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002e90:	2200      	movs	r2, #0
 8002e92:	6879      	ldr	r1, [r7, #4]
 8002e94:	f04f 30ff 	mov.w	r0, #4294967295
 8002e98:	f000 fd1b 	bl	80038d2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002e9c:	4a06      	ldr	r2, [pc, #24]	; (8002eb8 <HAL_InitTick+0x5c>)
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002ea2:	2300      	movs	r3, #0
 8002ea4:	e000      	b.n	8002ea8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002ea6:	2301      	movs	r3, #1
}
 8002ea8:	4618      	mov	r0, r3
 8002eaa:	3708      	adds	r7, #8
 8002eac:	46bd      	mov	sp, r7
 8002eae:	bd80      	pop	{r7, pc}
 8002eb0:	20000000 	.word	0x20000000
 8002eb4:	20000008 	.word	0x20000008
 8002eb8:	20000004 	.word	0x20000004

08002ebc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002ebc:	b480      	push	{r7}
 8002ebe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002ec0:	4b06      	ldr	r3, [pc, #24]	; (8002edc <HAL_IncTick+0x20>)
 8002ec2:	781b      	ldrb	r3, [r3, #0]
 8002ec4:	461a      	mov	r2, r3
 8002ec6:	4b06      	ldr	r3, [pc, #24]	; (8002ee0 <HAL_IncTick+0x24>)
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	4413      	add	r3, r2
 8002ecc:	4a04      	ldr	r2, [pc, #16]	; (8002ee0 <HAL_IncTick+0x24>)
 8002ece:	6013      	str	r3, [r2, #0]
}
 8002ed0:	bf00      	nop
 8002ed2:	46bd      	mov	sp, r7
 8002ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed8:	4770      	bx	lr
 8002eda:	bf00      	nop
 8002edc:	20000008 	.word	0x20000008
 8002ee0:	20000838 	.word	0x20000838

08002ee4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002ee4:	b480      	push	{r7}
 8002ee6:	af00      	add	r7, sp, #0
  return uwTick;
 8002ee8:	4b03      	ldr	r3, [pc, #12]	; (8002ef8 <HAL_GetTick+0x14>)
 8002eea:	681b      	ldr	r3, [r3, #0]
}
 8002eec:	4618      	mov	r0, r3
 8002eee:	46bd      	mov	sp, r7
 8002ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ef4:	4770      	bx	lr
 8002ef6:	bf00      	nop
 8002ef8:	20000838 	.word	0x20000838

08002efc <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002efc:	b580      	push	{r7, lr}
 8002efe:	b084      	sub	sp, #16
 8002f00:	af00      	add	r7, sp, #0
 8002f02:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002f04:	2300      	movs	r3, #0
 8002f06:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d101      	bne.n	8002f12 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002f0e:	2301      	movs	r3, #1
 8002f10:	e033      	b.n	8002f7a <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d109      	bne.n	8002f2e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002f1a:	6878      	ldr	r0, [r7, #4]
 8002f1c:	f7ff faac 	bl	8002478 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	2200      	movs	r2, #0
 8002f24:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	2200      	movs	r2, #0
 8002f2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f32:	f003 0310 	and.w	r3, r3, #16
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d118      	bne.n	8002f6c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f3e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002f42:	f023 0302 	bic.w	r3, r3, #2
 8002f46:	f043 0202 	orr.w	r2, r3, #2
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8002f4e:	6878      	ldr	r0, [r7, #4]
 8002f50:	f000 fae8 	bl	8003524 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	2200      	movs	r2, #0
 8002f58:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f5e:	f023 0303 	bic.w	r3, r3, #3
 8002f62:	f043 0201 	orr.w	r2, r3, #1
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	641a      	str	r2, [r3, #64]	; 0x40
 8002f6a:	e001      	b.n	8002f70 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002f6c:	2301      	movs	r3, #1
 8002f6e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	2200      	movs	r2, #0
 8002f74:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002f78:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f7a:	4618      	mov	r0, r3
 8002f7c:	3710      	adds	r7, #16
 8002f7e:	46bd      	mov	sp, r7
 8002f80:	bd80      	pop	{r7, pc}
	...

08002f84 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8002f84:	b480      	push	{r7}
 8002f86:	b085      	sub	sp, #20
 8002f88:	af00      	add	r7, sp, #0
 8002f8a:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8002f8c:	2300      	movs	r3, #0
 8002f8e:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002f96:	2b01      	cmp	r3, #1
 8002f98:	d101      	bne.n	8002f9e <HAL_ADC_Start+0x1a>
 8002f9a:	2302      	movs	r3, #2
 8002f9c:	e0b2      	b.n	8003104 <HAL_ADC_Start+0x180>
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	2201      	movs	r2, #1
 8002fa2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	689b      	ldr	r3, [r3, #8]
 8002fac:	f003 0301 	and.w	r3, r3, #1
 8002fb0:	2b01      	cmp	r3, #1
 8002fb2:	d018      	beq.n	8002fe6 <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	689a      	ldr	r2, [r3, #8]
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	f042 0201 	orr.w	r2, r2, #1
 8002fc2:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002fc4:	4b52      	ldr	r3, [pc, #328]	; (8003110 <HAL_ADC_Start+0x18c>)
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	4a52      	ldr	r2, [pc, #328]	; (8003114 <HAL_ADC_Start+0x190>)
 8002fca:	fba2 2303 	umull	r2, r3, r2, r3
 8002fce:	0c9a      	lsrs	r2, r3, #18
 8002fd0:	4613      	mov	r3, r2
 8002fd2:	005b      	lsls	r3, r3, #1
 8002fd4:	4413      	add	r3, r2
 8002fd6:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8002fd8:	e002      	b.n	8002fe0 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8002fda:	68bb      	ldr	r3, [r7, #8]
 8002fdc:	3b01      	subs	r3, #1
 8002fde:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8002fe0:	68bb      	ldr	r3, [r7, #8]
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d1f9      	bne.n	8002fda <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	689b      	ldr	r3, [r3, #8]
 8002fec:	f003 0301 	and.w	r3, r3, #1
 8002ff0:	2b01      	cmp	r3, #1
 8002ff2:	d17a      	bne.n	80030ea <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ff8:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002ffc:	f023 0301 	bic.w	r3, r3, #1
 8003000:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	685b      	ldr	r3, [r3, #4]
 800300e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003012:	2b00      	cmp	r3, #0
 8003014:	d007      	beq.n	8003026 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800301a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800301e:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800302a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800302e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003032:	d106      	bne.n	8003042 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003038:	f023 0206 	bic.w	r2, r3, #6
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	645a      	str	r2, [r3, #68]	; 0x44
 8003040:	e002      	b.n	8003048 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	2200      	movs	r2, #0
 8003046:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	2200      	movs	r2, #0
 800304c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003050:	4b31      	ldr	r3, [pc, #196]	; (8003118 <HAL_ADC_Start+0x194>)
 8003052:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	f06f 0222 	mvn.w	r2, #34	; 0x22
 800305c:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	685b      	ldr	r3, [r3, #4]
 8003062:	f003 031f 	and.w	r3, r3, #31
 8003066:	2b00      	cmp	r3, #0
 8003068:	d12a      	bne.n	80030c0 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	4a2b      	ldr	r2, [pc, #172]	; (800311c <HAL_ADC_Start+0x198>)
 8003070:	4293      	cmp	r3, r2
 8003072:	d015      	beq.n	80030a0 <HAL_ADC_Start+0x11c>
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	4a29      	ldr	r2, [pc, #164]	; (8003120 <HAL_ADC_Start+0x19c>)
 800307a:	4293      	cmp	r3, r2
 800307c:	d105      	bne.n	800308a <HAL_ADC_Start+0x106>
 800307e:	4b26      	ldr	r3, [pc, #152]	; (8003118 <HAL_ADC_Start+0x194>)
 8003080:	685b      	ldr	r3, [r3, #4]
 8003082:	f003 031f 	and.w	r3, r3, #31
 8003086:	2b00      	cmp	r3, #0
 8003088:	d00a      	beq.n	80030a0 <HAL_ADC_Start+0x11c>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	4a25      	ldr	r2, [pc, #148]	; (8003124 <HAL_ADC_Start+0x1a0>)
 8003090:	4293      	cmp	r3, r2
 8003092:	d136      	bne.n	8003102 <HAL_ADC_Start+0x17e>
 8003094:	4b20      	ldr	r3, [pc, #128]	; (8003118 <HAL_ADC_Start+0x194>)
 8003096:	685b      	ldr	r3, [r3, #4]
 8003098:	f003 0310 	and.w	r3, r3, #16
 800309c:	2b00      	cmp	r3, #0
 800309e:	d130      	bne.n	8003102 <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	689b      	ldr	r3, [r3, #8]
 80030a6:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d129      	bne.n	8003102 <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	689a      	ldr	r2, [r3, #8]
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80030bc:	609a      	str	r2, [r3, #8]
 80030be:	e020      	b.n	8003102 <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	4a15      	ldr	r2, [pc, #84]	; (800311c <HAL_ADC_Start+0x198>)
 80030c6:	4293      	cmp	r3, r2
 80030c8:	d11b      	bne.n	8003102 <HAL_ADC_Start+0x17e>
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	689b      	ldr	r3, [r3, #8]
 80030d0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d114      	bne.n	8003102 <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	689a      	ldr	r2, [r3, #8]
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80030e6:	609a      	str	r2, [r3, #8]
 80030e8:	e00b      	b.n	8003102 <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030ee:	f043 0210 	orr.w	r2, r3, #16
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030fa:	f043 0201 	orr.w	r2, r3, #1
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8003102:	2300      	movs	r3, #0
}
 8003104:	4618      	mov	r0, r3
 8003106:	3714      	adds	r7, #20
 8003108:	46bd      	mov	sp, r7
 800310a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800310e:	4770      	bx	lr
 8003110:	20000000 	.word	0x20000000
 8003114:	431bde83 	.word	0x431bde83
 8003118:	40012300 	.word	0x40012300
 800311c:	40012000 	.word	0x40012000
 8003120:	40012100 	.word	0x40012100
 8003124:	40012200 	.word	0x40012200

08003128 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8003128:	b480      	push	{r7}
 800312a:	b083      	sub	sp, #12
 800312c:	af00      	add	r7, sp, #0
 800312e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003136:	2b01      	cmp	r3, #1
 8003138:	d101      	bne.n	800313e <HAL_ADC_Stop+0x16>
 800313a:	2302      	movs	r3, #2
 800313c:	e021      	b.n	8003182 <HAL_ADC_Stop+0x5a>
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	2201      	movs	r2, #1
 8003142:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	689a      	ldr	r2, [r3, #8]
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	f022 0201 	bic.w	r2, r2, #1
 8003154:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	689b      	ldr	r3, [r3, #8]
 800315c:	f003 0301 	and.w	r3, r3, #1
 8003160:	2b00      	cmp	r3, #0
 8003162:	d109      	bne.n	8003178 <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003168:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800316c:	f023 0301 	bic.w	r3, r3, #1
 8003170:	f043 0201 	orr.w	r2, r3, #1
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	2200      	movs	r2, #0
 800317c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8003180:	2300      	movs	r3, #0
}
 8003182:	4618      	mov	r0, r3
 8003184:	370c      	adds	r7, #12
 8003186:	46bd      	mov	sp, r7
 8003188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800318c:	4770      	bx	lr

0800318e <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 800318e:	b580      	push	{r7, lr}
 8003190:	b084      	sub	sp, #16
 8003192:	af00      	add	r7, sp, #0
 8003194:	6078      	str	r0, [r7, #4]
 8003196:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8003198:	2300      	movs	r3, #0
 800319a:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	689b      	ldr	r3, [r3, #8]
 80031a2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80031a6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80031aa:	d113      	bne.n	80031d4 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	689b      	ldr	r3, [r3, #8]
 80031b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80031b6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80031ba:	d10b      	bne.n	80031d4 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031c0:	f043 0220 	orr.w	r2, r3, #32
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	2200      	movs	r2, #0
 80031cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 80031d0:	2301      	movs	r3, #1
 80031d2:	e063      	b.n	800329c <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 80031d4:	f7ff fe86 	bl	8002ee4 <HAL_GetTick>
 80031d8:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80031da:	e021      	b.n	8003220 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 80031dc:	683b      	ldr	r3, [r7, #0]
 80031de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80031e2:	d01d      	beq.n	8003220 <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 80031e4:	683b      	ldr	r3, [r7, #0]
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d007      	beq.n	80031fa <HAL_ADC_PollForConversion+0x6c>
 80031ea:	f7ff fe7b 	bl	8002ee4 <HAL_GetTick>
 80031ee:	4602      	mov	r2, r0
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	1ad3      	subs	r3, r2, r3
 80031f4:	683a      	ldr	r2, [r7, #0]
 80031f6:	429a      	cmp	r2, r3
 80031f8:	d212      	bcs.n	8003220 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	f003 0302 	and.w	r3, r3, #2
 8003204:	2b02      	cmp	r3, #2
 8003206:	d00b      	beq.n	8003220 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800320c:	f043 0204 	orr.w	r2, r3, #4
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	2200      	movs	r2, #0
 8003218:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 800321c:	2303      	movs	r3, #3
 800321e:	e03d      	b.n	800329c <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	f003 0302 	and.w	r3, r3, #2
 800322a:	2b02      	cmp	r3, #2
 800322c:	d1d6      	bne.n	80031dc <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	f06f 0212 	mvn.w	r2, #18
 8003236:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800323c:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	689b      	ldr	r3, [r3, #8]
 800324a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800324e:	2b00      	cmp	r3, #0
 8003250:	d123      	bne.n	800329a <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003256:	2b00      	cmp	r3, #0
 8003258:	d11f      	bne.n	800329a <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003260:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003264:	2b00      	cmp	r3, #0
 8003266:	d006      	beq.n	8003276 <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	689b      	ldr	r3, [r3, #8]
 800326e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003272:	2b00      	cmp	r3, #0
 8003274:	d111      	bne.n	800329a <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800327a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003286:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800328a:	2b00      	cmp	r3, #0
 800328c:	d105      	bne.n	800329a <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003292:	f043 0201 	orr.w	r2, r3, #1
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 800329a:	2300      	movs	r3, #0
}
 800329c:	4618      	mov	r0, r3
 800329e:	3710      	adds	r7, #16
 80032a0:	46bd      	mov	sp, r7
 80032a2:	bd80      	pop	{r7, pc}

080032a4 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 80032a4:	b480      	push	{r7}
 80032a6:	b083      	sub	sp, #12
 80032a8:	af00      	add	r7, sp, #0
 80032aa:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 80032b2:	4618      	mov	r0, r3
 80032b4:	370c      	adds	r7, #12
 80032b6:	46bd      	mov	sp, r7
 80032b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032bc:	4770      	bx	lr
	...

080032c0 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80032c0:	b480      	push	{r7}
 80032c2:	b085      	sub	sp, #20
 80032c4:	af00      	add	r7, sp, #0
 80032c6:	6078      	str	r0, [r7, #4]
 80032c8:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80032ca:	2300      	movs	r3, #0
 80032cc:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80032d4:	2b01      	cmp	r3, #1
 80032d6:	d101      	bne.n	80032dc <HAL_ADC_ConfigChannel+0x1c>
 80032d8:	2302      	movs	r3, #2
 80032da:	e113      	b.n	8003504 <HAL_ADC_ConfigChannel+0x244>
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	2201      	movs	r2, #1
 80032e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80032e4:	683b      	ldr	r3, [r7, #0]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	2b09      	cmp	r3, #9
 80032ea:	d925      	bls.n	8003338 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	68d9      	ldr	r1, [r3, #12]
 80032f2:	683b      	ldr	r3, [r7, #0]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	b29b      	uxth	r3, r3
 80032f8:	461a      	mov	r2, r3
 80032fa:	4613      	mov	r3, r2
 80032fc:	005b      	lsls	r3, r3, #1
 80032fe:	4413      	add	r3, r2
 8003300:	3b1e      	subs	r3, #30
 8003302:	2207      	movs	r2, #7
 8003304:	fa02 f303 	lsl.w	r3, r2, r3
 8003308:	43da      	mvns	r2, r3
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	400a      	ands	r2, r1
 8003310:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	68d9      	ldr	r1, [r3, #12]
 8003318:	683b      	ldr	r3, [r7, #0]
 800331a:	689a      	ldr	r2, [r3, #8]
 800331c:	683b      	ldr	r3, [r7, #0]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	b29b      	uxth	r3, r3
 8003322:	4618      	mov	r0, r3
 8003324:	4603      	mov	r3, r0
 8003326:	005b      	lsls	r3, r3, #1
 8003328:	4403      	add	r3, r0
 800332a:	3b1e      	subs	r3, #30
 800332c:	409a      	lsls	r2, r3
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	430a      	orrs	r2, r1
 8003334:	60da      	str	r2, [r3, #12]
 8003336:	e022      	b.n	800337e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	6919      	ldr	r1, [r3, #16]
 800333e:	683b      	ldr	r3, [r7, #0]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	b29b      	uxth	r3, r3
 8003344:	461a      	mov	r2, r3
 8003346:	4613      	mov	r3, r2
 8003348:	005b      	lsls	r3, r3, #1
 800334a:	4413      	add	r3, r2
 800334c:	2207      	movs	r2, #7
 800334e:	fa02 f303 	lsl.w	r3, r2, r3
 8003352:	43da      	mvns	r2, r3
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	400a      	ands	r2, r1
 800335a:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	6919      	ldr	r1, [r3, #16]
 8003362:	683b      	ldr	r3, [r7, #0]
 8003364:	689a      	ldr	r2, [r3, #8]
 8003366:	683b      	ldr	r3, [r7, #0]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	b29b      	uxth	r3, r3
 800336c:	4618      	mov	r0, r3
 800336e:	4603      	mov	r3, r0
 8003370:	005b      	lsls	r3, r3, #1
 8003372:	4403      	add	r3, r0
 8003374:	409a      	lsls	r2, r3
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	430a      	orrs	r2, r1
 800337c:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800337e:	683b      	ldr	r3, [r7, #0]
 8003380:	685b      	ldr	r3, [r3, #4]
 8003382:	2b06      	cmp	r3, #6
 8003384:	d824      	bhi.n	80033d0 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800338c:	683b      	ldr	r3, [r7, #0]
 800338e:	685a      	ldr	r2, [r3, #4]
 8003390:	4613      	mov	r3, r2
 8003392:	009b      	lsls	r3, r3, #2
 8003394:	4413      	add	r3, r2
 8003396:	3b05      	subs	r3, #5
 8003398:	221f      	movs	r2, #31
 800339a:	fa02 f303 	lsl.w	r3, r2, r3
 800339e:	43da      	mvns	r2, r3
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	400a      	ands	r2, r1
 80033a6:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80033ae:	683b      	ldr	r3, [r7, #0]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	b29b      	uxth	r3, r3
 80033b4:	4618      	mov	r0, r3
 80033b6:	683b      	ldr	r3, [r7, #0]
 80033b8:	685a      	ldr	r2, [r3, #4]
 80033ba:	4613      	mov	r3, r2
 80033bc:	009b      	lsls	r3, r3, #2
 80033be:	4413      	add	r3, r2
 80033c0:	3b05      	subs	r3, #5
 80033c2:	fa00 f203 	lsl.w	r2, r0, r3
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	430a      	orrs	r2, r1
 80033cc:	635a      	str	r2, [r3, #52]	; 0x34
 80033ce:	e04c      	b.n	800346a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80033d0:	683b      	ldr	r3, [r7, #0]
 80033d2:	685b      	ldr	r3, [r3, #4]
 80033d4:	2b0c      	cmp	r3, #12
 80033d6:	d824      	bhi.n	8003422 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80033de:	683b      	ldr	r3, [r7, #0]
 80033e0:	685a      	ldr	r2, [r3, #4]
 80033e2:	4613      	mov	r3, r2
 80033e4:	009b      	lsls	r3, r3, #2
 80033e6:	4413      	add	r3, r2
 80033e8:	3b23      	subs	r3, #35	; 0x23
 80033ea:	221f      	movs	r2, #31
 80033ec:	fa02 f303 	lsl.w	r3, r2, r3
 80033f0:	43da      	mvns	r2, r3
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	400a      	ands	r2, r1
 80033f8:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003400:	683b      	ldr	r3, [r7, #0]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	b29b      	uxth	r3, r3
 8003406:	4618      	mov	r0, r3
 8003408:	683b      	ldr	r3, [r7, #0]
 800340a:	685a      	ldr	r2, [r3, #4]
 800340c:	4613      	mov	r3, r2
 800340e:	009b      	lsls	r3, r3, #2
 8003410:	4413      	add	r3, r2
 8003412:	3b23      	subs	r3, #35	; 0x23
 8003414:	fa00 f203 	lsl.w	r2, r0, r3
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	430a      	orrs	r2, r1
 800341e:	631a      	str	r2, [r3, #48]	; 0x30
 8003420:	e023      	b.n	800346a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003428:	683b      	ldr	r3, [r7, #0]
 800342a:	685a      	ldr	r2, [r3, #4]
 800342c:	4613      	mov	r3, r2
 800342e:	009b      	lsls	r3, r3, #2
 8003430:	4413      	add	r3, r2
 8003432:	3b41      	subs	r3, #65	; 0x41
 8003434:	221f      	movs	r2, #31
 8003436:	fa02 f303 	lsl.w	r3, r2, r3
 800343a:	43da      	mvns	r2, r3
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	400a      	ands	r2, r1
 8003442:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800344a:	683b      	ldr	r3, [r7, #0]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	b29b      	uxth	r3, r3
 8003450:	4618      	mov	r0, r3
 8003452:	683b      	ldr	r3, [r7, #0]
 8003454:	685a      	ldr	r2, [r3, #4]
 8003456:	4613      	mov	r3, r2
 8003458:	009b      	lsls	r3, r3, #2
 800345a:	4413      	add	r3, r2
 800345c:	3b41      	subs	r3, #65	; 0x41
 800345e:	fa00 f203 	lsl.w	r2, r0, r3
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	430a      	orrs	r2, r1
 8003468:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800346a:	4b29      	ldr	r3, [pc, #164]	; (8003510 <HAL_ADC_ConfigChannel+0x250>)
 800346c:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	4a28      	ldr	r2, [pc, #160]	; (8003514 <HAL_ADC_ConfigChannel+0x254>)
 8003474:	4293      	cmp	r3, r2
 8003476:	d10f      	bne.n	8003498 <HAL_ADC_ConfigChannel+0x1d8>
 8003478:	683b      	ldr	r3, [r7, #0]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	2b12      	cmp	r3, #18
 800347e:	d10b      	bne.n	8003498 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	685b      	ldr	r3, [r3, #4]
 8003484:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	685b      	ldr	r3, [r3, #4]
 8003490:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	4a1d      	ldr	r2, [pc, #116]	; (8003514 <HAL_ADC_ConfigChannel+0x254>)
 800349e:	4293      	cmp	r3, r2
 80034a0:	d12b      	bne.n	80034fa <HAL_ADC_ConfigChannel+0x23a>
 80034a2:	683b      	ldr	r3, [r7, #0]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	4a1c      	ldr	r2, [pc, #112]	; (8003518 <HAL_ADC_ConfigChannel+0x258>)
 80034a8:	4293      	cmp	r3, r2
 80034aa:	d003      	beq.n	80034b4 <HAL_ADC_ConfigChannel+0x1f4>
 80034ac:	683b      	ldr	r3, [r7, #0]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	2b11      	cmp	r3, #17
 80034b2:	d122      	bne.n	80034fa <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	685b      	ldr	r3, [r3, #4]
 80034b8:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	685b      	ldr	r3, [r3, #4]
 80034c4:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80034cc:	683b      	ldr	r3, [r7, #0]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	4a11      	ldr	r2, [pc, #68]	; (8003518 <HAL_ADC_ConfigChannel+0x258>)
 80034d2:	4293      	cmp	r3, r2
 80034d4:	d111      	bne.n	80034fa <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80034d6:	4b11      	ldr	r3, [pc, #68]	; (800351c <HAL_ADC_ConfigChannel+0x25c>)
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	4a11      	ldr	r2, [pc, #68]	; (8003520 <HAL_ADC_ConfigChannel+0x260>)
 80034dc:	fba2 2303 	umull	r2, r3, r2, r3
 80034e0:	0c9a      	lsrs	r2, r3, #18
 80034e2:	4613      	mov	r3, r2
 80034e4:	009b      	lsls	r3, r3, #2
 80034e6:	4413      	add	r3, r2
 80034e8:	005b      	lsls	r3, r3, #1
 80034ea:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80034ec:	e002      	b.n	80034f4 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 80034ee:	68bb      	ldr	r3, [r7, #8]
 80034f0:	3b01      	subs	r3, #1
 80034f2:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80034f4:	68bb      	ldr	r3, [r7, #8]
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d1f9      	bne.n	80034ee <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	2200      	movs	r2, #0
 80034fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8003502:	2300      	movs	r3, #0
}
 8003504:	4618      	mov	r0, r3
 8003506:	3714      	adds	r7, #20
 8003508:	46bd      	mov	sp, r7
 800350a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800350e:	4770      	bx	lr
 8003510:	40012300 	.word	0x40012300
 8003514:	40012000 	.word	0x40012000
 8003518:	10000012 	.word	0x10000012
 800351c:	20000000 	.word	0x20000000
 8003520:	431bde83 	.word	0x431bde83

08003524 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003524:	b480      	push	{r7}
 8003526:	b085      	sub	sp, #20
 8003528:	af00      	add	r7, sp, #0
 800352a:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800352c:	4b79      	ldr	r3, [pc, #484]	; (8003714 <ADC_Init+0x1f0>)
 800352e:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	685b      	ldr	r3, [r3, #4]
 8003534:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	685a      	ldr	r2, [r3, #4]
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	685b      	ldr	r3, [r3, #4]
 8003544:	431a      	orrs	r2, r3
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	685a      	ldr	r2, [r3, #4]
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003558:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	6859      	ldr	r1, [r3, #4]
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	691b      	ldr	r3, [r3, #16]
 8003564:	021a      	lsls	r2, r3, #8
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	430a      	orrs	r2, r1
 800356c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	685a      	ldr	r2, [r3, #4]
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 800357c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	6859      	ldr	r1, [r3, #4]
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	689a      	ldr	r2, [r3, #8]
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	430a      	orrs	r2, r1
 800358e:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	689a      	ldr	r2, [r3, #8]
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800359e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	6899      	ldr	r1, [r3, #8]
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	68da      	ldr	r2, [r3, #12]
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	430a      	orrs	r2, r1
 80035b0:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035b6:	4a58      	ldr	r2, [pc, #352]	; (8003718 <ADC_Init+0x1f4>)
 80035b8:	4293      	cmp	r3, r2
 80035ba:	d022      	beq.n	8003602 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	689a      	ldr	r2, [r3, #8]
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80035ca:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	6899      	ldr	r1, [r3, #8]
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	430a      	orrs	r2, r1
 80035dc:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	689a      	ldr	r2, [r3, #8]
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80035ec:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	6899      	ldr	r1, [r3, #8]
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	430a      	orrs	r2, r1
 80035fe:	609a      	str	r2, [r3, #8]
 8003600:	e00f      	b.n	8003622 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	689a      	ldr	r2, [r3, #8]
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003610:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	689a      	ldr	r2, [r3, #8]
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003620:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	689a      	ldr	r2, [r3, #8]
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	f022 0202 	bic.w	r2, r2, #2
 8003630:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	6899      	ldr	r1, [r3, #8]
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	7e1b      	ldrb	r3, [r3, #24]
 800363c:	005a      	lsls	r2, r3, #1
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	430a      	orrs	r2, r1
 8003644:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	f893 3020 	ldrb.w	r3, [r3, #32]
 800364c:	2b00      	cmp	r3, #0
 800364e:	d01b      	beq.n	8003688 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	685a      	ldr	r2, [r3, #4]
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800365e:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	685a      	ldr	r2, [r3, #4]
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800366e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	6859      	ldr	r1, [r3, #4]
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800367a:	3b01      	subs	r3, #1
 800367c:	035a      	lsls	r2, r3, #13
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	430a      	orrs	r2, r1
 8003684:	605a      	str	r2, [r3, #4]
 8003686:	e007      	b.n	8003698 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	685a      	ldr	r2, [r3, #4]
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003696:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80036a6:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	69db      	ldr	r3, [r3, #28]
 80036b2:	3b01      	subs	r3, #1
 80036b4:	051a      	lsls	r2, r3, #20
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	430a      	orrs	r2, r1
 80036bc:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	689a      	ldr	r2, [r3, #8]
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80036cc:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	6899      	ldr	r1, [r3, #8]
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80036da:	025a      	lsls	r2, r3, #9
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	430a      	orrs	r2, r1
 80036e2:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	689a      	ldr	r2, [r3, #8]
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80036f2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	6899      	ldr	r1, [r3, #8]
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	695b      	ldr	r3, [r3, #20]
 80036fe:	029a      	lsls	r2, r3, #10
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	430a      	orrs	r2, r1
 8003706:	609a      	str	r2, [r3, #8]
}
 8003708:	bf00      	nop
 800370a:	3714      	adds	r7, #20
 800370c:	46bd      	mov	sp, r7
 800370e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003712:	4770      	bx	lr
 8003714:	40012300 	.word	0x40012300
 8003718:	0f000001 	.word	0x0f000001

0800371c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800371c:	b480      	push	{r7}
 800371e:	b085      	sub	sp, #20
 8003720:	af00      	add	r7, sp, #0
 8003722:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	f003 0307 	and.w	r3, r3, #7
 800372a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800372c:	4b0c      	ldr	r3, [pc, #48]	; (8003760 <__NVIC_SetPriorityGrouping+0x44>)
 800372e:	68db      	ldr	r3, [r3, #12]
 8003730:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003732:	68ba      	ldr	r2, [r7, #8]
 8003734:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003738:	4013      	ands	r3, r2
 800373a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003740:	68bb      	ldr	r3, [r7, #8]
 8003742:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003744:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003748:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800374c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800374e:	4a04      	ldr	r2, [pc, #16]	; (8003760 <__NVIC_SetPriorityGrouping+0x44>)
 8003750:	68bb      	ldr	r3, [r7, #8]
 8003752:	60d3      	str	r3, [r2, #12]
}
 8003754:	bf00      	nop
 8003756:	3714      	adds	r7, #20
 8003758:	46bd      	mov	sp, r7
 800375a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800375e:	4770      	bx	lr
 8003760:	e000ed00 	.word	0xe000ed00

08003764 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003764:	b480      	push	{r7}
 8003766:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003768:	4b04      	ldr	r3, [pc, #16]	; (800377c <__NVIC_GetPriorityGrouping+0x18>)
 800376a:	68db      	ldr	r3, [r3, #12]
 800376c:	0a1b      	lsrs	r3, r3, #8
 800376e:	f003 0307 	and.w	r3, r3, #7
}
 8003772:	4618      	mov	r0, r3
 8003774:	46bd      	mov	sp, r7
 8003776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800377a:	4770      	bx	lr
 800377c:	e000ed00 	.word	0xe000ed00

08003780 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003780:	b480      	push	{r7}
 8003782:	b083      	sub	sp, #12
 8003784:	af00      	add	r7, sp, #0
 8003786:	4603      	mov	r3, r0
 8003788:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800378a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800378e:	2b00      	cmp	r3, #0
 8003790:	db0b      	blt.n	80037aa <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003792:	79fb      	ldrb	r3, [r7, #7]
 8003794:	f003 021f 	and.w	r2, r3, #31
 8003798:	4907      	ldr	r1, [pc, #28]	; (80037b8 <__NVIC_EnableIRQ+0x38>)
 800379a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800379e:	095b      	lsrs	r3, r3, #5
 80037a0:	2001      	movs	r0, #1
 80037a2:	fa00 f202 	lsl.w	r2, r0, r2
 80037a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80037aa:	bf00      	nop
 80037ac:	370c      	adds	r7, #12
 80037ae:	46bd      	mov	sp, r7
 80037b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037b4:	4770      	bx	lr
 80037b6:	bf00      	nop
 80037b8:	e000e100 	.word	0xe000e100

080037bc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80037bc:	b480      	push	{r7}
 80037be:	b083      	sub	sp, #12
 80037c0:	af00      	add	r7, sp, #0
 80037c2:	4603      	mov	r3, r0
 80037c4:	6039      	str	r1, [r7, #0]
 80037c6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80037c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	db0a      	blt.n	80037e6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80037d0:	683b      	ldr	r3, [r7, #0]
 80037d2:	b2da      	uxtb	r2, r3
 80037d4:	490c      	ldr	r1, [pc, #48]	; (8003808 <__NVIC_SetPriority+0x4c>)
 80037d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037da:	0112      	lsls	r2, r2, #4
 80037dc:	b2d2      	uxtb	r2, r2
 80037de:	440b      	add	r3, r1
 80037e0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80037e4:	e00a      	b.n	80037fc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80037e6:	683b      	ldr	r3, [r7, #0]
 80037e8:	b2da      	uxtb	r2, r3
 80037ea:	4908      	ldr	r1, [pc, #32]	; (800380c <__NVIC_SetPriority+0x50>)
 80037ec:	79fb      	ldrb	r3, [r7, #7]
 80037ee:	f003 030f 	and.w	r3, r3, #15
 80037f2:	3b04      	subs	r3, #4
 80037f4:	0112      	lsls	r2, r2, #4
 80037f6:	b2d2      	uxtb	r2, r2
 80037f8:	440b      	add	r3, r1
 80037fa:	761a      	strb	r2, [r3, #24]
}
 80037fc:	bf00      	nop
 80037fe:	370c      	adds	r7, #12
 8003800:	46bd      	mov	sp, r7
 8003802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003806:	4770      	bx	lr
 8003808:	e000e100 	.word	0xe000e100
 800380c:	e000ed00 	.word	0xe000ed00

08003810 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003810:	b480      	push	{r7}
 8003812:	b089      	sub	sp, #36	; 0x24
 8003814:	af00      	add	r7, sp, #0
 8003816:	60f8      	str	r0, [r7, #12]
 8003818:	60b9      	str	r1, [r7, #8]
 800381a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	f003 0307 	and.w	r3, r3, #7
 8003822:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003824:	69fb      	ldr	r3, [r7, #28]
 8003826:	f1c3 0307 	rsb	r3, r3, #7
 800382a:	2b04      	cmp	r3, #4
 800382c:	bf28      	it	cs
 800382e:	2304      	movcs	r3, #4
 8003830:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003832:	69fb      	ldr	r3, [r7, #28]
 8003834:	3304      	adds	r3, #4
 8003836:	2b06      	cmp	r3, #6
 8003838:	d902      	bls.n	8003840 <NVIC_EncodePriority+0x30>
 800383a:	69fb      	ldr	r3, [r7, #28]
 800383c:	3b03      	subs	r3, #3
 800383e:	e000      	b.n	8003842 <NVIC_EncodePriority+0x32>
 8003840:	2300      	movs	r3, #0
 8003842:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003844:	f04f 32ff 	mov.w	r2, #4294967295
 8003848:	69bb      	ldr	r3, [r7, #24]
 800384a:	fa02 f303 	lsl.w	r3, r2, r3
 800384e:	43da      	mvns	r2, r3
 8003850:	68bb      	ldr	r3, [r7, #8]
 8003852:	401a      	ands	r2, r3
 8003854:	697b      	ldr	r3, [r7, #20]
 8003856:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003858:	f04f 31ff 	mov.w	r1, #4294967295
 800385c:	697b      	ldr	r3, [r7, #20]
 800385e:	fa01 f303 	lsl.w	r3, r1, r3
 8003862:	43d9      	mvns	r1, r3
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003868:	4313      	orrs	r3, r2
         );
}
 800386a:	4618      	mov	r0, r3
 800386c:	3724      	adds	r7, #36	; 0x24
 800386e:	46bd      	mov	sp, r7
 8003870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003874:	4770      	bx	lr
	...

08003878 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003878:	b580      	push	{r7, lr}
 800387a:	b082      	sub	sp, #8
 800387c:	af00      	add	r7, sp, #0
 800387e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	3b01      	subs	r3, #1
 8003884:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003888:	d301      	bcc.n	800388e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800388a:	2301      	movs	r3, #1
 800388c:	e00f      	b.n	80038ae <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800388e:	4a0a      	ldr	r2, [pc, #40]	; (80038b8 <SysTick_Config+0x40>)
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	3b01      	subs	r3, #1
 8003894:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003896:	210f      	movs	r1, #15
 8003898:	f04f 30ff 	mov.w	r0, #4294967295
 800389c:	f7ff ff8e 	bl	80037bc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80038a0:	4b05      	ldr	r3, [pc, #20]	; (80038b8 <SysTick_Config+0x40>)
 80038a2:	2200      	movs	r2, #0
 80038a4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80038a6:	4b04      	ldr	r3, [pc, #16]	; (80038b8 <SysTick_Config+0x40>)
 80038a8:	2207      	movs	r2, #7
 80038aa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80038ac:	2300      	movs	r3, #0
}
 80038ae:	4618      	mov	r0, r3
 80038b0:	3708      	adds	r7, #8
 80038b2:	46bd      	mov	sp, r7
 80038b4:	bd80      	pop	{r7, pc}
 80038b6:	bf00      	nop
 80038b8:	e000e010 	.word	0xe000e010

080038bc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80038bc:	b580      	push	{r7, lr}
 80038be:	b082      	sub	sp, #8
 80038c0:	af00      	add	r7, sp, #0
 80038c2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80038c4:	6878      	ldr	r0, [r7, #4]
 80038c6:	f7ff ff29 	bl	800371c <__NVIC_SetPriorityGrouping>
}
 80038ca:	bf00      	nop
 80038cc:	3708      	adds	r7, #8
 80038ce:	46bd      	mov	sp, r7
 80038d0:	bd80      	pop	{r7, pc}

080038d2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80038d2:	b580      	push	{r7, lr}
 80038d4:	b086      	sub	sp, #24
 80038d6:	af00      	add	r7, sp, #0
 80038d8:	4603      	mov	r3, r0
 80038da:	60b9      	str	r1, [r7, #8]
 80038dc:	607a      	str	r2, [r7, #4]
 80038de:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80038e0:	2300      	movs	r3, #0
 80038e2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80038e4:	f7ff ff3e 	bl	8003764 <__NVIC_GetPriorityGrouping>
 80038e8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80038ea:	687a      	ldr	r2, [r7, #4]
 80038ec:	68b9      	ldr	r1, [r7, #8]
 80038ee:	6978      	ldr	r0, [r7, #20]
 80038f0:	f7ff ff8e 	bl	8003810 <NVIC_EncodePriority>
 80038f4:	4602      	mov	r2, r0
 80038f6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80038fa:	4611      	mov	r1, r2
 80038fc:	4618      	mov	r0, r3
 80038fe:	f7ff ff5d 	bl	80037bc <__NVIC_SetPriority>
}
 8003902:	bf00      	nop
 8003904:	3718      	adds	r7, #24
 8003906:	46bd      	mov	sp, r7
 8003908:	bd80      	pop	{r7, pc}

0800390a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800390a:	b580      	push	{r7, lr}
 800390c:	b082      	sub	sp, #8
 800390e:	af00      	add	r7, sp, #0
 8003910:	4603      	mov	r3, r0
 8003912:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003914:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003918:	4618      	mov	r0, r3
 800391a:	f7ff ff31 	bl	8003780 <__NVIC_EnableIRQ>
}
 800391e:	bf00      	nop
 8003920:	3708      	adds	r7, #8
 8003922:	46bd      	mov	sp, r7
 8003924:	bd80      	pop	{r7, pc}

08003926 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003926:	b580      	push	{r7, lr}
 8003928:	b082      	sub	sp, #8
 800392a:	af00      	add	r7, sp, #0
 800392c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800392e:	6878      	ldr	r0, [r7, #4]
 8003930:	f7ff ffa2 	bl	8003878 <SysTick_Config>
 8003934:	4603      	mov	r3, r0
}
 8003936:	4618      	mov	r0, r3
 8003938:	3708      	adds	r7, #8
 800393a:	46bd      	mov	sp, r7
 800393c:	bd80      	pop	{r7, pc}

0800393e <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 800393e:	b580      	push	{r7, lr}
 8003940:	b082      	sub	sp, #8
 8003942:	af00      	add	r7, sp, #0
 8003944:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	2b00      	cmp	r3, #0
 800394a:	d101      	bne.n	8003950 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 800394c:	2301      	movs	r3, #1
 800394e:	e014      	b.n	800397a <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	791b      	ldrb	r3, [r3, #4]
 8003954:	b2db      	uxtb	r3, r3
 8003956:	2b00      	cmp	r3, #0
 8003958:	d105      	bne.n	8003966 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	2200      	movs	r2, #0
 800395e:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8003960:	6878      	ldr	r0, [r7, #4]
 8003962:	f7fe fdcd 	bl	8002500 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	2202      	movs	r2, #2
 800396a:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	2200      	movs	r2, #0
 8003970:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	2201      	movs	r2, #1
 8003976:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8003978:	2300      	movs	r3, #0
}
 800397a:	4618      	mov	r0, r3
 800397c:	3708      	adds	r7, #8
 800397e:	46bd      	mov	sp, r7
 8003980:	bd80      	pop	{r7, pc}

08003982 <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8003982:	b480      	push	{r7}
 8003984:	b083      	sub	sp, #12
 8003986:	af00      	add	r7, sp, #0
 8003988:	6078      	str	r0, [r7, #4]
 800398a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	795b      	ldrb	r3, [r3, #5]
 8003990:	2b01      	cmp	r3, #1
 8003992:	d101      	bne.n	8003998 <HAL_DAC_Start+0x16>
 8003994:	2302      	movs	r3, #2
 8003996:	e040      	b.n	8003a1a <HAL_DAC_Start+0x98>
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	2201      	movs	r2, #1
 800399c:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	2202      	movs	r2, #2
 80039a2:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	6819      	ldr	r1, [r3, #0]
 80039aa:	683b      	ldr	r3, [r7, #0]
 80039ac:	f003 0310 	and.w	r3, r3, #16
 80039b0:	2201      	movs	r2, #1
 80039b2:	409a      	lsls	r2, r3
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	430a      	orrs	r2, r1
 80039ba:	601a      	str	r2, [r3, #0]

  if (Channel == DAC_CHANNEL_1)
 80039bc:	683b      	ldr	r3, [r7, #0]
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d10f      	bne.n	80039e2 <HAL_DAC_Start+0x60>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	f003 033c 	and.w	r3, r3, #60	; 0x3c
 80039cc:	2b3c      	cmp	r3, #60	; 0x3c
 80039ce:	d11d      	bne.n	8003a0c <HAL_DAC_Start+0x8a>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	685a      	ldr	r2, [r3, #4]
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	f042 0201 	orr.w	r2, r2, #1
 80039de:	605a      	str	r2, [r3, #4]
 80039e0:	e014      	b.n	8003a0c <HAL_DAC_Start+0x8a>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80039ec:	683b      	ldr	r3, [r7, #0]
 80039ee:	f003 0310 	and.w	r3, r3, #16
 80039f2:	213c      	movs	r1, #60	; 0x3c
 80039f4:	fa01 f303 	lsl.w	r3, r1, r3
 80039f8:	429a      	cmp	r2, r3
 80039fa:	d107      	bne.n	8003a0c <HAL_DAC_Start+0x8a>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	685a      	ldr	r2, [r3, #4]
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	f042 0202 	orr.w	r2, r2, #2
 8003a0a:	605a      	str	r2, [r3, #4]
    }
  }
#endif /* DAC_CHANNEL2_SUPPORT */

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	2201      	movs	r2, #1
 8003a10:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	2200      	movs	r2, #0
 8003a16:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8003a18:	2300      	movs	r3, #0
}
 8003a1a:	4618      	mov	r0, r3
 8003a1c:	370c      	adds	r7, #12
 8003a1e:	46bd      	mov	sp, r7
 8003a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a24:	4770      	bx	lr

08003a26 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8003a26:	b480      	push	{r7}
 8003a28:	b087      	sub	sp, #28
 8003a2a:	af00      	add	r7, sp, #0
 8003a2c:	60f8      	str	r0, [r7, #12]
 8003a2e:	60b9      	str	r1, [r7, #8]
 8003a30:	607a      	str	r2, [r7, #4]
 8003a32:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 8003a34:	2300      	movs	r3, #0
 8003a36:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));

  tmp = (uint32_t)hdac->Instance;
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 8003a3e:	68bb      	ldr	r3, [r7, #8]
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d105      	bne.n	8003a50 <HAL_DAC_SetValue+0x2a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8003a44:	697a      	ldr	r2, [r7, #20]
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	4413      	add	r3, r2
 8003a4a:	3308      	adds	r3, #8
 8003a4c:	617b      	str	r3, [r7, #20]
 8003a4e:	e004      	b.n	8003a5a <HAL_DAC_SetValue+0x34>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8003a50:	697a      	ldr	r2, [r7, #20]
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	4413      	add	r3, r2
 8003a56:	3314      	adds	r3, #20
 8003a58:	617b      	str	r3, [r7, #20]
  }
#endif /* DAC_CHANNEL2_SUPPORT */

  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8003a5a:	697b      	ldr	r3, [r7, #20]
 8003a5c:	461a      	mov	r2, r3
 8003a5e:	683b      	ldr	r3, [r7, #0]
 8003a60:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8003a62:	2300      	movs	r3, #0
}
 8003a64:	4618      	mov	r0, r3
 8003a66:	371c      	adds	r7, #28
 8003a68:	46bd      	mov	sp, r7
 8003a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a6e:	4770      	bx	lr

08003a70 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8003a70:	b480      	push	{r7}
 8003a72:	b087      	sub	sp, #28
 8003a74:	af00      	add	r7, sp, #0
 8003a76:	60f8      	str	r0, [r7, #12]
 8003a78:	60b9      	str	r1, [r7, #8]
 8003a7a:	607a      	str	r2, [r7, #4]
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	795b      	ldrb	r3, [r3, #5]
 8003a80:	2b01      	cmp	r3, #1
 8003a82:	d101      	bne.n	8003a88 <HAL_DAC_ConfigChannel+0x18>
 8003a84:	2302      	movs	r3, #2
 8003a86:	e03c      	b.n	8003b02 <HAL_DAC_ConfigChannel+0x92>
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	2201      	movs	r2, #1
 8003a8c:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	2202      	movs	r2, #2
 8003a92:	711a      	strb	r2, [r3, #4]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	617b      	str	r3, [r7, #20]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << (Channel & 0x10UL));
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	f003 0310 	and.w	r3, r3, #16
 8003aa2:	f640 72fe 	movw	r2, #4094	; 0xffe
 8003aa6:	fa02 f303 	lsl.w	r3, r2, r3
 8003aaa:	43db      	mvns	r3, r3
 8003aac:	697a      	ldr	r2, [r7, #20]
 8003aae:	4013      	ands	r3, r2
 8003ab0:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8003ab2:	68bb      	ldr	r3, [r7, #8]
 8003ab4:	681a      	ldr	r2, [r3, #0]
 8003ab6:	68bb      	ldr	r3, [r7, #8]
 8003ab8:	685b      	ldr	r3, [r3, #4]
 8003aba:	4313      	orrs	r3, r2
 8003abc:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	f003 0310 	and.w	r3, r3, #16
 8003ac4:	693a      	ldr	r2, [r7, #16]
 8003ac6:	fa02 f303 	lsl.w	r3, r2, r3
 8003aca:	697a      	ldr	r2, [r7, #20]
 8003acc:	4313      	orrs	r3, r2
 8003ace:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	697a      	ldr	r2, [r7, #20]
 8003ad6:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	6819      	ldr	r1, [r3, #0]
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	f003 0310 	and.w	r3, r3, #16
 8003ae4:	22c0      	movs	r2, #192	; 0xc0
 8003ae6:	fa02 f303 	lsl.w	r3, r2, r3
 8003aea:	43da      	mvns	r2, r3
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	400a      	ands	r2, r1
 8003af2:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	2201      	movs	r2, #1
 8003af8:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	2200      	movs	r2, #0
 8003afe:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8003b00:	2300      	movs	r3, #0
}
 8003b02:	4618      	mov	r0, r3
 8003b04:	371c      	adds	r7, #28
 8003b06:	46bd      	mov	sp, r7
 8003b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b0c:	4770      	bx	lr

08003b0e <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003b0e:	b580      	push	{r7, lr}
 8003b10:	b084      	sub	sp, #16
 8003b12:	af00      	add	r7, sp, #0
 8003b14:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003b1a:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003b1c:	f7ff f9e2 	bl	8002ee4 <HAL_GetTick>
 8003b20:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003b28:	b2db      	uxtb	r3, r3
 8003b2a:	2b02      	cmp	r3, #2
 8003b2c:	d008      	beq.n	8003b40 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	2280      	movs	r2, #128	; 0x80
 8003b32:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	2200      	movs	r2, #0
 8003b38:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8003b3c:	2301      	movs	r3, #1
 8003b3e:	e052      	b.n	8003be6 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	681a      	ldr	r2, [r3, #0]
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	f022 0216 	bic.w	r2, r2, #22
 8003b4e:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	695a      	ldr	r2, [r3, #20]
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003b5e:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d103      	bne.n	8003b70 <HAL_DMA_Abort+0x62>
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d007      	beq.n	8003b80 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	681a      	ldr	r2, [r3, #0]
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	f022 0208 	bic.w	r2, r2, #8
 8003b7e:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	681a      	ldr	r2, [r3, #0]
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	f022 0201 	bic.w	r2, r2, #1
 8003b8e:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003b90:	e013      	b.n	8003bba <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003b92:	f7ff f9a7 	bl	8002ee4 <HAL_GetTick>
 8003b96:	4602      	mov	r2, r0
 8003b98:	68bb      	ldr	r3, [r7, #8]
 8003b9a:	1ad3      	subs	r3, r2, r3
 8003b9c:	2b05      	cmp	r3, #5
 8003b9e:	d90c      	bls.n	8003bba <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	2220      	movs	r2, #32
 8003ba4:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	2203      	movs	r2, #3
 8003baa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	2200      	movs	r2, #0
 8003bb2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8003bb6:	2303      	movs	r3, #3
 8003bb8:	e015      	b.n	8003be6 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	f003 0301 	and.w	r3, r3, #1
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d1e4      	bne.n	8003b92 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003bcc:	223f      	movs	r2, #63	; 0x3f
 8003bce:	409a      	lsls	r2, r3
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	2201      	movs	r2, #1
 8003bd8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	2200      	movs	r2, #0
 8003be0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8003be4:	2300      	movs	r3, #0
}
 8003be6:	4618      	mov	r0, r3
 8003be8:	3710      	adds	r7, #16
 8003bea:	46bd      	mov	sp, r7
 8003bec:	bd80      	pop	{r7, pc}

08003bee <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003bee:	b480      	push	{r7}
 8003bf0:	b083      	sub	sp, #12
 8003bf2:	af00      	add	r7, sp, #0
 8003bf4:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003bfc:	b2db      	uxtb	r3, r3
 8003bfe:	2b02      	cmp	r3, #2
 8003c00:	d004      	beq.n	8003c0c <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	2280      	movs	r2, #128	; 0x80
 8003c06:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003c08:	2301      	movs	r3, #1
 8003c0a:	e00c      	b.n	8003c26 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	2205      	movs	r2, #5
 8003c10:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	681a      	ldr	r2, [r3, #0]
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	f022 0201 	bic.w	r2, r2, #1
 8003c22:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003c24:	2300      	movs	r3, #0
}
 8003c26:	4618      	mov	r0, r3
 8003c28:	370c      	adds	r7, #12
 8003c2a:	46bd      	mov	sp, r7
 8003c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c30:	4770      	bx	lr
	...

08003c34 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003c34:	b480      	push	{r7}
 8003c36:	b089      	sub	sp, #36	; 0x24
 8003c38:	af00      	add	r7, sp, #0
 8003c3a:	6078      	str	r0, [r7, #4]
 8003c3c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003c3e:	2300      	movs	r3, #0
 8003c40:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003c42:	2300      	movs	r3, #0
 8003c44:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003c46:	2300      	movs	r3, #0
 8003c48:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003c4a:	2300      	movs	r3, #0
 8003c4c:	61fb      	str	r3, [r7, #28]
 8003c4e:	e165      	b.n	8003f1c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003c50:	2201      	movs	r2, #1
 8003c52:	69fb      	ldr	r3, [r7, #28]
 8003c54:	fa02 f303 	lsl.w	r3, r2, r3
 8003c58:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003c5a:	683b      	ldr	r3, [r7, #0]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	697a      	ldr	r2, [r7, #20]
 8003c60:	4013      	ands	r3, r2
 8003c62:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003c64:	693a      	ldr	r2, [r7, #16]
 8003c66:	697b      	ldr	r3, [r7, #20]
 8003c68:	429a      	cmp	r2, r3
 8003c6a:	f040 8154 	bne.w	8003f16 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003c6e:	683b      	ldr	r3, [r7, #0]
 8003c70:	685b      	ldr	r3, [r3, #4]
 8003c72:	f003 0303 	and.w	r3, r3, #3
 8003c76:	2b01      	cmp	r3, #1
 8003c78:	d005      	beq.n	8003c86 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003c7a:	683b      	ldr	r3, [r7, #0]
 8003c7c:	685b      	ldr	r3, [r3, #4]
 8003c7e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003c82:	2b02      	cmp	r3, #2
 8003c84:	d130      	bne.n	8003ce8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	689b      	ldr	r3, [r3, #8]
 8003c8a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003c8c:	69fb      	ldr	r3, [r7, #28]
 8003c8e:	005b      	lsls	r3, r3, #1
 8003c90:	2203      	movs	r2, #3
 8003c92:	fa02 f303 	lsl.w	r3, r2, r3
 8003c96:	43db      	mvns	r3, r3
 8003c98:	69ba      	ldr	r2, [r7, #24]
 8003c9a:	4013      	ands	r3, r2
 8003c9c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003c9e:	683b      	ldr	r3, [r7, #0]
 8003ca0:	68da      	ldr	r2, [r3, #12]
 8003ca2:	69fb      	ldr	r3, [r7, #28]
 8003ca4:	005b      	lsls	r3, r3, #1
 8003ca6:	fa02 f303 	lsl.w	r3, r2, r3
 8003caa:	69ba      	ldr	r2, [r7, #24]
 8003cac:	4313      	orrs	r3, r2
 8003cae:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	69ba      	ldr	r2, [r7, #24]
 8003cb4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	685b      	ldr	r3, [r3, #4]
 8003cba:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003cbc:	2201      	movs	r2, #1
 8003cbe:	69fb      	ldr	r3, [r7, #28]
 8003cc0:	fa02 f303 	lsl.w	r3, r2, r3
 8003cc4:	43db      	mvns	r3, r3
 8003cc6:	69ba      	ldr	r2, [r7, #24]
 8003cc8:	4013      	ands	r3, r2
 8003cca:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003ccc:	683b      	ldr	r3, [r7, #0]
 8003cce:	685b      	ldr	r3, [r3, #4]
 8003cd0:	091b      	lsrs	r3, r3, #4
 8003cd2:	f003 0201 	and.w	r2, r3, #1
 8003cd6:	69fb      	ldr	r3, [r7, #28]
 8003cd8:	fa02 f303 	lsl.w	r3, r2, r3
 8003cdc:	69ba      	ldr	r2, [r7, #24]
 8003cde:	4313      	orrs	r3, r2
 8003ce0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	69ba      	ldr	r2, [r7, #24]
 8003ce6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003ce8:	683b      	ldr	r3, [r7, #0]
 8003cea:	685b      	ldr	r3, [r3, #4]
 8003cec:	f003 0303 	and.w	r3, r3, #3
 8003cf0:	2b03      	cmp	r3, #3
 8003cf2:	d017      	beq.n	8003d24 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	68db      	ldr	r3, [r3, #12]
 8003cf8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003cfa:	69fb      	ldr	r3, [r7, #28]
 8003cfc:	005b      	lsls	r3, r3, #1
 8003cfe:	2203      	movs	r2, #3
 8003d00:	fa02 f303 	lsl.w	r3, r2, r3
 8003d04:	43db      	mvns	r3, r3
 8003d06:	69ba      	ldr	r2, [r7, #24]
 8003d08:	4013      	ands	r3, r2
 8003d0a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003d0c:	683b      	ldr	r3, [r7, #0]
 8003d0e:	689a      	ldr	r2, [r3, #8]
 8003d10:	69fb      	ldr	r3, [r7, #28]
 8003d12:	005b      	lsls	r3, r3, #1
 8003d14:	fa02 f303 	lsl.w	r3, r2, r3
 8003d18:	69ba      	ldr	r2, [r7, #24]
 8003d1a:	4313      	orrs	r3, r2
 8003d1c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	69ba      	ldr	r2, [r7, #24]
 8003d22:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003d24:	683b      	ldr	r3, [r7, #0]
 8003d26:	685b      	ldr	r3, [r3, #4]
 8003d28:	f003 0303 	and.w	r3, r3, #3
 8003d2c:	2b02      	cmp	r3, #2
 8003d2e:	d123      	bne.n	8003d78 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003d30:	69fb      	ldr	r3, [r7, #28]
 8003d32:	08da      	lsrs	r2, r3, #3
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	3208      	adds	r2, #8
 8003d38:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003d3c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003d3e:	69fb      	ldr	r3, [r7, #28]
 8003d40:	f003 0307 	and.w	r3, r3, #7
 8003d44:	009b      	lsls	r3, r3, #2
 8003d46:	220f      	movs	r2, #15
 8003d48:	fa02 f303 	lsl.w	r3, r2, r3
 8003d4c:	43db      	mvns	r3, r3
 8003d4e:	69ba      	ldr	r2, [r7, #24]
 8003d50:	4013      	ands	r3, r2
 8003d52:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003d54:	683b      	ldr	r3, [r7, #0]
 8003d56:	691a      	ldr	r2, [r3, #16]
 8003d58:	69fb      	ldr	r3, [r7, #28]
 8003d5a:	f003 0307 	and.w	r3, r3, #7
 8003d5e:	009b      	lsls	r3, r3, #2
 8003d60:	fa02 f303 	lsl.w	r3, r2, r3
 8003d64:	69ba      	ldr	r2, [r7, #24]
 8003d66:	4313      	orrs	r3, r2
 8003d68:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003d6a:	69fb      	ldr	r3, [r7, #28]
 8003d6c:	08da      	lsrs	r2, r3, #3
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	3208      	adds	r2, #8
 8003d72:	69b9      	ldr	r1, [r7, #24]
 8003d74:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003d7e:	69fb      	ldr	r3, [r7, #28]
 8003d80:	005b      	lsls	r3, r3, #1
 8003d82:	2203      	movs	r2, #3
 8003d84:	fa02 f303 	lsl.w	r3, r2, r3
 8003d88:	43db      	mvns	r3, r3
 8003d8a:	69ba      	ldr	r2, [r7, #24]
 8003d8c:	4013      	ands	r3, r2
 8003d8e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003d90:	683b      	ldr	r3, [r7, #0]
 8003d92:	685b      	ldr	r3, [r3, #4]
 8003d94:	f003 0203 	and.w	r2, r3, #3
 8003d98:	69fb      	ldr	r3, [r7, #28]
 8003d9a:	005b      	lsls	r3, r3, #1
 8003d9c:	fa02 f303 	lsl.w	r3, r2, r3
 8003da0:	69ba      	ldr	r2, [r7, #24]
 8003da2:	4313      	orrs	r3, r2
 8003da4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	69ba      	ldr	r2, [r7, #24]
 8003daa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003dac:	683b      	ldr	r3, [r7, #0]
 8003dae:	685b      	ldr	r3, [r3, #4]
 8003db0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	f000 80ae 	beq.w	8003f16 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003dba:	2300      	movs	r3, #0
 8003dbc:	60fb      	str	r3, [r7, #12]
 8003dbe:	4b5d      	ldr	r3, [pc, #372]	; (8003f34 <HAL_GPIO_Init+0x300>)
 8003dc0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003dc2:	4a5c      	ldr	r2, [pc, #368]	; (8003f34 <HAL_GPIO_Init+0x300>)
 8003dc4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003dc8:	6453      	str	r3, [r2, #68]	; 0x44
 8003dca:	4b5a      	ldr	r3, [pc, #360]	; (8003f34 <HAL_GPIO_Init+0x300>)
 8003dcc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003dce:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003dd2:	60fb      	str	r3, [r7, #12]
 8003dd4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003dd6:	4a58      	ldr	r2, [pc, #352]	; (8003f38 <HAL_GPIO_Init+0x304>)
 8003dd8:	69fb      	ldr	r3, [r7, #28]
 8003dda:	089b      	lsrs	r3, r3, #2
 8003ddc:	3302      	adds	r3, #2
 8003dde:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003de2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003de4:	69fb      	ldr	r3, [r7, #28]
 8003de6:	f003 0303 	and.w	r3, r3, #3
 8003dea:	009b      	lsls	r3, r3, #2
 8003dec:	220f      	movs	r2, #15
 8003dee:	fa02 f303 	lsl.w	r3, r2, r3
 8003df2:	43db      	mvns	r3, r3
 8003df4:	69ba      	ldr	r2, [r7, #24]
 8003df6:	4013      	ands	r3, r2
 8003df8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	4a4f      	ldr	r2, [pc, #316]	; (8003f3c <HAL_GPIO_Init+0x308>)
 8003dfe:	4293      	cmp	r3, r2
 8003e00:	d025      	beq.n	8003e4e <HAL_GPIO_Init+0x21a>
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	4a4e      	ldr	r2, [pc, #312]	; (8003f40 <HAL_GPIO_Init+0x30c>)
 8003e06:	4293      	cmp	r3, r2
 8003e08:	d01f      	beq.n	8003e4a <HAL_GPIO_Init+0x216>
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	4a4d      	ldr	r2, [pc, #308]	; (8003f44 <HAL_GPIO_Init+0x310>)
 8003e0e:	4293      	cmp	r3, r2
 8003e10:	d019      	beq.n	8003e46 <HAL_GPIO_Init+0x212>
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	4a4c      	ldr	r2, [pc, #304]	; (8003f48 <HAL_GPIO_Init+0x314>)
 8003e16:	4293      	cmp	r3, r2
 8003e18:	d013      	beq.n	8003e42 <HAL_GPIO_Init+0x20e>
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	4a4b      	ldr	r2, [pc, #300]	; (8003f4c <HAL_GPIO_Init+0x318>)
 8003e1e:	4293      	cmp	r3, r2
 8003e20:	d00d      	beq.n	8003e3e <HAL_GPIO_Init+0x20a>
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	4a4a      	ldr	r2, [pc, #296]	; (8003f50 <HAL_GPIO_Init+0x31c>)
 8003e26:	4293      	cmp	r3, r2
 8003e28:	d007      	beq.n	8003e3a <HAL_GPIO_Init+0x206>
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	4a49      	ldr	r2, [pc, #292]	; (8003f54 <HAL_GPIO_Init+0x320>)
 8003e2e:	4293      	cmp	r3, r2
 8003e30:	d101      	bne.n	8003e36 <HAL_GPIO_Init+0x202>
 8003e32:	2306      	movs	r3, #6
 8003e34:	e00c      	b.n	8003e50 <HAL_GPIO_Init+0x21c>
 8003e36:	2307      	movs	r3, #7
 8003e38:	e00a      	b.n	8003e50 <HAL_GPIO_Init+0x21c>
 8003e3a:	2305      	movs	r3, #5
 8003e3c:	e008      	b.n	8003e50 <HAL_GPIO_Init+0x21c>
 8003e3e:	2304      	movs	r3, #4
 8003e40:	e006      	b.n	8003e50 <HAL_GPIO_Init+0x21c>
 8003e42:	2303      	movs	r3, #3
 8003e44:	e004      	b.n	8003e50 <HAL_GPIO_Init+0x21c>
 8003e46:	2302      	movs	r3, #2
 8003e48:	e002      	b.n	8003e50 <HAL_GPIO_Init+0x21c>
 8003e4a:	2301      	movs	r3, #1
 8003e4c:	e000      	b.n	8003e50 <HAL_GPIO_Init+0x21c>
 8003e4e:	2300      	movs	r3, #0
 8003e50:	69fa      	ldr	r2, [r7, #28]
 8003e52:	f002 0203 	and.w	r2, r2, #3
 8003e56:	0092      	lsls	r2, r2, #2
 8003e58:	4093      	lsls	r3, r2
 8003e5a:	69ba      	ldr	r2, [r7, #24]
 8003e5c:	4313      	orrs	r3, r2
 8003e5e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003e60:	4935      	ldr	r1, [pc, #212]	; (8003f38 <HAL_GPIO_Init+0x304>)
 8003e62:	69fb      	ldr	r3, [r7, #28]
 8003e64:	089b      	lsrs	r3, r3, #2
 8003e66:	3302      	adds	r3, #2
 8003e68:	69ba      	ldr	r2, [r7, #24]
 8003e6a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003e6e:	4b3a      	ldr	r3, [pc, #232]	; (8003f58 <HAL_GPIO_Init+0x324>)
 8003e70:	689b      	ldr	r3, [r3, #8]
 8003e72:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003e74:	693b      	ldr	r3, [r7, #16]
 8003e76:	43db      	mvns	r3, r3
 8003e78:	69ba      	ldr	r2, [r7, #24]
 8003e7a:	4013      	ands	r3, r2
 8003e7c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003e7e:	683b      	ldr	r3, [r7, #0]
 8003e80:	685b      	ldr	r3, [r3, #4]
 8003e82:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d003      	beq.n	8003e92 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8003e8a:	69ba      	ldr	r2, [r7, #24]
 8003e8c:	693b      	ldr	r3, [r7, #16]
 8003e8e:	4313      	orrs	r3, r2
 8003e90:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003e92:	4a31      	ldr	r2, [pc, #196]	; (8003f58 <HAL_GPIO_Init+0x324>)
 8003e94:	69bb      	ldr	r3, [r7, #24]
 8003e96:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003e98:	4b2f      	ldr	r3, [pc, #188]	; (8003f58 <HAL_GPIO_Init+0x324>)
 8003e9a:	68db      	ldr	r3, [r3, #12]
 8003e9c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003e9e:	693b      	ldr	r3, [r7, #16]
 8003ea0:	43db      	mvns	r3, r3
 8003ea2:	69ba      	ldr	r2, [r7, #24]
 8003ea4:	4013      	ands	r3, r2
 8003ea6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003ea8:	683b      	ldr	r3, [r7, #0]
 8003eaa:	685b      	ldr	r3, [r3, #4]
 8003eac:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d003      	beq.n	8003ebc <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8003eb4:	69ba      	ldr	r2, [r7, #24]
 8003eb6:	693b      	ldr	r3, [r7, #16]
 8003eb8:	4313      	orrs	r3, r2
 8003eba:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003ebc:	4a26      	ldr	r2, [pc, #152]	; (8003f58 <HAL_GPIO_Init+0x324>)
 8003ebe:	69bb      	ldr	r3, [r7, #24]
 8003ec0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003ec2:	4b25      	ldr	r3, [pc, #148]	; (8003f58 <HAL_GPIO_Init+0x324>)
 8003ec4:	685b      	ldr	r3, [r3, #4]
 8003ec6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003ec8:	693b      	ldr	r3, [r7, #16]
 8003eca:	43db      	mvns	r3, r3
 8003ecc:	69ba      	ldr	r2, [r7, #24]
 8003ece:	4013      	ands	r3, r2
 8003ed0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003ed2:	683b      	ldr	r3, [r7, #0]
 8003ed4:	685b      	ldr	r3, [r3, #4]
 8003ed6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d003      	beq.n	8003ee6 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8003ede:	69ba      	ldr	r2, [r7, #24]
 8003ee0:	693b      	ldr	r3, [r7, #16]
 8003ee2:	4313      	orrs	r3, r2
 8003ee4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003ee6:	4a1c      	ldr	r2, [pc, #112]	; (8003f58 <HAL_GPIO_Init+0x324>)
 8003ee8:	69bb      	ldr	r3, [r7, #24]
 8003eea:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003eec:	4b1a      	ldr	r3, [pc, #104]	; (8003f58 <HAL_GPIO_Init+0x324>)
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003ef2:	693b      	ldr	r3, [r7, #16]
 8003ef4:	43db      	mvns	r3, r3
 8003ef6:	69ba      	ldr	r2, [r7, #24]
 8003ef8:	4013      	ands	r3, r2
 8003efa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003efc:	683b      	ldr	r3, [r7, #0]
 8003efe:	685b      	ldr	r3, [r3, #4]
 8003f00:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d003      	beq.n	8003f10 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8003f08:	69ba      	ldr	r2, [r7, #24]
 8003f0a:	693b      	ldr	r3, [r7, #16]
 8003f0c:	4313      	orrs	r3, r2
 8003f0e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003f10:	4a11      	ldr	r2, [pc, #68]	; (8003f58 <HAL_GPIO_Init+0x324>)
 8003f12:	69bb      	ldr	r3, [r7, #24]
 8003f14:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003f16:	69fb      	ldr	r3, [r7, #28]
 8003f18:	3301      	adds	r3, #1
 8003f1a:	61fb      	str	r3, [r7, #28]
 8003f1c:	69fb      	ldr	r3, [r7, #28]
 8003f1e:	2b0f      	cmp	r3, #15
 8003f20:	f67f ae96 	bls.w	8003c50 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003f24:	bf00      	nop
 8003f26:	bf00      	nop
 8003f28:	3724      	adds	r7, #36	; 0x24
 8003f2a:	46bd      	mov	sp, r7
 8003f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f30:	4770      	bx	lr
 8003f32:	bf00      	nop
 8003f34:	40023800 	.word	0x40023800
 8003f38:	40013800 	.word	0x40013800
 8003f3c:	40020000 	.word	0x40020000
 8003f40:	40020400 	.word	0x40020400
 8003f44:	40020800 	.word	0x40020800
 8003f48:	40020c00 	.word	0x40020c00
 8003f4c:	40021000 	.word	0x40021000
 8003f50:	40021400 	.word	0x40021400
 8003f54:	40021800 	.word	0x40021800
 8003f58:	40013c00 	.word	0x40013c00

08003f5c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003f5c:	b480      	push	{r7}
 8003f5e:	b083      	sub	sp, #12
 8003f60:	af00      	add	r7, sp, #0
 8003f62:	6078      	str	r0, [r7, #4]
 8003f64:	460b      	mov	r3, r1
 8003f66:	807b      	strh	r3, [r7, #2]
 8003f68:	4613      	mov	r3, r2
 8003f6a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003f6c:	787b      	ldrb	r3, [r7, #1]
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d003      	beq.n	8003f7a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003f72:	887a      	ldrh	r2, [r7, #2]
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003f78:	e003      	b.n	8003f82 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003f7a:	887b      	ldrh	r3, [r7, #2]
 8003f7c:	041a      	lsls	r2, r3, #16
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	619a      	str	r2, [r3, #24]
}
 8003f82:	bf00      	nop
 8003f84:	370c      	adds	r7, #12
 8003f86:	46bd      	mov	sp, r7
 8003f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f8c:	4770      	bx	lr

08003f8e <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003f8e:	b480      	push	{r7}
 8003f90:	b085      	sub	sp, #20
 8003f92:	af00      	add	r7, sp, #0
 8003f94:	6078      	str	r0, [r7, #4]
 8003f96:	460b      	mov	r3, r1
 8003f98:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	695b      	ldr	r3, [r3, #20]
 8003f9e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003fa0:	887a      	ldrh	r2, [r7, #2]
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	4013      	ands	r3, r2
 8003fa6:	041a      	lsls	r2, r3, #16
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	43d9      	mvns	r1, r3
 8003fac:	887b      	ldrh	r3, [r7, #2]
 8003fae:	400b      	ands	r3, r1
 8003fb0:	431a      	orrs	r2, r3
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	619a      	str	r2, [r3, #24]
}
 8003fb6:	bf00      	nop
 8003fb8:	3714      	adds	r7, #20
 8003fba:	46bd      	mov	sp, r7
 8003fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fc0:	4770      	bx	lr
	...

08003fc4 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8003fc4:	b580      	push	{r7, lr}
 8003fc6:	b082      	sub	sp, #8
 8003fc8:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8003fca:	2300      	movs	r3, #0
 8003fcc:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8003fce:	2300      	movs	r3, #0
 8003fd0:	603b      	str	r3, [r7, #0]
 8003fd2:	4b20      	ldr	r3, [pc, #128]	; (8004054 <HAL_PWREx_EnableOverDrive+0x90>)
 8003fd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fd6:	4a1f      	ldr	r2, [pc, #124]	; (8004054 <HAL_PWREx_EnableOverDrive+0x90>)
 8003fd8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003fdc:	6413      	str	r3, [r2, #64]	; 0x40
 8003fde:	4b1d      	ldr	r3, [pc, #116]	; (8004054 <HAL_PWREx_EnableOverDrive+0x90>)
 8003fe0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fe2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003fe6:	603b      	str	r3, [r7, #0]
 8003fe8:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8003fea:	4b1b      	ldr	r3, [pc, #108]	; (8004058 <HAL_PWREx_EnableOverDrive+0x94>)
 8003fec:	2201      	movs	r2, #1
 8003fee:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003ff0:	f7fe ff78 	bl	8002ee4 <HAL_GetTick>
 8003ff4:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003ff6:	e009      	b.n	800400c <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003ff8:	f7fe ff74 	bl	8002ee4 <HAL_GetTick>
 8003ffc:	4602      	mov	r2, r0
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	1ad3      	subs	r3, r2, r3
 8004002:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004006:	d901      	bls.n	800400c <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8004008:	2303      	movs	r3, #3
 800400a:	e01f      	b.n	800404c <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800400c:	4b13      	ldr	r3, [pc, #76]	; (800405c <HAL_PWREx_EnableOverDrive+0x98>)
 800400e:	685b      	ldr	r3, [r3, #4]
 8004010:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004014:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004018:	d1ee      	bne.n	8003ff8 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800401a:	4b11      	ldr	r3, [pc, #68]	; (8004060 <HAL_PWREx_EnableOverDrive+0x9c>)
 800401c:	2201      	movs	r2, #1
 800401e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004020:	f7fe ff60 	bl	8002ee4 <HAL_GetTick>
 8004024:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8004026:	e009      	b.n	800403c <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8004028:	f7fe ff5c 	bl	8002ee4 <HAL_GetTick>
 800402c:	4602      	mov	r2, r0
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	1ad3      	subs	r3, r2, r3
 8004032:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004036:	d901      	bls.n	800403c <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8004038:	2303      	movs	r3, #3
 800403a:	e007      	b.n	800404c <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800403c:	4b07      	ldr	r3, [pc, #28]	; (800405c <HAL_PWREx_EnableOverDrive+0x98>)
 800403e:	685b      	ldr	r3, [r3, #4]
 8004040:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004044:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004048:	d1ee      	bne.n	8004028 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 800404a:	2300      	movs	r3, #0
}
 800404c:	4618      	mov	r0, r3
 800404e:	3708      	adds	r7, #8
 8004050:	46bd      	mov	sp, r7
 8004052:	bd80      	pop	{r7, pc}
 8004054:	40023800 	.word	0x40023800
 8004058:	420e0040 	.word	0x420e0040
 800405c:	40007000 	.word	0x40007000
 8004060:	420e0044 	.word	0x420e0044

08004064 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004064:	b580      	push	{r7, lr}
 8004066:	b084      	sub	sp, #16
 8004068:	af00      	add	r7, sp, #0
 800406a:	6078      	str	r0, [r7, #4]
 800406c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	2b00      	cmp	r3, #0
 8004072:	d101      	bne.n	8004078 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004074:	2301      	movs	r3, #1
 8004076:	e0cc      	b.n	8004212 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004078:	4b68      	ldr	r3, [pc, #416]	; (800421c <HAL_RCC_ClockConfig+0x1b8>)
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	f003 030f 	and.w	r3, r3, #15
 8004080:	683a      	ldr	r2, [r7, #0]
 8004082:	429a      	cmp	r2, r3
 8004084:	d90c      	bls.n	80040a0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004086:	4b65      	ldr	r3, [pc, #404]	; (800421c <HAL_RCC_ClockConfig+0x1b8>)
 8004088:	683a      	ldr	r2, [r7, #0]
 800408a:	b2d2      	uxtb	r2, r2
 800408c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800408e:	4b63      	ldr	r3, [pc, #396]	; (800421c <HAL_RCC_ClockConfig+0x1b8>)
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	f003 030f 	and.w	r3, r3, #15
 8004096:	683a      	ldr	r2, [r7, #0]
 8004098:	429a      	cmp	r2, r3
 800409a:	d001      	beq.n	80040a0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800409c:	2301      	movs	r3, #1
 800409e:	e0b8      	b.n	8004212 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	f003 0302 	and.w	r3, r3, #2
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	d020      	beq.n	80040ee <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	f003 0304 	and.w	r3, r3, #4
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d005      	beq.n	80040c4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80040b8:	4b59      	ldr	r3, [pc, #356]	; (8004220 <HAL_RCC_ClockConfig+0x1bc>)
 80040ba:	689b      	ldr	r3, [r3, #8]
 80040bc:	4a58      	ldr	r2, [pc, #352]	; (8004220 <HAL_RCC_ClockConfig+0x1bc>)
 80040be:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80040c2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	f003 0308 	and.w	r3, r3, #8
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d005      	beq.n	80040dc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80040d0:	4b53      	ldr	r3, [pc, #332]	; (8004220 <HAL_RCC_ClockConfig+0x1bc>)
 80040d2:	689b      	ldr	r3, [r3, #8]
 80040d4:	4a52      	ldr	r2, [pc, #328]	; (8004220 <HAL_RCC_ClockConfig+0x1bc>)
 80040d6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80040da:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80040dc:	4b50      	ldr	r3, [pc, #320]	; (8004220 <HAL_RCC_ClockConfig+0x1bc>)
 80040de:	689b      	ldr	r3, [r3, #8]
 80040e0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	689b      	ldr	r3, [r3, #8]
 80040e8:	494d      	ldr	r1, [pc, #308]	; (8004220 <HAL_RCC_ClockConfig+0x1bc>)
 80040ea:	4313      	orrs	r3, r2
 80040ec:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	f003 0301 	and.w	r3, r3, #1
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d044      	beq.n	8004184 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	685b      	ldr	r3, [r3, #4]
 80040fe:	2b01      	cmp	r3, #1
 8004100:	d107      	bne.n	8004112 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004102:	4b47      	ldr	r3, [pc, #284]	; (8004220 <HAL_RCC_ClockConfig+0x1bc>)
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800410a:	2b00      	cmp	r3, #0
 800410c:	d119      	bne.n	8004142 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800410e:	2301      	movs	r3, #1
 8004110:	e07f      	b.n	8004212 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	685b      	ldr	r3, [r3, #4]
 8004116:	2b02      	cmp	r3, #2
 8004118:	d003      	beq.n	8004122 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800411e:	2b03      	cmp	r3, #3
 8004120:	d107      	bne.n	8004132 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004122:	4b3f      	ldr	r3, [pc, #252]	; (8004220 <HAL_RCC_ClockConfig+0x1bc>)
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800412a:	2b00      	cmp	r3, #0
 800412c:	d109      	bne.n	8004142 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800412e:	2301      	movs	r3, #1
 8004130:	e06f      	b.n	8004212 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004132:	4b3b      	ldr	r3, [pc, #236]	; (8004220 <HAL_RCC_ClockConfig+0x1bc>)
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	f003 0302 	and.w	r3, r3, #2
 800413a:	2b00      	cmp	r3, #0
 800413c:	d101      	bne.n	8004142 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800413e:	2301      	movs	r3, #1
 8004140:	e067      	b.n	8004212 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004142:	4b37      	ldr	r3, [pc, #220]	; (8004220 <HAL_RCC_ClockConfig+0x1bc>)
 8004144:	689b      	ldr	r3, [r3, #8]
 8004146:	f023 0203 	bic.w	r2, r3, #3
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	685b      	ldr	r3, [r3, #4]
 800414e:	4934      	ldr	r1, [pc, #208]	; (8004220 <HAL_RCC_ClockConfig+0x1bc>)
 8004150:	4313      	orrs	r3, r2
 8004152:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004154:	f7fe fec6 	bl	8002ee4 <HAL_GetTick>
 8004158:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800415a:	e00a      	b.n	8004172 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800415c:	f7fe fec2 	bl	8002ee4 <HAL_GetTick>
 8004160:	4602      	mov	r2, r0
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	1ad3      	subs	r3, r2, r3
 8004166:	f241 3288 	movw	r2, #5000	; 0x1388
 800416a:	4293      	cmp	r3, r2
 800416c:	d901      	bls.n	8004172 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800416e:	2303      	movs	r3, #3
 8004170:	e04f      	b.n	8004212 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004172:	4b2b      	ldr	r3, [pc, #172]	; (8004220 <HAL_RCC_ClockConfig+0x1bc>)
 8004174:	689b      	ldr	r3, [r3, #8]
 8004176:	f003 020c 	and.w	r2, r3, #12
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	685b      	ldr	r3, [r3, #4]
 800417e:	009b      	lsls	r3, r3, #2
 8004180:	429a      	cmp	r2, r3
 8004182:	d1eb      	bne.n	800415c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004184:	4b25      	ldr	r3, [pc, #148]	; (800421c <HAL_RCC_ClockConfig+0x1b8>)
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	f003 030f 	and.w	r3, r3, #15
 800418c:	683a      	ldr	r2, [r7, #0]
 800418e:	429a      	cmp	r2, r3
 8004190:	d20c      	bcs.n	80041ac <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004192:	4b22      	ldr	r3, [pc, #136]	; (800421c <HAL_RCC_ClockConfig+0x1b8>)
 8004194:	683a      	ldr	r2, [r7, #0]
 8004196:	b2d2      	uxtb	r2, r2
 8004198:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800419a:	4b20      	ldr	r3, [pc, #128]	; (800421c <HAL_RCC_ClockConfig+0x1b8>)
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	f003 030f 	and.w	r3, r3, #15
 80041a2:	683a      	ldr	r2, [r7, #0]
 80041a4:	429a      	cmp	r2, r3
 80041a6:	d001      	beq.n	80041ac <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80041a8:	2301      	movs	r3, #1
 80041aa:	e032      	b.n	8004212 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	f003 0304 	and.w	r3, r3, #4
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d008      	beq.n	80041ca <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80041b8:	4b19      	ldr	r3, [pc, #100]	; (8004220 <HAL_RCC_ClockConfig+0x1bc>)
 80041ba:	689b      	ldr	r3, [r3, #8]
 80041bc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	68db      	ldr	r3, [r3, #12]
 80041c4:	4916      	ldr	r1, [pc, #88]	; (8004220 <HAL_RCC_ClockConfig+0x1bc>)
 80041c6:	4313      	orrs	r3, r2
 80041c8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	f003 0308 	and.w	r3, r3, #8
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d009      	beq.n	80041ea <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80041d6:	4b12      	ldr	r3, [pc, #72]	; (8004220 <HAL_RCC_ClockConfig+0x1bc>)
 80041d8:	689b      	ldr	r3, [r3, #8]
 80041da:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	691b      	ldr	r3, [r3, #16]
 80041e2:	00db      	lsls	r3, r3, #3
 80041e4:	490e      	ldr	r1, [pc, #56]	; (8004220 <HAL_RCC_ClockConfig+0x1bc>)
 80041e6:	4313      	orrs	r3, r2
 80041e8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80041ea:	f000 f855 	bl	8004298 <HAL_RCC_GetSysClockFreq>
 80041ee:	4602      	mov	r2, r0
 80041f0:	4b0b      	ldr	r3, [pc, #44]	; (8004220 <HAL_RCC_ClockConfig+0x1bc>)
 80041f2:	689b      	ldr	r3, [r3, #8]
 80041f4:	091b      	lsrs	r3, r3, #4
 80041f6:	f003 030f 	and.w	r3, r3, #15
 80041fa:	490a      	ldr	r1, [pc, #40]	; (8004224 <HAL_RCC_ClockConfig+0x1c0>)
 80041fc:	5ccb      	ldrb	r3, [r1, r3]
 80041fe:	fa22 f303 	lsr.w	r3, r2, r3
 8004202:	4a09      	ldr	r2, [pc, #36]	; (8004228 <HAL_RCC_ClockConfig+0x1c4>)
 8004204:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004206:	4b09      	ldr	r3, [pc, #36]	; (800422c <HAL_RCC_ClockConfig+0x1c8>)
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	4618      	mov	r0, r3
 800420c:	f7fe fe26 	bl	8002e5c <HAL_InitTick>

  return HAL_OK;
 8004210:	2300      	movs	r3, #0
}
 8004212:	4618      	mov	r0, r3
 8004214:	3710      	adds	r7, #16
 8004216:	46bd      	mov	sp, r7
 8004218:	bd80      	pop	{r7, pc}
 800421a:	bf00      	nop
 800421c:	40023c00 	.word	0x40023c00
 8004220:	40023800 	.word	0x40023800
 8004224:	08006908 	.word	0x08006908
 8004228:	20000000 	.word	0x20000000
 800422c:	20000004 	.word	0x20000004

08004230 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004230:	b480      	push	{r7}
 8004232:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004234:	4b03      	ldr	r3, [pc, #12]	; (8004244 <HAL_RCC_GetHCLKFreq+0x14>)
 8004236:	681b      	ldr	r3, [r3, #0]
}
 8004238:	4618      	mov	r0, r3
 800423a:	46bd      	mov	sp, r7
 800423c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004240:	4770      	bx	lr
 8004242:	bf00      	nop
 8004244:	20000000 	.word	0x20000000

08004248 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004248:	b580      	push	{r7, lr}
 800424a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800424c:	f7ff fff0 	bl	8004230 <HAL_RCC_GetHCLKFreq>
 8004250:	4602      	mov	r2, r0
 8004252:	4b05      	ldr	r3, [pc, #20]	; (8004268 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004254:	689b      	ldr	r3, [r3, #8]
 8004256:	0a9b      	lsrs	r3, r3, #10
 8004258:	f003 0307 	and.w	r3, r3, #7
 800425c:	4903      	ldr	r1, [pc, #12]	; (800426c <HAL_RCC_GetPCLK1Freq+0x24>)
 800425e:	5ccb      	ldrb	r3, [r1, r3]
 8004260:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004264:	4618      	mov	r0, r3
 8004266:	bd80      	pop	{r7, pc}
 8004268:	40023800 	.word	0x40023800
 800426c:	08006918 	.word	0x08006918

08004270 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004270:	b580      	push	{r7, lr}
 8004272:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004274:	f7ff ffdc 	bl	8004230 <HAL_RCC_GetHCLKFreq>
 8004278:	4602      	mov	r2, r0
 800427a:	4b05      	ldr	r3, [pc, #20]	; (8004290 <HAL_RCC_GetPCLK2Freq+0x20>)
 800427c:	689b      	ldr	r3, [r3, #8]
 800427e:	0b5b      	lsrs	r3, r3, #13
 8004280:	f003 0307 	and.w	r3, r3, #7
 8004284:	4903      	ldr	r1, [pc, #12]	; (8004294 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004286:	5ccb      	ldrb	r3, [r1, r3]
 8004288:	fa22 f303 	lsr.w	r3, r2, r3
}
 800428c:	4618      	mov	r0, r3
 800428e:	bd80      	pop	{r7, pc}
 8004290:	40023800 	.word	0x40023800
 8004294:	08006918 	.word	0x08006918

08004298 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004298:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800429c:	b0a6      	sub	sp, #152	; 0x98
 800429e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80042a0:	2300      	movs	r3, #0
 80042a2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  uint32_t pllvco = 0U;
 80042a6:	2300      	movs	r3, #0
 80042a8:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  uint32_t pllp = 0U;
 80042ac:	2300      	movs	r3, #0
 80042ae:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  uint32_t pllr = 0U;
 80042b2:	2300      	movs	r3, #0
 80042b4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  uint32_t sysclockfreq = 0U;
 80042b8:	2300      	movs	r3, #0
 80042ba:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80042be:	4bc8      	ldr	r3, [pc, #800]	; (80045e0 <HAL_RCC_GetSysClockFreq+0x348>)
 80042c0:	689b      	ldr	r3, [r3, #8]
 80042c2:	f003 030c 	and.w	r3, r3, #12
 80042c6:	2b0c      	cmp	r3, #12
 80042c8:	f200 817e 	bhi.w	80045c8 <HAL_RCC_GetSysClockFreq+0x330>
 80042cc:	a201      	add	r2, pc, #4	; (adr r2, 80042d4 <HAL_RCC_GetSysClockFreq+0x3c>)
 80042ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80042d2:	bf00      	nop
 80042d4:	08004309 	.word	0x08004309
 80042d8:	080045c9 	.word	0x080045c9
 80042dc:	080045c9 	.word	0x080045c9
 80042e0:	080045c9 	.word	0x080045c9
 80042e4:	08004311 	.word	0x08004311
 80042e8:	080045c9 	.word	0x080045c9
 80042ec:	080045c9 	.word	0x080045c9
 80042f0:	080045c9 	.word	0x080045c9
 80042f4:	08004319 	.word	0x08004319
 80042f8:	080045c9 	.word	0x080045c9
 80042fc:	080045c9 	.word	0x080045c9
 8004300:	080045c9 	.word	0x080045c9
 8004304:	08004483 	.word	0x08004483
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004308:	4bb6      	ldr	r3, [pc, #728]	; (80045e4 <HAL_RCC_GetSysClockFreq+0x34c>)
 800430a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
       break;
 800430e:	e15f      	b.n	80045d0 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004310:	4bb5      	ldr	r3, [pc, #724]	; (80045e8 <HAL_RCC_GetSysClockFreq+0x350>)
 8004312:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      break;
 8004316:	e15b      	b.n	80045d0 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004318:	4bb1      	ldr	r3, [pc, #708]	; (80045e0 <HAL_RCC_GetSysClockFreq+0x348>)
 800431a:	685b      	ldr	r3, [r3, #4]
 800431c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004320:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004324:	4bae      	ldr	r3, [pc, #696]	; (80045e0 <HAL_RCC_GetSysClockFreq+0x348>)
 8004326:	685b      	ldr	r3, [r3, #4]
 8004328:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800432c:	2b00      	cmp	r3, #0
 800432e:	d031      	beq.n	8004394 <HAL_RCC_GetSysClockFreq+0xfc>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004330:	4bab      	ldr	r3, [pc, #684]	; (80045e0 <HAL_RCC_GetSysClockFreq+0x348>)
 8004332:	685b      	ldr	r3, [r3, #4]
 8004334:	099b      	lsrs	r3, r3, #6
 8004336:	2200      	movs	r2, #0
 8004338:	66bb      	str	r3, [r7, #104]	; 0x68
 800433a:	66fa      	str	r2, [r7, #108]	; 0x6c
 800433c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800433e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004342:	663b      	str	r3, [r7, #96]	; 0x60
 8004344:	2300      	movs	r3, #0
 8004346:	667b      	str	r3, [r7, #100]	; 0x64
 8004348:	4ba7      	ldr	r3, [pc, #668]	; (80045e8 <HAL_RCC_GetSysClockFreq+0x350>)
 800434a:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 800434e:	462a      	mov	r2, r5
 8004350:	fb03 f202 	mul.w	r2, r3, r2
 8004354:	2300      	movs	r3, #0
 8004356:	4621      	mov	r1, r4
 8004358:	fb01 f303 	mul.w	r3, r1, r3
 800435c:	4413      	add	r3, r2
 800435e:	4aa2      	ldr	r2, [pc, #648]	; (80045e8 <HAL_RCC_GetSysClockFreq+0x350>)
 8004360:	4621      	mov	r1, r4
 8004362:	fba1 1202 	umull	r1, r2, r1, r2
 8004366:	67fa      	str	r2, [r7, #124]	; 0x7c
 8004368:	460a      	mov	r2, r1
 800436a:	67ba      	str	r2, [r7, #120]	; 0x78
 800436c:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 800436e:	4413      	add	r3, r2
 8004370:	67fb      	str	r3, [r7, #124]	; 0x7c
 8004372:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004376:	2200      	movs	r2, #0
 8004378:	65bb      	str	r3, [r7, #88]	; 0x58
 800437a:	65fa      	str	r2, [r7, #92]	; 0x5c
 800437c:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8004380:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 8004384:	f7fc fb5e 	bl	8000a44 <__aeabi_uldivmod>
 8004388:	4602      	mov	r2, r0
 800438a:	460b      	mov	r3, r1
 800438c:	4613      	mov	r3, r2
 800438e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8004392:	e064      	b.n	800445e <HAL_RCC_GetSysClockFreq+0x1c6>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004394:	4b92      	ldr	r3, [pc, #584]	; (80045e0 <HAL_RCC_GetSysClockFreq+0x348>)
 8004396:	685b      	ldr	r3, [r3, #4]
 8004398:	099b      	lsrs	r3, r3, #6
 800439a:	2200      	movs	r2, #0
 800439c:	653b      	str	r3, [r7, #80]	; 0x50
 800439e:	657a      	str	r2, [r7, #84]	; 0x54
 80043a0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80043a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80043a6:	64bb      	str	r3, [r7, #72]	; 0x48
 80043a8:	2300      	movs	r3, #0
 80043aa:	64fb      	str	r3, [r7, #76]	; 0x4c
 80043ac:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	; 0x48
 80043b0:	4622      	mov	r2, r4
 80043b2:	462b      	mov	r3, r5
 80043b4:	f04f 0000 	mov.w	r0, #0
 80043b8:	f04f 0100 	mov.w	r1, #0
 80043bc:	0159      	lsls	r1, r3, #5
 80043be:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80043c2:	0150      	lsls	r0, r2, #5
 80043c4:	4602      	mov	r2, r0
 80043c6:	460b      	mov	r3, r1
 80043c8:	4621      	mov	r1, r4
 80043ca:	1a51      	subs	r1, r2, r1
 80043cc:	6139      	str	r1, [r7, #16]
 80043ce:	4629      	mov	r1, r5
 80043d0:	eb63 0301 	sbc.w	r3, r3, r1
 80043d4:	617b      	str	r3, [r7, #20]
 80043d6:	f04f 0200 	mov.w	r2, #0
 80043da:	f04f 0300 	mov.w	r3, #0
 80043de:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80043e2:	4659      	mov	r1, fp
 80043e4:	018b      	lsls	r3, r1, #6
 80043e6:	4651      	mov	r1, sl
 80043e8:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80043ec:	4651      	mov	r1, sl
 80043ee:	018a      	lsls	r2, r1, #6
 80043f0:	4651      	mov	r1, sl
 80043f2:	ebb2 0801 	subs.w	r8, r2, r1
 80043f6:	4659      	mov	r1, fp
 80043f8:	eb63 0901 	sbc.w	r9, r3, r1
 80043fc:	f04f 0200 	mov.w	r2, #0
 8004400:	f04f 0300 	mov.w	r3, #0
 8004404:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004408:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800440c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004410:	4690      	mov	r8, r2
 8004412:	4699      	mov	r9, r3
 8004414:	4623      	mov	r3, r4
 8004416:	eb18 0303 	adds.w	r3, r8, r3
 800441a:	60bb      	str	r3, [r7, #8]
 800441c:	462b      	mov	r3, r5
 800441e:	eb49 0303 	adc.w	r3, r9, r3
 8004422:	60fb      	str	r3, [r7, #12]
 8004424:	f04f 0200 	mov.w	r2, #0
 8004428:	f04f 0300 	mov.w	r3, #0
 800442c:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004430:	4629      	mov	r1, r5
 8004432:	028b      	lsls	r3, r1, #10
 8004434:	4621      	mov	r1, r4
 8004436:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800443a:	4621      	mov	r1, r4
 800443c:	028a      	lsls	r2, r1, #10
 800443e:	4610      	mov	r0, r2
 8004440:	4619      	mov	r1, r3
 8004442:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004446:	2200      	movs	r2, #0
 8004448:	643b      	str	r3, [r7, #64]	; 0x40
 800444a:	647a      	str	r2, [r7, #68]	; 0x44
 800444c:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8004450:	f7fc faf8 	bl	8000a44 <__aeabi_uldivmod>
 8004454:	4602      	mov	r2, r0
 8004456:	460b      	mov	r3, r1
 8004458:	4613      	mov	r3, r2
 800445a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800445e:	4b60      	ldr	r3, [pc, #384]	; (80045e0 <HAL_RCC_GetSysClockFreq+0x348>)
 8004460:	685b      	ldr	r3, [r3, #4]
 8004462:	0c1b      	lsrs	r3, r3, #16
 8004464:	f003 0303 	and.w	r3, r3, #3
 8004468:	3301      	adds	r3, #1
 800446a:	005b      	lsls	r3, r3, #1
 800446c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88

      sysclockfreq = pllvco/pllp;
 8004470:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8004474:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004478:	fbb2 f3f3 	udiv	r3, r2, r3
 800447c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      break;
 8004480:	e0a6      	b.n	80045d0 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004482:	4b57      	ldr	r3, [pc, #348]	; (80045e0 <HAL_RCC_GetSysClockFreq+0x348>)
 8004484:	685b      	ldr	r3, [r3, #4]
 8004486:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800448a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800448e:	4b54      	ldr	r3, [pc, #336]	; (80045e0 <HAL_RCC_GetSysClockFreq+0x348>)
 8004490:	685b      	ldr	r3, [r3, #4]
 8004492:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004496:	2b00      	cmp	r3, #0
 8004498:	d02a      	beq.n	80044f0 <HAL_RCC_GetSysClockFreq+0x258>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800449a:	4b51      	ldr	r3, [pc, #324]	; (80045e0 <HAL_RCC_GetSysClockFreq+0x348>)
 800449c:	685b      	ldr	r3, [r3, #4]
 800449e:	099b      	lsrs	r3, r3, #6
 80044a0:	2200      	movs	r2, #0
 80044a2:	63bb      	str	r3, [r7, #56]	; 0x38
 80044a4:	63fa      	str	r2, [r7, #60]	; 0x3c
 80044a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80044a8:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80044ac:	2100      	movs	r1, #0
 80044ae:	4b4e      	ldr	r3, [pc, #312]	; (80045e8 <HAL_RCC_GetSysClockFreq+0x350>)
 80044b0:	fb03 f201 	mul.w	r2, r3, r1
 80044b4:	2300      	movs	r3, #0
 80044b6:	fb00 f303 	mul.w	r3, r0, r3
 80044ba:	4413      	add	r3, r2
 80044bc:	4a4a      	ldr	r2, [pc, #296]	; (80045e8 <HAL_RCC_GetSysClockFreq+0x350>)
 80044be:	fba0 1202 	umull	r1, r2, r0, r2
 80044c2:	677a      	str	r2, [r7, #116]	; 0x74
 80044c4:	460a      	mov	r2, r1
 80044c6:	673a      	str	r2, [r7, #112]	; 0x70
 80044c8:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 80044ca:	4413      	add	r3, r2
 80044cc:	677b      	str	r3, [r7, #116]	; 0x74
 80044ce:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80044d2:	2200      	movs	r2, #0
 80044d4:	633b      	str	r3, [r7, #48]	; 0x30
 80044d6:	637a      	str	r2, [r7, #52]	; 0x34
 80044d8:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80044dc:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	; 0x70
 80044e0:	f7fc fab0 	bl	8000a44 <__aeabi_uldivmod>
 80044e4:	4602      	mov	r2, r0
 80044e6:	460b      	mov	r3, r1
 80044e8:	4613      	mov	r3, r2
 80044ea:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80044ee:	e05b      	b.n	80045a8 <HAL_RCC_GetSysClockFreq+0x310>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80044f0:	4b3b      	ldr	r3, [pc, #236]	; (80045e0 <HAL_RCC_GetSysClockFreq+0x348>)
 80044f2:	685b      	ldr	r3, [r3, #4]
 80044f4:	099b      	lsrs	r3, r3, #6
 80044f6:	2200      	movs	r2, #0
 80044f8:	62bb      	str	r3, [r7, #40]	; 0x28
 80044fa:	62fa      	str	r2, [r7, #44]	; 0x2c
 80044fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80044fe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004502:	623b      	str	r3, [r7, #32]
 8004504:	2300      	movs	r3, #0
 8004506:	627b      	str	r3, [r7, #36]	; 0x24
 8004508:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800450c:	4642      	mov	r2, r8
 800450e:	464b      	mov	r3, r9
 8004510:	f04f 0000 	mov.w	r0, #0
 8004514:	f04f 0100 	mov.w	r1, #0
 8004518:	0159      	lsls	r1, r3, #5
 800451a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800451e:	0150      	lsls	r0, r2, #5
 8004520:	4602      	mov	r2, r0
 8004522:	460b      	mov	r3, r1
 8004524:	4641      	mov	r1, r8
 8004526:	ebb2 0a01 	subs.w	sl, r2, r1
 800452a:	4649      	mov	r1, r9
 800452c:	eb63 0b01 	sbc.w	fp, r3, r1
 8004530:	f04f 0200 	mov.w	r2, #0
 8004534:	f04f 0300 	mov.w	r3, #0
 8004538:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800453c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004540:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004544:	ebb2 040a 	subs.w	r4, r2, sl
 8004548:	eb63 050b 	sbc.w	r5, r3, fp
 800454c:	f04f 0200 	mov.w	r2, #0
 8004550:	f04f 0300 	mov.w	r3, #0
 8004554:	00eb      	lsls	r3, r5, #3
 8004556:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800455a:	00e2      	lsls	r2, r4, #3
 800455c:	4614      	mov	r4, r2
 800455e:	461d      	mov	r5, r3
 8004560:	4643      	mov	r3, r8
 8004562:	18e3      	adds	r3, r4, r3
 8004564:	603b      	str	r3, [r7, #0]
 8004566:	464b      	mov	r3, r9
 8004568:	eb45 0303 	adc.w	r3, r5, r3
 800456c:	607b      	str	r3, [r7, #4]
 800456e:	f04f 0200 	mov.w	r2, #0
 8004572:	f04f 0300 	mov.w	r3, #0
 8004576:	e9d7 4500 	ldrd	r4, r5, [r7]
 800457a:	4629      	mov	r1, r5
 800457c:	028b      	lsls	r3, r1, #10
 800457e:	4621      	mov	r1, r4
 8004580:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004584:	4621      	mov	r1, r4
 8004586:	028a      	lsls	r2, r1, #10
 8004588:	4610      	mov	r0, r2
 800458a:	4619      	mov	r1, r3
 800458c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004590:	2200      	movs	r2, #0
 8004592:	61bb      	str	r3, [r7, #24]
 8004594:	61fa      	str	r2, [r7, #28]
 8004596:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800459a:	f7fc fa53 	bl	8000a44 <__aeabi_uldivmod>
 800459e:	4602      	mov	r2, r0
 80045a0:	460b      	mov	r3, r1
 80045a2:	4613      	mov	r3, r2
 80045a4:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 80045a8:	4b0d      	ldr	r3, [pc, #52]	; (80045e0 <HAL_RCC_GetSysClockFreq+0x348>)
 80045aa:	685b      	ldr	r3, [r3, #4]
 80045ac:	0f1b      	lsrs	r3, r3, #28
 80045ae:	f003 0307 	and.w	r3, r3, #7
 80045b2:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84

      sysclockfreq = pllvco/pllr;
 80045b6:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80045ba:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80045be:	fbb2 f3f3 	udiv	r3, r2, r3
 80045c2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      break;
 80045c6:	e003      	b.n	80045d0 <HAL_RCC_GetSysClockFreq+0x338>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80045c8:	4b06      	ldr	r3, [pc, #24]	; (80045e4 <HAL_RCC_GetSysClockFreq+0x34c>)
 80045ca:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      break;
 80045ce:	bf00      	nop
    }
  }
  return sysclockfreq;
 80045d0:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
}
 80045d4:	4618      	mov	r0, r3
 80045d6:	3798      	adds	r7, #152	; 0x98
 80045d8:	46bd      	mov	sp, r7
 80045da:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80045de:	bf00      	nop
 80045e0:	40023800 	.word	0x40023800
 80045e4:	00f42400 	.word	0x00f42400
 80045e8:	017d7840 	.word	0x017d7840

080045ec <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80045ec:	b580      	push	{r7, lr}
 80045ee:	b086      	sub	sp, #24
 80045f0:	af00      	add	r7, sp, #0
 80045f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d101      	bne.n	80045fe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80045fa:	2301      	movs	r3, #1
 80045fc:	e28d      	b.n	8004b1a <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	f003 0301 	and.w	r3, r3, #1
 8004606:	2b00      	cmp	r3, #0
 8004608:	f000 8083 	beq.w	8004712 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 800460c:	4b94      	ldr	r3, [pc, #592]	; (8004860 <HAL_RCC_OscConfig+0x274>)
 800460e:	689b      	ldr	r3, [r3, #8]
 8004610:	f003 030c 	and.w	r3, r3, #12
 8004614:	2b04      	cmp	r3, #4
 8004616:	d019      	beq.n	800464c <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8004618:	4b91      	ldr	r3, [pc, #580]	; (8004860 <HAL_RCC_OscConfig+0x274>)
 800461a:	689b      	ldr	r3, [r3, #8]
 800461c:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8004620:	2b08      	cmp	r3, #8
 8004622:	d106      	bne.n	8004632 <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8004624:	4b8e      	ldr	r3, [pc, #568]	; (8004860 <HAL_RCC_OscConfig+0x274>)
 8004626:	685b      	ldr	r3, [r3, #4]
 8004628:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800462c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004630:	d00c      	beq.n	800464c <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004632:	4b8b      	ldr	r3, [pc, #556]	; (8004860 <HAL_RCC_OscConfig+0x274>)
 8004634:	689b      	ldr	r3, [r3, #8]
 8004636:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800463a:	2b0c      	cmp	r3, #12
 800463c:	d112      	bne.n	8004664 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800463e:	4b88      	ldr	r3, [pc, #544]	; (8004860 <HAL_RCC_OscConfig+0x274>)
 8004640:	685b      	ldr	r3, [r3, #4]
 8004642:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004646:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800464a:	d10b      	bne.n	8004664 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800464c:	4b84      	ldr	r3, [pc, #528]	; (8004860 <HAL_RCC_OscConfig+0x274>)
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004654:	2b00      	cmp	r3, #0
 8004656:	d05b      	beq.n	8004710 <HAL_RCC_OscConfig+0x124>
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	685b      	ldr	r3, [r3, #4]
 800465c:	2b00      	cmp	r3, #0
 800465e:	d157      	bne.n	8004710 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8004660:	2301      	movs	r3, #1
 8004662:	e25a      	b.n	8004b1a <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	685b      	ldr	r3, [r3, #4]
 8004668:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800466c:	d106      	bne.n	800467c <HAL_RCC_OscConfig+0x90>
 800466e:	4b7c      	ldr	r3, [pc, #496]	; (8004860 <HAL_RCC_OscConfig+0x274>)
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	4a7b      	ldr	r2, [pc, #492]	; (8004860 <HAL_RCC_OscConfig+0x274>)
 8004674:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004678:	6013      	str	r3, [r2, #0]
 800467a:	e01d      	b.n	80046b8 <HAL_RCC_OscConfig+0xcc>
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	685b      	ldr	r3, [r3, #4]
 8004680:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004684:	d10c      	bne.n	80046a0 <HAL_RCC_OscConfig+0xb4>
 8004686:	4b76      	ldr	r3, [pc, #472]	; (8004860 <HAL_RCC_OscConfig+0x274>)
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	4a75      	ldr	r2, [pc, #468]	; (8004860 <HAL_RCC_OscConfig+0x274>)
 800468c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004690:	6013      	str	r3, [r2, #0]
 8004692:	4b73      	ldr	r3, [pc, #460]	; (8004860 <HAL_RCC_OscConfig+0x274>)
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	4a72      	ldr	r2, [pc, #456]	; (8004860 <HAL_RCC_OscConfig+0x274>)
 8004698:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800469c:	6013      	str	r3, [r2, #0]
 800469e:	e00b      	b.n	80046b8 <HAL_RCC_OscConfig+0xcc>
 80046a0:	4b6f      	ldr	r3, [pc, #444]	; (8004860 <HAL_RCC_OscConfig+0x274>)
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	4a6e      	ldr	r2, [pc, #440]	; (8004860 <HAL_RCC_OscConfig+0x274>)
 80046a6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80046aa:	6013      	str	r3, [r2, #0]
 80046ac:	4b6c      	ldr	r3, [pc, #432]	; (8004860 <HAL_RCC_OscConfig+0x274>)
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	4a6b      	ldr	r2, [pc, #428]	; (8004860 <HAL_RCC_OscConfig+0x274>)
 80046b2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80046b6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	685b      	ldr	r3, [r3, #4]
 80046bc:	2b00      	cmp	r3, #0
 80046be:	d013      	beq.n	80046e8 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80046c0:	f7fe fc10 	bl	8002ee4 <HAL_GetTick>
 80046c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80046c6:	e008      	b.n	80046da <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80046c8:	f7fe fc0c 	bl	8002ee4 <HAL_GetTick>
 80046cc:	4602      	mov	r2, r0
 80046ce:	693b      	ldr	r3, [r7, #16]
 80046d0:	1ad3      	subs	r3, r2, r3
 80046d2:	2b64      	cmp	r3, #100	; 0x64
 80046d4:	d901      	bls.n	80046da <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80046d6:	2303      	movs	r3, #3
 80046d8:	e21f      	b.n	8004b1a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80046da:	4b61      	ldr	r3, [pc, #388]	; (8004860 <HAL_RCC_OscConfig+0x274>)
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d0f0      	beq.n	80046c8 <HAL_RCC_OscConfig+0xdc>
 80046e6:	e014      	b.n	8004712 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80046e8:	f7fe fbfc 	bl	8002ee4 <HAL_GetTick>
 80046ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80046ee:	e008      	b.n	8004702 <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80046f0:	f7fe fbf8 	bl	8002ee4 <HAL_GetTick>
 80046f4:	4602      	mov	r2, r0
 80046f6:	693b      	ldr	r3, [r7, #16]
 80046f8:	1ad3      	subs	r3, r2, r3
 80046fa:	2b64      	cmp	r3, #100	; 0x64
 80046fc:	d901      	bls.n	8004702 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 80046fe:	2303      	movs	r3, #3
 8004700:	e20b      	b.n	8004b1a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004702:	4b57      	ldr	r3, [pc, #348]	; (8004860 <HAL_RCC_OscConfig+0x274>)
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800470a:	2b00      	cmp	r3, #0
 800470c:	d1f0      	bne.n	80046f0 <HAL_RCC_OscConfig+0x104>
 800470e:	e000      	b.n	8004712 <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004710:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	f003 0302 	and.w	r3, r3, #2
 800471a:	2b00      	cmp	r3, #0
 800471c:	d06f      	beq.n	80047fe <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800471e:	4b50      	ldr	r3, [pc, #320]	; (8004860 <HAL_RCC_OscConfig+0x274>)
 8004720:	689b      	ldr	r3, [r3, #8]
 8004722:	f003 030c 	and.w	r3, r3, #12
 8004726:	2b00      	cmp	r3, #0
 8004728:	d017      	beq.n	800475a <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800472a:	4b4d      	ldr	r3, [pc, #308]	; (8004860 <HAL_RCC_OscConfig+0x274>)
 800472c:	689b      	ldr	r3, [r3, #8]
 800472e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8004732:	2b08      	cmp	r3, #8
 8004734:	d105      	bne.n	8004742 <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8004736:	4b4a      	ldr	r3, [pc, #296]	; (8004860 <HAL_RCC_OscConfig+0x274>)
 8004738:	685b      	ldr	r3, [r3, #4]
 800473a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800473e:	2b00      	cmp	r3, #0
 8004740:	d00b      	beq.n	800475a <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004742:	4b47      	ldr	r3, [pc, #284]	; (8004860 <HAL_RCC_OscConfig+0x274>)
 8004744:	689b      	ldr	r3, [r3, #8]
 8004746:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800474a:	2b0c      	cmp	r3, #12
 800474c:	d11c      	bne.n	8004788 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800474e:	4b44      	ldr	r3, [pc, #272]	; (8004860 <HAL_RCC_OscConfig+0x274>)
 8004750:	685b      	ldr	r3, [r3, #4]
 8004752:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004756:	2b00      	cmp	r3, #0
 8004758:	d116      	bne.n	8004788 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800475a:	4b41      	ldr	r3, [pc, #260]	; (8004860 <HAL_RCC_OscConfig+0x274>)
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	f003 0302 	and.w	r3, r3, #2
 8004762:	2b00      	cmp	r3, #0
 8004764:	d005      	beq.n	8004772 <HAL_RCC_OscConfig+0x186>
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	68db      	ldr	r3, [r3, #12]
 800476a:	2b01      	cmp	r3, #1
 800476c:	d001      	beq.n	8004772 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 800476e:	2301      	movs	r3, #1
 8004770:	e1d3      	b.n	8004b1a <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004772:	4b3b      	ldr	r3, [pc, #236]	; (8004860 <HAL_RCC_OscConfig+0x274>)
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	691b      	ldr	r3, [r3, #16]
 800477e:	00db      	lsls	r3, r3, #3
 8004780:	4937      	ldr	r1, [pc, #220]	; (8004860 <HAL_RCC_OscConfig+0x274>)
 8004782:	4313      	orrs	r3, r2
 8004784:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004786:	e03a      	b.n	80047fe <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	68db      	ldr	r3, [r3, #12]
 800478c:	2b00      	cmp	r3, #0
 800478e:	d020      	beq.n	80047d2 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004790:	4b34      	ldr	r3, [pc, #208]	; (8004864 <HAL_RCC_OscConfig+0x278>)
 8004792:	2201      	movs	r2, #1
 8004794:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004796:	f7fe fba5 	bl	8002ee4 <HAL_GetTick>
 800479a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800479c:	e008      	b.n	80047b0 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800479e:	f7fe fba1 	bl	8002ee4 <HAL_GetTick>
 80047a2:	4602      	mov	r2, r0
 80047a4:	693b      	ldr	r3, [r7, #16]
 80047a6:	1ad3      	subs	r3, r2, r3
 80047a8:	2b02      	cmp	r3, #2
 80047aa:	d901      	bls.n	80047b0 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 80047ac:	2303      	movs	r3, #3
 80047ae:	e1b4      	b.n	8004b1a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80047b0:	4b2b      	ldr	r3, [pc, #172]	; (8004860 <HAL_RCC_OscConfig+0x274>)
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	f003 0302 	and.w	r3, r3, #2
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d0f0      	beq.n	800479e <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80047bc:	4b28      	ldr	r3, [pc, #160]	; (8004860 <HAL_RCC_OscConfig+0x274>)
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	691b      	ldr	r3, [r3, #16]
 80047c8:	00db      	lsls	r3, r3, #3
 80047ca:	4925      	ldr	r1, [pc, #148]	; (8004860 <HAL_RCC_OscConfig+0x274>)
 80047cc:	4313      	orrs	r3, r2
 80047ce:	600b      	str	r3, [r1, #0]
 80047d0:	e015      	b.n	80047fe <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80047d2:	4b24      	ldr	r3, [pc, #144]	; (8004864 <HAL_RCC_OscConfig+0x278>)
 80047d4:	2200      	movs	r2, #0
 80047d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80047d8:	f7fe fb84 	bl	8002ee4 <HAL_GetTick>
 80047dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80047de:	e008      	b.n	80047f2 <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80047e0:	f7fe fb80 	bl	8002ee4 <HAL_GetTick>
 80047e4:	4602      	mov	r2, r0
 80047e6:	693b      	ldr	r3, [r7, #16]
 80047e8:	1ad3      	subs	r3, r2, r3
 80047ea:	2b02      	cmp	r3, #2
 80047ec:	d901      	bls.n	80047f2 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80047ee:	2303      	movs	r3, #3
 80047f0:	e193      	b.n	8004b1a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80047f2:	4b1b      	ldr	r3, [pc, #108]	; (8004860 <HAL_RCC_OscConfig+0x274>)
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	f003 0302 	and.w	r3, r3, #2
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d1f0      	bne.n	80047e0 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	f003 0308 	and.w	r3, r3, #8
 8004806:	2b00      	cmp	r3, #0
 8004808:	d036      	beq.n	8004878 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	695b      	ldr	r3, [r3, #20]
 800480e:	2b00      	cmp	r3, #0
 8004810:	d016      	beq.n	8004840 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004812:	4b15      	ldr	r3, [pc, #84]	; (8004868 <HAL_RCC_OscConfig+0x27c>)
 8004814:	2201      	movs	r2, #1
 8004816:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004818:	f7fe fb64 	bl	8002ee4 <HAL_GetTick>
 800481c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800481e:	e008      	b.n	8004832 <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004820:	f7fe fb60 	bl	8002ee4 <HAL_GetTick>
 8004824:	4602      	mov	r2, r0
 8004826:	693b      	ldr	r3, [r7, #16]
 8004828:	1ad3      	subs	r3, r2, r3
 800482a:	2b02      	cmp	r3, #2
 800482c:	d901      	bls.n	8004832 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 800482e:	2303      	movs	r3, #3
 8004830:	e173      	b.n	8004b1a <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004832:	4b0b      	ldr	r3, [pc, #44]	; (8004860 <HAL_RCC_OscConfig+0x274>)
 8004834:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004836:	f003 0302 	and.w	r3, r3, #2
 800483a:	2b00      	cmp	r3, #0
 800483c:	d0f0      	beq.n	8004820 <HAL_RCC_OscConfig+0x234>
 800483e:	e01b      	b.n	8004878 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004840:	4b09      	ldr	r3, [pc, #36]	; (8004868 <HAL_RCC_OscConfig+0x27c>)
 8004842:	2200      	movs	r2, #0
 8004844:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004846:	f7fe fb4d 	bl	8002ee4 <HAL_GetTick>
 800484a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800484c:	e00e      	b.n	800486c <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800484e:	f7fe fb49 	bl	8002ee4 <HAL_GetTick>
 8004852:	4602      	mov	r2, r0
 8004854:	693b      	ldr	r3, [r7, #16]
 8004856:	1ad3      	subs	r3, r2, r3
 8004858:	2b02      	cmp	r3, #2
 800485a:	d907      	bls.n	800486c <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 800485c:	2303      	movs	r3, #3
 800485e:	e15c      	b.n	8004b1a <HAL_RCC_OscConfig+0x52e>
 8004860:	40023800 	.word	0x40023800
 8004864:	42470000 	.word	0x42470000
 8004868:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800486c:	4b8a      	ldr	r3, [pc, #552]	; (8004a98 <HAL_RCC_OscConfig+0x4ac>)
 800486e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004870:	f003 0302 	and.w	r3, r3, #2
 8004874:	2b00      	cmp	r3, #0
 8004876:	d1ea      	bne.n	800484e <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	f003 0304 	and.w	r3, r3, #4
 8004880:	2b00      	cmp	r3, #0
 8004882:	f000 8097 	beq.w	80049b4 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004886:	2300      	movs	r3, #0
 8004888:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800488a:	4b83      	ldr	r3, [pc, #524]	; (8004a98 <HAL_RCC_OscConfig+0x4ac>)
 800488c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800488e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004892:	2b00      	cmp	r3, #0
 8004894:	d10f      	bne.n	80048b6 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004896:	2300      	movs	r3, #0
 8004898:	60bb      	str	r3, [r7, #8]
 800489a:	4b7f      	ldr	r3, [pc, #508]	; (8004a98 <HAL_RCC_OscConfig+0x4ac>)
 800489c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800489e:	4a7e      	ldr	r2, [pc, #504]	; (8004a98 <HAL_RCC_OscConfig+0x4ac>)
 80048a0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80048a4:	6413      	str	r3, [r2, #64]	; 0x40
 80048a6:	4b7c      	ldr	r3, [pc, #496]	; (8004a98 <HAL_RCC_OscConfig+0x4ac>)
 80048a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80048ae:	60bb      	str	r3, [r7, #8]
 80048b0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80048b2:	2301      	movs	r3, #1
 80048b4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80048b6:	4b79      	ldr	r3, [pc, #484]	; (8004a9c <HAL_RCC_OscConfig+0x4b0>)
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d118      	bne.n	80048f4 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80048c2:	4b76      	ldr	r3, [pc, #472]	; (8004a9c <HAL_RCC_OscConfig+0x4b0>)
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	4a75      	ldr	r2, [pc, #468]	; (8004a9c <HAL_RCC_OscConfig+0x4b0>)
 80048c8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80048cc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80048ce:	f7fe fb09 	bl	8002ee4 <HAL_GetTick>
 80048d2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80048d4:	e008      	b.n	80048e8 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80048d6:	f7fe fb05 	bl	8002ee4 <HAL_GetTick>
 80048da:	4602      	mov	r2, r0
 80048dc:	693b      	ldr	r3, [r7, #16]
 80048de:	1ad3      	subs	r3, r2, r3
 80048e0:	2b02      	cmp	r3, #2
 80048e2:	d901      	bls.n	80048e8 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80048e4:	2303      	movs	r3, #3
 80048e6:	e118      	b.n	8004b1a <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80048e8:	4b6c      	ldr	r3, [pc, #432]	; (8004a9c <HAL_RCC_OscConfig+0x4b0>)
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d0f0      	beq.n	80048d6 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	689b      	ldr	r3, [r3, #8]
 80048f8:	2b01      	cmp	r3, #1
 80048fa:	d106      	bne.n	800490a <HAL_RCC_OscConfig+0x31e>
 80048fc:	4b66      	ldr	r3, [pc, #408]	; (8004a98 <HAL_RCC_OscConfig+0x4ac>)
 80048fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004900:	4a65      	ldr	r2, [pc, #404]	; (8004a98 <HAL_RCC_OscConfig+0x4ac>)
 8004902:	f043 0301 	orr.w	r3, r3, #1
 8004906:	6713      	str	r3, [r2, #112]	; 0x70
 8004908:	e01c      	b.n	8004944 <HAL_RCC_OscConfig+0x358>
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	689b      	ldr	r3, [r3, #8]
 800490e:	2b05      	cmp	r3, #5
 8004910:	d10c      	bne.n	800492c <HAL_RCC_OscConfig+0x340>
 8004912:	4b61      	ldr	r3, [pc, #388]	; (8004a98 <HAL_RCC_OscConfig+0x4ac>)
 8004914:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004916:	4a60      	ldr	r2, [pc, #384]	; (8004a98 <HAL_RCC_OscConfig+0x4ac>)
 8004918:	f043 0304 	orr.w	r3, r3, #4
 800491c:	6713      	str	r3, [r2, #112]	; 0x70
 800491e:	4b5e      	ldr	r3, [pc, #376]	; (8004a98 <HAL_RCC_OscConfig+0x4ac>)
 8004920:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004922:	4a5d      	ldr	r2, [pc, #372]	; (8004a98 <HAL_RCC_OscConfig+0x4ac>)
 8004924:	f043 0301 	orr.w	r3, r3, #1
 8004928:	6713      	str	r3, [r2, #112]	; 0x70
 800492a:	e00b      	b.n	8004944 <HAL_RCC_OscConfig+0x358>
 800492c:	4b5a      	ldr	r3, [pc, #360]	; (8004a98 <HAL_RCC_OscConfig+0x4ac>)
 800492e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004930:	4a59      	ldr	r2, [pc, #356]	; (8004a98 <HAL_RCC_OscConfig+0x4ac>)
 8004932:	f023 0301 	bic.w	r3, r3, #1
 8004936:	6713      	str	r3, [r2, #112]	; 0x70
 8004938:	4b57      	ldr	r3, [pc, #348]	; (8004a98 <HAL_RCC_OscConfig+0x4ac>)
 800493a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800493c:	4a56      	ldr	r2, [pc, #344]	; (8004a98 <HAL_RCC_OscConfig+0x4ac>)
 800493e:	f023 0304 	bic.w	r3, r3, #4
 8004942:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	689b      	ldr	r3, [r3, #8]
 8004948:	2b00      	cmp	r3, #0
 800494a:	d015      	beq.n	8004978 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800494c:	f7fe faca 	bl	8002ee4 <HAL_GetTick>
 8004950:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004952:	e00a      	b.n	800496a <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004954:	f7fe fac6 	bl	8002ee4 <HAL_GetTick>
 8004958:	4602      	mov	r2, r0
 800495a:	693b      	ldr	r3, [r7, #16]
 800495c:	1ad3      	subs	r3, r2, r3
 800495e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004962:	4293      	cmp	r3, r2
 8004964:	d901      	bls.n	800496a <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8004966:	2303      	movs	r3, #3
 8004968:	e0d7      	b.n	8004b1a <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800496a:	4b4b      	ldr	r3, [pc, #300]	; (8004a98 <HAL_RCC_OscConfig+0x4ac>)
 800496c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800496e:	f003 0302 	and.w	r3, r3, #2
 8004972:	2b00      	cmp	r3, #0
 8004974:	d0ee      	beq.n	8004954 <HAL_RCC_OscConfig+0x368>
 8004976:	e014      	b.n	80049a2 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004978:	f7fe fab4 	bl	8002ee4 <HAL_GetTick>
 800497c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800497e:	e00a      	b.n	8004996 <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004980:	f7fe fab0 	bl	8002ee4 <HAL_GetTick>
 8004984:	4602      	mov	r2, r0
 8004986:	693b      	ldr	r3, [r7, #16]
 8004988:	1ad3      	subs	r3, r2, r3
 800498a:	f241 3288 	movw	r2, #5000	; 0x1388
 800498e:	4293      	cmp	r3, r2
 8004990:	d901      	bls.n	8004996 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8004992:	2303      	movs	r3, #3
 8004994:	e0c1      	b.n	8004b1a <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004996:	4b40      	ldr	r3, [pc, #256]	; (8004a98 <HAL_RCC_OscConfig+0x4ac>)
 8004998:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800499a:	f003 0302 	and.w	r3, r3, #2
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d1ee      	bne.n	8004980 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80049a2:	7dfb      	ldrb	r3, [r7, #23]
 80049a4:	2b01      	cmp	r3, #1
 80049a6:	d105      	bne.n	80049b4 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80049a8:	4b3b      	ldr	r3, [pc, #236]	; (8004a98 <HAL_RCC_OscConfig+0x4ac>)
 80049aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049ac:	4a3a      	ldr	r2, [pc, #232]	; (8004a98 <HAL_RCC_OscConfig+0x4ac>)
 80049ae:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80049b2:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	699b      	ldr	r3, [r3, #24]
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	f000 80ad 	beq.w	8004b18 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80049be:	4b36      	ldr	r3, [pc, #216]	; (8004a98 <HAL_RCC_OscConfig+0x4ac>)
 80049c0:	689b      	ldr	r3, [r3, #8]
 80049c2:	f003 030c 	and.w	r3, r3, #12
 80049c6:	2b08      	cmp	r3, #8
 80049c8:	d060      	beq.n	8004a8c <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	699b      	ldr	r3, [r3, #24]
 80049ce:	2b02      	cmp	r3, #2
 80049d0:	d145      	bne.n	8004a5e <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80049d2:	4b33      	ldr	r3, [pc, #204]	; (8004aa0 <HAL_RCC_OscConfig+0x4b4>)
 80049d4:	2200      	movs	r2, #0
 80049d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80049d8:	f7fe fa84 	bl	8002ee4 <HAL_GetTick>
 80049dc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80049de:	e008      	b.n	80049f2 <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80049e0:	f7fe fa80 	bl	8002ee4 <HAL_GetTick>
 80049e4:	4602      	mov	r2, r0
 80049e6:	693b      	ldr	r3, [r7, #16]
 80049e8:	1ad3      	subs	r3, r2, r3
 80049ea:	2b02      	cmp	r3, #2
 80049ec:	d901      	bls.n	80049f2 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 80049ee:	2303      	movs	r3, #3
 80049f0:	e093      	b.n	8004b1a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80049f2:	4b29      	ldr	r3, [pc, #164]	; (8004a98 <HAL_RCC_OscConfig+0x4ac>)
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d1f0      	bne.n	80049e0 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	69da      	ldr	r2, [r3, #28]
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	6a1b      	ldr	r3, [r3, #32]
 8004a06:	431a      	orrs	r2, r3
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a0c:	019b      	lsls	r3, r3, #6
 8004a0e:	431a      	orrs	r2, r3
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a14:	085b      	lsrs	r3, r3, #1
 8004a16:	3b01      	subs	r3, #1
 8004a18:	041b      	lsls	r3, r3, #16
 8004a1a:	431a      	orrs	r2, r3
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a20:	061b      	lsls	r3, r3, #24
 8004a22:	431a      	orrs	r2, r3
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a28:	071b      	lsls	r3, r3, #28
 8004a2a:	491b      	ldr	r1, [pc, #108]	; (8004a98 <HAL_RCC_OscConfig+0x4ac>)
 8004a2c:	4313      	orrs	r3, r2
 8004a2e:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004a30:	4b1b      	ldr	r3, [pc, #108]	; (8004aa0 <HAL_RCC_OscConfig+0x4b4>)
 8004a32:	2201      	movs	r2, #1
 8004a34:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a36:	f7fe fa55 	bl	8002ee4 <HAL_GetTick>
 8004a3a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004a3c:	e008      	b.n	8004a50 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004a3e:	f7fe fa51 	bl	8002ee4 <HAL_GetTick>
 8004a42:	4602      	mov	r2, r0
 8004a44:	693b      	ldr	r3, [r7, #16]
 8004a46:	1ad3      	subs	r3, r2, r3
 8004a48:	2b02      	cmp	r3, #2
 8004a4a:	d901      	bls.n	8004a50 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8004a4c:	2303      	movs	r3, #3
 8004a4e:	e064      	b.n	8004b1a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004a50:	4b11      	ldr	r3, [pc, #68]	; (8004a98 <HAL_RCC_OscConfig+0x4ac>)
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	d0f0      	beq.n	8004a3e <HAL_RCC_OscConfig+0x452>
 8004a5c:	e05c      	b.n	8004b18 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004a5e:	4b10      	ldr	r3, [pc, #64]	; (8004aa0 <HAL_RCC_OscConfig+0x4b4>)
 8004a60:	2200      	movs	r2, #0
 8004a62:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a64:	f7fe fa3e 	bl	8002ee4 <HAL_GetTick>
 8004a68:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004a6a:	e008      	b.n	8004a7e <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004a6c:	f7fe fa3a 	bl	8002ee4 <HAL_GetTick>
 8004a70:	4602      	mov	r2, r0
 8004a72:	693b      	ldr	r3, [r7, #16]
 8004a74:	1ad3      	subs	r3, r2, r3
 8004a76:	2b02      	cmp	r3, #2
 8004a78:	d901      	bls.n	8004a7e <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8004a7a:	2303      	movs	r3, #3
 8004a7c:	e04d      	b.n	8004b1a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004a7e:	4b06      	ldr	r3, [pc, #24]	; (8004a98 <HAL_RCC_OscConfig+0x4ac>)
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d1f0      	bne.n	8004a6c <HAL_RCC_OscConfig+0x480>
 8004a8a:	e045      	b.n	8004b18 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	699b      	ldr	r3, [r3, #24]
 8004a90:	2b01      	cmp	r3, #1
 8004a92:	d107      	bne.n	8004aa4 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8004a94:	2301      	movs	r3, #1
 8004a96:	e040      	b.n	8004b1a <HAL_RCC_OscConfig+0x52e>
 8004a98:	40023800 	.word	0x40023800
 8004a9c:	40007000 	.word	0x40007000
 8004aa0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004aa4:	4b1f      	ldr	r3, [pc, #124]	; (8004b24 <HAL_RCC_OscConfig+0x538>)
 8004aa6:	685b      	ldr	r3, [r3, #4]
 8004aa8:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	699b      	ldr	r3, [r3, #24]
 8004aae:	2b01      	cmp	r3, #1
 8004ab0:	d030      	beq.n	8004b14 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004abc:	429a      	cmp	r2, r3
 8004abe:	d129      	bne.n	8004b14 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004aca:	429a      	cmp	r2, r3
 8004acc:	d122      	bne.n	8004b14 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004ace:	68fa      	ldr	r2, [r7, #12]
 8004ad0:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004ad4:	4013      	ands	r3, r2
 8004ad6:	687a      	ldr	r2, [r7, #4]
 8004ad8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004ada:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004adc:	4293      	cmp	r3, r2
 8004ade:	d119      	bne.n	8004b14 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004aea:	085b      	lsrs	r3, r3, #1
 8004aec:	3b01      	subs	r3, #1
 8004aee:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004af0:	429a      	cmp	r2, r3
 8004af2:	d10f      	bne.n	8004b14 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004afe:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004b00:	429a      	cmp	r2, r3
 8004b02:	d107      	bne.n	8004b14 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b0e:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004b10:	429a      	cmp	r2, r3
 8004b12:	d001      	beq.n	8004b18 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8004b14:	2301      	movs	r3, #1
 8004b16:	e000      	b.n	8004b1a <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8004b18:	2300      	movs	r3, #0
}
 8004b1a:	4618      	mov	r0, r3
 8004b1c:	3718      	adds	r7, #24
 8004b1e:	46bd      	mov	sp, r7
 8004b20:	bd80      	pop	{r7, pc}
 8004b22:	bf00      	nop
 8004b24:	40023800 	.word	0x40023800

08004b28 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004b28:	b580      	push	{r7, lr}
 8004b2a:	b082      	sub	sp, #8
 8004b2c:	af00      	add	r7, sp, #0
 8004b2e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d101      	bne.n	8004b3a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004b36:	2301      	movs	r3, #1
 8004b38:	e041      	b.n	8004bbe <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004b40:	b2db      	uxtb	r3, r3
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d106      	bne.n	8004b54 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	2200      	movs	r2, #0
 8004b4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004b4e:	6878      	ldr	r0, [r7, #4]
 8004b50:	f7fd fd1a 	bl	8002588 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	2202      	movs	r2, #2
 8004b58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	681a      	ldr	r2, [r3, #0]
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	3304      	adds	r3, #4
 8004b64:	4619      	mov	r1, r3
 8004b66:	4610      	mov	r0, r2
 8004b68:	f000 fa96 	bl	8005098 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	2201      	movs	r2, #1
 8004b70:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	2201      	movs	r2, #1
 8004b78:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	2201      	movs	r2, #1
 8004b80:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	2201      	movs	r2, #1
 8004b88:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	2201      	movs	r2, #1
 8004b90:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	2201      	movs	r2, #1
 8004b98:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	2201      	movs	r2, #1
 8004ba0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	2201      	movs	r2, #1
 8004ba8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	2201      	movs	r2, #1
 8004bb0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	2201      	movs	r2, #1
 8004bb8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004bbc:	2300      	movs	r3, #0
}
 8004bbe:	4618      	mov	r0, r3
 8004bc0:	3708      	adds	r7, #8
 8004bc2:	46bd      	mov	sp, r7
 8004bc4:	bd80      	pop	{r7, pc}
	...

08004bc8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004bc8:	b480      	push	{r7}
 8004bca:	b085      	sub	sp, #20
 8004bcc:	af00      	add	r7, sp, #0
 8004bce:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004bd6:	b2db      	uxtb	r3, r3
 8004bd8:	2b01      	cmp	r3, #1
 8004bda:	d001      	beq.n	8004be0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004bdc:	2301      	movs	r3, #1
 8004bde:	e04e      	b.n	8004c7e <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	2202      	movs	r2, #2
 8004be4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	68da      	ldr	r2, [r3, #12]
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	f042 0201 	orr.w	r2, r2, #1
 8004bf6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	4a23      	ldr	r2, [pc, #140]	; (8004c8c <HAL_TIM_Base_Start_IT+0xc4>)
 8004bfe:	4293      	cmp	r3, r2
 8004c00:	d022      	beq.n	8004c48 <HAL_TIM_Base_Start_IT+0x80>
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004c0a:	d01d      	beq.n	8004c48 <HAL_TIM_Base_Start_IT+0x80>
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	4a1f      	ldr	r2, [pc, #124]	; (8004c90 <HAL_TIM_Base_Start_IT+0xc8>)
 8004c12:	4293      	cmp	r3, r2
 8004c14:	d018      	beq.n	8004c48 <HAL_TIM_Base_Start_IT+0x80>
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	4a1e      	ldr	r2, [pc, #120]	; (8004c94 <HAL_TIM_Base_Start_IT+0xcc>)
 8004c1c:	4293      	cmp	r3, r2
 8004c1e:	d013      	beq.n	8004c48 <HAL_TIM_Base_Start_IT+0x80>
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	4a1c      	ldr	r2, [pc, #112]	; (8004c98 <HAL_TIM_Base_Start_IT+0xd0>)
 8004c26:	4293      	cmp	r3, r2
 8004c28:	d00e      	beq.n	8004c48 <HAL_TIM_Base_Start_IT+0x80>
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	4a1b      	ldr	r2, [pc, #108]	; (8004c9c <HAL_TIM_Base_Start_IT+0xd4>)
 8004c30:	4293      	cmp	r3, r2
 8004c32:	d009      	beq.n	8004c48 <HAL_TIM_Base_Start_IT+0x80>
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	4a19      	ldr	r2, [pc, #100]	; (8004ca0 <HAL_TIM_Base_Start_IT+0xd8>)
 8004c3a:	4293      	cmp	r3, r2
 8004c3c:	d004      	beq.n	8004c48 <HAL_TIM_Base_Start_IT+0x80>
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	4a18      	ldr	r2, [pc, #96]	; (8004ca4 <HAL_TIM_Base_Start_IT+0xdc>)
 8004c44:	4293      	cmp	r3, r2
 8004c46:	d111      	bne.n	8004c6c <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	689b      	ldr	r3, [r3, #8]
 8004c4e:	f003 0307 	and.w	r3, r3, #7
 8004c52:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	2b06      	cmp	r3, #6
 8004c58:	d010      	beq.n	8004c7c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	681a      	ldr	r2, [r3, #0]
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	f042 0201 	orr.w	r2, r2, #1
 8004c68:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004c6a:	e007      	b.n	8004c7c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	681a      	ldr	r2, [r3, #0]
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	f042 0201 	orr.w	r2, r2, #1
 8004c7a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004c7c:	2300      	movs	r3, #0
}
 8004c7e:	4618      	mov	r0, r3
 8004c80:	3714      	adds	r7, #20
 8004c82:	46bd      	mov	sp, r7
 8004c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c88:	4770      	bx	lr
 8004c8a:	bf00      	nop
 8004c8c:	40010000 	.word	0x40010000
 8004c90:	40000400 	.word	0x40000400
 8004c94:	40000800 	.word	0x40000800
 8004c98:	40000c00 	.word	0x40000c00
 8004c9c:	40010400 	.word	0x40010400
 8004ca0:	40014000 	.word	0x40014000
 8004ca4:	40001800 	.word	0x40001800

08004ca8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004ca8:	b580      	push	{r7, lr}
 8004caa:	b082      	sub	sp, #8
 8004cac:	af00      	add	r7, sp, #0
 8004cae:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	691b      	ldr	r3, [r3, #16]
 8004cb6:	f003 0302 	and.w	r3, r3, #2
 8004cba:	2b02      	cmp	r3, #2
 8004cbc:	d122      	bne.n	8004d04 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	68db      	ldr	r3, [r3, #12]
 8004cc4:	f003 0302 	and.w	r3, r3, #2
 8004cc8:	2b02      	cmp	r3, #2
 8004cca:	d11b      	bne.n	8004d04 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	f06f 0202 	mvn.w	r2, #2
 8004cd4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	2201      	movs	r2, #1
 8004cda:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	699b      	ldr	r3, [r3, #24]
 8004ce2:	f003 0303 	and.w	r3, r3, #3
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d003      	beq.n	8004cf2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004cea:	6878      	ldr	r0, [r7, #4]
 8004cec:	f000 f9b5 	bl	800505a <HAL_TIM_IC_CaptureCallback>
 8004cf0:	e005      	b.n	8004cfe <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004cf2:	6878      	ldr	r0, [r7, #4]
 8004cf4:	f000 f9a7 	bl	8005046 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004cf8:	6878      	ldr	r0, [r7, #4]
 8004cfa:	f000 f9b8 	bl	800506e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	2200      	movs	r2, #0
 8004d02:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	691b      	ldr	r3, [r3, #16]
 8004d0a:	f003 0304 	and.w	r3, r3, #4
 8004d0e:	2b04      	cmp	r3, #4
 8004d10:	d122      	bne.n	8004d58 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	68db      	ldr	r3, [r3, #12]
 8004d18:	f003 0304 	and.w	r3, r3, #4
 8004d1c:	2b04      	cmp	r3, #4
 8004d1e:	d11b      	bne.n	8004d58 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	f06f 0204 	mvn.w	r2, #4
 8004d28:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	2202      	movs	r2, #2
 8004d2e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	699b      	ldr	r3, [r3, #24]
 8004d36:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	d003      	beq.n	8004d46 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004d3e:	6878      	ldr	r0, [r7, #4]
 8004d40:	f000 f98b 	bl	800505a <HAL_TIM_IC_CaptureCallback>
 8004d44:	e005      	b.n	8004d52 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004d46:	6878      	ldr	r0, [r7, #4]
 8004d48:	f000 f97d 	bl	8005046 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004d4c:	6878      	ldr	r0, [r7, #4]
 8004d4e:	f000 f98e 	bl	800506e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	2200      	movs	r2, #0
 8004d56:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	691b      	ldr	r3, [r3, #16]
 8004d5e:	f003 0308 	and.w	r3, r3, #8
 8004d62:	2b08      	cmp	r3, #8
 8004d64:	d122      	bne.n	8004dac <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	68db      	ldr	r3, [r3, #12]
 8004d6c:	f003 0308 	and.w	r3, r3, #8
 8004d70:	2b08      	cmp	r3, #8
 8004d72:	d11b      	bne.n	8004dac <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	f06f 0208 	mvn.w	r2, #8
 8004d7c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	2204      	movs	r2, #4
 8004d82:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	69db      	ldr	r3, [r3, #28]
 8004d8a:	f003 0303 	and.w	r3, r3, #3
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	d003      	beq.n	8004d9a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004d92:	6878      	ldr	r0, [r7, #4]
 8004d94:	f000 f961 	bl	800505a <HAL_TIM_IC_CaptureCallback>
 8004d98:	e005      	b.n	8004da6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004d9a:	6878      	ldr	r0, [r7, #4]
 8004d9c:	f000 f953 	bl	8005046 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004da0:	6878      	ldr	r0, [r7, #4]
 8004da2:	f000 f964 	bl	800506e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	2200      	movs	r2, #0
 8004daa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	691b      	ldr	r3, [r3, #16]
 8004db2:	f003 0310 	and.w	r3, r3, #16
 8004db6:	2b10      	cmp	r3, #16
 8004db8:	d122      	bne.n	8004e00 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	68db      	ldr	r3, [r3, #12]
 8004dc0:	f003 0310 	and.w	r3, r3, #16
 8004dc4:	2b10      	cmp	r3, #16
 8004dc6:	d11b      	bne.n	8004e00 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	f06f 0210 	mvn.w	r2, #16
 8004dd0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	2208      	movs	r2, #8
 8004dd6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	69db      	ldr	r3, [r3, #28]
 8004dde:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d003      	beq.n	8004dee <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004de6:	6878      	ldr	r0, [r7, #4]
 8004de8:	f000 f937 	bl	800505a <HAL_TIM_IC_CaptureCallback>
 8004dec:	e005      	b.n	8004dfa <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004dee:	6878      	ldr	r0, [r7, #4]
 8004df0:	f000 f929 	bl	8005046 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004df4:	6878      	ldr	r0, [r7, #4]
 8004df6:	f000 f93a 	bl	800506e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	2200      	movs	r2, #0
 8004dfe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	691b      	ldr	r3, [r3, #16]
 8004e06:	f003 0301 	and.w	r3, r3, #1
 8004e0a:	2b01      	cmp	r3, #1
 8004e0c:	d10e      	bne.n	8004e2c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	68db      	ldr	r3, [r3, #12]
 8004e14:	f003 0301 	and.w	r3, r3, #1
 8004e18:	2b01      	cmp	r3, #1
 8004e1a:	d107      	bne.n	8004e2c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	f06f 0201 	mvn.w	r2, #1
 8004e24:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004e26:	6878      	ldr	r0, [r7, #4]
 8004e28:	f7fc ffde 	bl	8001de8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	691b      	ldr	r3, [r3, #16]
 8004e32:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004e36:	2b80      	cmp	r3, #128	; 0x80
 8004e38:	d10e      	bne.n	8004e58 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	68db      	ldr	r3, [r3, #12]
 8004e40:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004e44:	2b80      	cmp	r3, #128	; 0x80
 8004e46:	d107      	bne.n	8004e58 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004e50:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004e52:	6878      	ldr	r0, [r7, #4]
 8004e54:	f000 fa64 	bl	8005320 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	691b      	ldr	r3, [r3, #16]
 8004e5e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e62:	2b40      	cmp	r3, #64	; 0x40
 8004e64:	d10e      	bne.n	8004e84 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	68db      	ldr	r3, [r3, #12]
 8004e6c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e70:	2b40      	cmp	r3, #64	; 0x40
 8004e72:	d107      	bne.n	8004e84 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004e7c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004e7e:	6878      	ldr	r0, [r7, #4]
 8004e80:	f000 f8ff 	bl	8005082 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	691b      	ldr	r3, [r3, #16]
 8004e8a:	f003 0320 	and.w	r3, r3, #32
 8004e8e:	2b20      	cmp	r3, #32
 8004e90:	d10e      	bne.n	8004eb0 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	68db      	ldr	r3, [r3, #12]
 8004e98:	f003 0320 	and.w	r3, r3, #32
 8004e9c:	2b20      	cmp	r3, #32
 8004e9e:	d107      	bne.n	8004eb0 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	f06f 0220 	mvn.w	r2, #32
 8004ea8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004eaa:	6878      	ldr	r0, [r7, #4]
 8004eac:	f000 fa2e 	bl	800530c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004eb0:	bf00      	nop
 8004eb2:	3708      	adds	r7, #8
 8004eb4:	46bd      	mov	sp, r7
 8004eb6:	bd80      	pop	{r7, pc}

08004eb8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004eb8:	b580      	push	{r7, lr}
 8004eba:	b084      	sub	sp, #16
 8004ebc:	af00      	add	r7, sp, #0
 8004ebe:	6078      	str	r0, [r7, #4]
 8004ec0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004ec2:	2300      	movs	r3, #0
 8004ec4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004ecc:	2b01      	cmp	r3, #1
 8004ece:	d101      	bne.n	8004ed4 <HAL_TIM_ConfigClockSource+0x1c>
 8004ed0:	2302      	movs	r3, #2
 8004ed2:	e0b4      	b.n	800503e <HAL_TIM_ConfigClockSource+0x186>
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	2201      	movs	r2, #1
 8004ed8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	2202      	movs	r2, #2
 8004ee0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	689b      	ldr	r3, [r3, #8]
 8004eea:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004eec:	68bb      	ldr	r3, [r7, #8]
 8004eee:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004ef2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004ef4:	68bb      	ldr	r3, [r7, #8]
 8004ef6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004efa:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	68ba      	ldr	r2, [r7, #8]
 8004f02:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004f04:	683b      	ldr	r3, [r7, #0]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004f0c:	d03e      	beq.n	8004f8c <HAL_TIM_ConfigClockSource+0xd4>
 8004f0e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004f12:	f200 8087 	bhi.w	8005024 <HAL_TIM_ConfigClockSource+0x16c>
 8004f16:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004f1a:	f000 8086 	beq.w	800502a <HAL_TIM_ConfigClockSource+0x172>
 8004f1e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004f22:	d87f      	bhi.n	8005024 <HAL_TIM_ConfigClockSource+0x16c>
 8004f24:	2b70      	cmp	r3, #112	; 0x70
 8004f26:	d01a      	beq.n	8004f5e <HAL_TIM_ConfigClockSource+0xa6>
 8004f28:	2b70      	cmp	r3, #112	; 0x70
 8004f2a:	d87b      	bhi.n	8005024 <HAL_TIM_ConfigClockSource+0x16c>
 8004f2c:	2b60      	cmp	r3, #96	; 0x60
 8004f2e:	d050      	beq.n	8004fd2 <HAL_TIM_ConfigClockSource+0x11a>
 8004f30:	2b60      	cmp	r3, #96	; 0x60
 8004f32:	d877      	bhi.n	8005024 <HAL_TIM_ConfigClockSource+0x16c>
 8004f34:	2b50      	cmp	r3, #80	; 0x50
 8004f36:	d03c      	beq.n	8004fb2 <HAL_TIM_ConfigClockSource+0xfa>
 8004f38:	2b50      	cmp	r3, #80	; 0x50
 8004f3a:	d873      	bhi.n	8005024 <HAL_TIM_ConfigClockSource+0x16c>
 8004f3c:	2b40      	cmp	r3, #64	; 0x40
 8004f3e:	d058      	beq.n	8004ff2 <HAL_TIM_ConfigClockSource+0x13a>
 8004f40:	2b40      	cmp	r3, #64	; 0x40
 8004f42:	d86f      	bhi.n	8005024 <HAL_TIM_ConfigClockSource+0x16c>
 8004f44:	2b30      	cmp	r3, #48	; 0x30
 8004f46:	d064      	beq.n	8005012 <HAL_TIM_ConfigClockSource+0x15a>
 8004f48:	2b30      	cmp	r3, #48	; 0x30
 8004f4a:	d86b      	bhi.n	8005024 <HAL_TIM_ConfigClockSource+0x16c>
 8004f4c:	2b20      	cmp	r3, #32
 8004f4e:	d060      	beq.n	8005012 <HAL_TIM_ConfigClockSource+0x15a>
 8004f50:	2b20      	cmp	r3, #32
 8004f52:	d867      	bhi.n	8005024 <HAL_TIM_ConfigClockSource+0x16c>
 8004f54:	2b00      	cmp	r3, #0
 8004f56:	d05c      	beq.n	8005012 <HAL_TIM_ConfigClockSource+0x15a>
 8004f58:	2b10      	cmp	r3, #16
 8004f5a:	d05a      	beq.n	8005012 <HAL_TIM_ConfigClockSource+0x15a>
 8004f5c:	e062      	b.n	8005024 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	6818      	ldr	r0, [r3, #0]
 8004f62:	683b      	ldr	r3, [r7, #0]
 8004f64:	6899      	ldr	r1, [r3, #8]
 8004f66:	683b      	ldr	r3, [r7, #0]
 8004f68:	685a      	ldr	r2, [r3, #4]
 8004f6a:	683b      	ldr	r3, [r7, #0]
 8004f6c:	68db      	ldr	r3, [r3, #12]
 8004f6e:	f000 f9ad 	bl	80052cc <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	689b      	ldr	r3, [r3, #8]
 8004f78:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004f7a:	68bb      	ldr	r3, [r7, #8]
 8004f7c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004f80:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	68ba      	ldr	r2, [r7, #8]
 8004f88:	609a      	str	r2, [r3, #8]
      break;
 8004f8a:	e04f      	b.n	800502c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	6818      	ldr	r0, [r3, #0]
 8004f90:	683b      	ldr	r3, [r7, #0]
 8004f92:	6899      	ldr	r1, [r3, #8]
 8004f94:	683b      	ldr	r3, [r7, #0]
 8004f96:	685a      	ldr	r2, [r3, #4]
 8004f98:	683b      	ldr	r3, [r7, #0]
 8004f9a:	68db      	ldr	r3, [r3, #12]
 8004f9c:	f000 f996 	bl	80052cc <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	689a      	ldr	r2, [r3, #8]
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004fae:	609a      	str	r2, [r3, #8]
      break;
 8004fb0:	e03c      	b.n	800502c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	6818      	ldr	r0, [r3, #0]
 8004fb6:	683b      	ldr	r3, [r7, #0]
 8004fb8:	6859      	ldr	r1, [r3, #4]
 8004fba:	683b      	ldr	r3, [r7, #0]
 8004fbc:	68db      	ldr	r3, [r3, #12]
 8004fbe:	461a      	mov	r2, r3
 8004fc0:	f000 f90a 	bl	80051d8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	2150      	movs	r1, #80	; 0x50
 8004fca:	4618      	mov	r0, r3
 8004fcc:	f000 f963 	bl	8005296 <TIM_ITRx_SetConfig>
      break;
 8004fd0:	e02c      	b.n	800502c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	6818      	ldr	r0, [r3, #0]
 8004fd6:	683b      	ldr	r3, [r7, #0]
 8004fd8:	6859      	ldr	r1, [r3, #4]
 8004fda:	683b      	ldr	r3, [r7, #0]
 8004fdc:	68db      	ldr	r3, [r3, #12]
 8004fde:	461a      	mov	r2, r3
 8004fe0:	f000 f929 	bl	8005236 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	2160      	movs	r1, #96	; 0x60
 8004fea:	4618      	mov	r0, r3
 8004fec:	f000 f953 	bl	8005296 <TIM_ITRx_SetConfig>
      break;
 8004ff0:	e01c      	b.n	800502c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	6818      	ldr	r0, [r3, #0]
 8004ff6:	683b      	ldr	r3, [r7, #0]
 8004ff8:	6859      	ldr	r1, [r3, #4]
 8004ffa:	683b      	ldr	r3, [r7, #0]
 8004ffc:	68db      	ldr	r3, [r3, #12]
 8004ffe:	461a      	mov	r2, r3
 8005000:	f000 f8ea 	bl	80051d8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	2140      	movs	r1, #64	; 0x40
 800500a:	4618      	mov	r0, r3
 800500c:	f000 f943 	bl	8005296 <TIM_ITRx_SetConfig>
      break;
 8005010:	e00c      	b.n	800502c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	681a      	ldr	r2, [r3, #0]
 8005016:	683b      	ldr	r3, [r7, #0]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	4619      	mov	r1, r3
 800501c:	4610      	mov	r0, r2
 800501e:	f000 f93a 	bl	8005296 <TIM_ITRx_SetConfig>
      break;
 8005022:	e003      	b.n	800502c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005024:	2301      	movs	r3, #1
 8005026:	73fb      	strb	r3, [r7, #15]
      break;
 8005028:	e000      	b.n	800502c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800502a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	2201      	movs	r2, #1
 8005030:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	2200      	movs	r2, #0
 8005038:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800503c:	7bfb      	ldrb	r3, [r7, #15]
}
 800503e:	4618      	mov	r0, r3
 8005040:	3710      	adds	r7, #16
 8005042:	46bd      	mov	sp, r7
 8005044:	bd80      	pop	{r7, pc}

08005046 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005046:	b480      	push	{r7}
 8005048:	b083      	sub	sp, #12
 800504a:	af00      	add	r7, sp, #0
 800504c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800504e:	bf00      	nop
 8005050:	370c      	adds	r7, #12
 8005052:	46bd      	mov	sp, r7
 8005054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005058:	4770      	bx	lr

0800505a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800505a:	b480      	push	{r7}
 800505c:	b083      	sub	sp, #12
 800505e:	af00      	add	r7, sp, #0
 8005060:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005062:	bf00      	nop
 8005064:	370c      	adds	r7, #12
 8005066:	46bd      	mov	sp, r7
 8005068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800506c:	4770      	bx	lr

0800506e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800506e:	b480      	push	{r7}
 8005070:	b083      	sub	sp, #12
 8005072:	af00      	add	r7, sp, #0
 8005074:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005076:	bf00      	nop
 8005078:	370c      	adds	r7, #12
 800507a:	46bd      	mov	sp, r7
 800507c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005080:	4770      	bx	lr

08005082 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005082:	b480      	push	{r7}
 8005084:	b083      	sub	sp, #12
 8005086:	af00      	add	r7, sp, #0
 8005088:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800508a:	bf00      	nop
 800508c:	370c      	adds	r7, #12
 800508e:	46bd      	mov	sp, r7
 8005090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005094:	4770      	bx	lr
	...

08005098 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005098:	b480      	push	{r7}
 800509a:	b085      	sub	sp, #20
 800509c:	af00      	add	r7, sp, #0
 800509e:	6078      	str	r0, [r7, #4]
 80050a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	4a40      	ldr	r2, [pc, #256]	; (80051ac <TIM_Base_SetConfig+0x114>)
 80050ac:	4293      	cmp	r3, r2
 80050ae:	d013      	beq.n	80050d8 <TIM_Base_SetConfig+0x40>
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80050b6:	d00f      	beq.n	80050d8 <TIM_Base_SetConfig+0x40>
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	4a3d      	ldr	r2, [pc, #244]	; (80051b0 <TIM_Base_SetConfig+0x118>)
 80050bc:	4293      	cmp	r3, r2
 80050be:	d00b      	beq.n	80050d8 <TIM_Base_SetConfig+0x40>
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	4a3c      	ldr	r2, [pc, #240]	; (80051b4 <TIM_Base_SetConfig+0x11c>)
 80050c4:	4293      	cmp	r3, r2
 80050c6:	d007      	beq.n	80050d8 <TIM_Base_SetConfig+0x40>
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	4a3b      	ldr	r2, [pc, #236]	; (80051b8 <TIM_Base_SetConfig+0x120>)
 80050cc:	4293      	cmp	r3, r2
 80050ce:	d003      	beq.n	80050d8 <TIM_Base_SetConfig+0x40>
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	4a3a      	ldr	r2, [pc, #232]	; (80051bc <TIM_Base_SetConfig+0x124>)
 80050d4:	4293      	cmp	r3, r2
 80050d6:	d108      	bne.n	80050ea <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80050de:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80050e0:	683b      	ldr	r3, [r7, #0]
 80050e2:	685b      	ldr	r3, [r3, #4]
 80050e4:	68fa      	ldr	r2, [r7, #12]
 80050e6:	4313      	orrs	r3, r2
 80050e8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	4a2f      	ldr	r2, [pc, #188]	; (80051ac <TIM_Base_SetConfig+0x114>)
 80050ee:	4293      	cmp	r3, r2
 80050f0:	d02b      	beq.n	800514a <TIM_Base_SetConfig+0xb2>
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80050f8:	d027      	beq.n	800514a <TIM_Base_SetConfig+0xb2>
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	4a2c      	ldr	r2, [pc, #176]	; (80051b0 <TIM_Base_SetConfig+0x118>)
 80050fe:	4293      	cmp	r3, r2
 8005100:	d023      	beq.n	800514a <TIM_Base_SetConfig+0xb2>
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	4a2b      	ldr	r2, [pc, #172]	; (80051b4 <TIM_Base_SetConfig+0x11c>)
 8005106:	4293      	cmp	r3, r2
 8005108:	d01f      	beq.n	800514a <TIM_Base_SetConfig+0xb2>
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	4a2a      	ldr	r2, [pc, #168]	; (80051b8 <TIM_Base_SetConfig+0x120>)
 800510e:	4293      	cmp	r3, r2
 8005110:	d01b      	beq.n	800514a <TIM_Base_SetConfig+0xb2>
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	4a29      	ldr	r2, [pc, #164]	; (80051bc <TIM_Base_SetConfig+0x124>)
 8005116:	4293      	cmp	r3, r2
 8005118:	d017      	beq.n	800514a <TIM_Base_SetConfig+0xb2>
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	4a28      	ldr	r2, [pc, #160]	; (80051c0 <TIM_Base_SetConfig+0x128>)
 800511e:	4293      	cmp	r3, r2
 8005120:	d013      	beq.n	800514a <TIM_Base_SetConfig+0xb2>
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	4a27      	ldr	r2, [pc, #156]	; (80051c4 <TIM_Base_SetConfig+0x12c>)
 8005126:	4293      	cmp	r3, r2
 8005128:	d00f      	beq.n	800514a <TIM_Base_SetConfig+0xb2>
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	4a26      	ldr	r2, [pc, #152]	; (80051c8 <TIM_Base_SetConfig+0x130>)
 800512e:	4293      	cmp	r3, r2
 8005130:	d00b      	beq.n	800514a <TIM_Base_SetConfig+0xb2>
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	4a25      	ldr	r2, [pc, #148]	; (80051cc <TIM_Base_SetConfig+0x134>)
 8005136:	4293      	cmp	r3, r2
 8005138:	d007      	beq.n	800514a <TIM_Base_SetConfig+0xb2>
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	4a24      	ldr	r2, [pc, #144]	; (80051d0 <TIM_Base_SetConfig+0x138>)
 800513e:	4293      	cmp	r3, r2
 8005140:	d003      	beq.n	800514a <TIM_Base_SetConfig+0xb2>
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	4a23      	ldr	r2, [pc, #140]	; (80051d4 <TIM_Base_SetConfig+0x13c>)
 8005146:	4293      	cmp	r3, r2
 8005148:	d108      	bne.n	800515c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005150:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005152:	683b      	ldr	r3, [r7, #0]
 8005154:	68db      	ldr	r3, [r3, #12]
 8005156:	68fa      	ldr	r2, [r7, #12]
 8005158:	4313      	orrs	r3, r2
 800515a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005162:	683b      	ldr	r3, [r7, #0]
 8005164:	695b      	ldr	r3, [r3, #20]
 8005166:	4313      	orrs	r3, r2
 8005168:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	68fa      	ldr	r2, [r7, #12]
 800516e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005170:	683b      	ldr	r3, [r7, #0]
 8005172:	689a      	ldr	r2, [r3, #8]
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005178:	683b      	ldr	r3, [r7, #0]
 800517a:	681a      	ldr	r2, [r3, #0]
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	4a0a      	ldr	r2, [pc, #40]	; (80051ac <TIM_Base_SetConfig+0x114>)
 8005184:	4293      	cmp	r3, r2
 8005186:	d003      	beq.n	8005190 <TIM_Base_SetConfig+0xf8>
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	4a0c      	ldr	r2, [pc, #48]	; (80051bc <TIM_Base_SetConfig+0x124>)
 800518c:	4293      	cmp	r3, r2
 800518e:	d103      	bne.n	8005198 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005190:	683b      	ldr	r3, [r7, #0]
 8005192:	691a      	ldr	r2, [r3, #16]
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	2201      	movs	r2, #1
 800519c:	615a      	str	r2, [r3, #20]
}
 800519e:	bf00      	nop
 80051a0:	3714      	adds	r7, #20
 80051a2:	46bd      	mov	sp, r7
 80051a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051a8:	4770      	bx	lr
 80051aa:	bf00      	nop
 80051ac:	40010000 	.word	0x40010000
 80051b0:	40000400 	.word	0x40000400
 80051b4:	40000800 	.word	0x40000800
 80051b8:	40000c00 	.word	0x40000c00
 80051bc:	40010400 	.word	0x40010400
 80051c0:	40014000 	.word	0x40014000
 80051c4:	40014400 	.word	0x40014400
 80051c8:	40014800 	.word	0x40014800
 80051cc:	40001800 	.word	0x40001800
 80051d0:	40001c00 	.word	0x40001c00
 80051d4:	40002000 	.word	0x40002000

080051d8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80051d8:	b480      	push	{r7}
 80051da:	b087      	sub	sp, #28
 80051dc:	af00      	add	r7, sp, #0
 80051de:	60f8      	str	r0, [r7, #12]
 80051e0:	60b9      	str	r1, [r7, #8]
 80051e2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	6a1b      	ldr	r3, [r3, #32]
 80051e8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	6a1b      	ldr	r3, [r3, #32]
 80051ee:	f023 0201 	bic.w	r2, r3, #1
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	699b      	ldr	r3, [r3, #24]
 80051fa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80051fc:	693b      	ldr	r3, [r7, #16]
 80051fe:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005202:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	011b      	lsls	r3, r3, #4
 8005208:	693a      	ldr	r2, [r7, #16]
 800520a:	4313      	orrs	r3, r2
 800520c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800520e:	697b      	ldr	r3, [r7, #20]
 8005210:	f023 030a 	bic.w	r3, r3, #10
 8005214:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005216:	697a      	ldr	r2, [r7, #20]
 8005218:	68bb      	ldr	r3, [r7, #8]
 800521a:	4313      	orrs	r3, r2
 800521c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	693a      	ldr	r2, [r7, #16]
 8005222:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	697a      	ldr	r2, [r7, #20]
 8005228:	621a      	str	r2, [r3, #32]
}
 800522a:	bf00      	nop
 800522c:	371c      	adds	r7, #28
 800522e:	46bd      	mov	sp, r7
 8005230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005234:	4770      	bx	lr

08005236 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005236:	b480      	push	{r7}
 8005238:	b087      	sub	sp, #28
 800523a:	af00      	add	r7, sp, #0
 800523c:	60f8      	str	r0, [r7, #12]
 800523e:	60b9      	str	r1, [r7, #8]
 8005240:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	6a1b      	ldr	r3, [r3, #32]
 8005246:	f023 0210 	bic.w	r2, r3, #16
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	699b      	ldr	r3, [r3, #24]
 8005252:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	6a1b      	ldr	r3, [r3, #32]
 8005258:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800525a:	697b      	ldr	r3, [r7, #20]
 800525c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005260:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	031b      	lsls	r3, r3, #12
 8005266:	697a      	ldr	r2, [r7, #20]
 8005268:	4313      	orrs	r3, r2
 800526a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800526c:	693b      	ldr	r3, [r7, #16]
 800526e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005272:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005274:	68bb      	ldr	r3, [r7, #8]
 8005276:	011b      	lsls	r3, r3, #4
 8005278:	693a      	ldr	r2, [r7, #16]
 800527a:	4313      	orrs	r3, r2
 800527c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	697a      	ldr	r2, [r7, #20]
 8005282:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	693a      	ldr	r2, [r7, #16]
 8005288:	621a      	str	r2, [r3, #32]
}
 800528a:	bf00      	nop
 800528c:	371c      	adds	r7, #28
 800528e:	46bd      	mov	sp, r7
 8005290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005294:	4770      	bx	lr

08005296 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005296:	b480      	push	{r7}
 8005298:	b085      	sub	sp, #20
 800529a:	af00      	add	r7, sp, #0
 800529c:	6078      	str	r0, [r7, #4]
 800529e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	689b      	ldr	r3, [r3, #8]
 80052a4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80052ac:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80052ae:	683a      	ldr	r2, [r7, #0]
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	4313      	orrs	r3, r2
 80052b4:	f043 0307 	orr.w	r3, r3, #7
 80052b8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	68fa      	ldr	r2, [r7, #12]
 80052be:	609a      	str	r2, [r3, #8]
}
 80052c0:	bf00      	nop
 80052c2:	3714      	adds	r7, #20
 80052c4:	46bd      	mov	sp, r7
 80052c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ca:	4770      	bx	lr

080052cc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80052cc:	b480      	push	{r7}
 80052ce:	b087      	sub	sp, #28
 80052d0:	af00      	add	r7, sp, #0
 80052d2:	60f8      	str	r0, [r7, #12]
 80052d4:	60b9      	str	r1, [r7, #8]
 80052d6:	607a      	str	r2, [r7, #4]
 80052d8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	689b      	ldr	r3, [r3, #8]
 80052de:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80052e0:	697b      	ldr	r3, [r7, #20]
 80052e2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80052e6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80052e8:	683b      	ldr	r3, [r7, #0]
 80052ea:	021a      	lsls	r2, r3, #8
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	431a      	orrs	r2, r3
 80052f0:	68bb      	ldr	r3, [r7, #8]
 80052f2:	4313      	orrs	r3, r2
 80052f4:	697a      	ldr	r2, [r7, #20]
 80052f6:	4313      	orrs	r3, r2
 80052f8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	697a      	ldr	r2, [r7, #20]
 80052fe:	609a      	str	r2, [r3, #8]
}
 8005300:	bf00      	nop
 8005302:	371c      	adds	r7, #28
 8005304:	46bd      	mov	sp, r7
 8005306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800530a:	4770      	bx	lr

0800530c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800530c:	b480      	push	{r7}
 800530e:	b083      	sub	sp, #12
 8005310:	af00      	add	r7, sp, #0
 8005312:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005314:	bf00      	nop
 8005316:	370c      	adds	r7, #12
 8005318:	46bd      	mov	sp, r7
 800531a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800531e:	4770      	bx	lr

08005320 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005320:	b480      	push	{r7}
 8005322:	b083      	sub	sp, #12
 8005324:	af00      	add	r7, sp, #0
 8005326:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005328:	bf00      	nop
 800532a:	370c      	adds	r7, #12
 800532c:	46bd      	mov	sp, r7
 800532e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005332:	4770      	bx	lr

08005334 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005334:	b580      	push	{r7, lr}
 8005336:	b082      	sub	sp, #8
 8005338:	af00      	add	r7, sp, #0
 800533a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	2b00      	cmp	r3, #0
 8005340:	d101      	bne.n	8005346 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005342:	2301      	movs	r3, #1
 8005344:	e03f      	b.n	80053c6 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800534c:	b2db      	uxtb	r3, r3
 800534e:	2b00      	cmp	r3, #0
 8005350:	d106      	bne.n	8005360 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	2200      	movs	r2, #0
 8005356:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800535a:	6878      	ldr	r0, [r7, #4]
 800535c:	f7fd f93c 	bl	80025d8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	2224      	movs	r2, #36	; 0x24
 8005364:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	68da      	ldr	r2, [r3, #12]
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005376:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005378:	6878      	ldr	r0, [r7, #4]
 800537a:	f000 fddf 	bl	8005f3c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	691a      	ldr	r2, [r3, #16]
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800538c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	695a      	ldr	r2, [r3, #20]
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800539c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	68da      	ldr	r2, [r3, #12]
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80053ac:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	2200      	movs	r2, #0
 80053b2:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	2220      	movs	r2, #32
 80053b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	2220      	movs	r2, #32
 80053c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80053c4:	2300      	movs	r3, #0
}
 80053c6:	4618      	mov	r0, r3
 80053c8:	3708      	adds	r7, #8
 80053ca:	46bd      	mov	sp, r7
 80053cc:	bd80      	pop	{r7, pc}

080053ce <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80053ce:	b580      	push	{r7, lr}
 80053d0:	b08a      	sub	sp, #40	; 0x28
 80053d2:	af02      	add	r7, sp, #8
 80053d4:	60f8      	str	r0, [r7, #12]
 80053d6:	60b9      	str	r1, [r7, #8]
 80053d8:	603b      	str	r3, [r7, #0]
 80053da:	4613      	mov	r3, r2
 80053dc:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80053de:	2300      	movs	r3, #0
 80053e0:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80053e8:	b2db      	uxtb	r3, r3
 80053ea:	2b20      	cmp	r3, #32
 80053ec:	d17c      	bne.n	80054e8 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80053ee:	68bb      	ldr	r3, [r7, #8]
 80053f0:	2b00      	cmp	r3, #0
 80053f2:	d002      	beq.n	80053fa <HAL_UART_Transmit+0x2c>
 80053f4:	88fb      	ldrh	r3, [r7, #6]
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	d101      	bne.n	80053fe <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80053fa:	2301      	movs	r3, #1
 80053fc:	e075      	b.n	80054ea <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005404:	2b01      	cmp	r3, #1
 8005406:	d101      	bne.n	800540c <HAL_UART_Transmit+0x3e>
 8005408:	2302      	movs	r3, #2
 800540a:	e06e      	b.n	80054ea <HAL_UART_Transmit+0x11c>
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	2201      	movs	r2, #1
 8005410:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	2200      	movs	r2, #0
 8005418:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	2221      	movs	r2, #33	; 0x21
 800541e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005422:	f7fd fd5f 	bl	8002ee4 <HAL_GetTick>
 8005426:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	88fa      	ldrh	r2, [r7, #6]
 800542c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	88fa      	ldrh	r2, [r7, #6]
 8005432:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	689b      	ldr	r3, [r3, #8]
 8005438:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800543c:	d108      	bne.n	8005450 <HAL_UART_Transmit+0x82>
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	691b      	ldr	r3, [r3, #16]
 8005442:	2b00      	cmp	r3, #0
 8005444:	d104      	bne.n	8005450 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8005446:	2300      	movs	r3, #0
 8005448:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800544a:	68bb      	ldr	r3, [r7, #8]
 800544c:	61bb      	str	r3, [r7, #24]
 800544e:	e003      	b.n	8005458 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8005450:	68bb      	ldr	r3, [r7, #8]
 8005452:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005454:	2300      	movs	r3, #0
 8005456:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	2200      	movs	r2, #0
 800545c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8005460:	e02a      	b.n	80054b8 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005462:	683b      	ldr	r3, [r7, #0]
 8005464:	9300      	str	r3, [sp, #0]
 8005466:	697b      	ldr	r3, [r7, #20]
 8005468:	2200      	movs	r2, #0
 800546a:	2180      	movs	r1, #128	; 0x80
 800546c:	68f8      	ldr	r0, [r7, #12]
 800546e:	f000 fb1f 	bl	8005ab0 <UART_WaitOnFlagUntilTimeout>
 8005472:	4603      	mov	r3, r0
 8005474:	2b00      	cmp	r3, #0
 8005476:	d001      	beq.n	800547c <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8005478:	2303      	movs	r3, #3
 800547a:	e036      	b.n	80054ea <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800547c:	69fb      	ldr	r3, [r7, #28]
 800547e:	2b00      	cmp	r3, #0
 8005480:	d10b      	bne.n	800549a <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005482:	69bb      	ldr	r3, [r7, #24]
 8005484:	881b      	ldrh	r3, [r3, #0]
 8005486:	461a      	mov	r2, r3
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005490:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005492:	69bb      	ldr	r3, [r7, #24]
 8005494:	3302      	adds	r3, #2
 8005496:	61bb      	str	r3, [r7, #24]
 8005498:	e007      	b.n	80054aa <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800549a:	69fb      	ldr	r3, [r7, #28]
 800549c:	781a      	ldrb	r2, [r3, #0]
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80054a4:	69fb      	ldr	r3, [r7, #28]
 80054a6:	3301      	adds	r3, #1
 80054a8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80054ae:	b29b      	uxth	r3, r3
 80054b0:	3b01      	subs	r3, #1
 80054b2:	b29a      	uxth	r2, r3
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80054bc:	b29b      	uxth	r3, r3
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d1cf      	bne.n	8005462 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80054c2:	683b      	ldr	r3, [r7, #0]
 80054c4:	9300      	str	r3, [sp, #0]
 80054c6:	697b      	ldr	r3, [r7, #20]
 80054c8:	2200      	movs	r2, #0
 80054ca:	2140      	movs	r1, #64	; 0x40
 80054cc:	68f8      	ldr	r0, [r7, #12]
 80054ce:	f000 faef 	bl	8005ab0 <UART_WaitOnFlagUntilTimeout>
 80054d2:	4603      	mov	r3, r0
 80054d4:	2b00      	cmp	r3, #0
 80054d6:	d001      	beq.n	80054dc <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80054d8:	2303      	movs	r3, #3
 80054da:	e006      	b.n	80054ea <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	2220      	movs	r2, #32
 80054e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80054e4:	2300      	movs	r3, #0
 80054e6:	e000      	b.n	80054ea <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80054e8:	2302      	movs	r3, #2
  }
}
 80054ea:	4618      	mov	r0, r3
 80054ec:	3720      	adds	r7, #32
 80054ee:	46bd      	mov	sp, r7
 80054f0:	bd80      	pop	{r7, pc}

080054f2 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80054f2:	b580      	push	{r7, lr}
 80054f4:	b084      	sub	sp, #16
 80054f6:	af00      	add	r7, sp, #0
 80054f8:	60f8      	str	r0, [r7, #12]
 80054fa:	60b9      	str	r1, [r7, #8]
 80054fc:	4613      	mov	r3, r2
 80054fe:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005506:	b2db      	uxtb	r3, r3
 8005508:	2b20      	cmp	r3, #32
 800550a:	d11d      	bne.n	8005548 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 800550c:	68bb      	ldr	r3, [r7, #8]
 800550e:	2b00      	cmp	r3, #0
 8005510:	d002      	beq.n	8005518 <HAL_UART_Receive_IT+0x26>
 8005512:	88fb      	ldrh	r3, [r7, #6]
 8005514:	2b00      	cmp	r3, #0
 8005516:	d101      	bne.n	800551c <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8005518:	2301      	movs	r3, #1
 800551a:	e016      	b.n	800554a <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005522:	2b01      	cmp	r3, #1
 8005524:	d101      	bne.n	800552a <HAL_UART_Receive_IT+0x38>
 8005526:	2302      	movs	r3, #2
 8005528:	e00f      	b.n	800554a <HAL_UART_Receive_IT+0x58>
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	2201      	movs	r2, #1
 800552e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	2200      	movs	r2, #0
 8005536:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8005538:	88fb      	ldrh	r3, [r7, #6]
 800553a:	461a      	mov	r2, r3
 800553c:	68b9      	ldr	r1, [r7, #8]
 800553e:	68f8      	ldr	r0, [r7, #12]
 8005540:	f000 fb24 	bl	8005b8c <UART_Start_Receive_IT>
 8005544:	4603      	mov	r3, r0
 8005546:	e000      	b.n	800554a <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8005548:	2302      	movs	r3, #2
  }
}
 800554a:	4618      	mov	r0, r3
 800554c:	3710      	adds	r7, #16
 800554e:	46bd      	mov	sp, r7
 8005550:	bd80      	pop	{r7, pc}
	...

08005554 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005554:	b580      	push	{r7, lr}
 8005556:	b0ba      	sub	sp, #232	; 0xe8
 8005558:	af00      	add	r7, sp, #0
 800555a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	68db      	ldr	r3, [r3, #12]
 800556c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	695b      	ldr	r3, [r3, #20]
 8005576:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800557a:	2300      	movs	r3, #0
 800557c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8005580:	2300      	movs	r3, #0
 8005582:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005586:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800558a:	f003 030f 	and.w	r3, r3, #15
 800558e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8005592:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005596:	2b00      	cmp	r3, #0
 8005598:	d10f      	bne.n	80055ba <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800559a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800559e:	f003 0320 	and.w	r3, r3, #32
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	d009      	beq.n	80055ba <HAL_UART_IRQHandler+0x66>
 80055a6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80055aa:	f003 0320 	and.w	r3, r3, #32
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d003      	beq.n	80055ba <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80055b2:	6878      	ldr	r0, [r7, #4]
 80055b4:	f000 fc07 	bl	8005dc6 <UART_Receive_IT>
      return;
 80055b8:	e256      	b.n	8005a68 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80055ba:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80055be:	2b00      	cmp	r3, #0
 80055c0:	f000 80de 	beq.w	8005780 <HAL_UART_IRQHandler+0x22c>
 80055c4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80055c8:	f003 0301 	and.w	r3, r3, #1
 80055cc:	2b00      	cmp	r3, #0
 80055ce:	d106      	bne.n	80055de <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80055d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80055d4:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80055d8:	2b00      	cmp	r3, #0
 80055da:	f000 80d1 	beq.w	8005780 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80055de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80055e2:	f003 0301 	and.w	r3, r3, #1
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d00b      	beq.n	8005602 <HAL_UART_IRQHandler+0xae>
 80055ea:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80055ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80055f2:	2b00      	cmp	r3, #0
 80055f4:	d005      	beq.n	8005602 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055fa:	f043 0201 	orr.w	r2, r3, #1
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005602:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005606:	f003 0304 	and.w	r3, r3, #4
 800560a:	2b00      	cmp	r3, #0
 800560c:	d00b      	beq.n	8005626 <HAL_UART_IRQHandler+0xd2>
 800560e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005612:	f003 0301 	and.w	r3, r3, #1
 8005616:	2b00      	cmp	r3, #0
 8005618:	d005      	beq.n	8005626 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800561e:	f043 0202 	orr.w	r2, r3, #2
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005626:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800562a:	f003 0302 	and.w	r3, r3, #2
 800562e:	2b00      	cmp	r3, #0
 8005630:	d00b      	beq.n	800564a <HAL_UART_IRQHandler+0xf6>
 8005632:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005636:	f003 0301 	and.w	r3, r3, #1
 800563a:	2b00      	cmp	r3, #0
 800563c:	d005      	beq.n	800564a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005642:	f043 0204 	orr.w	r2, r3, #4
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800564a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800564e:	f003 0308 	and.w	r3, r3, #8
 8005652:	2b00      	cmp	r3, #0
 8005654:	d011      	beq.n	800567a <HAL_UART_IRQHandler+0x126>
 8005656:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800565a:	f003 0320 	and.w	r3, r3, #32
 800565e:	2b00      	cmp	r3, #0
 8005660:	d105      	bne.n	800566e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8005662:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005666:	f003 0301 	and.w	r3, r3, #1
 800566a:	2b00      	cmp	r3, #0
 800566c:	d005      	beq.n	800567a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005672:	f043 0208 	orr.w	r2, r3, #8
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800567e:	2b00      	cmp	r3, #0
 8005680:	f000 81ed 	beq.w	8005a5e <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005684:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005688:	f003 0320 	and.w	r3, r3, #32
 800568c:	2b00      	cmp	r3, #0
 800568e:	d008      	beq.n	80056a2 <HAL_UART_IRQHandler+0x14e>
 8005690:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005694:	f003 0320 	and.w	r3, r3, #32
 8005698:	2b00      	cmp	r3, #0
 800569a:	d002      	beq.n	80056a2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800569c:	6878      	ldr	r0, [r7, #4]
 800569e:	f000 fb92 	bl	8005dc6 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	695b      	ldr	r3, [r3, #20]
 80056a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80056ac:	2b40      	cmp	r3, #64	; 0x40
 80056ae:	bf0c      	ite	eq
 80056b0:	2301      	moveq	r3, #1
 80056b2:	2300      	movne	r3, #0
 80056b4:	b2db      	uxtb	r3, r3
 80056b6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056be:	f003 0308 	and.w	r3, r3, #8
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d103      	bne.n	80056ce <HAL_UART_IRQHandler+0x17a>
 80056c6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d04f      	beq.n	800576e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80056ce:	6878      	ldr	r0, [r7, #4]
 80056d0:	f000 fa9a 	bl	8005c08 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	695b      	ldr	r3, [r3, #20]
 80056da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80056de:	2b40      	cmp	r3, #64	; 0x40
 80056e0:	d141      	bne.n	8005766 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	3314      	adds	r3, #20
 80056e8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056ec:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80056f0:	e853 3f00 	ldrex	r3, [r3]
 80056f4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80056f8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80056fc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005700:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	3314      	adds	r3, #20
 800570a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800570e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8005712:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005716:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800571a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800571e:	e841 2300 	strex	r3, r2, [r1]
 8005722:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8005726:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800572a:	2b00      	cmp	r3, #0
 800572c:	d1d9      	bne.n	80056e2 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005732:	2b00      	cmp	r3, #0
 8005734:	d013      	beq.n	800575e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800573a:	4a7d      	ldr	r2, [pc, #500]	; (8005930 <HAL_UART_IRQHandler+0x3dc>)
 800573c:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005742:	4618      	mov	r0, r3
 8005744:	f7fe fa53 	bl	8003bee <HAL_DMA_Abort_IT>
 8005748:	4603      	mov	r3, r0
 800574a:	2b00      	cmp	r3, #0
 800574c:	d016      	beq.n	800577c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005752:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005754:	687a      	ldr	r2, [r7, #4]
 8005756:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005758:	4610      	mov	r0, r2
 800575a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800575c:	e00e      	b.n	800577c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800575e:	6878      	ldr	r0, [r7, #4]
 8005760:	f000 f990 	bl	8005a84 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005764:	e00a      	b.n	800577c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005766:	6878      	ldr	r0, [r7, #4]
 8005768:	f000 f98c 	bl	8005a84 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800576c:	e006      	b.n	800577c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800576e:	6878      	ldr	r0, [r7, #4]
 8005770:	f000 f988 	bl	8005a84 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	2200      	movs	r2, #0
 8005778:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800577a:	e170      	b.n	8005a5e <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800577c:	bf00      	nop
    return;
 800577e:	e16e      	b.n	8005a5e <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005784:	2b01      	cmp	r3, #1
 8005786:	f040 814a 	bne.w	8005a1e <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800578a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800578e:	f003 0310 	and.w	r3, r3, #16
 8005792:	2b00      	cmp	r3, #0
 8005794:	f000 8143 	beq.w	8005a1e <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8005798:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800579c:	f003 0310 	and.w	r3, r3, #16
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	f000 813c 	beq.w	8005a1e <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80057a6:	2300      	movs	r3, #0
 80057a8:	60bb      	str	r3, [r7, #8]
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	60bb      	str	r3, [r7, #8]
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	685b      	ldr	r3, [r3, #4]
 80057b8:	60bb      	str	r3, [r7, #8]
 80057ba:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	695b      	ldr	r3, [r3, #20]
 80057c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80057c6:	2b40      	cmp	r3, #64	; 0x40
 80057c8:	f040 80b4 	bne.w	8005934 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	685b      	ldr	r3, [r3, #4]
 80057d4:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80057d8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80057dc:	2b00      	cmp	r3, #0
 80057de:	f000 8140 	beq.w	8005a62 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80057e6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80057ea:	429a      	cmp	r2, r3
 80057ec:	f080 8139 	bcs.w	8005a62 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80057f6:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057fc:	69db      	ldr	r3, [r3, #28]
 80057fe:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005802:	f000 8088 	beq.w	8005916 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	330c      	adds	r3, #12
 800580c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005810:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005814:	e853 3f00 	ldrex	r3, [r3]
 8005818:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800581c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005820:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005824:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	330c      	adds	r3, #12
 800582e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8005832:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8005836:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800583a:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800583e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8005842:	e841 2300 	strex	r3, r2, [r1]
 8005846:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800584a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800584e:	2b00      	cmp	r3, #0
 8005850:	d1d9      	bne.n	8005806 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	3314      	adds	r3, #20
 8005858:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800585a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800585c:	e853 3f00 	ldrex	r3, [r3]
 8005860:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8005862:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005864:	f023 0301 	bic.w	r3, r3, #1
 8005868:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	3314      	adds	r3, #20
 8005872:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8005876:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800587a:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800587c:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800587e:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8005882:	e841 2300 	strex	r3, r2, [r1]
 8005886:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8005888:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800588a:	2b00      	cmp	r3, #0
 800588c:	d1e1      	bne.n	8005852 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	3314      	adds	r3, #20
 8005894:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005896:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005898:	e853 3f00 	ldrex	r3, [r3]
 800589c:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800589e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80058a0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80058a4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	3314      	adds	r3, #20
 80058ae:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80058b2:	66fa      	str	r2, [r7, #108]	; 0x6c
 80058b4:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058b6:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80058b8:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80058ba:	e841 2300 	strex	r3, r2, [r1]
 80058be:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80058c0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d1e3      	bne.n	800588e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	2220      	movs	r2, #32
 80058ca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	2200      	movs	r2, #0
 80058d2:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	330c      	adds	r3, #12
 80058da:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058dc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80058de:	e853 3f00 	ldrex	r3, [r3]
 80058e2:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80058e4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80058e6:	f023 0310 	bic.w	r3, r3, #16
 80058ea:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	330c      	adds	r3, #12
 80058f4:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80058f8:	65ba      	str	r2, [r7, #88]	; 0x58
 80058fa:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058fc:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80058fe:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005900:	e841 2300 	strex	r3, r2, [r1]
 8005904:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8005906:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005908:	2b00      	cmp	r3, #0
 800590a:	d1e3      	bne.n	80058d4 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005910:	4618      	mov	r0, r3
 8005912:	f7fe f8fc 	bl	8003b0e <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800591e:	b29b      	uxth	r3, r3
 8005920:	1ad3      	subs	r3, r2, r3
 8005922:	b29b      	uxth	r3, r3
 8005924:	4619      	mov	r1, r3
 8005926:	6878      	ldr	r0, [r7, #4]
 8005928:	f000 f8b6 	bl	8005a98 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800592c:	e099      	b.n	8005a62 <HAL_UART_IRQHandler+0x50e>
 800592e:	bf00      	nop
 8005930:	08005ccf 	.word	0x08005ccf
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800593c:	b29b      	uxth	r3, r3
 800593e:	1ad3      	subs	r3, r2, r3
 8005940:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005948:	b29b      	uxth	r3, r3
 800594a:	2b00      	cmp	r3, #0
 800594c:	f000 808b 	beq.w	8005a66 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8005950:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005954:	2b00      	cmp	r3, #0
 8005956:	f000 8086 	beq.w	8005a66 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	330c      	adds	r3, #12
 8005960:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005962:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005964:	e853 3f00 	ldrex	r3, [r3]
 8005968:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800596a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800596c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005970:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	330c      	adds	r3, #12
 800597a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800597e:	647a      	str	r2, [r7, #68]	; 0x44
 8005980:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005982:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005984:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005986:	e841 2300 	strex	r3, r2, [r1]
 800598a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800598c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800598e:	2b00      	cmp	r3, #0
 8005990:	d1e3      	bne.n	800595a <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	3314      	adds	r3, #20
 8005998:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800599a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800599c:	e853 3f00 	ldrex	r3, [r3]
 80059a0:	623b      	str	r3, [r7, #32]
   return(result);
 80059a2:	6a3b      	ldr	r3, [r7, #32]
 80059a4:	f023 0301 	bic.w	r3, r3, #1
 80059a8:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	3314      	adds	r3, #20
 80059b2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80059b6:	633a      	str	r2, [r7, #48]	; 0x30
 80059b8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059ba:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80059bc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80059be:	e841 2300 	strex	r3, r2, [r1]
 80059c2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80059c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	d1e3      	bne.n	8005992 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	2220      	movs	r2, #32
 80059ce:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	2200      	movs	r2, #0
 80059d6:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	330c      	adds	r3, #12
 80059de:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059e0:	693b      	ldr	r3, [r7, #16]
 80059e2:	e853 3f00 	ldrex	r3, [r3]
 80059e6:	60fb      	str	r3, [r7, #12]
   return(result);
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	f023 0310 	bic.w	r3, r3, #16
 80059ee:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	330c      	adds	r3, #12
 80059f8:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80059fc:	61fa      	str	r2, [r7, #28]
 80059fe:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a00:	69b9      	ldr	r1, [r7, #24]
 8005a02:	69fa      	ldr	r2, [r7, #28]
 8005a04:	e841 2300 	strex	r3, r2, [r1]
 8005a08:	617b      	str	r3, [r7, #20]
   return(result);
 8005a0a:	697b      	ldr	r3, [r7, #20]
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	d1e3      	bne.n	80059d8 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005a10:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005a14:	4619      	mov	r1, r3
 8005a16:	6878      	ldr	r0, [r7, #4]
 8005a18:	f000 f83e 	bl	8005a98 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005a1c:	e023      	b.n	8005a66 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005a1e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005a22:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d009      	beq.n	8005a3e <HAL_UART_IRQHandler+0x4ea>
 8005a2a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005a2e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	d003      	beq.n	8005a3e <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8005a36:	6878      	ldr	r0, [r7, #4]
 8005a38:	f000 f95d 	bl	8005cf6 <UART_Transmit_IT>
    return;
 8005a3c:	e014      	b.n	8005a68 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005a3e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005a42:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d00e      	beq.n	8005a68 <HAL_UART_IRQHandler+0x514>
 8005a4a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005a4e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	d008      	beq.n	8005a68 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8005a56:	6878      	ldr	r0, [r7, #4]
 8005a58:	f000 f99d 	bl	8005d96 <UART_EndTransmit_IT>
    return;
 8005a5c:	e004      	b.n	8005a68 <HAL_UART_IRQHandler+0x514>
    return;
 8005a5e:	bf00      	nop
 8005a60:	e002      	b.n	8005a68 <HAL_UART_IRQHandler+0x514>
      return;
 8005a62:	bf00      	nop
 8005a64:	e000      	b.n	8005a68 <HAL_UART_IRQHandler+0x514>
      return;
 8005a66:	bf00      	nop
  }
}
 8005a68:	37e8      	adds	r7, #232	; 0xe8
 8005a6a:	46bd      	mov	sp, r7
 8005a6c:	bd80      	pop	{r7, pc}
 8005a6e:	bf00      	nop

08005a70 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005a70:	b480      	push	{r7}
 8005a72:	b083      	sub	sp, #12
 8005a74:	af00      	add	r7, sp, #0
 8005a76:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005a78:	bf00      	nop
 8005a7a:	370c      	adds	r7, #12
 8005a7c:	46bd      	mov	sp, r7
 8005a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a82:	4770      	bx	lr

08005a84 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005a84:	b480      	push	{r7}
 8005a86:	b083      	sub	sp, #12
 8005a88:	af00      	add	r7, sp, #0
 8005a8a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005a8c:	bf00      	nop
 8005a8e:	370c      	adds	r7, #12
 8005a90:	46bd      	mov	sp, r7
 8005a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a96:	4770      	bx	lr

08005a98 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005a98:	b480      	push	{r7}
 8005a9a:	b083      	sub	sp, #12
 8005a9c:	af00      	add	r7, sp, #0
 8005a9e:	6078      	str	r0, [r7, #4]
 8005aa0:	460b      	mov	r3, r1
 8005aa2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005aa4:	bf00      	nop
 8005aa6:	370c      	adds	r7, #12
 8005aa8:	46bd      	mov	sp, r7
 8005aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aae:	4770      	bx	lr

08005ab0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005ab0:	b580      	push	{r7, lr}
 8005ab2:	b090      	sub	sp, #64	; 0x40
 8005ab4:	af00      	add	r7, sp, #0
 8005ab6:	60f8      	str	r0, [r7, #12]
 8005ab8:	60b9      	str	r1, [r7, #8]
 8005aba:	603b      	str	r3, [r7, #0]
 8005abc:	4613      	mov	r3, r2
 8005abe:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005ac0:	e050      	b.n	8005b64 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005ac2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005ac4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ac8:	d04c      	beq.n	8005b64 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8005aca:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	d007      	beq.n	8005ae0 <UART_WaitOnFlagUntilTimeout+0x30>
 8005ad0:	f7fd fa08 	bl	8002ee4 <HAL_GetTick>
 8005ad4:	4602      	mov	r2, r0
 8005ad6:	683b      	ldr	r3, [r7, #0]
 8005ad8:	1ad3      	subs	r3, r2, r3
 8005ada:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005adc:	429a      	cmp	r2, r3
 8005ade:	d241      	bcs.n	8005b64 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	330c      	adds	r3, #12
 8005ae6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ae8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005aea:	e853 3f00 	ldrex	r3, [r3]
 8005aee:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005af0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005af2:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005af6:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	330c      	adds	r3, #12
 8005afe:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005b00:	637a      	str	r2, [r7, #52]	; 0x34
 8005b02:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b04:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005b06:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005b08:	e841 2300 	strex	r3, r2, [r1]
 8005b0c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8005b0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d1e5      	bne.n	8005ae0 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	3314      	adds	r3, #20
 8005b1a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b1c:	697b      	ldr	r3, [r7, #20]
 8005b1e:	e853 3f00 	ldrex	r3, [r3]
 8005b22:	613b      	str	r3, [r7, #16]
   return(result);
 8005b24:	693b      	ldr	r3, [r7, #16]
 8005b26:	f023 0301 	bic.w	r3, r3, #1
 8005b2a:	63bb      	str	r3, [r7, #56]	; 0x38
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	3314      	adds	r3, #20
 8005b32:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005b34:	623a      	str	r2, [r7, #32]
 8005b36:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b38:	69f9      	ldr	r1, [r7, #28]
 8005b3a:	6a3a      	ldr	r2, [r7, #32]
 8005b3c:	e841 2300 	strex	r3, r2, [r1]
 8005b40:	61bb      	str	r3, [r7, #24]
   return(result);
 8005b42:	69bb      	ldr	r3, [r7, #24]
 8005b44:	2b00      	cmp	r3, #0
 8005b46:	d1e5      	bne.n	8005b14 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	2220      	movs	r2, #32
 8005b4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	2220      	movs	r2, #32
 8005b54:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	2200      	movs	r2, #0
 8005b5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8005b60:	2303      	movs	r3, #3
 8005b62:	e00f      	b.n	8005b84 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	681a      	ldr	r2, [r3, #0]
 8005b6a:	68bb      	ldr	r3, [r7, #8]
 8005b6c:	4013      	ands	r3, r2
 8005b6e:	68ba      	ldr	r2, [r7, #8]
 8005b70:	429a      	cmp	r2, r3
 8005b72:	bf0c      	ite	eq
 8005b74:	2301      	moveq	r3, #1
 8005b76:	2300      	movne	r3, #0
 8005b78:	b2db      	uxtb	r3, r3
 8005b7a:	461a      	mov	r2, r3
 8005b7c:	79fb      	ldrb	r3, [r7, #7]
 8005b7e:	429a      	cmp	r2, r3
 8005b80:	d09f      	beq.n	8005ac2 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005b82:	2300      	movs	r3, #0
}
 8005b84:	4618      	mov	r0, r3
 8005b86:	3740      	adds	r7, #64	; 0x40
 8005b88:	46bd      	mov	sp, r7
 8005b8a:	bd80      	pop	{r7, pc}

08005b8c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005b8c:	b480      	push	{r7}
 8005b8e:	b085      	sub	sp, #20
 8005b90:	af00      	add	r7, sp, #0
 8005b92:	60f8      	str	r0, [r7, #12]
 8005b94:	60b9      	str	r1, [r7, #8]
 8005b96:	4613      	mov	r3, r2
 8005b98:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8005b9a:	68fb      	ldr	r3, [r7, #12]
 8005b9c:	68ba      	ldr	r2, [r7, #8]
 8005b9e:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	88fa      	ldrh	r2, [r7, #6]
 8005ba4:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	88fa      	ldrh	r2, [r7, #6]
 8005baa:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	2200      	movs	r2, #0
 8005bb0:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	2222      	movs	r2, #34	; 0x22
 8005bb6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	2200      	movs	r2, #0
 8005bbe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	691b      	ldr	r3, [r3, #16]
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d007      	beq.n	8005bda <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	68da      	ldr	r2, [r3, #12]
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005bd8:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8005bda:	68fb      	ldr	r3, [r7, #12]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	695a      	ldr	r2, [r3, #20]
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	f042 0201 	orr.w	r2, r2, #1
 8005be8:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	68da      	ldr	r2, [r3, #12]
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	f042 0220 	orr.w	r2, r2, #32
 8005bf8:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8005bfa:	2300      	movs	r3, #0
}
 8005bfc:	4618      	mov	r0, r3
 8005bfe:	3714      	adds	r7, #20
 8005c00:	46bd      	mov	sp, r7
 8005c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c06:	4770      	bx	lr

08005c08 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005c08:	b480      	push	{r7}
 8005c0a:	b095      	sub	sp, #84	; 0x54
 8005c0c:	af00      	add	r7, sp, #0
 8005c0e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	330c      	adds	r3, #12
 8005c16:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c18:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005c1a:	e853 3f00 	ldrex	r3, [r3]
 8005c1e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005c20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c22:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005c26:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	330c      	adds	r3, #12
 8005c2e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005c30:	643a      	str	r2, [r7, #64]	; 0x40
 8005c32:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c34:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005c36:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005c38:	e841 2300 	strex	r3, r2, [r1]
 8005c3c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005c3e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005c40:	2b00      	cmp	r3, #0
 8005c42:	d1e5      	bne.n	8005c10 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	3314      	adds	r3, #20
 8005c4a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c4c:	6a3b      	ldr	r3, [r7, #32]
 8005c4e:	e853 3f00 	ldrex	r3, [r3]
 8005c52:	61fb      	str	r3, [r7, #28]
   return(result);
 8005c54:	69fb      	ldr	r3, [r7, #28]
 8005c56:	f023 0301 	bic.w	r3, r3, #1
 8005c5a:	64bb      	str	r3, [r7, #72]	; 0x48
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	3314      	adds	r3, #20
 8005c62:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005c64:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005c66:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c68:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005c6a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005c6c:	e841 2300 	strex	r3, r2, [r1]
 8005c70:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005c72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c74:	2b00      	cmp	r3, #0
 8005c76:	d1e5      	bne.n	8005c44 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c7c:	2b01      	cmp	r3, #1
 8005c7e:	d119      	bne.n	8005cb4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	330c      	adds	r3, #12
 8005c86:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	e853 3f00 	ldrex	r3, [r3]
 8005c8e:	60bb      	str	r3, [r7, #8]
   return(result);
 8005c90:	68bb      	ldr	r3, [r7, #8]
 8005c92:	f023 0310 	bic.w	r3, r3, #16
 8005c96:	647b      	str	r3, [r7, #68]	; 0x44
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	330c      	adds	r3, #12
 8005c9e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005ca0:	61ba      	str	r2, [r7, #24]
 8005ca2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ca4:	6979      	ldr	r1, [r7, #20]
 8005ca6:	69ba      	ldr	r2, [r7, #24]
 8005ca8:	e841 2300 	strex	r3, r2, [r1]
 8005cac:	613b      	str	r3, [r7, #16]
   return(result);
 8005cae:	693b      	ldr	r3, [r7, #16]
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	d1e5      	bne.n	8005c80 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	2220      	movs	r2, #32
 8005cb8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	2200      	movs	r2, #0
 8005cc0:	631a      	str	r2, [r3, #48]	; 0x30
}
 8005cc2:	bf00      	nop
 8005cc4:	3754      	adds	r7, #84	; 0x54
 8005cc6:	46bd      	mov	sp, r7
 8005cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ccc:	4770      	bx	lr

08005cce <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005cce:	b580      	push	{r7, lr}
 8005cd0:	b084      	sub	sp, #16
 8005cd2:	af00      	add	r7, sp, #0
 8005cd4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005cda:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	2200      	movs	r2, #0
 8005ce0:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	2200      	movs	r2, #0
 8005ce6:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005ce8:	68f8      	ldr	r0, [r7, #12]
 8005cea:	f7ff fecb 	bl	8005a84 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005cee:	bf00      	nop
 8005cf0:	3710      	adds	r7, #16
 8005cf2:	46bd      	mov	sp, r7
 8005cf4:	bd80      	pop	{r7, pc}

08005cf6 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005cf6:	b480      	push	{r7}
 8005cf8:	b085      	sub	sp, #20
 8005cfa:	af00      	add	r7, sp, #0
 8005cfc:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005d04:	b2db      	uxtb	r3, r3
 8005d06:	2b21      	cmp	r3, #33	; 0x21
 8005d08:	d13e      	bne.n	8005d88 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	689b      	ldr	r3, [r3, #8]
 8005d0e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005d12:	d114      	bne.n	8005d3e <UART_Transmit_IT+0x48>
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	691b      	ldr	r3, [r3, #16]
 8005d18:	2b00      	cmp	r3, #0
 8005d1a:	d110      	bne.n	8005d3e <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	6a1b      	ldr	r3, [r3, #32]
 8005d20:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	881b      	ldrh	r3, [r3, #0]
 8005d26:	461a      	mov	r2, r3
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005d30:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	6a1b      	ldr	r3, [r3, #32]
 8005d36:	1c9a      	adds	r2, r3, #2
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	621a      	str	r2, [r3, #32]
 8005d3c:	e008      	b.n	8005d50 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	6a1b      	ldr	r3, [r3, #32]
 8005d42:	1c59      	adds	r1, r3, #1
 8005d44:	687a      	ldr	r2, [r7, #4]
 8005d46:	6211      	str	r1, [r2, #32]
 8005d48:	781a      	ldrb	r2, [r3, #0]
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005d54:	b29b      	uxth	r3, r3
 8005d56:	3b01      	subs	r3, #1
 8005d58:	b29b      	uxth	r3, r3
 8005d5a:	687a      	ldr	r2, [r7, #4]
 8005d5c:	4619      	mov	r1, r3
 8005d5e:	84d1      	strh	r1, [r2, #38]	; 0x26
 8005d60:	2b00      	cmp	r3, #0
 8005d62:	d10f      	bne.n	8005d84 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	68da      	ldr	r2, [r3, #12]
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005d72:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	68da      	ldr	r2, [r3, #12]
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005d82:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005d84:	2300      	movs	r3, #0
 8005d86:	e000      	b.n	8005d8a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005d88:	2302      	movs	r3, #2
  }
}
 8005d8a:	4618      	mov	r0, r3
 8005d8c:	3714      	adds	r7, #20
 8005d8e:	46bd      	mov	sp, r7
 8005d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d94:	4770      	bx	lr

08005d96 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005d96:	b580      	push	{r7, lr}
 8005d98:	b082      	sub	sp, #8
 8005d9a:	af00      	add	r7, sp, #0
 8005d9c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	68da      	ldr	r2, [r3, #12]
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005dac:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	2220      	movs	r2, #32
 8005db2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005db6:	6878      	ldr	r0, [r7, #4]
 8005db8:	f7ff fe5a 	bl	8005a70 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005dbc:	2300      	movs	r3, #0
}
 8005dbe:	4618      	mov	r0, r3
 8005dc0:	3708      	adds	r7, #8
 8005dc2:	46bd      	mov	sp, r7
 8005dc4:	bd80      	pop	{r7, pc}

08005dc6 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005dc6:	b580      	push	{r7, lr}
 8005dc8:	b08c      	sub	sp, #48	; 0x30
 8005dca:	af00      	add	r7, sp, #0
 8005dcc:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005dd4:	b2db      	uxtb	r3, r3
 8005dd6:	2b22      	cmp	r3, #34	; 0x22
 8005dd8:	f040 80ab 	bne.w	8005f32 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	689b      	ldr	r3, [r3, #8]
 8005de0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005de4:	d117      	bne.n	8005e16 <UART_Receive_IT+0x50>
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	691b      	ldr	r3, [r3, #16]
 8005dea:	2b00      	cmp	r3, #0
 8005dec:	d113      	bne.n	8005e16 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8005dee:	2300      	movs	r3, #0
 8005df0:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005df6:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	685b      	ldr	r3, [r3, #4]
 8005dfe:	b29b      	uxth	r3, r3
 8005e00:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005e04:	b29a      	uxth	r2, r3
 8005e06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e08:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e0e:	1c9a      	adds	r2, r3, #2
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	629a      	str	r2, [r3, #40]	; 0x28
 8005e14:	e026      	b.n	8005e64 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e1a:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8005e1c:	2300      	movs	r3, #0
 8005e1e:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	689b      	ldr	r3, [r3, #8]
 8005e24:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005e28:	d007      	beq.n	8005e3a <UART_Receive_IT+0x74>
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	689b      	ldr	r3, [r3, #8]
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	d10a      	bne.n	8005e48 <UART_Receive_IT+0x82>
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	691b      	ldr	r3, [r3, #16]
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	d106      	bne.n	8005e48 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	685b      	ldr	r3, [r3, #4]
 8005e40:	b2da      	uxtb	r2, r3
 8005e42:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005e44:	701a      	strb	r2, [r3, #0]
 8005e46:	e008      	b.n	8005e5a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	685b      	ldr	r3, [r3, #4]
 8005e4e:	b2db      	uxtb	r3, r3
 8005e50:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005e54:	b2da      	uxtb	r2, r3
 8005e56:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005e58:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e5e:	1c5a      	adds	r2, r3, #1
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005e68:	b29b      	uxth	r3, r3
 8005e6a:	3b01      	subs	r3, #1
 8005e6c:	b29b      	uxth	r3, r3
 8005e6e:	687a      	ldr	r2, [r7, #4]
 8005e70:	4619      	mov	r1, r3
 8005e72:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	d15a      	bne.n	8005f2e <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	68da      	ldr	r2, [r3, #12]
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	f022 0220 	bic.w	r2, r2, #32
 8005e86:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	68da      	ldr	r2, [r3, #12]
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005e96:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	695a      	ldr	r2, [r3, #20]
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	f022 0201 	bic.w	r2, r2, #1
 8005ea6:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	2220      	movs	r2, #32
 8005eac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005eb4:	2b01      	cmp	r3, #1
 8005eb6:	d135      	bne.n	8005f24 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	2200      	movs	r2, #0
 8005ebc:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	330c      	adds	r3, #12
 8005ec4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ec6:	697b      	ldr	r3, [r7, #20]
 8005ec8:	e853 3f00 	ldrex	r3, [r3]
 8005ecc:	613b      	str	r3, [r7, #16]
   return(result);
 8005ece:	693b      	ldr	r3, [r7, #16]
 8005ed0:	f023 0310 	bic.w	r3, r3, #16
 8005ed4:	627b      	str	r3, [r7, #36]	; 0x24
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	330c      	adds	r3, #12
 8005edc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005ede:	623a      	str	r2, [r7, #32]
 8005ee0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ee2:	69f9      	ldr	r1, [r7, #28]
 8005ee4:	6a3a      	ldr	r2, [r7, #32]
 8005ee6:	e841 2300 	strex	r3, r2, [r1]
 8005eea:	61bb      	str	r3, [r7, #24]
   return(result);
 8005eec:	69bb      	ldr	r3, [r7, #24]
 8005eee:	2b00      	cmp	r3, #0
 8005ef0:	d1e5      	bne.n	8005ebe <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	f003 0310 	and.w	r3, r3, #16
 8005efc:	2b10      	cmp	r3, #16
 8005efe:	d10a      	bne.n	8005f16 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005f00:	2300      	movs	r3, #0
 8005f02:	60fb      	str	r3, [r7, #12]
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	60fb      	str	r3, [r7, #12]
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	685b      	ldr	r3, [r3, #4]
 8005f12:	60fb      	str	r3, [r7, #12]
 8005f14:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005f1a:	4619      	mov	r1, r3
 8005f1c:	6878      	ldr	r0, [r7, #4]
 8005f1e:	f7ff fdbb 	bl	8005a98 <HAL_UARTEx_RxEventCallback>
 8005f22:	e002      	b.n	8005f2a <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005f24:	6878      	ldr	r0, [r7, #4]
 8005f26:	f7fb ff97 	bl	8001e58 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005f2a:	2300      	movs	r3, #0
 8005f2c:	e002      	b.n	8005f34 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8005f2e:	2300      	movs	r3, #0
 8005f30:	e000      	b.n	8005f34 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8005f32:	2302      	movs	r3, #2
  }
}
 8005f34:	4618      	mov	r0, r3
 8005f36:	3730      	adds	r7, #48	; 0x30
 8005f38:	46bd      	mov	sp, r7
 8005f3a:	bd80      	pop	{r7, pc}

08005f3c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005f3c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005f40:	b0c0      	sub	sp, #256	; 0x100
 8005f42:	af00      	add	r7, sp, #0
 8005f44:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005f48:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	691b      	ldr	r3, [r3, #16]
 8005f50:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8005f54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005f58:	68d9      	ldr	r1, [r3, #12]
 8005f5a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005f5e:	681a      	ldr	r2, [r3, #0]
 8005f60:	ea40 0301 	orr.w	r3, r0, r1
 8005f64:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005f66:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005f6a:	689a      	ldr	r2, [r3, #8]
 8005f6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005f70:	691b      	ldr	r3, [r3, #16]
 8005f72:	431a      	orrs	r2, r3
 8005f74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005f78:	695b      	ldr	r3, [r3, #20]
 8005f7a:	431a      	orrs	r2, r3
 8005f7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005f80:	69db      	ldr	r3, [r3, #28]
 8005f82:	4313      	orrs	r3, r2
 8005f84:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005f88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	68db      	ldr	r3, [r3, #12]
 8005f90:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8005f94:	f021 010c 	bic.w	r1, r1, #12
 8005f98:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005f9c:	681a      	ldr	r2, [r3, #0]
 8005f9e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8005fa2:	430b      	orrs	r3, r1
 8005fa4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005fa6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	695b      	ldr	r3, [r3, #20]
 8005fae:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8005fb2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005fb6:	6999      	ldr	r1, [r3, #24]
 8005fb8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005fbc:	681a      	ldr	r2, [r3, #0]
 8005fbe:	ea40 0301 	orr.w	r3, r0, r1
 8005fc2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005fc4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005fc8:	681a      	ldr	r2, [r3, #0]
 8005fca:	4b8f      	ldr	r3, [pc, #572]	; (8006208 <UART_SetConfig+0x2cc>)
 8005fcc:	429a      	cmp	r2, r3
 8005fce:	d005      	beq.n	8005fdc <UART_SetConfig+0xa0>
 8005fd0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005fd4:	681a      	ldr	r2, [r3, #0]
 8005fd6:	4b8d      	ldr	r3, [pc, #564]	; (800620c <UART_SetConfig+0x2d0>)
 8005fd8:	429a      	cmp	r2, r3
 8005fda:	d104      	bne.n	8005fe6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005fdc:	f7fe f948 	bl	8004270 <HAL_RCC_GetPCLK2Freq>
 8005fe0:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8005fe4:	e003      	b.n	8005fee <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005fe6:	f7fe f92f 	bl	8004248 <HAL_RCC_GetPCLK1Freq>
 8005fea:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005fee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005ff2:	69db      	ldr	r3, [r3, #28]
 8005ff4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005ff8:	f040 810c 	bne.w	8006214 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005ffc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006000:	2200      	movs	r2, #0
 8006002:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8006006:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800600a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800600e:	4622      	mov	r2, r4
 8006010:	462b      	mov	r3, r5
 8006012:	1891      	adds	r1, r2, r2
 8006014:	65b9      	str	r1, [r7, #88]	; 0x58
 8006016:	415b      	adcs	r3, r3
 8006018:	65fb      	str	r3, [r7, #92]	; 0x5c
 800601a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800601e:	4621      	mov	r1, r4
 8006020:	eb12 0801 	adds.w	r8, r2, r1
 8006024:	4629      	mov	r1, r5
 8006026:	eb43 0901 	adc.w	r9, r3, r1
 800602a:	f04f 0200 	mov.w	r2, #0
 800602e:	f04f 0300 	mov.w	r3, #0
 8006032:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006036:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800603a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800603e:	4690      	mov	r8, r2
 8006040:	4699      	mov	r9, r3
 8006042:	4623      	mov	r3, r4
 8006044:	eb18 0303 	adds.w	r3, r8, r3
 8006048:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800604c:	462b      	mov	r3, r5
 800604e:	eb49 0303 	adc.w	r3, r9, r3
 8006052:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8006056:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800605a:	685b      	ldr	r3, [r3, #4]
 800605c:	2200      	movs	r2, #0
 800605e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8006062:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8006066:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800606a:	460b      	mov	r3, r1
 800606c:	18db      	adds	r3, r3, r3
 800606e:	653b      	str	r3, [r7, #80]	; 0x50
 8006070:	4613      	mov	r3, r2
 8006072:	eb42 0303 	adc.w	r3, r2, r3
 8006076:	657b      	str	r3, [r7, #84]	; 0x54
 8006078:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800607c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8006080:	f7fa fce0 	bl	8000a44 <__aeabi_uldivmod>
 8006084:	4602      	mov	r2, r0
 8006086:	460b      	mov	r3, r1
 8006088:	4b61      	ldr	r3, [pc, #388]	; (8006210 <UART_SetConfig+0x2d4>)
 800608a:	fba3 2302 	umull	r2, r3, r3, r2
 800608e:	095b      	lsrs	r3, r3, #5
 8006090:	011c      	lsls	r4, r3, #4
 8006092:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006096:	2200      	movs	r2, #0
 8006098:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800609c:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80060a0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80060a4:	4642      	mov	r2, r8
 80060a6:	464b      	mov	r3, r9
 80060a8:	1891      	adds	r1, r2, r2
 80060aa:	64b9      	str	r1, [r7, #72]	; 0x48
 80060ac:	415b      	adcs	r3, r3
 80060ae:	64fb      	str	r3, [r7, #76]	; 0x4c
 80060b0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80060b4:	4641      	mov	r1, r8
 80060b6:	eb12 0a01 	adds.w	sl, r2, r1
 80060ba:	4649      	mov	r1, r9
 80060bc:	eb43 0b01 	adc.w	fp, r3, r1
 80060c0:	f04f 0200 	mov.w	r2, #0
 80060c4:	f04f 0300 	mov.w	r3, #0
 80060c8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80060cc:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80060d0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80060d4:	4692      	mov	sl, r2
 80060d6:	469b      	mov	fp, r3
 80060d8:	4643      	mov	r3, r8
 80060da:	eb1a 0303 	adds.w	r3, sl, r3
 80060de:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80060e2:	464b      	mov	r3, r9
 80060e4:	eb4b 0303 	adc.w	r3, fp, r3
 80060e8:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80060ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80060f0:	685b      	ldr	r3, [r3, #4]
 80060f2:	2200      	movs	r2, #0
 80060f4:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80060f8:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80060fc:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8006100:	460b      	mov	r3, r1
 8006102:	18db      	adds	r3, r3, r3
 8006104:	643b      	str	r3, [r7, #64]	; 0x40
 8006106:	4613      	mov	r3, r2
 8006108:	eb42 0303 	adc.w	r3, r2, r3
 800610c:	647b      	str	r3, [r7, #68]	; 0x44
 800610e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8006112:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8006116:	f7fa fc95 	bl	8000a44 <__aeabi_uldivmod>
 800611a:	4602      	mov	r2, r0
 800611c:	460b      	mov	r3, r1
 800611e:	4611      	mov	r1, r2
 8006120:	4b3b      	ldr	r3, [pc, #236]	; (8006210 <UART_SetConfig+0x2d4>)
 8006122:	fba3 2301 	umull	r2, r3, r3, r1
 8006126:	095b      	lsrs	r3, r3, #5
 8006128:	2264      	movs	r2, #100	; 0x64
 800612a:	fb02 f303 	mul.w	r3, r2, r3
 800612e:	1acb      	subs	r3, r1, r3
 8006130:	00db      	lsls	r3, r3, #3
 8006132:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8006136:	4b36      	ldr	r3, [pc, #216]	; (8006210 <UART_SetConfig+0x2d4>)
 8006138:	fba3 2302 	umull	r2, r3, r3, r2
 800613c:	095b      	lsrs	r3, r3, #5
 800613e:	005b      	lsls	r3, r3, #1
 8006140:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8006144:	441c      	add	r4, r3
 8006146:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800614a:	2200      	movs	r2, #0
 800614c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006150:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8006154:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8006158:	4642      	mov	r2, r8
 800615a:	464b      	mov	r3, r9
 800615c:	1891      	adds	r1, r2, r2
 800615e:	63b9      	str	r1, [r7, #56]	; 0x38
 8006160:	415b      	adcs	r3, r3
 8006162:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006164:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8006168:	4641      	mov	r1, r8
 800616a:	1851      	adds	r1, r2, r1
 800616c:	6339      	str	r1, [r7, #48]	; 0x30
 800616e:	4649      	mov	r1, r9
 8006170:	414b      	adcs	r3, r1
 8006172:	637b      	str	r3, [r7, #52]	; 0x34
 8006174:	f04f 0200 	mov.w	r2, #0
 8006178:	f04f 0300 	mov.w	r3, #0
 800617c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8006180:	4659      	mov	r1, fp
 8006182:	00cb      	lsls	r3, r1, #3
 8006184:	4651      	mov	r1, sl
 8006186:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800618a:	4651      	mov	r1, sl
 800618c:	00ca      	lsls	r2, r1, #3
 800618e:	4610      	mov	r0, r2
 8006190:	4619      	mov	r1, r3
 8006192:	4603      	mov	r3, r0
 8006194:	4642      	mov	r2, r8
 8006196:	189b      	adds	r3, r3, r2
 8006198:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800619c:	464b      	mov	r3, r9
 800619e:	460a      	mov	r2, r1
 80061a0:	eb42 0303 	adc.w	r3, r2, r3
 80061a4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80061a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80061ac:	685b      	ldr	r3, [r3, #4]
 80061ae:	2200      	movs	r2, #0
 80061b0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80061b4:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80061b8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80061bc:	460b      	mov	r3, r1
 80061be:	18db      	adds	r3, r3, r3
 80061c0:	62bb      	str	r3, [r7, #40]	; 0x28
 80061c2:	4613      	mov	r3, r2
 80061c4:	eb42 0303 	adc.w	r3, r2, r3
 80061c8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80061ca:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80061ce:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80061d2:	f7fa fc37 	bl	8000a44 <__aeabi_uldivmod>
 80061d6:	4602      	mov	r2, r0
 80061d8:	460b      	mov	r3, r1
 80061da:	4b0d      	ldr	r3, [pc, #52]	; (8006210 <UART_SetConfig+0x2d4>)
 80061dc:	fba3 1302 	umull	r1, r3, r3, r2
 80061e0:	095b      	lsrs	r3, r3, #5
 80061e2:	2164      	movs	r1, #100	; 0x64
 80061e4:	fb01 f303 	mul.w	r3, r1, r3
 80061e8:	1ad3      	subs	r3, r2, r3
 80061ea:	00db      	lsls	r3, r3, #3
 80061ec:	3332      	adds	r3, #50	; 0x32
 80061ee:	4a08      	ldr	r2, [pc, #32]	; (8006210 <UART_SetConfig+0x2d4>)
 80061f0:	fba2 2303 	umull	r2, r3, r2, r3
 80061f4:	095b      	lsrs	r3, r3, #5
 80061f6:	f003 0207 	and.w	r2, r3, #7
 80061fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	4422      	add	r2, r4
 8006202:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006204:	e105      	b.n	8006412 <UART_SetConfig+0x4d6>
 8006206:	bf00      	nop
 8006208:	40011000 	.word	0x40011000
 800620c:	40011400 	.word	0x40011400
 8006210:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006214:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006218:	2200      	movs	r2, #0
 800621a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800621e:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8006222:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8006226:	4642      	mov	r2, r8
 8006228:	464b      	mov	r3, r9
 800622a:	1891      	adds	r1, r2, r2
 800622c:	6239      	str	r1, [r7, #32]
 800622e:	415b      	adcs	r3, r3
 8006230:	627b      	str	r3, [r7, #36]	; 0x24
 8006232:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006236:	4641      	mov	r1, r8
 8006238:	1854      	adds	r4, r2, r1
 800623a:	4649      	mov	r1, r9
 800623c:	eb43 0501 	adc.w	r5, r3, r1
 8006240:	f04f 0200 	mov.w	r2, #0
 8006244:	f04f 0300 	mov.w	r3, #0
 8006248:	00eb      	lsls	r3, r5, #3
 800624a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800624e:	00e2      	lsls	r2, r4, #3
 8006250:	4614      	mov	r4, r2
 8006252:	461d      	mov	r5, r3
 8006254:	4643      	mov	r3, r8
 8006256:	18e3      	adds	r3, r4, r3
 8006258:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800625c:	464b      	mov	r3, r9
 800625e:	eb45 0303 	adc.w	r3, r5, r3
 8006262:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8006266:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800626a:	685b      	ldr	r3, [r3, #4]
 800626c:	2200      	movs	r2, #0
 800626e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8006272:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8006276:	f04f 0200 	mov.w	r2, #0
 800627a:	f04f 0300 	mov.w	r3, #0
 800627e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8006282:	4629      	mov	r1, r5
 8006284:	008b      	lsls	r3, r1, #2
 8006286:	4621      	mov	r1, r4
 8006288:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800628c:	4621      	mov	r1, r4
 800628e:	008a      	lsls	r2, r1, #2
 8006290:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8006294:	f7fa fbd6 	bl	8000a44 <__aeabi_uldivmod>
 8006298:	4602      	mov	r2, r0
 800629a:	460b      	mov	r3, r1
 800629c:	4b60      	ldr	r3, [pc, #384]	; (8006420 <UART_SetConfig+0x4e4>)
 800629e:	fba3 2302 	umull	r2, r3, r3, r2
 80062a2:	095b      	lsrs	r3, r3, #5
 80062a4:	011c      	lsls	r4, r3, #4
 80062a6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80062aa:	2200      	movs	r2, #0
 80062ac:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80062b0:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80062b4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80062b8:	4642      	mov	r2, r8
 80062ba:	464b      	mov	r3, r9
 80062bc:	1891      	adds	r1, r2, r2
 80062be:	61b9      	str	r1, [r7, #24]
 80062c0:	415b      	adcs	r3, r3
 80062c2:	61fb      	str	r3, [r7, #28]
 80062c4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80062c8:	4641      	mov	r1, r8
 80062ca:	1851      	adds	r1, r2, r1
 80062cc:	6139      	str	r1, [r7, #16]
 80062ce:	4649      	mov	r1, r9
 80062d0:	414b      	adcs	r3, r1
 80062d2:	617b      	str	r3, [r7, #20]
 80062d4:	f04f 0200 	mov.w	r2, #0
 80062d8:	f04f 0300 	mov.w	r3, #0
 80062dc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80062e0:	4659      	mov	r1, fp
 80062e2:	00cb      	lsls	r3, r1, #3
 80062e4:	4651      	mov	r1, sl
 80062e6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80062ea:	4651      	mov	r1, sl
 80062ec:	00ca      	lsls	r2, r1, #3
 80062ee:	4610      	mov	r0, r2
 80062f0:	4619      	mov	r1, r3
 80062f2:	4603      	mov	r3, r0
 80062f4:	4642      	mov	r2, r8
 80062f6:	189b      	adds	r3, r3, r2
 80062f8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80062fc:	464b      	mov	r3, r9
 80062fe:	460a      	mov	r2, r1
 8006300:	eb42 0303 	adc.w	r3, r2, r3
 8006304:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8006308:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800630c:	685b      	ldr	r3, [r3, #4]
 800630e:	2200      	movs	r2, #0
 8006310:	67bb      	str	r3, [r7, #120]	; 0x78
 8006312:	67fa      	str	r2, [r7, #124]	; 0x7c
 8006314:	f04f 0200 	mov.w	r2, #0
 8006318:	f04f 0300 	mov.w	r3, #0
 800631c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8006320:	4649      	mov	r1, r9
 8006322:	008b      	lsls	r3, r1, #2
 8006324:	4641      	mov	r1, r8
 8006326:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800632a:	4641      	mov	r1, r8
 800632c:	008a      	lsls	r2, r1, #2
 800632e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8006332:	f7fa fb87 	bl	8000a44 <__aeabi_uldivmod>
 8006336:	4602      	mov	r2, r0
 8006338:	460b      	mov	r3, r1
 800633a:	4b39      	ldr	r3, [pc, #228]	; (8006420 <UART_SetConfig+0x4e4>)
 800633c:	fba3 1302 	umull	r1, r3, r3, r2
 8006340:	095b      	lsrs	r3, r3, #5
 8006342:	2164      	movs	r1, #100	; 0x64
 8006344:	fb01 f303 	mul.w	r3, r1, r3
 8006348:	1ad3      	subs	r3, r2, r3
 800634a:	011b      	lsls	r3, r3, #4
 800634c:	3332      	adds	r3, #50	; 0x32
 800634e:	4a34      	ldr	r2, [pc, #208]	; (8006420 <UART_SetConfig+0x4e4>)
 8006350:	fba2 2303 	umull	r2, r3, r2, r3
 8006354:	095b      	lsrs	r3, r3, #5
 8006356:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800635a:	441c      	add	r4, r3
 800635c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006360:	2200      	movs	r2, #0
 8006362:	673b      	str	r3, [r7, #112]	; 0x70
 8006364:	677a      	str	r2, [r7, #116]	; 0x74
 8006366:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800636a:	4642      	mov	r2, r8
 800636c:	464b      	mov	r3, r9
 800636e:	1891      	adds	r1, r2, r2
 8006370:	60b9      	str	r1, [r7, #8]
 8006372:	415b      	adcs	r3, r3
 8006374:	60fb      	str	r3, [r7, #12]
 8006376:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800637a:	4641      	mov	r1, r8
 800637c:	1851      	adds	r1, r2, r1
 800637e:	6039      	str	r1, [r7, #0]
 8006380:	4649      	mov	r1, r9
 8006382:	414b      	adcs	r3, r1
 8006384:	607b      	str	r3, [r7, #4]
 8006386:	f04f 0200 	mov.w	r2, #0
 800638a:	f04f 0300 	mov.w	r3, #0
 800638e:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006392:	4659      	mov	r1, fp
 8006394:	00cb      	lsls	r3, r1, #3
 8006396:	4651      	mov	r1, sl
 8006398:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800639c:	4651      	mov	r1, sl
 800639e:	00ca      	lsls	r2, r1, #3
 80063a0:	4610      	mov	r0, r2
 80063a2:	4619      	mov	r1, r3
 80063a4:	4603      	mov	r3, r0
 80063a6:	4642      	mov	r2, r8
 80063a8:	189b      	adds	r3, r3, r2
 80063aa:	66bb      	str	r3, [r7, #104]	; 0x68
 80063ac:	464b      	mov	r3, r9
 80063ae:	460a      	mov	r2, r1
 80063b0:	eb42 0303 	adc.w	r3, r2, r3
 80063b4:	66fb      	str	r3, [r7, #108]	; 0x6c
 80063b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80063ba:	685b      	ldr	r3, [r3, #4]
 80063bc:	2200      	movs	r2, #0
 80063be:	663b      	str	r3, [r7, #96]	; 0x60
 80063c0:	667a      	str	r2, [r7, #100]	; 0x64
 80063c2:	f04f 0200 	mov.w	r2, #0
 80063c6:	f04f 0300 	mov.w	r3, #0
 80063ca:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80063ce:	4649      	mov	r1, r9
 80063d0:	008b      	lsls	r3, r1, #2
 80063d2:	4641      	mov	r1, r8
 80063d4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80063d8:	4641      	mov	r1, r8
 80063da:	008a      	lsls	r2, r1, #2
 80063dc:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80063e0:	f7fa fb30 	bl	8000a44 <__aeabi_uldivmod>
 80063e4:	4602      	mov	r2, r0
 80063e6:	460b      	mov	r3, r1
 80063e8:	4b0d      	ldr	r3, [pc, #52]	; (8006420 <UART_SetConfig+0x4e4>)
 80063ea:	fba3 1302 	umull	r1, r3, r3, r2
 80063ee:	095b      	lsrs	r3, r3, #5
 80063f0:	2164      	movs	r1, #100	; 0x64
 80063f2:	fb01 f303 	mul.w	r3, r1, r3
 80063f6:	1ad3      	subs	r3, r2, r3
 80063f8:	011b      	lsls	r3, r3, #4
 80063fa:	3332      	adds	r3, #50	; 0x32
 80063fc:	4a08      	ldr	r2, [pc, #32]	; (8006420 <UART_SetConfig+0x4e4>)
 80063fe:	fba2 2303 	umull	r2, r3, r2, r3
 8006402:	095b      	lsrs	r3, r3, #5
 8006404:	f003 020f 	and.w	r2, r3, #15
 8006408:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	4422      	add	r2, r4
 8006410:	609a      	str	r2, [r3, #8]
}
 8006412:	bf00      	nop
 8006414:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8006418:	46bd      	mov	sp, r7
 800641a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800641e:	bf00      	nop
 8006420:	51eb851f 	.word	0x51eb851f

08006424 <movingAverageInit>:
 */

#include "movingAverage.h"

void movingAverageInit(MovingAverage *movingAverage, uint16_t window)
{
 8006424:	b580      	push	{r7, lr}
 8006426:	b082      	sub	sp, #8
 8006428:	af00      	add	r7, sp, #0
 800642a:	6078      	str	r0, [r7, #4]
 800642c:	460b      	mov	r3, r1
 800642e:	807b      	strh	r3, [r7, #2]
	movingAverage->index = 0;
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	2200      	movs	r2, #0
 8006434:	801a      	strh	r2, [r3, #0]
	movingAverage->window = window;
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	887a      	ldrh	r2, [r7, #2]
 800643a:	805a      	strh	r2, [r3, #2]
	memset(movingAverage->buffer, 0x00, MOV_AVG_FIL_MAX_QTY_OF_ELEMENTS * sizeof(int32_t));
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	3304      	adds	r3, #4
 8006440:	f44f 6296 	mov.w	r2, #1200	; 0x4b0
 8006444:	2100      	movs	r1, #0
 8006446:	4618      	mov	r0, r3
 8006448:	f000 fa4a 	bl	80068e0 <memset>
	movingAverage->sum = 0;
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	2200      	movs	r2, #0
 8006450:	f8c3 24b4 	str.w	r2, [r3, #1204]	; 0x4b4
	movingAverage->movingAverage = 0;
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	2200      	movs	r2, #0
 8006458:	f8c3 24b8 	str.w	r2, [r3, #1208]	; 0x4b8
}
 800645c:	bf00      	nop
 800645e:	3708      	adds	r7, #8
 8006460:	46bd      	mov	sp, r7
 8006462:	bd80      	pop	{r7, pc}

08006464 <movingAverageAddValue>:

void movingAverageAddValue(MovingAverage *movingAverage, int32_t newValue)
{
 8006464:	b480      	push	{r7}
 8006466:	b083      	sub	sp, #12
 8006468:	af00      	add	r7, sp, #0
 800646a:	6078      	str	r0, [r7, #4]
 800646c:	6039      	str	r1, [r7, #0]
	movingAverage->sum = movingAverage->sum - movingAverage->buffer[movingAverage->index] + newValue;
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	f8d3 24b4 	ldr.w	r2, [r3, #1204]	; 0x4b4
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	f9b3 3000 	ldrsh.w	r3, [r3]
 800647a:	6879      	ldr	r1, [r7, #4]
 800647c:	009b      	lsls	r3, r3, #2
 800647e:	440b      	add	r3, r1
 8006480:	685b      	ldr	r3, [r3, #4]
 8006482:	1ad2      	subs	r2, r2, r3
 8006484:	683b      	ldr	r3, [r7, #0]
 8006486:	441a      	add	r2, r3
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	f8c3 24b4 	str.w	r2, [r3, #1204]	; 0x4b4
	movingAverage->buffer[movingAverage->index] = newValue;
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006494:	687a      	ldr	r2, [r7, #4]
 8006496:	009b      	lsls	r3, r3, #2
 8006498:	4413      	add	r3, r2
 800649a:	683a      	ldr	r2, [r7, #0]
 800649c:	605a      	str	r2, [r3, #4]
	movingAverage->movingAverage = movingAverage->sum / movingAverage->window;
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	f8d3 34b4 	ldr.w	r3, [r3, #1204]	; 0x4b4
 80064a4:	687a      	ldr	r2, [r7, #4]
 80064a6:	8852      	ldrh	r2, [r2, #2]
 80064a8:	fb93 f2f2 	sdiv	r2, r3, r2
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	f8c3 24b8 	str.w	r2, [r3, #1208]	; 0x4b8
	movingAverage->index = (movingAverage->index + 1) % movingAverage->window;
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80064b8:	3301      	adds	r3, #1
 80064ba:	687a      	ldr	r2, [r7, #4]
 80064bc:	8852      	ldrh	r2, [r2, #2]
 80064be:	fb93 f1f2 	sdiv	r1, r3, r2
 80064c2:	fb01 f202 	mul.w	r2, r1, r2
 80064c6:	1a9b      	subs	r3, r3, r2
 80064c8:	b21a      	sxth	r2, r3
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	801a      	strh	r2, [r3, #0]
}
 80064ce:	bf00      	nop
 80064d0:	370c      	adds	r7, #12
 80064d2:	46bd      	mov	sp, r7
 80064d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064d8:	4770      	bx	lr

080064da <movingAverageGetMean>:

int32_t movingAverageGetMean(MovingAverage *movingAverage)
{
 80064da:	b480      	push	{r7}
 80064dc:	b083      	sub	sp, #12
 80064de:	af00      	add	r7, sp, #0
 80064e0:	6078      	str	r0, [r7, #4]
	return movingAverage->movingAverage;
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	f8d3 34b8 	ldr.w	r3, [r3, #1208]	; 0x4b8
}
 80064e8:	4618      	mov	r0, r3
 80064ea:	370c      	adds	r7, #12
 80064ec:	46bd      	mov	sp, r7
 80064ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064f2:	4770      	bx	lr

080064f4 <pidInit>:

#include "pid.h"
#include "defs.h"

void pidInit(PidController *pidController, float kp, float ki, float kd, float offset, float bias, ControllerTopology controllerTopology)
{
 80064f4:	b480      	push	{r7}
 80064f6:	b089      	sub	sp, #36	; 0x24
 80064f8:	af00      	add	r7, sp, #0
 80064fa:	61f8      	str	r0, [r7, #28]
 80064fc:	ed87 0a06 	vstr	s0, [r7, #24]
 8006500:	edc7 0a05 	vstr	s1, [r7, #20]
 8006504:	ed87 1a04 	vstr	s2, [r7, #16]
 8006508:	edc7 1a03 	vstr	s3, [r7, #12]
 800650c:	ed87 2a02 	vstr	s4, [r7, #8]
 8006510:	460b      	mov	r3, r1
 8006512:	71fb      	strb	r3, [r7, #7]
	pidController->kp = kp;
 8006514:	69fb      	ldr	r3, [r7, #28]
 8006516:	69ba      	ldr	r2, [r7, #24]
 8006518:	601a      	str	r2, [r3, #0]
	pidController->ki = ki;
 800651a:	69fb      	ldr	r3, [r7, #28]
 800651c:	697a      	ldr	r2, [r7, #20]
 800651e:	605a      	str	r2, [r3, #4]
	pidController->kd = kd;
 8006520:	69fb      	ldr	r3, [r7, #28]
 8006522:	693a      	ldr	r2, [r7, #16]
 8006524:	609a      	str	r2, [r3, #8]
	pidController->controllerTopology = controllerTopology;
 8006526:	69fb      	ldr	r3, [r7, #28]
 8006528:	79fa      	ldrb	r2, [r7, #7]
 800652a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	pidController->currentError = 0;
 800652e:	69fb      	ldr	r3, [r7, #28]
 8006530:	f04f 0200 	mov.w	r2, #0
 8006534:	60da      	str	r2, [r3, #12]
	pidController->previousError = 0;
 8006536:	69fb      	ldr	r3, [r7, #28]
 8006538:	f04f 0200 	mov.w	r2, #0
 800653c:	611a      	str	r2, [r3, #16]
	pidController->sumOfErrors = 0;
 800653e:	69fb      	ldr	r3, [r7, #28]
 8006540:	f04f 0200 	mov.w	r2, #0
 8006544:	615a      	str	r2, [r3, #20]
	pidController->setpoint = 0;
 8006546:	69fb      	ldr	r3, [r7, #28]
 8006548:	f04f 0200 	mov.w	r2, #0
 800654c:	619a      	str	r2, [r3, #24]
	pidController->controlledVariable = 0;
 800654e:	69fb      	ldr	r3, [r7, #28]
 8006550:	f04f 0200 	mov.w	r2, #0
 8006554:	61da      	str	r2, [r3, #28]
	pidController->processVariable = 0;
 8006556:	69fb      	ldr	r3, [r7, #28]
 8006558:	f04f 0200 	mov.w	r2, #0
 800655c:	621a      	str	r2, [r3, #32]
	pidController->differenceOfErrors = 0;
 800655e:	69fb      	ldr	r3, [r7, #28]
 8006560:	f04f 0200 	mov.w	r2, #0
 8006564:	625a      	str	r2, [r3, #36]	; 0x24
	pidController->minSumOfErrors = -10000;
 8006566:	69fb      	ldr	r3, [r7, #28]
 8006568:	4a0d      	ldr	r2, [pc, #52]	; (80065a0 <pidInit+0xac>)
 800656a:	635a      	str	r2, [r3, #52]	; 0x34
	pidController->maxSumOfErrors = 10000;
 800656c:	69fb      	ldr	r3, [r7, #28]
 800656e:	f242 7210 	movw	r2, #10000	; 0x2710
 8006572:	639a      	str	r2, [r3, #56]	; 0x38
	pidController->minControlledVariable = 0;
 8006574:	69fb      	ldr	r3, [r7, #28]
 8006576:	2200      	movs	r2, #0
 8006578:	63da      	str	r2, [r3, #60]	; 0x3c
	pidController->maxControlledVariable = 4095;
 800657a:	69fb      	ldr	r3, [r7, #28]
 800657c:	f640 72ff 	movw	r2, #4095	; 0xfff
 8006580:	641a      	str	r2, [r3, #64]	; 0x40
	pidController->offset = offset;
 8006582:	69fb      	ldr	r3, [r7, #28]
 8006584:	68fa      	ldr	r2, [r7, #12]
 8006586:	62da      	str	r2, [r3, #44]	; 0x2c
	pidController->bias = bias;
 8006588:	69fb      	ldr	r3, [r7, #28]
 800658a:	68ba      	ldr	r2, [r7, #8]
 800658c:	631a      	str	r2, [r3, #48]	; 0x30
	pidController->interval = ((float) DELAY_25_MILISECONDS) / 10000;
 800658e:	69fb      	ldr	r3, [r7, #28]
 8006590:	4a04      	ldr	r2, [pc, #16]	; (80065a4 <pidInit+0xb0>)
 8006592:	629a      	str	r2, [r3, #40]	; 0x28
}
 8006594:	bf00      	nop
 8006596:	3724      	adds	r7, #36	; 0x24
 8006598:	46bd      	mov	sp, r7
 800659a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800659e:	4770      	bx	lr
 80065a0:	ffffd8f0 	.word	0xffffd8f0
 80065a4:	3ccccccd 	.word	0x3ccccccd

080065a8 <pidCompute>:

void pidCompute(PidController *pidController)
{
 80065a8:	b480      	push	{r7}
 80065aa:	b089      	sub	sp, #36	; 0x24
 80065ac:	af00      	add	r7, sp, #0
 80065ae:	6078      	str	r0, [r7, #4]
	pidController->currentError = pidController->setpoint - pidController->processVariable;
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	ed93 7a06 	vldr	s14, [r3, #24]
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	edd3 7a08 	vldr	s15, [r3, #32]
 80065bc:	ee77 7a67 	vsub.f32	s15, s14, s15
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	edc3 7a03 	vstr	s15, [r3, #12]
	pidController->sumOfErrors += pidController->currentError;
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	ed93 7a05 	vldr	s14, [r3, #20]
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	edd3 7a03 	vldr	s15, [r3, #12]
 80065d2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	edc3 7a05 	vstr	s15, [r3, #20]
	pidController->differenceOfErrors = pidController->currentError - pidController->previousError;
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	ed93 7a03 	vldr	s14, [r3, #12]
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	edd3 7a04 	vldr	s15, [r3, #16]
 80065e8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24

	if (pidController->sumOfErrors > pidController->maxSumOfErrors)
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	ed93 7a05 	vldr	s14, [r3, #20]
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80065fc:	ee07 3a90 	vmov	s15, r3
 8006600:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006604:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8006608:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800660c:	dd09      	ble.n	8006622 <pidCompute+0x7a>
	{
		pidController->sumOfErrors = pidController->maxSumOfErrors;
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006612:	ee07 3a90 	vmov	s15, r3
 8006616:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	edc3 7a05 	vstr	s15, [r3, #20]
 8006620:	e016      	b.n	8006650 <pidCompute+0xa8>
	}
	else if (pidController->sumOfErrors < pidController->minSumOfErrors)
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	ed93 7a05 	vldr	s14, [r3, #20]
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800662c:	ee07 3a90 	vmov	s15, r3
 8006630:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006634:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8006638:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800663c:	d508      	bpl.n	8006650 <pidCompute+0xa8>
	{
		pidController->sumOfErrors = pidController->minSumOfErrors;
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006642:	ee07 3a90 	vmov	s15, r3
 8006646:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	edc3 7a05 	vstr	s15, [r3, #20]
	}

	if (pidController->controllerTopology == P_CONTROLLER)
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006656:	2b00      	cmp	r3, #0
 8006658:	d114      	bne.n	8006684 <pidCompute+0xdc>
	{
		float proportionalTerm = pidController->kp * pidController->currentError;
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	ed93 7a00 	vldr	s14, [r3]
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	edd3 7a03 	vldr	s15, [r3, #12]
 8006666:	ee67 7a27 	vmul.f32	s15, s14, s15
 800666a:	edc7 7a02 	vstr	s15, [r7, #8]
		pidController->controlledVariable = proportionalTerm + pidController->bias;
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	ed93 7a0c 	vldr	s14, [r3, #48]	; 0x30
 8006674:	edd7 7a02 	vldr	s15, [r7, #8]
 8006678:	ee77 7a27 	vadd.f32	s15, s14, s15
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	edc3 7a07 	vstr	s15, [r3, #28]
 8006682:	e061      	b.n	8006748 <pidCompute+0x1a0>
	}
	else if (pidController->controllerTopology == PI_CONTROLLER)
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800668a:	2b01      	cmp	r3, #1
 800668c:	d122      	bne.n	80066d4 <pidCompute+0x12c>
	{
		float proportionalTerm = pidController->kp * pidController->currentError;
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	ed93 7a00 	vldr	s14, [r3]
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	edd3 7a03 	vldr	s15, [r3, #12]
 800669a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800669e:	edc7 7a04 	vstr	s15, [r7, #16]
		float integralTerm = pidController->ki * pidController->sumOfErrors;
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	ed93 7a01 	vldr	s14, [r3, #4]
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	edd3 7a05 	vldr	s15, [r3, #20]
 80066ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 80066b2:	edc7 7a03 	vstr	s15, [r7, #12]
		pidController->controlledVariable = proportionalTerm + integralTerm + pidController->bias;
 80066b6:	ed97 7a04 	vldr	s14, [r7, #16]
 80066ba:	edd7 7a03 	vldr	s15, [r7, #12]
 80066be:	ee37 7a27 	vadd.f32	s14, s14, s15
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 80066c8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	edc3 7a07 	vstr	s15, [r3, #28]
 80066d2:	e039      	b.n	8006748 <pidCompute+0x1a0>
	}
	else if (pidController->controllerTopology == PID_CONTROLLER)
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80066da:	2b02      	cmp	r3, #2
 80066dc:	d130      	bne.n	8006740 <pidCompute+0x198>
	{
		float proportionalTerm = pidController->kp * pidController->currentError;
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	ed93 7a00 	vldr	s14, [r3]
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	edd3 7a03 	vldr	s15, [r3, #12]
 80066ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80066ee:	edc7 7a07 	vstr	s15, [r7, #28]
		float integralTerm = pidController->ki * pidController->sumOfErrors;
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	ed93 7a01 	vldr	s14, [r3, #4]
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	edd3 7a05 	vldr	s15, [r3, #20]
 80066fe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006702:	edc7 7a06 	vstr	s15, [r7, #24]
		float derivativeTerm = pidController->kd * pidController->differenceOfErrors;
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	ed93 7a02 	vldr	s14, [r3, #8]
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8006712:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006716:	edc7 7a05 	vstr	s15, [r7, #20]
		pidController->controlledVariable = proportionalTerm + integralTerm + derivativeTerm + pidController->bias;
 800671a:	ed97 7a07 	vldr	s14, [r7, #28]
 800671e:	edd7 7a06 	vldr	s15, [r7, #24]
 8006722:	ee37 7a27 	vadd.f32	s14, s14, s15
 8006726:	edd7 7a05 	vldr	s15, [r7, #20]
 800672a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 8006734:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	edc3 7a07 	vstr	s15, [r3, #28]
 800673e:	e003      	b.n	8006748 <pidCompute+0x1a0>
	}
	else
	{
		pidController->controlledVariable = 0;
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	f04f 0200 	mov.w	r2, #0
 8006746:	61da      	str	r2, [r3, #28]
	}

	if (pidController->controlledVariable > pidController->maxControlledVariable)
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	ed93 7a07 	vldr	s14, [r3, #28]
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006752:	ee07 3a90 	vmov	s15, r3
 8006756:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800675a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800675e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006762:	dd09      	ble.n	8006778 <pidCompute+0x1d0>
	{
		pidController->controlledVariable = pidController->maxControlledVariable;
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006768:	ee07 3a90 	vmov	s15, r3
 800676c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	edc3 7a07 	vstr	s15, [r3, #28]
 8006776:	e016      	b.n	80067a6 <pidCompute+0x1fe>
	}
	else if (pidController->controlledVariable < pidController->minControlledVariable)
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	ed93 7a07 	vldr	s14, [r3, #28]
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006782:	ee07 3a90 	vmov	s15, r3
 8006786:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800678a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800678e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006792:	d508      	bpl.n	80067a6 <pidCompute+0x1fe>
	{
		pidController->controlledVariable = pidController->minControlledVariable;
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006798:	ee07 3a90 	vmov	s15, r3
 800679c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	edc3 7a07 	vstr	s15, [r3, #28]
	}

	pidController->previousError = pidController->currentError;
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	68da      	ldr	r2, [r3, #12]
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	611a      	str	r2, [r3, #16]
}
 80067ae:	bf00      	nop
 80067b0:	3724      	adds	r7, #36	; 0x24
 80067b2:	46bd      	mov	sp, r7
 80067b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067b8:	4770      	bx	lr

080067ba <pidSetSetpoint>:

void pidSetSetpoint(PidController *pidController, float setpoint)
{
 80067ba:	b480      	push	{r7}
 80067bc:	b083      	sub	sp, #12
 80067be:	af00      	add	r7, sp, #0
 80067c0:	6078      	str	r0, [r7, #4]
 80067c2:	ed87 0a00 	vstr	s0, [r7]
	pidController->setpoint = setpoint;
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	683a      	ldr	r2, [r7, #0]
 80067ca:	619a      	str	r2, [r3, #24]
}
 80067cc:	bf00      	nop
 80067ce:	370c      	adds	r7, #12
 80067d0:	46bd      	mov	sp, r7
 80067d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067d6:	4770      	bx	lr

080067d8 <pidSetProcessVariable>:
{
	return pidController->setpoint;
}

void pidSetProcessVariable(PidController *pidController, float processVariable)
{
 80067d8:	b480      	push	{r7}
 80067da:	b083      	sub	sp, #12
 80067dc:	af00      	add	r7, sp, #0
 80067de:	6078      	str	r0, [r7, #4]
 80067e0:	ed87 0a00 	vstr	s0, [r7]
	pidController->processVariable = processVariable + pidController->offset;
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	ed93 7a0b 	vldr	s14, [r3, #44]	; 0x2c
 80067ea:	edd7 7a00 	vldr	s15, [r7]
 80067ee:	ee77 7a27 	vadd.f32	s15, s14, s15
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	edc3 7a08 	vstr	s15, [r3, #32]
}
 80067f8:	bf00      	nop
 80067fa:	370c      	adds	r7, #12
 80067fc:	46bd      	mov	sp, r7
 80067fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006802:	4770      	bx	lr

08006804 <pidGetProcessVariable>:

float pidGetProcessVariable(PidController *pidController)
{
 8006804:	b480      	push	{r7}
 8006806:	b083      	sub	sp, #12
 8006808:	af00      	add	r7, sp, #0
 800680a:	6078      	str	r0, [r7, #4]
	return pidController->processVariable;
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	6a1b      	ldr	r3, [r3, #32]
 8006810:	ee07 3a90 	vmov	s15, r3
}
 8006814:	eeb0 0a67 	vmov.f32	s0, s15
 8006818:	370c      	adds	r7, #12
 800681a:	46bd      	mov	sp, r7
 800681c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006820:	4770      	bx	lr

08006822 <pidGetControlledVariable>:

float pidGetControlledVariable(PidController *pidController)
{
 8006822:	b480      	push	{r7}
 8006824:	b083      	sub	sp, #12
 8006826:	af00      	add	r7, sp, #0
 8006828:	6078      	str	r0, [r7, #4]
	return pidController->controlledVariable;
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	69db      	ldr	r3, [r3, #28]
 800682e:	ee07 3a90 	vmov	s15, r3
}
 8006832:	eeb0 0a67 	vmov.f32	s0, s15
 8006836:	370c      	adds	r7, #12
 8006838:	46bd      	mov	sp, r7
 800683a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800683e:	4770      	bx	lr

08006840 <pidGetInterval>:

float pidGetInterval(PidController *pidController)
{
 8006840:	b480      	push	{r7}
 8006842:	b083      	sub	sp, #12
 8006844:	af00      	add	r7, sp, #0
 8006846:	6078      	str	r0, [r7, #4]
	return pidController->interval;
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800684c:	ee07 3a90 	vmov	s15, r3
}
 8006850:	eeb0 0a67 	vmov.f32	s0, s15
 8006854:	370c      	adds	r7, #12
 8006856:	46bd      	mov	sp, r7
 8006858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800685c:	4770      	bx	lr

0800685e <pidSetInterval>:

void pidSetInterval(PidController *pidController, float interval)
{
 800685e:	b480      	push	{r7}
 8006860:	b083      	sub	sp, #12
 8006862:	af00      	add	r7, sp, #0
 8006864:	6078      	str	r0, [r7, #4]
 8006866:	ed87 0a00 	vstr	s0, [r7]
	pidController->interval = interval;
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	683a      	ldr	r2, [r7, #0]
 800686e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8006870:	bf00      	nop
 8006872:	370c      	adds	r7, #12
 8006874:	46bd      	mov	sp, r7
 8006876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800687a:	4770      	bx	lr

0800687c <__libc_init_array>:
 800687c:	b570      	push	{r4, r5, r6, lr}
 800687e:	4d0d      	ldr	r5, [pc, #52]	; (80068b4 <__libc_init_array+0x38>)
 8006880:	4c0d      	ldr	r4, [pc, #52]	; (80068b8 <__libc_init_array+0x3c>)
 8006882:	1b64      	subs	r4, r4, r5
 8006884:	10a4      	asrs	r4, r4, #2
 8006886:	2600      	movs	r6, #0
 8006888:	42a6      	cmp	r6, r4
 800688a:	d109      	bne.n	80068a0 <__libc_init_array+0x24>
 800688c:	4d0b      	ldr	r5, [pc, #44]	; (80068bc <__libc_init_array+0x40>)
 800688e:	4c0c      	ldr	r4, [pc, #48]	; (80068c0 <__libc_init_array+0x44>)
 8006890:	f000 f82e 	bl	80068f0 <_init>
 8006894:	1b64      	subs	r4, r4, r5
 8006896:	10a4      	asrs	r4, r4, #2
 8006898:	2600      	movs	r6, #0
 800689a:	42a6      	cmp	r6, r4
 800689c:	d105      	bne.n	80068aa <__libc_init_array+0x2e>
 800689e:	bd70      	pop	{r4, r5, r6, pc}
 80068a0:	f855 3b04 	ldr.w	r3, [r5], #4
 80068a4:	4798      	blx	r3
 80068a6:	3601      	adds	r6, #1
 80068a8:	e7ee      	b.n	8006888 <__libc_init_array+0xc>
 80068aa:	f855 3b04 	ldr.w	r3, [r5], #4
 80068ae:	4798      	blx	r3
 80068b0:	3601      	adds	r6, #1
 80068b2:	e7f2      	b.n	800689a <__libc_init_array+0x1e>
 80068b4:	08006a28 	.word	0x08006a28
 80068b8:	08006a28 	.word	0x08006a28
 80068bc:	08006a28 	.word	0x08006a28
 80068c0:	08006a2c 	.word	0x08006a2c

080068c4 <memcpy>:
 80068c4:	440a      	add	r2, r1
 80068c6:	4291      	cmp	r1, r2
 80068c8:	f100 33ff 	add.w	r3, r0, #4294967295
 80068cc:	d100      	bne.n	80068d0 <memcpy+0xc>
 80068ce:	4770      	bx	lr
 80068d0:	b510      	push	{r4, lr}
 80068d2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80068d6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80068da:	4291      	cmp	r1, r2
 80068dc:	d1f9      	bne.n	80068d2 <memcpy+0xe>
 80068de:	bd10      	pop	{r4, pc}

080068e0 <memset>:
 80068e0:	4402      	add	r2, r0
 80068e2:	4603      	mov	r3, r0
 80068e4:	4293      	cmp	r3, r2
 80068e6:	d100      	bne.n	80068ea <memset+0xa>
 80068e8:	4770      	bx	lr
 80068ea:	f803 1b01 	strb.w	r1, [r3], #1
 80068ee:	e7f9      	b.n	80068e4 <memset+0x4>

080068f0 <_init>:
 80068f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80068f2:	bf00      	nop
 80068f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80068f6:	bc08      	pop	{r3}
 80068f8:	469e      	mov	lr, r3
 80068fa:	4770      	bx	lr

080068fc <_fini>:
 80068fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80068fe:	bf00      	nop
 8006900:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006902:	bc08      	pop	{r3}
 8006904:	469e      	mov	lr, r3
 8006906:	4770      	bx	lr
