// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
// Version: 2022.1.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module Bert_layer_PE_327 (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        A_fifo_3_0_dout,
        A_fifo_3_0_num_data_valid,
        A_fifo_3_0_fifo_cap,
        A_fifo_3_0_empty_n,
        A_fifo_3_0_read,
        B_fifo_0_3_dout,
        B_fifo_0_3_num_data_valid,
        B_fifo_0_3_fifo_cap,
        B_fifo_0_3_empty_n,
        B_fifo_0_3_read,
        A_fifo_3_1_din,
        A_fifo_3_1_num_data_valid,
        A_fifo_3_1_fifo_cap,
        A_fifo_3_1_full_n,
        A_fifo_3_1_write,
        B_fifo_0_4_din,
        B_fifo_0_4_num_data_valid,
        B_fifo_0_4_fifo_cap,
        B_fifo_0_4_full_n,
        B_fifo_0_4_write,
        start_out,
        start_write,
        ap_return
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [23:0] A_fifo_3_0_dout;
input  [1:0] A_fifo_3_0_num_data_valid;
input  [1:0] A_fifo_3_0_fifo_cap;
input   A_fifo_3_0_empty_n;
output   A_fifo_3_0_read;
input  [23:0] B_fifo_0_3_dout;
input  [1:0] B_fifo_0_3_num_data_valid;
input  [1:0] B_fifo_0_3_fifo_cap;
input   B_fifo_0_3_empty_n;
output   B_fifo_0_3_read;
output  [23:0] A_fifo_3_1_din;
input  [1:0] A_fifo_3_1_num_data_valid;
input  [1:0] A_fifo_3_1_fifo_cap;
input   A_fifo_3_1_full_n;
output   A_fifo_3_1_write;
output  [23:0] B_fifo_0_4_din;
input  [1:0] B_fifo_0_4_num_data_valid;
input  [1:0] B_fifo_0_4_fifo_cap;
input   B_fifo_0_4_full_n;
output   B_fifo_0_4_write;
output   start_out;
output   start_write;
output  [23:0] ap_return;

reg ap_idle;
reg A_fifo_3_0_read;
reg B_fifo_0_3_read;
reg A_fifo_3_1_write;
reg B_fifo_0_4_write;
reg start_write;
reg[23:0] ap_return;

reg    real_start;
reg    start_once_reg;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_idle_pp0;
wire    internal_ap_ready;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
reg    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln7_fu_94_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    A_fifo_3_0_blk_n;
wire    ap_block_pp0_stage0;
reg    A_fifo_3_1_blk_n;
reg    B_fifo_0_3_blk_n;
reg    B_fifo_0_4_blk_n;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln7_reg_171;
reg   [0:0] icmp_ln7_reg_171_pp0_iter1_reg;
reg  signed [23:0] a_V_reg_175;
reg  signed [23:0] b_V_reg_180;
wire   [39:0] mul_ln1393_fu_117_p2;
reg   [39:0] mul_ln1393_reg_185;
reg   [9:0] k_02_fu_50;
wire   [9:0] k_386_fu_100_p2;
wire    ap_loop_init;
reg   [9:0] ap_sig_allocacmp_k;
reg   [23:0] lhs_fu_54;
reg   [23:0] ap_sig_allocacmp_lhs_load;
reg    ap_block_pp0_stage0_01001;
wire   [39:0] lhs_371_fu_126_p3;
wire   [39:0] ret_V_fu_134_p2;
reg   [23:0] ap_return_preg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_142;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_return_preg = 24'd0;
end

Bert_layer_mul_24s_24s_40_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 40 ))
mul_24s_24s_40_1_1_U5808(
    .din0(b_V_reg_180),
    .din1(a_V_reg_175),
    .dout(mul_ln1393_fu_117_p2)
);

Bert_layer_flow_control_loop_pipe flow_control_loop_pipe_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(real_start),
    .ap_ready(internal_ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int),
    .ap_continue(ap_continue)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter2_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_preg <= 24'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln7_reg_171_pp0_iter1_reg == 1'd1))) begin
            ap_return_preg <= ap_sig_allocacmp_lhs_load;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((real_start == 1'b1) & (internal_ap_ready == 1'b0))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_142)) begin
        if ((icmp_ln7_fu_94_p2 == 1'd0)) begin
            k_02_fu_50 <= k_386_fu_100_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            k_02_fu_50 <= 10'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        a_V_reg_175 <= A_fifo_3_0_dout;
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        b_V_reg_180 <= B_fifo_0_3_dout;
        icmp_ln7_reg_171 <= icmp_ln7_fu_94_p2;
        icmp_ln7_reg_171_pp0_iter1_reg <= icmp_ln7_reg_171;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        lhs_fu_54 <= {{ret_V_fu_134_p2[39:16]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        mul_ln1393_reg_185 <= mul_ln1393_fu_117_p2;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_fifo_3_0_blk_n = A_fifo_3_0_empty_n;
    end else begin
        A_fifo_3_0_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_fifo_3_0_read = 1'b1;
    end else begin
        A_fifo_3_0_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_fifo_3_1_blk_n = A_fifo_3_1_full_n;
    end else begin
        A_fifo_3_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_fifo_3_1_write = 1'b1;
    end else begin
        A_fifo_3_1_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        B_fifo_0_3_blk_n = B_fifo_0_3_empty_n;
    end else begin
        B_fifo_0_3_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        B_fifo_0_3_read = 1'b1;
    end else begin
        B_fifo_0_3_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        B_fifo_0_4_blk_n = B_fifo_0_4_full_n;
    end else begin
        B_fifo_0_4_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        B_fifo_0_4_write = 1'b1;
    end else begin
        B_fifo_0_4_write = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln7_fu_94_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter2_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln7_reg_171_pp0_iter1_reg == 1'd1))) begin
        ap_return = ap_sig_allocacmp_lhs_load;
    end else begin
        ap_return = ap_return_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_k = 10'd0;
    end else begin
        ap_sig_allocacmp_k = k_02_fu_50;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_sig_allocacmp_lhs_load = {{ret_V_fu_134_p2[39:16]}};
    end else begin
        ap_sig_allocacmp_lhs_load = lhs_fu_54;
    end
end

always @ (*) begin
    if (((start_full_n == 1'b0) & (start_once_reg == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((real_start == 1'b1) & (start_once_reg == 1'b0))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign A_fifo_3_1_din = A_fifo_3_0_dout;

assign B_fifo_0_4_din = B_fifo_0_3_dout;

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter1 == 1'b1) & ((1'b0 == B_fifo_0_4_full_n) | (1'b0 == A_fifo_3_1_full_n) | (1'b0 == B_fifo_0_3_empty_n) | (1'b0 == A_fifo_3_0_empty_n))) | ((ap_done_reg == 1'b1) & (ap_start_int == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter1 == 1'b1) & ((1'b0 == B_fifo_0_4_full_n) | (1'b0 == A_fifo_3_1_full_n) | (1'b0 == B_fifo_0_3_empty_n) | (1'b0 == A_fifo_3_0_empty_n))) | ((ap_done_reg == 1'b1) & (ap_start_int == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter1 == 1'b1) & ((1'b0 == B_fifo_0_4_full_n) | (1'b0 == A_fifo_3_1_full_n) | (1'b0 == B_fifo_0_3_empty_n) | (1'b0 == A_fifo_3_0_empty_n))) | ((ap_done_reg == 1'b1) & (ap_start_int == 1'b1)));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_done_reg == 1'b1);
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = ((1'b0 == B_fifo_0_4_full_n) | (1'b0 == A_fifo_3_1_full_n) | (1'b0 == B_fifo_0_3_empty_n) | (1'b0 == A_fifo_3_0_empty_n));
end

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_142 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = internal_ap_ready;

assign icmp_ln7_fu_94_p2 = ((ap_sig_allocacmp_k == 10'd768) ? 1'b1 : 1'b0);

assign k_386_fu_100_p2 = (ap_sig_allocacmp_k + 10'd1);

assign lhs_371_fu_126_p3 = {{lhs_fu_54}, {16'd0}};

assign ret_V_fu_134_p2 = (mul_ln1393_reg_185 + lhs_371_fu_126_p3);

assign start_out = real_start;

endmodule //Bert_layer_PE_327
