
*** Running vivado
    with args -log RAT_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source RAT_wrapper.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source RAT_wrapper.tcl -notrace
Command: synth_design -top RAT_wrapper -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t-cpg236'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t-cpg236'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8088 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 301.477 ; gain = 76.141
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'RAT_wrapper' [C:/Users/rsolorza/Desktop/Experiment-7-master/Experiment 7.srcs/sources_1/new/Rat_Wrapper.vhd:47]
INFO: [Synth 8-3491] module 'clk_div2_buf' declared at 'C:/Users/rsolorza/Desktop/Experiment-7-master/Experiment 7.srcs/sources_1/new/clock_divider.vhd:29' bound to instance 'cdiv2' of component 'clk_div2_buf' [C:/Users/rsolorza/Desktop/Experiment-7-master/Experiment 7.srcs/sources_1/new/Rat_Wrapper.vhd:104]
INFO: [Synth 8-638] synthesizing module 'clk_div2_buf' [C:/Users/rsolorza/Desktop/Experiment-7-master/Experiment 7.srcs/sources_1/new/clock_divider.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'clk_div2_buf' (1#1) [C:/Users/rsolorza/Desktop/Experiment-7-master/Experiment 7.srcs/sources_1/new/clock_divider.vhd:34]
INFO: [Synth 8-3491] module 'RAT_MCU' declared at 'C:/Users/rsolorza/Desktop/Experiment-7-master/Experiment 7.srcs/sources_1/new/Rat_MCU.vhd:26' bound to instance 'MCU' of component 'RAT_MCU' [C:/Users/rsolorza/Desktop/Experiment-7-master/Experiment 7.srcs/sources_1/new/Rat_Wrapper.vhd:111]
INFO: [Synth 8-638] synthesizing module 'RAT_MCU' [C:/Users/rsolorza/Desktop/Experiment-7-master/Experiment 7.srcs/sources_1/new/Rat_MCU.vhd:38]
INFO: [Synth 8-3491] module 'prog_rom' declared at 'C:/Users/rsolorza/Desktop/Experiment-7-master/Experiment 7.srcs/sources_1/new/prog_rom.vhd:21' bound to instance 'my_prog_rom' of component 'prog_rom' [C:/Users/rsolorza/Desktop/Experiment-7-master/Experiment 7.srcs/sources_1/new/Rat_MCU.vhd:209]
INFO: [Synth 8-638] synthesizing module 'prog_rom' [C:/Users/rsolorza/Desktop/Experiment-7-master/Experiment 7.srcs/sources_1/new/prog_rom.vhd:29]
	Parameter INIT bound to: 20'b00000000000000000000 
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100111100 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000100001001010010000000010101001011010011010110000000100101010001000000000000000000000 
	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SRVAL bound to: 20'b00000000000000000000 
	Parameter WRITE_MODE bound to: WRITE_FIRST - type: string 
INFO: [Synth 8-113] binding component instance 'ram_1024_x_18' to cell 'RAMB16_S18' [C:/Users/rsolorza/Desktop/Experiment-7-master/Experiment 7.srcs/sources_1/new/prog_rom.vhd:194]
INFO: [Synth 8-256] done synthesizing module 'prog_rom' (2#1) [C:/Users/rsolorza/Desktop/Experiment-7-master/Experiment 7.srcs/sources_1/new/prog_rom.vhd:29]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/rsolorza/Desktop/Experiment-7-master/Experiment 7.srcs/sources_1/new/ALU.vhd:36' bound to instance 'my_alu' of component 'ALU' [C:/Users/rsolorza/Desktop/Experiment-7-master/Experiment 7.srcs/sources_1/new/Rat_MCU.vhd:214]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/rsolorza/Desktop/Experiment-7-master/Experiment 7.srcs/sources_1/new/ALU.vhd:46]
INFO: [Synth 8-226] default block is never used [C:/Users/rsolorza/Desktop/Experiment-7-master/Experiment 7.srcs/sources_1/new/ALU.vhd:53]
WARNING: [Synth 8-6014] Unused sequential element result_and_flags_reg was removed.  [C:/Users/rsolorza/Desktop/Experiment-7-master/Experiment 7.srcs/sources_1/new/ALU.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'ALU' (3#1) [C:/Users/rsolorza/Desktop/Experiment-7-master/Experiment 7.srcs/sources_1/new/ALU.vhd:46]
INFO: [Synth 8-3491] module 'CONTROL_UNIT' declared at 'C:/Users/rsolorza/Desktop/Experiment-7-master/Experiment 7.srcs/sources_1/new/Control_Unit.vhd:28' bound to instance 'my_cu' of component 'CONTROL_UNIT' [C:/Users/rsolorza/Desktop/Experiment-7-master/Experiment 7.srcs/sources_1/new/Rat_MCU.vhd:224]
INFO: [Synth 8-638] synthesizing module 'CONTROL_UNIT' [C:/Users/rsolorza/Desktop/Experiment-7-master/Experiment 7.srcs/sources_1/new/Control_Unit.vhd:69]
WARNING: [Synth 8-6014] Unused sequential element FLG_Z_LD_reg was removed.  [C:/Users/rsolorza/Desktop/Experiment-7-master/Experiment 7.srcs/sources_1/new/Control_Unit.vhd:118]
INFO: [Synth 8-256] done synthesizing module 'CONTROL_UNIT' (4#1) [C:/Users/rsolorza/Desktop/Experiment-7-master/Experiment 7.srcs/sources_1/new/Control_Unit.vhd:69]
INFO: [Synth 8-3491] module 'RegisterFile' declared at 'C:/Users/rsolorza/Desktop/Experiment-7-master/Experiment 7.srcs/sources_1/new/Reg_File.vhd:26' bound to instance 'my_regfile' of component 'RegisterFile' [C:/Users/rsolorza/Desktop/Experiment-7-master/Experiment 7.srcs/sources_1/new/Rat_MCU.vhd:264]
INFO: [Synth 8-638] synthesizing module 'RegisterFile' [C:/Users/rsolorza/Desktop/Experiment-7-master/Experiment 7.srcs/sources_1/new/Reg_File.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'RegisterFile' (5#1) [C:/Users/rsolorza/Desktop/Experiment-7-master/Experiment 7.srcs/sources_1/new/Reg_File.vhd:36]
WARNING: [Synth 8-5640] Port 'ir' is missing in component declaration [C:/Users/rsolorza/Desktop/Experiment-7-master/Experiment 7.srcs/sources_1/new/Rat_MCU.vhd:107]
INFO: [Synth 8-3491] module 'ProgramCounter' declared at 'C:/Users/rsolorza/Desktop/Experiment-7-master/Experiment 7.srcs/sources_1/new/PC.vhd:25' bound to instance 'my_PC' of component 'ProgramCounter' [C:/Users/rsolorza/Desktop/Experiment-7-master/Experiment 7.srcs/sources_1/new/Rat_MCU.vhd:274]
INFO: [Synth 8-638] synthesizing module 'ProgramCounter' [C:/Users/rsolorza/Desktop/Experiment-7-master/Experiment 7.srcs/sources_1/new/PC.vhd:38]
INFO: [Synth 8-3491] module 'Mux_3x2' declared at 'C:/Users/rsolorza/Desktop/Experiment-7-master/Experiment 7.srcs/sources_1/new/mux_3x2.vhd:25' bound to instance 'mux' of component 'Mux_3x2' [C:/Users/rsolorza/Desktop/Experiment-7-master/Experiment 7.srcs/sources_1/new/PC.vhd:72]
INFO: [Synth 8-638] synthesizing module 'Mux_3x2' [C:/Users/rsolorza/Desktop/Experiment-7-master/Experiment 7.srcs/sources_1/new/mux_3x2.vhd:34]
WARNING: [Synth 8-614] signal 'C' is read in the process but is not in the sensitivity list [C:/Users/rsolorza/Desktop/Experiment-7-master/Experiment 7.srcs/sources_1/new/mux_3x2.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'Mux_3x2' (6#1) [C:/Users/rsolorza/Desktop/Experiment-7-master/Experiment 7.srcs/sources_1/new/mux_3x2.vhd:34]
INFO: [Synth 8-3491] module 'cntr_10bit' declared at 'C:/Users/rsolorza/Desktop/Experiment-7-master/Experiment 7.srcs/sources_1/new/cntr_10bit.vhd:27' bound to instance 'program_counter' of component 'cntr_10bit' [C:/Users/rsolorza/Desktop/Experiment-7-master/Experiment 7.srcs/sources_1/new/PC.vhd:79]
INFO: [Synth 8-638] synthesizing module 'cntr_10bit' [C:/Users/rsolorza/Desktop/Experiment-7-master/Experiment 7.srcs/sources_1/new/cntr_10bit.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'cntr_10bit' (7#1) [C:/Users/rsolorza/Desktop/Experiment-7-master/Experiment 7.srcs/sources_1/new/cntr_10bit.vhd:36]
INFO: [Synth 8-3491] module 'prog_rom' declared at 'C:/Users/rsolorza/Desktop/Experiment-7-master/Experiment 7.srcs/sources_1/new/prog_rom.vhd:21' bound to instance 'my_prog_rom' of component 'prog_rom' [C:/Users/rsolorza/Desktop/Experiment-7-master/Experiment 7.srcs/sources_1/new/PC.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'ProgramCounter' (8#1) [C:/Users/rsolorza/Desktop/Experiment-7-master/Experiment 7.srcs/sources_1/new/PC.vhd:38]
INFO: [Synth 8-3491] module 'Mux_2x1' declared at 'C:/Users/rsolorza/Desktop/Experiment-7-master/Experiment 7.srcs/sources_1/new/Mux_2x1.vhd:25' bound to instance 'my_alu_mux' of component 'Mux_2x1' [C:/Users/rsolorza/Desktop/Experiment-7-master/Experiment 7.srcs/sources_1/new/Rat_MCU.vhd:285]
INFO: [Synth 8-638] synthesizing module 'Mux_2x1' [C:/Users/rsolorza/Desktop/Experiment-7-master/Experiment 7.srcs/sources_1/new/Mux_2x1.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'Mux_2x1' (9#1) [C:/Users/rsolorza/Desktop/Experiment-7-master/Experiment 7.srcs/sources_1/new/Mux_2x1.vhd:33]
INFO: [Synth 8-3491] module 'Flags' declared at 'C:/Users/rsolorza/Desktop/Experiment-7-master/Experiment 7.srcs/sources_1/new/Flags.vhd:25' bound to instance 'my_flags' of component 'Flags' [C:/Users/rsolorza/Desktop/Experiment-7-master/Experiment 7.srcs/sources_1/new/Rat_MCU.vhd:291]
INFO: [Synth 8-638] synthesizing module 'Flags' [C:/Users/rsolorza/Desktop/Experiment-7-master/Experiment 7.srcs/sources_1/new/Flags.vhd:39]
INFO: [Synth 8-3491] module 'FlagReg' declared at 'C:/Users/rsolorza/Desktop/Experiment-7-master/Experiment 7.srcs/sources_1/new/Flip_Flop.vhd:25' bound to instance 'my_cFlag' of component 'FlagReg' [C:/Users/rsolorza/Desktop/Experiment-7-master/Experiment 7.srcs/sources_1/new/Flags.vhd:52]
INFO: [Synth 8-638] synthesizing module 'FlagReg' [C:/Users/rsolorza/Desktop/Experiment-7-master/Experiment 7.srcs/sources_1/new/Flip_Flop.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'FlagReg' (10#1) [C:/Users/rsolorza/Desktop/Experiment-7-master/Experiment 7.srcs/sources_1/new/Flip_Flop.vhd:34]
INFO: [Synth 8-3491] module 'FlagReg' declared at 'C:/Users/rsolorza/Desktop/Experiment-7-master/Experiment 7.srcs/sources_1/new/Flip_Flop.vhd:25' bound to instance 'my_ZFlag' of component 'FlagReg' [C:/Users/rsolorza/Desktop/Experiment-7-master/Experiment 7.srcs/sources_1/new/Flags.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'Flags' (11#1) [C:/Users/rsolorza/Desktop/Experiment-7-master/Experiment 7.srcs/sources_1/new/Flags.vhd:39]
INFO: [Synth 8-3491] module 'Mux_4x1_8bit' declared at 'C:/Users/rsolorza/Desktop/Experiment-7-master/Experiment 7.srcs/sources_1/new/Mux_4x1_8bit.vhd:25' bound to instance 'reg_file_mux' of component 'Mux_4x1_8bit' [C:/Users/rsolorza/Desktop/Experiment-7-master/Experiment 7.srcs/sources_1/new/Rat_MCU.vhd:304]
INFO: [Synth 8-638] synthesizing module 'Mux_4x1_8bit' [C:/Users/rsolorza/Desktop/Experiment-7-master/Experiment 7.srcs/sources_1/new/Mux_4x1_8bit.vhd:35]
WARNING: [Synth 8-614] signal 'C' is read in the process but is not in the sensitivity list [C:/Users/rsolorza/Desktop/Experiment-7-master/Experiment 7.srcs/sources_1/new/Mux_4x1_8bit.vhd:38]
WARNING: [Synth 8-614] signal 'D' is read in the process but is not in the sensitivity list [C:/Users/rsolorza/Desktop/Experiment-7-master/Experiment 7.srcs/sources_1/new/Mux_4x1_8bit.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'Mux_4x1_8bit' (12#1) [C:/Users/rsolorza/Desktop/Experiment-7-master/Experiment 7.srcs/sources_1/new/Mux_4x1_8bit.vhd:35]
WARNING: [Synth 8-3848] Net OUT_PORT in module/entity RAT_MCU does not have driver. [C:/Users/rsolorza/Desktop/Experiment-7-master/Experiment 7.srcs/sources_1/new/Rat_MCU.vhd:31]
WARNING: [Synth 8-3848] Net PORT_ID in module/entity RAT_MCU does not have driver. [C:/Users/rsolorza/Desktop/Experiment-7-master/Experiment 7.srcs/sources_1/new/Rat_MCU.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'RAT_MCU' (13#1) [C:/Users/rsolorza/Desktop/Experiment-7-master/Experiment 7.srcs/sources_1/new/Rat_MCU.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'RAT_wrapper' (14#1) [C:/Users/rsolorza/Desktop/Experiment-7-master/Experiment 7.srcs/sources_1/new/Rat_Wrapper.vhd:47]
WARNING: [Synth 8-3331] design Flags has unconnected port FLG_LD_SEL
WARNING: [Synth 8-3331] design Flags has unconnected port FLG_SHAD_LD
WARNING: [Synth 8-3331] design Flags has unconnected port Z
WARNING: [Synth 8-3331] design CONTROL_UNIT has unconnected port C
WARNING: [Synth 8-3331] design CONTROL_UNIT has unconnected port Z
WARNING: [Synth 8-3331] design CONTROL_UNIT has unconnected port INT
WARNING: [Synth 8-3331] design RAT_MCU has unconnected port OUT_PORT[7]
WARNING: [Synth 8-3331] design RAT_MCU has unconnected port OUT_PORT[6]
WARNING: [Synth 8-3331] design RAT_MCU has unconnected port OUT_PORT[5]
WARNING: [Synth 8-3331] design RAT_MCU has unconnected port OUT_PORT[4]
WARNING: [Synth 8-3331] design RAT_MCU has unconnected port OUT_PORT[3]
WARNING: [Synth 8-3331] design RAT_MCU has unconnected port OUT_PORT[2]
WARNING: [Synth 8-3331] design RAT_MCU has unconnected port OUT_PORT[1]
WARNING: [Synth 8-3331] design RAT_MCU has unconnected port OUT_PORT[0]
WARNING: [Synth 8-3331] design RAT_MCU has unconnected port PORT_ID[7]
WARNING: [Synth 8-3331] design RAT_MCU has unconnected port PORT_ID[6]
WARNING: [Synth 8-3331] design RAT_MCU has unconnected port PORT_ID[5]
WARNING: [Synth 8-3331] design RAT_MCU has unconnected port PORT_ID[4]
WARNING: [Synth 8-3331] design RAT_MCU has unconnected port PORT_ID[3]
WARNING: [Synth 8-3331] design RAT_MCU has unconnected port PORT_ID[2]
WARNING: [Synth 8-3331] design RAT_MCU has unconnected port PORT_ID[1]
WARNING: [Synth 8-3331] design RAT_MCU has unconnected port PORT_ID[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 341.555 ; gain = 116.219
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 341.555 ; gain = 116.219
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/rsolorza/Desktop/Experiment-7-master/Experiment 7.srcs/constrs_1/new/Constraints.xdc]
Finished Parsing XDC File [C:/Users/rsolorza/Desktop/Experiment-7-master/Experiment 7.srcs/constrs_1/new/Constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/rsolorza/Desktop/Experiment-7-master/Experiment 7.srcs/constrs_1/new/Constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/RAT_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/RAT_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  RAMB16_S18 => RAMB18E1: 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 583.086 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 583.086 ; gain = 357.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 583.086 ; gain = 357.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 583.086 ; gain = 357.750
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/rsolorza/Desktop/Experiment-7-master/Experiment 7.srcs/sources_1/new/ALU.vhd:53]
INFO: [Synth 8-5546] ROM "PC_LD" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_WR" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_WR_SEL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ALU_OPY_SEL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ALU_SEL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLG_C_LD" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IO_STRB" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element t_cnt_reg was removed.  [C:/Users/rsolorza/Desktop/Experiment-7-master/Experiment 7.srcs/sources_1/new/cntr_10bit.vhd:45]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 583.086 ; gain = 357.750
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 2     
+---XORs : 
	   2 Input      9 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	  16 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   9 Input      2 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module RAT_wrapper 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module clk_div2_buf 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 2     
+---XORs : 
	   2 Input      9 Bit         XORs := 1     
+---Muxes : 
	  16 Input      9 Bit        Muxes := 2     
Module CONTROL_UNIT 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   9 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   9 Input      2 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 2     
Module Mux_3x2 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     10 Bit        Muxes := 1     
Module cntr_10bit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Mux_2x1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module FlagReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module Mux_4x1_8bit 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element MCU/my_flags/my_ZFlag/s_D_reg was removed.  [C:/Users/rsolorza/Desktop/Experiment-7-master/Experiment 7.srcs/sources_1/new/Flip_Flop.vhd:41]
WARNING: [Synth 8-6014] Unused sequential element MCU/my_PC/program_counter/t_cnt_reg was removed.  [C:/Users/rsolorza/Desktop/Experiment-7-master/Experiment 7.srcs/sources_1/new/cntr_10bit.vhd:45]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_DISP_EN_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_DISP_EN_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_DISP_EN_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_DISP_EN_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_SEGMENTS_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_SEGMENTS_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_SEGMENTS_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_SEGMENTS_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_SEGMENTS_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_SEGMENTS_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_SEGMENTS_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_SEGMENTS_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_LEDS_LO_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_LEDS_LO_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_LEDS_LO_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_LEDS_LO_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_LEDS_LO_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_LEDS_LO_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_LEDS_LO_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_LEDS_LO_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_LEDS_HI_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_LEDS_HI_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_LEDS_HI_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_LEDS_HI_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_LEDS_HI_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_LEDS_HI_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_LEDS_HI_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_LEDS_HI_reg[7] )
WARNING: [Synth 8-3332] Sequential element (cdiv2/s_clk_reg) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (MCU/my_cu/PS_reg[1]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (MCU/my_cu/PS_reg[0]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (MCU/my_flags/my_cFlag/s_D_reg) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (MCU/my_PC/program_counter/t_cnt_reg[9]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (MCU/my_PC/program_counter/t_cnt_reg[8]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (MCU/my_PC/program_counter/t_cnt_reg[7]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (MCU/my_PC/program_counter/t_cnt_reg[6]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (MCU/my_PC/program_counter/t_cnt_reg[5]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (MCU/my_PC/program_counter/t_cnt_reg[4]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (MCU/my_PC/program_counter/t_cnt_reg[3]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (MCU/my_PC/program_counter/t_cnt_reg[2]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (MCU/my_PC/program_counter/t_cnt_reg[1]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (MCU/my_PC/program_counter/t_cnt_reg[0]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (r_LEDS_LO_reg[7]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (r_LEDS_LO_reg[6]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (r_LEDS_LO_reg[5]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (r_LEDS_LO_reg[4]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (r_LEDS_LO_reg[3]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (r_LEDS_LO_reg[2]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (r_LEDS_LO_reg[1]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (r_LEDS_LO_reg[0]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (r_LEDS_HI_reg[7]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (r_LEDS_HI_reg[6]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (r_LEDS_HI_reg[5]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (r_LEDS_HI_reg[4]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (r_LEDS_HI_reg[3]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (r_LEDS_HI_reg[2]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (r_LEDS_HI_reg[1]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (r_LEDS_HI_reg[0]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (r_SEGMENTS_reg[7]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (r_SEGMENTS_reg[6]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (r_SEGMENTS_reg[5]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (r_SEGMENTS_reg[4]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (r_SEGMENTS_reg[3]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (r_SEGMENTS_reg[2]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (r_SEGMENTS_reg[1]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (r_SEGMENTS_reg[0]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (r_DISP_EN_reg[3]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (r_DISP_EN_reg[2]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (r_DISP_EN_reg[1]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (r_DISP_EN_reg[0]) is unused and will be removed from module RAT_wrapper.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 583.086 ; gain = 357.750
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 588.855 ; gain = 363.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 588.855 ; gain = 363.520
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 598.996 ; gain = 373.660
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 598.996 ; gain = 373.660
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 598.996 ; gain = 373.660
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 598.996 ; gain = 373.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 598.996 ; gain = 373.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 598.996 ; gain = 373.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 598.996 ; gain = 373.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |OBUF |    28|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    28|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 598.996 ; gain = 373.660
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 45 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 598.996 ; gain = 132.129
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 598.996 ; gain = 373.660
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

92 Infos, 75 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 611.520 ; gain = 392.160
INFO: [Common 17-1381] The checkpoint 'C:/Users/rsolorza/Desktop/Experiment-7-master/Experiment 7.runs/synth_1/RAT_wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 611.520 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Oct 20 13:14:33 2017...
