{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1697120309183 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697120309183 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 12 19:48:29 2023 " "Processing started: Thu Oct 12 19:48:29 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1697120309183 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1697120309183 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off NP_Processor -c NP_Processor --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off NP_Processor -c NP_Processor --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1697120309183 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1697120309456 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1697120309456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.sv 1 1 " "Found 1 design units, including 1 entities, in source file datamemory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Datamemory " "Found entity 1: Datamemory" {  } { { "Datamemory.sv" "" { Text "C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - Copy - Copy/Datamemory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697120316965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697120316965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alunithw.sv 1 1 " "Found 1 design units, including 1 entities, in source file alunithw.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALUnitHW " "Found entity 1: ALUnitHW" {  } { { "ALUnitHW.sv" "" { Text "C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - Copy - Copy/ALUnitHW.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697120316966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697120316966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2input.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2input.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2input " "Found entity 1: Mux2input" {  } { { "Mux2input.sv" "" { Text "C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - Copy - Copy/Mux2input.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697120316967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697120316967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfiles.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfiles.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegFiles " "Found entity 1: RegFiles" {  } { { "RegFiles.sv" "" { Text "C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - Copy - Copy/RegFiles.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697120316968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697120316968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmemory.sv 1 1 " "Found 1 design units, including 1 entities, in source file instructionmemory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionMemory " "Found entity 1: InstructionMemory" {  } { { "InstructionMemory.sv" "" { Text "C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - Copy - Copy/InstructionMemory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697120316970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697120316970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.sv" "" { Text "C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - Copy - Copy/pc.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697120316971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697120316971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "Datapath.sv" "" { Text "C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - Copy - Copy/Datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697120316972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697120316972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath_tb " "Found entity 1: Datapath_tb" {  } { { "Datapath_tb.sv" "" { Text "C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - Copy - Copy/Datapath_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697120316973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697120316973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imm_gen.sv 1 1 " "Found 1 design units, including 1 entities, in source file imm_gen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 imm_Gen " "Found entity 1: imm_Gen" {  } { { "imm_Gen.sv" "" { Text "C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - Copy - Copy/imm_Gen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697120316974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697120316974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder3by3.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder3by3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder3by3 " "Found entity 1: Decoder3by3" {  } { { "Decoder3by3.sv" "" { Text "C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - Copy - Copy/Decoder3by3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697120316975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697120316975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_32.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder_32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder_32 " "Found entity 1: adder_32" {  } { { "adder_32.sv" "" { Text "C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - Copy - Copy/adder_32.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697120316976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697120316976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branchsel.sv 1 1 " "Found 1 design units, including 1 entities, in source file branchsel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BranchSel " "Found entity 1: BranchSel" {  } { { "BranchSel.sv" "" { Text "C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - Copy - Copy/BranchSel.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697120316977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697120316977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microprogramming.sv 1 1 " "Found 1 design units, including 1 entities, in source file microprogramming.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Microprogramming " "Found entity 1: Microprogramming" {  } { { "Microprogramming.sv" "" { Text "C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - Copy - Copy/Microprogramming.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697120316979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697120316979 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Datapath_tb " "Elaborating entity \"Datapath_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1697120317002 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clk Datapath_tb.sv(7) " "Verilog HDL warning at Datapath_tb.sv(7): assignments to clk create a combinational loop" {  } { { "Datapath_tb.sv" "" { Text "C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - Copy - Copy/Datapath_tb.sv" 7 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Design Software" 0 -1 1697120317002 "|Datapath_tb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath Datapath:dut " "Elaborating entity \"Datapath\" for hierarchy \"Datapath:dut\"" {  } { { "Datapath_tb.sv" "dut" { Text "C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - Copy - Copy/Datapath_tb.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1697120317003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_32 Datapath:dut\|adder_32:adder1 " "Elaborating entity \"adder_32\" for hierarchy \"Datapath:dut\|adder_32:adder1\"" {  } { { "Datapath.sv" "adder1" { Text "C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - Copy - Copy/Datapath.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1697120317005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2input Datapath:dut\|Mux2input:muxrdsel " "Elaborating entity \"Mux2input\" for hierarchy \"Datapath:dut\|Mux2input:muxrdsel\"" {  } { { "Datapath.sv" "muxrdsel" { Text "C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - Copy - Copy/Datapath.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1697120317006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BranchSel Datapath:dut\|BranchSel:bs " "Elaborating entity \"BranchSel\" for hierarchy \"Datapath:dut\|BranchSel:bs\"" {  } { { "Datapath.sv" "bs" { Text "C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - Copy - Copy/Datapath.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1697120317007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc Datapath:dut\|pc:pcreg " "Elaborating entity \"pc\" for hierarchy \"Datapath:dut\|pc:pcreg\"" {  } { { "Datapath.sv" "pcreg" { Text "C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - Copy - Copy/Datapath.sv" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1697120317008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionMemory Datapath:dut\|InstructionMemory:Imem " "Elaborating entity \"InstructionMemory\" for hierarchy \"Datapath:dut\|InstructionMemory:Imem\"" {  } { { "Datapath.sv" "Imem" { Text "C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - Copy - Copy/Datapath.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1697120317009 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Inst_memory\[50..13\] 0 InstructionMemory.sv(6) " "Net \"Inst_memory\[50..13\]\" at InstructionMemory.sv(6) has no driver or initial value, using a default initial value '0'" {  } { { "InstructionMemory.sv" "" { Text "C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - Copy - Copy/InstructionMemory.sv" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1697120317012 "|Datapath_tb|Datapath:dut|InstructionMemory:Imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Inst_memory\[11..9\] 0 InstructionMemory.sv(6) " "Net \"Inst_memory\[11..9\]\" at InstructionMemory.sv(6) has no driver or initial value, using a default initial value '0'" {  } { { "InstructionMemory.sv" "" { Text "C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - Copy - Copy/InstructionMemory.sv" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1697120317012 "|Datapath_tb|Datapath:dut|InstructionMemory:Imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Inst_memory\[7..5\] 0 InstructionMemory.sv(6) " "Net \"Inst_memory\[7..5\]\" at InstructionMemory.sv(6) has no driver or initial value, using a default initial value '0'" {  } { { "InstructionMemory.sv" "" { Text "C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - Copy - Copy/InstructionMemory.sv" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1697120317012 "|Datapath_tb|Datapath:dut|InstructionMemory:Imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Inst_memory\[3..1\] 0 InstructionMemory.sv(6) " "Net \"Inst_memory\[3..1\]\" at InstructionMemory.sv(6) has no driver or initial value, using a default initial value '0'" {  } { { "InstructionMemory.sv" "" { Text "C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - Copy - Copy/InstructionMemory.sv" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1697120317012 "|Datapath_tb|Datapath:dut|InstructionMemory:Imem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFiles Datapath:dut\|RegFiles:regF " "Elaborating entity \"RegFiles\" for hierarchy \"Datapath:dut\|RegFiles:regF\"" {  } { { "Datapath.sv" "regF" { Text "C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - Copy - Copy/Datapath.sv" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1697120317022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imm_Gen Datapath:dut\|imm_Gen:immGen " "Elaborating entity \"imm_Gen\" for hierarchy \"Datapath:dut\|imm_Gen:immGen\"" {  } { { "Datapath.sv" "immGen" { Text "C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - Copy - Copy/Datapath.sv" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1697120317031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Microprogramming Datapath:dut\|Microprogramming:CU " "Elaborating entity \"Microprogramming\" for hierarchy \"Datapath:dut\|Microprogramming:CU\"" {  } { { "Datapath.sv" "CU" { Text "C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - Copy - Copy/Datapath.sv" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1697120317033 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "Microprogramming.sv(126) " "Verilog HDL Case Statement warning at Microprogramming.sv(126): case item expression covers a value already covered by a previous case item" {  } { { "Microprogramming.sv" "" { Text "C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - Copy - Copy/Microprogramming.sv" 126 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Design Software" 0 -1 1697120317034 "|Datapath_tb|Datapath:dut|Microprogramming:CU"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Microprogramming.sv(124) " "Verilog HDL Case Statement information at Microprogramming.sv(124): all case item expressions in this case statement are onehot" {  } { { "Microprogramming.sv" "" { Text "C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - Copy - Copy/Microprogramming.sv" 124 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Design Software" 0 -1 1697120317034 "|Datapath_tb|Datapath:dut|Microprogramming:CU"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Microprogramming.sv(167) " "Verilog HDL Case Statement warning at Microprogramming.sv(167): incomplete case statement has no default case item" {  } { { "Microprogramming.sv" "" { Text "C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - Copy - Copy/Microprogramming.sv" 167 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1697120317034 "|Datapath_tb|Datapath:dut|Microprogramming:CU"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Microprogramming.sv(172) " "Verilog HDL Case Statement warning at Microprogramming.sv(172): incomplete case statement has no default case item" {  } { { "Microprogramming.sv" "" { Text "C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - Copy - Copy/Microprogramming.sv" 172 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1697120317034 "|Datapath_tb|Datapath:dut|Microprogramming:CU"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Microprogramming.sv(183) " "Verilog HDL Case Statement warning at Microprogramming.sv(183): incomplete case statement has no default case item" {  } { { "Microprogramming.sv" "" { Text "C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - Copy - Copy/Microprogramming.sv" 183 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1697120317034 "|Datapath_tb|Datapath:dut|Microprogramming:CU"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Microprogramming.sv(80) " "Verilog HDL Case Statement warning at Microprogramming.sv(80): incomplete case statement has no default case item" {  } { { "Microprogramming.sv" "" { Text "C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - Copy - Copy/Microprogramming.sv" 80 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1697120317034 "|Datapath_tb|Datapath:dut|Microprogramming:CU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUnitHW Datapath:dut\|ALUnitHW:alu " "Elaborating entity \"ALUnitHW\" for hierarchy \"Datapath:dut\|ALUnitHW:alu\"" {  } { { "Datapath.sv" "alu" { Text "C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - Copy - Copy/Datapath.sv" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1697120317035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datamemory Datapath:dut\|Datamemory:Dm " "Elaborating entity \"Datamemory\" for hierarchy \"Datapath:dut\|Datamemory:Dm\"" {  } { { "Datapath.sv" "Dm" { Text "C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - Copy - Copy/Datapath.sv" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1697120317036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder3by3 Datapath:dut\|Decoder3by3:dc " "Elaborating entity \"Decoder3by3\" for hierarchy \"Datapath:dut\|Decoder3by3:dc\"" {  } { { "Datapath.sv" "dc" { Text "C:/Users/DELL/Desktop/Processor/FPGA_Tries/processor - Copy - Copy/Datapath.sv" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1697120317037 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1697120317175 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4711 " "Peak virtual memory: 4711 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1697120317196 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 12 19:48:37 2023 " "Processing ended: Thu Oct 12 19:48:37 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1697120317196 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1697120317196 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1697120317196 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1697120317196 ""}
