Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Aug 17 11:40:22 2020
| Host         : shahul-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file accelerometer_adxl345_control_sets_placed.rpt
| Design       : accelerometer_adxl345
| Device       : xc7z020
--------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    25 |
|    Minimum number of control sets                        |    25 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    63 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    25 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     9 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     9 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              11 |            7 |
| No           | No                    | Yes                    |              15 |            7 |
| No           | Yes                   | No                     |              30 |            8 |
| Yes          | No                    | No                     |             124 |           45 |
| Yes          | No                    | Yes                    |             168 |           39 |
| Yes          | Yes                   | No                     |              37 |           12 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------------------+-------------------------------------+------------------+----------------+
|  Clock Signal  |               Enable Signal              |           Set/Reset Signal          | Slice Load Count | Bel Load Count |
+----------------+------------------------------------------+-------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG | lcd_0/i1                                 | lcd_0/i1_carry__2_n_0               |                1 |              1 |
|  clk_IBUF_BUFG | lcd_0/lcd_rs_i_1_n_0                     | lcd_0/lcd_rs0_carry__2_n_0          |                1 |              1 |
|  clk_IBUF_BUFG | spi_master_0/parameter_reg[1][0]         |                                     |                2 |              4 |
|  clk_IBUF_BUFG | spi_master_0/clk_toggles[4]_i_2_n_0      | spi_master_0/clk_toggles[4]_i_1_n_0 |                2 |              5 |
|  clk_IBUF_BUFG | spi_master_0/count_reg[0]_1[0]           | binary_bcd_0/AR[0]                  |                2 |              6 |
| ~clk_IBUF_BUFG |                                          | binary_bcd_0/AR[0]                  |                3 |              6 |
|  clk_IBUF_BUFG | lcd_0/data[7]_i_1_n_0                    |                                     |                4 |              8 |
|  clk_IBUF_BUFG | spi_master_0/count_reg[0]_0[1]           |                                     |                1 |              8 |
|  clk_IBUF_BUFG | spi_master_0/count_reg[0]_0[0]           |                                     |                3 |              8 |
|  clk_IBUF_BUFG | spi_master_0/E[0]                        |                                     |                3 |              8 |
|  clk_IBUF_BUFG | spi_master_0/E[1]                        |                                     |                2 |              8 |
|  clk_IBUF_BUFG | spi_master_0/rx_buffer0                  |                                     |                3 |              8 |
|  clk_IBUF_BUFG | spi_master_0/rx_data[7]_i_1_n_0          | binary_bcd_0/AR[0]                  |                2 |              8 |
|  clk_IBUF_BUFG | spi_master_0/tx_buffer0                  |                                     |                2 |              8 |
|  clk_IBUF_BUFG |                                          | binary_bcd_0/AR[0]                  |                4 |              9 |
|  clk_IBUF_BUFG |                                          |                                     |                7 |             11 |
| ~clk_IBUF_BUFG | binary_bcd_1/bcds_out_reg_next           | binary_bcd_0/AR[0]                  |                4 |             20 |
| ~clk_IBUF_BUFG | binary_bcd_0/bcds_out_reg_next           | binary_bcd_0/AR[0]                  |                6 |             20 |
|  clk_IBUF_BUFG |                                          | lcd_0/j[31]_i_1_n_0                 |                8 |             30 |
|  clk_IBUF_BUFG | spi_master_0/count0                      | spi_master_0/assert_data0           |                8 |             30 |
|  clk_IBUF_BUFG | lcd_0/i0                                 |                                     |                8 |             32 |
|  clk_IBUF_BUFG | spi_master_0/busy_reg_0[0]               |                                     |               17 |             32 |
|  clk_IBUF_BUFG | acceleration_x[15]_i_1_n_0               | binary_bcd_0/AR[0]                  |                7 |             32 |
| ~clk_IBUF_BUFG | binary_bcd_1/shift_counter[4]_i_1__0_n_0 | binary_bcd_0/AR[0]                  |                9 |             41 |
| ~clk_IBUF_BUFG | binary_bcd_0/shift_counter[4]_i_1_n_0    | binary_bcd_0/AR[0]                  |                9 |             41 |
+----------------+------------------------------------------+-------------------------------------+------------------+----------------+


