// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module conifer_jettag_accelerator_decision_function_13 (
        ap_clk,
        ap_rst,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        p_read12,
        p_read13,
        p_read14,
        p_read15,
        p_read16,
        p_read17,
        p_read18,
        p_read19,
        p_read20,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] p_read1;
input  [17:0] p_read2;
input  [17:0] p_read3;
input  [17:0] p_read4;
input  [17:0] p_read5;
input  [17:0] p_read6;
input  [17:0] p_read7;
input  [17:0] p_read8;
input  [17:0] p_read9;
input  [17:0] p_read10;
input  [17:0] p_read11;
input  [17:0] p_read12;
input  [17:0] p_read13;
input  [17:0] p_read14;
input  [17:0] p_read15;
input  [17:0] p_read16;
input  [17:0] p_read17;
input  [17:0] p_read18;
input  [17:0] p_read19;
input  [17:0] p_read20;
output  [12:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_366_p2;
reg   [0:0] icmp_ln86_reg_1227;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln86_reg_1227_pp0_iter1_reg;
wire   [0:0] icmp_ln86_339_fu_372_p2;
reg   [0:0] icmp_ln86_339_reg_1234;
reg   [0:0] icmp_ln86_339_reg_1234_pp0_iter1_reg;
wire   [0:0] icmp_ln86_340_fu_378_p2;
reg   [0:0] icmp_ln86_340_reg_1240;
wire   [0:0] icmp_ln86_341_fu_384_p2;
reg   [0:0] icmp_ln86_341_reg_1246;
reg   [0:0] icmp_ln86_341_reg_1246_pp0_iter1_reg;
wire   [0:0] icmp_ln86_342_fu_390_p2;
reg   [0:0] icmp_ln86_342_reg_1252;
reg   [0:0] icmp_ln86_342_reg_1252_pp0_iter1_reg;
wire   [0:0] icmp_ln86_343_fu_396_p2;
reg   [0:0] icmp_ln86_343_reg_1258;
wire   [0:0] icmp_ln86_344_fu_402_p2;
reg   [0:0] icmp_ln86_344_reg_1264;
wire   [0:0] icmp_ln86_345_fu_408_p2;
reg   [0:0] icmp_ln86_345_reg_1270;
reg   [0:0] icmp_ln86_345_reg_1270_pp0_iter1_reg;
wire   [0:0] icmp_ln86_346_fu_414_p2;
reg   [0:0] icmp_ln86_346_reg_1276;
reg   [0:0] icmp_ln86_346_reg_1276_pp0_iter1_reg;
reg   [0:0] icmp_ln86_346_reg_1276_pp0_iter2_reg;
wire   [0:0] icmp_ln86_347_fu_420_p2;
reg   [0:0] icmp_ln86_347_reg_1282;
reg   [0:0] icmp_ln86_347_reg_1282_pp0_iter1_reg;
reg   [0:0] icmp_ln86_347_reg_1282_pp0_iter2_reg;
reg   [0:0] icmp_ln86_347_reg_1282_pp0_iter3_reg;
wire   [0:0] icmp_ln86_348_fu_426_p2;
reg   [0:0] icmp_ln86_348_reg_1288;
reg   [0:0] icmp_ln86_348_reg_1288_pp0_iter1_reg;
reg   [0:0] icmp_ln86_348_reg_1288_pp0_iter2_reg;
reg   [0:0] icmp_ln86_348_reg_1288_pp0_iter3_reg;
wire   [0:0] icmp_ln86_349_fu_432_p2;
reg   [0:0] icmp_ln86_349_reg_1294;
reg   [0:0] icmp_ln86_349_reg_1294_pp0_iter1_reg;
reg   [0:0] icmp_ln86_349_reg_1294_pp0_iter2_reg;
reg   [0:0] icmp_ln86_349_reg_1294_pp0_iter3_reg;
reg   [0:0] icmp_ln86_349_reg_1294_pp0_iter4_reg;
wire   [0:0] icmp_ln86_350_fu_438_p2;
reg   [0:0] icmp_ln86_350_reg_1300;
reg   [0:0] icmp_ln86_350_reg_1300_pp0_iter1_reg;
wire   [0:0] icmp_ln86_351_fu_444_p2;
reg   [0:0] icmp_ln86_351_reg_1305;
reg   [0:0] icmp_ln86_351_reg_1305_pp0_iter1_reg;
reg   [0:0] icmp_ln86_351_reg_1305_pp0_iter2_reg;
reg   [0:0] icmp_ln86_351_reg_1305_pp0_iter3_reg;
reg   [0:0] icmp_ln86_351_reg_1305_pp0_iter4_reg;
reg   [0:0] icmp_ln86_351_reg_1305_pp0_iter5_reg;
wire   [0:0] icmp_ln86_352_fu_450_p2;
reg   [0:0] icmp_ln86_352_reg_1311;
reg   [0:0] icmp_ln86_352_reg_1311_pp0_iter1_reg;
wire   [0:0] icmp_ln86_353_fu_456_p2;
reg   [0:0] icmp_ln86_353_reg_1316;
reg   [0:0] icmp_ln86_353_reg_1316_pp0_iter1_reg;
wire   [0:0] icmp_ln86_354_fu_462_p2;
reg   [0:0] icmp_ln86_354_reg_1321;
reg   [0:0] icmp_ln86_354_reg_1321_pp0_iter1_reg;
reg   [0:0] icmp_ln86_354_reg_1321_pp0_iter2_reg;
wire   [0:0] icmp_ln86_355_fu_468_p2;
reg   [0:0] icmp_ln86_355_reg_1326;
reg   [0:0] icmp_ln86_355_reg_1326_pp0_iter1_reg;
reg   [0:0] icmp_ln86_355_reg_1326_pp0_iter2_reg;
wire   [0:0] icmp_ln86_356_fu_474_p2;
reg   [0:0] icmp_ln86_356_reg_1331;
reg   [0:0] icmp_ln86_356_reg_1331_pp0_iter1_reg;
reg   [0:0] icmp_ln86_356_reg_1331_pp0_iter2_reg;
wire   [0:0] icmp_ln86_357_fu_480_p2;
reg   [0:0] icmp_ln86_357_reg_1336;
reg   [0:0] icmp_ln86_357_reg_1336_pp0_iter1_reg;
reg   [0:0] icmp_ln86_357_reg_1336_pp0_iter2_reg;
reg   [0:0] icmp_ln86_357_reg_1336_pp0_iter3_reg;
wire   [0:0] icmp_ln86_358_fu_486_p2;
reg   [0:0] icmp_ln86_358_reg_1341;
reg   [0:0] icmp_ln86_358_reg_1341_pp0_iter1_reg;
reg   [0:0] icmp_ln86_358_reg_1341_pp0_iter2_reg;
reg   [0:0] icmp_ln86_358_reg_1341_pp0_iter3_reg;
wire   [0:0] icmp_ln86_359_fu_492_p2;
reg   [0:0] icmp_ln86_359_reg_1346;
reg   [0:0] icmp_ln86_359_reg_1346_pp0_iter1_reg;
reg   [0:0] icmp_ln86_359_reg_1346_pp0_iter2_reg;
reg   [0:0] icmp_ln86_359_reg_1346_pp0_iter3_reg;
wire   [0:0] icmp_ln86_360_fu_498_p2;
reg   [0:0] icmp_ln86_360_reg_1351;
reg   [0:0] icmp_ln86_360_reg_1351_pp0_iter1_reg;
reg   [0:0] icmp_ln86_360_reg_1351_pp0_iter2_reg;
reg   [0:0] icmp_ln86_360_reg_1351_pp0_iter3_reg;
reg   [0:0] icmp_ln86_360_reg_1351_pp0_iter4_reg;
wire   [0:0] icmp_ln86_361_fu_504_p2;
reg   [0:0] icmp_ln86_361_reg_1356;
reg   [0:0] icmp_ln86_361_reg_1356_pp0_iter1_reg;
reg   [0:0] icmp_ln86_361_reg_1356_pp0_iter2_reg;
reg   [0:0] icmp_ln86_361_reg_1356_pp0_iter3_reg;
reg   [0:0] icmp_ln86_361_reg_1356_pp0_iter4_reg;
wire   [0:0] icmp_ln86_362_fu_510_p2;
reg   [0:0] icmp_ln86_362_reg_1361;
reg   [0:0] icmp_ln86_362_reg_1361_pp0_iter1_reg;
reg   [0:0] icmp_ln86_362_reg_1361_pp0_iter2_reg;
reg   [0:0] icmp_ln86_362_reg_1361_pp0_iter3_reg;
reg   [0:0] icmp_ln86_362_reg_1361_pp0_iter4_reg;
wire   [0:0] icmp_ln86_363_fu_516_p2;
reg   [0:0] icmp_ln86_363_reg_1366;
reg   [0:0] icmp_ln86_363_reg_1366_pp0_iter1_reg;
reg   [0:0] icmp_ln86_363_reg_1366_pp0_iter2_reg;
reg   [0:0] icmp_ln86_363_reg_1366_pp0_iter3_reg;
reg   [0:0] icmp_ln86_363_reg_1366_pp0_iter4_reg;
reg   [0:0] icmp_ln86_363_reg_1366_pp0_iter5_reg;
wire   [0:0] xor_ln104_fu_522_p2;
reg   [0:0] xor_ln104_reg_1371;
wire   [0:0] and_ln102_fu_528_p2;
reg   [0:0] and_ln102_reg_1377;
wire   [0:0] and_ln102_327_fu_546_p2;
reg   [0:0] and_ln102_327_reg_1383;
wire   [0:0] and_ln102_329_fu_551_p2;
reg   [0:0] and_ln102_329_reg_1389;
wire   [0:0] and_ln104_68_fu_561_p2;
reg   [0:0] and_ln104_68_reg_1395;
reg   [0:0] and_ln104_68_reg_1395_pp0_iter2_reg;
reg   [0:0] and_ln104_68_reg_1395_pp0_iter3_reg;
reg   [0:0] and_ln104_68_reg_1395_pp0_iter4_reg;
wire   [0:0] and_ln102_330_fu_567_p2;
reg   [0:0] and_ln102_330_reg_1402;
wire   [0:0] and_ln104_69_fu_577_p2;
reg   [0:0] and_ln104_69_reg_1407;
reg   [0:0] and_ln104_69_reg_1407_pp0_iter2_reg;
reg   [0:0] and_ln104_69_reg_1407_pp0_iter3_reg;
reg   [0:0] and_ln104_69_reg_1407_pp0_iter4_reg;
reg   [0:0] and_ln104_69_reg_1407_pp0_iter5_reg;
reg   [0:0] and_ln104_69_reg_1407_pp0_iter6_reg;
wire   [0:0] and_ln102_331_fu_583_p2;
reg   [0:0] and_ln102_331_reg_1414;
wire   [0:0] or_ln117_315_fu_588_p2;
reg   [0:0] or_ln117_315_reg_1420;
wire   [0:0] and_ln104_66_fu_609_p2;
reg   [0:0] and_ln104_66_reg_1430;
wire   [0:0] and_ln102_328_fu_614_p2;
reg   [0:0] and_ln102_328_reg_1435;
reg   [0:0] and_ln102_328_reg_1435_pp0_iter3_reg;
wire   [0:0] and_ln104_67_fu_624_p2;
reg   [0:0] and_ln104_67_reg_1442;
reg   [0:0] and_ln104_67_reg_1442_pp0_iter3_reg;
wire   [0:0] and_ln102_332_fu_635_p2;
reg   [0:0] and_ln102_332_reg_1448;
wire   [0:0] or_ln117_319_fu_722_p2;
reg   [0:0] or_ln117_319_reg_1453;
wire   [2:0] select_ln117_335_fu_734_p3;
reg   [2:0] select_ln117_335_reg_1458;
wire   [0:0] or_ln117_321_fu_742_p2;
reg   [0:0] or_ln117_321_reg_1463;
wire   [0:0] or_ln117_323_fu_748_p2;
reg   [0:0] or_ln117_323_reg_1469;
wire   [0:0] or_ln117_331_fu_752_p2;
reg   [0:0] or_ln117_331_reg_1477;
reg   [0:0] or_ln117_331_reg_1477_pp0_iter3_reg;
reg   [0:0] or_ln117_331_reg_1477_pp0_iter4_reg;
wire   [0:0] and_ln102_334_fu_765_p2;
reg   [0:0] and_ln102_334_reg_1485;
wire   [0:0] or_ln117_325_fu_836_p2;
reg   [0:0] or_ln117_325_reg_1491;
wire   [3:0] select_ln117_341_fu_849_p3;
reg   [3:0] select_ln117_341_reg_1496;
wire   [0:0] or_ln117_327_fu_857_p2;
reg   [0:0] or_ln117_327_reg_1501;
wire   [0:0] and_ln102_335_fu_871_p2;
reg   [0:0] and_ln102_335_reg_1508;
wire   [4:0] select_ln117_347_fu_961_p3;
reg   [4:0] select_ln117_347_reg_1513;
wire   [0:0] or_ln117_333_fu_968_p2;
reg   [0:0] or_ln117_333_reg_1518;
wire   [0:0] or_ln117_335_fu_1025_p2;
reg   [0:0] or_ln117_335_reg_1524;
reg   [0:0] or_ln117_335_reg_1524_pp0_iter6_reg;
wire   [0:0] or_ln117_337_fu_1051_p2;
reg   [0:0] or_ln117_337_reg_1529;
wire   [4:0] select_ln117_353_fu_1065_p3;
reg   [4:0] select_ln117_353_reg_1534;
wire   [12:0] tmp_fu_1100_p57;
reg   [12:0] tmp_reg_1539;
wire    ap_block_pp0_stage0;
wire   [0:0] xor_ln104_164_fu_536_p2;
wire   [0:0] and_ln102_326_fu_532_p2;
wire   [0:0] xor_ln104_167_fu_556_p2;
wire   [0:0] and_ln104_65_fu_541_p2;
wire   [0:0] xor_ln104_168_fu_572_p2;
wire   [0:0] xor_ln104_163_fu_594_p2;
wire   [0:0] xor_ln104_165_fu_604_p2;
wire   [0:0] and_ln104_fu_599_p2;
wire   [0:0] xor_ln104_166_fu_619_p2;
wire   [0:0] xor_ln104_169_fu_630_p2;
wire   [0:0] and_ln102_350_fu_648_p2;
wire   [0:0] and_ln102_336_fu_640_p2;
wire   [0:0] xor_ln117_fu_663_p2;
wire   [0:0] or_ln117_fu_658_p2;
wire   [1:0] zext_ln117_fu_668_p1;
wire   [0:0] and_ln102_338_fu_644_p2;
wire   [1:0] select_ln117_fu_672_p3;
wire   [1:0] select_ln117_331_fu_685_p3;
wire   [0:0] or_ln117_316_fu_680_p2;
wire   [2:0] zext_ln117_36_fu_692_p1;
wire   [0:0] or_ln117_317_fu_696_p2;
wire   [0:0] and_ln102_339_fu_653_p2;
wire   [2:0] select_ln117_332_fu_700_p3;
wire   [0:0] or_ln117_318_fu_708_p2;
wire   [2:0] select_ln117_333_fu_714_p3;
wire   [2:0] select_ln117_334_fu_726_p3;
wire   [0:0] xor_ln104_170_fu_756_p2;
wire   [0:0] and_ln102_351_fu_773_p2;
wire   [0:0] and_ln102_333_fu_761_p2;
wire   [0:0] and_ln102_340_fu_769_p2;
wire   [0:0] or_ln117_320_fu_788_p2;
wire   [3:0] zext_ln117_37_fu_793_p1;
wire   [0:0] and_ln102_341_fu_778_p2;
wire   [3:0] select_ln117_336_fu_796_p3;
wire   [0:0] or_ln117_322_fu_804_p2;
wire   [3:0] select_ln117_337_fu_809_p3;
wire   [0:0] and_ln102_342_fu_783_p2;
wire   [3:0] select_ln117_338_fu_816_p3;
wire   [0:0] or_ln117_324_fu_824_p2;
wire   [3:0] select_ln117_339_fu_829_p3;
wire   [3:0] select_ln117_340_fu_841_p3;
wire   [0:0] xor_ln104_171_fu_861_p2;
wire   [0:0] and_ln102_352_fu_875_p2;
wire   [0:0] xor_ln104_172_fu_866_p2;
wire   [0:0] and_ln102_353_fu_889_p2;
wire   [0:0] and_ln102_343_fu_880_p2;
wire   [0:0] or_ln117_326_fu_899_p2;
wire   [0:0] and_ln102_344_fu_885_p2;
wire   [3:0] select_ln117_342_fu_904_p3;
wire   [3:0] select_ln117_343_fu_916_p3;
wire   [0:0] or_ln117_328_fu_911_p2;
wire   [4:0] zext_ln117_38_fu_923_p1;
wire   [0:0] or_ln117_329_fu_927_p2;
wire   [0:0] and_ln102_345_fu_894_p2;
wire   [4:0] select_ln117_344_fu_931_p3;
wire   [0:0] or_ln117_330_fu_939_p2;
wire   [4:0] select_ln117_345_fu_945_p3;
wire   [4:0] select_ln117_346_fu_953_p3;
wire   [0:0] xor_ln104_173_fu_973_p2;
wire   [0:0] and_ln102_354_fu_986_p2;
wire   [0:0] and_ln102_337_fu_978_p2;
wire   [0:0] and_ln102_346_fu_982_p2;
wire   [0:0] or_ln117_332_fu_1001_p2;
wire   [0:0] and_ln102_347_fu_991_p2;
wire   [4:0] select_ln117_348_fu_1006_p3;
wire   [0:0] or_ln117_334_fu_1013_p2;
wire   [4:0] select_ln117_349_fu_1018_p3;
wire   [0:0] and_ln102_348_fu_996_p2;
wire   [4:0] select_ln117_350_fu_1029_p3;
wire   [0:0] or_ln117_336_fu_1037_p2;
wire   [4:0] select_ln117_351_fu_1043_p3;
wire   [4:0] select_ln117_352_fu_1057_p3;
wire   [0:0] xor_ln104_174_fu_1073_p2;
wire   [0:0] and_ln102_355_fu_1078_p2;
wire   [0:0] and_ln102_349_fu_1083_p2;
wire   [0:0] or_ln117_338_fu_1088_p2;
wire   [12:0] tmp_fu_1100_p55;
wire   [4:0] tmp_fu_1100_p56;
wire   [0:0] or_ln117_339_fu_1216_p2;
reg   [17:0] p_read1_int_reg;
reg   [17:0] p_read2_int_reg;
reg   [17:0] p_read3_int_reg;
reg   [17:0] p_read4_int_reg;
reg   [17:0] p_read5_int_reg;
reg   [17:0] p_read6_int_reg;
reg   [17:0] p_read7_int_reg;
reg   [17:0] p_read8_int_reg;
reg   [17:0] p_read9_int_reg;
reg   [17:0] p_read10_int_reg;
reg   [17:0] p_read11_int_reg;
reg   [17:0] p_read12_int_reg;
reg   [17:0] p_read13_int_reg;
reg   [17:0] p_read14_int_reg;
reg   [17:0] p_read15_int_reg;
reg   [17:0] p_read16_int_reg;
reg   [17:0] p_read17_int_reg;
reg   [17:0] p_read18_int_reg;
reg   [17:0] p_read19_int_reg;
reg   [17:0] p_read20_int_reg;
wire   [4:0] tmp_fu_1100_p1;
wire   [4:0] tmp_fu_1100_p3;
wire   [4:0] tmp_fu_1100_p5;
wire   [4:0] tmp_fu_1100_p7;
wire   [4:0] tmp_fu_1100_p9;
wire   [4:0] tmp_fu_1100_p11;
wire   [4:0] tmp_fu_1100_p13;
wire   [4:0] tmp_fu_1100_p15;
wire   [4:0] tmp_fu_1100_p17;
wire   [4:0] tmp_fu_1100_p19;
wire   [4:0] tmp_fu_1100_p21;
wire   [4:0] tmp_fu_1100_p23;
wire   [4:0] tmp_fu_1100_p25;
wire   [4:0] tmp_fu_1100_p27;
wire   [4:0] tmp_fu_1100_p29;
wire   [4:0] tmp_fu_1100_p31;
wire  signed [4:0] tmp_fu_1100_p33;
wire  signed [4:0] tmp_fu_1100_p35;
wire  signed [4:0] tmp_fu_1100_p37;
wire  signed [4:0] tmp_fu_1100_p39;
wire  signed [4:0] tmp_fu_1100_p41;
wire  signed [4:0] tmp_fu_1100_p43;
wire  signed [4:0] tmp_fu_1100_p45;
wire  signed [4:0] tmp_fu_1100_p47;
wire  signed [4:0] tmp_fu_1100_p49;
wire  signed [4:0] tmp_fu_1100_p51;
wire  signed [4:0] tmp_fu_1100_p53;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_55_5_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 13 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 13 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 13 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 13 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 13 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 13 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 13 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 13 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 13 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 13 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 13 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 13 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 13 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 13 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 13 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 13 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 13 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 13 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 13 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 13 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 13 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 13 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 13 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 13 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 13 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 13 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 13 ),
    .def_WIDTH( 13 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
sparsemux_55_5_13_1_1_U2007(
    .din0(13'd735),
    .din1(13'd45),
    .din2(13'd915),
    .din3(13'd190),
    .din4(13'd7953),
    .din5(13'd91),
    .din6(13'd399),
    .din7(13'd18),
    .din8(13'd8173),
    .din9(13'd29),
    .din10(13'd8039),
    .din11(13'd8128),
    .din12(13'd742),
    .din13(13'd469),
    .din14(13'd7593),
    .din15(13'd2474),
    .din16(13'd102),
    .din17(13'd7784),
    .din18(13'd840),
    .din19(13'd162),
    .din20(13'd6657),
    .din21(13'd360),
    .din22(13'd7710),
    .din23(13'd305),
    .din24(13'd7866),
    .din25(13'd739),
    .din26(13'd8119),
    .def(tmp_fu_1100_p55),
    .sel(tmp_fu_1100_p56),
    .dout(tmp_fu_1100_p57)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_327_reg_1383 <= and_ln102_327_fu_546_p2;
        and_ln102_328_reg_1435 <= and_ln102_328_fu_614_p2;
        and_ln102_328_reg_1435_pp0_iter3_reg <= and_ln102_328_reg_1435;
        and_ln102_329_reg_1389 <= and_ln102_329_fu_551_p2;
        and_ln102_330_reg_1402 <= and_ln102_330_fu_567_p2;
        and_ln102_331_reg_1414 <= and_ln102_331_fu_583_p2;
        and_ln102_332_reg_1448 <= and_ln102_332_fu_635_p2;
        and_ln102_334_reg_1485 <= and_ln102_334_fu_765_p2;
        and_ln102_335_reg_1508 <= and_ln102_335_fu_871_p2;
        and_ln102_reg_1377 <= and_ln102_fu_528_p2;
        and_ln104_66_reg_1430 <= and_ln104_66_fu_609_p2;
        and_ln104_67_reg_1442 <= and_ln104_67_fu_624_p2;
        and_ln104_67_reg_1442_pp0_iter3_reg <= and_ln104_67_reg_1442;
        and_ln104_68_reg_1395 <= and_ln104_68_fu_561_p2;
        and_ln104_68_reg_1395_pp0_iter2_reg <= and_ln104_68_reg_1395;
        and_ln104_68_reg_1395_pp0_iter3_reg <= and_ln104_68_reg_1395_pp0_iter2_reg;
        and_ln104_68_reg_1395_pp0_iter4_reg <= and_ln104_68_reg_1395_pp0_iter3_reg;
        and_ln104_69_reg_1407 <= and_ln104_69_fu_577_p2;
        and_ln104_69_reg_1407_pp0_iter2_reg <= and_ln104_69_reg_1407;
        and_ln104_69_reg_1407_pp0_iter3_reg <= and_ln104_69_reg_1407_pp0_iter2_reg;
        and_ln104_69_reg_1407_pp0_iter4_reg <= and_ln104_69_reg_1407_pp0_iter3_reg;
        and_ln104_69_reg_1407_pp0_iter5_reg <= and_ln104_69_reg_1407_pp0_iter4_reg;
        and_ln104_69_reg_1407_pp0_iter6_reg <= and_ln104_69_reg_1407_pp0_iter5_reg;
        icmp_ln86_339_reg_1234 <= icmp_ln86_339_fu_372_p2;
        icmp_ln86_339_reg_1234_pp0_iter1_reg <= icmp_ln86_339_reg_1234;
        icmp_ln86_340_reg_1240 <= icmp_ln86_340_fu_378_p2;
        icmp_ln86_341_reg_1246 <= icmp_ln86_341_fu_384_p2;
        icmp_ln86_341_reg_1246_pp0_iter1_reg <= icmp_ln86_341_reg_1246;
        icmp_ln86_342_reg_1252 <= icmp_ln86_342_fu_390_p2;
        icmp_ln86_342_reg_1252_pp0_iter1_reg <= icmp_ln86_342_reg_1252;
        icmp_ln86_343_reg_1258 <= icmp_ln86_343_fu_396_p2;
        icmp_ln86_344_reg_1264 <= icmp_ln86_344_fu_402_p2;
        icmp_ln86_345_reg_1270 <= icmp_ln86_345_fu_408_p2;
        icmp_ln86_345_reg_1270_pp0_iter1_reg <= icmp_ln86_345_reg_1270;
        icmp_ln86_346_reg_1276 <= icmp_ln86_346_fu_414_p2;
        icmp_ln86_346_reg_1276_pp0_iter1_reg <= icmp_ln86_346_reg_1276;
        icmp_ln86_346_reg_1276_pp0_iter2_reg <= icmp_ln86_346_reg_1276_pp0_iter1_reg;
        icmp_ln86_347_reg_1282 <= icmp_ln86_347_fu_420_p2;
        icmp_ln86_347_reg_1282_pp0_iter1_reg <= icmp_ln86_347_reg_1282;
        icmp_ln86_347_reg_1282_pp0_iter2_reg <= icmp_ln86_347_reg_1282_pp0_iter1_reg;
        icmp_ln86_347_reg_1282_pp0_iter3_reg <= icmp_ln86_347_reg_1282_pp0_iter2_reg;
        icmp_ln86_348_reg_1288 <= icmp_ln86_348_fu_426_p2;
        icmp_ln86_348_reg_1288_pp0_iter1_reg <= icmp_ln86_348_reg_1288;
        icmp_ln86_348_reg_1288_pp0_iter2_reg <= icmp_ln86_348_reg_1288_pp0_iter1_reg;
        icmp_ln86_348_reg_1288_pp0_iter3_reg <= icmp_ln86_348_reg_1288_pp0_iter2_reg;
        icmp_ln86_349_reg_1294 <= icmp_ln86_349_fu_432_p2;
        icmp_ln86_349_reg_1294_pp0_iter1_reg <= icmp_ln86_349_reg_1294;
        icmp_ln86_349_reg_1294_pp0_iter2_reg <= icmp_ln86_349_reg_1294_pp0_iter1_reg;
        icmp_ln86_349_reg_1294_pp0_iter3_reg <= icmp_ln86_349_reg_1294_pp0_iter2_reg;
        icmp_ln86_349_reg_1294_pp0_iter4_reg <= icmp_ln86_349_reg_1294_pp0_iter3_reg;
        icmp_ln86_350_reg_1300 <= icmp_ln86_350_fu_438_p2;
        icmp_ln86_350_reg_1300_pp0_iter1_reg <= icmp_ln86_350_reg_1300;
        icmp_ln86_351_reg_1305 <= icmp_ln86_351_fu_444_p2;
        icmp_ln86_351_reg_1305_pp0_iter1_reg <= icmp_ln86_351_reg_1305;
        icmp_ln86_351_reg_1305_pp0_iter2_reg <= icmp_ln86_351_reg_1305_pp0_iter1_reg;
        icmp_ln86_351_reg_1305_pp0_iter3_reg <= icmp_ln86_351_reg_1305_pp0_iter2_reg;
        icmp_ln86_351_reg_1305_pp0_iter4_reg <= icmp_ln86_351_reg_1305_pp0_iter3_reg;
        icmp_ln86_351_reg_1305_pp0_iter5_reg <= icmp_ln86_351_reg_1305_pp0_iter4_reg;
        icmp_ln86_352_reg_1311 <= icmp_ln86_352_fu_450_p2;
        icmp_ln86_352_reg_1311_pp0_iter1_reg <= icmp_ln86_352_reg_1311;
        icmp_ln86_353_reg_1316 <= icmp_ln86_353_fu_456_p2;
        icmp_ln86_353_reg_1316_pp0_iter1_reg <= icmp_ln86_353_reg_1316;
        icmp_ln86_354_reg_1321 <= icmp_ln86_354_fu_462_p2;
        icmp_ln86_354_reg_1321_pp0_iter1_reg <= icmp_ln86_354_reg_1321;
        icmp_ln86_354_reg_1321_pp0_iter2_reg <= icmp_ln86_354_reg_1321_pp0_iter1_reg;
        icmp_ln86_355_reg_1326 <= icmp_ln86_355_fu_468_p2;
        icmp_ln86_355_reg_1326_pp0_iter1_reg <= icmp_ln86_355_reg_1326;
        icmp_ln86_355_reg_1326_pp0_iter2_reg <= icmp_ln86_355_reg_1326_pp0_iter1_reg;
        icmp_ln86_356_reg_1331 <= icmp_ln86_356_fu_474_p2;
        icmp_ln86_356_reg_1331_pp0_iter1_reg <= icmp_ln86_356_reg_1331;
        icmp_ln86_356_reg_1331_pp0_iter2_reg <= icmp_ln86_356_reg_1331_pp0_iter1_reg;
        icmp_ln86_357_reg_1336 <= icmp_ln86_357_fu_480_p2;
        icmp_ln86_357_reg_1336_pp0_iter1_reg <= icmp_ln86_357_reg_1336;
        icmp_ln86_357_reg_1336_pp0_iter2_reg <= icmp_ln86_357_reg_1336_pp0_iter1_reg;
        icmp_ln86_357_reg_1336_pp0_iter3_reg <= icmp_ln86_357_reg_1336_pp0_iter2_reg;
        icmp_ln86_358_reg_1341 <= icmp_ln86_358_fu_486_p2;
        icmp_ln86_358_reg_1341_pp0_iter1_reg <= icmp_ln86_358_reg_1341;
        icmp_ln86_358_reg_1341_pp0_iter2_reg <= icmp_ln86_358_reg_1341_pp0_iter1_reg;
        icmp_ln86_358_reg_1341_pp0_iter3_reg <= icmp_ln86_358_reg_1341_pp0_iter2_reg;
        icmp_ln86_359_reg_1346 <= icmp_ln86_359_fu_492_p2;
        icmp_ln86_359_reg_1346_pp0_iter1_reg <= icmp_ln86_359_reg_1346;
        icmp_ln86_359_reg_1346_pp0_iter2_reg <= icmp_ln86_359_reg_1346_pp0_iter1_reg;
        icmp_ln86_359_reg_1346_pp0_iter3_reg <= icmp_ln86_359_reg_1346_pp0_iter2_reg;
        icmp_ln86_360_reg_1351 <= icmp_ln86_360_fu_498_p2;
        icmp_ln86_360_reg_1351_pp0_iter1_reg <= icmp_ln86_360_reg_1351;
        icmp_ln86_360_reg_1351_pp0_iter2_reg <= icmp_ln86_360_reg_1351_pp0_iter1_reg;
        icmp_ln86_360_reg_1351_pp0_iter3_reg <= icmp_ln86_360_reg_1351_pp0_iter2_reg;
        icmp_ln86_360_reg_1351_pp0_iter4_reg <= icmp_ln86_360_reg_1351_pp0_iter3_reg;
        icmp_ln86_361_reg_1356 <= icmp_ln86_361_fu_504_p2;
        icmp_ln86_361_reg_1356_pp0_iter1_reg <= icmp_ln86_361_reg_1356;
        icmp_ln86_361_reg_1356_pp0_iter2_reg <= icmp_ln86_361_reg_1356_pp0_iter1_reg;
        icmp_ln86_361_reg_1356_pp0_iter3_reg <= icmp_ln86_361_reg_1356_pp0_iter2_reg;
        icmp_ln86_361_reg_1356_pp0_iter4_reg <= icmp_ln86_361_reg_1356_pp0_iter3_reg;
        icmp_ln86_362_reg_1361 <= icmp_ln86_362_fu_510_p2;
        icmp_ln86_362_reg_1361_pp0_iter1_reg <= icmp_ln86_362_reg_1361;
        icmp_ln86_362_reg_1361_pp0_iter2_reg <= icmp_ln86_362_reg_1361_pp0_iter1_reg;
        icmp_ln86_362_reg_1361_pp0_iter3_reg <= icmp_ln86_362_reg_1361_pp0_iter2_reg;
        icmp_ln86_362_reg_1361_pp0_iter4_reg <= icmp_ln86_362_reg_1361_pp0_iter3_reg;
        icmp_ln86_363_reg_1366 <= icmp_ln86_363_fu_516_p2;
        icmp_ln86_363_reg_1366_pp0_iter1_reg <= icmp_ln86_363_reg_1366;
        icmp_ln86_363_reg_1366_pp0_iter2_reg <= icmp_ln86_363_reg_1366_pp0_iter1_reg;
        icmp_ln86_363_reg_1366_pp0_iter3_reg <= icmp_ln86_363_reg_1366_pp0_iter2_reg;
        icmp_ln86_363_reg_1366_pp0_iter4_reg <= icmp_ln86_363_reg_1366_pp0_iter3_reg;
        icmp_ln86_363_reg_1366_pp0_iter5_reg <= icmp_ln86_363_reg_1366_pp0_iter4_reg;
        icmp_ln86_reg_1227 <= icmp_ln86_fu_366_p2;
        icmp_ln86_reg_1227_pp0_iter1_reg <= icmp_ln86_reg_1227;
        or_ln117_315_reg_1420 <= or_ln117_315_fu_588_p2;
        or_ln117_319_reg_1453 <= or_ln117_319_fu_722_p2;
        or_ln117_321_reg_1463 <= or_ln117_321_fu_742_p2;
        or_ln117_323_reg_1469 <= or_ln117_323_fu_748_p2;
        or_ln117_325_reg_1491 <= or_ln117_325_fu_836_p2;
        or_ln117_327_reg_1501 <= or_ln117_327_fu_857_p2;
        or_ln117_331_reg_1477 <= or_ln117_331_fu_752_p2;
        or_ln117_331_reg_1477_pp0_iter3_reg <= or_ln117_331_reg_1477;
        or_ln117_331_reg_1477_pp0_iter4_reg <= or_ln117_331_reg_1477_pp0_iter3_reg;
        or_ln117_333_reg_1518 <= or_ln117_333_fu_968_p2;
        or_ln117_335_reg_1524 <= or_ln117_335_fu_1025_p2;
        or_ln117_335_reg_1524_pp0_iter6_reg <= or_ln117_335_reg_1524;
        or_ln117_337_reg_1529 <= or_ln117_337_fu_1051_p2;
        select_ln117_335_reg_1458 <= select_ln117_335_fu_734_p3;
        select_ln117_341_reg_1496 <= select_ln117_341_fu_849_p3;
        select_ln117_347_reg_1513 <= select_ln117_347_fu_961_p3;
        select_ln117_353_reg_1534 <= select_ln117_353_fu_1065_p3;
        tmp_reg_1539 <= tmp_fu_1100_p57;
        xor_ln104_reg_1371 <= xor_ln104_fu_522_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_read10_int_reg <= p_read10;
        p_read11_int_reg <= p_read11;
        p_read12_int_reg <= p_read12;
        p_read13_int_reg <= p_read13;
        p_read14_int_reg <= p_read14;
        p_read15_int_reg <= p_read15;
        p_read16_int_reg <= p_read16;
        p_read17_int_reg <= p_read17;
        p_read18_int_reg <= p_read18;
        p_read19_int_reg <= p_read19;
        p_read1_int_reg <= p_read1;
        p_read20_int_reg <= p_read20;
        p_read2_int_reg <= p_read2;
        p_read3_int_reg <= p_read3;
        p_read4_int_reg <= p_read4;
        p_read5_int_reg <= p_read5;
        p_read6_int_reg <= p_read6;
        p_read7_int_reg <= p_read7;
        p_read8_int_reg <= p_read8;
        p_read9_int_reg <= p_read9;
    end
end

assign and_ln102_326_fu_532_p2 = (xor_ln104_reg_1371 & icmp_ln86_340_reg_1240);

assign and_ln102_327_fu_546_p2 = (icmp_ln86_341_reg_1246 & and_ln102_fu_528_p2);

assign and_ln102_328_fu_614_p2 = (icmp_ln86_342_reg_1252_pp0_iter1_reg & and_ln104_fu_599_p2);

assign and_ln102_329_fu_551_p2 = (icmp_ln86_343_reg_1258 & and_ln102_326_fu_532_p2);

assign and_ln102_330_fu_567_p2 = (icmp_ln86_344_reg_1264 & and_ln104_65_fu_541_p2);

assign and_ln102_331_fu_583_p2 = (icmp_ln86_345_reg_1270 & and_ln102_327_fu_546_p2);

assign and_ln102_332_fu_635_p2 = (icmp_ln86_346_reg_1276_pp0_iter1_reg & and_ln104_66_fu_609_p2);

assign and_ln102_333_fu_761_p2 = (icmp_ln86_347_reg_1282_pp0_iter2_reg & and_ln102_328_reg_1435);

assign and_ln102_334_fu_765_p2 = (icmp_ln86_348_reg_1288_pp0_iter2_reg & and_ln104_67_reg_1442);

assign and_ln102_335_fu_871_p2 = (icmp_ln86_349_reg_1294_pp0_iter3_reg & and_ln104_68_reg_1395_pp0_iter3_reg);

assign and_ln102_336_fu_640_p2 = (icmp_ln86_350_reg_1300_pp0_iter1_reg & and_ln102_330_reg_1402);

assign and_ln102_337_fu_978_p2 = (icmp_ln86_351_reg_1305_pp0_iter4_reg & and_ln104_69_reg_1407_pp0_iter4_reg);

assign and_ln102_338_fu_644_p2 = (icmp_ln86_352_reg_1311_pp0_iter1_reg & and_ln102_331_reg_1414);

assign and_ln102_339_fu_653_p2 = (and_ln102_350_fu_648_p2 & and_ln102_327_reg_1383);

assign and_ln102_340_fu_769_p2 = (icmp_ln86_354_reg_1321_pp0_iter2_reg & and_ln102_332_reg_1448);

assign and_ln102_341_fu_778_p2 = (and_ln104_66_reg_1430 & and_ln102_351_fu_773_p2);

assign and_ln102_342_fu_783_p2 = (icmp_ln86_356_reg_1331_pp0_iter2_reg & and_ln102_333_fu_761_p2);

assign and_ln102_343_fu_880_p2 = (and_ln102_352_fu_875_p2 & and_ln102_328_reg_1435_pp0_iter3_reg);

assign and_ln102_344_fu_885_p2 = (icmp_ln86_358_reg_1341_pp0_iter3_reg & and_ln102_334_reg_1485);

assign and_ln102_345_fu_894_p2 = (and_ln104_67_reg_1442_pp0_iter3_reg & and_ln102_353_fu_889_p2);

assign and_ln102_346_fu_982_p2 = (icmp_ln86_360_reg_1351_pp0_iter4_reg & and_ln102_335_reg_1508);

assign and_ln102_347_fu_991_p2 = (and_ln104_68_reg_1395_pp0_iter4_reg & and_ln102_354_fu_986_p2);

assign and_ln102_348_fu_996_p2 = (icmp_ln86_362_reg_1361_pp0_iter4_reg & and_ln102_337_fu_978_p2);

assign and_ln102_349_fu_1083_p2 = (and_ln104_69_reg_1407_pp0_iter5_reg & and_ln102_355_fu_1078_p2);

assign and_ln102_350_fu_648_p2 = (xor_ln104_169_fu_630_p2 & icmp_ln86_353_reg_1316_pp0_iter1_reg);

assign and_ln102_351_fu_773_p2 = (xor_ln104_170_fu_756_p2 & icmp_ln86_355_reg_1326_pp0_iter2_reg);

assign and_ln102_352_fu_875_p2 = (xor_ln104_171_fu_861_p2 & icmp_ln86_357_reg_1336_pp0_iter3_reg);

assign and_ln102_353_fu_889_p2 = (xor_ln104_172_fu_866_p2 & icmp_ln86_359_reg_1346_pp0_iter3_reg);

assign and_ln102_354_fu_986_p2 = (xor_ln104_173_fu_973_p2 & icmp_ln86_361_reg_1356_pp0_iter4_reg);

assign and_ln102_355_fu_1078_p2 = (xor_ln104_174_fu_1073_p2 & icmp_ln86_363_reg_1366_pp0_iter5_reg);

assign and_ln102_fu_528_p2 = (icmp_ln86_reg_1227 & icmp_ln86_339_reg_1234);

assign and_ln104_65_fu_541_p2 = (xor_ln104_reg_1371 & xor_ln104_164_fu_536_p2);

assign and_ln104_66_fu_609_p2 = (xor_ln104_165_fu_604_p2 & and_ln102_reg_1377);

assign and_ln104_67_fu_624_p2 = (xor_ln104_166_fu_619_p2 & and_ln104_fu_599_p2);

assign and_ln104_68_fu_561_p2 = (xor_ln104_167_fu_556_p2 & and_ln102_326_fu_532_p2);

assign and_ln104_69_fu_577_p2 = (xor_ln104_168_fu_572_p2 & and_ln104_65_fu_541_p2);

assign and_ln104_fu_599_p2 = (xor_ln104_163_fu_594_p2 & icmp_ln86_reg_1227_pp0_iter1_reg);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = ((or_ln117_339_fu_1216_p2[0:0] == 1'b1) ? tmp_reg_1539 : 13'd0);

assign icmp_ln86_339_fu_372_p2 = (($signed(p_read1_int_reg) < $signed(18'd200189)) ? 1'b1 : 1'b0);

assign icmp_ln86_340_fu_378_p2 = (($signed(p_read15_int_reg) < $signed(18'd214)) ? 1'b1 : 1'b0);

assign icmp_ln86_341_fu_384_p2 = (($signed(p_read20_int_reg) < $signed(18'd20993)) ? 1'b1 : 1'b0);

assign icmp_ln86_342_fu_390_p2 = (($signed(p_read9_int_reg) < $signed(18'd6291)) ? 1'b1 : 1'b0);

assign icmp_ln86_343_fu_396_p2 = (($signed(p_read17_int_reg) < $signed(18'd77635)) ? 1'b1 : 1'b0);

assign icmp_ln86_344_fu_402_p2 = (($signed(p_read10_int_reg) < $signed(18'd34)) ? 1'b1 : 1'b0);

assign icmp_ln86_345_fu_408_p2 = (($signed(p_read18_int_reg) < $signed(18'd13459)) ? 1'b1 : 1'b0);

assign icmp_ln86_346_fu_414_p2 = (($signed(p_read11_int_reg) < $signed(18'd367)) ? 1'b1 : 1'b0);

assign icmp_ln86_347_fu_420_p2 = (($signed(p_read8_int_reg) < $signed(18'd1666)) ? 1'b1 : 1'b0);

assign icmp_ln86_348_fu_426_p2 = (($signed(p_read9_int_reg) < $signed(18'd12204)) ? 1'b1 : 1'b0);

assign icmp_ln86_349_fu_432_p2 = (($signed(p_read2_int_reg) < $signed(18'd87242)) ? 1'b1 : 1'b0);

assign icmp_ln86_350_fu_438_p2 = (($signed(p_read7_int_reg) < $signed(18'd711)) ? 1'b1 : 1'b0);

assign icmp_ln86_351_fu_444_p2 = (($signed(p_read3_int_reg) < $signed(18'd38832)) ? 1'b1 : 1'b0);

assign icmp_ln86_352_fu_450_p2 = (($signed(p_read4_int_reg) < $signed(18'd196)) ? 1'b1 : 1'b0);

assign icmp_ln86_353_fu_456_p2 = (($signed(p_read6_int_reg) < $signed(18'd838)) ? 1'b1 : 1'b0);

assign icmp_ln86_354_fu_462_p2 = (($signed(p_read2_int_reg) < $signed(18'd83492)) ? 1'b1 : 1'b0);

assign icmp_ln86_355_fu_468_p2 = (($signed(p_read18_int_reg) < $signed(18'd21770)) ? 1'b1 : 1'b0);

assign icmp_ln86_356_fu_474_p2 = (($signed(p_read8_int_reg) < $signed(18'd1188)) ? 1'b1 : 1'b0);

assign icmp_ln86_357_fu_480_p2 = (($signed(p_read2_int_reg) < $signed(18'd87045)) ? 1'b1 : 1'b0);

assign icmp_ln86_358_fu_486_p2 = (($signed(p_read13_int_reg) < $signed(18'd2101)) ? 1'b1 : 1'b0);

assign icmp_ln86_359_fu_492_p2 = (($signed(p_read14_int_reg) < $signed(18'd1751)) ? 1'b1 : 1'b0);

assign icmp_ln86_360_fu_498_p2 = (($signed(p_read19_int_reg) < $signed(18'd1)) ? 1'b1 : 1'b0);

assign icmp_ln86_361_fu_504_p2 = (($signed(p_read3_int_reg) < $signed(18'd22967)) ? 1'b1 : 1'b0);

assign icmp_ln86_362_fu_510_p2 = (($signed(p_read5_int_reg) < $signed(18'd803)) ? 1'b1 : 1'b0);

assign icmp_ln86_363_fu_516_p2 = (($signed(p_read16_int_reg) < $signed(18'd54)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_366_p2 = (($signed(p_read12_int_reg) < $signed(18'd493)) ? 1'b1 : 1'b0);

assign or_ln117_315_fu_588_p2 = (and_ln102_330_fu_567_p2 | and_ln102_329_fu_551_p2);

assign or_ln117_316_fu_680_p2 = (or_ln117_315_reg_1420 | and_ln102_338_fu_644_p2);

assign or_ln117_317_fu_696_p2 = (or_ln117_315_reg_1420 | and_ln102_331_reg_1414);

assign or_ln117_318_fu_708_p2 = (or_ln117_317_fu_696_p2 | and_ln102_339_fu_653_p2);

assign or_ln117_319_fu_722_p2 = (or_ln117_315_reg_1420 | and_ln102_327_reg_1383);

assign or_ln117_320_fu_788_p2 = (or_ln117_319_reg_1453 | and_ln102_340_fu_769_p2);

assign or_ln117_321_fu_742_p2 = (or_ln117_319_fu_722_p2 | and_ln102_332_fu_635_p2);

assign or_ln117_322_fu_804_p2 = (or_ln117_321_reg_1463 | and_ln102_341_fu_778_p2);

assign or_ln117_323_fu_748_p2 = (or_ln117_315_reg_1420 | and_ln102_reg_1377);

assign or_ln117_324_fu_824_p2 = (or_ln117_323_reg_1469 | and_ln102_342_fu_783_p2);

assign or_ln117_325_fu_836_p2 = (or_ln117_323_reg_1469 | and_ln102_333_fu_761_p2);

assign or_ln117_326_fu_899_p2 = (or_ln117_325_reg_1491 | and_ln102_343_fu_880_p2);

assign or_ln117_327_fu_857_p2 = (or_ln117_323_reg_1469 | and_ln102_328_reg_1435);

assign or_ln117_328_fu_911_p2 = (or_ln117_327_reg_1501 | and_ln102_344_fu_885_p2);

assign or_ln117_329_fu_927_p2 = (or_ln117_327_reg_1501 | and_ln102_334_reg_1485);

assign or_ln117_330_fu_939_p2 = (or_ln117_329_fu_927_p2 | and_ln102_345_fu_894_p2);

assign or_ln117_331_fu_752_p2 = (or_ln117_315_reg_1420 | icmp_ln86_reg_1227_pp0_iter1_reg);

assign or_ln117_332_fu_1001_p2 = (or_ln117_331_reg_1477_pp0_iter4_reg | and_ln102_346_fu_982_p2);

assign or_ln117_333_fu_968_p2 = (or_ln117_331_reg_1477_pp0_iter3_reg | and_ln102_335_fu_871_p2);

assign or_ln117_334_fu_1013_p2 = (or_ln117_333_reg_1518 | and_ln102_347_fu_991_p2);

assign or_ln117_335_fu_1025_p2 = (or_ln117_331_reg_1477_pp0_iter4_reg | and_ln104_68_reg_1395_pp0_iter4_reg);

assign or_ln117_336_fu_1037_p2 = (or_ln117_335_fu_1025_p2 | and_ln102_348_fu_996_p2);

assign or_ln117_337_fu_1051_p2 = (or_ln117_335_fu_1025_p2 | and_ln102_337_fu_978_p2);

assign or_ln117_338_fu_1088_p2 = (or_ln117_337_reg_1529 | and_ln102_349_fu_1083_p2);

assign or_ln117_339_fu_1216_p2 = (or_ln117_335_reg_1524_pp0_iter6_reg | and_ln104_69_reg_1407_pp0_iter6_reg);

assign or_ln117_fu_658_p2 = (and_ln102_336_fu_640_p2 | and_ln102_329_reg_1389);

assign select_ln117_331_fu_685_p3 = ((or_ln117_315_reg_1420[0:0] == 1'b1) ? select_ln117_fu_672_p3 : 2'd3);

assign select_ln117_332_fu_700_p3 = ((or_ln117_316_fu_680_p2[0:0] == 1'b1) ? zext_ln117_36_fu_692_p1 : 3'd4);

assign select_ln117_333_fu_714_p3 = ((or_ln117_317_fu_696_p2[0:0] == 1'b1) ? select_ln117_332_fu_700_p3 : 3'd5);

assign select_ln117_334_fu_726_p3 = ((or_ln117_318_fu_708_p2[0:0] == 1'b1) ? select_ln117_333_fu_714_p3 : 3'd6);

assign select_ln117_335_fu_734_p3 = ((or_ln117_319_fu_722_p2[0:0] == 1'b1) ? select_ln117_334_fu_726_p3 : 3'd7);

assign select_ln117_336_fu_796_p3 = ((or_ln117_320_fu_788_p2[0:0] == 1'b1) ? zext_ln117_37_fu_793_p1 : 4'd8);

assign select_ln117_337_fu_809_p3 = ((or_ln117_321_reg_1463[0:0] == 1'b1) ? select_ln117_336_fu_796_p3 : 4'd9);

assign select_ln117_338_fu_816_p3 = ((or_ln117_322_fu_804_p2[0:0] == 1'b1) ? select_ln117_337_fu_809_p3 : 4'd10);

assign select_ln117_339_fu_829_p3 = ((or_ln117_323_reg_1469[0:0] == 1'b1) ? select_ln117_338_fu_816_p3 : 4'd11);

assign select_ln117_340_fu_841_p3 = ((or_ln117_324_fu_824_p2[0:0] == 1'b1) ? select_ln117_339_fu_829_p3 : 4'd12);

assign select_ln117_341_fu_849_p3 = ((or_ln117_325_fu_836_p2[0:0] == 1'b1) ? select_ln117_340_fu_841_p3 : 4'd13);

assign select_ln117_342_fu_904_p3 = ((or_ln117_326_fu_899_p2[0:0] == 1'b1) ? select_ln117_341_reg_1496 : 4'd14);

assign select_ln117_343_fu_916_p3 = ((or_ln117_327_reg_1501[0:0] == 1'b1) ? select_ln117_342_fu_904_p3 : 4'd15);

assign select_ln117_344_fu_931_p3 = ((or_ln117_328_fu_911_p2[0:0] == 1'b1) ? zext_ln117_38_fu_923_p1 : 5'd16);

assign select_ln117_345_fu_945_p3 = ((or_ln117_329_fu_927_p2[0:0] == 1'b1) ? select_ln117_344_fu_931_p3 : 5'd17);

assign select_ln117_346_fu_953_p3 = ((or_ln117_330_fu_939_p2[0:0] == 1'b1) ? select_ln117_345_fu_945_p3 : 5'd18);

assign select_ln117_347_fu_961_p3 = ((or_ln117_331_reg_1477_pp0_iter3_reg[0:0] == 1'b1) ? select_ln117_346_fu_953_p3 : 5'd19);

assign select_ln117_348_fu_1006_p3 = ((or_ln117_332_fu_1001_p2[0:0] == 1'b1) ? select_ln117_347_reg_1513 : 5'd20);

assign select_ln117_349_fu_1018_p3 = ((or_ln117_333_reg_1518[0:0] == 1'b1) ? select_ln117_348_fu_1006_p3 : 5'd21);

assign select_ln117_350_fu_1029_p3 = ((or_ln117_334_fu_1013_p2[0:0] == 1'b1) ? select_ln117_349_fu_1018_p3 : 5'd22);

assign select_ln117_351_fu_1043_p3 = ((or_ln117_335_fu_1025_p2[0:0] == 1'b1) ? select_ln117_350_fu_1029_p3 : 5'd23);

assign select_ln117_352_fu_1057_p3 = ((or_ln117_336_fu_1037_p2[0:0] == 1'b1) ? select_ln117_351_fu_1043_p3 : 5'd24);

assign select_ln117_353_fu_1065_p3 = ((or_ln117_337_fu_1051_p2[0:0] == 1'b1) ? select_ln117_352_fu_1057_p3 : 5'd25);

assign select_ln117_fu_672_p3 = ((or_ln117_fu_658_p2[0:0] == 1'b1) ? zext_ln117_fu_668_p1 : 2'd2);

assign tmp_fu_1100_p55 = 'bx;

assign tmp_fu_1100_p56 = ((or_ln117_338_fu_1088_p2[0:0] == 1'b1) ? select_ln117_353_reg_1534 : 5'd26);

assign xor_ln104_163_fu_594_p2 = (icmp_ln86_339_reg_1234_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_164_fu_536_p2 = (icmp_ln86_340_reg_1240 ^ 1'd1);

assign xor_ln104_165_fu_604_p2 = (icmp_ln86_341_reg_1246_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_166_fu_619_p2 = (icmp_ln86_342_reg_1252_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_167_fu_556_p2 = (icmp_ln86_343_reg_1258 ^ 1'd1);

assign xor_ln104_168_fu_572_p2 = (icmp_ln86_344_reg_1264 ^ 1'd1);

assign xor_ln104_169_fu_630_p2 = (icmp_ln86_345_reg_1270_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_170_fu_756_p2 = (icmp_ln86_346_reg_1276_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_171_fu_861_p2 = (icmp_ln86_347_reg_1282_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_172_fu_866_p2 = (icmp_ln86_348_reg_1288_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_173_fu_973_p2 = (icmp_ln86_349_reg_1294_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_174_fu_1073_p2 = (icmp_ln86_351_reg_1305_pp0_iter5_reg ^ 1'd1);

assign xor_ln104_fu_522_p2 = (icmp_ln86_fu_366_p2 ^ 1'd1);

assign xor_ln117_fu_663_p2 = (1'd1 ^ and_ln102_329_reg_1389);

assign zext_ln117_36_fu_692_p1 = select_ln117_331_fu_685_p3;

assign zext_ln117_37_fu_793_p1 = select_ln117_335_reg_1458;

assign zext_ln117_38_fu_923_p1 = select_ln117_343_fu_916_p3;

assign zext_ln117_fu_668_p1 = xor_ln117_fu_663_p2;

endmodule //conifer_jettag_accelerator_decision_function_13
