Analysis & Synthesis report for display
Mon Apr 21 21:39:52 2025
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis DSP Block Usage Summary
  9. State Machine - |display|UART:uart_inst|s
 10. State Machine - |display|UART:uart_inst|uart_rx:uart_rx_inst|fsm_state
 11. User-Specified and Inferred Latches
 12. Registers Removed During Synthesis
 13. General Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Parameter Settings for User Entity Instance: Top-level Entity: |display
 16. Parameter Settings for User Entity Instance: ip:ip1|altpll:altpll_component
 17. Parameter Settings for User Entity Instance: UART:uart_inst
 18. Parameter Settings for User Entity Instance: UART:uart_inst|uart_rx:uart_rx_inst
 19. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult1
 20. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod7
 21. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod6
 22. Parameter Settings for Inferred Entity Instance: lpm_divide:Div7
 23. Parameter Settings for Inferred Entity Instance: lpm_divide:Div6
 24. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult0
 25. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod5
 26. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod4
 27. Parameter Settings for Inferred Entity Instance: lpm_divide:Div5
 28. Parameter Settings for Inferred Entity Instance: lpm_divide:Div4
 29. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult2
 30. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult3
 31. Parameter Settings for Inferred Entity Instance: lpm_divide:Div2
 32. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod1
 33. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0
 34. Parameter Settings for Inferred Entity Instance: lpm_divide:Div1
 35. Parameter Settings for Inferred Entity Instance: lpm_divide:Div0
 36. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod3
 37. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod2
 38. Parameter Settings for Inferred Entity Instance: lpm_divide:Div3
 39. altpll Parameter Settings by Entity Instance
 40. lpm_mult Parameter Settings by Entity Instance
 41. Port Connectivity Checks: "letter:letter11"
 42. Port Connectivity Checks: "letter:letter10"
 43. Port Connectivity Checks: "letter:letter9"
 44. Port Connectivity Checks: "letter:letter8"
 45. Port Connectivity Checks: "letter:letter7"
 46. Port Connectivity Checks: "letter:letter6"
 47. Port Connectivity Checks: "letter:letter5"
 48. Port Connectivity Checks: "letter:letter4"
 49. Port Connectivity Checks: "letter:letter3"
 50. Port Connectivity Checks: "letter:letter2"
 51. Port Connectivity Checks: "letter:letter1"
 52. Port Connectivity Checks: "UART:uart_inst|uart_rx:uart_rx_inst"
 53. Port Connectivity Checks: "UART:uart_inst"
 54. Port Connectivity Checks: "ip:ip1"
 55. Post-Synthesis Netlist Statistics for Top Partition
 56. Elapsed Time Per Partition
 57. Analysis & Synthesis Messages
 58. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Apr 21 21:39:52 2025       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; display                                     ;
; Top-level Entity Name              ; display                                     ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 2,939                                       ;
;     Total combinational functions  ; 2,899                                       ;
;     Dedicated logic registers      ; 153                                         ;
; Total registers                    ; 153                                         ;
; Total pins                         ; 144                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 4                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; display            ; display            ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Verilog Show LMF Mapping Messages                                ; Off                ;                    ;
; Verilog Version                                                  ; SystemVerilog_2005 ; Verilog_2001       ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.2%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
;     Processor 5            ;   0.1%      ;
;     Processor 6            ;   0.1%      ;
;     Processor 7            ;   0.1%      ;
;     Processor 8            ;   0.1%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                             ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                         ; Library ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------+---------+
; hex_decoder.v                    ; yes             ; User Verilog HDL File        ; N:/tm373proj/hex_decoder.v                                                           ;         ;
; uart_rx.v                        ; yes             ; User Verilog HDL File        ; N:/tm373proj/uart_rx.v                                                               ;         ;
; UART.v                           ; yes             ; User Verilog HDL File        ; N:/tm373proj/UART.v                                                                  ;         ;
; letter.v                         ; yes             ; User Verilog HDL File        ; N:/tm373proj/letter.v                                                                ;         ;
; digit.v                          ; yes             ; User Verilog HDL File        ; N:/tm373proj/digit.v                                                                 ;         ;
; ip.v                             ; yes             ; User Wizard-Generated File   ; N:/tm373proj/ip.v                                                                    ;         ;
; display.v                        ; yes             ; User Verilog HDL File        ; N:/tm373proj/display.v                                                               ;         ;
; altpll.tdf                       ; yes             ; Megafunction                 ; c:/vapps/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf              ;         ;
; aglobal201.inc                   ; yes             ; Megafunction                 ; c:/vapps/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc          ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; c:/vapps/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_pll.inc         ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; c:/vapps/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratixii_pll.inc       ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; c:/vapps/intelfpga_lite/20.1/quartus/libraries/megafunctions/cycloneii_pll.inc       ;         ;
; db/ip_altpll.v                   ; yes             ; Auto-Generated Megafunction  ; N:/tm373proj/db/ip_altpll.v                                                          ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; c:/vapps/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf            ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; c:/vapps/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.inc         ;         ;
; multcore.inc                     ; yes             ; Megafunction                 ; c:/vapps/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.inc            ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; c:/vapps/intelfpga_lite/20.1/quartus/libraries/megafunctions/bypassff.inc            ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; c:/vapps/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift.inc            ;         ;
; multcore.tdf                     ; yes             ; Megafunction                 ; c:/vapps/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf            ;         ;
; csa_add.inc                      ; yes             ; Megafunction                 ; c:/vapps/intelfpga_lite/20.1/quartus/libraries/megafunctions/csa_add.inc             ;         ;
; mpar_add.inc                     ; yes             ; Megafunction                 ; c:/vapps/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.inc            ;         ;
; muleabz.inc                      ; yes             ; Megafunction                 ; c:/vapps/intelfpga_lite/20.1/quartus/libraries/megafunctions/muleabz.inc             ;         ;
; mul_lfrg.inc                     ; yes             ; Megafunction                 ; c:/vapps/intelfpga_lite/20.1/quartus/libraries/megafunctions/mul_lfrg.inc            ;         ;
; mul_boothc.inc                   ; yes             ; Megafunction                 ; c:/vapps/intelfpga_lite/20.1/quartus/libraries/megafunctions/mul_boothc.inc          ;         ;
; alt_ded_mult.inc                 ; yes             ; Megafunction                 ; c:/vapps/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_ded_mult.inc        ;         ;
; alt_ded_mult_y.inc               ; yes             ; Megafunction                 ; c:/vapps/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_ded_mult_y.inc      ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                 ; c:/vapps/intelfpga_lite/20.1/quartus/libraries/megafunctions/dffpipe.inc             ;         ;
; mpar_add.tdf                     ; yes             ; Megafunction                 ; c:/vapps/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf            ;         ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                 ; c:/vapps/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.tdf         ;         ;
; addcore.inc                      ; yes             ; Megafunction                 ; c:/vapps/intelfpga_lite/20.1/quartus/libraries/megafunctions/addcore.inc             ;         ;
; look_add.inc                     ; yes             ; Megafunction                 ; c:/vapps/intelfpga_lite/20.1/quartus/libraries/megafunctions/look_add.inc            ;         ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                 ; c:/vapps/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc ;         ;
; db/add_sub_mgh.tdf               ; yes             ; Auto-Generated Megafunction  ; N:/tm373proj/db/add_sub_mgh.tdf                                                      ;         ;
; db/add_sub_qgh.tdf               ; yes             ; Auto-Generated Megafunction  ; N:/tm373proj/db/add_sub_qgh.tdf                                                      ;         ;
; altshift.tdf                     ; yes             ; Megafunction                 ; c:/vapps/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift.tdf            ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; c:/vapps/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_divide.tdf          ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; c:/vapps/intelfpga_lite/20.1/quartus/libraries/megafunctions/abs_divider.inc         ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; c:/vapps/intelfpga_lite/20.1/quartus/libraries/megafunctions/sign_div_unsign.inc     ;         ;
; db/lpm_divide_vam.tdf            ; yes             ; Auto-Generated Megafunction  ; N:/tm373proj/db/lpm_divide_vam.tdf                                                   ;         ;
; db/sign_div_unsign_klh.tdf       ; yes             ; Auto-Generated Megafunction  ; N:/tm373proj/db/sign_div_unsign_klh.tdf                                              ;         ;
; db/alt_u_div_s6f.tdf             ; yes             ; Auto-Generated Megafunction  ; N:/tm373proj/db/alt_u_div_s6f.tdf                                                    ;         ;
; db/add_sub_7pc.tdf               ; yes             ; Auto-Generated Megafunction  ; N:/tm373proj/db/add_sub_7pc.tdf                                                      ;         ;
; db/add_sub_8pc.tdf               ; yes             ; Auto-Generated Megafunction  ; N:/tm373proj/db/add_sub_8pc.tdf                                                      ;         ;
; db/lpm_divide_2bm.tdf            ; yes             ; Auto-Generated Megafunction  ; N:/tm373proj/db/lpm_divide_2bm.tdf                                                   ;         ;
; db/sign_div_unsign_nlh.tdf       ; yes             ; Auto-Generated Megafunction  ; N:/tm373proj/db/sign_div_unsign_nlh.tdf                                              ;         ;
; db/alt_u_div_27f.tdf             ; yes             ; Auto-Generated Megafunction  ; N:/tm373proj/db/alt_u_div_27f.tdf                                                    ;         ;
; db/lpm_divide_ihm.tdf            ; yes             ; Auto-Generated Megafunction  ; N:/tm373proj/db/lpm_divide_ihm.tdf                                                   ;         ;
; db/sign_div_unsign_akh.tdf       ; yes             ; Auto-Generated Megafunction  ; N:/tm373proj/db/sign_div_unsign_akh.tdf                                              ;         ;
; db/alt_u_div_84f.tdf             ; yes             ; Auto-Generated Megafunction  ; N:/tm373proj/db/alt_u_div_84f.tdf                                                    ;         ;
; db/lpm_divide_vim.tdf            ; yes             ; Auto-Generated Megafunction  ; N:/tm373proj/db/lpm_divide_vim.tdf                                                   ;         ;
; db/add_sub_ngh.tdf               ; yes             ; Auto-Generated Megafunction  ; N:/tm373proj/db/add_sub_ngh.tdf                                                      ;         ;
; db/add_sub_rgh.tdf               ; yes             ; Auto-Generated Megafunction  ; N:/tm373proj/db/add_sub_rgh.tdf                                                      ;         ;
; db/mult_76t.tdf                  ; yes             ; Auto-Generated Megafunction  ; N:/tm373proj/db/mult_76t.tdf                                                         ;         ;
; db/lpm_divide_5jm.tdf            ; yes             ; Auto-Generated Megafunction  ; N:/tm373proj/db/lpm_divide_5jm.tdf                                                   ;         ;
; db/sign_div_unsign_tlh.tdf       ; yes             ; Auto-Generated Megafunction  ; N:/tm373proj/db/sign_div_unsign_tlh.tdf                                              ;         ;
; db/alt_u_div_e7f.tdf             ; yes             ; Auto-Generated Megafunction  ; N:/tm373proj/db/alt_u_div_e7f.tdf                                                    ;         ;
; db/lpm_divide_5bm.tdf            ; yes             ; Auto-Generated Megafunction  ; N:/tm373proj/db/lpm_divide_5bm.tdf                                                   ;         ;
; db/sign_div_unsign_rlh.tdf       ; yes             ; Auto-Generated Megafunction  ; N:/tm373proj/db/sign_div_unsign_rlh.tdf                                              ;         ;
; db/alt_u_div_97f.tdf             ; yes             ; Auto-Generated Megafunction  ; N:/tm373proj/db/alt_u_div_97f.tdf                                                    ;         ;
; db/lpm_divide_8bm.tdf            ; yes             ; Auto-Generated Megafunction  ; N:/tm373proj/db/lpm_divide_8bm.tdf                                                   ;         ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 2,939          ;
;                                             ;                ;
; Total combinational functions               ; 2899           ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 886            ;
;     -- 3 input functions                    ; 850            ;
;     -- <=2 input functions                  ; 1163           ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 2085           ;
;     -- arithmetic mode                      ; 814            ;
;                                             ;                ;
; Total registers                             ; 153            ;
;     -- Dedicated logic registers            ; 153            ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 144            ;
;                                             ;                ;
; Embedded Multiplier 9-bit elements          ; 4              ;
;                                             ;                ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 134            ;
; Total fan-out                               ; 8979           ;
; Average fan-out                             ; 2.68           ;
+---------------------------------------------+----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                              ;
+------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                     ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                             ; Entity Name         ; Library Name ;
+------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |display                                       ; 2899 (757)          ; 153 (63)                  ; 0           ; 4            ; 0       ; 2         ; 144  ; 0            ; |display                                                                                                                        ; display             ; work         ;
;    |UART:uart_inst|                            ; 84 (25)             ; 90 (49)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|UART:uart_inst                                                                                                         ; UART                ; work         ;
;       |uart_rx:uart_rx_inst|                   ; 59 (59)             ; 41 (41)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|UART:uart_inst|uart_rx:uart_rx_inst                                                                                    ; uart_rx             ; work         ;
;    |digit:digit1|                              ; 37 (37)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|digit:digit1                                                                                                           ; digit               ; work         ;
;    |digit:digit2|                              ; 37 (37)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|digit:digit2                                                                                                           ; digit               ; work         ;
;    |digit:digit3|                              ; 37 (37)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|digit:digit3                                                                                                           ; digit               ; work         ;
;    |digit:digit4|                              ; 37 (37)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|digit:digit4                                                                                                           ; digit               ; work         ;
;    |digit:digit5|                              ; 37 (37)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|digit:digit5                                                                                                           ; digit               ; work         ;
;    |digit:digit6|                              ; 43 (43)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|digit:digit6                                                                                                           ; digit               ; work         ;
;    |hex_decoder:hex0|                          ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|hex_decoder:hex0                                                                                                       ; hex_decoder         ; work         ;
;    |hex_decoder:hex1|                          ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|hex_decoder:hex1                                                                                                       ; hex_decoder         ; work         ;
;    |hex_decoder:hex2|                          ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|hex_decoder:hex2                                                                                                       ; hex_decoder         ; work         ;
;    |hex_decoder:hex5|                          ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|hex_decoder:hex5                                                                                                       ; hex_decoder         ; work         ;
;    |hex_decoder:hex6|                          ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|hex_decoder:hex6                                                                                                       ; hex_decoder         ; work         ;
;    |hex_decoder:hex7|                          ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|hex_decoder:hex7                                                                                                       ; hex_decoder         ; work         ;
;    |ip:ip1|                                    ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|ip:ip1                                                                                                                 ; ip                  ; work         ;
;       |altpll:altpll_component|                ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|ip:ip1|altpll:altpll_component                                                                                         ; altpll              ; work         ;
;          |ip_altpll:auto_generated|            ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|ip:ip1|altpll:altpll_component|ip_altpll:auto_generated                                                                ; ip_altpll           ; work         ;
;    |lpm_divide:Div0|                           ; 201 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Div0                                                                                                        ; lpm_divide          ; work         ;
;       |lpm_divide_5jm:auto_generated|          ; 201 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Div0|lpm_divide_5jm:auto_generated                                                                          ; lpm_divide_5jm      ; work         ;
;          |sign_div_unsign_tlh:divider|         ; 201 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider                                              ; sign_div_unsign_tlh ; work         ;
;             |alt_u_div_e7f:divider|            ; 201 (201)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider                        ; alt_u_div_e7f       ; work         ;
;    |lpm_divide:Div1|                           ; 43 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Div1                                                                                                        ; lpm_divide          ; work         ;
;       |lpm_divide_ihm:auto_generated|          ; 43 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Div1|lpm_divide_ihm:auto_generated                                                                          ; lpm_divide_ihm      ; work         ;
;          |sign_div_unsign_akh:divider|         ; 43 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Div1|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider                                              ; sign_div_unsign_akh ; work         ;
;             |alt_u_div_84f:divider|            ; 43 (43)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Div1|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider                        ; alt_u_div_84f       ; work         ;
;    |lpm_divide:Div2|                           ; 201 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Div2                                                                                                        ; lpm_divide          ; work         ;
;       |lpm_divide_5jm:auto_generated|          ; 201 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Div2|lpm_divide_5jm:auto_generated                                                                          ; lpm_divide_5jm      ; work         ;
;          |sign_div_unsign_tlh:divider|         ; 201 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Div2|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider                                              ; sign_div_unsign_tlh ; work         ;
;             |alt_u_div_e7f:divider|            ; 201 (201)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Div2|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider                        ; alt_u_div_e7f       ; work         ;
;    |lpm_divide:Div3|                           ; 43 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Div3                                                                                                        ; lpm_divide          ; work         ;
;       |lpm_divide_ihm:auto_generated|          ; 43 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Div3|lpm_divide_ihm:auto_generated                                                                          ; lpm_divide_ihm      ; work         ;
;          |sign_div_unsign_akh:divider|         ; 43 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Div3|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider                                              ; sign_div_unsign_akh ; work         ;
;             |alt_u_div_84f:divider|            ; 43 (43)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Div3|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider                        ; alt_u_div_84f       ; work         ;
;    |lpm_divide:Div4|                           ; 69 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Div4                                                                                                        ; lpm_divide          ; work         ;
;       |lpm_divide_vim:auto_generated|          ; 69 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Div4|lpm_divide_vim:auto_generated                                                                          ; lpm_divide_vim      ; work         ;
;          |sign_div_unsign_nlh:divider|         ; 69 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Div4|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider                                              ; sign_div_unsign_nlh ; work         ;
;             |alt_u_div_27f:divider|            ; 69 (69)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Div4|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_27f:divider                        ; alt_u_div_27f       ; work         ;
;    |lpm_divide:Div5|                           ; 46 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Div5                                                                                                        ; lpm_divide          ; work         ;
;       |lpm_divide_ihm:auto_generated|          ; 46 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Div5|lpm_divide_ihm:auto_generated                                                                          ; lpm_divide_ihm      ; work         ;
;          |sign_div_unsign_akh:divider|         ; 46 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Div5|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider                                              ; sign_div_unsign_akh ; work         ;
;             |alt_u_div_84f:divider|            ; 46 (46)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Div5|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider                        ; alt_u_div_84f       ; work         ;
;    |lpm_divide:Div6|                           ; 48 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Div6                                                                                                        ; lpm_divide          ; work         ;
;       |lpm_divide_vim:auto_generated|          ; 48 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Div6|lpm_divide_vim:auto_generated                                                                          ; lpm_divide_vim      ; work         ;
;          |sign_div_unsign_nlh:divider|         ; 48 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Div6|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider                                              ; sign_div_unsign_nlh ; work         ;
;             |alt_u_div_27f:divider|            ; 48 (48)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Div6|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_27f:divider                        ; alt_u_div_27f       ; work         ;
;    |lpm_divide:Div7|                           ; 46 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Div7                                                                                                        ; lpm_divide          ; work         ;
;       |lpm_divide_ihm:auto_generated|          ; 46 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Div7|lpm_divide_ihm:auto_generated                                                                          ; lpm_divide_ihm      ; work         ;
;          |sign_div_unsign_akh:divider|         ; 46 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Div7|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider                                              ; sign_div_unsign_akh ; work         ;
;             |alt_u_div_84f:divider|            ; 46 (46)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Div7|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider                        ; alt_u_div_84f       ; work         ;
;    |lpm_divide:Mod0|                           ; 190 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Mod0                                                                                                        ; lpm_divide          ; work         ;
;       |lpm_divide_8bm:auto_generated|          ; 190 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Mod0|lpm_divide_8bm:auto_generated                                                                          ; lpm_divide_8bm      ; work         ;
;          |sign_div_unsign_tlh:divider|         ; 190 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Mod0|lpm_divide_8bm:auto_generated|sign_div_unsign_tlh:divider                                              ; sign_div_unsign_tlh ; work         ;
;             |alt_u_div_e7f:divider|            ; 190 (190)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Mod0|lpm_divide_8bm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider                        ; alt_u_div_e7f       ; work         ;
;    |lpm_divide:Mod1|                           ; 163 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Mod1                                                                                                        ; lpm_divide          ; work         ;
;       |lpm_divide_5bm:auto_generated|          ; 163 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Mod1|lpm_divide_5bm:auto_generated                                                                          ; lpm_divide_5bm      ; work         ;
;          |sign_div_unsign_rlh:divider|         ; 163 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_rlh:divider                                              ; sign_div_unsign_rlh ; work         ;
;             |alt_u_div_97f:divider|            ; 163 (163)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_97f:divider                        ; alt_u_div_97f       ; work         ;
;    |lpm_divide:Mod2|                           ; 184 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Mod2                                                                                                        ; lpm_divide          ; work         ;
;       |lpm_divide_8bm:auto_generated|          ; 184 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Mod2|lpm_divide_8bm:auto_generated                                                                          ; lpm_divide_8bm      ; work         ;
;          |sign_div_unsign_tlh:divider|         ; 184 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Mod2|lpm_divide_8bm:auto_generated|sign_div_unsign_tlh:divider                                              ; sign_div_unsign_tlh ; work         ;
;             |alt_u_div_e7f:divider|            ; 184 (184)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Mod2|lpm_divide_8bm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider                        ; alt_u_div_e7f       ; work         ;
;    |lpm_divide:Mod3|                           ; 163 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Mod3                                                                                                        ; lpm_divide          ; work         ;
;       |lpm_divide_5bm:auto_generated|          ; 163 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Mod3|lpm_divide_5bm:auto_generated                                                                          ; lpm_divide_5bm      ; work         ;
;          |sign_div_unsign_rlh:divider|         ; 163 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Mod3|lpm_divide_5bm:auto_generated|sign_div_unsign_rlh:divider                                              ; sign_div_unsign_rlh ; work         ;
;             |alt_u_div_97f:divider|            ; 163 (163)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Mod3|lpm_divide_5bm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_97f:divider                        ; alt_u_div_97f       ; work         ;
;    |lpm_divide:Mod4|                           ; 84 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Mod4                                                                                                        ; lpm_divide          ; work         ;
;       |lpm_divide_2bm:auto_generated|          ; 84 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Mod4|lpm_divide_2bm:auto_generated                                                                          ; lpm_divide_2bm      ; work         ;
;          |sign_div_unsign_nlh:divider|         ; 84 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Mod4|lpm_divide_2bm:auto_generated|sign_div_unsign_nlh:divider                                              ; sign_div_unsign_nlh ; work         ;
;             |alt_u_div_27f:divider|            ; 84 (84)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Mod4|lpm_divide_2bm:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_27f:divider                        ; alt_u_div_27f       ; work         ;
;    |lpm_divide:Mod5|                           ; 85 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Mod5                                                                                                        ; lpm_divide          ; work         ;
;       |lpm_divide_vam:auto_generated|          ; 85 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Mod5|lpm_divide_vam:auto_generated                                                                          ; lpm_divide_vam      ; work         ;
;          |sign_div_unsign_klh:divider|         ; 85 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Mod5|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider                                              ; sign_div_unsign_klh ; work         ;
;             |alt_u_div_s6f:divider|            ; 85 (85)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Mod5|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider                        ; alt_u_div_s6f       ; work         ;
;    |lpm_divide:Mod6|                           ; 63 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Mod6                                                                                                        ; lpm_divide          ; work         ;
;       |lpm_divide_2bm:auto_generated|          ; 63 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Mod6|lpm_divide_2bm:auto_generated                                                                          ; lpm_divide_2bm      ; work         ;
;          |sign_div_unsign_nlh:divider|         ; 63 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Mod6|lpm_divide_2bm:auto_generated|sign_div_unsign_nlh:divider                                              ; sign_div_unsign_nlh ; work         ;
;             |alt_u_div_27f:divider|            ; 63 (63)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Mod6|lpm_divide_2bm:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_27f:divider                        ; alt_u_div_27f       ; work         ;
;    |lpm_divide:Mod7|                           ; 73 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Mod7                                                                                                        ; lpm_divide          ; work         ;
;       |lpm_divide_vam:auto_generated|          ; 73 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Mod7|lpm_divide_vam:auto_generated                                                                          ; lpm_divide_vam      ; work         ;
;          |sign_div_unsign_klh:divider|         ; 73 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Mod7|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider                                              ; sign_div_unsign_klh ; work         ;
;             |alt_u_div_s6f:divider|            ; 73 (73)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_divide:Mod7|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider                        ; alt_u_div_s6f       ; work         ;
;    |lpm_mult:Mult0|                            ; 47 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_mult:Mult0                                                                                                         ; lpm_mult            ; work         ;
;       |multcore:mult_core|                     ; 47 (22)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_mult:Mult0|multcore:mult_core                                                                                      ; multcore            ; work         ;
;          |mpar_add:padder|                     ; 25 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                      ; mpar_add            ; work         ;
;             |lpm_add_sub:adder[0]|             ; 14 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                 ; lpm_add_sub         ; work         ;
;                |add_sub_ngh:auto_generated|    ; 14 (14)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_ngh:auto_generated                      ; add_sub_ngh         ; work         ;
;             |mpar_add:sub_par_add|             ; 11 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                 ; mpar_add            ; work         ;
;                |lpm_add_sub:adder[0]|          ; 11 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                            ; lpm_add_sub         ; work         ;
;                   |add_sub_rgh:auto_generated| ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_rgh:auto_generated ; add_sub_rgh         ; work         ;
;    |lpm_mult:Mult1|                            ; 39 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_mult:Mult1                                                                                                         ; lpm_mult            ; work         ;
;       |multcore:mult_core|                     ; 39 (18)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_mult:Mult1|multcore:mult_core                                                                                      ; multcore            ; work         ;
;          |mpar_add:padder|                     ; 21 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder                                                                      ; mpar_add            ; work         ;
;             |lpm_add_sub:adder[0]|             ; 12 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                 ; lpm_add_sub         ; work         ;
;                |add_sub_mgh:auto_generated|    ; 12 (12)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_mgh:auto_generated                      ; add_sub_mgh         ; work         ;
;             |mpar_add:sub_par_add|             ; 9 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                 ; mpar_add            ; work         ;
;                |lpm_add_sub:adder[0]|          ; 9 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                            ; lpm_add_sub         ; work         ;
;                   |add_sub_qgh:auto_generated| ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_qgh:auto_generated ; add_sub_qgh         ; work         ;
;    |lpm_mult:Mult2|                            ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |display|lpm_mult:Mult2                                                                                                         ; lpm_mult            ; work         ;
;       |mult_76t:auto_generated|                ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |display|lpm_mult:Mult2|mult_76t:auto_generated                                                                                 ; mult_76t            ; work         ;
;    |lpm_mult:Mult3|                            ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |display|lpm_mult:Mult3                                                                                                         ; lpm_mult            ; work         ;
;       |mult_76t:auto_generated|                ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |display|lpm_mult:Mult3|mult_76t:auto_generated                                                                                 ; mult_76t            ; work         ;
+------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 2           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 4           ;
; Signed Embedded Multipliers           ; 2           ;
; Unsigned Embedded Multipliers         ; 0           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------+
; State Machine - |display|UART:uart_inst|s                                                ;
+----------+---------+---------+---------+---------+---------+---------+----------+--------+
; Name     ; s.BYTE6 ; s.BYTE5 ; s.BYTE4 ; s.BYTE3 ; s.BYTE2 ; s.BYTE1 ; s.HEADER ; s.IDLE ;
+----------+---------+---------+---------+---------+---------+---------+----------+--------+
; s.IDLE   ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0        ; 0      ;
; s.HEADER ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1        ; 1      ;
; s.BYTE1  ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0        ; 1      ;
; s.BYTE2  ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0        ; 1      ;
; s.BYTE3  ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0        ; 1      ;
; s.BYTE4  ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0        ; 1      ;
; s.BYTE5  ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0        ; 1      ;
; s.BYTE6  ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0        ; 1      ;
+----------+---------+---------+---------+---------+---------+---------+----------+--------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------+
; State Machine - |display|UART:uart_inst|uart_rx:uart_rx_inst|fsm_state                                   ;
+---------------------+--------------------+--------------------+---------------------+--------------------+
; Name                ; fsm_state.FSM_STOP ; fsm_state.FSM_RECV ; fsm_state.FSM_START ; fsm_state.FSM_IDLE ;
+---------------------+--------------------+--------------------+---------------------+--------------------+
; fsm_state.FSM_IDLE  ; 0                  ; 0                  ; 0                   ; 0                  ;
; fsm_state.FSM_START ; 0                  ; 0                  ; 1                   ; 1                  ;
; fsm_state.FSM_RECV  ; 0                  ; 1                  ; 0                   ; 1                  ;
; fsm_state.FSM_STOP  ; 1                  ; 0                  ; 0                   ; 1                  ;
+---------------------+--------------------+--------------------+---------------------+--------------------+


+-----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                 ;
+------------------------------------------------------+---------------------+------------------------+
; Latch Name                                           ; Latch Enable Signal ; Free of Timing Hazards ;
+------------------------------------------------------+---------------------+------------------------+
; digit:digit4|digit[2][6]                             ; digit:digit4|Mux19  ; yes                    ;
; digit:digit4|digit[2][7]                             ; digit:digit4|Mux19  ; yes                    ;
; digit:digit4|digit[2][8]                             ; digit:digit4|Mux19  ; yes                    ;
; digit:digit4|digit[2][5]                             ; digit:digit4|Mux19  ; yes                    ;
; digit:digit4|digit[2][11]                            ; digit:digit4|Mux19  ; yes                    ;
; digit:digit4|digit[2][10]                            ; digit:digit4|Mux19  ; yes                    ;
; digit:digit4|digit[2][12]                            ; digit:digit4|Mux19  ; yes                    ;
; digit:digit4|digit[2][9]                             ; digit:digit4|Mux19  ; yes                    ;
; digit:digit4|digit[2][29]                            ; digit:digit4|Mux19  ; yes                    ;
; digit:digit4|digit[2][23]                            ; digit:digit4|Mux19  ; yes                    ;
; digit:digit4|digit[2][19]                            ; digit:digit4|Mux19  ; yes                    ;
; digit:digit4|digit[2][27]                            ; digit:digit4|Mux19  ; yes                    ;
; digit:digit4|digit[2][15]                            ; digit:digit4|Mux19  ; yes                    ;
; digit:digit4|digit[2][18]                            ; digit:digit4|Mux19  ; yes                    ;
; digit:digit4|digit[2][22]                            ; digit:digit4|Mux19  ; yes                    ;
; digit:digit4|digit[2][26]                            ; digit:digit4|Mux19  ; yes                    ;
; digit:digit4|digit[2][14]                            ; digit:digit4|Mux19  ; yes                    ;
; digit:digit4|digit[2][20]                            ; digit:digit4|Mux19  ; yes                    ;
; digit:digit4|digit[2][24]                            ; digit:digit4|Mux19  ; yes                    ;
; digit:digit4|digit[2][28]                            ; digit:digit4|Mux19  ; yes                    ;
; digit:digit4|digit[2][16]                            ; digit:digit4|Mux19  ; yes                    ;
; digit:digit4|digit[2][21]                            ; digit:digit4|Mux19  ; yes                    ;
; digit:digit4|digit[2][17]                            ; digit:digit4|Mux19  ; yes                    ;
; digit:digit4|digit[2][25]                            ; digit:digit4|Mux19  ; yes                    ;
; digit:digit4|digit[2][13]                            ; digit:digit4|Mux19  ; yes                    ;
; digit:digit4|digit[3][18]                            ; digit:digit4|Mux19  ; yes                    ;
; digit:digit4|digit[3][22]                            ; digit:digit4|Mux19  ; yes                    ;
; digit:digit4|digit[3][26]                            ; digit:digit4|Mux19  ; yes                    ;
; digit:digit4|digit[3][14]                            ; digit:digit4|Mux19  ; yes                    ;
; digit:digit4|digit[3][23]                            ; digit:digit4|Mux19  ; yes                    ;
; digit:digit4|digit[3][19]                            ; digit:digit4|Mux19  ; yes                    ;
; digit:digit4|digit[3][27]                            ; digit:digit4|Mux19  ; yes                    ;
; digit:digit4|digit[3][15]                            ; digit:digit4|Mux19  ; yes                    ;
; digit:digit4|digit[3][20]                            ; digit:digit4|Mux19  ; yes                    ;
; digit:digit4|digit[3][24]                            ; digit:digit4|Mux19  ; yes                    ;
; digit:digit4|digit[3][28]                            ; digit:digit4|Mux19  ; yes                    ;
; digit:digit4|digit[3][16]                            ; digit:digit4|Mux19  ; yes                    ;
; digit:digit4|digit[3][21]                            ; digit:digit4|Mux19  ; yes                    ;
; digit:digit4|digit[3][17]                            ; digit:digit4|Mux19  ; yes                    ;
; digit:digit4|digit[3][25]                            ; digit:digit4|Mux19  ; yes                    ;
; digit:digit4|digit[3][13]                            ; digit:digit4|Mux19  ; yes                    ;
; digit:digit4|digit[3][0]                             ; digit:digit4|Mux19  ; yes                    ;
; digit:digit4|digit[3][3]                             ; digit:digit4|Mux19  ; yes                    ;
; digit:digit4|digit[3][2]                             ; digit:digit4|Mux19  ; yes                    ;
; digit:digit4|digit[3][4]                             ; digit:digit4|Mux19  ; yes                    ;
; digit:digit4|digit[3][1]                             ; digit:digit4|Mux19  ; yes                    ;
; digit:digit4|digit[3][10]                            ; digit:digit4|Mux19  ; yes                    ;
; digit:digit4|digit[3][11]                            ; digit:digit4|Mux19  ; yes                    ;
; digit:digit4|digit[3][12]                            ; digit:digit4|Mux19  ; yes                    ;
; digit:digit4|digit[3][9]                             ; digit:digit4|Mux19  ; yes                    ;
; digit:digit4|digit[3][29]                            ; digit:digit4|Mux19  ; yes                    ;
; digit:digit4|digit[3][6]                             ; digit:digit4|Mux19  ; yes                    ;
; digit:digit4|digit[3][7]                             ; digit:digit4|Mux19  ; yes                    ;
; digit:digit4|digit[3][8]                             ; digit:digit4|Mux19  ; yes                    ;
; digit:digit4|digit[3][5]                             ; digit:digit4|Mux19  ; yes                    ;
; digit:digit4|digit[1][7]                             ; digit:digit4|Mux19  ; yes                    ;
; digit:digit4|digit[1][6]                             ; digit:digit4|Mux19  ; yes                    ;
; digit:digit4|digit[1][8]                             ; digit:digit4|Mux19  ; yes                    ;
; digit:digit4|digit[1][5]                             ; digit:digit4|Mux19  ; yes                    ;
; digit:digit4|digit[1][3]                             ; digit:digit4|Mux19  ; yes                    ;
; digit:digit4|digit[1][2]                             ; digit:digit4|Mux19  ; yes                    ;
; digit:digit4|digit[1][4]                             ; digit:digit4|Mux19  ; yes                    ;
; digit:digit4|digit[1][1]                             ; digit:digit4|Mux19  ; yes                    ;
; digit:digit4|digit[1][0]                             ; digit:digit4|Mux19  ; yes                    ;
; digit:digit4|digit[1][10]                            ; digit:digit4|Mux19  ; yes                    ;
; digit:digit4|digit[1][11]                            ; digit:digit4|Mux19  ; yes                    ;
; digit:digit4|digit[1][12]                            ; digit:digit4|Mux19  ; yes                    ;
; digit:digit4|digit[1][9]                             ; digit:digit4|Mux19  ; yes                    ;
; digit:digit4|digit[1][29]                            ; digit:digit4|Mux19  ; yes                    ;
; digit:digit4|digit[1][14]                            ; digit:digit4|Mux19  ; yes                    ;
; digit:digit4|digit[1][15]                            ; digit:digit4|Mux19  ; yes                    ;
; digit:digit4|digit[1][16]                            ; digit:digit4|Mux19  ; yes                    ;
; digit:digit4|digit[1][13]                            ; digit:digit4|Mux19  ; yes                    ;
; digit:digit4|digit[1][17]                            ; digit:digit4|Mux19  ; yes                    ;
; digit:digit4|digit[1][18]                            ; digit:digit4|Mux19  ; yes                    ;
; digit:digit4|digit[1][19]                            ; digit:digit4|Mux19  ; yes                    ;
; digit:digit4|digit[1][27]                            ; digit:digit4|Mux19  ; yes                    ;
; digit:digit4|digit[1][26]                            ; digit:digit4|Mux19  ; yes                    ;
; digit:digit4|digit[1][28]                            ; digit:digit4|Mux19  ; yes                    ;
; digit:digit4|digit[1][25]                            ; digit:digit4|Mux19  ; yes                    ;
; digit:digit4|digit[0][18]                            ; digit:digit4|Mux19  ; yes                    ;
; digit:digit4|digit[0][22]                            ; digit:digit4|Mux19  ; yes                    ;
; digit:digit4|digit[0][26]                            ; digit:digit4|Mux19  ; yes                    ;
; digit:digit4|digit[0][14]                            ; digit:digit4|Mux19  ; yes                    ;
; digit:digit4|digit[0][23]                            ; digit:digit4|Mux19  ; yes                    ;
; digit:digit4|digit[0][19]                            ; digit:digit4|Mux19  ; yes                    ;
; digit:digit4|digit[0][27]                            ; digit:digit4|Mux19  ; yes                    ;
; digit:digit4|digit[0][15]                            ; digit:digit4|Mux19  ; yes                    ;
; digit:digit4|digit[0][20]                            ; digit:digit4|Mux19  ; yes                    ;
; digit:digit4|digit[0][24]                            ; digit:digit4|Mux19  ; yes                    ;
; digit:digit4|digit[0][28]                            ; digit:digit4|Mux19  ; yes                    ;
; digit:digit4|digit[0][16]                            ; digit:digit4|Mux19  ; yes                    ;
; digit:digit4|digit[0][21]                            ; digit:digit4|Mux19  ; yes                    ;
; digit:digit4|digit[0][17]                            ; digit:digit4|Mux19  ; yes                    ;
; digit:digit4|digit[0][25]                            ; digit:digit4|Mux19  ; yes                    ;
; digit:digit4|digit[0][13]                            ; digit:digit4|Mux19  ; yes                    ;
; digit:digit4|digit[0][0]                             ; digit:digit4|Mux19  ; yes                    ;
; digit:digit4|digit[0][3]                             ; digit:digit4|Mux19  ; yes                    ;
; digit:digit4|digit[0][2]                             ; digit:digit4|Mux19  ; yes                    ;
; digit:digit4|digit[0][4]                             ; digit:digit4|Mux19  ; yes                    ;
; Number of user-specified and inferred latches = 660  ;                     ;                        ;
+------------------------------------------------------+---------------------+------------------------+
Table restricted to first 100 entries. Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------------------+
; Registers Removed During Synthesis                                      ;
+-------------------------------------------------+-----------------------+
; Register name                                   ; Reason for Removal    ;
+-------------------------------------------------+-----------------------+
; r_red[1..7]                                     ; Merged with r_red[0]  ;
; r_blue[1..7]                                    ; Merged with r_blue[0] ;
; r_green[0..7]                                   ; Merged with r_blue[0] ;
; UART:uart_inst|s~2                              ; Lost fanout           ;
; UART:uart_inst|s~3                              ; Lost fanout           ;
; UART:uart_inst|s~4                              ; Lost fanout           ;
; UART:uart_inst|uart_rx:uart_rx_inst|fsm_state~2 ; Lost fanout           ;
; UART:uart_inst|uart_rx:uart_rx_inst|fsm_state~3 ; Lost fanout           ;
; UART:uart_inst|uart_rx:uart_rx_inst|fsm_state~4 ; Lost fanout           ;
; Total Number of Removed Registers = 28          ;                       ;
+-------------------------------------------------+-----------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 153   ;
; Number of registers using Synchronous Clear  ; 40    ;
; Number of registers using Synchronous Load   ; 46    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 116   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |display|UART:uart_inst|uart_rx:uart_rx_inst|uart_rx_data[3]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |display|UART:uart_inst|motion_state[7]                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |display|UART:uart_inst|lidar_y_lower[7]                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |display|UART:uart_inst|lidar_y_upper[0]                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |display|UART:uart_inst|lidar_x_lower[1]                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |display|UART:uart_inst|lidar_x_upper[2]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |display|display_timer[21]                                    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |display|UART:uart_inst|uart_rx:uart_rx_inst|recieved_data[0] ;
; 4:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |display|UART:uart_inst|uart_rx:uart_rx_inst|cycle_counter[0] ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |display|UART:uart_inst|uart_rx:uart_rx_inst|bit_counter[1]   ;
; 84:1               ; 2 bits    ; 112 LEs       ; 24 LEs               ; 88 LEs                 ; Yes        ; |display|r_red[0]                                             ;
; 30:1               ; 6 bits    ; 120 LEs       ; 96 LEs               ; 24 LEs                 ; No         ; |display|Mux45                                                ;
; 30:1               ; 6 bits    ; 120 LEs       ; 96 LEs               ; 24 LEs                 ; No         ; |display|Mux50                                                ;
; 30:1               ; 12 bits   ; 240 LEs       ; 240 LEs              ; 0 LEs                  ; No         ; |display|Mux44                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |display ;
+----------------+------------+-------------------------------------------+
; Parameter Name ; Value      ; Type                                      ;
+----------------+------------+-------------------------------------------+
; CLOCK_FREQ     ; 50000000   ; Signed Integer                            ;
; HOLD_TIME      ; 75000000.0 ; Signed Float                              ;
; DOT_RADIUS     ; 20         ; Signed Integer                            ;
; origin_x       ; 155        ; Signed Integer                            ;
; origin_y       ; 46         ; Signed Integer                            ;
; max_x          ; 504        ; Signed Integer                            ;
; max_y          ; 720        ; Signed Integer                            ;
; letter_X       ; 88         ; Signed Integer                            ;
; letter_Y       ; 89         ; Signed Integer                            ;
; letter_T       ; 84         ; Signed Integer                            ;
; letter_A       ; 65         ; Signed Integer                            ;
; letter_P       ; 80         ; Signed Integer                            ;
; letter_D       ; 68         ; Signed Integer                            ;
; letter_R       ; 82         ; Signed Integer                            ;
; letter_G       ; 71         ; Signed Integer                            ;
; letter_I       ; 73         ; Signed Integer                            ;
; letter_L       ; 76         ; Signed Integer                            ;
; letter_E       ; 69         ; Signed Integer                            ;
+----------------+------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ip:ip1|altpll:altpll_component ;
+-------------------------------+----------------------+----------------------+
; Parameter Name                ; Value                ; Type                 ;
+-------------------------------+----------------------+----------------------+
; OPERATION_MODE                ; NORMAL               ; Untyped              ;
; PLL_TYPE                      ; AUTO                 ; Untyped              ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=ip ; Untyped              ;
; QUALIFY_CONF_DONE             ; OFF                  ; Untyped              ;
; COMPENSATE_CLOCK              ; CLK0                 ; Untyped              ;
; SCAN_CHAIN                    ; LONG                 ; Untyped              ;
; PRIMARY_CLOCK                 ; INCLK0               ; Untyped              ;
; INCLK0_INPUT_FREQUENCY        ; 20000                ; Signed Integer       ;
; INCLK1_INPUT_FREQUENCY        ; 0                    ; Untyped              ;
; GATE_LOCK_SIGNAL              ; NO                   ; Untyped              ;
; GATE_LOCK_COUNTER             ; 0                    ; Untyped              ;
; LOCK_HIGH                     ; 1                    ; Untyped              ;
; LOCK_LOW                      ; 1                    ; Untyped              ;
; VALID_LOCK_MULTIPLIER         ; 1                    ; Untyped              ;
; INVALID_LOCK_MULTIPLIER       ; 5                    ; Untyped              ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                  ; Untyped              ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                  ; Untyped              ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                  ; Untyped              ;
; SKIP_VCO                      ; OFF                  ; Untyped              ;
; SWITCH_OVER_COUNTER           ; 0                    ; Untyped              ;
; SWITCH_OVER_TYPE              ; AUTO                 ; Untyped              ;
; FEEDBACK_SOURCE               ; EXTCLK0              ; Untyped              ;
; BANDWIDTH                     ; 0                    ; Untyped              ;
; BANDWIDTH_TYPE                ; AUTO                 ; Untyped              ;
; SPREAD_FREQUENCY              ; 0                    ; Untyped              ;
; DOWN_SPREAD                   ; 0                    ; Untyped              ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                  ; Untyped              ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                  ; Untyped              ;
; CLK9_MULTIPLY_BY              ; 0                    ; Untyped              ;
; CLK8_MULTIPLY_BY              ; 0                    ; Untyped              ;
; CLK7_MULTIPLY_BY              ; 0                    ; Untyped              ;
; CLK6_MULTIPLY_BY              ; 0                    ; Untyped              ;
; CLK5_MULTIPLY_BY              ; 1                    ; Untyped              ;
; CLK4_MULTIPLY_BY              ; 1                    ; Untyped              ;
; CLK3_MULTIPLY_BY              ; 1                    ; Untyped              ;
; CLK2_MULTIPLY_BY              ; 1                    ; Untyped              ;
; CLK1_MULTIPLY_BY              ; 1                    ; Untyped              ;
; CLK0_MULTIPLY_BY              ; 1                    ; Signed Integer       ;
; CLK9_DIVIDE_BY                ; 0                    ; Untyped              ;
; CLK8_DIVIDE_BY                ; 0                    ; Untyped              ;
; CLK7_DIVIDE_BY                ; 0                    ; Untyped              ;
; CLK6_DIVIDE_BY                ; 0                    ; Untyped              ;
; CLK5_DIVIDE_BY                ; 1                    ; Untyped              ;
; CLK4_DIVIDE_BY                ; 1                    ; Untyped              ;
; CLK3_DIVIDE_BY                ; 1                    ; Untyped              ;
; CLK2_DIVIDE_BY                ; 1                    ; Untyped              ;
; CLK1_DIVIDE_BY                ; 1                    ; Untyped              ;
; CLK0_DIVIDE_BY                ; 2                    ; Signed Integer       ;
; CLK9_PHASE_SHIFT              ; 0                    ; Untyped              ;
; CLK8_PHASE_SHIFT              ; 0                    ; Untyped              ;
; CLK7_PHASE_SHIFT              ; 0                    ; Untyped              ;
; CLK6_PHASE_SHIFT              ; 0                    ; Untyped              ;
; CLK5_PHASE_SHIFT              ; 0                    ; Untyped              ;
; CLK4_PHASE_SHIFT              ; 0                    ; Untyped              ;
; CLK3_PHASE_SHIFT              ; 0                    ; Untyped              ;
; CLK2_PHASE_SHIFT              ; 0                    ; Untyped              ;
; CLK1_PHASE_SHIFT              ; 0                    ; Untyped              ;
; CLK0_PHASE_SHIFT              ; 0                    ; Untyped              ;
; CLK5_TIME_DELAY               ; 0                    ; Untyped              ;
; CLK4_TIME_DELAY               ; 0                    ; Untyped              ;
; CLK3_TIME_DELAY               ; 0                    ; Untyped              ;
; CLK2_TIME_DELAY               ; 0                    ; Untyped              ;
; CLK1_TIME_DELAY               ; 0                    ; Untyped              ;
; CLK0_TIME_DELAY               ; 0                    ; Untyped              ;
; CLK9_DUTY_CYCLE               ; 50                   ; Untyped              ;
; CLK8_DUTY_CYCLE               ; 50                   ; Untyped              ;
; CLK7_DUTY_CYCLE               ; 50                   ; Untyped              ;
; CLK6_DUTY_CYCLE               ; 50                   ; Untyped              ;
; CLK5_DUTY_CYCLE               ; 50                   ; Untyped              ;
; CLK4_DUTY_CYCLE               ; 50                   ; Untyped              ;
; CLK3_DUTY_CYCLE               ; 50                   ; Untyped              ;
; CLK2_DUTY_CYCLE               ; 50                   ; Untyped              ;
; CLK1_DUTY_CYCLE               ; 50                   ; Untyped              ;
; CLK0_DUTY_CYCLE               ; 50                   ; Signed Integer       ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                  ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                  ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                  ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                  ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                  ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                  ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                  ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                  ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                  ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                  ; Untyped              ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                  ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                  ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                  ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                  ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                  ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                  ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                  ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                  ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                  ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                  ; Untyped              ;
; LOCK_WINDOW_UI                ;  0.05                ; Untyped              ;
; LOCK_WINDOW_UI_BITS           ; UNUSED               ; Untyped              ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED               ; Untyped              ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED               ; Untyped              ;
; DPA_MULTIPLY_BY               ; 0                    ; Untyped              ;
; DPA_DIVIDE_BY                 ; 1                    ; Untyped              ;
; DPA_DIVIDER                   ; 0                    ; Untyped              ;
; EXTCLK3_MULTIPLY_BY           ; 1                    ; Untyped              ;
; EXTCLK2_MULTIPLY_BY           ; 1                    ; Untyped              ;
; EXTCLK1_MULTIPLY_BY           ; 1                    ; Untyped              ;
; EXTCLK0_MULTIPLY_BY           ; 1                    ; Untyped              ;
; EXTCLK3_DIVIDE_BY             ; 1                    ; Untyped              ;
; EXTCLK2_DIVIDE_BY             ; 1                    ; Untyped              ;
; EXTCLK1_DIVIDE_BY             ; 1                    ; Untyped              ;
; EXTCLK0_DIVIDE_BY             ; 1                    ; Untyped              ;
; EXTCLK3_PHASE_SHIFT           ; 0                    ; Untyped              ;
; EXTCLK2_PHASE_SHIFT           ; 0                    ; Untyped              ;
; EXTCLK1_PHASE_SHIFT           ; 0                    ; Untyped              ;
; EXTCLK0_PHASE_SHIFT           ; 0                    ; Untyped              ;
; EXTCLK3_TIME_DELAY            ; 0                    ; Untyped              ;
; EXTCLK2_TIME_DELAY            ; 0                    ; Untyped              ;
; EXTCLK1_TIME_DELAY            ; 0                    ; Untyped              ;
; EXTCLK0_TIME_DELAY            ; 0                    ; Untyped              ;
; EXTCLK3_DUTY_CYCLE            ; 50                   ; Untyped              ;
; EXTCLK2_DUTY_CYCLE            ; 50                   ; Untyped              ;
; EXTCLK1_DUTY_CYCLE            ; 50                   ; Untyped              ;
; EXTCLK0_DUTY_CYCLE            ; 50                   ; Untyped              ;
; VCO_MULTIPLY_BY               ; 0                    ; Untyped              ;
; VCO_DIVIDE_BY                 ; 0                    ; Untyped              ;
; SCLKOUT0_PHASE_SHIFT          ; 0                    ; Untyped              ;
; SCLKOUT1_PHASE_SHIFT          ; 0                    ; Untyped              ;
; VCO_MIN                       ; 0                    ; Untyped              ;
; VCO_MAX                       ; 0                    ; Untyped              ;
; VCO_CENTER                    ; 0                    ; Untyped              ;
; PFD_MIN                       ; 0                    ; Untyped              ;
; PFD_MAX                       ; 0                    ; Untyped              ;
; M_INITIAL                     ; 0                    ; Untyped              ;
; M                             ; 0                    ; Untyped              ;
; N                             ; 1                    ; Untyped              ;
; M2                            ; 1                    ; Untyped              ;
; N2                            ; 1                    ; Untyped              ;
; SS                            ; 1                    ; Untyped              ;
; C0_HIGH                       ; 0                    ; Untyped              ;
; C1_HIGH                       ; 0                    ; Untyped              ;
; C2_HIGH                       ; 0                    ; Untyped              ;
; C3_HIGH                       ; 0                    ; Untyped              ;
; C4_HIGH                       ; 0                    ; Untyped              ;
; C5_HIGH                       ; 0                    ; Untyped              ;
; C6_HIGH                       ; 0                    ; Untyped              ;
; C7_HIGH                       ; 0                    ; Untyped              ;
; C8_HIGH                       ; 0                    ; Untyped              ;
; C9_HIGH                       ; 0                    ; Untyped              ;
; C0_LOW                        ; 0                    ; Untyped              ;
; C1_LOW                        ; 0                    ; Untyped              ;
; C2_LOW                        ; 0                    ; Untyped              ;
; C3_LOW                        ; 0                    ; Untyped              ;
; C4_LOW                        ; 0                    ; Untyped              ;
; C5_LOW                        ; 0                    ; Untyped              ;
; C6_LOW                        ; 0                    ; Untyped              ;
; C7_LOW                        ; 0                    ; Untyped              ;
; C8_LOW                        ; 0                    ; Untyped              ;
; C9_LOW                        ; 0                    ; Untyped              ;
; C0_INITIAL                    ; 0                    ; Untyped              ;
; C1_INITIAL                    ; 0                    ; Untyped              ;
; C2_INITIAL                    ; 0                    ; Untyped              ;
; C3_INITIAL                    ; 0                    ; Untyped              ;
; C4_INITIAL                    ; 0                    ; Untyped              ;
; C5_INITIAL                    ; 0                    ; Untyped              ;
; C6_INITIAL                    ; 0                    ; Untyped              ;
; C7_INITIAL                    ; 0                    ; Untyped              ;
; C8_INITIAL                    ; 0                    ; Untyped              ;
; C9_INITIAL                    ; 0                    ; Untyped              ;
; C0_MODE                       ; BYPASS               ; Untyped              ;
; C1_MODE                       ; BYPASS               ; Untyped              ;
; C2_MODE                       ; BYPASS               ; Untyped              ;
; C3_MODE                       ; BYPASS               ; Untyped              ;
; C4_MODE                       ; BYPASS               ; Untyped              ;
; C5_MODE                       ; BYPASS               ; Untyped              ;
; C6_MODE                       ; BYPASS               ; Untyped              ;
; C7_MODE                       ; BYPASS               ; Untyped              ;
; C8_MODE                       ; BYPASS               ; Untyped              ;
; C9_MODE                       ; BYPASS               ; Untyped              ;
; C0_PH                         ; 0                    ; Untyped              ;
; C1_PH                         ; 0                    ; Untyped              ;
; C2_PH                         ; 0                    ; Untyped              ;
; C3_PH                         ; 0                    ; Untyped              ;
; C4_PH                         ; 0                    ; Untyped              ;
; C5_PH                         ; 0                    ; Untyped              ;
; C6_PH                         ; 0                    ; Untyped              ;
; C7_PH                         ; 0                    ; Untyped              ;
; C8_PH                         ; 0                    ; Untyped              ;
; C9_PH                         ; 0                    ; Untyped              ;
; L0_HIGH                       ; 1                    ; Untyped              ;
; L1_HIGH                       ; 1                    ; Untyped              ;
; G0_HIGH                       ; 1                    ; Untyped              ;
; G1_HIGH                       ; 1                    ; Untyped              ;
; G2_HIGH                       ; 1                    ; Untyped              ;
; G3_HIGH                       ; 1                    ; Untyped              ;
; E0_HIGH                       ; 1                    ; Untyped              ;
; E1_HIGH                       ; 1                    ; Untyped              ;
; E2_HIGH                       ; 1                    ; Untyped              ;
; E3_HIGH                       ; 1                    ; Untyped              ;
; L0_LOW                        ; 1                    ; Untyped              ;
; L1_LOW                        ; 1                    ; Untyped              ;
; G0_LOW                        ; 1                    ; Untyped              ;
; G1_LOW                        ; 1                    ; Untyped              ;
; G2_LOW                        ; 1                    ; Untyped              ;
; G3_LOW                        ; 1                    ; Untyped              ;
; E0_LOW                        ; 1                    ; Untyped              ;
; E1_LOW                        ; 1                    ; Untyped              ;
; E2_LOW                        ; 1                    ; Untyped              ;
; E3_LOW                        ; 1                    ; Untyped              ;
; L0_INITIAL                    ; 1                    ; Untyped              ;
; L1_INITIAL                    ; 1                    ; Untyped              ;
; G0_INITIAL                    ; 1                    ; Untyped              ;
; G1_INITIAL                    ; 1                    ; Untyped              ;
; G2_INITIAL                    ; 1                    ; Untyped              ;
; G3_INITIAL                    ; 1                    ; Untyped              ;
; E0_INITIAL                    ; 1                    ; Untyped              ;
; E1_INITIAL                    ; 1                    ; Untyped              ;
; E2_INITIAL                    ; 1                    ; Untyped              ;
; E3_INITIAL                    ; 1                    ; Untyped              ;
; L0_MODE                       ; BYPASS               ; Untyped              ;
; L1_MODE                       ; BYPASS               ; Untyped              ;
; G0_MODE                       ; BYPASS               ; Untyped              ;
; G1_MODE                       ; BYPASS               ; Untyped              ;
; G2_MODE                       ; BYPASS               ; Untyped              ;
; G3_MODE                       ; BYPASS               ; Untyped              ;
; E0_MODE                       ; BYPASS               ; Untyped              ;
; E1_MODE                       ; BYPASS               ; Untyped              ;
; E2_MODE                       ; BYPASS               ; Untyped              ;
; E3_MODE                       ; BYPASS               ; Untyped              ;
; L0_PH                         ; 0                    ; Untyped              ;
; L1_PH                         ; 0                    ; Untyped              ;
; G0_PH                         ; 0                    ; Untyped              ;
; G1_PH                         ; 0                    ; Untyped              ;
; G2_PH                         ; 0                    ; Untyped              ;
; G3_PH                         ; 0                    ; Untyped              ;
; E0_PH                         ; 0                    ; Untyped              ;
; E1_PH                         ; 0                    ; Untyped              ;
; E2_PH                         ; 0                    ; Untyped              ;
; E3_PH                         ; 0                    ; Untyped              ;
; M_PH                          ; 0                    ; Untyped              ;
; C1_USE_CASC_IN                ; OFF                  ; Untyped              ;
; C2_USE_CASC_IN                ; OFF                  ; Untyped              ;
; C3_USE_CASC_IN                ; OFF                  ; Untyped              ;
; C4_USE_CASC_IN                ; OFF                  ; Untyped              ;
; C5_USE_CASC_IN                ; OFF                  ; Untyped              ;
; C6_USE_CASC_IN                ; OFF                  ; Untyped              ;
; C7_USE_CASC_IN                ; OFF                  ; Untyped              ;
; C8_USE_CASC_IN                ; OFF                  ; Untyped              ;
; C9_USE_CASC_IN                ; OFF                  ; Untyped              ;
; CLK0_COUNTER                  ; G0                   ; Untyped              ;
; CLK1_COUNTER                  ; G0                   ; Untyped              ;
; CLK2_COUNTER                  ; G0                   ; Untyped              ;
; CLK3_COUNTER                  ; G0                   ; Untyped              ;
; CLK4_COUNTER                  ; G0                   ; Untyped              ;
; CLK5_COUNTER                  ; G0                   ; Untyped              ;
; CLK6_COUNTER                  ; E0                   ; Untyped              ;
; CLK7_COUNTER                  ; E1                   ; Untyped              ;
; CLK8_COUNTER                  ; E2                   ; Untyped              ;
; CLK9_COUNTER                  ; E3                   ; Untyped              ;
; L0_TIME_DELAY                 ; 0                    ; Untyped              ;
; L1_TIME_DELAY                 ; 0                    ; Untyped              ;
; G0_TIME_DELAY                 ; 0                    ; Untyped              ;
; G1_TIME_DELAY                 ; 0                    ; Untyped              ;
; G2_TIME_DELAY                 ; 0                    ; Untyped              ;
; G3_TIME_DELAY                 ; 0                    ; Untyped              ;
; E0_TIME_DELAY                 ; 0                    ; Untyped              ;
; E1_TIME_DELAY                 ; 0                    ; Untyped              ;
; E2_TIME_DELAY                 ; 0                    ; Untyped              ;
; E3_TIME_DELAY                 ; 0                    ; Untyped              ;
; M_TIME_DELAY                  ; 0                    ; Untyped              ;
; N_TIME_DELAY                  ; 0                    ; Untyped              ;
; EXTCLK3_COUNTER               ; E3                   ; Untyped              ;
; EXTCLK2_COUNTER               ; E2                   ; Untyped              ;
; EXTCLK1_COUNTER               ; E1                   ; Untyped              ;
; EXTCLK0_COUNTER               ; E0                   ; Untyped              ;
; ENABLE0_COUNTER               ; L0                   ; Untyped              ;
; ENABLE1_COUNTER               ; L0                   ; Untyped              ;
; CHARGE_PUMP_CURRENT           ; 2                    ; Untyped              ;
; LOOP_FILTER_R                 ;  1.000000            ; Untyped              ;
; LOOP_FILTER_C                 ; 5                    ; Untyped              ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                 ; Untyped              ;
; LOOP_FILTER_R_BITS            ; 9999                 ; Untyped              ;
; LOOP_FILTER_C_BITS            ; 9999                 ; Untyped              ;
; VCO_POST_SCALE                ; 0                    ; Untyped              ;
; CLK2_OUTPUT_FREQUENCY         ; 0                    ; Untyped              ;
; CLK1_OUTPUT_FREQUENCY         ; 0                    ; Untyped              ;
; CLK0_OUTPUT_FREQUENCY         ; 0                    ; Untyped              ;
; INTENDED_DEVICE_FAMILY        ; MAX 10               ; Untyped              ;
; PORT_CLKENA0                  ; PORT_UNUSED          ; Untyped              ;
; PORT_CLKENA1                  ; PORT_UNUSED          ; Untyped              ;
; PORT_CLKENA2                  ; PORT_UNUSED          ; Untyped              ;
; PORT_CLKENA3                  ; PORT_UNUSED          ; Untyped              ;
; PORT_CLKENA4                  ; PORT_UNUSED          ; Untyped              ;
; PORT_CLKENA5                  ; PORT_UNUSED          ; Untyped              ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY    ; Untyped              ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY    ; Untyped              ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY    ; Untyped              ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY    ; Untyped              ;
; PORT_EXTCLK0                  ; PORT_UNUSED          ; Untyped              ;
; PORT_EXTCLK1                  ; PORT_UNUSED          ; Untyped              ;
; PORT_EXTCLK2                  ; PORT_UNUSED          ; Untyped              ;
; PORT_EXTCLK3                  ; PORT_UNUSED          ; Untyped              ;
; PORT_CLKBAD0                  ; PORT_UNUSED          ; Untyped              ;
; PORT_CLKBAD1                  ; PORT_UNUSED          ; Untyped              ;
; PORT_CLK0                     ; PORT_USED            ; Untyped              ;
; PORT_CLK1                     ; PORT_UNUSED          ; Untyped              ;
; PORT_CLK2                     ; PORT_UNUSED          ; Untyped              ;
; PORT_CLK3                     ; PORT_UNUSED          ; Untyped              ;
; PORT_CLK4                     ; PORT_UNUSED          ; Untyped              ;
; PORT_CLK5                     ; PORT_UNUSED          ; Untyped              ;
; PORT_CLK6                     ; PORT_UNUSED          ; Untyped              ;
; PORT_CLK7                     ; PORT_UNUSED          ; Untyped              ;
; PORT_CLK8                     ; PORT_UNUSED          ; Untyped              ;
; PORT_CLK9                     ; PORT_UNUSED          ; Untyped              ;
; PORT_SCANDATA                 ; PORT_UNUSED          ; Untyped              ;
; PORT_SCANDATAOUT              ; PORT_UNUSED          ; Untyped              ;
; PORT_SCANDONE                 ; PORT_UNUSED          ; Untyped              ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY    ; Untyped              ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY    ; Untyped              ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED          ; Untyped              ;
; PORT_CLKLOSS                  ; PORT_UNUSED          ; Untyped              ;
; PORT_INCLK1                   ; PORT_UNUSED          ; Untyped              ;
; PORT_INCLK0                   ; PORT_USED            ; Untyped              ;
; PORT_FBIN                     ; PORT_UNUSED          ; Untyped              ;
; PORT_PLLENA                   ; PORT_UNUSED          ; Untyped              ;
; PORT_CLKSWITCH                ; PORT_UNUSED          ; Untyped              ;
; PORT_ARESET                   ; PORT_USED            ; Untyped              ;
; PORT_PFDENA                   ; PORT_UNUSED          ; Untyped              ;
; PORT_SCANCLK                  ; PORT_UNUSED          ; Untyped              ;
; PORT_SCANACLR                 ; PORT_UNUSED          ; Untyped              ;
; PORT_SCANREAD                 ; PORT_UNUSED          ; Untyped              ;
; PORT_SCANWRITE                ; PORT_UNUSED          ; Untyped              ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY    ; Untyped              ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY    ; Untyped              ;
; PORT_LOCKED                   ; PORT_USED            ; Untyped              ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED          ; Untyped              ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY    ; Untyped              ;
; PORT_PHASEDONE                ; PORT_UNUSED          ; Untyped              ;
; PORT_PHASESTEP                ; PORT_UNUSED          ; Untyped              ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED          ; Untyped              ;
; PORT_SCANCLKENA               ; PORT_UNUSED          ; Untyped              ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED          ; Untyped              ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY    ; Untyped              ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY    ; Untyped              ;
; M_TEST_SOURCE                 ; 5                    ; Untyped              ;
; C0_TEST_SOURCE                ; 5                    ; Untyped              ;
; C1_TEST_SOURCE                ; 5                    ; Untyped              ;
; C2_TEST_SOURCE                ; 5                    ; Untyped              ;
; C3_TEST_SOURCE                ; 5                    ; Untyped              ;
; C4_TEST_SOURCE                ; 5                    ; Untyped              ;
; C5_TEST_SOURCE                ; 5                    ; Untyped              ;
; C6_TEST_SOURCE                ; 5                    ; Untyped              ;
; C7_TEST_SOURCE                ; 5                    ; Untyped              ;
; C8_TEST_SOURCE                ; 5                    ; Untyped              ;
; C9_TEST_SOURCE                ; 5                    ; Untyped              ;
; CBXI_PARAMETER                ; ip_altpll            ; Untyped              ;
; VCO_FREQUENCY_CONTROL         ; AUTO                 ; Untyped              ;
; VCO_PHASE_SHIFT_STEP          ; 0                    ; Untyped              ;
; WIDTH_CLOCK                   ; 5                    ; Signed Integer       ;
; WIDTH_PHASECOUNTERSELECT      ; 4                    ; Untyped              ;
; USING_FBMIMICBIDIR_PORT       ; OFF                  ; Untyped              ;
; DEVICE_FAMILY                 ; Cyclone IV E         ; Untyped              ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED               ; Untyped              ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                  ; Untyped              ;
; AUTO_CARRY_CHAINS             ; ON                   ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS          ; OFF                  ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS           ; ON                   ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS        ; OFF                  ; IGNORE_CASCADE       ;
+-------------------------------+----------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART:uart_inst ;
+----------------+----------+---------------------------------+
; Parameter Name ; Value    ; Type                            ;
+----------------+----------+---------------------------------+
; CLK_FREQ       ; 50000000 ; Signed Integer                  ;
; BAUD_RATE      ; 9600     ; Signed Integer                  ;
; PAYLOAD_BITS   ; 8        ; Signed Integer                  ;
+----------------+----------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART:uart_inst|uart_rx:uart_rx_inst ;
+----------------+----------+------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                 ;
+----------------+----------+------------------------------------------------------+
; BIT_RATE       ; 9600     ; Signed Integer                                       ;
; CLK_HZ         ; 50000000 ; Signed Integer                                       ;
; PAYLOAD_BITS   ; 8        ; Signed Integer                                       ;
; STOP_BITS      ; 1        ; Signed Integer                                       ;
+----------------+----------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult1                     ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 9            ; Untyped             ;
; LPM_WIDTHB                                     ; 9            ; Untyped             ;
; LPM_WIDTHP                                     ; 18           ; Untyped             ;
; LPM_WIDTHR                                     ; 18           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; YES          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod7 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_vam ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod6 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                ;
; LPM_WIDTHD             ; 7              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_2bm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div7 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_ihm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div6 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                ;
; LPM_WIDTHD             ; 7              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_vim ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult0                     ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 10           ; Untyped             ;
; LPM_WIDTHB                                     ; 9            ; Untyped             ;
; LPM_WIDTHP                                     ; 19           ; Untyped             ;
; LPM_WIDTHR                                     ; 19           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; YES          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod5 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_vam ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod4 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                ;
; LPM_WIDTHD             ; 7              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_2bm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div5 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_ihm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div4 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                ;
; LPM_WIDTHD             ; 7              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_vim ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult2                     ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 17           ; Untyped             ;
; LPM_WIDTHB                                     ; 17           ; Untyped             ;
; LPM_WIDTHP                                     ; 34           ; Untyped             ;
; LPM_WIDTHR                                     ; 34           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_76t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult3                     ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 17           ; Untyped             ;
; LPM_WIDTHB                                     ; 17           ; Untyped             ;
; LPM_WIDTHP                                     ; 34           ; Untyped             ;
; LPM_WIDTHR                                     ; 34           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_76t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div2 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                ;
; LPM_WIDTHD             ; 7              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_5jm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod1 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_5bm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                ;
; LPM_WIDTHD             ; 7              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_8bm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div1 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_ihm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                ;
; LPM_WIDTHD             ; 7              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_5jm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod3 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_5bm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod2 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                ;
; LPM_WIDTHD             ; 7              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_8bm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div3 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_ihm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                   ;
+-------------------------------+--------------------------------+
; Name                          ; Value                          ;
+-------------------------------+--------------------------------+
; Number of entity instances    ; 1                              ;
; Entity Instance               ; ip:ip1|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                         ;
;     -- PLL_TYPE               ; AUTO                           ;
;     -- PRIMARY_CLOCK          ; INCLK0                         ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                          ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                              ;
;     -- VCO_MULTIPLY_BY        ; 0                              ;
;     -- VCO_DIVIDE_BY          ; 0                              ;
+-------------------------------+--------------------------------+


+--------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance         ;
+---------------------------------------+----------------+
; Name                                  ; Value          ;
+---------------------------------------+----------------+
; Number of entity instances            ; 4              ;
; Entity Instance                       ; lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 9              ;
;     -- LPM_WIDTHB                     ; 9              ;
;     -- LPM_WIDTHP                     ; 18             ;
;     -- LPM_REPRESENTATION             ; UNSIGNED       ;
;     -- INPUT_A_IS_CONSTANT            ; YES            ;
;     -- INPUT_B_IS_CONSTANT            ; NO             ;
;     -- USE_EAB                        ; OFF            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx             ;
; Entity Instance                       ; lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 10             ;
;     -- LPM_WIDTHB                     ; 9              ;
;     -- LPM_WIDTHP                     ; 19             ;
;     -- LPM_REPRESENTATION             ; UNSIGNED       ;
;     -- INPUT_A_IS_CONSTANT            ; YES            ;
;     -- INPUT_B_IS_CONSTANT            ; NO             ;
;     -- USE_EAB                        ; OFF            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx             ;
; Entity Instance                       ; lpm_mult:Mult2 ;
;     -- LPM_WIDTHA                     ; 17             ;
;     -- LPM_WIDTHB                     ; 17             ;
;     -- LPM_WIDTHP                     ; 34             ;
;     -- LPM_REPRESENTATION             ; SIGNED         ;
;     -- INPUT_A_IS_CONSTANT            ; NO             ;
;     -- INPUT_B_IS_CONSTANT            ; NO             ;
;     -- USE_EAB                        ; OFF            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx             ;
; Entity Instance                       ; lpm_mult:Mult3 ;
;     -- LPM_WIDTHA                     ; 17             ;
;     -- LPM_WIDTHB                     ; 17             ;
;     -- LPM_WIDTHP                     ; 34             ;
;     -- LPM_REPRESENTATION             ; SIGNED         ;
;     -- INPUT_A_IS_CONSTANT            ; NO             ;
;     -- INPUT_B_IS_CONSTANT            ; NO             ;
;     -- USE_EAB                        ; OFF            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx             ;
+---------------------------------------+----------------+


+------------------------------------------------+
; Port Connectivity Checks: "letter:letter11"    ;
+--------------+-------+----------+--------------+
; Port         ; Type  ; Severity ; Details      ;
+--------------+-------+----------+--------------+
; number[5..3] ; Input ; Info     ; Stuck at GND ;
; number[7]    ; Input ; Info     ; Stuck at GND ;
; number[6]    ; Input ; Info     ; Stuck at VCC ;
; number[2]    ; Input ; Info     ; Stuck at VCC ;
; number[1]    ; Input ; Info     ; Stuck at GND ;
; number[0]    ; Input ; Info     ; Stuck at VCC ;
+--------------+-------+----------+--------------+


+------------------------------------------------+
; Port Connectivity Checks: "letter:letter10"    ;
+--------------+-------+----------+--------------+
; Port         ; Type  ; Severity ; Details      ;
+--------------+-------+----------+--------------+
; number[3..2] ; Input ; Info     ; Stuck at VCC ;
; number[5..4] ; Input ; Info     ; Stuck at GND ;
; number[1..0] ; Input ; Info     ; Stuck at GND ;
; number[7]    ; Input ; Info     ; Stuck at GND ;
; number[6]    ; Input ; Info     ; Stuck at VCC ;
+--------------+-------+----------+--------------+


+------------------------------------------------+
; Port Connectivity Checks: "letter:letter9"     ;
+--------------+-------+----------+--------------+
; Port         ; Type  ; Severity ; Details      ;
+--------------+-------+----------+--------------+
; number[5..4] ; Input ; Info     ; Stuck at GND ;
; number[2..1] ; Input ; Info     ; Stuck at GND ;
; number[7]    ; Input ; Info     ; Stuck at GND ;
; number[6]    ; Input ; Info     ; Stuck at VCC ;
; number[3]    ; Input ; Info     ; Stuck at VCC ;
; number[0]    ; Input ; Info     ; Stuck at VCC ;
+--------------+-------+----------+--------------+


+------------------------------------------------+
; Port Connectivity Checks: "letter:letter8"     ;
+--------------+-------+----------+--------------+
; Port         ; Type  ; Severity ; Details      ;
+--------------+-------+----------+--------------+
; number[2..0] ; Input ; Info     ; Stuck at VCC ;
; number[5..3] ; Input ; Info     ; Stuck at GND ;
; number[7]    ; Input ; Info     ; Stuck at GND ;
; number[6]    ; Input ; Info     ; Stuck at VCC ;
+--------------+-------+----------+--------------+


+------------------------------------------------+
; Port Connectivity Checks: "letter:letter7"     ;
+--------------+-------+----------+--------------+
; Port         ; Type  ; Severity ; Details      ;
+--------------+-------+----------+--------------+
; number[3..2] ; Input ; Info     ; Stuck at GND ;
; number[7]    ; Input ; Info     ; Stuck at GND ;
; number[6]    ; Input ; Info     ; Stuck at VCC ;
; number[5]    ; Input ; Info     ; Stuck at GND ;
; number[4]    ; Input ; Info     ; Stuck at VCC ;
; number[1]    ; Input ; Info     ; Stuck at VCC ;
; number[0]    ; Input ; Info     ; Stuck at GND ;
+--------------+-------+----------+--------------+


+------------------------------------------------+
; Port Connectivity Checks: "letter:letter6"     ;
+--------------+-------+----------+--------------+
; Port         ; Type  ; Severity ; Details      ;
+--------------+-------+----------+--------------+
; number[5..3] ; Input ; Info     ; Stuck at GND ;
; number[1..0] ; Input ; Info     ; Stuck at GND ;
; number[7]    ; Input ; Info     ; Stuck at GND ;
; number[6]    ; Input ; Info     ; Stuck at VCC ;
; number[2]    ; Input ; Info     ; Stuck at VCC ;
+--------------+-------+----------+--------------+


+------------------------------------------------+
; Port Connectivity Checks: "letter:letter5"     ;
+--------------+-------+----------+--------------+
; Port         ; Type  ; Severity ; Details      ;
+--------------+-------+----------+--------------+
; number[3..0] ; Input ; Info     ; Stuck at GND ;
; number[7]    ; Input ; Info     ; Stuck at GND ;
; number[6]    ; Input ; Info     ; Stuck at VCC ;
; number[5]    ; Input ; Info     ; Stuck at GND ;
; number[4]    ; Input ; Info     ; Stuck at VCC ;
+--------------+-------+----------+--------------+


+------------------------------------------------+
; Port Connectivity Checks: "letter:letter4"     ;
+--------------+-------+----------+--------------+
; Port         ; Type  ; Severity ; Details      ;
+--------------+-------+----------+--------------+
; number[5..1] ; Input ; Info     ; Stuck at GND ;
; number[7]    ; Input ; Info     ; Stuck at GND ;
; number[6]    ; Input ; Info     ; Stuck at VCC ;
; number[0]    ; Input ; Info     ; Stuck at VCC ;
+--------------+-------+----------+--------------+


+------------------------------------------------+
; Port Connectivity Checks: "letter:letter3"     ;
+--------------+-------+----------+--------------+
; Port         ; Type  ; Severity ; Details      ;
+--------------+-------+----------+--------------+
; number[1..0] ; Input ; Info     ; Stuck at GND ;
; number[7]    ; Input ; Info     ; Stuck at GND ;
; number[6]    ; Input ; Info     ; Stuck at VCC ;
; number[5]    ; Input ; Info     ; Stuck at GND ;
; number[4]    ; Input ; Info     ; Stuck at VCC ;
; number[3]    ; Input ; Info     ; Stuck at GND ;
; number[2]    ; Input ; Info     ; Stuck at VCC ;
+--------------+-------+----------+--------------+


+------------------------------------------------+
; Port Connectivity Checks: "letter:letter2"     ;
+--------------+-------+----------+--------------+
; Port         ; Type  ; Severity ; Details      ;
+--------------+-------+----------+--------------+
; number[4..3] ; Input ; Info     ; Stuck at VCC ;
; number[2..1] ; Input ; Info     ; Stuck at GND ;
; number[7]    ; Input ; Info     ; Stuck at GND ;
; number[6]    ; Input ; Info     ; Stuck at VCC ;
; number[5]    ; Input ; Info     ; Stuck at GND ;
; number[0]    ; Input ; Info     ; Stuck at VCC ;
+--------------+-------+----------+--------------+


+------------------------------------------------+
; Port Connectivity Checks: "letter:letter1"     ;
+--------------+-------+----------+--------------+
; Port         ; Type  ; Severity ; Details      ;
+--------------+-------+----------+--------------+
; number[4..3] ; Input ; Info     ; Stuck at VCC ;
; number[2..0] ; Input ; Info     ; Stuck at GND ;
; number[7]    ; Input ; Info     ; Stuck at GND ;
; number[6]    ; Input ; Info     ; Stuck at VCC ;
; number[5]    ; Input ; Info     ; Stuck at GND ;
+--------------+-------+----------+--------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "UART:uart_inst|uart_rx:uart_rx_inst" ;
+---------------+--------+----------+-----------------------------+
; Port          ; Type   ; Severity ; Details                     ;
+---------------+--------+----------+-----------------------------+
; uart_rx_en    ; Input  ; Info     ; Stuck at VCC                ;
; uart_rx_break ; Output ; Info     ; Explicitly unconnected      ;
+---------------+--------+----------+-----------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART:uart_inst"                                                                         ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; rx_byte1 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "ip:ip1"                  ;
+--------+--------+----------+------------------------+
; Port   ; Type   ; Severity ; Details                ;
+--------+--------+----------+------------------------+
; areset ; Input  ; Info     ; Stuck at GND           ;
; locked ; Output ; Info     ; Explicitly unconnected ;
+--------+--------+----------+------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 144                         ;
; cycloneiii_ff         ; 153                         ;
;     ENA               ; 74                          ;
;     ENA SCLR          ; 10                          ;
;     ENA SLD           ; 32                          ;
;     SCLR              ; 16                          ;
;     SCLR SLD          ; 14                          ;
;     plain             ; 7                           ;
; cycloneiii_lcell_comb ; 2909                        ;
;     arith             ; 814                         ;
;         1 data inputs ; 3                           ;
;         2 data inputs ; 210                         ;
;         3 data inputs ; 601                         ;
;     normal            ; 2095                        ;
;         0 data inputs ; 117                         ;
;         1 data inputs ; 20                          ;
;         2 data inputs ; 823                         ;
;         3 data inputs ; 249                         ;
;         4 data inputs ; 886                         ;
; cycloneiii_mac_mult   ; 2                           ;
; cycloneiii_mac_out    ; 2                           ;
; cycloneiii_pll        ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 36.40                       ;
; Average LUT depth     ; 21.24                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:11     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Mon Apr 21 21:39:24 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off display -c display
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file hex_decoder.v
    Info (12023): Found entity 1: hex_decoder File: N:/tm373proj/hex_decoder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file uart_rx.v
    Info (12023): Found entity 1: uart_rx File: N:/tm373proj/uart_rx.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file uart.v
    Info (12023): Found entity 1: UART File: N:/tm373proj/UART.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file letter.v
    Info (12023): Found entity 1: letter File: N:/tm373proj/letter.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file digit.v
    Info (12023): Found entity 1: digit File: N:/tm373proj/digit.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file ip.v
    Info (12023): Found entity 1: ip File: N:/tm373proj/ip.v Line: 40
Warning (10229): Verilog HDL Expression warning at display.v(367): truncated literal to match 8 bits File: N:/tm373proj/display.v Line: 367
Warning (10229): Verilog HDL Expression warning at display.v(368): truncated literal to match 8 bits File: N:/tm373proj/display.v Line: 368
Warning (10229): Verilog HDL Expression warning at display.v(369): truncated literal to match 8 bits File: N:/tm373proj/display.v Line: 369
Warning (10229): Verilog HDL Expression warning at display.v(378): truncated literal to match 8 bits File: N:/tm373proj/display.v Line: 378
Warning (10229): Verilog HDL Expression warning at display.v(379): truncated literal to match 8 bits File: N:/tm373proj/display.v Line: 379
Warning (10229): Verilog HDL Expression warning at display.v(380): truncated literal to match 8 bits File: N:/tm373proj/display.v Line: 380
Warning (10229): Verilog HDL Expression warning at display.v(390): truncated literal to match 8 bits File: N:/tm373proj/display.v Line: 390
Warning (10229): Verilog HDL Expression warning at display.v(391): truncated literal to match 8 bits File: N:/tm373proj/display.v Line: 391
Warning (10229): Verilog HDL Expression warning at display.v(392): truncated literal to match 8 bits File: N:/tm373proj/display.v Line: 392
Warning (10229): Verilog HDL Expression warning at display.v(402): truncated literal to match 8 bits File: N:/tm373proj/display.v Line: 402
Warning (10229): Verilog HDL Expression warning at display.v(403): truncated literal to match 8 bits File: N:/tm373proj/display.v Line: 403
Warning (10229): Verilog HDL Expression warning at display.v(404): truncated literal to match 8 bits File: N:/tm373proj/display.v Line: 404
Warning (10229): Verilog HDL Expression warning at display.v(414): truncated literal to match 8 bits File: N:/tm373proj/display.v Line: 414
Warning (10229): Verilog HDL Expression warning at display.v(415): truncated literal to match 8 bits File: N:/tm373proj/display.v Line: 415
Warning (10229): Verilog HDL Expression warning at display.v(416): truncated literal to match 8 bits File: N:/tm373proj/display.v Line: 416
Warning (10229): Verilog HDL Expression warning at display.v(426): truncated literal to match 8 bits File: N:/tm373proj/display.v Line: 426
Warning (10229): Verilog HDL Expression warning at display.v(427): truncated literal to match 8 bits File: N:/tm373proj/display.v Line: 427
Warning (10229): Verilog HDL Expression warning at display.v(428): truncated literal to match 8 bits File: N:/tm373proj/display.v Line: 428
Warning (10229): Verilog HDL Expression warning at display.v(438): truncated literal to match 8 bits File: N:/tm373proj/display.v Line: 438
Warning (10229): Verilog HDL Expression warning at display.v(439): truncated literal to match 8 bits File: N:/tm373proj/display.v Line: 439
Warning (10229): Verilog HDL Expression warning at display.v(440): truncated literal to match 8 bits File: N:/tm373proj/display.v Line: 440
Warning (10229): Verilog HDL Expression warning at display.v(450): truncated literal to match 8 bits File: N:/tm373proj/display.v Line: 450
Warning (10229): Verilog HDL Expression warning at display.v(451): truncated literal to match 8 bits File: N:/tm373proj/display.v Line: 451
Warning (10229): Verilog HDL Expression warning at display.v(452): truncated literal to match 8 bits File: N:/tm373proj/display.v Line: 452
Warning (10229): Verilog HDL Expression warning at display.v(460): truncated literal to match 8 bits File: N:/tm373proj/display.v Line: 460
Warning (10229): Verilog HDL Expression warning at display.v(461): truncated literal to match 8 bits File: N:/tm373proj/display.v Line: 461
Warning (10229): Verilog HDL Expression warning at display.v(462): truncated literal to match 8 bits File: N:/tm373proj/display.v Line: 462
Info (12021): Found 1 design units, including 1 entities, in source file display.v
    Info (12023): Found entity 1: display File: N:/tm373proj/display.v Line: 4
Info (12127): Elaborating entity "display" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at display.v(76): object "gpio_1" assigned a value but never read File: N:/tm373proj/display.v Line: 76
Warning (10230): Verilog HDL assignment warning at display.v(45): truncated value with size 32 to match size of target (10) File: N:/tm373proj/display.v Line: 45
Warning (10230): Verilog HDL assignment warning at display.v(55): truncated value with size 32 to match size of target (10) File: N:/tm373proj/display.v Line: 55
Warning (10230): Verilog HDL assignment warning at display.v(64): truncated value with size 32 to match size of target (1) File: N:/tm373proj/display.v Line: 64
Warning (10230): Verilog HDL assignment warning at display.v(65): truncated value with size 32 to match size of target (1) File: N:/tm373proj/display.v Line: 65
Warning (10230): Verilog HDL assignment warning at display.v(136): truncated value with size 32 to match size of target (16) File: N:/tm373proj/display.v Line: 136
Warning (10230): Verilog HDL assignment warning at display.v(137): truncated value with size 32 to match size of target (16) File: N:/tm373proj/display.v Line: 137
Warning (10230): Verilog HDL assignment warning at display.v(143): truncated value with size 32 to match size of target (4) File: N:/tm373proj/display.v Line: 143
Warning (10230): Verilog HDL assignment warning at display.v(144): truncated value with size 32 to match size of target (4) File: N:/tm373proj/display.v Line: 144
Warning (10230): Verilog HDL assignment warning at display.v(145): truncated value with size 32 to match size of target (4) File: N:/tm373proj/display.v Line: 145
Warning (10230): Verilog HDL assignment warning at display.v(155): truncated value with size 32 to match size of target (4) File: N:/tm373proj/display.v Line: 155
Warning (10230): Verilog HDL assignment warning at display.v(156): truncated value with size 32 to match size of target (4) File: N:/tm373proj/display.v Line: 156
Warning (10230): Verilog HDL assignment warning at display.v(157): truncated value with size 32 to match size of target (4) File: N:/tm373proj/display.v Line: 157
Warning (10230): Verilog HDL assignment warning at display.v(231): truncated value with size 32 to match size of target (20) File: N:/tm373proj/display.v Line: 231
Warning (10230): Verilog HDL assignment warning at display.v(232): truncated value with size 32 to match size of target (10) File: N:/tm373proj/display.v Line: 232
Warning (10230): Verilog HDL assignment warning at display.v(234): truncated value with size 32 to match size of target (20) File: N:/tm373proj/display.v Line: 234
Warning (10230): Verilog HDL assignment warning at display.v(235): truncated value with size 32 to match size of target (10) File: N:/tm373proj/display.v Line: 235
Warning (10230): Verilog HDL assignment warning at display.v(237): truncated value with size 32 to match size of target (4) File: N:/tm373proj/display.v Line: 237
Warning (10230): Verilog HDL assignment warning at display.v(238): truncated value with size 32 to match size of target (4) File: N:/tm373proj/display.v Line: 238
Warning (10230): Verilog HDL assignment warning at display.v(239): truncated value with size 32 to match size of target (4) File: N:/tm373proj/display.v Line: 239
Warning (10230): Verilog HDL assignment warning at display.v(241): truncated value with size 32 to match size of target (4) File: N:/tm373proj/display.v Line: 241
Warning (10230): Verilog HDL assignment warning at display.v(242): truncated value with size 32 to match size of target (4) File: N:/tm373proj/display.v Line: 242
Warning (10230): Verilog HDL assignment warning at display.v(243): truncated value with size 32 to match size of target (4) File: N:/tm373proj/display.v Line: 243
Warning (10034): Output port "LEDR[7..2]" at display.v(11) has no driver File: N:/tm373proj/display.v Line: 11
Info (12128): Elaborating entity "ip" for hierarchy "ip:ip1" File: N:/tm373proj/display.v Line: 37
Info (12128): Elaborating entity "altpll" for hierarchy "ip:ip1|altpll:altpll_component" File: N:/tm373proj/ip.v Line: 104
Info (12130): Elaborated megafunction instantiation "ip:ip1|altpll:altpll_component" File: N:/tm373proj/ip.v Line: 104
Info (12133): Instantiated megafunction "ip:ip1|altpll:altpll_component" with the following parameter: File: N:/tm373proj/ip.v Line: 104
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=ip"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/ip_altpll.v
    Info (12023): Found entity 1: ip_altpll File: N:/tm373proj/db/ip_altpll.v Line: 31
Info (12128): Elaborating entity "ip_altpll" for hierarchy "ip:ip1|altpll:altpll_component|ip_altpll:auto_generated" File: c:/vapps/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "UART" for hierarchy "UART:uart_inst" File: N:/tm373proj/display.v Line: 91
Info (10264): Verilog HDL Case Statement information at UART.v(90): all case item expressions in this case statement are onehot File: N:/tm373proj/UART.v Line: 90
Info (12128): Elaborating entity "uart_rx" for hierarchy "UART:uart_inst|uart_rx:uart_rx_inst" File: N:/tm373proj/UART.v Line: 47
Warning (10230): Verilog HDL assignment warning at uart_rx.v(151): truncated value with size 14 to match size of target (4) File: N:/tm373proj/uart_rx.v Line: 151
Info (12128): Elaborating entity "digit" for hierarchy "digit:digit1" File: N:/tm373proj/display.v Line: 147
Warning (10270): Verilog HDL Case Statement warning at digit.v(8): incomplete case statement has no default case item File: N:/tm373proj/digit.v Line: 8
Info (10041): Inferred latch for "digit[3][0]" at digit.v(8) File: N:/tm373proj/digit.v Line: 8
Info (10041): Inferred latch for "digit[3][1]" at digit.v(8) File: N:/tm373proj/digit.v Line: 8
Info (10041): Inferred latch for "digit[3][2]" at digit.v(8) File: N:/tm373proj/digit.v Line: 8
Info (10041): Inferred latch for "digit[3][3]" at digit.v(8) File: N:/tm373proj/digit.v Line: 8
Info (10041): Inferred latch for "digit[3][4]" at digit.v(8) File: N:/tm373proj/digit.v Line: 8
Info (10041): Inferred latch for "digit[3][5]" at digit.v(8) File: N:/tm373proj/digit.v Line: 8
Info (10041): Inferred latch for "digit[3][6]" at digit.v(8) File: N:/tm373proj/digit.v Line: 8
Info (10041): Inferred latch for "digit[3][7]" at digit.v(8) File: N:/tm373proj/digit.v Line: 8
Info (10041): Inferred latch for "digit[3][8]" at digit.v(8) File: N:/tm373proj/digit.v Line: 8
Info (10041): Inferred latch for "digit[3][9]" at digit.v(8) File: N:/tm373proj/digit.v Line: 8
Info (10041): Inferred latch for "digit[3][10]" at digit.v(8) File: N:/tm373proj/digit.v Line: 8
Info (10041): Inferred latch for "digit[3][11]" at digit.v(8) File: N:/tm373proj/digit.v Line: 8
Info (10041): Inferred latch for "digit[3][12]" at digit.v(8) File: N:/tm373proj/digit.v Line: 8
Info (10041): Inferred latch for "digit[3][13]" at digit.v(8) File: N:/tm373proj/digit.v Line: 8
Info (10041): Inferred latch for "digit[3][14]" at digit.v(8) File: N:/tm373proj/digit.v Line: 8
Info (10041): Inferred latch for "digit[3][15]" at digit.v(8) File: N:/tm373proj/digit.v Line: 8
Info (10041): Inferred latch for "digit[3][16]" at digit.v(8) File: N:/tm373proj/digit.v Line: 8
Info (10041): Inferred latch for "digit[3][17]" at digit.v(8) File: N:/tm373proj/digit.v Line: 8
Info (10041): Inferred latch for "digit[3][18]" at digit.v(8) File: N:/tm373proj/digit.v Line: 8
Info (10041): Inferred latch for "digit[3][19]" at digit.v(8) File: N:/tm373proj/digit.v Line: 8
Info (10041): Inferred latch for "digit[3][20]" at digit.v(8) File: N:/tm373proj/digit.v Line: 8
Info (10041): Inferred latch for "digit[3][21]" at digit.v(8) File: N:/tm373proj/digit.v Line: 8
Info (10041): Inferred latch for "digit[3][22]" at digit.v(8) File: N:/tm373proj/digit.v Line: 8
Info (10041): Inferred latch for "digit[3][23]" at digit.v(8) File: N:/tm373proj/digit.v Line: 8
Info (10041): Inferred latch for "digit[3][24]" at digit.v(8) File: N:/tm373proj/digit.v Line: 8
Info (10041): Inferred latch for "digit[3][25]" at digit.v(8) File: N:/tm373proj/digit.v Line: 8
Info (10041): Inferred latch for "digit[3][26]" at digit.v(8) File: N:/tm373proj/digit.v Line: 8
Info (10041): Inferred latch for "digit[3][27]" at digit.v(8) File: N:/tm373proj/digit.v Line: 8
Info (10041): Inferred latch for "digit[3][28]" at digit.v(8) File: N:/tm373proj/digit.v Line: 8
Info (10041): Inferred latch for "digit[3][29]" at digit.v(8) File: N:/tm373proj/digit.v Line: 8
Info (10041): Inferred latch for "digit[2][0]" at digit.v(8) File: N:/tm373proj/digit.v Line: 8
Info (10041): Inferred latch for "digit[2][1]" at digit.v(8) File: N:/tm373proj/digit.v Line: 8
Info (10041): Inferred latch for "digit[2][2]" at digit.v(8) File: N:/tm373proj/digit.v Line: 8
Info (10041): Inferred latch for "digit[2][3]" at digit.v(8) File: N:/tm373proj/digit.v Line: 8
Info (10041): Inferred latch for "digit[2][4]" at digit.v(8) File: N:/tm373proj/digit.v Line: 8
Info (10041): Inferred latch for "digit[2][5]" at digit.v(8) File: N:/tm373proj/digit.v Line: 8
Info (10041): Inferred latch for "digit[2][6]" at digit.v(8) File: N:/tm373proj/digit.v Line: 8
Info (10041): Inferred latch for "digit[2][7]" at digit.v(8) File: N:/tm373proj/digit.v Line: 8
Info (10041): Inferred latch for "digit[2][8]" at digit.v(8) File: N:/tm373proj/digit.v Line: 8
Info (10041): Inferred latch for "digit[2][9]" at digit.v(8) File: N:/tm373proj/digit.v Line: 8
Info (10041): Inferred latch for "digit[2][10]" at digit.v(8) File: N:/tm373proj/digit.v Line: 8
Info (10041): Inferred latch for "digit[2][11]" at digit.v(8) File: N:/tm373proj/digit.v Line: 8
Info (10041): Inferred latch for "digit[2][12]" at digit.v(8) File: N:/tm373proj/digit.v Line: 8
Info (10041): Inferred latch for "digit[2][13]" at digit.v(8) File: N:/tm373proj/digit.v Line: 8
Info (10041): Inferred latch for "digit[2][14]" at digit.v(8) File: N:/tm373proj/digit.v Line: 8
Info (10041): Inferred latch for "digit[2][15]" at digit.v(8) File: N:/tm373proj/digit.v Line: 8
Info (10041): Inferred latch for "digit[2][16]" at digit.v(8) File: N:/tm373proj/digit.v Line: 8
Info (10041): Inferred latch for "digit[2][17]" at digit.v(8) File: N:/tm373proj/digit.v Line: 8
Info (10041): Inferred latch for "digit[2][18]" at digit.v(8) File: N:/tm373proj/digit.v Line: 8
Info (10041): Inferred latch for "digit[2][19]" at digit.v(8) File: N:/tm373proj/digit.v Line: 8
Info (10041): Inferred latch for "digit[2][20]" at digit.v(8) File: N:/tm373proj/digit.v Line: 8
Info (10041): Inferred latch for "digit[2][21]" at digit.v(8) File: N:/tm373proj/digit.v Line: 8
Info (10041): Inferred latch for "digit[2][22]" at digit.v(8) File: N:/tm373proj/digit.v Line: 8
Info (10041): Inferred latch for "digit[2][23]" at digit.v(8) File: N:/tm373proj/digit.v Line: 8
Info (10041): Inferred latch for "digit[2][24]" at digit.v(8) File: N:/tm373proj/digit.v Line: 8
Info (10041): Inferred latch for "digit[2][25]" at digit.v(8) File: N:/tm373proj/digit.v Line: 8
Info (10041): Inferred latch for "digit[2][26]" at digit.v(8) File: N:/tm373proj/digit.v Line: 8
Info (10041): Inferred latch for "digit[2][27]" at digit.v(8) File: N:/tm373proj/digit.v Line: 8
Info (10041): Inferred latch for "digit[2][28]" at digit.v(8) File: N:/tm373proj/digit.v Line: 8
Info (10041): Inferred latch for "digit[2][29]" at digit.v(8) File: N:/tm373proj/digit.v Line: 8
Info (10041): Inferred latch for "digit[1][0]" at digit.v(8) File: N:/tm373proj/digit.v Line: 8
Info (10041): Inferred latch for "digit[1][1]" at digit.v(8) File: N:/tm373proj/digit.v Line: 8
Info (10041): Inferred latch for "digit[1][2]" at digit.v(8) File: N:/tm373proj/digit.v Line: 8
Info (10041): Inferred latch for "digit[1][3]" at digit.v(8) File: N:/tm373proj/digit.v Line: 8
Info (10041): Inferred latch for "digit[1][4]" at digit.v(8) File: N:/tm373proj/digit.v Line: 8
Info (10041): Inferred latch for "digit[1][5]" at digit.v(8) File: N:/tm373proj/digit.v Line: 8
Info (10041): Inferred latch for "digit[1][6]" at digit.v(8) File: N:/tm373proj/digit.v Line: 8
Info (10041): Inferred latch for "digit[1][7]" at digit.v(8) File: N:/tm373proj/digit.v Line: 8
Info (10041): Inferred latch for "digit[1][8]" at digit.v(8) File: N:/tm373proj/digit.v Line: 8
Info (10041): Inferred latch for "digit[1][9]" at digit.v(8) File: N:/tm373proj/digit.v Line: 8
Info (10041): Inferred latch for "digit[1][10]" at digit.v(8) File: N:/tm373proj/digit.v Line: 8
Info (10041): Inferred latch for "digit[1][11]" at digit.v(8) File: N:/tm373proj/digit.v Line: 8
Info (10041): Inferred latch for "digit[1][12]" at digit.v(8) File: N:/tm373proj/digit.v Line: 8
Info (10041): Inferred latch for "digit[1][13]" at digit.v(8) File: N:/tm373proj/digit.v Line: 8
Info (10041): Inferred latch for "digit[1][14]" at digit.v(8) File: N:/tm373proj/digit.v Line: 8
Info (10041): Inferred latch for "digit[1][15]" at digit.v(8) File: N:/tm373proj/digit.v Line: 8
Info (10041): Inferred latch for "digit[1][16]" at digit.v(8) File: N:/tm373proj/digit.v Line: 8
Info (10041): Inferred latch for "digit[1][17]" at digit.v(8) File: N:/tm373proj/digit.v Line: 8
Info (10041): Inferred latch for "digit[1][18]" at digit.v(8) File: N:/tm373proj/digit.v Line: 8
Info (10041): Inferred latch for "digit[1][19]" at digit.v(8) File: N:/tm373proj/digit.v Line: 8
Info (10041): Inferred latch for "digit[1][20]" at digit.v(8) File: N:/tm373proj/digit.v Line: 8
Info (10041): Inferred latch for "digit[1][21]" at digit.v(8) File: N:/tm373proj/digit.v Line: 8
Info (10041): Inferred latch for "digit[1][22]" at digit.v(8) File: N:/tm373proj/digit.v Line: 8
Info (10041): Inferred latch for "digit[1][23]" at digit.v(8) File: N:/tm373proj/digit.v Line: 8
Info (10041): Inferred latch for "digit[1][24]" at digit.v(8) File: N:/tm373proj/digit.v Line: 8
Info (10041): Inferred latch for "digit[1][25]" at digit.v(8) File: N:/tm373proj/digit.v Line: 8
Info (10041): Inferred latch for "digit[1][26]" at digit.v(8) File: N:/tm373proj/digit.v Line: 8
Info (10041): Inferred latch for "digit[1][27]" at digit.v(8) File: N:/tm373proj/digit.v Line: 8
Info (10041): Inferred latch for "digit[1][28]" at digit.v(8) File: N:/tm373proj/digit.v Line: 8
Info (10041): Inferred latch for "digit[1][29]" at digit.v(8) File: N:/tm373proj/digit.v Line: 8
Info (10041): Inferred latch for "digit[0][0]" at digit.v(8) File: N:/tm373proj/digit.v Line: 8
Info (10041): Inferred latch for "digit[0][1]" at digit.v(8) File: N:/tm373proj/digit.v Line: 8
Info (10041): Inferred latch for "digit[0][2]" at digit.v(8) File: N:/tm373proj/digit.v Line: 8
Info (10041): Inferred latch for "digit[0][3]" at digit.v(8) File: N:/tm373proj/digit.v Line: 8
Info (10041): Inferred latch for "digit[0][4]" at digit.v(8) File: N:/tm373proj/digit.v Line: 8
Info (10041): Inferred latch for "digit[0][5]" at digit.v(8) File: N:/tm373proj/digit.v Line: 8
Info (10041): Inferred latch for "digit[0][6]" at digit.v(8) File: N:/tm373proj/digit.v Line: 8
Info (10041): Inferred latch for "digit[0][7]" at digit.v(8) File: N:/tm373proj/digit.v Line: 8
Info (10041): Inferred latch for "digit[0][8]" at digit.v(8) File: N:/tm373proj/digit.v Line: 8
Info (10041): Inferred latch for "digit[0][9]" at digit.v(8) File: N:/tm373proj/digit.v Line: 8
Info (10041): Inferred latch for "digit[0][10]" at digit.v(8) File: N:/tm373proj/digit.v Line: 8
Info (10041): Inferred latch for "digit[0][11]" at digit.v(8) File: N:/tm373proj/digit.v Line: 8
Info (10041): Inferred latch for "digit[0][12]" at digit.v(8) File: N:/tm373proj/digit.v Line: 8
Info (10041): Inferred latch for "digit[0][13]" at digit.v(8) File: N:/tm373proj/digit.v Line: 8
Info (10041): Inferred latch for "digit[0][14]" at digit.v(8) File: N:/tm373proj/digit.v Line: 8
Info (10041): Inferred latch for "digit[0][15]" at digit.v(8) File: N:/tm373proj/digit.v Line: 8
Info (10041): Inferred latch for "digit[0][16]" at digit.v(8) File: N:/tm373proj/digit.v Line: 8
Info (10041): Inferred latch for "digit[0][17]" at digit.v(8) File: N:/tm373proj/digit.v Line: 8
Info (10041): Inferred latch for "digit[0][18]" at digit.v(8) File: N:/tm373proj/digit.v Line: 8
Info (10041): Inferred latch for "digit[0][19]" at digit.v(8) File: N:/tm373proj/digit.v Line: 8
Info (10041): Inferred latch for "digit[0][20]" at digit.v(8) File: N:/tm373proj/digit.v Line: 8
Info (10041): Inferred latch for "digit[0][21]" at digit.v(8) File: N:/tm373proj/digit.v Line: 8
Info (10041): Inferred latch for "digit[0][22]" at digit.v(8) File: N:/tm373proj/digit.v Line: 8
Info (10041): Inferred latch for "digit[0][23]" at digit.v(8) File: N:/tm373proj/digit.v Line: 8
Info (10041): Inferred latch for "digit[0][24]" at digit.v(8) File: N:/tm373proj/digit.v Line: 8
Info (10041): Inferred latch for "digit[0][25]" at digit.v(8) File: N:/tm373proj/digit.v Line: 8
Info (10041): Inferred latch for "digit[0][26]" at digit.v(8) File: N:/tm373proj/digit.v Line: 8
Info (10041): Inferred latch for "digit[0][27]" at digit.v(8) File: N:/tm373proj/digit.v Line: 8
Info (10041): Inferred latch for "digit[0][28]" at digit.v(8) File: N:/tm373proj/digit.v Line: 8
Info (10041): Inferred latch for "digit[0][29]" at digit.v(8) File: N:/tm373proj/digit.v Line: 8
Info (12128): Elaborating entity "letter" for hierarchy "letter:letter1" File: N:/tm373proj/display.v Line: 165
Warning (10270): Verilog HDL Case Statement warning at letter.v(8): incomplete case statement has no default case item File: N:/tm373proj/letter.v Line: 8
Info (10041): Inferred latch for "digit[3][0]" at letter.v(8) File: N:/tm373proj/letter.v Line: 8
Info (10041): Inferred latch for "digit[3][1]" at letter.v(8) File: N:/tm373proj/letter.v Line: 8
Info (10041): Inferred latch for "digit[3][2]" at letter.v(8) File: N:/tm373proj/letter.v Line: 8
Info (10041): Inferred latch for "digit[3][3]" at letter.v(8) File: N:/tm373proj/letter.v Line: 8
Info (10041): Inferred latch for "digit[3][4]" at letter.v(8) File: N:/tm373proj/letter.v Line: 8
Info (10041): Inferred latch for "digit[3][5]" at letter.v(8) File: N:/tm373proj/letter.v Line: 8
Info (10041): Inferred latch for "digit[3][6]" at letter.v(8) File: N:/tm373proj/letter.v Line: 8
Info (10041): Inferred latch for "digit[3][7]" at letter.v(8) File: N:/tm373proj/letter.v Line: 8
Info (10041): Inferred latch for "digit[3][8]" at letter.v(8) File: N:/tm373proj/letter.v Line: 8
Info (10041): Inferred latch for "digit[3][9]" at letter.v(8) File: N:/tm373proj/letter.v Line: 8
Info (10041): Inferred latch for "digit[3][10]" at letter.v(8) File: N:/tm373proj/letter.v Line: 8
Info (10041): Inferred latch for "digit[3][11]" at letter.v(8) File: N:/tm373proj/letter.v Line: 8
Info (10041): Inferred latch for "digit[3][12]" at letter.v(8) File: N:/tm373proj/letter.v Line: 8
Info (10041): Inferred latch for "digit[3][13]" at letter.v(8) File: N:/tm373proj/letter.v Line: 8
Info (10041): Inferred latch for "digit[3][14]" at letter.v(8) File: N:/tm373proj/letter.v Line: 8
Info (10041): Inferred latch for "digit[3][15]" at letter.v(8) File: N:/tm373proj/letter.v Line: 8
Info (10041): Inferred latch for "digit[3][16]" at letter.v(8) File: N:/tm373proj/letter.v Line: 8
Info (10041): Inferred latch for "digit[3][17]" at letter.v(8) File: N:/tm373proj/letter.v Line: 8
Info (10041): Inferred latch for "digit[3][18]" at letter.v(8) File: N:/tm373proj/letter.v Line: 8
Info (10041): Inferred latch for "digit[3][19]" at letter.v(8) File: N:/tm373proj/letter.v Line: 8
Info (10041): Inferred latch for "digit[3][20]" at letter.v(8) File: N:/tm373proj/letter.v Line: 8
Info (10041): Inferred latch for "digit[3][21]" at letter.v(8) File: N:/tm373proj/letter.v Line: 8
Info (10041): Inferred latch for "digit[3][22]" at letter.v(8) File: N:/tm373proj/letter.v Line: 8
Info (10041): Inferred latch for "digit[3][23]" at letter.v(8) File: N:/tm373proj/letter.v Line: 8
Info (10041): Inferred latch for "digit[3][24]" at letter.v(8) File: N:/tm373proj/letter.v Line: 8
Info (10041): Inferred latch for "digit[3][25]" at letter.v(8) File: N:/tm373proj/letter.v Line: 8
Info (10041): Inferred latch for "digit[3][26]" at letter.v(8) File: N:/tm373proj/letter.v Line: 8
Info (10041): Inferred latch for "digit[3][27]" at letter.v(8) File: N:/tm373proj/letter.v Line: 8
Info (10041): Inferred latch for "digit[3][28]" at letter.v(8) File: N:/tm373proj/letter.v Line: 8
Info (10041): Inferred latch for "digit[3][29]" at letter.v(8) File: N:/tm373proj/letter.v Line: 8
Info (10041): Inferred latch for "digit[2][0]" at letter.v(8) File: N:/tm373proj/letter.v Line: 8
Info (10041): Inferred latch for "digit[2][1]" at letter.v(8) File: N:/tm373proj/letter.v Line: 8
Info (10041): Inferred latch for "digit[2][2]" at letter.v(8) File: N:/tm373proj/letter.v Line: 8
Info (10041): Inferred latch for "digit[2][3]" at letter.v(8) File: N:/tm373proj/letter.v Line: 8
Info (10041): Inferred latch for "digit[2][4]" at letter.v(8) File: N:/tm373proj/letter.v Line: 8
Info (10041): Inferred latch for "digit[2][5]" at letter.v(8) File: N:/tm373proj/letter.v Line: 8
Info (10041): Inferred latch for "digit[2][6]" at letter.v(8) File: N:/tm373proj/letter.v Line: 8
Info (10041): Inferred latch for "digit[2][7]" at letter.v(8) File: N:/tm373proj/letter.v Line: 8
Info (10041): Inferred latch for "digit[2][8]" at letter.v(8) File: N:/tm373proj/letter.v Line: 8
Info (10041): Inferred latch for "digit[2][9]" at letter.v(8) File: N:/tm373proj/letter.v Line: 8
Info (10041): Inferred latch for "digit[2][10]" at letter.v(8) File: N:/tm373proj/letter.v Line: 8
Info (10041): Inferred latch for "digit[2][11]" at letter.v(8) File: N:/tm373proj/letter.v Line: 8
Info (10041): Inferred latch for "digit[2][12]" at letter.v(8) File: N:/tm373proj/letter.v Line: 8
Info (10041): Inferred latch for "digit[2][13]" at letter.v(8) File: N:/tm373proj/letter.v Line: 8
Info (10041): Inferred latch for "digit[2][14]" at letter.v(8) File: N:/tm373proj/letter.v Line: 8
Info (10041): Inferred latch for "digit[2][15]" at letter.v(8) File: N:/tm373proj/letter.v Line: 8
Info (10041): Inferred latch for "digit[2][16]" at letter.v(8) File: N:/tm373proj/letter.v Line: 8
Info (10041): Inferred latch for "digit[2][17]" at letter.v(8) File: N:/tm373proj/letter.v Line: 8
Info (10041): Inferred latch for "digit[2][18]" at letter.v(8) File: N:/tm373proj/letter.v Line: 8
Info (10041): Inferred latch for "digit[2][19]" at letter.v(8) File: N:/tm373proj/letter.v Line: 8
Info (10041): Inferred latch for "digit[2][20]" at letter.v(8) File: N:/tm373proj/letter.v Line: 8
Info (10041): Inferred latch for "digit[2][21]" at letter.v(8) File: N:/tm373proj/letter.v Line: 8
Info (10041): Inferred latch for "digit[2][22]" at letter.v(8) File: N:/tm373proj/letter.v Line: 8
Info (10041): Inferred latch for "digit[2][23]" at letter.v(8) File: N:/tm373proj/letter.v Line: 8
Info (10041): Inferred latch for "digit[2][24]" at letter.v(8) File: N:/tm373proj/letter.v Line: 8
Info (10041): Inferred latch for "digit[2][25]" at letter.v(8) File: N:/tm373proj/letter.v Line: 8
Info (10041): Inferred latch for "digit[2][26]" at letter.v(8) File: N:/tm373proj/letter.v Line: 8
Info (10041): Inferred latch for "digit[2][27]" at letter.v(8) File: N:/tm373proj/letter.v Line: 8
Info (10041): Inferred latch for "digit[2][28]" at letter.v(8) File: N:/tm373proj/letter.v Line: 8
Info (10041): Inferred latch for "digit[2][29]" at letter.v(8) File: N:/tm373proj/letter.v Line: 8
Info (10041): Inferred latch for "digit[1][0]" at letter.v(8) File: N:/tm373proj/letter.v Line: 8
Info (10041): Inferred latch for "digit[1][1]" at letter.v(8) File: N:/tm373proj/letter.v Line: 8
Info (10041): Inferred latch for "digit[1][2]" at letter.v(8) File: N:/tm373proj/letter.v Line: 8
Info (10041): Inferred latch for "digit[1][3]" at letter.v(8) File: N:/tm373proj/letter.v Line: 8
Info (10041): Inferred latch for "digit[1][4]" at letter.v(8) File: N:/tm373proj/letter.v Line: 8
Info (10041): Inferred latch for "digit[1][5]" at letter.v(8) File: N:/tm373proj/letter.v Line: 8
Info (10041): Inferred latch for "digit[1][6]" at letter.v(8) File: N:/tm373proj/letter.v Line: 8
Info (10041): Inferred latch for "digit[1][7]" at letter.v(8) File: N:/tm373proj/letter.v Line: 8
Info (10041): Inferred latch for "digit[1][8]" at letter.v(8) File: N:/tm373proj/letter.v Line: 8
Info (10041): Inferred latch for "digit[1][9]" at letter.v(8) File: N:/tm373proj/letter.v Line: 8
Info (10041): Inferred latch for "digit[1][10]" at letter.v(8) File: N:/tm373proj/letter.v Line: 8
Info (10041): Inferred latch for "digit[1][11]" at letter.v(8) File: N:/tm373proj/letter.v Line: 8
Info (10041): Inferred latch for "digit[1][12]" at letter.v(8) File: N:/tm373proj/letter.v Line: 8
Info (10041): Inferred latch for "digit[1][13]" at letter.v(8) File: N:/tm373proj/letter.v Line: 8
Info (10041): Inferred latch for "digit[1][14]" at letter.v(8) File: N:/tm373proj/letter.v Line: 8
Info (10041): Inferred latch for "digit[1][15]" at letter.v(8) File: N:/tm373proj/letter.v Line: 8
Info (10041): Inferred latch for "digit[1][16]" at letter.v(8) File: N:/tm373proj/letter.v Line: 8
Info (10041): Inferred latch for "digit[1][17]" at letter.v(8) File: N:/tm373proj/letter.v Line: 8
Info (10041): Inferred latch for "digit[1][18]" at letter.v(8) File: N:/tm373proj/letter.v Line: 8
Info (10041): Inferred latch for "digit[1][19]" at letter.v(8) File: N:/tm373proj/letter.v Line: 8
Info (10041): Inferred latch for "digit[1][20]" at letter.v(8) File: N:/tm373proj/letter.v Line: 8
Info (10041): Inferred latch for "digit[1][21]" at letter.v(8) File: N:/tm373proj/letter.v Line: 8
Info (10041): Inferred latch for "digit[1][22]" at letter.v(8) File: N:/tm373proj/letter.v Line: 8
Info (10041): Inferred latch for "digit[1][23]" at letter.v(8) File: N:/tm373proj/letter.v Line: 8
Info (10041): Inferred latch for "digit[1][24]" at letter.v(8) File: N:/tm373proj/letter.v Line: 8
Info (10041): Inferred latch for "digit[1][25]" at letter.v(8) File: N:/tm373proj/letter.v Line: 8
Info (10041): Inferred latch for "digit[1][26]" at letter.v(8) File: N:/tm373proj/letter.v Line: 8
Info (10041): Inferred latch for "digit[1][27]" at letter.v(8) File: N:/tm373proj/letter.v Line: 8
Info (10041): Inferred latch for "digit[1][28]" at letter.v(8) File: N:/tm373proj/letter.v Line: 8
Info (10041): Inferred latch for "digit[1][29]" at letter.v(8) File: N:/tm373proj/letter.v Line: 8
Info (10041): Inferred latch for "digit[0][0]" at letter.v(8) File: N:/tm373proj/letter.v Line: 8
Info (10041): Inferred latch for "digit[0][1]" at letter.v(8) File: N:/tm373proj/letter.v Line: 8
Info (10041): Inferred latch for "digit[0][2]" at letter.v(8) File: N:/tm373proj/letter.v Line: 8
Info (10041): Inferred latch for "digit[0][3]" at letter.v(8) File: N:/tm373proj/letter.v Line: 8
Info (10041): Inferred latch for "digit[0][4]" at letter.v(8) File: N:/tm373proj/letter.v Line: 8
Info (10041): Inferred latch for "digit[0][5]" at letter.v(8) File: N:/tm373proj/letter.v Line: 8
Info (10041): Inferred latch for "digit[0][6]" at letter.v(8) File: N:/tm373proj/letter.v Line: 8
Info (10041): Inferred latch for "digit[0][7]" at letter.v(8) File: N:/tm373proj/letter.v Line: 8
Info (10041): Inferred latch for "digit[0][8]" at letter.v(8) File: N:/tm373proj/letter.v Line: 8
Info (10041): Inferred latch for "digit[0][9]" at letter.v(8) File: N:/tm373proj/letter.v Line: 8
Info (10041): Inferred latch for "digit[0][10]" at letter.v(8) File: N:/tm373proj/letter.v Line: 8
Info (10041): Inferred latch for "digit[0][11]" at letter.v(8) File: N:/tm373proj/letter.v Line: 8
Info (10041): Inferred latch for "digit[0][12]" at letter.v(8) File: N:/tm373proj/letter.v Line: 8
Info (10041): Inferred latch for "digit[0][13]" at letter.v(8) File: N:/tm373proj/letter.v Line: 8
Info (10041): Inferred latch for "digit[0][14]" at letter.v(8) File: N:/tm373proj/letter.v Line: 8
Info (10041): Inferred latch for "digit[0][15]" at letter.v(8) File: N:/tm373proj/letter.v Line: 8
Info (10041): Inferred latch for "digit[0][16]" at letter.v(8) File: N:/tm373proj/letter.v Line: 8
Info (10041): Inferred latch for "digit[0][17]" at letter.v(8) File: N:/tm373proj/letter.v Line: 8
Info (10041): Inferred latch for "digit[0][18]" at letter.v(8) File: N:/tm373proj/letter.v Line: 8
Info (10041): Inferred latch for "digit[0][19]" at letter.v(8) File: N:/tm373proj/letter.v Line: 8
Info (10041): Inferred latch for "digit[0][20]" at letter.v(8) File: N:/tm373proj/letter.v Line: 8
Info (10041): Inferred latch for "digit[0][21]" at letter.v(8) File: N:/tm373proj/letter.v Line: 8
Info (10041): Inferred latch for "digit[0][22]" at letter.v(8) File: N:/tm373proj/letter.v Line: 8
Info (10041): Inferred latch for "digit[0][23]" at letter.v(8) File: N:/tm373proj/letter.v Line: 8
Info (10041): Inferred latch for "digit[0][24]" at letter.v(8) File: N:/tm373proj/letter.v Line: 8
Info (10041): Inferred latch for "digit[0][25]" at letter.v(8) File: N:/tm373proj/letter.v Line: 8
Info (10041): Inferred latch for "digit[0][26]" at letter.v(8) File: N:/tm373proj/letter.v Line: 8
Info (10041): Inferred latch for "digit[0][27]" at letter.v(8) File: N:/tm373proj/letter.v Line: 8
Info (10041): Inferred latch for "digit[0][28]" at letter.v(8) File: N:/tm373proj/letter.v Line: 8
Info (10041): Inferred latch for "digit[0][29]" at letter.v(8) File: N:/tm373proj/letter.v Line: 8
Info (12128): Elaborating entity "hex_decoder" for hierarchy "hex_decoder:hex5" File: N:/tm373proj/display.v Line: 245
Info (278001): Inferred 20 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult1" File: N:/tm373proj/display.v Line: 234
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod7" File: N:/tm373proj/display.v Line: 243
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod6" File: N:/tm373proj/display.v Line: 242
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div7" File: N:/tm373proj/display.v Line: 242
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div6" File: N:/tm373proj/display.v Line: 241
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult0" File: N:/tm373proj/display.v Line: 231
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod5" File: N:/tm373proj/display.v Line: 239
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod4" File: N:/tm373proj/display.v Line: 238
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div5" File: N:/tm373proj/display.v Line: 238
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div4" File: N:/tm373proj/display.v Line: 237
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult2" File: N:/tm373proj/display.v Line: 668
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult3" File: N:/tm373proj/display.v Line: 668
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div2" File: N:/tm373proj/display.v Line: 155
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod1" File: N:/tm373proj/display.v Line: 145
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod0" File: N:/tm373proj/display.v Line: 144
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div1" File: N:/tm373proj/display.v Line: 144
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div0" File: N:/tm373proj/display.v Line: 143
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod3" File: N:/tm373proj/display.v Line: 157
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod2" File: N:/tm373proj/display.v Line: 156
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div3" File: N:/tm373proj/display.v Line: 156
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult1" File: N:/tm373proj/display.v Line: 234
Info (12133): Instantiated megafunction "lpm_mult:Mult1" with the following parameter: File: N:/tm373proj/display.v Line: 234
    Info (12134): Parameter "LPM_WIDTHA" = "9"
    Info (12134): Parameter "LPM_WIDTHB" = "9"
    Info (12134): Parameter "LPM_WIDTHP" = "18"
    Info (12134): Parameter "LPM_WIDTHR" = "18"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult1|multcore:mult_core", which is child of megafunction instantiation "lpm_mult:Mult1" File: c:/vapps/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult1|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "lpm_mult:Mult1" File: c:/vapps/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "lpm_mult:Mult1" File: c:/vapps/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_mgh.tdf
    Info (12023): Found entity 1: add_sub_mgh File: N:/tm373proj/db/add_sub_mgh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "lpm_mult:Mult1" File: c:/vapps/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "lpm_mult:Mult1" File: c:/vapps/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_qgh.tdf
    Info (12023): Found entity 1: add_sub_qgh File: N:/tm373proj/db/add_sub_qgh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult1|altshift:external_latency_ffs", which is child of megafunction instantiation "lpm_mult:Mult1" File: c:/vapps/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Info (12130): Elaborated megafunction instantiation "lpm_divide:Mod7" File: N:/tm373proj/display.v Line: 243
Info (12133): Instantiated megafunction "lpm_divide:Mod7" with the following parameter: File: N:/tm373proj/display.v Line: 243
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_vam.tdf
    Info (12023): Found entity 1: lpm_divide_vam File: N:/tm373proj/db/lpm_divide_vam.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf
    Info (12023): Found entity 1: sign_div_unsign_klh File: N:/tm373proj/db/sign_div_unsign_klh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_s6f.tdf
    Info (12023): Found entity 1: alt_u_div_s6f File: N:/tm373proj/db/alt_u_div_s6f.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: N:/tm373proj/db/add_sub_7pc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: N:/tm373proj/db/add_sub_8pc.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "lpm_divide:Mod6" File: N:/tm373proj/display.v Line: 242
Info (12133): Instantiated megafunction "lpm_divide:Mod6" with the following parameter: File: N:/tm373proj/display.v Line: 242
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_2bm.tdf
    Info (12023): Found entity 1: lpm_divide_2bm File: N:/tm373proj/db/lpm_divide_2bm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_nlh File: N:/tm373proj/db/sign_div_unsign_nlh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_27f.tdf
    Info (12023): Found entity 1: alt_u_div_27f File: N:/tm373proj/db/alt_u_div_27f.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div7" File: N:/tm373proj/display.v Line: 242
Info (12133): Instantiated megafunction "lpm_divide:Div7" with the following parameter: File: N:/tm373proj/display.v Line: 242
    Info (12134): Parameter "LPM_WIDTHN" = "7"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ihm.tdf
    Info (12023): Found entity 1: lpm_divide_ihm File: N:/tm373proj/db/lpm_divide_ihm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf
    Info (12023): Found entity 1: sign_div_unsign_akh File: N:/tm373proj/db/sign_div_unsign_akh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_84f.tdf
    Info (12023): Found entity 1: alt_u_div_84f File: N:/tm373proj/db/alt_u_div_84f.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div6" File: N:/tm373proj/display.v Line: 241
Info (12133): Instantiated megafunction "lpm_divide:Div6" with the following parameter: File: N:/tm373proj/display.v Line: 241
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_vim.tdf
    Info (12023): Found entity 1: lpm_divide_vim File: N:/tm373proj/db/lpm_divide_vim.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult0" File: N:/tm373proj/display.v Line: 231
Info (12133): Instantiated megafunction "lpm_mult:Mult0" with the following parameter: File: N:/tm373proj/display.v Line: 231
    Info (12134): Parameter "LPM_WIDTHA" = "10"
    Info (12134): Parameter "LPM_WIDTHB" = "9"
    Info (12134): Parameter "LPM_WIDTHP" = "19"
    Info (12134): Parameter "LPM_WIDTHR" = "19"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "lpm_mult:Mult0" File: c:/vapps/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "lpm_mult:Mult0" File: c:/vapps/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "lpm_mult:Mult0" File: c:/vapps/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_ngh.tdf
    Info (12023): Found entity 1: add_sub_ngh File: N:/tm373proj/db/add_sub_ngh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "lpm_mult:Mult0" File: c:/vapps/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "lpm_mult:Mult0" File: c:/vapps/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_rgh.tdf
    Info (12023): Found entity 1: add_sub_rgh File: N:/tm373proj/db/add_sub_rgh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "lpm_mult:Mult0" File: c:/vapps/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Info (12130): Elaborated megafunction instantiation "lpm_divide:Mod5" File: N:/tm373proj/display.v Line: 239
Info (12133): Instantiated megafunction "lpm_divide:Mod5" with the following parameter: File: N:/tm373proj/display.v Line: 239
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "lpm_divide:Mod4" File: N:/tm373proj/display.v Line: 238
Info (12133): Instantiated megafunction "lpm_divide:Mod4" with the following parameter: File: N:/tm373proj/display.v Line: 238
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div4" File: N:/tm373proj/display.v Line: 237
Info (12133): Instantiated megafunction "lpm_divide:Div4" with the following parameter: File: N:/tm373proj/display.v Line: 237
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult2" File: N:/tm373proj/display.v Line: 668
Info (12133): Instantiated megafunction "lpm_mult:Mult2" with the following parameter: File: N:/tm373proj/display.v Line: 668
    Info (12134): Parameter "LPM_WIDTHA" = "17"
    Info (12134): Parameter "LPM_WIDTHB" = "17"
    Info (12134): Parameter "LPM_WIDTHP" = "34"
    Info (12134): Parameter "LPM_WIDTHR" = "34"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_76t.tdf
    Info (12023): Found entity 1: mult_76t File: N:/tm373proj/db/mult_76t.tdf Line: 29
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div2" File: N:/tm373proj/display.v Line: 155
Info (12133): Instantiated megafunction "lpm_divide:Div2" with the following parameter: File: N:/tm373proj/display.v Line: 155
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_5jm.tdf
    Info (12023): Found entity 1: lpm_divide_5jm File: N:/tm373proj/db/lpm_divide_5jm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_tlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_tlh File: N:/tm373proj/db/sign_div_unsign_tlh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_e7f.tdf
    Info (12023): Found entity 1: alt_u_div_e7f File: N:/tm373proj/db/alt_u_div_e7f.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "lpm_divide:Mod1" File: N:/tm373proj/display.v Line: 145
Info (12133): Instantiated megafunction "lpm_divide:Mod1" with the following parameter: File: N:/tm373proj/display.v Line: 145
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_5bm.tdf
    Info (12023): Found entity 1: lpm_divide_5bm File: N:/tm373proj/db/lpm_divide_5bm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_rlh File: N:/tm373proj/db/sign_div_unsign_rlh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_97f.tdf
    Info (12023): Found entity 1: alt_u_div_97f File: N:/tm373proj/db/alt_u_div_97f.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "lpm_divide:Mod0" File: N:/tm373proj/display.v Line: 144
Info (12133): Instantiated megafunction "lpm_divide:Mod0" with the following parameter: File: N:/tm373proj/display.v Line: 144
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_8bm.tdf
    Info (12023): Found entity 1: lpm_divide_8bm File: N:/tm373proj/db/lpm_divide_8bm.tdf Line: 25
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "digit:digit4|digit[2][24]" merged with LATCH primitive "digit:digit4|digit[2][6]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit4|digit[2][23]" merged with LATCH primitive "digit:digit4|digit[2][6]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit4|digit[2][22]" merged with LATCH primitive "digit:digit4|digit[2][6]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit4|digit[2][21]" merged with LATCH primitive "digit:digit4|digit[2][6]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit4|digit[2][20]" merged with LATCH primitive "digit:digit4|digit[2][6]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit4|digit[2][9]" merged with LATCH primitive "digit:digit4|digit[2][6]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit4|digit[2][8]" merged with LATCH primitive "digit:digit4|digit[2][6]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit4|digit[2][7]" merged with LATCH primitive "digit:digit4|digit[2][6]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit4|digit[2][5]" merged with LATCH primitive "digit:digit4|digit[2][6]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit4|digit[2][14]" merged with LATCH primitive "digit:digit4|digit[2][11]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit4|digit[2][13]" merged with LATCH primitive "digit:digit4|digit[2][11]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit4|digit[2][12]" merged with LATCH primitive "digit:digit4|digit[2][11]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit4|digit[2][10]" merged with LATCH primitive "digit:digit4|digit[2][11]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit4|digit[1][29]" merged with LATCH primitive "digit:digit4|digit[2][29]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit4|digit[1][28]" merged with LATCH primitive "digit:digit4|digit[2][29]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit4|digit[1][27]" merged with LATCH primitive "digit:digit4|digit[2][29]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit4|digit[1][26]" merged with LATCH primitive "digit:digit4|digit[2][29]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit4|digit[1][25]" merged with LATCH primitive "digit:digit4|digit[2][29]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit4|digit[2][28]" merged with LATCH primitive "digit:digit4|digit[2][29]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit4|digit[2][27]" merged with LATCH primitive "digit:digit4|digit[2][29]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit4|digit[2][26]" merged with LATCH primitive "digit:digit4|digit[2][29]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit4|digit[2][25]" merged with LATCH primitive "digit:digit4|digit[2][29]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit4|digit[2][18]" merged with LATCH primitive "digit:digit4|digit[2][19]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit4|digit[2][17]" merged with LATCH primitive "digit:digit4|digit[2][19]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit4|digit[2][16]" merged with LATCH primitive "digit:digit4|digit[2][19]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit4|digit[2][15]" merged with LATCH primitive "digit:digit4|digit[2][19]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit4|digit[3][19]" merged with LATCH primitive "digit:digit4|digit[3][18]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit4|digit[3][17]" merged with LATCH primitive "digit:digit4|digit[3][18]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit4|digit[3][16]" merged with LATCH primitive "digit:digit4|digit[3][18]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit4|digit[3][15]" merged with LATCH primitive "digit:digit4|digit[3][18]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit4|digit[3][24]" merged with LATCH primitive "digit:digit4|digit[3][22]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit4|digit[3][23]" merged with LATCH primitive "digit:digit4|digit[3][22]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit4|digit[3][21]" merged with LATCH primitive "digit:digit4|digit[3][22]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit4|digit[3][20]" merged with LATCH primitive "digit:digit4|digit[3][22]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit4|digit[3][29]" merged with LATCH primitive "digit:digit4|digit[3][26]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit4|digit[3][28]" merged with LATCH primitive "digit:digit4|digit[3][26]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit4|digit[3][27]" merged with LATCH primitive "digit:digit4|digit[3][26]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit4|digit[3][25]" merged with LATCH primitive "digit:digit4|digit[3][26]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit4|digit[3][13]" merged with LATCH primitive "digit:digit4|digit[3][14]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit4|digit[3][12]" merged with LATCH primitive "digit:digit4|digit[3][14]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit4|digit[3][11]" merged with LATCH primitive "digit:digit4|digit[3][14]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit4|digit[3][10]" merged with LATCH primitive "digit:digit4|digit[3][14]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit4|digit[3][4]" merged with LATCH primitive "digit:digit4|digit[3][0]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit4|digit[3][3]" merged with LATCH primitive "digit:digit4|digit[3][0]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit4|digit[3][2]" merged with LATCH primitive "digit:digit4|digit[3][0]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit4|digit[3][1]" merged with LATCH primitive "digit:digit4|digit[3][0]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit4|digit[3][8]" merged with LATCH primitive "digit:digit4|digit[3][9]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit4|digit[3][7]" merged with LATCH primitive "digit:digit4|digit[3][9]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit4|digit[3][6]" merged with LATCH primitive "digit:digit4|digit[3][9]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit4|digit[3][5]" merged with LATCH primitive "digit:digit4|digit[3][9]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit4|digit[1][9]" merged with LATCH primitive "digit:digit4|digit[1][7]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit4|digit[1][8]" merged with LATCH primitive "digit:digit4|digit[1][7]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit4|digit[1][6]" merged with LATCH primitive "digit:digit4|digit[1][7]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit4|digit[1][5]" merged with LATCH primitive "digit:digit4|digit[1][7]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit4|digit[0][24]" merged with LATCH primitive "digit:digit4|digit[1][3]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit4|digit[0][23]" merged with LATCH primitive "digit:digit4|digit[1][3]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit4|digit[0][22]" merged with LATCH primitive "digit:digit4|digit[1][3]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit4|digit[0][21]" merged with LATCH primitive "digit:digit4|digit[1][3]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit4|digit[0][20]" merged with LATCH primitive "digit:digit4|digit[1][3]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit4|digit[1][4]" merged with LATCH primitive "digit:digit4|digit[1][3]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit4|digit[1][2]" merged with LATCH primitive "digit:digit4|digit[1][3]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit4|digit[1][1]" merged with LATCH primitive "digit:digit4|digit[1][3]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit4|digit[1][0]" merged with LATCH primitive "digit:digit4|digit[1][3]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit4|digit[1][14]" merged with LATCH primitive "digit:digit4|digit[1][10]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit4|digit[1][13]" merged with LATCH primitive "digit:digit4|digit[1][10]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit4|digit[1][12]" merged with LATCH primitive "digit:digit4|digit[1][10]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit4|digit[1][11]" merged with LATCH primitive "digit:digit4|digit[1][10]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit4|digit[1][19]" merged with LATCH primitive "digit:digit4|digit[1][15]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit4|digit[1][18]" merged with LATCH primitive "digit:digit4|digit[1][15]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit4|digit[1][17]" merged with LATCH primitive "digit:digit4|digit[1][15]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit4|digit[1][16]" merged with LATCH primitive "digit:digit4|digit[1][15]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit4|digit[0][19]" merged with LATCH primitive "digit:digit4|digit[0][18]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit4|digit[0][17]" merged with LATCH primitive "digit:digit4|digit[0][18]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit4|digit[0][16]" merged with LATCH primitive "digit:digit4|digit[0][18]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit4|digit[0][15]" merged with LATCH primitive "digit:digit4|digit[0][18]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit4|digit[0][29]" merged with LATCH primitive "digit:digit4|digit[0][26]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit4|digit[0][28]" merged with LATCH primitive "digit:digit4|digit[0][26]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit4|digit[0][27]" merged with LATCH primitive "digit:digit4|digit[0][26]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit4|digit[0][25]" merged with LATCH primitive "digit:digit4|digit[0][26]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit4|digit[0][13]" merged with LATCH primitive "digit:digit4|digit[0][14]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit4|digit[0][12]" merged with LATCH primitive "digit:digit4|digit[0][14]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit4|digit[0][11]" merged with LATCH primitive "digit:digit4|digit[0][14]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit4|digit[0][10]" merged with LATCH primitive "digit:digit4|digit[0][14]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit4|digit[0][4]" merged with LATCH primitive "digit:digit4|digit[0][0]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit4|digit[0][3]" merged with LATCH primitive "digit:digit4|digit[0][0]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit4|digit[0][2]" merged with LATCH primitive "digit:digit4|digit[0][0]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit4|digit[0][1]" merged with LATCH primitive "digit:digit4|digit[0][0]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit4|digit[0][8]" merged with LATCH primitive "digit:digit4|digit[0][9]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit4|digit[0][7]" merged with LATCH primitive "digit:digit4|digit[0][9]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit4|digit[0][6]" merged with LATCH primitive "digit:digit4|digit[0][9]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit4|digit[0][5]" merged with LATCH primitive "digit:digit4|digit[0][9]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[2][24]" merged with LATCH primitive "digit:digit3|digit[2][6]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[2][23]" merged with LATCH primitive "digit:digit3|digit[2][6]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[2][22]" merged with LATCH primitive "digit:digit3|digit[2][6]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[2][21]" merged with LATCH primitive "digit:digit3|digit[2][6]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[2][20]" merged with LATCH primitive "digit:digit3|digit[2][6]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[2][9]" merged with LATCH primitive "digit:digit3|digit[2][6]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[2][8]" merged with LATCH primitive "digit:digit3|digit[2][6]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[2][7]" merged with LATCH primitive "digit:digit3|digit[2][6]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[2][5]" merged with LATCH primitive "digit:digit3|digit[2][6]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[2][14]" merged with LATCH primitive "digit:digit3|digit[2][11]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[2][13]" merged with LATCH primitive "digit:digit3|digit[2][11]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[2][12]" merged with LATCH primitive "digit:digit3|digit[2][11]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[2][10]" merged with LATCH primitive "digit:digit3|digit[2][11]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[1][29]" merged with LATCH primitive "digit:digit3|digit[2][29]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[1][28]" merged with LATCH primitive "digit:digit3|digit[2][29]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[1][27]" merged with LATCH primitive "digit:digit3|digit[2][29]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[1][26]" merged with LATCH primitive "digit:digit3|digit[2][29]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[1][25]" merged with LATCH primitive "digit:digit3|digit[2][29]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[2][28]" merged with LATCH primitive "digit:digit3|digit[2][29]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[2][27]" merged with LATCH primitive "digit:digit3|digit[2][29]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[2][26]" merged with LATCH primitive "digit:digit3|digit[2][29]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[2][25]" merged with LATCH primitive "digit:digit3|digit[2][29]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[2][18]" merged with LATCH primitive "digit:digit3|digit[2][19]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[2][17]" merged with LATCH primitive "digit:digit3|digit[2][19]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[2][16]" merged with LATCH primitive "digit:digit3|digit[2][19]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[2][15]" merged with LATCH primitive "digit:digit3|digit[2][19]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[3][19]" merged with LATCH primitive "digit:digit3|digit[3][18]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[3][17]" merged with LATCH primitive "digit:digit3|digit[3][18]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[3][16]" merged with LATCH primitive "digit:digit3|digit[3][18]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[3][15]" merged with LATCH primitive "digit:digit3|digit[3][18]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[3][24]" merged with LATCH primitive "digit:digit3|digit[3][22]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[3][23]" merged with LATCH primitive "digit:digit3|digit[3][22]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[3][21]" merged with LATCH primitive "digit:digit3|digit[3][22]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[3][20]" merged with LATCH primitive "digit:digit3|digit[3][22]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[3][29]" merged with LATCH primitive "digit:digit3|digit[3][26]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[3][28]" merged with LATCH primitive "digit:digit3|digit[3][26]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[3][27]" merged with LATCH primitive "digit:digit3|digit[3][26]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[3][25]" merged with LATCH primitive "digit:digit3|digit[3][26]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[3][13]" merged with LATCH primitive "digit:digit3|digit[3][14]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[3][12]" merged with LATCH primitive "digit:digit3|digit[3][14]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[3][11]" merged with LATCH primitive "digit:digit3|digit[3][14]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[3][10]" merged with LATCH primitive "digit:digit3|digit[3][14]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[3][4]" merged with LATCH primitive "digit:digit3|digit[3][0]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[3][3]" merged with LATCH primitive "digit:digit3|digit[3][0]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[3][2]" merged with LATCH primitive "digit:digit3|digit[3][0]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[3][1]" merged with LATCH primitive "digit:digit3|digit[3][0]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[3][8]" merged with LATCH primitive "digit:digit3|digit[3][9]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[3][7]" merged with LATCH primitive "digit:digit3|digit[3][9]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[3][6]" merged with LATCH primitive "digit:digit3|digit[3][9]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[3][5]" merged with LATCH primitive "digit:digit3|digit[3][9]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[1][9]" merged with LATCH primitive "digit:digit3|digit[1][7]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[1][8]" merged with LATCH primitive "digit:digit3|digit[1][7]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[1][6]" merged with LATCH primitive "digit:digit3|digit[1][7]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[1][5]" merged with LATCH primitive "digit:digit3|digit[1][7]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[0][24]" merged with LATCH primitive "digit:digit3|digit[1][3]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[0][23]" merged with LATCH primitive "digit:digit3|digit[1][3]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[0][22]" merged with LATCH primitive "digit:digit3|digit[1][3]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[0][21]" merged with LATCH primitive "digit:digit3|digit[1][3]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[0][20]" merged with LATCH primitive "digit:digit3|digit[1][3]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[1][4]" merged with LATCH primitive "digit:digit3|digit[1][3]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[1][2]" merged with LATCH primitive "digit:digit3|digit[1][3]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[1][1]" merged with LATCH primitive "digit:digit3|digit[1][3]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[1][0]" merged with LATCH primitive "digit:digit3|digit[1][3]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[1][14]" merged with LATCH primitive "digit:digit3|digit[1][10]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[1][13]" merged with LATCH primitive "digit:digit3|digit[1][10]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[1][12]" merged with LATCH primitive "digit:digit3|digit[1][10]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[1][11]" merged with LATCH primitive "digit:digit3|digit[1][10]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[1][19]" merged with LATCH primitive "digit:digit3|digit[1][15]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[1][18]" merged with LATCH primitive "digit:digit3|digit[1][15]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[1][17]" merged with LATCH primitive "digit:digit3|digit[1][15]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[1][16]" merged with LATCH primitive "digit:digit3|digit[1][15]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[0][19]" merged with LATCH primitive "digit:digit3|digit[0][18]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[0][17]" merged with LATCH primitive "digit:digit3|digit[0][18]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[0][16]" merged with LATCH primitive "digit:digit3|digit[0][18]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[0][15]" merged with LATCH primitive "digit:digit3|digit[0][18]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[0][29]" merged with LATCH primitive "digit:digit3|digit[0][26]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[0][28]" merged with LATCH primitive "digit:digit3|digit[0][26]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[0][27]" merged with LATCH primitive "digit:digit3|digit[0][26]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[0][25]" merged with LATCH primitive "digit:digit3|digit[0][26]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[0][13]" merged with LATCH primitive "digit:digit3|digit[0][14]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[0][12]" merged with LATCH primitive "digit:digit3|digit[0][14]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[0][11]" merged with LATCH primitive "digit:digit3|digit[0][14]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[0][10]" merged with LATCH primitive "digit:digit3|digit[0][14]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[0][4]" merged with LATCH primitive "digit:digit3|digit[0][0]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[0][3]" merged with LATCH primitive "digit:digit3|digit[0][0]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[0][2]" merged with LATCH primitive "digit:digit3|digit[0][0]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[0][1]" merged with LATCH primitive "digit:digit3|digit[0][0]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[0][8]" merged with LATCH primitive "digit:digit3|digit[0][9]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[0][7]" merged with LATCH primitive "digit:digit3|digit[0][9]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[0][6]" merged with LATCH primitive "digit:digit3|digit[0][9]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit3|digit[0][5]" merged with LATCH primitive "digit:digit3|digit[0][9]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[2][24]" merged with LATCH primitive "digit:digit2|digit[2][7]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[2][23]" merged with LATCH primitive "digit:digit2|digit[2][7]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[2][22]" merged with LATCH primitive "digit:digit2|digit[2][7]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[2][21]" merged with LATCH primitive "digit:digit2|digit[2][7]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[2][20]" merged with LATCH primitive "digit:digit2|digit[2][7]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[2][9]" merged with LATCH primitive "digit:digit2|digit[2][7]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[2][8]" merged with LATCH primitive "digit:digit2|digit[2][7]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[2][6]" merged with LATCH primitive "digit:digit2|digit[2][7]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[2][5]" merged with LATCH primitive "digit:digit2|digit[2][7]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[2][14]" merged with LATCH primitive "digit:digit2|digit[2][10]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[2][13]" merged with LATCH primitive "digit:digit2|digit[2][10]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[2][12]" merged with LATCH primitive "digit:digit2|digit[2][10]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[2][11]" merged with LATCH primitive "digit:digit2|digit[2][10]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[1][29]" merged with LATCH primitive "digit:digit2|digit[2][29]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[1][28]" merged with LATCH primitive "digit:digit2|digit[2][29]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[1][27]" merged with LATCH primitive "digit:digit2|digit[2][29]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[1][26]" merged with LATCH primitive "digit:digit2|digit[2][29]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[1][25]" merged with LATCH primitive "digit:digit2|digit[2][29]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[2][28]" merged with LATCH primitive "digit:digit2|digit[2][29]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[2][27]" merged with LATCH primitive "digit:digit2|digit[2][29]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[2][26]" merged with LATCH primitive "digit:digit2|digit[2][29]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[2][25]" merged with LATCH primitive "digit:digit2|digit[2][29]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[2][19]" merged with LATCH primitive "digit:digit2|digit[2][18]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[2][17]" merged with LATCH primitive "digit:digit2|digit[2][18]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[2][16]" merged with LATCH primitive "digit:digit2|digit[2][18]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[2][15]" merged with LATCH primitive "digit:digit2|digit[2][18]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[3][24]" merged with LATCH primitive "digit:digit2|digit[3][23]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[3][22]" merged with LATCH primitive "digit:digit2|digit[3][23]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[3][21]" merged with LATCH primitive "digit:digit2|digit[3][23]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[3][20]" merged with LATCH primitive "digit:digit2|digit[3][23]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[3][18]" merged with LATCH primitive "digit:digit2|digit[3][19]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[3][17]" merged with LATCH primitive "digit:digit2|digit[3][19]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[3][16]" merged with LATCH primitive "digit:digit2|digit[3][19]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[3][15]" merged with LATCH primitive "digit:digit2|digit[3][19]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[3][29]" merged with LATCH primitive "digit:digit2|digit[3][27]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[3][28]" merged with LATCH primitive "digit:digit2|digit[3][27]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[3][26]" merged with LATCH primitive "digit:digit2|digit[3][27]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[3][25]" merged with LATCH primitive "digit:digit2|digit[3][27]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[3][13]" merged with LATCH primitive "digit:digit2|digit[3][14]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[3][12]" merged with LATCH primitive "digit:digit2|digit[3][14]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[3][11]" merged with LATCH primitive "digit:digit2|digit[3][14]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[3][10]" merged with LATCH primitive "digit:digit2|digit[3][14]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[3][4]" merged with LATCH primitive "digit:digit2|digit[3][2]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[3][3]" merged with LATCH primitive "digit:digit2|digit[3][2]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[3][1]" merged with LATCH primitive "digit:digit2|digit[3][2]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[3][0]" merged with LATCH primitive "digit:digit2|digit[3][2]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[3][8]" merged with LATCH primitive "digit:digit2|digit[3][9]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[3][7]" merged with LATCH primitive "digit:digit2|digit[3][9]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[3][6]" merged with LATCH primitive "digit:digit2|digit[3][9]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[3][5]" merged with LATCH primitive "digit:digit2|digit[3][9]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[1][9]" merged with LATCH primitive "digit:digit2|digit[1][6]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[1][8]" merged with LATCH primitive "digit:digit2|digit[1][6]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[1][7]" merged with LATCH primitive "digit:digit2|digit[1][6]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[1][5]" merged with LATCH primitive "digit:digit2|digit[1][6]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[0][24]" merged with LATCH primitive "digit:digit2|digit[1][0]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[0][23]" merged with LATCH primitive "digit:digit2|digit[1][0]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[0][22]" merged with LATCH primitive "digit:digit2|digit[1][0]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[0][21]" merged with LATCH primitive "digit:digit2|digit[1][0]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[0][20]" merged with LATCH primitive "digit:digit2|digit[1][0]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[1][4]" merged with LATCH primitive "digit:digit2|digit[1][0]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[1][3]" merged with LATCH primitive "digit:digit2|digit[1][0]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[1][2]" merged with LATCH primitive "digit:digit2|digit[1][0]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[1][1]" merged with LATCH primitive "digit:digit2|digit[1][0]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[1][14]" merged with LATCH primitive "digit:digit2|digit[1][11]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[1][13]" merged with LATCH primitive "digit:digit2|digit[1][11]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[1][12]" merged with LATCH primitive "digit:digit2|digit[1][11]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[1][10]" merged with LATCH primitive "digit:digit2|digit[1][11]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[1][19]" merged with LATCH primitive "digit:digit2|digit[1][15]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[1][18]" merged with LATCH primitive "digit:digit2|digit[1][15]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[1][17]" merged with LATCH primitive "digit:digit2|digit[1][15]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[1][16]" merged with LATCH primitive "digit:digit2|digit[1][15]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[0][18]" merged with LATCH primitive "digit:digit2|digit[0][19]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[0][17]" merged with LATCH primitive "digit:digit2|digit[0][19]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[0][16]" merged with LATCH primitive "digit:digit2|digit[0][19]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[0][15]" merged with LATCH primitive "digit:digit2|digit[0][19]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[0][29]" merged with LATCH primitive "digit:digit2|digit[0][27]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[0][28]" merged with LATCH primitive "digit:digit2|digit[0][27]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[0][26]" merged with LATCH primitive "digit:digit2|digit[0][27]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[0][25]" merged with LATCH primitive "digit:digit2|digit[0][27]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[0][13]" merged with LATCH primitive "digit:digit2|digit[0][14]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[0][12]" merged with LATCH primitive "digit:digit2|digit[0][14]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[0][11]" merged with LATCH primitive "digit:digit2|digit[0][14]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[0][10]" merged with LATCH primitive "digit:digit2|digit[0][14]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[0][4]" merged with LATCH primitive "digit:digit2|digit[0][2]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[0][3]" merged with LATCH primitive "digit:digit2|digit[0][2]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[0][1]" merged with LATCH primitive "digit:digit2|digit[0][2]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[0][0]" merged with LATCH primitive "digit:digit2|digit[0][2]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[0][8]" merged with LATCH primitive "digit:digit2|digit[0][9]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[0][7]" merged with LATCH primitive "digit:digit2|digit[0][9]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[0][6]" merged with LATCH primitive "digit:digit2|digit[0][9]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit2|digit[0][5]" merged with LATCH primitive "digit:digit2|digit[0][9]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit1|digit[2][24]" merged with LATCH primitive "digit:digit1|digit[2][7]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit1|digit[2][23]" merged with LATCH primitive "digit:digit1|digit[2][7]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit1|digit[2][22]" merged with LATCH primitive "digit:digit1|digit[2][7]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit1|digit[2][21]" merged with LATCH primitive "digit:digit1|digit[2][7]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit1|digit[2][20]" merged with LATCH primitive "digit:digit1|digit[2][7]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit1|digit[2][9]" merged with LATCH primitive "digit:digit1|digit[2][7]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit1|digit[2][8]" merged with LATCH primitive "digit:digit1|digit[2][7]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit1|digit[2][6]" merged with LATCH primitive "digit:digit1|digit[2][7]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit1|digit[2][5]" merged with LATCH primitive "digit:digit1|digit[2][7]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit1|digit[2][14]" merged with LATCH primitive "digit:digit1|digit[2][10]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit1|digit[2][13]" merged with LATCH primitive "digit:digit1|digit[2][10]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit1|digit[2][12]" merged with LATCH primitive "digit:digit1|digit[2][10]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit1|digit[2][11]" merged with LATCH primitive "digit:digit1|digit[2][10]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit1|digit[1][29]" merged with LATCH primitive "digit:digit1|digit[2][29]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit1|digit[1][28]" merged with LATCH primitive "digit:digit1|digit[2][29]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit1|digit[1][27]" merged with LATCH primitive "digit:digit1|digit[2][29]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit1|digit[1][26]" merged with LATCH primitive "digit:digit1|digit[2][29]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit1|digit[1][25]" merged with LATCH primitive "digit:digit1|digit[2][29]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit1|digit[2][28]" merged with LATCH primitive "digit:digit1|digit[2][29]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit1|digit[2][27]" merged with LATCH primitive "digit:digit1|digit[2][29]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit1|digit[2][26]" merged with LATCH primitive "digit:digit1|digit[2][29]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit1|digit[2][25]" merged with LATCH primitive "digit:digit1|digit[2][29]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit1|digit[2][19]" merged with LATCH primitive "digit:digit1|digit[2][18]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit1|digit[2][17]" merged with LATCH primitive "digit:digit1|digit[2][18]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit1|digit[2][16]" merged with LATCH primitive "digit:digit1|digit[2][18]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit1|digit[2][15]" merged with LATCH primitive "digit:digit1|digit[2][18]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit1|digit[3][24]" merged with LATCH primitive "digit:digit1|digit[3][23]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit1|digit[3][22]" merged with LATCH primitive "digit:digit1|digit[3][23]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit1|digit[3][21]" merged with LATCH primitive "digit:digit1|digit[3][23]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit1|digit[3][20]" merged with LATCH primitive "digit:digit1|digit[3][23]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit1|digit[3][18]" merged with LATCH primitive "digit:digit1|digit[3][19]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit1|digit[3][17]" merged with LATCH primitive "digit:digit1|digit[3][19]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit1|digit[3][16]" merged with LATCH primitive "digit:digit1|digit[3][19]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit1|digit[3][15]" merged with LATCH primitive "digit:digit1|digit[3][19]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit1|digit[3][29]" merged with LATCH primitive "digit:digit1|digit[3][27]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit1|digit[3][28]" merged with LATCH primitive "digit:digit1|digit[3][27]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit1|digit[3][26]" merged with LATCH primitive "digit:digit1|digit[3][27]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit1|digit[3][25]" merged with LATCH primitive "digit:digit1|digit[3][27]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit1|digit[3][13]" merged with LATCH primitive "digit:digit1|digit[3][14]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit1|digit[3][12]" merged with LATCH primitive "digit:digit1|digit[3][14]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit1|digit[3][11]" merged with LATCH primitive "digit:digit1|digit[3][14]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit1|digit[3][10]" merged with LATCH primitive "digit:digit1|digit[3][14]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit1|digit[3][4]" merged with LATCH primitive "digit:digit1|digit[3][2]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit1|digit[3][3]" merged with LATCH primitive "digit:digit1|digit[3][2]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit1|digit[3][1]" merged with LATCH primitive "digit:digit1|digit[3][2]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit1|digit[3][0]" merged with LATCH primitive "digit:digit1|digit[3][2]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit1|digit[3][8]" merged with LATCH primitive "digit:digit1|digit[3][9]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit1|digit[3][7]" merged with LATCH primitive "digit:digit1|digit[3][9]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit1|digit[3][6]" merged with LATCH primitive "digit:digit1|digit[3][9]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit1|digit[3][5]" merged with LATCH primitive "digit:digit1|digit[3][9]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit1|digit[1][9]" merged with LATCH primitive "digit:digit1|digit[1][6]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit1|digit[1][8]" merged with LATCH primitive "digit:digit1|digit[1][6]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit1|digit[1][7]" merged with LATCH primitive "digit:digit1|digit[1][6]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit1|digit[1][5]" merged with LATCH primitive "digit:digit1|digit[1][6]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit1|digit[0][24]" merged with LATCH primitive "digit:digit1|digit[1][0]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit1|digit[0][23]" merged with LATCH primitive "digit:digit1|digit[1][0]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit1|digit[0][22]" merged with LATCH primitive "digit:digit1|digit[1][0]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit1|digit[0][21]" merged with LATCH primitive "digit:digit1|digit[1][0]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit1|digit[0][20]" merged with LATCH primitive "digit:digit1|digit[1][0]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit1|digit[1][4]" merged with LATCH primitive "digit:digit1|digit[1][0]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit1|digit[1][3]" merged with LATCH primitive "digit:digit1|digit[1][0]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit1|digit[1][2]" merged with LATCH primitive "digit:digit1|digit[1][0]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit1|digit[1][1]" merged with LATCH primitive "digit:digit1|digit[1][0]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit1|digit[1][14]" merged with LATCH primitive "digit:digit1|digit[1][11]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit1|digit[1][13]" merged with LATCH primitive "digit:digit1|digit[1][11]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit1|digit[1][12]" merged with LATCH primitive "digit:digit1|digit[1][11]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit1|digit[1][10]" merged with LATCH primitive "digit:digit1|digit[1][11]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit1|digit[1][19]" merged with LATCH primitive "digit:digit1|digit[1][15]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit1|digit[1][18]" merged with LATCH primitive "digit:digit1|digit[1][15]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit1|digit[1][17]" merged with LATCH primitive "digit:digit1|digit[1][15]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit1|digit[1][16]" merged with LATCH primitive "digit:digit1|digit[1][15]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit1|digit[0][18]" merged with LATCH primitive "digit:digit1|digit[0][19]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit1|digit[0][17]" merged with LATCH primitive "digit:digit1|digit[0][19]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit1|digit[0][16]" merged with LATCH primitive "digit:digit1|digit[0][19]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit1|digit[0][15]" merged with LATCH primitive "digit:digit1|digit[0][19]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit1|digit[0][29]" merged with LATCH primitive "digit:digit1|digit[0][27]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit1|digit[0][28]" merged with LATCH primitive "digit:digit1|digit[0][27]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit1|digit[0][26]" merged with LATCH primitive "digit:digit1|digit[0][27]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit1|digit[0][25]" merged with LATCH primitive "digit:digit1|digit[0][27]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit1|digit[0][13]" merged with LATCH primitive "digit:digit1|digit[0][14]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit1|digit[0][12]" merged with LATCH primitive "digit:digit1|digit[0][14]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit1|digit[0][11]" merged with LATCH primitive "digit:digit1|digit[0][14]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit1|digit[0][10]" merged with LATCH primitive "digit:digit1|digit[0][14]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit1|digit[0][4]" merged with LATCH primitive "digit:digit1|digit[0][2]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit1|digit[0][3]" merged with LATCH primitive "digit:digit1|digit[0][2]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit1|digit[0][1]" merged with LATCH primitive "digit:digit1|digit[0][2]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit1|digit[0][0]" merged with LATCH primitive "digit:digit1|digit[0][2]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit1|digit[0][8]" merged with LATCH primitive "digit:digit1|digit[0][9]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit1|digit[0][7]" merged with LATCH primitive "digit:digit1|digit[0][9]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit1|digit[0][6]" merged with LATCH primitive "digit:digit1|digit[0][9]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit1|digit[0][5]" merged with LATCH primitive "digit:digit1|digit[0][9]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[2][24]" merged with LATCH primitive "digit:digit6|digit[2][6]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[2][23]" merged with LATCH primitive "digit:digit6|digit[2][6]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[2][22]" merged with LATCH primitive "digit:digit6|digit[2][6]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[2][21]" merged with LATCH primitive "digit:digit6|digit[2][6]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[2][20]" merged with LATCH primitive "digit:digit6|digit[2][6]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[2][9]" merged with LATCH primitive "digit:digit6|digit[2][6]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[2][8]" merged with LATCH primitive "digit:digit6|digit[2][6]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[2][7]" merged with LATCH primitive "digit:digit6|digit[2][6]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[2][5]" merged with LATCH primitive "digit:digit6|digit[2][6]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[2][14]" merged with LATCH primitive "digit:digit6|digit[2][11]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[2][13]" merged with LATCH primitive "digit:digit6|digit[2][11]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[2][12]" merged with LATCH primitive "digit:digit6|digit[2][11]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[2][10]" merged with LATCH primitive "digit:digit6|digit[2][11]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[1][29]" merged with LATCH primitive "digit:digit6|digit[2][29]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[1][28]" merged with LATCH primitive "digit:digit6|digit[2][29]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[1][27]" merged with LATCH primitive "digit:digit6|digit[2][29]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[1][26]" merged with LATCH primitive "digit:digit6|digit[2][29]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[1][25]" merged with LATCH primitive "digit:digit6|digit[2][29]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[2][28]" merged with LATCH primitive "digit:digit6|digit[2][29]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[2][27]" merged with LATCH primitive "digit:digit6|digit[2][29]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[2][26]" merged with LATCH primitive "digit:digit6|digit[2][29]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[2][25]" merged with LATCH primitive "digit:digit6|digit[2][29]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[2][18]" merged with LATCH primitive "digit:digit6|digit[2][19]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[2][17]" merged with LATCH primitive "digit:digit6|digit[2][19]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[2][16]" merged with LATCH primitive "digit:digit6|digit[2][19]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[2][15]" merged with LATCH primitive "digit:digit6|digit[2][19]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[3][19]" merged with LATCH primitive "digit:digit6|digit[3][18]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[3][17]" merged with LATCH primitive "digit:digit6|digit[3][18]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[3][16]" merged with LATCH primitive "digit:digit6|digit[3][18]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[3][15]" merged with LATCH primitive "digit:digit6|digit[3][18]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[3][24]" merged with LATCH primitive "digit:digit6|digit[3][22]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[3][23]" merged with LATCH primitive "digit:digit6|digit[3][22]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[3][21]" merged with LATCH primitive "digit:digit6|digit[3][22]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[3][20]" merged with LATCH primitive "digit:digit6|digit[3][22]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[3][29]" merged with LATCH primitive "digit:digit6|digit[3][26]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[3][28]" merged with LATCH primitive "digit:digit6|digit[3][26]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[3][27]" merged with LATCH primitive "digit:digit6|digit[3][26]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[3][25]" merged with LATCH primitive "digit:digit6|digit[3][26]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[3][13]" merged with LATCH primitive "digit:digit6|digit[3][14]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[3][12]" merged with LATCH primitive "digit:digit6|digit[3][14]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[3][11]" merged with LATCH primitive "digit:digit6|digit[3][14]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[3][10]" merged with LATCH primitive "digit:digit6|digit[3][14]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[3][4]" merged with LATCH primitive "digit:digit6|digit[3][0]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[3][3]" merged with LATCH primitive "digit:digit6|digit[3][0]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[3][2]" merged with LATCH primitive "digit:digit6|digit[3][0]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[3][1]" merged with LATCH primitive "digit:digit6|digit[3][0]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[3][8]" merged with LATCH primitive "digit:digit6|digit[3][9]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[3][7]" merged with LATCH primitive "digit:digit6|digit[3][9]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[3][6]" merged with LATCH primitive "digit:digit6|digit[3][9]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[3][5]" merged with LATCH primitive "digit:digit6|digit[3][9]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[1][9]" merged with LATCH primitive "digit:digit6|digit[1][7]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[1][8]" merged with LATCH primitive "digit:digit6|digit[1][7]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[1][6]" merged with LATCH primitive "digit:digit6|digit[1][7]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[1][5]" merged with LATCH primitive "digit:digit6|digit[1][7]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[0][24]" merged with LATCH primitive "digit:digit6|digit[1][3]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[0][23]" merged with LATCH primitive "digit:digit6|digit[1][3]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[0][22]" merged with LATCH primitive "digit:digit6|digit[1][3]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[0][21]" merged with LATCH primitive "digit:digit6|digit[1][3]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[0][20]" merged with LATCH primitive "digit:digit6|digit[1][3]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[1][4]" merged with LATCH primitive "digit:digit6|digit[1][3]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[1][2]" merged with LATCH primitive "digit:digit6|digit[1][3]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[1][1]" merged with LATCH primitive "digit:digit6|digit[1][3]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[1][0]" merged with LATCH primitive "digit:digit6|digit[1][3]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[1][14]" merged with LATCH primitive "digit:digit6|digit[1][10]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[1][13]" merged with LATCH primitive "digit:digit6|digit[1][10]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[1][12]" merged with LATCH primitive "digit:digit6|digit[1][10]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[1][11]" merged with LATCH primitive "digit:digit6|digit[1][10]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[1][19]" merged with LATCH primitive "digit:digit6|digit[1][15]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[1][18]" merged with LATCH primitive "digit:digit6|digit[1][15]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[1][17]" merged with LATCH primitive "digit:digit6|digit[1][15]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[1][16]" merged with LATCH primitive "digit:digit6|digit[1][15]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[0][19]" merged with LATCH primitive "digit:digit6|digit[0][18]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[0][17]" merged with LATCH primitive "digit:digit6|digit[0][18]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[0][16]" merged with LATCH primitive "digit:digit6|digit[0][18]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[0][15]" merged with LATCH primitive "digit:digit6|digit[0][18]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[0][29]" merged with LATCH primitive "digit:digit6|digit[0][26]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[0][28]" merged with LATCH primitive "digit:digit6|digit[0][26]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[0][27]" merged with LATCH primitive "digit:digit6|digit[0][26]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[0][25]" merged with LATCH primitive "digit:digit6|digit[0][26]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[0][13]" merged with LATCH primitive "digit:digit6|digit[0][14]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[0][12]" merged with LATCH primitive "digit:digit6|digit[0][14]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[0][11]" merged with LATCH primitive "digit:digit6|digit[0][14]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[0][10]" merged with LATCH primitive "digit:digit6|digit[0][14]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[0][4]" merged with LATCH primitive "digit:digit6|digit[0][0]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[0][3]" merged with LATCH primitive "digit:digit6|digit[0][0]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[0][2]" merged with LATCH primitive "digit:digit6|digit[0][0]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[0][1]" merged with LATCH primitive "digit:digit6|digit[0][0]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[0][8]" merged with LATCH primitive "digit:digit6|digit[0][9]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[0][7]" merged with LATCH primitive "digit:digit6|digit[0][9]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[0][6]" merged with LATCH primitive "digit:digit6|digit[0][9]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit6|digit[0][5]" merged with LATCH primitive "digit:digit6|digit[0][9]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[2][24]" merged with LATCH primitive "digit:digit5|digit[2][7]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[2][23]" merged with LATCH primitive "digit:digit5|digit[2][7]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[2][22]" merged with LATCH primitive "digit:digit5|digit[2][7]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[2][21]" merged with LATCH primitive "digit:digit5|digit[2][7]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[2][20]" merged with LATCH primitive "digit:digit5|digit[2][7]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[2][9]" merged with LATCH primitive "digit:digit5|digit[2][7]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[2][8]" merged with LATCH primitive "digit:digit5|digit[2][7]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[2][6]" merged with LATCH primitive "digit:digit5|digit[2][7]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[2][5]" merged with LATCH primitive "digit:digit5|digit[2][7]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[2][14]" merged with LATCH primitive "digit:digit5|digit[2][10]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[2][13]" merged with LATCH primitive "digit:digit5|digit[2][10]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[2][12]" merged with LATCH primitive "digit:digit5|digit[2][10]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[2][11]" merged with LATCH primitive "digit:digit5|digit[2][10]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[1][29]" merged with LATCH primitive "digit:digit5|digit[2][29]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[1][28]" merged with LATCH primitive "digit:digit5|digit[2][29]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[1][27]" merged with LATCH primitive "digit:digit5|digit[2][29]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[1][26]" merged with LATCH primitive "digit:digit5|digit[2][29]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[1][25]" merged with LATCH primitive "digit:digit5|digit[2][29]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[2][28]" merged with LATCH primitive "digit:digit5|digit[2][29]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[2][27]" merged with LATCH primitive "digit:digit5|digit[2][29]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[2][26]" merged with LATCH primitive "digit:digit5|digit[2][29]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[2][25]" merged with LATCH primitive "digit:digit5|digit[2][29]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[2][19]" merged with LATCH primitive "digit:digit5|digit[2][18]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[2][17]" merged with LATCH primitive "digit:digit5|digit[2][18]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[2][16]" merged with LATCH primitive "digit:digit5|digit[2][18]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[2][15]" merged with LATCH primitive "digit:digit5|digit[2][18]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[3][24]" merged with LATCH primitive "digit:digit5|digit[3][23]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[3][22]" merged with LATCH primitive "digit:digit5|digit[3][23]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[3][21]" merged with LATCH primitive "digit:digit5|digit[3][23]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[3][20]" merged with LATCH primitive "digit:digit5|digit[3][23]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[3][18]" merged with LATCH primitive "digit:digit5|digit[3][19]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[3][17]" merged with LATCH primitive "digit:digit5|digit[3][19]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[3][16]" merged with LATCH primitive "digit:digit5|digit[3][19]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[3][15]" merged with LATCH primitive "digit:digit5|digit[3][19]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[3][29]" merged with LATCH primitive "digit:digit5|digit[3][27]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[3][28]" merged with LATCH primitive "digit:digit5|digit[3][27]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[3][26]" merged with LATCH primitive "digit:digit5|digit[3][27]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[3][25]" merged with LATCH primitive "digit:digit5|digit[3][27]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[3][13]" merged with LATCH primitive "digit:digit5|digit[3][14]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[3][12]" merged with LATCH primitive "digit:digit5|digit[3][14]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[3][11]" merged with LATCH primitive "digit:digit5|digit[3][14]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[3][10]" merged with LATCH primitive "digit:digit5|digit[3][14]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[3][4]" merged with LATCH primitive "digit:digit5|digit[3][2]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[3][3]" merged with LATCH primitive "digit:digit5|digit[3][2]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[3][1]" merged with LATCH primitive "digit:digit5|digit[3][2]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[3][0]" merged with LATCH primitive "digit:digit5|digit[3][2]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[3][8]" merged with LATCH primitive "digit:digit5|digit[3][9]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[3][7]" merged with LATCH primitive "digit:digit5|digit[3][9]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[3][6]" merged with LATCH primitive "digit:digit5|digit[3][9]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[3][5]" merged with LATCH primitive "digit:digit5|digit[3][9]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[1][9]" merged with LATCH primitive "digit:digit5|digit[1][6]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[1][8]" merged with LATCH primitive "digit:digit5|digit[1][6]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[1][7]" merged with LATCH primitive "digit:digit5|digit[1][6]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[1][5]" merged with LATCH primitive "digit:digit5|digit[1][6]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[0][24]" merged with LATCH primitive "digit:digit5|digit[1][0]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[0][23]" merged with LATCH primitive "digit:digit5|digit[1][0]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[0][22]" merged with LATCH primitive "digit:digit5|digit[1][0]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[0][21]" merged with LATCH primitive "digit:digit5|digit[1][0]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[0][20]" merged with LATCH primitive "digit:digit5|digit[1][0]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[1][4]" merged with LATCH primitive "digit:digit5|digit[1][0]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[1][3]" merged with LATCH primitive "digit:digit5|digit[1][0]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[1][2]" merged with LATCH primitive "digit:digit5|digit[1][0]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[1][1]" merged with LATCH primitive "digit:digit5|digit[1][0]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[1][14]" merged with LATCH primitive "digit:digit5|digit[1][11]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[1][13]" merged with LATCH primitive "digit:digit5|digit[1][11]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[1][12]" merged with LATCH primitive "digit:digit5|digit[1][11]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[1][10]" merged with LATCH primitive "digit:digit5|digit[1][11]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[1][19]" merged with LATCH primitive "digit:digit5|digit[1][15]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[1][18]" merged with LATCH primitive "digit:digit5|digit[1][15]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[1][17]" merged with LATCH primitive "digit:digit5|digit[1][15]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[1][16]" merged with LATCH primitive "digit:digit5|digit[1][15]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[0][18]" merged with LATCH primitive "digit:digit5|digit[0][19]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[0][17]" merged with LATCH primitive "digit:digit5|digit[0][19]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[0][16]" merged with LATCH primitive "digit:digit5|digit[0][19]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[0][15]" merged with LATCH primitive "digit:digit5|digit[0][19]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[0][29]" merged with LATCH primitive "digit:digit5|digit[0][27]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[0][28]" merged with LATCH primitive "digit:digit5|digit[0][27]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[0][26]" merged with LATCH primitive "digit:digit5|digit[0][27]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[0][25]" merged with LATCH primitive "digit:digit5|digit[0][27]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[0][13]" merged with LATCH primitive "digit:digit5|digit[0][14]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[0][12]" merged with LATCH primitive "digit:digit5|digit[0][14]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[0][11]" merged with LATCH primitive "digit:digit5|digit[0][14]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[0][10]" merged with LATCH primitive "digit:digit5|digit[0][14]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[0][4]" merged with LATCH primitive "digit:digit5|digit[0][3]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[0][2]" merged with LATCH primitive "digit:digit5|digit[0][3]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[0][1]" merged with LATCH primitive "digit:digit5|digit[0][3]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[0][0]" merged with LATCH primitive "digit:digit5|digit[0][3]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[0][8]" merged with LATCH primitive "digit:digit5|digit[0][9]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[0][7]" merged with LATCH primitive "digit:digit5|digit[0][9]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[0][6]" merged with LATCH primitive "digit:digit5|digit[0][9]" File: N:/tm373proj/digit.v Line: 8
    Info (13026): Duplicate LATCH primitive "digit:digit5|digit[0][5]" merged with LATCH primitive "digit:digit5|digit[0][9]" File: N:/tm373proj/digit.v Line: 8
Warning (13012): Latch digit:digit4|digit[2][6] has unsafe behavior File: N:/tm373proj/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal lpm_divide:Div2|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|add_sub_12_result_int[8]~synth File: N:/tm373proj/db/alt_u_div_e7f.tdf Line: 47
Warning (13012): Latch digit:digit4|digit[2][11] has unsafe behavior File: N:/tm373proj/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal lpm_divide:Div2|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|add_sub_12_result_int[8]~synth File: N:/tm373proj/db/alt_u_div_e7f.tdf Line: 47
Warning (13012): Latch digit:digit4|digit[2][29] has unsafe behavior File: N:/tm373proj/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal lpm_divide:Div2|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|add_sub_13_result_int[8]~synth File: N:/tm373proj/db/alt_u_div_e7f.tdf Line: 52
Warning (13012): Latch digit:digit4|digit[2][19] has unsafe behavior File: N:/tm373proj/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal lpm_divide:Div2|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|add_sub_14_result_int[8]~synth File: N:/tm373proj/db/alt_u_div_e7f.tdf Line: 57
Warning (13012): Latch digit:digit4|digit[3][18] has unsafe behavior File: N:/tm373proj/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal lpm_divide:Div2|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|add_sub_14_result_int[8]~synth File: N:/tm373proj/db/alt_u_div_e7f.tdf Line: 57
Warning (13012): Latch digit:digit4|digit[3][22] has unsafe behavior File: N:/tm373proj/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal lpm_divide:Div2|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|add_sub_14_result_int[8]~synth File: N:/tm373proj/db/alt_u_div_e7f.tdf Line: 57
Warning (13012): Latch digit:digit4|digit[3][26] has unsafe behavior File: N:/tm373proj/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal lpm_divide:Div2|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|add_sub_14_result_int[8]~synth File: N:/tm373proj/db/alt_u_div_e7f.tdf Line: 57
Warning (13012): Latch digit:digit4|digit[3][14] has unsafe behavior File: N:/tm373proj/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal lpm_divide:Div2|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|add_sub_14_result_int[8]~synth File: N:/tm373proj/db/alt_u_div_e7f.tdf Line: 57
Warning (13012): Latch digit:digit4|digit[3][0] has unsafe behavior File: N:/tm373proj/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal lpm_divide:Div2|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|add_sub_13_result_int[8]~synth File: N:/tm373proj/db/alt_u_div_e7f.tdf Line: 52
Warning (13012): Latch digit:digit4|digit[3][9] has unsafe behavior File: N:/tm373proj/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal lpm_divide:Div2|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|add_sub_12_result_int[8]~synth File: N:/tm373proj/db/alt_u_div_e7f.tdf Line: 47
Warning (13012): Latch digit:digit4|digit[1][7] has unsafe behavior File: N:/tm373proj/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal lpm_divide:Div2|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|add_sub_14_result_int[8]~synth File: N:/tm373proj/db/alt_u_div_e7f.tdf Line: 57
Warning (13012): Latch digit:digit4|digit[1][3] has unsafe behavior File: N:/tm373proj/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal lpm_divide:Div2|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|add_sub_14_result_int[8]~synth File: N:/tm373proj/db/alt_u_div_e7f.tdf Line: 57
Warning (13012): Latch digit:digit4|digit[1][10] has unsafe behavior File: N:/tm373proj/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal lpm_divide:Div2|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|add_sub_14_result_int[8]~synth File: N:/tm373proj/db/alt_u_div_e7f.tdf Line: 57
Warning (13012): Latch digit:digit4|digit[1][15] has unsafe behavior File: N:/tm373proj/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal lpm_divide:Div2|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|add_sub_13_result_int[8]~synth File: N:/tm373proj/db/alt_u_div_e7f.tdf Line: 52
Warning (13012): Latch digit:digit4|digit[0][18] has unsafe behavior File: N:/tm373proj/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal lpm_divide:Div2|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|add_sub_13_result_int[8]~synth File: N:/tm373proj/db/alt_u_div_e7f.tdf Line: 52
Warning (13012): Latch digit:digit4|digit[0][26] has unsafe behavior File: N:/tm373proj/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal lpm_divide:Div2|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|add_sub_14_result_int[8]~synth File: N:/tm373proj/db/alt_u_div_e7f.tdf Line: 57
Warning (13012): Latch digit:digit4|digit[0][14] has unsafe behavior File: N:/tm373proj/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal lpm_divide:Div2|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|add_sub_14_result_int[8]~synth File: N:/tm373proj/db/alt_u_div_e7f.tdf Line: 57
Warning (13012): Latch digit:digit4|digit[0][0] has unsafe behavior File: N:/tm373proj/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal lpm_divide:Div2|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|add_sub_13_result_int[8]~synth File: N:/tm373proj/db/alt_u_div_e7f.tdf Line: 52
Warning (13012): Latch digit:digit4|digit[0][9] has unsafe behavior File: N:/tm373proj/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal lpm_divide:Div2|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|add_sub_14_result_int[8]~synth File: N:/tm373proj/db/alt_u_div_e7f.tdf Line: 57
Warning (13012): Latch digit:digit3|digit[2][6] has unsafe behavior File: N:/tm373proj/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal UART:uart_inst|lidar_x_lower[1] File: N:/tm373proj/UART.v Line: 78
Warning (13012): Latch digit:digit3|digit[2][11] has unsafe behavior File: N:/tm373proj/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal UART:uart_inst|lidar_x_lower[3] File: N:/tm373proj/UART.v Line: 78
Warning (13012): Latch digit:digit3|digit[2][29] has unsafe behavior File: N:/tm373proj/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal UART:uart_inst|lidar_x_lower[1] File: N:/tm373proj/UART.v Line: 78
Warning (13012): Latch digit:digit3|digit[2][19] has unsafe behavior File: N:/tm373proj/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal UART:uart_inst|lidar_x_lower[1] File: N:/tm373proj/UART.v Line: 78
Warning (13012): Latch digit:digit3|digit[3][18] has unsafe behavior File: N:/tm373proj/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal UART:uart_inst|lidar_x_lower[1] File: N:/tm373proj/UART.v Line: 78
Warning (13012): Latch digit:digit3|digit[3][22] has unsafe behavior File: N:/tm373proj/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal UART:uart_inst|lidar_x_lower[1] File: N:/tm373proj/UART.v Line: 78
Warning (13012): Latch digit:digit3|digit[3][26] has unsafe behavior File: N:/tm373proj/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal UART:uart_inst|lidar_x_lower[1] File: N:/tm373proj/UART.v Line: 78
Warning (13012): Latch digit:digit3|digit[3][14] has unsafe behavior File: N:/tm373proj/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal UART:uart_inst|lidar_x_lower[1] File: N:/tm373proj/UART.v Line: 78
Warning (13012): Latch digit:digit3|digit[3][0] has unsafe behavior File: N:/tm373proj/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal UART:uart_inst|lidar_x_lower[1] File: N:/tm373proj/UART.v Line: 78
Warning (13012): Latch digit:digit3|digit[3][9] has unsafe behavior File: N:/tm373proj/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal UART:uart_inst|lidar_x_lower[1] File: N:/tm373proj/UART.v Line: 78
Warning (13012): Latch digit:digit3|digit[1][7] has unsafe behavior File: N:/tm373proj/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal UART:uart_inst|lidar_x_lower[1] File: N:/tm373proj/UART.v Line: 78
Warning (13012): Latch digit:digit3|digit[1][3] has unsafe behavior File: N:/tm373proj/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal UART:uart_inst|lidar_x_lower[1] File: N:/tm373proj/UART.v Line: 78
Warning (13012): Latch digit:digit3|digit[1][10] has unsafe behavior File: N:/tm373proj/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal UART:uart_inst|lidar_x_lower[1] File: N:/tm373proj/UART.v Line: 78
Warning (13012): Latch digit:digit3|digit[1][15] has unsafe behavior File: N:/tm373proj/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal UART:uart_inst|lidar_x_lower[1] File: N:/tm373proj/UART.v Line: 78
Warning (13012): Latch digit:digit3|digit[0][18] has unsafe behavior File: N:/tm373proj/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal UART:uart_inst|lidar_x_lower[1] File: N:/tm373proj/UART.v Line: 78
Warning (13012): Latch digit:digit3|digit[0][26] has unsafe behavior File: N:/tm373proj/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal UART:uart_inst|lidar_x_lower[1] File: N:/tm373proj/UART.v Line: 78
Warning (13012): Latch digit:digit3|digit[0][14] has unsafe behavior File: N:/tm373proj/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal UART:uart_inst|lidar_x_lower[1] File: N:/tm373proj/UART.v Line: 78
Warning (13012): Latch digit:digit3|digit[0][0] has unsafe behavior File: N:/tm373proj/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal UART:uart_inst|lidar_x_lower[2] File: N:/tm373proj/UART.v Line: 78
Warning (13012): Latch digit:digit3|digit[0][9] has unsafe behavior File: N:/tm373proj/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal UART:uart_inst|lidar_x_lower[1] File: N:/tm373proj/UART.v Line: 78
Warning (13012): Latch digit:digit2|digit[2][7] has unsafe behavior File: N:/tm373proj/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal lpm_divide:Div1|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider|add_sub_3_result_int[4]~synth File: N:/tm373proj/db/alt_u_div_84f.tdf Line: 42
Warning (13012): Latch digit:digit2|digit[2][10] has unsafe behavior File: N:/tm373proj/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal lpm_divide:Div1|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider|add_sub_3_result_int[4]~synth File: N:/tm373proj/db/alt_u_div_84f.tdf Line: 42
Warning (13012): Latch digit:digit2|digit[2][29] has unsafe behavior File: N:/tm373proj/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal lpm_divide:Div1|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider|add_sub_4_result_int[5]~synth File: N:/tm373proj/db/alt_u_div_84f.tdf Line: 47
Warning (13012): Latch digit:digit2|digit[2][18] has unsafe behavior File: N:/tm373proj/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal lpm_divide:Div1|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider|add_sub_5_result_int[5]~synth File: N:/tm373proj/db/alt_u_div_84f.tdf Line: 52
Warning (13012): Latch digit:digit2|digit[3][23] has unsafe behavior File: N:/tm373proj/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal lpm_divide:Div1|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider|add_sub_5_result_int[5]~synth File: N:/tm373proj/db/alt_u_div_84f.tdf Line: 52
Warning (13012): Latch digit:digit2|digit[3][19] has unsafe behavior File: N:/tm373proj/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal lpm_divide:Div1|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider|add_sub_5_result_int[5]~synth File: N:/tm373proj/db/alt_u_div_84f.tdf Line: 52
Warning (13012): Latch digit:digit2|digit[3][27] has unsafe behavior File: N:/tm373proj/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal lpm_divide:Div1|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider|add_sub_5_result_int[5]~synth File: N:/tm373proj/db/alt_u_div_84f.tdf Line: 52
Warning (13012): Latch digit:digit2|digit[3][14] has unsafe behavior File: N:/tm373proj/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal lpm_divide:Div1|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider|add_sub_5_result_int[5]~synth File: N:/tm373proj/db/alt_u_div_84f.tdf Line: 52
Warning (13012): Latch digit:digit2|digit[3][2] has unsafe behavior File: N:/tm373proj/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal lpm_divide:Div1|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider|add_sub_4_result_int[5]~synth File: N:/tm373proj/db/alt_u_div_84f.tdf Line: 47
Warning (13012): Latch digit:digit2|digit[3][9] has unsafe behavior File: N:/tm373proj/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal lpm_divide:Div1|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider|add_sub_3_result_int[4]~synth File: N:/tm373proj/db/alt_u_div_84f.tdf Line: 42
Warning (13012): Latch digit:digit2|digit[1][6] has unsafe behavior File: N:/tm373proj/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal lpm_divide:Div1|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider|add_sub_5_result_int[5]~synth File: N:/tm373proj/db/alt_u_div_84f.tdf Line: 52
Warning (13012): Latch digit:digit2|digit[1][0] has unsafe behavior File: N:/tm373proj/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal lpm_divide:Div1|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider|add_sub_5_result_int[5]~synth File: N:/tm373proj/db/alt_u_div_84f.tdf Line: 52
Warning (13012): Latch digit:digit2|digit[1][11] has unsafe behavior File: N:/tm373proj/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal lpm_divide:Div1|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider|add_sub_5_result_int[5]~synth File: N:/tm373proj/db/alt_u_div_84f.tdf Line: 52
Warning (13012): Latch digit:digit2|digit[1][15] has unsafe behavior File: N:/tm373proj/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal lpm_divide:Div1|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider|add_sub_4_result_int[5]~synth File: N:/tm373proj/db/alt_u_div_84f.tdf Line: 47
Warning (13012): Latch digit:digit2|digit[0][19] has unsafe behavior File: N:/tm373proj/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal lpm_divide:Div1|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider|add_sub_4_result_int[5]~synth File: N:/tm373proj/db/alt_u_div_84f.tdf Line: 47
Warning (13012): Latch digit:digit2|digit[0][27] has unsafe behavior File: N:/tm373proj/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal lpm_divide:Div1|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider|add_sub_5_result_int[5]~synth File: N:/tm373proj/db/alt_u_div_84f.tdf Line: 52
Warning (13012): Latch digit:digit2|digit[0][14] has unsafe behavior File: N:/tm373proj/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal lpm_divide:Div1|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider|add_sub_5_result_int[5]~synth File: N:/tm373proj/db/alt_u_div_84f.tdf Line: 52
Warning (13012): Latch digit:digit2|digit[0][2] has unsafe behavior File: N:/tm373proj/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal lpm_divide:Div1|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider|add_sub_4_result_int[5]~synth File: N:/tm373proj/db/alt_u_div_84f.tdf Line: 47
Warning (13012): Latch digit:digit2|digit[0][9] has unsafe behavior File: N:/tm373proj/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal lpm_divide:Div1|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider|add_sub_5_result_int[5]~synth File: N:/tm373proj/db/alt_u_div_84f.tdf Line: 52
Warning (13012): Latch digit:digit1|digit[2][7] has unsafe behavior File: N:/tm373proj/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|add_sub_12_result_int[8]~synth File: N:/tm373proj/db/alt_u_div_e7f.tdf Line: 47
Warning (13012): Latch digit:digit1|digit[2][10] has unsafe behavior File: N:/tm373proj/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|add_sub_12_result_int[8]~synth File: N:/tm373proj/db/alt_u_div_e7f.tdf Line: 47
Warning (13012): Latch digit:digit1|digit[2][29] has unsafe behavior File: N:/tm373proj/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|add_sub_13_result_int[8]~synth File: N:/tm373proj/db/alt_u_div_e7f.tdf Line: 52
Warning (13012): Latch digit:digit1|digit[2][18] has unsafe behavior File: N:/tm373proj/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|add_sub_14_result_int[8]~synth File: N:/tm373proj/db/alt_u_div_e7f.tdf Line: 57
Warning (13012): Latch digit:digit1|digit[3][23] has unsafe behavior File: N:/tm373proj/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|add_sub_14_result_int[8]~synth File: N:/tm373proj/db/alt_u_div_e7f.tdf Line: 57
Warning (13012): Latch digit:digit1|digit[3][19] has unsafe behavior File: N:/tm373proj/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|add_sub_14_result_int[8]~synth File: N:/tm373proj/db/alt_u_div_e7f.tdf Line: 57
Warning (13012): Latch digit:digit1|digit[3][27] has unsafe behavior File: N:/tm373proj/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|add_sub_14_result_int[8]~synth File: N:/tm373proj/db/alt_u_div_e7f.tdf Line: 57
Warning (13012): Latch digit:digit1|digit[3][14] has unsafe behavior File: N:/tm373proj/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|add_sub_14_result_int[8]~synth File: N:/tm373proj/db/alt_u_div_e7f.tdf Line: 57
Warning (13012): Latch digit:digit1|digit[3][2] has unsafe behavior File: N:/tm373proj/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|add_sub_13_result_int[8]~synth File: N:/tm373proj/db/alt_u_div_e7f.tdf Line: 52
Warning (13012): Latch digit:digit1|digit[3][9] has unsafe behavior File: N:/tm373proj/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|add_sub_12_result_int[8]~synth File: N:/tm373proj/db/alt_u_div_e7f.tdf Line: 47
Warning (13012): Latch digit:digit1|digit[1][6] has unsafe behavior File: N:/tm373proj/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|add_sub_14_result_int[8]~synth File: N:/tm373proj/db/alt_u_div_e7f.tdf Line: 57
Warning (13012): Latch digit:digit1|digit[1][0] has unsafe behavior File: N:/tm373proj/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|add_sub_14_result_int[8]~synth File: N:/tm373proj/db/alt_u_div_e7f.tdf Line: 57
Warning (13012): Latch digit:digit1|digit[1][11] has unsafe behavior File: N:/tm373proj/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|add_sub_14_result_int[8]~synth File: N:/tm373proj/db/alt_u_div_e7f.tdf Line: 57
Warning (13012): Latch digit:digit1|digit[1][15] has unsafe behavior File: N:/tm373proj/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|add_sub_13_result_int[8]~synth File: N:/tm373proj/db/alt_u_div_e7f.tdf Line: 52
Warning (13012): Latch digit:digit1|digit[0][19] has unsafe behavior File: N:/tm373proj/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|add_sub_13_result_int[8]~synth File: N:/tm373proj/db/alt_u_div_e7f.tdf Line: 52
Warning (13012): Latch digit:digit1|digit[0][27] has unsafe behavior File: N:/tm373proj/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|add_sub_14_result_int[8]~synth File: N:/tm373proj/db/alt_u_div_e7f.tdf Line: 57
Warning (13012): Latch digit:digit1|digit[0][14] has unsafe behavior File: N:/tm373proj/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|add_sub_14_result_int[8]~synth File: N:/tm373proj/db/alt_u_div_e7f.tdf Line: 57
Warning (13012): Latch digit:digit1|digit[0][2] has unsafe behavior File: N:/tm373proj/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|add_sub_13_result_int[8]~synth File: N:/tm373proj/db/alt_u_div_e7f.tdf Line: 52
Warning (13012): Latch digit:digit1|digit[0][9] has unsafe behavior File: N:/tm373proj/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|add_sub_14_result_int[8]~synth File: N:/tm373proj/db/alt_u_div_e7f.tdf Line: 57
Warning (13012): Latch digit:digit6|digit[2][6] has unsafe behavior File: N:/tm373proj/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal UART:uart_inst|lidar_y_lower[1] File: N:/tm373proj/UART.v Line: 78
Warning (13012): Latch digit:digit6|digit[2][11] has unsafe behavior File: N:/tm373proj/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal UART:uart_inst|lidar_y_lower[3] File: N:/tm373proj/UART.v Line: 78
Warning (13012): Latch digit:digit6|digit[2][29] has unsafe behavior File: N:/tm373proj/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal UART:uart_inst|lidar_y_lower[1] File: N:/tm373proj/UART.v Line: 78
Warning (13012): Latch digit:digit6|digit[2][19] has unsafe behavior File: N:/tm373proj/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal UART:uart_inst|lidar_y_lower[1] File: N:/tm373proj/UART.v Line: 78
Warning (13012): Latch digit:digit6|digit[3][18] has unsafe behavior File: N:/tm373proj/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal UART:uart_inst|lidar_y_lower[1] File: N:/tm373proj/UART.v Line: 78
Warning (13012): Latch digit:digit6|digit[3][22] has unsafe behavior File: N:/tm373proj/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal UART:uart_inst|lidar_y_lower[1] File: N:/tm373proj/UART.v Line: 78
Warning (13012): Latch digit:digit6|digit[3][26] has unsafe behavior File: N:/tm373proj/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal UART:uart_inst|lidar_y_lower[1] File: N:/tm373proj/UART.v Line: 78
Warning (13012): Latch digit:digit6|digit[3][14] has unsafe behavior File: N:/tm373proj/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal UART:uart_inst|lidar_y_lower[1] File: N:/tm373proj/UART.v Line: 78
Warning (13012): Latch digit:digit6|digit[3][0] has unsafe behavior File: N:/tm373proj/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal UART:uart_inst|lidar_y_lower[1] File: N:/tm373proj/UART.v Line: 78
Warning (13012): Latch digit:digit6|digit[3][9] has unsafe behavior File: N:/tm373proj/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal UART:uart_inst|lidar_y_lower[1] File: N:/tm373proj/UART.v Line: 78
Warning (13012): Latch digit:digit6|digit[1][7] has unsafe behavior File: N:/tm373proj/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal UART:uart_inst|lidar_y_lower[1] File: N:/tm373proj/UART.v Line: 78
Warning (13012): Latch digit:digit6|digit[1][3] has unsafe behavior File: N:/tm373proj/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal UART:uart_inst|lidar_y_lower[1] File: N:/tm373proj/UART.v Line: 78
Warning (13012): Latch digit:digit6|digit[1][10] has unsafe behavior File: N:/tm373proj/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal UART:uart_inst|lidar_y_lower[1] File: N:/tm373proj/UART.v Line: 78
Warning (13012): Latch digit:digit6|digit[1][15] has unsafe behavior File: N:/tm373proj/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal UART:uart_inst|lidar_y_lower[1] File: N:/tm373proj/UART.v Line: 78
Warning (13012): Latch digit:digit6|digit[0][18] has unsafe behavior File: N:/tm373proj/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal UART:uart_inst|lidar_y_lower[1] File: N:/tm373proj/UART.v Line: 78
Warning (13012): Latch digit:digit6|digit[0][26] has unsafe behavior File: N:/tm373proj/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal UART:uart_inst|lidar_y_lower[1] File: N:/tm373proj/UART.v Line: 78
Warning (13012): Latch digit:digit6|digit[0][14] has unsafe behavior File: N:/tm373proj/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal UART:uart_inst|lidar_y_lower[1] File: N:/tm373proj/UART.v Line: 78
Warning (13012): Latch digit:digit6|digit[0][0] has unsafe behavior File: N:/tm373proj/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal UART:uart_inst|lidar_y_lower[2] File: N:/tm373proj/UART.v Line: 78
Warning (13012): Latch digit:digit6|digit[0][9] has unsafe behavior File: N:/tm373proj/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal UART:uart_inst|lidar_y_lower[1] File: N:/tm373proj/UART.v Line: 78
Warning (13012): Latch digit:digit5|digit[2][7] has unsafe behavior File: N:/tm373proj/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal lpm_divide:Div3|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider|add_sub_3_result_int[4]~synth File: N:/tm373proj/db/alt_u_div_84f.tdf Line: 42
Warning (13012): Latch digit:digit5|digit[2][10] has unsafe behavior File: N:/tm373proj/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal lpm_divide:Div3|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider|add_sub_3_result_int[4]~synth File: N:/tm373proj/db/alt_u_div_84f.tdf Line: 42
Warning (13012): Latch digit:digit5|digit[2][29] has unsafe behavior File: N:/tm373proj/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal lpm_divide:Div3|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider|add_sub_4_result_int[5]~synth File: N:/tm373proj/db/alt_u_div_84f.tdf Line: 47
Warning (13012): Latch digit:digit5|digit[2][18] has unsafe behavior File: N:/tm373proj/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal lpm_divide:Div3|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider|add_sub_5_result_int[5]~synth File: N:/tm373proj/db/alt_u_div_84f.tdf Line: 52
Warning (13012): Latch digit:digit5|digit[3][23] has unsafe behavior File: N:/tm373proj/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal lpm_divide:Div3|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider|add_sub_5_result_int[5]~synth File: N:/tm373proj/db/alt_u_div_84f.tdf Line: 52
Warning (13012): Latch digit:digit5|digit[3][19] has unsafe behavior File: N:/tm373proj/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal lpm_divide:Div3|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider|add_sub_5_result_int[5]~synth File: N:/tm373proj/db/alt_u_div_84f.tdf Line: 52
Warning (13012): Latch digit:digit5|digit[3][27] has unsafe behavior File: N:/tm373proj/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal lpm_divide:Div3|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider|add_sub_5_result_int[5]~synth File: N:/tm373proj/db/alt_u_div_84f.tdf Line: 52
Warning (13012): Latch digit:digit5|digit[3][14] has unsafe behavior File: N:/tm373proj/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal lpm_divide:Div3|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider|add_sub_5_result_int[5]~synth File: N:/tm373proj/db/alt_u_div_84f.tdf Line: 52
Warning (13012): Latch digit:digit5|digit[3][2] has unsafe behavior File: N:/tm373proj/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal lpm_divide:Div3|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider|add_sub_4_result_int[5]~synth File: N:/tm373proj/db/alt_u_div_84f.tdf Line: 47
Warning (13012): Latch digit:digit5|digit[3][9] has unsafe behavior File: N:/tm373proj/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal lpm_divide:Div3|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider|add_sub_3_result_int[4]~synth File: N:/tm373proj/db/alt_u_div_84f.tdf Line: 42
Warning (13012): Latch digit:digit5|digit[1][6] has unsafe behavior File: N:/tm373proj/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal lpm_divide:Div3|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider|add_sub_5_result_int[5]~synth File: N:/tm373proj/db/alt_u_div_84f.tdf Line: 52
Warning (13012): Latch digit:digit5|digit[1][0] has unsafe behavior File: N:/tm373proj/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal lpm_divide:Div3|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider|add_sub_5_result_int[5]~synth File: N:/tm373proj/db/alt_u_div_84f.tdf Line: 52
Warning (13012): Latch digit:digit5|digit[1][11] has unsafe behavior File: N:/tm373proj/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal lpm_divide:Div3|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider|add_sub_5_result_int[5]~synth File: N:/tm373proj/db/alt_u_div_84f.tdf Line: 52
Warning (13012): Latch digit:digit5|digit[1][15] has unsafe behavior File: N:/tm373proj/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal lpm_divide:Div3|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider|add_sub_4_result_int[5]~synth File: N:/tm373proj/db/alt_u_div_84f.tdf Line: 47
Warning (13012): Latch digit:digit5|digit[0][19] has unsafe behavior File: N:/tm373proj/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal lpm_divide:Div3|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider|add_sub_4_result_int[5]~synth File: N:/tm373proj/db/alt_u_div_84f.tdf Line: 47
Warning (13012): Latch digit:digit5|digit[0][27] has unsafe behavior File: N:/tm373proj/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal lpm_divide:Div3|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider|add_sub_5_result_int[5]~synth File: N:/tm373proj/db/alt_u_div_84f.tdf Line: 52
Warning (13012): Latch digit:digit5|digit[0][14] has unsafe behavior File: N:/tm373proj/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal lpm_divide:Div3|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider|add_sub_5_result_int[5]~synth File: N:/tm373proj/db/alt_u_div_84f.tdf Line: 52
Warning (13012): Latch digit:digit5|digit[0][3] has unsafe behavior File: N:/tm373proj/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal lpm_divide:Div3|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider|add_sub_4_result_int[5]~synth File: N:/tm373proj/db/alt_u_div_84f.tdf Line: 47
Warning (13012): Latch digit:digit5|digit[0][9] has unsafe behavior File: N:/tm373proj/digit.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal lpm_divide:Div3|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider|add_sub_5_result_int[5]~synth File: N:/tm373proj/db/alt_u_div_84f.tdf Line: 52
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: N:/tm373proj/display.v Line: 11
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: N:/tm373proj/display.v Line: 11
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: N:/tm373proj/display.v Line: 11
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: N:/tm373proj/display.v Line: 11
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: N:/tm373proj/display.v Line: 11
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: N:/tm373proj/display.v Line: 11
Info (286030): Timing-Driven Synthesis is running
Info (17049): 6 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "lpm_divide:Mod2|lpm_divide_8bm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|add_sub_15_result_int[1]~14" File: N:/tm373proj/db/alt_u_div_e7f.tdf Line: 62
Info (144001): Generated suppressed messages file N:/tm373proj/output_files/display.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 38 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[1]" File: N:/tm373proj/display.v Line: 7
    Warning (15610): No output dependent on input pin "KEY[2]" File: N:/tm373proj/display.v Line: 7
    Warning (15610): No output dependent on input pin "KEY[3]" File: N:/tm373proj/display.v Line: 7
    Warning (15610): No output dependent on input pin "GPIO[1]" File: N:/tm373proj/display.v Line: 8
    Warning (15610): No output dependent on input pin "GPIO[2]" File: N:/tm373proj/display.v Line: 8
    Warning (15610): No output dependent on input pin "GPIO[3]" File: N:/tm373proj/display.v Line: 8
    Warning (15610): No output dependent on input pin "GPIO[4]" File: N:/tm373proj/display.v Line: 8
    Warning (15610): No output dependent on input pin "GPIO[5]" File: N:/tm373proj/display.v Line: 8
    Warning (15610): No output dependent on input pin "GPIO[6]" File: N:/tm373proj/display.v Line: 8
    Warning (15610): No output dependent on input pin "GPIO[7]" File: N:/tm373proj/display.v Line: 8
    Warning (15610): No output dependent on input pin "GPIO[8]" File: N:/tm373proj/display.v Line: 8
    Warning (15610): No output dependent on input pin "GPIO[9]" File: N:/tm373proj/display.v Line: 8
    Warning (15610): No output dependent on input pin "GPIO[10]" File: N:/tm373proj/display.v Line: 8
    Warning (15610): No output dependent on input pin "GPIO[11]" File: N:/tm373proj/display.v Line: 8
    Warning (15610): No output dependent on input pin "GPIO[12]" File: N:/tm373proj/display.v Line: 8
    Warning (15610): No output dependent on input pin "GPIO[13]" File: N:/tm373proj/display.v Line: 8
    Warning (15610): No output dependent on input pin "GPIO[14]" File: N:/tm373proj/display.v Line: 8
    Warning (15610): No output dependent on input pin "GPIO[15]" File: N:/tm373proj/display.v Line: 8
    Warning (15610): No output dependent on input pin "GPIO[16]" File: N:/tm373proj/display.v Line: 8
    Warning (15610): No output dependent on input pin "GPIO[17]" File: N:/tm373proj/display.v Line: 8
    Warning (15610): No output dependent on input pin "GPIO[18]" File: N:/tm373proj/display.v Line: 8
    Warning (15610): No output dependent on input pin "GPIO[19]" File: N:/tm373proj/display.v Line: 8
    Warning (15610): No output dependent on input pin "GPIO[20]" File: N:/tm373proj/display.v Line: 8
    Warning (15610): No output dependent on input pin "GPIO[21]" File: N:/tm373proj/display.v Line: 8
    Warning (15610): No output dependent on input pin "GPIO[22]" File: N:/tm373proj/display.v Line: 8
    Warning (15610): No output dependent on input pin "GPIO[23]" File: N:/tm373proj/display.v Line: 8
    Warning (15610): No output dependent on input pin "GPIO[24]" File: N:/tm373proj/display.v Line: 8
    Warning (15610): No output dependent on input pin "GPIO[25]" File: N:/tm373proj/display.v Line: 8
    Warning (15610): No output dependent on input pin "GPIO[26]" File: N:/tm373proj/display.v Line: 8
    Warning (15610): No output dependent on input pin "GPIO[27]" File: N:/tm373proj/display.v Line: 8
    Warning (15610): No output dependent on input pin "GPIO[28]" File: N:/tm373proj/display.v Line: 8
    Warning (15610): No output dependent on input pin "GPIO[29]" File: N:/tm373proj/display.v Line: 8
    Warning (15610): No output dependent on input pin "GPIO[30]" File: N:/tm373proj/display.v Line: 8
    Warning (15610): No output dependent on input pin "GPIO[31]" File: N:/tm373proj/display.v Line: 8
    Warning (15610): No output dependent on input pin "GPIO[32]" File: N:/tm373proj/display.v Line: 8
    Warning (15610): No output dependent on input pin "GPIO[33]" File: N:/tm373proj/display.v Line: 8
    Warning (15610): No output dependent on input pin "GPIO[34]" File: N:/tm373proj/display.v Line: 8
    Warning (15610): No output dependent on input pin "GPIO[35]" File: N:/tm373proj/display.v Line: 8
Info (21057): Implemented 3100 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 59 input pins
    Info (21059): Implemented 85 output pins
    Info (21061): Implemented 2951 logic cells
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 4 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 329 warnings
    Info: Peak virtual memory: 4862 megabytes
    Info: Processing ended: Mon Apr 21 21:39:52 2025
    Info: Elapsed time: 00:00:28
    Info: Total CPU time (on all processors): 00:00:35


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in N:/tm373proj/output_files/display.map.smsg.


