5 18 1fd81 3 4 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (ceq1.vcd) 2 -o (ceq1.cdd) 2 -v (ceq1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 ceq1.v 9 30 1 
2 1 13 13 13 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
1 a 1 11 1070004 1 0 0 0 1 17 0 1 0 0 0 0
1 b 2 11 1070007 1 0 0 0 1 17 0 1 0 0 0 0
1 c 3 11 107000a 1 0 0 0 1 17 0 1 0 0 0 0
4 1 1 0 0 1
3 1 main.u$0 "main.u$0" 0 ceq1.v 13 19 1 
2 2 14 14 14 50008 1 0 21004 0 0 1 16 0 0
2 3 14 14 14 10001 0 1 1410 0 0 1 1 a
2 4 14 14 14 10008 1 37 16 2 3
2 5 15 15 15 50008 1 0 21000 0 0 1 16 0 1
2 6 15 15 15 10001 0 1 1400 0 0 1 1 b
2 7 15 15 15 10008 1 37 2 5 6
2 8 16 16 16 50008 1 0 21004 0 0 1 16 0 0
2 9 16 16 16 10001 0 1 1410 0 0 1 1 c
2 10 16 16 16 10008 1 37 16 8 9
2 11 17 17 17 20002 1 0 1008 0 0 32 48 5 0
2 12 17 17 17 10002 2 2c 900a 11 0 32 18 0 ffffffff 0 0 0 0
2 13 18 18 18 130013 1 1 1004 0 0 1 1 c
2 14 18 18 18 d000d 0 1 1000 0 0 1 1 b
2 15 18 18 18 c0014 1 12 201004 13 14 1 18 0 1 1 0 0 0
2 16 18 18 18 80008 0 1 1410 0 0 1 1 a
2 17 18 18 18 80014 1 37 6 15 16
4 4 11 7 7 4
4 7 0 10 10 4
4 10 0 12 12 4
4 12 0 17 0 4
4 17 0 0 0 4
3 1 main.u$1 "main.u$1" 0 ceq1.v 21 28 1 
