


ARM Macro Assembler    Page 1 


    1 00000000 40048038 
                       SIM_SCGC5
                               EQU              0x40048038
    2 00000000         
    3 00000000         ;inputs
    4 00000000 4004C000 
                       PORTD_PCR0
                               EQU              0x4004C000  ; pin D0 for LT1
    5 00000000 40049010 
                       PORTA_PCR4
                               EQU              0x40049010  ; pin A4 for LT2
    6 00000000 4004C010 
                       PORTD_PCR4
                               EQU              0x4004C010  ; pin D4 for LT3
    7 00000000         
    8 00000000         ;outputs
    9 00000000 4004B020 
                       PORTC_PCR8
                               EQU              0x4004B020  ; pin C8 for IN1 
   10 00000000 4004B024 
                       PORTC_PCR9
                               EQU              0x4004B024  ; pin C9 for IN2
   11 00000000 40049034 
                       PORTA_PCR13
                               EQU              0x40049034  ; pin A13 for IN3
   12 00000000 4004C014 
                       PORTD_PCR5
                               EQU              0x4004C014  ; pin D5 for IN4
   13 00000000         
   14 00000000 40049014 
                       PORTA_PCR5
                               EQU              0x40049014  ; pin A5 for ENA
   15 00000000 4004C008 
                       PORTD_PCR2
                               EQU              0x4004C008  ; pin D2 for ENB
   16 00000000         
   17 00000000         ;port registers
   18 00000000         ;A: input and output
   19 00000000 400FF014 
                       GPIOA_PDDR
                               EQU              0x400FF014  ; A pin data
   20 00000000 400FF010 
                       GPIOA_PDIR
                               EQU              0x400FF010  ; A input data
   21 00000000 400FF004 
                       GPIOA_PSOR
                               EQU              0x400FF004  ; A set output
   22 00000000 400FF008 
                       GPIOA_PCOR
                               EQU              0x400FF008  ; A clear output
   23 00000000         ;C: output
   24 00000000 400FF094 
                       GPIOC_PDDR
                               EQU              0x400FF094  ; C pin data
   25 00000000 400FF084 
                       GPIOC_PSOR
                               EQU              0x400FF084  ; C set output
   26 00000000 400FF088 
                       GPIOC_PCOR



ARM Macro Assembler    Page 2 


                               EQU              0x400FF088  ; C clear output
   27 00000000         ;D: input and output
   28 00000000 400FF0D4 
                       GPIOD_PDDR
                               EQU              0x400FF0D4  ; D pin data
   29 00000000 400FF0D0 
                       GPIOD_PDIR
                               EQU              0x400FF0D0  ; D input data
   30 00000000 400FF0C4 
                       GPIOD_PSOR
                               EQU              0x400FF0C4  ; D set output
   31 00000000 400FF0C8 
                       GPIOD_PCOR
                               EQU              0x400FF0C8  ; D clear output
   32 00000000         
   33 00000000         ;input masks
   34 00000000 00000001 
                       LT1     EQU              0x00000001  ; PTD0, 2^0 
   35 00000000 00000010 
                       LT2     EQU              0x00000010  ; PTA4, 2^4
   36 00000000 00000010 
                       LT3     EQU              0x00000010  ; PTD4, 2^4
   37 00000000         
   38 00000000         ;output masks
   39 00000000 00000100 
                       IN1     EQU              0x00000100  ; PTC8, 2^8
   40 00000000 00000200 
                       IN2     EQU              0x00000200  ; PTC9, 2^9
   41 00000000 00002000 
                       IN3     EQU              0x00002000  ; PTA13, 2^13
   42 00000000 00000020 
                       IN4     EQU              0x00000020  ; PTD5, 2^5
   43 00000000 00000020 
                       ENA     EQU              0x00000020  ; PTA5, 2^5
   44 00000000 00000004 
                       ENB     EQU              0x00000004  ; PTD2, 2^2
   45 00000000         
   46 00000000                 AREA             asm_area, CODE, READONLY
   47 00000000                 EXPORT           asm_main
   48 00000000         
   49 00000000         asm_main
   50 00000000         
   51 00000000 F000 F85F       BL               init_gpio
   52 00000004         
   53 00000004         status
   54 00000004 484C            LDR              r0,= GPIOA_PDIR
   55 00000006 6801            LDR              r1, [r0]    ; obtain status of 
                                                            Port A inputs (only
                                                             for LT2)
   56 00000008 484C            LDR              r0,= GPIOD_PDIR
   57 0000000A 6802            LDR              r2, [r0]    ; obtain status of 
                                                            Port D inputs (for 
                                                            LT1 and LT3)
   58 0000000C         
   59 0000000C 4B4C            LDR              r3,= LT1
   60 0000000E 4C4D            LDR              r4,= LT2
   61 00000010 4D4C            LDR              r5,= LT3
   62 00000012         
   63 00000012 4221            TST              r1, r4      ; check LT2 status



ARM Macro Assembler    Page 3 


   64 00000014 D10B            BNE              stateA      ; if off, go foward
                                                            
   65 00000016         
   66 00000016 422A            TST              r2, r5      ; check LT3 status
   67 00000018 D004            BEQ              stopcheck   ; if on, stopcheck
   68 0000001A         
   69 0000001A 421A            TST              r2, r3      ; check LT1 status
   70 0000001C F000 F813       BL               forward     ; reaction delay to
                                                             counteract overcor
                                                            rection
   71 00000020 D00B            BEQ              stateC      ; if on, go right a
                                                            nd recheck
   72 00000022 D10D            BNE              stateD      ; if off, stop and 
                                                            recheck
   73 00000024         
   74 00000024         stopcheck
   75 00000024 421A            TST              r2, r3      ; check LT1 status
   76 00000026 D00B            BEQ              stateD      ; if on, stop and r
                                                            echeck
   77 00000028 F000 F80D       BL               forward     ; reaction delay to
                                                             counteract overcor
                                                            rection
   78 0000002C D102            BNE              stateB      ; if off, go left a
                                                            nd recheck
   79 0000002E         
   80 0000002E         stateA
   81 0000002E F000 F80A       BL               forward     ; call foward subro
                                                            utine to run motors
                                                             foward
   82 00000032 E7E7            B                status      ; recheck status
   83 00000034         stateB
   84 00000034 F000 F819       BL               left        ; call left subrout
                                                            ine to run motors l
                                                            eft
   85 00000038 E7E4            B                status      ; recheck status
   86 0000003A         stateC
   87 0000003A F000 F828       BL               right       ; call right subrou
                                                            tine to run motors 
                                                            right
   88 0000003E E7E1            B                status      ; recheck status
   89 00000040         stateD
   90 00000040 F000 F837       BL               stop        ; call stop subrout
                                                            ine to stop motors
   91 00000044 E7DE            B                status      ; recheck status
   92 00000046         
   93 00000046         forward
   94 00000046 4940            LDR              r1,= GPIOA_PSOR ; obtain PSOR a
                                                            ddresses to set pin
                                                            s to on
   95 00000048 4A40            LDR              r2,= GPIOC_PSOR
   96 0000004A 4B41            LDR              r3,= GPIOD_PSOR
   97 0000004C         
   98 0000004C 4C41            LDR              r4,= GPIOA_PCOR ; obtain PCOR a
                                                            ddresses to set pin
                                                            s to off
   99 0000004E 4D42            LDR              r5,= GPIOC_PCOR
  100 00000050         
  101 00000050 4842            LDR              r0,= ENA
  102 00000052 6008            STR              r0, [r1]    ; ENA (pin A5) set 



ARM Macro Assembler    Page 4 


                                                            pos in Port A to on
                                                            
  103 00000054 4842            LDR              r0,= ENB
  104 00000056 6018            STR              r0, [r3]    ; ENB (pin D2) set 
                                                            pos in Port D to on
                                                            
  105 00000058 4842            LDR              r0,= IN1
  106 0000005A 6010            STR              r0, [r2]    ; IN1 (pin C8) set 
                                                            pos in Port C to on
                                                            
  107 0000005C 4842            LDR              r0,= IN2
  108 0000005E 6028            STR              r0, [r5]    ; IN2 (pin C9) set 
                                                            pos in Port C to of
                                                            f
  109 00000060 4842            LDR              r0,= IN3
  110 00000062 6020            STR              r0, [r4]    ; IN3 (pin A13) set
                                                             pos in Port A to o
                                                            ff
  111 00000064 483D            LDR              r0,= IN4
  112 00000066 6018            STR              r0, [r3]    ; IN4 (pin D5) set 
                                                            pos in Port D to on
                                                             
  113 00000068 4770            BX               LR          ; return to calling
                                                             address
  114 0000006A         
  115 0000006A         left
  116 0000006A 4937            LDR              r1,= GPIOA_PSOR ; PSOR to set p
                                                            ins to on
  117 0000006C 4A37            LDR              r2,= GPIOC_PSOR
  118 0000006E 4B38            LDR              r3,= GPIOD_PSOR
  119 00000070         
  120 00000070 4D39            LDR              r5,= GPIOC_PCOR ; PCOR to set p
                                                            ins to off
  121 00000072 4E3F            LDR              r6,= GPIOD_PCOR
  122 00000074         
  123 00000074 4839            LDR              r0,= ENA
  124 00000076 6008            STR              r0, [r1]    ; ENA (pin A5) set 
                                                            pos in Port A to on
                                                            
  125 00000078 4839            LDR              r0,= ENB
  126 0000007A 6018            STR              r0, [r3]    ; ENB (pin D2) set 
                                                            pos in Port D to on
                                                            
  127 0000007C 4839            LDR              r0,= IN1
  128 0000007E 6010            STR              r0, [r2]    ; IN1 (pin C8) set 
                                                            pos in Port C to on
                                                            
  129 00000080 4839            LDR              r0,= IN2
  130 00000082 6028            STR              r0, [r5]    ; IN2 (pin C9) set 
                                                            pos in Port C to of
                                                            f
  131 00000084 4839            LDR              r0,= IN3
  132 00000086 6008            STR              r0, [r1]    ; IN3 (pin A13) set
                                                             pos in Port A to o
                                                            n
  133 00000088 4834            LDR              r0,= IN4
  134 0000008A 6030            STR              r0, [r6]    ; IN4 (pin D5) set 
                                                            pos in Port D to of
                                                            f



ARM Macro Assembler    Page 5 


  135 0000008C 4770            BX               LR          ; return to calling
                                                             address
  136 0000008E         
  137 0000008E         right
  138 0000008E 492E            LDR              r1,= GPIOA_PSOR ; PSOR to set p
                                                            ins to on
  139 00000090 4A2E            LDR              r2,= GPIOC_PSOR
  140 00000092 4B2F            LDR              r3,= GPIOD_PSOR
  141 00000094         
  142 00000094 4C2F            LDR              r4,= GPIOA_PCOR ; PCOR to set p
                                                            ins to off
  143 00000096 4D30            LDR              r5,= GPIOC_PCOR
  144 00000098         
  145 00000098 4830            LDR              r0,= ENA
  146 0000009A 6008            STR              r0, [r1]    ; ENA (pin A5) set 
                                                            pos in Port A to on
                                                            
  147 0000009C 4830            LDR              r0,= ENB
  148 0000009E 6018            STR              r0, [r3]    ; ENB (pin D2) set 
                                                            pos in Port D to on
                                                            
  149 000000A0 4830            LDR              r0,= IN1
  150 000000A2 6028            STR              r0, [r5]    ; IN1 (pin C8) set 
                                                            pos in Port C to of
                                                            f
  151 000000A4 4830            LDR              r0,= IN2
  152 000000A6 6010            STR              r0, [r2]    ; IN2 (pin C9) set 
                                                            pos in Port C to on
                                                            
  153 000000A8 4830            LDR              r0,= IN3
  154 000000AA 6020            STR              r0, [r4]    ; IN3 (pin A13) set
                                                             pos in Port A to o
                                                            ff
  155 000000AC 482B            LDR              r0,= IN4
  156 000000AE 6018            STR              r0, [r3]    ; IN4 (pin D5) set 
                                                            pos in Port D to on
                                                            
  157 000000B0 4770            BX               LR          ; return to calling
                                                             address
  158 000000B2         
  159 000000B2         stop
  160 000000B2 4C28            LDR              r4,= GPIOA_PCOR ; PCOR to set p
                                                            ins to off
  161 000000B4 4D28            LDR              r5,= GPIOC_PCOR
  162 000000B6 4E2E            LDR              r6,= GPIOD_PCOR
  163 000000B8         
  164 000000B8 4828            LDR              r0,= ENA
  165 000000BA 6020            STR              r0, [r4]    ; ENA (pin A5) set 
                                                            pos in Port A to of
                                                            f
  166 000000BC 4828            LDR              r0,= ENB
  167 000000BE 6030            STR              r0, [r6]    ; ENB (pin D2) set 
                                                            pos in Port D to of
                                                            f
  168 000000C0 4770            BX               LR          ; return to calling
                                                             address
  169 000000C2         
  170 000000C2         init_gpio
  171 000000C2         ;initialize clock



ARM Macro Assembler    Page 6 


  172 000000C2 482C            LDR              r0,= SIM_SCGC5
  173 000000C4 6801            LDR              r1, [r0]
  174 000000C6 4A2C            LDR              r2,= 0x00003E00 ; mask to turn 
                                                            clock on
  175 000000C8 4311            ORRS             r1, r2      ; setup clock to ru
                                                            n
  176 000000CA 6001            STR              r1, [r0]
  177 000000CC         
  178 000000CC         ;input setup
  179 000000CC 492B            LDR              r1,= 0x00000103 ; mask to set p
                                                            ins to input
  180 000000CE 482C            LDR              r0,= PORTD_PCR0
  181 000000D0 6001            STR              r1, [r0]    ; setup LT1 to inpu
                                                            t
  182 000000D2 482C            LDR              r0,= PORTA_PCR4
  183 000000D4 6001            STR              r1, [r0]    ; setup LT2 to inpu
                                                            t
  184 000000D6 482C            LDR              r0,= PORTD_PCR4
  185 000000D8 6001            STR              r1, [r0]    ; setup LT3 to inpu
                                                            t
  186 000000DA         
  187 000000DA         ;output setup
  188 000000DA 4922            LDR              r1,= 0x00000100 ; mask to set p
                                                            ins to output
  189 000000DC 482B            LDR              r0,= PORTC_PCR8
  190 000000DE 6001            STR              r1, [r0]    ; setup IN1 to outp
                                                            ut
  191 000000E0 482B            LDR              r0,= PORTC_PCR9
  192 000000E2 6001            STR              r1, [r0]    ; setup IN2 to outp
                                                            ut
  193 000000E4 482B            LDR              r0,= PORTA_PCR13
  194 000000E6 6001            STR              r1, [r0]    ; setup IN3 to outp
                                                            ut
  195 000000E8 482B            LDR              r0,= PORTD_PCR5
  196 000000EA 6001            STR              r1, [r0]    ; setup IN4 to outp
                                                            ut
  197 000000EC         
  198 000000EC 482B            LDR              r0,= PORTA_PCR5
  199 000000EE 6001            STR              r1, [r0]    ; setup ENA to outp
                                                            ut
  200 000000F0 482B            LDR              r0,= PORTD_PCR2
  201 000000F2 6001            STR              r1, [r0]    ; setup ENB to outp
                                                            ut
  202 000000F4         
  203 000000F4         ;input config
  204 000000F4 4912            LDR              r1,= LT1    ; PTD0
  205 000000F6 4A13            LDR              r2,= LT2    ; PTA4
  206 000000F8 4B12            LDR              r3,= LT3    ; PTD4
  207 000000FA         
  208 000000FA 4C2A            LDR              r4,= GPIOA_PDDR
  209 000000FC 6820            LDR              r0, [r4]
  210 000000FE 4390            BICS             r0, r2      ; set LT2 (pin A4) 
                                                            to input (0)
  211 00000100 6020            STR              r0, [r4]    ; update PDDR A wit
                                                            h input LT2
  212 00000102         
  213 00000102 4C29            LDR              r4,= GPIOD_PDDR
  214 00000104 6820            LDR              r0, [r4]
  215 00000106 4419            ADD              r1, r1, r3  ; add LT1 and LT3 t



ARM Macro Assembler    Page 7 


                                                            o create input mask
                                                             D
  216 00000108 4388            BICS             r0, r1      ; set pins D0 and D
                                                            4 to input (0)
  217 0000010A 6020            STR              r0, [r4]    ; update PDDR D wit
                                                            h inputs LT1 and LT
                                                            3
  218 0000010C         
  219 0000010C         ;output config
  220 0000010C 4915            LDR              r1,= IN1    ; PTC8
  221 0000010E 4A16            LDR              r2,= IN2    ; PTC9
  222 00000110 4B16            LDR              r3,= IN3    ; PTA13
  223 00000112 4C12            LDR              r4,= IN4    ; PTD5
  224 00000114 4D11            LDR              r5,= ENA    ; PTA5
  225 00000116 4E12            LDR              r6,= ENB    ; PTD2
  226 00000118         
  227 00000118 4F22            LDR              r7,= GPIOA_PDDR
  228 0000011A 6838            LDR              r0, [r7]
  229 0000011C 442B            ADD              r3, r3, r5  ; add IN3 and ENA t
                                                            o create output mas
                                                            k A
  230 0000011E 4318            ORRS             r0, r3      ; set pins A5 and A
                                                            13 to output (1)
  231 00000120 6038            STR              r0, [r7]    ; update PDDR A wit
                                                            h outputs A5 and A1
                                                            3
  232 00000122         
  233 00000122 4F22            LDR              r7,= GPIOC_PDDR
  234 00000124 6838            LDR              r0, [r7]
  235 00000126 4411            ADD              r1, r1, r2  ; add IN1 and IN2 t
                                                            o create output mas
                                                            k C
  236 00000128 4308            ORRS             r0, r1      ; set pins C8 and C
                                                            9 to output (1)
  237 0000012A 6038            STR              r0, [r7]    ; update PDDR C wit
                                                            h outputs C8 and C9
                                                            
  238 0000012C         
  239 0000012C 4F1E            LDR              r7,= GPIOD_PDDR
  240 0000012E 6838            LDR              r0, [r7]
  241 00000130 4434            ADD              r4, r4, r6  ; add IN4 and ENB t
                                                            o create output mas
                                                            k D
  242 00000132 4320            ORRS             r0, r4      ; set pins D2 and D
                                                            5 to output (1)
  243 00000134 6038            STR              r0, [r7]    ; update PDDR D wit
                                                            h outputs D2 and D5
                                                            
  244 00000136 4770            BX               LR          ; return to calling
                                                             address
  245 00000138         
  246 00000138                 END
              400FF010 
              400FF0D0 
              00000001 
              00000010 
              400FF004 
              400FF084 
              400FF0C4 



ARM Macro Assembler    Page 8 


              400FF008 
              400FF088 
              00000020 
              00000004 
              00000100 
              00000200 
              00002000 
              400FF0C8 
              40048038 
              00003E00 
              00000103 
              4004C000 
              40049010 
              4004C010 
              4004B020 
              4004B024 
              40049034 
              4004C014 
              40049014 
              4004C008 
              400FF014 
              400FF0D4 
              400FF094 
Command Line: --debug --xref --diag_suppress=9931 --cpu=Cortex-M0+ --apcs=inter
work --depend=.\asm_main.d -o.\asm_main.o -I.\RTE\Device\MKL25Z128xxx4 -I.\RTE\
_KL25Z_-_PE_Micro_-_Ram -IC:\Keil_v5\ARM\PACK\ARM\CMSIS\5.3.0\CMSIS\Include -IC
:\Keil_v5\ARM\PACK\Keil\Kinetis_KLxx_DFP\1.14.0\Device\Include --predefine="__E
VAL SETA 1" --predefine="__MICROLIB SETL {TRUE}" --predefine="__UVISION_VERSION
 SETA 524" --predefine="_RTE_ SETA 1" --predefine="MKL25Z128xxx4 SETA 1" --list
=.\asm_main.lst asm_main.s



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

asm_area 00000000

Symbol: asm_area
   Definitions
      At line 46 in file asm_main.s
   Uses
      None
Comment: asm_area unused
asm_main 00000000

Symbol: asm_main
   Definitions
      At line 49 in file asm_main.s
   Uses
      At line 47 in file asm_main.s
Comment: asm_main used once
forward 00000046

Symbol: forward
   Definitions
      At line 93 in file asm_main.s
   Uses
      At line 70 in file asm_main.s
      At line 77 in file asm_main.s
      At line 81 in file asm_main.s

init_gpio 000000C2

Symbol: init_gpio
   Definitions
      At line 170 in file asm_main.s
   Uses
      At line 51 in file asm_main.s
Comment: init_gpio used once
left 0000006A

Symbol: left
   Definitions
      At line 115 in file asm_main.s
   Uses
      At line 84 in file asm_main.s
Comment: left used once
right 0000008E

Symbol: right
   Definitions
      At line 137 in file asm_main.s
   Uses
      At line 87 in file asm_main.s
Comment: right used once
stateA 0000002E

Symbol: stateA
   Definitions
      At line 80 in file asm_main.s
   Uses
      At line 64 in file asm_main.s
Comment: stateA used once
stateB 00000034



ARM Macro Assembler    Page 2 Alphabetic symbol ordering
Relocatable symbols


Symbol: stateB
   Definitions
      At line 83 in file asm_main.s
   Uses
      At line 78 in file asm_main.s
Comment: stateB used once
stateC 0000003A

Symbol: stateC
   Definitions
      At line 86 in file asm_main.s
   Uses
      At line 71 in file asm_main.s
Comment: stateC used once
stateD 00000040

Symbol: stateD
   Definitions
      At line 89 in file asm_main.s
   Uses
      At line 72 in file asm_main.s
      At line 76 in file asm_main.s

status 00000004

Symbol: status
   Definitions
      At line 53 in file asm_main.s
   Uses
      At line 82 in file asm_main.s
      At line 85 in file asm_main.s
      At line 88 in file asm_main.s
      At line 91 in file asm_main.s

stop 000000B2

Symbol: stop
   Definitions
      At line 159 in file asm_main.s
   Uses
      At line 90 in file asm_main.s
Comment: stop used once
stopcheck 00000024

Symbol: stopcheck
   Definitions
      At line 74 in file asm_main.s
   Uses
      At line 67 in file asm_main.s
Comment: stopcheck used once
13 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Absolute symbols

ENA 00000020

Symbol: ENA
   Definitions
      At line 43 in file asm_main.s
   Uses
      At line 101 in file asm_main.s
      At line 123 in file asm_main.s
      At line 145 in file asm_main.s
      At line 164 in file asm_main.s
      At line 224 in file asm_main.s

ENB 00000004

Symbol: ENB
   Definitions
      At line 44 in file asm_main.s
   Uses
      At line 103 in file asm_main.s
      At line 125 in file asm_main.s
      At line 147 in file asm_main.s
      At line 166 in file asm_main.s
      At line 225 in file asm_main.s

GPIOA_PCOR 400FF008

Symbol: GPIOA_PCOR
   Definitions
      At line 22 in file asm_main.s
   Uses
      At line 98 in file asm_main.s
      At line 142 in file asm_main.s
      At line 160 in file asm_main.s

GPIOA_PDDR 400FF014

Symbol: GPIOA_PDDR
   Definitions
      At line 19 in file asm_main.s
   Uses
      At line 208 in file asm_main.s
      At line 227 in file asm_main.s

GPIOA_PDIR 400FF010

Symbol: GPIOA_PDIR
   Definitions
      At line 20 in file asm_main.s
   Uses
      At line 54 in file asm_main.s
Comment: GPIOA_PDIR used once
GPIOA_PSOR 400FF004

Symbol: GPIOA_PSOR
   Definitions
      At line 21 in file asm_main.s
   Uses
      At line 94 in file asm_main.s
      At line 116 in file asm_main.s



ARM Macro Assembler    Page 2 Alphabetic symbol ordering
Absolute symbols

      At line 138 in file asm_main.s

GPIOC_PCOR 400FF088

Symbol: GPIOC_PCOR
   Definitions
      At line 26 in file asm_main.s
   Uses
      At line 99 in file asm_main.s
      At line 120 in file asm_main.s
      At line 143 in file asm_main.s
      At line 161 in file asm_main.s

GPIOC_PDDR 400FF094

Symbol: GPIOC_PDDR
   Definitions
      At line 24 in file asm_main.s
   Uses
      At line 233 in file asm_main.s
Comment: GPIOC_PDDR used once
GPIOC_PSOR 400FF084

Symbol: GPIOC_PSOR
   Definitions
      At line 25 in file asm_main.s
   Uses
      At line 95 in file asm_main.s
      At line 117 in file asm_main.s
      At line 139 in file asm_main.s

GPIOD_PCOR 400FF0C8

Symbol: GPIOD_PCOR
   Definitions
      At line 31 in file asm_main.s
   Uses
      At line 121 in file asm_main.s
      At line 162 in file asm_main.s

GPIOD_PDDR 400FF0D4

Symbol: GPIOD_PDDR
   Definitions
      At line 28 in file asm_main.s
   Uses
      At line 213 in file asm_main.s
      At line 239 in file asm_main.s

GPIOD_PDIR 400FF0D0

Symbol: GPIOD_PDIR
   Definitions
      At line 29 in file asm_main.s
   Uses
      At line 56 in file asm_main.s
Comment: GPIOD_PDIR used once
GPIOD_PSOR 400FF0C4




ARM Macro Assembler    Page 3 Alphabetic symbol ordering
Absolute symbols

Symbol: GPIOD_PSOR
   Definitions
      At line 30 in file asm_main.s
   Uses
      At line 96 in file asm_main.s
      At line 118 in file asm_main.s
      At line 140 in file asm_main.s

IN1 00000100

Symbol: IN1
   Definitions
      At line 39 in file asm_main.s
   Uses
      At line 105 in file asm_main.s
      At line 127 in file asm_main.s
      At line 149 in file asm_main.s
      At line 220 in file asm_main.s

IN2 00000200

Symbol: IN2
   Definitions
      At line 40 in file asm_main.s
   Uses
      At line 107 in file asm_main.s
      At line 129 in file asm_main.s
      At line 151 in file asm_main.s
      At line 221 in file asm_main.s

IN3 00002000

Symbol: IN3
   Definitions
      At line 41 in file asm_main.s
   Uses
      At line 109 in file asm_main.s
      At line 131 in file asm_main.s
      At line 153 in file asm_main.s
      At line 222 in file asm_main.s

IN4 00000020

Symbol: IN4
   Definitions
      At line 42 in file asm_main.s
   Uses
      At line 111 in file asm_main.s
      At line 133 in file asm_main.s
      At line 155 in file asm_main.s
      At line 223 in file asm_main.s

LT1 00000001

Symbol: LT1
   Definitions
      At line 34 in file asm_main.s
   Uses
      At line 59 in file asm_main.s



ARM Macro Assembler    Page 4 Alphabetic symbol ordering
Absolute symbols

      At line 204 in file asm_main.s

LT2 00000010

Symbol: LT2
   Definitions
      At line 35 in file asm_main.s
   Uses
      At line 60 in file asm_main.s
      At line 205 in file asm_main.s

LT3 00000010

Symbol: LT3
   Definitions
      At line 36 in file asm_main.s
   Uses
      At line 61 in file asm_main.s
      At line 206 in file asm_main.s

PORTA_PCR13 40049034

Symbol: PORTA_PCR13
   Definitions
      At line 11 in file asm_main.s
   Uses
      At line 193 in file asm_main.s
Comment: PORTA_PCR13 used once
PORTA_PCR4 40049010

Symbol: PORTA_PCR4
   Definitions
      At line 5 in file asm_main.s
   Uses
      At line 182 in file asm_main.s
Comment: PORTA_PCR4 used once
PORTA_PCR5 40049014

Symbol: PORTA_PCR5
   Definitions
      At line 14 in file asm_main.s
   Uses
      At line 198 in file asm_main.s
Comment: PORTA_PCR5 used once
PORTC_PCR8 4004B020

Symbol: PORTC_PCR8
   Definitions
      At line 9 in file asm_main.s
   Uses
      At line 189 in file asm_main.s
Comment: PORTC_PCR8 used once
PORTC_PCR9 4004B024

Symbol: PORTC_PCR9
   Definitions
      At line 10 in file asm_main.s
   Uses
      At line 191 in file asm_main.s



ARM Macro Assembler    Page 5 Alphabetic symbol ordering
Absolute symbols

Comment: PORTC_PCR9 used once
PORTD_PCR0 4004C000

Symbol: PORTD_PCR0
   Definitions
      At line 4 in file asm_main.s
   Uses
      At line 180 in file asm_main.s
Comment: PORTD_PCR0 used once
PORTD_PCR2 4004C008

Symbol: PORTD_PCR2
   Definitions
      At line 15 in file asm_main.s
   Uses
      At line 200 in file asm_main.s
Comment: PORTD_PCR2 used once
PORTD_PCR4 4004C010

Symbol: PORTD_PCR4
   Definitions
      At line 6 in file asm_main.s
   Uses
      At line 184 in file asm_main.s
Comment: PORTD_PCR4 used once
PORTD_PCR5 4004C014

Symbol: PORTD_PCR5
   Definitions
      At line 12 in file asm_main.s
   Uses
      At line 195 in file asm_main.s
Comment: PORTD_PCR5 used once
SIM_SCGC5 40048038

Symbol: SIM_SCGC5
   Definitions
      At line 1 in file asm_main.s
   Uses
      At line 172 in file asm_main.s
Comment: SIM_SCGC5 used once
30 symbols
380 symbols in table
