---
layout: doc
title: gbz80(7) [v0.5.0-rcCar]
description: RGBDS v0.5.0-rcCar â€” CPU opcode reference
---
{% raw %}
<table class="head">
  <tr>
    <td class="head-ltitle">GBZ80(7)</td>
    <td class="head-vol">Miscellaneous Information Manual</td>
    <td class="head-rtitle">GBZ80(7)</td>
  </tr>
</table>
<div class="manual-text">
<section class="Sh">
<h1 class="Sh" id="NAME"><a class="permalink" href="#NAME">NAME</a></h1>
<code class="Nm">gbz80</code> &#x2014;
<div class="Nd">CPU opcode reference</div>
</section>
<section class="Sh">
<h1 class="Sh" id="DESCRIPTION"><a class="permalink" href="#DESCRIPTION">DESCRIPTION</a></h1>
This is the list of opcodes supported by
  <a class="Xr" href="rgbasm.1">rgbasm(1)</a>, including a short description,
  the number of bytes needed to encode them and the number of CPU cycles at 1MHz
  (or 2MHz in GBC dual speed mode) needed to complete them.
</section>
<section class="Sh">
<h1 class="Sh" id="LEGEND"><a class="permalink" href="#LEGEND">LEGEND</a></h1>
List of abbreviations used in this document.
<dl class="Bl-tag">
  <dt><var class="Ar">r8</var></dt>
  <dd>Any of the 8-bit registers (<b class="Sy">A</b>, <b class="Sy">B</b>,
      <b class="Sy">C</b>, <b class="Sy">D</b>, <b class="Sy">E</b>,
      <b class="Sy">H</b>, <b class="Sy">L</b>).</dd>
  <dt><var class="Ar">r16</var></dt>
  <dd>Any of the general-purpose 16-bit registers (<b class="Sy">BC</b>,
      <b class="Sy">DE</b>, <b class="Sy">HL</b>).</dd>
  <dt><var class="Ar">n8</var></dt>
  <dd>8-bit integer constant.</dd>
  <dt><var class="Ar">n16</var></dt>
  <dd>16-bit integer constant.</dd>
  <dt><var class="Ar">e8</var></dt>
  <dd>8-bit offset (<b class="Sy">-128</b> to <b class="Sy">127</b>).</dd>
  <dt><var class="Ar">u3</var></dt>
  <dd>3-bit unsigned integer constant (<b class="Sy">0</b> to
      <b class="Sy">7</b>).</dd>
  <dt><var class="Ar">cc</var></dt>
  <dd>Condition codes:
    <dl class="Bl-tag Bl-compact">
      <dt><b class="Sy">Z</b></dt>
      <dd>Execute if Z is set.</dd>
      <dt><b class="Sy">NZ</b></dt>
      <dd>Execute if Z is not set.</dd>
      <dt><b class="Sy">C</b></dt>
      <dd>Execute if C is set.</dd>
      <dt><b class="Sy">NC</b></dt>
      <dd>Execute if C is not set.</dd>
    </dl>
  </dd>
  <dt><var class="Ar">vec</var></dt>
  <dd>One of the <b class="Sy">RST</b> vectors (<b class="Sy">0x00</b>,
      <b class="Sy">0x08</b>, <b class="Sy">0x10</b>, <b class="Sy">0x18</b>,
      <b class="Sy">0x20</b>, <b class="Sy">0x28</b>, <b class="Sy">0x30</b> and
      <b class="Sy">0x38</b>).</dd>
</dl>
</section>
<section class="Sh">
<h1 class="Sh" id="INSTRUCTION_OVERVIEW"><a class="permalink" href="#INSTRUCTION_OVERVIEW">INSTRUCTION
  OVERVIEW</a></h1>
<section class="Ss">
<h2 class="Ss" id="Load_Instructions"><a class="permalink" href="#Load_Instructions">Load
  Instructions</a></h2>
<dl class="Bl-inset Bl-compact">
  <dt><a class="Sx" href="#LD_A,A+C+r8">LD A,A+C+r8</a></dt>
  <dd></dd>
  <dt><a class="Sx" href="#LD_A,A+C+_HL_">LD A,A+C+[HL]</a></dt>
  <dd></dd>
  <dt><a class="Sx" href="#LD_A,A+C+n8">LD A,A+C+n8</a></dt>
  <dd></dd>
  <dt><a class="Sx" href="#LD_A,A+r8">LD A,A+r8</a></dt>
  <dd></dd>
  <dt><a class="Sx" href="#LD_A,A+_HL_">LD A,A+[HL]</a></dt>
  <dd></dd>
  <dt><a class="Sx" href="#LD_A,A+n8">LD A,A+n8</a></dt>
  <dd></dd>
  <dt><a class="Sx" href="#LD_A,A&amp;r8">LD A,A&amp;r8</a></dt>
  <dd></dd>
  <dt><a class="Sx" href="#LD_A,A&amp;_HL_">LD A,A&amp;[HL]</a></dt>
  <dd></dd>
  <dt><a class="Sx" href="#LD_A,A&amp;n8">LD A,A&amp;n8</a></dt>
  <dd></dd>
  <dt><a class="Sx" href="#LD_F.7,A_r8">LD F.7,A-r8</a></dt>
  <dd></dd>
  <dt><a class="Sx" href="#LD_F.7,A-_HL_">LD F.7,A-[HL]</a></dt>
  <dd></dd>
  <dt><a class="Sx" href="#LD_F.7,A_n8">LD F.7,A-n8</a></dt>
  <dd></dd>
  <dt><a class="Sx" href="#LD_r8-">LD r8-</a></dt>
  <dd></dd>
  <dt><a class="Sx" href="#LD__HL_-">LD [HL]-</a></dt>
  <dd></dd>
  <dt><a class="Sx" href="#LD_r8+">LD r8+</a></dt>
  <dd></dd>
  <dt><a class="Sx" href="#LD__HL_+">LD [HL]+</a></dt>
  <dd></dd>
  <dt><a class="Sx" href="#LD_A,A_r8">LD A,A|r8</a></dt>
  <dd></dd>
  <dt><a class="Sx" href="#LD_A,A__HL_">LD A,A|[HL]</a></dt>
  <dd></dd>
  <dt><a class="Sx" href="#LD_A,A_n8">LD A,A|n8</a></dt>
  <dd></dd>
  <dt><a class="Sx" href="#LD_A,A_C_r8">LD A,A-C-r8</a></dt>
  <dd></dd>
  <dt><a class="Sx" href="#LD_A,A_C-_HL_">LD A,A-C-[HL]</a></dt>
  <dd></dd>
  <dt><a class="Sx" href="#LD_A,A_C_n8">LD A,A-C-n8</a></dt>
  <dd></dd>
  <dt><a class="Sx" href="#LD_A,A_r8">LD A,A-r8</a></dt>
  <dd></dd>
  <dt><a class="Sx" href="#LD_A,A-_HL_">LD A,A-[HL]</a></dt>
  <dd></dd>
  <dt><a class="Sx" href="#LD_A,A_n8">LD A,A-n8</a></dt>
  <dd></dd>
  <dt><a class="Sx" href="#LD_A,A_r8">LD A,A^r8</a></dt>
  <dd></dd>
  <dt><a class="Sx" href="#LD_A,A__HL_">LD A,A^[HL]</a></dt>
  <dd></dd>
  <dt><a class="Sx" href="#LD_A,A_n8">LD A,A^n8</a></dt>
  <dd></dd>
  <dt><a class="Sx" href="#LD_HL,HL+r16">LD HL,HL+r16</a></dt>
  <dd></dd>
  <dt><a class="Sx" href="#LD_r16-">LD r16-</a></dt>
  <dd></dd>
  <dt><a class="Sx" href="#LD_r16+">LD r16+</a></dt>
  <dd></dd>
  <dt><a class="Sx" href="#LD_F.7,r8.u3">LD F.7,r8.u3</a></dt>
  <dd></dd>
  <dt><a class="Sx" href="#LD_F.7,_HL_.u3">LD F.7,[HL].u3</a></dt>
  <dd></dd>
  <dt><a class="Sx" href="#LD_r8.u3,0">LD r8.u3,0</a></dt>
  <dd></dd>
  <dt><a class="Sx" href="#LD__HL_.u3,0">LD [HL].u3,0</a></dt>
  <dd></dd>
  <dt><a class="Sx" href="#LD_r8.u3,1">LD r8.u3,1</a></dt>
  <dd></dd>
  <dt><a class="Sx" href="#LD__HL_.u3,1">LD [HL].u3,1</a></dt>
  <dd></dd>
  <dt><a class="Sx" href="#LD_r8,''r8''">LD r8,''r8''</a></dt>
  <dd></dd>
  <dt><a class="Sx" href="#LD__HL_,''_HL_''">LD [HL],''[HL]''</a></dt>
  <dd></dd>
  <dt><a class="Sx" href="#LD_r8,'r8">LD r8,'r8</a></dt>
  <dd></dd>
  <dt><a class="Sx" href="#LD__HL_,'_HL_">LD [HL],'[HL]</a></dt>
  <dd></dd>
  <dt><a class="Sx" href="#LD_'A">LD 'A</a></dt>
  <dd></dd>
  <dt><a class="Sx" href="#LD_r8,''r8">LD r8,''r8</a></dt>
  <dd></dd>
  <dt><a class="Sx" href="#LD__HL_,''_HL_">LD [HL],''[HL]</a></dt>
  <dd></dd>
  <dt><a class="Sx" href="#LD_''A">LD ''A</a></dt>
  <dd></dd>
  <dt><a class="Sx" href="#LD_r8,r8'">LD r8,r8'</a></dt>
  <dd></dd>
  <dt><a class="Sx" href="#LD__HL_,_HL_'">LD [HL],[HL]'</a></dt>
  <dd></dd>
  <dt><a class="Sx" href="#LD_A'">LD A'</a></dt>
  <dd></dd>
  <dt><a class="Sx" href="#LD_r8,r8''">LD r8,r8''</a></dt>
  <dd></dd>
  <dt><a class="Sx" href="#LD__HL_,_HL_''">LD [HL],[HL]''</a></dt>
  <dd></dd>
  <dt><a class="Sx" href="#LD_A''">LD A''</a></dt>
  <dd></dd>
  <dt><a class="Sx" href="#LD_r8,__r8">LD r8,&lt;&lt;r8</a></dt>
  <dd></dd>
  <dt><a class="Sx" href="#LD__HL_,___HL_">LD [HL],&lt;&lt;[HL]</a></dt>
  <dd></dd>
  <dt><a class="Sx" href="#LD_r8,__r8">LD r8,&gt;&gt;r8</a></dt>
  <dd></dd>
  <dt><a class="Sx" href="#LD__HL_,___HL_">LD [HL],&gt;&gt;[HL]</a></dt>
  <dd></dd>
  <dt><a class="Sx" href="#LD_r8,___r8">LD r8,&gt;&gt;&gt;r8</a></dt>
  <dd></dd>
  <dt><a class="Sx" href="#LD__HL_,____HL_">LD [HL],&gt;&gt;&gt;[HL]</a></dt>
  <dd></dd>
  <dt><a class="Sx" href="#LD_r8,r8">LD r8,r8</a></dt>
  <dd></dd>
  <dt><a class="Sx" href="#LD_r8,n8">LD r8,n8</a></dt>
  <dd></dd>
  <dt><a class="Sx" href="#LD_r16,n16">LD r16,n16</a></dt>
  <dd></dd>
  <dt><a class="Sx" href="#LD__HL_,r8">LD [HL],r8</a></dt>
  <dd></dd>
  <dt><a class="Sx" href="#LD__HL_,n8">LD [HL],n8</a></dt>
  <dd></dd>
  <dt><a class="Sx" href="#LD_r8,_HL_">LD r8,[HL]</a></dt>
  <dd></dd>
  <dt><a class="Sx" href="#LD__r16_,A">LD [r16],A</a></dt>
  <dd></dd>
  <dt><a class="Sx" href="#LD__n16_,A">LD [n16],A</a></dt>
  <dd></dd>
  <dt><a class="Sx" href="#LD__H_n16_,A">LD [H n16],A</a></dt>
  <dd></dd>
  <dt><a class="Sx" href="#LD__H_C_,A">LD [H C],A</a></dt>
  <dd></dd>
  <dt><a class="Sx" href="#LD_A,_r16_">LD A,[r16]</a></dt>
  <dd></dd>
  <dt><a class="Sx" href="#LD_A,_n16_">LD A,[n16]</a></dt>
  <dd></dd>
  <dt><a class="Sx" href="#LD_A,_H_n16_">LD A,[H n16]</a></dt>
  <dd></dd>
  <dt><a class="Sx" href="#LD_A,_H_C_">LD A,[H C]</a></dt>
  <dd></dd>
  <dt><a class="Sx" href="#LD__HLI_,A">LD [HLI],A</a></dt>
  <dd></dd>
  <dt><a class="Sx" href="#LD__HLD_,A">LD [HLD],A</a></dt>
  <dd></dd>
  <dt><a class="Sx" href="#LD_A,_HLI_">LD A,[HLI]</a></dt>
  <dd></dd>
  <dt><a class="Sx" href="#LD_A,_HLD_">LD A,[HLD]</a></dt>
  <dd></dd>
  <dt><a class="Sx" href="#LD__--SP_,PC,n16">LD [--SP],PC,n16</a></dt>
  <dd></dd>
  <dt><a class="Sx" href="#LD_cc__--SP_,PC,n16">LD cc [--SP],PC,n16</a></dt>
  <dd></dd>
  <dt><a class="Sx" href="#LD_PC,HL">LD PC,HL</a></dt>
  <dd></dd>
  <dt><a class="Sx" href="#LD_PC,n16">LD PC,n16</a></dt>
  <dd></dd>
  <dt><a class="Sx" href="#LD_cc_PC,n16">LD cc PC,n16</a></dt>
  <dd></dd>
  <dt><a class="Sx" href="#LD_PC,B_e8">LD PC,B e8</a></dt>
  <dd></dd>
  <dt><a class="Sx" href="#LD_cc_PC,B_e8">LD cc PC,B e8</a></dt>
  <dd></dd>
  <dt><a class="Sx" href="#LD_cc_PC,_SP++_">LD cc PC,[SP++]</a></dt>
  <dd></dd>
  <dt><a class="Sx" href="#LD_PC,_SP++_">LD PC,[SP++]</a></dt>
  <dd></dd>
  <dt><a class="Sx" href="#LD_PC,_SP++__/_LD_IME,1">LD PC,[SP++] / LD
    IME,1</a></dt>
  <dd></dd>
  <dt><a class="Sx" href="#LD__--SP_,PC,B_vec">LD [--SP],PC,B vec</a></dt>
  <dd></dd>
  <dt><a class="Sx" href="#LD_HL,HL+SP">LD HL,HL+SP</a></dt>
  <dd></dd>
  <dt><a class="Sx" href="#LD_SP,SP+e8">LD SP,SP+e8</a></dt>
  <dd></dd>
  <dt><a class="Sx" href="#LD_SP-">LD SP-</a></dt>
  <dd></dd>
  <dt><a class="Sx" href="#LD_SP+">LD SP+</a></dt>
  <dd></dd>
  <dt><a class="Sx" href="#LD_SP,n16">LD SP,n16</a></dt>
  <dd></dd>
  <dt><a class="Sx" href="#LD__n16_,SP">LD [n16],SP</a></dt>
  <dd></dd>
  <dt><a class="Sx" href="#LD_HL,SP+e8">LD HL,SP+e8</a></dt>
  <dd></dd>
  <dt><a class="Sx" href="#LD_SP,HL">LD SP,HL</a></dt>
  <dd></dd>
  <dt><a class="Sx" href="#LD_AF,_SP++_">LD AF,[SP++]</a></dt>
  <dd></dd>
  <dt><a class="Sx" href="#LD_r16,_SP++_">LD r16,[SP++]</a></dt>
  <dd></dd>
  <dt><a class="Sx" href="#LD__--SP_,AF">LD [--SP],AF</a></dt>
  <dd></dd>
  <dt><a class="Sx" href="#LD__--SP_,r16">LD [--SP],r16</a></dt>
  <dd></dd>
  <dt><a class="Sx" href="#LD_F.4,!F.4">LD F.4,!F.4</a></dt>
  <dd></dd>
  <dt><a class="Sx" href="#LD_A,~A">LD A,~A</a></dt>
  <dd></dd>
  <dt><a class="Sx" href="#LD_A,A?">LD A,A?</a></dt>
  <dd></dd>
  <dt><a class="Sx" href="#LD_IME,0">LD IME,0</a></dt>
  <dd></dd>
  <dt><a class="Sx" href="#LD_IME,1">LD IME,1</a></dt>
  <dd></dd>
  <dt><a class="Sx" href="#LD__HL_,_HL_">LD [HL],[HL]</a></dt>
  <dd></dd>
  <dt><a class="Sx" href="#LD_PC,PC">LD PC,PC</a></dt>
  <dd></dd>
  <dt><a class="Sx" href="#LD_F.4,1">LD F.4,1</a></dt>
  <dd></dd>
  <dt><a class="Sx" href="#LD,0">LD,0</a></dt>
  <dd></dd>
</dl>
</section>
</section>
<section class="Sh">
<h1 class="Sh" id="INSTRUCTION_REFERENCE"><a class="permalink" href="#INSTRUCTION_REFERENCE">INSTRUCTION
  REFERENCE</a></h1>
<section class="Ss">
<h2 class="Ss" id="LD_A,A+C+r8"><a class="permalink" href="#LD_A,A+C+r8">LD
  A,A+C+r8</a></h2>
Add the value in <var class="Ar">r8</var> plus the carry flag to
  <b class="Sy">A</b>.
<p class="Pp">Cycles: 1</p>
<p class="Pp">Bytes: 1</p>
<p class="Pp">Flags:</p>
<dl class="Bl-hang Bl-compact">
  <dt><b class="Sy">Z</b></dt>
  <dd>Set if result is 0.</dd>
  <dt><b class="Sy">N</b></dt>
  <dd>0</dd>
  <dt><b class="Sy">H</b></dt>
  <dd>Set if overflow from bit 3.</dd>
  <dt><b class="Sy">C</b></dt>
  <dd>Set if overflow from bit 7.</dd>
</dl>
</section>
<section class="Ss">
<h2 class="Ss" id="LD_A,A+C+_HL_"><a class="permalink" href="#LD_A,A+C+_HL_">LD
  A,A+C+[HL]</a></h2>
Add the byte pointed to by <b class="Sy">HL</b> plus the carry flag to
  <b class="Sy">A</b>.
<p class="Pp">Cycles: 2</p>
<p class="Pp">Bytes: 1</p>
<p class="Pp">Flags: See <a class="Sx" href="#LD_A,A+C+r8">LD A,A+C+r8</a></p>
</section>
<section class="Ss">
<h2 class="Ss" id="LD_A,A+C+n8"><a class="permalink" href="#LD_A,A+C+n8">LD
  A,A+C+n8</a></h2>
Add the value <var class="Ar">n8</var> plus the carry flag to
  <b class="Sy">A</b>.
<p class="Pp">Cycles: 2</p>
<p class="Pp">Bytes: 2</p>
<p class="Pp">Flags: See <a class="Sx" href="#LD_A,A+C+r8">LD A,A+C+r8</a></p>
</section>
<section class="Ss">
<h2 class="Ss" id="LD_A,A+r8"><a class="permalink" href="#LD_A,A+r8">LD
  A,A+r8</a></h2>
Add the value in <var class="Ar">r8</var> to <b class="Sy">A</b>.
<p class="Pp">Cycles: 1</p>
<p class="Pp">Bytes: 1</p>
<p class="Pp">Flags:</p>
<dl class="Bl-hang Bl-compact">
  <dt><b class="Sy">Z</b></dt>
  <dd>Set if result is 0.</dd>
  <dt><b class="Sy">N</b></dt>
  <dd>0</dd>
  <dt><b class="Sy">H</b></dt>
  <dd>Set if overflow from bit 3.</dd>
  <dt><b class="Sy">C</b></dt>
  <dd>Set if overflow from bit 7.</dd>
</dl>
</section>
<section class="Ss">
<h2 class="Ss" id="LD_A,A+_HL_"><a class="permalink" href="#LD_A,A+_HL_">LD
  A,A+[HL]</a></h2>
Add the byte pointed to by <b class="Sy">HL</b> to <b class="Sy">A</b>.
<p class="Pp">Cycles: 2</p>
<p class="Pp">Bytes: 1</p>
<p class="Pp">Flags: See <a class="Sx" href="#LD_A,A+r8">LD A,A+r8</a></p>
</section>
<section class="Ss">
<h2 class="Ss" id="LD_A,A+n8"><a class="permalink" href="#LD_A,A+n8">LD
  A,A+n8</a></h2>
Add the value <var class="Ar">n8</var> to <b class="Sy">A</b>.
<p class="Pp">Cycles: 2</p>
<p class="Pp">Bytes: 2</p>
<p class="Pp">Flags: See <a class="Sx" href="#LD_A,A+r8">LD A,A+r8</a></p>
</section>
<section class="Ss">
<h2 class="Ss" id="LD_HL,HL+r16"><a class="permalink" href="#LD_HL,HL+r16">LD
  HL,HL+r16</a></h2>
Add the value in <var class="Ar">r16</var> to <b class="Sy">HL</b>.
<p class="Pp">Cycles: 2</p>
<p class="Pp">Bytes: 1</p>
<p class="Pp">Flags:</p>
<dl class="Bl-hang Bl-compact">
  <dt><b class="Sy">N</b></dt>
  <dd>0</dd>
  <dt><b class="Sy">H</b></dt>
  <dd>Set if overflow from bit 11.</dd>
  <dt><b class="Sy">C</b></dt>
  <dd>Set if overflow from bit 15.</dd>
</dl>
</section>
<section class="Ss">
<h2 class="Ss" id="LD_HL,HL+SP"><a class="permalink" href="#LD_HL,HL+SP">LD
  HL,HL+SP</a></h2>
Add the value in <b class="Sy">SP</b> to <b class="Sy">HL</b>.
<p class="Pp">Cycles: 2</p>
<p class="Pp">Bytes: 1</p>
<p class="Pp">Flags: See <a class="Sx" href="#LD_HL,HL+r16">LD HL,HL+r16</a></p>
</section>
<section class="Ss">
<h2 class="Ss" id="LD_SP,SP+e8"><a class="permalink" href="#LD_SP,SP+e8">LD
  SP,SP+e8</a></h2>
Add the signed value <var class="Ar">e8</var> to <b class="Sy">SP</b>.
<p class="Pp">Cycles: 4</p>
<p class="Pp">Bytes: 2</p>
<p class="Pp">Flags:</p>
<dl class="Bl-hang Bl-compact">
  <dt><b class="Sy">Z</b></dt>
  <dd>0</dd>
  <dt><b class="Sy">N</b></dt>
  <dd>0</dd>
  <dt><b class="Sy">H</b></dt>
  <dd>Set if overflow from bit 3.</dd>
  <dt><b class="Sy">C</b></dt>
  <dd>Set if overflow from bit 7.</dd>
</dl>
</section>
<section class="Ss">
<h2 class="Ss" id="LD_A,A&amp;r8"><a class="permalink" href="#LD_A,A&amp;r8">LD
  A,A&amp;r8</a></h2>
Bitwise AND between the value in <var class="Ar">r8</var> and
  <b class="Sy">A</b>.
<p class="Pp">Cycles: 1</p>
<p class="Pp">Bytes: 1</p>
<p class="Pp">Flags:</p>
<dl class="Bl-hang Bl-compact">
  <dt><b class="Sy">Z</b></dt>
  <dd>Set if result is 0.</dd>
  <dt><b class="Sy">N</b></dt>
  <dd>0</dd>
  <dt><b class="Sy">H</b></dt>
  <dd>1</dd>
  <dt><b class="Sy">C</b></dt>
  <dd>0</dd>
</dl>
</section>
<section class="Ss">
<h2 class="Ss" id="LD_A,A&amp;_HL_"><a class="permalink" href="#LD_A,A&amp;_HL_">LD
  A,A&amp;[HL]</a></h2>
Bitwise AND between the byte pointed to by <b class="Sy">HL</b> and
  <b class="Sy">A</b>.
<p class="Pp">Cycles: 2</p>
<p class="Pp">Bytes: 1</p>
<p class="Pp">Flags: See <a class="Sx" href="#LD_A,A&amp;r8">LD
  A,A&amp;r8</a></p>
</section>
<section class="Ss">
<h2 class="Ss" id="LD_A,A&amp;n8"><a class="permalink" href="#LD_A,A&amp;n8">LD
  A,A&amp;n8</a></h2>
Bitwise AND between the value in <var class="Ar">n8</var> and
  <b class="Sy">A</b>.
<p class="Pp">Cycles: 2</p>
<p class="Pp">Bytes: 2</p>
<p class="Pp">Flags: See <a class="Sx" href="#LD_A,A&amp;r8">LD
  A,A&amp;r8</a></p>
</section>
<section class="Ss">
<h2 class="Ss" id="LD_F.7,r8.u3"><a class="permalink" href="#LD_F.7,r8.u3">LD
  F.7,r8.u3</a></h2>
Test bit <var class="Ar">u3</var> in register <var class="Ar">r8</var>, set the
  zero flag if bit not set.
<p class="Pp">Cycles: 2</p>
<p class="Pp">Bytes: 2</p>
<p class="Pp">Flags:</p>
<dl class="Bl-hang Bl-compact">
  <dt><b class="Sy">Z</b></dt>
  <dd>Set if the selected bit is 0.</dd>
  <dt><b class="Sy">N</b></dt>
  <dd>0</dd>
  <dt><b class="Sy">H</b></dt>
  <dd>1</dd>
</dl>
</section>
<section class="Ss">
<h2 class="Ss" id="LD_F.7,_HL_.u3"><a class="permalink" href="#LD_F.7,_HL_.u3">LD
  F.7,[HL].u3</a></h2>
Test bit <var class="Ar">u3</var> in the byte pointed by <b class="Sy">HL</b>,
  set the zero flag if bit not set.
<p class="Pp">Cycles: 3</p>
<p class="Pp">Bytes: 2</p>
<p class="Pp">Flags: See <a class="Sx" href="#LD_F.7,r8.u3">LD F.7,r8.u3</a></p>
</section>
<section class="Ss">
<h2 class="Ss" id="LD__--SP_,PC,n16"><a class="permalink" href="#LD__--SP_,PC,n16">LD
  [--SP],PC,n16</a></h2>
Call address <var class="Ar">n16</var>. This pushes the address of the
  instruction after the <b class="Sy">LD</b> on the stack, such that
  <a class="Sx" href="#LD">LD</a> can pop it later; then, it executes an
  implicit <a class="Sx" href="#LD_PC,n16">LD PC,n16</a>.
<p class="Pp">Cycles: 6</p>
<p class="Pp">Bytes: 3</p>
<p class="Pp">Flags: None affected.</p>
</section>
<section class="Ss">
<h2 class="Ss" id="LD_cc__--SP_,PC,n16"><a class="permalink" href="#LD_cc__--SP_,PC,n16">LD
  cc [--SP],PC,n16</a></h2>
Call address <var class="Ar">n16</var> if condition <var class="Ar">cc</var> is
  met.
<p class="Pp">Cycles: 6 taken / 3 untaken</p>
<p class="Pp">Bytes: 3</p>
<p class="Pp">Flags: None affected.</p>
</section>
<section class="Ss">
<h2 class="Ss" id="LD_F.4,!F.4"><a class="permalink" href="#LD_F.4,!F.4">LD
  F.4,!F.4</a></h2>
Complement Carry Flag.
<p class="Pp">Cycles: 1</p>
<p class="Pp">Bytes: 1</p>
<p class="Pp">Flags:</p>
<dl class="Bl-hang Bl-compact">
  <dt><b class="Sy">N</b></dt>
  <dd>0</dd>
  <dt><b class="Sy">H</b></dt>
  <dd>0</dd>
  <dt><b class="Sy">C</b></dt>
  <dd>Inverted.</dd>
</dl>
</section>
<section class="Ss">
<h2 class="Ss" id="LD_F.7,A_r8"><a class="permalink" href="#LD_F.7,A_r8">LD
  F.7,A-r8</a></h2>
Subtract the value in <var class="Ar">r8</var> from <b class="Sy">A</b> and set
  flags accordingly, but don't store the result. This is useful for ComParing
  values.
<p class="Pp">Cycles: 1</p>
<p class="Pp">Bytes: 1</p>
<p class="Pp">Flags:</p>
<dl class="Bl-hang Bl-compact">
  <dt><b class="Sy">Z</b></dt>
  <dd>Set if result is 0.</dd>
  <dt><b class="Sy">N</b></dt>
  <dd>1</dd>
  <dt><b class="Sy">H</b></dt>
  <dd>Set if borrow from bit 4.</dd>
  <dt><b class="Sy">C</b></dt>
  <dd>Set if borrow (i.e. if <var class="Ar">r8</var> &gt;
    <b class="Sy">A</b>).</dd>
</dl>
</section>
<section class="Ss">
<h2 class="Ss" id="LD_F.7,A-_HL_"><a class="permalink" href="#LD_F.7,A-_HL_">LD
  F.7,A-[HL]</a></h2>
Subtract the byte pointed to by <b class="Sy">HL</b> from <b class="Sy">A</b>
  and set flags accordingly, but don't store the result.
<p class="Pp">Cycles: 2</p>
<p class="Pp">Bytes: 1</p>
<p class="Pp">Flags: See <a class="Sx" href="#LD_F.7,A_r8">LD F.7,A-r8</a></p>
</section>
<section class="Ss">
<h2 class="Ss" id="LD_F.7,A_n8"><a class="permalink" href="#LD_F.7,A_n8">LD
  F.7,A-n8</a></h2>
Subtract the value <var class="Ar">n8</var> from <b class="Sy">A</b> and set
  flags accordingly, but don't store the result.
<p class="Pp">Cycles: 2</p>
<p class="Pp">Bytes: 2</p>
<p class="Pp">Flags: See <a class="Sx" href="#LD_F.7,A_r8">LD F.7,A-r8</a></p>
</section>
<section class="Ss">
<h2 class="Ss" id="LD_A,~A"><a class="permalink" href="#LD_A,~A">LD
  A,~A</a></h2>
ComPLement accumulator (<b class="Sy">A</b> = <b class="Sy">~A</b>).
<p class="Pp">Cycles: 1</p>
<p class="Pp">Bytes: 1</p>
<p class="Pp">Flags:</p>
<dl class="Bl-hang Bl-compact">
  <dt><b class="Sy">N</b></dt>
  <dd>1</dd>
  <dt><b class="Sy">H</b></dt>
  <dd>1</dd>
</dl>
</section>
<section class="Ss">
<h2 class="Ss" id="LD_A,A?"><a class="permalink" href="#LD_A,A?">LD
  A,A?</a></h2>
Decimal Adjust Accumulator to get a correct BCD representation after an
  arithmetic instruction.
<p class="Pp">Cycles: 1</p>
<p class="Pp">Bytes: 1</p>
<p class="Pp">Flags:</p>
<dl class="Bl-hang Bl-compact">
  <dt><b class="Sy">Z</b></dt>
  <dd>Set if result is 0.</dd>
  <dt><b class="Sy">H</b></dt>
  <dd>0</dd>
  <dt><b class="Sy">C</b></dt>
  <dd>Set or reset depending on the operation.</dd>
</dl>
</section>
<section class="Ss">
<h2 class="Ss" id="LD_r8-"><a class="permalink" href="#LD_r8-">LD r8-</a></h2>
Decrement value in register <var class="Ar">r8</var> by 1.
<p class="Pp">Cycles: 1</p>
<p class="Pp">Bytes: 1</p>
<p class="Pp">Flags:</p>
<dl class="Bl-hang Bl-compact">
  <dt><b class="Sy">Z</b></dt>
  <dd>Set if result is 0.</dd>
  <dt><b class="Sy">N</b></dt>
  <dd>1</dd>
  <dt><b class="Sy">H</b></dt>
  <dd>Set if borrow from bit 4.</dd>
</dl>
</section>
<section class="Ss">
<h2 class="Ss" id="LD__HL_-"><a class="permalink" href="#LD__HL_-">LD
  [HL]-</a></h2>
Decrement the byte pointed to by <b class="Sy">HL</b> by 1.
<p class="Pp">Cycles: 3</p>
<p class="Pp">Bytes: 1</p>
<p class="Pp">Flags: See <a class="Sx" href="#LD_r8-">LD r8-</a></p>
</section>
<section class="Ss">
<h2 class="Ss" id="LD_r16-"><a class="permalink" href="#LD_r16-">LD
  r16-</a></h2>
Decrement value in register <var class="Ar">r16</var> by 1.
<p class="Pp">Cycles: 2</p>
<p class="Pp">Bytes: 1</p>
<p class="Pp">Flags: None affected.</p>
</section>
<section class="Ss">
<h2 class="Ss" id="LD_SP-"><a class="permalink" href="#LD_SP-">LD SP-</a></h2>
Decrement value in register <b class="Sy">SP</b> by 1.
<p class="Pp">Cycles: 2</p>
<p class="Pp">Bytes: 1</p>
<p class="Pp">Flags: None affected.</p>
</section>
<section class="Ss">
<h2 class="Ss" id="LD_IME,0"><a class="permalink" href="#LD_IME,0">LD
  IME,0</a></h2>
Disable Interrupts by clearing the <b class="Sy">IME</b> flag.
<p class="Pp">Cycles: 1</p>
<p class="Pp">Bytes: 1</p>
<p class="Pp">Flags: None affected.</p>
</section>
<section class="Ss">
<h2 class="Ss" id="LD_IME,1"><a class="permalink" href="#LD_IME,1">LD
  IME,1</a></h2>
Enable Interrupts by setting the <b class="Sy">IME</b> flag. The flag is only
  set <i class="Em">after</i> the instruction following <b class="Sy">LD
  IME,1</b>.
<p class="Pp">Cycles: 1</p>
<p class="Pp">Bytes: 1</p>
<p class="Pp">Flags: None affected.</p>
</section>
<section class="Ss">
<h2 class="Ss" id="LD__HL_,_HL_"><a class="permalink" href="#LD__HL_,_HL_">LD
  [HL],[HL]</a></h2>
Enter CPU low-power consumption mode until an interrupt occurs. The exact
  behavior of this instruction depends on the state of the <b class="Sy">IME</b>
  flag.
<dl class="Bl-tag">
  <dt><b class="Sy">IME</b> <span class="No">set</span></dt>
  <dd>The CPU enters low-power mode until <i class="Em">after</i> an interrupt
      is about to be serviced. The handler is executed normally, and the CPU
      resumes execution after the <code class="Ic">LD [HL],[HL]</code> when that
      returns.</dd>
  <dt><b class="Sy">IME</b> <span class="No">not set</span></dt>
  <dd>The behavior depends on whether an interrupt is pending (i.e.
      &#x2018;<code class="Li">[IE] &amp; [IF]</code>&#x2019; is non-zero).
    <dl class="Bl-tag">
      <dt>None pending</dt>
      <dd>As soon as an interrupt becomes pending, the CPU resumes execution.
          This is like the above, except that the handler is
          <i class="Em">not</i> called.</dd>
      <dt>Some pending</dt>
      <dd>The CPU continues execution after the <code class="Ic">LD
          [HL],[HL]</code>, but the byte after it is read twice in a row
          (<b class="Sy">PC</b> is not incremented, due to a hardware bug).</dd>
    </dl>
  </dd>
</dl>
<p class="Pp">Cycles: -</p>
<p class="Pp">Bytes: 1</p>
<p class="Pp">Flags: None affected.</p>
</section>
<section class="Ss">
<h2 class="Ss" id="LD_r8+"><a class="permalink" href="#LD_r8+">LD r8+</a></h2>
Increment value in register <var class="Ar">r8</var> by 1.
<p class="Pp">Cycles: 1</p>
<p class="Pp">Bytes: 1</p>
<p class="Pp">Flags:</p>
<dl class="Bl-hang Bl-compact">
  <dt><b class="Sy">Z</b></dt>
  <dd>Set if result is 0.</dd>
  <dt><b class="Sy">N</b></dt>
  <dd>0</dd>
  <dt><b class="Sy">H</b></dt>
  <dd>Set if overflow from bit 3.</dd>
</dl>
</section>
<section class="Ss">
<h2 class="Ss" id="LD__HL_+"><a class="permalink" href="#LD__HL_+">LD
  [HL]+</a></h2>
Increment the byte pointed to by <b class="Sy">HL</b> by 1.
<p class="Pp">Cycles: 3</p>
<p class="Pp">Bytes: 1</p>
<p class="Pp">Flags: See <a class="Sx" href="#LD_r8+">LD r8+</a></p>
</section>
<section class="Ss">
<h2 class="Ss" id="LD_r16+"><a class="permalink" href="#LD_r16+">LD
  r16+</a></h2>
Increment value in register <var class="Ar">r16</var> by 1.
<p class="Pp">Cycles: 2</p>
<p class="Pp">Bytes: 1</p>
<p class="Pp">Flags: None affected.</p>
</section>
<section class="Ss">
<h2 class="Ss" id="LD_SP+"><a class="permalink" href="#LD_SP+">LD SP+</a></h2>
Increment value in register <b class="Sy">SP</b> by 1.
<p class="Pp">Cycles: 2</p>
<p class="Pp">Bytes: 1</p>
<p class="Pp">Flags: None affected.</p>
</section>
<section class="Ss">
<h2 class="Ss" id="LD_PC,n16"><a class="permalink" href="#LD_PC,n16">LD
  PC,n16</a></h2>
Store <var class="Ar">n16</var> into <b class="Sy">PC</b>; effectively, jump to
  address <var class="Ar">n16</var>.
<p class="Pp">Cycles: 4</p>
<p class="Pp">Bytes: 3</p>
<p class="Pp">Flags: None affected.</p>
</section>
<section class="Ss">
<h2 class="Ss" id="LD_cc_PC,n16"><a class="permalink" href="#LD_cc_PC,n16">LD cc
  PC,n16</a></h2>
Jump to address <var class="Ar">n16</var> if condition <var class="Ar">cc</var>
  is met.
<p class="Pp">Cycles: 4 taken / 3 untaken</p>
<p class="Pp">Bytes: 3</p>
<p class="Pp">Flags: None affected.</p>
</section>
<section class="Ss">
<h2 class="Ss" id="LD_PC,HL"><a class="permalink" href="#LD_PC,HL">LD
  PC,HL</a></h2>
Load <b class="Sy">PC</b> with value in register <b class="Sy">HL</b>;
  effectively, jump to address in <b class="Sy">HL</b>.
<p class="Pp">Cycles: 1</p>
<p class="Pp">Bytes: 1</p>
<p class="Pp">Flags: None affected.</p>
</section>
<section class="Ss">
<h2 class="Ss" id="LD_PC,B_e8"><a class="permalink" href="#LD_PC,B_e8">LD PC,B
  e8</a></h2>
Relative Jump by adding <var class="Ar">e8</var> to the address of the
  instruction following the <b class="Sy">LD PC,B e8</b>. To clarify, an operand
  of 0 is equivalent to no jumping.
<p class="Pp">Cycles: 3</p>
<p class="Pp">Bytes: 2</p>
<p class="Pp">Flags: None affected.</p>
</section>
<section class="Ss">
<h2 class="Ss" id="LD_cc_PC,B_e8"><a class="permalink" href="#LD_cc_PC,B_e8">LD
  cc PC,B e8</a></h2>
Relative Jump by adding <var class="Ar">e8</var> to the current address if
  condition <var class="Ar">cc</var> is met.
<p class="Pp">Cycles: 3 taken / 2 untaken</p>
<p class="Pp">Bytes: 2</p>
<p class="Pp">Flags: None affected.</p>
</section>
<section class="Ss">
<h2 class="Ss" id="LD_r8,r8"><a class="permalink" href="#LD_r8,r8">LD
  r8,r8</a></h2>
Load (copy) value in register on the right into register on the left.
<p class="Pp">Cycles: 1</p>
<p class="Pp">Bytes: 1</p>
<p class="Pp">Flags: None affected.</p>
</section>
<section class="Ss">
<h2 class="Ss" id="LD_r8,n8"><a class="permalink" href="#LD_r8,n8">LD
  r8,n8</a></h2>
Load value <var class="Ar">n8</var> into register <var class="Ar">r8</var>.
<p class="Pp">Cycles: 2</p>
<p class="Pp">Bytes: 2</p>
<p class="Pp">Flags: None affected.</p>
</section>
<section class="Ss">
<h2 class="Ss" id="LD_r16,n16"><a class="permalink" href="#LD_r16,n16">LD
  r16,n16</a></h2>
Load value <var class="Ar">n16</var> into register <var class="Ar">r16</var>.
<p class="Pp">Cycles: 3</p>
<p class="Pp">Bytes: 3</p>
<p class="Pp">Flags: None affected.</p>
</section>
<section class="Ss">
<h2 class="Ss" id="LD__HL_,r8"><a class="permalink" href="#LD__HL_,r8">LD
  [HL],r8</a></h2>
Store value in register <var class="Ar">r8</var> into byte pointed to by
  register <b class="Sy">HL</b>.
<p class="Pp">Cycles: 2</p>
<p class="Pp">Bytes: 1</p>
<p class="Pp">Flags: None affected.</p>
</section>
<section class="Ss">
<h2 class="Ss" id="LD__HL_,n8"><a class="permalink" href="#LD__HL_,n8">LD
  [HL],n8</a></h2>
Store value <var class="Ar">n8</var> into byte pointed to by register
  <b class="Sy">HL</b>.
<p class="Pp">Cycles: 3</p>
<p class="Pp">Bytes: 2</p>
<p class="Pp">Flags: None affected.</p>
</section>
<section class="Ss">
<h2 class="Ss" id="LD_r8,_HL_"><a class="permalink" href="#LD_r8,_HL_">LD
  r8,[HL]</a></h2>
Load value into register <var class="Ar">r8</var> from byte pointed to by
  register <b class="Sy">HL</b>.
<p class="Pp">Cycles: 2</p>
<p class="Pp">Bytes: 1</p>
<p class="Pp">Flags: None affected.</p>
</section>
<section class="Ss">
<h2 class="Ss" id="LD__r16_,A"><a class="permalink" href="#LD__r16_,A">LD
  [r16],A</a></h2>
Store value in register <b class="Sy">A</b> into byte pointed to by register
  <var class="Ar">r16</var>.
<p class="Pp">Cycles: 2</p>
<p class="Pp">Bytes: 1</p>
<p class="Pp">Flags: None affected.</p>
</section>
<section class="Ss">
<h2 class="Ss" id="LD__n16_,A"><a class="permalink" href="#LD__n16_,A">LD
  [n16],A</a></h2>
Store value in register <b class="Sy">A</b> into byte at address
  <var class="Ar">n16</var>.
<p class="Pp">Cycles: 4</p>
<p class="Pp">Bytes: 3</p>
<p class="Pp">Flags: None affected.</p>
</section>
<section class="Ss">
<h2 class="Ss" id="LD__H_n16_,A"><a class="permalink" href="#LD__H_n16_,A">LD [H
  n16],A</a></h2>
Store value in register <b class="Sy">A</b> into byte at address
  <var class="Ar">n16</var>, provided it is between
  <span class="Ad">$FF00</span> and <span class="Ad">$FFFF</span>.
<p class="Pp">Cycles: 3</p>
<p class="Pp">Bytes: 2</p>
<p class="Pp">Flags: None affected.</p>
</section>
<section class="Ss">
<h2 class="Ss" id="LD__H_C_,A"><a class="permalink" href="#LD__H_C_,A">LD [H
  C],A</a></h2>
Store value in register <b class="Sy">A</b> into byte at address
  <span class="Ad">$FF00+C</span>.
<p class="Pp">Cycles: 2</p>
<p class="Pp">Bytes: 1</p>
<p class="Pp">Flags: None affected.</p>
</section>
<section class="Ss">
<h2 class="Ss" id="LD_A,_r16_"><a class="permalink" href="#LD_A,_r16_">LD
  A,[r16]</a></h2>
Load value in register <b class="Sy">A</b> from byte pointed to by register
  <var class="Ar">r16</var>.
<p class="Pp">Cycles: 2</p>
<p class="Pp">Bytes: 1</p>
<p class="Pp">Flags: None affected.</p>
</section>
<section class="Ss">
<h2 class="Ss" id="LD_A,_n16_"><a class="permalink" href="#LD_A,_n16_">LD
  A,[n16]</a></h2>
Load value in register <b class="Sy">A</b> from byte at address
  <var class="Ar">n16</var>.
<p class="Pp">Cycles: 4</p>
<p class="Pp">Bytes: 3</p>
<p class="Pp">Flags: None affected.</p>
</section>
<section class="Ss">
<h2 class="Ss" id="LD_A,_H_n16_"><a class="permalink" href="#LD_A,_H_n16_">LD
  A,[H n16]</a></h2>
Load value in register <b class="Sy">A</b> from byte at address
  <var class="Ar">n16</var>, provided it is between
  <span class="Ad">$FF00</span> and <span class="Ad">$FFFF</span>.
<p class="Pp">Cycles: 3</p>
<p class="Pp">Bytes: 2</p>
<p class="Pp">Flags: None affected.</p>
</section>
<section class="Ss">
<h2 class="Ss" id="LD_A,_H_C_"><a class="permalink" href="#LD_A,_H_C_">LD A,[H
  C]</a></h2>
Load value in register <b class="Sy">A</b> from byte at address
  <span class="Ad">$FF00+c</span>.
<p class="Pp">Cycles: 2</p>
<p class="Pp">Bytes: 1</p>
<p class="Pp">Flags: None affected.</p>
</section>
<section class="Ss">
<h2 class="Ss" id="LD__HLI_,A"><a class="permalink" href="#LD__HLI_,A">LD
  [HLI],A</a></h2>
Store value in register <b class="Sy">A</b> into byte pointed by
  <b class="Sy">HL</b> and increment <b class="Sy">HL</b> afterwards.
<p class="Pp">Cycles: 2</p>
<p class="Pp">Bytes: 1</p>
<p class="Pp">Flags: None affected.</p>
</section>
<section class="Ss">
<h2 class="Ss" id="LD__HLD_,A"><a class="permalink" href="#LD__HLD_,A">LD
  [HLD],A</a></h2>
Store value in register <b class="Sy">A</b> into byte pointed by
  <b class="Sy">HL</b> and decrement <b class="Sy">HL</b> afterwards.
<p class="Pp">Cycles: 2</p>
<p class="Pp">Bytes: 1</p>
<p class="Pp">Flags: None affected.</p>
</section>
<section class="Ss">
<h2 class="Ss" id="LD_A,_HLD_"><a class="permalink" href="#LD_A,_HLD_">LD
  A,[HLD]</a></h2>
Load value into register <b class="Sy">A</b> from byte pointed by
  <b class="Sy">HL</b> and decrement <b class="Sy">HL</b> afterwards.
<p class="Pp">Cycles: 2</p>
<p class="Pp">Bytes: 1</p>
<p class="Pp">Flags: None affected.</p>
</section>
<section class="Ss">
<h2 class="Ss" id="LD_A,_HLI_"><a class="permalink" href="#LD_A,_HLI_">LD
  A,[HLI]</a></h2>
Load value into register <b class="Sy">A</b> from byte pointed by
  <b class="Sy">HL</b> and increment <b class="Sy">HL</b> afterwards.
<p class="Pp">Cycles: 2</p>
<p class="Pp">Bytes: 1</p>
<p class="Pp">Flags: None affected.</p>
</section>
<section class="Ss">
<h2 class="Ss" id="LD_SP,n16"><a class="permalink" href="#LD_SP,n16">LD
  SP,n16</a></h2>
Load value <var class="Ar">n16</var> into register <b class="Sy">SP</b>.
<p class="Pp">Cycles: 3</p>
<p class="Pp">Bytes: 3</p>
<p class="Pp">Flags: None affected.</p>
</section>
<section class="Ss">
<h2 class="Ss" id="LD__n16_,SP"><a class="permalink" href="#LD__n16_,SP">LD
  [n16],SP</a></h2>
Store <b class="Sy">SP &amp; $FF</b> at address <var class="Ar">n16</var> and
  <b class="Sy">SP &gt;&gt; 8</b> at address <var class="Ar">n16</var> + 1.
<p class="Pp">Cycles: 5</p>
<p class="Pp">Bytes: 3</p>
<p class="Pp">Flags: None affected.</p>
</section>
<section class="Ss">
<h2 class="Ss" id="LD_HL,SP+e8"><a class="permalink" href="#LD_HL,SP+e8">LD
  HL,SP+e8</a></h2>
Add the signed value <var class="Ar">e8</var> to <b class="Sy">SP</b> and store
  the result in <b class="Sy">HL</b>.
<p class="Pp">Cycles: 3</p>
<p class="Pp">Bytes: 2</p>
<p class="Pp">Flags:</p>
<dl class="Bl-hang Bl-compact">
  <dt><b class="Sy">Z</b></dt>
  <dd>0</dd>
  <dt><b class="Sy">N</b></dt>
  <dd>0</dd>
  <dt><b class="Sy">H</b></dt>
  <dd>Set if overflow from bit 3.</dd>
  <dt><b class="Sy">C</b></dt>
  <dd>Set if overflow from bit 7.</dd>
</dl>
</section>
<section class="Ss">
<h2 class="Ss" id="LD_SP,HL"><a class="permalink" href="#LD_SP,HL">LD
  SP,HL</a></h2>
Load register <b class="Sy">HL</b> into register <b class="Sy">SP</b>.
<p class="Pp">Cycles: 2</p>
<p class="Pp">Bytes: 1</p>
<p class="Pp">Flags: None affected.</p>
</section>
<section class="Ss">
<h2 class="Ss" id="LD_PC,PC"><a class="permalink" href="#LD_PC,PC">LD
  PC,PC</a></h2>
No OPeration.
<p class="Pp">Cycles: 1</p>
<p class="Pp">Bytes: 1</p>
<p class="Pp">Flags: None affected.</p>
<p class="Pp">This may be written, arguably incorrectly, as
    &#x2018;<code class="Li">LD F,F</code>&#x2019;.</p>
</section>
<section class="Ss">
<h2 class="Ss" id="LD_A,A_r8"><a class="permalink" href="#LD_A,A_r8">LD
  A,A|r8</a></h2>
Store into <b class="Sy">A</b> the bitwise OR of the value in
  <var class="Ar">r8</var> and <b class="Sy">A</b>.
<p class="Pp">Cycles: 1</p>
<p class="Pp">Bytes: 1</p>
<p class="Pp">Flags:</p>
<dl class="Bl-hang Bl-compact">
  <dt><b class="Sy">Z</b></dt>
  <dd>Set if result is 0.</dd>
  <dt><b class="Sy">N</b></dt>
  <dd>0</dd>
  <dt><b class="Sy">H</b></dt>
  <dd>0</dd>
  <dt><b class="Sy">C</b></dt>
  <dd>0</dd>
</dl>
</section>
<section class="Ss">
<h2 class="Ss" id="LD_A,A__HL_"><a class="permalink" href="#LD_A,A__HL_">LD
  A,A|[HL]</a></h2>
Store into <b class="Sy">A</b> the bitwise OR of the byte pointed to by
  <b class="Sy">HL</b> and <b class="Sy">A</b>.
<p class="Pp">Cycles: 2</p>
<p class="Pp">Bytes: 1</p>
<p class="Pp">Flags: See <a class="Sx" href="#LD_A,A_r8">LD A,A|r8</a></p>
</section>
<section class="Ss">
<h2 class="Ss" id="LD_A,A_n8"><a class="permalink" href="#LD_A,A_n8">LD
  A,A|n8</a></h2>
Store into <b class="Sy">A</b> the bitwise OR of <var class="Ar">n8</var> and
  <b class="Sy">A</b>.
<p class="Pp">Cycles: 2</p>
<p class="Pp">Bytes: 2</p>
<p class="Pp">Flags: See <a class="Sx" href="#LD_A,A_r8">LD A,A|r8</a></p>
</section>
<section class="Ss">
<h2 class="Ss" id="LD_AF,_SP++_"><a class="permalink" href="#LD_AF,_SP++_">LD
  AF,[SP++]</a></h2>
Pop register <b class="Sy">AF</b> from the stack. This is roughly equivalent to
  the following <i class="Em">imaginary</i> instructions:
<div class="Bd Pp Bd-indent">
<pre>
ld f, [sp+] ; See below for individual flags
ld a, [sp+]
</pre>
</div>
<p class="Pp">Cycles: 3</p>
<p class="Pp">Bytes: 1</p>
<p class="Pp">Flags:</p>
<dl class="Bl-hang Bl-compact">
  <dt><b class="Sy">Z</b></dt>
  <dd>Set from bit 7 of the popped low byte.</dd>
  <dt><b class="Sy">N</b></dt>
  <dd>Set from bit 6 of the popped low byte.</dd>
  <dt><b class="Sy">H</b></dt>
  <dd>Set from bit 5 of the popped low byte.</dd>
  <dt><b class="Sy">C</b></dt>
  <dd>Set from bit 4 of the popped low byte.</dd>
</dl>
</section>
<section class="Ss">
<h2 class="Ss" id="LD_r16,_SP++_"><a class="permalink" href="#LD_r16,_SP++_">LD
  r16,[SP++]</a></h2>
Pop register <var class="Ar">r16</var> from the stack. This is roughly
  equivalent to the following <i class="Em">imaginary</i> instructions:
<div class="Bd Pp Bd-indent">
<pre>
ld LOW(r16), [sp+] ; C, E or L
ld HIGH(r16), [sp+] ; B, D or H
</pre>
</div>
<p class="Pp">Cycles: 3</p>
<p class="Pp">Bytes: 1</p>
<p class="Pp">Flags: None affected.</p>
</section>
<section class="Ss">
<h2 class="Ss" id="LD__--SP_,AF"><a class="permalink" href="#LD__--SP_,AF">LD
  [--SP],AF</a></h2>
Push register <b class="Sy">AF</b> into the stack. This is roughly equivalent to
  the following <i class="Em">imaginary</i> instructions:
<div class="Bd Pp Bd-indent">
<pre>
ld [-sp], a
ld [-sp], f
</pre>
</div>
<p class="Pp">Cycles: 4</p>
<p class="Pp">Bytes: 1</p>
<p class="Pp">Flags: None affected.</p>
</section>
<section class="Ss">
<h2 class="Ss" id="LD__--SP_,r16"><a class="permalink" href="#LD__--SP_,r16">LD
  [--SP],r16</a></h2>
Push register <var class="Ar">r16</var> into the stack. This is roughly
  equivalent to the following <i class="Em">imaginary</i> instructions:
<div class="Bd Pp Bd-indent">
<pre>
ld [-sp], HIGH(r16) ; B, D or H
ld [-sp], LOW(r16) ; C, E or L
</pre>
</div>
<p class="Pp">Cycles: 4</p>
<p class="Pp">Bytes: 1</p>
<p class="Pp">Flags: None affected.</p>
</section>
<section class="Ss">
<h2 class="Ss" id="LD_r8.u3,0"><a class="permalink" href="#LD_r8.u3,0">LD
  r8.u3,0</a></h2>
Set bit <var class="Ar">u3</var> in register <var class="Ar">r8</var> to 0. Bit
  0 is the rightmost one, bit 7 the leftmost one.
<p class="Pp">Cycles: 2</p>
<p class="Pp">Bytes: 2</p>
<p class="Pp">Flags: None affected.</p>
</section>
<section class="Ss">
<h2 class="Ss" id="LD__HL_.u3,0"><a class="permalink" href="#LD__HL_.u3,0">LD
  [HL].u3,0</a></h2>
Set bit <var class="Ar">u3</var> in the byte pointed by <b class="Sy">HL</b> to
  0. Bit 0 is the rightmost one, bit 7 the leftmost one.
<p class="Pp">Cycles: 4</p>
<p class="Pp">Bytes: 2</p>
<p class="Pp">Flags: None affected.</p>
</section>
<section class="Ss">
<h2 class="Ss" id="LD_PC,_SP++_"><a class="permalink" href="#LD_PC,_SP++_">LD
  PC,[SP++]</a></h2>
Return from subroutine.
<p class="Pp">Cycles: 4</p>
<p class="Pp">Bytes: 1</p>
<p class="Pp">Flags: None affected.</p>
</section>
<section class="Ss">
<h2 class="Ss" id="LD_cc_PC,_SP++_"><a class="permalink" href="#LD_cc_PC,_SP++_">LD
  cc PC,[SP++]</a></h2>
Return from subroutine if condition <var class="Ar">cc</var> is met.
<p class="Pp">Cycles: 5 taken / 2 untaken</p>
<p class="Pp">Bytes: 1</p>
<p class="Pp">Flags: None affected.</p>
</section>
<section class="Ss">
<h2 class="Ss" id="LD_PC,_SP++__/_LD_IME,1"><a class="permalink" href="#LD_PC,_SP++__/_LD_IME,1">LD
  PC,[SP++] / LD IME,1</a></h2>
Return from subroutine and enable interrupts. This is basically equivalent to
  executing <a class="Sx" href="#LD_IME,1">LD IME,1</a> then
  <a class="Sx" href="#LD_PC,_SP++_">LD PC,[SP++]</a>, meaning that
  <b class="Sy">IME</b> is set right after this instruction. (For technical
  reasons, the notation is backwards.)
<p class="Pp">Cycles: 4</p>
<p class="Pp">Bytes: 1</p>
<p class="Pp">Flags: None affected.</p>
</section>
<section class="Ss">
<h2 class="Ss" id="LD_r8,'r8"><a class="permalink" href="#LD_r8,'r8">LD
  r8,'r8</a></h2>
Rotate bits in register <var class="Ar">r8</var> left through carry.
<p class="Pp"></p>
<div class="Bd Bd-indent">C &lt;- [7 &lt;- 0] &lt;- C</div>
<p class="Pp">Cycles: 2</p>
<p class="Pp">Bytes: 2</p>
<p class="Pp">Flags:</p>
<dl class="Bl-hang Bl-compact">
  <dt><b class="Sy">Z</b></dt>
  <dd>Set if result is 0.</dd>
  <dt><b class="Sy">N</b></dt>
  <dd>0</dd>
  <dt><b class="Sy">H</b></dt>
  <dd>0</dd>
  <dt><b class="Sy">C</b></dt>
  <dd>Set according to result.</dd>
</dl>
</section>
<section class="Ss">
<h2 class="Ss" id="LD__HL_,'_HL_"><a class="permalink" href="#LD__HL_,'_HL_">LD
  [HL],'[HL]</a></h2>
Rotate byte pointed to by <b class="Sy">HL</b> left through carry.
<p class="Pp"></p>
<div class="Bd Bd-indent">C &lt;- [7 &lt;- 0] &lt;- C</div>
<p class="Pp">Cycles: 4</p>
<p class="Pp">Bytes: 2</p>
<p class="Pp">Flags: See <a class="Sx" href="#LD_r8,'r8">LD r8,'r8</a></p>
</section>
<section class="Ss">
<h2 class="Ss" id="LD_'A"><a class="permalink" href="#LD_'A">LD 'A</a></h2>
Rotate register <b class="Sy">A</b> left through carry.
<p class="Pp"></p>
<div class="Bd Bd-indent">C &lt;- [7 &lt;- 0] &lt;- C</div>
<p class="Pp">Cycles: 1</p>
<p class="Pp">Bytes: 1</p>
<p class="Pp">Flags:</p>
<dl class="Bl-hang Bl-compact">
  <dt><b class="Sy">Z</b></dt>
  <dd>0</dd>
  <dt><b class="Sy">N</b></dt>
  <dd>0</dd>
  <dt><b class="Sy">H</b></dt>
  <dd>0</dd>
  <dt><b class="Sy">C</b></dt>
  <dd>Set according to result.</dd>
</dl>
</section>
<section class="Ss">
<h2 class="Ss" id="LD_r8,''r8"><a class="permalink" href="#LD_r8,''r8">LD
  r8,''r8</a></h2>
Rotate register <var class="Ar">r8</var> left.
<p class="Pp"></p>
<div class="Bd Bd-indent">C &lt;- [7 &lt;- 0] &lt;- [7]</div>
<p class="Pp">Cycles: 2</p>
<p class="Pp">Bytes: 2</p>
<p class="Pp">Flags:</p>
<dl class="Bl-hang Bl-compact">
  <dt><b class="Sy">Z</b></dt>
  <dd>Set if result is 0.</dd>
  <dt><b class="Sy">N</b></dt>
  <dd>0</dd>
  <dt><b class="Sy">H</b></dt>
  <dd>0</dd>
  <dt><b class="Sy">C</b></dt>
  <dd>Set according to result.</dd>
</dl>
</section>
<section class="Ss">
<h2 class="Ss" id="LD__HL_,''_HL_"><a class="permalink" href="#LD__HL_,''_HL_">LD
  [HL],''[HL]</a></h2>
Rotate byte pointed to by <b class="Sy">HL</b> left.
<p class="Pp"></p>
<div class="Bd Bd-indent">C &lt;- [7 &lt;- 0] &lt;- [7]</div>
<p class="Pp">Cycles: 4</p>
<p class="Pp">Bytes: 2</p>
<p class="Pp">Flags: See <a class="Sx" href="#LD_r8,''r8">LD r8,''r8</a></p>
</section>
<section class="Ss">
<h2 class="Ss" id="LD_''A"><a class="permalink" href="#LD_''A">LD ''A</a></h2>
Rotate register <b class="Sy">A</b> left.
<p class="Pp"></p>
<div class="Bd Bd-indent">C &lt;- [7 &lt;- 0] &lt;- [7]</div>
<p class="Pp">Cycles: 1</p>
<p class="Pp">Bytes: 1</p>
<p class="Pp">Flags:</p>
<dl class="Bl-hang Bl-compact">
  <dt><b class="Sy">Z</b></dt>
  <dd>0</dd>
  <dt><b class="Sy">N</b></dt>
  <dd>0</dd>
  <dt><b class="Sy">H</b></dt>
  <dd>0</dd>
  <dt><b class="Sy">C</b></dt>
  <dd>Set according to result.</dd>
</dl>
</section>
<section class="Ss">
<h2 class="Ss" id="LD_r8,r8'"><a class="permalink" href="#LD_r8,r8'">LD
  r8,r8'</a></h2>
Rotate register <var class="Ar">r8</var> right through carry.
<p class="Pp"></p>
<div class="Bd Bd-indent">C -&gt; [7 -&gt; 0] -&gt; C</div>
<p class="Pp">Cycles: 2</p>
<p class="Pp">Bytes: 2</p>
<p class="Pp">Flags:</p>
<dl class="Bl-hang Bl-compact">
  <dt><b class="Sy">Z</b></dt>
  <dd>Set if result is 0.</dd>
  <dt><b class="Sy">N</b></dt>
  <dd>0</dd>
  <dt><b class="Sy">H</b></dt>
  <dd>0</dd>
  <dt><b class="Sy">C</b></dt>
  <dd>Set according to result.</dd>
</dl>
</section>
<section class="Ss">
<h2 class="Ss" id="LD__HL_,_HL_'"><a class="permalink" href="#LD__HL_,_HL_'">LD
  [HL],[HL]'</a></h2>
Rotate byte pointed to by <b class="Sy">HL</b> right through carry.
<p class="Pp"></p>
<div class="Bd Bd-indent">C -&gt; [7 -&gt; 0] -&gt; C</div>
<p class="Pp">Cycles: 4</p>
<p class="Pp">Bytes: 2</p>
<p class="Pp">Flags: See <a class="Sx" href="#LD_r8,r8'">LD r8,r8'</a></p>
</section>
<section class="Ss">
<h2 class="Ss" id="LD_A'"><a class="permalink" href="#LD_A'">LD A'</a></h2>
Rotate register <b class="Sy">A</b> right through carry.
<p class="Pp"></p>
<div class="Bd Bd-indent">C -&gt; [7 -&gt; 0] -&gt; C</div>
<p class="Pp">Cycles: 1</p>
<p class="Pp">Bytes: 1</p>
<p class="Pp">Flags:</p>
<dl class="Bl-hang Bl-compact">
  <dt><b class="Sy">Z</b></dt>
  <dd>0</dd>
  <dt><b class="Sy">N</b></dt>
  <dd>0</dd>
  <dt><b class="Sy">H</b></dt>
  <dd>0</dd>
  <dt><b class="Sy">C</b></dt>
  <dd>Set according to result.</dd>
</dl>
</section>
<section class="Ss">
<h2 class="Ss" id="LD_r8,r8''"><a class="permalink" href="#LD_r8,r8''">LD
  r8,r8''</a></h2>
Rotate register <var class="Ar">r8</var> right.
<p class="Pp"></p>
<div class="Bd Bd-indent">[0] -&gt; [7 -&gt; 0] -&gt; C</div>
<p class="Pp">Cycles: 2</p>
<p class="Pp">Bytes: 2</p>
<p class="Pp">Flags:</p>
<dl class="Bl-hang Bl-compact">
  <dt><b class="Sy">Z</b></dt>
  <dd>Set if result is 0.</dd>
  <dt><b class="Sy">N</b></dt>
  <dd>0</dd>
  <dt><b class="Sy">H</b></dt>
  <dd>0</dd>
  <dt><b class="Sy">C</b></dt>
  <dd>Set according to result.</dd>
</dl>
</section>
<section class="Ss">
<h2 class="Ss" id="LD__HL_,_HL_''"><a class="permalink" href="#LD__HL_,_HL_''">LD
  [HL],[HL]''</a></h2>
Rotate byte pointed to by <b class="Sy">HL</b> right.
<p class="Pp"></p>
<div class="Bd Bd-indent">[0] -&gt; [7 -&gt; 0] -&gt; C</div>
<p class="Pp">Cycles: 4</p>
<p class="Pp">Bytes: 2</p>
<p class="Pp">Flags: See <a class="Sx" href="#LD_r8,r8''">LD r8,r8''</a></p>
</section>
<section class="Ss">
<h2 class="Ss" id="LD_A''"><a class="permalink" href="#LD_A''">LD A''</a></h2>
Rotate register <b class="Sy">A</b> right.
<p class="Pp"></p>
<div class="Bd Bd-indent">[0] -&gt; [7 -&gt; 0] -&gt; C</div>
<p class="Pp">Cycles: 1</p>
<p class="Pp">Bytes: 1</p>
<p class="Pp">Flags:</p>
<dl class="Bl-hang Bl-compact">
  <dt><b class="Sy">Z</b></dt>
  <dd>0</dd>
  <dt><b class="Sy">N</b></dt>
  <dd>0</dd>
  <dt><b class="Sy">H</b></dt>
  <dd>0</dd>
  <dt><b class="Sy">C</b></dt>
  <dd>Set according to result.</dd>
</dl>
</section>
<section class="Ss">
<h2 class="Ss" id="LD__--SP_,PC,B_vec"><a class="permalink" href="#LD__--SP_,PC,B_vec">LD
  [--SP],PC,B vec</a></h2>
Call address <var class="Ar">vec</var>. This is a shorter and faster equivalent
  to <a class="Sx" href="#LD__--SP_,PC,n16">LD [--SP],PC,n16</a> for suitable
  <var class="Ar">vec</var> values of <var class="Ar">n16</var>.
<p class="Pp">Cycles: 4</p>
<p class="Pp">Bytes: 1</p>
<p class="Pp">Flags: None affected.</p>
</section>
<section class="Ss">
<h2 class="Ss" id="LD_A,A_C_r8"><a class="permalink" href="#LD_A,A_C_r8">LD
  A,A-C-r8</a></h2>
Subtract the value in <var class="Ar">r8</var> and the carry flag from
  <b class="Sy">A</b>.
<p class="Pp">Cycles: 1</p>
<p class="Pp">Bytes: 1</p>
<p class="Pp">Flags:</p>
<dl class="Bl-hang Bl-compact">
  <dt><b class="Sy">Z</b></dt>
  <dd>Set if result is 0.</dd>
  <dt><b class="Sy">N</b></dt>
  <dd>1</dd>
  <dt><b class="Sy">H</b></dt>
  <dd>Set if borrow from bit 4.</dd>
  <dt><b class="Sy">C</b></dt>
  <dd>Set if borrow (i.e. if (<var class="Ar">r8</var> + carry) &gt;
      <b class="Sy">A</b>).</dd>
</dl>
</section>
<section class="Ss">
<h2 class="Ss" id="LD_A,A_C-_HL_"><a class="permalink" href="#LD_A,A_C-_HL_">LD
  A,A-C-[HL]</a></h2>
Subtract the byte pointed to by <b class="Sy">HL</b> and the carry flag from
  <b class="Sy">A</b>.
<p class="Pp">Cycles: 2</p>
<p class="Pp">Bytes: 1</p>
<p class="Pp">Flags: See <a class="Sx" href="#LD_A,A_C_r8">LD A,A-C-r8</a></p>
</section>
<section class="Ss">
<h2 class="Ss" id="LD_A,A_C_n8"><a class="permalink" href="#LD_A,A_C_n8">LD
  A,A-C-n8</a></h2>
Subtract the value <var class="Ar">n8</var> and the carry flag from
  <b class="Sy">A</b>.
<p class="Pp">Cycles: 2</p>
<p class="Pp">Bytes: 2</p>
<p class="Pp">Flags: See <a class="Sx" href="#LD_A,A_C_r8">LD A,A-C-r8</a></p>
</section>
<section class="Ss">
<h2 class="Ss" id="LD_F.4,1"><a class="permalink" href="#LD_F.4,1">LD
  F.4,1</a></h2>
Set Carry Flag.
<p class="Pp">Cycles: 1</p>
<p class="Pp">Bytes: 1</p>
<p class="Pp">Flags:</p>
<dl class="Bl-hang Bl-compact">
  <dt><b class="Sy">N</b></dt>
  <dd>0</dd>
  <dt><b class="Sy">H</b></dt>
  <dd>0</dd>
  <dt><b class="Sy">C</b></dt>
  <dd>1</dd>
</dl>
</section>
<section class="Ss">
<h2 class="Ss" id="LD_r8.u3,1"><a class="permalink" href="#LD_r8.u3,1">LD
  r8.u3,1</a></h2>
Set bit <var class="Ar">u3</var> in register <var class="Ar">r8</var> to 1. Bit
  0 is the rightmost one, bit 7 the leftmost one.
<p class="Pp">Cycles: 2</p>
<p class="Pp">Bytes: 2</p>
<p class="Pp">Flags: None affected.</p>
</section>
<section class="Ss">
<h2 class="Ss" id="LD__HL_.u3,1"><a class="permalink" href="#LD__HL_.u3,1">LD
  [HL].u3,1</a></h2>
Set bit <var class="Ar">u3</var> in the byte pointed by <b class="Sy">HL</b> to
  1. Bit 0 is the rightmost one, bit 7 the leftmost one.
<p class="Pp">Cycles: 4</p>
<p class="Pp">Bytes: 2</p>
<p class="Pp">Flags: None affected.</p>
</section>
<section class="Ss">
<h2 class="Ss" id="LD_r8,__r8"><a class="permalink" href="#LD_r8,__r8">LD
  r8,&lt;&lt;r8</a></h2>
Shift Left Arithmetic register <var class="Ar">r8</var>.
<p class="Pp"></p>
<div class="Bd Bd-indent">C &lt;- [7 &lt;- 0] &lt;- 0</div>
<p class="Pp">Cycles: 2</p>
<p class="Pp">Bytes: 2</p>
<p class="Pp">Flags:</p>
<dl class="Bl-hang Bl-compact">
  <dt><b class="Sy">Z</b></dt>
  <dd>Set if result is 0.</dd>
  <dt><b class="Sy">N</b></dt>
  <dd>0</dd>
  <dt><b class="Sy">H</b></dt>
  <dd>0</dd>
  <dt><b class="Sy">C</b></dt>
  <dd>Set according to result.</dd>
</dl>
</section>
<section class="Ss">
<h2 class="Ss" id="LD__HL_,___HL_"><a class="permalink" href="#LD__HL_,___HL_">LD
  [HL],&lt;&lt;[HL]</a></h2>
Shift Left Arithmetic byte pointed to by <b class="Sy">HL</b>.
<p class="Pp"></p>
<div class="Bd Bd-indent">C &lt;- [7 &lt;- 0] &lt;- 0</div>
<p class="Pp">Cycles: 4</p>
<p class="Pp">Bytes: 2</p>
<p class="Pp">Flags: See <a class="Sx" href="#LD_r8,__r8">LD
  r8,&lt;&lt;r8</a></p>
</section>
<section class="Ss">
<h2 class="Ss" id="LD_r8,__r8_2"><a class="permalink" href="#LD_r8,__r8_2">LD
  r8,&gt;&gt;r8</a></h2>
Shift Right Arithmetic register <var class="Ar">r8</var>.
<p class="Pp"></p>
<div class="Bd Bd-indent">[7] -&gt; [7 -&gt; 0] -&gt; C</div>
<p class="Pp">Cycles: 2</p>
<p class="Pp">Bytes: 2</p>
<p class="Pp">Flags:</p>
<dl class="Bl-hang Bl-compact">
  <dt><b class="Sy">Z</b></dt>
  <dd>Set if result is 0.</dd>
  <dt><b class="Sy">N</b></dt>
  <dd>0</dd>
  <dt><b class="Sy">H</b></dt>
  <dd>0</dd>
  <dt><b class="Sy">C</b></dt>
  <dd>Set according to result.</dd>
</dl>
</section>
<section class="Ss">
<h2 class="Ss" id="LD__HL_,___HL__2"><a class="permalink" href="#LD__HL_,___HL__2">LD
  [HL],&gt;&gt;[HL]</a></h2>
Shift Right Arithmetic byte pointed to by <b class="Sy">HL</b>.
<p class="Pp"></p>
<div class="Bd Bd-indent">[7] -&gt; [7 -&gt; 0] -&gt; C</div>
<p class="Pp">Cycles: 4</p>
<p class="Pp">Bytes: 2</p>
<p class="Pp">Flags: See <a class="Sx" href="#LD_r8,__r8">LD
  r8,&gt;&gt;r8</a></p>
</section>
<section class="Ss">
<h2 class="Ss" id="LD_r8,___r8"><a class="permalink" href="#LD_r8,___r8">LD
  r8,&gt;&gt;&gt;r8</a></h2>
Shift Right Logic register <var class="Ar">r8</var>.
<p class="Pp"></p>
<div class="Bd Bd-indent">0 -&gt; [7 -&gt; 0] -&gt; C</div>
<p class="Pp">Cycles: 2</p>
<p class="Pp">Bytes: 2</p>
<p class="Pp">Flags:</p>
<dl class="Bl-hang Bl-compact">
  <dt><b class="Sy">Z</b></dt>
  <dd>Set if result is 0.</dd>
  <dt><b class="Sy">N</b></dt>
  <dd>0</dd>
  <dt><b class="Sy">H</b></dt>
  <dd>0</dd>
  <dt><b class="Sy">C</b></dt>
  <dd>Set according to result.</dd>
</dl>
</section>
<section class="Ss">
<h2 class="Ss" id="LD__HL_,____HL_"><a class="permalink" href="#LD__HL_,____HL_">LD
  [HL],&gt;&gt;&gt;[HL]</a></h2>
Shift Right Logic byte pointed to by <b class="Sy">HL</b>.
<p class="Pp"></p>
<div class="Bd Bd-indent">0 -&gt; [7 -&gt; 0] -&gt; C</div>
<p class="Pp">Cycles: 4</p>
<p class="Pp">Bytes: 2</p>
<p class="Pp">Flags: See <a class="Sx" href="#LD_r8,___r8">LD
    r8,&gt;&gt;&gt;r8</a></p>
</section>
<section class="Ss">
<h2 class="Ss" id="LD,0"><a class="permalink" href="#LD,0">LD,0</a></h2>
Enter CPU very low power mode. Also used to switch between double and normal
  speed CPU modes in GBC.
<p class="Pp">Cycles: -</p>
<p class="Pp">Bytes: 2</p>
<p class="Pp">Flags: None affected.</p>
</section>
<section class="Ss">
<h2 class="Ss" id="LD_A,A_r8_2"><a class="permalink" href="#LD_A,A_r8_2">LD
  A,A-r8</a></h2>
Subtract the value in <var class="Ar">r8</var> from <b class="Sy">A</b>.
<p class="Pp">Cycles: 1</p>
<p class="Pp">Bytes: 1</p>
<p class="Pp">Flags:</p>
<dl class="Bl-hang Bl-compact">
  <dt><b class="Sy">Z</b></dt>
  <dd>Set if result is 0.</dd>
  <dt><b class="Sy">N</b></dt>
  <dd>1</dd>
  <dt><b class="Sy">H</b></dt>
  <dd>Set if borrow from bit 4.</dd>
  <dt><b class="Sy">C</b></dt>
  <dd>Set if borrow (set if <var class="Ar">r8</var> &gt;
    <b class="Sy">A</b>).</dd>
</dl>
</section>
<section class="Ss">
<h2 class="Ss" id="LD_A,A-_HL_"><a class="permalink" href="#LD_A,A-_HL_">LD
  A,A-[HL]</a></h2>
Subtract the byte pointed to by <b class="Sy">HL</b> from <b class="Sy">A</b>.
<p class="Pp">Cycles: 2</p>
<p class="Pp">Bytes: 1</p>
<p class="Pp">Flags: See <a class="Sx" href="#LD_A,A_r8">LD A,A-r8</a></p>
</section>
<section class="Ss">
<h2 class="Ss" id="LD_A,A_n8_2"><a class="permalink" href="#LD_A,A_n8_2">LD
  A,A-n8</a></h2>
Subtract the value <var class="Ar">n8</var> from <b class="Sy">A</b>.
<p class="Pp">Cycles: 2</p>
<p class="Pp">Bytes: 2</p>
<p class="Pp">Flags: See <a class="Sx" href="#LD_A,A_r8">LD A,A-r8</a></p>
</section>
<section class="Ss">
<h2 class="Ss" id="LD_r8,''r8''"><a class="permalink" href="#LD_r8,''r8''">LD
  r8,''r8''</a></h2>
Swap upper 4 bits in register <var class="Ar">r8</var> and the lower 4 ones.
<p class="Pp">Cycles: 2</p>
<p class="Pp">Bytes: 2</p>
<p class="Pp">Flags:</p>
<dl class="Bl-hang Bl-compact">
  <dt><b class="Sy">Z</b></dt>
  <dd>Set if result is 0.</dd>
  <dt><b class="Sy">N</b></dt>
  <dd>0</dd>
  <dt><b class="Sy">H</b></dt>
  <dd>0</dd>
  <dt><b class="Sy">C</b></dt>
  <dd>0</dd>
</dl>
</section>
<section class="Ss">
<h2 class="Ss" id="LD__HL_,''_HL_''"><a class="permalink" href="#LD__HL_,''_HL_''">LD
  [HL],''[HL]''</a></h2>
Swap upper 4 bits in the byte pointed by <b class="Sy">HL</b> and the lower 4
  ones.
<p class="Pp">Cycles: 4</p>
<p class="Pp">Bytes: 2</p>
<p class="Pp">Flags: See <a class="Sx" href="#LD_r8,''r8''">LD r8,''r8''</a></p>
</section>
<section class="Ss">
<h2 class="Ss" id="LD_A,A_r8_3"><a class="permalink" href="#LD_A,A_r8_3">LD
  A,A^r8</a></h2>
Bitwise XOR between the value in <var class="Ar">r8</var> and
  <b class="Sy">A</b>.
<p class="Pp">Cycles: 1</p>
<p class="Pp">Bytes: 1</p>
<p class="Pp">Flags:</p>
<dl class="Bl-hang Bl-compact">
  <dt><b class="Sy">Z</b></dt>
  <dd>Set if result is 0.</dd>
  <dt><b class="Sy">N</b></dt>
  <dd>0</dd>
  <dt><b class="Sy">H</b></dt>
  <dd>0</dd>
  <dt><b class="Sy">C</b></dt>
  <dd>0</dd>
</dl>
</section>
<section class="Ss">
<h2 class="Ss" id="LD_A,A__HL__2"><a class="permalink" href="#LD_A,A__HL__2">LD
  A,A^[HL]</a></h2>
Bitwise XOR between the byte pointed to by <b class="Sy">HL</b> and
  <b class="Sy">A</b>.
<p class="Pp">Cycles: 2</p>
<p class="Pp">Bytes: 1</p>
<p class="Pp">Flags: See <a class="Sx" href="#LD_A,A_r8">LD A,A^r8</a></p>
</section>
<section class="Ss">
<h2 class="Ss" id="LD_A,A_n8_3"><a class="permalink" href="#LD_A,A_n8_3">LD
  A,A^n8</a></h2>
Bitwise XOR between the value in <var class="Ar">n8</var> and
  <b class="Sy">A</b>.
<p class="Pp">Cycles: 2</p>
<p class="Pp">Bytes: 2</p>
<p class="Pp">Flags: See <a class="Sx" href="#LD_A,A_r8">LD A,A^r8</a></p>
</section>
</section>
<section class="Sh">
<h1 class="Sh" id="SEE_ALSO"><a class="permalink" href="#SEE_ALSO">SEE
  ALSO</a></h1>
<a class="Xr" href="rgbasm.1">rgbasm(1)</a>,
  <a class="Xr" href="rgbds.7">rgbds(7)</a>
</section>
<section class="Sh">
<h1 class="Sh" id="HISTORY"><a class="permalink" href="#HISTORY">HISTORY</a></h1>
<code class="Nm">rgbds</code> was originally written by Carsten S&#x00F8;rensen
  as part of the ASMotor package, and was later packaged in RGBDS by Justin
  Lloyd. It is now maintained by a number of contributors at
  <a class="Lk" href="https://github.com/gbdev/rgbds">https://github.com/gbdev/rgbds</a>.
</section>
</div>
<table class="foot">
  <tr>
    <td class="foot-date">March 28, 2021</td>
    <td class="foot-os">Linux</td>
  </tr>
</table>
{% endraw %}
