Classic Timing Analyzer report for sequencedetector
Tue Apr 16 17:02:49 2019
Quartus II Version 9.1 Build 222 10/21/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. tsu
  8. tco
  9. tpd
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                              ;
+------------------------------+-------+---------------+------------------------------------------------+-----------+-----------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From      ; To        ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+-----------+-----------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 3.777 ns                                       ; reset     ; fstate.s2 ; --         ; clock    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 8.636 ns                                       ; fstate.s2 ; q         ; clock      ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 11.126 ns                                      ; reset     ; q         ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 1.199 ns                                       ; s         ; fstate.s2 ; --         ; clock    ; 0            ;
; Clock Setup: 'clock'         ; N/A   ; None          ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; fstate.s1 ; fstate.s2 ; clock      ; clock    ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;           ;           ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+-----------+-----------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                       ;
+-------+------------------------------------------------+-----------+-----------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From      ; To        ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------+-----------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; fstate.s1 ; fstate.s2 ; clock      ; clock    ; None                        ; None                      ; 0.533 ns                ;
+-------+------------------------------------------------+-----------+-----------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------+
; tsu                                                              ;
+-------+--------------+------------+-------+-----------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To        ; To Clock ;
+-------+--------------+------------+-------+-----------+----------+
; N/A   ; None         ; 3.777 ns   ; reset ; fstate.s2 ; clock    ;
; N/A   ; None         ; 3.511 ns   ; reset ; fstate.s1 ; clock    ;
; N/A   ; None         ; -0.968 ns  ; s     ; fstate.s1 ; clock    ;
; N/A   ; None         ; -0.969 ns  ; s     ; fstate.s2 ; clock    ;
+-------+--------------+------------+-------+-----------+----------+


+-----------------------------------------------------------------+
; tco                                                             ;
+-------+--------------+------------+-----------+----+------------+
; Slack ; Required tco ; Actual tco ; From      ; To ; From Clock ;
+-------+--------------+------------+-----------+----+------------+
; N/A   ; None         ; 8.636 ns   ; fstate.s2 ; q  ; clock      ;
+-------+--------------+------------+-----------+----+------------+


+----------------------------------------------------------+
; tpd                                                      ;
+-------+-------------------+-----------------+-------+----+
; Slack ; Required P2P Time ; Actual P2P Time ; From  ; To ;
+-------+-------------------+-----------------+-------+----+
; N/A   ; None              ; 11.126 ns       ; reset ; q  ;
; N/A   ; None              ; 6.647 ns        ; s     ; q  ;
+-------+-------------------+-----------------+-------+----+


+------------------------------------------------------------------------+
; th                                                                     ;
+---------------+-------------+-----------+-------+-----------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To        ; To Clock ;
+---------------+-------------+-----------+-------+-----------+----------+
; N/A           ; None        ; 1.199 ns  ; s     ; fstate.s2 ; clock    ;
; N/A           ; None        ; 1.198 ns  ; s     ; fstate.s1 ; clock    ;
; N/A           ; None        ; -3.281 ns ; reset ; fstate.s1 ; clock    ;
; N/A           ; None        ; -3.547 ns ; reset ; fstate.s2 ; clock    ;
+---------------+-------------+-----------+-------+-----------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Full Version
    Info: Processing started: Tue Apr 16 17:02:48 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off sequencedetector -c sequencedetector --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Info: Clock "clock" Internal fmax is restricted to 450.05 MHz between source register "fstate.s1" and destination register "fstate.s2"
    Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.533 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y19_N13; Fanout = 1; REG Node = 'fstate.s1'
            Info: 2: + IC(0.299 ns) + CELL(0.150 ns) = 0.449 ns; Loc. = LCCOMB_X64_Y19_N0; Fanout = 1; COMB Node = 'reg_fstate.s2~0'
            Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.533 ns; Loc. = LCFF_X64_Y19_N1; Fanout = 1; REG Node = 'fstate.s2'
            Info: Total cell delay = 0.234 ns ( 43.90 % )
            Info: Total interconnect delay = 0.299 ns ( 56.10 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clock" to destination register is 2.666 ns
                Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_W26; Fanout = 1; CLK Node = 'clock'
                Info: 2: + IC(0.091 ns) + CELL(0.155 ns) = 1.108 ns; Loc. = CLKDELAYCTRL_G7; Fanout = 1; COMB Node = 'clock~clk_delay_ctrl'
                Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.108 ns; Loc. = CLKCTRL_G7; Fanout = 2; COMB Node = 'clock~clkctrl'
                Info: 4: + IC(1.021 ns) + CELL(0.537 ns) = 2.666 ns; Loc. = LCFF_X64_Y19_N1; Fanout = 1; REG Node = 'fstate.s2'
                Info: Total cell delay = 1.554 ns ( 58.29 % )
                Info: Total interconnect delay = 1.112 ns ( 41.71 % )
            Info: - Longest clock path from clock "clock" to source register is 2.666 ns
                Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_W26; Fanout = 1; CLK Node = 'clock'
                Info: 2: + IC(0.091 ns) + CELL(0.155 ns) = 1.108 ns; Loc. = CLKDELAYCTRL_G7; Fanout = 1; COMB Node = 'clock~clk_delay_ctrl'
                Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.108 ns; Loc. = CLKCTRL_G7; Fanout = 2; COMB Node = 'clock~clkctrl'
                Info: 4: + IC(1.021 ns) + CELL(0.537 ns) = 2.666 ns; Loc. = LCFF_X64_Y19_N13; Fanout = 1; REG Node = 'fstate.s1'
                Info: Total cell delay = 1.554 ns ( 58.29 % )
                Info: Total interconnect delay = 1.112 ns ( 41.71 % )
        Info: + Micro clock to output delay of source is 0.250 ns
        Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "fstate.s2" (data pin = "reset", clock pin = "clock") is 3.777 ns
    Info: + Longest pin to register delay is 6.479 ns
        Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 3; PIN Node = 'reset'
        Info: 2: + IC(5.135 ns) + CELL(0.398 ns) = 6.395 ns; Loc. = LCCOMB_X64_Y19_N0; Fanout = 1; COMB Node = 'reg_fstate.s2~0'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 6.479 ns; Loc. = LCFF_X64_Y19_N1; Fanout = 1; REG Node = 'fstate.s2'
        Info: Total cell delay = 1.344 ns ( 20.74 % )
        Info: Total interconnect delay = 5.135 ns ( 79.26 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "clock" to destination register is 2.666 ns
        Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_W26; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.091 ns) + CELL(0.155 ns) = 1.108 ns; Loc. = CLKDELAYCTRL_G7; Fanout = 1; COMB Node = 'clock~clk_delay_ctrl'
        Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.108 ns; Loc. = CLKCTRL_G7; Fanout = 2; COMB Node = 'clock~clkctrl'
        Info: 4: + IC(1.021 ns) + CELL(0.537 ns) = 2.666 ns; Loc. = LCFF_X64_Y19_N1; Fanout = 1; REG Node = 'fstate.s2'
        Info: Total cell delay = 1.554 ns ( 58.29 % )
        Info: Total interconnect delay = 1.112 ns ( 41.71 % )
Info: tco from clock "clock" to destination pin "q" through register "fstate.s2" is 8.636 ns
    Info: + Longest clock path from clock "clock" to source register is 2.666 ns
        Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_W26; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.091 ns) + CELL(0.155 ns) = 1.108 ns; Loc. = CLKDELAYCTRL_G7; Fanout = 1; COMB Node = 'clock~clk_delay_ctrl'
        Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.108 ns; Loc. = CLKCTRL_G7; Fanout = 2; COMB Node = 'clock~clkctrl'
        Info: 4: + IC(1.021 ns) + CELL(0.537 ns) = 2.666 ns; Loc. = LCFF_X64_Y19_N1; Fanout = 1; REG Node = 'fstate.s2'
        Info: Total cell delay = 1.554 ns ( 58.29 % )
        Info: Total interconnect delay = 1.112 ns ( 41.71 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 5.720 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y19_N1; Fanout = 1; REG Node = 'fstate.s2'
        Info: 2: + IC(0.305 ns) + CELL(0.419 ns) = 0.724 ns; Loc. = LCCOMB_X64_Y19_N26; Fanout = 1; COMB Node = 'q~1'
        Info: 3: + IC(2.188 ns) + CELL(2.808 ns) = 5.720 ns; Loc. = PIN_AE22; Fanout = 0; PIN Node = 'q'
        Info: Total cell delay = 3.227 ns ( 56.42 % )
        Info: Total interconnect delay = 2.493 ns ( 43.58 % )
Info: Longest tpd from source pin "reset" to destination pin "q" is 11.126 ns
    Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 3; PIN Node = 'reset'
    Info: 2: + IC(5.118 ns) + CELL(0.150 ns) = 6.130 ns; Loc. = LCCOMB_X64_Y19_N26; Fanout = 1; COMB Node = 'q~1'
    Info: 3: + IC(2.188 ns) + CELL(2.808 ns) = 11.126 ns; Loc. = PIN_AE22; Fanout = 0; PIN Node = 'q'
    Info: Total cell delay = 3.820 ns ( 34.33 % )
    Info: Total interconnect delay = 7.306 ns ( 65.67 % )
Info: th for register "fstate.s2" (data pin = "s", clock pin = "clock") is 1.199 ns
    Info: + Longest clock path from clock "clock" to destination register is 2.666 ns
        Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_W26; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.091 ns) + CELL(0.155 ns) = 1.108 ns; Loc. = CLKDELAYCTRL_G7; Fanout = 1; COMB Node = 'clock~clk_delay_ctrl'
        Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.108 ns; Loc. = CLKCTRL_G7; Fanout = 2; COMB Node = 'clock~clkctrl'
        Info: 4: + IC(1.021 ns) + CELL(0.537 ns) = 2.666 ns; Loc. = LCFF_X64_Y19_N1; Fanout = 1; REG Node = 'fstate.s2'
        Info: Total cell delay = 1.554 ns ( 58.29 % )
        Info: Total interconnect delay = 1.112 ns ( 41.71 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 1.733 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 3; PIN Node = 's'
        Info: 2: + IC(0.375 ns) + CELL(0.275 ns) = 1.649 ns; Loc. = LCCOMB_X64_Y19_N0; Fanout = 1; COMB Node = 'reg_fstate.s2~0'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 1.733 ns; Loc. = LCFF_X64_Y19_N1; Fanout = 1; REG Node = 'fstate.s2'
        Info: Total cell delay = 1.358 ns ( 78.36 % )
        Info: Total interconnect delay = 0.375 ns ( 21.64 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 189 megabytes
    Info: Processing ended: Tue Apr 16 17:02:49 2019
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


