0.7
2020.1
May 27 2020
20:09:33
C:/Users/ammic/OneDrive/Documents/GitHub/Lab06/Lab06_project/Lab06_project.sim/sim_3/behav/xsim/glbl.v,1601923569,verilog,,,,glbl,,,,,,,,
C:/Users/ammic/OneDrive/Documents/GitHub/Lab06/Lab06_project/Lab06_project.srcs/sources_1/imports/codedirectory/sseg1.sv,1601923569,systemVerilog,,C:/Users/ammic/OneDrive/Documents/GitHub/Lab06/Lab06_project/codedirectory/sseg_decoder.sv,,sseg1,,,,,,,,
C:/Users/ammic/OneDrive/Documents/GitHub/Lab06/Lab06_project/codedirectory/mux2_4b.sv,1601923569,systemVerilog,,C:/Users/ammic/OneDrive/Documents/GitHub/Lab06/Lab06_project/Lab06_project.srcs/sources_1/imports/codedirectory/sseg1.sv,,mux2_4b,,,,,,,,
C:/Users/ammic/OneDrive/Documents/GitHub/Lab06/Lab06_project/codedirectory/sseg1_test.sv,1601923569,systemVerilog,,,,sseg1_test,,,,,,,,
C:/Users/ammic/OneDrive/Documents/GitHub/Lab06/Lab06_project/codedirectory/sseg_decoder.sv,1601923569,systemVerilog,,C:/Users/ammic/OneDrive/Documents/GitHub/Lab06/Lab06_project/codedirectory/sseg1_test.sv,,sseg_decoder,,,,,,,,
