/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu_trm.inc"

/* L0 */
.set L0__0__DM__MASK, 0xE00000
.set L0__0__DM__SHIFT, 21
.set L0__0__DR, CYREG_PRT2_DR
.set L0__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set L0__0__HSIOM_MASK, 0xF0000000
.set L0__0__HSIOM_SHIFT, 28
.set L0__0__INTCFG, CYREG_PRT2_INTCFG
.set L0__0__INTSTAT, CYREG_PRT2_INTSTAT
.set L0__0__MASK, 0x80
.set L0__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set L0__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set L0__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set L0__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set L0__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set L0__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set L0__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set L0__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set L0__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set L0__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set L0__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set L0__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set L0__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set L0__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set L0__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set L0__0__PC, CYREG_PRT2_PC
.set L0__0__PC2, CYREG_PRT2_PC2
.set L0__0__PORT, 2
.set L0__0__PS, CYREG_PRT2_PS
.set L0__0__SHIFT, 7
.set L0__DR, CYREG_PRT2_DR
.set L0__INTCFG, CYREG_PRT2_INTCFG
.set L0__INTSTAT, CYREG_PRT2_INTSTAT
.set L0__MASK, 0x80
.set L0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set L0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set L0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set L0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set L0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set L0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set L0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set L0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set L0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set L0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set L0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set L0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set L0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set L0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set L0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set L0__PC, CYREG_PRT2_PC
.set L0__PC2, CYREG_PRT2_PC2
.set L0__PORT, 2
.set L0__PS, CYREG_PRT2_PS
.set L0__SHIFT, 7

/* L1 */
.set L1__0__DM__MASK, 0x1C0000
.set L1__0__DM__SHIFT, 18
.set L1__0__DR, CYREG_PRT3_DR
.set L1__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set L1__0__HSIOM_MASK, 0x0F000000
.set L1__0__HSIOM_SHIFT, 24
.set L1__0__INTCFG, CYREG_PRT3_INTCFG
.set L1__0__INTSTAT, CYREG_PRT3_INTSTAT
.set L1__0__MASK, 0x40
.set L1__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set L1__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set L1__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set L1__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set L1__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set L1__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set L1__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set L1__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set L1__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set L1__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set L1__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set L1__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set L1__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set L1__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set L1__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set L1__0__PC, CYREG_PRT3_PC
.set L1__0__PC2, CYREG_PRT3_PC2
.set L1__0__PORT, 3
.set L1__0__PS, CYREG_PRT3_PS
.set L1__0__SHIFT, 6
.set L1__DR, CYREG_PRT3_DR
.set L1__INTCFG, CYREG_PRT3_INTCFG
.set L1__INTSTAT, CYREG_PRT3_INTSTAT
.set L1__MASK, 0x40
.set L1__PA__CFG0, CYREG_UDB_PA3_CFG0
.set L1__PA__CFG1, CYREG_UDB_PA3_CFG1
.set L1__PA__CFG10, CYREG_UDB_PA3_CFG10
.set L1__PA__CFG11, CYREG_UDB_PA3_CFG11
.set L1__PA__CFG12, CYREG_UDB_PA3_CFG12
.set L1__PA__CFG13, CYREG_UDB_PA3_CFG13
.set L1__PA__CFG14, CYREG_UDB_PA3_CFG14
.set L1__PA__CFG2, CYREG_UDB_PA3_CFG2
.set L1__PA__CFG3, CYREG_UDB_PA3_CFG3
.set L1__PA__CFG4, CYREG_UDB_PA3_CFG4
.set L1__PA__CFG5, CYREG_UDB_PA3_CFG5
.set L1__PA__CFG6, CYREG_UDB_PA3_CFG6
.set L1__PA__CFG7, CYREG_UDB_PA3_CFG7
.set L1__PA__CFG8, CYREG_UDB_PA3_CFG8
.set L1__PA__CFG9, CYREG_UDB_PA3_CFG9
.set L1__PC, CYREG_PRT3_PC
.set L1__PC2, CYREG_PRT3_PC2
.set L1__PORT, 3
.set L1__PS, CYREG_PRT3_PS
.set L1__SHIFT, 6

/* L2 */
.set L2__0__DM__MASK, 0x7000
.set L2__0__DM__SHIFT, 12
.set L2__0__DR, CYREG_PRT3_DR
.set L2__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set L2__0__HSIOM_MASK, 0x000F0000
.set L2__0__HSIOM_SHIFT, 16
.set L2__0__INTCFG, CYREG_PRT3_INTCFG
.set L2__0__INTSTAT, CYREG_PRT3_INTSTAT
.set L2__0__MASK, 0x10
.set L2__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set L2__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set L2__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set L2__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set L2__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set L2__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set L2__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set L2__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set L2__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set L2__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set L2__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set L2__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set L2__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set L2__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set L2__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set L2__0__PC, CYREG_PRT3_PC
.set L2__0__PC2, CYREG_PRT3_PC2
.set L2__0__PORT, 3
.set L2__0__PS, CYREG_PRT3_PS
.set L2__0__SHIFT, 4
.set L2__DR, CYREG_PRT3_DR
.set L2__INTCFG, CYREG_PRT3_INTCFG
.set L2__INTSTAT, CYREG_PRT3_INTSTAT
.set L2__MASK, 0x10
.set L2__PA__CFG0, CYREG_UDB_PA3_CFG0
.set L2__PA__CFG1, CYREG_UDB_PA3_CFG1
.set L2__PA__CFG10, CYREG_UDB_PA3_CFG10
.set L2__PA__CFG11, CYREG_UDB_PA3_CFG11
.set L2__PA__CFG12, CYREG_UDB_PA3_CFG12
.set L2__PA__CFG13, CYREG_UDB_PA3_CFG13
.set L2__PA__CFG14, CYREG_UDB_PA3_CFG14
.set L2__PA__CFG2, CYREG_UDB_PA3_CFG2
.set L2__PA__CFG3, CYREG_UDB_PA3_CFG3
.set L2__PA__CFG4, CYREG_UDB_PA3_CFG4
.set L2__PA__CFG5, CYREG_UDB_PA3_CFG5
.set L2__PA__CFG6, CYREG_UDB_PA3_CFG6
.set L2__PA__CFG7, CYREG_UDB_PA3_CFG7
.set L2__PA__CFG8, CYREG_UDB_PA3_CFG8
.set L2__PA__CFG9, CYREG_UDB_PA3_CFG9
.set L2__PC, CYREG_PRT3_PC
.set L2__PC2, CYREG_PRT3_PC2
.set L2__PORT, 3
.set L2__PS, CYREG_PRT3_PS
.set L2__SHIFT, 4

/* L3 */
.set L3__0__DM__MASK, 0xE00000
.set L3__0__DM__SHIFT, 21
.set L3__0__DR, CYREG_PRT3_DR
.set L3__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set L3__0__HSIOM_MASK, 0xF0000000
.set L3__0__HSIOM_SHIFT, 28
.set L3__0__INTCFG, CYREG_PRT3_INTCFG
.set L3__0__INTSTAT, CYREG_PRT3_INTSTAT
.set L3__0__MASK, 0x80
.set L3__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set L3__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set L3__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set L3__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set L3__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set L3__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set L3__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set L3__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set L3__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set L3__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set L3__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set L3__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set L3__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set L3__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set L3__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set L3__0__PC, CYREG_PRT3_PC
.set L3__0__PC2, CYREG_PRT3_PC2
.set L3__0__PORT, 3
.set L3__0__PS, CYREG_PRT3_PS
.set L3__0__SHIFT, 7
.set L3__DR, CYREG_PRT3_DR
.set L3__INTCFG, CYREG_PRT3_INTCFG
.set L3__INTSTAT, CYREG_PRT3_INTSTAT
.set L3__MASK, 0x80
.set L3__PA__CFG0, CYREG_UDB_PA3_CFG0
.set L3__PA__CFG1, CYREG_UDB_PA3_CFG1
.set L3__PA__CFG10, CYREG_UDB_PA3_CFG10
.set L3__PA__CFG11, CYREG_UDB_PA3_CFG11
.set L3__PA__CFG12, CYREG_UDB_PA3_CFG12
.set L3__PA__CFG13, CYREG_UDB_PA3_CFG13
.set L3__PA__CFG14, CYREG_UDB_PA3_CFG14
.set L3__PA__CFG2, CYREG_UDB_PA3_CFG2
.set L3__PA__CFG3, CYREG_UDB_PA3_CFG3
.set L3__PA__CFG4, CYREG_UDB_PA3_CFG4
.set L3__PA__CFG5, CYREG_UDB_PA3_CFG5
.set L3__PA__CFG6, CYREG_UDB_PA3_CFG6
.set L3__PA__CFG7, CYREG_UDB_PA3_CFG7
.set L3__PA__CFG8, CYREG_UDB_PA3_CFG8
.set L3__PA__CFG9, CYREG_UDB_PA3_CFG9
.set L3__PC, CYREG_PRT3_PC
.set L3__PC2, CYREG_PRT3_PC2
.set L3__PORT, 3
.set L3__PS, CYREG_PRT3_PS
.set L3__SHIFT, 7

/* L4 */
.set L4__0__DM__MASK, 0xE00
.set L4__0__DM__SHIFT, 9
.set L4__0__DR, CYREG_PRT0_DR
.set L4__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set L4__0__HSIOM_MASK, 0x0000F000
.set L4__0__HSIOM_SHIFT, 12
.set L4__0__INTCFG, CYREG_PRT0_INTCFG
.set L4__0__INTSTAT, CYREG_PRT0_INTSTAT
.set L4__0__MASK, 0x08
.set L4__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set L4__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set L4__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set L4__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set L4__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set L4__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set L4__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set L4__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set L4__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set L4__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set L4__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set L4__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set L4__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set L4__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set L4__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set L4__0__PC, CYREG_PRT0_PC
.set L4__0__PC2, CYREG_PRT0_PC2
.set L4__0__PORT, 0
.set L4__0__PS, CYREG_PRT0_PS
.set L4__0__SHIFT, 3
.set L4__DR, CYREG_PRT0_DR
.set L4__INTCFG, CYREG_PRT0_INTCFG
.set L4__INTSTAT, CYREG_PRT0_INTSTAT
.set L4__MASK, 0x08
.set L4__PA__CFG0, CYREG_UDB_PA0_CFG0
.set L4__PA__CFG1, CYREG_UDB_PA0_CFG1
.set L4__PA__CFG10, CYREG_UDB_PA0_CFG10
.set L4__PA__CFG11, CYREG_UDB_PA0_CFG11
.set L4__PA__CFG12, CYREG_UDB_PA0_CFG12
.set L4__PA__CFG13, CYREG_UDB_PA0_CFG13
.set L4__PA__CFG14, CYREG_UDB_PA0_CFG14
.set L4__PA__CFG2, CYREG_UDB_PA0_CFG2
.set L4__PA__CFG3, CYREG_UDB_PA0_CFG3
.set L4__PA__CFG4, CYREG_UDB_PA0_CFG4
.set L4__PA__CFG5, CYREG_UDB_PA0_CFG5
.set L4__PA__CFG6, CYREG_UDB_PA0_CFG6
.set L4__PA__CFG7, CYREG_UDB_PA0_CFG7
.set L4__PA__CFG8, CYREG_UDB_PA0_CFG8
.set L4__PA__CFG9, CYREG_UDB_PA0_CFG9
.set L4__PC, CYREG_PRT0_PC
.set L4__PC2, CYREG_PRT0_PC2
.set L4__PORT, 0
.set L4__PS, CYREG_PRT0_PS
.set L4__SHIFT, 3

/* L5 */
.set L5__0__DM__MASK, 0x1C0
.set L5__0__DM__SHIFT, 6
.set L5__0__DR, CYREG_PRT0_DR
.set L5__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set L5__0__HSIOM_MASK, 0x00000F00
.set L5__0__HSIOM_SHIFT, 8
.set L5__0__INTCFG, CYREG_PRT0_INTCFG
.set L5__0__INTSTAT, CYREG_PRT0_INTSTAT
.set L5__0__MASK, 0x04
.set L5__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set L5__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set L5__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set L5__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set L5__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set L5__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set L5__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set L5__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set L5__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set L5__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set L5__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set L5__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set L5__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set L5__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set L5__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set L5__0__PC, CYREG_PRT0_PC
.set L5__0__PC2, CYREG_PRT0_PC2
.set L5__0__PORT, 0
.set L5__0__PS, CYREG_PRT0_PS
.set L5__0__SHIFT, 2
.set L5__DR, CYREG_PRT0_DR
.set L5__INTCFG, CYREG_PRT0_INTCFG
.set L5__INTSTAT, CYREG_PRT0_INTSTAT
.set L5__MASK, 0x04
.set L5__PA__CFG0, CYREG_UDB_PA0_CFG0
.set L5__PA__CFG1, CYREG_UDB_PA0_CFG1
.set L5__PA__CFG10, CYREG_UDB_PA0_CFG10
.set L5__PA__CFG11, CYREG_UDB_PA0_CFG11
.set L5__PA__CFG12, CYREG_UDB_PA0_CFG12
.set L5__PA__CFG13, CYREG_UDB_PA0_CFG13
.set L5__PA__CFG14, CYREG_UDB_PA0_CFG14
.set L5__PA__CFG2, CYREG_UDB_PA0_CFG2
.set L5__PA__CFG3, CYREG_UDB_PA0_CFG3
.set L5__PA__CFG4, CYREG_UDB_PA0_CFG4
.set L5__PA__CFG5, CYREG_UDB_PA0_CFG5
.set L5__PA__CFG6, CYREG_UDB_PA0_CFG6
.set L5__PA__CFG7, CYREG_UDB_PA0_CFG7
.set L5__PA__CFG8, CYREG_UDB_PA0_CFG8
.set L5__PA__CFG9, CYREG_UDB_PA0_CFG9
.set L5__PC, CYREG_PRT0_PC
.set L5__PC2, CYREG_PRT0_PC2
.set L5__PORT, 0
.set L5__PS, CYREG_PRT0_PS
.set L5__SHIFT, 2

/* L6 */
.set L6__0__DM__MASK, 0x38
.set L6__0__DM__SHIFT, 3
.set L6__0__DR, CYREG_PRT0_DR
.set L6__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set L6__0__HSIOM_MASK, 0x000000F0
.set L6__0__HSIOM_SHIFT, 4
.set L6__0__INTCFG, CYREG_PRT0_INTCFG
.set L6__0__INTSTAT, CYREG_PRT0_INTSTAT
.set L6__0__MASK, 0x02
.set L6__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set L6__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set L6__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set L6__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set L6__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set L6__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set L6__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set L6__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set L6__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set L6__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set L6__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set L6__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set L6__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set L6__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set L6__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set L6__0__PC, CYREG_PRT0_PC
.set L6__0__PC2, CYREG_PRT0_PC2
.set L6__0__PORT, 0
.set L6__0__PS, CYREG_PRT0_PS
.set L6__0__SHIFT, 1
.set L6__DR, CYREG_PRT0_DR
.set L6__INTCFG, CYREG_PRT0_INTCFG
.set L6__INTSTAT, CYREG_PRT0_INTSTAT
.set L6__MASK, 0x02
.set L6__PA__CFG0, CYREG_UDB_PA0_CFG0
.set L6__PA__CFG1, CYREG_UDB_PA0_CFG1
.set L6__PA__CFG10, CYREG_UDB_PA0_CFG10
.set L6__PA__CFG11, CYREG_UDB_PA0_CFG11
.set L6__PA__CFG12, CYREG_UDB_PA0_CFG12
.set L6__PA__CFG13, CYREG_UDB_PA0_CFG13
.set L6__PA__CFG14, CYREG_UDB_PA0_CFG14
.set L6__PA__CFG2, CYREG_UDB_PA0_CFG2
.set L6__PA__CFG3, CYREG_UDB_PA0_CFG3
.set L6__PA__CFG4, CYREG_UDB_PA0_CFG4
.set L6__PA__CFG5, CYREG_UDB_PA0_CFG5
.set L6__PA__CFG6, CYREG_UDB_PA0_CFG6
.set L6__PA__CFG7, CYREG_UDB_PA0_CFG7
.set L6__PA__CFG8, CYREG_UDB_PA0_CFG8
.set L6__PA__CFG9, CYREG_UDB_PA0_CFG9
.set L6__PC, CYREG_PRT0_PC
.set L6__PC2, CYREG_PRT0_PC2
.set L6__PORT, 0
.set L6__PS, CYREG_PRT0_PS
.set L6__SHIFT, 1

/* L7 */
.set L7__0__DM__MASK, 0x07
.set L7__0__DM__SHIFT, 0
.set L7__0__DR, CYREG_PRT0_DR
.set L7__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set L7__0__HSIOM_MASK, 0x0000000F
.set L7__0__HSIOM_SHIFT, 0
.set L7__0__INTCFG, CYREG_PRT0_INTCFG
.set L7__0__INTSTAT, CYREG_PRT0_INTSTAT
.set L7__0__MASK, 0x01
.set L7__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set L7__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set L7__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set L7__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set L7__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set L7__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set L7__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set L7__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set L7__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set L7__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set L7__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set L7__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set L7__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set L7__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set L7__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set L7__0__PC, CYREG_PRT0_PC
.set L7__0__PC2, CYREG_PRT0_PC2
.set L7__0__PORT, 0
.set L7__0__PS, CYREG_PRT0_PS
.set L7__0__SHIFT, 0
.set L7__DR, CYREG_PRT0_DR
.set L7__INTCFG, CYREG_PRT0_INTCFG
.set L7__INTSTAT, CYREG_PRT0_INTSTAT
.set L7__MASK, 0x01
.set L7__PA__CFG0, CYREG_UDB_PA0_CFG0
.set L7__PA__CFG1, CYREG_UDB_PA0_CFG1
.set L7__PA__CFG10, CYREG_UDB_PA0_CFG10
.set L7__PA__CFG11, CYREG_UDB_PA0_CFG11
.set L7__PA__CFG12, CYREG_UDB_PA0_CFG12
.set L7__PA__CFG13, CYREG_UDB_PA0_CFG13
.set L7__PA__CFG14, CYREG_UDB_PA0_CFG14
.set L7__PA__CFG2, CYREG_UDB_PA0_CFG2
.set L7__PA__CFG3, CYREG_UDB_PA0_CFG3
.set L7__PA__CFG4, CYREG_UDB_PA0_CFG4
.set L7__PA__CFG5, CYREG_UDB_PA0_CFG5
.set L7__PA__CFG6, CYREG_UDB_PA0_CFG6
.set L7__PA__CFG7, CYREG_UDB_PA0_CFG7
.set L7__PA__CFG8, CYREG_UDB_PA0_CFG8
.set L7__PA__CFG9, CYREG_UDB_PA0_CFG9
.set L7__PC, CYREG_PRT0_PC
.set L7__PC2, CYREG_PRT0_PC2
.set L7__PORT, 0
.set L7__PS, CYREG_PRT0_PS
.set L7__SHIFT, 0

/* L8 */
.set L8__0__DM__MASK, 0xE00000
.set L8__0__DM__SHIFT, 21
.set L8__0__DR, CYREG_PRT0_DR
.set L8__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set L8__0__HSIOM_MASK, 0xF0000000
.set L8__0__HSIOM_SHIFT, 28
.set L8__0__INTCFG, CYREG_PRT0_INTCFG
.set L8__0__INTSTAT, CYREG_PRT0_INTSTAT
.set L8__0__MASK, 0x80
.set L8__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set L8__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set L8__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set L8__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set L8__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set L8__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set L8__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set L8__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set L8__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set L8__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set L8__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set L8__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set L8__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set L8__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set L8__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set L8__0__PC, CYREG_PRT0_PC
.set L8__0__PC2, CYREG_PRT0_PC2
.set L8__0__PORT, 0
.set L8__0__PS, CYREG_PRT0_PS
.set L8__0__SHIFT, 7
.set L8__DR, CYREG_PRT0_DR
.set L8__INTCFG, CYREG_PRT0_INTCFG
.set L8__INTSTAT, CYREG_PRT0_INTSTAT
.set L8__MASK, 0x80
.set L8__PA__CFG0, CYREG_UDB_PA0_CFG0
.set L8__PA__CFG1, CYREG_UDB_PA0_CFG1
.set L8__PA__CFG10, CYREG_UDB_PA0_CFG10
.set L8__PA__CFG11, CYREG_UDB_PA0_CFG11
.set L8__PA__CFG12, CYREG_UDB_PA0_CFG12
.set L8__PA__CFG13, CYREG_UDB_PA0_CFG13
.set L8__PA__CFG14, CYREG_UDB_PA0_CFG14
.set L8__PA__CFG2, CYREG_UDB_PA0_CFG2
.set L8__PA__CFG3, CYREG_UDB_PA0_CFG3
.set L8__PA__CFG4, CYREG_UDB_PA0_CFG4
.set L8__PA__CFG5, CYREG_UDB_PA0_CFG5
.set L8__PA__CFG6, CYREG_UDB_PA0_CFG6
.set L8__PA__CFG7, CYREG_UDB_PA0_CFG7
.set L8__PA__CFG8, CYREG_UDB_PA0_CFG8
.set L8__PA__CFG9, CYREG_UDB_PA0_CFG9
.set L8__PC, CYREG_PRT0_PC
.set L8__PC2, CYREG_PRT0_PC2
.set L8__PORT, 0
.set L8__PS, CYREG_PRT0_PS
.set L8__SHIFT, 7

/* L9 */
.set L9__0__DM__MASK, 0x1C0000
.set L9__0__DM__SHIFT, 18
.set L9__0__DR, CYREG_PRT0_DR
.set L9__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set L9__0__HSIOM_MASK, 0x0F000000
.set L9__0__HSIOM_SHIFT, 24
.set L9__0__INTCFG, CYREG_PRT0_INTCFG
.set L9__0__INTSTAT, CYREG_PRT0_INTSTAT
.set L9__0__MASK, 0x40
.set L9__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set L9__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set L9__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set L9__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set L9__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set L9__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set L9__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set L9__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set L9__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set L9__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set L9__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set L9__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set L9__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set L9__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set L9__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set L9__0__PC, CYREG_PRT0_PC
.set L9__0__PC2, CYREG_PRT0_PC2
.set L9__0__PORT, 0
.set L9__0__PS, CYREG_PRT0_PS
.set L9__0__SHIFT, 6
.set L9__DR, CYREG_PRT0_DR
.set L9__INTCFG, CYREG_PRT0_INTCFG
.set L9__INTSTAT, CYREG_PRT0_INTSTAT
.set L9__MASK, 0x40
.set L9__PA__CFG0, CYREG_UDB_PA0_CFG0
.set L9__PA__CFG1, CYREG_UDB_PA0_CFG1
.set L9__PA__CFG10, CYREG_UDB_PA0_CFG10
.set L9__PA__CFG11, CYREG_UDB_PA0_CFG11
.set L9__PA__CFG12, CYREG_UDB_PA0_CFG12
.set L9__PA__CFG13, CYREG_UDB_PA0_CFG13
.set L9__PA__CFG14, CYREG_UDB_PA0_CFG14
.set L9__PA__CFG2, CYREG_UDB_PA0_CFG2
.set L9__PA__CFG3, CYREG_UDB_PA0_CFG3
.set L9__PA__CFG4, CYREG_UDB_PA0_CFG4
.set L9__PA__CFG5, CYREG_UDB_PA0_CFG5
.set L9__PA__CFG6, CYREG_UDB_PA0_CFG6
.set L9__PA__CFG7, CYREG_UDB_PA0_CFG7
.set L9__PA__CFG8, CYREG_UDB_PA0_CFG8
.set L9__PA__CFG9, CYREG_UDB_PA0_CFG9
.set L9__PC, CYREG_PRT0_PC
.set L9__PC2, CYREG_PRT0_PC2
.set L9__PORT, 0
.set L9__PS, CYREG_PRT0_PS
.set L9__SHIFT, 6

/* I2C */
.set I2C_SCB__BIST_CONTROL, CYREG_SCB1_BIST_CONTROL
.set I2C_SCB__BIST_DATA, CYREG_SCB1_BIST_DATA
.set I2C_SCB__CTRL, CYREG_SCB1_CTRL
.set I2C_SCB__EZ_DATA00, CYREG_SCB1_EZ_DATA00
.set I2C_SCB__EZ_DATA01, CYREG_SCB1_EZ_DATA01
.set I2C_SCB__EZ_DATA02, CYREG_SCB1_EZ_DATA02
.set I2C_SCB__EZ_DATA03, CYREG_SCB1_EZ_DATA03
.set I2C_SCB__EZ_DATA04, CYREG_SCB1_EZ_DATA04
.set I2C_SCB__EZ_DATA05, CYREG_SCB1_EZ_DATA05
.set I2C_SCB__EZ_DATA06, CYREG_SCB1_EZ_DATA06
.set I2C_SCB__EZ_DATA07, CYREG_SCB1_EZ_DATA07
.set I2C_SCB__EZ_DATA08, CYREG_SCB1_EZ_DATA08
.set I2C_SCB__EZ_DATA09, CYREG_SCB1_EZ_DATA09
.set I2C_SCB__EZ_DATA10, CYREG_SCB1_EZ_DATA10
.set I2C_SCB__EZ_DATA11, CYREG_SCB1_EZ_DATA11
.set I2C_SCB__EZ_DATA12, CYREG_SCB1_EZ_DATA12
.set I2C_SCB__EZ_DATA13, CYREG_SCB1_EZ_DATA13
.set I2C_SCB__EZ_DATA14, CYREG_SCB1_EZ_DATA14
.set I2C_SCB__EZ_DATA15, CYREG_SCB1_EZ_DATA15
.set I2C_SCB__EZ_DATA16, CYREG_SCB1_EZ_DATA16
.set I2C_SCB__EZ_DATA17, CYREG_SCB1_EZ_DATA17
.set I2C_SCB__EZ_DATA18, CYREG_SCB1_EZ_DATA18
.set I2C_SCB__EZ_DATA19, CYREG_SCB1_EZ_DATA19
.set I2C_SCB__EZ_DATA20, CYREG_SCB1_EZ_DATA20
.set I2C_SCB__EZ_DATA21, CYREG_SCB1_EZ_DATA21
.set I2C_SCB__EZ_DATA22, CYREG_SCB1_EZ_DATA22
.set I2C_SCB__EZ_DATA23, CYREG_SCB1_EZ_DATA23
.set I2C_SCB__EZ_DATA24, CYREG_SCB1_EZ_DATA24
.set I2C_SCB__EZ_DATA25, CYREG_SCB1_EZ_DATA25
.set I2C_SCB__EZ_DATA26, CYREG_SCB1_EZ_DATA26
.set I2C_SCB__EZ_DATA27, CYREG_SCB1_EZ_DATA27
.set I2C_SCB__EZ_DATA28, CYREG_SCB1_EZ_DATA28
.set I2C_SCB__EZ_DATA29, CYREG_SCB1_EZ_DATA29
.set I2C_SCB__EZ_DATA30, CYREG_SCB1_EZ_DATA30
.set I2C_SCB__EZ_DATA31, CYREG_SCB1_EZ_DATA31
.set I2C_SCB__I2C_CFG, CYREG_SCB1_I2C_CFG
.set I2C_SCB__I2C_CTRL, CYREG_SCB1_I2C_CTRL
.set I2C_SCB__I2C_M_CMD, CYREG_SCB1_I2C_M_CMD
.set I2C_SCB__I2C_S_CMD, CYREG_SCB1_I2C_S_CMD
.set I2C_SCB__I2C_STATUS, CYREG_SCB1_I2C_STATUS
.set I2C_SCB__INTR_CAUSE, CYREG_SCB1_INTR_CAUSE
.set I2C_SCB__INTR_I2C_EC, CYREG_SCB1_INTR_I2C_EC
.set I2C_SCB__INTR_I2C_EC_MASK, CYREG_SCB1_INTR_I2C_EC_MASK
.set I2C_SCB__INTR_I2C_EC_MASKED, CYREG_SCB1_INTR_I2C_EC_MASKED
.set I2C_SCB__INTR_M, CYREG_SCB1_INTR_M
.set I2C_SCB__INTR_M_MASK, CYREG_SCB1_INTR_M_MASK
.set I2C_SCB__INTR_M_MASKED, CYREG_SCB1_INTR_M_MASKED
.set I2C_SCB__INTR_M_SET, CYREG_SCB1_INTR_M_SET
.set I2C_SCB__INTR_RX, CYREG_SCB1_INTR_RX
.set I2C_SCB__INTR_RX_MASK, CYREG_SCB1_INTR_RX_MASK
.set I2C_SCB__INTR_RX_MASKED, CYREG_SCB1_INTR_RX_MASKED
.set I2C_SCB__INTR_RX_SET, CYREG_SCB1_INTR_RX_SET
.set I2C_SCB__INTR_S, CYREG_SCB1_INTR_S
.set I2C_SCB__INTR_S_MASK, CYREG_SCB1_INTR_S_MASK
.set I2C_SCB__INTR_S_MASKED, CYREG_SCB1_INTR_S_MASKED
.set I2C_SCB__INTR_S_SET, CYREG_SCB1_INTR_S_SET
.set I2C_SCB__INTR_SPI_EC, CYREG_SCB1_INTR_SPI_EC
.set I2C_SCB__INTR_SPI_EC_MASK, CYREG_SCB1_INTR_SPI_EC_MASK
.set I2C_SCB__INTR_SPI_EC_MASKED, CYREG_SCB1_INTR_SPI_EC_MASKED
.set I2C_SCB__INTR_TX, CYREG_SCB1_INTR_TX
.set I2C_SCB__INTR_TX_MASK, CYREG_SCB1_INTR_TX_MASK
.set I2C_SCB__INTR_TX_MASKED, CYREG_SCB1_INTR_TX_MASKED
.set I2C_SCB__INTR_TX_SET, CYREG_SCB1_INTR_TX_SET
.set I2C_SCB__RX_CTRL, CYREG_SCB1_RX_CTRL
.set I2C_SCB__RX_FIFO_CTRL, CYREG_SCB1_RX_FIFO_CTRL
.set I2C_SCB__RX_FIFO_RD, CYREG_SCB1_RX_FIFO_RD
.set I2C_SCB__RX_FIFO_RD_SILENT, CYREG_SCB1_RX_FIFO_RD_SILENT
.set I2C_SCB__RX_FIFO_STATUS, CYREG_SCB1_RX_FIFO_STATUS
.set I2C_SCB__RX_MATCH, CYREG_SCB1_RX_MATCH
.set I2C_SCB__SPI_CTRL, CYREG_SCB1_SPI_CTRL
.set I2C_SCB__SPI_STATUS, CYREG_SCB1_SPI_STATUS
.set I2C_SCB__SS0_POSISTION, 0
.set I2C_SCB__SS1_POSISTION, 1
.set I2C_SCB__SS2_POSISTION, 2
.set I2C_SCB__SS3_POSISTION, 3
.set I2C_SCB__STATUS, CYREG_SCB1_STATUS
.set I2C_SCB__TX_CTRL, CYREG_SCB1_TX_CTRL
.set I2C_SCB__TX_FIFO_CTRL, CYREG_SCB1_TX_FIFO_CTRL
.set I2C_SCB__TX_FIFO_STATUS, CYREG_SCB1_TX_FIFO_STATUS
.set I2C_SCB__TX_FIFO_WR, CYREG_SCB1_TX_FIFO_WR
.set I2C_SCB__UART_CTRL, CYREG_SCB1_UART_CTRL
.set I2C_SCB__UART_RX_CTRL, CYREG_SCB1_UART_RX_CTRL
.set I2C_SCB__UART_RX_STATUS, CYREG_SCB1_UART_RX_STATUS
.set I2C_SCB__UART_TX_CTRL, CYREG_SCB1_UART_TX_CTRL
.set I2C_SCB_IRQ__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set I2C_SCB_IRQ__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set I2C_SCB_IRQ__INTC_MASK, 0x800
.set I2C_SCB_IRQ__INTC_NUMBER, 11
.set I2C_SCB_IRQ__INTC_PRIOR_MASK, 0xC0000000
.set I2C_SCB_IRQ__INTC_PRIOR_NUM, 3
.set I2C_SCB_IRQ__INTC_PRIOR_REG, CYREG_CM0_IPR2
.set I2C_SCB_IRQ__INTC_SET_EN_REG, CYREG_CM0_ISER
.set I2C_SCB_IRQ__INTC_SET_PD_REG, CYREG_CM0_ISPR
.set I2C_SCBCLK__DIVIDER_MASK, 0x0000FFFF
.set I2C_SCBCLK__ENABLE, CYREG_CLK_DIVIDER_C00
.set I2C_SCBCLK__ENABLE_MASK, 0x80000000
.set I2C_SCBCLK__MASK, 0x80000000
.set I2C_SCBCLK__REGISTER, CYREG_CLK_DIVIDER_C00
.set I2C_scl__0__DM__MASK, 0x07
.set I2C_scl__0__DM__SHIFT, 0
.set I2C_scl__0__DR, CYREG_PRT3_DR
.set I2C_scl__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set I2C_scl__0__HSIOM_GPIO, 0
.set I2C_scl__0__HSIOM_I2C, 14
.set I2C_scl__0__HSIOM_I2C_SCL, 14
.set I2C_scl__0__HSIOM_MASK, 0x0000000F
.set I2C_scl__0__HSIOM_SHIFT, 0
.set I2C_scl__0__HSIOM_SPI, 15
.set I2C_scl__0__HSIOM_SPI_MOSI, 15
.set I2C_scl__0__HSIOM_UART, 9
.set I2C_scl__0__HSIOM_UART_RX, 9
.set I2C_scl__0__INTCFG, CYREG_PRT3_INTCFG
.set I2C_scl__0__INTSTAT, CYREG_PRT3_INTSTAT
.set I2C_scl__0__MASK, 0x01
.set I2C_scl__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set I2C_scl__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set I2C_scl__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set I2C_scl__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set I2C_scl__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set I2C_scl__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set I2C_scl__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set I2C_scl__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set I2C_scl__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set I2C_scl__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set I2C_scl__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set I2C_scl__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set I2C_scl__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set I2C_scl__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set I2C_scl__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set I2C_scl__0__PC, CYREG_PRT3_PC
.set I2C_scl__0__PC2, CYREG_PRT3_PC2
.set I2C_scl__0__PORT, 3
.set I2C_scl__0__PS, CYREG_PRT3_PS
.set I2C_scl__0__SHIFT, 0
.set I2C_scl__DR, CYREG_PRT3_DR
.set I2C_scl__INTCFG, CYREG_PRT3_INTCFG
.set I2C_scl__INTSTAT, CYREG_PRT3_INTSTAT
.set I2C_scl__MASK, 0x01
.set I2C_scl__PA__CFG0, CYREG_UDB_PA3_CFG0
.set I2C_scl__PA__CFG1, CYREG_UDB_PA3_CFG1
.set I2C_scl__PA__CFG10, CYREG_UDB_PA3_CFG10
.set I2C_scl__PA__CFG11, CYREG_UDB_PA3_CFG11
.set I2C_scl__PA__CFG12, CYREG_UDB_PA3_CFG12
.set I2C_scl__PA__CFG13, CYREG_UDB_PA3_CFG13
.set I2C_scl__PA__CFG14, CYREG_UDB_PA3_CFG14
.set I2C_scl__PA__CFG2, CYREG_UDB_PA3_CFG2
.set I2C_scl__PA__CFG3, CYREG_UDB_PA3_CFG3
.set I2C_scl__PA__CFG4, CYREG_UDB_PA3_CFG4
.set I2C_scl__PA__CFG5, CYREG_UDB_PA3_CFG5
.set I2C_scl__PA__CFG6, CYREG_UDB_PA3_CFG6
.set I2C_scl__PA__CFG7, CYREG_UDB_PA3_CFG7
.set I2C_scl__PA__CFG8, CYREG_UDB_PA3_CFG8
.set I2C_scl__PA__CFG9, CYREG_UDB_PA3_CFG9
.set I2C_scl__PC, CYREG_PRT3_PC
.set I2C_scl__PC2, CYREG_PRT3_PC2
.set I2C_scl__PORT, 3
.set I2C_scl__PS, CYREG_PRT3_PS
.set I2C_scl__SHIFT, 0
.set I2C_sda__0__DM__MASK, 0x38
.set I2C_sda__0__DM__SHIFT, 3
.set I2C_sda__0__DR, CYREG_PRT3_DR
.set I2C_sda__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set I2C_sda__0__HSIOM_GPIO, 0
.set I2C_sda__0__HSIOM_I2C, 14
.set I2C_sda__0__HSIOM_I2C_SDA, 14
.set I2C_sda__0__HSIOM_MASK, 0x000000F0
.set I2C_sda__0__HSIOM_SHIFT, 4
.set I2C_sda__0__HSIOM_SPI, 15
.set I2C_sda__0__HSIOM_SPI_MISO, 15
.set I2C_sda__0__HSIOM_UART, 9
.set I2C_sda__0__HSIOM_UART_TX, 9
.set I2C_sda__0__INTCFG, CYREG_PRT3_INTCFG
.set I2C_sda__0__INTSTAT, CYREG_PRT3_INTSTAT
.set I2C_sda__0__MASK, 0x02
.set I2C_sda__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set I2C_sda__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set I2C_sda__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set I2C_sda__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set I2C_sda__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set I2C_sda__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set I2C_sda__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set I2C_sda__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set I2C_sda__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set I2C_sda__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set I2C_sda__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set I2C_sda__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set I2C_sda__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set I2C_sda__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set I2C_sda__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set I2C_sda__0__PC, CYREG_PRT3_PC
.set I2C_sda__0__PC2, CYREG_PRT3_PC2
.set I2C_sda__0__PORT, 3
.set I2C_sda__0__PS, CYREG_PRT3_PS
.set I2C_sda__0__SHIFT, 1
.set I2C_sda__DR, CYREG_PRT3_DR
.set I2C_sda__INTCFG, CYREG_PRT3_INTCFG
.set I2C_sda__INTSTAT, CYREG_PRT3_INTSTAT
.set I2C_sda__MASK, 0x02
.set I2C_sda__PA__CFG0, CYREG_UDB_PA3_CFG0
.set I2C_sda__PA__CFG1, CYREG_UDB_PA3_CFG1
.set I2C_sda__PA__CFG10, CYREG_UDB_PA3_CFG10
.set I2C_sda__PA__CFG11, CYREG_UDB_PA3_CFG11
.set I2C_sda__PA__CFG12, CYREG_UDB_PA3_CFG12
.set I2C_sda__PA__CFG13, CYREG_UDB_PA3_CFG13
.set I2C_sda__PA__CFG14, CYREG_UDB_PA3_CFG14
.set I2C_sda__PA__CFG2, CYREG_UDB_PA3_CFG2
.set I2C_sda__PA__CFG3, CYREG_UDB_PA3_CFG3
.set I2C_sda__PA__CFG4, CYREG_UDB_PA3_CFG4
.set I2C_sda__PA__CFG5, CYREG_UDB_PA3_CFG5
.set I2C_sda__PA__CFG6, CYREG_UDB_PA3_CFG6
.set I2C_sda__PA__CFG7, CYREG_UDB_PA3_CFG7
.set I2C_sda__PA__CFG8, CYREG_UDB_PA3_CFG8
.set I2C_sda__PA__CFG9, CYREG_UDB_PA3_CFG9
.set I2C_sda__PC, CYREG_PRT3_PC
.set I2C_sda__PC2, CYREG_PRT3_PC2
.set I2C_sda__PORT, 3
.set I2C_sda__PS, CYREG_PRT3_PS
.set I2C_sda__SHIFT, 1

/* L10 */
.set L10__0__DM__MASK, 0x1C0000
.set L10__0__DM__SHIFT, 18
.set L10__0__DR, CYREG_PRT2_DR
.set L10__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set L10__0__HSIOM_MASK, 0x0F000000
.set L10__0__HSIOM_SHIFT, 24
.set L10__0__INTCFG, CYREG_PRT2_INTCFG
.set L10__0__INTSTAT, CYREG_PRT2_INTSTAT
.set L10__0__MASK, 0x40
.set L10__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set L10__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set L10__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set L10__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set L10__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set L10__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set L10__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set L10__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set L10__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set L10__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set L10__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set L10__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set L10__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set L10__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set L10__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set L10__0__PC, CYREG_PRT2_PC
.set L10__0__PC2, CYREG_PRT2_PC2
.set L10__0__PORT, 2
.set L10__0__PS, CYREG_PRT2_PS
.set L10__0__SHIFT, 6
.set L10__DR, CYREG_PRT2_DR
.set L10__INTCFG, CYREG_PRT2_INTCFG
.set L10__INTSTAT, CYREG_PRT2_INTSTAT
.set L10__MASK, 0x40
.set L10__PA__CFG0, CYREG_UDB_PA2_CFG0
.set L10__PA__CFG1, CYREG_UDB_PA2_CFG1
.set L10__PA__CFG10, CYREG_UDB_PA2_CFG10
.set L10__PA__CFG11, CYREG_UDB_PA2_CFG11
.set L10__PA__CFG12, CYREG_UDB_PA2_CFG12
.set L10__PA__CFG13, CYREG_UDB_PA2_CFG13
.set L10__PA__CFG14, CYREG_UDB_PA2_CFG14
.set L10__PA__CFG2, CYREG_UDB_PA2_CFG2
.set L10__PA__CFG3, CYREG_UDB_PA2_CFG3
.set L10__PA__CFG4, CYREG_UDB_PA2_CFG4
.set L10__PA__CFG5, CYREG_UDB_PA2_CFG5
.set L10__PA__CFG6, CYREG_UDB_PA2_CFG6
.set L10__PA__CFG7, CYREG_UDB_PA2_CFG7
.set L10__PA__CFG8, CYREG_UDB_PA2_CFG8
.set L10__PA__CFG9, CYREG_UDB_PA2_CFG9
.set L10__PC, CYREG_PRT2_PC
.set L10__PC2, CYREG_PRT2_PC2
.set L10__PORT, 2
.set L10__PS, CYREG_PRT2_PS
.set L10__SHIFT, 6

/* L11 */
.set L11__0__DM__MASK, 0x38000
.set L11__0__DM__SHIFT, 15
.set L11__0__DR, CYREG_PRT2_DR
.set L11__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set L11__0__HSIOM_MASK, 0x00F00000
.set L11__0__HSIOM_SHIFT, 20
.set L11__0__INTCFG, CYREG_PRT2_INTCFG
.set L11__0__INTSTAT, CYREG_PRT2_INTSTAT
.set L11__0__MASK, 0x20
.set L11__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set L11__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set L11__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set L11__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set L11__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set L11__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set L11__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set L11__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set L11__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set L11__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set L11__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set L11__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set L11__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set L11__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set L11__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set L11__0__PC, CYREG_PRT2_PC
.set L11__0__PC2, CYREG_PRT2_PC2
.set L11__0__PORT, 2
.set L11__0__PS, CYREG_PRT2_PS
.set L11__0__SHIFT, 5
.set L11__DR, CYREG_PRT2_DR
.set L11__INTCFG, CYREG_PRT2_INTCFG
.set L11__INTSTAT, CYREG_PRT2_INTSTAT
.set L11__MASK, 0x20
.set L11__PA__CFG0, CYREG_UDB_PA2_CFG0
.set L11__PA__CFG1, CYREG_UDB_PA2_CFG1
.set L11__PA__CFG10, CYREG_UDB_PA2_CFG10
.set L11__PA__CFG11, CYREG_UDB_PA2_CFG11
.set L11__PA__CFG12, CYREG_UDB_PA2_CFG12
.set L11__PA__CFG13, CYREG_UDB_PA2_CFG13
.set L11__PA__CFG14, CYREG_UDB_PA2_CFG14
.set L11__PA__CFG2, CYREG_UDB_PA2_CFG2
.set L11__PA__CFG3, CYREG_UDB_PA2_CFG3
.set L11__PA__CFG4, CYREG_UDB_PA2_CFG4
.set L11__PA__CFG5, CYREG_UDB_PA2_CFG5
.set L11__PA__CFG6, CYREG_UDB_PA2_CFG6
.set L11__PA__CFG7, CYREG_UDB_PA2_CFG7
.set L11__PA__CFG8, CYREG_UDB_PA2_CFG8
.set L11__PA__CFG9, CYREG_UDB_PA2_CFG9
.set L11__PC, CYREG_PRT2_PC
.set L11__PC2, CYREG_PRT2_PC2
.set L11__PORT, 2
.set L11__PS, CYREG_PRT2_PS
.set L11__SHIFT, 5

/* L12 */
.set L12__0__DM__MASK, 0x7000
.set L12__0__DM__SHIFT, 12
.set L12__0__DR, CYREG_PRT2_DR
.set L12__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set L12__0__HSIOM_MASK, 0x000F0000
.set L12__0__HSIOM_SHIFT, 16
.set L12__0__INTCFG, CYREG_PRT2_INTCFG
.set L12__0__INTSTAT, CYREG_PRT2_INTSTAT
.set L12__0__MASK, 0x10
.set L12__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set L12__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set L12__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set L12__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set L12__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set L12__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set L12__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set L12__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set L12__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set L12__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set L12__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set L12__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set L12__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set L12__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set L12__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set L12__0__PC, CYREG_PRT2_PC
.set L12__0__PC2, CYREG_PRT2_PC2
.set L12__0__PORT, 2
.set L12__0__PS, CYREG_PRT2_PS
.set L12__0__SHIFT, 4
.set L12__DR, CYREG_PRT2_DR
.set L12__INTCFG, CYREG_PRT2_INTCFG
.set L12__INTSTAT, CYREG_PRT2_INTSTAT
.set L12__MASK, 0x10
.set L12__PA__CFG0, CYREG_UDB_PA2_CFG0
.set L12__PA__CFG1, CYREG_UDB_PA2_CFG1
.set L12__PA__CFG10, CYREG_UDB_PA2_CFG10
.set L12__PA__CFG11, CYREG_UDB_PA2_CFG11
.set L12__PA__CFG12, CYREG_UDB_PA2_CFG12
.set L12__PA__CFG13, CYREG_UDB_PA2_CFG13
.set L12__PA__CFG14, CYREG_UDB_PA2_CFG14
.set L12__PA__CFG2, CYREG_UDB_PA2_CFG2
.set L12__PA__CFG3, CYREG_UDB_PA2_CFG3
.set L12__PA__CFG4, CYREG_UDB_PA2_CFG4
.set L12__PA__CFG5, CYREG_UDB_PA2_CFG5
.set L12__PA__CFG6, CYREG_UDB_PA2_CFG6
.set L12__PA__CFG7, CYREG_UDB_PA2_CFG7
.set L12__PA__CFG8, CYREG_UDB_PA2_CFG8
.set L12__PA__CFG9, CYREG_UDB_PA2_CFG9
.set L12__PC, CYREG_PRT2_PC
.set L12__PC2, CYREG_PRT2_PC2
.set L12__PORT, 2
.set L12__PS, CYREG_PRT2_PS
.set L12__SHIFT, 4

/* L13 */
.set L13__0__DM__MASK, 0x1C0
.set L13__0__DM__SHIFT, 6
.set L13__0__DR, CYREG_PRT3_DR
.set L13__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set L13__0__HSIOM_MASK, 0x00000F00
.set L13__0__HSIOM_SHIFT, 8
.set L13__0__INTCFG, CYREG_PRT3_INTCFG
.set L13__0__INTSTAT, CYREG_PRT3_INTSTAT
.set L13__0__MASK, 0x04
.set L13__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set L13__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set L13__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set L13__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set L13__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set L13__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set L13__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set L13__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set L13__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set L13__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set L13__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set L13__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set L13__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set L13__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set L13__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set L13__0__PC, CYREG_PRT3_PC
.set L13__0__PC2, CYREG_PRT3_PC2
.set L13__0__PORT, 3
.set L13__0__PS, CYREG_PRT3_PS
.set L13__0__SHIFT, 2
.set L13__DR, CYREG_PRT3_DR
.set L13__INTCFG, CYREG_PRT3_INTCFG
.set L13__INTSTAT, CYREG_PRT3_INTSTAT
.set L13__MASK, 0x04
.set L13__PA__CFG0, CYREG_UDB_PA3_CFG0
.set L13__PA__CFG1, CYREG_UDB_PA3_CFG1
.set L13__PA__CFG10, CYREG_UDB_PA3_CFG10
.set L13__PA__CFG11, CYREG_UDB_PA3_CFG11
.set L13__PA__CFG12, CYREG_UDB_PA3_CFG12
.set L13__PA__CFG13, CYREG_UDB_PA3_CFG13
.set L13__PA__CFG14, CYREG_UDB_PA3_CFG14
.set L13__PA__CFG2, CYREG_UDB_PA3_CFG2
.set L13__PA__CFG3, CYREG_UDB_PA3_CFG3
.set L13__PA__CFG4, CYREG_UDB_PA3_CFG4
.set L13__PA__CFG5, CYREG_UDB_PA3_CFG5
.set L13__PA__CFG6, CYREG_UDB_PA3_CFG6
.set L13__PA__CFG7, CYREG_UDB_PA3_CFG7
.set L13__PA__CFG8, CYREG_UDB_PA3_CFG8
.set L13__PA__CFG9, CYREG_UDB_PA3_CFG9
.set L13__PC, CYREG_PRT3_PC
.set L13__PC2, CYREG_PRT3_PC2
.set L13__PORT, 3
.set L13__PS, CYREG_PRT3_PS
.set L13__SHIFT, 2

/* L14 */
.set L14__0__DM__MASK, 0x38000
.set L14__0__DM__SHIFT, 15
.set L14__0__DR, CYREG_PRT3_DR
.set L14__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set L14__0__HSIOM_MASK, 0x00F00000
.set L14__0__HSIOM_SHIFT, 20
.set L14__0__INTCFG, CYREG_PRT3_INTCFG
.set L14__0__INTSTAT, CYREG_PRT3_INTSTAT
.set L14__0__MASK, 0x20
.set L14__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set L14__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set L14__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set L14__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set L14__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set L14__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set L14__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set L14__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set L14__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set L14__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set L14__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set L14__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set L14__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set L14__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set L14__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set L14__0__PC, CYREG_PRT3_PC
.set L14__0__PC2, CYREG_PRT3_PC2
.set L14__0__PORT, 3
.set L14__0__PS, CYREG_PRT3_PS
.set L14__0__SHIFT, 5
.set L14__DR, CYREG_PRT3_DR
.set L14__INTCFG, CYREG_PRT3_INTCFG
.set L14__INTSTAT, CYREG_PRT3_INTSTAT
.set L14__MASK, 0x20
.set L14__PA__CFG0, CYREG_UDB_PA3_CFG0
.set L14__PA__CFG1, CYREG_UDB_PA3_CFG1
.set L14__PA__CFG10, CYREG_UDB_PA3_CFG10
.set L14__PA__CFG11, CYREG_UDB_PA3_CFG11
.set L14__PA__CFG12, CYREG_UDB_PA3_CFG12
.set L14__PA__CFG13, CYREG_UDB_PA3_CFG13
.set L14__PA__CFG14, CYREG_UDB_PA3_CFG14
.set L14__PA__CFG2, CYREG_UDB_PA3_CFG2
.set L14__PA__CFG3, CYREG_UDB_PA3_CFG3
.set L14__PA__CFG4, CYREG_UDB_PA3_CFG4
.set L14__PA__CFG5, CYREG_UDB_PA3_CFG5
.set L14__PA__CFG6, CYREG_UDB_PA3_CFG6
.set L14__PA__CFG7, CYREG_UDB_PA3_CFG7
.set L14__PA__CFG8, CYREG_UDB_PA3_CFG8
.set L14__PA__CFG9, CYREG_UDB_PA3_CFG9
.set L14__PC, CYREG_PRT3_PC
.set L14__PC2, CYREG_PRT3_PC2
.set L14__PORT, 3
.set L14__PS, CYREG_PRT3_PS
.set L14__SHIFT, 5

/* L15 */
.set L15__0__DM__MASK, 0xE00
.set L15__0__DM__SHIFT, 9
.set L15__0__DR, CYREG_PRT3_DR
.set L15__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set L15__0__HSIOM_MASK, 0x0000F000
.set L15__0__HSIOM_SHIFT, 12
.set L15__0__INTCFG, CYREG_PRT3_INTCFG
.set L15__0__INTSTAT, CYREG_PRT3_INTSTAT
.set L15__0__MASK, 0x08
.set L15__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set L15__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set L15__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set L15__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set L15__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set L15__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set L15__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set L15__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set L15__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set L15__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set L15__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set L15__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set L15__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set L15__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set L15__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set L15__0__PC, CYREG_PRT3_PC
.set L15__0__PC2, CYREG_PRT3_PC2
.set L15__0__PORT, 3
.set L15__0__PS, CYREG_PRT3_PS
.set L15__0__SHIFT, 3
.set L15__DR, CYREG_PRT3_DR
.set L15__INTCFG, CYREG_PRT3_INTCFG
.set L15__INTSTAT, CYREG_PRT3_INTSTAT
.set L15__MASK, 0x08
.set L15__PA__CFG0, CYREG_UDB_PA3_CFG0
.set L15__PA__CFG1, CYREG_UDB_PA3_CFG1
.set L15__PA__CFG10, CYREG_UDB_PA3_CFG10
.set L15__PA__CFG11, CYREG_UDB_PA3_CFG11
.set L15__PA__CFG12, CYREG_UDB_PA3_CFG12
.set L15__PA__CFG13, CYREG_UDB_PA3_CFG13
.set L15__PA__CFG14, CYREG_UDB_PA3_CFG14
.set L15__PA__CFG2, CYREG_UDB_PA3_CFG2
.set L15__PA__CFG3, CYREG_UDB_PA3_CFG3
.set L15__PA__CFG4, CYREG_UDB_PA3_CFG4
.set L15__PA__CFG5, CYREG_UDB_PA3_CFG5
.set L15__PA__CFG6, CYREG_UDB_PA3_CFG6
.set L15__PA__CFG7, CYREG_UDB_PA3_CFG7
.set L15__PA__CFG8, CYREG_UDB_PA3_CFG8
.set L15__PA__CFG9, CYREG_UDB_PA3_CFG9
.set L15__PC, CYREG_PRT3_PC
.set L15__PC2, CYREG_PRT3_PC2
.set L15__PORT, 3
.set L15__PS, CYREG_PRT3_PS
.set L15__SHIFT, 3

/* L16 */
.set L16__0__DM__MASK, 0x07
.set L16__0__DM__SHIFT, 0
.set L16__0__DR, CYREG_PRT4_DR
.set L16__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set L16__0__HSIOM_MASK, 0x0000000F
.set L16__0__HSIOM_SHIFT, 0
.set L16__0__INTCFG, CYREG_PRT4_INTCFG
.set L16__0__INTSTAT, CYREG_PRT4_INTSTAT
.set L16__0__MASK, 0x01
.set L16__0__PC, CYREG_PRT4_PC
.set L16__0__PC2, CYREG_PRT4_PC2
.set L16__0__PORT, 4
.set L16__0__PS, CYREG_PRT4_PS
.set L16__0__SHIFT, 0
.set L16__DR, CYREG_PRT4_DR
.set L16__INTCFG, CYREG_PRT4_INTCFG
.set L16__INTSTAT, CYREG_PRT4_INTSTAT
.set L16__MASK, 0x01
.set L16__PC, CYREG_PRT4_PC
.set L16__PC2, CYREG_PRT4_PC2
.set L16__PORT, 4
.set L16__PS, CYREG_PRT4_PS
.set L16__SHIFT, 0

/* L17 */
.set L17__0__DM__MASK, 0x38000
.set L17__0__DM__SHIFT, 15
.set L17__0__DR, CYREG_PRT1_DR
.set L17__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set L17__0__HSIOM_MASK, 0x00F00000
.set L17__0__HSIOM_SHIFT, 20
.set L17__0__INTCFG, CYREG_PRT1_INTCFG
.set L17__0__INTSTAT, CYREG_PRT1_INTSTAT
.set L17__0__MASK, 0x20
.set L17__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set L17__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set L17__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set L17__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set L17__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set L17__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set L17__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set L17__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set L17__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set L17__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set L17__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set L17__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set L17__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set L17__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set L17__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set L17__0__PC, CYREG_PRT1_PC
.set L17__0__PC2, CYREG_PRT1_PC2
.set L17__0__PORT, 1
.set L17__0__PS, CYREG_PRT1_PS
.set L17__0__SHIFT, 5
.set L17__DR, CYREG_PRT1_DR
.set L17__INTCFG, CYREG_PRT1_INTCFG
.set L17__INTSTAT, CYREG_PRT1_INTSTAT
.set L17__MASK, 0x20
.set L17__PA__CFG0, CYREG_UDB_PA1_CFG0
.set L17__PA__CFG1, CYREG_UDB_PA1_CFG1
.set L17__PA__CFG10, CYREG_UDB_PA1_CFG10
.set L17__PA__CFG11, CYREG_UDB_PA1_CFG11
.set L17__PA__CFG12, CYREG_UDB_PA1_CFG12
.set L17__PA__CFG13, CYREG_UDB_PA1_CFG13
.set L17__PA__CFG14, CYREG_UDB_PA1_CFG14
.set L17__PA__CFG2, CYREG_UDB_PA1_CFG2
.set L17__PA__CFG3, CYREG_UDB_PA1_CFG3
.set L17__PA__CFG4, CYREG_UDB_PA1_CFG4
.set L17__PA__CFG5, CYREG_UDB_PA1_CFG5
.set L17__PA__CFG6, CYREG_UDB_PA1_CFG6
.set L17__PA__CFG7, CYREG_UDB_PA1_CFG7
.set L17__PA__CFG8, CYREG_UDB_PA1_CFG8
.set L17__PA__CFG9, CYREG_UDB_PA1_CFG9
.set L17__PC, CYREG_PRT1_PC
.set L17__PC2, CYREG_PRT1_PC2
.set L17__PORT, 1
.set L17__PS, CYREG_PRT1_PS
.set L17__SHIFT, 5

/* L18 */
.set L18__0__DM__MASK, 0x07
.set L18__0__DM__SHIFT, 0
.set L18__0__DR, CYREG_PRT1_DR
.set L18__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set L18__0__HSIOM_MASK, 0x0000000F
.set L18__0__HSIOM_SHIFT, 0
.set L18__0__INTCFG, CYREG_PRT1_INTCFG
.set L18__0__INTSTAT, CYREG_PRT1_INTSTAT
.set L18__0__MASK, 0x01
.set L18__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set L18__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set L18__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set L18__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set L18__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set L18__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set L18__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set L18__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set L18__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set L18__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set L18__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set L18__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set L18__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set L18__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set L18__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set L18__0__PC, CYREG_PRT1_PC
.set L18__0__PC2, CYREG_PRT1_PC2
.set L18__0__PORT, 1
.set L18__0__PS, CYREG_PRT1_PS
.set L18__0__SHIFT, 0
.set L18__DR, CYREG_PRT1_DR
.set L18__INTCFG, CYREG_PRT1_INTCFG
.set L18__INTSTAT, CYREG_PRT1_INTSTAT
.set L18__MASK, 0x01
.set L18__PA__CFG0, CYREG_UDB_PA1_CFG0
.set L18__PA__CFG1, CYREG_UDB_PA1_CFG1
.set L18__PA__CFG10, CYREG_UDB_PA1_CFG10
.set L18__PA__CFG11, CYREG_UDB_PA1_CFG11
.set L18__PA__CFG12, CYREG_UDB_PA1_CFG12
.set L18__PA__CFG13, CYREG_UDB_PA1_CFG13
.set L18__PA__CFG14, CYREG_UDB_PA1_CFG14
.set L18__PA__CFG2, CYREG_UDB_PA1_CFG2
.set L18__PA__CFG3, CYREG_UDB_PA1_CFG3
.set L18__PA__CFG4, CYREG_UDB_PA1_CFG4
.set L18__PA__CFG5, CYREG_UDB_PA1_CFG5
.set L18__PA__CFG6, CYREG_UDB_PA1_CFG6
.set L18__PA__CFG7, CYREG_UDB_PA1_CFG7
.set L18__PA__CFG8, CYREG_UDB_PA1_CFG8
.set L18__PA__CFG9, CYREG_UDB_PA1_CFG9
.set L18__PC, CYREG_PRT1_PC
.set L18__PC2, CYREG_PRT1_PC2
.set L18__PORT, 1
.set L18__PS, CYREG_PRT1_PS
.set L18__SHIFT, 0

/* L19 */
.set L19__0__DM__MASK, 0xE00
.set L19__0__DM__SHIFT, 9
.set L19__0__DR, CYREG_PRT1_DR
.set L19__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set L19__0__HSIOM_MASK, 0x0000F000
.set L19__0__HSIOM_SHIFT, 12
.set L19__0__INTCFG, CYREG_PRT1_INTCFG
.set L19__0__INTSTAT, CYREG_PRT1_INTSTAT
.set L19__0__MASK, 0x08
.set L19__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set L19__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set L19__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set L19__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set L19__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set L19__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set L19__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set L19__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set L19__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set L19__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set L19__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set L19__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set L19__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set L19__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set L19__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set L19__0__PC, CYREG_PRT1_PC
.set L19__0__PC2, CYREG_PRT1_PC2
.set L19__0__PORT, 1
.set L19__0__PS, CYREG_PRT1_PS
.set L19__0__SHIFT, 3
.set L19__DR, CYREG_PRT1_DR
.set L19__INTCFG, CYREG_PRT1_INTCFG
.set L19__INTSTAT, CYREG_PRT1_INTSTAT
.set L19__MASK, 0x08
.set L19__PA__CFG0, CYREG_UDB_PA1_CFG0
.set L19__PA__CFG1, CYREG_UDB_PA1_CFG1
.set L19__PA__CFG10, CYREG_UDB_PA1_CFG10
.set L19__PA__CFG11, CYREG_UDB_PA1_CFG11
.set L19__PA__CFG12, CYREG_UDB_PA1_CFG12
.set L19__PA__CFG13, CYREG_UDB_PA1_CFG13
.set L19__PA__CFG14, CYREG_UDB_PA1_CFG14
.set L19__PA__CFG2, CYREG_UDB_PA1_CFG2
.set L19__PA__CFG3, CYREG_UDB_PA1_CFG3
.set L19__PA__CFG4, CYREG_UDB_PA1_CFG4
.set L19__PA__CFG5, CYREG_UDB_PA1_CFG5
.set L19__PA__CFG6, CYREG_UDB_PA1_CFG6
.set L19__PA__CFG7, CYREG_UDB_PA1_CFG7
.set L19__PA__CFG8, CYREG_UDB_PA1_CFG8
.set L19__PA__CFG9, CYREG_UDB_PA1_CFG9
.set L19__PC, CYREG_PRT1_PC
.set L19__PC2, CYREG_PRT1_PC2
.set L19__PORT, 1
.set L19__PS, CYREG_PRT1_PS
.set L19__SHIFT, 3

/* L20 */
.set L20__0__DM__MASK, 0x1C0
.set L20__0__DM__SHIFT, 6
.set L20__0__DR, CYREG_PRT1_DR
.set L20__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set L20__0__HSIOM_MASK, 0x00000F00
.set L20__0__HSIOM_SHIFT, 8
.set L20__0__INTCFG, CYREG_PRT1_INTCFG
.set L20__0__INTSTAT, CYREG_PRT1_INTSTAT
.set L20__0__MASK, 0x04
.set L20__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set L20__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set L20__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set L20__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set L20__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set L20__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set L20__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set L20__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set L20__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set L20__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set L20__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set L20__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set L20__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set L20__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set L20__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set L20__0__PC, CYREG_PRT1_PC
.set L20__0__PC2, CYREG_PRT1_PC2
.set L20__0__PORT, 1
.set L20__0__PS, CYREG_PRT1_PS
.set L20__0__SHIFT, 2
.set L20__DR, CYREG_PRT1_DR
.set L20__INTCFG, CYREG_PRT1_INTCFG
.set L20__INTSTAT, CYREG_PRT1_INTSTAT
.set L20__MASK, 0x04
.set L20__PA__CFG0, CYREG_UDB_PA1_CFG0
.set L20__PA__CFG1, CYREG_UDB_PA1_CFG1
.set L20__PA__CFG10, CYREG_UDB_PA1_CFG10
.set L20__PA__CFG11, CYREG_UDB_PA1_CFG11
.set L20__PA__CFG12, CYREG_UDB_PA1_CFG12
.set L20__PA__CFG13, CYREG_UDB_PA1_CFG13
.set L20__PA__CFG14, CYREG_UDB_PA1_CFG14
.set L20__PA__CFG2, CYREG_UDB_PA1_CFG2
.set L20__PA__CFG3, CYREG_UDB_PA1_CFG3
.set L20__PA__CFG4, CYREG_UDB_PA1_CFG4
.set L20__PA__CFG5, CYREG_UDB_PA1_CFG5
.set L20__PA__CFG6, CYREG_UDB_PA1_CFG6
.set L20__PA__CFG7, CYREG_UDB_PA1_CFG7
.set L20__PA__CFG8, CYREG_UDB_PA1_CFG8
.set L20__PA__CFG9, CYREG_UDB_PA1_CFG9
.set L20__PC, CYREG_PRT1_PC
.set L20__PC2, CYREG_PRT1_PC2
.set L20__PORT, 1
.set L20__PS, CYREG_PRT1_PS
.set L20__SHIFT, 2

/* L21 */
.set L21__0__DM__MASK, 0x7000
.set L21__0__DM__SHIFT, 12
.set L21__0__DR, CYREG_PRT1_DR
.set L21__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set L21__0__HSIOM_MASK, 0x000F0000
.set L21__0__HSIOM_SHIFT, 16
.set L21__0__INTCFG, CYREG_PRT1_INTCFG
.set L21__0__INTSTAT, CYREG_PRT1_INTSTAT
.set L21__0__MASK, 0x10
.set L21__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set L21__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set L21__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set L21__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set L21__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set L21__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set L21__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set L21__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set L21__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set L21__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set L21__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set L21__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set L21__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set L21__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set L21__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set L21__0__PC, CYREG_PRT1_PC
.set L21__0__PC2, CYREG_PRT1_PC2
.set L21__0__PORT, 1
.set L21__0__PS, CYREG_PRT1_PS
.set L21__0__SHIFT, 4
.set L21__DR, CYREG_PRT1_DR
.set L21__INTCFG, CYREG_PRT1_INTCFG
.set L21__INTSTAT, CYREG_PRT1_INTSTAT
.set L21__MASK, 0x10
.set L21__PA__CFG0, CYREG_UDB_PA1_CFG0
.set L21__PA__CFG1, CYREG_UDB_PA1_CFG1
.set L21__PA__CFG10, CYREG_UDB_PA1_CFG10
.set L21__PA__CFG11, CYREG_UDB_PA1_CFG11
.set L21__PA__CFG12, CYREG_UDB_PA1_CFG12
.set L21__PA__CFG13, CYREG_UDB_PA1_CFG13
.set L21__PA__CFG14, CYREG_UDB_PA1_CFG14
.set L21__PA__CFG2, CYREG_UDB_PA1_CFG2
.set L21__PA__CFG3, CYREG_UDB_PA1_CFG3
.set L21__PA__CFG4, CYREG_UDB_PA1_CFG4
.set L21__PA__CFG5, CYREG_UDB_PA1_CFG5
.set L21__PA__CFG6, CYREG_UDB_PA1_CFG6
.set L21__PA__CFG7, CYREG_UDB_PA1_CFG7
.set L21__PA__CFG8, CYREG_UDB_PA1_CFG8
.set L21__PA__CFG9, CYREG_UDB_PA1_CFG9
.set L21__PC, CYREG_PRT1_PC
.set L21__PC2, CYREG_PRT1_PC2
.set L21__PORT, 1
.set L21__PS, CYREG_PRT1_PS
.set L21__SHIFT, 4

/* L22 */
.set L22__0__DM__MASK, 0x38
.set L22__0__DM__SHIFT, 3
.set L22__0__DR, CYREG_PRT1_DR
.set L22__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set L22__0__HSIOM_MASK, 0x000000F0
.set L22__0__HSIOM_SHIFT, 4
.set L22__0__INTCFG, CYREG_PRT1_INTCFG
.set L22__0__INTSTAT, CYREG_PRT1_INTSTAT
.set L22__0__MASK, 0x02
.set L22__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set L22__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set L22__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set L22__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set L22__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set L22__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set L22__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set L22__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set L22__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set L22__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set L22__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set L22__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set L22__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set L22__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set L22__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set L22__0__PC, CYREG_PRT1_PC
.set L22__0__PC2, CYREG_PRT1_PC2
.set L22__0__PORT, 1
.set L22__0__PS, CYREG_PRT1_PS
.set L22__0__SHIFT, 1
.set L22__DR, CYREG_PRT1_DR
.set L22__INTCFG, CYREG_PRT1_INTCFG
.set L22__INTSTAT, CYREG_PRT1_INTSTAT
.set L22__MASK, 0x02
.set L22__PA__CFG0, CYREG_UDB_PA1_CFG0
.set L22__PA__CFG1, CYREG_UDB_PA1_CFG1
.set L22__PA__CFG10, CYREG_UDB_PA1_CFG10
.set L22__PA__CFG11, CYREG_UDB_PA1_CFG11
.set L22__PA__CFG12, CYREG_UDB_PA1_CFG12
.set L22__PA__CFG13, CYREG_UDB_PA1_CFG13
.set L22__PA__CFG14, CYREG_UDB_PA1_CFG14
.set L22__PA__CFG2, CYREG_UDB_PA1_CFG2
.set L22__PA__CFG3, CYREG_UDB_PA1_CFG3
.set L22__PA__CFG4, CYREG_UDB_PA1_CFG4
.set L22__PA__CFG5, CYREG_UDB_PA1_CFG5
.set L22__PA__CFG6, CYREG_UDB_PA1_CFG6
.set L22__PA__CFG7, CYREG_UDB_PA1_CFG7
.set L22__PA__CFG8, CYREG_UDB_PA1_CFG8
.set L22__PA__CFG9, CYREG_UDB_PA1_CFG9
.set L22__PC, CYREG_PRT1_PC
.set L22__PC2, CYREG_PRT1_PC2
.set L22__PORT, 1
.set L22__PS, CYREG_PRT1_PS
.set L22__SHIFT, 1

/* L23 */
.set L23__0__DM__MASK, 0x1C0000
.set L23__0__DM__SHIFT, 18
.set L23__0__DR, CYREG_PRT1_DR
.set L23__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set L23__0__HSIOM_MASK, 0x0F000000
.set L23__0__HSIOM_SHIFT, 24
.set L23__0__INTCFG, CYREG_PRT1_INTCFG
.set L23__0__INTSTAT, CYREG_PRT1_INTSTAT
.set L23__0__MASK, 0x40
.set L23__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set L23__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set L23__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set L23__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set L23__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set L23__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set L23__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set L23__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set L23__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set L23__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set L23__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set L23__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set L23__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set L23__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set L23__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set L23__0__PC, CYREG_PRT1_PC
.set L23__0__PC2, CYREG_PRT1_PC2
.set L23__0__PORT, 1
.set L23__0__PS, CYREG_PRT1_PS
.set L23__0__SHIFT, 6
.set L23__DR, CYREG_PRT1_DR
.set L23__INTCFG, CYREG_PRT1_INTCFG
.set L23__INTSTAT, CYREG_PRT1_INTSTAT
.set L23__MASK, 0x40
.set L23__PA__CFG0, CYREG_UDB_PA1_CFG0
.set L23__PA__CFG1, CYREG_UDB_PA1_CFG1
.set L23__PA__CFG10, CYREG_UDB_PA1_CFG10
.set L23__PA__CFG11, CYREG_UDB_PA1_CFG11
.set L23__PA__CFG12, CYREG_UDB_PA1_CFG12
.set L23__PA__CFG13, CYREG_UDB_PA1_CFG13
.set L23__PA__CFG14, CYREG_UDB_PA1_CFG14
.set L23__PA__CFG2, CYREG_UDB_PA1_CFG2
.set L23__PA__CFG3, CYREG_UDB_PA1_CFG3
.set L23__PA__CFG4, CYREG_UDB_PA1_CFG4
.set L23__PA__CFG5, CYREG_UDB_PA1_CFG5
.set L23__PA__CFG6, CYREG_UDB_PA1_CFG6
.set L23__PA__CFG7, CYREG_UDB_PA1_CFG7
.set L23__PA__CFG8, CYREG_UDB_PA1_CFG8
.set L23__PA__CFG9, CYREG_UDB_PA1_CFG9
.set L23__PC, CYREG_PRT1_PC
.set L23__PC2, CYREG_PRT1_PC2
.set L23__PORT, 1
.set L23__PS, CYREG_PRT1_PS
.set L23__SHIFT, 6

/* L24 */
.set L24__0__DM__MASK, 0xE00000
.set L24__0__DM__SHIFT, 21
.set L24__0__DR, CYREG_PRT1_DR
.set L24__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set L24__0__HSIOM_MASK, 0xF0000000
.set L24__0__HSIOM_SHIFT, 28
.set L24__0__INTCFG, CYREG_PRT1_INTCFG
.set L24__0__INTSTAT, CYREG_PRT1_INTSTAT
.set L24__0__MASK, 0x80
.set L24__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set L24__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set L24__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set L24__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set L24__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set L24__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set L24__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set L24__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set L24__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set L24__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set L24__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set L24__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set L24__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set L24__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set L24__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set L24__0__PC, CYREG_PRT1_PC
.set L24__0__PC2, CYREG_PRT1_PC2
.set L24__0__PORT, 1
.set L24__0__PS, CYREG_PRT1_PS
.set L24__0__SHIFT, 7
.set L24__DR, CYREG_PRT1_DR
.set L24__INTCFG, CYREG_PRT1_INTCFG
.set L24__INTSTAT, CYREG_PRT1_INTSTAT
.set L24__MASK, 0x80
.set L24__PA__CFG0, CYREG_UDB_PA1_CFG0
.set L24__PA__CFG1, CYREG_UDB_PA1_CFG1
.set L24__PA__CFG10, CYREG_UDB_PA1_CFG10
.set L24__PA__CFG11, CYREG_UDB_PA1_CFG11
.set L24__PA__CFG12, CYREG_UDB_PA1_CFG12
.set L24__PA__CFG13, CYREG_UDB_PA1_CFG13
.set L24__PA__CFG14, CYREG_UDB_PA1_CFG14
.set L24__PA__CFG2, CYREG_UDB_PA1_CFG2
.set L24__PA__CFG3, CYREG_UDB_PA1_CFG3
.set L24__PA__CFG4, CYREG_UDB_PA1_CFG4
.set L24__PA__CFG5, CYREG_UDB_PA1_CFG5
.set L24__PA__CFG6, CYREG_UDB_PA1_CFG6
.set L24__PA__CFG7, CYREG_UDB_PA1_CFG7
.set L24__PA__CFG8, CYREG_UDB_PA1_CFG8
.set L24__PA__CFG9, CYREG_UDB_PA1_CFG9
.set L24__PC, CYREG_PRT1_PC
.set L24__PC2, CYREG_PRT1_PC2
.set L24__PORT, 1
.set L24__PS, CYREG_PRT1_PS
.set L24__SHIFT, 7

/* CapSense_1 */
.set CapSense_1_Cmod__0__DM__MASK, 0x1C0
.set CapSense_1_Cmod__0__DM__SHIFT, 6
.set CapSense_1_Cmod__0__DR, CYREG_PRT4_DR
.set CapSense_1_Cmod__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set CapSense_1_Cmod__0__HSIOM_MASK, 0x00000F00
.set CapSense_1_Cmod__0__HSIOM_SHIFT, 8
.set CapSense_1_Cmod__0__INTCFG, CYREG_PRT4_INTCFG
.set CapSense_1_Cmod__0__INTSTAT, CYREG_PRT4_INTSTAT
.set CapSense_1_Cmod__0__MASK, 0x04
.set CapSense_1_Cmod__0__PC, CYREG_PRT4_PC
.set CapSense_1_Cmod__0__PC2, CYREG_PRT4_PC2
.set CapSense_1_Cmod__0__PORT, 4
.set CapSense_1_Cmod__0__PS, CYREG_PRT4_PS
.set CapSense_1_Cmod__0__SHIFT, 2
.set CapSense_1_Cmod__DR, CYREG_PRT4_DR
.set CapSense_1_Cmod__INTCFG, CYREG_PRT4_INTCFG
.set CapSense_1_Cmod__INTSTAT, CYREG_PRT4_INTSTAT
.set CapSense_1_Cmod__MASK, 0x04
.set CapSense_1_Cmod__PC, CYREG_PRT4_PC
.set CapSense_1_Cmod__PC2, CYREG_PRT4_PC2
.set CapSense_1_Cmod__PORT, 4
.set CapSense_1_Cmod__PS, CYREG_PRT4_PS
.set CapSense_1_Cmod__SHIFT, 2
.set CapSense_1_CSD__CSD_CONFIG, CYREG_CSD_CONFIG
.set CapSense_1_CSD__CSD_COUNTER, CYREG_CSD_COUNTER
.set CapSense_1_CSD__CSD_ID, CYREG_CSD_ID
.set CapSense_1_CSD__CSD_INTR, CYREG_CSD_INTR
.set CapSense_1_CSD__CSD_INTR_SET, CYREG_CSD_INTR_SET
.set CapSense_1_CSD__CSD_NUMBER, 0
.set CapSense_1_CSD__CSD_STATUS, CYREG_CSD_STATUS
.set CapSense_1_IDACComp_cy_psoc4_idac__CONTROL, CYREG_CSD_CONFIG
.set CapSense_1_IDACComp_cy_psoc4_idac__CSD_IDAC, CYREG_CSD_IDAC
.set CapSense_1_IDACComp_cy_psoc4_idac__CSD_IDAC_SHIFT, 16
.set CapSense_1_IDACComp_cy_psoc4_idac__CSD_TRIM1, CYREG_CSD_TRIM1
.set CapSense_1_IDACComp_cy_psoc4_idac__CSD_TRIM1_SHIFT, 4
.set CapSense_1_IDACComp_cy_psoc4_idac__CSD_TRIM2, CYREG_CSD_TRIM2
.set CapSense_1_IDACComp_cy_psoc4_idac__CSD_TRIM2_SHIFT, 4
.set CapSense_1_IDACComp_cy_psoc4_idac__IDAC_NUMBER, 2
.set CapSense_1_IDACComp_cy_psoc4_idac__POLARITY, CYREG_CSD_CONFIG
.set CapSense_1_IDACComp_cy_psoc4_idac__POLARITY_SHIFT, 17
.set CapSense_1_IDACMod_cy_psoc4_idac__CONTROL, CYREG_CSD_CONFIG
.set CapSense_1_IDACMod_cy_psoc4_idac__CSD_IDAC, CYREG_CSD_IDAC
.set CapSense_1_IDACMod_cy_psoc4_idac__CSD_IDAC_SHIFT, 0
.set CapSense_1_IDACMod_cy_psoc4_idac__CSD_TRIM1, CYREG_CSD_TRIM1
.set CapSense_1_IDACMod_cy_psoc4_idac__CSD_TRIM1_SHIFT, 0
.set CapSense_1_IDACMod_cy_psoc4_idac__CSD_TRIM2, CYREG_CSD_TRIM2
.set CapSense_1_IDACMod_cy_psoc4_idac__CSD_TRIM2_SHIFT, 0
.set CapSense_1_IDACMod_cy_psoc4_idac__IDAC_NUMBER, 1
.set CapSense_1_IDACMod_cy_psoc4_idac__POLARITY, CYREG_CSD_CONFIG
.set CapSense_1_IDACMod_cy_psoc4_idac__POLARITY_SHIFT, 16
.set CapSense_1_ISR__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set CapSense_1_ISR__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set CapSense_1_ISR__INTC_MASK, 0x8000
.set CapSense_1_ISR__INTC_NUMBER, 15
.set CapSense_1_ISR__INTC_PRIOR_MASK, 0xC0000000
.set CapSense_1_ISR__INTC_PRIOR_NUM, 3
.set CapSense_1_ISR__INTC_PRIOR_REG, CYREG_CM0_IPR3
.set CapSense_1_ISR__INTC_SET_EN_REG, CYREG_CM0_ISER
.set CapSense_1_ISR__INTC_SET_PD_REG, CYREG_CM0_ISPR
.set CapSense_1_ModClk__DIVIDER_MASK, 0x0000FFFF
.set CapSense_1_ModClk__ENABLE, CYREG_CLK_DIVIDER_A00
.set CapSense_1_ModClk__ENABLE_MASK, 0x80000000
.set CapSense_1_ModClk__MASK, 0x80000000
.set CapSense_1_ModClk__REGISTER, CYREG_CLK_DIVIDER_A00
.set CapSense_1_Sns__0__DM__MASK, 0x1C0
.set CapSense_1_Sns__0__DM__SHIFT, 6
.set CapSense_1_Sns__0__DR, CYREG_PRT2_DR
.set CapSense_1_Sns__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set CapSense_1_Sns__0__HSIOM_MASK, 0x00000F00
.set CapSense_1_Sns__0__HSIOM_SHIFT, 8
.set CapSense_1_Sns__0__INTCFG, CYREG_PRT2_INTCFG
.set CapSense_1_Sns__0__INTSTAT, CYREG_PRT2_INTSTAT
.set CapSense_1_Sns__0__MASK, 0x04
.set CapSense_1_Sns__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set CapSense_1_Sns__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set CapSense_1_Sns__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set CapSense_1_Sns__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set CapSense_1_Sns__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set CapSense_1_Sns__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set CapSense_1_Sns__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set CapSense_1_Sns__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set CapSense_1_Sns__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set CapSense_1_Sns__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set CapSense_1_Sns__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set CapSense_1_Sns__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set CapSense_1_Sns__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set CapSense_1_Sns__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set CapSense_1_Sns__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set CapSense_1_Sns__0__PC, CYREG_PRT2_PC
.set CapSense_1_Sns__0__PC2, CYREG_PRT2_PC2
.set CapSense_1_Sns__0__PORT, 2
.set CapSense_1_Sns__0__PS, CYREG_PRT2_PS
.set CapSense_1_Sns__0__SHIFT, 2
.set CapSense_1_Sns__1__DM__MASK, 0x38
.set CapSense_1_Sns__1__DM__SHIFT, 3
.set CapSense_1_Sns__1__DR, CYREG_PRT4_DR
.set CapSense_1_Sns__1__HSIOM, CYREG_HSIOM_PORT_SEL4
.set CapSense_1_Sns__1__HSIOM_MASK, 0x000000F0
.set CapSense_1_Sns__1__HSIOM_SHIFT, 4
.set CapSense_1_Sns__1__INTCFG, CYREG_PRT4_INTCFG
.set CapSense_1_Sns__1__INTSTAT, CYREG_PRT4_INTSTAT
.set CapSense_1_Sns__1__MASK, 0x02
.set CapSense_1_Sns__1__PC, CYREG_PRT4_PC
.set CapSense_1_Sns__1__PC2, CYREG_PRT4_PC2
.set CapSense_1_Sns__1__PORT, 4
.set CapSense_1_Sns__1__PS, CYREG_PRT4_PS
.set CapSense_1_Sns__1__SHIFT, 1
.set CapSense_1_Sns__2__DM__MASK, 0xE00
.set CapSense_1_Sns__2__DM__SHIFT, 9
.set CapSense_1_Sns__2__DR, CYREG_PRT2_DR
.set CapSense_1_Sns__2__HSIOM, CYREG_HSIOM_PORT_SEL2
.set CapSense_1_Sns__2__HSIOM_MASK, 0x0000F000
.set CapSense_1_Sns__2__HSIOM_SHIFT, 12
.set CapSense_1_Sns__2__INTCFG, CYREG_PRT2_INTCFG
.set CapSense_1_Sns__2__INTSTAT, CYREG_PRT2_INTSTAT
.set CapSense_1_Sns__2__MASK, 0x08
.set CapSense_1_Sns__2__PA__CFG0, CYREG_UDB_PA2_CFG0
.set CapSense_1_Sns__2__PA__CFG1, CYREG_UDB_PA2_CFG1
.set CapSense_1_Sns__2__PA__CFG10, CYREG_UDB_PA2_CFG10
.set CapSense_1_Sns__2__PA__CFG11, CYREG_UDB_PA2_CFG11
.set CapSense_1_Sns__2__PA__CFG12, CYREG_UDB_PA2_CFG12
.set CapSense_1_Sns__2__PA__CFG13, CYREG_UDB_PA2_CFG13
.set CapSense_1_Sns__2__PA__CFG14, CYREG_UDB_PA2_CFG14
.set CapSense_1_Sns__2__PA__CFG2, CYREG_UDB_PA2_CFG2
.set CapSense_1_Sns__2__PA__CFG3, CYREG_UDB_PA2_CFG3
.set CapSense_1_Sns__2__PA__CFG4, CYREG_UDB_PA2_CFG4
.set CapSense_1_Sns__2__PA__CFG5, CYREG_UDB_PA2_CFG5
.set CapSense_1_Sns__2__PA__CFG6, CYREG_UDB_PA2_CFG6
.set CapSense_1_Sns__2__PA__CFG7, CYREG_UDB_PA2_CFG7
.set CapSense_1_Sns__2__PA__CFG8, CYREG_UDB_PA2_CFG8
.set CapSense_1_Sns__2__PA__CFG9, CYREG_UDB_PA2_CFG9
.set CapSense_1_Sns__2__PC, CYREG_PRT2_PC
.set CapSense_1_Sns__2__PC2, CYREG_PRT2_PC2
.set CapSense_1_Sns__2__PORT, 2
.set CapSense_1_Sns__2__PS, CYREG_PRT2_PS
.set CapSense_1_Sns__2__SHIFT, 3
.set CapSense_1_Sns__3__DM__MASK, 0xE00
.set CapSense_1_Sns__3__DM__SHIFT, 9
.set CapSense_1_Sns__3__DR, CYREG_PRT4_DR
.set CapSense_1_Sns__3__HSIOM, CYREG_HSIOM_PORT_SEL4
.set CapSense_1_Sns__3__HSIOM_MASK, 0x0000F000
.set CapSense_1_Sns__3__HSIOM_SHIFT, 12
.set CapSense_1_Sns__3__INTCFG, CYREG_PRT4_INTCFG
.set CapSense_1_Sns__3__INTSTAT, CYREG_PRT4_INTSTAT
.set CapSense_1_Sns__3__MASK, 0x08
.set CapSense_1_Sns__3__PC, CYREG_PRT4_PC
.set CapSense_1_Sns__3__PC2, CYREG_PRT4_PC2
.set CapSense_1_Sns__3__PORT, 4
.set CapSense_1_Sns__3__PS, CYREG_PRT4_PS
.set CapSense_1_Sns__3__SHIFT, 3
.set CapSense_1_Sns__4__DM__MASK, 0x07
.set CapSense_1_Sns__4__DM__SHIFT, 0
.set CapSense_1_Sns__4__DR, CYREG_PRT2_DR
.set CapSense_1_Sns__4__HSIOM, CYREG_HSIOM_PORT_SEL2
.set CapSense_1_Sns__4__HSIOM_MASK, 0x0000000F
.set CapSense_1_Sns__4__HSIOM_SHIFT, 0
.set CapSense_1_Sns__4__INTCFG, CYREG_PRT2_INTCFG
.set CapSense_1_Sns__4__INTSTAT, CYREG_PRT2_INTSTAT
.set CapSense_1_Sns__4__MASK, 0x01
.set CapSense_1_Sns__4__PA__CFG0, CYREG_UDB_PA2_CFG0
.set CapSense_1_Sns__4__PA__CFG1, CYREG_UDB_PA2_CFG1
.set CapSense_1_Sns__4__PA__CFG10, CYREG_UDB_PA2_CFG10
.set CapSense_1_Sns__4__PA__CFG11, CYREG_UDB_PA2_CFG11
.set CapSense_1_Sns__4__PA__CFG12, CYREG_UDB_PA2_CFG12
.set CapSense_1_Sns__4__PA__CFG13, CYREG_UDB_PA2_CFG13
.set CapSense_1_Sns__4__PA__CFG14, CYREG_UDB_PA2_CFG14
.set CapSense_1_Sns__4__PA__CFG2, CYREG_UDB_PA2_CFG2
.set CapSense_1_Sns__4__PA__CFG3, CYREG_UDB_PA2_CFG3
.set CapSense_1_Sns__4__PA__CFG4, CYREG_UDB_PA2_CFG4
.set CapSense_1_Sns__4__PA__CFG5, CYREG_UDB_PA2_CFG5
.set CapSense_1_Sns__4__PA__CFG6, CYREG_UDB_PA2_CFG6
.set CapSense_1_Sns__4__PA__CFG7, CYREG_UDB_PA2_CFG7
.set CapSense_1_Sns__4__PA__CFG8, CYREG_UDB_PA2_CFG8
.set CapSense_1_Sns__4__PA__CFG9, CYREG_UDB_PA2_CFG9
.set CapSense_1_Sns__4__PC, CYREG_PRT2_PC
.set CapSense_1_Sns__4__PC2, CYREG_PRT2_PC2
.set CapSense_1_Sns__4__PORT, 2
.set CapSense_1_Sns__4__PS, CYREG_PRT2_PS
.set CapSense_1_Sns__4__SHIFT, 0
.set CapSense_1_Sns__5__DM__MASK, 0x38000
.set CapSense_1_Sns__5__DM__SHIFT, 15
.set CapSense_1_Sns__5__DR, CYREG_PRT0_DR
.set CapSense_1_Sns__5__HSIOM, CYREG_HSIOM_PORT_SEL0
.set CapSense_1_Sns__5__HSIOM_MASK, 0x00F00000
.set CapSense_1_Sns__5__HSIOM_SHIFT, 20
.set CapSense_1_Sns__5__INTCFG, CYREG_PRT0_INTCFG
.set CapSense_1_Sns__5__INTSTAT, CYREG_PRT0_INTSTAT
.set CapSense_1_Sns__5__MASK, 0x20
.set CapSense_1_Sns__5__PA__CFG0, CYREG_UDB_PA0_CFG0
.set CapSense_1_Sns__5__PA__CFG1, CYREG_UDB_PA0_CFG1
.set CapSense_1_Sns__5__PA__CFG10, CYREG_UDB_PA0_CFG10
.set CapSense_1_Sns__5__PA__CFG11, CYREG_UDB_PA0_CFG11
.set CapSense_1_Sns__5__PA__CFG12, CYREG_UDB_PA0_CFG12
.set CapSense_1_Sns__5__PA__CFG13, CYREG_UDB_PA0_CFG13
.set CapSense_1_Sns__5__PA__CFG14, CYREG_UDB_PA0_CFG14
.set CapSense_1_Sns__5__PA__CFG2, CYREG_UDB_PA0_CFG2
.set CapSense_1_Sns__5__PA__CFG3, CYREG_UDB_PA0_CFG3
.set CapSense_1_Sns__5__PA__CFG4, CYREG_UDB_PA0_CFG4
.set CapSense_1_Sns__5__PA__CFG5, CYREG_UDB_PA0_CFG5
.set CapSense_1_Sns__5__PA__CFG6, CYREG_UDB_PA0_CFG6
.set CapSense_1_Sns__5__PA__CFG7, CYREG_UDB_PA0_CFG7
.set CapSense_1_Sns__5__PA__CFG8, CYREG_UDB_PA0_CFG8
.set CapSense_1_Sns__5__PA__CFG9, CYREG_UDB_PA0_CFG9
.set CapSense_1_Sns__5__PC, CYREG_PRT0_PC
.set CapSense_1_Sns__5__PC2, CYREG_PRT0_PC2
.set CapSense_1_Sns__5__PORT, 0
.set CapSense_1_Sns__5__PS, CYREG_PRT0_PS
.set CapSense_1_Sns__5__SHIFT, 5
.set CapSense_1_Sns__6__DM__MASK, 0x7000
.set CapSense_1_Sns__6__DM__SHIFT, 12
.set CapSense_1_Sns__6__DR, CYREG_PRT0_DR
.set CapSense_1_Sns__6__HSIOM, CYREG_HSIOM_PORT_SEL0
.set CapSense_1_Sns__6__HSIOM_MASK, 0x000F0000
.set CapSense_1_Sns__6__HSIOM_SHIFT, 16
.set CapSense_1_Sns__6__INTCFG, CYREG_PRT0_INTCFG
.set CapSense_1_Sns__6__INTSTAT, CYREG_PRT0_INTSTAT
.set CapSense_1_Sns__6__MASK, 0x10
.set CapSense_1_Sns__6__PA__CFG0, CYREG_UDB_PA0_CFG0
.set CapSense_1_Sns__6__PA__CFG1, CYREG_UDB_PA0_CFG1
.set CapSense_1_Sns__6__PA__CFG10, CYREG_UDB_PA0_CFG10
.set CapSense_1_Sns__6__PA__CFG11, CYREG_UDB_PA0_CFG11
.set CapSense_1_Sns__6__PA__CFG12, CYREG_UDB_PA0_CFG12
.set CapSense_1_Sns__6__PA__CFG13, CYREG_UDB_PA0_CFG13
.set CapSense_1_Sns__6__PA__CFG14, CYREG_UDB_PA0_CFG14
.set CapSense_1_Sns__6__PA__CFG2, CYREG_UDB_PA0_CFG2
.set CapSense_1_Sns__6__PA__CFG3, CYREG_UDB_PA0_CFG3
.set CapSense_1_Sns__6__PA__CFG4, CYREG_UDB_PA0_CFG4
.set CapSense_1_Sns__6__PA__CFG5, CYREG_UDB_PA0_CFG5
.set CapSense_1_Sns__6__PA__CFG6, CYREG_UDB_PA0_CFG6
.set CapSense_1_Sns__6__PA__CFG7, CYREG_UDB_PA0_CFG7
.set CapSense_1_Sns__6__PA__CFG8, CYREG_UDB_PA0_CFG8
.set CapSense_1_Sns__6__PA__CFG9, CYREG_UDB_PA0_CFG9
.set CapSense_1_Sns__6__PC, CYREG_PRT0_PC
.set CapSense_1_Sns__6__PC2, CYREG_PRT0_PC2
.set CapSense_1_Sns__6__PORT, 0
.set CapSense_1_Sns__6__PS, CYREG_PRT0_PS
.set CapSense_1_Sns__6__SHIFT, 4
.set CapSense_1_Sns__7__DM__MASK, 0x38
.set CapSense_1_Sns__7__DM__SHIFT, 3
.set CapSense_1_Sns__7__DR, CYREG_PRT2_DR
.set CapSense_1_Sns__7__HSIOM, CYREG_HSIOM_PORT_SEL2
.set CapSense_1_Sns__7__HSIOM_MASK, 0x000000F0
.set CapSense_1_Sns__7__HSIOM_SHIFT, 4
.set CapSense_1_Sns__7__INTCFG, CYREG_PRT2_INTCFG
.set CapSense_1_Sns__7__INTSTAT, CYREG_PRT2_INTSTAT
.set CapSense_1_Sns__7__MASK, 0x02
.set CapSense_1_Sns__7__PA__CFG0, CYREG_UDB_PA2_CFG0
.set CapSense_1_Sns__7__PA__CFG1, CYREG_UDB_PA2_CFG1
.set CapSense_1_Sns__7__PA__CFG10, CYREG_UDB_PA2_CFG10
.set CapSense_1_Sns__7__PA__CFG11, CYREG_UDB_PA2_CFG11
.set CapSense_1_Sns__7__PA__CFG12, CYREG_UDB_PA2_CFG12
.set CapSense_1_Sns__7__PA__CFG13, CYREG_UDB_PA2_CFG13
.set CapSense_1_Sns__7__PA__CFG14, CYREG_UDB_PA2_CFG14
.set CapSense_1_Sns__7__PA__CFG2, CYREG_UDB_PA2_CFG2
.set CapSense_1_Sns__7__PA__CFG3, CYREG_UDB_PA2_CFG3
.set CapSense_1_Sns__7__PA__CFG4, CYREG_UDB_PA2_CFG4
.set CapSense_1_Sns__7__PA__CFG5, CYREG_UDB_PA2_CFG5
.set CapSense_1_Sns__7__PA__CFG6, CYREG_UDB_PA2_CFG6
.set CapSense_1_Sns__7__PA__CFG7, CYREG_UDB_PA2_CFG7
.set CapSense_1_Sns__7__PA__CFG8, CYREG_UDB_PA2_CFG8
.set CapSense_1_Sns__7__PA__CFG9, CYREG_UDB_PA2_CFG9
.set CapSense_1_Sns__7__PC, CYREG_PRT2_PC
.set CapSense_1_Sns__7__PC2, CYREG_PRT2_PC2
.set CapSense_1_Sns__7__PORT, 2
.set CapSense_1_Sns__7__PS, CYREG_PRT2_PS
.set CapSense_1_Sns__7__SHIFT, 1
.set CapSense_1_Sns__Button0_Sns0__DM__MASK, 0x1C0
.set CapSense_1_Sns__Button0_Sns0__DM__SHIFT, 6
.set CapSense_1_Sns__Button0_Sns0__DR, CYREG_PRT2_DR
.set CapSense_1_Sns__Button0_Sns0__INTCFG, CYREG_PRT2_INTCFG
.set CapSense_1_Sns__Button0_Sns0__INTSTAT, CYREG_PRT2_INTSTAT
.set CapSense_1_Sns__Button0_Sns0__MASK, 0x04
.set CapSense_1_Sns__Button0_Sns0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set CapSense_1_Sns__Button0_Sns0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set CapSense_1_Sns__Button0_Sns0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set CapSense_1_Sns__Button0_Sns0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set CapSense_1_Sns__Button0_Sns0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set CapSense_1_Sns__Button0_Sns0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set CapSense_1_Sns__Button0_Sns0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set CapSense_1_Sns__Button0_Sns0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set CapSense_1_Sns__Button0_Sns0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set CapSense_1_Sns__Button0_Sns0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set CapSense_1_Sns__Button0_Sns0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set CapSense_1_Sns__Button0_Sns0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set CapSense_1_Sns__Button0_Sns0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set CapSense_1_Sns__Button0_Sns0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set CapSense_1_Sns__Button0_Sns0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set CapSense_1_Sns__Button0_Sns0__PC, CYREG_PRT2_PC
.set CapSense_1_Sns__Button0_Sns0__PC2, CYREG_PRT2_PC2
.set CapSense_1_Sns__Button0_Sns0__PORT, 2
.set CapSense_1_Sns__Button0_Sns0__PS, CYREG_PRT2_PS
.set CapSense_1_Sns__Button0_Sns0__SHIFT, 2
.set CapSense_1_Sns__Button1_Sns0__DM__MASK, 0x38
.set CapSense_1_Sns__Button1_Sns0__DM__SHIFT, 3
.set CapSense_1_Sns__Button1_Sns0__DR, CYREG_PRT4_DR
.set CapSense_1_Sns__Button1_Sns0__INTCFG, CYREG_PRT4_INTCFG
.set CapSense_1_Sns__Button1_Sns0__INTSTAT, CYREG_PRT4_INTSTAT
.set CapSense_1_Sns__Button1_Sns0__MASK, 0x02
.set CapSense_1_Sns__Button1_Sns0__PC, CYREG_PRT4_PC
.set CapSense_1_Sns__Button1_Sns0__PC2, CYREG_PRT4_PC2
.set CapSense_1_Sns__Button1_Sns0__PORT, 4
.set CapSense_1_Sns__Button1_Sns0__PS, CYREG_PRT4_PS
.set CapSense_1_Sns__Button1_Sns0__SHIFT, 1
.set CapSense_1_Sns__Button2_Sns0__DM__MASK, 0xE00
.set CapSense_1_Sns__Button2_Sns0__DM__SHIFT, 9
.set CapSense_1_Sns__Button2_Sns0__DR, CYREG_PRT2_DR
.set CapSense_1_Sns__Button2_Sns0__INTCFG, CYREG_PRT2_INTCFG
.set CapSense_1_Sns__Button2_Sns0__INTSTAT, CYREG_PRT2_INTSTAT
.set CapSense_1_Sns__Button2_Sns0__MASK, 0x08
.set CapSense_1_Sns__Button2_Sns0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set CapSense_1_Sns__Button2_Sns0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set CapSense_1_Sns__Button2_Sns0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set CapSense_1_Sns__Button2_Sns0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set CapSense_1_Sns__Button2_Sns0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set CapSense_1_Sns__Button2_Sns0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set CapSense_1_Sns__Button2_Sns0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set CapSense_1_Sns__Button2_Sns0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set CapSense_1_Sns__Button2_Sns0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set CapSense_1_Sns__Button2_Sns0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set CapSense_1_Sns__Button2_Sns0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set CapSense_1_Sns__Button2_Sns0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set CapSense_1_Sns__Button2_Sns0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set CapSense_1_Sns__Button2_Sns0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set CapSense_1_Sns__Button2_Sns0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set CapSense_1_Sns__Button2_Sns0__PC, CYREG_PRT2_PC
.set CapSense_1_Sns__Button2_Sns0__PC2, CYREG_PRT2_PC2
.set CapSense_1_Sns__Button2_Sns0__PORT, 2
.set CapSense_1_Sns__Button2_Sns0__PS, CYREG_PRT2_PS
.set CapSense_1_Sns__Button2_Sns0__SHIFT, 3
.set CapSense_1_Sns__Button3_Sns0__DM__MASK, 0xE00
.set CapSense_1_Sns__Button3_Sns0__DM__SHIFT, 9
.set CapSense_1_Sns__Button3_Sns0__DR, CYREG_PRT4_DR
.set CapSense_1_Sns__Button3_Sns0__INTCFG, CYREG_PRT4_INTCFG
.set CapSense_1_Sns__Button3_Sns0__INTSTAT, CYREG_PRT4_INTSTAT
.set CapSense_1_Sns__Button3_Sns0__MASK, 0x08
.set CapSense_1_Sns__Button3_Sns0__PC, CYREG_PRT4_PC
.set CapSense_1_Sns__Button3_Sns0__PC2, CYREG_PRT4_PC2
.set CapSense_1_Sns__Button3_Sns0__PORT, 4
.set CapSense_1_Sns__Button3_Sns0__PS, CYREG_PRT4_PS
.set CapSense_1_Sns__Button3_Sns0__SHIFT, 3
.set CapSense_1_Sns__Button4_Sns0__DM__MASK, 0x7000
.set CapSense_1_Sns__Button4_Sns0__DM__SHIFT, 12
.set CapSense_1_Sns__Button4_Sns0__DR, CYREG_PRT0_DR
.set CapSense_1_Sns__Button4_Sns0__INTCFG, CYREG_PRT0_INTCFG
.set CapSense_1_Sns__Button4_Sns0__INTSTAT, CYREG_PRT0_INTSTAT
.set CapSense_1_Sns__Button4_Sns0__MASK, 0x10
.set CapSense_1_Sns__Button4_Sns0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set CapSense_1_Sns__Button4_Sns0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set CapSense_1_Sns__Button4_Sns0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set CapSense_1_Sns__Button4_Sns0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set CapSense_1_Sns__Button4_Sns0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set CapSense_1_Sns__Button4_Sns0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set CapSense_1_Sns__Button4_Sns0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set CapSense_1_Sns__Button4_Sns0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set CapSense_1_Sns__Button4_Sns0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set CapSense_1_Sns__Button4_Sns0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set CapSense_1_Sns__Button4_Sns0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set CapSense_1_Sns__Button4_Sns0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set CapSense_1_Sns__Button4_Sns0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set CapSense_1_Sns__Button4_Sns0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set CapSense_1_Sns__Button4_Sns0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set CapSense_1_Sns__Button4_Sns0__PC, CYREG_PRT0_PC
.set CapSense_1_Sns__Button4_Sns0__PC2, CYREG_PRT0_PC2
.set CapSense_1_Sns__Button4_Sns0__PORT, 0
.set CapSense_1_Sns__Button4_Sns0__PS, CYREG_PRT0_PS
.set CapSense_1_Sns__Button4_Sns0__SHIFT, 4
.set CapSense_1_Sns__Button5_Sns0__DM__MASK, 0x07
.set CapSense_1_Sns__Button5_Sns0__DM__SHIFT, 0
.set CapSense_1_Sns__Button5_Sns0__DR, CYREG_PRT2_DR
.set CapSense_1_Sns__Button5_Sns0__INTCFG, CYREG_PRT2_INTCFG
.set CapSense_1_Sns__Button5_Sns0__INTSTAT, CYREG_PRT2_INTSTAT
.set CapSense_1_Sns__Button5_Sns0__MASK, 0x01
.set CapSense_1_Sns__Button5_Sns0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set CapSense_1_Sns__Button5_Sns0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set CapSense_1_Sns__Button5_Sns0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set CapSense_1_Sns__Button5_Sns0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set CapSense_1_Sns__Button5_Sns0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set CapSense_1_Sns__Button5_Sns0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set CapSense_1_Sns__Button5_Sns0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set CapSense_1_Sns__Button5_Sns0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set CapSense_1_Sns__Button5_Sns0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set CapSense_1_Sns__Button5_Sns0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set CapSense_1_Sns__Button5_Sns0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set CapSense_1_Sns__Button5_Sns0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set CapSense_1_Sns__Button5_Sns0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set CapSense_1_Sns__Button5_Sns0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set CapSense_1_Sns__Button5_Sns0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set CapSense_1_Sns__Button5_Sns0__PC, CYREG_PRT2_PC
.set CapSense_1_Sns__Button5_Sns0__PC2, CYREG_PRT2_PC2
.set CapSense_1_Sns__Button5_Sns0__PORT, 2
.set CapSense_1_Sns__Button5_Sns0__PS, CYREG_PRT2_PS
.set CapSense_1_Sns__Button5_Sns0__SHIFT, 0
.set CapSense_1_Sns__Button6_Sns0__DM__MASK, 0x38000
.set CapSense_1_Sns__Button6_Sns0__DM__SHIFT, 15
.set CapSense_1_Sns__Button6_Sns0__DR, CYREG_PRT0_DR
.set CapSense_1_Sns__Button6_Sns0__INTCFG, CYREG_PRT0_INTCFG
.set CapSense_1_Sns__Button6_Sns0__INTSTAT, CYREG_PRT0_INTSTAT
.set CapSense_1_Sns__Button6_Sns0__MASK, 0x20
.set CapSense_1_Sns__Button6_Sns0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set CapSense_1_Sns__Button6_Sns0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set CapSense_1_Sns__Button6_Sns0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set CapSense_1_Sns__Button6_Sns0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set CapSense_1_Sns__Button6_Sns0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set CapSense_1_Sns__Button6_Sns0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set CapSense_1_Sns__Button6_Sns0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set CapSense_1_Sns__Button6_Sns0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set CapSense_1_Sns__Button6_Sns0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set CapSense_1_Sns__Button6_Sns0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set CapSense_1_Sns__Button6_Sns0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set CapSense_1_Sns__Button6_Sns0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set CapSense_1_Sns__Button6_Sns0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set CapSense_1_Sns__Button6_Sns0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set CapSense_1_Sns__Button6_Sns0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set CapSense_1_Sns__Button6_Sns0__PC, CYREG_PRT0_PC
.set CapSense_1_Sns__Button6_Sns0__PC2, CYREG_PRT0_PC2
.set CapSense_1_Sns__Button6_Sns0__PORT, 0
.set CapSense_1_Sns__Button6_Sns0__PS, CYREG_PRT0_PS
.set CapSense_1_Sns__Button6_Sns0__SHIFT, 5
.set CapSense_1_Sns__Button7_Sns0__DM__MASK, 0x38
.set CapSense_1_Sns__Button7_Sns0__DM__SHIFT, 3
.set CapSense_1_Sns__Button7_Sns0__DR, CYREG_PRT2_DR
.set CapSense_1_Sns__Button7_Sns0__INTCFG, CYREG_PRT2_INTCFG
.set CapSense_1_Sns__Button7_Sns0__INTSTAT, CYREG_PRT2_INTSTAT
.set CapSense_1_Sns__Button7_Sns0__MASK, 0x02
.set CapSense_1_Sns__Button7_Sns0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set CapSense_1_Sns__Button7_Sns0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set CapSense_1_Sns__Button7_Sns0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set CapSense_1_Sns__Button7_Sns0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set CapSense_1_Sns__Button7_Sns0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set CapSense_1_Sns__Button7_Sns0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set CapSense_1_Sns__Button7_Sns0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set CapSense_1_Sns__Button7_Sns0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set CapSense_1_Sns__Button7_Sns0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set CapSense_1_Sns__Button7_Sns0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set CapSense_1_Sns__Button7_Sns0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set CapSense_1_Sns__Button7_Sns0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set CapSense_1_Sns__Button7_Sns0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set CapSense_1_Sns__Button7_Sns0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set CapSense_1_Sns__Button7_Sns0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set CapSense_1_Sns__Button7_Sns0__PC, CYREG_PRT2_PC
.set CapSense_1_Sns__Button7_Sns0__PC2, CYREG_PRT2_PC2
.set CapSense_1_Sns__Button7_Sns0__PORT, 2
.set CapSense_1_Sns__Button7_Sns0__PS, CYREG_PRT2_PS
.set CapSense_1_Sns__Button7_Sns0__SHIFT, 1
.set CapSense_1_SnsClk__DIVIDER_MASK, 0x0000FFFF
.set CapSense_1_SnsClk__ENABLE, CYREG_CLK_DIVIDER_B00
.set CapSense_1_SnsClk__ENABLE_MASK, 0x80000000
.set CapSense_1_SnsClk__MASK, 0x80000000
.set CapSense_1_SnsClk__REGISTER, CYREG_CLK_DIVIDER_B00

/* Miscellaneous */
.set CYDEV_BCLK__HFCLK__HZ, 24000000
.set CYDEV_BCLK__HFCLK__KHZ, 24000
.set CYDEV_BCLK__HFCLK__MHZ, 24
.set CYDEV_BCLK__SYSCLK__HZ, 24000000
.set CYDEV_BCLK__SYSCLK__KHZ, 24000
.set CYDEV_BCLK__SYSCLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 26
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
.set CYDEV_CHIP_JTAG_ID, 0x04C81193
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 26
.set CYDEV_CHIP_MEMBER_4AA, 25
.set CYDEV_CHIP_MEMBER_4AB, 30
.set CYDEV_CHIP_MEMBER_4AC, 14
.set CYDEV_CHIP_MEMBER_4AD, 15
.set CYDEV_CHIP_MEMBER_4AE, 16
.set CYDEV_CHIP_MEMBER_4D, 20
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 27
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 24
.set CYDEV_CHIP_MEMBER_4I, 32
.set CYDEV_CHIP_MEMBER_4J, 21
.set CYDEV_CHIP_MEMBER_4K, 22
.set CYDEV_CHIP_MEMBER_4L, 31
.set CYDEV_CHIP_MEMBER_4M, 29
.set CYDEV_CHIP_MEMBER_4N, 11
.set CYDEV_CHIP_MEMBER_4O, 8
.set CYDEV_CHIP_MEMBER_4P, 28
.set CYDEV_CHIP_MEMBER_4Q, 17
.set CYDEV_CHIP_MEMBER_4R, 9
.set CYDEV_CHIP_MEMBER_4S, 12
.set CYDEV_CHIP_MEMBER_4T, 10
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 23
.set CYDEV_CHIP_MEMBER_4W, 13
.set CYDEV_CHIP_MEMBER_4X, 7
.set CYDEV_CHIP_MEMBER_4Y, 18
.set CYDEV_CHIP_MEMBER_4Z, 19
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 33
.set CYDEV_CHIP_MEMBER_FM3, 37
.set CYDEV_CHIP_MEMBER_FM4, 38
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 34
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 35
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 36
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4A
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4AA_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AB_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AC_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AD_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AE_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4W_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4X_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Y_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Z_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4A_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_READ_ACCELERATOR, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_Disallowed
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_PROTECT_KILL, 4
.set CYDEV_DEBUG_PROTECT_OPEN, 1
.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_Disable
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_ENABLE, 0
.set CYDEV_DFT_SELECT_CLK0, 1
.set CYDEV_DFT_SELECT_CLK1, 2
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_IMO_TRIMMED_BY_USB, 0
.set CYDEV_IMO_TRIMMED_BY_WCO, 0
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 2
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_STACK_SIZE, 0x0400
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 1
.set CYDEV_VDDA_MV, 3300
.set CYDEV_VDDD_MV, 3300
.set CYDEV_WDT_GENERATE_ISR, 1
.set CYIPBLOCK_M0S8_CTBM_VERSION, 0
.set CYIPBLOCK_m0s8cpuss_VERSION, 0
.set CYIPBLOCK_m0s8csd_VERSION, 0
.set CYIPBLOCK_m0s8gpio2_VERSION, 0
.set CYIPBLOCK_m0s8hsiom4a_VERSION, 0
.set CYIPBLOCK_m0s8lcd_VERSION, 0
.set CYIPBLOCK_m0s8lpcomp_VERSION, 0
.set CYIPBLOCK_m0s8pclk_VERSION, 0
.set CYIPBLOCK_m0s8sar_VERSION, 0
.set CYIPBLOCK_m0s8scb_VERSION, 0
.set CYIPBLOCK_m0s8srssv2_VERSION, 1
.set CYIPBLOCK_m0s8tcpwm_VERSION, 0
.set CYIPBLOCK_m0s8udbif_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 2
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
