{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 01 14:46:06 2019 " "Info: Processing started: Mon Apr 01 14:46:06 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projeto -c projeto " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off projeto -c projeto" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoreg.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file bancoreg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bancoReg " "Info: Found entity 1: bancoReg" {  } { { "bancoReg.sv" "" { Text "C:/Users/gisf/Desktop/proj1/bancoReg.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deslocamento.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file deslocamento.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Deslocamento " "Info: Found entity 1: Deslocamento" {  } { { "Deslocamento.sv" "" { Text "C:/Users/gisf/Desktop/proj1/Deslocamento.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_reg_risc_v.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file instr_reg_risc_v.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Instr_Reg_RISC_V-behavioral_arch " "Info: Found design unit 1: Instr_Reg_RISC_V-behavioral_arch" {  } { { "Instr_Reg_RISC_V.vhd" "" { Text "C:/Users/gisf/Desktop/proj1/Instr_Reg_RISC_V.vhd" 65 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Instr_Reg_RISC_V " "Info: Found entity 1: Instr_Reg_RISC_V" {  } { { "Instr_Reg_RISC_V.vhd" "" { Text "C:/Users/gisf/Desktop/proj1/Instr_Reg_RISC_V.vhd" 49 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria32.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file memoria32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Memoria32 " "Info: Found entity 1: Memoria32" {  } { { "Memoria32.sv" "" { Text "C:/Users/gisf/Desktop/proj1/Memoria32.sv" 26 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria64.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file memoria64.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Memoria64 " "Info: Found entity 1: Memoria64" {  } { { "Memoria64.sv" "" { Text "C:/Users/gisf/Desktop/proj1/Memoria64.sv" 26 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramonchip32.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ramonchip32.v" { { "Info" "ISGN_ENTITY_NAME" "1 ramOnChip " "Info: Found entity 1: ramOnChip" {  } { { "ramOnChip32.v" "" { Text "C:/Users/gisf/Desktop/proj1/ramOnChip32.v" 40 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramonchip64.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ramonchip64.v" { { "Info" "ISGN_ENTITY_NAME" "1 ramOnChip64 " "Info: Found entity 1: ramOnChip64" {  } { { "ramOnChip64.v" "" { Text "C:/Users/gisf/Desktop/proj1/ramOnChip64.v" 40 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Info: Found entity 1: register" {  } { { "register.sv" "" { Text "C:/Users/gisf/Desktop/proj1/register.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula64.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ula64.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ula64-behavioral " "Info: Found design unit 1: Ula64-behavioral" {  } { { "ula64.vhd" "" { Text "C:/Users/gisf/Desktop/proj1/ula64.vhd" 70 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Ula64 " "Info: Found entity 1: Ula64" {  } { { "ula64.vhd" "" { Text "C:/Users/gisf/Desktop/proj1/ula64.vhd" 54 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file projeto.sv" { { "Info" "ISGN_ENTITY_NAME" "1 projeto " "Info: Found entity 1: projeto" {  } { { "projeto.sv" "" { Text "C:/Users/gisf/Desktop/proj1/projeto.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "projeto " "Info: Elaborating entity \"projeto\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "estado projeto.sv(2) " "Warning (10034): Output port \"estado\" at projeto.sv(2) has no driver" {  } { { "projeto.sv" "" { Text "C:/Users/gisf/Desktop/proj1/projeto.sv" 2 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MemData projeto.sv(6) " "Warning (10034): Output port \"MemData\" at projeto.sv(6) has no driver" {  } { { "projeto.sv" "" { Text "C:/Users/gisf/Desktop/proj1/projeto.sv" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:PC " "Info: Elaborating entity \"register\" for hierarchy \"register:PC\"" {  } { { "projeto.sv" "PC" { Text "C:/Users/gisf/Desktop/proj1/projeto.sv" 9 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memoria32 Memoria32:InstMem " "Info: Elaborating entity \"Memoria32\" for hierarchy \"Memoria32:InstMem\"" {  } { { "projeto.sv" "InstMem" { Text "C:/Users/gisf/Desktop/proj1/projeto.sv" 11 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Memoria32.sv(37) " "Warning (10230): Verilog HDL assignment warning at Memoria32.sv(37): truncated value with size 32 to match size of target (16)" {  } { { "Memoria32.sv" "" { Text "C:/Users/gisf/Desktop/proj1/Memoria32.sv" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Memoria32.sv(38) " "Warning (10230): Verilog HDL assignment warning at Memoria32.sv(38): truncated value with size 32 to match size of target (16)" {  } { { "Memoria32.sv" "" { Text "C:/Users/gisf/Desktop/proj1/Memoria32.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Memoria32.sv(39) " "Warning (10230): Verilog HDL assignment warning at Memoria32.sv(39): truncated value with size 32 to match size of target (16)" {  } { { "Memoria32.sv" "" { Text "C:/Users/gisf/Desktop/proj1/Memoria32.sv" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Memoria32.sv(40) " "Warning (10230): Verilog HDL assignment warning at Memoria32.sv(40): truncated value with size 32 to match size of target (16)" {  } { { "Memoria32.sv" "" { Text "C:/Users/gisf/Desktop/proj1/Memoria32.sv" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Memoria32.sv(45) " "Warning (10230): Verilog HDL assignment warning at Memoria32.sv(45): truncated value with size 32 to match size of target (16)" {  } { { "Memoria32.sv" "" { Text "C:/Users/gisf/Desktop/proj1/Memoria32.sv" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Memoria32.sv(46) " "Warning (10230): Verilog HDL assignment warning at Memoria32.sv(46): truncated value with size 32 to match size of target (16)" {  } { { "Memoria32.sv" "" { Text "C:/Users/gisf/Desktop/proj1/Memoria32.sv" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Memoria32.sv(47) " "Warning (10230): Verilog HDL assignment warning at Memoria32.sv(47): truncated value with size 32 to match size of target (16)" {  } { { "Memoria32.sv" "" { Text "C:/Users/gisf/Desktop/proj1/Memoria32.sv" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Memoria32.sv(48) " "Warning (10230): Verilog HDL assignment warning at Memoria32.sv(48): truncated value with size 32 to match size of target (16)" {  } { { "Memoria32.sv" "" { Text "C:/Users/gisf/Desktop/proj1/Memoria32.sv" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instr_Reg_RISC_V Instr_Reg_RISC_V:InstReg " "Info: Elaborating entity \"Instr_Reg_RISC_V\" for hierarchy \"Instr_Reg_RISC_V:InstReg\"" {  } { { "projeto.sv" "InstReg" { Text "C:/Users/gisf/Desktop/proj1/projeto.sv" 13 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ula64 Ula64:ULA " "Info: Elaborating entity \"Ula64\" for hierarchy \"Ula64:ULA\"" {  } { { "projeto.sv" "ULA" { Text "C:/Users/gisf/Desktop/proj1/projeto.sv" 15 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "ESGN_ENTITY_IS_MISSING" "memBlock0 ramOnChip32 " "Error: Node instance \"memBlock0\" instantiates undefined entity \"ramOnChip32\"" {  } { { "Memoria32.sv" "memBlock0" { Text "C:/Users/gisf/Desktop/proj1/Memoria32.sv" 72 0 0 } }  } 0 0 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "ESGN_ENTITY_IS_MISSING" "memBlock1 ramOnChip32 " "Error: Node instance \"memBlock1\" instantiates undefined entity \"ramOnChip32\"" {  } { { "Memoria32.sv" "memBlock1" { Text "C:/Users/gisf/Desktop/proj1/Memoria32.sv" 74 0 0 } }  } 0 0 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "ESGN_ENTITY_IS_MISSING" "memBlock2 ramOnChip32 " "Error: Node instance \"memBlock2\" instantiates undefined entity \"ramOnChip32\"" {  } { { "Memoria32.sv" "memBlock2" { Text "C:/Users/gisf/Desktop/proj1/Memoria32.sv" 76 0 0 } }  } 0 0 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "ESGN_ENTITY_IS_MISSING" "memBlock3 ramOnChip32 " "Error: Node instance \"memBlock3\" instantiates undefined entity \"ramOnChip32\"" {  } { { "Memoria32.sv" "memBlock3" { Text "C:/Users/gisf/Desktop/proj1/Memoria32.sv" 78 0 0 } }  } 0 0 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 10 s Quartus II 64-Bit " "Error: Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 4 errors, 10 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4476 " "Error: Peak virtual memory: 4476 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Mon Apr 01 14:46:08 2019 " "Error: Processing ended: Mon Apr 01 14:46:08 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Error: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Error: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
