
**** 10/16/21 00:48:51 ******* PSpice Lite (March 2016) ******* ID# 10813 ****

 ** Profile: "00_OTA_Applications-bias"  [ C:\Users\FraH\Desktop\OTA_Applications\OTA_Applications-PSpiceFiles\00_OTA_Applications\bi


 ****     CIRCUIT DESCRIPTION


******************************************************************************




** Creating circuit file "bias.cir" 
** WARNING: THIS AUTOMATICALLY GENERATED FILE MAY BE OVERWRITTEN BY SUBSEQUENT SIMULATIONS

*Libraries: 
* Profile Libraries :
* Local Libraries :
.LIB "../../../ota_applications-pspicefiles/ota_applications.lib" 
* From [PSPICE NETLIST] section of C:\Users\FraH\AppData\Roaming\SPB_Data\cdssetup\OrCAD_PSpice\17.2.0\PSpice.ini file:
.lib "C:\Cadence\SPB_17.2\tools\capture\library\LibrerieMatarr\diodi.lib" 
.lib "C:\Cadence\SPB_17.2\tools\capture\library\LibrerieMatarr\base.lib" 
.lib "C:\Cadence\SPB_17.2\tools\capture\library\LibrerieProgAutom\an35.lib" 
.lib "C:\Cadence\SPB_17.2\tools\capture\library\LibrerieProgAutom\ams.lib" 
.lib "nomd.lib" 

*Analysis directives: 
.OPTIONS ADVCONV
.PROBE64 V(alias(*)) I(alias(*)) W(alias(*)) D(alias(*)) NOISE(alias(*)) 
.INC "..\00_OTA_Applications.net" 



**** INCLUDING 00_OTA_Applications.net ****
* source OTA_APPLICATIONS
V_V1         VDD 0 5V
V_V2         VSS 0 -5V
M_Q1         N14879 0 N17256 N17256 MOSn1 
M_Q2         N14887 0 N17256 N17256 mosn1 
M_Q3         N14879 N14879 VDD VDD MOSp1 
M_Q4         N14887 N14879 VDD VDD mosp1 
M_Q5         N17256 N17472 VSS VSS MOSn1 
V_V4         N17472 0 5
M_Q6         N25349 N25349 VDD VDD MOSp1 
M_Q9         N25365 N25365 N25441 N25441 mosn1 
M_Q8         N25349 N25425 N25441 N25441 MOSn1 
M_Q7         N25365 N25349 VDD VDD mosp1 
V_V11         N25537 0 5
M_Q10         N25441 N25537 VSS VSS MOSn1 
M_Q11         N26031 N26031 VDD VDD MOSp1 
M_Q13         N26031 N28904 N26123 N26123 MOSn1 
M_Q15         N26123 N26165 VSS VSS MOSn1 
M_Q14         VO2 N27874 N26123 N26123 mosn1 
M_Q12         VO2 N26031 VDD VDD mosp1 
V_V12         N26165 0 -3.9
V_V13         N25425 0  AC 1
+SIN 0 1m 100k 0 0 0
C_C1         0 N25365  10p  TC=0,0 
M_Q18         N27858 VO2 N27968 N27968 MOSn1 
M_Q20         N27968 N26165 VSS VSS MOSn1 
M_Q16         N27858 N27858 VDD VDD MOSp1 
M_Q17         N27874 N27858 VDD VDD mosp1 
M_Q19         N27874 N27874 N27968 N27968 mosn1 
C_C2         0 VO2  1p  TC=0,0 
C_C3         0 N27874  10p  TC=0,0 
V_V15         N28904 0  AC 1
+SIN 0 1m 100k 0 0 0
M_Q22         N34910 N34894 VDD VDD mosp1 
V_V16         N35048 0 -3.9
M_Q24         N34910 0 N34988 N34988 mosn1 
M_Q21         N34894 N34894 VDD VDD MOSp1 
M_Q25         N34988 N35048 VSS VSS MOSn1 
M_Q23         N34894 0 N34988 N34988 MOSn1 

**** RESUMING bias.cir ****
.END

ERROR -- Circuit Too Large!
EVALUATION VERSION Limit Exceeded for "Q" Devices!


