{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 218 06/27/2010 SJ Web Edition " "Info: Version 10.0 Build 218 06/27/2010 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 05 18:42:07 2016 " "Info: Processing started: Mon Dec 05 18:42:07 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PS2_Demo -c PS2_Demo " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off PS2_Demo -c PS2_Demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_controller.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ps2_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Controller " "Info: Found entity 1: PS2_Controller" {  } { { "PS2_Controller.v" "" { Text "C:/FYP2/Practical/Projects/PS2_Demo_ori/PS2_Controller.v" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_ps2_data_in.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file altera_up_ps2_data_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Data_In " "Info: Found entity 1: Altera_UP_PS2_Data_In" {  } { { "Altera_UP_PS2_Data_In.v" "" { Text "C:/FYP2/Practical/Projects/PS2_Demo_ori/Altera_UP_PS2_Data_In.v" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_demo.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ps2_demo.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Demo " "Info: Found entity 1: PS2_Demo" {  } { { "PS2_Demo.v" "" { Text "C:/FYP2/Practical/Projects/PS2_Demo_ori/PS2_Demo.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexadecimal_to_seven_segment.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file hexadecimal_to_seven_segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 Hexadecimal_To_Seven_Segment " "Info: Found entity 1: Hexadecimal_To_Seven_Segment" {  } { { "Hexadecimal_To_Seven_Segment.v" "" { Text "C:/FYP2/Practical/Projects/PS2_Demo_ori/Hexadecimal_To_Seven_Segment.v" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HEX6 PS2_Demo.v(123) " "Warning (10236): Verilog HDL Implicit Net warning at PS2_Demo.v(123): created implicit net for \"HEX6\"" {  } { { "PS2_Demo.v" "" { Text "C:/FYP2/Practical/Projects/PS2_Demo_ori/PS2_Demo.v" 123 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HEX7 PS2_Demo.v(124) " "Warning (10236): Verilog HDL Implicit Net warning at PS2_Demo.v(124): created implicit net for \"HEX7\"" {  } { { "PS2_Demo.v" "" { Text "C:/FYP2/Practical/Projects/PS2_Demo_ori/PS2_Demo.v" 124 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "PS2_Demo " "Info: Elaborating entity \"PS2_Demo\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "HEX6 PS2_Demo.v(123) " "Warning (10036): Verilog HDL or VHDL warning at PS2_Demo.v(123): object \"HEX6\" assigned a value but never read" {  } { { "PS2_Demo.v" "" { Text "C:/FYP2/Practical/Projects/PS2_Demo_ori/PS2_Demo.v" 123 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "HEX7 PS2_Demo.v(124) " "Warning (10036): Verilog HDL or VHDL warning at PS2_Demo.v(124): object \"HEX7\" assigned a value but never read" {  } { { "PS2_Demo.v" "" { Text "C:/FYP2/Practical/Projects/PS2_Demo_ori/PS2_Demo.v" 124 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 PS2_Demo.v(98) " "Warning (10230): Verilog HDL assignment warning at PS2_Demo.v(98): truncated value with size 32 to match size of target (1)" {  } { { "PS2_Demo.v" "" { Text "C:/FYP2/Practical/Projects/PS2_Demo_ori/PS2_Demo.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "new_keycode PS2_Demo.v(102) " "Warning (10235): Verilog HDL Always Construct warning at PS2_Demo.v(102): variable \"new_keycode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "PS2_Demo.v" "" { Text "C:/FYP2/Practical/Projects/PS2_Demo_ori/PS2_Demo.v" 102 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "last_data_received PS2_Demo.v(103) " "Warning (10235): Verilog HDL Always Construct warning at PS2_Demo.v(103): variable \"last_data_received\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "PS2_Demo.v" "" { Text "C:/FYP2/Practical/Projects/PS2_Demo_ori/PS2_Demo.v" 103 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "display_code PS2_Demo.v(100) " "Warning (10240): Verilog HDL Always Construct warning at PS2_Demo.v(100): inferring latch(es) for variable \"display_code\", which holds its previous value in one or more paths through the always construct" {  } { { "PS2_Demo.v" "" { Text "C:/FYP2/Practical/Projects/PS2_Demo_ori/PS2_Demo.v" 100 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 1 PS2_Demo.v(123) " "Warning (10230): Verilog HDL assignment warning at PS2_Demo.v(123): truncated value with size 7 to match size of target (1)" {  } { { "PS2_Demo.v" "" { Text "C:/FYP2/Practical/Projects/PS2_Demo_ori/PS2_Demo.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 1 PS2_Demo.v(124) " "Warning (10230): Verilog HDL assignment warning at PS2_Demo.v(124): truncated value with size 7 to match size of target (1)" {  } { { "PS2_Demo.v" "" { Text "C:/FYP2/Practical/Projects/PS2_Demo_ori/PS2_Demo.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_code\[0\] PS2_Demo.v(111) " "Info (10041): Inferred latch for \"display_code\[0\]\" at PS2_Demo.v(111)" {  } { { "PS2_Demo.v" "" { Text "C:/FYP2/Practical/Projects/PS2_Demo_ori/PS2_Demo.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_code\[1\] PS2_Demo.v(111) " "Info (10041): Inferred latch for \"display_code\[1\]\" at PS2_Demo.v(111)" {  } { { "PS2_Demo.v" "" { Text "C:/FYP2/Practical/Projects/PS2_Demo_ori/PS2_Demo.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_code\[2\] PS2_Demo.v(111) " "Info (10041): Inferred latch for \"display_code\[2\]\" at PS2_Demo.v(111)" {  } { { "PS2_Demo.v" "" { Text "C:/FYP2/Practical/Projects/PS2_Demo_ori/PS2_Demo.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_code\[3\] PS2_Demo.v(111) " "Info (10041): Inferred latch for \"display_code\[3\]\" at PS2_Demo.v(111)" {  } { { "PS2_Demo.v" "" { Text "C:/FYP2/Practical/Projects/PS2_Demo_ori/PS2_Demo.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_code\[4\] PS2_Demo.v(111) " "Info (10041): Inferred latch for \"display_code\[4\]\" at PS2_Demo.v(111)" {  } { { "PS2_Demo.v" "" { Text "C:/FYP2/Practical/Projects/PS2_Demo_ori/PS2_Demo.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_code\[5\] PS2_Demo.v(111) " "Info (10041): Inferred latch for \"display_code\[5\]\" at PS2_Demo.v(111)" {  } { { "PS2_Demo.v" "" { Text "C:/FYP2/Practical/Projects/PS2_Demo_ori/PS2_Demo.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_code\[6\] PS2_Demo.v(111) " "Info (10041): Inferred latch for \"display_code\[6\]\" at PS2_Demo.v(111)" {  } { { "PS2_Demo.v" "" { Text "C:/FYP2/Practical/Projects/PS2_Demo_ori/PS2_Demo.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_code\[7\] PS2_Demo.v(111) " "Info (10041): Inferred latch for \"display_code\[7\]\" at PS2_Demo.v(111)" {  } { { "PS2_Demo.v" "" { Text "C:/FYP2/Practical/Projects/PS2_Demo_ori/PS2_Demo.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS2_Controller PS2_Controller:PS2 " "Info: Elaborating entity \"PS2_Controller\" for hierarchy \"PS2_Controller:PS2\"" {  } { { "PS2_Demo.v" "PS2" { Text "C:/FYP2/Practical/Projects/PS2_Demo_ori/PS2_Demo.v" 142 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "command_was_sent 0 PS2_Controller.v(49) " "Warning (10030): Net \"command_was_sent\" at PS2_Controller.v(49) has no driver or initial value, using a default initial value '0'" {  } { { "PS2_Controller.v" "" { Text "C:/FYP2/Practical/Projects/PS2_Demo_ori/PS2_Controller.v" 49 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "error_communication_timed_out 0 PS2_Controller.v(50) " "Warning (10030): Net \"error_communication_timed_out\" at PS2_Controller.v(50) has no driver or initial value, using a default initial value '0'" {  } { { "PS2_Controller.v" "" { Text "C:/FYP2/Practical/Projects/PS2_Demo_ori/PS2_Controller.v" 50 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2_Data_In PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In " "Info: Elaborating entity \"Altera_UP_PS2_Data_In\" for hierarchy \"PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In\"" {  } { { "PS2_Controller.v" "PS2_Data_In" { Text "C:/FYP2/Practical/Projects/PS2_Demo_ori/PS2_Controller.v" 225 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Hexadecimal_To_Seven_Segment Hexadecimal_To_Seven_Segment:Segment0 " "Info: Elaborating entity \"Hexadecimal_To_Seven_Segment\" for hierarchy \"Hexadecimal_To_Seven_Segment:Segment0\"" {  } { { "PS2_Demo.v" "Segment0" { Text "C:/FYP2/Practical/Projects/PS2_Demo_ori/PS2_Demo.v" 152 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "Warning: 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "Warning: The following bidir pins have no drivers" { { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK " "Warning: Bidir \"PS2_CLK\" has no driver" {  } { { "PS2_Demo.v" "" { Text "C:/FYP2/Practical/Projects/PS2_Demo_ori/PS2_Demo.v" 39 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "Warning: Bidir \"PS2_DAT\" has no driver" {  } { { "PS2_Demo.v" "" { Text "C:/FYP2/Practical/Projects/PS2_Demo_ori/PS2_Demo.v" 40 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1}  } {  } 0 0 "The following bidir pins have no drivers" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "display_code\[1\] " "Warning: Latch display_code\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA last_data_received\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal last_data_received\[1\]" {  } { { "PS2_Demo.v" "" { Text "C:/FYP2/Practical/Projects/PS2_Demo_ori/PS2_Demo.v" 87 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "PS2_Demo.v" "" { Text "C:/FYP2/Practical/Projects/PS2_Demo_ori/PS2_Demo.v" 111 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "display_code\[0\] " "Warning: Latch display_code\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA last_data_received\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal last_data_received\[0\]" {  } { { "PS2_Demo.v" "" { Text "C:/FYP2/Practical/Projects/PS2_Demo_ori/PS2_Demo.v" 87 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "PS2_Demo.v" "" { Text "C:/FYP2/Practical/Projects/PS2_Demo_ori/PS2_Demo.v" 111 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "display_code\[3\] " "Warning: Latch display_code\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA last_data_received\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal last_data_received\[3\]" {  } { { "PS2_Demo.v" "" { Text "C:/FYP2/Practical/Projects/PS2_Demo_ori/PS2_Demo.v" 87 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "PS2_Demo.v" "" { Text "C:/FYP2/Practical/Projects/PS2_Demo_ori/PS2_Demo.v" 111 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "display_code\[2\] " "Warning: Latch display_code\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA last_data_received\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal last_data_received\[2\]" {  } { { "PS2_Demo.v" "" { Text "C:/FYP2/Practical/Projects/PS2_Demo_ori/PS2_Demo.v" 87 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "PS2_Demo.v" "" { Text "C:/FYP2/Practical/Projects/PS2_Demo_ori/PS2_Demo.v" 111 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "display_code\[4\] " "Warning: Latch display_code\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA last_data_received\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal last_data_received\[4\]" {  } { { "PS2_Demo.v" "" { Text "C:/FYP2/Practical/Projects/PS2_Demo_ori/PS2_Demo.v" 87 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "PS2_Demo.v" "" { Text "C:/FYP2/Practical/Projects/PS2_Demo_ori/PS2_Demo.v" 111 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "display_code\[5\] " "Warning: Latch display_code\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA last_data_received\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal last_data_received\[5\]" {  } { { "PS2_Demo.v" "" { Text "C:/FYP2/Practical/Projects/PS2_Demo_ori/PS2_Demo.v" 87 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "PS2_Demo.v" "" { Text "C:/FYP2/Practical/Projects/PS2_Demo_ori/PS2_Demo.v" 111 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "display_code\[6\] " "Warning: Latch display_code\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA last_data_received\[6\] " "Warning: Ports D and ENA on the latch are fed by the same signal last_data_received\[6\]" {  } { { "PS2_Demo.v" "" { Text "C:/FYP2/Practical/Projects/PS2_Demo_ori/PS2_Demo.v" 87 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "PS2_Demo.v" "" { Text "C:/FYP2/Practical/Projects/PS2_Demo_ori/PS2_Demo.v" 111 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "display_code\[7\] " "Warning: Latch display_code\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA last_data_received\[7\] " "Warning: Ports D and ENA on the latch are fed by the same signal last_data_received\[7\]" {  } { { "PS2_Demo.v" "" { Text "C:/FYP2/Practical/Projects/PS2_Demo_ori/PS2_Demo.v" 87 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "PS2_Demo.v" "" { Text "C:/FYP2/Practical/Projects/PS2_Demo_ori/PS2_Demo.v" 111 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "14 14 " "Info: 14 registers lost all their fanouts during netlist optimizations. The first 14 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_Controller:PS2\|idle_counter\[3\] " "Info: Register \"PS2_Controller:PS2\|idle_counter\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_Controller:PS2\|idle_counter\[2\] " "Info: Register \"PS2_Controller:PS2\|idle_counter\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_Controller:PS2\|idle_counter\[1\] " "Info: Register \"PS2_Controller:PS2\|idle_counter\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_Controller:PS2\|idle_counter\[0\] " "Info: Register \"PS2_Controller:PS2\|idle_counter\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_Controller:PS2\|idle_counter\[4\] " "Info: Register \"PS2_Controller:PS2\|idle_counter\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_Controller:PS2\|idle_counter\[5\] " "Info: Register \"PS2_Controller:PS2\|idle_counter\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_Controller:PS2\|idle_counter\[6\] " "Info: Register \"PS2_Controller:PS2\|idle_counter\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_Controller:PS2\|idle_counter\[7\] " "Info: Register \"PS2_Controller:PS2\|idle_counter\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_Controller:PS2\|s_ps2_transceiver.PS2_STATE_3_END_TRANSFER " "Info: Register \"PS2_Controller:PS2\|s_ps2_transceiver.PS2_STATE_3_END_TRANSFER\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In\|s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA " "Info: Register \"PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In\|s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_Controller:PS2\|s_ps2_transceiver~2 " "Info: Register \"PS2_Controller:PS2\|s_ps2_transceiver~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_Controller:PS2\|s_ps2_transceiver~3 " "Info: Register \"PS2_Controller:PS2\|s_ps2_transceiver~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In\|s_ps2_receiver~2 " "Info: Register \"PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In\|s_ps2_receiver~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In\|s_ps2_receiver~3 " "Info: Register \"PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In\|s_ps2_receiver~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Warning: Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "Warning (15610): No output dependent on input pin \"KEY\[1\]\"" {  } { { "PS2_Demo.v" "" { Text "C:/FYP2/Practical/Projects/PS2_Demo_ori/PS2_Demo.v" 35 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "Warning (15610): No output dependent on input pin \"KEY\[2\]\"" {  } { { "PS2_Demo.v" "" { Text "C:/FYP2/Practical/Projects/PS2_Demo_ori/PS2_Demo.v" 35 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "Warning (15610): No output dependent on input pin \"KEY\[3\]\"" {  } { { "PS2_Demo.v" "" { Text "C:/FYP2/Practical/Projects/PS2_Demo_ori/PS2_Demo.v" 35 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "217 " "Info: Implemented 217 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Info: Implemented 23 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "68 " "Info: Implemented 68 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Info: Implemented 2 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "124 " "Info: Implemented 124 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "279 " "Info: Peak virtual memory: 279 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 05 18:42:09 2016 " "Info: Processing ended: Mon Dec 05 18:42:09 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
