// Seed: 1665616548
`define pp_7 0
module module_0 (
    input logic id_0,
    output id_1,
    output id_2,
    output id_3,
    input logic id_4,
    input logic id_5,
    output logic id_6
);
  logic id_7;
  assign id_7 = id_4;
  assign id_6 = 1;
  logic id_8;
  logic id_9;
  logic id_10;
  reg   id_11;
  always @(posedge id_7) begin
    if (id_5) id_11 <= 1;
  end
endmodule
