Configuration: opt_design directive  ExploreSequentialArea  place_design directive  WLDrivenBlockPlacement  phys_opt_design  fanout_opt  off   placement_opt  on   critical_cell_opt  on   retime  off   rewire  on   critical_pin_opt  off   route_design directive  Explore  Timingcst 20.0 WNS:  -10000 RT: 0.0426330566406 SLUT: 0  SReg: 0  BRam: 0  DSP:  0 
Configuration: opt_design directive  ExploreSequentialArea  place_design directive  WLDrivenBlockPlacement  phys_opt_design  fanout_opt  off   placement_opt  on   critical_cell_opt  on   retime  off   rewire  on   critical_pin_opt  off   route_design directive  Explore  Timingcst 20.0 WNS:  -10000 RT: 0.0375468730927 SLUT: 0  SReg: 0  BRam: 0  DSP:  0 
Configuration: opt_design directive  ExploreSequentialArea  place_design directive  WLDrivenBlockPlacement  phys_opt_design  fanout_opt  off   placement_opt  on   critical_cell_opt  on   retime  off   rewire  on   critical_pin_opt  off   route_design directive  HigherDelayCost  Timingcst 20.0 WNS:  -10000 RT: 0.0351819992065 SLUT: 0  SReg: 0  BRam: 0  DSP:  0 
Configuration: opt_design directive  Default  place_design directive  Explore  phys_opt_design  fanout_opt  on   placement_opt  on   critical_cell_opt  on   retime  off   rewire  off   critical_pin_opt  on   route_design directive  Default  Timingcst 20.0 WNS:  -10000 RT: 0.0316770076752 SLUT: 0  SReg: 0  BRam: 0  DSP:  0 
Configuration: opt_design directive  Default  place_design directive  AltSpreadLogic_medium  phys_opt_design  fanout_opt  on   placement_opt  on   critical_cell_opt  off   retime  on   rewire  off   critical_pin_opt  on   route_design directive  Default  Timingcst 20.0 WNS:  -10000 RT: 0.0587770938873 SLUT: 0  SReg: 0  BRam: 0  DSP:  0 
Configuration: opt_design directive  ExploreArea  place_design directive  SSI_SpreadLogic_low  phys_opt_design  fanout_opt  on   placement_opt  on   critical_cell_opt  off   retime  on   rewire  off   critical_pin_opt  on   route_design directive  HigherDelayCost  Timingcst 20.0 WNS:  -10000 RT: 0.0333240032196 SLUT: 0  SReg: 0  BRam: 0  DSP:  0 
Configuration: opt_design directive  AddRemap  place_design directive  SSI_SpreadLogic_high  phys_opt_design  fanout_opt  off   placement_opt  on   critical_cell_opt  off   retime  on   rewire  off   critical_pin_opt  on   route_design directive  Default  Timingcst 20.0 WNS:  -10000 RT: 0.0412561893463 SLUT: 0  SReg: 0  BRam: 0  DSP:  0 
Configuration: opt_design directive  Explore  place_design directive  SSI_SpreadLogic_high  phys_opt_design  fanout_opt  off   placement_opt  on   critical_cell_opt  off   retime  on   rewire  off   critical_pin_opt  on   route_design directive  Default  Timingcst 20.0 WNS:  -10000 RT: 0.0360579490662 SLUT: 0  SReg: 0  BRam: 0  DSP:  0 
Configuration: opt_design directive  Explore  place_design directive  ExtraNetDelay_medium  phys_opt_design  fanout_opt  off   placement_opt  on   critical_cell_opt  off   retime  on   rewire  on   critical_pin_opt  off   route_design directive  Explore  Timingcst 20.0 WNS:  -10000 RT: 0.0310671329498 SLUT: 0  SReg: 0  BRam: 0  DSP:  0 
Configuration: opt_design directive  Default  place_design directive  ExtraNetDelay_low  phys_opt_design  fanout_opt  on   placement_opt  off   critical_cell_opt  on   retime  on   rewire  on   critical_pin_opt  on   route_design directive  HigherDelayCost  Timingcst 20.0 WNS:  -10000 RT: 0.0437750816345 SLUT: 0  SReg: 0  BRam: 0  DSP:  0 
Configuration: opt_design directive  ExploreArea  place_design directive  SSI_SpreadLogic_high  phys_opt_design  fanout_opt  off   placement_opt  on   critical_cell_opt  off   retime  off   rewire  off   critical_pin_opt  on   route_design directive  Default  Timingcst 20.0 WNS:  -10000 RT: 0.0323009490967 SLUT: 0  SReg: 0  BRam: 0  DSP:  0 
Configuration: opt_design directive  ExploreArea  place_design directive  SSI_SpreadLogic_high  phys_opt_design  fanout_opt  off   placement_opt  off   critical_cell_opt  on   retime  on   rewire  off   critical_pin_opt  on   route_design directive  Explore  Timingcst 20.0 WNS:  -10000 RT: 0.0347340106964 SLUT: 0  SReg: 0  BRam: 0  DSP:  0 
Configuration: opt_design directive  Default  place_design directive  LateBlockPlacement  phys_opt_design  fanout_opt  on   placement_opt  on   critical_cell_opt  off   retime  on   rewire  on   critical_pin_opt  off   route_design directive  HigherDelayCost  Timingcst 20.0 WNS:  -10000 RT: 0.134476900101 SLUT: 0  SReg: 0  BRam: 0  DSP:  0 
Configuration: opt_design directive  AddRemap  place_design directive  ExtraNetDelay_high  phys_opt_design  fanout_opt  on   placement_opt  on   critical_cell_opt  on   retime  off   rewire  off   critical_pin_opt  off   route_design directive  HigherDelayCost  Timingcst 20.0 WNS:  -10000 RT: 0.0398759841919 SLUT: 0  SReg: 0  BRam: 0  DSP:  0 
Configuration: opt_design directive  Default  place_design directive  LateBlockPlacement  phys_opt_design  fanout_opt  on   placement_opt  on   critical_cell_opt  off   retime  on   rewire  on   critical_pin_opt  off   route_design directive  Default  Timingcst 20.0 WNS:  -10000 RT: 0.0323131084442 SLUT: 0  SReg: 0  BRam: 0  DSP:  0 
Configuration: opt_design directive  ExploreSequentialArea  place_design directive  ExtraNetDelay_medium  phys_opt_design  fanout_opt  off   placement_opt  off   critical_cell_opt  off   retime  off   rewire  off   critical_pin_opt  on   route_design directive  HigherDelayCost  Timingcst 20.0 WNS:  -10000 RT: 0.0314409732819 SLUT: 0  SReg: 0  BRam: 0  DSP:  0 
Configuration: opt_design directive  Default  place_design directive  LateBlockPlacement  phys_opt_design  fanout_opt  on   placement_opt  on   critical_cell_opt  off   retime  on   rewire  on   critical_pin_opt  off   route_design directive  Explore  Timingcst 20.0 WNS:  -10000 RT: 0.031044960022 SLUT: 0  SReg: 0  BRam: 0  DSP:  0 
Configuration: opt_design directive  Default  place_design directive  Default  phys_opt_design  fanout_opt  on   placement_opt  on   critical_cell_opt  off   retime  on   rewire  on   critical_pin_opt  off   route_design directive  Explore  Timingcst 20.0 WNS:  -10000 RT: 0.0347011089325 SLUT: 0  SReg: 0  BRam: 0  DSP:  0 
Configuration: opt_design directive  AddRemap  place_design directive  ExtraNetDelay_high  phys_opt_design  fanout_opt  on   placement_opt  off   critical_cell_opt  on   retime  off   rewire  on   critical_pin_opt  on   route_design directive  Default  Timingcst 20.0 WNS:  -10000 RT: 0.0388760566711 SLUT: 0  SReg: 0  BRam: 0  DSP:  0 
Configuration: opt_design directive  AddRemap  place_design directive  ExtraNetDelay_high  phys_opt_design  fanout_opt  on   placement_opt  off   critical_cell_opt  on   retime  off   rewire  on   critical_pin_opt  on   route_design directive  Default  Timingcst 20.0 WNS:  -10000 RT: 0.0355138778687 SLUT: 0  SReg: 0  BRam: 0  DSP:  0 
Configuration: opt_design directive  Explore  place_design directive  ExtraNetDelay_high  phys_opt_design  fanout_opt  off   placement_opt  off   critical_cell_opt  on   retime  on   rewire  on   critical_pin_opt  off   route_design directive  HigherDelayCost  Timingcst 20.0 WNS:  -10000 RT: 0.0352869033813 SLUT: 0  SReg: 0  BRam: 0  DSP:  0 
Configuration: opt_design directive  Explore  place_design directive  ExtraNetDelay_high  phys_opt_design  fanout_opt  on   placement_opt  off   critical_cell_opt  on   retime  off   rewire  on   critical_pin_opt  on   route_design directive  Default  Timingcst 20.0 WNS:  -10000 RT: 0.0370428562164 SLUT: 0  SReg: 0  BRam: 0  DSP:  0 
Configuration: opt_design directive  Default  place_design directive  AltSpreadLogic_low  phys_opt_design  fanout_opt  off   placement_opt  off   critical_cell_opt  off   retime  on   rewire  on   critical_pin_opt  on   route_design directive  HigherDelayCost  Timingcst 20.0 WNS:  -10000 RT: 0.0328578948975 SLUT: 0  SReg: 0  BRam: 0  DSP:  0 
Configuration: opt_design directive  ExploreArea  place_design directive  AltSpreadLogic_medium  phys_opt_design  fanout_opt  on   placement_opt  off   critical_cell_opt  off   retime  on   rewire  off   critical_pin_opt  off   route_design directive  Explore  Timingcst 20.0 WNS:  -10000 RT: 0.0315039157867 SLUT: 0  SReg: 0  BRam: 0  DSP:  0 
Configuration: opt_design directive  Explore  place_design directive  LateBlockPlacement  phys_opt_design  fanout_opt  off   placement_opt  off   critical_cell_opt  on   retime  on   rewire  on   critical_pin_opt  on   route_design directive  Explore  Timingcst 20.0 WNS:  -10000 RT: 0.0708699226379 SLUT: 0  SReg: 0  BRam: 0  DSP:  0 
Configuration: opt_design directive  Explore  place_design directive  LateBlockPlacement  phys_opt_design  fanout_opt  off   placement_opt  on   critical_cell_opt  off   retime  on   rewire  on   critical_pin_opt  on   route_design directive  Explore  Timingcst 20.0 WNS:  -10000 RT: 0.0328052043915 SLUT: 0  SReg: 0  BRam: 0  DSP:  0 
Configuration: opt_design directive  Default  place_design directive  AltSpreadLogic_low  phys_opt_design  fanout_opt  off   placement_opt  on   critical_cell_opt  off   retime  on   rewire  off   critical_pin_opt  on   route_design directive  Explore  Timingcst 20.0 WNS:  -10000 RT: 0.162879943848 SLUT: 0  SReg: 0  BRam: 0  DSP:  0 
Configuration: opt_design directive  Explore  place_design directive  ExtraTimingOpt  phys_opt_design  fanout_opt  on   placement_opt  off   critical_cell_opt  on   retime  off   rewire  on   critical_pin_opt  on   route_design directive  Explore  Timingcst 20.0 WNS:  -10000 RT: 0.0365960597992 SLUT: 0  SReg: 0  BRam: 0  DSP:  0 
Configuration: opt_design directive  Explore  place_design directive  LateBlockPlacement  phys_opt_design  fanout_opt  off   placement_opt  off   critical_cell_opt  on   retime  on   rewire  on   critical_pin_opt  on   route_design directive  Explore  Timingcst 20.0 WNS:  -10000 RT: 0.0362241268158 SLUT: 0  SReg: 0  BRam: 0  DSP:  0 
Configuration: opt_design directive  AddRemap  place_design directive  SSI_SpreadLogic_high  phys_opt_design  fanout_opt  off   placement_opt  off   critical_cell_opt  on   retime  on   rewire  on   critical_pin_opt  on   route_design directive  Explore  Timingcst 20.0 WNS:  -10000 RT: 0.0372371673584 SLUT: 0  SReg: 0  BRam: 0  DSP:  0 
Configuration: opt_design directive  AddRemap  place_design directive  AltSpreadLogic_low  phys_opt_design  fanout_opt  on   placement_opt  on   critical_cell_opt  off   retime  on   rewire  on   critical_pin_opt  off   route_design directive  Default  Timingcst 20.0 WNS:  -10000 RT: 14.0129389763 SLUT: 0  SReg: 0  BRam: 0  DSP:  0 
