v 4
file . "shift_register.vhdl" "20cd7efaaefee3549d7146df31b7280536bb87c8" "20231227105806.949":
  entity shift_register at 1( 0) + 0 on 17;
  architecture behave of shift_register at 15( 253) + 0 on 18;
