0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sim_1/new/tb_dht11_Controller.v,1721715358,verilog,,,,tb_dht11_Controller,,,,,,,,
C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sim_1/new/tb_register_8bit_Nbit_n.v,1721093728,verilog,,C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sim_1/new/tb_dht11_Controller.v,,tb_register_8bit_Nbit_n,,,,,,,,
C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sim_1/new/tb_shift_register_PISO_Nbit_n.v,1721092749,verilog,,C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sim_1/new/tb_register_8bit_Nbit_n.v,,tb_shift_register_PISO_Nbit_n,,,,,,,,
C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sim_1/new/tb_shift_register_SIPO_Nbit_n.v,1721086996,verilog,,C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sim_1/new/tb_shift_register_PISO_Nbit_n.v,,tb_shift_register_SIPO_Nbit_n,,,,,,,,
C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sim_1/new/tb_shift_register_SISO_Nbit_n.v,1721019948,verilog,,C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sim_1/new/tb_shift_register_SIPO_Nbit_n.v,,tb_shift_register_SISO_Nbit_n,,,,,,,,
C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.v,1722565764,verilog,,C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sources_1/ip/xadc_wiz_1/xadc_wiz_1.v,,xadc_wiz_0,,,,,,,,
C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sources_1/ip/xadc_wiz_1/xadc_wiz_1.v,1723423043,verilog,,C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sim_1/new/tb_shift_register_SISO_Nbit_n.v,,xadc_wiz_1,,,,,,,,
C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sources_1/new/02_Sequencial_Logic.v,1721962144,verilog,,C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sources_1/new/clock_Library.v,,BCD_Up_Down_p;D_FF_negativeEdge;D_FF_positiveEdge;DownCounter_4bit_async;Down_Counter_n;Down_Counter_p;L_shift_register_SISO_Nbit_n;R_shift_register_SISO_Nbit_n;SRAM_8bit_1024;T_FF_negative;T_FF_positive;UP_Counter_n;UP_Counter_p;UpCounter_4bit_async;bcd_downcounter;bcd_upcounter;edge_dectector_clk_neg;edge_dectector_n;edge_dectector_p;register_8bit_Nbit_n;register_8bit_n;ring_counter;ring_counter_3bit;ring_counter_shift;shift_register_PISO_Nbit_n;shift_register_PISO_n;shift_register_SIPO_Nbit_n;shift_register_SIPO_n;shift_register_SISO_n;up_down_counter_p,,,,,,,,
C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sources_1/new/Controller.v,1724310623,verilog,,C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.v,,Echo_Controller;Echo_Controller_DownSlack;I2C_LCD_send_byte;I2C_Master;PWM_100s_128step;PWM_100s_step;PWM_100step;PWM_Nstep_freq;button_Controller;dht11_Controller;fnd_controller;key_pad_controller;keypad_Controller_FSM,,,,,,,,
C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sources_1/new/clock_Library.v,1722224200,verilog,,C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sources_1/new/test_top.v,,Downcounter_BCD_60;Loadable_Down_counter_BCD_60;Loadable_counter_BCD_60;SR04_div_58;clock_div_100;clock_div_1000;clock_div_10_cc;clock_div_60;counter_BCD_100_clear;counter_BCD_60;counter_BCD_60_Clear,,,,,,,,
C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sources_1/new/exam01_combinational_Logic.v,1721966177,verilog,,C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sources_1/new/02_Sequencial_Logic.v,,AND_Gate;DEMUX_1in4;FA_4bits_dataFlow;FA_4bits_structural;FA_8bits_Df;FA_AddSub_4bit_DataFlow;FA_Add_Sub;Full_adder_DataFlow;Full_adder_behavioral;Full_adder_structural;Half_adder_behavioral;Half_adder_dataflow;Half_adder_structural;MUX_2in1;MUX_4in1;MUX_8in1;bin_to_dec;comperator;comperator_df;comperator_n_bits_behavior;comperator_n_bits_test;decoder_2X4;decoder_2X4_dataFlow;decoder_7seg;demux_1to4;encoder_4X2;encoder_4X2_dataflow;mux_demux_test,,,,,,,,
C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sources_1/new/test_top.v,1724311267,verilog,,C:/Users/minkyu/Documents/GitHub/SOC_Design_VerilogPractice/Basys3_SOC/Basys3_SOC.srcs/sources_1/new/Controller.v,,DC_Motor_PWM_top;I2C_Master_top;I2C_txtLCD_top;Loadable_watch_Project;Loadable_watch_top;Watch_pj_top;adc_ch6_top;adc_sequence2_top;board_test_top;cook_timer_Project;cook_timer_top;dht11_test_top;echo_test_top;fnd_test_top;keypad_test_top;pwm_LED;ring_counter_LED;ring_counter_fnd;sec_stopwatch;sec_stopwatch_Project;servo_PWM_top;stop_watch_top_clear;watch_top,,,,,,,,
