<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head>
<meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1"/>
<meta name="keywords" content="LLVM,Low Level Virtual Machine,C++,doxygen,API,documentation"/>
<meta name="description" content="C++ source code API documentation for LLVM."/>
<title>LLVM: llvm::MachineRegisterInfo Class Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head><body>
<p class="title">LLVM API Documentation</p>
<!-- Generated by Doxygen 1.8.6 -->
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacellvm.html">llvm</a></li><li class="navelem"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#pub-types">Public Types</a> &#124;
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-static-methods">Static Public Member Functions</a> &#124;
<a href="#friends">Friends</a> &#124;
<a href="classllvm_1_1MachineRegisterInfo-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">llvm::MachineRegisterInfo Class Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">defusechain_iterator</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo_1_1Delegate.html">Delegate</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-types"></a>
Public Types</h2></td></tr>
<tr class="memitem:a28e38d1205413931f2c42e2dec7caafb"><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">defusechain_iterator</a><br class="typebreak"/>
&lt; <a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>, <a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>, <a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>, <a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>, <br class="typebreak"/>
<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>, <a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a28e38d1205413931f2c42e2dec7caafb">reg_iterator</a></td></tr>
<tr class="separator:a28e38d1205413931f2c42e2dec7caafb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfd82fed0bfd64acef3dacfcb9bed147"><td class="memItemLeft" align="right" valign="top">typedef <br class="typebreak"/>
<a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a><br class="typebreak"/>
&lt; <a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>, <a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>, <a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>, <a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>, <br class="typebreak"/>
<a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>, <a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#acfd82fed0bfd64acef3dacfcb9bed147">reg_instr_iterator</a></td></tr>
<tr class="separator:acfd82fed0bfd64acef3dacfcb9bed147"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a285e3b676f381da995269d05cbf6b4aa"><td class="memItemLeft" align="right" valign="top">typedef <br class="typebreak"/>
<a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a><br class="typebreak"/>
&lt; <a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>, <a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>, <a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>, <a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>, <br class="typebreak"/>
<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>, <a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a285e3b676f381da995269d05cbf6b4aa">reg_bundle_iterator</a></td></tr>
<tr class="separator:a285e3b676f381da995269d05cbf6b4aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4117eefba8533b8dfdf642f35aec787"><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">defusechain_iterator</a><br class="typebreak"/>
&lt; <a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>, <a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>, <a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>, <a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>, <br class="typebreak"/>
<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>, <a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ab4117eefba8533b8dfdf642f35aec787">reg_nodbg_iterator</a></td></tr>
<tr class="separator:ab4117eefba8533b8dfdf642f35aec787"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2284f8da6a5a1880a11a271a3531fd11"><td class="memItemLeft" align="right" valign="top">typedef <br class="typebreak"/>
<a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a><br class="typebreak"/>
&lt; <a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>, <a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>, <a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>, <a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>, <br class="typebreak"/>
<a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>, <a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a2284f8da6a5a1880a11a271a3531fd11">reg_instr_nodbg_iterator</a></td></tr>
<tr class="separator:a2284f8da6a5a1880a11a271a3531fd11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88d5a97aa1a3b1dfe45beb6d309549c0"><td class="memItemLeft" align="right" valign="top">typedef <br class="typebreak"/>
<a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a><br class="typebreak"/>
&lt; <a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>, <a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>, <a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>, <a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>, <br class="typebreak"/>
<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>, <a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a88d5a97aa1a3b1dfe45beb6d309549c0">reg_bundle_nodbg_iterator</a></td></tr>
<tr class="separator:a88d5a97aa1a3b1dfe45beb6d309549c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2bcdee9013cf2ec4dd7ad9fb0005220c"><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">defusechain_iterator</a><br class="typebreak"/>
&lt; <a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>, <a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>, <a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>, <a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>, <br class="typebreak"/>
<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>, <a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a2bcdee9013cf2ec4dd7ad9fb0005220c">def_iterator</a></td></tr>
<tr class="memdesc:a2bcdee9013cf2ec4dd7ad9fb0005220c"><td class="mdescLeft">&#160;</td><td class="mdescRight">def_iterator/def_begin/def_end - Walk all defs of the specified register.  <a href="#a2bcdee9013cf2ec4dd7ad9fb0005220c">More...</a><br/></td></tr>
<tr class="separator:a2bcdee9013cf2ec4dd7ad9fb0005220c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95e4156df9cad83c4a8d6fb761bab8d7"><td class="memItemLeft" align="right" valign="top">typedef <br class="typebreak"/>
<a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a><br class="typebreak"/>
&lt; <a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>, <a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>, <a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>, <a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>, <br class="typebreak"/>
<a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>, <a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a95e4156df9cad83c4a8d6fb761bab8d7">def_instr_iterator</a></td></tr>
<tr class="separator:a95e4156df9cad83c4a8d6fb761bab8d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae42c580d6ba4565cbc7f74cc799f24b9"><td class="memItemLeft" align="right" valign="top">typedef <br class="typebreak"/>
<a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a><br class="typebreak"/>
&lt; <a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>, <a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>, <a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>, <a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>, <br class="typebreak"/>
<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>, <a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ae42c580d6ba4565cbc7f74cc799f24b9">def_bundle_iterator</a></td></tr>
<tr class="separator:ae42c580d6ba4565cbc7f74cc799f24b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7708cae9acd5d31606e279e7e4f55350"><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">defusechain_iterator</a><br class="typebreak"/>
&lt; <a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>, <a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>, <a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>, <a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>, <br class="typebreak"/>
<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>, <a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a7708cae9acd5d31606e279e7e4f55350">use_iterator</a></td></tr>
<tr class="memdesc:a7708cae9acd5d31606e279e7e4f55350"><td class="mdescLeft">&#160;</td><td class="mdescRight">use_iterator/use_begin/use_end - Walk all uses of the specified register.  <a href="#a7708cae9acd5d31606e279e7e4f55350">More...</a><br/></td></tr>
<tr class="separator:a7708cae9acd5d31606e279e7e4f55350"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afcd4104f2564c9c51658e97b3cbdd559"><td class="memItemLeft" align="right" valign="top">typedef <br class="typebreak"/>
<a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a><br class="typebreak"/>
&lt; <a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>, <a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>, <a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>, <a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>, <br class="typebreak"/>
<a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>, <a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#afcd4104f2564c9c51658e97b3cbdd559">use_instr_iterator</a></td></tr>
<tr class="separator:afcd4104f2564c9c51658e97b3cbdd559"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af886b53642af05705b4739a09c0df060"><td class="memItemLeft" align="right" valign="top">typedef <br class="typebreak"/>
<a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a><br class="typebreak"/>
&lt; <a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>, <a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>, <a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>, <a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>, <br class="typebreak"/>
<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>, <a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#af886b53642af05705b4739a09c0df060">use_bundle_iterator</a></td></tr>
<tr class="separator:af886b53642af05705b4739a09c0df060"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a103d3a425ed7310ef95852986e0c53c0"><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">defusechain_iterator</a><br class="typebreak"/>
&lt; <a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>, <a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>, <a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>, <a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>, <br class="typebreak"/>
<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>, <a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a103d3a425ed7310ef95852986e0c53c0">use_nodbg_iterator</a></td></tr>
<tr class="separator:a103d3a425ed7310ef95852986e0c53c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f160390506f68f58660551f28d47b04"><td class="memItemLeft" align="right" valign="top">typedef <br class="typebreak"/>
<a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a><br class="typebreak"/>
&lt; <a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>, <a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>, <a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>, <a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>, <br class="typebreak"/>
<a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>, <a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a9f160390506f68f58660551f28d47b04">use_instr_nodbg_iterator</a></td></tr>
<tr class="separator:a9f160390506f68f58660551f28d47b04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b694a43b928e7332b7381abb258bdc4"><td class="memItemLeft" align="right" valign="top">typedef <br class="typebreak"/>
<a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a><br class="typebreak"/>
&lt; <a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>, <a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>, <a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>, <a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>, <br class="typebreak"/>
<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>, <a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a9b694a43b928e7332b7381abb258bdc4">use_bundle_nodbg_iterator</a></td></tr>
<tr class="separator:a9b694a43b928e7332b7381abb258bdc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80b58d5afb19164c6199077bf8f8ea1a"><td class="memItemLeft" align="right" valign="top">typedef std::vector&lt; std::pair<br class="typebreak"/>
&lt; <a class="el" href="classunsigned.html">unsigned</a>, <a class="el" href="classunsigned.html">unsigned</a> &gt;<br class="typebreak"/>
 &gt;::const_iterator&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a80b58d5afb19164c6199077bf8f8ea1a">livein_iterator</a></td></tr>
<tr class="separator:a80b58d5afb19164c6199077bf8f8ea1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:aed60014d5621b70d033d7d7fc60e3492"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#aed60014d5621b70d033d7d7fc60e3492">MachineRegisterInfo</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF)</td></tr>
<tr class="separator:aed60014d5621b70d033d7d7fc60e3492"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2356140507d825b629c3866b8c75b3ab"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a2356140507d825b629c3866b8c75b3ab">getTargetRegisterInfo</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:a2356140507d825b629c3866b8c75b3ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6208e23829aa84a5e95a1034c68c2fd6"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a6208e23829aa84a5e95a1034c68c2fd6">resetDelegate</a> (<a class="el" href="classllvm_1_1MachineRegisterInfo_1_1Delegate.html">Delegate</a> *delegate)</td></tr>
<tr class="separator:a6208e23829aa84a5e95a1034c68c2fd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d788d22cfaad654abf383f817e12add"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a8d788d22cfaad654abf383f817e12add">setDelegate</a> (<a class="el" href="classllvm_1_1MachineRegisterInfo_1_1Delegate.html">Delegate</a> *delegate)</td></tr>
<tr class="separator:a8d788d22cfaad654abf383f817e12add"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a506447dd6402590e58fe1492fa824c01"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a506447dd6402590e58fe1492fa824c01">isSSA</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:a506447dd6402590e58fe1492fa824c01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a035f850aa2492716906dbb0610e98c90"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a035f850aa2492716906dbb0610e98c90">leaveSSA</a> ()</td></tr>
<tr class="separator:a035f850aa2492716906dbb0610e98c90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab02e22a5eb05431890303cdeb8d0479"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#aab02e22a5eb05431890303cdeb8d0479">tracksLiveness</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:aab02e22a5eb05431890303cdeb8d0479"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a721b3ae1a20e295cc4f1143958ad3884"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a721b3ae1a20e295cc4f1143958ad3884">invalidateLiveness</a> ()</td></tr>
<tr class="separator:a721b3ae1a20e295cc4f1143958ad3884"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ca5638635e2993d1a6a802100bbdd08"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a9ca5638635e2993d1a6a802100bbdd08">tracksSubRegLiveness</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:a9ca5638635e2993d1a6a802100bbdd08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae81296d1e0d4ba009c2764371eb68742"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ae81296d1e0d4ba009c2764371eb68742">enableSubRegLiveness</a> (<a class="el" href="classbool.html">bool</a> Enable=<a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>)</td></tr>
<tr class="separator:ae81296d1e0d4ba009c2764371eb68742"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7f7e5eb5b55add81ed8fe39ac83b9c2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#af7f7e5eb5b55add81ed8fe39ac83b9c2">addRegOperandToUseList</a> (<a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *MO)</td></tr>
<tr class="memdesc:af7f7e5eb5b55add81ed8fe39ac83b9c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Add MO to the linked list of operands for its register.  <a href="#af7f7e5eb5b55add81ed8fe39ac83b9c2">More...</a><br/></td></tr>
<tr class="separator:af7f7e5eb5b55add81ed8fe39ac83b9c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea6bca2d194dea4aa5634cf5c394ebdc"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#aea6bca2d194dea4aa5634cf5c394ebdc">removeRegOperandFromUseList</a> (<a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *MO)</td></tr>
<tr class="memdesc:aea6bca2d194dea4aa5634cf5c394ebdc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Remove MO from its use-def list.  <a href="#aea6bca2d194dea4aa5634cf5c394ebdc">More...</a><br/></td></tr>
<tr class="separator:aea6bca2d194dea4aa5634cf5c394ebdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a557ce2bfb3c946e43d65d750b2537987"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a557ce2bfb3c946e43d65d750b2537987">moveOperands</a> (<a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *Dst, <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *Src, <a class="el" href="classunsigned.html">unsigned</a> NumOps)</td></tr>
<tr class="separator:a557ce2bfb3c946e43d65d750b2537987"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa56d6df38730dbdfc54792b291b05254"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#aa56d6df38730dbdfc54792b291b05254">verifyUseList</a> (<a class="el" href="classunsigned.html">unsigned</a> Reg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="memdesc:aa56d6df38730dbdfc54792b291b05254"><td class="mdescLeft">&#160;</td><td class="mdescRight">Verify the sanity of the use list for Reg.  <a href="#aa56d6df38730dbdfc54792b291b05254">More...</a><br/></td></tr>
<tr class="separator:aa56d6df38730dbdfc54792b291b05254"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aedd372555283b71cb5be32c4fcb68921"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#aedd372555283b71cb5be32c4fcb68921">verifyUseLists</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="memdesc:aedd372555283b71cb5be32c4fcb68921"><td class="mdescLeft">&#160;</td><td class="mdescRight">Verify the use list of all registers.  <a href="#aedd372555283b71cb5be32c4fcb68921">More...</a><br/></td></tr>
<tr class="separator:aedd372555283b71cb5be32c4fcb68921"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfeaea4e5c82dea47ff9aa1f8367104c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a28e38d1205413931f2c42e2dec7caafb">reg_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#adfeaea4e5c82dea47ff9aa1f8367104c">reg_begin</a> (<a class="el" href="classunsigned.html">unsigned</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:adfeaea4e5c82dea47ff9aa1f8367104c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a390895edd6f21cf4138dcb8d0ffa7895"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a28e38d1205413931f2c42e2dec7caafb">reg_iterator</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a390895edd6f21cf4138dcb8d0ffa7895">reg_operands</a> (<a class="el" href="classunsigned.html">unsigned</a> Reg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:a390895edd6f21cf4138dcb8d0ffa7895"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6edbec96fae61bd020d36bcbf5aa1bb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#acfd82fed0bfd64acef3dacfcb9bed147">reg_instr_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#aa6edbec96fae61bd020d36bcbf5aa1bb">reg_instr_begin</a> (<a class="el" href="classunsigned.html">unsigned</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:aa6edbec96fae61bd020d36bcbf5aa1bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fe0f62aad4e0fe8505e59d160ecfb77"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a><br class="typebreak"/>
&lt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#acfd82fed0bfd64acef3dacfcb9bed147">reg_instr_iterator</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a6fe0f62aad4e0fe8505e59d160ecfb77">reg_instructions</a> (<a class="el" href="classunsigned.html">unsigned</a> Reg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:a6fe0f62aad4e0fe8505e59d160ecfb77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7fec3bc29d4eb6c1a55729585662e13"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a285e3b676f381da995269d05cbf6b4aa">reg_bundle_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ae7fec3bc29d4eb6c1a55729585662e13">reg_bundle_begin</a> (<a class="el" href="classunsigned.html">unsigned</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:ae7fec3bc29d4eb6c1a55729585662e13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aefd6234203063482cc4a1e605d43944d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a><br class="typebreak"/>
&lt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a285e3b676f381da995269d05cbf6b4aa">reg_bundle_iterator</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#aefd6234203063482cc4a1e605d43944d">reg_bundles</a> (<a class="el" href="classunsigned.html">unsigned</a> Reg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:aefd6234203063482cc4a1e605d43944d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9164d2a330b1f92627fd5fc66fb00af"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ad9164d2a330b1f92627fd5fc66fb00af">reg_empty</a> (<a class="el" href="classunsigned.html">unsigned</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:ad9164d2a330b1f92627fd5fc66fb00af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ccf3c33d602c228a2d76b31c732628d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ab4117eefba8533b8dfdf642f35aec787">reg_nodbg_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a5ccf3c33d602c228a2d76b31c732628d">reg_nodbg_begin</a> (<a class="el" href="classunsigned.html">unsigned</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:a5ccf3c33d602c228a2d76b31c732628d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8592976b8784e984c597e1ba2f24d78"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a><br class="typebreak"/>
&lt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#ab4117eefba8533b8dfdf642f35aec787">reg_nodbg_iterator</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#af8592976b8784e984c597e1ba2f24d78">reg_nodbg_operands</a> (<a class="el" href="classunsigned.html">unsigned</a> Reg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:af8592976b8784e984c597e1ba2f24d78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af03f99b905030a0d2ed2b731345308dc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a2284f8da6a5a1880a11a271a3531fd11">reg_instr_nodbg_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#af03f99b905030a0d2ed2b731345308dc">reg_instr_nodbg_begin</a> (<a class="el" href="classunsigned.html">unsigned</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:af03f99b905030a0d2ed2b731345308dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4d74145bff4e6032e418d960ff36aff"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a><br class="typebreak"/>
&lt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a2284f8da6a5a1880a11a271a3531fd11">reg_instr_nodbg_iterator</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ad4d74145bff4e6032e418d960ff36aff">reg_nodbg_instructions</a> (<a class="el" href="classunsigned.html">unsigned</a> Reg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:ad4d74145bff4e6032e418d960ff36aff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9ce423361f6d455d7488666c9cb2b35"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a88d5a97aa1a3b1dfe45beb6d309549c0">reg_bundle_nodbg_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#af9ce423361f6d455d7488666c9cb2b35">reg_bundle_nodbg_begin</a> (<a class="el" href="classunsigned.html">unsigned</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:af9ce423361f6d455d7488666c9cb2b35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37f1637f079360f30f52f729c6e9be58"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a><br class="typebreak"/>
&lt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a88d5a97aa1a3b1dfe45beb6d309549c0">reg_bundle_nodbg_iterator</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a37f1637f079360f30f52f729c6e9be58">reg_nodbg_bundles</a> (<a class="el" href="classunsigned.html">unsigned</a> Reg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:a37f1637f079360f30f52f729c6e9be58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab81d87ea1face18fab38091303d87d2a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ab81d87ea1face18fab38091303d87d2a">reg_nodbg_empty</a> (<a class="el" href="classunsigned.html">unsigned</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:ab81d87ea1face18fab38091303d87d2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66efe5c5561969cd4506c421daaf9bf3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a2bcdee9013cf2ec4dd7ad9fb0005220c">def_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a66efe5c5561969cd4506c421daaf9bf3">def_begin</a> (<a class="el" href="classunsigned.html">unsigned</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:a66efe5c5561969cd4506c421daaf9bf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54e49115842b336626727a9a84276d88"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a2bcdee9013cf2ec4dd7ad9fb0005220c">def_iterator</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a54e49115842b336626727a9a84276d88">def_operands</a> (<a class="el" href="classunsigned.html">unsigned</a> Reg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:a54e49115842b336626727a9a84276d88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0621a1959ffa120d8825420a988b6f0c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a95e4156df9cad83c4a8d6fb761bab8d7">def_instr_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a0621a1959ffa120d8825420a988b6f0c">def_instr_begin</a> (<a class="el" href="classunsigned.html">unsigned</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:a0621a1959ffa120d8825420a988b6f0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a716d3ac577857a2ab0d1dd1e010273e9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a><br class="typebreak"/>
&lt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a95e4156df9cad83c4a8d6fb761bab8d7">def_instr_iterator</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a716d3ac577857a2ab0d1dd1e010273e9">def_instructions</a> (<a class="el" href="classunsigned.html">unsigned</a> Reg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:a716d3ac577857a2ab0d1dd1e010273e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1714f68bb778e65e447b8e88166fa071"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ae42c580d6ba4565cbc7f74cc799f24b9">def_bundle_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a1714f68bb778e65e447b8e88166fa071">def_bundle_begin</a> (<a class="el" href="classunsigned.html">unsigned</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:a1714f68bb778e65e447b8e88166fa071"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2895425ea12b3cd3554ad7d5408e00c7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a><br class="typebreak"/>
&lt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#ae42c580d6ba4565cbc7f74cc799f24b9">def_bundle_iterator</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a2895425ea12b3cd3554ad7d5408e00c7">def_bundles</a> (<a class="el" href="classunsigned.html">unsigned</a> Reg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:a2895425ea12b3cd3554ad7d5408e00c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afef4b73d23e882692f002b5e85f1edcb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#afef4b73d23e882692f002b5e85f1edcb">def_empty</a> (<a class="el" href="classunsigned.html">unsigned</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:afef4b73d23e882692f002b5e85f1edcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adac1aac8509b299918a6cae29ead3cdb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#adac1aac8509b299918a6cae29ead3cdb">hasOneDef</a> (<a class="el" href="classunsigned.html">unsigned</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:adac1aac8509b299918a6cae29ead3cdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f9819f230628888e3e68de292ecd602"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a7708cae9acd5d31606e279e7e4f55350">use_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a2f9819f230628888e3e68de292ecd602">use_begin</a> (<a class="el" href="classunsigned.html">unsigned</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:a2f9819f230628888e3e68de292ecd602"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6f5c7fed970916c79dc0933018582ce"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a7708cae9acd5d31606e279e7e4f55350">use_iterator</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ab6f5c7fed970916c79dc0933018582ce">use_operands</a> (<a class="el" href="classunsigned.html">unsigned</a> Reg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:ab6f5c7fed970916c79dc0933018582ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac27bb82372cb5944e239f3dd6ec56b2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#afcd4104f2564c9c51658e97b3cbdd559">use_instr_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#aac27bb82372cb5944e239f3dd6ec56b2">use_instr_begin</a> (<a class="el" href="classunsigned.html">unsigned</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:aac27bb82372cb5944e239f3dd6ec56b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb154b8d6f8482a2673bf5c2b848c9a9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a><br class="typebreak"/>
&lt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#afcd4104f2564c9c51658e97b3cbdd559">use_instr_iterator</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#abb154b8d6f8482a2673bf5c2b848c9a9">use_instructions</a> (<a class="el" href="classunsigned.html">unsigned</a> Reg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:abb154b8d6f8482a2673bf5c2b848c9a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ef09dce53fd9b98c2d4b6da1b0c3f55"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#af886b53642af05705b4739a09c0df060">use_bundle_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a1ef09dce53fd9b98c2d4b6da1b0c3f55">use_bundle_begin</a> (<a class="el" href="classunsigned.html">unsigned</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:a1ef09dce53fd9b98c2d4b6da1b0c3f55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6185450abe7ac4e551006abfbe6b6898"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a><br class="typebreak"/>
&lt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#af886b53642af05705b4739a09c0df060">use_bundle_iterator</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a6185450abe7ac4e551006abfbe6b6898">use_bundles</a> (<a class="el" href="classunsigned.html">unsigned</a> Reg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:a6185450abe7ac4e551006abfbe6b6898"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0be07e313486cf812c3bab6cfc1da620"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a0be07e313486cf812c3bab6cfc1da620">use_empty</a> (<a class="el" href="classunsigned.html">unsigned</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:a0be07e313486cf812c3bab6cfc1da620"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b43b880d693311e4375195ab5a95596"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a8b43b880d693311e4375195ab5a95596">hasOneUse</a> (<a class="el" href="classunsigned.html">unsigned</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:a8b43b880d693311e4375195ab5a95596"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad684f050965249161650dcdf5a58fa4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a103d3a425ed7310ef95852986e0c53c0">use_nodbg_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#aad684f050965249161650dcdf5a58fa4">use_nodbg_begin</a> (<a class="el" href="classunsigned.html">unsigned</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:aad684f050965249161650dcdf5a58fa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad76c4246449fce2d0a2e8d49c931bc4d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a><br class="typebreak"/>
&lt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a103d3a425ed7310ef95852986e0c53c0">use_nodbg_iterator</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ad76c4246449fce2d0a2e8d49c931bc4d">use_nodbg_operands</a> (<a class="el" href="classunsigned.html">unsigned</a> Reg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:ad76c4246449fce2d0a2e8d49c931bc4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7d0713b62a49afc9f5f5c9eae42aa66"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a9f160390506f68f58660551f28d47b04">use_instr_nodbg_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ae7d0713b62a49afc9f5f5c9eae42aa66">use_instr_nodbg_begin</a> (<a class="el" href="classunsigned.html">unsigned</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:ae7d0713b62a49afc9f5f5c9eae42aa66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60f34a369ae1a5ba170791a72ff2dff7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a><br class="typebreak"/>
&lt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a9f160390506f68f58660551f28d47b04">use_instr_nodbg_iterator</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a60f34a369ae1a5ba170791a72ff2dff7">use_nodbg_instructions</a> (<a class="el" href="classunsigned.html">unsigned</a> Reg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:a60f34a369ae1a5ba170791a72ff2dff7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a360189725a4982c6222dd6034cbd9c74"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a9b694a43b928e7332b7381abb258bdc4">use_bundle_nodbg_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a360189725a4982c6222dd6034cbd9c74">use_bundle_nodbg_begin</a> (<a class="el" href="classunsigned.html">unsigned</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:a360189725a4982c6222dd6034cbd9c74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9434ef3c68ae97bdd29fbafeadf0098e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a><br class="typebreak"/>
&lt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a9b694a43b928e7332b7381abb258bdc4">use_bundle_nodbg_iterator</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a9434ef3c68ae97bdd29fbafeadf0098e">use_nodbg_bundles</a> (<a class="el" href="classunsigned.html">unsigned</a> Reg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:a9434ef3c68ae97bdd29fbafeadf0098e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac02c0424a7e7a4021fd9efc0a71d7473"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ac02c0424a7e7a4021fd9efc0a71d7473">use_nodbg_empty</a> (<a class="el" href="classunsigned.html">unsigned</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:ac02c0424a7e7a4021fd9efc0a71d7473"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8be4959abd44b6fbd158dba0d7c315bc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a8be4959abd44b6fbd158dba0d7c315bc">hasOneNonDBGUse</a> (<a class="el" href="classunsigned.html">unsigned</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:a8be4959abd44b6fbd158dba0d7c315bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0eb653bae4f5a11b4b19a6247fd0021c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a0eb653bae4f5a11b4b19a6247fd0021c">replaceRegWith</a> (<a class="el" href="classunsigned.html">unsigned</a> FromReg, <a class="el" href="classunsigned.html">unsigned</a> ToReg)</td></tr>
<tr class="separator:a0eb653bae4f5a11b4b19a6247fd0021c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf69f92f1977440a4e443a26baeb73c0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#abf69f92f1977440a4e443a26baeb73c0">getVRegDef</a> (<a class="el" href="classunsigned.html">unsigned</a> Reg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:abf69f92f1977440a4e443a26baeb73c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a8e37a5bdd95e6bc921cc0855a3dbf1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a3a8e37a5bdd95e6bc921cc0855a3dbf1">getUniqueVRegDef</a> (<a class="el" href="classunsigned.html">unsigned</a> Reg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:a3a8e37a5bdd95e6bc921cc0855a3dbf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94d3a48b807d71fd89867d73988b08fb"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a94d3a48b807d71fd89867d73988b08fb">clearKillFlags</a> (<a class="el" href="classunsigned.html">unsigned</a> Reg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:a94d3a48b807d71fd89867d73988b08fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9df1bfa4ea667aa1e2accb650b62187b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a9df1bfa4ea667aa1e2accb650b62187b">dumpUses</a> (<a class="el" href="classunsigned.html">unsigned</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:a9df1bfa4ea667aa1e2accb650b62187b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d7134fb4c7b07bd2fab941063bea585"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a9d7134fb4c7b07bd2fab941063bea585">isConstantPhysReg</a> (<a class="el" href="classunsigned.html">unsigned</a> PhysReg, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:a9d7134fb4c7b07bd2fab941063bea585"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c29744c3bf19d281c32726176892c02"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1PSetIterator.html">PSetIterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a0c29744c3bf19d281c32726176892c02">getPressureSets</a> (<a class="el" href="classunsigned.html">unsigned</a> RegUnit) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:a0c29744c3bf19d281c32726176892c02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3904d3601dbe52865d5f2e33a06d80d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ab3904d3601dbe52865d5f2e33a06d80d">getRegClass</a> (<a class="el" href="classunsigned.html">unsigned</a> Reg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:ab3904d3601dbe52865d5f2e33a06d80d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc2f27ea446a79159a27f3fb39840847"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#abc2f27ea446a79159a27f3fb39840847">setRegClass</a> (<a class="el" href="classunsigned.html">unsigned</a> Reg, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC)</td></tr>
<tr class="separator:abc2f27ea446a79159a27f3fb39840847"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4312b4757ac75bf9be905acfeefd6838"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a4312b4757ac75bf9be905acfeefd6838">constrainRegClass</a> (<a class="el" href="classunsigned.html">unsigned</a> Reg, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC, <a class="el" href="classunsigned.html">unsigned</a> MinNumRegs=0)</td></tr>
<tr class="separator:a4312b4757ac75bf9be905acfeefd6838"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ad947cc307feb5c01e3c23b28f9fb1f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a2ad947cc307feb5c01e3c23b28f9fb1f">recomputeRegClass</a> (<a class="el" href="classunsigned.html">unsigned</a> Reg, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetMachine.html">TargetMachine</a> &amp;)</td></tr>
<tr class="separator:a2ad947cc307feb5c01e3c23b28f9fb1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76c3c7e3d4f11b4cfad37fc0449c9635"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a76c3c7e3d4f11b4cfad37fc0449c9635">createVirtualRegister</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RegClass)</td></tr>
<tr class="separator:a76c3c7e3d4f11b4cfad37fc0449c9635"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78278263fc4c2deaf913ec1bbf98a8d2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a78278263fc4c2deaf913ec1bbf98a8d2">getNumVirtRegs</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:a78278263fc4c2deaf913ec1bbf98a8d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e2e403e3e1f758b87c25302090c96c2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a7e2e403e3e1f758b87c25302090c96c2">clearVirtRegs</a> ()</td></tr>
<tr class="memdesc:a7e2e403e3e1f758b87c25302090c96c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">clearVirtRegs - Remove all virtual registers (after physreg assignment).  <a href="#a7e2e403e3e1f758b87c25302090c96c2">More...</a><br/></td></tr>
<tr class="separator:a7e2e403e3e1f758b87c25302090c96c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84e2447414c8ad02b53135e85b26ebac"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a84e2447414c8ad02b53135e85b26ebac">setRegAllocationHint</a> (<a class="el" href="classunsigned.html">unsigned</a> Reg, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1Type.html">Type</a>, <a class="el" href="classunsigned.html">unsigned</a> PrefReg)</td></tr>
<tr class="separator:a84e2447414c8ad02b53135e85b26ebac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacf576836c018b7d4a484110a1920815"><td class="memItemLeft" align="right" valign="top">std::pair&lt; <a class="el" href="classunsigned.html">unsigned</a>, <a class="el" href="classunsigned.html">unsigned</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#aacf576836c018b7d4a484110a1920815">getRegAllocationHint</a> (<a class="el" href="classunsigned.html">unsigned</a> Reg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:aacf576836c018b7d4a484110a1920815"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b7aa7f27b6bc25e4b5a180ad95c4988"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a0b7aa7f27b6bc25e4b5a180ad95c4988">getSimpleHint</a> (<a class="el" href="classunsigned.html">unsigned</a> Reg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:a0b7aa7f27b6bc25e4b5a180ad95c4988"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca2889f06819a18c5bc57aba62e121dd"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#aca2889f06819a18c5bc57aba62e121dd">markUsesInDebugValueAsUndef</a> (<a class="el" href="classunsigned.html">unsigned</a> Reg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:aca2889f06819a18c5bc57aba62e121dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe3c98b9803fa6a21eca279173c27b12"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#abe3c98b9803fa6a21eca279173c27b12">isPhysRegUsed</a> (<a class="el" href="classunsigned.html">unsigned</a> Reg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:abe3c98b9803fa6a21eca279173c27b12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a332a199272a80afabcfd9e79c9c97d00"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a332a199272a80afabcfd9e79c9c97d00">setRegUnitUsed</a> (<a class="el" href="classunsigned.html">unsigned</a> RegUnit)</td></tr>
<tr class="separator:a332a199272a80afabcfd9e79c9c97d00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8102e337f77143271ef8ccd4ea2546b3"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a8102e337f77143271ef8ccd4ea2546b3">setPhysRegUsed</a> (<a class="el" href="classunsigned.html">unsigned</a> Reg)</td></tr>
<tr class="separator:a8102e337f77143271ef8ccd4ea2546b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac386aa863d0dc665f4b7da757f60054b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ac386aa863d0dc665f4b7da757f60054b">addPhysRegsUsedFromRegMask</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> uint32_t *RegMask)</td></tr>
<tr class="separator:ac386aa863d0dc665f4b7da757f60054b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22fda1d7656257f4d73bdd3ad5341474"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a22fda1d7656257f4d73bdd3ad5341474">setPhysRegUnused</a> (<a class="el" href="classunsigned.html">unsigned</a> Reg)</td></tr>
<tr class="separator:a22fda1d7656257f4d73bdd3ad5341474"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad32d5b4fe86449641427a131c27c03f7"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ad32d5b4fe86449641427a131c27c03f7">freezeReservedRegs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;)</td></tr>
<tr class="separator:ad32d5b4fe86449641427a131c27c03f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d8676cfdbb137a8492c020c50bae218"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a3d8676cfdbb137a8492c020c50bae218">reservedRegsFrozen</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:a3d8676cfdbb137a8492c020c50bae218"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83ac2b4f9a72254806bbb4b9958ddb43"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a83ac2b4f9a72254806bbb4b9958ddb43">canReserveReg</a> (<a class="el" href="classunsigned.html">unsigned</a> PhysReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:a83ac2b4f9a72254806bbb4b9958ddb43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7601a4f2f42c043d01b6921b2b3b00b0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1BitVector.html">BitVector</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a7601a4f2f42c043d01b6921b2b3b00b0">getReservedRegs</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:a7601a4f2f42c043d01b6921b2b3b00b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a008f499ae277e4936b5b897ddb4bcb7e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a008f499ae277e4936b5b897ddb4bcb7e">isReserved</a> (<a class="el" href="classunsigned.html">unsigned</a> PhysReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:a008f499ae277e4936b5b897ddb4bcb7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a017c4ebe5112a2521ee37dfe1e78236c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a017c4ebe5112a2521ee37dfe1e78236c">isAllocatable</a> (<a class="el" href="classunsigned.html">unsigned</a> PhysReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:a017c4ebe5112a2521ee37dfe1e78236c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a741035a378541c4f5b78ba3b73d86633"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a741035a378541c4f5b78ba3b73d86633">addLiveIn</a> (<a class="el" href="classunsigned.html">unsigned</a> Reg, <a class="el" href="classunsigned.html">unsigned</a> vreg=0)</td></tr>
<tr class="separator:a741035a378541c4f5b78ba3b73d86633"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb8e83c4e03a80fa7d24357b522e25ff"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a80b58d5afb19164c6199077bf8f8ea1a">livein_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#adb8e83c4e03a80fa7d24357b522e25ff">livein_begin</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:adb8e83c4e03a80fa7d24357b522e25ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e18d247091e29fe2c2c3f5bd59843fb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a80b58d5afb19164c6199077bf8f8ea1a">livein_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a0e18d247091e29fe2c2c3f5bd59843fb">livein_end</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:a0e18d247091e29fe2c2c3f5bd59843fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc3fbc2c69e7a73deb6dcaa7081cf558"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#afc3fbc2c69e7a73deb6dcaa7081cf558">livein_empty</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:afc3fbc2c69e7a73deb6dcaa7081cf558"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e4b09e8d0f31b43fd5a912ed288bccb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a5e4b09e8d0f31b43fd5a912ed288bccb">isLiveIn</a> (<a class="el" href="classunsigned.html">unsigned</a> Reg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:a5e4b09e8d0f31b43fd5a912ed288bccb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5df7952ff9c1e97b9ee98c2a3f74037f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a5df7952ff9c1e97b9ee98c2a3f74037f">getLiveInPhysReg</a> (<a class="el" href="classunsigned.html">unsigned</a> VReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:a5df7952ff9c1e97b9ee98c2a3f74037f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a957027d4e9d0442f3bf1a0d7db0ba253"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a957027d4e9d0442f3bf1a0d7db0ba253">getLiveInVirtReg</a> (<a class="el" href="classunsigned.html">unsigned</a> PReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:a957027d4e9d0442f3bf1a0d7db0ba253"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44ddc08d3e0ee02a2a8fb36fb4c8ac18"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a44ddc08d3e0ee02a2a8fb36fb4c8ac18">EmitLiveInCopies</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *EntryMBB, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;TRI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> &amp;<a class="el" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>)</td></tr>
<tr class="separator:a44ddc08d3e0ee02a2a8fb36fb4c8ac18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b5155ba1ab2a23401ec09d3d76a0ee1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a6b5155ba1ab2a23401ec09d3d76a0ee1">getMaxLaneMaskForVReg</a> (<a class="el" href="classunsigned.html">unsigned</a> Reg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:a6b5155ba1ab2a23401ec09d3d76a0ee1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-static-methods"></a>
Static Public Member Functions</h2></td></tr>
<tr class="memitem:a1d8edf72c1d3e14e4d2396b98e07ad72"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a28e38d1205413931f2c42e2dec7caafb">reg_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a1d8edf72c1d3e14e4d2396b98e07ad72">reg_end</a> ()</td></tr>
<tr class="separator:a1d8edf72c1d3e14e4d2396b98e07ad72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45911f3aacb9b7ea62d1fa8fc8180039"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#acfd82fed0bfd64acef3dacfcb9bed147">reg_instr_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a45911f3aacb9b7ea62d1fa8fc8180039">reg_instr_end</a> ()</td></tr>
<tr class="separator:a45911f3aacb9b7ea62d1fa8fc8180039"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab05bea8bf7513acba82ca339c74de2de"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a285e3b676f381da995269d05cbf6b4aa">reg_bundle_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ab05bea8bf7513acba82ca339c74de2de">reg_bundle_end</a> ()</td></tr>
<tr class="separator:ab05bea8bf7513acba82ca339c74de2de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a728707da8d5c6832316ff91231f3c2ef"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#ab4117eefba8533b8dfdf642f35aec787">reg_nodbg_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a728707da8d5c6832316ff91231f3c2ef">reg_nodbg_end</a> ()</td></tr>
<tr class="separator:a728707da8d5c6832316ff91231f3c2ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29a1144eb9d753b6b682a933aa3f8f9f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a2284f8da6a5a1880a11a271a3531fd11">reg_instr_nodbg_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a29a1144eb9d753b6b682a933aa3f8f9f">reg_instr_nodbg_end</a> ()</td></tr>
<tr class="separator:a29a1144eb9d753b6b682a933aa3f8f9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94275a1edd38ff90ce524665a268d71e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a88d5a97aa1a3b1dfe45beb6d309549c0">reg_bundle_nodbg_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a94275a1edd38ff90ce524665a268d71e">reg_bundle_nodbg_end</a> ()</td></tr>
<tr class="separator:a94275a1edd38ff90ce524665a268d71e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa21b132afc12ed3cead7a879506f277a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a2bcdee9013cf2ec4dd7ad9fb0005220c">def_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#aa21b132afc12ed3cead7a879506f277a">def_end</a> ()</td></tr>
<tr class="separator:aa21b132afc12ed3cead7a879506f277a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54dd0a5ebf7dbe5aab5fe51979356645"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a95e4156df9cad83c4a8d6fb761bab8d7">def_instr_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a54dd0a5ebf7dbe5aab5fe51979356645">def_instr_end</a> ()</td></tr>
<tr class="separator:a54dd0a5ebf7dbe5aab5fe51979356645"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a595a7a24c293a79d1f19a3ae2337bb49"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#ae42c580d6ba4565cbc7f74cc799f24b9">def_bundle_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a595a7a24c293a79d1f19a3ae2337bb49">def_bundle_end</a> ()</td></tr>
<tr class="separator:a595a7a24c293a79d1f19a3ae2337bb49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8347c6938efe4d9a4426b92ef57851e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a7708cae9acd5d31606e279e7e4f55350">use_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ac8347c6938efe4d9a4426b92ef57851e">use_end</a> ()</td></tr>
<tr class="separator:ac8347c6938efe4d9a4426b92ef57851e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a73104304bf1f9d344ad495283561b5"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#afcd4104f2564c9c51658e97b3cbdd559">use_instr_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a7a73104304bf1f9d344ad495283561b5">use_instr_end</a> ()</td></tr>
<tr class="separator:a7a73104304bf1f9d344ad495283561b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d9cb3eb3b146477bb4a708a246607be"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#af886b53642af05705b4739a09c0df060">use_bundle_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a6d9cb3eb3b146477bb4a708a246607be">use_bundle_end</a> ()</td></tr>
<tr class="separator:a6d9cb3eb3b146477bb4a708a246607be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a355ba266da19094cc0948311c431768e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a103d3a425ed7310ef95852986e0c53c0">use_nodbg_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a355ba266da19094cc0948311c431768e">use_nodbg_end</a> ()</td></tr>
<tr class="separator:a355ba266da19094cc0948311c431768e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb1fd76e39ba4dfa2c428df88bbc82c2"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a9f160390506f68f58660551f28d47b04">use_instr_nodbg_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#afb1fd76e39ba4dfa2c428df88bbc82c2">use_instr_nodbg_end</a> ()</td></tr>
<tr class="separator:afb1fd76e39ba4dfa2c428df88bbc82c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacc6af82327a6f208f586e90cc48dbed"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a9b694a43b928e7332b7381abb258bdc4">use_bundle_nodbg_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#aacc6af82327a6f208f586e90cc48dbed">use_bundle_nodbg_end</a> ()</td></tr>
<tr class="separator:aacc6af82327a6f208f586e90cc48dbed"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="friends"></a>
Friends</h2></td></tr>
<tr class="memitem:a6aee9b8f6b0a4a4c26901e271fa6dfa7"><td class="memTemplParams" colspan="2">template&lt;bool , bool , bool , bool , bool , bool &gt; </td></tr>
<tr class="memitem:a6aee9b8f6b0a4a4c26901e271fa6dfa7"><td class="memTemplItemLeft" align="right" valign="top">class&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a6aee9b8f6b0a4a4c26901e271fa6dfa7">defusechain_iterator</a></td></tr>
<tr class="separator:a6aee9b8f6b0a4a4c26901e271fa6dfa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b000c853733de927f22652f954eca68"><td class="memTemplParams" colspan="2">template&lt;bool , bool , bool , bool , bool , bool &gt; </td></tr>
<tr class="memitem:a3b000c853733de927f22652f954eca68"><td class="memTemplItemLeft" align="right" valign="top">class&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a3b000c853733de927f22652f954eca68">defusechain_instr_iterator</a></td></tr>
<tr class="separator:a3b000c853733de927f22652f954eca68"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> - Keep track of information for virtual and physical registers, including vreg register classes, use/def chains for registers, etc. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00032">32</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>
</div><h2 class="groupheader">Member Typedef Documentation</h2>
<a class="anchor" id="ae42c580d6ba4565cbc7f74cc799f24b9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a>&lt;<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>,<a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>,<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>,<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>,<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>,<a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>&gt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#ae42c580d6ba4565cbc7f74cc799f24b9">llvm::MachineRegisterInfo::def_bundle_iterator</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>def_bundle_iterator/def_bundle_begin/def_bundle_end - Walk all defs of the specified register, stepping by bundle. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00369">369</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="a95e4156df9cad83c4a8d6fb761bab8d7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a>&lt;<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>,<a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>,<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>,<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>,<a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>,<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>&gt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a95e4156df9cad83c4a8d6fb761bab8d7">llvm::MachineRegisterInfo::def_instr_iterator</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>def_instr_iterator/def_instr_begin/def_instr_end - Walk all defs of the specified register, stepping by MachineInst. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00352">352</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2bcdee9013cf2ec4dd7ad9fb0005220c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">defusechain_iterator</a>&lt;<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>,<a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>,<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>,<a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>,<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>,<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>&gt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a2bcdee9013cf2ec4dd7ad9fb0005220c">llvm::MachineRegisterInfo::def_iterator</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>def_iterator/def_begin/def_end - Walk all defs of the specified register. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00339">339</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="a80b58d5afb19164c6199077bf8f8ea1a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef std::vector&lt;std::pair&lt;<a class="el" href="classunsigned.html">unsigned</a>,<a class="el" href="classunsigned.html">unsigned</a>&gt; &gt;::const_iterator <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a80b58d5afb19164c6199077bf8f8ea1a">llvm::MachineRegisterInfo::livein_iterator</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00759">759</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="a285e3b676f381da995269d05cbf6b4aa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a>&lt;<a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>,<a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>,<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>,<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>,<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>,<a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>&gt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a285e3b676f381da995269d05cbf6b4aa">llvm::MachineRegisterInfo::reg_bundle_iterator</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>reg_bundle_iterator/reg_bundle_begin/reg_bundle_end - Walk all defs and uses of the specified register, stepping by bundle. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00261">261</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="a88d5a97aa1a3b1dfe45beb6d309549c0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a>&lt;<a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>,<a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>,<a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>,<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>,<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>,<a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>&gt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a88d5a97aa1a3b1dfe45beb6d309549c0">llvm::MachineRegisterInfo::reg_bundle_nodbg_iterator</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>reg_bundle_nodbg_iterator/reg_bundle_nodbg_begin/reg_bundle_nodbg_end - Walk all defs and uses of the specified register, stepping by bundle, skipping those marked as Debug. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00317">317</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="acfd82fed0bfd64acef3dacfcb9bed147"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a>&lt;<a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>,<a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>,<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>,<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>,<a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>,<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>&gt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#acfd82fed0bfd64acef3dacfcb9bed147">llvm::MachineRegisterInfo::reg_instr_iterator</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>reg_instr_iterator/reg_instr_begin/reg_instr_end - Walk all defs and uses of the specified register, stepping by <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a>. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00244">244</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2284f8da6a5a1880a11a271a3531fd11"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a>&lt;<a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>,<a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>,<a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>,<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>,<a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>,<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>&gt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a2284f8da6a5a1880a11a271a3531fd11">llvm::MachineRegisterInfo::reg_instr_nodbg_iterator</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>reg_instr_nodbg_iterator/reg_instr_nodbg_begin/reg_instr_nodbg_end - Walk all defs and uses of the specified register, stepping by <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a>, skipping those marked as Debug. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00299">299</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="a28e38d1205413931f2c42e2dec7caafb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">defusechain_iterator</a>&lt;<a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>,<a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>,<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>,<a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>,<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>,<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>&gt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a28e38d1205413931f2c42e2dec7caafb">llvm::MachineRegisterInfo::reg_iterator</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>reg_iterator/reg_begin/reg_end - Walk all defs and uses of the specified register. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00231">231</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab4117eefba8533b8dfdf642f35aec787"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">defusechain_iterator</a>&lt;<a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>,<a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>,<a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>,<a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>,<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>,<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>&gt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#ab4117eefba8533b8dfdf642f35aec787">llvm::MachineRegisterInfo::reg_nodbg_iterator</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>reg_nodbg_iterator/reg_nodbg_begin/reg_nodbg_end - Walk all defs and uses of the specified register, skipping those marked as Debug. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00281">281</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="af886b53642af05705b4739a09c0df060"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a>&lt;<a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>,<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>,<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>,<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>,<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>,<a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>&gt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#af886b53642af05705b4739a09c0df060">llvm::MachineRegisterInfo::use_bundle_iterator</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>use_bundle_iterator/use_bundle_begin/use_bundle_end - Walk all uses of the specified register, stepping by bundle. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00427">427</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="a9b694a43b928e7332b7381abb258bdc4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a>&lt;<a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>,<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>,<a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>,<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>,<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>,<a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>&gt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a9b694a43b928e7332b7381abb258bdc4">llvm::MachineRegisterInfo::use_bundle_nodbg_iterator</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>use_bundle_nodbg_iterator/use_bundle_nodbg_begin/use_bundle_nodbg_end - Walk all uses of the specified register, stepping by bundle, skipping those marked as Debug. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00492">492</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="afcd4104f2564c9c51658e97b3cbdd559"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a>&lt;<a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>,<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>,<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>,<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>,<a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>,<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>&gt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#afcd4104f2564c9c51658e97b3cbdd559">llvm::MachineRegisterInfo::use_instr_iterator</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>use_instr_iterator/use_instr_begin/use_instr_end - Walk all uses of the specified register, stepping by <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a>. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00410">410</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="a9f160390506f68f58660551f28d47b04"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a>&lt;<a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>,<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>,<a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>,<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>,<a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>,<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>&gt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a9f160390506f68f58660551f28d47b04">llvm::MachineRegisterInfo::use_instr_nodbg_iterator</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>use_instr_nodbg_iterator/use_instr_nodbg_begin/use_instr_nodbg_end - Walk all uses of the specified register, stepping by <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a>, skipping those marked as Debug. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00474">474</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7708cae9acd5d31606e279e7e4f55350"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">defusechain_iterator</a>&lt;<a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>,<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>,<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>,<a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>,<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>,<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>&gt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a7708cae9acd5d31606e279e7e4f55350">llvm::MachineRegisterInfo::use_iterator</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>use_iterator/use_begin/use_end - Walk all uses of the specified register. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00397">397</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="a103d3a425ed7310ef95852986e0c53c0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">defusechain_iterator</a>&lt;<a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>,<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>,<a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>,<a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>,<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>,<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>&gt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a103d3a425ed7310ef95852986e0c53c0">llvm::MachineRegisterInfo::use_nodbg_iterator</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>use_nodbg_iterator/use_nodbg_begin/use_nodbg_end - Walk all uses of the specified register, skipping those marked as Debug. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00456">456</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a class="anchor" id="aed60014d5621b70d033d7d7fc60e3492"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">MachineRegisterInfo::MachineRegisterInfo </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *&#160;</td>
          <td class="paramname"><em>MF</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">explicit</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00026">26</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineRegisterInfo_8h_source.html#l00131">getTargetRegisterInfo()</a>, and <a class="el" href="BitVector_8h_source.html#l00209">llvm::BitVector::resize()</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a class="anchor" id="a741035a378541c4f5b78ba3b73d86633"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::MachineRegisterInfo::addLiveIn </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>vreg</em> = <code>0</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>addLiveIn - Add the specified register as a live-in. Note that it is an error to add the same register to the same set more than once. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00752">752</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="MachineFunction_8cpp_source.html#l00438">llvm::MachineFunction::addLiveIn()</a>, <a class="el" href="MipsISelLowering_8cpp_source.html#l00821">addLiveIn()</a>, <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l02473">llvm::AMDGPUTargetLowering::CreateLiveInRegister()</a>, <a class="el" href="HexagonISelLowering_8cpp_source.html#l00827">llvm::HexagonTargetLowering::LowerFormalArguments()</a>, <a class="el" href="SystemZISelLowering_8cpp_source.html#l00671">llvm::SystemZTargetLowering::LowerFormalArguments()</a>, <a class="el" href="SparcISelLowering_8cpp_source.html#l00339">llvm::SparcTargetLowering::LowerFormalArguments_32()</a>, and <a class="el" href="R600ISelLowering_8cpp_source.html#l00578">llvm::R600TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a class="anchor" id="ac386aa863d0dc665f4b7da757f60054b"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::MachineRegisterInfo::addPhysRegsUsedFromRegMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> uint32_t *&#160;</td>
          <td class="paramname"><em>RegMask</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>addPhysRegsUsedFromRegMask - Mark any registers not in RegMask as used. This corresponds to the bit mask attached to register mask operands. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00673">673</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>References <a class="el" href="BitVector_8h_source.html#l00510">llvm::BitVector::setBitsNotInMask()</a>.</p>

</div>
</div>
<a class="anchor" id="af7f7e5eb5b55add81ed8fe39ac83b9c2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MachineRegisterInfo::addRegOperandToUseList </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *&#160;</td>
          <td class="paramname"><em>MO</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Add MO to the linked list of operands for its register. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00169">169</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="MachineOperand_8h_source.html#l00264">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00279">llvm::MachineOperand::isDef()</a>, and <a class="el" href="classllvm_1_1MachineOperand.html#a39d692ae880944b8211b1f260130c111">llvm::MachineOperand::Reg</a>.</p>

<p>Referenced by <a class="el" href="MachineInstr_8cpp_source.html#l00691">llvm::MachineInstr::addOperand()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00147">llvm::MachineOperand::ChangeToRegister()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00091">llvm::MachineOperand::setIsDef()</a>, and <a class="el" href="MachineInstr_8cpp_source.html#l00049">llvm::MachineOperand::setReg()</a>.</p>

</div>
</div>
<a class="anchor" id="a83ac2b4f9a72254806bbb4b9958ddb43"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::MachineRegisterInfo::canReserveReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>PhysReg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>canReserveReg - Returns true if PhysReg can be used as a reserved register. Any register can be reserved before <a class="el" href="classllvm_1_1MachineRegisterInfo.html#ad32d5b4fe86449641427a131c27c03f7">freezeReservedRegs()</a> is called. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00712">712</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>References <a class="el" href="MachineRegisterInfo_8h_source.html#l00705">reservedRegsFrozen()</a>, and <a class="el" href="BitVector_8h_source.html#l00339">llvm::BitVector::test()</a>.</p>

<p>Referenced by <a class="el" href="X86RegisterInfo_8cpp_source.html#l00424">llvm::X86RegisterInfo::canRealignStack()</a>, and <a class="el" href="ARMBaseRegisterInfo_8cpp_source.html#l00340">llvm::ARMBaseRegisterInfo::canRealignStack()</a>.</p>

</div>
</div>
<a class="anchor" id="a94d3a48b807d71fd89867d73988b08fb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MachineRegisterInfo::clearKillFlags </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>clearKillFlags - Iterate over all the uses of the given register and clear the kill flag from the <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a>. This function is used by optimization passes which extend register lifetimes and need only preserve conservative kill flag information. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00334">334</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineRegisterInfo_8h_source.html#l00403">use_operands()</a>.</p>

<p>Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00412">llvm::AArch64InstrInfo::insertSelect()</a>, and <a class="el" href="HexagonInstrInfo_8cpp_source.html#l00795">llvm::HexagonInstrInfo::PredicateInstruction()</a>.</p>

</div>
</div>
<a class="anchor" id="a7e2e403e3e1f758b87c25302090c96c2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MachineRegisterInfo::clearVirtRegs </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>clearVirtRegs - Remove all virtual registers (after physreg assignment). </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00108">108</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineRegisterInfo_8h_source.html#l00605">getNumVirtRegs()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00305">llvm::TargetRegisterInfo::index2VirtReg()</a>, <a class="el" href="ErrorHandling_8h_source.html#l00098">llvm_unreachable</a>, and <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00121">verifyUseList()</a>.</p>

<p>Referenced by <a class="el" href="PrologEpilogInserter_8cpp_source.html#l00112">llvm::PEI::runOnMachineFunction()</a>.</p>

</div>
</div>
<a class="anchor" id="a4312b4757ac75bf9be905acfeefd6838"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * MachineRegisterInfo::constrainRegClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>MinNumRegs</em> = <code>0</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>constrainRegClass - Constrain the register class of the specified virtual register to be a common subclass of RC and the current register class, but only if the new class has at least MinNumRegs registers. Return the new register class, or NULL if no such class exists. This should only be used when the constraint is known to be trivial, like GR32 -&gt; GR32_NOSP. Beware of increasing register pressure. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00047">47</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p>References <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00172">llvm::TargetRegisterInfo::getCommonSubClass()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00063">llvm::TargetRegisterClass::getNumRegs()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00569">getRegClass()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00131">getTargetRegisterInfo()</a>, and <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00041">setRegClass()</a>.</p>

<p>Referenced by <a class="el" href="MachineBasicBlock_8cpp_source.html#l00343">llvm::MachineBasicBlock::addLiveIn()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l02053">llvm::X86InstrInfo::classifyLEAReg()</a>, <a class="el" href="FastISel_8cpp_source.html#l01682">llvm::FastISel::constrainOperandRegClass()</a>, <a class="el" href="SystemZInstrInfo_8cpp_source.html#l00674">llvm::SystemZInstrInfo::convertToThreeAddress()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l02245">llvm::X86InstrInfo::convertToThreeAddress()</a>, <a class="el" href="FastISel_8cpp_source.html#l01940">llvm::FastISel::fastEmitInst_extractsubreg()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02073">llvm::AArch64InstrInfo::foldMemoryOperandImpl()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02590">genMadd()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02641">genMaddR()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00412">llvm::AArch64InstrInfo::insertSelect()</a>, <a class="el" href="Thumb2InstrInfo_8cpp_source.html#l00169">llvm::Thumb2InstrInfo::loadRegFromStackSlot()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01917">llvm::AArch64InstrInfo::loadRegFromStackSlot()</a>, <a class="el" href="AArch64RegisterInfo_8cpp_source.html#l00297">llvm::AArch64RegisterInfo::materializeFrameBaseRegister()</a>, <a class="el" href="PPCRegisterInfo_8cpp_source.html#l00985">llvm::PPCRegisterInfo::materializeFrameBaseRegister()</a>, <a class="el" href="ARMBaseRegisterInfo_8cpp_source.html#l00581">llvm::ARMBaseRegisterInfo::materializeFrameBaseRegister()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01840">llvm::ARMBaseInstrInfo::optimizeSelect()</a>, <a class="el" href="PPCRegisterInfo_8cpp_source.html#l01005">llvm::PPCRegisterInfo::resolveFrameIndex()</a>, <a class="el" href="SelectionDAGISel_8cpp_source.html#l00410">llvm::SelectionDAGISel::runOnMachineFunction()</a>, <a class="el" href="Thumb2InstrInfo_8cpp_source.html#l00126">llvm::Thumb2InstrInfo::storeRegToStackSlot()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01819">llvm::AArch64InstrInfo::storeRegToStackSlot()</a>, and <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00705">UpdateOperandRegClass()</a>.</p>

</div>
</div>
<a class="anchor" id="a76c3c7e3d4f11b4cfad37fc0449c9635"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> MachineRegisterInfo::createVirtualRegister </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RegClass</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>createVirtualRegister - Create and return a new virtual register in the function with the specified register class. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00092">92</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00605">getNumVirtRegs()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00305">llvm::TargetRegisterInfo::index2VirtReg()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00097">llvm::TargetRegisterClass::isAllocatable()</a>, and <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1Delegate.html#a3da97de747916863d0b55bfdffd5f290">llvm::MachineRegisterInfo::Delegate::MRI_NoteNewVirtualRegister()</a>.</p>

<p>Referenced by <a class="el" href="MachineFunction_8cpp_source.html#l00438">llvm::MachineFunction::addLiveIn()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00343">llvm::MachineBasicBlock::addLiveIn()</a>, <a class="el" href="MipsISelLowering_8cpp_source.html#l00821">addLiveIn()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l02053">llvm::X86InstrInfo::classifyLEAReg()</a>, <a class="el" href="LiveRangeEdit_8cpp_source.html#l00034">llvm::LiveRangeEdit::createEmptyIntervalFrom()</a>, <a class="el" href="LiveRangeEdit_8cpp_source.html#l00043">llvm::LiveRangeEdit::createFrom()</a>, <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l02473">llvm::AMDGPUTargetLowering::CreateLiveInRegister()</a>, <a class="el" href="FunctionLoweringInfo_8cpp_source.html#l00281">llvm::FunctionLoweringInfo::CreateReg()</a>, <a class="el" href="FastISel_8cpp_source.html#l01678">llvm::FastISel::createResultReg()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l00566">llvm::HexagonInstrInfo::createVR()</a>, <a class="el" href="SystemZRegisterInfo_8cpp_source.html#l00057">llvm::SystemZRegisterInfo::eliminateFrameIndex()</a>, <a class="el" href="Thumb1RegisterInfo_8cpp_source.html#l00461">llvm::Thumb1RegisterInfo::eliminateFrameIndex()</a>, <a class="el" href="AArch64RegisterInfo_8cpp_source.html#l00332">llvm::AArch64RegisterInfo::eliminateFrameIndex()</a>, <a class="el" href="PPCRegisterInfo_8cpp_source.html#l00736">llvm::PPCRegisterInfo::eliminateFrameIndex()</a>, <a class="el" href="ARMBaseRegisterInfo_8cpp_source.html#l00703">llvm::ARMBaseRegisterInfo::eliminateFrameIndex()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l06816">llvm::PPCTargetLowering::EmitAtomicBinary()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l07155">llvm::PPCTargetLowering::emitEHSjLjLongJmp()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l07006">llvm::PPCTargetLowering::emitEHSjLjSetJmp()</a>, <a class="el" href="R600ISelLowering_8cpp_source.html#l00194">llvm::R600TargetLowering::EmitInstrWithCustomInserter()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l00600">llvm::SITargetLowering::EmitInstrWithCustomInserter()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l07432">llvm::ARMTargetLowering::EmitInstrWithCustomInserter()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l07261">llvm::PPCTargetLowering::EmitInstrWithCustomInserter()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l21492">llvm::X86TargetLowering::EmitInstrWithCustomInserter()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l06876">llvm::PPCTargetLowering::EmitPartwordAtomicBinary()</a>, <a class="el" href="NVPTXFrameLowering_8cpp_source.html#l00035">llvm::NVPTXFrameLowering::emitPrologue()</a>, <a class="el" href="MSP430ISelLowering_8cpp_source.html#l01199">llvm::MSP430TargetLowering::EmitShiftInstr()</a>, <a class="el" href="Thumb1RegisterInfo_8cpp_source.html#l00092">emitThumbRegPlusImmInReg()</a>, <a class="el" href="SparcISelLowering_8cpp_source.html#l02967">llvm::SparcTargetLowering::expandAtomicRMW()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02606">llvm::ARMBaseInstrInfo::FoldImmediate()</a>, <a class="el" href="SystemZISelLowering_8cpp_source.html#l02598">forceReg()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02677">llvm::AArch64InstrInfo::genAlternativeCodeSequence()</a>, <a class="el" href="MipsMachineFunction_8cpp_source.html#l00076">llvm::MipsFunctionInfo::getGlobalBaseReg()</a>, <a class="el" href="SparcInstrInfo_8cpp_source.html#l00425">llvm::SparcInstrInfo::getGlobalBaseReg()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l05496">llvm::X86InstrInfo::getGlobalBaseReg()</a>, <a class="el" href="MipsMachineFunction_8cpp_source.html#l00093">llvm::MipsFunctionInfo::getMips16SPAliasReg()</a>, <a class="el" href="SelectionDAGBuilder_8cpp_source.html#l06360">GetRegistersForValue()</a>, <a class="el" href="MachineSSAUpdater_8cpp_source.html#l00114">InsertNewDef()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01497">llvm::SIInstrInfo::legalizeOperands()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01331">llvm::SIInstrInfo::legalizeOpWithMove()</a>, <a class="el" href="MipsSEInstrInfo_8cpp_source.html#l00378">llvm::MipsSEInstrInfo::loadImmediate()</a>, <a class="el" href="PPCRegisterInfo_8cpp_source.html#l00586">llvm::PPCRegisterInfo::lowerCRBitRestore()</a>, <a class="el" href="PPCRegisterInfo_8cpp_source.html#l00543">llvm::PPCRegisterInfo::lowerCRBitSpilling()</a>, <a class="el" href="PPCRegisterInfo_8cpp_source.html#l00470">llvm::PPCRegisterInfo::lowerCRRestore()</a>, <a class="el" href="PPCRegisterInfo_8cpp_source.html#l00426">llvm::PPCRegisterInfo::lowerCRSpilling()</a>, <a class="el" href="PPCRegisterInfo_8cpp_source.html#l00304">llvm::PPCRegisterInfo::lowerDynamicAlloc()</a>, <a class="el" href="HexagonISelLowering_8cpp_source.html#l00827">llvm::HexagonTargetLowering::LowerFormalArguments()</a>, <a class="el" href="SystemZISelLowering_8cpp_source.html#l00671">llvm::SystemZTargetLowering::LowerFormalArguments()</a>, <a class="el" href="SparcISelLowering_8cpp_source.html#l00339">llvm::SparcTargetLowering::LowerFormalArguments_32()</a>, <a class="el" href="PPCRegisterInfo_8cpp_source.html#l00658">llvm::PPCRegisterInfo::lowerVRSAVERestore()</a>, <a class="el" href="PPCRegisterInfo_8cpp_source.html#l00633">llvm::PPCRegisterInfo::lowerVRSAVESpilling()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01854">llvm::SIInstrInfo::moveSMRDToVALU()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01954">llvm::SIInstrInfo::moveToVALU()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l01769">llvm::SIInstrInfo::splitSMRD()</a>.</p>

</div>
</div>
<a class="anchor" id="a66efe5c5561969cd4506c421daaf9bf3"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a2bcdee9013cf2ec4dd7ad9fb0005220c">def_iterator</a> llvm::MachineRegisterInfo::def_begin </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00340">340</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00384">def_empty()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00345">def_operands()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00388">hasOneDef()</a>, <a class="el" href="TwoAddressInstructionPass_8cpp_source.html#l00402">isKilled()</a>, and <a class="el" href="PPCFrameLowering_8cpp_source.html#l01114">MustSaveLR()</a>.</p>

</div>
</div>
<a class="anchor" id="a1714f68bb778e65e447b8e88166fa071"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ae42c580d6ba4565cbc7f74cc799f24b9">def_bundle_iterator</a> llvm::MachineRegisterInfo::def_bundle_begin </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00370">370</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00377">def_bundles()</a>.</p>

</div>
</div>
<a class="anchor" id="a595a7a24c293a79d1f19a3ae2337bb49"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#ae42c580d6ba4565cbc7f74cc799f24b9">def_bundle_iterator</a> llvm::MachineRegisterInfo::def_bundle_end </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00373">373</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00377">def_bundles()</a>.</p>

</div>
</div>
<a class="anchor" id="a2895425ea12b3cd3554ad7d5408e00c7"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt;<a class="el" href="classllvm_1_1MachineRegisterInfo.html#ae42c580d6ba4565cbc7f74cc799f24b9">def_bundle_iterator</a>&gt; llvm::MachineRegisterInfo::def_bundles </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00377">377</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>References <a class="el" href="MachineRegisterInfo_8h_source.html#l00370">def_bundle_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00373">def_bundle_end()</a>.</p>

</div>
</div>
<a class="anchor" id="afef4b73d23e882692f002b5e85f1edcb"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::MachineRegisterInfo::def_empty </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>def_empty - Return true if there are no instructions defining the specified register (it may be live-in). </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00384">384</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>References <a class="el" href="MachineRegisterInfo_8h_source.html#l00340">def_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00343">def_end()</a>.</p>

<p>Referenced by <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00315">getUniqueVRegDef()</a>, and <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00417">isConstantPhysReg()</a>.</p>

</div>
</div>
<a class="anchor" id="aa21b132afc12ed3cead7a879506f277a"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a2bcdee9013cf2ec4dd7ad9fb0005220c">def_iterator</a> llvm::MachineRegisterInfo::def_end </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00343">343</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00384">def_empty()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00345">def_operands()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00388">hasOneDef()</a>, <a class="el" href="TwoAddressInstructionPass_8cpp_source.html#l00402">isKilled()</a>, and <a class="el" href="PPCFrameLowering_8cpp_source.html#l01114">MustSaveLR()</a>.</p>

</div>
</div>
<a class="anchor" id="a0621a1959ffa120d8825420a988b6f0c"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a95e4156df9cad83c4a8d6fb761bab8d7">def_instr_iterator</a> llvm::MachineRegisterInfo::def_instr_begin </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00353">353</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00361">def_instructions()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00315">getUniqueVRegDef()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00304">getVRegDef()</a>, and <a class="el" href="X86InstrInfo_8cpp_source.html#l01824">regIsPICBase()</a>.</p>

</div>
</div>
<a class="anchor" id="a54dd0a5ebf7dbe5aab5fe51979356645"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a95e4156df9cad83c4a8d6fb761bab8d7">def_instr_iterator</a> llvm::MachineRegisterInfo::def_instr_end </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00356">356</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00361">def_instructions()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00315">getUniqueVRegDef()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00304">getVRegDef()</a>, and <a class="el" href="X86InstrInfo_8cpp_source.html#l01824">regIsPICBase()</a>.</p>

</div>
</div>
<a class="anchor" id="a716d3ac577857a2ab0d1dd1e010273e9"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt;<a class="el" href="classllvm_1_1MachineRegisterInfo.html#a95e4156df9cad83c4a8d6fb761bab8d7">def_instr_iterator</a>&gt; llvm::MachineRegisterInfo::def_instructions </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00361">361</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>References <a class="el" href="MachineRegisterInfo_8h_source.html#l00353">def_instr_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00356">def_instr_end()</a>.</p>

<p>Referenced by <a class="el" href="PHIElimination_8cpp_source.html#l00198">isImplicitlyDefined()</a>.</p>

</div>
</div>
<a class="anchor" id="a54e49115842b336626727a9a84276d88"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt;<a class="el" href="classllvm_1_1MachineRegisterInfo.html#a2bcdee9013cf2ec4dd7ad9fb0005220c">def_iterator</a>&gt; llvm::MachineRegisterInfo::def_operands </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00345">345</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>References <a class="el" href="MachineRegisterInfo_8h_source.html#l00340">def_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00343">def_end()</a>.</p>

<p>Referenced by <a class="el" href="LiveRangeCalc_8cpp_source.html#l00134">llvm::LiveRangeCalc::createDeadDefs()</a>.</p>

</div>
</div>
<a class="anchor" id="a9df1bfa4ea667aa1e2accb650b62187b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MachineRegisterInfo::dumpUses </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00405">405</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p>References <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00419">use_instructions()</a>.</p>

</div>
</div>
<a class="anchor" id="a44ddc08d3e0ee02a2a8fb36fb4c8ac18"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MachineRegisterInfo::EmitLiveInCopies </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>EntryMBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>TRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>TII</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EmitLiveInCopies - Emit copies to initialize livein virtual registers into the given entry block. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00367">367</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineBasicBlock_8h_source.html#l00320">llvm::MachineBasicBlock::addLiveIn()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00241">llvm::MachineBasicBlock::begin()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00234">llvm::BuildMI()</a>, <a class="el" href="TargetOpcodes_8h_source.html#l00086">llvm::TargetOpcode::COPY</a>, <a class="el" href="MCInstrInfo_8h_source.html#l00048">llvm::MCInstrInfo::get()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00442">use_empty()</a>.</p>

<p>Referenced by <a class="el" href="SelectionDAGISel_8cpp_source.html#l00410">llvm::SelectionDAGISel::runOnMachineFunction()</a>.</p>

</div>
</div>
<a class="anchor" id="ae81296d1e0d4ba009c2764371eb68742"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::MachineRegisterInfo::enableSubRegLiveness </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>Enable</em> = <code><a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a></code></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00187">187</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="LiveIntervalAnalysis_8cpp_source.html#l00115">llvm::LiveIntervals::runOnMachineFunction()</a>.</p>

</div>
</div>
<a class="anchor" id="ad32d5b4fe86449641427a131c27c03f7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MachineRegisterInfo::freezeReservedRegs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>freezeReservedRegs - Called by the register allocator to freeze the set of reserved registers before allocation begins. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00411">411</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00368">llvm::MCRegisterInfo::getNumRegs()</a>, <a class="el" href="classllvm_1_1TargetRegisterInfo.html#a82390447c4d818e9ba87147186f2bc9a">llvm::TargetRegisterInfo::getReservedRegs()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00131">getTargetRegisterInfo()</a>, and <a class="el" href="BitVector_8h_source.html#l00115">llvm::BitVector::size()</a>.</p>

<p>Referenced by <a class="el" href="RegAllocBase_8cpp_source.html#l00056">llvm::RegAllocBase::init()</a>, and <a class="el" href="SelectionDAGISel_8cpp_source.html#l00410">llvm::SelectionDAGISel::runOnMachineFunction()</a>.</p>

</div>
</div>
<a class="anchor" id="a5df7952ff9c1e97b9ee98c2a3f74037f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> MachineRegisterInfo::getLiveInPhysReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>VReg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>getLiveInPhysReg - If VReg is a live-in virtual register, return the corresponding live-in physical register. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00348">348</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p>References <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00760">livein_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00761">livein_end()</a>.</p>

</div>
</div>
<a class="anchor" id="a957027d4e9d0442f3bf1a0d7db0ba253"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> MachineRegisterInfo::getLiveInVirtReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>PReg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>getLiveInVirtReg - If PReg is a live-in physical register, return the corresponding live-in physical register. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00357">357</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p>References <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00760">livein_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00761">livein_end()</a>.</p>

<p>Referenced by <a class="el" href="MachineFunction_8cpp_source.html#l00438">llvm::MachineFunction::addLiveIn()</a>, and <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l02473">llvm::AMDGPUTargetLowering::CreateLiveInRegister()</a>.</p>

</div>
</div>
<a class="anchor" id="a6b5155ba1ab2a23401ec09d3d76a0ee1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> MachineRegisterInfo::getMaxLaneMaskForVReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Returns a mask covering all bits that can appear in lane masks of subregisters of the virtual register <code>Reg</code>. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00396">396</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00198">llvm::TargetRegisterClass::getLaneMask()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00569">getRegClass()</a>, and <a class="el" href="TargetRegisterInfo_8h_source.html#l00291">llvm::TargetRegisterInfo::isVirtualRegister()</a>.</p>

<p>Referenced by <a class="el" href="LiveRangeCalc_8cpp_source.html#l00056">llvm::LiveRangeCalc::calculate()</a>, and <a class="el" href="LiveInterval_8cpp_source.html#l00906">llvm::LiveInterval::verify()</a>.</p>

</div>
</div>
<a class="anchor" id="a78278263fc4c2deaf913ec1bbf98a8d2"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::MachineRegisterInfo::getNumVirtRegs </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>getNumVirtRegs - Return the number of virtual registers created. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00605">605</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="LiveIntervalAnalysis_8cpp_source.html#l00625">llvm::LiveIntervals::addKillFlags()</a>, <a class="el" href="LiveVariables_8cpp_source.html#l00785">llvm::LiveVariables::addNewBlock()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00743">llvm::ScheduleDAGInstrs::buildSchedGraph()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00108">clearVirtRegs()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00092">createVirtualRegister()</a>, <a class="el" href="VirtRegMap_8cpp_source.html#l00070">llvm::VirtRegMap::grow()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00177">llvm::RegPressureTracker::init()</a>, <a class="el" href="VirtRegMap_8cpp_source.html#l00120">llvm::VirtRegMap::print()</a>, <a class="el" href="LiveIntervalAnalysis_8cpp_source.html#l00148">llvm::LiveIntervals::print()</a>, <a class="el" href="PrologEpilogInserter_8cpp_source.html#l00112">llvm::PEI::runOnMachineFunction()</a>, <a class="el" href="LiveIntervalAnalysis_8cpp_source.html#l00115">llvm::LiveIntervals::runOnMachineFunction()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00052">llvm::ScheduleDAGInstrs::ScheduleDAGInstrs()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00668">llvm::MachineBasicBlock::SplitCriticalEdge()</a>, and <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00159">verifyUseLists()</a>.</p>

</div>
</div>
<a class="anchor" id="a0c29744c3bf19d281c32726176892c02"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1PSetIterator.html">PSetIterator</a> llvm::MachineRegisterInfo::getPressureSets </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegUnit</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Get an iterator over the pressure sets affected by the given physical or virtual register. If RegUnit is physical, it must be a register unit (from <a class="el" href="classllvm_1_1MCRegUnitIterator.html">MCRegUnitIterator</a>). </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l01023">1023</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="RegisterPressure_8cpp_source.html#l00384">llvm::PressureDiff::addPressureChange()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00096">llvm::RegPressureTracker::decreaseRegPressure()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00430">llvm::RegPressureTracker::discoverLiveIn()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00441">llvm::RegPressureTracker::discoverLiveOut()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00082">llvm::RegPressureTracker::increaseRegPressure()</a>, and <a class="el" href="RegisterPressure_8cpp_source.html#l00289">llvm::RegPressureTracker::initLiveThru()</a>.</p>

</div>
</div>
<a class="anchor" id="aacf576836c018b7d4a484110a1920815"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::pair&lt;<a class="el" href="classunsigned.html">unsigned</a>, <a class="el" href="classunsigned.html">unsigned</a>&gt; llvm::MachineRegisterInfo::getRegAllocationHint </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>getRegAllocationHint - Return the register allocation hint for the specified virtual register. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00620">620</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="CalcSpillWeights_8cpp_source.html#l00096">llvm::VirtRegAuxInfo::calculateSpillWeightAndHint()</a>, <a class="el" href="ARMBaseRegisterInfo_8cpp_source.html#l00217">llvm::ARMBaseRegisterInfo::getRegAllocationHints()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00265">llvm::TargetRegisterInfo::getRegAllocationHints()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00626">getSimpleHint()</a>, <a class="el" href="VirtRegMap_8cpp_source.html#l00093">llvm::VirtRegMap::hasKnownPreference()</a>, and <a class="el" href="ARMBaseRegisterInfo_8cpp_source.html#l00267">llvm::ARMBaseRegisterInfo::UpdateRegAllocHint()</a>.</p>

</div>
</div>
<a class="anchor" id="ab3904d3601dbe52865d5f2e33a06d80d"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a>* llvm::MachineRegisterInfo::getRegClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>getRegClass - Return the register class of the specified virtual register. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00569">569</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="MachineFunction_8cpp_source.html#l00438">llvm::MachineFunction::addLiveIn()</a>, <a class="el" href="RegAllocBase_8cpp_source.html#l00083">llvm::RegAllocBase::allocatePhysRegs()</a>, <a class="el" href="AllocationOrder_8cpp_source.html#l00030">llvm::AllocationOrder::AllocationOrder()</a>, <a class="el" href="VirtRegMap_8cpp_source.html#l00102">llvm::VirtRegMap::assignVirt2StackSlot()</a>, <a class="el" href="LiveRangeEdit_8cpp_source.html#l00413">llvm::LiveRangeEdit::calculateRegClassAndHint()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00344">canFoldCopy()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00307">canFoldIntoCSel()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00371">llvm::AArch64InstrInfo::canInsertSelect()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l00592">llvm::PPCInstrInfo::canInsertSelect()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l03173">llvm::X86InstrInfo::canInsertSelect()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00047">constrainRegClass()</a>, <a class="el" href="SystemZInstrInfo_8cpp_source.html#l00674">llvm::SystemZInstrInfo::convertToThreeAddress()</a>, <a class="el" href="CalcSpillWeights_8cpp_source.html#l00044">copyHint()</a>, <a class="el" href="NVPTXInstrInfo_8cpp_source.html#l00035">llvm::NVPTXInstrInfo::copyPhysReg()</a>, <a class="el" href="LiveRangeEdit_8cpp_source.html#l00034">llvm::LiveRangeEdit::createEmptyIntervalFrom()</a>, <a class="el" href="LiveRangeEdit_8cpp_source.html#l00043">llvm::LiveRangeEdit::createFrom()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l07006">llvm::PPCTargetLowering::emitEHSjLjSetJmp()</a>, <a class="el" href="SparcISelLowering_8cpp_source.html#l02967">llvm::SparcTargetLowering::expandAtomicRMW()</a>, <a class="el" href="FastISel_8cpp_source.html#l01940">llvm::FastISel::fastEmitInst_extractsubreg()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02606">llvm::ARMBaseInstrInfo::FoldImmediate()</a>, <a class="el" href="SystemZInstrInfo_8cpp_source.html#l00747">llvm::SystemZInstrInfo::foldMemoryOperandImpl()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00386">foldPatchpoint()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l00275">GetCostForDef()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00396">getMaxLaneMaskForVReg()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l00109">llvm::PPCInstrInfo::getOperandLatency()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01302">llvm::SIInstrInfo::getOpRegClass()</a>, <a class="el" href="MipsOptimizePICCall_8cpp_source.html#l00118">getRegTy()</a>, <a class="el" href="NVPTXAsmPrinter_8cpp_source.html#l00535">llvm::NVPTXAsmPrinter::getVirtualRegisterName()</a>, <a class="el" href="SIFixSGPRCopies_8cpp_source.html#l00118">hasVGPROperands()</a>, <a class="el" href="MachineSSAUpdater_8cpp_source.html#l00052">llvm::MachineSSAUpdater::Initialize()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l03209">llvm::X86InstrInfo::insertSelect()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00110">isFPR64()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00101">isGPR64()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01446">llvm::SIInstrInfo::isOperandLegal()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l04699">isPartialRegisterLoad()</a>, <a class="el" href="SIShrinkInstructions_8cpp_source.html#l00074">isVGPR()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01497">llvm::SIInstrInfo::legalizeOperands()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01954">llvm::SIInstrInfo::moveToVALU()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l03786">llvm::X86InstrInfo::optimizeCompareInstr()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01840">llvm::ARMBaseInstrInfo::optimizeSelect()</a>, <a class="el" href="VirtRegMap_8cpp_source.html#l00120">llvm::VirtRegMap::print()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01532">llvm::MachineInstr::print()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00994">llvm::PSetIterator::PSetIterator()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00064">recomputeRegClass()</a>, <a class="el" href="SelectionDAGISel_8cpp_source.html#l00410">llvm::SelectionDAGISel::runOnMachineFunction()</a>, <a class="el" href="RegisterCoalescer_8cpp_source.html#l00273">llvm::CoalescerPair::setRegisters()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00705">UpdateOperandRegClass()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l01069">llvm::SIInstrInfo::usesConstantBus()</a>.</p>

</div>
</div>
<a class="anchor" id="a7601a4f2f42c043d01b6921b2b3b00b0"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1BitVector.html">BitVector</a>&amp; llvm::MachineRegisterInfo::getReservedRegs </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>getReservedRegs - Returns a reference to the frozen set of reserved registers. This method should always be preferred to calling TRI::getReservedRegs() when possible. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00719">719</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00705">reservedRegsFrozen()</a>.</p>

<p>Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00731">isReserved()</a>, and <a class="el" href="RegisterClassInfo_8cpp_source.html#l00035">llvm::RegisterClassInfo::runOnMachineFunction()</a>.</p>

</div>
</div>
<a class="anchor" id="a0b7aa7f27b6bc25e4b5a180ad95c4988"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::MachineRegisterInfo::getSimpleHint </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>getSimpleHint - Return the preferred register allocation hint, or 0 if a standard simple hint (<a class="el" href="classllvm_1_1Type.html">Type</a> == 0) is not set. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00626">626</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>References <a class="el" href="MachineRegisterInfo_8h_source.html#l00620">getRegAllocationHint()</a>, and <a class="el" href="AArch64CollectLOH_8cpp.html#ad8a36316b060bb8da08ad49a4a1b421e">Hint()</a>.</p>

<p>Referenced by <a class="el" href="VirtRegMap_8cpp_source.html#l00084">llvm::VirtRegMap::hasPreferredPhys()</a>.</p>

</div>
</div>
<a class="anchor" id="a2356140507d825b629c3866b8c75b3ab"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a>* llvm::MachineRegisterInfo::getTargetRegisterInfo </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00131">131</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="LiveRangeCalc_8cpp_source.html#l00056">llvm::LiveRangeCalc::calculate()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00047">constrainRegClass()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00411">freezeReservedRegs()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00741">isAllocatable()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00417">isConstantPhysReg()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00647">isPhysRegUsed()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00026">MachineRegisterInfo()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01532">llvm::MachineInstr::print()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00994">llvm::PSetIterator::PSetIterator()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00064">recomputeRegClass()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00284">replaceRegWith()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00679">setPhysRegUnused()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00665">setPhysRegUsed()</a>, <a class="el" href="ARMBaseRegisterInfo_8cpp_source.html#l00780">llvm::ARMBaseRegisterInfo::shouldCoalesce()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01989">llvm::tryFoldSPUpdateIntoPushPop()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00121">verifyUseList()</a>, and <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00159">verifyUseLists()</a>.</p>

</div>
</div>
<a class="anchor" id="a3a8e37a5bdd95e6bc921cc0855a3dbf1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * MachineRegisterInfo::getUniqueVRegDef </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>getUniqueVRegDef - Return the unique machine instr that defines the specified virtual register or null if none is found. If there are multiple definitions or no definition, return null. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00315">315</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineRegisterInfo_8h_source.html#l00384">def_empty()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00353">def_instr_begin()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00356">def_instr_end()</a>, and <a class="el" href="MD5_8cpp_source.html#l00054">I</a>.</p>

<p>Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02440">canCombineWithMUL()</a>, <a class="el" href="SIShrinkInstructions_8cpp_source.html#l00120">foldImmediates()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02590">genMadd()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02641">genMaddR()</a>, <a class="el" href="SystemZInstrInfo_8cpp_source.html#l00418">getDef()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00827">llvm::AArch64InstrInfo::optimizeCompareInstr()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l01318">llvm::PPCInstrInfo::optimizeCompareInstr()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02359">llvm::ARMBaseInstrInfo::optimizeCompareInstr()</a>, and <a class="el" href="X86InstrInfo_8cpp_source.html#l03786">llvm::X86InstrInfo::optimizeCompareInstr()</a>.</p>

</div>
</div>
<a class="anchor" id="abf69f92f1977440a4e443a26baeb73c0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * MachineRegisterInfo::getVRegDef </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>getVRegDef - Return the machine instr that defines the specified virtual register or null if none is found. This assumes that the code is in SSA form, so there should only be one definition. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00304">304</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00946">llvm::MachineRegisterInfo::defusechain_instr_iterator&lt; Uses, Defs, SkipDebug, ByOperand, ByInstr, ByBundle &gt;::atEnd()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00353">def_instr_begin()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00356">def_instr_end()</a>, and <a class="el" href="MD5_8cpp_source.html#l00054">I</a>.</p>

<p>Referenced by <a class="el" href="HexagonNewValueJump_8cpp_source.html#l00213">canCompareBeNewValueJump()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00307">canFoldIntoCSel()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01781">canFoldIntoMOVCC()</a>, <a class="el" href="R600ISelLowering_8cpp_source.html#l00194">llvm::R600TargetLowering::EmitInstrWithCustomInserter()</a>, <a class="el" href="LiveVariables_8cpp_source.html#l00130">llvm::LiveVariables::HandleVirtRegUse()</a>, <a class="el" href="LiveVariables_8cpp_source.html#l00719">llvm::LiveVariables::VarInfo::isLiveIn()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l01926">MatchingStackOffset()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02885">llvm::AArch64InstrInfo::optimizeCondBranch()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l04077">llvm::X86InstrInfo::optimizeLoadInstr()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01431">llvm::ARMBaseInstrInfo::produceSameValue()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00294">removeCopies()</a>, <a class="el" href="SelectionDAGISel_8cpp_source.html#l00410">llvm::SelectionDAGISel::runOnMachineFunction()</a>, <a class="el" href="LiveVariables_8cpp_source.html#l00619">llvm::LiveVariables::runOnMachineFunction()</a>, and <a class="el" href="MachineSSAUpdater_8cpp_source.html#l00323">llvm::SSAUpdaterTraits&lt; MachineSSAUpdater &gt;::ValueIsPHI()</a>.</p>

</div>
</div>
<a class="anchor" id="adac1aac8509b299918a6cae29ead3cdb"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::MachineRegisterInfo::hasOneDef </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>hasOneDef - Return true if there is exactly one instruction defining the specified register. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00388">388</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>References <a class="el" href="MachineRegisterInfo_8h_source.html#l00340">def_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00343">def_end()</a>.</p>

<p>Referenced by <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00375">llvm::ScheduleDAGInstrs::addVRegDefDeps()</a>.</p>

</div>
</div>
<a class="anchor" id="a8be4959abd44b6fbd158dba0d7c315bc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> MachineRegisterInfo::hasOneNonDBGUse </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>hasOneNonDBGUse - Return true if there is exactly one non-Debug instruction using the specified register. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00323">323</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineRegisterInfo_8h_source.html#l00457">use_nodbg_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00460">use_nodbg_end()</a>.</p>

<p>Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02440">canCombineWithMUL()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01781">canFoldIntoMOVCC()</a>, <a class="el" href="TwoAddressInstructionPass_8cpp_source.html#l00452">findOnlyInterestingUse()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l01000">llvm::PPCInstrInfo::FoldImmediate()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02606">llvm::ARMBaseInstrInfo::FoldImmediate()</a>, and <a class="el" href="MachineLICM_8cpp_source.html#l00777">isOperandKill()</a>.</p>

</div>
</div>
<a class="anchor" id="a8b43b880d693311e4375195ab5a95596"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::MachineRegisterInfo::hasOneUse </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>hasOneUse - Return true if there is exactly one instruction using the specified register. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00446">446</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>References <a class="el" href="MachineRegisterInfo_8h_source.html#l00398">use_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00401">use_end()</a>.</p>

<p>Referenced by <a class="el" href="TwoAddressInstructionPass_8cpp_source.html#l00402">isKilled()</a>, and <a class="el" href="FastISel_8cpp_source.html#l02031">llvm::FastISel::tryToFoldLoad()</a>.</p>

</div>
</div>
<a class="anchor" id="a721b3ae1a20e295cc4f1143958ad3884"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::MachineRegisterInfo::invalidateLiveness </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>invalidateLiveness - Indicates that register liveness is no longer being tracked accurately.</p>
<p>This should be called by late passes that invalidate the liveness information. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00183">183</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="BranchFolding_8cpp_source.html#l00188">llvm::BranchFolder::OptimizeFunction()</a>.</p>

</div>
</div>
<a class="anchor" id="a017c4ebe5112a2521ee37dfe1e78236c"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::MachineRegisterInfo::isAllocatable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>PhysReg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>isAllocatable - Returns true when PhysReg belongs to an allocatable register class and it hasn't been reserved.</p>
<p>Allocatable registers may show up in the allocation order of some virtual register, so a register allocator needs to track its liveness and availability. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00741">741</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>References <a class="el" href="MachineRegisterInfo_8h_source.html#l00131">getTargetRegisterInfo()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00334">llvm::TargetRegisterInfo::isInAllocatableClass()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00731">isReserved()</a>.</p>

<p>Referenced by <a class="el" href="CriticalAntiDepBreaker_8cpp_source.html#l00423">llvm::CriticalAntiDepBreaker::BreakAntiDependencies()</a>, <a class="el" href="AggressiveAntiDepBreaker_8cpp_source.html#l00715">llvm::AggressiveAntiDepBreaker::BreakAntiDependencies()</a>, <a class="el" href="CalcSpillWeights_8cpp_source.html#l00096">llvm::VirtRegAuxInfo::calculateSpillWeightAndHint()</a>, and <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00417">isConstantPhysReg()</a>.</p>

</div>
</div>
<a class="anchor" id="a9d7134fb4c7b07bd2fab941063bea585"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> MachineRegisterInfo::isConstantPhysReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>PhysReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>isConstantPhysReg - Returns true if PhysReg is unallocatable and constant throughout the function. It is safe to move instructions that read such a physreg. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00417">417</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00384">def_empty()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00131">getTargetRegisterInfo()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00741">isAllocatable()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00284">llvm::TargetRegisterInfo::isPhysicalRegister()</a>, and <a class="el" href="MCRegisterInfo_8h_source.html#l00655">llvm::MCRegAliasIterator::isValid()</a>.</p>

</div>
</div>
<a class="anchor" id="a5e4b09e8d0f31b43fd5a912ed288bccb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> MachineRegisterInfo::isLiveIn </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00339">339</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p>References <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00760">livein_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00761">livein_end()</a>.</p>

<p>Referenced by <a class="el" href="X86FrameLowering_8cpp_source.html#l01718">llvm::X86FrameLowering::adjustForHiPEPrologue()</a>, <a class="el" href="X86FrameLowering_8cpp_source.html#l01468">llvm::X86FrameLowering::adjustForSegmentedStacks()</a>, <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l02473">llvm::AMDGPUTargetLowering::CreateLiveInRegister()</a>, <a class="el" href="AArch64FrameLowering_8cpp_source.html#l00622">getPrologueDeath()</a>, and <a class="el" href="Thumb1FrameLowering_8cpp_source.html#l00461">llvm::Thumb1FrameLowering::spillCalleeSavedRegisters()</a>.</p>

</div>
</div>
<a class="anchor" id="abe3c98b9803fa6a21eca279173c27b12"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::MachineRegisterInfo::isPhysRegUsed </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>isPhysRegUsed - Return true if the specified register is used in this function. Also check for clobbered aliases and registers clobbered by function calls with register mask operands.</p>
<p>This only works after register allocation. It is primarily used by PrologEpilogInserter to determine which callee-saved registers need spilling. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00647">647</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>References <a class="el" href="MachineRegisterInfo_8h_source.html#l00131">getTargetRegisterInfo()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00220">llvm::MCRegisterInfo::DiffListIterator::isValid()</a>, and <a class="el" href="BitVector_8h_source.html#l00339">llvm::BitVector::test()</a>.</p>

<p>Referenced by <a class="el" href="ARMFrameLowering_8cpp_source.html#l01465">checkNumAlignedDPRCS2Regs()</a>, <a class="el" href="Thumb1FrameLowering_8cpp_source.html#l00325">llvm::Thumb1FrameLowering::emitEpilogue()</a>, <a class="el" href="ARMFrameLowering_8cpp_source.html#l00729">llvm::ARMFrameLowering::emitEpilogue()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00467">llvm::SIRegisterInfo::findUnusedRegister()</a>, <a class="el" href="PPCFrameLowering_8cpp_source.html#l00255">HandleVRSaveUpdate()</a>, <a class="el" href="SystemZFrameLowering_8cpp_source.html#l00065">llvm::SystemZFrameLowering::processFunctionBeforeCalleeSavedScan()</a>, <a class="el" href="PPCFrameLowering_8cpp_source.html#l01126">llvm::PPCFrameLowering::processFunctionBeforeCalleeSavedScan()</a>, <a class="el" href="XCoreFrameLowering_8cpp_source.html#l00531">llvm::XCoreFrameLowering::processFunctionBeforeCalleeSavedScan()</a>, <a class="el" href="ARMFrameLowering_8cpp_source.html#l01515">llvm::ARMFrameLowering::processFunctionBeforeCalleeSavedScan()</a>, and <a class="el" href="SparcFrameLowering_8cpp_source.html#l00191">verifyLeafProcRegUse()</a>.</p>

</div>
</div>
<a class="anchor" id="a008f499ae277e4936b5b897ddb4bcb7e"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::MachineRegisterInfo::isReserved </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>PhysReg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>isReserved - Returns true when PhysReg is a reserved register.</p>
<p>Reserved registers may belong to an allocatable register class, but the target has explicitly requested that they are not used. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00731">731</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>References <a class="el" href="MachineRegisterInfo_8h_source.html#l00719">getReservedRegs()</a>, and <a class="el" href="BitVector_8h_source.html#l00339">llvm::BitVector::test()</a>.</p>

<p>Referenced by <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l01115">llvm::ScheduleDAGInstrs::fixupKills()</a>, <a class="el" href="ARMBaseRegisterInfo_8cpp_source.html#l00217">llvm::ARMBaseRegisterInfo::getRegAllocationHints()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00265">llvm::TargetRegisterInfo::getRegAllocationHints()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00741">isAllocatable()</a>, and <a class="el" href="ARMFrameLowering_8cpp_source.html#l01515">llvm::ARMFrameLowering::processFunctionBeforeCalleeSavedScan()</a>.</p>

</div>
</div>
<a class="anchor" id="a506447dd6402590e58fe1492fa824c01"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::MachineRegisterInfo::isSSA </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00163">163</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="SIShrinkInstructions_8cpp_source.html#l00120">foldImmediates()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00337">llvm::MachineFunction::print()</a>, and <a class="el" href="LiveVariables_8cpp_source.html#l00619">llvm::LiveVariables::runOnMachineFunction()</a>.</p>

</div>
</div>
<a class="anchor" id="a035f850aa2492716906dbb0610e98c90"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::MachineRegisterInfo::leaveSSA </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00166">166</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="adb8e83c4e03a80fa7d24357b522e25ff"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a80b58d5afb19164c6199077bf8f8ea1a">livein_iterator</a> llvm::MachineRegisterInfo::livein_begin </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00760">760</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="X86VZeroUpper_8cpp_source.html#l00108">checkFnHasLiveInYmm()</a>, <a class="el" href="AMDGPUInstrInfo_8cpp_source.html#l00276">llvm::AMDGPUInstrInfo::getIndirectIndexBegin()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00348">getLiveInPhysReg()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00357">getLiveInVirtReg()</a>, <a class="el" href="PPCFrameLowering_8cpp_source.html#l00255">HandleVRSaveUpdate()</a>, <a class="el" href="X86FrameLowering_8cpp_source.html#l00319">isEAXLiveIn()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00339">isLiveIn()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00337">llvm::MachineFunction::print()</a>, and <a class="el" href="SelectionDAGISel_8cpp_source.html#l00410">llvm::SelectionDAGISel::runOnMachineFunction()</a>.</p>

</div>
</div>
<a class="anchor" id="afc3fbc2c69e7a73deb6dcaa7081cf558"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::MachineRegisterInfo::livein_empty </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00762">762</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="AMDGPUInstrInfo_8cpp_source.html#l00276">llvm::AMDGPUInstrInfo::getIndirectIndexBegin()</a>, and <a class="el" href="MachineFunction_8cpp_source.html#l00337">llvm::MachineFunction::print()</a>.</p>

</div>
</div>
<a class="anchor" id="a0e18d247091e29fe2c2c3f5bd59843fb"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a80b58d5afb19164c6199077bf8f8ea1a">livein_iterator</a> llvm::MachineRegisterInfo::livein_end </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00761">761</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="X86VZeroUpper_8cpp_source.html#l00108">checkFnHasLiveInYmm()</a>, <a class="el" href="AMDGPUInstrInfo_8cpp_source.html#l00276">llvm::AMDGPUInstrInfo::getIndirectIndexBegin()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00348">getLiveInPhysReg()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00357">getLiveInVirtReg()</a>, <a class="el" href="PPCFrameLowering_8cpp_source.html#l00255">HandleVRSaveUpdate()</a>, <a class="el" href="X86FrameLowering_8cpp_source.html#l00319">isEAXLiveIn()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00339">isLiveIn()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00337">llvm::MachineFunction::print()</a>, and <a class="el" href="SelectionDAGISel_8cpp_source.html#l00410">llvm::SelectionDAGISel::runOnMachineFunction()</a>.</p>

</div>
</div>
<a class="anchor" id="aca2889f06819a18c5bc57aba62e121dd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MachineRegisterInfo::markUsesInDebugValueAsUndef </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>markUsesInDebugValueAsUndef - Mark every DBG_VALUE referencing the specified register as undefined which causes the DBG_VALUE to be deleted during <a class="el" href="classllvm_1_1LiveDebugVariables.html">LiveDebugVariables</a> analysis. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00433">433</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineInstr_8h_source.html#l00286">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, <a class="el" href="MachineInstr_8h_source.html#l00752">llvm::MachineInstr::isDebugValue()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00049">llvm::MachineOperand::setReg()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00411">use_instr_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00414">use_instr_end()</a>.</p>

<p>Referenced by <a class="el" href="MachineInstr_8cpp_source.html#l00920">llvm::MachineInstr::eraseFromParentAndMarkDBGValuesForRemoval()</a>.</p>

</div>
</div>
<a class="anchor" id="a557ce2bfb3c946e43d65d750b2537987"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MachineRegisterInfo::moveOperands </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *&#160;</td>
          <td class="paramname"><em>Dst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *&#160;</td>
          <td class="paramname"><em>Src</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>NumOps</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Move NumOps operands from Src to Dst, updating use-def lists as needed.</p>
<p>The Dst range is assumed to be uninitialized memory. (Or it may contain operands that won't be destroyed, which is OK because the MO destructor is trivial anyway).</p>
<p>The Src and Dst ranges may overlap. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00237">237</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="MachineOperand_8h_source.html#l00264">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00227">llvm::MachineOperand::isReg()</a>, and <a class="el" href="classllvm_1_1MachineOperand.html#a39d692ae880944b8211b1f260130c111">llvm::MachineOperand::Reg</a>.</p>

</div>
</div>
<a class="anchor" id="a2ad947cc307feb5c01e3c23b28f9fb1f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> MachineRegisterInfo::recomputeRegClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetMachine.html">TargetMachine</a> &amp;&#160;</td>
          <td class="paramname"><em>TM</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>recomputeRegClass - Try to find a legal super-class of Reg's register class that still satisfies the constraints from the instructions using Reg. Returns true if Reg was upgraded.</p>
<p>This method can be used after constraints have been removed from a virtual register, for example after removing instructions or splitting the live range. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00064">64</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p>References <a class="el" href="TargetSubtargetInfo_8h_source.html#l00066">llvm::TargetSubtargetInfo::getInstrInfo()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00626">llvm::TargetRegisterInfo::getLargestLegalSuperClass()</a>, <a class="el" href="MachineInstr_8h_source.html#l00286">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00569">getRegClass()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01107">llvm::MachineInstr::getRegClassConstraintEffect()</a>, <a class="el" href="Target_2TargetMachine_8h_source.html#l00100">llvm::TargetMachine::getSubtargetImpl()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00131">getTargetRegisterInfo()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00197">llvm::AArch64CC::MI</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00290">reg_nodbg_operands()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00041">setRegClass()</a>, and <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00114">TII</a>.</p>

<p>Referenced by <a class="el" href="LiveRangeEdit_8cpp_source.html#l00413">llvm::LiveRangeEdit::calculateRegClassAndHint()</a>.</p>

</div>
</div>
<a class="anchor" id="adfeaea4e5c82dea47ff9aa1f8367104c"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a28e38d1205413931f2c42e2dec7caafb">reg_iterator</a> llvm::MachineRegisterInfo::reg_begin </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00232">232</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="LiveInterval_8cpp_source.html#l01172">llvm::ConnectedVNInfoEqClasses::Distribute()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00276">reg_empty()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00237">reg_operands()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00284">replaceRegWith()</a>, and <a class="el" href="FastISel_8cpp_source.html#l02031">llvm::FastISel::tryToFoldLoad()</a>.</p>

</div>
</div>
<a class="anchor" id="ae7fec3bc29d4eb6c1a55729585662e13"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a285e3b676f381da995269d05cbf6b4aa">reg_bundle_iterator</a> llvm::MachineRegisterInfo::reg_bundle_begin </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00262">262</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00269">reg_bundles()</a>.</p>

</div>
</div>
<a class="anchor" id="ab05bea8bf7513acba82ca339c74de2de"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a285e3b676f381da995269d05cbf6b4aa">reg_bundle_iterator</a> llvm::MachineRegisterInfo::reg_bundle_end </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00265">265</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00269">reg_bundles()</a>.</p>

</div>
</div>
<a class="anchor" id="af9ce423361f6d455d7488666c9cb2b35"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a88d5a97aa1a3b1dfe45beb6d309549c0">reg_bundle_nodbg_iterator</a> llvm::MachineRegisterInfo::reg_bundle_nodbg_begin </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00318">318</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00326">reg_nodbg_bundles()</a>.</p>

</div>
</div>
<a class="anchor" id="a94275a1edd38ff90ce524665a268d71e"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a88d5a97aa1a3b1dfe45beb6d309549c0">reg_bundle_nodbg_iterator</a> llvm::MachineRegisterInfo::reg_bundle_nodbg_end </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00321">321</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00326">reg_nodbg_bundles()</a>.</p>

</div>
</div>
<a class="anchor" id="aefd6234203063482cc4a1e605d43944d"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt;<a class="el" href="classllvm_1_1MachineRegisterInfo.html#a285e3b676f381da995269d05cbf6b4aa">reg_bundle_iterator</a>&gt; llvm::MachineRegisterInfo::reg_bundles </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00269">269</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>References <a class="el" href="MachineRegisterInfo_8h_source.html#l00262">reg_bundle_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00265">reg_bundle_end()</a>.</p>

</div>
</div>
<a class="anchor" id="ad9164d2a330b1f92627fd5fc66fb00af"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::MachineRegisterInfo::reg_empty </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>reg_empty - Return true if there are no instructions using or defining the specified register (it may be live-in). </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00276">276</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>References <a class="el" href="MachineRegisterInfo_8h_source.html#l00232">reg_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00235">reg_end()</a>.</p>

</div>
</div>
<a class="anchor" id="a1d8edf72c1d3e14e4d2396b98e07ad72"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a28e38d1205413931f2c42e2dec7caafb">reg_iterator</a> llvm::MachineRegisterInfo::reg_end </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00235">235</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="LiveInterval_8cpp_source.html#l01172">llvm::ConnectedVNInfoEqClasses::Distribute()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00276">reg_empty()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00237">reg_operands()</a>, and <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00284">replaceRegWith()</a>.</p>

</div>
</div>
<a class="anchor" id="aa6edbec96fae61bd020d36bcbf5aa1bb"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#acfd82fed0bfd64acef3dacfcb9bed147">reg_instr_iterator</a> llvm::MachineRegisterInfo::reg_instr_begin </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00245">245</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="RegAllocBase_8cpp_source.html#l00083">llvm::RegAllocBase::allocatePhysRegs()</a>, <a class="el" href="CalcSpillWeights_8cpp_source.html#l00096">llvm::VirtRegAuxInfo::calculateSpillWeightAndHint()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00253">reg_instructions()</a>, <a class="el" href="LiveIntervalAnalysis_8cpp_source.html#l00390">llvm::LiveIntervals::shrinkToUses()</a>, and <a class="el" href="X86FrameLowering_8cpp_source.html#l00366">usesTheStack()</a>.</p>

</div>
</div>
<a class="anchor" id="a45911f3aacb9b7ea62d1fa8fc8180039"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#acfd82fed0bfd64acef3dacfcb9bed147">reg_instr_iterator</a> llvm::MachineRegisterInfo::reg_instr_end </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00248">248</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="RegAllocBase_8cpp_source.html#l00083">llvm::RegAllocBase::allocatePhysRegs()</a>, <a class="el" href="CalcSpillWeights_8cpp_source.html#l00096">llvm::VirtRegAuxInfo::calculateSpillWeightAndHint()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00253">reg_instructions()</a>, <a class="el" href="LiveIntervalAnalysis_8cpp_source.html#l00390">llvm::LiveIntervals::shrinkToUses()</a>, and <a class="el" href="X86FrameLowering_8cpp_source.html#l00366">usesTheStack()</a>.</p>

</div>
</div>
<a class="anchor" id="af03f99b905030a0d2ed2b731345308dc"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a2284f8da6a5a1880a11a271a3531fd11">reg_instr_nodbg_iterator</a> llvm::MachineRegisterInfo::reg_instr_nodbg_begin </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00300">300</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00308">reg_nodbg_instructions()</a>.</p>

</div>
</div>
<a class="anchor" id="a29a1144eb9d753b6b682a933aa3f8f9f"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a2284f8da6a5a1880a11a271a3531fd11">reg_instr_nodbg_iterator</a> llvm::MachineRegisterInfo::reg_instr_nodbg_end </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00303">303</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00308">reg_nodbg_instructions()</a>.</p>

</div>
</div>
<a class="anchor" id="a6fe0f62aad4e0fe8505e59d160ecfb77"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt;<a class="el" href="classllvm_1_1MachineRegisterInfo.html#acfd82fed0bfd64acef3dacfcb9bed147">reg_instr_iterator</a>&gt; llvm::MachineRegisterInfo::reg_instructions </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00253">253</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>References <a class="el" href="MachineRegisterInfo_8h_source.html#l00245">reg_instr_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00248">reg_instr_end()</a>.</p>

<p>Referenced by <a class="el" href="PHIEliminationUtils_8cpp_source.html#l00022">llvm::findPHICopyInsertPoint()</a>.</p>

</div>
</div>
<a class="anchor" id="a5ccf3c33d602c228a2d76b31c732628d"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ab4117eefba8533b8dfdf642f35aec787">reg_nodbg_iterator</a> llvm::MachineRegisterInfo::reg_nodbg_begin </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00282">282</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00333">reg_nodbg_empty()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00290">reg_nodbg_operands()</a>.</p>

</div>
</div>
<a class="anchor" id="a37f1637f079360f30f52f729c6e9be58"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt;<a class="el" href="classllvm_1_1MachineRegisterInfo.html#a88d5a97aa1a3b1dfe45beb6d309549c0">reg_bundle_nodbg_iterator</a>&gt; llvm::MachineRegisterInfo::reg_nodbg_bundles </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00326">326</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>References <a class="el" href="MachineRegisterInfo_8h_source.html#l00318">reg_bundle_nodbg_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00321">reg_bundle_nodbg_end()</a>.</p>

</div>
</div>
<a class="anchor" id="ab81d87ea1face18fab38091303d87d2a"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::MachineRegisterInfo::reg_nodbg_empty </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>reg_nodbg_empty - Return true if the only instructions using or defining Reg are Debug instructions. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00333">333</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>References <a class="el" href="MachineRegisterInfo_8h_source.html#l00282">reg_nodbg_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00285">reg_nodbg_end()</a>.</p>

<p>Referenced by <a class="el" href="LiveIntervalAnalysis_8cpp_source.html#l00625">llvm::LiveIntervals::addKillFlags()</a>, and <a class="el" href="RegAllocBase_8cpp_source.html#l00083">llvm::RegAllocBase::allocatePhysRegs()</a>.</p>

</div>
</div>
<a class="anchor" id="a728707da8d5c6832316ff91231f3c2ef"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#ab4117eefba8533b8dfdf642f35aec787">reg_nodbg_iterator</a> llvm::MachineRegisterInfo::reg_nodbg_end </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00285">285</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00333">reg_nodbg_empty()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00290">reg_nodbg_operands()</a>.</p>

</div>
</div>
<a class="anchor" id="ad4d74145bff4e6032e418d960ff36aff"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt;<a class="el" href="classllvm_1_1MachineRegisterInfo.html#a2284f8da6a5a1880a11a271a3531fd11">reg_instr_nodbg_iterator</a>&gt; llvm::MachineRegisterInfo::reg_nodbg_instructions </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00308">308</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>References <a class="el" href="MachineRegisterInfo_8h_source.html#l00300">reg_instr_nodbg_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00303">reg_instr_nodbg_end()</a>.</p>

</div>
</div>
<a class="anchor" id="af8592976b8784e984c597e1ba2f24d78"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt;<a class="el" href="classllvm_1_1MachineRegisterInfo.html#ab4117eefba8533b8dfdf642f35aec787">reg_nodbg_iterator</a>&gt; llvm::MachineRegisterInfo::reg_nodbg_operands </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00290">290</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>References <a class="el" href="MachineRegisterInfo_8h_source.html#l00282">reg_nodbg_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00285">reg_nodbg_end()</a>.</p>

<p>Referenced by <a class="el" href="LiveRangeCalc_8cpp_source.html#l00056">llvm::LiveRangeCalc::calculate()</a>, and <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00064">recomputeRegClass()</a>.</p>

</div>
</div>
<a class="anchor" id="a390895edd6f21cf4138dcb8d0ffa7895"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt;<a class="el" href="classllvm_1_1MachineRegisterInfo.html#a28e38d1205413931f2c42e2dec7caafb">reg_iterator</a>&gt; llvm::MachineRegisterInfo::reg_operands </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00237">237</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>References <a class="el" href="MachineRegisterInfo_8h_source.html#l00232">reg_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00235">reg_end()</a>.</p>

<p>Referenced by <a class="el" href="LiveIntervalAnalysis_8cpp_source.html#l00475">llvm::LiveIntervals::shrinkToUses()</a>, and <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00121">verifyUseList()</a>.</p>

</div>
</div>
<a class="anchor" id="aea6bca2d194dea4aa5634cf5c394ebdc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MachineRegisterInfo::removeRegOperandFromUseList </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *&#160;</td>
          <td class="paramname"><em>MO</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Remove MO from its use-def list. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00208">208</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="MachineOperand_8h_source.html#l00264">llvm::MachineOperand::getReg()</a>, and <a class="el" href="classllvm_1_1MachineOperand.html#a39d692ae880944b8211b1f260130c111">llvm::MachineOperand::Reg</a>.</p>

<p>Referenced by <a class="el" href="MachineInstr_8cpp_source.html#l00147">llvm::MachineOperand::ChangeToRegister()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00786">llvm::MachineInstr::RemoveOperand()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00091">llvm::MachineOperand::setIsDef()</a>, and <a class="el" href="MachineInstr_8cpp_source.html#l00049">llvm::MachineOperand::setReg()</a>.</p>

</div>
</div>
<a class="anchor" id="a0eb653bae4f5a11b4b19a6247fd0021c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MachineRegisterInfo::replaceRegWith </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>FromReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>ToReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>replaceRegWith - Replace all instances of FromReg with ToReg in the machine function. This is like llvm-level X-&gt;replaceAllUsesWith(Y), except that it also changes any definitions of the register as well.</p>
<p>Note that it is usually necessary to first constrain ToReg's register class to match the FromReg constraints using:</p>
<p>constrainRegClass(ToReg, getRegClass(FromReg))</p>
<p>That function will return NULL if the virtual registers have incompatible constraints.</p>
<p>Note that if ToReg is a physical register the function will replace and apply sub registers to ToReg in order to obtain a final/proper physical register.</p>
<p>replaceRegWith - Replace all instances of FromReg with ToReg in the machine function. This is like llvm-level X-&gt;replaceAllUsesWith(Y), except that it also changes any definitions of the register as well. If ToReg is a physical register we apply the sub register to obtain the final/proper physical register. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00284">284</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00131">getTargetRegisterInfo()</a>, <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00284">llvm::TargetRegisterInfo::isPhysicalRegister()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00232">reg_begin()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00235">reg_end()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00049">llvm::MachineOperand::setReg()</a>, and <a class="el" href="MachineInstr_8cpp_source.html#l00079">llvm::MachineOperand::substPhysReg()</a>.</p>

<p>Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l01854">llvm::SIInstrInfo::moveSMRDToVALU()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01954">llvm::SIInstrInfo::moveToVALU()</a>, and <a class="el" href="SelectionDAGISel_8cpp_source.html#l00410">llvm::SelectionDAGISel::runOnMachineFunction()</a>.</p>

</div>
</div>
<a class="anchor" id="a3d8676cfdbb137a8492c020c50bae218"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::MachineRegisterInfo::reservedRegsFrozen </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>reservedRegsFrozen - Returns true after <a class="el" href="classllvm_1_1MachineRegisterInfo.html#ad32d5b4fe86449641427a131c27c03f7">freezeReservedRegs()</a> was called to ensure the set of reserved registers stays constant. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00705">705</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>References <a class="el" href="BitVector_8h_source.html#l00112">llvm::BitVector::empty()</a>.</p>

<p>Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00712">canReserveReg()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00719">getReservedRegs()</a>.</p>

</div>
</div>
<a class="anchor" id="a6208e23829aa84a5e95a1034c68c2fd6"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::MachineRegisterInfo::resetDelegate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo_1_1Delegate.html">Delegate</a> *&#160;</td>
          <td class="paramname"><em>delegate</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00135">135</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>.</p>

<p>Referenced by <a class="el" href="LiveRangeEdit_8h_source.html#l00125">llvm::LiveRangeEdit::~LiveRangeEdit()</a>.</p>

</div>
</div>
<a class="anchor" id="a8d788d22cfaad654abf383f817e12add"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::MachineRegisterInfo::setDelegate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo_1_1Delegate.html">Delegate</a> *&#160;</td>
          <td class="paramname"><em>delegate</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00144">144</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>.</p>

<p>Referenced by <a class="el" href="LiveRangeEdit_8h_source.html#l00115">llvm::LiveRangeEdit::LiveRangeEdit()</a>.</p>

</div>
</div>
<a class="anchor" id="a22fda1d7656257f4d73bdd3ad5341474"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::MachineRegisterInfo::setPhysRegUnused </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>setPhysRegUnused - Mark the specified register unused in this function. This should only be called during and after register allocation. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00679">679</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>References <a class="el" href="MachineRegisterInfo_8h_source.html#l00131">getTargetRegisterInfo()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00220">llvm::MCRegisterInfo::DiffListIterator::isValid()</a>, and <a class="el" href="BitVector_8h_source.html#l00276">llvm::BitVector::reset()</a>.</p>

<p>Referenced by <a class="el" href="PPCFrameLowering_8cpp_source.html#l01126">llvm::PPCFrameLowering::processFunctionBeforeCalleeSavedScan()</a>, and <a class="el" href="XCoreFrameLowering_8cpp_source.html#l00531">llvm::XCoreFrameLowering::processFunctionBeforeCalleeSavedScan()</a>.</p>

</div>
</div>
<a class="anchor" id="a8102e337f77143271ef8ccd4ea2546b3"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::MachineRegisterInfo::setPhysRegUsed </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>setPhysRegUsed - Mark the specified register used in this function. This should only be called during and after register allocation. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00665">665</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>References <a class="el" href="MachineRegisterInfo_8h_source.html#l00131">getTargetRegisterInfo()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00220">llvm::MCRegisterInfo::DiffListIterator::isValid()</a>, and <a class="el" href="BitVector_8h_source.html#l00235">llvm::BitVector::set()</a>.</p>

<p>Referenced by <a class="el" href="X86FrameLowering_8cpp_source.html#l01468">llvm::X86FrameLowering::adjustForSegmentedStacks()</a>, <a class="el" href="LiveRegMatrix_8cpp_source.html#l00099">llvm::LiveRegMatrix::assign()</a>, <a class="el" href="ARMFrameLowering_8cpp_source.html#l01465">checkNumAlignedDPRCS2Regs()</a>, <a class="el" href="SIMachineFunctionInfo_8cpp_source.html#l00037">llvm::SIMachineFunctionInfo::getSpilledReg()</a>, <a class="el" href="SystemZFrameLowering_8cpp_source.html#l00065">llvm::SystemZFrameLowering::processFunctionBeforeCalleeSavedScan()</a>, <a class="el" href="MipsSEFrameLowering_8cpp_source.html#l00665">llvm::MipsSEFrameLowering::processFunctionBeforeCalleeSavedScan()</a>, <a class="el" href="Mips16FrameLowering_8cpp_source.html#l00174">llvm::Mips16FrameLowering::processFunctionBeforeCalleeSavedScan()</a>, <a class="el" href="X86FrameLowering_8cpp_source.html#l01386">llvm::X86FrameLowering::processFunctionBeforeCalleeSavedScan()</a>, and <a class="el" href="ARMFrameLowering_8cpp_source.html#l01515">llvm::ARMFrameLowering::processFunctionBeforeCalleeSavedScan()</a>.</p>

</div>
</div>
<a class="anchor" id="a84e2447414c8ad02b53135e85b26ebac"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::MachineRegisterInfo::setRegAllocationHint </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Type</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>PrefReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>setRegAllocationHint - Specify a register allocation hint for the specified virtual register. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00612">612</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>References <a class="el" href="COFFYAML_8cpp_source.html#l00318">Type</a>.</p>

<p>Referenced by <a class="el" href="CalcSpillWeights_8cpp_source.html#l00096">llvm::VirtRegAuxInfo::calculateSpillWeightAndHint()</a>, and <a class="el" href="ARMBaseRegisterInfo_8cpp_source.html#l00267">llvm::ARMBaseRegisterInfo::UpdateRegAllocHint()</a>.</p>

</div>
</div>
<a class="anchor" id="abc2f27ea446a79159a27f3fb39840847"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MachineRegisterInfo::setRegClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>setRegClass - Set the register class of the specified virtual register. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00041">41</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, and <a class="el" href="TargetRegisterInfo_8h_source.html#l00097">llvm::TargetRegisterClass::isAllocatable()</a>.</p>

<p>Referenced by <a class="el" href="SIISelLowering_8cpp_source.html#l01934">llvm::SITargetLowering::AdjustInstrPostInstrSelection()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00047">constrainRegClass()</a>, and <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00064">recomputeRegClass()</a>.</p>

</div>
</div>
<a class="anchor" id="a332a199272a80afabcfd9e79c9c97d00"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::MachineRegisterInfo::setRegUnitUsed </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegUnit</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Mark the specified register unit as used in this function. This should only be called during and after register allocation. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00659">659</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>References <a class="el" href="BitVector_8h_source.html#l00235">llvm::BitVector::set()</a>.</p>

</div>
</div>
<a class="anchor" id="aab02e22a5eb05431890303cdeb8d0479"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::MachineRegisterInfo::tracksLiveness </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>tracksLiveness - Returns true when tracking register liveness accurately.</p>
<p>While this flag is true, register liveness information in basic block live-in lists and machine instruction operands is accurate. This means it can be used to change the code in ways that affect the values in registers, for example by the register scavenger.</p>
<p>When this flag is false, liveness is no longer reliable. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00176">176</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="RegisterScavenging_8cpp_source.html#l00063">llvm::RegScavenger::enterBasicBlock()</a>, <a class="el" href="BranchFolding_8cpp_source.html#l00188">llvm::BranchFolder::OptimizeFunction()</a>, and <a class="el" href="MachineFunction_8cpp_source.html#l00337">llvm::MachineFunction::print()</a>.</p>

</div>
</div>
<a class="anchor" id="a9ca5638635e2993d1a6a802100bbdd08"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::MachineRegisterInfo::tracksSubRegLiveness </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00185">185</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="LiveIntervalAnalysis_8cpp_source.html#l00625">llvm::LiveIntervals::addKillFlags()</a>, and <a class="el" href="LiveRangeCalc_8cpp_source.html#l00056">llvm::LiveRangeCalc::calculate()</a>.</p>

</div>
</div>
<a class="anchor" id="a2f9819f230628888e3e68de292ecd602"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a7708cae9acd5d31606e279e7e4f55350">use_iterator</a> llvm::MachineRegisterInfo::use_begin </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00398">398</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00446">hasOneUse()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01954">llvm::SIInstrInfo::moveToVALU()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00442">use_empty()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00403">use_operands()</a>.</p>

</div>
</div>
<a class="anchor" id="a1ef09dce53fd9b98c2d4b6da1b0c3f55"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#af886b53642af05705b4739a09c0df060">use_bundle_iterator</a> llvm::MachineRegisterInfo::use_bundle_begin </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00428">428</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00435">use_bundles()</a>.</p>

</div>
</div>
<a class="anchor" id="a6d9cb3eb3b146477bb4a708a246607be"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#af886b53642af05705b4739a09c0df060">use_bundle_iterator</a> llvm::MachineRegisterInfo::use_bundle_end </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00431">431</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00435">use_bundles()</a>.</p>

</div>
</div>
<a class="anchor" id="a360189725a4982c6222dd6034cbd9c74"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a9b694a43b928e7332b7381abb258bdc4">use_bundle_nodbg_iterator</a> llvm::MachineRegisterInfo::use_bundle_nodbg_begin </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00493">493</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00501">use_nodbg_bundles()</a>.</p>

</div>
</div>
<a class="anchor" id="aacc6af82327a6f208f586e90cc48dbed"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a9b694a43b928e7332b7381abb258bdc4">use_bundle_nodbg_iterator</a> llvm::MachineRegisterInfo::use_bundle_nodbg_end </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00496">496</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00501">use_nodbg_bundles()</a>.</p>

</div>
</div>
<a class="anchor" id="a6185450abe7ac4e551006abfbe6b6898"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt;<a class="el" href="classllvm_1_1MachineRegisterInfo.html#af886b53642af05705b4739a09c0df060">use_bundle_iterator</a>&gt; llvm::MachineRegisterInfo::use_bundles </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00435">435</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>References <a class="el" href="MachineRegisterInfo_8h_source.html#l00428">use_bundle_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00431">use_bundle_end()</a>.</p>

</div>
</div>
<a class="anchor" id="a0be07e313486cf812c3bab6cfc1da620"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::MachineRegisterInfo::use_empty </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>use_empty - Return true if there are no instructions using the specified register. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00442">442</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>References <a class="el" href="MachineRegisterInfo_8h_source.html#l00398">use_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00401">use_end()</a>.</p>

<p>Referenced by <a class="el" href="R600ISelLowering_8cpp_source.html#l00194">llvm::R600TargetLowering::EmitInstrWithCustomInserter()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00367">EmitLiveInCopies()</a>, <a class="el" href="SIShrinkInstructions_8cpp_source.html#l00120">foldImmediates()</a>, <a class="el" href="FastISel_8cpp_source.html#l00133">llvm::FastISel::hasTrivialKill()</a>, and <a class="el" href="MachineInstr_8cpp_source.html#l01532">llvm::MachineInstr::print()</a>.</p>

</div>
</div>
<a class="anchor" id="ac8347c6938efe4d9a4426b92ef57851e"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a7708cae9acd5d31606e279e7e4f55350">use_iterator</a> llvm::MachineRegisterInfo::use_end </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00401">401</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00446">hasOneUse()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01954">llvm::SIInstrInfo::moveToVALU()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00442">use_empty()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00403">use_operands()</a>.</p>

</div>
</div>
<a class="anchor" id="aac27bb82372cb5944e239f3dd6ec56b2"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#afcd4104f2564c9c51658e97b3cbdd559">use_instr_iterator</a> llvm::MachineRegisterInfo::use_instr_begin </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00411">411</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00433">markUsesInDebugValueAsUndef()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l01318">llvm::PPCInstrInfo::optimizeCompareInstr()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02359">llvm::ARMBaseInstrInfo::optimizeCompareInstr()</a>, <a class="el" href="SelectionDAGISel_8cpp_source.html#l00410">llvm::SelectionDAGISel::runOnMachineFunction()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00419">use_instructions()</a>.</p>

</div>
</div>
<a class="anchor" id="a7a73104304bf1f9d344ad495283561b5"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#afcd4104f2564c9c51658e97b3cbdd559">use_instr_iterator</a> llvm::MachineRegisterInfo::use_instr_end </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00414">414</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00433">markUsesInDebugValueAsUndef()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l01318">llvm::PPCInstrInfo::optimizeCompareInstr()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02359">llvm::ARMBaseInstrInfo::optimizeCompareInstr()</a>, <a class="el" href="SelectionDAGISel_8cpp_source.html#l00410">llvm::SelectionDAGISel::runOnMachineFunction()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00419">use_instructions()</a>.</p>

</div>
</div>
<a class="anchor" id="ae7d0713b62a49afc9f5f5c9eae42aa66"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a9f160390506f68f58660551f28d47b04">use_instr_nodbg_iterator</a> llvm::MachineRegisterInfo::use_instr_nodbg_begin </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00475">475</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="TwoAddressInstructionPass_8cpp_source.html#l00452">findOnlyInterestingUse()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00881">findUseBetween()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00483">use_nodbg_instructions()</a>.</p>

</div>
</div>
<a class="anchor" id="afb1fd76e39ba4dfa2c428df88bbc82c2"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a9f160390506f68f58660551f28d47b04">use_instr_nodbg_iterator</a> llvm::MachineRegisterInfo::use_instr_nodbg_end </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00478">478</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="RegisterPressure_8cpp_source.html#l00881">findUseBetween()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00483">use_nodbg_instructions()</a>.</p>

</div>
</div>
<a class="anchor" id="abb154b8d6f8482a2673bf5c2b848c9a9"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt;<a class="el" href="classllvm_1_1MachineRegisterInfo.html#afcd4104f2564c9c51658e97b3cbdd559">use_instr_iterator</a>&gt; llvm::MachineRegisterInfo::use_instructions </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00419">419</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>References <a class="el" href="MachineRegisterInfo_8h_source.html#l00411">use_instr_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00414">use_instr_end()</a>.</p>

<p>Referenced by <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00405">dumpUses()</a>, and <a class="el" href="TailDuplication_8cpp_source.html#l00344">isDefLiveOut()</a>.</p>

</div>
</div>
<a class="anchor" id="aad684f050965249161650dcdf5a58fa4"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a103d3a425ed7310ef95852986e0c53c0">use_nodbg_iterator</a> llvm::MachineRegisterInfo::use_nodbg_begin </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00457">457</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00323">hasOneNonDBGUse()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00508">use_nodbg_empty()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00465">use_nodbg_operands()</a>.</p>

</div>
</div>
<a class="anchor" id="a9434ef3c68ae97bdd29fbafeadf0098e"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt;<a class="el" href="classllvm_1_1MachineRegisterInfo.html#a9b694a43b928e7332b7381abb258bdc4">use_bundle_nodbg_iterator</a>&gt; llvm::MachineRegisterInfo::use_nodbg_bundles </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00501">501</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>References <a class="el" href="MachineRegisterInfo_8h_source.html#l00493">use_bundle_nodbg_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00496">use_bundle_nodbg_end()</a>.</p>

</div>
</div>
<a class="anchor" id="ac02c0424a7e7a4021fd9efc0a71d7473"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::MachineRegisterInfo::use_nodbg_empty </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>use_nodbg_empty - Return true if there are no non-Debug instructions using the specified register. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00508">508</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>References <a class="el" href="MachineRegisterInfo_8h_source.html#l00457">use_nodbg_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00460">use_nodbg_end()</a>.</p>

<p>Referenced by <a class="el" href="SystemZInstrInfo_8cpp_source.html#l00433">eraseIfDead()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00827">llvm::AArch64InstrInfo::optimizeCompareInstr()</a>, and <a class="el" href="X86InstrInfo_8cpp_source.html#l03786">llvm::X86InstrInfo::optimizeCompareInstr()</a>.</p>

</div>
</div>
<a class="anchor" id="a355ba266da19094cc0948311c431768e"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a103d3a425ed7310ef95852986e0c53c0">use_nodbg_iterator</a> llvm::MachineRegisterInfo::use_nodbg_end </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00460">460</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00323">hasOneNonDBGUse()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00508">use_nodbg_empty()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00465">use_nodbg_operands()</a>.</p>

</div>
</div>
<a class="anchor" id="a60f34a369ae1a5ba170791a72ff2dff7"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt;<a class="el" href="classllvm_1_1MachineRegisterInfo.html#a9f160390506f68f58660551f28d47b04">use_instr_nodbg_iterator</a>&gt; llvm::MachineRegisterInfo::use_nodbg_instructions </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00483">483</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>References <a class="el" href="MachineRegisterInfo_8h_source.html#l00475">use_instr_nodbg_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00478">use_instr_nodbg_end()</a>.</p>

</div>
</div>
<a class="anchor" id="ad76c4246449fce2d0a2e8d49c931bc4d"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt;<a class="el" href="classllvm_1_1MachineRegisterInfo.html#a103d3a425ed7310ef95852986e0c53c0">use_nodbg_iterator</a>&gt; llvm::MachineRegisterInfo::use_nodbg_operands </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00465">465</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>References <a class="el" href="MachineRegisterInfo_8h_source.html#l00457">use_nodbg_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00460">use_nodbg_end()</a>.</p>

</div>
</div>
<a class="anchor" id="ab6f5c7fed970916c79dc0933018582ce"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt;<a class="el" href="classllvm_1_1MachineRegisterInfo.html#a7708cae9acd5d31606e279e7e4f55350">use_iterator</a>&gt; llvm::MachineRegisterInfo::use_operands </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00403">403</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>References <a class="el" href="MachineRegisterInfo_8h_source.html#l00398">use_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00401">use_end()</a>.</p>

<p>Referenced by <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00334">clearKillFlags()</a>.</p>

</div>
</div>
<a class="anchor" id="aa56d6df38730dbdfc54792b291b05254"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MachineRegisterInfo::verifyUseList </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Verify the sanity of the use list for Reg. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00121">121</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="raw__ostream_8cpp_source.html#l00714">llvm::errs()</a>, <a class="el" href="MachineInstr_8h_source.html#l00284">llvm::MachineInstr::getNumOperands()</a>, <a class="el" href="MachineInstr_8h_source.html#l00286">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineOperand_8h_source.html#l00207">llvm::MachineOperand::getParent()</a>, <a class="el" href="MachineOperand_8h_source.html#l00264">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00131">getTargetRegisterInfo()</a>, <a class="el" href="MachineOperand_8h_source.html#l00227">llvm::MachineOperand::isReg()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00197">llvm::AArch64CC::MI</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00237">reg_operands()</a>.</p>

<p>Referenced by <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00108">clearVirtRegs()</a>, and <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00159">verifyUseLists()</a>.</p>

</div>
</div>
<a class="anchor" id="aedd372555283b71cb5be32c4fcb68921"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MachineRegisterInfo::verifyUseLists </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Verify the use list of all registers. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00159">159</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineRegisterInfo_8h_source.html#l00605">getNumVirtRegs()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00131">getTargetRegisterInfo()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00305">llvm::TargetRegisterInfo::index2VirtReg()</a>, and <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00121">verifyUseList()</a>.</p>

</div>
</div>
<h2 class="groupheader">Friends And Related Function Documentation</h2>
<a class="anchor" id="a3b000c853733de927f22652f954eca68"></a>
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;bool , bool , bool , bool , bool , bool &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">friend class <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">friend</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00224">224</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6aee9b8f6b0a4a4c26901e271fa6dfa7"></a>
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;bool , bool , bool , bool , bool , bool &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">friend class <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">defusechain_iterator</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">friend</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00218">218</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li><a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a></li>
<li><a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a></li>
</ul>
</div><!-- contents -->
<hr>
<p class="footer">
Generated on Tue Dec 8 2015 01:08:46 for <a href="http://llvm.org/">LLVM</a> by
<a href="http://www.doxygen.org"><img src="doxygen.png" alt="Doxygen"
align="middle" border="0"/>1.8.6</a><br>
Copyright &copy; 2003-2014 University of Illinois at Urbana-Champaign.
All Rights Reserved.</p>
<hr>
<!--#include virtual="/attrib.incl" -->
</body>
</html>
