0.7
2020.2
Oct 13 2023
20:47:58
C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/Project 1/project_1/project_1.srcs/sources_1/new/RegisterFile.v,1743105392,verilog,,C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/Project 1/project_1/project_1.srcs/sim_1/new/RegisterFileTest.v,,RegisterFile,,,,,,,,
C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv6/project_1_updatedv4/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1743296586,verilog,,,,glbl,,,,,,,,
C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv6/project_1_updatedv4/project_1/project_1.srcs/sim_1/new/test_add_instr_tb.v,1743715200,verilog,,C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv6/project_1_updatedv4/project_1/project_1.srcs/sim_1/new/test_processor_tb.v,,test_add_instr_tb,,,,,,,,
C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv6/project_1_updatedv4/project_1/project_1.srcs/sim_1/new/test_adder_tb.v,1743714707,verilog,,C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv6/project_1_updatedv4/project_1/project_1.srcs/sources_1/new/unitTestSignExtension.v,,test_adder_tb,,,,,,,,
C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv6/project_1_updatedv4/project_1/project_1.srcs/sim_1/new/test_alu_control_tb.v,1743714639,verilog,,C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv6/project_1_updatedv4/project_1/project_1.srcs/sim_1/new/test_mux_tb.v,,test_alu_control_tb,,,,,,,,
C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv6/project_1_updatedv4/project_1/project_1.srcs/sim_1/new/test_alu_tb.v,1743714234,verilog,,,,test_alu_tb,,,,,,,,
C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv6/project_1_updatedv4/project_1/project_1.srcs/sim_1/new/test_control_tb.v,1743714547,verilog,,C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv6/project_1_updatedv4/project_1/project_1.srcs/sim_1/new/test_alu_control_tb.v,,test_control_tb,,,,,,,,
C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv6/project_1_updatedv4/project_1/project_1.srcs/sim_1/new/test_data_mem_tb.v,1743714861,verilog,,C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv6/project_1_updatedv4/project_1/project_1.srcs/sim_1/new/test_add_instr_tb.v,,test_data_mem_tb,,,,,,,,
C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv6/project_1_updatedv4/project_1/project_1.srcs/sim_1/new/test_ins_mem_tb.v,1743714331,verilog,,C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv6/project_1_updatedv4/project_1/project_1.srcs/sim_1/new/test_pc_tb.v,,test_ins_mem_tb,,,,,,,,
C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv6/project_1_updatedv4/project_1/project_1.srcs/sim_1/new/test_mux_tb.v,1743714662,verilog,,C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv6/project_1_updatedv4/project_1/project_1.srcs/sim_1/new/test_adder_tb.v,,test_mux_tb,,,,,,,,
C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv6/project_1_updatedv4/project_1/project_1.srcs/sim_1/new/test_pc_tb.v,1743714391,verilog,,C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv6/project_1_updatedv4/project_1/project_1.srcs/sim_1/new/test_reg_file_tb.v,,ProgramCounter_tb,,,,,,,,
C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv6/project_1_updatedv4/project_1/project_1.srcs/sim_1/new/test_processor_tb.v,1743794568,verilog,,C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv6/project_1_updatedv4/project_1/project_1.srcs/sim_1/new/test_alu_tb.v,,test_processor_tb,,,,,,,,
C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv6/project_1_updatedv4/project_1/project_1.srcs/sim_1/new/test_reg_file_tb.v,1743714519,verilog,,C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv6/project_1_updatedv4/project_1/project_1.srcs/sim_1/new/test_control_tb.v,,test_reg_file_tb,,,,,,,,
C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv6/project_1_updatedv4/project_1/project_1.srcs/sim_1/new/test_sl1_tb.v,1743714784,verilog,,C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv6/project_1_updatedv4/project_1/project_1.srcs/sim_1/new/test_data_mem_tb.v,,test_sl1_tb,,,,,,,,
C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv6/project_1_updatedv4/project_1/project_1.srcs/sources_1/new/ALU.v,1743713827,verilog,,C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv6/project_1_updatedv4/project_1/project_1.srcs/sources_1/new/ALUControlUnit.v,,ALU,,,,,,,,
C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv6/project_1_updatedv4/project_1/project_1.srcs/sources_1/new/ALUControlUnit.v,1743713843,verilog,,C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv6/project_1_updatedv4/project_1/project_1.srcs/sources_1/new/ProgramCounter.v,,ALUControlUnit,,,,,,,,
C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv6/project_1_updatedv4/project_1/project_1.srcs/sources_1/new/ProgramCounter.v,1743713856,verilog,,C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv6/project_1_updatedv4/project_1/project_1.srcs/sources_1/new/add.v,,programCounter,,,,,,,,
C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv6/project_1_updatedv4/project_1/project_1.srcs/sources_1/new/RegisterFile.v,1743794071,verilog,,C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv6/project_1_updatedv4/project_1/project_1.srcs/sources_1/new/SignExtender12bit.v,,,,,,,,,,
C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv6/project_1_updatedv4/project_1/project_1.srcs/sources_1/new/SignExtender12bit.v,1743714102,verilog,,C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv6/project_1_updatedv4/project_1/project_1.srcs/sources_1/new/processor.v,,,,,,,,,,
C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv6/project_1_updatedv4/project_1/project_1.srcs/sources_1/new/add.v,1743296582,verilog,,C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv6/project_1_updatedv4/project_1/project_1.srcs/sources_1/new/controlUnit.v,,adder,,,,,,,,
C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv6/project_1_updatedv4/project_1/project_1.srcs/sources_1/new/controlUnit.v,1743713877,verilog,,C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv6/project_1_updatedv4/project_1/project_1.srcs/sources_1/new/data_memory.v,,controlUnit,,,,,,,,
C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv6/project_1_updatedv4/project_1/project_1.srcs/sources_1/new/data_memory.v,1743799575,verilog,,C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv6/project_1_updatedv4/project_1/project_1.srcs/sources_1/new/instructionMemory.v,,dataMemory,,,,,,,,
C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv6/project_1_updatedv4/project_1/project_1.srcs/sources_1/new/instructionMemory.v,1743799641,verilog,,C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv6/project_1_updatedv4/project_1/project_1.srcs/sources_1/new/multiplexer.v,,instructionMemory,,,,,,,,
C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv6/project_1_updatedv4/project_1/project_1.srcs/sources_1/new/multiplexer.v,1743714011,verilog,,C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv6/project_1_updatedv4/project_1/project_1.srcs/sources_1/new/pcAdder.v,,multiplexer,,,,,,,,
C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv6/project_1_updatedv4/project_1/project_1.srcs/sources_1/new/pcAdder.v,1743296582,verilog,,C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv6/project_1_updatedv4/project_1/project_1.srcs/sources_1/new/signExtension.v,,pcAdder,,,,,,,,
C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv6/project_1_updatedv4/project_1/project_1.srcs/sources_1/new/processor.v,1743796439,verilog,,C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv6/project_1_updatedv4/project_1/project_1.srcs/sources_1/new/subtractor.v,C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv6/project_1_updatedv4/project_1/project_1.srcs/sources_1/new/ProgramCounter.v;C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv6/project_1_updatedv4/project_1/project_1.srcs/sources_1/new/instructionMemory.v;C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv6/project_1_updatedv4/project_1/project_1.srcs/sources_1/new/controlUnit.v;C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv6/project_1_updatedv4/project_1/project_1.srcs/sources_1/new/registerFile.v;C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv6/project_1_updatedv4/project_1/project_1.srcs/sources_1/new/signExtension.v;C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv6/project_1_updatedv4/project_1/project_1.srcs/sources_1/new/signExtender12Bit.v;C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv6/project_1_updatedv4/project_1/project_1.srcs/sources_1/new/sll.v;C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv6/project_1_updatedv4/project_1/project_1.srcs/sources_1/new/ALU.v;C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv6/project_1_updatedv4/project_1/project_1.srcs/sources_1/new/pcAdder.v;C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv6/project_1_updatedv4/project_1/project_1.srcs/sources_1/new/add.v;C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv6/project_1_updatedv4/project_1/project_1.srcs/sources_1/new/data_memory.v;C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv6/project_1_updatedv4/project_1/project_1.srcs/sources_1/new/multiplexer.v;C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv6/project_1_updatedv4/project_1/project_1.srcs/sources_1/new/ALUControlUnit.v,processor,,,,,,,,
C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv6/project_1_updatedv4/project_1/project_1.srcs/sources_1/new/registerFile.v,1743794071,verilog,,,,registerFile,,,,,,,,
C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv6/project_1_updatedv4/project_1/project_1.srcs/sources_1/new/signExtender12Bit.v,1743714102,verilog,,,,signExtension12Bit,,,,,,,,
C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv6/project_1_updatedv4/project_1/project_1.srcs/sources_1/new/signExtension.v,1743714055,verilog,,C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv6/project_1_updatedv4/project_1/project_1.srcs/sources_1/new/sll.v,,signExtension,,,,,,,,
C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv6/project_1_updatedv4/project_1/project_1.srcs/sources_1/new/sll.v,1743296582,verilog,,C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv6/project_1_updatedv4/project_1/project_1.srcs/sources_1/new/RegisterFile.v,,sll,,,,,,,,
C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv6/project_1_updatedv4/project_1/project_1.srcs/sources_1/new/subtractor.v,1743296582,verilog,,C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv6/project_1_updatedv4/project_1/project_1.srcs/sim_1/new/test_ins_mem_tb.v,,subtractor,,,,,,,,
C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv6/project_1_updatedv4/project_1/project_1.srcs/sources_1/new/unitTestSignExtension.v,1743714753,verilog,,C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv6/project_1_updatedv4/project_1/project_1.srcs/sim_1/new/test_sl1_tb.v,,unitTestSignExtension,,,,,,,,
