-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.3
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity flashCmdAggregator is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    rdCmdIn_V_TDATA : IN STD_LOGIC_VECTOR (47 downto 0);
    rdCmdIn_V_TVALID : IN STD_LOGIC;
    rdCmdIn_V_TREADY : OUT STD_LOGIC;
    wrCmdIn_V_TDATA : IN STD_LOGIC_VECTOR (47 downto 0);
    wrCmdIn_V_TVALID : IN STD_LOGIC;
    wrCmdIn_V_TREADY : OUT STD_LOGIC;
    flashAggregateMemCmd_1_din : OUT STD_LOGIC_VECTOR (45 downto 0);
    flashAggregateMemCmd_1_full_n : IN STD_LOGIC;
    flashAggregateMemCmd_1_write : OUT STD_LOGIC );
end;


architecture behav of flashCmdAggregator is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal rdCmdIn_V_TDATA_blk_n : STD_LOGIC;
    signal tmp_nbreadreq_fu_36_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal wrCmdIn_V_TDATA_blk_n : STD_LOGIC;
    signal tmp_4_nbreadreq_fu_44_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal flashAggregateMemCmd_1_blk_n : STD_LOGIC;
    signal ap_predicate_op9_read_state1 : BOOLEAN;
    signal ap_predicate_op12_write_state1 : BOOLEAN;
    signal ap_block_state1 : BOOLEAN;
    signal tmp_3_fu_75_p3 : STD_LOGIC_VECTOR (45 downto 0);
    signal tmp_1_fu_88_p3 : STD_LOGIC_VECTOR (45 downto 0);
    signal tmp_2_fu_71_p1 : STD_LOGIC_VECTOR (44 downto 0);
    signal tmp19_fu_84_p1 : STD_LOGIC_VECTOR (44 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_69 : BOOLEAN;


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((flashAggregateMemCmd_1_full_n = ap_const_logic_0) and (ap_predicate_op12_write_state1 = ap_const_boolean_1)) or ((wrCmdIn_V_TVALID = ap_const_logic_0) and (ap_predicate_op9_read_state1 = ap_const_boolean_1)) or ((tmp_nbreadreq_fu_36_p3 = ap_const_lv1_1) and (rdCmdIn_V_TVALID = ap_const_logic_0)) or ((tmp_nbreadreq_fu_36_p3 = ap_const_lv1_1) and (flashAggregateMemCmd_1_full_n = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, rdCmdIn_V_TVALID, wrCmdIn_V_TVALID, flashAggregateMemCmd_1_full_n, tmp_nbreadreq_fu_36_p3, ap_predicate_op9_read_state1, ap_predicate_op12_write_state1)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);

    ap_block_state1_assign_proc : process(ap_start, ap_done_reg, rdCmdIn_V_TVALID, wrCmdIn_V_TVALID, flashAggregateMemCmd_1_full_n, tmp_nbreadreq_fu_36_p3, ap_predicate_op9_read_state1, ap_predicate_op12_write_state1)
    begin
                ap_block_state1 <= ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((flashAggregateMemCmd_1_full_n = ap_const_logic_0) and (ap_predicate_op12_write_state1 = ap_const_boolean_1)) or ((wrCmdIn_V_TVALID = ap_const_logic_0) and (ap_predicate_op9_read_state1 = ap_const_boolean_1)) or ((tmp_nbreadreq_fu_36_p3 = ap_const_lv1_1) and (rdCmdIn_V_TVALID = ap_const_logic_0)) or ((tmp_nbreadreq_fu_36_p3 = ap_const_lv1_1) and (flashAggregateMemCmd_1_full_n = ap_const_logic_0)));
    end process;


    ap_condition_69_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, rdCmdIn_V_TVALID, wrCmdIn_V_TVALID, flashAggregateMemCmd_1_full_n, tmp_nbreadreq_fu_36_p3, ap_predicate_op9_read_state1, ap_predicate_op12_write_state1)
    begin
                ap_condition_69 <= (not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((flashAggregateMemCmd_1_full_n = ap_const_logic_0) and (ap_predicate_op12_write_state1 = ap_const_boolean_1)) or ((wrCmdIn_V_TVALID = ap_const_logic_0) and (ap_predicate_op9_read_state1 = ap_const_boolean_1)) or ((tmp_nbreadreq_fu_36_p3 = ap_const_lv1_1) and (rdCmdIn_V_TVALID = ap_const_logic_0)) or ((tmp_nbreadreq_fu_36_p3 = ap_const_lv1_1) and (flashAggregateMemCmd_1_full_n = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1));
    end process;


    ap_done_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, rdCmdIn_V_TVALID, wrCmdIn_V_TVALID, flashAggregateMemCmd_1_full_n, tmp_nbreadreq_fu_36_p3, ap_predicate_op9_read_state1, ap_predicate_op12_write_state1)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((flashAggregateMemCmd_1_full_n = ap_const_logic_0) and (ap_predicate_op12_write_state1 = ap_const_boolean_1)) or ((wrCmdIn_V_TVALID = ap_const_logic_0) and (ap_predicate_op9_read_state1 = ap_const_boolean_1)) or ((tmp_nbreadreq_fu_36_p3 = ap_const_lv1_1) and (rdCmdIn_V_TVALID = ap_const_logic_0)) or ((tmp_nbreadreq_fu_36_p3 = ap_const_lv1_1) and (flashAggregateMemCmd_1_full_n = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_predicate_op12_write_state1_assign_proc : process(tmp_nbreadreq_fu_36_p3, tmp_4_nbreadreq_fu_44_p3)
    begin
                ap_predicate_op12_write_state1 <= ((tmp_4_nbreadreq_fu_44_p3 = ap_const_lv1_1) and (tmp_nbreadreq_fu_36_p3 = ap_const_lv1_0));
    end process;


    ap_predicate_op9_read_state1_assign_proc : process(tmp_nbreadreq_fu_36_p3, tmp_4_nbreadreq_fu_44_p3)
    begin
                ap_predicate_op9_read_state1 <= ((tmp_4_nbreadreq_fu_44_p3 = ap_const_lv1_1) and (tmp_nbreadreq_fu_36_p3 = ap_const_lv1_0));
    end process;


    ap_ready_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, rdCmdIn_V_TVALID, wrCmdIn_V_TVALID, flashAggregateMemCmd_1_full_n, tmp_nbreadreq_fu_36_p3, ap_predicate_op9_read_state1, ap_predicate_op12_write_state1)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((flashAggregateMemCmd_1_full_n = ap_const_logic_0) and (ap_predicate_op12_write_state1 = ap_const_boolean_1)) or ((wrCmdIn_V_TVALID = ap_const_logic_0) and (ap_predicate_op9_read_state1 = ap_const_boolean_1)) or ((tmp_nbreadreq_fu_36_p3 = ap_const_lv1_1) and (rdCmdIn_V_TVALID = ap_const_logic_0)) or ((tmp_nbreadreq_fu_36_p3 = ap_const_lv1_1) and (flashAggregateMemCmd_1_full_n = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    flashAggregateMemCmd_1_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, flashAggregateMemCmd_1_full_n, tmp_nbreadreq_fu_36_p3, tmp_4_nbreadreq_fu_44_p3)
    begin
        if (((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (tmp_4_nbreadreq_fu_44_p3 = ap_const_lv1_1) and (tmp_nbreadreq_fu_36_p3 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or (not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (tmp_nbreadreq_fu_36_p3 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            flashAggregateMemCmd_1_blk_n <= flashAggregateMemCmd_1_full_n;
        else 
            flashAggregateMemCmd_1_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    flashAggregateMemCmd_1_din_assign_proc : process(tmp_nbreadreq_fu_36_p3, ap_predicate_op12_write_state1, tmp_3_fu_75_p3, tmp_1_fu_88_p3, ap_condition_69)
    begin
        if ((ap_const_boolean_1 = ap_condition_69)) then
            if ((tmp_nbreadreq_fu_36_p3 = ap_const_lv1_1)) then 
                flashAggregateMemCmd_1_din <= tmp_1_fu_88_p3;
            elsif ((ap_predicate_op12_write_state1 = ap_const_boolean_1)) then 
                flashAggregateMemCmd_1_din <= tmp_3_fu_75_p3;
            else 
                flashAggregateMemCmd_1_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            flashAggregateMemCmd_1_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    flashAggregateMemCmd_1_write_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, rdCmdIn_V_TVALID, wrCmdIn_V_TVALID, flashAggregateMemCmd_1_full_n, tmp_nbreadreq_fu_36_p3, ap_predicate_op9_read_state1, ap_predicate_op12_write_state1)
    begin
        if (((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((flashAggregateMemCmd_1_full_n = ap_const_logic_0) and (ap_predicate_op12_write_state1 = ap_const_boolean_1)) or ((wrCmdIn_V_TVALID = ap_const_logic_0) and (ap_predicate_op9_read_state1 = ap_const_boolean_1)) or ((tmp_nbreadreq_fu_36_p3 = ap_const_lv1_1) and (rdCmdIn_V_TVALID = ap_const_logic_0)) or ((tmp_nbreadreq_fu_36_p3 = ap_const_lv1_1) and (flashAggregateMemCmd_1_full_n = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_predicate_op12_write_state1 = ap_const_boolean_1)) or (not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((flashAggregateMemCmd_1_full_n = ap_const_logic_0) and (ap_predicate_op12_write_state1 = ap_const_boolean_1)) or ((wrCmdIn_V_TVALID = ap_const_logic_0) and (ap_predicate_op9_read_state1 = ap_const_boolean_1)) or ((tmp_nbreadreq_fu_36_p3 = ap_const_lv1_1) and (rdCmdIn_V_TVALID = ap_const_logic_0)) or ((tmp_nbreadreq_fu_36_p3 = ap_const_lv1_1) and (flashAggregateMemCmd_1_full_n = ap_const_logic_0)))) and (tmp_nbreadreq_fu_36_p3 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            flashAggregateMemCmd_1_write <= ap_const_logic_1;
        else 
            flashAggregateMemCmd_1_write <= ap_const_logic_0;
        end if; 
    end process;


    rdCmdIn_V_TDATA_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, rdCmdIn_V_TVALID, tmp_nbreadreq_fu_36_p3)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (tmp_nbreadreq_fu_36_p3 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            rdCmdIn_V_TDATA_blk_n <= rdCmdIn_V_TVALID;
        else 
            rdCmdIn_V_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    rdCmdIn_V_TREADY_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, rdCmdIn_V_TVALID, wrCmdIn_V_TVALID, flashAggregateMemCmd_1_full_n, tmp_nbreadreq_fu_36_p3, ap_predicate_op9_read_state1, ap_predicate_op12_write_state1)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((flashAggregateMemCmd_1_full_n = ap_const_logic_0) and (ap_predicate_op12_write_state1 = ap_const_boolean_1)) or ((wrCmdIn_V_TVALID = ap_const_logic_0) and (ap_predicate_op9_read_state1 = ap_const_boolean_1)) or ((tmp_nbreadreq_fu_36_p3 = ap_const_lv1_1) and (rdCmdIn_V_TVALID = ap_const_logic_0)) or ((tmp_nbreadreq_fu_36_p3 = ap_const_lv1_1) and (flashAggregateMemCmd_1_full_n = ap_const_logic_0)))) and (tmp_nbreadreq_fu_36_p3 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            rdCmdIn_V_TREADY <= ap_const_logic_1;
        else 
            rdCmdIn_V_TREADY <= ap_const_logic_0;
        end if; 
    end process;

    tmp19_fu_84_p1 <= rdCmdIn_V_TDATA(45 - 1 downto 0);
    tmp_1_fu_88_p3 <= (ap_const_lv1_0 & tmp19_fu_84_p1);
    tmp_2_fu_71_p1 <= wrCmdIn_V_TDATA(45 - 1 downto 0);
    tmp_3_fu_75_p3 <= (ap_const_lv1_1 & tmp_2_fu_71_p1);
    tmp_4_nbreadreq_fu_44_p3 <= (0=>wrCmdIn_V_TVALID, others=>'-');
    tmp_nbreadreq_fu_36_p3 <= (0=>rdCmdIn_V_TVALID, others=>'-');

    wrCmdIn_V_TDATA_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, wrCmdIn_V_TVALID, tmp_nbreadreq_fu_36_p3, tmp_4_nbreadreq_fu_44_p3)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (tmp_4_nbreadreq_fu_44_p3 = ap_const_lv1_1) and (tmp_nbreadreq_fu_36_p3 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            wrCmdIn_V_TDATA_blk_n <= wrCmdIn_V_TVALID;
        else 
            wrCmdIn_V_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    wrCmdIn_V_TREADY_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, rdCmdIn_V_TVALID, wrCmdIn_V_TVALID, flashAggregateMemCmd_1_full_n, tmp_nbreadreq_fu_36_p3, ap_predicate_op9_read_state1, ap_predicate_op12_write_state1)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((flashAggregateMemCmd_1_full_n = ap_const_logic_0) and (ap_predicate_op12_write_state1 = ap_const_boolean_1)) or ((wrCmdIn_V_TVALID = ap_const_logic_0) and (ap_predicate_op9_read_state1 = ap_const_boolean_1)) or ((tmp_nbreadreq_fu_36_p3 = ap_const_lv1_1) and (rdCmdIn_V_TVALID = ap_const_logic_0)) or ((tmp_nbreadreq_fu_36_p3 = ap_const_lv1_1) and (flashAggregateMemCmd_1_full_n = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_predicate_op9_read_state1 = ap_const_boolean_1))) then 
            wrCmdIn_V_TREADY <= ap_const_logic_1;
        else 
            wrCmdIn_V_TREADY <= ap_const_logic_0;
        end if; 
    end process;

end behav;
