# do /home/borg/.local/lib/python3.8/site-packages/vunit/sim_if/tcl_read_eval_loop.tcl
# vsim -modelsimini /home/borg/Z01.1--Dio/Projetos/D-LogicaSequencial/vunit_out/modelsim/modelsim.ini -wlf /home/borg/Z01.1--Dio/Projetos/D-LogicaSequencial/vunit_out/test_output/lib.tb_flipflopd.all_7cd4f0a30ec078deb9c790d31313e1e49355c443/modelsim/vsim.wlf -quiet -t ps -onfinish stop lib.tb_flipflopd(tb) -L vunit_lib -L lib -g/tb_flipflopd/runner_cfg="active python runner : true,enabled_test_cases : ,output path : /home/borg/Z01.1--Dio/Projetos/D-LogicaSequencial/vunit_out/test_output/lib.tb_flipflopd.all_7cd4f0a30ec078deb9c790d31313e1e49355c443/,tb path : /home/borg/Z01.1--Dio/Projetos/D-LogicaSequencial/testes/,use_color : true" 
# Start time: 14:16:04 on Apr 13,2022
# ** Warning: Design size of 21436 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Error: Falha em teste: 2
#    Time: 600 ps  Iteration: 0  Process: /tb_flipflopd/main File: /home/borg/Z01.1--Dio/Projetos/D-LogicaSequencial/testes/tb_FlipFlopD.vhd
# Break in Process main at /home/borg/Z01.1--Dio/Projetos/D-LogicaSequencial/testes/tb_FlipFlopD.vhd line 57
# Stopped at /home/borg/Z01.1--Dio/Projetos/D-LogicaSequencial/testes/tb_FlipFlopD.vhd line 57
# 
# Test Run Failed!
# 
# Stack trace result from 'tb' command
#  /home/borg/Z01.1--Dio/Projetos/D-LogicaSequencial/testes/tb_FlipFlopD.vhd 57 return [address 0xf6d689f8] Process main
# 
# 
# Surrounding code from 'see' command
#   52 : 		assert(outQ = '1')  report "Falha em teste: 1" severity error;
#   53 : 
#   54 : 		-- Teste: 2
#   55 : 		inD <= '0'; inClear <= '0'; inPreset <= '1';
#   56 :     wait until inClock'event and inClock='0';
# ->57 : 		assert(outQ = '1')  report "Falha em teste: 2" severity error;
#   58 : 
#   59 : 		-- Teste: 3
#   60 : 		inD <= '0'; inClear <= '0'; inPreset <= '0';
#   61 :     wait until inClock'event and inClock='0';
# 
# End time: 14:16:04 on Apr 13,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 1
# vsim -modelsimini /home/borg/Z01.1--Dio/Projetos/D-LogicaSequencial/vunit_out/modelsim/modelsim.ini -wlf /home/borg/Z01.1--Dio/Projetos/D-LogicaSequencial/vunit_out/test_output/lib.tb_ram8.all_479863c9f9014a9dc9b05b00557ba5ed5848a6ed/modelsim/vsim.wlf -quiet -t ps -onfinish stop lib.tb_ram8(tb) -L vunit_lib -L lib -g/tb_ram8/runner_cfg="active python runner : true,enabled_test_cases : ,output path : /home/borg/Z01.1--Dio/Projetos/D-LogicaSequencial/vunit_out/test_output/lib.tb_ram8.all_479863c9f9014a9dc9b05b00557ba5ed5848a6ed/,tb path : /home/borg/Z01.1--Dio/Projetos/D-LogicaSequencial/testes/,use_color : true" 
# Start time: 14:16:04 on Apr 13,2022
# ** Warning: Design size of 21492 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-8683) Uninitialized out port /tb_ram8/mapping/output(15 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUU) to the signal network.
# ** Error: Falha em teste: 0
#    Time: 200 ps  Iteration: 0  Process: /tb_ram8/main File: /home/borg/Z01.1--Dio/Projetos/D-LogicaSequencial/testes/tb_Ram8.vhd
# Break in Process main at /home/borg/Z01.1--Dio/Projetos/D-LogicaSequencial/testes/tb_Ram8.vhd line 47
# Stopped at /home/borg/Z01.1--Dio/Projetos/D-LogicaSequencial/testes/tb_Ram8.vhd line 47
# 
# Test Run Failed!
# 
# Stack trace result from 'tb' command
#  /home/borg/Z01.1--Dio/Projetos/D-LogicaSequencial/testes/tb_Ram8.vhd 47 return [address 0xf6d68669] Process main
# 
# 
# Surrounding code from 'see' command
#   42 :     test_runner_setup(runner, runner_cfg);
#   43 : 
#   44 : 		-- Teste: 0
#   45 : 		inInput <= x"5555"; inAddress <= "000"; inLoad <= '1';
#   46 :     wait until inClock'event and inClock='0';
# ->47 : 		assert(outOutput = x"5555")  report "Falha em teste: 0" severity error;
#   48 : 
#   49 : 		-- Teste: 1
#   50 : 		inInput <= x"AAAA"; inAddress <= "000"; inLoad <= '0';
#   51 :     wait until inClock'event and inClock='0';
# 
# End time: 14:16:04 on Apr 13,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 2
# vsim -modelsimini /home/borg/Z01.1--Dio/Projetos/D-LogicaSequencial/vunit_out/modelsim/modelsim.ini -wlf /home/borg/Z01.1--Dio/Projetos/D-LogicaSequencial/vunit_out/test_output/lib.tb_ram64.all_e199d4178e678940de57b7000af11ce0191951a2/modelsim/vsim.wlf -quiet -t ps -onfinish stop lib.tb_ram64(tb) -L vunit_lib -L lib -g/tb_ram64/runner_cfg="active python runner : true,enabled_test_cases : ,output path : /home/borg/Z01.1--Dio/Projetos/D-LogicaSequencial/vunit_out/test_output/lib.tb_ram64.all_e199d4178e678940de57b7000af11ce0191951a2/,tb path : /home/borg/Z01.1--Dio/Projetos/D-LogicaSequencial/testes/,use_color : true" 
# Start time: 14:16:04 on Apr 13,2022
# ** Warning: Design size of 21547 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-8683) Uninitialized out port /tb_ram64/mapping/output(15 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUU) to the signal network.
# ** Error: Falha em teste: 0
#    Time: 200 ps  Iteration: 0  Process: /tb_ram64/main File: /home/borg/Z01.1--Dio/Projetos/D-LogicaSequencial/testes/tb_Ram64.vhd
# Break in Process main at /home/borg/Z01.1--Dio/Projetos/D-LogicaSequencial/testes/tb_Ram64.vhd line 47
# Stopped at /home/borg/Z01.1--Dio/Projetos/D-LogicaSequencial/testes/tb_Ram64.vhd line 47
# 
# Test Run Failed!
# 
# Stack trace result from 'tb' command
#  /home/borg/Z01.1--Dio/Projetos/D-LogicaSequencial/testes/tb_Ram64.vhd 47 return [address 0xf6d68607] Process main
# 
# 
# Surrounding code from 'see' command
#   42 :     test_runner_setup(runner, runner_cfg);
#   43 : 
#   44 : 		-- Teste: 0
#   45 : 		inInput <= "0000000000000000"; inAddress <= "000000"; inLoad <= '1';
#   46 : 		wait for 200 ps;
# ->47 : 		assert(outOutput = "0000000000000000")  report "Falha em teste: 0" severity error;
#   48 : 
#   49 : 		-- Teste: 1
#   50 : 		inInput <= "0000000000000000"; inAddress <= "000000"; inLoad <= '1';
#   51 : 		wait for 200 ps;
# 
# End time: 14:16:04 on Apr 13,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 2
