
kiwibot_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00017700  080002a0  080002a0  000102a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000648  080179a0  080179a0  000279a0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08017fe8  08017fe8  000301dc  2**0
                  CONTENTS
  4 .ARM          00000008  08017fe8  08017fe8  00027fe8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08017ff0  08017ff0  000301dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08017ff0  08017ff0  00027ff0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08017ff4  08017ff4  00027ff4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  24000000  08017ff8  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00005570  240001dc  080181d4  000301dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2400574c  080181d4  0003574c  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  000301dc  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0003020a  2**0
                  CONTENTS, READONLY
 13 .debug_info   00040888  00000000  00000000  0003024d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00006905  00000000  00000000  00070ad5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000026e0  00000000  00000000  000773e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001e39  00000000  00000000  00079ac0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000450dc  00000000  00000000  0007b8f9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00034c83  00000000  00000000  000c09d5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    001b2ed9  00000000  00000000  000f5658  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  0000bbf8  00000000  00000000  002a8534  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000063  00000000  00000000  002b412c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	; (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	; (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	; (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	240001dc 	.word	0x240001dc
 80002bc:	00000000 	.word	0x00000000
 80002c0:	08017988 	.word	0x08017988

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	; (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	; (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	; (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	240001e0 	.word	0x240001e0
 80002dc:	08017988 	.word	0x08017988

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <strlen>:
 8000380:	4603      	mov	r3, r0
 8000382:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000386:	2a00      	cmp	r2, #0
 8000388:	d1fb      	bne.n	8000382 <strlen+0x2>
 800038a:	1a18      	subs	r0, r3, r0
 800038c:	3801      	subs	r0, #1
 800038e:	4770      	bx	lr

08000390 <__aeabi_drsub>:
 8000390:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000394:	e002      	b.n	800039c <__adddf3>
 8000396:	bf00      	nop

08000398 <__aeabi_dsub>:
 8000398:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800039c <__adddf3>:
 800039c:	b530      	push	{r4, r5, lr}
 800039e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80003a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80003a6:	ea94 0f05 	teq	r4, r5
 80003aa:	bf08      	it	eq
 80003ac:	ea90 0f02 	teqeq	r0, r2
 80003b0:	bf1f      	itttt	ne
 80003b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80003b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80003ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80003be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003c2:	f000 80e2 	beq.w	800058a <__adddf3+0x1ee>
 80003c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80003ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80003ce:	bfb8      	it	lt
 80003d0:	426d      	neglt	r5, r5
 80003d2:	dd0c      	ble.n	80003ee <__adddf3+0x52>
 80003d4:	442c      	add	r4, r5
 80003d6:	ea80 0202 	eor.w	r2, r0, r2
 80003da:	ea81 0303 	eor.w	r3, r1, r3
 80003de:	ea82 0000 	eor.w	r0, r2, r0
 80003e2:	ea83 0101 	eor.w	r1, r3, r1
 80003e6:	ea80 0202 	eor.w	r2, r0, r2
 80003ea:	ea81 0303 	eor.w	r3, r1, r3
 80003ee:	2d36      	cmp	r5, #54	; 0x36
 80003f0:	bf88      	it	hi
 80003f2:	bd30      	pophi	{r4, r5, pc}
 80003f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80003f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80003fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000400:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000404:	d002      	beq.n	800040c <__adddf3+0x70>
 8000406:	4240      	negs	r0, r0
 8000408:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800040c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000410:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000414:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000418:	d002      	beq.n	8000420 <__adddf3+0x84>
 800041a:	4252      	negs	r2, r2
 800041c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000420:	ea94 0f05 	teq	r4, r5
 8000424:	f000 80a7 	beq.w	8000576 <__adddf3+0x1da>
 8000428:	f1a4 0401 	sub.w	r4, r4, #1
 800042c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000430:	db0d      	blt.n	800044e <__adddf3+0xb2>
 8000432:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000436:	fa22 f205 	lsr.w	r2, r2, r5
 800043a:	1880      	adds	r0, r0, r2
 800043c:	f141 0100 	adc.w	r1, r1, #0
 8000440:	fa03 f20e 	lsl.w	r2, r3, lr
 8000444:	1880      	adds	r0, r0, r2
 8000446:	fa43 f305 	asr.w	r3, r3, r5
 800044a:	4159      	adcs	r1, r3
 800044c:	e00e      	b.n	800046c <__adddf3+0xd0>
 800044e:	f1a5 0520 	sub.w	r5, r5, #32
 8000452:	f10e 0e20 	add.w	lr, lr, #32
 8000456:	2a01      	cmp	r2, #1
 8000458:	fa03 fc0e 	lsl.w	ip, r3, lr
 800045c:	bf28      	it	cs
 800045e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000462:	fa43 f305 	asr.w	r3, r3, r5
 8000466:	18c0      	adds	r0, r0, r3
 8000468:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800046c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000470:	d507      	bpl.n	8000482 <__adddf3+0xe6>
 8000472:	f04f 0e00 	mov.w	lr, #0
 8000476:	f1dc 0c00 	rsbs	ip, ip, #0
 800047a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800047e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000482:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000486:	d31b      	bcc.n	80004c0 <__adddf3+0x124>
 8000488:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800048c:	d30c      	bcc.n	80004a8 <__adddf3+0x10c>
 800048e:	0849      	lsrs	r1, r1, #1
 8000490:	ea5f 0030 	movs.w	r0, r0, rrx
 8000494:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000498:	f104 0401 	add.w	r4, r4, #1
 800049c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80004a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80004a4:	f080 809a 	bcs.w	80005dc <__adddf3+0x240>
 80004a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80004ac:	bf08      	it	eq
 80004ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80004b2:	f150 0000 	adcs.w	r0, r0, #0
 80004b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80004ba:	ea41 0105 	orr.w	r1, r1, r5
 80004be:	bd30      	pop	{r4, r5, pc}
 80004c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80004c4:	4140      	adcs	r0, r0
 80004c6:	eb41 0101 	adc.w	r1, r1, r1
 80004ca:	3c01      	subs	r4, #1
 80004cc:	bf28      	it	cs
 80004ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80004d2:	d2e9      	bcs.n	80004a8 <__adddf3+0x10c>
 80004d4:	f091 0f00 	teq	r1, #0
 80004d8:	bf04      	itt	eq
 80004da:	4601      	moveq	r1, r0
 80004dc:	2000      	moveq	r0, #0
 80004de:	fab1 f381 	clz	r3, r1
 80004e2:	bf08      	it	eq
 80004e4:	3320      	addeq	r3, #32
 80004e6:	f1a3 030b 	sub.w	r3, r3, #11
 80004ea:	f1b3 0220 	subs.w	r2, r3, #32
 80004ee:	da0c      	bge.n	800050a <__adddf3+0x16e>
 80004f0:	320c      	adds	r2, #12
 80004f2:	dd08      	ble.n	8000506 <__adddf3+0x16a>
 80004f4:	f102 0c14 	add.w	ip, r2, #20
 80004f8:	f1c2 020c 	rsb	r2, r2, #12
 80004fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000500:	fa21 f102 	lsr.w	r1, r1, r2
 8000504:	e00c      	b.n	8000520 <__adddf3+0x184>
 8000506:	f102 0214 	add.w	r2, r2, #20
 800050a:	bfd8      	it	le
 800050c:	f1c2 0c20 	rsble	ip, r2, #32
 8000510:	fa01 f102 	lsl.w	r1, r1, r2
 8000514:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000518:	bfdc      	itt	le
 800051a:	ea41 010c 	orrle.w	r1, r1, ip
 800051e:	4090      	lslle	r0, r2
 8000520:	1ae4      	subs	r4, r4, r3
 8000522:	bfa2      	ittt	ge
 8000524:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000528:	4329      	orrge	r1, r5
 800052a:	bd30      	popge	{r4, r5, pc}
 800052c:	ea6f 0404 	mvn.w	r4, r4
 8000530:	3c1f      	subs	r4, #31
 8000532:	da1c      	bge.n	800056e <__adddf3+0x1d2>
 8000534:	340c      	adds	r4, #12
 8000536:	dc0e      	bgt.n	8000556 <__adddf3+0x1ba>
 8000538:	f104 0414 	add.w	r4, r4, #20
 800053c:	f1c4 0220 	rsb	r2, r4, #32
 8000540:	fa20 f004 	lsr.w	r0, r0, r4
 8000544:	fa01 f302 	lsl.w	r3, r1, r2
 8000548:	ea40 0003 	orr.w	r0, r0, r3
 800054c:	fa21 f304 	lsr.w	r3, r1, r4
 8000550:	ea45 0103 	orr.w	r1, r5, r3
 8000554:	bd30      	pop	{r4, r5, pc}
 8000556:	f1c4 040c 	rsb	r4, r4, #12
 800055a:	f1c4 0220 	rsb	r2, r4, #32
 800055e:	fa20 f002 	lsr.w	r0, r0, r2
 8000562:	fa01 f304 	lsl.w	r3, r1, r4
 8000566:	ea40 0003 	orr.w	r0, r0, r3
 800056a:	4629      	mov	r1, r5
 800056c:	bd30      	pop	{r4, r5, pc}
 800056e:	fa21 f004 	lsr.w	r0, r1, r4
 8000572:	4629      	mov	r1, r5
 8000574:	bd30      	pop	{r4, r5, pc}
 8000576:	f094 0f00 	teq	r4, #0
 800057a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800057e:	bf06      	itte	eq
 8000580:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000584:	3401      	addeq	r4, #1
 8000586:	3d01      	subne	r5, #1
 8000588:	e74e      	b.n	8000428 <__adddf3+0x8c>
 800058a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800058e:	bf18      	it	ne
 8000590:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000594:	d029      	beq.n	80005ea <__adddf3+0x24e>
 8000596:	ea94 0f05 	teq	r4, r5
 800059a:	bf08      	it	eq
 800059c:	ea90 0f02 	teqeq	r0, r2
 80005a0:	d005      	beq.n	80005ae <__adddf3+0x212>
 80005a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80005a6:	bf04      	itt	eq
 80005a8:	4619      	moveq	r1, r3
 80005aa:	4610      	moveq	r0, r2
 80005ac:	bd30      	pop	{r4, r5, pc}
 80005ae:	ea91 0f03 	teq	r1, r3
 80005b2:	bf1e      	ittt	ne
 80005b4:	2100      	movne	r1, #0
 80005b6:	2000      	movne	r0, #0
 80005b8:	bd30      	popne	{r4, r5, pc}
 80005ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80005be:	d105      	bne.n	80005cc <__adddf3+0x230>
 80005c0:	0040      	lsls	r0, r0, #1
 80005c2:	4149      	adcs	r1, r1
 80005c4:	bf28      	it	cs
 80005c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80005ca:	bd30      	pop	{r4, r5, pc}
 80005cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80005d0:	bf3c      	itt	cc
 80005d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80005d6:	bd30      	popcc	{r4, r5, pc}
 80005d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80005e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80005e4:	f04f 0000 	mov.w	r0, #0
 80005e8:	bd30      	pop	{r4, r5, pc}
 80005ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005ee:	bf1a      	itte	ne
 80005f0:	4619      	movne	r1, r3
 80005f2:	4610      	movne	r0, r2
 80005f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80005f8:	bf1c      	itt	ne
 80005fa:	460b      	movne	r3, r1
 80005fc:	4602      	movne	r2, r0
 80005fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000602:	bf06      	itte	eq
 8000604:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000608:	ea91 0f03 	teqeq	r1, r3
 800060c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000610:	bd30      	pop	{r4, r5, pc}
 8000612:	bf00      	nop

08000614 <__aeabi_ui2d>:
 8000614:	f090 0f00 	teq	r0, #0
 8000618:	bf04      	itt	eq
 800061a:	2100      	moveq	r1, #0
 800061c:	4770      	bxeq	lr
 800061e:	b530      	push	{r4, r5, lr}
 8000620:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000624:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000628:	f04f 0500 	mov.w	r5, #0
 800062c:	f04f 0100 	mov.w	r1, #0
 8000630:	e750      	b.n	80004d4 <__adddf3+0x138>
 8000632:	bf00      	nop

08000634 <__aeabi_i2d>:
 8000634:	f090 0f00 	teq	r0, #0
 8000638:	bf04      	itt	eq
 800063a:	2100      	moveq	r1, #0
 800063c:	4770      	bxeq	lr
 800063e:	b530      	push	{r4, r5, lr}
 8000640:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000644:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000648:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800064c:	bf48      	it	mi
 800064e:	4240      	negmi	r0, r0
 8000650:	f04f 0100 	mov.w	r1, #0
 8000654:	e73e      	b.n	80004d4 <__adddf3+0x138>
 8000656:	bf00      	nop

08000658 <__aeabi_f2d>:
 8000658:	0042      	lsls	r2, r0, #1
 800065a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800065e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000662:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000666:	bf1f      	itttt	ne
 8000668:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800066c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000670:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000674:	4770      	bxne	lr
 8000676:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800067a:	bf08      	it	eq
 800067c:	4770      	bxeq	lr
 800067e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000682:	bf04      	itt	eq
 8000684:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000688:	4770      	bxeq	lr
 800068a:	b530      	push	{r4, r5, lr}
 800068c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000690:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000694:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000698:	e71c      	b.n	80004d4 <__adddf3+0x138>
 800069a:	bf00      	nop

0800069c <__aeabi_ul2d>:
 800069c:	ea50 0201 	orrs.w	r2, r0, r1
 80006a0:	bf08      	it	eq
 80006a2:	4770      	bxeq	lr
 80006a4:	b530      	push	{r4, r5, lr}
 80006a6:	f04f 0500 	mov.w	r5, #0
 80006aa:	e00a      	b.n	80006c2 <__aeabi_l2d+0x16>

080006ac <__aeabi_l2d>:
 80006ac:	ea50 0201 	orrs.w	r2, r0, r1
 80006b0:	bf08      	it	eq
 80006b2:	4770      	bxeq	lr
 80006b4:	b530      	push	{r4, r5, lr}
 80006b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80006ba:	d502      	bpl.n	80006c2 <__aeabi_l2d+0x16>
 80006bc:	4240      	negs	r0, r0
 80006be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80006c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80006ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80006ce:	f43f aed8 	beq.w	8000482 <__adddf3+0xe6>
 80006d2:	f04f 0203 	mov.w	r2, #3
 80006d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006da:	bf18      	it	ne
 80006dc:	3203      	addne	r2, #3
 80006de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006e2:	bf18      	it	ne
 80006e4:	3203      	addne	r2, #3
 80006e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80006ea:	f1c2 0320 	rsb	r3, r2, #32
 80006ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80006f2:	fa20 f002 	lsr.w	r0, r0, r2
 80006f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80006fa:	ea40 000e 	orr.w	r0, r0, lr
 80006fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000702:	4414      	add	r4, r2
 8000704:	e6bd      	b.n	8000482 <__adddf3+0xe6>
 8000706:	bf00      	nop

08000708 <__aeabi_uldivmod>:
 8000708:	b953      	cbnz	r3, 8000720 <__aeabi_uldivmod+0x18>
 800070a:	b94a      	cbnz	r2, 8000720 <__aeabi_uldivmod+0x18>
 800070c:	2900      	cmp	r1, #0
 800070e:	bf08      	it	eq
 8000710:	2800      	cmpeq	r0, #0
 8000712:	bf1c      	itt	ne
 8000714:	f04f 31ff 	movne.w	r1, #4294967295
 8000718:	f04f 30ff 	movne.w	r0, #4294967295
 800071c:	f000 b9a8 	b.w	8000a70 <__aeabi_idiv0>
 8000720:	f1ad 0c08 	sub.w	ip, sp, #8
 8000724:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000728:	f000 f83e 	bl	80007a8 <__udivmoddi4>
 800072c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000730:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000734:	b004      	add	sp, #16
 8000736:	4770      	bx	lr

08000738 <__aeabi_d2lz>:
 8000738:	b508      	push	{r3, lr}
 800073a:	4602      	mov	r2, r0
 800073c:	460b      	mov	r3, r1
 800073e:	ec43 2b17 	vmov	d7, r2, r3
 8000742:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8000746:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800074a:	d403      	bmi.n	8000754 <__aeabi_d2lz+0x1c>
 800074c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8000750:	f000 b80a 	b.w	8000768 <__aeabi_d2ulz>
 8000754:	eeb1 7b47 	vneg.f64	d7, d7
 8000758:	ec51 0b17 	vmov	r0, r1, d7
 800075c:	f000 f804 	bl	8000768 <__aeabi_d2ulz>
 8000760:	4240      	negs	r0, r0
 8000762:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000766:	bd08      	pop	{r3, pc}

08000768 <__aeabi_d2ulz>:
 8000768:	ed9f 6b0b 	vldr	d6, [pc, #44]	; 8000798 <__aeabi_d2ulz+0x30>
 800076c:	ec41 0b17 	vmov	d7, r0, r1
 8000770:	ed9f 5b0b 	vldr	d5, [pc, #44]	; 80007a0 <__aeabi_d2ulz+0x38>
 8000774:	ee27 6b06 	vmul.f64	d6, d7, d6
 8000778:	eebc 6bc6 	vcvt.u32.f64	s12, d6
 800077c:	eeb8 4b46 	vcvt.f64.u32	d4, s12
 8000780:	eea4 7b45 	vfms.f64	d7, d4, d5
 8000784:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8000788:	ee16 1a10 	vmov	r1, s12
 800078c:	ee17 0a90 	vmov	r0, s15
 8000790:	4770      	bx	lr
 8000792:	bf00      	nop
 8000794:	f3af 8000 	nop.w
 8000798:	00000000 	.word	0x00000000
 800079c:	3df00000 	.word	0x3df00000
 80007a0:	00000000 	.word	0x00000000
 80007a4:	41f00000 	.word	0x41f00000

080007a8 <__udivmoddi4>:
 80007a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80007ac:	9e08      	ldr	r6, [sp, #32]
 80007ae:	460d      	mov	r5, r1
 80007b0:	4604      	mov	r4, r0
 80007b2:	460f      	mov	r7, r1
 80007b4:	2b00      	cmp	r3, #0
 80007b6:	d14a      	bne.n	800084e <__udivmoddi4+0xa6>
 80007b8:	428a      	cmp	r2, r1
 80007ba:	4694      	mov	ip, r2
 80007bc:	d965      	bls.n	800088a <__udivmoddi4+0xe2>
 80007be:	fab2 f382 	clz	r3, r2
 80007c2:	b143      	cbz	r3, 80007d6 <__udivmoddi4+0x2e>
 80007c4:	fa02 fc03 	lsl.w	ip, r2, r3
 80007c8:	f1c3 0220 	rsb	r2, r3, #32
 80007cc:	409f      	lsls	r7, r3
 80007ce:	fa20 f202 	lsr.w	r2, r0, r2
 80007d2:	4317      	orrs	r7, r2
 80007d4:	409c      	lsls	r4, r3
 80007d6:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80007da:	fa1f f58c 	uxth.w	r5, ip
 80007de:	fbb7 f1fe 	udiv	r1, r7, lr
 80007e2:	0c22      	lsrs	r2, r4, #16
 80007e4:	fb0e 7711 	mls	r7, lr, r1, r7
 80007e8:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80007ec:	fb01 f005 	mul.w	r0, r1, r5
 80007f0:	4290      	cmp	r0, r2
 80007f2:	d90a      	bls.n	800080a <__udivmoddi4+0x62>
 80007f4:	eb1c 0202 	adds.w	r2, ip, r2
 80007f8:	f101 37ff 	add.w	r7, r1, #4294967295
 80007fc:	f080 811c 	bcs.w	8000a38 <__udivmoddi4+0x290>
 8000800:	4290      	cmp	r0, r2
 8000802:	f240 8119 	bls.w	8000a38 <__udivmoddi4+0x290>
 8000806:	3902      	subs	r1, #2
 8000808:	4462      	add	r2, ip
 800080a:	1a12      	subs	r2, r2, r0
 800080c:	b2a4      	uxth	r4, r4
 800080e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000812:	fb0e 2210 	mls	r2, lr, r0, r2
 8000816:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800081a:	fb00 f505 	mul.w	r5, r0, r5
 800081e:	42a5      	cmp	r5, r4
 8000820:	d90a      	bls.n	8000838 <__udivmoddi4+0x90>
 8000822:	eb1c 0404 	adds.w	r4, ip, r4
 8000826:	f100 32ff 	add.w	r2, r0, #4294967295
 800082a:	f080 8107 	bcs.w	8000a3c <__udivmoddi4+0x294>
 800082e:	42a5      	cmp	r5, r4
 8000830:	f240 8104 	bls.w	8000a3c <__udivmoddi4+0x294>
 8000834:	4464      	add	r4, ip
 8000836:	3802      	subs	r0, #2
 8000838:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800083c:	1b64      	subs	r4, r4, r5
 800083e:	2100      	movs	r1, #0
 8000840:	b11e      	cbz	r6, 800084a <__udivmoddi4+0xa2>
 8000842:	40dc      	lsrs	r4, r3
 8000844:	2300      	movs	r3, #0
 8000846:	e9c6 4300 	strd	r4, r3, [r6]
 800084a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800084e:	428b      	cmp	r3, r1
 8000850:	d908      	bls.n	8000864 <__udivmoddi4+0xbc>
 8000852:	2e00      	cmp	r6, #0
 8000854:	f000 80ed 	beq.w	8000a32 <__udivmoddi4+0x28a>
 8000858:	2100      	movs	r1, #0
 800085a:	e9c6 0500 	strd	r0, r5, [r6]
 800085e:	4608      	mov	r0, r1
 8000860:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000864:	fab3 f183 	clz	r1, r3
 8000868:	2900      	cmp	r1, #0
 800086a:	d149      	bne.n	8000900 <__udivmoddi4+0x158>
 800086c:	42ab      	cmp	r3, r5
 800086e:	d302      	bcc.n	8000876 <__udivmoddi4+0xce>
 8000870:	4282      	cmp	r2, r0
 8000872:	f200 80f8 	bhi.w	8000a66 <__udivmoddi4+0x2be>
 8000876:	1a84      	subs	r4, r0, r2
 8000878:	eb65 0203 	sbc.w	r2, r5, r3
 800087c:	2001      	movs	r0, #1
 800087e:	4617      	mov	r7, r2
 8000880:	2e00      	cmp	r6, #0
 8000882:	d0e2      	beq.n	800084a <__udivmoddi4+0xa2>
 8000884:	e9c6 4700 	strd	r4, r7, [r6]
 8000888:	e7df      	b.n	800084a <__udivmoddi4+0xa2>
 800088a:	b902      	cbnz	r2, 800088e <__udivmoddi4+0xe6>
 800088c:	deff      	udf	#255	; 0xff
 800088e:	fab2 f382 	clz	r3, r2
 8000892:	2b00      	cmp	r3, #0
 8000894:	f040 8090 	bne.w	80009b8 <__udivmoddi4+0x210>
 8000898:	1a8a      	subs	r2, r1, r2
 800089a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800089e:	fa1f fe8c 	uxth.w	lr, ip
 80008a2:	2101      	movs	r1, #1
 80008a4:	fbb2 f5f7 	udiv	r5, r2, r7
 80008a8:	fb07 2015 	mls	r0, r7, r5, r2
 80008ac:	0c22      	lsrs	r2, r4, #16
 80008ae:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80008b2:	fb0e f005 	mul.w	r0, lr, r5
 80008b6:	4290      	cmp	r0, r2
 80008b8:	d908      	bls.n	80008cc <__udivmoddi4+0x124>
 80008ba:	eb1c 0202 	adds.w	r2, ip, r2
 80008be:	f105 38ff 	add.w	r8, r5, #4294967295
 80008c2:	d202      	bcs.n	80008ca <__udivmoddi4+0x122>
 80008c4:	4290      	cmp	r0, r2
 80008c6:	f200 80cb 	bhi.w	8000a60 <__udivmoddi4+0x2b8>
 80008ca:	4645      	mov	r5, r8
 80008cc:	1a12      	subs	r2, r2, r0
 80008ce:	b2a4      	uxth	r4, r4
 80008d0:	fbb2 f0f7 	udiv	r0, r2, r7
 80008d4:	fb07 2210 	mls	r2, r7, r0, r2
 80008d8:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80008dc:	fb0e fe00 	mul.w	lr, lr, r0
 80008e0:	45a6      	cmp	lr, r4
 80008e2:	d908      	bls.n	80008f6 <__udivmoddi4+0x14e>
 80008e4:	eb1c 0404 	adds.w	r4, ip, r4
 80008e8:	f100 32ff 	add.w	r2, r0, #4294967295
 80008ec:	d202      	bcs.n	80008f4 <__udivmoddi4+0x14c>
 80008ee:	45a6      	cmp	lr, r4
 80008f0:	f200 80bb 	bhi.w	8000a6a <__udivmoddi4+0x2c2>
 80008f4:	4610      	mov	r0, r2
 80008f6:	eba4 040e 	sub.w	r4, r4, lr
 80008fa:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 80008fe:	e79f      	b.n	8000840 <__udivmoddi4+0x98>
 8000900:	f1c1 0720 	rsb	r7, r1, #32
 8000904:	408b      	lsls	r3, r1
 8000906:	fa22 fc07 	lsr.w	ip, r2, r7
 800090a:	ea4c 0c03 	orr.w	ip, ip, r3
 800090e:	fa05 f401 	lsl.w	r4, r5, r1
 8000912:	fa20 f307 	lsr.w	r3, r0, r7
 8000916:	40fd      	lsrs	r5, r7
 8000918:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800091c:	4323      	orrs	r3, r4
 800091e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000922:	fa1f fe8c 	uxth.w	lr, ip
 8000926:	fb09 5518 	mls	r5, r9, r8, r5
 800092a:	0c1c      	lsrs	r4, r3, #16
 800092c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000930:	fb08 f50e 	mul.w	r5, r8, lr
 8000934:	42a5      	cmp	r5, r4
 8000936:	fa02 f201 	lsl.w	r2, r2, r1
 800093a:	fa00 f001 	lsl.w	r0, r0, r1
 800093e:	d90b      	bls.n	8000958 <__udivmoddi4+0x1b0>
 8000940:	eb1c 0404 	adds.w	r4, ip, r4
 8000944:	f108 3aff 	add.w	sl, r8, #4294967295
 8000948:	f080 8088 	bcs.w	8000a5c <__udivmoddi4+0x2b4>
 800094c:	42a5      	cmp	r5, r4
 800094e:	f240 8085 	bls.w	8000a5c <__udivmoddi4+0x2b4>
 8000952:	f1a8 0802 	sub.w	r8, r8, #2
 8000956:	4464      	add	r4, ip
 8000958:	1b64      	subs	r4, r4, r5
 800095a:	b29d      	uxth	r5, r3
 800095c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000960:	fb09 4413 	mls	r4, r9, r3, r4
 8000964:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000968:	fb03 fe0e 	mul.w	lr, r3, lr
 800096c:	45a6      	cmp	lr, r4
 800096e:	d908      	bls.n	8000982 <__udivmoddi4+0x1da>
 8000970:	eb1c 0404 	adds.w	r4, ip, r4
 8000974:	f103 35ff 	add.w	r5, r3, #4294967295
 8000978:	d26c      	bcs.n	8000a54 <__udivmoddi4+0x2ac>
 800097a:	45a6      	cmp	lr, r4
 800097c:	d96a      	bls.n	8000a54 <__udivmoddi4+0x2ac>
 800097e:	3b02      	subs	r3, #2
 8000980:	4464      	add	r4, ip
 8000982:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000986:	fba3 9502 	umull	r9, r5, r3, r2
 800098a:	eba4 040e 	sub.w	r4, r4, lr
 800098e:	42ac      	cmp	r4, r5
 8000990:	46c8      	mov	r8, r9
 8000992:	46ae      	mov	lr, r5
 8000994:	d356      	bcc.n	8000a44 <__udivmoddi4+0x29c>
 8000996:	d053      	beq.n	8000a40 <__udivmoddi4+0x298>
 8000998:	b156      	cbz	r6, 80009b0 <__udivmoddi4+0x208>
 800099a:	ebb0 0208 	subs.w	r2, r0, r8
 800099e:	eb64 040e 	sbc.w	r4, r4, lr
 80009a2:	fa04 f707 	lsl.w	r7, r4, r7
 80009a6:	40ca      	lsrs	r2, r1
 80009a8:	40cc      	lsrs	r4, r1
 80009aa:	4317      	orrs	r7, r2
 80009ac:	e9c6 7400 	strd	r7, r4, [r6]
 80009b0:	4618      	mov	r0, r3
 80009b2:	2100      	movs	r1, #0
 80009b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80009b8:	f1c3 0120 	rsb	r1, r3, #32
 80009bc:	fa02 fc03 	lsl.w	ip, r2, r3
 80009c0:	fa20 f201 	lsr.w	r2, r0, r1
 80009c4:	fa25 f101 	lsr.w	r1, r5, r1
 80009c8:	409d      	lsls	r5, r3
 80009ca:	432a      	orrs	r2, r5
 80009cc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80009d0:	fa1f fe8c 	uxth.w	lr, ip
 80009d4:	fbb1 f0f7 	udiv	r0, r1, r7
 80009d8:	fb07 1510 	mls	r5, r7, r0, r1
 80009dc:	0c11      	lsrs	r1, r2, #16
 80009de:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80009e2:	fb00 f50e 	mul.w	r5, r0, lr
 80009e6:	428d      	cmp	r5, r1
 80009e8:	fa04 f403 	lsl.w	r4, r4, r3
 80009ec:	d908      	bls.n	8000a00 <__udivmoddi4+0x258>
 80009ee:	eb1c 0101 	adds.w	r1, ip, r1
 80009f2:	f100 38ff 	add.w	r8, r0, #4294967295
 80009f6:	d22f      	bcs.n	8000a58 <__udivmoddi4+0x2b0>
 80009f8:	428d      	cmp	r5, r1
 80009fa:	d92d      	bls.n	8000a58 <__udivmoddi4+0x2b0>
 80009fc:	3802      	subs	r0, #2
 80009fe:	4461      	add	r1, ip
 8000a00:	1b49      	subs	r1, r1, r5
 8000a02:	b292      	uxth	r2, r2
 8000a04:	fbb1 f5f7 	udiv	r5, r1, r7
 8000a08:	fb07 1115 	mls	r1, r7, r5, r1
 8000a0c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000a10:	fb05 f10e 	mul.w	r1, r5, lr
 8000a14:	4291      	cmp	r1, r2
 8000a16:	d908      	bls.n	8000a2a <__udivmoddi4+0x282>
 8000a18:	eb1c 0202 	adds.w	r2, ip, r2
 8000a1c:	f105 38ff 	add.w	r8, r5, #4294967295
 8000a20:	d216      	bcs.n	8000a50 <__udivmoddi4+0x2a8>
 8000a22:	4291      	cmp	r1, r2
 8000a24:	d914      	bls.n	8000a50 <__udivmoddi4+0x2a8>
 8000a26:	3d02      	subs	r5, #2
 8000a28:	4462      	add	r2, ip
 8000a2a:	1a52      	subs	r2, r2, r1
 8000a2c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000a30:	e738      	b.n	80008a4 <__udivmoddi4+0xfc>
 8000a32:	4631      	mov	r1, r6
 8000a34:	4630      	mov	r0, r6
 8000a36:	e708      	b.n	800084a <__udivmoddi4+0xa2>
 8000a38:	4639      	mov	r1, r7
 8000a3a:	e6e6      	b.n	800080a <__udivmoddi4+0x62>
 8000a3c:	4610      	mov	r0, r2
 8000a3e:	e6fb      	b.n	8000838 <__udivmoddi4+0x90>
 8000a40:	4548      	cmp	r0, r9
 8000a42:	d2a9      	bcs.n	8000998 <__udivmoddi4+0x1f0>
 8000a44:	ebb9 0802 	subs.w	r8, r9, r2
 8000a48:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000a4c:	3b01      	subs	r3, #1
 8000a4e:	e7a3      	b.n	8000998 <__udivmoddi4+0x1f0>
 8000a50:	4645      	mov	r5, r8
 8000a52:	e7ea      	b.n	8000a2a <__udivmoddi4+0x282>
 8000a54:	462b      	mov	r3, r5
 8000a56:	e794      	b.n	8000982 <__udivmoddi4+0x1da>
 8000a58:	4640      	mov	r0, r8
 8000a5a:	e7d1      	b.n	8000a00 <__udivmoddi4+0x258>
 8000a5c:	46d0      	mov	r8, sl
 8000a5e:	e77b      	b.n	8000958 <__udivmoddi4+0x1b0>
 8000a60:	3d02      	subs	r5, #2
 8000a62:	4462      	add	r2, ip
 8000a64:	e732      	b.n	80008cc <__udivmoddi4+0x124>
 8000a66:	4608      	mov	r0, r1
 8000a68:	e70a      	b.n	8000880 <__udivmoddi4+0xd8>
 8000a6a:	4464      	add	r4, ip
 8000a6c:	3802      	subs	r0, #2
 8000a6e:	e742      	b.n	80008f6 <__udivmoddi4+0x14e>

08000a70 <__aeabi_idiv0>:
 8000a70:	4770      	bx	lr
 8000a72:	bf00      	nop

08000a74 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000a74:	b480      	push	{r7}
 8000a76:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000a78:	4b3d      	ldr	r3, [pc, #244]	; (8000b70 <SystemInit+0xfc>)
 8000a7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000a7e:	4a3c      	ldr	r2, [pc, #240]	; (8000b70 <SystemInit+0xfc>)
 8000a80:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000a84:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 8000a88:	4b39      	ldr	r3, [pc, #228]	; (8000b70 <SystemInit+0xfc>)
 8000a8a:	691b      	ldr	r3, [r3, #16]
 8000a8c:	4a38      	ldr	r2, [pc, #224]	; (8000b70 <SystemInit+0xfc>)
 8000a8e:	f043 0310 	orr.w	r3, r3, #16
 8000a92:	6113      	str	r3, [r2, #16]

#if defined(CORE_CM7)
  /* Reset the RCC clock configuration to the default reset state ------------*/
   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000a94:	4b37      	ldr	r3, [pc, #220]	; (8000b74 <SystemInit+0x100>)
 8000a96:	681b      	ldr	r3, [r3, #0]
 8000a98:	f003 030f 	and.w	r3, r3, #15
 8000a9c:	2b06      	cmp	r3, #6
 8000a9e:	d807      	bhi.n	8000ab0 <SystemInit+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000aa0:	4b34      	ldr	r3, [pc, #208]	; (8000b74 <SystemInit+0x100>)
 8000aa2:	681b      	ldr	r3, [r3, #0]
 8000aa4:	f023 030f 	bic.w	r3, r3, #15
 8000aa8:	4a32      	ldr	r2, [pc, #200]	; (8000b74 <SystemInit+0x100>)
 8000aaa:	f043 0307 	orr.w	r3, r3, #7
 8000aae:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000ab0:	4b31      	ldr	r3, [pc, #196]	; (8000b78 <SystemInit+0x104>)
 8000ab2:	681b      	ldr	r3, [r3, #0]
 8000ab4:	4a30      	ldr	r2, [pc, #192]	; (8000b78 <SystemInit+0x104>)
 8000ab6:	f043 0301 	orr.w	r3, r3, #1
 8000aba:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000abc:	4b2e      	ldr	r3, [pc, #184]	; (8000b78 <SystemInit+0x104>)
 8000abe:	2200      	movs	r2, #0
 8000ac0:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8000ac2:	4b2d      	ldr	r3, [pc, #180]	; (8000b78 <SystemInit+0x104>)
 8000ac4:	681a      	ldr	r2, [r3, #0]
 8000ac6:	492c      	ldr	r1, [pc, #176]	; (8000b78 <SystemInit+0x104>)
 8000ac8:	4b2c      	ldr	r3, [pc, #176]	; (8000b7c <SystemInit+0x108>)
 8000aca:	4013      	ands	r3, r2
 8000acc:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000ace:	4b29      	ldr	r3, [pc, #164]	; (8000b74 <SystemInit+0x100>)
 8000ad0:	681b      	ldr	r3, [r3, #0]
 8000ad2:	f003 0308 	and.w	r3, r3, #8
 8000ad6:	2b00      	cmp	r3, #0
 8000ad8:	d007      	beq.n	8000aea <SystemInit+0x76>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000ada:	4b26      	ldr	r3, [pc, #152]	; (8000b74 <SystemInit+0x100>)
 8000adc:	681b      	ldr	r3, [r3, #0]
 8000ade:	f023 030f 	bic.w	r3, r3, #15
 8000ae2:	4a24      	ldr	r2, [pc, #144]	; (8000b74 <SystemInit+0x100>)
 8000ae4:	f043 0307 	orr.w	r3, r3, #7
 8000ae8:	6013      	str	r3, [r2, #0]
  }

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8000aea:	4b23      	ldr	r3, [pc, #140]	; (8000b78 <SystemInit+0x104>)
 8000aec:	2200      	movs	r2, #0
 8000aee:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000af0:	4b21      	ldr	r3, [pc, #132]	; (8000b78 <SystemInit+0x104>)
 8000af2:	2200      	movs	r2, #0
 8000af4:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8000af6:	4b20      	ldr	r3, [pc, #128]	; (8000b78 <SystemInit+0x104>)
 8000af8:	2200      	movs	r2, #0
 8000afa:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000afc:	4b1e      	ldr	r3, [pc, #120]	; (8000b78 <SystemInit+0x104>)
 8000afe:	4a20      	ldr	r2, [pc, #128]	; (8000b80 <SystemInit+0x10c>)
 8000b00:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8000b02:	4b1d      	ldr	r3, [pc, #116]	; (8000b78 <SystemInit+0x104>)
 8000b04:	4a1f      	ldr	r2, [pc, #124]	; (8000b84 <SystemInit+0x110>)
 8000b06:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000b08:	4b1b      	ldr	r3, [pc, #108]	; (8000b78 <SystemInit+0x104>)
 8000b0a:	4a1f      	ldr	r2, [pc, #124]	; (8000b88 <SystemInit+0x114>)
 8000b0c:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8000b0e:	4b1a      	ldr	r3, [pc, #104]	; (8000b78 <SystemInit+0x104>)
 8000b10:	2200      	movs	r2, #0
 8000b12:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000b14:	4b18      	ldr	r3, [pc, #96]	; (8000b78 <SystemInit+0x104>)
 8000b16:	4a1c      	ldr	r2, [pc, #112]	; (8000b88 <SystemInit+0x114>)
 8000b18:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000b1a:	4b17      	ldr	r3, [pc, #92]	; (8000b78 <SystemInit+0x104>)
 8000b1c:	2200      	movs	r2, #0
 8000b1e:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000b20:	4b15      	ldr	r3, [pc, #84]	; (8000b78 <SystemInit+0x104>)
 8000b22:	4a19      	ldr	r2, [pc, #100]	; (8000b88 <SystemInit+0x114>)
 8000b24:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8000b26:	4b14      	ldr	r3, [pc, #80]	; (8000b78 <SystemInit+0x104>)
 8000b28:	2200      	movs	r2, #0
 8000b2a:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000b2c:	4b12      	ldr	r3, [pc, #72]	; (8000b78 <SystemInit+0x104>)
 8000b2e:	681b      	ldr	r3, [r3, #0]
 8000b30:	4a11      	ldr	r2, [pc, #68]	; (8000b78 <SystemInit+0x104>)
 8000b32:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000b36:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000b38:	4b0f      	ldr	r3, [pc, #60]	; (8000b78 <SystemInit+0x104>)
 8000b3a:	2200      	movs	r2, #0
 8000b3c:	661a      	str	r2, [r3, #96]	; 0x60

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 8000b3e:	4b13      	ldr	r3, [pc, #76]	; (8000b8c <SystemInit+0x118>)
 8000b40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000b42:	4a12      	ldr	r2, [pc, #72]	; (8000b8c <SystemInit+0x118>)
 8000b44:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000b48:	6253      	str	r3, [r2, #36]	; 0x24

  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8000b4a:	4b11      	ldr	r3, [pc, #68]	; (8000b90 <SystemInit+0x11c>)
 8000b4c:	681a      	ldr	r2, [r3, #0]
 8000b4e:	4b11      	ldr	r3, [pc, #68]	; (8000b94 <SystemInit+0x120>)
 8000b50:	4013      	ands	r3, r2
 8000b52:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8000b56:	d202      	bcs.n	8000b5e <SystemInit+0xea>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8000b58:	4b0f      	ldr	r3, [pc, #60]	; (8000b98 <SystemInit+0x124>)
 8000b5a:	2201      	movs	r2, #1
 8000b5c:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8000b5e:	4b0f      	ldr	r3, [pc, #60]	; (8000b9c <SystemInit+0x128>)
 8000b60:	f243 02d2 	movw	r2, #12498	; 0x30d2
 8000b64:	601a      	str	r2, [r3, #0]
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 8000b66:	bf00      	nop
 8000b68:	46bd      	mov	sp, r7
 8000b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b6e:	4770      	bx	lr
 8000b70:	e000ed00 	.word	0xe000ed00
 8000b74:	52002000 	.word	0x52002000
 8000b78:	58024400 	.word	0x58024400
 8000b7c:	eaf6ed7f 	.word	0xeaf6ed7f
 8000b80:	02020200 	.word	0x02020200
 8000b84:	01ff0000 	.word	0x01ff0000
 8000b88:	01010280 	.word	0x01010280
 8000b8c:	580000c0 	.word	0x580000c0
 8000b90:	5c001000 	.word	0x5c001000
 8000b94:	ffff0000 	.word	0xffff0000
 8000b98:	51008108 	.word	0x51008108
 8000b9c:	52004000 	.word	0x52004000

08000ba0 <_ZSt4ceilf>:
  using ::ceil;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  ceil(float __x)
  { return __builtin_ceilf(__x); }
 8000ba0:	b480      	push	{r7}
 8000ba2:	b083      	sub	sp, #12
 8000ba4:	af00      	add	r7, sp, #0
 8000ba6:	ed87 0a01 	vstr	s0, [r7, #4]
 8000baa:	edd7 7a01 	vldr	s15, [r7, #4]
 8000bae:	fefa 7a67 	vrintp.f32	s15, s15
 8000bb2:	eeb0 0a67 	vmov.f32	s0, s15
 8000bb6:	370c      	adds	r7, #12
 8000bb8:	46bd      	mov	sp, r7
 8000bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bbe:	4770      	bx	lr

08000bc0 <_ZN10LL_Control7EncoderC1EP17TIM_HandleTypeDefi>:
 *      Author: josue
 */

#include "Encoder.hpp"

LL_Control::Encoder::Encoder(TIM_HandleTypeDef * htim, int int_freq) {
 8000bc0:	b580      	push	{r7, lr}
 8000bc2:	b084      	sub	sp, #16
 8000bc4:	af00      	add	r7, sp, #0
 8000bc6:	60f8      	str	r0, [r7, #12]
 8000bc8:	60b9      	str	r1, [r7, #8]
 8000bca:	607a      	str	r2, [r7, #4]
 8000bcc:	4a09      	ldr	r2, [pc, #36]	; (8000bf4 <_ZN10LL_Control7EncoderC1EP17TIM_HandleTypeDefi+0x34>)
 8000bce:	68fb      	ldr	r3, [r7, #12]
 8000bd0:	601a      	str	r2, [r3, #0]

	// Assignments
	this->htimCounter = htim;
 8000bd2:	68fb      	ldr	r3, [r7, #12]
 8000bd4:	68ba      	ldr	r2, [r7, #8]
 8000bd6:	605a      	str	r2, [r3, #4]
	this->int_freq = int_freq;
 8000bd8:	68fb      	ldr	r3, [r7, #12]
 8000bda:	687a      	ldr	r2, [r7, #4]
 8000bdc:	611a      	str	r2, [r3, #16]

	set_encoderRes (537.667);
 8000bde:	ed9f 0a06 	vldr	s0, [pc, #24]	; 8000bf8 <_ZN10LL_Control7EncoderC1EP17TIM_HandleTypeDefi+0x38>
 8000be2:	68f8      	ldr	r0, [r7, #12]
 8000be4:	f000 f838 	bl	8000c58 <_ZN10LL_Control7Encoder14set_encoderResEf>

}
 8000be8:	68fb      	ldr	r3, [r7, #12]
 8000bea:	4618      	mov	r0, r3
 8000bec:	3710      	adds	r7, #16
 8000bee:	46bd      	mov	sp, r7
 8000bf0:	bd80      	pop	{r7, pc}
 8000bf2:	bf00      	nop
 8000bf4:	08017a88 	.word	0x08017a88
 8000bf8:	44066ab0 	.word	0x44066ab0

08000bfc <_ZN10LL_Control7EncoderD1Ev>:
LL_Control::Encoder::Encoder(){

}
LL_Control::Encoder::~Encoder() {
 8000bfc:	b480      	push	{r7}
 8000bfe:	b083      	sub	sp, #12
 8000c00:	af00      	add	r7, sp, #0
 8000c02:	6078      	str	r0, [r7, #4]
 8000c04:	4a04      	ldr	r2, [pc, #16]	; (8000c18 <_ZN10LL_Control7EncoderD1Ev+0x1c>)
 8000c06:	687b      	ldr	r3, [r7, #4]
 8000c08:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 8000c0a:	687b      	ldr	r3, [r7, #4]
 8000c0c:	4618      	mov	r0, r3
 8000c0e:	370c      	adds	r7, #12
 8000c10:	46bd      	mov	sp, r7
 8000c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c16:	4770      	bx	lr
 8000c18:	08017a88 	.word	0x08017a88

08000c1c <_ZN10LL_Control7EncoderD0Ev>:
LL_Control::Encoder::~Encoder() {
 8000c1c:	b580      	push	{r7, lr}
 8000c1e:	b082      	sub	sp, #8
 8000c20:	af00      	add	r7, sp, #0
 8000c22:	6078      	str	r0, [r7, #4]
}
 8000c24:	6878      	ldr	r0, [r7, #4]
 8000c26:	f7ff ffe9 	bl	8000bfc <_ZN10LL_Control7EncoderD1Ev>
 8000c2a:	211c      	movs	r1, #28
 8000c2c:	6878      	ldr	r0, [r7, #4]
 8000c2e:	f012 fb3d 	bl	80132ac <_ZdlPvj>
 8000c32:	687b      	ldr	r3, [r7, #4]
 8000c34:	4618      	mov	r0, r3
 8000c36:	3708      	adds	r7, #8
 8000c38:	46bd      	mov	sp, r7
 8000c3a:	bd80      	pop	{r7, pc}

08000c3c <_ZN10LL_Control7Encoder11set_ticksPREi>:
void LL_Control::Encoder::set_ticksPR(int ticks){
 8000c3c:	b480      	push	{r7}
 8000c3e:	b083      	sub	sp, #12
 8000c40:	af00      	add	r7, sp, #0
 8000c42:	6078      	str	r0, [r7, #4]
 8000c44:	6039      	str	r1, [r7, #0]
	ticksPerRevolution = ticks;
 8000c46:	687b      	ldr	r3, [r7, #4]
 8000c48:	683a      	ldr	r2, [r7, #0]
 8000c4a:	60da      	str	r2, [r3, #12]
}
 8000c4c:	bf00      	nop
 8000c4e:	370c      	adds	r7, #12
 8000c50:	46bd      	mov	sp, r7
 8000c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c56:	4770      	bx	lr

08000c58 <_ZN10LL_Control7Encoder14set_encoderResEf>:
void LL_Control::Encoder::set_encoderRes(float res){
 8000c58:	b580      	push	{r7, lr}
 8000c5a:	b082      	sub	sp, #8
 8000c5c:	af00      	add	r7, sp, #0
 8000c5e:	6078      	str	r0, [r7, #4]
 8000c60:	ed87 0a00 	vstr	s0, [r7]
	encoderRes = res;
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	683a      	ldr	r2, [r7, #0]
 8000c68:	609a      	str	r2, [r3, #8]
	set_ticksPR((int) std::ceil(res) );
 8000c6a:	ed97 0a00 	vldr	s0, [r7]
 8000c6e:	f7ff ff97 	bl	8000ba0 <_ZSt4ceilf>
 8000c72:	eef0 7a40 	vmov.f32	s15, s0
 8000c76:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000c7a:	ee17 1a90 	vmov	r1, s15
 8000c7e:	6878      	ldr	r0, [r7, #4]
 8000c80:	f7ff ffdc 	bl	8000c3c <_ZN10LL_Control7Encoder11set_ticksPREi>
}
 8000c84:	bf00      	nop
 8000c86:	3708      	adds	r7, #8
 8000c88:	46bd      	mov	sp, r7
 8000c8a:	bd80      	pop	{r7, pc}

08000c8c <_ZN10LL_Control7Encoder7get_velEv>:
float LL_Control::Encoder::get_vel(){
 8000c8c:	b480      	push	{r7}
 8000c8e:	b083      	sub	sp, #12
 8000c90:	af00      	add	r7, sp, #0
 8000c92:	6078      	str	r0, [r7, #4]
	return vel;
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	699b      	ldr	r3, [r3, #24]
 8000c98:	ee07 3a90 	vmov	s15, r3
}
 8000c9c:	eeb0 0a67 	vmov.f32	s0, s15
 8000ca0:	370c      	adds	r7, #12
 8000ca2:	46bd      	mov	sp, r7
 8000ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca8:	4770      	bx	lr

08000caa <_ZN10LL_Control7Encoder13get_frequencyEv>:

int LL_Control::Encoder::get_frequency(){
 8000caa:	b480      	push	{r7}
 8000cac:	b083      	sub	sp, #12
 8000cae:	af00      	add	r7, sp, #0
 8000cb0:	6078      	str	r0, [r7, #4]
	return int_freq;
 8000cb2:	687b      	ldr	r3, [r7, #4]
 8000cb4:	691b      	ldr	r3, [r3, #16]
}
 8000cb6:	4618      	mov	r0, r3
 8000cb8:	370c      	adds	r7, #12
 8000cba:	46bd      	mov	sp, r7
 8000cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cc0:	4770      	bx	lr
	...

08000cc4 <_ZN10LL_Control7Encoder6updateEv>:

void LL_Control::Encoder::update(){
 8000cc4:	b480      	push	{r7}
 8000cc6:	b085      	sub	sp, #20
 8000cc8:	af00      	add	r7, sp, #0
 8000cca:	6078      	str	r0, [r7, #4]

	//HAL_GPIO_WritePin (GPIOE, GPIO_PIN_1, GPIO_PIN_SET);

	int tick =__HAL_TIM_GET_COUNTER(htimCounter);
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	685b      	ldr	r3, [r3, #4]
 8000cd0:	681b      	ldr	r3, [r3, #0]
 8000cd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000cd4:	60fb      	str	r3, [r7, #12]
	//int tick = htimCounter->Instance->CNT;

	// Code to avoid jumps when a revolution is completed
		// This basically happens when the encoder value changes drastically
		// from the last value to the new one
	if (std::abs(lastTick - tick) > ticksPerRevolution - 1){
 8000cd6:	687b      	ldr	r3, [r7, #4]
 8000cd8:	68da      	ldr	r2, [r3, #12]
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	6959      	ldr	r1, [r3, #20]
 8000cde:	68fb      	ldr	r3, [r7, #12]
 8000ce0:	1acb      	subs	r3, r1, r3
 8000ce2:	2b00      	cmp	r3, #0
 8000ce4:	bfb8      	it	lt
 8000ce6:	425b      	neglt	r3, r3
 8000ce8:	429a      	cmp	r2, r3
 8000cea:	dc04      	bgt.n	8000cf6 <_ZN10LL_Control7Encoder6updateEv+0x32>
		tick -= ticksPerRevolution;
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	68db      	ldr	r3, [r3, #12]
 8000cf0:	68fa      	ldr	r2, [r7, #12]
 8000cf2:	1ad3      	subs	r3, r2, r3
 8000cf4:	60fb      	str	r3, [r7, #12]
	}

	// Update angular velocities:
	//w_rightWheel = 2*pi*(lastTick_r - tick_r)/(encoderTickpRev*(0.02));
	vel = 2*pi*(lastTick - tick)*1000/(encoderRes*int_freq);
 8000cf6:	687b      	ldr	r3, [r7, #4]
 8000cf8:	695a      	ldr	r2, [r3, #20]
 8000cfa:	68fb      	ldr	r3, [r7, #12]
 8000cfc:	1ad3      	subs	r3, r2, r3
 8000cfe:	ee07 3a90 	vmov	s15, r3
 8000d02:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000d06:	ed9f 7a10 	vldr	s14, [pc, #64]	; 8000d48 <_ZN10LL_Control7Encoder6updateEv+0x84>
 8000d0a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000d0e:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 8000d4c <_ZN10LL_Control7Encoder6updateEv+0x88>
 8000d12:	ee67 6a87 	vmul.f32	s13, s15, s14
 8000d16:	687b      	ldr	r3, [r7, #4]
 8000d18:	ed93 7a02 	vldr	s14, [r3, #8]
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	691b      	ldr	r3, [r3, #16]
 8000d20:	ee07 3a90 	vmov	s15, r3
 8000d24:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000d28:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000d2c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000d30:	687b      	ldr	r3, [r7, #4]
 8000d32:	edc3 7a06 	vstr	s15, [r3, #24]

	// Update last readout
	lastTick = tick;
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	68fa      	ldr	r2, [r7, #12]
 8000d3a:	615a      	str	r2, [r3, #20]
}
 8000d3c:	bf00      	nop
 8000d3e:	3714      	adds	r7, #20
 8000d40:	46bd      	mov	sp, r7
 8000d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d46:	4770      	bx	lr
 8000d48:	40c90ff9 	.word	0x40c90ff9
 8000d4c:	447a0000 	.word	0x447a0000

08000d50 <_ZN8JoystickC1EP17ADC_HandleTypeDefS1_>:
 *      Author: serfa
 */

#include "Joystick.hpp"

Joystick::Joystick(ADC_HandleTypeDef *_hadc1, ADC_HandleTypeDef *_hadc2) {
 8000d50:	b480      	push	{r7}
 8000d52:	b085      	sub	sp, #20
 8000d54:	af00      	add	r7, sp, #0
 8000d56:	60f8      	str	r0, [r7, #12]
 8000d58:	60b9      	str	r1, [r7, #8]
 8000d5a:	607a      	str	r2, [r7, #4]

	hadc1 = _hadc1;
 8000d5c:	68fb      	ldr	r3, [r7, #12]
 8000d5e:	68ba      	ldr	r2, [r7, #8]
 8000d60:	605a      	str	r2, [r3, #4]
	hadc2 = _hadc2;
 8000d62:	68fb      	ldr	r3, [r7, #12]
 8000d64:	687a      	ldr	r2, [r7, #4]
 8000d66:	609a      	str	r2, [r3, #8]

    in_min  =  1;
 8000d68:	68fb      	ldr	r3, [r7, #12]
 8000d6a:	2201      	movs	r2, #1
 8000d6c:	621a      	str	r2, [r3, #32]
    in_max  =  65536;
 8000d6e:	68fb      	ldr	r3, [r7, #12]
 8000d70:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000d74:	625a      	str	r2, [r3, #36]	; 0x24
    out_min = -1;
 8000d76:	68fb      	ldr	r3, [r7, #12]
 8000d78:	f04f 32ff 	mov.w	r2, #4294967295
 8000d7c:	629a      	str	r2, [r3, #40]	; 0x28
    out_max =  1;
 8000d7e:	68fb      	ldr	r3, [r7, #12]
 8000d80:	2201      	movs	r2, #1
 8000d82:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8000d84:	68fb      	ldr	r3, [r7, #12]
 8000d86:	4618      	mov	r0, r3
 8000d88:	3714      	adds	r7, #20
 8000d8a:	46bd      	mov	sp, r7
 8000d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d90:	4770      	bx	lr

08000d92 <_ZN8Joystick4readEv>:
void Joystick::read(){
 8000d92:	b580      	push	{r7, lr}
 8000d94:	b082      	sub	sp, #8
 8000d96:	af00      	add	r7, sp, #0
 8000d98:	6078      	str	r0, [r7, #4]
	HAL_ADC_Start(hadc1);
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	685b      	ldr	r3, [r3, #4]
 8000d9e:	4618      	mov	r0, r3
 8000da0:	f003 fa18 	bl	80041d4 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(hadc1, HAL_MAX_DELAY);
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	685b      	ldr	r3, [r3, #4]
 8000da8:	f04f 31ff 	mov.w	r1, #4294967295
 8000dac:	4618      	mov	r0, r3
 8000dae:	f003 fadb 	bl	8004368 <HAL_ADC_PollForConversion>
    x_adc = HAL_ADC_GetValue(hadc1);
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	685b      	ldr	r3, [r3, #4]
 8000db6:	4618      	mov	r0, r3
 8000db8:	f003 fbca 	bl	8004550 <HAL_ADC_GetValue>
 8000dbc:	4603      	mov	r3, r0
 8000dbe:	b29a      	uxth	r2, r3
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	819a      	strh	r2, [r3, #12]
    x_axis = x_adc;
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	899b      	ldrh	r3, [r3, #12]
 8000dc8:	ee07 3a90 	vmov	s15, r3
 8000dcc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	edc3 7a04 	vstr	s15, [r3, #16]
    HAL_ADC_Start(hadc2);
 8000dd6:	687b      	ldr	r3, [r7, #4]
 8000dd8:	689b      	ldr	r3, [r3, #8]
 8000dda:	4618      	mov	r0, r3
 8000ddc:	f003 f9fa 	bl	80041d4 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(hadc2, HAL_MAX_DELAY);
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	689b      	ldr	r3, [r3, #8]
 8000de4:	f04f 31ff 	mov.w	r1, #4294967295
 8000de8:	4618      	mov	r0, r3
 8000dea:	f003 fabd 	bl	8004368 <HAL_ADC_PollForConversion>
    y_adc = HAL_ADC_GetValue(hadc2);
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	689b      	ldr	r3, [r3, #8]
 8000df2:	4618      	mov	r0, r3
 8000df4:	f003 fbac 	bl	8004550 <HAL_ADC_GetValue>
 8000df8:	4603      	mov	r3, r0
 8000dfa:	b29a      	uxth	r2, r3
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	81da      	strh	r2, [r3, #14]
    y_axis = y_adc;
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	89db      	ldrh	r3, [r3, #14]
 8000e04:	ee07 3a90 	vmov	s15, r3
 8000e08:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	edc3 7a05 	vstr	s15, [r3, #20]
}
 8000e12:	bf00      	nop
 8000e14:	3708      	adds	r7, #8
 8000e16:	46bd      	mov	sp, r7
 8000e18:	bd80      	pop	{r7, pc}

08000e1a <_ZN8Joystick3mapEf>:
float Joystick::map(float x){
 8000e1a:	b480      	push	{r7}
 8000e1c:	b083      	sub	sp, #12
 8000e1e:	af00      	add	r7, sp, #0
 8000e20:	6078      	str	r0, [r7, #4]
 8000e22:	ed87 0a00 	vstr	s0, [r7]
	return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	6a1b      	ldr	r3, [r3, #32]
 8000e2a:	ee07 3a90 	vmov	s15, r3
 8000e2e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000e32:	ed97 7a00 	vldr	s14, [r7]
 8000e36:	ee37 7a67 	vsub.f32	s14, s14, s15
 8000e3a:	687b      	ldr	r3, [r7, #4]
 8000e3c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000e42:	1ad3      	subs	r3, r2, r3
 8000e44:	ee07 3a90 	vmov	s15, r3
 8000e48:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000e4c:	ee67 6a27 	vmul.f32	s13, s14, s15
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	6a1b      	ldr	r3, [r3, #32]
 8000e58:	1ad3      	subs	r3, r2, r3
 8000e5a:	ee07 3a90 	vmov	s15, r3
 8000e5e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000e62:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000e6a:	ee07 3a90 	vmov	s15, r3
 8000e6e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000e72:	ee77 7a27 	vadd.f32	s15, s14, s15
}
 8000e76:	eeb0 0a67 	vmov.f32	s0, s15
 8000e7a:	370c      	adds	r7, #12
 8000e7c:	46bd      	mov	sp, r7
 8000e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e82:	4770      	bx	lr

08000e84 <_ZN8Joystick7set_posEv>:
void Joystick::set_pos(){
 8000e84:	b580      	push	{r7, lr}
 8000e86:	b082      	sub	sp, #8
 8000e88:	af00      	add	r7, sp, #0
 8000e8a:	6078      	str	r0, [r7, #4]
	x_pos = map(x_axis);
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	edd3 7a04 	vldr	s15, [r3, #16]
 8000e92:	eeb0 0a67 	vmov.f32	s0, s15
 8000e96:	6878      	ldr	r0, [r7, #4]
 8000e98:	f7ff ffbf 	bl	8000e1a <_ZN8Joystick3mapEf>
 8000e9c:	eef0 7a40 	vmov.f32	s15, s0
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	edc3 7a06 	vstr	s15, [r3, #24]
	y_pos = map(y_axis);
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	edd3 7a05 	vldr	s15, [r3, #20]
 8000eac:	eeb0 0a67 	vmov.f32	s0, s15
 8000eb0:	6878      	ldr	r0, [r7, #4]
 8000eb2:	f7ff ffb2 	bl	8000e1a <_ZN8Joystick3mapEf>
 8000eb6:	eef0 7a40 	vmov.f32	s15, s0
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	edc3 7a07 	vstr	s15, [r3, #28]
}
 8000ec0:	bf00      	nop
 8000ec2:	3708      	adds	r7, #8
 8000ec4:	46bd      	mov	sp, r7
 8000ec6:	bd80      	pop	{r7, pc}

08000ec8 <_ZN8Joystick8get_xPosEv>:
float Joystick::get_xPos(){
 8000ec8:	b480      	push	{r7}
 8000eca:	b083      	sub	sp, #12
 8000ecc:	af00      	add	r7, sp, #0
 8000ece:	6078      	str	r0, [r7, #4]
	return x_pos;
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	699b      	ldr	r3, [r3, #24]
 8000ed4:	ee07 3a90 	vmov	s15, r3
}
 8000ed8:	eeb0 0a67 	vmov.f32	s0, s15
 8000edc:	370c      	adds	r7, #12
 8000ede:	46bd      	mov	sp, r7
 8000ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee4:	4770      	bx	lr

08000ee6 <_ZN8Joystick8get_yPosEv>:
float Joystick::get_yPos(){
 8000ee6:	b480      	push	{r7}
 8000ee8:	b083      	sub	sp, #12
 8000eea:	af00      	add	r7, sp, #0
 8000eec:	6078      	str	r0, [r7, #4]
	return y_pos;
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	69db      	ldr	r3, [r3, #28]
 8000ef2:	ee07 3a90 	vmov	s15, r3
}
 8000ef6:	eeb0 0a67 	vmov.f32	s0, s15
 8000efa:	370c      	adds	r7, #12
 8000efc:	46bd      	mov	sp, r7
 8000efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f02:	4770      	bx	lr

08000f04 <_ZN6KeypadC1EP19__I2C_HandleTypeDef>:
 */

#include "Keypad.hpp"
//extern I2C_HandleTypeDef hi2c1;

Keypad::Keypad(I2C_HandleTypeDef *_hi2c)
 8000f04:	b4b0      	push	{r4, r5, r7}
 8000f06:	b083      	sub	sp, #12
 8000f08:	af00      	add	r7, sp, #0
 8000f0a:	6078      	str	r0, [r7, #4]
 8000f0c:	6039      	str	r1, [r7, #0]
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	4a0b      	ldr	r2, [pc, #44]	; (8000f40 <_ZN6KeypadC1EP19__I2C_HandleTypeDef+0x3c>)
 8000f12:	f103 0411 	add.w	r4, r3, #17
 8000f16:	4615      	mov	r5, r2
 8000f18:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000f1a:	6020      	str	r0, [r4, #0]
 8000f1c:	6061      	str	r1, [r4, #4]
 8000f1e:	60a2      	str	r2, [r4, #8]
 8000f20:	60e3      	str	r3, [r4, #12]
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	4a07      	ldr	r2, [pc, #28]	; (8000f44 <_ZN6KeypadC1EP19__I2C_HandleTypeDef+0x40>)
 8000f26:	3321      	adds	r3, #33	; 0x21
 8000f28:	6810      	ldr	r0, [r2, #0]
 8000f2a:	6018      	str	r0, [r3, #0]
{
	hi2c1 = _hi2c; 
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	683a      	ldr	r2, [r7, #0]
 8000f30:	60da      	str	r2, [r3, #12]
}
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	4618      	mov	r0, r3
 8000f36:	370c      	adds	r7, #12
 8000f38:	46bd      	mov	sp, r7
 8000f3a:	bcb0      	pop	{r4, r5, r7}
 8000f3c:	4770      	bx	lr
 8000f3e:	bf00      	nop
 8000f40:	080179a0 	.word	0x080179a0
 8000f44:	080179b0 	.word	0x080179b0

08000f48 <_ZN6Keypad12lcd_send_cmdEc>:
void Keypad::lcd_send_cmd (char cmd)
{
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	b086      	sub	sp, #24
 8000f4c:	af02      	add	r7, sp, #8
 8000f4e:	6078      	str	r0, [r7, #4]
 8000f50:	460b      	mov	r3, r1
 8000f52:	70fb      	strb	r3, [r7, #3]
	char data_u, data_l;
	uint8_t data_t[4];
	data_u = (cmd&0xf0);
 8000f54:	78fb      	ldrb	r3, [r7, #3]
 8000f56:	f023 030f 	bic.w	r3, r3, #15
 8000f5a:	73fb      	strb	r3, [r7, #15]
	data_l = ((cmd<<4)&0xf0);
 8000f5c:	78fb      	ldrb	r3, [r7, #3]
 8000f5e:	011b      	lsls	r3, r3, #4
 8000f60:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0C;  //en=1, rs=0
 8000f62:	7bfb      	ldrb	r3, [r7, #15]
 8000f64:	f043 030c 	orr.w	r3, r3, #12
 8000f68:	b2db      	uxtb	r3, r3
 8000f6a:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x08;  //en=0, rs=0
 8000f6c:	7bfb      	ldrb	r3, [r7, #15]
 8000f6e:	f043 0308 	orr.w	r3, r3, #8
 8000f72:	b2db      	uxtb	r3, r3
 8000f74:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0C;  //en=1, rs=0
 8000f76:	7bbb      	ldrb	r3, [r7, #14]
 8000f78:	f043 030c 	orr.w	r3, r3, #12
 8000f7c:	b2db      	uxtb	r3, r3
 8000f7e:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x08;  //en=0, rs=0
 8000f80:	7bbb      	ldrb	r3, [r7, #14]
 8000f82:	f043 0308 	orr.w	r3, r3, #8
 8000f86:	b2db      	uxtb	r3, r3
 8000f88:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	68d8      	ldr	r0, [r3, #12]
 8000f8e:	f107 0208 	add.w	r2, r7, #8
 8000f92:	2364      	movs	r3, #100	; 0x64
 8000f94:	9300      	str	r3, [sp, #0]
 8000f96:	2304      	movs	r3, #4
 8000f98:	214e      	movs	r1, #78	; 0x4e
 8000f9a:	f006 fe77 	bl	8007c8c <HAL_I2C_Master_Transmit>
}  
 8000f9e:	bf00      	nop
 8000fa0:	3710      	adds	r7, #16
 8000fa2:	46bd      	mov	sp, r7
 8000fa4:	bd80      	pop	{r7, pc}

08000fa6 <_ZN6Keypad13lcd_send_dataEc>:
void Keypad::lcd_send_data (char data)
{
 8000fa6:	b580      	push	{r7, lr}
 8000fa8:	b086      	sub	sp, #24
 8000faa:	af02      	add	r7, sp, #8
 8000fac:	6078      	str	r0, [r7, #4]
 8000fae:	460b      	mov	r3, r1
 8000fb0:	70fb      	strb	r3, [r7, #3]
	char data_u, data_l;
	uint8_t data_t[4];
	data_u = (data&0xf0);
 8000fb2:	78fb      	ldrb	r3, [r7, #3]
 8000fb4:	f023 030f 	bic.w	r3, r3, #15
 8000fb8:	73fb      	strb	r3, [r7, #15]
	data_l = ((data<<4)&0xf0);
 8000fba:	78fb      	ldrb	r3, [r7, #3]
 8000fbc:	011b      	lsls	r3, r3, #4
 8000fbe:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0D;  //en=1, rs=0
 8000fc0:	7bfb      	ldrb	r3, [r7, #15]
 8000fc2:	f043 030d 	orr.w	r3, r3, #13
 8000fc6:	b2db      	uxtb	r3, r3
 8000fc8:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x09;  //en=0, rs=0
 8000fca:	7bfb      	ldrb	r3, [r7, #15]
 8000fcc:	f043 0309 	orr.w	r3, r3, #9
 8000fd0:	b2db      	uxtb	r3, r3
 8000fd2:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0D;  //en=1, rs=0
 8000fd4:	7bbb      	ldrb	r3, [r7, #14]
 8000fd6:	f043 030d 	orr.w	r3, r3, #13
 8000fda:	b2db      	uxtb	r3, r3
 8000fdc:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x09;  //en=0, rs=0
 8000fde:	7bbb      	ldrb	r3, [r7, #14]
 8000fe0:	f043 0309 	orr.w	r3, r3, #9
 8000fe4:	b2db      	uxtb	r3, r3
 8000fe6:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	68d8      	ldr	r0, [r3, #12]
 8000fec:	f107 0208 	add.w	r2, r7, #8
 8000ff0:	2364      	movs	r3, #100	; 0x64
 8000ff2:	9300      	str	r3, [sp, #0]
 8000ff4:	2304      	movs	r3, #4
 8000ff6:	214e      	movs	r1, #78	; 0x4e
 8000ff8:	f006 fe48 	bl	8007c8c <HAL_I2C_Master_Transmit>
}
 8000ffc:	bf00      	nop
 8000ffe:	3710      	adds	r7, #16
 8001000:	46bd      	mov	sp, r7
 8001002:	bd80      	pop	{r7, pc}

08001004 <_ZN6Keypad15lcd_send_stringEPc>:
void Keypad::lcd_send_string (char *str)
{
 8001004:	b580      	push	{r7, lr}
 8001006:	b082      	sub	sp, #8
 8001008:	af00      	add	r7, sp, #0
 800100a:	6078      	str	r0, [r7, #4]
 800100c:	6039      	str	r1, [r7, #0]
	while (*str) lcd_send_data (*str++);
 800100e:	e007      	b.n	8001020 <_ZN6Keypad15lcd_send_stringEPc+0x1c>
 8001010:	683b      	ldr	r3, [r7, #0]
 8001012:	1c5a      	adds	r2, r3, #1
 8001014:	603a      	str	r2, [r7, #0]
 8001016:	781b      	ldrb	r3, [r3, #0]
 8001018:	4619      	mov	r1, r3
 800101a:	6878      	ldr	r0, [r7, #4]
 800101c:	f7ff ffc3 	bl	8000fa6 <_ZN6Keypad13lcd_send_dataEc>
 8001020:	683b      	ldr	r3, [r7, #0]
 8001022:	781b      	ldrb	r3, [r3, #0]
 8001024:	2b00      	cmp	r3, #0
 8001026:	d1f3      	bne.n	8001010 <_ZN6Keypad15lcd_send_stringEPc+0xc>
}
 8001028:	bf00      	nop
 800102a:	bf00      	nop
 800102c:	3708      	adds	r7, #8
 800102e:	46bd      	mov	sp, r7
 8001030:	bd80      	pop	{r7, pc}

08001032 <_ZN6Keypad11lcd_put_curEii>:
void Keypad::lcd_put_cur(int row, int col)
{
 8001032:	b580      	push	{r7, lr}
 8001034:	b084      	sub	sp, #16
 8001036:	af00      	add	r7, sp, #0
 8001038:	60f8      	str	r0, [r7, #12]
 800103a:	60b9      	str	r1, [r7, #8]
 800103c:	607a      	str	r2, [r7, #4]
	switch (row)
 800103e:	68bb      	ldr	r3, [r7, #8]
 8001040:	2b00      	cmp	r3, #0
 8001042:	d003      	beq.n	800104c <_ZN6Keypad11lcd_put_curEii+0x1a>
 8001044:	68bb      	ldr	r3, [r7, #8]
 8001046:	2b01      	cmp	r3, #1
 8001048:	d005      	beq.n	8001056 <_ZN6Keypad11lcd_put_curEii+0x24>
 800104a:	e009      	b.n	8001060 <_ZN6Keypad11lcd_put_curEii+0x2e>
    {
        case 0:
            col |= 0x80;
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001052:	607b      	str	r3, [r7, #4]
            break;
 8001054:	e004      	b.n	8001060 <_ZN6Keypad11lcd_put_curEii+0x2e>
        case 1:
            col |= 0xC0;
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800105c:	607b      	str	r3, [r7, #4]
            break;
 800105e:	bf00      	nop
    }

    lcd_send_cmd (col);
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	b2db      	uxtb	r3, r3
 8001064:	4619      	mov	r1, r3
 8001066:	68f8      	ldr	r0, [r7, #12]
 8001068:	f7ff ff6e 	bl	8000f48 <_ZN6Keypad12lcd_send_cmdEc>
}
 800106c:	bf00      	nop
 800106e:	3710      	adds	r7, #16
 8001070:	46bd      	mov	sp, r7
 8001072:	bd80      	pop	{r7, pc}

08001074 <_ZN6Keypad9lcd_clearEv>:
void Keypad::lcd_clear (void)
{
 8001074:	b580      	push	{r7, lr}
 8001076:	b084      	sub	sp, #16
 8001078:	af00      	add	r7, sp, #0
 800107a:	6078      	str	r0, [r7, #4]
	lcd_send_cmd (0x80);
 800107c:	2180      	movs	r1, #128	; 0x80
 800107e:	6878      	ldr	r0, [r7, #4]
 8001080:	f7ff ff62 	bl	8000f48 <_ZN6Keypad12lcd_send_cmdEc>
	for (int i=0; i<70; i++)
 8001084:	2300      	movs	r3, #0
 8001086:	60fb      	str	r3, [r7, #12]
 8001088:	e006      	b.n	8001098 <_ZN6Keypad9lcd_clearEv+0x24>
	{
		lcd_send_data (' ');
 800108a:	2120      	movs	r1, #32
 800108c:	6878      	ldr	r0, [r7, #4]
 800108e:	f7ff ff8a 	bl	8000fa6 <_ZN6Keypad13lcd_send_dataEc>
	for (int i=0; i<70; i++)
 8001092:	68fb      	ldr	r3, [r7, #12]
 8001094:	3301      	adds	r3, #1
 8001096:	60fb      	str	r3, [r7, #12]
 8001098:	68fb      	ldr	r3, [r7, #12]
 800109a:	2b45      	cmp	r3, #69	; 0x45
 800109c:	ddf5      	ble.n	800108a <_ZN6Keypad9lcd_clearEv+0x16>
	}
}
 800109e:	bf00      	nop
 80010a0:	bf00      	nop
 80010a2:	3710      	adds	r7, #16
 80010a4:	46bd      	mov	sp, r7
 80010a6:	bd80      	pop	{r7, pc}

080010a8 <_ZN6Keypad8lcd_initEv>:
void Keypad::lcd_init (void)
{
 80010a8:	b580      	push	{r7, lr}
 80010aa:	b082      	sub	sp, #8
 80010ac:	af00      	add	r7, sp, #0
 80010ae:	6078      	str	r0, [r7, #4]
	// 4 bit initialisation
	HAL_Delay(50);  // wait for >40ms
 80010b0:	2032      	movs	r0, #50	; 0x32
 80010b2:	f002 fcdb 	bl	8003a6c <HAL_Delay>
	lcd_send_cmd (0x30);
 80010b6:	2130      	movs	r1, #48	; 0x30
 80010b8:	6878      	ldr	r0, [r7, #4]
 80010ba:	f7ff ff45 	bl	8000f48 <_ZN6Keypad12lcd_send_cmdEc>
	HAL_Delay(5);  // wait for >4.1ms
 80010be:	2005      	movs	r0, #5
 80010c0:	f002 fcd4 	bl	8003a6c <HAL_Delay>
	lcd_send_cmd (0x30);
 80010c4:	2130      	movs	r1, #48	; 0x30
 80010c6:	6878      	ldr	r0, [r7, #4]
 80010c8:	f7ff ff3e 	bl	8000f48 <_ZN6Keypad12lcd_send_cmdEc>
	HAL_Delay(1);  // wait for >100us
 80010cc:	2001      	movs	r0, #1
 80010ce:	f002 fccd 	bl	8003a6c <HAL_Delay>
	lcd_send_cmd (0x30);
 80010d2:	2130      	movs	r1, #48	; 0x30
 80010d4:	6878      	ldr	r0, [r7, #4]
 80010d6:	f7ff ff37 	bl	8000f48 <_ZN6Keypad12lcd_send_cmdEc>
	HAL_Delay(10);
 80010da:	200a      	movs	r0, #10
 80010dc:	f002 fcc6 	bl	8003a6c <HAL_Delay>
	lcd_send_cmd (0x20);  // 4bit mode
 80010e0:	2120      	movs	r1, #32
 80010e2:	6878      	ldr	r0, [r7, #4]
 80010e4:	f7ff ff30 	bl	8000f48 <_ZN6Keypad12lcd_send_cmdEc>
	HAL_Delay(10);
 80010e8:	200a      	movs	r0, #10
 80010ea:	f002 fcbf 	bl	8003a6c <HAL_Delay>

  	// dislay initialisation
	lcd_send_cmd (0x28); // Function set --> DL=0 (4 bit mode), N = 1 (2 line display) F = 0 (5x8 characters)
 80010ee:	2128      	movs	r1, #40	; 0x28
 80010f0:	6878      	ldr	r0, [r7, #4]
 80010f2:	f7ff ff29 	bl	8000f48 <_ZN6Keypad12lcd_send_cmdEc>
	HAL_Delay(1);
 80010f6:	2001      	movs	r0, #1
 80010f8:	f002 fcb8 	bl	8003a6c <HAL_Delay>
	lcd_send_cmd (0x08); //Display on/off control --> D=0,C=0, B=0  ---> display off
 80010fc:	2108      	movs	r1, #8
 80010fe:	6878      	ldr	r0, [r7, #4]
 8001100:	f7ff ff22 	bl	8000f48 <_ZN6Keypad12lcd_send_cmdEc>
	HAL_Delay(1);
 8001104:	2001      	movs	r0, #1
 8001106:	f002 fcb1 	bl	8003a6c <HAL_Delay>
	lcd_send_cmd (0x01);  // clear display
 800110a:	2101      	movs	r1, #1
 800110c:	6878      	ldr	r0, [r7, #4]
 800110e:	f7ff ff1b 	bl	8000f48 <_ZN6Keypad12lcd_send_cmdEc>
	HAL_Delay(1);
 8001112:	2001      	movs	r0, #1
 8001114:	f002 fcaa 	bl	8003a6c <HAL_Delay>
	HAL_Delay(1);
 8001118:	2001      	movs	r0, #1
 800111a:	f002 fca7 	bl	8003a6c <HAL_Delay>
	lcd_send_cmd (0x06); //Entry mode set --> I/D = 1 (increment cursor) & S = 0 (no shift)
 800111e:	2106      	movs	r1, #6
 8001120:	6878      	ldr	r0, [r7, #4]
 8001122:	f7ff ff11 	bl	8000f48 <_ZN6Keypad12lcd_send_cmdEc>
	HAL_Delay(1);
 8001126:	2001      	movs	r0, #1
 8001128:	f002 fca0 	bl	8003a6c <HAL_Delay>
	lcd_send_cmd (0x0C); //Display on/off control --> D = 1, C and B = 0. (Cursor and blink, last two bits)
 800112c:	210c      	movs	r1, #12
 800112e:	6878      	ldr	r0, [r7, #4]
 8001130:	f7ff ff0a 	bl	8000f48 <_ZN6Keypad12lcd_send_cmdEc>
}   
 8001134:	bf00      	nop
 8001136:	3708      	adds	r7, #8
 8001138:	46bd      	mov	sp, r7
 800113a:	bd80      	pop	{r7, pc}

0800113c <_ZN6Keypad11keypad_readEv>:
char Keypad::keypad_read()
{
 800113c:	b580      	push	{r7, lr}
 800113e:	b082      	sub	sp, #8
 8001140:	af00      	add	r7, sp, #0
 8001142:	6078      	str	r0, [r7, #4]
	
  HAL_GPIO_WritePin(R1_GPIO_Port, R1_Pin, GPIO_PIN_RESET);
 8001144:	2200      	movs	r2, #0
 8001146:	2180      	movs	r1, #128	; 0x80
 8001148:	48b4      	ldr	r0, [pc, #720]	; (800141c <_ZN6Keypad11keypad_readEv+0x2e0>)
 800114a:	f006 fcc7 	bl	8007adc <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(R2_GPIO_Port, R2_Pin, GPIO_PIN_SET);
 800114e:	2201      	movs	r2, #1
 8001150:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001154:	48b1      	ldr	r0, [pc, #708]	; (800141c <_ZN6Keypad11keypad_readEv+0x2e0>)
 8001156:	f006 fcc1 	bl	8007adc <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(R3_GPIO_Port, R3_Pin, GPIO_PIN_SET);
 800115a:	2201      	movs	r2, #1
 800115c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001160:	48ae      	ldr	r0, [pc, #696]	; (800141c <_ZN6Keypad11keypad_readEv+0x2e0>)
 8001162:	f006 fcbb 	bl	8007adc <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(R4_GPIO_Port, R4_Pin, GPIO_PIN_SET);
 8001166:	2201      	movs	r2, #1
 8001168:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800116c:	48ab      	ldr	r0, [pc, #684]	; (800141c <_ZN6Keypad11keypad_readEv+0x2e0>)
 800116e:	f006 fcb5 	bl	8007adc <HAL_GPIO_WritePin>

  if(!(HAL_GPIO_ReadPin(C1_GPIO_Port, C1_Pin))){
 8001172:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001176:	48a9      	ldr	r0, [pc, #676]	; (800141c <_ZN6Keypad11keypad_readEv+0x2e0>)
 8001178:	f006 fc98 	bl	8007aac <HAL_GPIO_ReadPin>
 800117c:	4603      	mov	r3, r0
 800117e:	2b00      	cmp	r3, #0
 8001180:	bf0c      	ite	eq
 8001182:	2301      	moveq	r3, #1
 8001184:	2300      	movne	r3, #0
 8001186:	b2db      	uxtb	r3, r3
 8001188:	2b00      	cmp	r3, #0
 800118a:	d017      	beq.n	80011bc <_ZN6Keypad11keypad_readEv+0x80>
    HAL_Delay(4);
 800118c:	2004      	movs	r0, #4
 800118e:	f002 fc6d 	bl	8003a6c <HAL_Delay>
    while(!(HAL_GPIO_ReadPin (C1_GPIO_Port, C1_Pin)));
 8001192:	bf00      	nop
 8001194:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001198:	48a0      	ldr	r0, [pc, #640]	; (800141c <_ZN6Keypad11keypad_readEv+0x2e0>)
 800119a:	f006 fc87 	bl	8007aac <HAL_GPIO_ReadPin>
 800119e:	4603      	mov	r3, r0
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	bf0c      	ite	eq
 80011a4:	2301      	moveq	r3, #1
 80011a6:	2300      	movne	r3, #0
 80011a8:	b2db      	uxtb	r3, r3
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	d1f2      	bne.n	8001194 <_ZN6Keypad11keypad_readEv+0x58>
    HAL_Delay(4);
 80011ae:	2004      	movs	r0, #4
 80011b0:	f002 fc5c 	bl	8003a6c <HAL_Delay>
    val_key = keys[0][0];
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	7c5a      	ldrb	r2, [r3, #17]
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	741a      	strb	r2, [r3, #16]
  }
  if(!(HAL_GPIO_ReadPin(C2_GPIO_Port, C2_Pin))){
 80011bc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80011c0:	4896      	ldr	r0, [pc, #600]	; (800141c <_ZN6Keypad11keypad_readEv+0x2e0>)
 80011c2:	f006 fc73 	bl	8007aac <HAL_GPIO_ReadPin>
 80011c6:	4603      	mov	r3, r0
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	bf0c      	ite	eq
 80011cc:	2301      	moveq	r3, #1
 80011ce:	2300      	movne	r3, #0
 80011d0:	b2db      	uxtb	r3, r3
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d017      	beq.n	8001206 <_ZN6Keypad11keypad_readEv+0xca>
    HAL_Delay(4);
 80011d6:	2004      	movs	r0, #4
 80011d8:	f002 fc48 	bl	8003a6c <HAL_Delay>
    while(!(HAL_GPIO_ReadPin(C2_GPIO_Port, C2_Pin)));
 80011dc:	bf00      	nop
 80011de:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80011e2:	488e      	ldr	r0, [pc, #568]	; (800141c <_ZN6Keypad11keypad_readEv+0x2e0>)
 80011e4:	f006 fc62 	bl	8007aac <HAL_GPIO_ReadPin>
 80011e8:	4603      	mov	r3, r0
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	bf0c      	ite	eq
 80011ee:	2301      	moveq	r3, #1
 80011f0:	2300      	movne	r3, #0
 80011f2:	b2db      	uxtb	r3, r3
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	d1f2      	bne.n	80011de <_ZN6Keypad11keypad_readEv+0xa2>
    HAL_Delay(4);
 80011f8:	2004      	movs	r0, #4
 80011fa:	f002 fc37 	bl	8003a6c <HAL_Delay>
    val_key = keys[0][1];
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	7c9a      	ldrb	r2, [r3, #18]
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	741a      	strb	r2, [r3, #16]
  }
  if(!(HAL_GPIO_ReadPin(C3_GPIO_Port, C3_Pin))){
 8001206:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800120a:	4884      	ldr	r0, [pc, #528]	; (800141c <_ZN6Keypad11keypad_readEv+0x2e0>)
 800120c:	f006 fc4e 	bl	8007aac <HAL_GPIO_ReadPin>
 8001210:	4603      	mov	r3, r0
 8001212:	2b00      	cmp	r3, #0
 8001214:	bf0c      	ite	eq
 8001216:	2301      	moveq	r3, #1
 8001218:	2300      	movne	r3, #0
 800121a:	b2db      	uxtb	r3, r3
 800121c:	2b00      	cmp	r3, #0
 800121e:	d017      	beq.n	8001250 <_ZN6Keypad11keypad_readEv+0x114>
    HAL_Delay(4);
 8001220:	2004      	movs	r0, #4
 8001222:	f002 fc23 	bl	8003a6c <HAL_Delay>
    while(!(HAL_GPIO_ReadPin(C3_GPIO_Port, C3_Pin)));
 8001226:	bf00      	nop
 8001228:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800122c:	487b      	ldr	r0, [pc, #492]	; (800141c <_ZN6Keypad11keypad_readEv+0x2e0>)
 800122e:	f006 fc3d 	bl	8007aac <HAL_GPIO_ReadPin>
 8001232:	4603      	mov	r3, r0
 8001234:	2b00      	cmp	r3, #0
 8001236:	bf0c      	ite	eq
 8001238:	2301      	moveq	r3, #1
 800123a:	2300      	movne	r3, #0
 800123c:	b2db      	uxtb	r3, r3
 800123e:	2b00      	cmp	r3, #0
 8001240:	d1f2      	bne.n	8001228 <_ZN6Keypad11keypad_readEv+0xec>
    HAL_Delay(4);
 8001242:	2004      	movs	r0, #4
 8001244:	f002 fc12 	bl	8003a6c <HAL_Delay>
    val_key = keys[0][2];
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	7cda      	ldrb	r2, [r3, #19]
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	741a      	strb	r2, [r3, #16]
  }
  if (!(HAL_GPIO_ReadPin(C4_GPIO_Port, C4_Pin))){
 8001250:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001254:	4871      	ldr	r0, [pc, #452]	; (800141c <_ZN6Keypad11keypad_readEv+0x2e0>)
 8001256:	f006 fc29 	bl	8007aac <HAL_GPIO_ReadPin>
 800125a:	4603      	mov	r3, r0
 800125c:	2b00      	cmp	r3, #0
 800125e:	bf0c      	ite	eq
 8001260:	2301      	moveq	r3, #1
 8001262:	2300      	movne	r3, #0
 8001264:	b2db      	uxtb	r3, r3
 8001266:	2b00      	cmp	r3, #0
 8001268:	d017      	beq.n	800129a <_ZN6Keypad11keypad_readEv+0x15e>
    HAL_Delay(4);
 800126a:	2004      	movs	r0, #4
 800126c:	f002 fbfe 	bl	8003a6c <HAL_Delay>
    while(!(HAL_GPIO_ReadPin(C4_GPIO_Port, C4_Pin)));
 8001270:	bf00      	nop
 8001272:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001276:	4869      	ldr	r0, [pc, #420]	; (800141c <_ZN6Keypad11keypad_readEv+0x2e0>)
 8001278:	f006 fc18 	bl	8007aac <HAL_GPIO_ReadPin>
 800127c:	4603      	mov	r3, r0
 800127e:	2b00      	cmp	r3, #0
 8001280:	bf0c      	ite	eq
 8001282:	2301      	moveq	r3, #1
 8001284:	2300      	movne	r3, #0
 8001286:	b2db      	uxtb	r3, r3
 8001288:	2b00      	cmp	r3, #0
 800128a:	d1f2      	bne.n	8001272 <_ZN6Keypad11keypad_readEv+0x136>
    HAL_Delay(4);
 800128c:	2004      	movs	r0, #4
 800128e:	f002 fbed 	bl	8003a6c <HAL_Delay>
    val_key = keys[0][3];
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	7d1a      	ldrb	r2, [r3, #20]
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	741a      	strb	r2, [r3, #16]
  }

  HAL_GPIO_WritePin(R1_GPIO_Port, R1_Pin, GPIO_PIN_SET);
 800129a:	2201      	movs	r2, #1
 800129c:	2180      	movs	r1, #128	; 0x80
 800129e:	485f      	ldr	r0, [pc, #380]	; (800141c <_ZN6Keypad11keypad_readEv+0x2e0>)
 80012a0:	f006 fc1c 	bl	8007adc <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(R2_GPIO_Port, R2_Pin, GPIO_PIN_RESET);
 80012a4:	2200      	movs	r2, #0
 80012a6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80012aa:	485c      	ldr	r0, [pc, #368]	; (800141c <_ZN6Keypad11keypad_readEv+0x2e0>)
 80012ac:	f006 fc16 	bl	8007adc <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(R3_GPIO_Port, R3_Pin, GPIO_PIN_SET);
 80012b0:	2201      	movs	r2, #1
 80012b2:	f44f 7100 	mov.w	r1, #512	; 0x200
 80012b6:	4859      	ldr	r0, [pc, #356]	; (800141c <_ZN6Keypad11keypad_readEv+0x2e0>)
 80012b8:	f006 fc10 	bl	8007adc <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(R4_GPIO_Port, R4_Pin, GPIO_PIN_SET);
 80012bc:	2201      	movs	r2, #1
 80012be:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80012c2:	4856      	ldr	r0, [pc, #344]	; (800141c <_ZN6Keypad11keypad_readEv+0x2e0>)
 80012c4:	f006 fc0a 	bl	8007adc <HAL_GPIO_WritePin>

  if(!(HAL_GPIO_ReadPin(C1_GPIO_Port, C1_Pin))){
 80012c8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80012cc:	4853      	ldr	r0, [pc, #332]	; (800141c <_ZN6Keypad11keypad_readEv+0x2e0>)
 80012ce:	f006 fbed 	bl	8007aac <HAL_GPIO_ReadPin>
 80012d2:	4603      	mov	r3, r0
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	bf0c      	ite	eq
 80012d8:	2301      	moveq	r3, #1
 80012da:	2300      	movne	r3, #0
 80012dc:	b2db      	uxtb	r3, r3
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d017      	beq.n	8001312 <_ZN6Keypad11keypad_readEv+0x1d6>
    HAL_Delay(4);
 80012e2:	2004      	movs	r0, #4
 80012e4:	f002 fbc2 	bl	8003a6c <HAL_Delay>
    while(!(HAL_GPIO_ReadPin(C1_GPIO_Port, C1_Pin)));
 80012e8:	bf00      	nop
 80012ea:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80012ee:	484b      	ldr	r0, [pc, #300]	; (800141c <_ZN6Keypad11keypad_readEv+0x2e0>)
 80012f0:	f006 fbdc 	bl	8007aac <HAL_GPIO_ReadPin>
 80012f4:	4603      	mov	r3, r0
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	bf0c      	ite	eq
 80012fa:	2301      	moveq	r3, #1
 80012fc:	2300      	movne	r3, #0
 80012fe:	b2db      	uxtb	r3, r3
 8001300:	2b00      	cmp	r3, #0
 8001302:	d1f2      	bne.n	80012ea <_ZN6Keypad11keypad_readEv+0x1ae>
    HAL_Delay(4);
 8001304:	2004      	movs	r0, #4
 8001306:	f002 fbb1 	bl	8003a6c <HAL_Delay>
    val_key = keys[1][0];
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	7d5a      	ldrb	r2, [r3, #21]
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	741a      	strb	r2, [r3, #16]
  }
  if(!(HAL_GPIO_ReadPin(C2_GPIO_Port, C2_Pin))){
 8001312:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001316:	4841      	ldr	r0, [pc, #260]	; (800141c <_ZN6Keypad11keypad_readEv+0x2e0>)
 8001318:	f006 fbc8 	bl	8007aac <HAL_GPIO_ReadPin>
 800131c:	4603      	mov	r3, r0
 800131e:	2b00      	cmp	r3, #0
 8001320:	bf0c      	ite	eq
 8001322:	2301      	moveq	r3, #1
 8001324:	2300      	movne	r3, #0
 8001326:	b2db      	uxtb	r3, r3
 8001328:	2b00      	cmp	r3, #0
 800132a:	d017      	beq.n	800135c <_ZN6Keypad11keypad_readEv+0x220>
    HAL_Delay(4);
 800132c:	2004      	movs	r0, #4
 800132e:	f002 fb9d 	bl	8003a6c <HAL_Delay>
    while(!(HAL_GPIO_ReadPin(C2_GPIO_Port, C2_Pin)));
 8001332:	bf00      	nop
 8001334:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001338:	4838      	ldr	r0, [pc, #224]	; (800141c <_ZN6Keypad11keypad_readEv+0x2e0>)
 800133a:	f006 fbb7 	bl	8007aac <HAL_GPIO_ReadPin>
 800133e:	4603      	mov	r3, r0
 8001340:	2b00      	cmp	r3, #0
 8001342:	bf0c      	ite	eq
 8001344:	2301      	moveq	r3, #1
 8001346:	2300      	movne	r3, #0
 8001348:	b2db      	uxtb	r3, r3
 800134a:	2b00      	cmp	r3, #0
 800134c:	d1f2      	bne.n	8001334 <_ZN6Keypad11keypad_readEv+0x1f8>
    HAL_Delay(4);
 800134e:	2004      	movs	r0, #4
 8001350:	f002 fb8c 	bl	8003a6c <HAL_Delay>
    val_key = keys[1][1];
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	7d9a      	ldrb	r2, [r3, #22]
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	741a      	strb	r2, [r3, #16]
    }
  if(!(HAL_GPIO_ReadPin(C3_GPIO_Port, C3_Pin))){
 800135c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001360:	482e      	ldr	r0, [pc, #184]	; (800141c <_ZN6Keypad11keypad_readEv+0x2e0>)
 8001362:	f006 fba3 	bl	8007aac <HAL_GPIO_ReadPin>
 8001366:	4603      	mov	r3, r0
 8001368:	2b00      	cmp	r3, #0
 800136a:	bf0c      	ite	eq
 800136c:	2301      	moveq	r3, #1
 800136e:	2300      	movne	r3, #0
 8001370:	b2db      	uxtb	r3, r3
 8001372:	2b00      	cmp	r3, #0
 8001374:	d017      	beq.n	80013a6 <_ZN6Keypad11keypad_readEv+0x26a>
    HAL_Delay(4);
 8001376:	2004      	movs	r0, #4
 8001378:	f002 fb78 	bl	8003a6c <HAL_Delay>
    while(!(HAL_GPIO_ReadPin(C3_GPIO_Port, C3_Pin)));
 800137c:	bf00      	nop
 800137e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001382:	4826      	ldr	r0, [pc, #152]	; (800141c <_ZN6Keypad11keypad_readEv+0x2e0>)
 8001384:	f006 fb92 	bl	8007aac <HAL_GPIO_ReadPin>
 8001388:	4603      	mov	r3, r0
 800138a:	2b00      	cmp	r3, #0
 800138c:	bf0c      	ite	eq
 800138e:	2301      	moveq	r3, #1
 8001390:	2300      	movne	r3, #0
 8001392:	b2db      	uxtb	r3, r3
 8001394:	2b00      	cmp	r3, #0
 8001396:	d1f2      	bne.n	800137e <_ZN6Keypad11keypad_readEv+0x242>
    HAL_Delay(4);
 8001398:	2004      	movs	r0, #4
 800139a:	f002 fb67 	bl	8003a6c <HAL_Delay>
    val_key = keys[1][2];
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	7dda      	ldrb	r2, [r3, #23]
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	741a      	strb	r2, [r3, #16]
  }
  if(!(HAL_GPIO_ReadPin(C4_GPIO_Port, C4_Pin))){
 80013a6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80013aa:	481c      	ldr	r0, [pc, #112]	; (800141c <_ZN6Keypad11keypad_readEv+0x2e0>)
 80013ac:	f006 fb7e 	bl	8007aac <HAL_GPIO_ReadPin>
 80013b0:	4603      	mov	r3, r0
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	bf0c      	ite	eq
 80013b6:	2301      	moveq	r3, #1
 80013b8:	2300      	movne	r3, #0
 80013ba:	b2db      	uxtb	r3, r3
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d017      	beq.n	80013f0 <_ZN6Keypad11keypad_readEv+0x2b4>
    HAL_Delay(4);
 80013c0:	2004      	movs	r0, #4
 80013c2:	f002 fb53 	bl	8003a6c <HAL_Delay>
    while(!(HAL_GPIO_ReadPin(C4_GPIO_Port, C4_Pin)));
 80013c6:	bf00      	nop
 80013c8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80013cc:	4813      	ldr	r0, [pc, #76]	; (800141c <_ZN6Keypad11keypad_readEv+0x2e0>)
 80013ce:	f006 fb6d 	bl	8007aac <HAL_GPIO_ReadPin>
 80013d2:	4603      	mov	r3, r0
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	bf0c      	ite	eq
 80013d8:	2301      	moveq	r3, #1
 80013da:	2300      	movne	r3, #0
 80013dc:	b2db      	uxtb	r3, r3
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d1f2      	bne.n	80013c8 <_ZN6Keypad11keypad_readEv+0x28c>
    HAL_Delay(4);
 80013e2:	2004      	movs	r0, #4
 80013e4:	f002 fb42 	bl	8003a6c <HAL_Delay>
    val_key = keys[1][3];
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	7e1a      	ldrb	r2, [r3, #24]
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	741a      	strb	r2, [r3, #16]
  }

  HAL_GPIO_WritePin(R1_GPIO_Port, R1_Pin, GPIO_PIN_SET);
 80013f0:	2201      	movs	r2, #1
 80013f2:	2180      	movs	r1, #128	; 0x80
 80013f4:	4809      	ldr	r0, [pc, #36]	; (800141c <_ZN6Keypad11keypad_readEv+0x2e0>)
 80013f6:	f006 fb71 	bl	8007adc <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(R2_GPIO_Port, R2_Pin, GPIO_PIN_SET);
 80013fa:	2201      	movs	r2, #1
 80013fc:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001400:	4806      	ldr	r0, [pc, #24]	; (800141c <_ZN6Keypad11keypad_readEv+0x2e0>)
 8001402:	f006 fb6b 	bl	8007adc <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(R3_GPIO_Port, R3_Pin, GPIO_PIN_RESET);
 8001406:	2200      	movs	r2, #0
 8001408:	f44f 7100 	mov.w	r1, #512	; 0x200
 800140c:	4803      	ldr	r0, [pc, #12]	; (800141c <_ZN6Keypad11keypad_readEv+0x2e0>)
 800140e:	f006 fb65 	bl	8007adc <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(R4_GPIO_Port, R4_Pin, GPIO_PIN_SET);
 8001412:	2201      	movs	r2, #1
 8001414:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001418:	e002      	b.n	8001420 <_ZN6Keypad11keypad_readEv+0x2e4>
 800141a:	bf00      	nop
 800141c:	58021000 	.word	0x58021000
 8001420:	48a4      	ldr	r0, [pc, #656]	; (80016b4 <_ZN6Keypad11keypad_readEv+0x578>)
 8001422:	f006 fb5b 	bl	8007adc <HAL_GPIO_WritePin>

  if(!(HAL_GPIO_ReadPin(C1_GPIO_Port, C1_Pin))){
 8001426:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800142a:	48a2      	ldr	r0, [pc, #648]	; (80016b4 <_ZN6Keypad11keypad_readEv+0x578>)
 800142c:	f006 fb3e 	bl	8007aac <HAL_GPIO_ReadPin>
 8001430:	4603      	mov	r3, r0
 8001432:	2b00      	cmp	r3, #0
 8001434:	bf0c      	ite	eq
 8001436:	2301      	moveq	r3, #1
 8001438:	2300      	movne	r3, #0
 800143a:	b2db      	uxtb	r3, r3
 800143c:	2b00      	cmp	r3, #0
 800143e:	d017      	beq.n	8001470 <_ZN6Keypad11keypad_readEv+0x334>
    HAL_Delay(4);
 8001440:	2004      	movs	r0, #4
 8001442:	f002 fb13 	bl	8003a6c <HAL_Delay>
    while(!(HAL_GPIO_ReadPin(C1_GPIO_Port, C1_Pin)));
 8001446:	bf00      	nop
 8001448:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800144c:	4899      	ldr	r0, [pc, #612]	; (80016b4 <_ZN6Keypad11keypad_readEv+0x578>)
 800144e:	f006 fb2d 	bl	8007aac <HAL_GPIO_ReadPin>
 8001452:	4603      	mov	r3, r0
 8001454:	2b00      	cmp	r3, #0
 8001456:	bf0c      	ite	eq
 8001458:	2301      	moveq	r3, #1
 800145a:	2300      	movne	r3, #0
 800145c:	b2db      	uxtb	r3, r3
 800145e:	2b00      	cmp	r3, #0
 8001460:	d1f2      	bne.n	8001448 <_ZN6Keypad11keypad_readEv+0x30c>
    HAL_Delay(4);
 8001462:	2004      	movs	r0, #4
 8001464:	f002 fb02 	bl	8003a6c <HAL_Delay>
    val_key = keys[2][0];
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	7e5a      	ldrb	r2, [r3, #25]
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	741a      	strb	r2, [r3, #16]
  }
  if(!(HAL_GPIO_ReadPin(C2_GPIO_Port, C2_Pin))){
 8001470:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001474:	488f      	ldr	r0, [pc, #572]	; (80016b4 <_ZN6Keypad11keypad_readEv+0x578>)
 8001476:	f006 fb19 	bl	8007aac <HAL_GPIO_ReadPin>
 800147a:	4603      	mov	r3, r0
 800147c:	2b00      	cmp	r3, #0
 800147e:	bf0c      	ite	eq
 8001480:	2301      	moveq	r3, #1
 8001482:	2300      	movne	r3, #0
 8001484:	b2db      	uxtb	r3, r3
 8001486:	2b00      	cmp	r3, #0
 8001488:	d017      	beq.n	80014ba <_ZN6Keypad11keypad_readEv+0x37e>
    HAL_Delay(4);
 800148a:	2004      	movs	r0, #4
 800148c:	f002 faee 	bl	8003a6c <HAL_Delay>
    while(!(HAL_GPIO_ReadPin(C2_GPIO_Port, C2_Pin)));
 8001490:	bf00      	nop
 8001492:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001496:	4887      	ldr	r0, [pc, #540]	; (80016b4 <_ZN6Keypad11keypad_readEv+0x578>)
 8001498:	f006 fb08 	bl	8007aac <HAL_GPIO_ReadPin>
 800149c:	4603      	mov	r3, r0
 800149e:	2b00      	cmp	r3, #0
 80014a0:	bf0c      	ite	eq
 80014a2:	2301      	moveq	r3, #1
 80014a4:	2300      	movne	r3, #0
 80014a6:	b2db      	uxtb	r3, r3
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	d1f2      	bne.n	8001492 <_ZN6Keypad11keypad_readEv+0x356>
    HAL_Delay(4);
 80014ac:	2004      	movs	r0, #4
 80014ae:	f002 fadd 	bl	8003a6c <HAL_Delay>
    val_key = keys[2][1];
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	7e9a      	ldrb	r2, [r3, #26]
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	741a      	strb	r2, [r3, #16]
  }
  if(!(HAL_GPIO_ReadPin(C3_GPIO_Port, C3_Pin))){
 80014ba:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80014be:	487d      	ldr	r0, [pc, #500]	; (80016b4 <_ZN6Keypad11keypad_readEv+0x578>)
 80014c0:	f006 faf4 	bl	8007aac <HAL_GPIO_ReadPin>
 80014c4:	4603      	mov	r3, r0
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	bf0c      	ite	eq
 80014ca:	2301      	moveq	r3, #1
 80014cc:	2300      	movne	r3, #0
 80014ce:	b2db      	uxtb	r3, r3
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	d017      	beq.n	8001504 <_ZN6Keypad11keypad_readEv+0x3c8>
    HAL_Delay(4);
 80014d4:	2004      	movs	r0, #4
 80014d6:	f002 fac9 	bl	8003a6c <HAL_Delay>
    while(!(HAL_GPIO_ReadPin(C3_GPIO_Port, C3_Pin)));
 80014da:	bf00      	nop
 80014dc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80014e0:	4874      	ldr	r0, [pc, #464]	; (80016b4 <_ZN6Keypad11keypad_readEv+0x578>)
 80014e2:	f006 fae3 	bl	8007aac <HAL_GPIO_ReadPin>
 80014e6:	4603      	mov	r3, r0
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	bf0c      	ite	eq
 80014ec:	2301      	moveq	r3, #1
 80014ee:	2300      	movne	r3, #0
 80014f0:	b2db      	uxtb	r3, r3
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	d1f2      	bne.n	80014dc <_ZN6Keypad11keypad_readEv+0x3a0>
    HAL_Delay(4);
 80014f6:	2004      	movs	r0, #4
 80014f8:	f002 fab8 	bl	8003a6c <HAL_Delay>
    val_key = keys[2][2];
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	7eda      	ldrb	r2, [r3, #27]
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	741a      	strb	r2, [r3, #16]
  }
  if(!(HAL_GPIO_ReadPin (C4_GPIO_Port, C4_Pin))){
 8001504:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001508:	486a      	ldr	r0, [pc, #424]	; (80016b4 <_ZN6Keypad11keypad_readEv+0x578>)
 800150a:	f006 facf 	bl	8007aac <HAL_GPIO_ReadPin>
 800150e:	4603      	mov	r3, r0
 8001510:	2b00      	cmp	r3, #0
 8001512:	bf0c      	ite	eq
 8001514:	2301      	moveq	r3, #1
 8001516:	2300      	movne	r3, #0
 8001518:	b2db      	uxtb	r3, r3
 800151a:	2b00      	cmp	r3, #0
 800151c:	d017      	beq.n	800154e <_ZN6Keypad11keypad_readEv+0x412>
    HAL_Delay(4);
 800151e:	2004      	movs	r0, #4
 8001520:	f002 faa4 	bl	8003a6c <HAL_Delay>
    while(!(HAL_GPIO_ReadPin(C4_GPIO_Port, C4_Pin)));
 8001524:	bf00      	nop
 8001526:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800152a:	4862      	ldr	r0, [pc, #392]	; (80016b4 <_ZN6Keypad11keypad_readEv+0x578>)
 800152c:	f006 fabe 	bl	8007aac <HAL_GPIO_ReadPin>
 8001530:	4603      	mov	r3, r0
 8001532:	2b00      	cmp	r3, #0
 8001534:	bf0c      	ite	eq
 8001536:	2301      	moveq	r3, #1
 8001538:	2300      	movne	r3, #0
 800153a:	b2db      	uxtb	r3, r3
 800153c:	2b00      	cmp	r3, #0
 800153e:	d1f2      	bne.n	8001526 <_ZN6Keypad11keypad_readEv+0x3ea>
    HAL_Delay(4);
 8001540:	2004      	movs	r0, #4
 8001542:	f002 fa93 	bl	8003a6c <HAL_Delay>
    val_key = keys[2][3];
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	7f1a      	ldrb	r2, [r3, #28]
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	741a      	strb	r2, [r3, #16]
  }

  HAL_GPIO_WritePin(R1_GPIO_Port, R1_Pin, GPIO_PIN_SET);
 800154e:	2201      	movs	r2, #1
 8001550:	2180      	movs	r1, #128	; 0x80
 8001552:	4858      	ldr	r0, [pc, #352]	; (80016b4 <_ZN6Keypad11keypad_readEv+0x578>)
 8001554:	f006 fac2 	bl	8007adc <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(R2_GPIO_Port, R2_Pin, GPIO_PIN_SET);
 8001558:	2201      	movs	r2, #1
 800155a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800155e:	4855      	ldr	r0, [pc, #340]	; (80016b4 <_ZN6Keypad11keypad_readEv+0x578>)
 8001560:	f006 fabc 	bl	8007adc <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(R3_GPIO_Port, R3_Pin, GPIO_PIN_SET);
 8001564:	2201      	movs	r2, #1
 8001566:	f44f 7100 	mov.w	r1, #512	; 0x200
 800156a:	4852      	ldr	r0, [pc, #328]	; (80016b4 <_ZN6Keypad11keypad_readEv+0x578>)
 800156c:	f006 fab6 	bl	8007adc <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(R4_GPIO_Port, R4_Pin, GPIO_PIN_RESET);
 8001570:	2200      	movs	r2, #0
 8001572:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001576:	484f      	ldr	r0, [pc, #316]	; (80016b4 <_ZN6Keypad11keypad_readEv+0x578>)
 8001578:	f006 fab0 	bl	8007adc <HAL_GPIO_WritePin>

  if(!(HAL_GPIO_ReadPin(C1_GPIO_Port, C1_Pin))){
 800157c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001580:	484c      	ldr	r0, [pc, #304]	; (80016b4 <_ZN6Keypad11keypad_readEv+0x578>)
 8001582:	f006 fa93 	bl	8007aac <HAL_GPIO_ReadPin>
 8001586:	4603      	mov	r3, r0
 8001588:	2b00      	cmp	r3, #0
 800158a:	bf0c      	ite	eq
 800158c:	2301      	moveq	r3, #1
 800158e:	2300      	movne	r3, #0
 8001590:	b2db      	uxtb	r3, r3
 8001592:	2b00      	cmp	r3, #0
 8001594:	d017      	beq.n	80015c6 <_ZN6Keypad11keypad_readEv+0x48a>
    HAL_Delay(4);
 8001596:	2004      	movs	r0, #4
 8001598:	f002 fa68 	bl	8003a6c <HAL_Delay>
    while(!(HAL_GPIO_ReadPin(C1_GPIO_Port, C1_Pin)));
 800159c:	bf00      	nop
 800159e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80015a2:	4844      	ldr	r0, [pc, #272]	; (80016b4 <_ZN6Keypad11keypad_readEv+0x578>)
 80015a4:	f006 fa82 	bl	8007aac <HAL_GPIO_ReadPin>
 80015a8:	4603      	mov	r3, r0
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	bf0c      	ite	eq
 80015ae:	2301      	moveq	r3, #1
 80015b0:	2300      	movne	r3, #0
 80015b2:	b2db      	uxtb	r3, r3
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d1f2      	bne.n	800159e <_ZN6Keypad11keypad_readEv+0x462>
    HAL_Delay(4);
 80015b8:	2004      	movs	r0, #4
 80015ba:	f002 fa57 	bl	8003a6c <HAL_Delay>
    val_key = keys[3][0];
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	7f5a      	ldrb	r2, [r3, #29]
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	741a      	strb	r2, [r3, #16]
  }
  if(!(HAL_GPIO_ReadPin(C2_GPIO_Port, C2_Pin))){
 80015c6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80015ca:	483a      	ldr	r0, [pc, #232]	; (80016b4 <_ZN6Keypad11keypad_readEv+0x578>)
 80015cc:	f006 fa6e 	bl	8007aac <HAL_GPIO_ReadPin>
 80015d0:	4603      	mov	r3, r0
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	bf0c      	ite	eq
 80015d6:	2301      	moveq	r3, #1
 80015d8:	2300      	movne	r3, #0
 80015da:	b2db      	uxtb	r3, r3
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d017      	beq.n	8001610 <_ZN6Keypad11keypad_readEv+0x4d4>
    HAL_Delay(4);
 80015e0:	2004      	movs	r0, #4
 80015e2:	f002 fa43 	bl	8003a6c <HAL_Delay>
    while (!(HAL_GPIO_ReadPin(C2_GPIO_Port, C2_Pin)));
 80015e6:	bf00      	nop
 80015e8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80015ec:	4831      	ldr	r0, [pc, #196]	; (80016b4 <_ZN6Keypad11keypad_readEv+0x578>)
 80015ee:	f006 fa5d 	bl	8007aac <HAL_GPIO_ReadPin>
 80015f2:	4603      	mov	r3, r0
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	bf0c      	ite	eq
 80015f8:	2301      	moveq	r3, #1
 80015fa:	2300      	movne	r3, #0
 80015fc:	b2db      	uxtb	r3, r3
 80015fe:	2b00      	cmp	r3, #0
 8001600:	d1f2      	bne.n	80015e8 <_ZN6Keypad11keypad_readEv+0x4ac>
    HAL_Delay(4);
 8001602:	2004      	movs	r0, #4
 8001604:	f002 fa32 	bl	8003a6c <HAL_Delay>
    val_key = keys[3][1];
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	7f9a      	ldrb	r2, [r3, #30]
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	741a      	strb	r2, [r3, #16]
  }
  if(!(HAL_GPIO_ReadPin(C3_GPIO_Port, C3_Pin))){
 8001610:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001614:	4827      	ldr	r0, [pc, #156]	; (80016b4 <_ZN6Keypad11keypad_readEv+0x578>)
 8001616:	f006 fa49 	bl	8007aac <HAL_GPIO_ReadPin>
 800161a:	4603      	mov	r3, r0
 800161c:	2b00      	cmp	r3, #0
 800161e:	bf0c      	ite	eq
 8001620:	2301      	moveq	r3, #1
 8001622:	2300      	movne	r3, #0
 8001624:	b2db      	uxtb	r3, r3
 8001626:	2b00      	cmp	r3, #0
 8001628:	d017      	beq.n	800165a <_ZN6Keypad11keypad_readEv+0x51e>
    HAL_Delay(4);
 800162a:	2004      	movs	r0, #4
 800162c:	f002 fa1e 	bl	8003a6c <HAL_Delay>
    while(!(HAL_GPIO_ReadPin(C3_GPIO_Port, C3_Pin)));
 8001630:	bf00      	nop
 8001632:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001636:	481f      	ldr	r0, [pc, #124]	; (80016b4 <_ZN6Keypad11keypad_readEv+0x578>)
 8001638:	f006 fa38 	bl	8007aac <HAL_GPIO_ReadPin>
 800163c:	4603      	mov	r3, r0
 800163e:	2b00      	cmp	r3, #0
 8001640:	bf0c      	ite	eq
 8001642:	2301      	moveq	r3, #1
 8001644:	2300      	movne	r3, #0
 8001646:	b2db      	uxtb	r3, r3
 8001648:	2b00      	cmp	r3, #0
 800164a:	d1f2      	bne.n	8001632 <_ZN6Keypad11keypad_readEv+0x4f6>
    HAL_Delay(4);
 800164c:	2004      	movs	r0, #4
 800164e:	f002 fa0d 	bl	8003a6c <HAL_Delay>
    val_key = keys[3][2];
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	7fda      	ldrb	r2, [r3, #31]
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	741a      	strb	r2, [r3, #16]
  }
  if(!(HAL_GPIO_ReadPin(C4_GPIO_Port, C4_Pin))){
 800165a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800165e:	4815      	ldr	r0, [pc, #84]	; (80016b4 <_ZN6Keypad11keypad_readEv+0x578>)
 8001660:	f006 fa24 	bl	8007aac <HAL_GPIO_ReadPin>
 8001664:	4603      	mov	r3, r0
 8001666:	2b00      	cmp	r3, #0
 8001668:	bf0c      	ite	eq
 800166a:	2301      	moveq	r3, #1
 800166c:	2300      	movne	r3, #0
 800166e:	b2db      	uxtb	r3, r3
 8001670:	2b00      	cmp	r3, #0
 8001672:	d018      	beq.n	80016a6 <_ZN6Keypad11keypad_readEv+0x56a>
    HAL_Delay(4);
 8001674:	2004      	movs	r0, #4
 8001676:	f002 f9f9 	bl	8003a6c <HAL_Delay>
    while(!(HAL_GPIO_ReadPin(C4_GPIO_Port, C4_Pin)));
 800167a:	bf00      	nop
 800167c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001680:	480c      	ldr	r0, [pc, #48]	; (80016b4 <_ZN6Keypad11keypad_readEv+0x578>)
 8001682:	f006 fa13 	bl	8007aac <HAL_GPIO_ReadPin>
 8001686:	4603      	mov	r3, r0
 8001688:	2b00      	cmp	r3, #0
 800168a:	bf0c      	ite	eq
 800168c:	2301      	moveq	r3, #1
 800168e:	2300      	movne	r3, #0
 8001690:	b2db      	uxtb	r3, r3
 8001692:	2b00      	cmp	r3, #0
 8001694:	d1f2      	bne.n	800167c <_ZN6Keypad11keypad_readEv+0x540>
    HAL_Delay(4);
 8001696:	2004      	movs	r0, #4
 8001698:	f002 f9e8 	bl	8003a6c <HAL_Delay>
    val_key = keys[3][3];
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	f893 2020 	ldrb.w	r2, [r3, #32]
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	741a      	strb	r2, [r3, #16]
  }
  return val_key;
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	7c1b      	ldrb	r3, [r3, #16]
}
 80016aa:	4618      	mov	r0, r3
 80016ac:	3708      	adds	r7, #8
 80016ae:	46bd      	mov	sp, r7
 80016b0:	bd80      	pop	{r7, pc}
 80016b2:	bf00      	nop
 80016b4:	58021000 	.word	0x58021000

080016b8 <_ZN6Keypad8is_validEc>:

bool Keypad::is_valid(char _key)
{
 80016b8:	b480      	push	{r7}
 80016ba:	b083      	sub	sp, #12
 80016bc:	af00      	add	r7, sp, #0
 80016be:	6078      	str	r0, [r7, #4]
 80016c0:	460b      	mov	r3, r1
 80016c2:	70fb      	strb	r3, [r7, #3]
    
  if(_key == '0'){
 80016c4:	78fb      	ldrb	r3, [r7, #3]
 80016c6:	2b30      	cmp	r3, #48	; 0x30
 80016c8:	d101      	bne.n	80016ce <_ZN6Keypad8is_validEc+0x16>
	  return true;
 80016ca:	2301      	movs	r3, #1
 80016cc:	e013      	b.n	80016f6 <_ZN6Keypad8is_validEc+0x3e>
  }
  if(_key == '1'){
 80016ce:	78fb      	ldrb	r3, [r7, #3]
 80016d0:	2b31      	cmp	r3, #49	; 0x31
 80016d2:	d101      	bne.n	80016d8 <_ZN6Keypad8is_validEc+0x20>
  	  return true;
 80016d4:	2301      	movs	r3, #1
 80016d6:	e00e      	b.n	80016f6 <_ZN6Keypad8is_validEc+0x3e>
  }
  if(_key == '2'){
 80016d8:	78fb      	ldrb	r3, [r7, #3]
 80016da:	2b32      	cmp	r3, #50	; 0x32
 80016dc:	d101      	bne.n	80016e2 <_ZN6Keypad8is_validEc+0x2a>
  	  return true;
 80016de:	2301      	movs	r3, #1
 80016e0:	e009      	b.n	80016f6 <_ZN6Keypad8is_validEc+0x3e>
  }
  if(_key == '3'){
 80016e2:	78fb      	ldrb	r3, [r7, #3]
 80016e4:	2b33      	cmp	r3, #51	; 0x33
 80016e6:	d101      	bne.n	80016ec <_ZN6Keypad8is_validEc+0x34>
  	  return true;
 80016e8:	2301      	movs	r3, #1
 80016ea:	e004      	b.n	80016f6 <_ZN6Keypad8is_validEc+0x3e>
  }
  if(_key == '4'){
 80016ec:	78fb      	ldrb	r3, [r7, #3]
 80016ee:	2b34      	cmp	r3, #52	; 0x34
 80016f0:	d101      	bne.n	80016f6 <_ZN6Keypad8is_validEc+0x3e>
  	  return true;
 80016f2:	2301      	movs	r3, #1
 80016f4:	e7ff      	b.n	80016f6 <_ZN6Keypad8is_validEc+0x3e>
  }
}
 80016f6:	4618      	mov	r0, r3
 80016f8:	370c      	adds	r7, #12
 80016fa:	46bd      	mov	sp, r7
 80016fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001700:	4770      	bx	lr

08001702 <_ZN6Keypad14check_passwordEPc>:
bool Keypad::check_password(char *_input)
{
 8001702:	b480      	push	{r7}
 8001704:	b085      	sub	sp, #20
 8001706:	af00      	add	r7, sp, #0
 8001708:	6078      	str	r0, [r7, #4]
 800170a:	6039      	str	r1, [r7, #0]

  int aciertos = 0;
 800170c:	2300      	movs	r3, #0
 800170e:	60fb      	str	r3, [r7, #12]
  for (int i = 0; i < 4; i++)
 8001710:	2300      	movs	r3, #0
 8001712:	60bb      	str	r3, [r7, #8]
 8001714:	e010      	b.n	8001738 <_ZN6Keypad14check_passwordEPc+0x36>
  {
    if (_input[i] == password[i])
 8001716:	68bb      	ldr	r3, [r7, #8]
 8001718:	683a      	ldr	r2, [r7, #0]
 800171a:	4413      	add	r3, r2
 800171c:	781a      	ldrb	r2, [r3, #0]
 800171e:	6879      	ldr	r1, [r7, #4]
 8001720:	68bb      	ldr	r3, [r7, #8]
 8001722:	440b      	add	r3, r1
 8001724:	3321      	adds	r3, #33	; 0x21
 8001726:	781b      	ldrb	r3, [r3, #0]
 8001728:	429a      	cmp	r2, r3
 800172a:	d102      	bne.n	8001732 <_ZN6Keypad14check_passwordEPc+0x30>
    {
      aciertos++;
 800172c:	68fb      	ldr	r3, [r7, #12]
 800172e:	3301      	adds	r3, #1
 8001730:	60fb      	str	r3, [r7, #12]
  for (int i = 0; i < 4; i++)
 8001732:	68bb      	ldr	r3, [r7, #8]
 8001734:	3301      	adds	r3, #1
 8001736:	60bb      	str	r3, [r7, #8]
 8001738:	68bb      	ldr	r3, [r7, #8]
 800173a:	2b03      	cmp	r3, #3
 800173c:	ddeb      	ble.n	8001716 <_ZN6Keypad14check_passwordEPc+0x14>
    }
  }

  if(aciertos == 4){
 800173e:	68fb      	ldr	r3, [r7, #12]
 8001740:	2b04      	cmp	r3, #4
 8001742:	d101      	bne.n	8001748 <_ZN6Keypad14check_passwordEPc+0x46>
    return true;
 8001744:	2301      	movs	r3, #1
 8001746:	e000      	b.n	800174a <_ZN6Keypad14check_passwordEPc+0x48>
  } else {
    return false;
 8001748:	2300      	movs	r3, #0
  }
}
 800174a:	4618      	mov	r0, r3
 800174c:	3714      	adds	r7, #20
 800174e:	46bd      	mov	sp, r7
 8001750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001754:	4770      	bx	lr
	...

08001758 <_ZN10LL_Control8Motor_PIC1EPNS_7EncoderEP17TIM_HandleTypeDefii>:
 *
 *
 * */


LL_Control::Motor_PI::Motor_PI(LL_Control::Encoder * e, TIM_HandleTypeDef * htim, int minFreq, int maxFreq) {
 8001758:	b580      	push	{r7, lr}
 800175a:	b084      	sub	sp, #16
 800175c:	af00      	add	r7, sp, #0
 800175e:	60f8      	str	r0, [r7, #12]
 8001760:	60b9      	str	r1, [r7, #8]
 8001762:	607a      	str	r2, [r7, #4]
 8001764:	603b      	str	r3, [r7, #0]
 8001766:	4a1c      	ldr	r2, [pc, #112]	; (80017d8 <_ZN10LL_Control8Motor_PIC1EPNS_7EncoderEP17TIM_HandleTypeDefii+0x80>)
 8001768:	68fb      	ldr	r3, [r7, #12]
 800176a:	601a      	str	r2, [r3, #0]
 800176c:	68fb      	ldr	r3, [r7, #12]
 800176e:	2201      	movs	r2, #1
 8001770:	619a      	str	r2, [r3, #24]
 8001772:	68fb      	ldr	r3, [r7, #12]
 8001774:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8001778:	629a      	str	r2, [r3, #40]	; 0x28
 800177a:	68fb      	ldr	r3, [r7, #12]
 800177c:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8001780:	62da      	str	r2, [r3, #44]	; 0x2c

	enc = e;
 8001782:	68fb      	ldr	r3, [r7, #12]
 8001784:	68ba      	ldr	r2, [r7, #8]
 8001786:	605a      	str	r2, [r3, #4]
	htimPWM = htim;
 8001788:	68fb      	ldr	r3, [r7, #12]
 800178a:	687a      	ldr	r2, [r7, #4]
 800178c:	609a      	str	r2, [r3, #8]

	runFrequency = enc->get_frequency();
 800178e:	68fb      	ldr	r3, [r7, #12]
 8001790:	685b      	ldr	r3, [r3, #4]
 8001792:	4618      	mov	r0, r3
 8001794:	f7ff fa89 	bl	8000caa <_ZN10LL_Control7Encoder13get_frequencyEv>
 8001798:	4602      	mov	r2, r0
 800179a:	68fb      	ldr	r3, [r7, #12]
 800179c:	625a      	str	r2, [r3, #36]	; 0x24
    // Velocity
    set_MaxVel(32.0f);
 800179e:	ed9f 0a0f 	vldr	s0, [pc, #60]	; 80017dc <_ZN10LL_Control8Motor_PIC1EPNS_7EncoderEP17TIM_HandleTypeDefii+0x84>
 80017a2:	68f8      	ldr	r0, [r7, #12]
 80017a4:	f000 f840 	bl	8001828 <_ZN10LL_Control8Motor_PI10set_MaxVelEf>
    set_MinVel(-32.0f);
 80017a8:	ed9f 0a0d 	vldr	s0, [pc, #52]	; 80017e0 <_ZN10LL_Control8Motor_PIC1EPNS_7EncoderEP17TIM_HandleTypeDefii+0x88>
 80017ac:	68f8      	ldr	r0, [r7, #12]
 80017ae:	f000 f84a 	bl	8001846 <_ZN10LL_Control8Motor_PI10set_MinVelEf>
    // Frequency
    minFreqPWM = minFreq;
 80017b2:	68fb      	ldr	r3, [r7, #12]
 80017b4:	683a      	ldr	r2, [r7, #0]
 80017b6:	621a      	str	r2, [r3, #32]
    maxFreqPWM = maxFreq;
 80017b8:	68fb      	ldr	r3, [r7, #12]
 80017ba:	69ba      	ldr	r2, [r7, #24]
 80017bc:	61da      	str	r2, [r3, #28]
    // Threshold
    set_threshold(0.05);
 80017be:	ed9f 0a09 	vldr	s0, [pc, #36]	; 80017e4 <_ZN10LL_Control8Motor_PIC1EPNS_7EncoderEP17TIM_HandleTypeDefii+0x8c>
 80017c2:	68f8      	ldr	r0, [r7, #12]
 80017c4:	f000 f896 	bl	80018f4 <_ZN10LL_Control8Motor_PI13set_thresholdEf>

    // Don't move
    stop();
 80017c8:	68f8      	ldr	r0, [r7, #12]
 80017ca:	f000 f9c5 	bl	8001b58 <_ZN10LL_Control8Motor_PI4stopEv>
}
 80017ce:	68fb      	ldr	r3, [r7, #12]
 80017d0:	4618      	mov	r0, r3
 80017d2:	3710      	adds	r7, #16
 80017d4:	46bd      	mov	sp, r7
 80017d6:	bd80      	pop	{r7, pc}
 80017d8:	08017a98 	.word	0x08017a98
 80017dc:	42000000 	.word	0x42000000
 80017e0:	c2000000 	.word	0xc2000000
 80017e4:	3d4ccccd 	.word	0x3d4ccccd

080017e8 <_ZN10LL_Control8Motor_PID1Ev>:

LL_Control::Motor_PI::~Motor_PI() {
 80017e8:	b480      	push	{r7}
 80017ea:	b083      	sub	sp, #12
 80017ec:	af00      	add	r7, sp, #0
 80017ee:	6078      	str	r0, [r7, #4]
 80017f0:	4a04      	ldr	r2, [pc, #16]	; (8001804 <_ZN10LL_Control8Motor_PID1Ev+0x1c>)
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	4618      	mov	r0, r3
 80017fa:	370c      	adds	r7, #12
 80017fc:	46bd      	mov	sp, r7
 80017fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001802:	4770      	bx	lr
 8001804:	08017a98 	.word	0x08017a98

08001808 <_ZN10LL_Control8Motor_PID0Ev>:
LL_Control::Motor_PI::~Motor_PI() {
 8001808:	b580      	push	{r7, lr}
 800180a:	b082      	sub	sp, #8
 800180c:	af00      	add	r7, sp, #0
 800180e:	6078      	str	r0, [r7, #4]
}
 8001810:	6878      	ldr	r0, [r7, #4]
 8001812:	f7ff ffe9 	bl	80017e8 <_ZN10LL_Control8Motor_PID1Ev>
 8001816:	214c      	movs	r1, #76	; 0x4c
 8001818:	6878      	ldr	r0, [r7, #4]
 800181a:	f011 fd47 	bl	80132ac <_ZdlPvj>
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	4618      	mov	r0, r3
 8001822:	3708      	adds	r7, #8
 8001824:	46bd      	mov	sp, r7
 8001826:	bd80      	pop	{r7, pc}

08001828 <_ZN10LL_Control8Motor_PI10set_MaxVelEf>:

// ===== Setters =====

void LL_Control::Motor_PI::set_MaxVel(float nMax){
 8001828:	b480      	push	{r7}
 800182a:	b083      	sub	sp, #12
 800182c:	af00      	add	r7, sp, #0
 800182e:	6078      	str	r0, [r7, #4]
 8001830:	ed87 0a00 	vstr	s0, [r7]
	maxVel = nMax;
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	683a      	ldr	r2, [r7, #0]
 8001838:	60da      	str	r2, [r3, #12]
}
 800183a:	bf00      	nop
 800183c:	370c      	adds	r7, #12
 800183e:	46bd      	mov	sp, r7
 8001840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001844:	4770      	bx	lr

08001846 <_ZN10LL_Control8Motor_PI10set_MinVelEf>:
void LL_Control::Motor_PI::set_MinVel(float nMin){
 8001846:	b480      	push	{r7}
 8001848:	b083      	sub	sp, #12
 800184a:	af00      	add	r7, sp, #0
 800184c:	6078      	str	r0, [r7, #4]
 800184e:	ed87 0a00 	vstr	s0, [r7]
	minVel = nMin;
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	683a      	ldr	r2, [r7, #0]
 8001856:	611a      	str	r2, [r3, #16]
}
 8001858:	bf00      	nop
 800185a:	370c      	adds	r7, #12
 800185c:	46bd      	mov	sp, r7
 800185e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001862:	4770      	bx	lr

08001864 <_ZN10LL_Control8Motor_PI13set_referenceEf>:
void LL_Control::Motor_PI::set_reference(float ref){
 8001864:	b480      	push	{r7}
 8001866:	b083      	sub	sp, #12
 8001868:	af00      	add	r7, sp, #0
 800186a:	6078      	str	r0, [r7, #4]
 800186c:	ed87 0a00 	vstr	s0, [r7]
	// Limit the value if the ref is bigger
        // than our operational space
	if (ref > maxVel){
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	edd3 7a03 	vldr	s15, [r3, #12]
 8001876:	ed97 7a00 	vldr	s14, [r7]
 800187a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800187e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001882:	dd03      	ble.n	800188c <_ZN10LL_Control8Motor_PI13set_referenceEf+0x28>
		ref = maxVel;
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	68db      	ldr	r3, [r3, #12]
 8001888:	603b      	str	r3, [r7, #0]
 800188a:	e00c      	b.n	80018a6 <_ZN10LL_Control8Motor_PI13set_referenceEf+0x42>
	}else if (ref < minVel){
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	edd3 7a04 	vldr	s15, [r3, #16]
 8001892:	ed97 7a00 	vldr	s14, [r7]
 8001896:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800189a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800189e:	d502      	bpl.n	80018a6 <_ZN10LL_Control8Motor_PI13set_referenceEf+0x42>
		ref = minVel;
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	691b      	ldr	r3, [r3, #16]
 80018a4:	603b      	str	r3, [r7, #0]
	}
    reference = direction*ref;
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	699b      	ldr	r3, [r3, #24]
 80018aa:	ee07 3a90 	vmov	s15, r3
 80018ae:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80018b2:	edd7 7a00 	vldr	s15, [r7]
 80018b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	edc3 7a0d 	vstr	s15, [r3, #52]	; 0x34
}
 80018c0:	bf00      	nop
 80018c2:	370c      	adds	r7, #12
 80018c4:	46bd      	mov	sp, r7
 80018c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ca:	4770      	bx	lr

080018cc <_ZN10LL_Control8Motor_PI6set_KsEff>:
void LL_Control::Motor_PI::set_Ks(float k_i, float k_p){
 80018cc:	b480      	push	{r7}
 80018ce:	b085      	sub	sp, #20
 80018d0:	af00      	add	r7, sp, #0
 80018d2:	60f8      	str	r0, [r7, #12]
 80018d4:	ed87 0a02 	vstr	s0, [r7, #8]
 80018d8:	edc7 0a01 	vstr	s1, [r7, #4]
	this->k_i = k_i;
 80018dc:	68fb      	ldr	r3, [r7, #12]
 80018de:	68ba      	ldr	r2, [r7, #8]
 80018e0:	629a      	str	r2, [r3, #40]	; 0x28
	this->k_p = k_p;
 80018e2:	68fb      	ldr	r3, [r7, #12]
 80018e4:	687a      	ldr	r2, [r7, #4]
 80018e6:	62da      	str	r2, [r3, #44]	; 0x2c
}
 80018e8:	bf00      	nop
 80018ea:	3714      	adds	r7, #20
 80018ec:	46bd      	mov	sp, r7
 80018ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f2:	4770      	bx	lr

080018f4 <_ZN10LL_Control8Motor_PI13set_thresholdEf>:
void LL_Control::Motor_PI::set_runFrequency(int f){
	runFrequency = f;
}
void LL_Control::Motor_PI::set_threshold(float t){
 80018f4:	b480      	push	{r7}
 80018f6:	b083      	sub	sp, #12
 80018f8:	af00      	add	r7, sp, #0
 80018fa:	6078      	str	r0, [r7, #4]
 80018fc:	ed87 0a00 	vstr	s0, [r7]
	threshold = t;
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	683a      	ldr	r2, [r7, #0]
 8001904:	631a      	str	r2, [r3, #48]	; 0x30
}
 8001906:	bf00      	nop
 8001908:	370c      	adds	r7, #12
 800190a:	46bd      	mov	sp, r7
 800190c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001910:	4770      	bx	lr

08001912 <_ZN10LL_Control8Motor_PI7get_velEv>:

// ===== Getters =====
float LL_Control::Motor_PI::get_vel(){
 8001912:	b580      	push	{r7, lr}
 8001914:	b084      	sub	sp, #16
 8001916:	af00      	add	r7, sp, #0
 8001918:	6078      	str	r0, [r7, #4]

	float vel = enc->get_vel();
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	685b      	ldr	r3, [r3, #4]
 800191e:	4618      	mov	r0, r3
 8001920:	f7ff f9b4 	bl	8000c8c <_ZN10LL_Control7Encoder7get_velEv>
 8001924:	ed87 0a03 	vstr	s0, [r7, #12]
	// Sometimes it overflows into an invalid value
		// We double check to clean even more the data
	// If the calculated value is bigger than our maximum velocity
	if (vel >  maxVel || vel < minVel){
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	edd3 7a03 	vldr	s15, [r3, #12]
 800192e:	ed97 7a03 	vldr	s14, [r7, #12]
 8001932:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001936:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800193a:	dc09      	bgt.n	8001950 <_ZN10LL_Control8Motor_PI7get_velEv+0x3e>
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	edd3 7a04 	vldr	s15, [r3, #16]
 8001942:	ed97 7a03 	vldr	s14, [r7, #12]
 8001946:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800194a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800194e:	d502      	bpl.n	8001956 <_ZN10LL_Control8Motor_PI7get_velEv+0x44>
		vel = lastVel;
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	695b      	ldr	r3, [r3, #20]
 8001954:	60fb      	str	r3, [r7, #12]
	}

	// Update last reading
	lastVel = vel;
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	68fa      	ldr	r2, [r7, #12]
 800195a:	615a      	str	r2, [r3, #20]

    // Should we invert this? 
	return vel;
 800195c:	68fb      	ldr	r3, [r7, #12]
 800195e:	ee07 3a90 	vmov	s15, r3
}
 8001962:	eeb0 0a67 	vmov.f32	s0, s15
 8001966:	3710      	adds	r7, #16
 8001968:	46bd      	mov	sp, r7
 800196a:	bd80      	pop	{r7, pc}

0800196c <_ZN10LL_Control8Motor_PI3mapEfffff>:

// ===== Others =====
void LL_Control::Motor_PI::invert(){
    direction *= -1;
}
float LL_Control::Motor_PI::map(float x, float in_min, float in_max, float out_min, float out_max){
 800196c:	b480      	push	{r7}
 800196e:	b087      	sub	sp, #28
 8001970:	af00      	add	r7, sp, #0
 8001972:	6178      	str	r0, [r7, #20]
 8001974:	ed87 0a04 	vstr	s0, [r7, #16]
 8001978:	edc7 0a03 	vstr	s1, [r7, #12]
 800197c:	ed87 1a02 	vstr	s2, [r7, #8]
 8001980:	edc7 1a01 	vstr	s3, [r7, #4]
 8001984:	ed87 2a00 	vstr	s4, [r7]
	return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8001988:	ed97 7a04 	vldr	s14, [r7, #16]
 800198c:	edd7 7a03 	vldr	s15, [r7, #12]
 8001990:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001994:	edd7 6a00 	vldr	s13, [r7]
 8001998:	edd7 7a01 	vldr	s15, [r7, #4]
 800199c:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80019a0:	ee67 6a27 	vmul.f32	s13, s14, s15
 80019a4:	ed97 7a02 	vldr	s14, [r7, #8]
 80019a8:	edd7 7a03 	vldr	s15, [r7, #12]
 80019ac:	ee77 7a67 	vsub.f32	s15, s14, s15
 80019b0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80019b4:	edd7 7a01 	vldr	s15, [r7, #4]
 80019b8:	ee77 7a27 	vadd.f32	s15, s14, s15
}
 80019bc:	eeb0 0a67 	vmov.f32	s0, s15
 80019c0:	371c      	adds	r7, #28
 80019c2:	46bd      	mov	sp, r7
 80019c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c8:	4770      	bx	lr

080019ca <_ZN10LL_Control8Motor_PI3mapEf>:
int LL_Control::Motor_PI::map(float x){
 80019ca:	b580      	push	{r7, lr}
 80019cc:	b082      	sub	sp, #8
 80019ce:	af00      	add	r7, sp, #0
 80019d0:	6078      	str	r0, [r7, #4]
 80019d2:	ed87 0a00 	vstr	s0, [r7]
	if (x > maxVel){
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	edd3 7a03 	vldr	s15, [r3, #12]
 80019dc:	ed97 7a00 	vldr	s14, [r7]
 80019e0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80019e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019e8:	dd03      	ble.n	80019f2 <_ZN10LL_Control8Motor_PI3mapEf+0x28>
		x = maxVel;
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	68db      	ldr	r3, [r3, #12]
 80019ee:	603b      	str	r3, [r7, #0]
 80019f0:	e00c      	b.n	8001a0c <_ZN10LL_Control8Motor_PI3mapEf+0x42>
	}else if (x < minVel){
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	edd3 7a04 	vldr	s15, [r3, #16]
 80019f8:	ed97 7a00 	vldr	s14, [r7]
 80019fc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001a00:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a04:	d502      	bpl.n	8001a0c <_ZN10LL_Control8Motor_PI3mapEf+0x42>
		x = minVel;
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	691b      	ldr	r3, [r3, #16]
 8001a0a:	603b      	str	r3, [r7, #0]
	}
	return (int) map(x, minVel, maxVel, minFreqPWM, maxFreqPWM);
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	edd3 7a04 	vldr	s15, [r3, #16]
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	ed93 7a03 	vldr	s14, [r3, #12]
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	6a1b      	ldr	r3, [r3, #32]
 8001a1c:	ee06 3a90 	vmov	s13, r3
 8001a20:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	69db      	ldr	r3, [r3, #28]
 8001a28:	ee06 3a10 	vmov	s12, r3
 8001a2c:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 8001a30:	eeb0 2a46 	vmov.f32	s4, s12
 8001a34:	eef0 1a66 	vmov.f32	s3, s13
 8001a38:	eeb0 1a47 	vmov.f32	s2, s14
 8001a3c:	eef0 0a67 	vmov.f32	s1, s15
 8001a40:	ed97 0a00 	vldr	s0, [r7]
 8001a44:	6878      	ldr	r0, [r7, #4]
 8001a46:	f7ff ff91 	bl	800196c <_ZN10LL_Control8Motor_PI3mapEfffff>
 8001a4a:	eef0 7a40 	vmov.f32	s15, s0
 8001a4e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001a52:	ee17 3a90 	vmov	r3, s15
}
 8001a56:	4618      	mov	r0, r3
 8001a58:	3708      	adds	r7, #8
 8001a5a:	46bd      	mov	sp, r7
 8001a5c:	bd80      	pop	{r7, pc}

08001a5e <_ZN10LL_Control8Motor_PI9go_to_refEv>:

void LL_Control::Motor_PI::go_to_ref(){
 8001a5e:	b580      	push	{r7, lr}
 8001a60:	ed2d 8b02 	vpush	{d8}
 8001a64:	b082      	sub	sp, #8
 8001a66:	af00      	add	r7, sp, #0
 8001a68:	6078      	str	r0, [r7, #4]

    // ===== #CONTROL =====
	error = reference - get_vel();
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	ed93 8a0d 	vldr	s16, [r3, #52]	; 0x34
 8001a70:	6878      	ldr	r0, [r7, #4]
 8001a72:	f7ff ff4e 	bl	8001912 <_ZN10LL_Control8Motor_PI7get_velEv>
 8001a76:	eef0 7a40 	vmov.f32	s15, s0
 8001a7a:	ee78 7a67 	vsub.f32	s15, s16, s15
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	edc3 7a11 	vstr	s15, [r3, #68]	; 0x44

	// Since we are not working with tasks, we can't actually make whiles
	if (error <= threshold && error >= -threshold){
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	ed93 7a11 	vldr	s14, [r3, #68]	; 0x44
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 8001a90:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001a94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a98:	d80c      	bhi.n	8001ab4 <_ZN10LL_Control8Motor_PI9go_to_refEv+0x56>
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	ed93 7a11 	vldr	s14, [r3, #68]	; 0x44
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 8001aa6:	eef1 7a67 	vneg.f32	s15, s15
 8001aaa:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001aae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ab2:	da4a      	bge.n	8001b4a <_ZN10LL_Control8Motor_PI9go_to_refEv+0xec>
		return;
	}
    // If we are not on the threshold, keep altering PWM pulse
    
    // Update error on integral term
    intError += (float) (1.0f/runFrequency)*error ;
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	ed93 7a0f 	vldr	s14, [r3, #60]	; 0x3c
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001abe:	ee07 3a90 	vmov	s15, r3
 8001ac2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001ac6:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 8001aca:	eec6 6a27 	vdiv.f32	s13, s12, s15
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 8001ad4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001ad8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	edc3 7a0f 	vstr	s15, [r3, #60]	; 0x3c
    	 * */
    //float intTerm = (1000/runFrequency)*error + lastError;

    // Regulate voltage to motor
        // Sadly, it isn't torque ;(
    control += (float) (1.0f/runFrequency)*(k_p*error + k_i*intError);
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	ed93 7a12 	vldr	s14, [r3, #72]	; 0x48
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001aec:	ee07 3a90 	vmov	s15, r3
 8001af0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001af4:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 8001af8:	eec6 6a27 	vdiv.f32	s13, s12, s15
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	ed93 6a0b 	vldr	s12, [r3, #44]	; 0x2c
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 8001b08:	ee26 6a27 	vmul.f32	s12, s12, s15
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	edd3 5a0a 	vldr	s11, [r3, #40]	; 0x28
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	edd3 7a0f 	vldr	s15, [r3, #60]	; 0x3c
 8001b18:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8001b1c:	ee76 7a27 	vadd.f32	s15, s12, s15
 8001b20:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001b24:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	edc3 7a12 	vstr	s15, [r3, #72]	; 0x48


    // Actually move motor
    //__HAL_TIM_SET_COMPARE(htimPWM, TIM_CHANNEL_1, control);
    htimPWM -> Instance-> CCR1 = map(control);
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	edd3 7a12 	vldr	s15, [r3, #72]	; 0x48
 8001b34:	eeb0 0a67 	vmov.f32	s0, s15
 8001b38:	6878      	ldr	r0, [r7, #4]
 8001b3a:	f7ff ff46 	bl	80019ca <_ZN10LL_Control8Motor_PI3mapEf>
 8001b3e:	4602      	mov	r2, r0
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	689b      	ldr	r3, [r3, #8]
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	635a      	str	r2, [r3, #52]	; 0x34
 8001b48:	e000      	b.n	8001b4c <_ZN10LL_Control8Motor_PI9go_to_refEv+0xee>
		return;
 8001b4a:	bf00      	nop

    // Update integral component
    //lastIntegral = intTerm;
}
 8001b4c:	3708      	adds	r7, #8
 8001b4e:	46bd      	mov	sp, r7
 8001b50:	ecbd 8b02 	vpop	{d8}
 8001b54:	bd80      	pop	{r7, pc}
	...

08001b58 <_ZN10LL_Control8Motor_PI4stopEv>:

void LL_Control::Motor_PI::stop(){
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	b082      	sub	sp, #8
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	6078      	str	r0, [r7, #4]
	set_reference(0.0);
 8001b60:	ed9f 0a04 	vldr	s0, [pc, #16]	; 8001b74 <_ZN10LL_Control8Motor_PI4stopEv+0x1c>
 8001b64:	6878      	ldr	r0, [r7, #4]
 8001b66:	f7ff fe7d 	bl	8001864 <_ZN10LL_Control8Motor_PI13set_referenceEf>
}
 8001b6a:	bf00      	nop
 8001b6c:	3708      	adds	r7, #8
 8001b6e:	46bd      	mov	sp, r7
 8001b70:	bd80      	pop	{r7, pc}
 8001b72:	bf00      	nop
 8001b74:	00000000 	.word	0x00000000

08001b78 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	b082      	sub	sp, #8
 8001b7c:	af00      	add	r7, sp, #0
  int32_t timeout;
/* USER CODE END Boot_Mode_Sequence_0 */

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
  /* Wait until CPU2 boots and enters in stop mode or timeout*/
  timeout = 0xFFFF;
 8001b7e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001b82:	607b      	str	r3, [r7, #4]
  while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET) && (timeout-- > 0));
 8001b84:	bf00      	nop
 8001b86:	4b54      	ldr	r3, [pc, #336]	; (8001cd8 <main+0x160>)
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d006      	beq.n	8001ba0 <main+0x28>
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	1e5a      	subs	r2, r3, #1
 8001b96:	607a      	str	r2, [r7, #4]
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	dd01      	ble.n	8001ba0 <main+0x28>
 8001b9c:	2301      	movs	r3, #1
 8001b9e:	e000      	b.n	8001ba2 <main+0x2a>
 8001ba0:	2300      	movs	r3, #0
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d1ef      	bne.n	8001b86 <main+0xe>
  if ( timeout < 0 )
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	da01      	bge.n	8001bb0 <main+0x38>
  {
  Error_Handler();
 8001bac:	f001 f976 	bl	8002e9c <Error_Handler>
  }
/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001bb0:	f001 ff00 	bl	80039b4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001bb4:	f000 f8bc 	bl	8001d30 <_Z18SystemClock_Configv>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8001bb8:	f000 f946 	bl	8001e48 <_Z24PeriphCommonClock_Configv>
/* USER CODE BEGIN Boot_Mode_Sequence_2 */
/* When system initialization is finished, Cortex-M7 will release Cortex-M4 by means of
HSEM notification */
/*HW semaphore Clock enable*/
__HAL_RCC_HSEM_CLK_ENABLE();
 8001bbc:	4b46      	ldr	r3, [pc, #280]	; (8001cd8 <main+0x160>)
 8001bbe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001bc2:	4a45      	ldr	r2, [pc, #276]	; (8001cd8 <main+0x160>)
 8001bc4:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001bc8:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001bcc:	4b42      	ldr	r3, [pc, #264]	; (8001cd8 <main+0x160>)
 8001bce:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001bd2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001bd6:	603b      	str	r3, [r7, #0]
 8001bd8:	683b      	ldr	r3, [r7, #0]
/*Take HSEM */
HAL_HSEM_FastTake(HSEM_ID_0);
 8001bda:	2000      	movs	r0, #0
 8001bdc:	f005 ff98 	bl	8007b10 <HAL_HSEM_FastTake>
/*Release HSEM in order to notify the CPU2(CM4)*/
HAL_HSEM_Release(HSEM_ID_0,0);
 8001be0:	2100      	movs	r1, #0
 8001be2:	2000      	movs	r0, #0
 8001be4:	f005 ffae 	bl	8007b44 <HAL_HSEM_Release>
/* wait until CPU2 wakes up from stop mode */
timeout = 0xFFFF;
 8001be8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001bec:	607b      	str	r3, [r7, #4]
while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 8001bee:	bf00      	nop
 8001bf0:	4b39      	ldr	r3, [pc, #228]	; (8001cd8 <main+0x160>)
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d106      	bne.n	8001c0a <main+0x92>
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	1e5a      	subs	r2, r3, #1
 8001c00:	607a      	str	r2, [r7, #4]
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	dd01      	ble.n	8001c0a <main+0x92>
 8001c06:	2301      	movs	r3, #1
 8001c08:	e000      	b.n	8001c0c <main+0x94>
 8001c0a:	2300      	movs	r3, #0
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	d1ef      	bne.n	8001bf0 <main+0x78>
if ( timeout < 0 )
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	da01      	bge.n	8001c1a <main+0xa2>
{
Error_Handler();
 8001c16:	f001 f941 	bl	8002e9c <Error_Handler>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001c1a:	f000 fe25 	bl	8002868 <_ZL12MX_GPIO_Initv>
  MX_DMA_Init();
 8001c1e:	f000 fdfb 	bl	8002818 <_ZL11MX_DMA_Initv>
  MX_USART3_UART_Init();
 8001c22:	f000 fd63 	bl	80026ec <_ZL19MX_USART3_UART_Initv>
  MX_USB_OTG_FS_PCD_Init();
 8001c26:	f000 fdc1 	bl	80027ac <_ZL22MX_USB_OTG_FS_PCD_Initv>
  MX_TIM8_Init();
 8001c2a:	f000 fcfb 	bl	8002624 <_ZL12MX_TIM8_Initv>
  MX_TIM4_Init();
 8001c2e:	f000 fc09 	bl	8002444 <_ZL12MX_TIM4_Initv>
  MX_TIM2_Init();
 8001c32:	f000 fae7 	bl	8002204 <_ZL12MX_TIM2_Initv>
  MX_TIM3_Init();
 8001c36:	f000 fb75 	bl	8002324 <_ZL12MX_TIM3_Initv>
  MX_TIM1_Init();
 8001c3a:	f000 fa81 	bl	8002140 <_ZL12MX_TIM1_Initv>
  MX_ADC1_Init();
 8001c3e:	f000 f939 	bl	8001eb4 <_ZL12MX_ADC1_Initv>
  MX_ADC2_Init();
 8001c42:	f000 f9bf 	bl	8001fc4 <_ZL12MX_ADC2_Initv>
  MX_TIM5_Init();
 8001c46:	f000 fc5d 	bl	8002504 <_ZL12MX_TIM5_Initv>
  MX_I2C1_Init();
 8001c4a:	f000 fa2b 	bl	80020a4 <_ZL12MX_I2C1_Initv>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8001c4e:	f00d ff43 	bl	800fad8 <osKernelInitialize>
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* creation of Pass */
  PassHandle = osSemaphoreNew(1, 1, &Pass_attributes);
 8001c52:	4a22      	ldr	r2, [pc, #136]	; (8001cdc <main+0x164>)
 8001c54:	2101      	movs	r1, #1
 8001c56:	2001      	movs	r0, #1
 8001c58:	f00e f835 	bl	800fcc6 <osSemaphoreNew>
 8001c5c:	4603      	mov	r3, r0
 8001c5e:	4a20      	ldr	r2, [pc, #128]	; (8001ce0 <main+0x168>)
 8001c60:	6013      	str	r3, [r2, #0]

  /* creation of Destination */
  DestinationHandle = osSemaphoreNew(1, 1, &Destination_attributes);
 8001c62:	4a20      	ldr	r2, [pc, #128]	; (8001ce4 <main+0x16c>)
 8001c64:	2101      	movs	r1, #1
 8001c66:	2001      	movs	r0, #1
 8001c68:	f00e f82d 	bl	800fcc6 <osSemaphoreNew>
 8001c6c:	4603      	mov	r3, r0
 8001c6e:	4a1e      	ldr	r2, [pc, #120]	; (8001ce8 <main+0x170>)
 8001c70:	6013      	str	r3, [r2, #0]
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of JoystickQueue */
  JoystickQueueHandle = osMessageQueueNew (16, sizeof(Data), &JoystickQueue_attributes);
 8001c72:	4a1e      	ldr	r2, [pc, #120]	; (8001cec <main+0x174>)
 8001c74:	2108      	movs	r1, #8
 8001c76:	2010      	movs	r0, #16
 8001c78:	f00e f944 	bl	800ff04 <osMessageQueueNew>
 8001c7c:	4603      	mov	r3, r0
 8001c7e:	4a1c      	ldr	r2, [pc, #112]	; (8001cf0 <main+0x178>)
 8001c80:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8001c82:	4a1c      	ldr	r2, [pc, #112]	; (8001cf4 <main+0x17c>)
 8001c84:	2100      	movs	r1, #0
 8001c86:	481c      	ldr	r0, [pc, #112]	; (8001cf8 <main+0x180>)
 8001c88:	f00d ff70 	bl	800fb6c <osThreadNew>
 8001c8c:	4603      	mov	r3, r0
 8001c8e:	4a1b      	ldr	r2, [pc, #108]	; (8001cfc <main+0x184>)
 8001c90:	6013      	str	r3, [r2, #0]

  /* creation of Joystick */
  JoystickHandle = osThreadNew(StartJoystick, NULL, &Joystick_attributes);
 8001c92:	4a1b      	ldr	r2, [pc, #108]	; (8001d00 <main+0x188>)
 8001c94:	2100      	movs	r1, #0
 8001c96:	481b      	ldr	r0, [pc, #108]	; (8001d04 <main+0x18c>)
 8001c98:	f00d ff68 	bl	800fb6c <osThreadNew>
 8001c9c:	4603      	mov	r3, r0
 8001c9e:	4a1a      	ldr	r2, [pc, #104]	; (8001d08 <main+0x190>)
 8001ca0:	6013      	str	r3, [r2, #0]

  /* creation of Chassis */
  ChassisHandle = osThreadNew(StartChassis, NULL, &Chassis_attributes);
 8001ca2:	4a1a      	ldr	r2, [pc, #104]	; (8001d0c <main+0x194>)
 8001ca4:	2100      	movs	r1, #0
 8001ca6:	481a      	ldr	r0, [pc, #104]	; (8001d10 <main+0x198>)
 8001ca8:	f00d ff60 	bl	800fb6c <osThreadNew>
 8001cac:	4603      	mov	r3, r0
 8001cae:	4a19      	ldr	r2, [pc, #100]	; (8001d14 <main+0x19c>)
 8001cb0:	6013      	str	r3, [r2, #0]

  /* creation of Door */
  DoorHandle = osThreadNew(StartDoor, NULL, &Door_attributes);
 8001cb2:	4a19      	ldr	r2, [pc, #100]	; (8001d18 <main+0x1a0>)
 8001cb4:	2100      	movs	r1, #0
 8001cb6:	4819      	ldr	r0, [pc, #100]	; (8001d1c <main+0x1a4>)
 8001cb8:	f00d ff58 	bl	800fb6c <osThreadNew>
 8001cbc:	4603      	mov	r3, r0
 8001cbe:	4a18      	ldr	r2, [pc, #96]	; (8001d20 <main+0x1a8>)
 8001cc0:	6013      	str	r3, [r2, #0]

  /* creation of UserValidation */
  UserValidationHandle = osThreadNew(StartUserValidation, NULL, &UserValidation_attributes);
 8001cc2:	4a18      	ldr	r2, [pc, #96]	; (8001d24 <main+0x1ac>)
 8001cc4:	2100      	movs	r1, #0
 8001cc6:	4818      	ldr	r0, [pc, #96]	; (8001d28 <main+0x1b0>)
 8001cc8:	f00d ff50 	bl	800fb6c <osThreadNew>
 8001ccc:	4603      	mov	r3, r0
 8001cce:	4a17      	ldr	r2, [pc, #92]	; (8001d2c <main+0x1b4>)
 8001cd0:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8001cd2:	f00d ff25 	bl	800fb20 <osKernelStart>
  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001cd6:	e7fe      	b.n	8001cd6 <main+0x15e>
 8001cd8:	58024400 	.word	0x58024400
 8001cdc:	08017b6c 	.word	0x08017b6c
 8001ce0:	24000b84 	.word	0x24000b84
 8001ce4:	08017b7c 	.word	0x08017b7c
 8001ce8:	24000b88 	.word	0x24000b88
 8001cec:	08017b54 	.word	0x08017b54
 8001cf0:	24000b80 	.word	0x24000b80
 8001cf4:	08017aa0 	.word	0x08017aa0
 8001cf8:	08002a1d 	.word	0x08002a1d
 8001cfc:	24000b6c 	.word	0x24000b6c
 8001d00:	08017ac4 	.word	0x08017ac4
 8001d04:	08002a2d 	.word	0x08002a2d
 8001d08:	24000b70 	.word	0x24000b70
 8001d0c:	08017ae8 	.word	0x08017ae8
 8001d10:	08002b21 	.word	0x08002b21
 8001d14:	24000b74 	.word	0x24000b74
 8001d18:	08017b0c 	.word	0x08017b0c
 8001d1c:	08002ca1 	.word	0x08002ca1
 8001d20:	24000b78 	.word	0x24000b78
 8001d24:	08017b30 	.word	0x08017b30
 8001d28:	08002cf5 	.word	0x08002cf5
 8001d2c:	24000b7c 	.word	0x24000b7c

08001d30 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001d30:	b580      	push	{r7, lr}
 8001d32:	b09c      	sub	sp, #112	; 0x70
 8001d34:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001d36:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d3a:	224c      	movs	r2, #76	; 0x4c
 8001d3c:	2100      	movs	r1, #0
 8001d3e:	4618      	mov	r0, r3
 8001d40:	f012 fb0d 	bl	801435e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001d44:	1d3b      	adds	r3, r7, #4
 8001d46:	2220      	movs	r2, #32
 8001d48:	2100      	movs	r1, #0
 8001d4a:	4618      	mov	r0, r3
 8001d4c:	f012 fb07 	bl	801435e <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 8001d50:	2004      	movs	r0, #4
 8001d52:	f006 fc7f 	bl	8008654 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001d56:	2300      	movs	r3, #0
 8001d58:	603b      	str	r3, [r7, #0]
 8001d5a:	4b39      	ldr	r3, [pc, #228]	; (8001e40 <_Z18SystemClock_Configv+0x110>)
 8001d5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d5e:	4a38      	ldr	r2, [pc, #224]	; (8001e40 <_Z18SystemClock_Configv+0x110>)
 8001d60:	f023 0301 	bic.w	r3, r3, #1
 8001d64:	62d3      	str	r3, [r2, #44]	; 0x2c
 8001d66:	4b36      	ldr	r3, [pc, #216]	; (8001e40 <_Z18SystemClock_Configv+0x110>)
 8001d68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d6a:	f003 0301 	and.w	r3, r3, #1
 8001d6e:	603b      	str	r3, [r7, #0]
 8001d70:	4b34      	ldr	r3, [pc, #208]	; (8001e44 <_Z18SystemClock_Configv+0x114>)
 8001d72:	699b      	ldr	r3, [r3, #24]
 8001d74:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001d78:	4a32      	ldr	r2, [pc, #200]	; (8001e44 <_Z18SystemClock_Configv+0x114>)
 8001d7a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001d7e:	6193      	str	r3, [r2, #24]
 8001d80:	4b30      	ldr	r3, [pc, #192]	; (8001e44 <_Z18SystemClock_Configv+0x114>)
 8001d82:	699b      	ldr	r3, [r3, #24]
 8001d84:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001d88:	603b      	str	r3, [r7, #0]
 8001d8a:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8001d8c:	bf00      	nop
 8001d8e:	4b2d      	ldr	r3, [pc, #180]	; (8001e44 <_Z18SystemClock_Configv+0x114>)
 8001d90:	699b      	ldr	r3, [r3, #24]
 8001d92:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001d96:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001d9a:	bf14      	ite	ne
 8001d9c:	2301      	movne	r3, #1
 8001d9e:	2300      	moveq	r3, #0
 8001da0:	b2db      	uxtb	r3, r3
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d1f3      	bne.n	8001d8e <_Z18SystemClock_Configv+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001da6:	2301      	movs	r3, #1
 8001da8:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8001daa:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8001dae:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001db0:	2302      	movs	r3, #2
 8001db2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001db4:	2302      	movs	r3, #2
 8001db6:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001db8:	2301      	movs	r3, #1
 8001dba:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 18;
 8001dbc:	2312      	movs	r3, #18
 8001dbe:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8001dc0:	2302      	movs	r3, #2
 8001dc2:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001dc4:	2302      	movs	r3, #2
 8001dc6:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001dc8:	2302      	movs	r3, #2
 8001dca:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8001dcc:	230c      	movs	r3, #12
 8001dce:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOMEDIUM;
 8001dd0:	2302      	movs	r3, #2
 8001dd2:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 6144;
 8001dd4:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8001dd8:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001dda:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001dde:	4618      	mov	r0, r3
 8001de0:	f006 fca2 	bl	8008728 <HAL_RCC_OscConfig>
 8001de4:	4603      	mov	r3, r0
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	bf14      	ite	ne
 8001dea:	2301      	movne	r3, #1
 8001dec:	2300      	moveq	r3, #0
 8001dee:	b2db      	uxtb	r3, r3
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d001      	beq.n	8001df8 <_Z18SystemClock_Configv+0xc8>
  {
    Error_Handler();
 8001df4:	f001 f852 	bl	8002e9c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001df8:	233f      	movs	r3, #63	; 0x3f
 8001dfa:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001dfc:	2303      	movs	r3, #3
 8001dfe:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8001e00:	2300      	movs	r3, #0
 8001e02:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8001e04:	2300      	movs	r3, #0
 8001e06:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8001e08:	2340      	movs	r3, #64	; 0x40
 8001e0a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8001e0c:	2340      	movs	r3, #64	; 0x40
 8001e0e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8001e10:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001e14:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8001e16:	2340      	movs	r3, #64	; 0x40
 8001e18:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001e1a:	1d3b      	adds	r3, r7, #4
 8001e1c:	2101      	movs	r1, #1
 8001e1e:	4618      	mov	r0, r3
 8001e20:	f007 f8dc 	bl	8008fdc <HAL_RCC_ClockConfig>
 8001e24:	4603      	mov	r3, r0
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	bf14      	ite	ne
 8001e2a:	2301      	movne	r3, #1
 8001e2c:	2300      	moveq	r3, #0
 8001e2e:	b2db      	uxtb	r3, r3
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d001      	beq.n	8001e38 <_Z18SystemClock_Configv+0x108>
  {
    Error_Handler();
 8001e34:	f001 f832 	bl	8002e9c <Error_Handler>
  }
}
 8001e38:	bf00      	nop
 8001e3a:	3770      	adds	r7, #112	; 0x70
 8001e3c:	46bd      	mov	sp, r7
 8001e3e:	bd80      	pop	{r7, pc}
 8001e40:	58000400 	.word	0x58000400
 8001e44:	58024800 	.word	0x58024800

08001e48 <_Z24PeriphCommonClock_Configv>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8001e48:	b580      	push	{r7, lr}
 8001e4a:	b0b0      	sub	sp, #192	; 0xc0
 8001e4c:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001e4e:	463b      	mov	r3, r7
 8001e50:	22c0      	movs	r2, #192	; 0xc0
 8001e52:	2100      	movs	r1, #0
 8001e54:	4618      	mov	r0, r3
 8001e56:	f012 fa82 	bl	801435e <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001e5a:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8001e5e:	f04f 0300 	mov.w	r3, #0
 8001e62:	e9c7 2300 	strd	r2, r3, [r7]
  PeriphClkInitStruct.PLL2.PLL2M = 1;
 8001e66:	2301      	movs	r3, #1
 8001e68:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.PLL2.PLL2N = 18;
 8001e6a:	2312      	movs	r3, #18
 8001e6c:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLL2.PLL2P = 4;
 8001e6e:	2304      	movs	r3, #4
 8001e70:	613b      	str	r3, [r7, #16]
  PeriphClkInitStruct.PLL2.PLL2Q = 2;
 8001e72:	2302      	movs	r3, #2
 8001e74:	617b      	str	r3, [r7, #20]
  PeriphClkInitStruct.PLL2.PLL2R = 2;
 8001e76:	2302      	movs	r3, #2
 8001e78:	61bb      	str	r3, [r7, #24]
  PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 8001e7a:	23c0      	movs	r3, #192	; 0xc0
 8001e7c:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOMEDIUM;
 8001e7e:	2320      	movs	r3, #32
 8001e80:	623b      	str	r3, [r7, #32]
  PeriphClkInitStruct.PLL2.PLL2FRACN = 6144;
 8001e82:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8001e86:	627b      	str	r3, [r7, #36]	; 0x24
  PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 8001e88:	2300      	movs	r3, #0
 8001e8a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001e8e:	463b      	mov	r3, r7
 8001e90:	4618      	mov	r0, r3
 8001e92:	f007 fc71 	bl	8009778 <HAL_RCCEx_PeriphCLKConfig>
 8001e96:	4603      	mov	r3, r0
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	bf14      	ite	ne
 8001e9c:	2301      	movne	r3, #1
 8001e9e:	2300      	moveq	r3, #0
 8001ea0:	b2db      	uxtb	r3, r3
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d001      	beq.n	8001eaa <_Z24PeriphCommonClock_Configv+0x62>
  {
    Error_Handler();
 8001ea6:	f000 fff9 	bl	8002e9c <Error_Handler>
  }
}
 8001eaa:	bf00      	nop
 8001eac:	37c0      	adds	r7, #192	; 0xc0
 8001eae:	46bd      	mov	sp, r7
 8001eb0:	bd80      	pop	{r7, pc}
	...

08001eb4 <_ZL12MX_ADC1_Initv>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001eb4:	b580      	push	{r7, lr}
 8001eb6:	b08a      	sub	sp, #40	; 0x28
 8001eb8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8001eba:	f107 031c 	add.w	r3, r7, #28
 8001ebe:	2200      	movs	r2, #0
 8001ec0:	601a      	str	r2, [r3, #0]
 8001ec2:	605a      	str	r2, [r3, #4]
 8001ec4:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8001ec6:	463b      	mov	r3, r7
 8001ec8:	2200      	movs	r2, #0
 8001eca:	601a      	str	r2, [r3, #0]
 8001ecc:	605a      	str	r2, [r3, #4]
 8001ece:	609a      	str	r2, [r3, #8]
 8001ed0:	60da      	str	r2, [r3, #12]
 8001ed2:	611a      	str	r2, [r3, #16]
 8001ed4:	615a      	str	r2, [r3, #20]
 8001ed6:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001ed8:	4b37      	ldr	r3, [pc, #220]	; (8001fb8 <_ZL12MX_ADC1_Initv+0x104>)
 8001eda:	4a38      	ldr	r2, [pc, #224]	; (8001fbc <_ZL12MX_ADC1_Initv+0x108>)
 8001edc:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8001ede:	4b36      	ldr	r3, [pc, #216]	; (8001fb8 <_ZL12MX_ADC1_Initv+0x104>)
 8001ee0:	2200      	movs	r2, #0
 8001ee2:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_16B;
 8001ee4:	4b34      	ldr	r3, [pc, #208]	; (8001fb8 <_ZL12MX_ADC1_Initv+0x104>)
 8001ee6:	2200      	movs	r2, #0
 8001ee8:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001eea:	4b33      	ldr	r3, [pc, #204]	; (8001fb8 <_ZL12MX_ADC1_Initv+0x104>)
 8001eec:	2200      	movs	r2, #0
 8001eee:	60da      	str	r2, [r3, #12]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001ef0:	4b31      	ldr	r3, [pc, #196]	; (8001fb8 <_ZL12MX_ADC1_Initv+0x104>)
 8001ef2:	2204      	movs	r2, #4
 8001ef4:	611a      	str	r2, [r3, #16]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001ef6:	4b30      	ldr	r3, [pc, #192]	; (8001fb8 <_ZL12MX_ADC1_Initv+0x104>)
 8001ef8:	2200      	movs	r2, #0
 8001efa:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001efc:	4b2e      	ldr	r3, [pc, #184]	; (8001fb8 <_ZL12MX_ADC1_Initv+0x104>)
 8001efe:	2200      	movs	r2, #0
 8001f00:	755a      	strb	r2, [r3, #21]
  hadc1.Init.NbrOfConversion = 1;
 8001f02:	4b2d      	ldr	r3, [pc, #180]	; (8001fb8 <_ZL12MX_ADC1_Initv+0x104>)
 8001f04:	2201      	movs	r2, #1
 8001f06:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001f08:	4b2b      	ldr	r3, [pc, #172]	; (8001fb8 <_ZL12MX_ADC1_Initv+0x104>)
 8001f0a:	2200      	movs	r2, #0
 8001f0c:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001f0e:	4b2a      	ldr	r3, [pc, #168]	; (8001fb8 <_ZL12MX_ADC1_Initv+0x104>)
 8001f10:	2200      	movs	r2, #0
 8001f12:	625a      	str	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001f14:	4b28      	ldr	r3, [pc, #160]	; (8001fb8 <_ZL12MX_ADC1_Initv+0x104>)
 8001f16:	2200      	movs	r2, #0
 8001f18:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 8001f1a:	4b27      	ldr	r3, [pc, #156]	; (8001fb8 <_ZL12MX_ADC1_Initv+0x104>)
 8001f1c:	2200      	movs	r2, #0
 8001f1e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001f20:	4b25      	ldr	r3, [pc, #148]	; (8001fb8 <_ZL12MX_ADC1_Initv+0x104>)
 8001f22:	2200      	movs	r2, #0
 8001f24:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8001f26:	4b24      	ldr	r3, [pc, #144]	; (8001fb8 <_ZL12MX_ADC1_Initv+0x104>)
 8001f28:	2200      	movs	r2, #0
 8001f2a:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8001f2c:	4b22      	ldr	r3, [pc, #136]	; (8001fb8 <_ZL12MX_ADC1_Initv+0x104>)
 8001f2e:	2200      	movs	r2, #0
 8001f30:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001f34:	4820      	ldr	r0, [pc, #128]	; (8001fb8 <_ZL12MX_ADC1_Initv+0x104>)
 8001f36:	f001 ffab 	bl	8003e90 <HAL_ADC_Init>
 8001f3a:	4603      	mov	r3, r0
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	bf14      	ite	ne
 8001f40:	2301      	movne	r3, #1
 8001f42:	2300      	moveq	r3, #0
 8001f44:	b2db      	uxtb	r3, r3
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d001      	beq.n	8001f4e <_ZL12MX_ADC1_Initv+0x9a>
  {
    Error_Handler();
 8001f4a:	f000 ffa7 	bl	8002e9c <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8001f4e:	2300      	movs	r3, #0
 8001f50:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8001f52:	f107 031c 	add.w	r3, r7, #28
 8001f56:	4619      	mov	r1, r3
 8001f58:	4817      	ldr	r0, [pc, #92]	; (8001fb8 <_ZL12MX_ADC1_Initv+0x104>)
 8001f5a:	f003 f813 	bl	8004f84 <HAL_ADCEx_MultiModeConfigChannel>
 8001f5e:	4603      	mov	r3, r0
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	bf14      	ite	ne
 8001f64:	2301      	movne	r3, #1
 8001f66:	2300      	moveq	r3, #0
 8001f68:	b2db      	uxtb	r3, r3
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d001      	beq.n	8001f72 <_ZL12MX_ADC1_Initv+0xbe>
  {
    Error_Handler();
 8001f6e:	f000 ff95 	bl	8002e9c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_18;
 8001f72:	4b13      	ldr	r3, [pc, #76]	; (8001fc0 <_ZL12MX_ADC1_Initv+0x10c>)
 8001f74:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001f76:	2306      	movs	r3, #6
 8001f78:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001f7a:	2300      	movs	r3, #0
 8001f7c:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001f7e:	f240 73ff 	movw	r3, #2047	; 0x7ff
 8001f82:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001f84:	2304      	movs	r3, #4
 8001f86:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8001f88:	2300      	movs	r3, #0
 8001f8a:	617b      	str	r3, [r7, #20]
  sConfig.OffsetSignedSaturation = DISABLE;
 8001f8c:	2300      	movs	r3, #0
 8001f8e:	767b      	strb	r3, [r7, #25]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001f90:	463b      	mov	r3, r7
 8001f92:	4619      	mov	r1, r3
 8001f94:	4808      	ldr	r0, [pc, #32]	; (8001fb8 <_ZL12MX_ADC1_Initv+0x104>)
 8001f96:	f002 fae9 	bl	800456c <HAL_ADC_ConfigChannel>
 8001f9a:	4603      	mov	r3, r0
 8001f9c:	2b00      	cmp	r3, #0
 8001f9e:	bf14      	ite	ne
 8001fa0:	2301      	movne	r3, #1
 8001fa2:	2300      	moveq	r3, #0
 8001fa4:	b2db      	uxtb	r3, r3
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d001      	beq.n	8001fae <_ZL12MX_ADC1_Initv+0xfa>
  {
    Error_Handler();
 8001faa:	f000 ff77 	bl	8002e9c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001fae:	bf00      	nop
 8001fb0:	3728      	adds	r7, #40	; 0x28
 8001fb2:	46bd      	mov	sp, r7
 8001fb4:	bd80      	pop	{r7, pc}
 8001fb6:	bf00      	nop
 8001fb8:	240001f8 	.word	0x240001f8
 8001fbc:	40022000 	.word	0x40022000
 8001fc0:	4b840000 	.word	0x4b840000

08001fc4 <_ZL12MX_ADC2_Initv>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8001fc4:	b580      	push	{r7, lr}
 8001fc6:	b088      	sub	sp, #32
 8001fc8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001fca:	1d3b      	adds	r3, r7, #4
 8001fcc:	2200      	movs	r2, #0
 8001fce:	601a      	str	r2, [r3, #0]
 8001fd0:	605a      	str	r2, [r3, #4]
 8001fd2:	609a      	str	r2, [r3, #8]
 8001fd4:	60da      	str	r2, [r3, #12]
 8001fd6:	611a      	str	r2, [r3, #16]
 8001fd8:	615a      	str	r2, [r3, #20]
 8001fda:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 8001fdc:	4b2e      	ldr	r3, [pc, #184]	; (8002098 <_ZL12MX_ADC2_Initv+0xd4>)
 8001fde:	4a2f      	ldr	r2, [pc, #188]	; (800209c <_ZL12MX_ADC2_Initv+0xd8>)
 8001fe0:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8001fe2:	4b2d      	ldr	r3, [pc, #180]	; (8002098 <_ZL12MX_ADC2_Initv+0xd4>)
 8001fe4:	2200      	movs	r2, #0
 8001fe6:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_16B;
 8001fe8:	4b2b      	ldr	r3, [pc, #172]	; (8002098 <_ZL12MX_ADC2_Initv+0xd4>)
 8001fea:	2200      	movs	r2, #0
 8001fec:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001fee:	4b2a      	ldr	r3, [pc, #168]	; (8002098 <_ZL12MX_ADC2_Initv+0xd4>)
 8001ff0:	2200      	movs	r2, #0
 8001ff2:	60da      	str	r2, [r3, #12]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001ff4:	4b28      	ldr	r3, [pc, #160]	; (8002098 <_ZL12MX_ADC2_Initv+0xd4>)
 8001ff6:	2204      	movs	r2, #4
 8001ff8:	611a      	str	r2, [r3, #16]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8001ffa:	4b27      	ldr	r3, [pc, #156]	; (8002098 <_ZL12MX_ADC2_Initv+0xd4>)
 8001ffc:	2200      	movs	r2, #0
 8001ffe:	751a      	strb	r2, [r3, #20]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8002000:	4b25      	ldr	r3, [pc, #148]	; (8002098 <_ZL12MX_ADC2_Initv+0xd4>)
 8002002:	2200      	movs	r2, #0
 8002004:	755a      	strb	r2, [r3, #21]
  hadc2.Init.NbrOfConversion = 1;
 8002006:	4b24      	ldr	r3, [pc, #144]	; (8002098 <_ZL12MX_ADC2_Initv+0xd4>)
 8002008:	2201      	movs	r2, #1
 800200a:	619a      	str	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800200c:	4b22      	ldr	r3, [pc, #136]	; (8002098 <_ZL12MX_ADC2_Initv+0xd4>)
 800200e:	2200      	movs	r2, #0
 8002010:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002012:	4b21      	ldr	r3, [pc, #132]	; (8002098 <_ZL12MX_ADC2_Initv+0xd4>)
 8002014:	2200      	movs	r2, #0
 8002016:	625a      	str	r2, [r3, #36]	; 0x24
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002018:	4b1f      	ldr	r3, [pc, #124]	; (8002098 <_ZL12MX_ADC2_Initv+0xd4>)
 800201a:	2200      	movs	r2, #0
 800201c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 800201e:	4b1e      	ldr	r3, [pc, #120]	; (8002098 <_ZL12MX_ADC2_Initv+0xd4>)
 8002020:	2200      	movs	r2, #0
 8002022:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8002024:	4b1c      	ldr	r3, [pc, #112]	; (8002098 <_ZL12MX_ADC2_Initv+0xd4>)
 8002026:	2200      	movs	r2, #0
 8002028:	631a      	str	r2, [r3, #48]	; 0x30
  hadc2.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 800202a:	4b1b      	ldr	r3, [pc, #108]	; (8002098 <_ZL12MX_ADC2_Initv+0xd4>)
 800202c:	2200      	movs	r2, #0
 800202e:	635a      	str	r2, [r3, #52]	; 0x34
  hadc2.Init.OversamplingMode = DISABLE;
 8002030:	4b19      	ldr	r3, [pc, #100]	; (8002098 <_ZL12MX_ADC2_Initv+0xd4>)
 8002032:	2200      	movs	r2, #0
 8002034:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8002038:	4817      	ldr	r0, [pc, #92]	; (8002098 <_ZL12MX_ADC2_Initv+0xd4>)
 800203a:	f001 ff29 	bl	8003e90 <HAL_ADC_Init>
 800203e:	4603      	mov	r3, r0
 8002040:	2b00      	cmp	r3, #0
 8002042:	bf14      	ite	ne
 8002044:	2301      	movne	r3, #1
 8002046:	2300      	moveq	r3, #0
 8002048:	b2db      	uxtb	r3, r3
 800204a:	2b00      	cmp	r3, #0
 800204c:	d001      	beq.n	8002052 <_ZL12MX_ADC2_Initv+0x8e>
  {
    Error_Handler();
 800204e:	f000 ff25 	bl	8002e9c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_19;
 8002052:	4b13      	ldr	r3, [pc, #76]	; (80020a0 <_ZL12MX_ADC2_Initv+0xdc>)
 8002054:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8002056:	2306      	movs	r3, #6
 8002058:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800205a:	2300      	movs	r3, #0
 800205c:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800205e:	f240 73ff 	movw	r3, #2047	; 0x7ff
 8002062:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8002064:	2304      	movs	r3, #4
 8002066:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8002068:	2300      	movs	r3, #0
 800206a:	61bb      	str	r3, [r7, #24]
  sConfig.OffsetSignedSaturation = DISABLE;
 800206c:	2300      	movs	r3, #0
 800206e:	777b      	strb	r3, [r7, #29]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8002070:	1d3b      	adds	r3, r7, #4
 8002072:	4619      	mov	r1, r3
 8002074:	4808      	ldr	r0, [pc, #32]	; (8002098 <_ZL12MX_ADC2_Initv+0xd4>)
 8002076:	f002 fa79 	bl	800456c <HAL_ADC_ConfigChannel>
 800207a:	4603      	mov	r3, r0
 800207c:	2b00      	cmp	r3, #0
 800207e:	bf14      	ite	ne
 8002080:	2301      	movne	r3, #1
 8002082:	2300      	moveq	r3, #0
 8002084:	b2db      	uxtb	r3, r3
 8002086:	2b00      	cmp	r3, #0
 8002088:	d001      	beq.n	800208e <_ZL12MX_ADC2_Initv+0xca>
  {
    Error_Handler();
 800208a:	f000 ff07 	bl	8002e9c <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 800208e:	bf00      	nop
 8002090:	3720      	adds	r7, #32
 8002092:	46bd      	mov	sp, r7
 8002094:	bd80      	pop	{r7, pc}
 8002096:	bf00      	nop
 8002098:	2400025c 	.word	0x2400025c
 800209c:	40022100 	.word	0x40022100
 80020a0:	4fb80000 	.word	0x4fb80000

080020a4 <_ZL12MX_I2C1_Initv>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80020a4:	b580      	push	{r7, lr}
 80020a6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80020a8:	4b22      	ldr	r3, [pc, #136]	; (8002134 <_ZL12MX_I2C1_Initv+0x90>)
 80020aa:	4a23      	ldr	r2, [pc, #140]	; (8002138 <_ZL12MX_I2C1_Initv+0x94>)
 80020ac:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00909FCE;
 80020ae:	4b21      	ldr	r3, [pc, #132]	; (8002134 <_ZL12MX_I2C1_Initv+0x90>)
 80020b0:	4a22      	ldr	r2, [pc, #136]	; (800213c <_ZL12MX_I2C1_Initv+0x98>)
 80020b2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80020b4:	4b1f      	ldr	r3, [pc, #124]	; (8002134 <_ZL12MX_I2C1_Initv+0x90>)
 80020b6:	2200      	movs	r2, #0
 80020b8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80020ba:	4b1e      	ldr	r3, [pc, #120]	; (8002134 <_ZL12MX_I2C1_Initv+0x90>)
 80020bc:	2201      	movs	r2, #1
 80020be:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80020c0:	4b1c      	ldr	r3, [pc, #112]	; (8002134 <_ZL12MX_I2C1_Initv+0x90>)
 80020c2:	2200      	movs	r2, #0
 80020c4:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80020c6:	4b1b      	ldr	r3, [pc, #108]	; (8002134 <_ZL12MX_I2C1_Initv+0x90>)
 80020c8:	2200      	movs	r2, #0
 80020ca:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80020cc:	4b19      	ldr	r3, [pc, #100]	; (8002134 <_ZL12MX_I2C1_Initv+0x90>)
 80020ce:	2200      	movs	r2, #0
 80020d0:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80020d2:	4b18      	ldr	r3, [pc, #96]	; (8002134 <_ZL12MX_I2C1_Initv+0x90>)
 80020d4:	2200      	movs	r2, #0
 80020d6:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80020d8:	4b16      	ldr	r3, [pc, #88]	; (8002134 <_ZL12MX_I2C1_Initv+0x90>)
 80020da:	2200      	movs	r2, #0
 80020dc:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80020de:	4815      	ldr	r0, [pc, #84]	; (8002134 <_ZL12MX_I2C1_Initv+0x90>)
 80020e0:	f005 fd44 	bl	8007b6c <HAL_I2C_Init>
 80020e4:	4603      	mov	r3, r0
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	bf14      	ite	ne
 80020ea:	2301      	movne	r3, #1
 80020ec:	2300      	moveq	r3, #0
 80020ee:	b2db      	uxtb	r3, r3
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	d001      	beq.n	80020f8 <_ZL12MX_I2C1_Initv+0x54>
  {
    Error_Handler();
 80020f4:	f000 fed2 	bl	8002e9c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80020f8:	2100      	movs	r1, #0
 80020fa:	480e      	ldr	r0, [pc, #56]	; (8002134 <_ZL12MX_I2C1_Initv+0x90>)
 80020fc:	f006 f8ca 	bl	8008294 <HAL_I2CEx_ConfigAnalogFilter>
 8002100:	4603      	mov	r3, r0
 8002102:	2b00      	cmp	r3, #0
 8002104:	bf14      	ite	ne
 8002106:	2301      	movne	r3, #1
 8002108:	2300      	moveq	r3, #0
 800210a:	b2db      	uxtb	r3, r3
 800210c:	2b00      	cmp	r3, #0
 800210e:	d001      	beq.n	8002114 <_ZL12MX_I2C1_Initv+0x70>
  {
    Error_Handler();
 8002110:	f000 fec4 	bl	8002e9c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8002114:	2100      	movs	r1, #0
 8002116:	4807      	ldr	r0, [pc, #28]	; (8002134 <_ZL12MX_I2C1_Initv+0x90>)
 8002118:	f006 f907 	bl	800832a <HAL_I2CEx_ConfigDigitalFilter>
 800211c:	4603      	mov	r3, r0
 800211e:	2b00      	cmp	r3, #0
 8002120:	bf14      	ite	ne
 8002122:	2301      	movne	r3, #1
 8002124:	2300      	moveq	r3, #0
 8002126:	b2db      	uxtb	r3, r3
 8002128:	2b00      	cmp	r3, #0
 800212a:	d001      	beq.n	8002130 <_ZL12MX_I2C1_Initv+0x8c>
  {
    Error_Handler();
 800212c:	f000 feb6 	bl	8002e9c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002130:	bf00      	nop
 8002132:	bd80      	pop	{r7, pc}
 8002134:	240002c0 	.word	0x240002c0
 8002138:	40005400 	.word	0x40005400
 800213c:	00909fce 	.word	0x00909fce

08002140 <_ZL12MX_TIM1_Initv>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8002140:	b580      	push	{r7, lr}
 8002142:	b088      	sub	sp, #32
 8002144:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002146:	f107 0310 	add.w	r3, r7, #16
 800214a:	2200      	movs	r2, #0
 800214c:	601a      	str	r2, [r3, #0]
 800214e:	605a      	str	r2, [r3, #4]
 8002150:	609a      	str	r2, [r3, #8]
 8002152:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002154:	1d3b      	adds	r3, r7, #4
 8002156:	2200      	movs	r2, #0
 8002158:	601a      	str	r2, [r3, #0]
 800215a:	605a      	str	r2, [r3, #4]
 800215c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800215e:	4b27      	ldr	r3, [pc, #156]	; (80021fc <_ZL12MX_TIM1_Initv+0xbc>)
 8002160:	4a27      	ldr	r2, [pc, #156]	; (8002200 <_ZL12MX_TIM1_Initv+0xc0>)
 8002162:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 74;
 8002164:	4b25      	ldr	r3, [pc, #148]	; (80021fc <_ZL12MX_TIM1_Initv+0xbc>)
 8002166:	224a      	movs	r2, #74	; 0x4a
 8002168:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800216a:	4b24      	ldr	r3, [pc, #144]	; (80021fc <_ZL12MX_TIM1_Initv+0xbc>)
 800216c:	2200      	movs	r2, #0
 800216e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 20000;
 8002170:	4b22      	ldr	r3, [pc, #136]	; (80021fc <_ZL12MX_TIM1_Initv+0xbc>)
 8002172:	f644 6220 	movw	r2, #20000	; 0x4e20
 8002176:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002178:	4b20      	ldr	r3, [pc, #128]	; (80021fc <_ZL12MX_TIM1_Initv+0xbc>)
 800217a:	2200      	movs	r2, #0
 800217c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800217e:	4b1f      	ldr	r3, [pc, #124]	; (80021fc <_ZL12MX_TIM1_Initv+0xbc>)
 8002180:	2200      	movs	r2, #0
 8002182:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002184:	4b1d      	ldr	r3, [pc, #116]	; (80021fc <_ZL12MX_TIM1_Initv+0xbc>)
 8002186:	2280      	movs	r2, #128	; 0x80
 8002188:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800218a:	481c      	ldr	r0, [pc, #112]	; (80021fc <_ZL12MX_TIM1_Initv+0xbc>)
 800218c:	f009 fff2 	bl	800c174 <HAL_TIM_Base_Init>
 8002190:	4603      	mov	r3, r0
 8002192:	2b00      	cmp	r3, #0
 8002194:	bf14      	ite	ne
 8002196:	2301      	movne	r3, #1
 8002198:	2300      	moveq	r3, #0
 800219a:	b2db      	uxtb	r3, r3
 800219c:	2b00      	cmp	r3, #0
 800219e:	d001      	beq.n	80021a4 <_ZL12MX_TIM1_Initv+0x64>
  {
    Error_Handler();
 80021a0:	f000 fe7c 	bl	8002e9c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80021a4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80021a8:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80021aa:	f107 0310 	add.w	r3, r7, #16
 80021ae:	4619      	mov	r1, r3
 80021b0:	4812      	ldr	r0, [pc, #72]	; (80021fc <_ZL12MX_TIM1_Initv+0xbc>)
 80021b2:	f00a fda7 	bl	800cd04 <HAL_TIM_ConfigClockSource>
 80021b6:	4603      	mov	r3, r0
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	bf14      	ite	ne
 80021bc:	2301      	movne	r3, #1
 80021be:	2300      	moveq	r3, #0
 80021c0:	b2db      	uxtb	r3, r3
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d001      	beq.n	80021ca <_ZL12MX_TIM1_Initv+0x8a>
  {
    Error_Handler();
 80021c6:	f000 fe69 	bl	8002e9c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80021ca:	2300      	movs	r3, #0
 80021cc:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80021ce:	2300      	movs	r3, #0
 80021d0:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80021d2:	2300      	movs	r3, #0
 80021d4:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80021d6:	1d3b      	adds	r3, r7, #4
 80021d8:	4619      	mov	r1, r3
 80021da:	4808      	ldr	r0, [pc, #32]	; (80021fc <_ZL12MX_TIM1_Initv+0xbc>)
 80021dc:	f00b fae6 	bl	800d7ac <HAL_TIMEx_MasterConfigSynchronization>
 80021e0:	4603      	mov	r3, r0
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	bf14      	ite	ne
 80021e6:	2301      	movne	r3, #1
 80021e8:	2300      	moveq	r3, #0
 80021ea:	b2db      	uxtb	r3, r3
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d001      	beq.n	80021f4 <_ZL12MX_TIM1_Initv+0xb4>
  {
    Error_Handler();
 80021f0:	f000 fe54 	bl	8002e9c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80021f4:	bf00      	nop
 80021f6:	3720      	adds	r7, #32
 80021f8:	46bd      	mov	sp, r7
 80021fa:	bd80      	pop	{r7, pc}
 80021fc:	24000314 	.word	0x24000314
 8002200:	40010000 	.word	0x40010000

08002204 <_ZL12MX_TIM2_Initv>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002204:	b580      	push	{r7, lr}
 8002206:	b08e      	sub	sp, #56	; 0x38
 8002208:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800220a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800220e:	2200      	movs	r2, #0
 8002210:	601a      	str	r2, [r3, #0]
 8002212:	605a      	str	r2, [r3, #4]
 8002214:	609a      	str	r2, [r3, #8]
 8002216:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002218:	f107 031c 	add.w	r3, r7, #28
 800221c:	2200      	movs	r2, #0
 800221e:	601a      	str	r2, [r3, #0]
 8002220:	605a      	str	r2, [r3, #4]
 8002222:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002224:	463b      	mov	r3, r7
 8002226:	2200      	movs	r2, #0
 8002228:	601a      	str	r2, [r3, #0]
 800222a:	605a      	str	r2, [r3, #4]
 800222c:	609a      	str	r2, [r3, #8]
 800222e:	60da      	str	r2, [r3, #12]
 8002230:	611a      	str	r2, [r3, #16]
 8002232:	615a      	str	r2, [r3, #20]
 8002234:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002236:	4b3a      	ldr	r3, [pc, #232]	; (8002320 <_ZL12MX_TIM2_Initv+0x11c>)
 8002238:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800223c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 75;
 800223e:	4b38      	ldr	r3, [pc, #224]	; (8002320 <_ZL12MX_TIM2_Initv+0x11c>)
 8002240:	224b      	movs	r2, #75	; 0x4b
 8002242:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002244:	4b36      	ldr	r3, [pc, #216]	; (8002320 <_ZL12MX_TIM2_Initv+0x11c>)
 8002246:	2200      	movs	r2, #0
 8002248:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1950;
 800224a:	4b35      	ldr	r3, [pc, #212]	; (8002320 <_ZL12MX_TIM2_Initv+0x11c>)
 800224c:	f240 729e 	movw	r2, #1950	; 0x79e
 8002250:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002252:	4b33      	ldr	r3, [pc, #204]	; (8002320 <_ZL12MX_TIM2_Initv+0x11c>)
 8002254:	2200      	movs	r2, #0
 8002256:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002258:	4b31      	ldr	r3, [pc, #196]	; (8002320 <_ZL12MX_TIM2_Initv+0x11c>)
 800225a:	2280      	movs	r2, #128	; 0x80
 800225c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800225e:	4830      	ldr	r0, [pc, #192]	; (8002320 <_ZL12MX_TIM2_Initv+0x11c>)
 8002260:	f009 ff88 	bl	800c174 <HAL_TIM_Base_Init>
 8002264:	4603      	mov	r3, r0
 8002266:	2b00      	cmp	r3, #0
 8002268:	bf14      	ite	ne
 800226a:	2301      	movne	r3, #1
 800226c:	2300      	moveq	r3, #0
 800226e:	b2db      	uxtb	r3, r3
 8002270:	2b00      	cmp	r3, #0
 8002272:	d001      	beq.n	8002278 <_ZL12MX_TIM2_Initv+0x74>
  {
    Error_Handler();
 8002274:	f000 fe12 	bl	8002e9c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002278:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800227c:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800227e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002282:	4619      	mov	r1, r3
 8002284:	4826      	ldr	r0, [pc, #152]	; (8002320 <_ZL12MX_TIM2_Initv+0x11c>)
 8002286:	f00a fd3d 	bl	800cd04 <HAL_TIM_ConfigClockSource>
 800228a:	4603      	mov	r3, r0
 800228c:	2b00      	cmp	r3, #0
 800228e:	bf14      	ite	ne
 8002290:	2301      	movne	r3, #1
 8002292:	2300      	moveq	r3, #0
 8002294:	b2db      	uxtb	r3, r3
 8002296:	2b00      	cmp	r3, #0
 8002298:	d001      	beq.n	800229e <_ZL12MX_TIM2_Initv+0x9a>
  {
    Error_Handler();
 800229a:	f000 fdff 	bl	8002e9c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800229e:	4820      	ldr	r0, [pc, #128]	; (8002320 <_ZL12MX_TIM2_Initv+0x11c>)
 80022a0:	f00a f838 	bl	800c314 <HAL_TIM_PWM_Init>
 80022a4:	4603      	mov	r3, r0
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	bf14      	ite	ne
 80022aa:	2301      	movne	r3, #1
 80022ac:	2300      	moveq	r3, #0
 80022ae:	b2db      	uxtb	r3, r3
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d001      	beq.n	80022b8 <_ZL12MX_TIM2_Initv+0xb4>
  {
    Error_Handler();
 80022b4:	f000 fdf2 	bl	8002e9c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80022b8:	2300      	movs	r3, #0
 80022ba:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80022bc:	2300      	movs	r3, #0
 80022be:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80022c0:	f107 031c 	add.w	r3, r7, #28
 80022c4:	4619      	mov	r1, r3
 80022c6:	4816      	ldr	r0, [pc, #88]	; (8002320 <_ZL12MX_TIM2_Initv+0x11c>)
 80022c8:	f00b fa70 	bl	800d7ac <HAL_TIMEx_MasterConfigSynchronization>
 80022cc:	4603      	mov	r3, r0
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	bf14      	ite	ne
 80022d2:	2301      	movne	r3, #1
 80022d4:	2300      	moveq	r3, #0
 80022d6:	b2db      	uxtb	r3, r3
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d001      	beq.n	80022e0 <_ZL12MX_TIM2_Initv+0xdc>
  {
    Error_Handler();
 80022dc:	f000 fdde 	bl	8002e9c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80022e0:	2360      	movs	r3, #96	; 0x60
 80022e2:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80022e4:	2300      	movs	r3, #0
 80022e6:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80022e8:	2300      	movs	r3, #0
 80022ea:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80022ec:	2300      	movs	r3, #0
 80022ee:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80022f0:	463b      	mov	r3, r7
 80022f2:	2200      	movs	r2, #0
 80022f4:	4619      	mov	r1, r3
 80022f6:	480a      	ldr	r0, [pc, #40]	; (8002320 <_ZL12MX_TIM2_Initv+0x11c>)
 80022f8:	f00a fbf0 	bl	800cadc <HAL_TIM_PWM_ConfigChannel>
 80022fc:	4603      	mov	r3, r0
 80022fe:	2b00      	cmp	r3, #0
 8002300:	bf14      	ite	ne
 8002302:	2301      	movne	r3, #1
 8002304:	2300      	moveq	r3, #0
 8002306:	b2db      	uxtb	r3, r3
 8002308:	2b00      	cmp	r3, #0
 800230a:	d001      	beq.n	8002310 <_ZL12MX_TIM2_Initv+0x10c>
  {
    Error_Handler();
 800230c:	f000 fdc6 	bl	8002e9c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8002310:	4803      	ldr	r0, [pc, #12]	; (8002320 <_ZL12MX_TIM2_Initv+0x11c>)
 8002312:	f000 ffcb 	bl	80032ac <HAL_TIM_MspPostInit>

}
 8002316:	bf00      	nop
 8002318:	3738      	adds	r7, #56	; 0x38
 800231a:	46bd      	mov	sp, r7
 800231c:	bd80      	pop	{r7, pc}
 800231e:	bf00      	nop
 8002320:	24000360 	.word	0x24000360

08002324 <_ZL12MX_TIM3_Initv>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002324:	b580      	push	{r7, lr}
 8002326:	b08e      	sub	sp, #56	; 0x38
 8002328:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800232a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800232e:	2200      	movs	r2, #0
 8002330:	601a      	str	r2, [r3, #0]
 8002332:	605a      	str	r2, [r3, #4]
 8002334:	609a      	str	r2, [r3, #8]
 8002336:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002338:	f107 031c 	add.w	r3, r7, #28
 800233c:	2200      	movs	r2, #0
 800233e:	601a      	str	r2, [r3, #0]
 8002340:	605a      	str	r2, [r3, #4]
 8002342:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002344:	463b      	mov	r3, r7
 8002346:	2200      	movs	r2, #0
 8002348:	601a      	str	r2, [r3, #0]
 800234a:	605a      	str	r2, [r3, #4]
 800234c:	609a      	str	r2, [r3, #8]
 800234e:	60da      	str	r2, [r3, #12]
 8002350:	611a      	str	r2, [r3, #16]
 8002352:	615a      	str	r2, [r3, #20]
 8002354:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002356:	4b39      	ldr	r3, [pc, #228]	; (800243c <_ZL12MX_TIM3_Initv+0x118>)
 8002358:	4a39      	ldr	r2, [pc, #228]	; (8002440 <_ZL12MX_TIM3_Initv+0x11c>)
 800235a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 75;
 800235c:	4b37      	ldr	r3, [pc, #220]	; (800243c <_ZL12MX_TIM3_Initv+0x118>)
 800235e:	224b      	movs	r2, #75	; 0x4b
 8002360:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002362:	4b36      	ldr	r3, [pc, #216]	; (800243c <_ZL12MX_TIM3_Initv+0x118>)
 8002364:	2200      	movs	r2, #0
 8002366:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1950;
 8002368:	4b34      	ldr	r3, [pc, #208]	; (800243c <_ZL12MX_TIM3_Initv+0x118>)
 800236a:	f240 729e 	movw	r2, #1950	; 0x79e
 800236e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002370:	4b32      	ldr	r3, [pc, #200]	; (800243c <_ZL12MX_TIM3_Initv+0x118>)
 8002372:	2200      	movs	r2, #0
 8002374:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002376:	4b31      	ldr	r3, [pc, #196]	; (800243c <_ZL12MX_TIM3_Initv+0x118>)
 8002378:	2280      	movs	r2, #128	; 0x80
 800237a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800237c:	482f      	ldr	r0, [pc, #188]	; (800243c <_ZL12MX_TIM3_Initv+0x118>)
 800237e:	f009 fef9 	bl	800c174 <HAL_TIM_Base_Init>
 8002382:	4603      	mov	r3, r0
 8002384:	2b00      	cmp	r3, #0
 8002386:	bf14      	ite	ne
 8002388:	2301      	movne	r3, #1
 800238a:	2300      	moveq	r3, #0
 800238c:	b2db      	uxtb	r3, r3
 800238e:	2b00      	cmp	r3, #0
 8002390:	d001      	beq.n	8002396 <_ZL12MX_TIM3_Initv+0x72>
  {
    Error_Handler();
 8002392:	f000 fd83 	bl	8002e9c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002396:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800239a:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800239c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80023a0:	4619      	mov	r1, r3
 80023a2:	4826      	ldr	r0, [pc, #152]	; (800243c <_ZL12MX_TIM3_Initv+0x118>)
 80023a4:	f00a fcae 	bl	800cd04 <HAL_TIM_ConfigClockSource>
 80023a8:	4603      	mov	r3, r0
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	bf14      	ite	ne
 80023ae:	2301      	movne	r3, #1
 80023b0:	2300      	moveq	r3, #0
 80023b2:	b2db      	uxtb	r3, r3
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	d001      	beq.n	80023bc <_ZL12MX_TIM3_Initv+0x98>
  {
    Error_Handler();
 80023b8:	f000 fd70 	bl	8002e9c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80023bc:	481f      	ldr	r0, [pc, #124]	; (800243c <_ZL12MX_TIM3_Initv+0x118>)
 80023be:	f009 ffa9 	bl	800c314 <HAL_TIM_PWM_Init>
 80023c2:	4603      	mov	r3, r0
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	bf14      	ite	ne
 80023c8:	2301      	movne	r3, #1
 80023ca:	2300      	moveq	r3, #0
 80023cc:	b2db      	uxtb	r3, r3
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d001      	beq.n	80023d6 <_ZL12MX_TIM3_Initv+0xb2>
  {
    Error_Handler();
 80023d2:	f000 fd63 	bl	8002e9c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80023d6:	2300      	movs	r3, #0
 80023d8:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80023da:	2300      	movs	r3, #0
 80023dc:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80023de:	f107 031c 	add.w	r3, r7, #28
 80023e2:	4619      	mov	r1, r3
 80023e4:	4815      	ldr	r0, [pc, #84]	; (800243c <_ZL12MX_TIM3_Initv+0x118>)
 80023e6:	f00b f9e1 	bl	800d7ac <HAL_TIMEx_MasterConfigSynchronization>
 80023ea:	4603      	mov	r3, r0
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	bf14      	ite	ne
 80023f0:	2301      	movne	r3, #1
 80023f2:	2300      	moveq	r3, #0
 80023f4:	b2db      	uxtb	r3, r3
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d001      	beq.n	80023fe <_ZL12MX_TIM3_Initv+0xda>
  {
    Error_Handler();
 80023fa:	f000 fd4f 	bl	8002e9c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80023fe:	2360      	movs	r3, #96	; 0x60
 8002400:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8002402:	2300      	movs	r3, #0
 8002404:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002406:	2300      	movs	r3, #0
 8002408:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800240a:	2300      	movs	r3, #0
 800240c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800240e:	463b      	mov	r3, r7
 8002410:	2200      	movs	r2, #0
 8002412:	4619      	mov	r1, r3
 8002414:	4809      	ldr	r0, [pc, #36]	; (800243c <_ZL12MX_TIM3_Initv+0x118>)
 8002416:	f00a fb61 	bl	800cadc <HAL_TIM_PWM_ConfigChannel>
 800241a:	4603      	mov	r3, r0
 800241c:	2b00      	cmp	r3, #0
 800241e:	bf14      	ite	ne
 8002420:	2301      	movne	r3, #1
 8002422:	2300      	moveq	r3, #0
 8002424:	b2db      	uxtb	r3, r3
 8002426:	2b00      	cmp	r3, #0
 8002428:	d001      	beq.n	800242e <_ZL12MX_TIM3_Initv+0x10a>
  {
    Error_Handler();
 800242a:	f000 fd37 	bl	8002e9c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 800242e:	4803      	ldr	r0, [pc, #12]	; (800243c <_ZL12MX_TIM3_Initv+0x118>)
 8002430:	f000 ff3c 	bl	80032ac <HAL_TIM_MspPostInit>

}
 8002434:	bf00      	nop
 8002436:	3738      	adds	r7, #56	; 0x38
 8002438:	46bd      	mov	sp, r7
 800243a:	bd80      	pop	{r7, pc}
 800243c:	240003ac 	.word	0x240003ac
 8002440:	40000400 	.word	0x40000400

08002444 <_ZL12MX_TIM4_Initv>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8002444:	b580      	push	{r7, lr}
 8002446:	b08c      	sub	sp, #48	; 0x30
 8002448:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800244a:	f107 030c 	add.w	r3, r7, #12
 800244e:	2224      	movs	r2, #36	; 0x24
 8002450:	2100      	movs	r1, #0
 8002452:	4618      	mov	r0, r3
 8002454:	f011 ff83 	bl	801435e <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002458:	463b      	mov	r3, r7
 800245a:	2200      	movs	r2, #0
 800245c:	601a      	str	r2, [r3, #0]
 800245e:	605a      	str	r2, [r3, #4]
 8002460:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002462:	4b26      	ldr	r3, [pc, #152]	; (80024fc <_ZL12MX_TIM4_Initv+0xb8>)
 8002464:	4a26      	ldr	r2, [pc, #152]	; (8002500 <_ZL12MX_TIM4_Initv+0xbc>)
 8002466:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8002468:	4b24      	ldr	r3, [pc, #144]	; (80024fc <_ZL12MX_TIM4_Initv+0xb8>)
 800246a:	2200      	movs	r2, #0
 800246c:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800246e:	4b23      	ldr	r3, [pc, #140]	; (80024fc <_ZL12MX_TIM4_Initv+0xb8>)
 8002470:	2200      	movs	r2, #0
 8002472:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 538;
 8002474:	4b21      	ldr	r3, [pc, #132]	; (80024fc <_ZL12MX_TIM4_Initv+0xb8>)
 8002476:	f240 221a 	movw	r2, #538	; 0x21a
 800247a:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800247c:	4b1f      	ldr	r3, [pc, #124]	; (80024fc <_ZL12MX_TIM4_Initv+0xb8>)
 800247e:	2200      	movs	r2, #0
 8002480:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002482:	4b1e      	ldr	r3, [pc, #120]	; (80024fc <_ZL12MX_TIM4_Initv+0xb8>)
 8002484:	2280      	movs	r2, #128	; 0x80
 8002486:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8002488:	2303      	movs	r3, #3
 800248a:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_FALLING;
 800248c:	2302      	movs	r3, #2
 800248e:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002490:	2301      	movs	r3, #1
 8002492:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002494:	2300      	movs	r3, #0
 8002496:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 1;
 8002498:	2301      	movs	r3, #1
 800249a:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_FALLING;
 800249c:	2302      	movs	r3, #2
 800249e:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80024a0:	2301      	movs	r3, #1
 80024a2:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80024a4:	2300      	movs	r3, #0
 80024a6:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 1;
 80024a8:	2301      	movs	r3, #1
 80024aa:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 80024ac:	f107 030c 	add.w	r3, r7, #12
 80024b0:	4619      	mov	r1, r3
 80024b2:	4812      	ldr	r0, [pc, #72]	; (80024fc <_ZL12MX_TIM4_Initv+0xb8>)
 80024b4:	f00a f89e 	bl	800c5f4 <HAL_TIM_Encoder_Init>
 80024b8:	4603      	mov	r3, r0
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	bf14      	ite	ne
 80024be:	2301      	movne	r3, #1
 80024c0:	2300      	moveq	r3, #0
 80024c2:	b2db      	uxtb	r3, r3
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d001      	beq.n	80024cc <_ZL12MX_TIM4_Initv+0x88>
  {
    Error_Handler();
 80024c8:	f000 fce8 	bl	8002e9c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80024cc:	2300      	movs	r3, #0
 80024ce:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80024d0:	2300      	movs	r3, #0
 80024d2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80024d4:	463b      	mov	r3, r7
 80024d6:	4619      	mov	r1, r3
 80024d8:	4808      	ldr	r0, [pc, #32]	; (80024fc <_ZL12MX_TIM4_Initv+0xb8>)
 80024da:	f00b f967 	bl	800d7ac <HAL_TIMEx_MasterConfigSynchronization>
 80024de:	4603      	mov	r3, r0
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	bf14      	ite	ne
 80024e4:	2301      	movne	r3, #1
 80024e6:	2300      	moveq	r3, #0
 80024e8:	b2db      	uxtb	r3, r3
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d001      	beq.n	80024f2 <_ZL12MX_TIM4_Initv+0xae>
  {
    Error_Handler();
 80024ee:	f000 fcd5 	bl	8002e9c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80024f2:	bf00      	nop
 80024f4:	3730      	adds	r7, #48	; 0x30
 80024f6:	46bd      	mov	sp, r7
 80024f8:	bd80      	pop	{r7, pc}
 80024fa:	bf00      	nop
 80024fc:	240003f8 	.word	0x240003f8
 8002500:	40000800 	.word	0x40000800

08002504 <_ZL12MX_TIM5_Initv>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8002504:	b580      	push	{r7, lr}
 8002506:	b08e      	sub	sp, #56	; 0x38
 8002508:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800250a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800250e:	2200      	movs	r2, #0
 8002510:	601a      	str	r2, [r3, #0]
 8002512:	605a      	str	r2, [r3, #4]
 8002514:	609a      	str	r2, [r3, #8]
 8002516:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002518:	f107 031c 	add.w	r3, r7, #28
 800251c:	2200      	movs	r2, #0
 800251e:	601a      	str	r2, [r3, #0]
 8002520:	605a      	str	r2, [r3, #4]
 8002522:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002524:	463b      	mov	r3, r7
 8002526:	2200      	movs	r2, #0
 8002528:	601a      	str	r2, [r3, #0]
 800252a:	605a      	str	r2, [r3, #4]
 800252c:	609a      	str	r2, [r3, #8]
 800252e:	60da      	str	r2, [r3, #12]
 8002530:	611a      	str	r2, [r3, #16]
 8002532:	615a      	str	r2, [r3, #20]
 8002534:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8002536:	4b39      	ldr	r3, [pc, #228]	; (800261c <_ZL12MX_TIM5_Initv+0x118>)
 8002538:	4a39      	ldr	r2, [pc, #228]	; (8002620 <_ZL12MX_TIM5_Initv+0x11c>)
 800253a:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 100-1;
 800253c:	4b37      	ldr	r3, [pc, #220]	; (800261c <_ZL12MX_TIM5_Initv+0x118>)
 800253e:	2263      	movs	r2, #99	; 0x63
 8002540:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002542:	4b36      	ldr	r3, [pc, #216]	; (800261c <_ZL12MX_TIM5_Initv+0x118>)
 8002544:	2200      	movs	r2, #0
 8002546:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 15000-1;
 8002548:	4b34      	ldr	r3, [pc, #208]	; (800261c <_ZL12MX_TIM5_Initv+0x118>)
 800254a:	f643 2297 	movw	r2, #14999	; 0x3a97
 800254e:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002550:	4b32      	ldr	r3, [pc, #200]	; (800261c <_ZL12MX_TIM5_Initv+0x118>)
 8002552:	2200      	movs	r2, #0
 8002554:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002556:	4b31      	ldr	r3, [pc, #196]	; (800261c <_ZL12MX_TIM5_Initv+0x118>)
 8002558:	2200      	movs	r2, #0
 800255a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 800255c:	482f      	ldr	r0, [pc, #188]	; (800261c <_ZL12MX_TIM5_Initv+0x118>)
 800255e:	f009 fe09 	bl	800c174 <HAL_TIM_Base_Init>
 8002562:	4603      	mov	r3, r0
 8002564:	2b00      	cmp	r3, #0
 8002566:	bf14      	ite	ne
 8002568:	2301      	movne	r3, #1
 800256a:	2300      	moveq	r3, #0
 800256c:	b2db      	uxtb	r3, r3
 800256e:	2b00      	cmp	r3, #0
 8002570:	d001      	beq.n	8002576 <_ZL12MX_TIM5_Initv+0x72>
  {
    Error_Handler();
 8002572:	f000 fc93 	bl	8002e9c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002576:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800257a:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 800257c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002580:	4619      	mov	r1, r3
 8002582:	4826      	ldr	r0, [pc, #152]	; (800261c <_ZL12MX_TIM5_Initv+0x118>)
 8002584:	f00a fbbe 	bl	800cd04 <HAL_TIM_ConfigClockSource>
 8002588:	4603      	mov	r3, r0
 800258a:	2b00      	cmp	r3, #0
 800258c:	bf14      	ite	ne
 800258e:	2301      	movne	r3, #1
 8002590:	2300      	moveq	r3, #0
 8002592:	b2db      	uxtb	r3, r3
 8002594:	2b00      	cmp	r3, #0
 8002596:	d001      	beq.n	800259c <_ZL12MX_TIM5_Initv+0x98>
  {
    Error_Handler();
 8002598:	f000 fc80 	bl	8002e9c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 800259c:	481f      	ldr	r0, [pc, #124]	; (800261c <_ZL12MX_TIM5_Initv+0x118>)
 800259e:	f009 feb9 	bl	800c314 <HAL_TIM_PWM_Init>
 80025a2:	4603      	mov	r3, r0
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	bf14      	ite	ne
 80025a8:	2301      	movne	r3, #1
 80025aa:	2300      	moveq	r3, #0
 80025ac:	b2db      	uxtb	r3, r3
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d001      	beq.n	80025b6 <_ZL12MX_TIM5_Initv+0xb2>
  {
    Error_Handler();
 80025b2:	f000 fc73 	bl	8002e9c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80025b6:	2300      	movs	r3, #0
 80025b8:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80025ba:	2300      	movs	r3, #0
 80025bc:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80025be:	f107 031c 	add.w	r3, r7, #28
 80025c2:	4619      	mov	r1, r3
 80025c4:	4815      	ldr	r0, [pc, #84]	; (800261c <_ZL12MX_TIM5_Initv+0x118>)
 80025c6:	f00b f8f1 	bl	800d7ac <HAL_TIMEx_MasterConfigSynchronization>
 80025ca:	4603      	mov	r3, r0
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	bf14      	ite	ne
 80025d0:	2301      	movne	r3, #1
 80025d2:	2300      	moveq	r3, #0
 80025d4:	b2db      	uxtb	r3, r3
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d001      	beq.n	80025de <_ZL12MX_TIM5_Initv+0xda>
  {
    Error_Handler();
 80025da:	f000 fc5f 	bl	8002e9c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80025de:	2360      	movs	r3, #96	; 0x60
 80025e0:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80025e2:	2300      	movs	r3, #0
 80025e4:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80025e6:	2300      	movs	r3, #0
 80025e8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80025ea:	2300      	movs	r3, #0
 80025ec:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80025ee:	463b      	mov	r3, r7
 80025f0:	2200      	movs	r2, #0
 80025f2:	4619      	mov	r1, r3
 80025f4:	4809      	ldr	r0, [pc, #36]	; (800261c <_ZL12MX_TIM5_Initv+0x118>)
 80025f6:	f00a fa71 	bl	800cadc <HAL_TIM_PWM_ConfigChannel>
 80025fa:	4603      	mov	r3, r0
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	bf14      	ite	ne
 8002600:	2301      	movne	r3, #1
 8002602:	2300      	moveq	r3, #0
 8002604:	b2db      	uxtb	r3, r3
 8002606:	2b00      	cmp	r3, #0
 8002608:	d001      	beq.n	800260e <_ZL12MX_TIM5_Initv+0x10a>
  {
    Error_Handler();
 800260a:	f000 fc47 	bl	8002e9c <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 800260e:	4803      	ldr	r0, [pc, #12]	; (800261c <_ZL12MX_TIM5_Initv+0x118>)
 8002610:	f000 fe4c 	bl	80032ac <HAL_TIM_MspPostInit>

}
 8002614:	bf00      	nop
 8002616:	3738      	adds	r7, #56	; 0x38
 8002618:	46bd      	mov	sp, r7
 800261a:	bd80      	pop	{r7, pc}
 800261c:	24000444 	.word	0x24000444
 8002620:	40000c00 	.word	0x40000c00

08002624 <_ZL12MX_TIM8_Initv>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8002624:	b580      	push	{r7, lr}
 8002626:	b08c      	sub	sp, #48	; 0x30
 8002628:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800262a:	f107 030c 	add.w	r3, r7, #12
 800262e:	2224      	movs	r2, #36	; 0x24
 8002630:	2100      	movs	r1, #0
 8002632:	4618      	mov	r0, r3
 8002634:	f011 fe93 	bl	801435e <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002638:	463b      	mov	r3, r7
 800263a:	2200      	movs	r2, #0
 800263c:	601a      	str	r2, [r3, #0]
 800263e:	605a      	str	r2, [r3, #4]
 8002640:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8002642:	4b28      	ldr	r3, [pc, #160]	; (80026e4 <_ZL12MX_TIM8_Initv+0xc0>)
 8002644:	4a28      	ldr	r2, [pc, #160]	; (80026e8 <_ZL12MX_TIM8_Initv+0xc4>)
 8002646:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8002648:	4b26      	ldr	r3, [pc, #152]	; (80026e4 <_ZL12MX_TIM8_Initv+0xc0>)
 800264a:	2200      	movs	r2, #0
 800264c:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 800264e:	4b25      	ldr	r3, [pc, #148]	; (80026e4 <_ZL12MX_TIM8_Initv+0xc0>)
 8002650:	2200      	movs	r2, #0
 8002652:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 538;
 8002654:	4b23      	ldr	r3, [pc, #140]	; (80026e4 <_ZL12MX_TIM8_Initv+0xc0>)
 8002656:	f240 221a 	movw	r2, #538	; 0x21a
 800265a:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800265c:	4b21      	ldr	r3, [pc, #132]	; (80026e4 <_ZL12MX_TIM8_Initv+0xc0>)
 800265e:	2200      	movs	r2, #0
 8002660:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8002662:	4b20      	ldr	r3, [pc, #128]	; (80026e4 <_ZL12MX_TIM8_Initv+0xc0>)
 8002664:	2200      	movs	r2, #0
 8002666:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002668:	4b1e      	ldr	r3, [pc, #120]	; (80026e4 <_ZL12MX_TIM8_Initv+0xc0>)
 800266a:	2280      	movs	r2, #128	; 0x80
 800266c:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800266e:	2303      	movs	r3, #3
 8002670:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002672:	2300      	movs	r3, #0
 8002674:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002676:	2301      	movs	r3, #1
 8002678:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800267a:	2300      	movs	r3, #0
 800267c:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 1;
 800267e:	2301      	movs	r3, #1
 8002680:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002682:	2300      	movs	r3, #0
 8002684:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002686:	2301      	movs	r3, #1
 8002688:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800268a:	2300      	movs	r3, #0
 800268c:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 1;
 800268e:	2301      	movs	r3, #1
 8002690:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim8, &sConfig) != HAL_OK)
 8002692:	f107 030c 	add.w	r3, r7, #12
 8002696:	4619      	mov	r1, r3
 8002698:	4812      	ldr	r0, [pc, #72]	; (80026e4 <_ZL12MX_TIM8_Initv+0xc0>)
 800269a:	f009 ffab 	bl	800c5f4 <HAL_TIM_Encoder_Init>
 800269e:	4603      	mov	r3, r0
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	bf14      	ite	ne
 80026a4:	2301      	movne	r3, #1
 80026a6:	2300      	moveq	r3, #0
 80026a8:	b2db      	uxtb	r3, r3
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d001      	beq.n	80026b2 <_ZL12MX_TIM8_Initv+0x8e>
  {
    Error_Handler();
 80026ae:	f000 fbf5 	bl	8002e9c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80026b2:	2300      	movs	r3, #0
 80026b4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80026b6:	2300      	movs	r3, #0
 80026b8:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80026ba:	2300      	movs	r3, #0
 80026bc:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 80026be:	463b      	mov	r3, r7
 80026c0:	4619      	mov	r1, r3
 80026c2:	4808      	ldr	r0, [pc, #32]	; (80026e4 <_ZL12MX_TIM8_Initv+0xc0>)
 80026c4:	f00b f872 	bl	800d7ac <HAL_TIMEx_MasterConfigSynchronization>
 80026c8:	4603      	mov	r3, r0
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	bf14      	ite	ne
 80026ce:	2301      	movne	r3, #1
 80026d0:	2300      	moveq	r3, #0
 80026d2:	b2db      	uxtb	r3, r3
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d001      	beq.n	80026dc <_ZL12MX_TIM8_Initv+0xb8>
  {
    Error_Handler();
 80026d8:	f000 fbe0 	bl	8002e9c <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 80026dc:	bf00      	nop
 80026de:	3730      	adds	r7, #48	; 0x30
 80026e0:	46bd      	mov	sp, r7
 80026e2:	bd80      	pop	{r7, pc}
 80026e4:	24000490 	.word	0x24000490
 80026e8:	40010400 	.word	0x40010400

080026ec <_ZL19MX_USART3_UART_Initv>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80026ec:	b580      	push	{r7, lr}
 80026ee:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80026f0:	4b2c      	ldr	r3, [pc, #176]	; (80027a4 <_ZL19MX_USART3_UART_Initv+0xb8>)
 80026f2:	4a2d      	ldr	r2, [pc, #180]	; (80027a8 <_ZL19MX_USART3_UART_Initv+0xbc>)
 80026f4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80026f6:	4b2b      	ldr	r3, [pc, #172]	; (80027a4 <_ZL19MX_USART3_UART_Initv+0xb8>)
 80026f8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80026fc:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80026fe:	4b29      	ldr	r3, [pc, #164]	; (80027a4 <_ZL19MX_USART3_UART_Initv+0xb8>)
 8002700:	2200      	movs	r2, #0
 8002702:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002704:	4b27      	ldr	r3, [pc, #156]	; (80027a4 <_ZL19MX_USART3_UART_Initv+0xb8>)
 8002706:	2200      	movs	r2, #0
 8002708:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800270a:	4b26      	ldr	r3, [pc, #152]	; (80027a4 <_ZL19MX_USART3_UART_Initv+0xb8>)
 800270c:	2200      	movs	r2, #0
 800270e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002710:	4b24      	ldr	r3, [pc, #144]	; (80027a4 <_ZL19MX_USART3_UART_Initv+0xb8>)
 8002712:	220c      	movs	r2, #12
 8002714:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002716:	4b23      	ldr	r3, [pc, #140]	; (80027a4 <_ZL19MX_USART3_UART_Initv+0xb8>)
 8002718:	2200      	movs	r2, #0
 800271a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800271c:	4b21      	ldr	r3, [pc, #132]	; (80027a4 <_ZL19MX_USART3_UART_Initv+0xb8>)
 800271e:	2200      	movs	r2, #0
 8002720:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002722:	4b20      	ldr	r3, [pc, #128]	; (80027a4 <_ZL19MX_USART3_UART_Initv+0xb8>)
 8002724:	2200      	movs	r2, #0
 8002726:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002728:	4b1e      	ldr	r3, [pc, #120]	; (80027a4 <_ZL19MX_USART3_UART_Initv+0xb8>)
 800272a:	2200      	movs	r2, #0
 800272c:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800272e:	4b1d      	ldr	r3, [pc, #116]	; (80027a4 <_ZL19MX_USART3_UART_Initv+0xb8>)
 8002730:	2200      	movs	r2, #0
 8002732:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002734:	481b      	ldr	r0, [pc, #108]	; (80027a4 <_ZL19MX_USART3_UART_Initv+0xb8>)
 8002736:	f00b f8e5 	bl	800d904 <HAL_UART_Init>
 800273a:	4603      	mov	r3, r0
 800273c:	2b00      	cmp	r3, #0
 800273e:	bf14      	ite	ne
 8002740:	2301      	movne	r3, #1
 8002742:	2300      	moveq	r3, #0
 8002744:	b2db      	uxtb	r3, r3
 8002746:	2b00      	cmp	r3, #0
 8002748:	d001      	beq.n	800274e <_ZL19MX_USART3_UART_Initv+0x62>
  {
    Error_Handler();
 800274a:	f000 fba7 	bl	8002e9c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800274e:	2100      	movs	r1, #0
 8002750:	4814      	ldr	r0, [pc, #80]	; (80027a4 <_ZL19MX_USART3_UART_Initv+0xb8>)
 8002752:	f00c fda9 	bl	800f2a8 <HAL_UARTEx_SetTxFifoThreshold>
 8002756:	4603      	mov	r3, r0
 8002758:	2b00      	cmp	r3, #0
 800275a:	bf14      	ite	ne
 800275c:	2301      	movne	r3, #1
 800275e:	2300      	moveq	r3, #0
 8002760:	b2db      	uxtb	r3, r3
 8002762:	2b00      	cmp	r3, #0
 8002764:	d001      	beq.n	800276a <_ZL19MX_USART3_UART_Initv+0x7e>
  {
    Error_Handler();
 8002766:	f000 fb99 	bl	8002e9c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800276a:	2100      	movs	r1, #0
 800276c:	480d      	ldr	r0, [pc, #52]	; (80027a4 <_ZL19MX_USART3_UART_Initv+0xb8>)
 800276e:	f00c fdd9 	bl	800f324 <HAL_UARTEx_SetRxFifoThreshold>
 8002772:	4603      	mov	r3, r0
 8002774:	2b00      	cmp	r3, #0
 8002776:	bf14      	ite	ne
 8002778:	2301      	movne	r3, #1
 800277a:	2300      	moveq	r3, #0
 800277c:	b2db      	uxtb	r3, r3
 800277e:	2b00      	cmp	r3, #0
 8002780:	d001      	beq.n	8002786 <_ZL19MX_USART3_UART_Initv+0x9a>
  {
    Error_Handler();
 8002782:	f000 fb8b 	bl	8002e9c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8002786:	4807      	ldr	r0, [pc, #28]	; (80027a4 <_ZL19MX_USART3_UART_Initv+0xb8>)
 8002788:	f00c fd55 	bl	800f236 <HAL_UARTEx_DisableFifoMode>
 800278c:	4603      	mov	r3, r0
 800278e:	2b00      	cmp	r3, #0
 8002790:	bf14      	ite	ne
 8002792:	2301      	movne	r3, #1
 8002794:	2300      	moveq	r3, #0
 8002796:	b2db      	uxtb	r3, r3
 8002798:	2b00      	cmp	r3, #0
 800279a:	d001      	beq.n	80027a0 <_ZL19MX_USART3_UART_Initv+0xb4>
  {
    Error_Handler();
 800279c:	f000 fb7e 	bl	8002e9c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80027a0:	bf00      	nop
 80027a2:	bd80      	pop	{r7, pc}
 80027a4:	240004dc 	.word	0x240004dc
 80027a8:	40004800 	.word	0x40004800

080027ac <_ZL22MX_USB_OTG_FS_PCD_Initv>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 80027ac:	b580      	push	{r7, lr}
 80027ae:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80027b0:	4b17      	ldr	r3, [pc, #92]	; (8002810 <_ZL22MX_USB_OTG_FS_PCD_Initv+0x64>)
 80027b2:	4a18      	ldr	r2, [pc, #96]	; (8002814 <_ZL22MX_USB_OTG_FS_PCD_Initv+0x68>)
 80027b4:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 80027b6:	4b16      	ldr	r3, [pc, #88]	; (8002810 <_ZL22MX_USB_OTG_FS_PCD_Initv+0x64>)
 80027b8:	2209      	movs	r2, #9
 80027ba:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80027bc:	4b14      	ldr	r3, [pc, #80]	; (8002810 <_ZL22MX_USB_OTG_FS_PCD_Initv+0x64>)
 80027be:	2202      	movs	r2, #2
 80027c0:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80027c2:	4b13      	ldr	r3, [pc, #76]	; (8002810 <_ZL22MX_USB_OTG_FS_PCD_Initv+0x64>)
 80027c4:	2200      	movs	r2, #0
 80027c6:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80027c8:	4b11      	ldr	r3, [pc, #68]	; (8002810 <_ZL22MX_USB_OTG_FS_PCD_Initv+0x64>)
 80027ca:	2202      	movs	r2, #2
 80027cc:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 80027ce:	4b10      	ldr	r3, [pc, #64]	; (8002810 <_ZL22MX_USB_OTG_FS_PCD_Initv+0x64>)
 80027d0:	2200      	movs	r2, #0
 80027d2:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80027d4:	4b0e      	ldr	r3, [pc, #56]	; (8002810 <_ZL22MX_USB_OTG_FS_PCD_Initv+0x64>)
 80027d6:	2200      	movs	r2, #0
 80027d8:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 80027da:	4b0d      	ldr	r3, [pc, #52]	; (8002810 <_ZL22MX_USB_OTG_FS_PCD_Initv+0x64>)
 80027dc:	2200      	movs	r2, #0
 80027de:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.battery_charging_enable = ENABLE;
 80027e0:	4b0b      	ldr	r3, [pc, #44]	; (8002810 <_ZL22MX_USB_OTG_FS_PCD_Initv+0x64>)
 80027e2:	2201      	movs	r2, #1
 80027e4:	629a      	str	r2, [r3, #40]	; 0x28
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 80027e6:	4b0a      	ldr	r3, [pc, #40]	; (8002810 <_ZL22MX_USB_OTG_FS_PCD_Initv+0x64>)
 80027e8:	2201      	movs	r2, #1
 80027ea:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80027ec:	4b08      	ldr	r3, [pc, #32]	; (8002810 <_ZL22MX_USB_OTG_FS_PCD_Initv+0x64>)
 80027ee:	2200      	movs	r2, #0
 80027f0:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80027f2:	4807      	ldr	r0, [pc, #28]	; (8002810 <_ZL22MX_USB_OTG_FS_PCD_Initv+0x64>)
 80027f4:	f005 fde5 	bl	80083c2 <HAL_PCD_Init>
 80027f8:	4603      	mov	r3, r0
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	bf14      	ite	ne
 80027fe:	2301      	movne	r3, #1
 8002800:	2300      	moveq	r3, #0
 8002802:	b2db      	uxtb	r3, r3
 8002804:	2b00      	cmp	r3, #0
 8002806:	d001      	beq.n	800280c <_ZL22MX_USB_OTG_FS_PCD_Initv+0x60>
  {
    Error_Handler();
 8002808:	f000 fb48 	bl	8002e9c <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 800280c:	bf00      	nop
 800280e:	bd80      	pop	{r7, pc}
 8002810:	24000660 	.word	0x24000660
 8002814:	40080000 	.word	0x40080000

08002818 <_ZL11MX_DMA_Initv>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002818:	b580      	push	{r7, lr}
 800281a:	b082      	sub	sp, #8
 800281c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800281e:	4b11      	ldr	r3, [pc, #68]	; (8002864 <_ZL11MX_DMA_Initv+0x4c>)
 8002820:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8002824:	4a0f      	ldr	r2, [pc, #60]	; (8002864 <_ZL11MX_DMA_Initv+0x4c>)
 8002826:	f043 0301 	orr.w	r3, r3, #1
 800282a:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 800282e:	4b0d      	ldr	r3, [pc, #52]	; (8002864 <_ZL11MX_DMA_Initv+0x4c>)
 8002830:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8002834:	f003 0301 	and.w	r3, r3, #1
 8002838:	607b      	str	r3, [r7, #4]
 800283a:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 5, 0);
 800283c:	2200      	movs	r2, #0
 800283e:	2105      	movs	r1, #5
 8002840:	200b      	movs	r0, #11
 8002842:	f002 fd35 	bl	80052b0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8002846:	200b      	movs	r0, #11
 8002848:	f002 fd4c 	bl	80052e4 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 5, 0);
 800284c:	2200      	movs	r2, #0
 800284e:	2105      	movs	r1, #5
 8002850:	200c      	movs	r0, #12
 8002852:	f002 fd2d 	bl	80052b0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8002856:	200c      	movs	r0, #12
 8002858:	f002 fd44 	bl	80052e4 <HAL_NVIC_EnableIRQ>

}
 800285c:	bf00      	nop
 800285e:	3708      	adds	r7, #8
 8002860:	46bd      	mov	sp, r7
 8002862:	bd80      	pop	{r7, pc}
 8002864:	58024400 	.word	0x58024400

08002868 <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002868:	b580      	push	{r7, lr}
 800286a:	b08c      	sub	sp, #48	; 0x30
 800286c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800286e:	f107 031c 	add.w	r3, r7, #28
 8002872:	2200      	movs	r2, #0
 8002874:	601a      	str	r2, [r3, #0]
 8002876:	605a      	str	r2, [r3, #4]
 8002878:	609a      	str	r2, [r3, #8]
 800287a:	60da      	str	r2, [r3, #12]
 800287c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800287e:	4b62      	ldr	r3, [pc, #392]	; (8002a08 <_ZL12MX_GPIO_Initv+0x1a0>)
 8002880:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002884:	4a60      	ldr	r2, [pc, #384]	; (8002a08 <_ZL12MX_GPIO_Initv+0x1a0>)
 8002886:	f043 0304 	orr.w	r3, r3, #4
 800288a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800288e:	4b5e      	ldr	r3, [pc, #376]	; (8002a08 <_ZL12MX_GPIO_Initv+0x1a0>)
 8002890:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002894:	f003 0304 	and.w	r3, r3, #4
 8002898:	61bb      	str	r3, [r7, #24]
 800289a:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800289c:	4b5a      	ldr	r3, [pc, #360]	; (8002a08 <_ZL12MX_GPIO_Initv+0x1a0>)
 800289e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80028a2:	4a59      	ldr	r2, [pc, #356]	; (8002a08 <_ZL12MX_GPIO_Initv+0x1a0>)
 80028a4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80028a8:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80028ac:	4b56      	ldr	r3, [pc, #344]	; (8002a08 <_ZL12MX_GPIO_Initv+0x1a0>)
 80028ae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80028b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80028b6:	617b      	str	r3, [r7, #20]
 80028b8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80028ba:	4b53      	ldr	r3, [pc, #332]	; (8002a08 <_ZL12MX_GPIO_Initv+0x1a0>)
 80028bc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80028c0:	4a51      	ldr	r2, [pc, #324]	; (8002a08 <_ZL12MX_GPIO_Initv+0x1a0>)
 80028c2:	f043 0301 	orr.w	r3, r3, #1
 80028c6:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80028ca:	4b4f      	ldr	r3, [pc, #316]	; (8002a08 <_ZL12MX_GPIO_Initv+0x1a0>)
 80028cc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80028d0:	f003 0301 	and.w	r3, r3, #1
 80028d4:	613b      	str	r3, [r7, #16]
 80028d6:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80028d8:	4b4b      	ldr	r3, [pc, #300]	; (8002a08 <_ZL12MX_GPIO_Initv+0x1a0>)
 80028da:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80028de:	4a4a      	ldr	r2, [pc, #296]	; (8002a08 <_ZL12MX_GPIO_Initv+0x1a0>)
 80028e0:	f043 0302 	orr.w	r3, r3, #2
 80028e4:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80028e8:	4b47      	ldr	r3, [pc, #284]	; (8002a08 <_ZL12MX_GPIO_Initv+0x1a0>)
 80028ea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80028ee:	f003 0302 	and.w	r3, r3, #2
 80028f2:	60fb      	str	r3, [r7, #12]
 80028f4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80028f6:	4b44      	ldr	r3, [pc, #272]	; (8002a08 <_ZL12MX_GPIO_Initv+0x1a0>)
 80028f8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80028fc:	4a42      	ldr	r2, [pc, #264]	; (8002a08 <_ZL12MX_GPIO_Initv+0x1a0>)
 80028fe:	f043 0310 	orr.w	r3, r3, #16
 8002902:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002906:	4b40      	ldr	r3, [pc, #256]	; (8002a08 <_ZL12MX_GPIO_Initv+0x1a0>)
 8002908:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800290c:	f003 0310 	and.w	r3, r3, #16
 8002910:	60bb      	str	r3, [r7, #8]
 8002912:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002914:	4b3c      	ldr	r3, [pc, #240]	; (8002a08 <_ZL12MX_GPIO_Initv+0x1a0>)
 8002916:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800291a:	4a3b      	ldr	r2, [pc, #236]	; (8002a08 <_ZL12MX_GPIO_Initv+0x1a0>)
 800291c:	f043 0308 	orr.w	r3, r3, #8
 8002920:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002924:	4b38      	ldr	r3, [pc, #224]	; (8002a08 <_ZL12MX_GPIO_Initv+0x1a0>)
 8002926:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800292a:	f003 0308 	and.w	r3, r3, #8
 800292e:	607b      	str	r3, [r7, #4]
 8002930:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin, GPIO_PIN_RESET);
 8002932:	2200      	movs	r2, #0
 8002934:	f244 0101 	movw	r1, #16385	; 0x4001
 8002938:	4834      	ldr	r0, [pc, #208]	; (8002a0c <_ZL12MX_GPIO_Initv+0x1a4>)
 800293a:	f005 f8cf 	bl	8007adc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, R1_Pin|R2_Pin|R3_Pin|R4_Pin
 800293e:	2200      	movs	r2, #0
 8002940:	f240 7182 	movw	r1, #1922	; 0x782
 8002944:	4832      	ldr	r0, [pc, #200]	; (8002a10 <_ZL12MX_GPIO_Initv+0x1a8>)
 8002946:	f005 f8c9 	bl	8007adc <HAL_GPIO_WritePin>
                          |LD2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_OTG_FS_PWR_EN_GPIO_Port, USB_OTG_FS_PWR_EN_Pin, GPIO_PIN_RESET);
 800294a:	2200      	movs	r2, #0
 800294c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002950:	4830      	ldr	r0, [pc, #192]	; (8002a14 <_ZL12MX_GPIO_Initv+0x1ac>)
 8002952:	f005 f8c3 	bl	8007adc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LD1_Pin LD3_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin;
 8002956:	f244 0301 	movw	r3, #16385	; 0x4001
 800295a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800295c:	2301      	movs	r3, #1
 800295e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002960:	2301      	movs	r3, #1
 8002962:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002964:	2302      	movs	r3, #2
 8002966:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002968:	f107 031c 	add.w	r3, r7, #28
 800296c:	4619      	mov	r1, r3
 800296e:	4827      	ldr	r0, [pc, #156]	; (8002a0c <_ZL12MX_GPIO_Initv+0x1a4>)
 8002970:	f004 feec 	bl	800774c <HAL_GPIO_Init>

  /*Configure GPIO pins : R1_Pin R2_Pin R3_Pin R4_Pin */
  GPIO_InitStruct.Pin = R1_Pin|R2_Pin|R3_Pin|R4_Pin;
 8002974:	f44f 63f0 	mov.w	r3, #1920	; 0x780
 8002978:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800297a:	2301      	movs	r3, #1
 800297c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800297e:	2301      	movs	r3, #1
 8002980:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002982:	2300      	movs	r3, #0
 8002984:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002986:	f107 031c 	add.w	r3, r7, #28
 800298a:	4619      	mov	r1, r3
 800298c:	4820      	ldr	r0, [pc, #128]	; (8002a10 <_ZL12MX_GPIO_Initv+0x1a8>)
 800298e:	f004 fedd 	bl	800774c <HAL_GPIO_Init>

  /*Configure GPIO pins : C1_Pin C2_Pin C3_Pin C4_Pin */
  GPIO_InitStruct.Pin = C1_Pin|C2_Pin|C3_Pin|C4_Pin;
 8002992:	f44f 43f0 	mov.w	r3, #30720	; 0x7800
 8002996:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002998:	2300      	movs	r3, #0
 800299a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800299c:	2301      	movs	r3, #1
 800299e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80029a0:	f107 031c 	add.w	r3, r7, #28
 80029a4:	4619      	mov	r1, r3
 80029a6:	481a      	ldr	r0, [pc, #104]	; (8002a10 <_ZL12MX_GPIO_Initv+0x1a8>)
 80029a8:	f004 fed0 	bl	800774c <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OTG_FS_PWR_EN_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_PWR_EN_Pin;
 80029ac:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80029b0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80029b2:	2301      	movs	r3, #1
 80029b4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029b6:	2300      	movs	r3, #0
 80029b8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029ba:	2300      	movs	r3, #0
 80029bc:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(USB_OTG_FS_PWR_EN_GPIO_Port, &GPIO_InitStruct);
 80029be:	f107 031c 	add.w	r3, r7, #28
 80029c2:	4619      	mov	r1, r3
 80029c4:	4813      	ldr	r0, [pc, #76]	; (8002a14 <_ZL12MX_GPIO_Initv+0x1ac>)
 80029c6:	f004 fec1 	bl	800774c <HAL_GPIO_Init>

  /*Configure GPIO pin : PC8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 80029ca:	f44f 7380 	mov.w	r3, #256	; 0x100
 80029ce:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80029d0:	2300      	movs	r3, #0
 80029d2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029d4:	2300      	movs	r3, #0
 80029d6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80029d8:	f107 031c 	add.w	r3, r7, #28
 80029dc:	4619      	mov	r1, r3
 80029de:	480e      	ldr	r0, [pc, #56]	; (8002a18 <_ZL12MX_GPIO_Initv+0x1b0>)
 80029e0:	f004 feb4 	bl	800774c <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80029e4:	2302      	movs	r3, #2
 80029e6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80029e8:	2301      	movs	r3, #1
 80029ea:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80029ec:	2301      	movs	r3, #1
 80029ee:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80029f0:	2302      	movs	r3, #2
 80029f2:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80029f4:	f107 031c 	add.w	r3, r7, #28
 80029f8:	4619      	mov	r1, r3
 80029fa:	4805      	ldr	r0, [pc, #20]	; (8002a10 <_ZL12MX_GPIO_Initv+0x1a8>)
 80029fc:	f004 fea6 	bl	800774c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002a00:	bf00      	nop
 8002a02:	3730      	adds	r7, #48	; 0x30
 8002a04:	46bd      	mov	sp, r7
 8002a06:	bd80      	pop	{r7, pc}
 8002a08:	58024400 	.word	0x58024400
 8002a0c:	58020400 	.word	0x58020400
 8002a10:	58021000 	.word	0x58021000
 8002a14:	58020c00 	.word	0x58020c00
 8002a18:	58020800 	.word	0x58020800

08002a1c <_Z16StartDefaultTaskPv>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8002a1c:	b580      	push	{r7, lr}
 8002a1e:	b082      	sub	sp, #8
 8002a20:	af00      	add	r7, sp, #0
 8002a22:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8002a24:	2001      	movs	r0, #1
 8002a26:	f00d f933 	bl	800fc90 <osDelay>
 8002a2a:	e7fb      	b.n	8002a24 <_Z16StartDefaultTaskPv+0x8>

08002a2c <_Z13StartJoystickPv>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartJoystick */
void StartJoystick(void *argument)
{
 8002a2c:	b580      	push	{r7, lr}
 8002a2e:	ed2d 8b02 	vpush	{d8}
 8002a32:	b09e      	sub	sp, #120	; 0x78
 8002a34:	af00      	add	r7, sp, #0
 8002a36:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartJoystick */
  Joystick j1(&hadc1, &hadc2);
 8002a38:	f107 0310 	add.w	r3, r7, #16
 8002a3c:	4a32      	ldr	r2, [pc, #200]	; (8002b08 <_Z13StartJoystickPv+0xdc>)
 8002a3e:	4933      	ldr	r1, [pc, #204]	; (8002b0c <_Z13StartJoystickPv+0xe0>)
 8002a40:	4618      	mov	r0, r3
 8002a42:	f7fe f985 	bl	8000d50 <_ZN8JoystickC1EP17ADC_HandleTypeDefS1_>
  Data data_joystick;

  bool pressed = false;
 8002a46:	2300      	movs	r3, #0
 8002a48:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77

  osSemaphoreAcquire(DestinationHandle, osWaitForever);
 8002a4c:	4b30      	ldr	r3, [pc, #192]	; (8002b10 <_Z13StartJoystickPv+0xe4>)
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	f04f 31ff 	mov.w	r1, #4294967295
 8002a54:	4618      	mov	r0, r3
 8002a56:	f00d f9bf 	bl	800fdd8 <osSemaphoreAcquire>
  /* Infinite loop */
  for(;;)
  {
    j1.read();
 8002a5a:	f107 0310 	add.w	r3, r7, #16
 8002a5e:	4618      	mov	r0, r3
 8002a60:	f7fe f997 	bl	8000d92 <_ZN8Joystick4readEv>
    j1.set_pos();
 8002a64:	f107 0310 	add.w	r3, r7, #16
 8002a68:	4618      	mov	r0, r3
 8002a6a:	f7fe fa0b 	bl	8000e84 <_ZN8Joystick7set_posEv>
    osDelay(10U);
 8002a6e:	200a      	movs	r0, #10
 8002a70:	f00d f90e 	bl	800fc90 <osDelay>
    data_joystick = {j1.get_xPos(), j1.get_yPos()};
 8002a74:	f107 0310 	add.w	r3, r7, #16
 8002a78:	4618      	mov	r0, r3
 8002a7a:	f7fe fa25 	bl	8000ec8 <_ZN8Joystick8get_xPosEv>
 8002a7e:	eeb0 8a40 	vmov.f32	s16, s0
 8002a82:	f107 0310 	add.w	r3, r7, #16
 8002a86:	4618      	mov	r0, r3
 8002a88:	f7fe fa2d 	bl	8000ee6 <_ZN8Joystick8get_yPosEv>
 8002a8c:	eef0 7a40 	vmov.f32	s15, s0
 8002a90:	ed87 8a02 	vstr	s16, [r7, #8]
 8002a94:	edc7 7a03 	vstr	s15, [r7, #12]
    osMessageQueuePut(JoystickQueueHandle,&data_joystick,0,200);
 8002a98:	4b1e      	ldr	r3, [pc, #120]	; (8002b14 <_Z13StartJoystickPv+0xe8>)
 8002a9a:	6818      	ldr	r0, [r3, #0]
 8002a9c:	f107 0108 	add.w	r1, r7, #8
 8002aa0:	23c8      	movs	r3, #200	; 0xc8
 8002aa2:	2200      	movs	r2, #0
 8002aa4:	f00d faa2 	bl	800ffec <osMessageQueuePut>


    if (!(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_8))){
 8002aa8:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002aac:	481a      	ldr	r0, [pc, #104]	; (8002b18 <_Z13StartJoystickPv+0xec>)
 8002aae:	f004 fffd 	bl	8007aac <HAL_GPIO_ReadPin>
 8002ab2:	4603      	mov	r3, r0
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	bf0c      	ite	eq
 8002ab8:	2301      	moveq	r3, #1
 8002aba:	2300      	movne	r3, #0
 8002abc:	b2db      	uxtb	r3, r3
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d00a      	beq.n	8002ad8 <_Z13StartJoystickPv+0xac>
      if(pressed){
 8002ac2:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d003      	beq.n	8002ad2 <_Z13StartJoystickPv+0xa6>
    	  pressed = false;
 8002aca:	2300      	movs	r3, #0
 8002acc:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 8002ad0:	e002      	b.n	8002ad8 <_Z13StartJoystickPv+0xac>
      } else
    	  pressed = true;
 8002ad2:	2301      	movs	r3, #1
 8002ad4:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77

    }
    if(pressed){
 8002ad8:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d00a      	beq.n	8002af6 <_Z13StartJoystickPv+0xca>
    	HAL_GPIO_WritePin (GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
 8002ae0:	2201      	movs	r2, #1
 8002ae2:	2101      	movs	r1, #1
 8002ae4:	480d      	ldr	r0, [pc, #52]	; (8002b1c <_Z13StartJoystickPv+0xf0>)
 8002ae6:	f004 fff9 	bl	8007adc <HAL_GPIO_WritePin>

    	osSemaphoreRelease(DestinationHandle);
 8002aea:	4b09      	ldr	r3, [pc, #36]	; (8002b10 <_Z13StartJoystickPv+0xe4>)
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	4618      	mov	r0, r3
 8002af0:	f00d f9c4 	bl	800fe7c <osSemaphoreRelease>
 8002af4:	e004      	b.n	8002b00 <_Z13StartJoystickPv+0xd4>
    } else {
    	HAL_GPIO_WritePin (GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 8002af6:	2200      	movs	r2, #0
 8002af8:	2101      	movs	r1, #1
 8002afa:	4808      	ldr	r0, [pc, #32]	; (8002b1c <_Z13StartJoystickPv+0xf0>)
 8002afc:	f004 ffee 	bl	8007adc <HAL_GPIO_WritePin>
    }
    osDelay(250U);
 8002b00:	20fa      	movs	r0, #250	; 0xfa
 8002b02:	f00d f8c5 	bl	800fc90 <osDelay>
    j1.read();
 8002b06:	e7a8      	b.n	8002a5a <_Z13StartJoystickPv+0x2e>
 8002b08:	2400025c 	.word	0x2400025c
 8002b0c:	240001f8 	.word	0x240001f8
 8002b10:	24000b88 	.word	0x24000b88
 8002b14:	24000b80 	.word	0x24000b80
 8002b18:	58020800 	.word	0x58020800
 8002b1c:	58020400 	.word	0x58020400

08002b20 <_Z12StartChassisPv>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartChassis */
void StartChassis(void *argument)
{
 8002b20:	b580      	push	{r7, lr}
 8002b22:	b0bc      	sub	sp, #240	; 0xf0
 8002b24:	af04      	add	r7, sp, #16
 8002b26:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartChassis */
  Data reference;

  HAL_TIM_Encoder_Start_IT(&htim8, TIM_CHANNEL_ALL);
 8002b28:	213c      	movs	r1, #60	; 0x3c
 8002b2a:	4855      	ldr	r0, [pc, #340]	; (8002c80 <_Z12StartChassisPv+0x160>)
 8002b2c:	f009 fe08 	bl	800c740 <HAL_TIM_Encoder_Start_IT>
  HAL_TIM_Encoder_Start_IT(&htim4, TIM_CHANNEL_ALL);
 8002b30:	213c      	movs	r1, #60	; 0x3c
 8002b32:	4854      	ldr	r0, [pc, #336]	; (8002c84 <_Z12StartChassisPv+0x164>)
 8002b34:	f009 fe04 	bl	800c740 <HAL_TIM_Encoder_Start_IT>
  HAL_TIM_PWM_Start(&htim3,TIM_CHANNEL_1);
 8002b38:	2100      	movs	r1, #0
 8002b3a:	4853      	ldr	r0, [pc, #332]	; (8002c88 <_Z12StartChassisPv+0x168>)
 8002b3c:	f009 fc4c 	bl	800c3d8 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2,TIM_CHANNEL_1);
 8002b40:	2100      	movs	r1, #0
 8002b42:	4852      	ldr	r0, [pc, #328]	; (8002c8c <_Z12StartChassisPv+0x16c>)
 8002b44:	f009 fc48 	bl	800c3d8 <HAL_TIM_PWM_Start>

  LL_Control::Encoder encL(&htim4, 50);
 8002b48:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8002b4c:	2232      	movs	r2, #50	; 0x32
 8002b4e:	494d      	ldr	r1, [pc, #308]	; (8002c84 <_Z12StartChassisPv+0x164>)
 8002b50:	4618      	mov	r0, r3
 8002b52:	f7fe f835 	bl	8000bc0 <_ZN10LL_Control7EncoderC1EP17TIM_HandleTypeDefi>
  LL_Control::Motor_PI  motorL(&encL, &htim3, 1050, 1950);
 8002b56:	f107 01bc 	add.w	r1, r7, #188	; 0xbc
 8002b5a:	f107 0070 	add.w	r0, r7, #112	; 0x70
 8002b5e:	f240 739e 	movw	r3, #1950	; 0x79e
 8002b62:	9300      	str	r3, [sp, #0]
 8002b64:	f240 431a 	movw	r3, #1050	; 0x41a
 8002b68:	4a47      	ldr	r2, [pc, #284]	; (8002c88 <_Z12StartChassisPv+0x168>)
 8002b6a:	f7fe fdf5 	bl	8001758 <_ZN10LL_Control8Motor_PIC1EPNS_7EncoderEP17TIM_HandleTypeDefii>
  motorL.set_Ks(10.0f,5);
 8002b6e:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8002b72:	eef1 0a04 	vmov.f32	s1, #20	; 0x40a00000  5.0
 8002b76:	eeb2 0a04 	vmov.f32	s0, #36	; 0x41200000  10.0
 8002b7a:	4618      	mov	r0, r3
 8002b7c:	f7fe fea6 	bl	80018cc <_ZN10LL_Control8Motor_PI6set_KsEff>
  motorL.stop();
 8002b80:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8002b84:	4618      	mov	r0, r3
 8002b86:	f7fe ffe7 	bl	8001b58 <_ZN10LL_Control8Motor_PI4stopEv>

  LL_Control::Encoder encR(&htim8, 50);
 8002b8a:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8002b8e:	2232      	movs	r2, #50	; 0x32
 8002b90:	493b      	ldr	r1, [pc, #236]	; (8002c80 <_Z12StartChassisPv+0x160>)
 8002b92:	4618      	mov	r0, r3
 8002b94:	f7fe f814 	bl	8000bc0 <_ZN10LL_Control7EncoderC1EP17TIM_HandleTypeDefi>
  LL_Control::Motor_PI  motorR(&encR, &htim2, 1050, 1950);
 8002b98:	f107 0154 	add.w	r1, r7, #84	; 0x54
 8002b9c:	f107 0008 	add.w	r0, r7, #8
 8002ba0:	f240 739e 	movw	r3, #1950	; 0x79e
 8002ba4:	9300      	str	r3, [sp, #0]
 8002ba6:	f240 431a 	movw	r3, #1050	; 0x41a
 8002baa:	4a38      	ldr	r2, [pc, #224]	; (8002c8c <_Z12StartChassisPv+0x16c>)
 8002bac:	f7fe fdd4 	bl	8001758 <_ZN10LL_Control8Motor_PIC1EPNS_7EncoderEP17TIM_HandleTypeDefii>
  motorR.set_Ks(10.0f,5);
 8002bb0:	f107 0308 	add.w	r3, r7, #8
 8002bb4:	eef1 0a04 	vmov.f32	s1, #20	; 0x40a00000  5.0
 8002bb8:	eeb2 0a04 	vmov.f32	s0, #36	; 0x41200000  10.0
 8002bbc:	4618      	mov	r0, r3
 8002bbe:	f7fe fe85 	bl	80018cc <_ZN10LL_Control8Motor_PI6set_KsEff>
  motorR.stop();
 8002bc2:	f107 0308 	add.w	r3, r7, #8
 8002bc6:	4618      	mov	r0, r3
 8002bc8:	f7fe ffc6 	bl	8001b58 <_ZN10LL_Control8Motor_PI4stopEv>
  /* Infinite loop */
  for(;;)
  {
    osMessageQueueGet(JoystickQueueHandle, &reference, NULL, osWaitForever);
 8002bcc:	4b30      	ldr	r3, [pc, #192]	; (8002c90 <_Z12StartChassisPv+0x170>)
 8002bce:	6818      	ldr	r0, [r3, #0]
 8002bd0:	f107 01d8 	add.w	r1, r7, #216	; 0xd8
 8002bd4:	f04f 33ff 	mov.w	r3, #4294967295
 8002bd8:	2200      	movs	r2, #0
 8002bda:	f00d fa67 	bl	80100ac <osMessageQueueGet>

    motorL.set_reference((reference.x_data * 2) - (reference.y_data*2));
 8002bde:	edd7 7a36 	vldr	s15, [r7, #216]	; 0xd8
 8002be2:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8002be6:	edd7 7a37 	vldr	s15, [r7, #220]	; 0xdc
 8002bea:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002bee:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002bf2:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8002bf6:	eeb0 0a67 	vmov.f32	s0, s15
 8002bfa:	4618      	mov	r0, r3
 8002bfc:	f7fe fe32 	bl	8001864 <_ZN10LL_Control8Motor_PI13set_referenceEf>
    encL.update();
 8002c00:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8002c04:	4618      	mov	r0, r3
 8002c06:	f7fe f85d 	bl	8000cc4 <_ZN10LL_Control7Encoder6updateEv>
    motorL.go_to_ref();
 8002c0a:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8002c0e:	4618      	mov	r0, r3
 8002c10:	f7fe ff25 	bl	8001a5e <_ZN10LL_Control8Motor_PI9go_to_refEv>

    motorR.set_reference((reference.x_data * 2) + (reference.y_data*2));
 8002c14:	edd7 7a36 	vldr	s15, [r7, #216]	; 0xd8
 8002c18:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8002c1c:	edd7 7a37 	vldr	s15, [r7, #220]	; 0xdc
 8002c20:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002c24:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002c28:	f107 0308 	add.w	r3, r7, #8
 8002c2c:	eeb0 0a67 	vmov.f32	s0, s15
 8002c30:	4618      	mov	r0, r3
 8002c32:	f7fe fe17 	bl	8001864 <_ZN10LL_Control8Motor_PI13set_referenceEf>
    encR.update();
 8002c36:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8002c3a:	4618      	mov	r0, r3
 8002c3c:	f7fe f842 	bl	8000cc4 <_ZN10LL_Control7Encoder6updateEv>
    motorR.go_to_ref();
 8002c40:	f107 0308 	add.w	r3, r7, #8
 8002c44:	4618      	mov	r0, r3
 8002c46:	f7fe ff0a 	bl	8001a5e <_ZN10LL_Control8Motor_PI9go_to_refEv>

    snprintf(msg, 50, "CH_1: %.2f, CH_2: %.2f \r\n", reference.x_data, reference.y_data);
 8002c4a:	edd7 7a36 	vldr	s15, [r7, #216]	; 0xd8
 8002c4e:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002c52:	edd7 6a37 	vldr	s13, [r7, #220]	; 0xdc
 8002c56:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
 8002c5a:	ed8d 6b02 	vstr	d6, [sp, #8]
 8002c5e:	ed8d 7b00 	vstr	d7, [sp]
 8002c62:	4a0c      	ldr	r2, [pc, #48]	; (8002c94 <_Z12StartChassisPv+0x174>)
 8002c64:	2132      	movs	r1, #50	; 0x32
 8002c66:	480c      	ldr	r0, [pc, #48]	; (8002c98 <_Z12StartChassisPv+0x178>)
 8002c68:	f011 fae2 	bl	8014230 <sniprintf>
    HAL_UART_Transmit(&huart3,(uint8_t*) msg,sizeof(msg),10);
 8002c6c:	230a      	movs	r3, #10
 8002c6e:	2232      	movs	r2, #50	; 0x32
 8002c70:	4909      	ldr	r1, [pc, #36]	; (8002c98 <_Z12StartChassisPv+0x178>)
 8002c72:	480a      	ldr	r0, [pc, #40]	; (8002c9c <_Z12StartChassisPv+0x17c>)
 8002c74:	f00a fe96 	bl	800d9a4 <HAL_UART_Transmit>
    osDelay(20U);
 8002c78:	2014      	movs	r0, #20
 8002c7a:	f00d f809 	bl	800fc90 <osDelay>
    osMessageQueueGet(JoystickQueueHandle, &reference, NULL, osWaitForever);
 8002c7e:	e7a5      	b.n	8002bcc <_Z12StartChassisPv+0xac>
 8002c80:	24000490 	.word	0x24000490
 8002c84:	240003f8 	.word	0x240003f8
 8002c88:	240003ac 	.word	0x240003ac
 8002c8c:	24000360 	.word	0x24000360
 8002c90:	24000b80 	.word	0x24000b80
 8002c94:	08017a10 	.word	0x08017a10
 8002c98:	24000b8c 	.word	0x24000b8c
 8002c9c:	240004dc 	.word	0x240004dc

08002ca0 <_Z9StartDoorPv>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartDoor */
void StartDoor(void *argument)
{
 8002ca0:	b580      	push	{r7, lr}
 8002ca2:	b082      	sub	sp, #8
 8002ca4:	af00      	add	r7, sp, #0
 8002ca6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDoor */
  HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_1);
 8002ca8:	2100      	movs	r1, #0
 8002caa:	480f      	ldr	r0, [pc, #60]	; (8002ce8 <_Z9StartDoorPv+0x48>)
 8002cac:	f009 fb94 	bl	800c3d8 <HAL_TIM_PWM_Start>
  /* Infinite loop */
  for(;;)
  {
    osSemaphoreAcquire(PassHandle, osWaitForever);
 8002cb0:	4b0e      	ldr	r3, [pc, #56]	; (8002cec <_Z9StartDoorPv+0x4c>)
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	f04f 31ff 	mov.w	r1, #4294967295
 8002cb8:	4618      	mov	r0, r3
 8002cba:	f00d f88d 	bl	800fdd8 <osSemaphoreAcquire>

    osDelay(1);
 8002cbe:	2001      	movs	r0, #1
 8002cc0:	f00c ffe6 	bl	800fc90 <osDelay>
    TIM5->CCR1 = 1500;
 8002cc4:	4b0a      	ldr	r3, [pc, #40]	; (8002cf0 <_Z9StartDoorPv+0x50>)
 8002cc6:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8002cca:	635a      	str	r2, [r3, #52]	; 0x34
    HAL_Delay(5000);
 8002ccc:	f241 3088 	movw	r0, #5000	; 0x1388
 8002cd0:	f000 fecc 	bl	8003a6c <HAL_Delay>
    TIM5->CCR1 = 750;
 8002cd4:	4b06      	ldr	r3, [pc, #24]	; (8002cf0 <_Z9StartDoorPv+0x50>)
 8002cd6:	f240 22ee 	movw	r2, #750	; 0x2ee
 8002cda:	635a      	str	r2, [r3, #52]	; 0x34
    HAL_Delay(5000);
 8002cdc:	f241 3088 	movw	r0, #5000	; 0x1388
 8002ce0:	f000 fec4 	bl	8003a6c <HAL_Delay>
    osSemaphoreAcquire(PassHandle, osWaitForever);
 8002ce4:	e7e4      	b.n	8002cb0 <_Z9StartDoorPv+0x10>
 8002ce6:	bf00      	nop
 8002ce8:	24000444 	.word	0x24000444
 8002cec:	24000b84 	.word	0x24000b84
 8002cf0:	40000c00 	.word	0x40000c00

08002cf4 <_Z19StartUserValidationPv>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartUserValidation */
void StartUserValidation(void *argument)
{
 8002cf4:	b580      	push	{r7, lr}
 8002cf6:	b090      	sub	sp, #64	; 0x40
 8002cf8:	af00      	add	r7, sp, #0
 8002cfa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartUserValidation */
  char key;
  char key1;
  int count = 0;
 8002cfc:	2300      	movs	r3, #0
 8002cfe:	63fb      	str	r3, [r7, #60]	; 0x3c
  char password[4];

  Keypad k1(&hi2c1);
 8002d00:	f107 0308 	add.w	r3, r7, #8
 8002d04:	4956      	ldr	r1, [pc, #344]	; (8002e60 <_Z19StartUserValidationPv+0x16c>)
 8002d06:	4618      	mov	r0, r3
 8002d08:	f7fe f8fc 	bl	8000f04 <_ZN6KeypadC1EP19__I2C_HandleTypeDef>
  k1.lcd_init();
 8002d0c:	f107 0308 	add.w	r3, r7, #8
 8002d10:	4618      	mov	r0, r3
 8002d12:	f7fe f9c9 	bl	80010a8 <_ZN6Keypad8lcd_initEv>

  osSemaphoreAcquire(PassHandle, osWaitForever);
 8002d16:	4b53      	ldr	r3, [pc, #332]	; (8002e64 <_Z19StartUserValidationPv+0x170>)
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	f04f 31ff 	mov.w	r1, #4294967295
 8002d1e:	4618      	mov	r0, r3
 8002d20:	f00d f85a 	bl	800fdd8 <osSemaphoreAcquire>
  /* Infinite loop */
  for(;;)
  {

	//k1.lcd_clear();
	osSemaphoreAcquire(DestinationHandle, osWaitForever);
 8002d24:	4b50      	ldr	r3, [pc, #320]	; (8002e68 <_Z19StartUserValidationPv+0x174>)
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	f04f 31ff 	mov.w	r1, #4294967295
 8002d2c:	4618      	mov	r0, r3
 8002d2e:	f00d f853 	bl	800fdd8 <osSemaphoreAcquire>

	key  = k1.keypad_read();
 8002d32:	f107 0308 	add.w	r3, r7, #8
 8002d36:	4618      	mov	r0, r3
 8002d38:	f7fe fa00 	bl	800113c <_ZN6Keypad11keypad_readEv>
 8002d3c:	4603      	mov	r3, r0
 8002d3e:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
    osDelay(250);
 8002d42:	20fa      	movs	r0, #250	; 0xfa
 8002d44:	f00c ffa4 	bl	800fc90 <osDelay>
    key1 = k1.keypad_read();
 8002d48:	f107 0308 	add.w	r3, r7, #8
 8002d4c:	4618      	mov	r0, r3
 8002d4e:	f7fe f9f5 	bl	800113c <_ZN6Keypad11keypad_readEv>
 8002d52:	4603      	mov	r3, r0
 8002d54:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a


    if((key != key1) && (k1.is_valid(key1) == true)){
 8002d58:	f897 203b 	ldrb.w	r2, [r7, #59]	; 0x3b
 8002d5c:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 8002d60:	429a      	cmp	r2, r3
 8002d62:	d00c      	beq.n	8002d7e <_Z19StartUserValidationPv+0x8a>
 8002d64:	f897 203a 	ldrb.w	r2, [r7, #58]	; 0x3a
 8002d68:	f107 0308 	add.w	r3, r7, #8
 8002d6c:	4611      	mov	r1, r2
 8002d6e:	4618      	mov	r0, r3
 8002d70:	f7fe fca2 	bl	80016b8 <_ZN6Keypad8is_validEc>
 8002d74:	4603      	mov	r3, r0
 8002d76:	2b01      	cmp	r3, #1
 8002d78:	d101      	bne.n	8002d7e <_Z19StartUserValidationPv+0x8a>
 8002d7a:	2301      	movs	r3, #1
 8002d7c:	e000      	b.n	8002d80 <_Z19StartUserValidationPv+0x8c>
 8002d7e:	2300      	movs	r3, #0
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d018      	beq.n	8002db6 <_Z19StartUserValidationPv+0xc2>
      k1.lcd_put_cur(1, count);
 8002d84:	f107 0308 	add.w	r3, r7, #8
 8002d88:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002d8a:	2101      	movs	r1, #1
 8002d8c:	4618      	mov	r0, r3
 8002d8e:	f7fe f950 	bl	8001032 <_ZN6Keypad11lcd_put_curEii>
      k1.lcd_send_data(key1);
 8002d92:	f897 203a 	ldrb.w	r2, [r7, #58]	; 0x3a
 8002d96:	f107 0308 	add.w	r3, r7, #8
 8002d9a:	4611      	mov	r1, r2
 8002d9c:	4618      	mov	r0, r3
 8002d9e:	f7fe f902 	bl	8000fa6 <_ZN6Keypad13lcd_send_dataEc>
      password[count] = key1;
 8002da2:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8002da6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002da8:	4413      	add	r3, r2
 8002daa:	f897 203a 	ldrb.w	r2, [r7, #58]	; 0x3a
 8002dae:	701a      	strb	r2, [r3, #0]
      count++;
 8002db0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002db2:	3301      	adds	r3, #1
 8002db4:	63fb      	str	r3, [r7, #60]	; 0x3c
    }

    if((key == '*' || key1 == '*') && (count == 4) ){
 8002db6:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8002dba:	2b2a      	cmp	r3, #42	; 0x2a
 8002dbc:	d003      	beq.n	8002dc6 <_Z19StartUserValidationPv+0xd2>
 8002dbe:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 8002dc2:	2b2a      	cmp	r3, #42	; 0x2a
 8002dc4:	d13e      	bne.n	8002e44 <_Z19StartUserValidationPv+0x150>
 8002dc6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002dc8:	2b04      	cmp	r3, #4
 8002dca:	d13b      	bne.n	8002e44 <_Z19StartUserValidationPv+0x150>
      if(k1.check_password(password)){
 8002dcc:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8002dd0:	f107 0308 	add.w	r3, r7, #8
 8002dd4:	4611      	mov	r1, r2
 8002dd6:	4618      	mov	r0, r3
 8002dd8:	f7fe fc93 	bl	8001702 <_ZN6Keypad14check_passwordEPc>
 8002ddc:	4603      	mov	r3, r0
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d018      	beq.n	8002e14 <_Z19StartUserValidationPv+0x120>
        k1.lcd_put_cur(1, 0);
 8002de2:	f107 0308 	add.w	r3, r7, #8
 8002de6:	2200      	movs	r2, #0
 8002de8:	2101      	movs	r1, #1
 8002dea:	4618      	mov	r0, r3
 8002dec:	f7fe f921 	bl	8001032 <_ZN6Keypad11lcd_put_curEii>
        k1.lcd_send_string ("Correct  ");
 8002df0:	f107 0308 	add.w	r3, r7, #8
 8002df4:	491d      	ldr	r1, [pc, #116]	; (8002e6c <_Z19StartUserValidationPv+0x178>)
 8002df6:	4618      	mov	r0, r3
 8002df8:	f7fe f904 	bl	8001004 <_ZN6Keypad15lcd_send_stringEPc>
        count = 0;
 8002dfc:	2300      	movs	r3, #0
 8002dfe:	63fb      	str	r3, [r7, #60]	; 0x3c
        osSemaphoreRelease(PassHandle);
 8002e00:	4b18      	ldr	r3, [pc, #96]	; (8002e64 <_Z19StartUserValidationPv+0x170>)
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	4618      	mov	r0, r3
 8002e06:	f00d f839 	bl	800fe7c <osSemaphoreRelease>
        osDelay(3000);
 8002e0a:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8002e0e:	f00c ff3f 	bl	800fc90 <osDelay>
 8002e12:	e012      	b.n	8002e3a <_Z19StartUserValidationPv+0x146>
      } else {
        k1.lcd_put_cur(1, 0);
 8002e14:	f107 0308 	add.w	r3, r7, #8
 8002e18:	2200      	movs	r2, #0
 8002e1a:	2101      	movs	r1, #1
 8002e1c:	4618      	mov	r0, r3
 8002e1e:	f7fe f908 	bl	8001032 <_ZN6Keypad11lcd_put_curEii>
        k1.lcd_send_string ("Incorrect ");
 8002e22:	f107 0308 	add.w	r3, r7, #8
 8002e26:	4912      	ldr	r1, [pc, #72]	; (8002e70 <_Z19StartUserValidationPv+0x17c>)
 8002e28:	4618      	mov	r0, r3
 8002e2a:	f7fe f8eb 	bl	8001004 <_ZN6Keypad15lcd_send_stringEPc>
        count = 0;
 8002e2e:	2300      	movs	r3, #0
 8002e30:	63fb      	str	r3, [r7, #60]	; 0x3c
        osDelay(3000);
 8002e32:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8002e36:	f00c ff2b 	bl	800fc90 <osDelay>
      };
      k1.lcd_clear();
 8002e3a:	f107 0308 	add.w	r3, r7, #8
 8002e3e:	4618      	mov	r0, r3
 8002e40:	f7fe f918 	bl	8001074 <_ZN6Keypad9lcd_clearEv>
    }

    k1.lcd_put_cur(0, 0);
 8002e44:	f107 0308 	add.w	r3, r7, #8
 8002e48:	2200      	movs	r2, #0
 8002e4a:	2100      	movs	r1, #0
 8002e4c:	4618      	mov	r0, r3
 8002e4e:	f7fe f8f0 	bl	8001032 <_ZN6Keypad11lcd_put_curEii>
    k1.lcd_send_string ("Insert pass:    ");
 8002e52:	f107 0308 	add.w	r3, r7, #8
 8002e56:	4907      	ldr	r1, [pc, #28]	; (8002e74 <_Z19StartUserValidationPv+0x180>)
 8002e58:	4618      	mov	r0, r3
 8002e5a:	f7fe f8d3 	bl	8001004 <_ZN6Keypad15lcd_send_stringEPc>
	osSemaphoreAcquire(DestinationHandle, osWaitForever);
 8002e5e:	e761      	b.n	8002d24 <_Z19StartUserValidationPv+0x30>
 8002e60:	240002c0 	.word	0x240002c0
 8002e64:	24000b84 	.word	0x24000b84
 8002e68:	24000b88 	.word	0x24000b88
 8002e6c:	08017a2c 	.word	0x08017a2c
 8002e70:	08017a38 	.word	0x08017a38
 8002e74:	08017a44 	.word	0x08017a44

08002e78 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002e78:	b580      	push	{r7, lr}
 8002e7a:	b082      	sub	sp, #8
 8002e7c:	af00      	add	r7, sp, #0
 8002e7e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM17) {
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	4a04      	ldr	r2, [pc, #16]	; (8002e98 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8002e86:	4293      	cmp	r3, r2
 8002e88:	d101      	bne.n	8002e8e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8002e8a:	f000 fdcf 	bl	8003a2c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8002e8e:	bf00      	nop
 8002e90:	3708      	adds	r7, #8
 8002e92:	46bd      	mov	sp, r7
 8002e94:	bd80      	pop	{r7, pc}
 8002e96:	bf00      	nop
 8002e98:	40014800 	.word	0x40014800

08002e9c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002e9c:	b480      	push	{r7}
 8002e9e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002ea0:	b672      	cpsid	i
}
 8002ea2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002ea4:	e7fe      	b.n	8002ea4 <Error_Handler+0x8>
	...

08002ea8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002ea8:	b580      	push	{r7, lr}
 8002eaa:	b082      	sub	sp, #8
 8002eac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002eae:	4b0c      	ldr	r3, [pc, #48]	; (8002ee0 <HAL_MspInit+0x38>)
 8002eb0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8002eb4:	4a0a      	ldr	r2, [pc, #40]	; (8002ee0 <HAL_MspInit+0x38>)
 8002eb6:	f043 0302 	orr.w	r3, r3, #2
 8002eba:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8002ebe:	4b08      	ldr	r3, [pc, #32]	; (8002ee0 <HAL_MspInit+0x38>)
 8002ec0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8002ec4:	f003 0302 	and.w	r3, r3, #2
 8002ec8:	607b      	str	r3, [r7, #4]
 8002eca:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002ecc:	2200      	movs	r2, #0
 8002ece:	210f      	movs	r1, #15
 8002ed0:	f06f 0001 	mvn.w	r0, #1
 8002ed4:	f002 f9ec 	bl	80052b0 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002ed8:	bf00      	nop
 8002eda:	3708      	adds	r7, #8
 8002edc:	46bd      	mov	sp, r7
 8002ede:	bd80      	pop	{r7, pc}
 8002ee0:	58024400 	.word	0x58024400

08002ee4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002ee4:	b580      	push	{r7, lr}
 8002ee6:	b08c      	sub	sp, #48	; 0x30
 8002ee8:	af00      	add	r7, sp, #0
 8002eea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002eec:	f107 031c 	add.w	r3, r7, #28
 8002ef0:	2200      	movs	r2, #0
 8002ef2:	601a      	str	r2, [r3, #0]
 8002ef4:	605a      	str	r2, [r3, #4]
 8002ef6:	609a      	str	r2, [r3, #8]
 8002ef8:	60da      	str	r2, [r3, #12]
 8002efa:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	4a39      	ldr	r2, [pc, #228]	; (8002fe8 <HAL_ADC_MspInit+0x104>)
 8002f02:	4293      	cmp	r3, r2
 8002f04:	d133      	bne.n	8002f6e <HAL_ADC_MspInit+0x8a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 8002f06:	4b39      	ldr	r3, [pc, #228]	; (8002fec <HAL_ADC_MspInit+0x108>)
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	3301      	adds	r3, #1
 8002f0c:	4a37      	ldr	r2, [pc, #220]	; (8002fec <HAL_ADC_MspInit+0x108>)
 8002f0e:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8002f10:	4b36      	ldr	r3, [pc, #216]	; (8002fec <HAL_ADC_MspInit+0x108>)
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	2b01      	cmp	r3, #1
 8002f16:	d10e      	bne.n	8002f36 <HAL_ADC_MspInit+0x52>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8002f18:	4b35      	ldr	r3, [pc, #212]	; (8002ff0 <HAL_ADC_MspInit+0x10c>)
 8002f1a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8002f1e:	4a34      	ldr	r2, [pc, #208]	; (8002ff0 <HAL_ADC_MspInit+0x10c>)
 8002f20:	f043 0320 	orr.w	r3, r3, #32
 8002f24:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8002f28:	4b31      	ldr	r3, [pc, #196]	; (8002ff0 <HAL_ADC_MspInit+0x10c>)
 8002f2a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8002f2e:	f003 0320 	and.w	r3, r3, #32
 8002f32:	61bb      	str	r3, [r7, #24]
 8002f34:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f36:	4b2e      	ldr	r3, [pc, #184]	; (8002ff0 <HAL_ADC_MspInit+0x10c>)
 8002f38:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002f3c:	4a2c      	ldr	r2, [pc, #176]	; (8002ff0 <HAL_ADC_MspInit+0x10c>)
 8002f3e:	f043 0301 	orr.w	r3, r3, #1
 8002f42:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002f46:	4b2a      	ldr	r3, [pc, #168]	; (8002ff0 <HAL_ADC_MspInit+0x10c>)
 8002f48:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002f4c:	f003 0301 	and.w	r3, r3, #1
 8002f50:	617b      	str	r3, [r7, #20]
 8002f52:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PA4     ------> ADC1_INP18
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8002f54:	2310      	movs	r3, #16
 8002f56:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002f58:	2303      	movs	r3, #3
 8002f5a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f5c:	2300      	movs	r3, #0
 8002f5e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f60:	f107 031c 	add.w	r3, r7, #28
 8002f64:	4619      	mov	r1, r3
 8002f66:	4823      	ldr	r0, [pc, #140]	; (8002ff4 <HAL_ADC_MspInit+0x110>)
 8002f68:	f004 fbf0 	bl	800774c <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 8002f6c:	e037      	b.n	8002fde <HAL_ADC_MspInit+0xfa>
  else if(hadc->Instance==ADC2)
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	4a21      	ldr	r2, [pc, #132]	; (8002ff8 <HAL_ADC_MspInit+0x114>)
 8002f74:	4293      	cmp	r3, r2
 8002f76:	d132      	bne.n	8002fde <HAL_ADC_MspInit+0xfa>
    HAL_RCC_ADC12_CLK_ENABLED++;
 8002f78:	4b1c      	ldr	r3, [pc, #112]	; (8002fec <HAL_ADC_MspInit+0x108>)
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	3301      	adds	r3, #1
 8002f7e:	4a1b      	ldr	r2, [pc, #108]	; (8002fec <HAL_ADC_MspInit+0x108>)
 8002f80:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8002f82:	4b1a      	ldr	r3, [pc, #104]	; (8002fec <HAL_ADC_MspInit+0x108>)
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	2b01      	cmp	r3, #1
 8002f88:	d10e      	bne.n	8002fa8 <HAL_ADC_MspInit+0xc4>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8002f8a:	4b19      	ldr	r3, [pc, #100]	; (8002ff0 <HAL_ADC_MspInit+0x10c>)
 8002f8c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8002f90:	4a17      	ldr	r2, [pc, #92]	; (8002ff0 <HAL_ADC_MspInit+0x10c>)
 8002f92:	f043 0320 	orr.w	r3, r3, #32
 8002f96:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8002f9a:	4b15      	ldr	r3, [pc, #84]	; (8002ff0 <HAL_ADC_MspInit+0x10c>)
 8002f9c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8002fa0:	f003 0320 	and.w	r3, r3, #32
 8002fa4:	613b      	str	r3, [r7, #16]
 8002fa6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002fa8:	4b11      	ldr	r3, [pc, #68]	; (8002ff0 <HAL_ADC_MspInit+0x10c>)
 8002faa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002fae:	4a10      	ldr	r2, [pc, #64]	; (8002ff0 <HAL_ADC_MspInit+0x10c>)
 8002fb0:	f043 0301 	orr.w	r3, r3, #1
 8002fb4:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002fb8:	4b0d      	ldr	r3, [pc, #52]	; (8002ff0 <HAL_ADC_MspInit+0x10c>)
 8002fba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002fbe:	f003 0301 	and.w	r3, r3, #1
 8002fc2:	60fb      	str	r3, [r7, #12]
 8002fc4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8002fc6:	2320      	movs	r3, #32
 8002fc8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002fca:	2303      	movs	r3, #3
 8002fcc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fce:	2300      	movs	r3, #0
 8002fd0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002fd2:	f107 031c 	add.w	r3, r7, #28
 8002fd6:	4619      	mov	r1, r3
 8002fd8:	4806      	ldr	r0, [pc, #24]	; (8002ff4 <HAL_ADC_MspInit+0x110>)
 8002fda:	f004 fbb7 	bl	800774c <HAL_GPIO_Init>
}
 8002fde:	bf00      	nop
 8002fe0:	3730      	adds	r7, #48	; 0x30
 8002fe2:	46bd      	mov	sp, r7
 8002fe4:	bd80      	pop	{r7, pc}
 8002fe6:	bf00      	nop
 8002fe8:	40022000 	.word	0x40022000
 8002fec:	24000bc0 	.word	0x24000bc0
 8002ff0:	58024400 	.word	0x58024400
 8002ff4:	58020000 	.word	0x58020000
 8002ff8:	40022100 	.word	0x40022100

08002ffc <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002ffc:	b580      	push	{r7, lr}
 8002ffe:	b0ba      	sub	sp, #232	; 0xe8
 8003000:	af00      	add	r7, sp, #0
 8003002:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003004:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8003008:	2200      	movs	r2, #0
 800300a:	601a      	str	r2, [r3, #0]
 800300c:	605a      	str	r2, [r3, #4]
 800300e:	609a      	str	r2, [r3, #8]
 8003010:	60da      	str	r2, [r3, #12]
 8003012:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003014:	f107 0310 	add.w	r3, r7, #16
 8003018:	22c0      	movs	r2, #192	; 0xc0
 800301a:	2100      	movs	r1, #0
 800301c:	4618      	mov	r0, r3
 800301e:	f011 f99e 	bl	801435e <memset>
  if(hi2c->Instance==I2C1)
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	4a27      	ldr	r2, [pc, #156]	; (80030c4 <HAL_I2C_MspInit+0xc8>)
 8003028:	4293      	cmp	r3, r2
 800302a:	d146      	bne.n	80030ba <HAL_I2C_MspInit+0xbe>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800302c:	f04f 0208 	mov.w	r2, #8
 8003030:	f04f 0300 	mov.w	r3, #0
 8003034:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 8003038:	2300      	movs	r3, #0
 800303a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800303e:	f107 0310 	add.w	r3, r7, #16
 8003042:	4618      	mov	r0, r3
 8003044:	f006 fb98 	bl	8009778 <HAL_RCCEx_PeriphCLKConfig>
 8003048:	4603      	mov	r3, r0
 800304a:	2b00      	cmp	r3, #0
 800304c:	d001      	beq.n	8003052 <HAL_I2C_MspInit+0x56>
    {
      Error_Handler();
 800304e:	f7ff ff25 	bl	8002e9c <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003052:	4b1d      	ldr	r3, [pc, #116]	; (80030c8 <HAL_I2C_MspInit+0xcc>)
 8003054:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003058:	4a1b      	ldr	r2, [pc, #108]	; (80030c8 <HAL_I2C_MspInit+0xcc>)
 800305a:	f043 0302 	orr.w	r3, r3, #2
 800305e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8003062:	4b19      	ldr	r3, [pc, #100]	; (80030c8 <HAL_I2C_MspInit+0xcc>)
 8003064:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003068:	f003 0302 	and.w	r3, r3, #2
 800306c:	60fb      	str	r3, [r7, #12]
 800306e:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8003070:	f44f 7340 	mov.w	r3, #768	; 0x300
 8003074:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003078:	2312      	movs	r3, #18
 800307a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800307e:	2300      	movs	r3, #0
 8003080:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003084:	2300      	movs	r3, #0
 8003086:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800308a:	2304      	movs	r3, #4
 800308c:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003090:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8003094:	4619      	mov	r1, r3
 8003096:	480d      	ldr	r0, [pc, #52]	; (80030cc <HAL_I2C_MspInit+0xd0>)
 8003098:	f004 fb58 	bl	800774c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800309c:	4b0a      	ldr	r3, [pc, #40]	; (80030c8 <HAL_I2C_MspInit+0xcc>)
 800309e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80030a2:	4a09      	ldr	r2, [pc, #36]	; (80030c8 <HAL_I2C_MspInit+0xcc>)
 80030a4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80030a8:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 80030ac:	4b06      	ldr	r3, [pc, #24]	; (80030c8 <HAL_I2C_MspInit+0xcc>)
 80030ae:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80030b2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80030b6:	60bb      	str	r3, [r7, #8]
 80030b8:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80030ba:	bf00      	nop
 80030bc:	37e8      	adds	r7, #232	; 0xe8
 80030be:	46bd      	mov	sp, r7
 80030c0:	bd80      	pop	{r7, pc}
 80030c2:	bf00      	nop
 80030c4:	40005400 	.word	0x40005400
 80030c8:	58024400 	.word	0x58024400
 80030cc:	58020400 	.word	0x58020400

080030d0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80030d0:	b580      	push	{r7, lr}
 80030d2:	b086      	sub	sp, #24
 80030d4:	af00      	add	r7, sp, #0
 80030d6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	4a2e      	ldr	r2, [pc, #184]	; (8003198 <HAL_TIM_Base_MspInit+0xc8>)
 80030de:	4293      	cmp	r3, r2
 80030e0:	d117      	bne.n	8003112 <HAL_TIM_Base_MspInit+0x42>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80030e2:	4b2e      	ldr	r3, [pc, #184]	; (800319c <HAL_TIM_Base_MspInit+0xcc>)
 80030e4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80030e8:	4a2c      	ldr	r2, [pc, #176]	; (800319c <HAL_TIM_Base_MspInit+0xcc>)
 80030ea:	f043 0301 	orr.w	r3, r3, #1
 80030ee:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 80030f2:	4b2a      	ldr	r3, [pc, #168]	; (800319c <HAL_TIM_Base_MspInit+0xcc>)
 80030f4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80030f8:	f003 0301 	and.w	r3, r3, #1
 80030fc:	617b      	str	r3, [r7, #20]
 80030fe:	697b      	ldr	r3, [r7, #20]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 5, 0);
 8003100:	2200      	movs	r2, #0
 8003102:	2105      	movs	r1, #5
 8003104:	2019      	movs	r0, #25
 8003106:	f002 f8d3 	bl	80052b0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 800310a:	2019      	movs	r0, #25
 800310c:	f002 f8ea 	bl	80052e4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 8003110:	e03d      	b.n	800318e <HAL_TIM_Base_MspInit+0xbe>
  else if(htim_base->Instance==TIM2)
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800311a:	d10f      	bne.n	800313c <HAL_TIM_Base_MspInit+0x6c>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800311c:	4b1f      	ldr	r3, [pc, #124]	; (800319c <HAL_TIM_Base_MspInit+0xcc>)
 800311e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003122:	4a1e      	ldr	r2, [pc, #120]	; (800319c <HAL_TIM_Base_MspInit+0xcc>)
 8003124:	f043 0301 	orr.w	r3, r3, #1
 8003128:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 800312c:	4b1b      	ldr	r3, [pc, #108]	; (800319c <HAL_TIM_Base_MspInit+0xcc>)
 800312e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003132:	f003 0301 	and.w	r3, r3, #1
 8003136:	613b      	str	r3, [r7, #16]
 8003138:	693b      	ldr	r3, [r7, #16]
}
 800313a:	e028      	b.n	800318e <HAL_TIM_Base_MspInit+0xbe>
  else if(htim_base->Instance==TIM3)
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	4a17      	ldr	r2, [pc, #92]	; (80031a0 <HAL_TIM_Base_MspInit+0xd0>)
 8003142:	4293      	cmp	r3, r2
 8003144:	d10f      	bne.n	8003166 <HAL_TIM_Base_MspInit+0x96>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003146:	4b15      	ldr	r3, [pc, #84]	; (800319c <HAL_TIM_Base_MspInit+0xcc>)
 8003148:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800314c:	4a13      	ldr	r2, [pc, #76]	; (800319c <HAL_TIM_Base_MspInit+0xcc>)
 800314e:	f043 0302 	orr.w	r3, r3, #2
 8003152:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8003156:	4b11      	ldr	r3, [pc, #68]	; (800319c <HAL_TIM_Base_MspInit+0xcc>)
 8003158:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800315c:	f003 0302 	and.w	r3, r3, #2
 8003160:	60fb      	str	r3, [r7, #12]
 8003162:	68fb      	ldr	r3, [r7, #12]
}
 8003164:	e013      	b.n	800318e <HAL_TIM_Base_MspInit+0xbe>
  else if(htim_base->Instance==TIM5)
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	4a0e      	ldr	r2, [pc, #56]	; (80031a4 <HAL_TIM_Base_MspInit+0xd4>)
 800316c:	4293      	cmp	r3, r2
 800316e:	d10e      	bne.n	800318e <HAL_TIM_Base_MspInit+0xbe>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8003170:	4b0a      	ldr	r3, [pc, #40]	; (800319c <HAL_TIM_Base_MspInit+0xcc>)
 8003172:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003176:	4a09      	ldr	r2, [pc, #36]	; (800319c <HAL_TIM_Base_MspInit+0xcc>)
 8003178:	f043 0308 	orr.w	r3, r3, #8
 800317c:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8003180:	4b06      	ldr	r3, [pc, #24]	; (800319c <HAL_TIM_Base_MspInit+0xcc>)
 8003182:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003186:	f003 0308 	and.w	r3, r3, #8
 800318a:	60bb      	str	r3, [r7, #8]
 800318c:	68bb      	ldr	r3, [r7, #8]
}
 800318e:	bf00      	nop
 8003190:	3718      	adds	r7, #24
 8003192:	46bd      	mov	sp, r7
 8003194:	bd80      	pop	{r7, pc}
 8003196:	bf00      	nop
 8003198:	40010000 	.word	0x40010000
 800319c:	58024400 	.word	0x58024400
 80031a0:	40000400 	.word	0x40000400
 80031a4:	40000c00 	.word	0x40000c00

080031a8 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 80031a8:	b580      	push	{r7, lr}
 80031aa:	b08c      	sub	sp, #48	; 0x30
 80031ac:	af00      	add	r7, sp, #0
 80031ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80031b0:	f107 031c 	add.w	r3, r7, #28
 80031b4:	2200      	movs	r2, #0
 80031b6:	601a      	str	r2, [r3, #0]
 80031b8:	605a      	str	r2, [r3, #4]
 80031ba:	609a      	str	r2, [r3, #8]
 80031bc:	60da      	str	r2, [r3, #12]
 80031be:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM4)
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	4a34      	ldr	r2, [pc, #208]	; (8003298 <HAL_TIM_Encoder_MspInit+0xf0>)
 80031c6:	4293      	cmp	r3, r2
 80031c8:	d12f      	bne.n	800322a <HAL_TIM_Encoder_MspInit+0x82>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 80031ca:	4b34      	ldr	r3, [pc, #208]	; (800329c <HAL_TIM_Encoder_MspInit+0xf4>)
 80031cc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80031d0:	4a32      	ldr	r2, [pc, #200]	; (800329c <HAL_TIM_Encoder_MspInit+0xf4>)
 80031d2:	f043 0304 	orr.w	r3, r3, #4
 80031d6:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 80031da:	4b30      	ldr	r3, [pc, #192]	; (800329c <HAL_TIM_Encoder_MspInit+0xf4>)
 80031dc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80031e0:	f003 0304 	and.w	r3, r3, #4
 80031e4:	61bb      	str	r3, [r7, #24]
 80031e6:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80031e8:	4b2c      	ldr	r3, [pc, #176]	; (800329c <HAL_TIM_Encoder_MspInit+0xf4>)
 80031ea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80031ee:	4a2b      	ldr	r2, [pc, #172]	; (800329c <HAL_TIM_Encoder_MspInit+0xf4>)
 80031f0:	f043 0308 	orr.w	r3, r3, #8
 80031f4:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80031f8:	4b28      	ldr	r3, [pc, #160]	; (800329c <HAL_TIM_Encoder_MspInit+0xf4>)
 80031fa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80031fe:	f003 0308 	and.w	r3, r3, #8
 8003202:	617b      	str	r3, [r7, #20]
 8003204:	697b      	ldr	r3, [r7, #20]
    /**TIM4 GPIO Configuration
    PD12     ------> TIM4_CH1
    PD13     ------> TIM4_CH2
    */
    GPIO_InitStruct.Pin = EL_1_Pin|EL_2_Pin;
 8003206:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 800320a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800320c:	2302      	movs	r3, #2
 800320e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003210:	2301      	movs	r3, #1
 8003212:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003214:	2302      	movs	r3, #2
 8003216:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8003218:	2302      	movs	r3, #2
 800321a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800321c:	f107 031c 	add.w	r3, r7, #28
 8003220:	4619      	mov	r1, r3
 8003222:	481f      	ldr	r0, [pc, #124]	; (80032a0 <HAL_TIM_Encoder_MspInit+0xf8>)
 8003224:	f004 fa92 	bl	800774c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8003228:	e032      	b.n	8003290 <HAL_TIM_Encoder_MspInit+0xe8>
  else if(htim_encoder->Instance==TIM8)
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	4a1d      	ldr	r2, [pc, #116]	; (80032a4 <HAL_TIM_Encoder_MspInit+0xfc>)
 8003230:	4293      	cmp	r3, r2
 8003232:	d12d      	bne.n	8003290 <HAL_TIM_Encoder_MspInit+0xe8>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8003234:	4b19      	ldr	r3, [pc, #100]	; (800329c <HAL_TIM_Encoder_MspInit+0xf4>)
 8003236:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800323a:	4a18      	ldr	r2, [pc, #96]	; (800329c <HAL_TIM_Encoder_MspInit+0xf4>)
 800323c:	f043 0302 	orr.w	r3, r3, #2
 8003240:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8003244:	4b15      	ldr	r3, [pc, #84]	; (800329c <HAL_TIM_Encoder_MspInit+0xf4>)
 8003246:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800324a:	f003 0302 	and.w	r3, r3, #2
 800324e:	613b      	str	r3, [r7, #16]
 8003250:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003252:	4b12      	ldr	r3, [pc, #72]	; (800329c <HAL_TIM_Encoder_MspInit+0xf4>)
 8003254:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003258:	4a10      	ldr	r2, [pc, #64]	; (800329c <HAL_TIM_Encoder_MspInit+0xf4>)
 800325a:	f043 0304 	orr.w	r3, r3, #4
 800325e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8003262:	4b0e      	ldr	r3, [pc, #56]	; (800329c <HAL_TIM_Encoder_MspInit+0xf4>)
 8003264:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003268:	f003 0304 	and.w	r3, r3, #4
 800326c:	60fb      	str	r3, [r7, #12]
 800326e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = ER_2_Pin|ER_1_Pin;
 8003270:	23c0      	movs	r3, #192	; 0xc0
 8003272:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003274:	2302      	movs	r3, #2
 8003276:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003278:	2301      	movs	r3, #1
 800327a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800327c:	2302      	movs	r3, #2
 800327e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8003280:	2303      	movs	r3, #3
 8003282:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003284:	f107 031c 	add.w	r3, r7, #28
 8003288:	4619      	mov	r1, r3
 800328a:	4807      	ldr	r0, [pc, #28]	; (80032a8 <HAL_TIM_Encoder_MspInit+0x100>)
 800328c:	f004 fa5e 	bl	800774c <HAL_GPIO_Init>
}
 8003290:	bf00      	nop
 8003292:	3730      	adds	r7, #48	; 0x30
 8003294:	46bd      	mov	sp, r7
 8003296:	bd80      	pop	{r7, pc}
 8003298:	40000800 	.word	0x40000800
 800329c:	58024400 	.word	0x58024400
 80032a0:	58020c00 	.word	0x58020c00
 80032a4:	40010400 	.word	0x40010400
 80032a8:	58020800 	.word	0x58020800

080032ac <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80032ac:	b580      	push	{r7, lr}
 80032ae:	b08a      	sub	sp, #40	; 0x28
 80032b0:	af00      	add	r7, sp, #0
 80032b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80032b4:	f107 0314 	add.w	r3, r7, #20
 80032b8:	2200      	movs	r2, #0
 80032ba:	601a      	str	r2, [r3, #0]
 80032bc:	605a      	str	r2, [r3, #4]
 80032be:	609a      	str	r2, [r3, #8]
 80032c0:	60da      	str	r2, [r3, #12]
 80032c2:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80032cc:	d120      	bne.n	8003310 <HAL_TIM_MspPostInit+0x64>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80032ce:	4b37      	ldr	r3, [pc, #220]	; (80033ac <HAL_TIM_MspPostInit+0x100>)
 80032d0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80032d4:	4a35      	ldr	r2, [pc, #212]	; (80033ac <HAL_TIM_MspPostInit+0x100>)
 80032d6:	f043 0301 	orr.w	r3, r3, #1
 80032da:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80032de:	4b33      	ldr	r3, [pc, #204]	; (80033ac <HAL_TIM_MspPostInit+0x100>)
 80032e0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80032e4:	f003 0301 	and.w	r3, r3, #1
 80032e8:	613b      	str	r3, [r7, #16]
 80032ea:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA15 (JTDI)     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = PWM_L_Pin;
 80032ec:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80032f0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80032f2:	2302      	movs	r3, #2
 80032f4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80032f6:	2300      	movs	r3, #0
 80032f8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80032fa:	2302      	movs	r3, #2
 80032fc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80032fe:	2301      	movs	r3, #1
 8003300:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(PWM_L_GPIO_Port, &GPIO_InitStruct);
 8003302:	f107 0314 	add.w	r3, r7, #20
 8003306:	4619      	mov	r1, r3
 8003308:	4829      	ldr	r0, [pc, #164]	; (80033b0 <HAL_TIM_MspPostInit+0x104>)
 800330a:	f004 fa1f 	bl	800774c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM5_MspPostInit 1 */

  /* USER CODE END TIM5_MspPostInit 1 */
  }

}
 800330e:	e048      	b.n	80033a2 <HAL_TIM_MspPostInit+0xf6>
  else if(htim->Instance==TIM3)
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	4a27      	ldr	r2, [pc, #156]	; (80033b4 <HAL_TIM_MspPostInit+0x108>)
 8003316:	4293      	cmp	r3, r2
 8003318:	d11f      	bne.n	800335a <HAL_TIM_MspPostInit+0xae>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800331a:	4b24      	ldr	r3, [pc, #144]	; (80033ac <HAL_TIM_MspPostInit+0x100>)
 800331c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003320:	4a22      	ldr	r2, [pc, #136]	; (80033ac <HAL_TIM_MspPostInit+0x100>)
 8003322:	f043 0301 	orr.w	r3, r3, #1
 8003326:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800332a:	4b20      	ldr	r3, [pc, #128]	; (80033ac <HAL_TIM_MspPostInit+0x100>)
 800332c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003330:	f003 0301 	and.w	r3, r3, #1
 8003334:	60fb      	str	r3, [r7, #12]
 8003336:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = PWM_R_Pin;
 8003338:	2340      	movs	r3, #64	; 0x40
 800333a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800333c:	2302      	movs	r3, #2
 800333e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003340:	2300      	movs	r3, #0
 8003342:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003344:	2302      	movs	r3, #2
 8003346:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003348:	2302      	movs	r3, #2
 800334a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(PWM_R_GPIO_Port, &GPIO_InitStruct);
 800334c:	f107 0314 	add.w	r3, r7, #20
 8003350:	4619      	mov	r1, r3
 8003352:	4817      	ldr	r0, [pc, #92]	; (80033b0 <HAL_TIM_MspPostInit+0x104>)
 8003354:	f004 f9fa 	bl	800774c <HAL_GPIO_Init>
}
 8003358:	e023      	b.n	80033a2 <HAL_TIM_MspPostInit+0xf6>
  else if(htim->Instance==TIM5)
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	4a16      	ldr	r2, [pc, #88]	; (80033b8 <HAL_TIM_MspPostInit+0x10c>)
 8003360:	4293      	cmp	r3, r2
 8003362:	d11e      	bne.n	80033a2 <HAL_TIM_MspPostInit+0xf6>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003364:	4b11      	ldr	r3, [pc, #68]	; (80033ac <HAL_TIM_MspPostInit+0x100>)
 8003366:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800336a:	4a10      	ldr	r2, [pc, #64]	; (80033ac <HAL_TIM_MspPostInit+0x100>)
 800336c:	f043 0301 	orr.w	r3, r3, #1
 8003370:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8003374:	4b0d      	ldr	r3, [pc, #52]	; (80033ac <HAL_TIM_MspPostInit+0x100>)
 8003376:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800337a:	f003 0301 	and.w	r3, r3, #1
 800337e:	60bb      	str	r3, [r7, #8]
 8003380:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8003382:	2301      	movs	r3, #1
 8003384:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003386:	2302      	movs	r3, #2
 8003388:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800338a:	2300      	movs	r3, #0
 800338c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800338e:	2300      	movs	r3, #0
 8003390:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8003392:	2302      	movs	r3, #2
 8003394:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003396:	f107 0314 	add.w	r3, r7, #20
 800339a:	4619      	mov	r1, r3
 800339c:	4804      	ldr	r0, [pc, #16]	; (80033b0 <HAL_TIM_MspPostInit+0x104>)
 800339e:	f004 f9d5 	bl	800774c <HAL_GPIO_Init>
}
 80033a2:	bf00      	nop
 80033a4:	3728      	adds	r7, #40	; 0x28
 80033a6:	46bd      	mov	sp, r7
 80033a8:	bd80      	pop	{r7, pc}
 80033aa:	bf00      	nop
 80033ac:	58024400 	.word	0x58024400
 80033b0:	58020000 	.word	0x58020000
 80033b4:	40000400 	.word	0x40000400
 80033b8:	40000c00 	.word	0x40000c00

080033bc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80033bc:	b580      	push	{r7, lr}
 80033be:	b0ba      	sub	sp, #232	; 0xe8
 80033c0:	af00      	add	r7, sp, #0
 80033c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80033c4:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 80033c8:	2200      	movs	r2, #0
 80033ca:	601a      	str	r2, [r3, #0]
 80033cc:	605a      	str	r2, [r3, #4]
 80033ce:	609a      	str	r2, [r3, #8]
 80033d0:	60da      	str	r2, [r3, #12]
 80033d2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80033d4:	f107 0310 	add.w	r3, r7, #16
 80033d8:	22c0      	movs	r2, #192	; 0xc0
 80033da:	2100      	movs	r1, #0
 80033dc:	4618      	mov	r0, r3
 80033de:	f010 ffbe 	bl	801435e <memset>
  if(huart->Instance==USART3)
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	4a59      	ldr	r2, [pc, #356]	; (800354c <HAL_UART_MspInit+0x190>)
 80033e8:	4293      	cmp	r3, r2
 80033ea:	f040 80aa 	bne.w	8003542 <HAL_UART_MspInit+0x186>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80033ee:	f04f 0202 	mov.w	r2, #2
 80033f2:	f04f 0300 	mov.w	r3, #0
 80033f6:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 80033fa:	2300      	movs	r3, #0
 80033fc:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003400:	f107 0310 	add.w	r3, r7, #16
 8003404:	4618      	mov	r0, r3
 8003406:	f006 f9b7 	bl	8009778 <HAL_RCCEx_PeriphCLKConfig>
 800340a:	4603      	mov	r3, r0
 800340c:	2b00      	cmp	r3, #0
 800340e:	d001      	beq.n	8003414 <HAL_UART_MspInit+0x58>
    {
      Error_Handler();
 8003410:	f7ff fd44 	bl	8002e9c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8003414:	4b4e      	ldr	r3, [pc, #312]	; (8003550 <HAL_UART_MspInit+0x194>)
 8003416:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800341a:	4a4d      	ldr	r2, [pc, #308]	; (8003550 <HAL_UART_MspInit+0x194>)
 800341c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003420:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8003424:	4b4a      	ldr	r3, [pc, #296]	; (8003550 <HAL_UART_MspInit+0x194>)
 8003426:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800342a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800342e:	60fb      	str	r3, [r7, #12]
 8003430:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003432:	4b47      	ldr	r3, [pc, #284]	; (8003550 <HAL_UART_MspInit+0x194>)
 8003434:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003438:	4a45      	ldr	r2, [pc, #276]	; (8003550 <HAL_UART_MspInit+0x194>)
 800343a:	f043 0308 	orr.w	r3, r3, #8
 800343e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8003442:	4b43      	ldr	r3, [pc, #268]	; (8003550 <HAL_UART_MspInit+0x194>)
 8003444:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003448:	f003 0308 	and.w	r3, r3, #8
 800344c:	60bb      	str	r3, [r7, #8]
 800344e:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 8003450:	f44f 7340 	mov.w	r3, #768	; 0x300
 8003454:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003458:	2302      	movs	r3, #2
 800345a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800345e:	2300      	movs	r3, #0
 8003460:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003464:	2300      	movs	r3, #0
 8003466:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800346a:	2307      	movs	r3, #7
 800346c:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003470:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8003474:	4619      	mov	r1, r3
 8003476:	4837      	ldr	r0, [pc, #220]	; (8003554 <HAL_UART_MspInit+0x198>)
 8003478:	f004 f968 	bl	800774c <HAL_GPIO_Init>

    /* USART3 DMA Init */
    /* USART3_RX Init */
    hdma_usart3_rx.Instance = DMA1_Stream0;
 800347c:	4b36      	ldr	r3, [pc, #216]	; (8003558 <HAL_UART_MspInit+0x19c>)
 800347e:	4a37      	ldr	r2, [pc, #220]	; (800355c <HAL_UART_MspInit+0x1a0>)
 8003480:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Request = DMA_REQUEST_USART3_RX;
 8003482:	4b35      	ldr	r3, [pc, #212]	; (8003558 <HAL_UART_MspInit+0x19c>)
 8003484:	222d      	movs	r2, #45	; 0x2d
 8003486:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003488:	4b33      	ldr	r3, [pc, #204]	; (8003558 <HAL_UART_MspInit+0x19c>)
 800348a:	2200      	movs	r2, #0
 800348c:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800348e:	4b32      	ldr	r3, [pc, #200]	; (8003558 <HAL_UART_MspInit+0x19c>)
 8003490:	2200      	movs	r2, #0
 8003492:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003494:	4b30      	ldr	r3, [pc, #192]	; (8003558 <HAL_UART_MspInit+0x19c>)
 8003496:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800349a:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800349c:	4b2e      	ldr	r3, [pc, #184]	; (8003558 <HAL_UART_MspInit+0x19c>)
 800349e:	2200      	movs	r2, #0
 80034a0:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80034a2:	4b2d      	ldr	r3, [pc, #180]	; (8003558 <HAL_UART_MspInit+0x19c>)
 80034a4:	2200      	movs	r2, #0
 80034a6:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 80034a8:	4b2b      	ldr	r3, [pc, #172]	; (8003558 <HAL_UART_MspInit+0x19c>)
 80034aa:	2200      	movs	r2, #0
 80034ac:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 80034ae:	4b2a      	ldr	r3, [pc, #168]	; (8003558 <HAL_UART_MspInit+0x19c>)
 80034b0:	2200      	movs	r2, #0
 80034b2:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80034b4:	4b28      	ldr	r3, [pc, #160]	; (8003558 <HAL_UART_MspInit+0x19c>)
 80034b6:	2200      	movs	r2, #0
 80034b8:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 80034ba:	4827      	ldr	r0, [pc, #156]	; (8003558 <HAL_UART_MspInit+0x19c>)
 80034bc:	f001 ff20 	bl	8005300 <HAL_DMA_Init>
 80034c0:	4603      	mov	r3, r0
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d001      	beq.n	80034ca <HAL_UART_MspInit+0x10e>
    {
      Error_Handler();
 80034c6:	f7ff fce9 	bl	8002e9c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	4a22      	ldr	r2, [pc, #136]	; (8003558 <HAL_UART_MspInit+0x19c>)
 80034ce:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
 80034d2:	4a21      	ldr	r2, [pc, #132]	; (8003558 <HAL_UART_MspInit+0x19c>)
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART3_TX Init */
    hdma_usart3_tx.Instance = DMA1_Stream1;
 80034d8:	4b21      	ldr	r3, [pc, #132]	; (8003560 <HAL_UART_MspInit+0x1a4>)
 80034da:	4a22      	ldr	r2, [pc, #136]	; (8003564 <HAL_UART_MspInit+0x1a8>)
 80034dc:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Request = DMA_REQUEST_USART3_TX;
 80034de:	4b20      	ldr	r3, [pc, #128]	; (8003560 <HAL_UART_MspInit+0x1a4>)
 80034e0:	222e      	movs	r2, #46	; 0x2e
 80034e2:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80034e4:	4b1e      	ldr	r3, [pc, #120]	; (8003560 <HAL_UART_MspInit+0x1a4>)
 80034e6:	2240      	movs	r2, #64	; 0x40
 80034e8:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80034ea:	4b1d      	ldr	r3, [pc, #116]	; (8003560 <HAL_UART_MspInit+0x1a4>)
 80034ec:	2200      	movs	r2, #0
 80034ee:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 80034f0:	4b1b      	ldr	r3, [pc, #108]	; (8003560 <HAL_UART_MspInit+0x1a4>)
 80034f2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80034f6:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80034f8:	4b19      	ldr	r3, [pc, #100]	; (8003560 <HAL_UART_MspInit+0x1a4>)
 80034fa:	2200      	movs	r2, #0
 80034fc:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80034fe:	4b18      	ldr	r3, [pc, #96]	; (8003560 <HAL_UART_MspInit+0x1a4>)
 8003500:	2200      	movs	r2, #0
 8003502:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 8003504:	4b16      	ldr	r3, [pc, #88]	; (8003560 <HAL_UART_MspInit+0x1a4>)
 8003506:	2200      	movs	r2, #0
 8003508:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 800350a:	4b15      	ldr	r3, [pc, #84]	; (8003560 <HAL_UART_MspInit+0x1a4>)
 800350c:	2200      	movs	r2, #0
 800350e:	621a      	str	r2, [r3, #32]
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003510:	4b13      	ldr	r3, [pc, #76]	; (8003560 <HAL_UART_MspInit+0x1a4>)
 8003512:	2200      	movs	r2, #0
 8003514:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8003516:	4812      	ldr	r0, [pc, #72]	; (8003560 <HAL_UART_MspInit+0x1a4>)
 8003518:	f001 fef2 	bl	8005300 <HAL_DMA_Init>
 800351c:	4603      	mov	r3, r0
 800351e:	2b00      	cmp	r3, #0
 8003520:	d001      	beq.n	8003526 <HAL_UART_MspInit+0x16a>
    {
      Error_Handler();
 8003522:	f7ff fcbb 	bl	8002e9c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart3_tx);
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	4a0d      	ldr	r2, [pc, #52]	; (8003560 <HAL_UART_MspInit+0x1a4>)
 800352a:	67da      	str	r2, [r3, #124]	; 0x7c
 800352c:	4a0c      	ldr	r2, [pc, #48]	; (8003560 <HAL_UART_MspInit+0x1a4>)
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 8003532:	2200      	movs	r2, #0
 8003534:	2105      	movs	r1, #5
 8003536:	2027      	movs	r0, #39	; 0x27
 8003538:	f001 feba 	bl	80052b0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 800353c:	2027      	movs	r0, #39	; 0x27
 800353e:	f001 fed1 	bl	80052e4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8003542:	bf00      	nop
 8003544:	37e8      	adds	r7, #232	; 0xe8
 8003546:	46bd      	mov	sp, r7
 8003548:	bd80      	pop	{r7, pc}
 800354a:	bf00      	nop
 800354c:	40004800 	.word	0x40004800
 8003550:	58024400 	.word	0x58024400
 8003554:	58020c00 	.word	0x58020c00
 8003558:	24000570 	.word	0x24000570
 800355c:	40020010 	.word	0x40020010
 8003560:	240005e8 	.word	0x240005e8
 8003564:	40020028 	.word	0x40020028

08003568 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8003568:	b580      	push	{r7, lr}
 800356a:	b0ba      	sub	sp, #232	; 0xe8
 800356c:	af00      	add	r7, sp, #0
 800356e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003570:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8003574:	2200      	movs	r2, #0
 8003576:	601a      	str	r2, [r3, #0]
 8003578:	605a      	str	r2, [r3, #4]
 800357a:	609a      	str	r2, [r3, #8]
 800357c:	60da      	str	r2, [r3, #12]
 800357e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003580:	f107 0310 	add.w	r3, r7, #16
 8003584:	22c0      	movs	r2, #192	; 0xc0
 8003586:	2100      	movs	r1, #0
 8003588:	4618      	mov	r0, r3
 800358a:	f010 fee8 	bl	801435e <memset>
  if(hpcd->Instance==USB_OTG_FS)
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	4a38      	ldr	r2, [pc, #224]	; (8003674 <HAL_PCD_MspInit+0x10c>)
 8003594:	4293      	cmp	r3, r2
 8003596:	d169      	bne.n	800366c <HAL_PCD_MspInit+0x104>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8003598:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 800359c:	f04f 0300 	mov.w	r3, #0
 80035a0:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.PLL3.PLL3M = 1;
 80035a4:	2301      	movs	r3, #1
 80035a6:	63bb      	str	r3, [r7, #56]	; 0x38
    PeriphClkInitStruct.PLL3.PLL3N = 18;
 80035a8:	2312      	movs	r3, #18
 80035aa:	63fb      	str	r3, [r7, #60]	; 0x3c
    PeriphClkInitStruct.PLL3.PLL3P = 2;
 80035ac:	2302      	movs	r3, #2
 80035ae:	643b      	str	r3, [r7, #64]	; 0x40
    PeriphClkInitStruct.PLL3.PLL3Q = 3;
 80035b0:	2303      	movs	r3, #3
 80035b2:	647b      	str	r3, [r7, #68]	; 0x44
    PeriphClkInitStruct.PLL3.PLL3R = 2;
 80035b4:	2302      	movs	r3, #2
 80035b6:	64bb      	str	r3, [r7, #72]	; 0x48
    PeriphClkInitStruct.PLL3.PLL3RGE = RCC_PLL3VCIRANGE_3;
 80035b8:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80035bc:	64fb      	str	r3, [r7, #76]	; 0x4c
    PeriphClkInitStruct.PLL3.PLL3FRACN = 6144;
 80035be:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 80035c2:	657b      	str	r3, [r7, #84]	; 0x54
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLL3;
 80035c4:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80035c8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80035cc:	f107 0310 	add.w	r3, r7, #16
 80035d0:	4618      	mov	r0, r3
 80035d2:	f006 f8d1 	bl	8009778 <HAL_RCCEx_PeriphCLKConfig>
 80035d6:	4603      	mov	r3, r0
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d001      	beq.n	80035e0 <HAL_PCD_MspInit+0x78>
    {
      Error_Handler();
 80035dc:	f7ff fc5e 	bl	8002e9c <Error_Handler>
    }

  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
 80035e0:	f005 f892 	bl	8008708 <HAL_PWREx_EnableUSBVoltageDetector>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80035e4:	4b24      	ldr	r3, [pc, #144]	; (8003678 <HAL_PCD_MspInit+0x110>)
 80035e6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80035ea:	4a23      	ldr	r2, [pc, #140]	; (8003678 <HAL_PCD_MspInit+0x110>)
 80035ec:	f043 0301 	orr.w	r3, r3, #1
 80035f0:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80035f4:	4b20      	ldr	r3, [pc, #128]	; (8003678 <HAL_PCD_MspInit+0x110>)
 80035f6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80035fa:	f003 0301 	and.w	r3, r3, #1
 80035fe:	60fb      	str	r3, [r7, #12]
 8003600:	68fb      	ldr	r3, [r7, #12]
    PA8     ------> USB_OTG_FS_SOF
    PA9     ------> USB_OTG_FS_VBUS
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11|GPIO_PIN_12;
 8003602:	f44f 53c8 	mov.w	r3, #6400	; 0x1900
 8003606:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800360a:	2302      	movs	r3, #2
 800360c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003610:	2300      	movs	r3, #0
 8003612:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003616:	2300      	movs	r3, #0
 8003618:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 800361c:	230a      	movs	r3, #10
 800361e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003622:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8003626:	4619      	mov	r1, r3
 8003628:	4814      	ldr	r0, [pc, #80]	; (800367c <HAL_PCD_MspInit+0x114>)
 800362a:	f004 f88f 	bl	800774c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800362e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003632:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003636:	2300      	movs	r3, #0
 8003638:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800363c:	2300      	movs	r3, #0
 800363e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003642:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8003646:	4619      	mov	r1, r3
 8003648:	480c      	ldr	r0, [pc, #48]	; (800367c <HAL_PCD_MspInit+0x114>)
 800364a:	f004 f87f 	bl	800774c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800364e:	4b0a      	ldr	r3, [pc, #40]	; (8003678 <HAL_PCD_MspInit+0x110>)
 8003650:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8003654:	4a08      	ldr	r2, [pc, #32]	; (8003678 <HAL_PCD_MspInit+0x110>)
 8003656:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800365a:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 800365e:	4b06      	ldr	r3, [pc, #24]	; (8003678 <HAL_PCD_MspInit+0x110>)
 8003660:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8003664:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003668:	60bb      	str	r3, [r7, #8]
 800366a:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 800366c:	bf00      	nop
 800366e:	37e8      	adds	r7, #232	; 0xe8
 8003670:	46bd      	mov	sp, r7
 8003672:	bd80      	pop	{r7, pc}
 8003674:	40080000 	.word	0x40080000
 8003678:	58024400 	.word	0x58024400
 800367c:	58020000 	.word	0x58020000

08003680 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003680:	b580      	push	{r7, lr}
 8003682:	b08e      	sub	sp, #56	; 0x38
 8003684:	af00      	add	r7, sp, #0
 8003686:	6078      	str	r0, [r7, #4]
  uint32_t              uwTimclock;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
/*Configure the TIM17 IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	2b0f      	cmp	r3, #15
 800368c:	d844      	bhi.n	8003718 <HAL_InitTick+0x98>
  {
  HAL_NVIC_SetPriority(TIM17_IRQn, TickPriority ,0U);
 800368e:	2200      	movs	r2, #0
 8003690:	6879      	ldr	r1, [r7, #4]
 8003692:	2076      	movs	r0, #118	; 0x76
 8003694:	f001 fe0c 	bl	80052b0 <HAL_NVIC_SetPriority>

  /* Enable the TIM17 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM17_IRQn);
 8003698:	2076      	movs	r0, #118	; 0x76
 800369a:	f001 fe23 	bl	80052e4 <HAL_NVIC_EnableIRQ>
    uwTickPrio = TickPriority;
 800369e:	4a24      	ldr	r2, [pc, #144]	; (8003730 <HAL_InitTick+0xb0>)
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Enable TIM17 clock */
  __HAL_RCC_TIM17_CLK_ENABLE();
 80036a4:	4b23      	ldr	r3, [pc, #140]	; (8003734 <HAL_InitTick+0xb4>)
 80036a6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80036aa:	4a22      	ldr	r2, [pc, #136]	; (8003734 <HAL_InitTick+0xb4>)
 80036ac:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80036b0:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 80036b4:	4b1f      	ldr	r3, [pc, #124]	; (8003734 <HAL_InitTick+0xb4>)
 80036b6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80036ba:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80036be:	60bb      	str	r3, [r7, #8]
 80036c0:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80036c2:	f107 020c 	add.w	r2, r7, #12
 80036c6:	f107 0310 	add.w	r3, r7, #16
 80036ca:	4611      	mov	r1, r2
 80036cc:	4618      	mov	r0, r3
 80036ce:	f006 f811 	bl	80096f4 <HAL_RCC_GetClockConfig>

  /* Compute TIM17 clock */
      uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 80036d2:	f005 fff9 	bl	80096c8 <HAL_RCC_GetPCLK2Freq>
 80036d6:	4603      	mov	r3, r0
 80036d8:	005b      	lsls	r3, r3, #1
 80036da:	637b      	str	r3, [r7, #52]	; 0x34

  /* Compute the prescaler value to have TIM17 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80036dc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80036de:	4a16      	ldr	r2, [pc, #88]	; (8003738 <HAL_InitTick+0xb8>)
 80036e0:	fba2 2303 	umull	r2, r3, r2, r3
 80036e4:	0c9b      	lsrs	r3, r3, #18
 80036e6:	3b01      	subs	r3, #1
 80036e8:	633b      	str	r3, [r7, #48]	; 0x30

  /* Initialize TIM17 */
  htim17.Instance = TIM17;
 80036ea:	4b14      	ldr	r3, [pc, #80]	; (800373c <HAL_InitTick+0xbc>)
 80036ec:	4a14      	ldr	r2, [pc, #80]	; (8003740 <HAL_InitTick+0xc0>)
 80036ee:	601a      	str	r2, [r3, #0]
  + Period = [(TIM17CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim17.Init.Period = (1000000U / 1000U) - 1U;
 80036f0:	4b12      	ldr	r3, [pc, #72]	; (800373c <HAL_InitTick+0xbc>)
 80036f2:	f240 32e7 	movw	r2, #999	; 0x3e7
 80036f6:	60da      	str	r2, [r3, #12]
  htim17.Init.Prescaler = uwPrescalerValue;
 80036f8:	4a10      	ldr	r2, [pc, #64]	; (800373c <HAL_InitTick+0xbc>)
 80036fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80036fc:	6053      	str	r3, [r2, #4]
  htim17.Init.ClockDivision = 0;
 80036fe:	4b0f      	ldr	r3, [pc, #60]	; (800373c <HAL_InitTick+0xbc>)
 8003700:	2200      	movs	r2, #0
 8003702:	611a      	str	r2, [r3, #16]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003704:	4b0d      	ldr	r3, [pc, #52]	; (800373c <HAL_InitTick+0xbc>)
 8003706:	2200      	movs	r2, #0
 8003708:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim17) == HAL_OK)
 800370a:	480c      	ldr	r0, [pc, #48]	; (800373c <HAL_InitTick+0xbc>)
 800370c:	f008 fd32 	bl	800c174 <HAL_TIM_Base_Init>
 8003710:	4603      	mov	r3, r0
 8003712:	2b00      	cmp	r3, #0
 8003714:	d107      	bne.n	8003726 <HAL_InitTick+0xa6>
 8003716:	e001      	b.n	800371c <HAL_InitTick+0x9c>
    return HAL_ERROR;
 8003718:	2301      	movs	r3, #1
 800371a:	e005      	b.n	8003728 <HAL_InitTick+0xa8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim17);
 800371c:	4807      	ldr	r0, [pc, #28]	; (800373c <HAL_InitTick+0xbc>)
 800371e:	f008 fd81 	bl	800c224 <HAL_TIM_Base_Start_IT>
 8003722:	4603      	mov	r3, r0
 8003724:	e000      	b.n	8003728 <HAL_InitTick+0xa8>
  }

  /* Return function status */
  return HAL_ERROR;
 8003726:	2301      	movs	r3, #1
}
 8003728:	4618      	mov	r0, r3
 800372a:	3738      	adds	r7, #56	; 0x38
 800372c:	46bd      	mov	sp, r7
 800372e:	bd80      	pop	{r7, pc}
 8003730:	24000008 	.word	0x24000008
 8003734:	58024400 	.word	0x58024400
 8003738:	431bde83 	.word	0x431bde83
 800373c:	24000bc4 	.word	0x24000bc4
 8003740:	40014800 	.word	0x40014800

08003744 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003744:	b480      	push	{r7}
 8003746:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003748:	e7fe      	b.n	8003748 <NMI_Handler+0x4>

0800374a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800374a:	b480      	push	{r7}
 800374c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800374e:	e7fe      	b.n	800374e <HardFault_Handler+0x4>

08003750 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003750:	b480      	push	{r7}
 8003752:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003754:	e7fe      	b.n	8003754 <MemManage_Handler+0x4>

08003756 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003756:	b480      	push	{r7}
 8003758:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800375a:	e7fe      	b.n	800375a <BusFault_Handler+0x4>

0800375c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800375c:	b480      	push	{r7}
 800375e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003760:	e7fe      	b.n	8003760 <UsageFault_Handler+0x4>

08003762 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003762:	b480      	push	{r7}
 8003764:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003766:	bf00      	nop
 8003768:	46bd      	mov	sp, r7
 800376a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800376e:	4770      	bx	lr

08003770 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8003770:	b580      	push	{r7, lr}
 8003772:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8003774:	4802      	ldr	r0, [pc, #8]	; (8003780 <DMA1_Stream0_IRQHandler+0x10>)
 8003776:	f002 fe83 	bl	8006480 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 800377a:	bf00      	nop
 800377c:	bd80      	pop	{r7, pc}
 800377e:	bf00      	nop
 8003780:	24000570 	.word	0x24000570

08003784 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8003784:	b580      	push	{r7, lr}
 8003786:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8003788:	4802      	ldr	r0, [pc, #8]	; (8003794 <DMA1_Stream1_IRQHandler+0x10>)
 800378a:	f002 fe79 	bl	8006480 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 800378e:	bf00      	nop
 8003790:	bd80      	pop	{r7, pc}
 8003792:	bf00      	nop
 8003794:	240005e8 	.word	0x240005e8

08003798 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8003798:	b580      	push	{r7, lr}
 800379a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800379c:	4802      	ldr	r0, [pc, #8]	; (80037a8 <TIM1_UP_IRQHandler+0x10>)
 800379e:	f009 f87d 	bl	800c89c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 80037a2:	bf00      	nop
 80037a4:	bd80      	pop	{r7, pc}
 80037a6:	bf00      	nop
 80037a8:	24000314 	.word	0x24000314

080037ac <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80037ac:	b580      	push	{r7, lr}
 80037ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80037b0:	4802      	ldr	r0, [pc, #8]	; (80037bc <USART3_IRQHandler+0x10>)
 80037b2:	f00a f985 	bl	800dac0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80037b6:	bf00      	nop
 80037b8:	bd80      	pop	{r7, pc}
 80037ba:	bf00      	nop
 80037bc:	240004dc 	.word	0x240004dc

080037c0 <TIM17_IRQHandler>:

/**
  * @brief This function handles TIM17 global interrupt.
  */
void TIM17_IRQHandler(void)
{
 80037c0:	b580      	push	{r7, lr}
 80037c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM17_IRQn 0 */

  /* USER CODE END TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim17);
 80037c4:	4802      	ldr	r0, [pc, #8]	; (80037d0 <TIM17_IRQHandler+0x10>)
 80037c6:	f009 f869 	bl	800c89c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM17_IRQn 1 */

  /* USER CODE END TIM17_IRQn 1 */
}
 80037ca:	bf00      	nop
 80037cc:	bd80      	pop	{r7, pc}
 80037ce:	bf00      	nop
 80037d0:	24000bc4 	.word	0x24000bc4

080037d4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80037d4:	b480      	push	{r7}
 80037d6:	af00      	add	r7, sp, #0
  return 1;
 80037d8:	2301      	movs	r3, #1
}
 80037da:	4618      	mov	r0, r3
 80037dc:	46bd      	mov	sp, r7
 80037de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e2:	4770      	bx	lr

080037e4 <_kill>:

int _kill(int pid, int sig)
{
 80037e4:	b580      	push	{r7, lr}
 80037e6:	b082      	sub	sp, #8
 80037e8:	af00      	add	r7, sp, #0
 80037ea:	6078      	str	r0, [r7, #4]
 80037ec:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80037ee:	f010 fe6f 	bl	80144d0 <__errno>
 80037f2:	4603      	mov	r3, r0
 80037f4:	2216      	movs	r2, #22
 80037f6:	601a      	str	r2, [r3, #0]
  return -1;
 80037f8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80037fc:	4618      	mov	r0, r3
 80037fe:	3708      	adds	r7, #8
 8003800:	46bd      	mov	sp, r7
 8003802:	bd80      	pop	{r7, pc}

08003804 <_exit>:

void _exit (int status)
{
 8003804:	b580      	push	{r7, lr}
 8003806:	b082      	sub	sp, #8
 8003808:	af00      	add	r7, sp, #0
 800380a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800380c:	f04f 31ff 	mov.w	r1, #4294967295
 8003810:	6878      	ldr	r0, [r7, #4]
 8003812:	f7ff ffe7 	bl	80037e4 <_kill>
  while (1) {}    /* Make sure we hang here */
 8003816:	e7fe      	b.n	8003816 <_exit+0x12>

08003818 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003818:	b580      	push	{r7, lr}
 800381a:	b086      	sub	sp, #24
 800381c:	af00      	add	r7, sp, #0
 800381e:	60f8      	str	r0, [r7, #12]
 8003820:	60b9      	str	r1, [r7, #8]
 8003822:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003824:	2300      	movs	r3, #0
 8003826:	617b      	str	r3, [r7, #20]
 8003828:	e00a      	b.n	8003840 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800382a:	f3af 8000 	nop.w
 800382e:	4601      	mov	r1, r0
 8003830:	68bb      	ldr	r3, [r7, #8]
 8003832:	1c5a      	adds	r2, r3, #1
 8003834:	60ba      	str	r2, [r7, #8]
 8003836:	b2ca      	uxtb	r2, r1
 8003838:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800383a:	697b      	ldr	r3, [r7, #20]
 800383c:	3301      	adds	r3, #1
 800383e:	617b      	str	r3, [r7, #20]
 8003840:	697a      	ldr	r2, [r7, #20]
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	429a      	cmp	r2, r3
 8003846:	dbf0      	blt.n	800382a <_read+0x12>
  }

  return len;
 8003848:	687b      	ldr	r3, [r7, #4]
}
 800384a:	4618      	mov	r0, r3
 800384c:	3718      	adds	r7, #24
 800384e:	46bd      	mov	sp, r7
 8003850:	bd80      	pop	{r7, pc}

08003852 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003852:	b580      	push	{r7, lr}
 8003854:	b086      	sub	sp, #24
 8003856:	af00      	add	r7, sp, #0
 8003858:	60f8      	str	r0, [r7, #12]
 800385a:	60b9      	str	r1, [r7, #8]
 800385c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800385e:	2300      	movs	r3, #0
 8003860:	617b      	str	r3, [r7, #20]
 8003862:	e009      	b.n	8003878 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003864:	68bb      	ldr	r3, [r7, #8]
 8003866:	1c5a      	adds	r2, r3, #1
 8003868:	60ba      	str	r2, [r7, #8]
 800386a:	781b      	ldrb	r3, [r3, #0]
 800386c:	4618      	mov	r0, r3
 800386e:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003872:	697b      	ldr	r3, [r7, #20]
 8003874:	3301      	adds	r3, #1
 8003876:	617b      	str	r3, [r7, #20]
 8003878:	697a      	ldr	r2, [r7, #20]
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	429a      	cmp	r2, r3
 800387e:	dbf1      	blt.n	8003864 <_write+0x12>
  }
  return len;
 8003880:	687b      	ldr	r3, [r7, #4]
}
 8003882:	4618      	mov	r0, r3
 8003884:	3718      	adds	r7, #24
 8003886:	46bd      	mov	sp, r7
 8003888:	bd80      	pop	{r7, pc}

0800388a <_close>:

int _close(int file)
{
 800388a:	b480      	push	{r7}
 800388c:	b083      	sub	sp, #12
 800388e:	af00      	add	r7, sp, #0
 8003890:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003892:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003896:	4618      	mov	r0, r3
 8003898:	370c      	adds	r7, #12
 800389a:	46bd      	mov	sp, r7
 800389c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038a0:	4770      	bx	lr

080038a2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80038a2:	b480      	push	{r7}
 80038a4:	b083      	sub	sp, #12
 80038a6:	af00      	add	r7, sp, #0
 80038a8:	6078      	str	r0, [r7, #4]
 80038aa:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80038ac:	683b      	ldr	r3, [r7, #0]
 80038ae:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80038b2:	605a      	str	r2, [r3, #4]
  return 0;
 80038b4:	2300      	movs	r3, #0
}
 80038b6:	4618      	mov	r0, r3
 80038b8:	370c      	adds	r7, #12
 80038ba:	46bd      	mov	sp, r7
 80038bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038c0:	4770      	bx	lr

080038c2 <_isatty>:

int _isatty(int file)
{
 80038c2:	b480      	push	{r7}
 80038c4:	b083      	sub	sp, #12
 80038c6:	af00      	add	r7, sp, #0
 80038c8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80038ca:	2301      	movs	r3, #1
}
 80038cc:	4618      	mov	r0, r3
 80038ce:	370c      	adds	r7, #12
 80038d0:	46bd      	mov	sp, r7
 80038d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038d6:	4770      	bx	lr

080038d8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80038d8:	b480      	push	{r7}
 80038da:	b085      	sub	sp, #20
 80038dc:	af00      	add	r7, sp, #0
 80038de:	60f8      	str	r0, [r7, #12]
 80038e0:	60b9      	str	r1, [r7, #8]
 80038e2:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80038e4:	2300      	movs	r3, #0
}
 80038e6:	4618      	mov	r0, r3
 80038e8:	3714      	adds	r7, #20
 80038ea:	46bd      	mov	sp, r7
 80038ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038f0:	4770      	bx	lr
	...

080038f4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80038f4:	b580      	push	{r7, lr}
 80038f6:	b086      	sub	sp, #24
 80038f8:	af00      	add	r7, sp, #0
 80038fa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80038fc:	4a14      	ldr	r2, [pc, #80]	; (8003950 <_sbrk+0x5c>)
 80038fe:	4b15      	ldr	r3, [pc, #84]	; (8003954 <_sbrk+0x60>)
 8003900:	1ad3      	subs	r3, r2, r3
 8003902:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003904:	697b      	ldr	r3, [r7, #20]
 8003906:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003908:	4b13      	ldr	r3, [pc, #76]	; (8003958 <_sbrk+0x64>)
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	2b00      	cmp	r3, #0
 800390e:	d102      	bne.n	8003916 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003910:	4b11      	ldr	r3, [pc, #68]	; (8003958 <_sbrk+0x64>)
 8003912:	4a12      	ldr	r2, [pc, #72]	; (800395c <_sbrk+0x68>)
 8003914:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003916:	4b10      	ldr	r3, [pc, #64]	; (8003958 <_sbrk+0x64>)
 8003918:	681a      	ldr	r2, [r3, #0]
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	4413      	add	r3, r2
 800391e:	693a      	ldr	r2, [r7, #16]
 8003920:	429a      	cmp	r2, r3
 8003922:	d207      	bcs.n	8003934 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003924:	f010 fdd4 	bl	80144d0 <__errno>
 8003928:	4603      	mov	r3, r0
 800392a:	220c      	movs	r2, #12
 800392c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800392e:	f04f 33ff 	mov.w	r3, #4294967295
 8003932:	e009      	b.n	8003948 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003934:	4b08      	ldr	r3, [pc, #32]	; (8003958 <_sbrk+0x64>)
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800393a:	4b07      	ldr	r3, [pc, #28]	; (8003958 <_sbrk+0x64>)
 800393c:	681a      	ldr	r2, [r3, #0]
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	4413      	add	r3, r2
 8003942:	4a05      	ldr	r2, [pc, #20]	; (8003958 <_sbrk+0x64>)
 8003944:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003946:	68fb      	ldr	r3, [r7, #12]
}
 8003948:	4618      	mov	r0, r3
 800394a:	3718      	adds	r7, #24
 800394c:	46bd      	mov	sp, r7
 800394e:	bd80      	pop	{r7, pc}
 8003950:	24080000 	.word	0x24080000
 8003954:	00000400 	.word	0x00000400
 8003958:	24000c10 	.word	0x24000c10
 800395c:	24005750 	.word	0x24005750

08003960 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8003960:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003998 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8003964:	f7fd f886 	bl	8000a74 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003968:	480c      	ldr	r0, [pc, #48]	; (800399c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800396a:	490d      	ldr	r1, [pc, #52]	; (80039a0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800396c:	4a0d      	ldr	r2, [pc, #52]	; (80039a4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800396e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003970:	e002      	b.n	8003978 <LoopCopyDataInit>

08003972 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003972:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003974:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003976:	3304      	adds	r3, #4

08003978 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003978:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800397a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800397c:	d3f9      	bcc.n	8003972 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800397e:	4a0a      	ldr	r2, [pc, #40]	; (80039a8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003980:	4c0a      	ldr	r4, [pc, #40]	; (80039ac <LoopFillZerobss+0x22>)
  movs r3, #0
 8003982:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003984:	e001      	b.n	800398a <LoopFillZerobss>

08003986 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003986:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003988:	3204      	adds	r2, #4

0800398a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800398a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800398c:	d3fb      	bcc.n	8003986 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800398e:	f010 fda5 	bl	80144dc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003992:	f7fe f8f1 	bl	8001b78 <main>
  bx  lr
 8003996:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8003998:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 800399c:	24000000 	.word	0x24000000
  ldr r1, =_edata
 80039a0:	240001dc 	.word	0x240001dc
  ldr r2, =_sidata
 80039a4:	08017ff8 	.word	0x08017ff8
  ldr r2, =_sbss
 80039a8:	240001dc 	.word	0x240001dc
  ldr r4, =_ebss
 80039ac:	2400574c 	.word	0x2400574c

080039b0 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80039b0:	e7fe      	b.n	80039b0 <ADC3_IRQHandler>
	...

080039b4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80039b4:	b580      	push	{r7, lr}
 80039b6:	b082      	sub	sp, #8
 80039b8:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80039ba:	2003      	movs	r0, #3
 80039bc:	f001 fc6d 	bl	800529a <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80039c0:	f005 fcc2 	bl	8009348 <HAL_RCC_GetSysClockFreq>
 80039c4:	4602      	mov	r2, r0
 80039c6:	4b15      	ldr	r3, [pc, #84]	; (8003a1c <HAL_Init+0x68>)
 80039c8:	699b      	ldr	r3, [r3, #24]
 80039ca:	0a1b      	lsrs	r3, r3, #8
 80039cc:	f003 030f 	and.w	r3, r3, #15
 80039d0:	4913      	ldr	r1, [pc, #76]	; (8003a20 <HAL_Init+0x6c>)
 80039d2:	5ccb      	ldrb	r3, [r1, r3]
 80039d4:	f003 031f 	and.w	r3, r3, #31
 80039d8:	fa22 f303 	lsr.w	r3, r2, r3
 80039dc:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80039de:	4b0f      	ldr	r3, [pc, #60]	; (8003a1c <HAL_Init+0x68>)
 80039e0:	699b      	ldr	r3, [r3, #24]
 80039e2:	f003 030f 	and.w	r3, r3, #15
 80039e6:	4a0e      	ldr	r2, [pc, #56]	; (8003a20 <HAL_Init+0x6c>)
 80039e8:	5cd3      	ldrb	r3, [r2, r3]
 80039ea:	f003 031f 	and.w	r3, r3, #31
 80039ee:	687a      	ldr	r2, [r7, #4]
 80039f0:	fa22 f303 	lsr.w	r3, r2, r3
 80039f4:	4a0b      	ldr	r2, [pc, #44]	; (8003a24 <HAL_Init+0x70>)
 80039f6:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80039f8:	4a0b      	ldr	r2, [pc, #44]	; (8003a28 <HAL_Init+0x74>)
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80039fe:	200f      	movs	r0, #15
 8003a00:	f7ff fe3e 	bl	8003680 <HAL_InitTick>
 8003a04:	4603      	mov	r3, r0
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d001      	beq.n	8003a0e <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8003a0a:	2301      	movs	r3, #1
 8003a0c:	e002      	b.n	8003a14 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8003a0e:	f7ff fa4b 	bl	8002ea8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003a12:	2300      	movs	r3, #0
}
 8003a14:	4618      	mov	r0, r3
 8003a16:	3708      	adds	r7, #8
 8003a18:	46bd      	mov	sp, r7
 8003a1a:	bd80      	pop	{r7, pc}
 8003a1c:	58024400 	.word	0x58024400
 8003a20:	08017a70 	.word	0x08017a70
 8003a24:	24000004 	.word	0x24000004
 8003a28:	24000000 	.word	0x24000000

08003a2c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003a2c:	b480      	push	{r7}
 8003a2e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003a30:	4b06      	ldr	r3, [pc, #24]	; (8003a4c <HAL_IncTick+0x20>)
 8003a32:	781b      	ldrb	r3, [r3, #0]
 8003a34:	461a      	mov	r2, r3
 8003a36:	4b06      	ldr	r3, [pc, #24]	; (8003a50 <HAL_IncTick+0x24>)
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	4413      	add	r3, r2
 8003a3c:	4a04      	ldr	r2, [pc, #16]	; (8003a50 <HAL_IncTick+0x24>)
 8003a3e:	6013      	str	r3, [r2, #0]
}
 8003a40:	bf00      	nop
 8003a42:	46bd      	mov	sp, r7
 8003a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a48:	4770      	bx	lr
 8003a4a:	bf00      	nop
 8003a4c:	2400000c 	.word	0x2400000c
 8003a50:	24000c14 	.word	0x24000c14

08003a54 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003a54:	b480      	push	{r7}
 8003a56:	af00      	add	r7, sp, #0
  return uwTick;
 8003a58:	4b03      	ldr	r3, [pc, #12]	; (8003a68 <HAL_GetTick+0x14>)
 8003a5a:	681b      	ldr	r3, [r3, #0]
}
 8003a5c:	4618      	mov	r0, r3
 8003a5e:	46bd      	mov	sp, r7
 8003a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a64:	4770      	bx	lr
 8003a66:	bf00      	nop
 8003a68:	24000c14 	.word	0x24000c14

08003a6c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003a6c:	b580      	push	{r7, lr}
 8003a6e:	b084      	sub	sp, #16
 8003a70:	af00      	add	r7, sp, #0
 8003a72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003a74:	f7ff ffee 	bl	8003a54 <HAL_GetTick>
 8003a78:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a84:	d005      	beq.n	8003a92 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003a86:	4b0a      	ldr	r3, [pc, #40]	; (8003ab0 <HAL_Delay+0x44>)
 8003a88:	781b      	ldrb	r3, [r3, #0]
 8003a8a:	461a      	mov	r2, r3
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	4413      	add	r3, r2
 8003a90:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003a92:	bf00      	nop
 8003a94:	f7ff ffde 	bl	8003a54 <HAL_GetTick>
 8003a98:	4602      	mov	r2, r0
 8003a9a:	68bb      	ldr	r3, [r7, #8]
 8003a9c:	1ad3      	subs	r3, r2, r3
 8003a9e:	68fa      	ldr	r2, [r7, #12]
 8003aa0:	429a      	cmp	r2, r3
 8003aa2:	d8f7      	bhi.n	8003a94 <HAL_Delay+0x28>
  {
  }
}
 8003aa4:	bf00      	nop
 8003aa6:	bf00      	nop
 8003aa8:	3710      	adds	r7, #16
 8003aaa:	46bd      	mov	sp, r7
 8003aac:	bd80      	pop	{r7, pc}
 8003aae:	bf00      	nop
 8003ab0:	2400000c 	.word	0x2400000c

08003ab4 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8003ab4:	b480      	push	{r7}
 8003ab6:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8003ab8:	4b03      	ldr	r3, [pc, #12]	; (8003ac8 <HAL_GetREVID+0x14>)
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	0c1b      	lsrs	r3, r3, #16
}
 8003abe:	4618      	mov	r0, r3
 8003ac0:	46bd      	mov	sp, r7
 8003ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ac6:	4770      	bx	lr
 8003ac8:	5c001000 	.word	0x5c001000

08003acc <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8003acc:	b480      	push	{r7}
 8003ace:	b083      	sub	sp, #12
 8003ad0:	af00      	add	r7, sp, #0
 8003ad2:	6078      	str	r0, [r7, #4]
 8003ad4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	689b      	ldr	r3, [r3, #8]
 8003ada:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8003ade:	683b      	ldr	r3, [r7, #0]
 8003ae0:	431a      	orrs	r2, r3
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	609a      	str	r2, [r3, #8]
}
 8003ae6:	bf00      	nop
 8003ae8:	370c      	adds	r7, #12
 8003aea:	46bd      	mov	sp, r7
 8003aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003af0:	4770      	bx	lr

08003af2 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8003af2:	b480      	push	{r7}
 8003af4:	b083      	sub	sp, #12
 8003af6:	af00      	add	r7, sp, #0
 8003af8:	6078      	str	r0, [r7, #4]
 8003afa:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	689b      	ldr	r3, [r3, #8]
 8003b00:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8003b04:	683b      	ldr	r3, [r7, #0]
 8003b06:	431a      	orrs	r2, r3
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	609a      	str	r2, [r3, #8]
}
 8003b0c:	bf00      	nop
 8003b0e:	370c      	adds	r7, #12
 8003b10:	46bd      	mov	sp, r7
 8003b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b16:	4770      	bx	lr

08003b18 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003b18:	b480      	push	{r7}
 8003b1a:	b083      	sub	sp, #12
 8003b1c:	af00      	add	r7, sp, #0
 8003b1e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	689b      	ldr	r3, [r3, #8]
 8003b24:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8003b28:	4618      	mov	r0, r3
 8003b2a:	370c      	adds	r7, #12
 8003b2c:	46bd      	mov	sp, r7
 8003b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b32:	4770      	bx	lr

08003b34 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8003b34:	b480      	push	{r7}
 8003b36:	b087      	sub	sp, #28
 8003b38:	af00      	add	r7, sp, #0
 8003b3a:	60f8      	str	r0, [r7, #12]
 8003b3c:	60b9      	str	r1, [r7, #8]
 8003b3e:	607a      	str	r2, [r7, #4]
 8003b40:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	3360      	adds	r3, #96	; 0x60
 8003b46:	461a      	mov	r2, r3
 8003b48:	68bb      	ldr	r3, [r7, #8]
 8003b4a:	009b      	lsls	r3, r3, #2
 8003b4c:	4413      	add	r3, r2
 8003b4e:	617b      	str	r3, [r7, #20]
               ADC3_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
  else
#endif /* ADC_VER_V5_V90 */
  {
    MODIFY_REG(*preg,
 8003b50:	697b      	ldr	r3, [r7, #20]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	f003 4200 	and.w	r2, r3, #2147483648	; 0x80000000
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	f003 41f8 	and.w	r1, r3, #2080374784	; 0x7c000000
 8003b5e:	683b      	ldr	r3, [r7, #0]
 8003b60:	430b      	orrs	r3, r1
 8003b62:	431a      	orrs	r2, r3
 8003b64:	697b      	ldr	r3, [r7, #20]
 8003b66:	601a      	str	r2, [r3, #0]
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 8003b68:	bf00      	nop
 8003b6a:	371c      	adds	r7, #28
 8003b6c:	46bd      	mov	sp, r7
 8003b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b72:	4770      	bx	lr

08003b74 <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 8003b74:	b480      	push	{r7}
 8003b76:	b085      	sub	sp, #20
 8003b78:	af00      	add	r7, sp, #0
 8003b7a:	60f8      	str	r0, [r7, #12]
 8003b7c:	60b9      	str	r1, [r7, #8]
 8003b7e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	691b      	ldr	r3, [r3, #16]
 8003b84:	f423 42f0 	bic.w	r2, r3, #30720	; 0x7800
 8003b88:	68bb      	ldr	r3, [r7, #8]
 8003b8a:	f003 031f 	and.w	r3, r3, #31
 8003b8e:	6879      	ldr	r1, [r7, #4]
 8003b90:	fa01 f303 	lsl.w	r3, r1, r3
 8003b94:	431a      	orrs	r2, r3
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	611a      	str	r2, [r3, #16]
}
 8003b9a:	bf00      	nop
 8003b9c:	3714      	adds	r7, #20
 8003b9e:	46bd      	mov	sp, r7
 8003ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ba4:	4770      	bx	lr

08003ba6 <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 8003ba6:	b480      	push	{r7}
 8003ba8:	b087      	sub	sp, #28
 8003baa:	af00      	add	r7, sp, #0
 8003bac:	60f8      	str	r0, [r7, #12]
 8003bae:	60b9      	str	r1, [r7, #8]
 8003bb0:	607a      	str	r2, [r7, #4]
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	3360      	adds	r3, #96	; 0x60
 8003bb6:	461a      	mov	r2, r3
 8003bb8:	68bb      	ldr	r3, [r7, #8]
 8003bba:	009b      	lsls	r3, r3, #2
 8003bbc:	4413      	add	r3, r2
 8003bbe:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 8003bc0:	697b      	ldr	r3, [r7, #20]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	431a      	orrs	r2, r3
 8003bcc:	697b      	ldr	r3, [r7, #20]
 8003bce:	601a      	str	r2, [r3, #0]
  }
}
 8003bd0:	bf00      	nop
 8003bd2:	371c      	adds	r7, #28
 8003bd4:	46bd      	mov	sp, r7
 8003bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bda:	4770      	bx	lr

08003bdc <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8003bdc:	b480      	push	{r7}
 8003bde:	b083      	sub	sp, #12
 8003be0:	af00      	add	r7, sp, #0
 8003be2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	68db      	ldr	r3, [r3, #12]
 8003be8:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d101      	bne.n	8003bf4 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8003bf0:	2301      	movs	r3, #1
 8003bf2:	e000      	b.n	8003bf6 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8003bf4:	2300      	movs	r3, #0
}
 8003bf6:	4618      	mov	r0, r3
 8003bf8:	370c      	adds	r7, #12
 8003bfa:	46bd      	mov	sp, r7
 8003bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c00:	4770      	bx	lr

08003c02 <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8003c02:	b480      	push	{r7}
 8003c04:	b087      	sub	sp, #28
 8003c06:	af00      	add	r7, sp, #0
 8003c08:	60f8      	str	r0, [r7, #12]
 8003c0a:	60b9      	str	r1, [r7, #8]
 8003c0c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	3330      	adds	r3, #48	; 0x30
 8003c12:	461a      	mov	r2, r3
 8003c14:	68bb      	ldr	r3, [r7, #8]
 8003c16:	0a1b      	lsrs	r3, r3, #8
 8003c18:	009b      	lsls	r3, r3, #2
 8003c1a:	f003 030c 	and.w	r3, r3, #12
 8003c1e:	4413      	add	r3, r2
 8003c20:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003c22:	697b      	ldr	r3, [r7, #20]
 8003c24:	681a      	ldr	r2, [r3, #0]
 8003c26:	68bb      	ldr	r3, [r7, #8]
 8003c28:	f003 031f 	and.w	r3, r3, #31
 8003c2c:	211f      	movs	r1, #31
 8003c2e:	fa01 f303 	lsl.w	r3, r1, r3
 8003c32:	43db      	mvns	r3, r3
 8003c34:	401a      	ands	r2, r3
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	0e9b      	lsrs	r3, r3, #26
 8003c3a:	f003 011f 	and.w	r1, r3, #31
 8003c3e:	68bb      	ldr	r3, [r7, #8]
 8003c40:	f003 031f 	and.w	r3, r3, #31
 8003c44:	fa01 f303 	lsl.w	r3, r1, r3
 8003c48:	431a      	orrs	r2, r3
 8003c4a:	697b      	ldr	r3, [r7, #20]
 8003c4c:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8003c4e:	bf00      	nop
 8003c50:	371c      	adds	r7, #28
 8003c52:	46bd      	mov	sp, r7
 8003c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c58:	4770      	bx	lr

08003c5a <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8003c5a:	b480      	push	{r7}
 8003c5c:	b087      	sub	sp, #28
 8003c5e:	af00      	add	r7, sp, #0
 8003c60:	60f8      	str	r0, [r7, #12]
 8003c62:	60b9      	str	r1, [r7, #8]
 8003c64:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	3314      	adds	r3, #20
 8003c6a:	461a      	mov	r2, r3
 8003c6c:	68bb      	ldr	r3, [r7, #8]
 8003c6e:	0e5b      	lsrs	r3, r3, #25
 8003c70:	009b      	lsls	r3, r3, #2
 8003c72:	f003 0304 	and.w	r3, r3, #4
 8003c76:	4413      	add	r3, r2
 8003c78:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003c7a:	697b      	ldr	r3, [r7, #20]
 8003c7c:	681a      	ldr	r2, [r3, #0]
 8003c7e:	68bb      	ldr	r3, [r7, #8]
 8003c80:	0d1b      	lsrs	r3, r3, #20
 8003c82:	f003 031f 	and.w	r3, r3, #31
 8003c86:	2107      	movs	r1, #7
 8003c88:	fa01 f303 	lsl.w	r3, r1, r3
 8003c8c:	43db      	mvns	r3, r3
 8003c8e:	401a      	ands	r2, r3
 8003c90:	68bb      	ldr	r3, [r7, #8]
 8003c92:	0d1b      	lsrs	r3, r3, #20
 8003c94:	f003 031f 	and.w	r3, r3, #31
 8003c98:	6879      	ldr	r1, [r7, #4]
 8003c9a:	fa01 f303 	lsl.w	r3, r1, r3
 8003c9e:	431a      	orrs	r2, r3
 8003ca0:	697b      	ldr	r3, [r7, #20]
 8003ca2:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8003ca4:	bf00      	nop
 8003ca6:	371c      	adds	r7, #28
 8003ca8:	46bd      	mov	sp, r7
 8003caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cae:	4770      	bx	lr

08003cb0 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8003cb0:	b480      	push	{r7}
 8003cb2:	b085      	sub	sp, #20
 8003cb4:	af00      	add	r7, sp, #0
 8003cb6:	60f8      	str	r0, [r7, #12]
 8003cb8:	60b9      	str	r1, [r7, #8]
 8003cba:	607a      	str	r2, [r7, #4]
  }
#else  /* ADC_VER_V5_V90 */
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 8003cc2:	68bb      	ldr	r3, [r7, #8]
 8003cc4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003cc8:	43db      	mvns	r3, r3
 8003cca:	401a      	ands	r2, r3
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	f003 0318 	and.w	r3, r3, #24
 8003cd2:	4908      	ldr	r1, [pc, #32]	; (8003cf4 <LL_ADC_SetChannelSingleDiff+0x44>)
 8003cd4:	40d9      	lsrs	r1, r3
 8003cd6:	68bb      	ldr	r3, [r7, #8]
 8003cd8:	400b      	ands	r3, r1
 8003cda:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003cde:	431a      	orrs	r2, r3
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 8003ce6:	bf00      	nop
 8003ce8:	3714      	adds	r7, #20
 8003cea:	46bd      	mov	sp, r7
 8003cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cf0:	4770      	bx	lr
 8003cf2:	bf00      	nop
 8003cf4:	000fffff 	.word	0x000fffff

08003cf8 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003cf8:	b480      	push	{r7}
 8003cfa:	b083      	sub	sp, #12
 8003cfc:	af00      	add	r7, sp, #0
 8003cfe:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	689b      	ldr	r3, [r3, #8]
 8003d04:	f003 031f 	and.w	r3, r3, #31
}
 8003d08:	4618      	mov	r0, r3
 8003d0a:	370c      	adds	r7, #12
 8003d0c:	46bd      	mov	sp, r7
 8003d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d12:	4770      	bx	lr

08003d14 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_EACH_ADC
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_32_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_8B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003d14:	b480      	push	{r7}
 8003d16:	b083      	sub	sp, #12
 8003d18:	af00      	add	r7, sp, #0
 8003d1a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DAMDF));
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	689b      	ldr	r3, [r3, #8]
 8003d20:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
}
 8003d24:	4618      	mov	r0, r3
 8003d26:	370c      	adds	r7, #12
 8003d28:	46bd      	mov	sp, r7
 8003d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d2e:	4770      	bx	lr

08003d30 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8003d30:	b480      	push	{r7}
 8003d32:	b083      	sub	sp, #12
 8003d34:	af00      	add	r7, sp, #0
 8003d36:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	689a      	ldr	r2, [r3, #8]
 8003d3c:	4b04      	ldr	r3, [pc, #16]	; (8003d50 <LL_ADC_DisableDeepPowerDown+0x20>)
 8003d3e:	4013      	ands	r3, r2
 8003d40:	687a      	ldr	r2, [r7, #4]
 8003d42:	6093      	str	r3, [r2, #8]
}
 8003d44:	bf00      	nop
 8003d46:	370c      	adds	r7, #12
 8003d48:	46bd      	mov	sp, r7
 8003d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d4e:	4770      	bx	lr
 8003d50:	5fffffc0 	.word	0x5fffffc0

08003d54 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8003d54:	b480      	push	{r7}
 8003d56:	b083      	sub	sp, #12
 8003d58:	af00      	add	r7, sp, #0
 8003d5a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	689b      	ldr	r3, [r3, #8]
 8003d60:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003d64:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003d68:	d101      	bne.n	8003d6e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8003d6a:	2301      	movs	r3, #1
 8003d6c:	e000      	b.n	8003d70 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8003d6e:	2300      	movs	r3, #0
}
 8003d70:	4618      	mov	r0, r3
 8003d72:	370c      	adds	r7, #12
 8003d74:	46bd      	mov	sp, r7
 8003d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d7a:	4770      	bx	lr

08003d7c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8003d7c:	b480      	push	{r7}
 8003d7e:	b083      	sub	sp, #12
 8003d80:	af00      	add	r7, sp, #0
 8003d82:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	689a      	ldr	r2, [r3, #8]
 8003d88:	4b05      	ldr	r3, [pc, #20]	; (8003da0 <LL_ADC_EnableInternalRegulator+0x24>)
 8003d8a:	4013      	ands	r3, r2
 8003d8c:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8003d94:	bf00      	nop
 8003d96:	370c      	adds	r7, #12
 8003d98:	46bd      	mov	sp, r7
 8003d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d9e:	4770      	bx	lr
 8003da0:	6fffffc0 	.word	0x6fffffc0

08003da4 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8003da4:	b480      	push	{r7}
 8003da6:	b083      	sub	sp, #12
 8003da8:	af00      	add	r7, sp, #0
 8003daa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	689b      	ldr	r3, [r3, #8]
 8003db0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003db4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003db8:	d101      	bne.n	8003dbe <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8003dba:	2301      	movs	r3, #1
 8003dbc:	e000      	b.n	8003dc0 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8003dbe:	2300      	movs	r3, #0
}
 8003dc0:	4618      	mov	r0, r3
 8003dc2:	370c      	adds	r7, #12
 8003dc4:	46bd      	mov	sp, r7
 8003dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dca:	4770      	bx	lr

08003dcc <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8003dcc:	b480      	push	{r7}
 8003dce:	b083      	sub	sp, #12
 8003dd0:	af00      	add	r7, sp, #0
 8003dd2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	689a      	ldr	r2, [r3, #8]
 8003dd8:	4b05      	ldr	r3, [pc, #20]	; (8003df0 <LL_ADC_Enable+0x24>)
 8003dda:	4013      	ands	r3, r2
 8003ddc:	f043 0201 	orr.w	r2, r3, #1
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8003de4:	bf00      	nop
 8003de6:	370c      	adds	r7, #12
 8003de8:	46bd      	mov	sp, r7
 8003dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dee:	4770      	bx	lr
 8003df0:	7fffffc0 	.word	0x7fffffc0

08003df4 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8003df4:	b480      	push	{r7}
 8003df6:	b083      	sub	sp, #12
 8003df8:	af00      	add	r7, sp, #0
 8003dfa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	689b      	ldr	r3, [r3, #8]
 8003e00:	f003 0301 	and.w	r3, r3, #1
 8003e04:	2b01      	cmp	r3, #1
 8003e06:	d101      	bne.n	8003e0c <LL_ADC_IsEnabled+0x18>
 8003e08:	2301      	movs	r3, #1
 8003e0a:	e000      	b.n	8003e0e <LL_ADC_IsEnabled+0x1a>
 8003e0c:	2300      	movs	r3, #0
}
 8003e0e:	4618      	mov	r0, r3
 8003e10:	370c      	adds	r7, #12
 8003e12:	46bd      	mov	sp, r7
 8003e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e18:	4770      	bx	lr
	...

08003e1c <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8003e1c:	b480      	push	{r7}
 8003e1e:	b083      	sub	sp, #12
 8003e20:	af00      	add	r7, sp, #0
 8003e22:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	689a      	ldr	r2, [r3, #8]
 8003e28:	4b05      	ldr	r3, [pc, #20]	; (8003e40 <LL_ADC_REG_StartConversion+0x24>)
 8003e2a:	4013      	ands	r3, r2
 8003e2c:	f043 0204 	orr.w	r2, r3, #4
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8003e34:	bf00      	nop
 8003e36:	370c      	adds	r7, #12
 8003e38:	46bd      	mov	sp, r7
 8003e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e3e:	4770      	bx	lr
 8003e40:	7fffffc0 	.word	0x7fffffc0

08003e44 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8003e44:	b480      	push	{r7}
 8003e46:	b083      	sub	sp, #12
 8003e48:	af00      	add	r7, sp, #0
 8003e4a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	689b      	ldr	r3, [r3, #8]
 8003e50:	f003 0304 	and.w	r3, r3, #4
 8003e54:	2b04      	cmp	r3, #4
 8003e56:	d101      	bne.n	8003e5c <LL_ADC_REG_IsConversionOngoing+0x18>
 8003e58:	2301      	movs	r3, #1
 8003e5a:	e000      	b.n	8003e5e <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003e5c:	2300      	movs	r3, #0
}
 8003e5e:	4618      	mov	r0, r3
 8003e60:	370c      	adds	r7, #12
 8003e62:	46bd      	mov	sp, r7
 8003e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e68:	4770      	bx	lr

08003e6a <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8003e6a:	b480      	push	{r7}
 8003e6c:	b083      	sub	sp, #12
 8003e6e:	af00      	add	r7, sp, #0
 8003e70:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	689b      	ldr	r3, [r3, #8]
 8003e76:	f003 0308 	and.w	r3, r3, #8
 8003e7a:	2b08      	cmp	r3, #8
 8003e7c:	d101      	bne.n	8003e82 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8003e7e:	2301      	movs	r3, #1
 8003e80:	e000      	b.n	8003e84 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8003e82:	2300      	movs	r3, #0
}
 8003e84:	4618      	mov	r0, r3
 8003e86:	370c      	adds	r7, #12
 8003e88:	46bd      	mov	sp, r7
 8003e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e8e:	4770      	bx	lr

08003e90 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003e90:	b590      	push	{r4, r7, lr}
 8003e92:	b089      	sub	sp, #36	; 0x24
 8003e94:	af00      	add	r7, sp, #0
 8003e96:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003e98:	2300      	movs	r3, #0
 8003e9a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8003e9c:	2300      	movs	r3, #0
 8003e9e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d101      	bne.n	8003eaa <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8003ea6:	2301      	movs	r3, #1
 8003ea8:	e18f      	b.n	80041ca <HAL_ADC_Init+0x33a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	68db      	ldr	r3, [r3, #12]
 8003eae:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d109      	bne.n	8003ecc <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003eb8:	6878      	ldr	r0, [r7, #4]
 8003eba:	f7ff f813 	bl	8002ee4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	2200      	movs	r2, #0
 8003ec2:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	2200      	movs	r2, #0
 8003ec8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	4618      	mov	r0, r3
 8003ed2:	f7ff ff3f 	bl	8003d54 <LL_ADC_IsDeepPowerDownEnabled>
 8003ed6:	4603      	mov	r3, r0
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d004      	beq.n	8003ee6 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	4618      	mov	r0, r3
 8003ee2:	f7ff ff25 	bl	8003d30 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	4618      	mov	r0, r3
 8003eec:	f7ff ff5a 	bl	8003da4 <LL_ADC_IsInternalRegulatorEnabled>
 8003ef0:	4603      	mov	r3, r0
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d114      	bne.n	8003f20 <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	4618      	mov	r0, r3
 8003efc:	f7ff ff3e 	bl	8003d7c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003f00:	4b87      	ldr	r3, [pc, #540]	; (8004120 <HAL_ADC_Init+0x290>)
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	099b      	lsrs	r3, r3, #6
 8003f06:	4a87      	ldr	r2, [pc, #540]	; (8004124 <HAL_ADC_Init+0x294>)
 8003f08:	fba2 2303 	umull	r2, r3, r2, r3
 8003f0c:	099b      	lsrs	r3, r3, #6
 8003f0e:	3301      	adds	r3, #1
 8003f10:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8003f12:	e002      	b.n	8003f1a <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 8003f14:	68bb      	ldr	r3, [r7, #8]
 8003f16:	3b01      	subs	r3, #1
 8003f18:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8003f1a:	68bb      	ldr	r3, [r7, #8]
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d1f9      	bne.n	8003f14 <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	4618      	mov	r0, r3
 8003f26:	f7ff ff3d 	bl	8003da4 <LL_ADC_IsInternalRegulatorEnabled>
 8003f2a:	4603      	mov	r3, r0
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d10d      	bne.n	8003f4c <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f34:	f043 0210 	orr.w	r2, r3, #16
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f40:	f043 0201 	orr.w	r2, r3, #1
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8003f48:	2301      	movs	r3, #1
 8003f4a:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	4618      	mov	r0, r3
 8003f52:	f7ff ff77 	bl	8003e44 <LL_ADC_REG_IsConversionOngoing>
 8003f56:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f5c:	f003 0310 	and.w	r3, r3, #16
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	f040 8129 	bne.w	80041b8 <HAL_ADC_Init+0x328>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8003f66:	697b      	ldr	r3, [r7, #20]
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	f040 8125 	bne.w	80041b8 <HAL_ADC_Init+0x328>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f72:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8003f76:	f043 0202 	orr.w	r2, r3, #2
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	4618      	mov	r0, r3
 8003f84:	f7ff ff36 	bl	8003df4 <LL_ADC_IsEnabled>
 8003f88:	4603      	mov	r3, r0
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d136      	bne.n	8003ffc <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	4a65      	ldr	r2, [pc, #404]	; (8004128 <HAL_ADC_Init+0x298>)
 8003f94:	4293      	cmp	r3, r2
 8003f96:	d004      	beq.n	8003fa2 <HAL_ADC_Init+0x112>
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	4a63      	ldr	r2, [pc, #396]	; (800412c <HAL_ADC_Init+0x29c>)
 8003f9e:	4293      	cmp	r3, r2
 8003fa0:	d10e      	bne.n	8003fc0 <HAL_ADC_Init+0x130>
 8003fa2:	4861      	ldr	r0, [pc, #388]	; (8004128 <HAL_ADC_Init+0x298>)
 8003fa4:	f7ff ff26 	bl	8003df4 <LL_ADC_IsEnabled>
 8003fa8:	4604      	mov	r4, r0
 8003faa:	4860      	ldr	r0, [pc, #384]	; (800412c <HAL_ADC_Init+0x29c>)
 8003fac:	f7ff ff22 	bl	8003df4 <LL_ADC_IsEnabled>
 8003fb0:	4603      	mov	r3, r0
 8003fb2:	4323      	orrs	r3, r4
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	bf0c      	ite	eq
 8003fb8:	2301      	moveq	r3, #1
 8003fba:	2300      	movne	r3, #0
 8003fbc:	b2db      	uxtb	r3, r3
 8003fbe:	e008      	b.n	8003fd2 <HAL_ADC_Init+0x142>
 8003fc0:	485b      	ldr	r0, [pc, #364]	; (8004130 <HAL_ADC_Init+0x2a0>)
 8003fc2:	f7ff ff17 	bl	8003df4 <LL_ADC_IsEnabled>
 8003fc6:	4603      	mov	r3, r0
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	bf0c      	ite	eq
 8003fcc:	2301      	moveq	r3, #1
 8003fce:	2300      	movne	r3, #0
 8003fd0:	b2db      	uxtb	r3, r3
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d012      	beq.n	8003ffc <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	4a53      	ldr	r2, [pc, #332]	; (8004128 <HAL_ADC_Init+0x298>)
 8003fdc:	4293      	cmp	r3, r2
 8003fde:	d004      	beq.n	8003fea <HAL_ADC_Init+0x15a>
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	4a51      	ldr	r2, [pc, #324]	; (800412c <HAL_ADC_Init+0x29c>)
 8003fe6:	4293      	cmp	r3, r2
 8003fe8:	d101      	bne.n	8003fee <HAL_ADC_Init+0x15e>
 8003fea:	4a52      	ldr	r2, [pc, #328]	; (8004134 <HAL_ADC_Init+0x2a4>)
 8003fec:	e000      	b.n	8003ff0 <HAL_ADC_Init+0x160>
 8003fee:	4a52      	ldr	r2, [pc, #328]	; (8004138 <HAL_ADC_Init+0x2a8>)
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	685b      	ldr	r3, [r3, #4]
 8003ff4:	4619      	mov	r1, r3
 8003ff6:	4610      	mov	r0, r2
 8003ff8:	f7ff fd68 	bl	8003acc <LL_ADC_SetCommonClock>
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#else

    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 8003ffc:	f7ff fd5a 	bl	8003ab4 <HAL_GetREVID>
 8004000:	4603      	mov	r3, r0
 8004002:	f241 0203 	movw	r2, #4099	; 0x1003
 8004006:	4293      	cmp	r3, r2
 8004008:	d914      	bls.n	8004034 <HAL_ADC_Init+0x1a4>
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	689b      	ldr	r3, [r3, #8]
 800400e:	2b10      	cmp	r3, #16
 8004010:	d110      	bne.n	8004034 <HAL_ADC_Init+0x1a4>
    {
      /* for STM32H7 silicon rev.B and above , ADC_CFGR_RES value for 8bits resolution is : b111 */
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	7d5b      	ldrb	r3, [r3, #21]
 8004016:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 800401c:	431a      	orrs	r2, r3
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8004022:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	7f1b      	ldrb	r3, [r3, #28]
 8004028:	041b      	lsls	r3, r3, #16
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 800402a:	4313      	orrs	r3, r2
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 800402c:	f043 030c 	orr.w	r3, r3, #12
 8004030:	61bb      	str	r3, [r7, #24]
 8004032:	e00d      	b.n	8004050 <HAL_ADC_Init+0x1c0>
    }
    else
    {

      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	7d5b      	ldrb	r3, [r3, #21]
 8004038:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 800403e:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8004044:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	7f1b      	ldrb	r3, [r3, #28]
 800404a:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 800404c:	4313      	orrs	r3, r2
 800404e:	61bb      	str	r3, [r7, #24]
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	7f1b      	ldrb	r3, [r3, #28]
 8004054:	2b01      	cmp	r3, #1
 8004056:	d106      	bne.n	8004066 <HAL_ADC_Init+0x1d6>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	6a1b      	ldr	r3, [r3, #32]
 800405c:	3b01      	subs	r3, #1
 800405e:	045b      	lsls	r3, r3, #17
 8004060:	69ba      	ldr	r2, [r7, #24]
 8004062:	4313      	orrs	r3, r2
 8004064:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800406a:	2b00      	cmp	r3, #0
 800406c:	d009      	beq.n	8004082 <HAL_ADC_Init+0x1f2>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004072:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800407a:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800407c:	69ba      	ldr	r2, [r7, #24]
 800407e:	4313      	orrs	r3, r2
 8004080:	61bb      	str	r3, [r7, #24]
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
    }
#else
    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	68da      	ldr	r2, [r3, #12]
 8004088:	4b2c      	ldr	r3, [pc, #176]	; (800413c <HAL_ADC_Init+0x2ac>)
 800408a:	4013      	ands	r3, r2
 800408c:	687a      	ldr	r2, [r7, #4]
 800408e:	6812      	ldr	r2, [r2, #0]
 8004090:	69b9      	ldr	r1, [r7, #24]
 8004092:	430b      	orrs	r3, r1
 8004094:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	4618      	mov	r0, r3
 800409c:	f7ff fed2 	bl	8003e44 <LL_ADC_REG_IsConversionOngoing>
 80040a0:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	4618      	mov	r0, r3
 80040a8:	f7ff fedf 	bl	8003e6a <LL_ADC_INJ_IsConversionOngoing>
 80040ac:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80040ae:	693b      	ldr	r3, [r7, #16]
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d15f      	bne.n	8004174 <HAL_ADC_Init+0x2e4>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d15c      	bne.n	8004174 <HAL_ADC_Init+0x2e4>
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
      }
#else
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	7d1b      	ldrb	r3, [r3, #20]
 80040be:	039a      	lsls	r2, r3, #14
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
      tmpCFGR = (
 80040c4:	4313      	orrs	r3, r2
 80040c6:	61bb      	str	r3, [r7, #24]
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	68da      	ldr	r2, [r3, #12]
 80040ce:	4b1c      	ldr	r3, [pc, #112]	; (8004140 <HAL_ADC_Init+0x2b0>)
 80040d0:	4013      	ands	r3, r2
 80040d2:	687a      	ldr	r2, [r7, #4]
 80040d4:	6812      	ldr	r2, [r2, #0]
 80040d6:	69b9      	ldr	r1, [r7, #24]
 80040d8:	430b      	orrs	r3, r1
 80040da:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80040e2:	2b01      	cmp	r3, #1
 80040e4:	d130      	bne.n	8004148 <HAL_ADC_Init+0x2b8>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040ea:	2b00      	cmp	r3, #0
        /*  - Oversampling Ratio                                               */
        /*  - Right bit shift                                                  */
        /*  - Left bit shift                                                   */
        /*  - Triggered mode                                                   */
        /*  - Oversampling mode (continued/resumed)                            */
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	691a      	ldr	r2, [r3, #16]
 80040f2:	4b14      	ldr	r3, [pc, #80]	; (8004144 <HAL_ADC_Init+0x2b4>)
 80040f4:	4013      	ands	r3, r2
 80040f6:	687a      	ldr	r2, [r7, #4]
 80040f8:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80040fa:	3a01      	subs	r2, #1
 80040fc:	0411      	lsls	r1, r2, #16
 80040fe:	687a      	ldr	r2, [r7, #4]
 8004100:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8004102:	4311      	orrs	r1, r2
 8004104:	687a      	ldr	r2, [r7, #4]
 8004106:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8004108:	4311      	orrs	r1, r2
 800410a:	687a      	ldr	r2, [r7, #4]
 800410c:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800410e:	430a      	orrs	r2, r1
 8004110:	431a      	orrs	r2, r3
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	f042 0201 	orr.w	r2, r2, #1
 800411a:	611a      	str	r2, [r3, #16]
 800411c:	e01c      	b.n	8004158 <HAL_ADC_Init+0x2c8>
 800411e:	bf00      	nop
 8004120:	24000000 	.word	0x24000000
 8004124:	053e2d63 	.word	0x053e2d63
 8004128:	40022000 	.word	0x40022000
 800412c:	40022100 	.word	0x40022100
 8004130:	58026000 	.word	0x58026000
 8004134:	40022300 	.word	0x40022300
 8004138:	58026300 	.word	0x58026300
 800413c:	fff0c003 	.word	0xfff0c003
 8004140:	ffffbffc 	.word	0xffffbffc
 8004144:	fc00f81e 	.word	0xfc00f81e

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	691a      	ldr	r2, [r3, #16]
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	f022 0201 	bic.w	r2, r2, #1
 8004156:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	691b      	ldr	r3, [r3, #16]
 800415e:	f023 4170 	bic.w	r1, r3, #4026531840	; 0xf0000000
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	430a      	orrs	r2, r1
 800416c:	611a      	str	r2, [r3, #16]
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
      }
#else
      /* Configure the BOOST Mode */
      ADC_ConfigureBoostMode(hadc);
 800416e:	6878      	ldr	r0, [r7, #4]
 8004170:	f000 fdd6 	bl	8004d20 <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	68db      	ldr	r3, [r3, #12]
 8004178:	2b01      	cmp	r3, #1
 800417a:	d10c      	bne.n	8004196 <HAL_ADC_Init+0x306>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004182:	f023 010f 	bic.w	r1, r3, #15
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	699b      	ldr	r3, [r3, #24]
 800418a:	1e5a      	subs	r2, r3, #1
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	430a      	orrs	r2, r1
 8004192:	631a      	str	r2, [r3, #48]	; 0x30
 8004194:	e007      	b.n	80041a6 <HAL_ADC_Init+0x316>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	f022 020f 	bic.w	r2, r2, #15
 80041a4:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80041aa:	f023 0303 	bic.w	r3, r3, #3
 80041ae:	f043 0201 	orr.w	r2, r3, #1
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	655a      	str	r2, [r3, #84]	; 0x54
 80041b6:	e007      	b.n	80041c8 <HAL_ADC_Init+0x338>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80041bc:	f043 0210 	orr.w	r2, r3, #16
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 80041c4:	2301      	movs	r3, #1
 80041c6:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80041c8:	7ffb      	ldrb	r3, [r7, #31]
}
 80041ca:	4618      	mov	r0, r3
 80041cc:	3724      	adds	r7, #36	; 0x24
 80041ce:	46bd      	mov	sp, r7
 80041d0:	bd90      	pop	{r4, r7, pc}
 80041d2:	bf00      	nop

080041d4 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 80041d4:	b580      	push	{r7, lr}
 80041d6:	b086      	sub	sp, #24
 80041d8:	af00      	add	r7, sp, #0
 80041da:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	4a5c      	ldr	r2, [pc, #368]	; (8004354 <HAL_ADC_Start+0x180>)
 80041e2:	4293      	cmp	r3, r2
 80041e4:	d004      	beq.n	80041f0 <HAL_ADC_Start+0x1c>
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	4a5b      	ldr	r2, [pc, #364]	; (8004358 <HAL_ADC_Start+0x184>)
 80041ec:	4293      	cmp	r3, r2
 80041ee:	d101      	bne.n	80041f4 <HAL_ADC_Start+0x20>
 80041f0:	4b5a      	ldr	r3, [pc, #360]	; (800435c <HAL_ADC_Start+0x188>)
 80041f2:	e000      	b.n	80041f6 <HAL_ADC_Start+0x22>
 80041f4:	4b5a      	ldr	r3, [pc, #360]	; (8004360 <HAL_ADC_Start+0x18c>)
 80041f6:	4618      	mov	r0, r3
 80041f8:	f7ff fd7e 	bl	8003cf8 <LL_ADC_GetMultimode>
 80041fc:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	4618      	mov	r0, r3
 8004204:	f7ff fe1e 	bl	8003e44 <LL_ADC_REG_IsConversionOngoing>
 8004208:	4603      	mov	r3, r0
 800420a:	2b00      	cmp	r3, #0
 800420c:	f040 809a 	bne.w	8004344 <HAL_ADC_Start+0x170>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004216:	2b01      	cmp	r3, #1
 8004218:	d101      	bne.n	800421e <HAL_ADC_Start+0x4a>
 800421a:	2302      	movs	r3, #2
 800421c:	e095      	b.n	800434a <HAL_ADC_Start+0x176>
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	2201      	movs	r2, #1
 8004222:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8004226:	6878      	ldr	r0, [r7, #4]
 8004228:	f000 fcf0 	bl	8004c0c <ADC_Enable>
 800422c:	4603      	mov	r3, r0
 800422e:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8004230:	7dfb      	ldrb	r3, [r7, #23]
 8004232:	2b00      	cmp	r3, #0
 8004234:	f040 8081 	bne.w	800433a <HAL_ADC_Start+0x166>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800423c:	4b49      	ldr	r3, [pc, #292]	; (8004364 <HAL_ADC_Start+0x190>)
 800423e:	4013      	ands	r3, r2
 8004240:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	655a      	str	r2, [r3, #84]	; 0x54
                        HAL_ADC_STATE_REG_BUSY);

      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	4a42      	ldr	r2, [pc, #264]	; (8004358 <HAL_ADC_Start+0x184>)
 800424e:	4293      	cmp	r3, r2
 8004250:	d002      	beq.n	8004258 <HAL_ADC_Start+0x84>
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	e000      	b.n	800425a <HAL_ADC_Start+0x86>
 8004258:	4b3e      	ldr	r3, [pc, #248]	; (8004354 <HAL_ADC_Start+0x180>)
 800425a:	687a      	ldr	r2, [r7, #4]
 800425c:	6812      	ldr	r2, [r2, #0]
 800425e:	4293      	cmp	r3, r2
 8004260:	d002      	beq.n	8004268 <HAL_ADC_Start+0x94>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004262:	693b      	ldr	r3, [r7, #16]
 8004264:	2b00      	cmp	r3, #0
 8004266:	d105      	bne.n	8004274 <HAL_ADC_Start+0xa0>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800426c:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	655a      	str	r2, [r3, #84]	; 0x54
      }

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004278:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800427c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004280:	d106      	bne.n	8004290 <HAL_ADC_Start+0xbc>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004286:	f023 0206 	bic.w	r2, r3, #6
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	659a      	str	r2, [r3, #88]	; 0x58
 800428e:	e002      	b.n	8004296 <HAL_ADC_Start+0xc2>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	2200      	movs	r2, #0
 8004294:	659a      	str	r2, [r3, #88]	; 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	221c      	movs	r2, #28
 800429c:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	2200      	movs	r2, #0
 80042a2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      /* trigger event.                                                       */
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	4a2b      	ldr	r2, [pc, #172]	; (8004358 <HAL_ADC_Start+0x184>)
 80042ac:	4293      	cmp	r3, r2
 80042ae:	d002      	beq.n	80042b6 <HAL_ADC_Start+0xe2>
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	e000      	b.n	80042b8 <HAL_ADC_Start+0xe4>
 80042b6:	4b27      	ldr	r3, [pc, #156]	; (8004354 <HAL_ADC_Start+0x180>)
 80042b8:	687a      	ldr	r2, [r7, #4]
 80042ba:	6812      	ldr	r2, [r2, #0]
 80042bc:	4293      	cmp	r3, r2
 80042be:	d008      	beq.n	80042d2 <HAL_ADC_Start+0xfe>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80042c0:	693b      	ldr	r3, [r7, #16]
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d005      	beq.n	80042d2 <HAL_ADC_Start+0xfe>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80042c6:	693b      	ldr	r3, [r7, #16]
 80042c8:	2b05      	cmp	r3, #5
 80042ca:	d002      	beq.n	80042d2 <HAL_ADC_Start+0xfe>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80042cc:	693b      	ldr	r3, [r7, #16]
 80042ce:	2b09      	cmp	r3, #9
 80042d0:	d114      	bne.n	80042fc <HAL_ADC_Start+0x128>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	68db      	ldr	r3, [r3, #12]
 80042d8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d007      	beq.n	80042f0 <HAL_ADC_Start+0x11c>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80042e4:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80042e8:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	655a      	str	r2, [r3, #84]	; 0x54
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	4618      	mov	r0, r3
 80042f6:	f7ff fd91 	bl	8003e1c <LL_ADC_REG_StartConversion>
 80042fa:	e025      	b.n	8004348 <HAL_ADC_Start+0x174>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004300:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	655a      	str	r2, [r3, #84]	; 0x54
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	4a12      	ldr	r2, [pc, #72]	; (8004358 <HAL_ADC_Start+0x184>)
 800430e:	4293      	cmp	r3, r2
 8004310:	d002      	beq.n	8004318 <HAL_ADC_Start+0x144>
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	e000      	b.n	800431a <HAL_ADC_Start+0x146>
 8004318:	4b0e      	ldr	r3, [pc, #56]	; (8004354 <HAL_ADC_Start+0x180>)
 800431a:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	68db      	ldr	r3, [r3, #12]
 8004320:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004324:	2b00      	cmp	r3, #0
 8004326:	d00f      	beq.n	8004348 <HAL_ADC_Start+0x174>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800432c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8004330:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	655a      	str	r2, [r3, #84]	; 0x54
 8004338:	e006      	b.n	8004348 <HAL_ADC_Start+0x174>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	2200      	movs	r2, #0
 800433e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 8004342:	e001      	b.n	8004348 <HAL_ADC_Start+0x174>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8004344:	2302      	movs	r3, #2
 8004346:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8004348:	7dfb      	ldrb	r3, [r7, #23]
}
 800434a:	4618      	mov	r0, r3
 800434c:	3718      	adds	r7, #24
 800434e:	46bd      	mov	sp, r7
 8004350:	bd80      	pop	{r7, pc}
 8004352:	bf00      	nop
 8004354:	40022000 	.word	0x40022000
 8004358:	40022100 	.word	0x40022100
 800435c:	40022300 	.word	0x40022300
 8004360:	58026300 	.word	0x58026300
 8004364:	fffff0fe 	.word	0xfffff0fe

08004368 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8004368:	b580      	push	{r7, lr}
 800436a:	b088      	sub	sp, #32
 800436c:	af00      	add	r7, sp, #0
 800436e:	6078      	str	r0, [r7, #4]
 8004370:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	4a72      	ldr	r2, [pc, #456]	; (8004540 <HAL_ADC_PollForConversion+0x1d8>)
 8004378:	4293      	cmp	r3, r2
 800437a:	d004      	beq.n	8004386 <HAL_ADC_PollForConversion+0x1e>
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	4a70      	ldr	r2, [pc, #448]	; (8004544 <HAL_ADC_PollForConversion+0x1dc>)
 8004382:	4293      	cmp	r3, r2
 8004384:	d101      	bne.n	800438a <HAL_ADC_PollForConversion+0x22>
 8004386:	4b70      	ldr	r3, [pc, #448]	; (8004548 <HAL_ADC_PollForConversion+0x1e0>)
 8004388:	e000      	b.n	800438c <HAL_ADC_PollForConversion+0x24>
 800438a:	4b70      	ldr	r3, [pc, #448]	; (800454c <HAL_ADC_PollForConversion+0x1e4>)
 800438c:	4618      	mov	r0, r3
 800438e:	f7ff fcb3 	bl	8003cf8 <LL_ADC_GetMultimode>
 8004392:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	691b      	ldr	r3, [r3, #16]
 8004398:	2b08      	cmp	r3, #8
 800439a:	d102      	bne.n	80043a2 <HAL_ADC_PollForConversion+0x3a>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 800439c:	2308      	movs	r3, #8
 800439e:	61fb      	str	r3, [r7, #28]
 80043a0:	e037      	b.n	8004412 <HAL_ADC_PollForConversion+0xaa>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80043a2:	697b      	ldr	r3, [r7, #20]
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d005      	beq.n	80043b4 <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80043a8:	697b      	ldr	r3, [r7, #20]
 80043aa:	2b05      	cmp	r3, #5
 80043ac:	d002      	beq.n	80043b4 <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80043ae:	697b      	ldr	r3, [r7, #20]
 80043b0:	2b09      	cmp	r3, #9
 80043b2:	d111      	bne.n	80043d8 <HAL_ADC_PollForConversion+0x70>
       )
    {
      /* Check DMNGT bit in handle ADC CFGR register */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT_0) != 0UL)
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	68db      	ldr	r3, [r3, #12]
 80043ba:	f003 0301 	and.w	r3, r3, #1
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d007      	beq.n	80043d2 <HAL_ADC_PollForConversion+0x6a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80043c6:	f043 0220 	orr.w	r2, r3, #32
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_ERROR;
 80043ce:	2301      	movs	r3, #1
 80043d0:	e0b1      	b.n	8004536 <HAL_ADC_PollForConversion+0x1ce>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 80043d2:	2304      	movs	r3, #4
 80043d4:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT_0) != 0UL)
 80043d6:	e01c      	b.n	8004412 <HAL_ADC_PollForConversion+0xaa>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	4a58      	ldr	r2, [pc, #352]	; (8004540 <HAL_ADC_PollForConversion+0x1d8>)
 80043de:	4293      	cmp	r3, r2
 80043e0:	d004      	beq.n	80043ec <HAL_ADC_PollForConversion+0x84>
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	4a57      	ldr	r2, [pc, #348]	; (8004544 <HAL_ADC_PollForConversion+0x1dc>)
 80043e8:	4293      	cmp	r3, r2
 80043ea:	d101      	bne.n	80043f0 <HAL_ADC_PollForConversion+0x88>
 80043ec:	4b56      	ldr	r3, [pc, #344]	; (8004548 <HAL_ADC_PollForConversion+0x1e0>)
 80043ee:	e000      	b.n	80043f2 <HAL_ADC_PollForConversion+0x8a>
 80043f0:	4b56      	ldr	r3, [pc, #344]	; (800454c <HAL_ADC_PollForConversion+0x1e4>)
 80043f2:	4618      	mov	r0, r3
 80043f4:	f7ff fc8e 	bl	8003d14 <LL_ADC_GetMultiDMATransfer>
 80043f8:	4603      	mov	r3, r0
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d007      	beq.n	800440e <HAL_ADC_PollForConversion+0xa6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004402:	f043 0220 	orr.w	r2, r3, #32
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_ERROR;
 800440a:	2301      	movs	r3, #1
 800440c:	e093      	b.n	8004536 <HAL_ADC_PollForConversion+0x1ce>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 800440e:	2304      	movs	r3, #4
 8004410:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8004412:	f7ff fb1f 	bl	8003a54 <HAL_GetTick>
 8004416:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8004418:	e021      	b.n	800445e <HAL_ADC_PollForConversion+0xf6>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 800441a:	683b      	ldr	r3, [r7, #0]
 800441c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004420:	d01d      	beq.n	800445e <HAL_ADC_PollForConversion+0xf6>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8004422:	f7ff fb17 	bl	8003a54 <HAL_GetTick>
 8004426:	4602      	mov	r2, r0
 8004428:	693b      	ldr	r3, [r7, #16]
 800442a:	1ad3      	subs	r3, r2, r3
 800442c:	683a      	ldr	r2, [r7, #0]
 800442e:	429a      	cmp	r2, r3
 8004430:	d302      	bcc.n	8004438 <HAL_ADC_PollForConversion+0xd0>
 8004432:	683b      	ldr	r3, [r7, #0]
 8004434:	2b00      	cmp	r3, #0
 8004436:	d112      	bne.n	800445e <HAL_ADC_PollForConversion+0xf6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	681a      	ldr	r2, [r3, #0]
 800443e:	69fb      	ldr	r3, [r7, #28]
 8004440:	4013      	ands	r3, r2
 8004442:	2b00      	cmp	r3, #0
 8004444:	d10b      	bne.n	800445e <HAL_ADC_PollForConversion+0xf6>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800444a:	f043 0204 	orr.w	r2, r3, #4
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	655a      	str	r2, [r3, #84]	; 0x54

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	2200      	movs	r2, #0
 8004456:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

          return HAL_TIMEOUT;
 800445a:	2303      	movs	r3, #3
 800445c:	e06b      	b.n	8004536 <HAL_ADC_PollForConversion+0x1ce>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	681a      	ldr	r2, [r3, #0]
 8004464:	69fb      	ldr	r3, [r7, #28]
 8004466:	4013      	ands	r3, r2
 8004468:	2b00      	cmp	r3, #0
 800446a:	d0d6      	beq.n	800441a <HAL_ADC_PollForConversion+0xb2>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004470:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	655a      	str	r2, [r3, #84]	; 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	4618      	mov	r0, r3
 800447e:	f7ff fbad 	bl	8003bdc <LL_ADC_REG_IsTriggerSourceSWStart>
 8004482:	4603      	mov	r3, r0
 8004484:	2b00      	cmp	r3, #0
 8004486:	d01c      	beq.n	80044c2 <HAL_ADC_PollForConversion+0x15a>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	7d5b      	ldrb	r3, [r3, #21]
 800448c:	2b00      	cmp	r3, #0
 800448e:	d118      	bne.n	80044c2 <HAL_ADC_PollForConversion+0x15a>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	f003 0308 	and.w	r3, r3, #8
 800449a:	2b08      	cmp	r3, #8
 800449c:	d111      	bne.n	80044c2 <HAL_ADC_PollForConversion+0x15a>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80044a2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	655a      	str	r2, [r3, #84]	; 0x54

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80044ae:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d105      	bne.n	80044c2 <HAL_ADC_PollForConversion+0x15a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80044ba:	f043 0201 	orr.w	r2, r3, #1
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	4a1f      	ldr	r2, [pc, #124]	; (8004544 <HAL_ADC_PollForConversion+0x1dc>)
 80044c8:	4293      	cmp	r3, r2
 80044ca:	d002      	beq.n	80044d2 <HAL_ADC_PollForConversion+0x16a>
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	e000      	b.n	80044d4 <HAL_ADC_PollForConversion+0x16c>
 80044d2:	4b1b      	ldr	r3, [pc, #108]	; (8004540 <HAL_ADC_PollForConversion+0x1d8>)
 80044d4:	687a      	ldr	r2, [r7, #4]
 80044d6:	6812      	ldr	r2, [r2, #0]
 80044d8:	4293      	cmp	r3, r2
 80044da:	d008      	beq.n	80044ee <HAL_ADC_PollForConversion+0x186>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80044dc:	697b      	ldr	r3, [r7, #20]
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d005      	beq.n	80044ee <HAL_ADC_PollForConversion+0x186>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80044e2:	697b      	ldr	r3, [r7, #20]
 80044e4:	2b05      	cmp	r3, #5
 80044e6:	d002      	beq.n	80044ee <HAL_ADC_PollForConversion+0x186>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80044e8:	697b      	ldr	r3, [r7, #20]
 80044ea:	2b09      	cmp	r3, #9
 80044ec:	d104      	bne.n	80044f8 <HAL_ADC_PollForConversion+0x190>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	68db      	ldr	r3, [r3, #12]
 80044f4:	61bb      	str	r3, [r7, #24]
 80044f6:	e00c      	b.n	8004512 <HAL_ADC_PollForConversion+0x1aa>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	4a11      	ldr	r2, [pc, #68]	; (8004544 <HAL_ADC_PollForConversion+0x1dc>)
 80044fe:	4293      	cmp	r3, r2
 8004500:	d002      	beq.n	8004508 <HAL_ADC_PollForConversion+0x1a0>
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	e000      	b.n	800450a <HAL_ADC_PollForConversion+0x1a2>
 8004508:	4b0d      	ldr	r3, [pc, #52]	; (8004540 <HAL_ADC_PollForConversion+0x1d8>)
 800450a:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	68db      	ldr	r3, [r3, #12]
 8004510:	61bb      	str	r3, [r7, #24]
  }

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8004512:	69fb      	ldr	r3, [r7, #28]
 8004514:	2b08      	cmp	r3, #8
 8004516:	d104      	bne.n	8004522 <HAL_ADC_PollForConversion+0x1ba>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	2208      	movs	r2, #8
 800451e:	601a      	str	r2, [r3, #0]
 8004520:	e008      	b.n	8004534 <HAL_ADC_PollForConversion+0x1cc>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8004522:	69bb      	ldr	r3, [r7, #24]
 8004524:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004528:	2b00      	cmp	r3, #0
 800452a:	d103      	bne.n	8004534 <HAL_ADC_PollForConversion+0x1cc>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	220c      	movs	r2, #12
 8004532:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8004534:	2300      	movs	r3, #0
}
 8004536:	4618      	mov	r0, r3
 8004538:	3720      	adds	r7, #32
 800453a:	46bd      	mov	sp, r7
 800453c:	bd80      	pop	{r7, pc}
 800453e:	bf00      	nop
 8004540:	40022000 	.word	0x40022000
 8004544:	40022100 	.word	0x40022100
 8004548:	40022300 	.word	0x40022300
 800454c:	58026300 	.word	0x58026300

08004550 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8004550:	b480      	push	{r7}
 8004552:	b083      	sub	sp, #12
 8004554:	af00      	add	r7, sp, #0
 8004556:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 800455e:	4618      	mov	r0, r3
 8004560:	370c      	adds	r7, #12
 8004562:	46bd      	mov	sp, r7
 8004564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004568:	4770      	bx	lr
	...

0800456c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 800456c:	b590      	push	{r4, r7, lr}
 800456e:	b0a1      	sub	sp, #132	; 0x84
 8004570:	af00      	add	r7, sp, #0
 8004572:	6078      	str	r0, [r7, #4]
 8004574:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004576:	2300      	movs	r3, #0
 8004578:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 800457c:	2300      	movs	r3, #0
 800457e:	60bb      	str	r3, [r7, #8]
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8004580:	683b      	ldr	r3, [r7, #0]
 8004582:	68db      	ldr	r3, [r3, #12]
 8004584:	4a9d      	ldr	r2, [pc, #628]	; (80047fc <HAL_ADC_ConfigChannel+0x290>)
 8004586:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800458e:	2b01      	cmp	r3, #1
 8004590:	d101      	bne.n	8004596 <HAL_ADC_ConfigChannel+0x2a>
 8004592:	2302      	movs	r3, #2
 8004594:	e321      	b.n	8004bda <HAL_ADC_ConfigChannel+0x66e>
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	2201      	movs	r2, #1
 800459a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	4618      	mov	r0, r3
 80045a4:	f7ff fc4e 	bl	8003e44 <LL_ADC_REG_IsConversionOngoing>
 80045a8:	4603      	mov	r3, r0
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	f040 8306 	bne.w	8004bbc <HAL_ADC_ConfigChannel+0x650>
      /* ADC channels preselection */
      hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
    }
#else
    /* ADC channels preselection */
    hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 80045b0:	683b      	ldr	r3, [r7, #0]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	d108      	bne.n	80045ce <HAL_ADC_ConfigChannel+0x62>
 80045bc:	683b      	ldr	r3, [r7, #0]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	0e9b      	lsrs	r3, r3, #26
 80045c2:	f003 031f 	and.w	r3, r3, #31
 80045c6:	2201      	movs	r2, #1
 80045c8:	fa02 f303 	lsl.w	r3, r2, r3
 80045cc:	e016      	b.n	80045fc <HAL_ADC_ConfigChannel+0x90>
 80045ce:	683b      	ldr	r3, [r7, #0]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	667b      	str	r3, [r7, #100]	; 0x64
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80045d4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80045d6:	fa93 f3a3 	rbit	r3, r3
 80045da:	663b      	str	r3, [r7, #96]	; 0x60
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80045dc:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80045de:	66bb      	str	r3, [r7, #104]	; 0x68
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80045e0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d101      	bne.n	80045ea <HAL_ADC_ConfigChannel+0x7e>
  {
    return 32U;
 80045e6:	2320      	movs	r3, #32
 80045e8:	e003      	b.n	80045f2 <HAL_ADC_ConfigChannel+0x86>
  }
  return __builtin_clz(value);
 80045ea:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80045ec:	fab3 f383 	clz	r3, r3
 80045f0:	b2db      	uxtb	r3, r3
 80045f2:	f003 031f 	and.w	r3, r3, #31
 80045f6:	2201      	movs	r2, #1
 80045f8:	fa02 f303 	lsl.w	r3, r2, r3
 80045fc:	687a      	ldr	r2, [r7, #4]
 80045fe:	6812      	ldr	r2, [r2, #0]
 8004600:	69d1      	ldr	r1, [r2, #28]
 8004602:	687a      	ldr	r2, [r7, #4]
 8004604:	6812      	ldr	r2, [r2, #0]
 8004606:	430b      	orrs	r3, r1
 8004608:	61d3      	str	r3, [r2, #28]
#endif /* ADC_VER_V5_V90 */

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	6818      	ldr	r0, [r3, #0]
 800460e:	683b      	ldr	r3, [r7, #0]
 8004610:	6859      	ldr	r1, [r3, #4]
 8004612:	683b      	ldr	r3, [r7, #0]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	461a      	mov	r2, r3
 8004618:	f7ff faf3 	bl	8003c02 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	4618      	mov	r0, r3
 8004622:	f7ff fc0f 	bl	8003e44 <LL_ADC_REG_IsConversionOngoing>
 8004626:	67b8      	str	r0, [r7, #120]	; 0x78
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	4618      	mov	r0, r3
 800462e:	f7ff fc1c 	bl	8003e6a <LL_ADC_INJ_IsConversionOngoing>
 8004632:	6778      	str	r0, [r7, #116]	; 0x74
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8004634:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004636:	2b00      	cmp	r3, #0
 8004638:	f040 80b3 	bne.w	80047a2 <HAL_ADC_ConfigChannel+0x236>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800463c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800463e:	2b00      	cmp	r3, #0
 8004640:	f040 80af 	bne.w	80047a2 <HAL_ADC_ConfigChannel+0x236>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	6818      	ldr	r0, [r3, #0]
 8004648:	683b      	ldr	r3, [r7, #0]
 800464a:	6819      	ldr	r1, [r3, #0]
 800464c:	683b      	ldr	r3, [r7, #0]
 800464e:	689b      	ldr	r3, [r3, #8]
 8004650:	461a      	mov	r2, r3
 8004652:	f7ff fb02 	bl	8003c5a <LL_ADC_SetChannelSamplingTime>
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8004656:	4b6a      	ldr	r3, [pc, #424]	; (8004800 <HAL_ADC_ConfigChannel+0x294>)
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800465e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004662:	d10b      	bne.n	800467c <HAL_ADC_ConfigChannel+0x110>
 8004664:	683b      	ldr	r3, [r7, #0]
 8004666:	695a      	ldr	r2, [r3, #20]
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	68db      	ldr	r3, [r3, #12]
 800466e:	089b      	lsrs	r3, r3, #2
 8004670:	f003 0307 	and.w	r3, r3, #7
 8004674:	005b      	lsls	r3, r3, #1
 8004676:	fa02 f303 	lsl.w	r3, r2, r3
 800467a:	e01d      	b.n	80046b8 <HAL_ADC_ConfigChannel+0x14c>
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	68db      	ldr	r3, [r3, #12]
 8004682:	f003 0310 	and.w	r3, r3, #16
 8004686:	2b00      	cmp	r3, #0
 8004688:	d10b      	bne.n	80046a2 <HAL_ADC_ConfigChannel+0x136>
 800468a:	683b      	ldr	r3, [r7, #0]
 800468c:	695a      	ldr	r2, [r3, #20]
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	68db      	ldr	r3, [r3, #12]
 8004694:	089b      	lsrs	r3, r3, #2
 8004696:	f003 0307 	and.w	r3, r3, #7
 800469a:	005b      	lsls	r3, r3, #1
 800469c:	fa02 f303 	lsl.w	r3, r2, r3
 80046a0:	e00a      	b.n	80046b8 <HAL_ADC_ConfigChannel+0x14c>
 80046a2:	683b      	ldr	r3, [r7, #0]
 80046a4:	695a      	ldr	r2, [r3, #20]
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	68db      	ldr	r3, [r3, #12]
 80046ac:	089b      	lsrs	r3, r3, #2
 80046ae:	f003 0304 	and.w	r3, r3, #4
 80046b2:	005b      	lsls	r3, r3, #1
 80046b4:	fa02 f303 	lsl.w	r3, r2, r3
 80046b8:	673b      	str	r3, [r7, #112]	; 0x70
      }
      
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 80046ba:	683b      	ldr	r3, [r7, #0]
 80046bc:	691b      	ldr	r3, [r3, #16]
 80046be:	2b04      	cmp	r3, #4
 80046c0:	d027      	beq.n	8004712 <HAL_ADC_ConfigChannel+0x1a6>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	6818      	ldr	r0, [r3, #0]
 80046c6:	683b      	ldr	r3, [r7, #0]
 80046c8:	6919      	ldr	r1, [r3, #16]
 80046ca:	683b      	ldr	r3, [r7, #0]
 80046cc:	681a      	ldr	r2, [r3, #0]
 80046ce:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80046d0:	f7ff fa30 	bl	8003b34 <LL_ADC_SetOffset>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	6818      	ldr	r0, [r3, #0]
 80046d8:	683b      	ldr	r3, [r7, #0]
 80046da:	6919      	ldr	r1, [r3, #16]
 80046dc:	683b      	ldr	r3, [r7, #0]
 80046de:	7e5b      	ldrb	r3, [r3, #25]
 80046e0:	2b01      	cmp	r3, #1
 80046e2:	d102      	bne.n	80046ea <HAL_ADC_ConfigChannel+0x17e>
 80046e4:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80046e8:	e000      	b.n	80046ec <HAL_ADC_ConfigChannel+0x180>
 80046ea:	2300      	movs	r3, #0
 80046ec:	461a      	mov	r2, r3
 80046ee:	f7ff fa5a 	bl	8003ba6 <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	6818      	ldr	r0, [r3, #0]
 80046f6:	683b      	ldr	r3, [r7, #0]
 80046f8:	6919      	ldr	r1, [r3, #16]
 80046fa:	683b      	ldr	r3, [r7, #0]
 80046fc:	7e1b      	ldrb	r3, [r3, #24]
 80046fe:	2b01      	cmp	r3, #1
 8004700:	d102      	bne.n	8004708 <HAL_ADC_ConfigChannel+0x19c>
 8004702:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8004706:	e000      	b.n	800470a <HAL_ADC_ConfigChannel+0x19e>
 8004708:	2300      	movs	r3, #0
 800470a:	461a      	mov	r2, r3
 800470c:	f7ff fa32 	bl	8003b74 <LL_ADC_SetDataRightShift>
 8004710:	e047      	b.n	80047a2 <HAL_ADC_ConfigChannel+0x236>
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004718:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800471c:	683b      	ldr	r3, [r7, #0]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	069b      	lsls	r3, r3, #26
 8004722:	429a      	cmp	r2, r3
 8004724:	d107      	bne.n	8004736 <HAL_ADC_ConfigChannel+0x1ca>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8004734:	661a      	str	r2, [r3, #96]	; 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800473c:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004740:	683b      	ldr	r3, [r7, #0]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	069b      	lsls	r3, r3, #26
 8004746:	429a      	cmp	r2, r3
 8004748:	d107      	bne.n	800475a <HAL_ADC_ConfigChannel+0x1ee>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8004758:	665a      	str	r2, [r3, #100]	; 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004760:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004764:	683b      	ldr	r3, [r7, #0]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	069b      	lsls	r3, r3, #26
 800476a:	429a      	cmp	r2, r3
 800476c:	d107      	bne.n	800477e <HAL_ADC_ConfigChannel+0x212>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800477c:	669a      	str	r2, [r3, #104]	; 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004784:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004788:	683b      	ldr	r3, [r7, #0]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	069b      	lsls	r3, r3, #26
 800478e:	429a      	cmp	r2, r3
 8004790:	d107      	bne.n	80047a2 <HAL_ADC_ConfigChannel+0x236>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80047a0:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	4618      	mov	r0, r3
 80047a8:	f7ff fb24 	bl	8003df4 <LL_ADC_IsEnabled>
 80047ac:	4603      	mov	r3, r0
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	f040 820d 	bne.w	8004bce <HAL_ADC_ConfigChannel+0x662>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	6818      	ldr	r0, [r3, #0]
 80047b8:	683b      	ldr	r3, [r7, #0]
 80047ba:	6819      	ldr	r1, [r3, #0]
 80047bc:	683b      	ldr	r3, [r7, #0]
 80047be:	68db      	ldr	r3, [r3, #12]
 80047c0:	461a      	mov	r2, r3
 80047c2:	f7ff fa75 	bl	8003cb0 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80047c6:	683b      	ldr	r3, [r7, #0]
 80047c8:	68db      	ldr	r3, [r3, #12]
 80047ca:	4a0c      	ldr	r2, [pc, #48]	; (80047fc <HAL_ADC_ConfigChannel+0x290>)
 80047cc:	4293      	cmp	r3, r2
 80047ce:	f040 8133 	bne.w	8004a38 <HAL_ADC_ConfigChannel+0x4cc>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80047d6:	683b      	ldr	r3, [r7, #0]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d110      	bne.n	8004804 <HAL_ADC_ConfigChannel+0x298>
 80047e2:	683b      	ldr	r3, [r7, #0]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	0e9b      	lsrs	r3, r3, #26
 80047e8:	3301      	adds	r3, #1
 80047ea:	f003 031f 	and.w	r3, r3, #31
 80047ee:	2b09      	cmp	r3, #9
 80047f0:	bf94      	ite	ls
 80047f2:	2301      	movls	r3, #1
 80047f4:	2300      	movhi	r3, #0
 80047f6:	b2db      	uxtb	r3, r3
 80047f8:	e01e      	b.n	8004838 <HAL_ADC_ConfigChannel+0x2cc>
 80047fa:	bf00      	nop
 80047fc:	47ff0000 	.word	0x47ff0000
 8004800:	5c001000 	.word	0x5c001000
 8004804:	683b      	ldr	r3, [r7, #0]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800480a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800480c:	fa93 f3a3 	rbit	r3, r3
 8004810:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 8004812:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004814:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (value == 0U)
 8004816:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004818:	2b00      	cmp	r3, #0
 800481a:	d101      	bne.n	8004820 <HAL_ADC_ConfigChannel+0x2b4>
    return 32U;
 800481c:	2320      	movs	r3, #32
 800481e:	e003      	b.n	8004828 <HAL_ADC_ConfigChannel+0x2bc>
  return __builtin_clz(value);
 8004820:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004822:	fab3 f383 	clz	r3, r3
 8004826:	b2db      	uxtb	r3, r3
 8004828:	3301      	adds	r3, #1
 800482a:	f003 031f 	and.w	r3, r3, #31
 800482e:	2b09      	cmp	r3, #9
 8004830:	bf94      	ite	ls
 8004832:	2301      	movls	r3, #1
 8004834:	2300      	movhi	r3, #0
 8004836:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004838:	2b00      	cmp	r3, #0
 800483a:	d079      	beq.n	8004930 <HAL_ADC_ConfigChannel+0x3c4>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800483c:	683b      	ldr	r3, [r7, #0]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004844:	2b00      	cmp	r3, #0
 8004846:	d107      	bne.n	8004858 <HAL_ADC_ConfigChannel+0x2ec>
 8004848:	683b      	ldr	r3, [r7, #0]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	0e9b      	lsrs	r3, r3, #26
 800484e:	3301      	adds	r3, #1
 8004850:	069b      	lsls	r3, r3, #26
 8004852:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004856:	e015      	b.n	8004884 <HAL_ADC_ConfigChannel+0x318>
 8004858:	683b      	ldr	r3, [r7, #0]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800485e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004860:	fa93 f3a3 	rbit	r3, r3
 8004864:	64bb      	str	r3, [r7, #72]	; 0x48
  return result;
 8004866:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004868:	653b      	str	r3, [r7, #80]	; 0x50
  if (value == 0U)
 800486a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800486c:	2b00      	cmp	r3, #0
 800486e:	d101      	bne.n	8004874 <HAL_ADC_ConfigChannel+0x308>
    return 32U;
 8004870:	2320      	movs	r3, #32
 8004872:	e003      	b.n	800487c <HAL_ADC_ConfigChannel+0x310>
  return __builtin_clz(value);
 8004874:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004876:	fab3 f383 	clz	r3, r3
 800487a:	b2db      	uxtb	r3, r3
 800487c:	3301      	adds	r3, #1
 800487e:	069b      	lsls	r3, r3, #26
 8004880:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004884:	683b      	ldr	r3, [r7, #0]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800488c:	2b00      	cmp	r3, #0
 800488e:	d109      	bne.n	80048a4 <HAL_ADC_ConfigChannel+0x338>
 8004890:	683b      	ldr	r3, [r7, #0]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	0e9b      	lsrs	r3, r3, #26
 8004896:	3301      	adds	r3, #1
 8004898:	f003 031f 	and.w	r3, r3, #31
 800489c:	2101      	movs	r1, #1
 800489e:	fa01 f303 	lsl.w	r3, r1, r3
 80048a2:	e017      	b.n	80048d4 <HAL_ADC_ConfigChannel+0x368>
 80048a4:	683b      	ldr	r3, [r7, #0]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80048aa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80048ac:	fa93 f3a3 	rbit	r3, r3
 80048b0:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 80048b2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80048b4:	647b      	str	r3, [r7, #68]	; 0x44
  if (value == 0U)
 80048b6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d101      	bne.n	80048c0 <HAL_ADC_ConfigChannel+0x354>
    return 32U;
 80048bc:	2320      	movs	r3, #32
 80048be:	e003      	b.n	80048c8 <HAL_ADC_ConfigChannel+0x35c>
  return __builtin_clz(value);
 80048c0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80048c2:	fab3 f383 	clz	r3, r3
 80048c6:	b2db      	uxtb	r3, r3
 80048c8:	3301      	adds	r3, #1
 80048ca:	f003 031f 	and.w	r3, r3, #31
 80048ce:	2101      	movs	r1, #1
 80048d0:	fa01 f303 	lsl.w	r3, r1, r3
 80048d4:	ea42 0103 	orr.w	r1, r2, r3
 80048d8:	683b      	ldr	r3, [r7, #0]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d10a      	bne.n	80048fa <HAL_ADC_ConfigChannel+0x38e>
 80048e4:	683b      	ldr	r3, [r7, #0]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	0e9b      	lsrs	r3, r3, #26
 80048ea:	3301      	adds	r3, #1
 80048ec:	f003 021f 	and.w	r2, r3, #31
 80048f0:	4613      	mov	r3, r2
 80048f2:	005b      	lsls	r3, r3, #1
 80048f4:	4413      	add	r3, r2
 80048f6:	051b      	lsls	r3, r3, #20
 80048f8:	e018      	b.n	800492c <HAL_ADC_ConfigChannel+0x3c0>
 80048fa:	683b      	ldr	r3, [r7, #0]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004900:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004902:	fa93 f3a3 	rbit	r3, r3
 8004906:	633b      	str	r3, [r7, #48]	; 0x30
  return result;
 8004908:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800490a:	63bb      	str	r3, [r7, #56]	; 0x38
  if (value == 0U)
 800490c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800490e:	2b00      	cmp	r3, #0
 8004910:	d101      	bne.n	8004916 <HAL_ADC_ConfigChannel+0x3aa>
    return 32U;
 8004912:	2320      	movs	r3, #32
 8004914:	e003      	b.n	800491e <HAL_ADC_ConfigChannel+0x3b2>
  return __builtin_clz(value);
 8004916:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004918:	fab3 f383 	clz	r3, r3
 800491c:	b2db      	uxtb	r3, r3
 800491e:	3301      	adds	r3, #1
 8004920:	f003 021f 	and.w	r2, r3, #31
 8004924:	4613      	mov	r3, r2
 8004926:	005b      	lsls	r3, r3, #1
 8004928:	4413      	add	r3, r2
 800492a:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800492c:	430b      	orrs	r3, r1
 800492e:	e07e      	b.n	8004a2e <HAL_ADC_ConfigChannel+0x4c2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004930:	683b      	ldr	r3, [r7, #0]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004938:	2b00      	cmp	r3, #0
 800493a:	d107      	bne.n	800494c <HAL_ADC_ConfigChannel+0x3e0>
 800493c:	683b      	ldr	r3, [r7, #0]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	0e9b      	lsrs	r3, r3, #26
 8004942:	3301      	adds	r3, #1
 8004944:	069b      	lsls	r3, r3, #26
 8004946:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800494a:	e015      	b.n	8004978 <HAL_ADC_ConfigChannel+0x40c>
 800494c:	683b      	ldr	r3, [r7, #0]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004952:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004954:	fa93 f3a3 	rbit	r3, r3
 8004958:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 800495a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800495c:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (value == 0U)
 800495e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004960:	2b00      	cmp	r3, #0
 8004962:	d101      	bne.n	8004968 <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 8004964:	2320      	movs	r3, #32
 8004966:	e003      	b.n	8004970 <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 8004968:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800496a:	fab3 f383 	clz	r3, r3
 800496e:	b2db      	uxtb	r3, r3
 8004970:	3301      	adds	r3, #1
 8004972:	069b      	lsls	r3, r3, #26
 8004974:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004978:	683b      	ldr	r3, [r7, #0]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004980:	2b00      	cmp	r3, #0
 8004982:	d109      	bne.n	8004998 <HAL_ADC_ConfigChannel+0x42c>
 8004984:	683b      	ldr	r3, [r7, #0]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	0e9b      	lsrs	r3, r3, #26
 800498a:	3301      	adds	r3, #1
 800498c:	f003 031f 	and.w	r3, r3, #31
 8004990:	2101      	movs	r1, #1
 8004992:	fa01 f303 	lsl.w	r3, r1, r3
 8004996:	e017      	b.n	80049c8 <HAL_ADC_ConfigChannel+0x45c>
 8004998:	683b      	ldr	r3, [r7, #0]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800499e:	69fb      	ldr	r3, [r7, #28]
 80049a0:	fa93 f3a3 	rbit	r3, r3
 80049a4:	61bb      	str	r3, [r7, #24]
  return result;
 80049a6:	69bb      	ldr	r3, [r7, #24]
 80049a8:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 80049aa:	6a3b      	ldr	r3, [r7, #32]
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	d101      	bne.n	80049b4 <HAL_ADC_ConfigChannel+0x448>
    return 32U;
 80049b0:	2320      	movs	r3, #32
 80049b2:	e003      	b.n	80049bc <HAL_ADC_ConfigChannel+0x450>
  return __builtin_clz(value);
 80049b4:	6a3b      	ldr	r3, [r7, #32]
 80049b6:	fab3 f383 	clz	r3, r3
 80049ba:	b2db      	uxtb	r3, r3
 80049bc:	3301      	adds	r3, #1
 80049be:	f003 031f 	and.w	r3, r3, #31
 80049c2:	2101      	movs	r1, #1
 80049c4:	fa01 f303 	lsl.w	r3, r1, r3
 80049c8:	ea42 0103 	orr.w	r1, r2, r3
 80049cc:	683b      	ldr	r3, [r7, #0]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d10d      	bne.n	80049f4 <HAL_ADC_ConfigChannel+0x488>
 80049d8:	683b      	ldr	r3, [r7, #0]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	0e9b      	lsrs	r3, r3, #26
 80049de:	3301      	adds	r3, #1
 80049e0:	f003 021f 	and.w	r2, r3, #31
 80049e4:	4613      	mov	r3, r2
 80049e6:	005b      	lsls	r3, r3, #1
 80049e8:	4413      	add	r3, r2
 80049ea:	3b1e      	subs	r3, #30
 80049ec:	051b      	lsls	r3, r3, #20
 80049ee:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80049f2:	e01b      	b.n	8004a2c <HAL_ADC_ConfigChannel+0x4c0>
 80049f4:	683b      	ldr	r3, [r7, #0]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80049fa:	693b      	ldr	r3, [r7, #16]
 80049fc:	fa93 f3a3 	rbit	r3, r3
 8004a00:	60fb      	str	r3, [r7, #12]
  return result;
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8004a06:	697b      	ldr	r3, [r7, #20]
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	d101      	bne.n	8004a10 <HAL_ADC_ConfigChannel+0x4a4>
    return 32U;
 8004a0c:	2320      	movs	r3, #32
 8004a0e:	e003      	b.n	8004a18 <HAL_ADC_ConfigChannel+0x4ac>
  return __builtin_clz(value);
 8004a10:	697b      	ldr	r3, [r7, #20]
 8004a12:	fab3 f383 	clz	r3, r3
 8004a16:	b2db      	uxtb	r3, r3
 8004a18:	3301      	adds	r3, #1
 8004a1a:	f003 021f 	and.w	r2, r3, #31
 8004a1e:	4613      	mov	r3, r2
 8004a20:	005b      	lsls	r3, r3, #1
 8004a22:	4413      	add	r3, r2
 8004a24:	3b1e      	subs	r3, #30
 8004a26:	051b      	lsls	r3, r3, #20
 8004a28:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004a2c:	430b      	orrs	r3, r1
 8004a2e:	683a      	ldr	r2, [r7, #0]
 8004a30:	6892      	ldr	r2, [r2, #8]
 8004a32:	4619      	mov	r1, r3
 8004a34:	f7ff f911 	bl	8003c5a <LL_ADC_SetChannelSamplingTime>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8004a38:	683b      	ldr	r3, [r7, #0]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	f280 80c6 	bge.w	8004bce <HAL_ADC_ConfigChannel+0x662>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	4a67      	ldr	r2, [pc, #412]	; (8004be4 <HAL_ADC_ConfigChannel+0x678>)
 8004a48:	4293      	cmp	r3, r2
 8004a4a:	d004      	beq.n	8004a56 <HAL_ADC_ConfigChannel+0x4ea>
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	4a65      	ldr	r2, [pc, #404]	; (8004be8 <HAL_ADC_ConfigChannel+0x67c>)
 8004a52:	4293      	cmp	r3, r2
 8004a54:	d101      	bne.n	8004a5a <HAL_ADC_ConfigChannel+0x4ee>
 8004a56:	4b65      	ldr	r3, [pc, #404]	; (8004bec <HAL_ADC_ConfigChannel+0x680>)
 8004a58:	e000      	b.n	8004a5c <HAL_ADC_ConfigChannel+0x4f0>
 8004a5a:	4b65      	ldr	r3, [pc, #404]	; (8004bf0 <HAL_ADC_ConfigChannel+0x684>)
 8004a5c:	4618      	mov	r0, r3
 8004a5e:	f7ff f85b 	bl	8003b18 <LL_ADC_GetCommonPathInternalCh>
 8004a62:	66f8      	str	r0, [r7, #108]	; 0x6c

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	4a5e      	ldr	r2, [pc, #376]	; (8004be4 <HAL_ADC_ConfigChannel+0x678>)
 8004a6a:	4293      	cmp	r3, r2
 8004a6c:	d004      	beq.n	8004a78 <HAL_ADC_ConfigChannel+0x50c>
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	4a5d      	ldr	r2, [pc, #372]	; (8004be8 <HAL_ADC_ConfigChannel+0x67c>)
 8004a74:	4293      	cmp	r3, r2
 8004a76:	d10e      	bne.n	8004a96 <HAL_ADC_ConfigChannel+0x52a>
 8004a78:	485a      	ldr	r0, [pc, #360]	; (8004be4 <HAL_ADC_ConfigChannel+0x678>)
 8004a7a:	f7ff f9bb 	bl	8003df4 <LL_ADC_IsEnabled>
 8004a7e:	4604      	mov	r4, r0
 8004a80:	4859      	ldr	r0, [pc, #356]	; (8004be8 <HAL_ADC_ConfigChannel+0x67c>)
 8004a82:	f7ff f9b7 	bl	8003df4 <LL_ADC_IsEnabled>
 8004a86:	4603      	mov	r3, r0
 8004a88:	4323      	orrs	r3, r4
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	bf0c      	ite	eq
 8004a8e:	2301      	moveq	r3, #1
 8004a90:	2300      	movne	r3, #0
 8004a92:	b2db      	uxtb	r3, r3
 8004a94:	e008      	b.n	8004aa8 <HAL_ADC_ConfigChannel+0x53c>
 8004a96:	4857      	ldr	r0, [pc, #348]	; (8004bf4 <HAL_ADC_ConfigChannel+0x688>)
 8004a98:	f7ff f9ac 	bl	8003df4 <LL_ADC_IsEnabled>
 8004a9c:	4603      	mov	r3, r0
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	bf0c      	ite	eq
 8004aa2:	2301      	moveq	r3, #1
 8004aa4:	2300      	movne	r3, #0
 8004aa6:	b2db      	uxtb	r3, r3
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d07d      	beq.n	8004ba8 <HAL_ADC_ConfigChannel+0x63c>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8004aac:	683b      	ldr	r3, [r7, #0]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	4a51      	ldr	r2, [pc, #324]	; (8004bf8 <HAL_ADC_ConfigChannel+0x68c>)
 8004ab2:	4293      	cmp	r3, r2
 8004ab4:	d130      	bne.n	8004b18 <HAL_ADC_ConfigChannel+0x5ac>
 8004ab6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004ab8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	d12b      	bne.n	8004b18 <HAL_ADC_ConfigChannel+0x5ac>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	4a4b      	ldr	r2, [pc, #300]	; (8004bf4 <HAL_ADC_ConfigChannel+0x688>)
 8004ac6:	4293      	cmp	r3, r2
 8004ac8:	f040 8081 	bne.w	8004bce <HAL_ADC_ConfigChannel+0x662>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	4a44      	ldr	r2, [pc, #272]	; (8004be4 <HAL_ADC_ConfigChannel+0x678>)
 8004ad2:	4293      	cmp	r3, r2
 8004ad4:	d004      	beq.n	8004ae0 <HAL_ADC_ConfigChannel+0x574>
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	4a43      	ldr	r2, [pc, #268]	; (8004be8 <HAL_ADC_ConfigChannel+0x67c>)
 8004adc:	4293      	cmp	r3, r2
 8004ade:	d101      	bne.n	8004ae4 <HAL_ADC_ConfigChannel+0x578>
 8004ae0:	4a42      	ldr	r2, [pc, #264]	; (8004bec <HAL_ADC_ConfigChannel+0x680>)
 8004ae2:	e000      	b.n	8004ae6 <HAL_ADC_ConfigChannel+0x57a>
 8004ae4:	4a42      	ldr	r2, [pc, #264]	; (8004bf0 <HAL_ADC_ConfigChannel+0x684>)
 8004ae6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004ae8:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8004aec:	4619      	mov	r1, r3
 8004aee:	4610      	mov	r0, r2
 8004af0:	f7fe ffff 	bl	8003af2 <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004af4:	4b41      	ldr	r3, [pc, #260]	; (8004bfc <HAL_ADC_ConfigChannel+0x690>)
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	099b      	lsrs	r3, r3, #6
 8004afa:	4a41      	ldr	r2, [pc, #260]	; (8004c00 <HAL_ADC_ConfigChannel+0x694>)
 8004afc:	fba2 2303 	umull	r2, r3, r2, r3
 8004b00:	099b      	lsrs	r3, r3, #6
 8004b02:	3301      	adds	r3, #1
 8004b04:	005b      	lsls	r3, r3, #1
 8004b06:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 8004b08:	e002      	b.n	8004b10 <HAL_ADC_ConfigChannel+0x5a4>
              {
                wait_loop_index--;
 8004b0a:	68bb      	ldr	r3, [r7, #8]
 8004b0c:	3b01      	subs	r3, #1
 8004b0e:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 8004b10:	68bb      	ldr	r3, [r7, #8]
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d1f9      	bne.n	8004b0a <HAL_ADC_ConfigChannel+0x59e>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004b16:	e05a      	b.n	8004bce <HAL_ADC_ConfigChannel+0x662>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8004b18:	683b      	ldr	r3, [r7, #0]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	4a39      	ldr	r2, [pc, #228]	; (8004c04 <HAL_ADC_ConfigChannel+0x698>)
 8004b1e:	4293      	cmp	r3, r2
 8004b20:	d11e      	bne.n	8004b60 <HAL_ADC_ConfigChannel+0x5f4>
 8004b22:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004b24:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	d119      	bne.n	8004b60 <HAL_ADC_ConfigChannel+0x5f4>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	4a30      	ldr	r2, [pc, #192]	; (8004bf4 <HAL_ADC_ConfigChannel+0x688>)
 8004b32:	4293      	cmp	r3, r2
 8004b34:	d14b      	bne.n	8004bce <HAL_ADC_ConfigChannel+0x662>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	4a2a      	ldr	r2, [pc, #168]	; (8004be4 <HAL_ADC_ConfigChannel+0x678>)
 8004b3c:	4293      	cmp	r3, r2
 8004b3e:	d004      	beq.n	8004b4a <HAL_ADC_ConfigChannel+0x5de>
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	4a28      	ldr	r2, [pc, #160]	; (8004be8 <HAL_ADC_ConfigChannel+0x67c>)
 8004b46:	4293      	cmp	r3, r2
 8004b48:	d101      	bne.n	8004b4e <HAL_ADC_ConfigChannel+0x5e2>
 8004b4a:	4a28      	ldr	r2, [pc, #160]	; (8004bec <HAL_ADC_ConfigChannel+0x680>)
 8004b4c:	e000      	b.n	8004b50 <HAL_ADC_ConfigChannel+0x5e4>
 8004b4e:	4a28      	ldr	r2, [pc, #160]	; (8004bf0 <HAL_ADC_ConfigChannel+0x684>)
 8004b50:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004b52:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004b56:	4619      	mov	r1, r3
 8004b58:	4610      	mov	r0, r2
 8004b5a:	f7fe ffca 	bl	8003af2 <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004b5e:	e036      	b.n	8004bce <HAL_ADC_ConfigChannel+0x662>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8004b60:	683b      	ldr	r3, [r7, #0]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	4a28      	ldr	r2, [pc, #160]	; (8004c08 <HAL_ADC_ConfigChannel+0x69c>)
 8004b66:	4293      	cmp	r3, r2
 8004b68:	d131      	bne.n	8004bce <HAL_ADC_ConfigChannel+0x662>
 8004b6a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004b6c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d12c      	bne.n	8004bce <HAL_ADC_ConfigChannel+0x662>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	4a1e      	ldr	r2, [pc, #120]	; (8004bf4 <HAL_ADC_ConfigChannel+0x688>)
 8004b7a:	4293      	cmp	r3, r2
 8004b7c:	d127      	bne.n	8004bce <HAL_ADC_ConfigChannel+0x662>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	4a18      	ldr	r2, [pc, #96]	; (8004be4 <HAL_ADC_ConfigChannel+0x678>)
 8004b84:	4293      	cmp	r3, r2
 8004b86:	d004      	beq.n	8004b92 <HAL_ADC_ConfigChannel+0x626>
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	4a16      	ldr	r2, [pc, #88]	; (8004be8 <HAL_ADC_ConfigChannel+0x67c>)
 8004b8e:	4293      	cmp	r3, r2
 8004b90:	d101      	bne.n	8004b96 <HAL_ADC_ConfigChannel+0x62a>
 8004b92:	4a16      	ldr	r2, [pc, #88]	; (8004bec <HAL_ADC_ConfigChannel+0x680>)
 8004b94:	e000      	b.n	8004b98 <HAL_ADC_ConfigChannel+0x62c>
 8004b96:	4a16      	ldr	r2, [pc, #88]	; (8004bf0 <HAL_ADC_ConfigChannel+0x684>)
 8004b98:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004b9a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8004b9e:	4619      	mov	r1, r3
 8004ba0:	4610      	mov	r0, r2
 8004ba2:	f7fe ffa6 	bl	8003af2 <LL_ADC_SetCommonPathInternalCh>
 8004ba6:	e012      	b.n	8004bce <HAL_ADC_ConfigChannel+0x662>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004bac:	f043 0220 	orr.w	r2, r3, #32
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	655a      	str	r2, [r3, #84]	; 0x54

          tmp_hal_status = HAL_ERROR;
 8004bb4:	2301      	movs	r3, #1
 8004bb6:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 8004bba:	e008      	b.n	8004bce <HAL_ADC_ConfigChannel+0x662>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004bc0:	f043 0220 	orr.w	r2, r3, #32
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8004bc8:	2301      	movs	r3, #1
 8004bca:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	2200      	movs	r2, #0
 8004bd2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8004bd6:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 8004bda:	4618      	mov	r0, r3
 8004bdc:	3784      	adds	r7, #132	; 0x84
 8004bde:	46bd      	mov	sp, r7
 8004be0:	bd90      	pop	{r4, r7, pc}
 8004be2:	bf00      	nop
 8004be4:	40022000 	.word	0x40022000
 8004be8:	40022100 	.word	0x40022100
 8004bec:	40022300 	.word	0x40022300
 8004bf0:	58026300 	.word	0x58026300
 8004bf4:	58026000 	.word	0x58026000
 8004bf8:	cb840000 	.word	0xcb840000
 8004bfc:	24000000 	.word	0x24000000
 8004c00:	053e2d63 	.word	0x053e2d63
 8004c04:	c7520000 	.word	0xc7520000
 8004c08:	cfb80000 	.word	0xcfb80000

08004c0c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8004c0c:	b580      	push	{r7, lr}
 8004c0e:	b084      	sub	sp, #16
 8004c10:	af00      	add	r7, sp, #0
 8004c12:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	4618      	mov	r0, r3
 8004c1a:	f7ff f8eb 	bl	8003df4 <LL_ADC_IsEnabled>
 8004c1e:	4603      	mov	r3, r0
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d16e      	bne.n	8004d02 <ADC_Enable+0xf6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	689a      	ldr	r2, [r3, #8]
 8004c2a:	4b38      	ldr	r3, [pc, #224]	; (8004d0c <ADC_Enable+0x100>)
 8004c2c:	4013      	ands	r3, r2
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d00d      	beq.n	8004c4e <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c36:	f043 0210 	orr.w	r2, r3, #16
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004c42:	f043 0201 	orr.w	r2, r3, #1
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 8004c4a:	2301      	movs	r3, #1
 8004c4c:	e05a      	b.n	8004d04 <ADC_Enable+0xf8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	4618      	mov	r0, r3
 8004c54:	f7ff f8ba 	bl	8003dcc <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8004c58:	f7fe fefc 	bl	8003a54 <HAL_GetTick>
 8004c5c:	60f8      	str	r0, [r7, #12]

    /* Poll for ADC ready flag raised except case of multimode enabled
       and ADC slave selected. */
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	4a2b      	ldr	r2, [pc, #172]	; (8004d10 <ADC_Enable+0x104>)
 8004c64:	4293      	cmp	r3, r2
 8004c66:	d004      	beq.n	8004c72 <ADC_Enable+0x66>
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	4a29      	ldr	r2, [pc, #164]	; (8004d14 <ADC_Enable+0x108>)
 8004c6e:	4293      	cmp	r3, r2
 8004c70:	d101      	bne.n	8004c76 <ADC_Enable+0x6a>
 8004c72:	4b29      	ldr	r3, [pc, #164]	; (8004d18 <ADC_Enable+0x10c>)
 8004c74:	e000      	b.n	8004c78 <ADC_Enable+0x6c>
 8004c76:	4b29      	ldr	r3, [pc, #164]	; (8004d1c <ADC_Enable+0x110>)
 8004c78:	4618      	mov	r0, r3
 8004c7a:	f7ff f83d 	bl	8003cf8 <LL_ADC_GetMultimode>
 8004c7e:	60b8      	str	r0, [r7, #8]
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	4a23      	ldr	r2, [pc, #140]	; (8004d14 <ADC_Enable+0x108>)
 8004c86:	4293      	cmp	r3, r2
 8004c88:	d002      	beq.n	8004c90 <ADC_Enable+0x84>
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	e000      	b.n	8004c92 <ADC_Enable+0x86>
 8004c90:	4b1f      	ldr	r3, [pc, #124]	; (8004d10 <ADC_Enable+0x104>)
 8004c92:	687a      	ldr	r2, [r7, #4]
 8004c94:	6812      	ldr	r2, [r2, #0]
 8004c96:	4293      	cmp	r3, r2
 8004c98:	d02c      	beq.n	8004cf4 <ADC_Enable+0xe8>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004c9a:	68bb      	ldr	r3, [r7, #8]
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	d130      	bne.n	8004d02 <ADC_Enable+0xf6>
       )
    {
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004ca0:	e028      	b.n	8004cf4 <ADC_Enable+0xe8>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	4618      	mov	r0, r3
 8004ca8:	f7ff f8a4 	bl	8003df4 <LL_ADC_IsEnabled>
 8004cac:	4603      	mov	r3, r0
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	d104      	bne.n	8004cbc <ADC_Enable+0xb0>
        {
          LL_ADC_Enable(hadc->Instance);
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	4618      	mov	r0, r3
 8004cb8:	f7ff f888 	bl	8003dcc <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8004cbc:	f7fe feca 	bl	8003a54 <HAL_GetTick>
 8004cc0:	4602      	mov	r2, r0
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	1ad3      	subs	r3, r2, r3
 8004cc6:	2b02      	cmp	r3, #2
 8004cc8:	d914      	bls.n	8004cf4 <ADC_Enable+0xe8>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	f003 0301 	and.w	r3, r3, #1
 8004cd4:	2b01      	cmp	r3, #1
 8004cd6:	d00d      	beq.n	8004cf4 <ADC_Enable+0xe8>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004cdc:	f043 0210 	orr.w	r2, r3, #16
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	655a      	str	r2, [r3, #84]	; 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004ce8:	f043 0201 	orr.w	r2, r3, #1
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	659a      	str	r2, [r3, #88]	; 0x58

            return HAL_ERROR;
 8004cf0:	2301      	movs	r3, #1
 8004cf2:	e007      	b.n	8004d04 <ADC_Enable+0xf8>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	f003 0301 	and.w	r3, r3, #1
 8004cfe:	2b01      	cmp	r3, #1
 8004d00:	d1cf      	bne.n	8004ca2 <ADC_Enable+0x96>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8004d02:	2300      	movs	r3, #0
}
 8004d04:	4618      	mov	r0, r3
 8004d06:	3710      	adds	r7, #16
 8004d08:	46bd      	mov	sp, r7
 8004d0a:	bd80      	pop	{r7, pc}
 8004d0c:	8000003f 	.word	0x8000003f
 8004d10:	40022000 	.word	0x40022000
 8004d14:	40022100 	.word	0x40022100
 8004d18:	40022300 	.word	0x40022300
 8004d1c:	58026300 	.word	0x58026300

08004d20 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 8004d20:	b580      	push	{r7, lr}
 8004d22:	b084      	sub	sp, #16
 8004d24:	af00      	add	r7, sp, #0
 8004d26:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	4a7a      	ldr	r2, [pc, #488]	; (8004f18 <ADC_ConfigureBoostMode+0x1f8>)
 8004d2e:	4293      	cmp	r3, r2
 8004d30:	d004      	beq.n	8004d3c <ADC_ConfigureBoostMode+0x1c>
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	4a79      	ldr	r2, [pc, #484]	; (8004f1c <ADC_ConfigureBoostMode+0x1fc>)
 8004d38:	4293      	cmp	r3, r2
 8004d3a:	d109      	bne.n	8004d50 <ADC_ConfigureBoostMode+0x30>
 8004d3c:	4b78      	ldr	r3, [pc, #480]	; (8004f20 <ADC_ConfigureBoostMode+0x200>)
 8004d3e:	689b      	ldr	r3, [r3, #8]
 8004d40:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	bf14      	ite	ne
 8004d48:	2301      	movne	r3, #1
 8004d4a:	2300      	moveq	r3, #0
 8004d4c:	b2db      	uxtb	r3, r3
 8004d4e:	e008      	b.n	8004d62 <ADC_ConfigureBoostMode+0x42>
 8004d50:	4b74      	ldr	r3, [pc, #464]	; (8004f24 <ADC_ConfigureBoostMode+0x204>)
 8004d52:	689b      	ldr	r3, [r3, #8]
 8004d54:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	bf14      	ite	ne
 8004d5c:	2301      	movne	r3, #1
 8004d5e:	2300      	moveq	r3, #0
 8004d60:	b2db      	uxtb	r3, r3
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	d01c      	beq.n	8004da0 <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 8004d66:	f004 fc69 	bl	800963c <HAL_RCC_GetHCLKFreq>
 8004d6a:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	685b      	ldr	r3, [r3, #4]
 8004d70:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8004d74:	d010      	beq.n	8004d98 <ADC_ConfigureBoostMode+0x78>
 8004d76:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8004d7a:	d873      	bhi.n	8004e64 <ADC_ConfigureBoostMode+0x144>
 8004d7c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004d80:	d002      	beq.n	8004d88 <ADC_ConfigureBoostMode+0x68>
 8004d82:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004d86:	d16d      	bne.n	8004e64 <ADC_ConfigureBoostMode+0x144>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	685b      	ldr	r3, [r3, #4]
 8004d8c:	0c1b      	lsrs	r3, r3, #16
 8004d8e:	68fa      	ldr	r2, [r7, #12]
 8004d90:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d94:	60fb      	str	r3, [r7, #12]
        break;
 8004d96:	e068      	b.n	8004e6a <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	089b      	lsrs	r3, r3, #2
 8004d9c:	60fb      	str	r3, [r7, #12]
        break;
 8004d9e:	e064      	b.n	8004e6a <ADC_ConfigureBoostMode+0x14a>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8004da0:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8004da4:	f04f 0100 	mov.w	r1, #0
 8004da8:	f005 fef0 	bl	800ab8c <HAL_RCCEx_GetPeriphCLKFreq>
 8004dac:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	685b      	ldr	r3, [r3, #4]
 8004db2:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 8004db6:	d051      	beq.n	8004e5c <ADC_ConfigureBoostMode+0x13c>
 8004db8:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 8004dbc:	d854      	bhi.n	8004e68 <ADC_ConfigureBoostMode+0x148>
 8004dbe:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 8004dc2:	d047      	beq.n	8004e54 <ADC_ConfigureBoostMode+0x134>
 8004dc4:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 8004dc8:	d84e      	bhi.n	8004e68 <ADC_ConfigureBoostMode+0x148>
 8004dca:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 8004dce:	d03d      	beq.n	8004e4c <ADC_ConfigureBoostMode+0x12c>
 8004dd0:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 8004dd4:	d848      	bhi.n	8004e68 <ADC_ConfigureBoostMode+0x148>
 8004dd6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004dda:	d033      	beq.n	8004e44 <ADC_ConfigureBoostMode+0x124>
 8004ddc:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004de0:	d842      	bhi.n	8004e68 <ADC_ConfigureBoostMode+0x148>
 8004de2:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 8004de6:	d029      	beq.n	8004e3c <ADC_ConfigureBoostMode+0x11c>
 8004de8:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 8004dec:	d83c      	bhi.n	8004e68 <ADC_ConfigureBoostMode+0x148>
 8004dee:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 8004df2:	d01a      	beq.n	8004e2a <ADC_ConfigureBoostMode+0x10a>
 8004df4:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 8004df8:	d836      	bhi.n	8004e68 <ADC_ConfigureBoostMode+0x148>
 8004dfa:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 8004dfe:	d014      	beq.n	8004e2a <ADC_ConfigureBoostMode+0x10a>
 8004e00:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 8004e04:	d830      	bhi.n	8004e68 <ADC_ConfigureBoostMode+0x148>
 8004e06:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004e0a:	d00e      	beq.n	8004e2a <ADC_ConfigureBoostMode+0x10a>
 8004e0c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004e10:	d82a      	bhi.n	8004e68 <ADC_ConfigureBoostMode+0x148>
 8004e12:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8004e16:	d008      	beq.n	8004e2a <ADC_ConfigureBoostMode+0x10a>
 8004e18:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8004e1c:	d824      	bhi.n	8004e68 <ADC_ConfigureBoostMode+0x148>
 8004e1e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8004e22:	d002      	beq.n	8004e2a <ADC_ConfigureBoostMode+0x10a>
 8004e24:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8004e28:	d11e      	bne.n	8004e68 <ADC_ConfigureBoostMode+0x148>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	685b      	ldr	r3, [r3, #4]
 8004e2e:	0c9b      	lsrs	r3, r3, #18
 8004e30:	005b      	lsls	r3, r3, #1
 8004e32:	68fa      	ldr	r2, [r7, #12]
 8004e34:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e38:	60fb      	str	r3, [r7, #12]
        break;
 8004e3a:	e016      	b.n	8004e6a <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	091b      	lsrs	r3, r3, #4
 8004e40:	60fb      	str	r3, [r7, #12]
        break;
 8004e42:	e012      	b.n	8004e6a <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	095b      	lsrs	r3, r3, #5
 8004e48:	60fb      	str	r3, [r7, #12]
        break;
 8004e4a:	e00e      	b.n	8004e6a <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	099b      	lsrs	r3, r3, #6
 8004e50:	60fb      	str	r3, [r7, #12]
        break;
 8004e52:	e00a      	b.n	8004e6a <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	09db      	lsrs	r3, r3, #7
 8004e58:	60fb      	str	r3, [r7, #12]
        break;
 8004e5a:	e006      	b.n	8004e6a <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	0a1b      	lsrs	r3, r3, #8
 8004e60:	60fb      	str	r3, [r7, #12]
        break;
 8004e62:	e002      	b.n	8004e6a <ADC_ConfigureBoostMode+0x14a>
        break;
 8004e64:	bf00      	nop
 8004e66:	e000      	b.n	8004e6a <ADC_ConfigureBoostMode+0x14a>
      default:
        break;
 8004e68:	bf00      	nop
  else /* if(freq > 25000000UL) */
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
  }
#else
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 8004e6a:	f7fe fe23 	bl	8003ab4 <HAL_GetREVID>
 8004e6e:	4603      	mov	r3, r0
 8004e70:	f241 0203 	movw	r2, #4099	; 0x1003
 8004e74:	4293      	cmp	r3, r2
 8004e76:	d815      	bhi.n	8004ea4 <ADC_ConfigureBoostMode+0x184>
  {
    if (freq > 20000000UL)
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	4a2b      	ldr	r2, [pc, #172]	; (8004f28 <ADC_ConfigureBoostMode+0x208>)
 8004e7c:	4293      	cmp	r3, r2
 8004e7e:	d908      	bls.n	8004e92 <ADC_ConfigureBoostMode+0x172>
    {
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	689a      	ldr	r2, [r3, #8]
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004e8e:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 8004e90:	e03e      	b.n	8004f10 <ADC_ConfigureBoostMode+0x1f0>
      CLEAR_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	689a      	ldr	r2, [r3, #8]
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004ea0:	609a      	str	r2, [r3, #8]
}
 8004ea2:	e035      	b.n	8004f10 <ADC_ConfigureBoostMode+0x1f0>
    freq /= 2U; /* divider by 2 for Rev.V */
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	085b      	lsrs	r3, r3, #1
 8004ea8:	60fb      	str	r3, [r7, #12]
    if (freq <= 6250000UL)
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	4a1f      	ldr	r2, [pc, #124]	; (8004f2c <ADC_ConfigureBoostMode+0x20c>)
 8004eae:	4293      	cmp	r3, r2
 8004eb0:	d808      	bhi.n	8004ec4 <ADC_ConfigureBoostMode+0x1a4>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	689a      	ldr	r2, [r3, #8]
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8004ec0:	609a      	str	r2, [r3, #8]
}
 8004ec2:	e025      	b.n	8004f10 <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 12500000UL)
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	4a1a      	ldr	r2, [pc, #104]	; (8004f30 <ADC_ConfigureBoostMode+0x210>)
 8004ec8:	4293      	cmp	r3, r2
 8004eca:	d80a      	bhi.n	8004ee2 <ADC_ConfigureBoostMode+0x1c2>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	689b      	ldr	r3, [r3, #8]
 8004ed2:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004ede:	609a      	str	r2, [r3, #8]
}
 8004ee0:	e016      	b.n	8004f10 <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 25000000UL)
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	4a13      	ldr	r2, [pc, #76]	; (8004f34 <ADC_ConfigureBoostMode+0x214>)
 8004ee6:	4293      	cmp	r3, r2
 8004ee8:	d80a      	bhi.n	8004f00 <ADC_ConfigureBoostMode+0x1e0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	689b      	ldr	r3, [r3, #8]
 8004ef0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004efc:	609a      	str	r2, [r3, #8]
}
 8004efe:	e007      	b.n	8004f10 <ADC_ConfigureBoostMode+0x1f0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	689a      	ldr	r2, [r3, #8]
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 8004f0e:	609a      	str	r2, [r3, #8]
}
 8004f10:	bf00      	nop
 8004f12:	3710      	adds	r7, #16
 8004f14:	46bd      	mov	sp, r7
 8004f16:	bd80      	pop	{r7, pc}
 8004f18:	40022000 	.word	0x40022000
 8004f1c:	40022100 	.word	0x40022100
 8004f20:	40022300 	.word	0x40022300
 8004f24:	58026300 	.word	0x58026300
 8004f28:	01312d00 	.word	0x01312d00
 8004f2c:	005f5e10 	.word	0x005f5e10
 8004f30:	00bebc20 	.word	0x00bebc20
 8004f34:	017d7840 	.word	0x017d7840

08004f38 <LL_ADC_IsEnabled>:
{
 8004f38:	b480      	push	{r7}
 8004f3a:	b083      	sub	sp, #12
 8004f3c:	af00      	add	r7, sp, #0
 8004f3e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	689b      	ldr	r3, [r3, #8]
 8004f44:	f003 0301 	and.w	r3, r3, #1
 8004f48:	2b01      	cmp	r3, #1
 8004f4a:	d101      	bne.n	8004f50 <LL_ADC_IsEnabled+0x18>
 8004f4c:	2301      	movs	r3, #1
 8004f4e:	e000      	b.n	8004f52 <LL_ADC_IsEnabled+0x1a>
 8004f50:	2300      	movs	r3, #0
}
 8004f52:	4618      	mov	r0, r3
 8004f54:	370c      	adds	r7, #12
 8004f56:	46bd      	mov	sp, r7
 8004f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f5c:	4770      	bx	lr

08004f5e <LL_ADC_REG_IsConversionOngoing>:
{
 8004f5e:	b480      	push	{r7}
 8004f60:	b083      	sub	sp, #12
 8004f62:	af00      	add	r7, sp, #0
 8004f64:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	689b      	ldr	r3, [r3, #8]
 8004f6a:	f003 0304 	and.w	r3, r3, #4
 8004f6e:	2b04      	cmp	r3, #4
 8004f70:	d101      	bne.n	8004f76 <LL_ADC_REG_IsConversionOngoing+0x18>
 8004f72:	2301      	movs	r3, #1
 8004f74:	e000      	b.n	8004f78 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8004f76:	2300      	movs	r3, #0
}
 8004f78:	4618      	mov	r0, r3
 8004f7a:	370c      	adds	r7, #12
 8004f7c:	46bd      	mov	sp, r7
 8004f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f82:	4770      	bx	lr

08004f84 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8004f84:	b590      	push	{r4, r7, lr}
 8004f86:	b09f      	sub	sp, #124	; 0x7c
 8004f88:	af00      	add	r7, sp, #0
 8004f8a:	6078      	str	r0, [r7, #4]
 8004f8c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004f8e:	2300      	movs	r3, #0
 8004f90:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004f9a:	2b01      	cmp	r3, #1
 8004f9c:	d101      	bne.n	8004fa2 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8004f9e:	2302      	movs	r3, #2
 8004fa0:	e0be      	b.n	8005120 <HAL_ADCEx_MultiModeConfigChannel+0x19c>
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	2201      	movs	r2, #1
 8004fa6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 8004faa:	2300      	movs	r3, #0
 8004fac:	65fb      	str	r3, [r7, #92]	; 0x5c
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 8004fae:	2300      	movs	r3, #0
 8004fb0:	663b      	str	r3, [r7, #96]	; 0x60

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	4a5c      	ldr	r2, [pc, #368]	; (8005128 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8004fb8:	4293      	cmp	r3, r2
 8004fba:	d102      	bne.n	8004fc2 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8004fbc:	4b5b      	ldr	r3, [pc, #364]	; (800512c <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8004fbe:	60bb      	str	r3, [r7, #8]
 8004fc0:	e001      	b.n	8004fc6 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8004fc2:	2300      	movs	r3, #0
 8004fc4:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 8004fc6:	68bb      	ldr	r3, [r7, #8]
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	d10b      	bne.n	8004fe4 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004fd0:	f043 0220 	orr.w	r2, r3, #32
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	2200      	movs	r2, #0
 8004fdc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    return HAL_ERROR;
 8004fe0:	2301      	movs	r3, #1
 8004fe2:	e09d      	b.n	8005120 <HAL_ADCEx_MultiModeConfigChannel+0x19c>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8004fe4:	68bb      	ldr	r3, [r7, #8]
 8004fe6:	4618      	mov	r0, r3
 8004fe8:	f7ff ffb9 	bl	8004f5e <LL_ADC_REG_IsConversionOngoing>
 8004fec:	6738      	str	r0, [r7, #112]	; 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	4618      	mov	r0, r3
 8004ff4:	f7ff ffb3 	bl	8004f5e <LL_ADC_REG_IsConversionOngoing>
 8004ff8:	4603      	mov	r3, r0
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d17f      	bne.n	80050fe <HAL_ADCEx_MultiModeConfigChannel+0x17a>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8004ffe:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005000:	2b00      	cmp	r3, #0
 8005002:	d17c      	bne.n	80050fe <HAL_ADCEx_MultiModeConfigChannel+0x17a>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	4a47      	ldr	r2, [pc, #284]	; (8005128 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 800500a:	4293      	cmp	r3, r2
 800500c:	d004      	beq.n	8005018 <HAL_ADCEx_MultiModeConfigChannel+0x94>
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	4a46      	ldr	r2, [pc, #280]	; (800512c <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8005014:	4293      	cmp	r3, r2
 8005016:	d101      	bne.n	800501c <HAL_ADCEx_MultiModeConfigChannel+0x98>
 8005018:	4b45      	ldr	r3, [pc, #276]	; (8005130 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 800501a:	e000      	b.n	800501e <HAL_ADCEx_MultiModeConfigChannel+0x9a>
 800501c:	4b45      	ldr	r3, [pc, #276]	; (8005134 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 800501e:	66fb      	str	r3, [r7, #108]	; 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8005020:	683b      	ldr	r3, [r7, #0]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	2b00      	cmp	r3, #0
 8005026:	d039      	beq.n	800509c <HAL_ADCEx_MultiModeConfigChannel+0x118>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 8005028:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800502a:	689b      	ldr	r3, [r3, #8]
 800502c:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8005030:	683b      	ldr	r3, [r7, #0]
 8005032:	685b      	ldr	r3, [r3, #4]
 8005034:	431a      	orrs	r2, r3
 8005036:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005038:	609a      	str	r2, [r3, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	4a3a      	ldr	r2, [pc, #232]	; (8005128 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8005040:	4293      	cmp	r3, r2
 8005042:	d004      	beq.n	800504e <HAL_ADCEx_MultiModeConfigChannel+0xca>
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	4a38      	ldr	r2, [pc, #224]	; (800512c <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 800504a:	4293      	cmp	r3, r2
 800504c:	d10e      	bne.n	800506c <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 800504e:	4836      	ldr	r0, [pc, #216]	; (8005128 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8005050:	f7ff ff72 	bl	8004f38 <LL_ADC_IsEnabled>
 8005054:	4604      	mov	r4, r0
 8005056:	4835      	ldr	r0, [pc, #212]	; (800512c <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8005058:	f7ff ff6e 	bl	8004f38 <LL_ADC_IsEnabled>
 800505c:	4603      	mov	r3, r0
 800505e:	4323      	orrs	r3, r4
 8005060:	2b00      	cmp	r3, #0
 8005062:	bf0c      	ite	eq
 8005064:	2301      	moveq	r3, #1
 8005066:	2300      	movne	r3, #0
 8005068:	b2db      	uxtb	r3, r3
 800506a:	e008      	b.n	800507e <HAL_ADCEx_MultiModeConfigChannel+0xfa>
 800506c:	4832      	ldr	r0, [pc, #200]	; (8005138 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 800506e:	f7ff ff63 	bl	8004f38 <LL_ADC_IsEnabled>
 8005072:	4603      	mov	r3, r0
 8005074:	2b00      	cmp	r3, #0
 8005076:	bf0c      	ite	eq
 8005078:	2301      	moveq	r3, #1
 800507a:	2300      	movne	r3, #0
 800507c:	b2db      	uxtb	r3, r3
 800507e:	2b00      	cmp	r3, #0
 8005080:	d047      	beq.n	8005112 <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8005082:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005084:	689a      	ldr	r2, [r3, #8]
 8005086:	4b2d      	ldr	r3, [pc, #180]	; (800513c <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 8005088:	4013      	ands	r3, r2
 800508a:	683a      	ldr	r2, [r7, #0]
 800508c:	6811      	ldr	r1, [r2, #0]
 800508e:	683a      	ldr	r2, [r7, #0]
 8005090:	6892      	ldr	r2, [r2, #8]
 8005092:	430a      	orrs	r2, r1
 8005094:	431a      	orrs	r2, r3
 8005096:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005098:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800509a:	e03a      	b.n	8005112 <HAL_ADCEx_MultiModeConfigChannel+0x18e>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 800509c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800509e:	689b      	ldr	r3, [r3, #8]
 80050a0:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80050a4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80050a6:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	4a1e      	ldr	r2, [pc, #120]	; (8005128 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 80050ae:	4293      	cmp	r3, r2
 80050b0:	d004      	beq.n	80050bc <HAL_ADCEx_MultiModeConfigChannel+0x138>
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	4a1d      	ldr	r2, [pc, #116]	; (800512c <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 80050b8:	4293      	cmp	r3, r2
 80050ba:	d10e      	bne.n	80050da <HAL_ADCEx_MultiModeConfigChannel+0x156>
 80050bc:	481a      	ldr	r0, [pc, #104]	; (8005128 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 80050be:	f7ff ff3b 	bl	8004f38 <LL_ADC_IsEnabled>
 80050c2:	4604      	mov	r4, r0
 80050c4:	4819      	ldr	r0, [pc, #100]	; (800512c <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 80050c6:	f7ff ff37 	bl	8004f38 <LL_ADC_IsEnabled>
 80050ca:	4603      	mov	r3, r0
 80050cc:	4323      	orrs	r3, r4
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	bf0c      	ite	eq
 80050d2:	2301      	moveq	r3, #1
 80050d4:	2300      	movne	r3, #0
 80050d6:	b2db      	uxtb	r3, r3
 80050d8:	e008      	b.n	80050ec <HAL_ADCEx_MultiModeConfigChannel+0x168>
 80050da:	4817      	ldr	r0, [pc, #92]	; (8005138 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 80050dc:	f7ff ff2c 	bl	8004f38 <LL_ADC_IsEnabled>
 80050e0:	4603      	mov	r3, r0
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	bf0c      	ite	eq
 80050e6:	2301      	moveq	r3, #1
 80050e8:	2300      	movne	r3, #0
 80050ea:	b2db      	uxtb	r3, r3
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d010      	beq.n	8005112 <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80050f0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80050f2:	689a      	ldr	r2, [r3, #8]
 80050f4:	4b11      	ldr	r3, [pc, #68]	; (800513c <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 80050f6:	4013      	ands	r3, r2
 80050f8:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80050fa:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80050fc:	e009      	b.n	8005112 <HAL_ADCEx_MultiModeConfigChannel+0x18e>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005102:	f043 0220 	orr.w	r2, r3, #32
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 800510a:	2301      	movs	r3, #1
 800510c:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 8005110:	e000      	b.n	8005114 <HAL_ADCEx_MultiModeConfigChannel+0x190>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8005112:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	2200      	movs	r2, #0
 8005118:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 800511c:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 8005120:	4618      	mov	r0, r3
 8005122:	377c      	adds	r7, #124	; 0x7c
 8005124:	46bd      	mov	sp, r7
 8005126:	bd90      	pop	{r4, r7, pc}
 8005128:	40022000 	.word	0x40022000
 800512c:	40022100 	.word	0x40022100
 8005130:	40022300 	.word	0x40022300
 8005134:	58026300 	.word	0x58026300
 8005138:	58026000 	.word	0x58026000
 800513c:	fffff0e0 	.word	0xfffff0e0

08005140 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005140:	b480      	push	{r7}
 8005142:	b085      	sub	sp, #20
 8005144:	af00      	add	r7, sp, #0
 8005146:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	f003 0307 	and.w	r3, r3, #7
 800514e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005150:	4b0b      	ldr	r3, [pc, #44]	; (8005180 <__NVIC_SetPriorityGrouping+0x40>)
 8005152:	68db      	ldr	r3, [r3, #12]
 8005154:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005156:	68ba      	ldr	r2, [r7, #8]
 8005158:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800515c:	4013      	ands	r3, r2
 800515e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005164:	68bb      	ldr	r3, [r7, #8]
 8005166:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8005168:	4b06      	ldr	r3, [pc, #24]	; (8005184 <__NVIC_SetPriorityGrouping+0x44>)
 800516a:	4313      	orrs	r3, r2
 800516c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800516e:	4a04      	ldr	r2, [pc, #16]	; (8005180 <__NVIC_SetPriorityGrouping+0x40>)
 8005170:	68bb      	ldr	r3, [r7, #8]
 8005172:	60d3      	str	r3, [r2, #12]
}
 8005174:	bf00      	nop
 8005176:	3714      	adds	r7, #20
 8005178:	46bd      	mov	sp, r7
 800517a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800517e:	4770      	bx	lr
 8005180:	e000ed00 	.word	0xe000ed00
 8005184:	05fa0000 	.word	0x05fa0000

08005188 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005188:	b480      	push	{r7}
 800518a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800518c:	4b04      	ldr	r3, [pc, #16]	; (80051a0 <__NVIC_GetPriorityGrouping+0x18>)
 800518e:	68db      	ldr	r3, [r3, #12]
 8005190:	0a1b      	lsrs	r3, r3, #8
 8005192:	f003 0307 	and.w	r3, r3, #7
}
 8005196:	4618      	mov	r0, r3
 8005198:	46bd      	mov	sp, r7
 800519a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800519e:	4770      	bx	lr
 80051a0:	e000ed00 	.word	0xe000ed00

080051a4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80051a4:	b480      	push	{r7}
 80051a6:	b083      	sub	sp, #12
 80051a8:	af00      	add	r7, sp, #0
 80051aa:	4603      	mov	r3, r0
 80051ac:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80051ae:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	db0b      	blt.n	80051ce <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80051b6:	88fb      	ldrh	r3, [r7, #6]
 80051b8:	f003 021f 	and.w	r2, r3, #31
 80051bc:	4907      	ldr	r1, [pc, #28]	; (80051dc <__NVIC_EnableIRQ+0x38>)
 80051be:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80051c2:	095b      	lsrs	r3, r3, #5
 80051c4:	2001      	movs	r0, #1
 80051c6:	fa00 f202 	lsl.w	r2, r0, r2
 80051ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80051ce:	bf00      	nop
 80051d0:	370c      	adds	r7, #12
 80051d2:	46bd      	mov	sp, r7
 80051d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051d8:	4770      	bx	lr
 80051da:	bf00      	nop
 80051dc:	e000e100 	.word	0xe000e100

080051e0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80051e0:	b480      	push	{r7}
 80051e2:	b083      	sub	sp, #12
 80051e4:	af00      	add	r7, sp, #0
 80051e6:	4603      	mov	r3, r0
 80051e8:	6039      	str	r1, [r7, #0]
 80051ea:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80051ec:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	db0a      	blt.n	800520a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80051f4:	683b      	ldr	r3, [r7, #0]
 80051f6:	b2da      	uxtb	r2, r3
 80051f8:	490c      	ldr	r1, [pc, #48]	; (800522c <__NVIC_SetPriority+0x4c>)
 80051fa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80051fe:	0112      	lsls	r2, r2, #4
 8005200:	b2d2      	uxtb	r2, r2
 8005202:	440b      	add	r3, r1
 8005204:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005208:	e00a      	b.n	8005220 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800520a:	683b      	ldr	r3, [r7, #0]
 800520c:	b2da      	uxtb	r2, r3
 800520e:	4908      	ldr	r1, [pc, #32]	; (8005230 <__NVIC_SetPriority+0x50>)
 8005210:	88fb      	ldrh	r3, [r7, #6]
 8005212:	f003 030f 	and.w	r3, r3, #15
 8005216:	3b04      	subs	r3, #4
 8005218:	0112      	lsls	r2, r2, #4
 800521a:	b2d2      	uxtb	r2, r2
 800521c:	440b      	add	r3, r1
 800521e:	761a      	strb	r2, [r3, #24]
}
 8005220:	bf00      	nop
 8005222:	370c      	adds	r7, #12
 8005224:	46bd      	mov	sp, r7
 8005226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800522a:	4770      	bx	lr
 800522c:	e000e100 	.word	0xe000e100
 8005230:	e000ed00 	.word	0xe000ed00

08005234 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005234:	b480      	push	{r7}
 8005236:	b089      	sub	sp, #36	; 0x24
 8005238:	af00      	add	r7, sp, #0
 800523a:	60f8      	str	r0, [r7, #12]
 800523c:	60b9      	str	r1, [r7, #8]
 800523e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	f003 0307 	and.w	r3, r3, #7
 8005246:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005248:	69fb      	ldr	r3, [r7, #28]
 800524a:	f1c3 0307 	rsb	r3, r3, #7
 800524e:	2b04      	cmp	r3, #4
 8005250:	bf28      	it	cs
 8005252:	2304      	movcs	r3, #4
 8005254:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005256:	69fb      	ldr	r3, [r7, #28]
 8005258:	3304      	adds	r3, #4
 800525a:	2b06      	cmp	r3, #6
 800525c:	d902      	bls.n	8005264 <NVIC_EncodePriority+0x30>
 800525e:	69fb      	ldr	r3, [r7, #28]
 8005260:	3b03      	subs	r3, #3
 8005262:	e000      	b.n	8005266 <NVIC_EncodePriority+0x32>
 8005264:	2300      	movs	r3, #0
 8005266:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005268:	f04f 32ff 	mov.w	r2, #4294967295
 800526c:	69bb      	ldr	r3, [r7, #24]
 800526e:	fa02 f303 	lsl.w	r3, r2, r3
 8005272:	43da      	mvns	r2, r3
 8005274:	68bb      	ldr	r3, [r7, #8]
 8005276:	401a      	ands	r2, r3
 8005278:	697b      	ldr	r3, [r7, #20]
 800527a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800527c:	f04f 31ff 	mov.w	r1, #4294967295
 8005280:	697b      	ldr	r3, [r7, #20]
 8005282:	fa01 f303 	lsl.w	r3, r1, r3
 8005286:	43d9      	mvns	r1, r3
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800528c:	4313      	orrs	r3, r2
         );
}
 800528e:	4618      	mov	r0, r3
 8005290:	3724      	adds	r7, #36	; 0x24
 8005292:	46bd      	mov	sp, r7
 8005294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005298:	4770      	bx	lr

0800529a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800529a:	b580      	push	{r7, lr}
 800529c:	b082      	sub	sp, #8
 800529e:	af00      	add	r7, sp, #0
 80052a0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80052a2:	6878      	ldr	r0, [r7, #4]
 80052a4:	f7ff ff4c 	bl	8005140 <__NVIC_SetPriorityGrouping>
}
 80052a8:	bf00      	nop
 80052aa:	3708      	adds	r7, #8
 80052ac:	46bd      	mov	sp, r7
 80052ae:	bd80      	pop	{r7, pc}

080052b0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80052b0:	b580      	push	{r7, lr}
 80052b2:	b086      	sub	sp, #24
 80052b4:	af00      	add	r7, sp, #0
 80052b6:	4603      	mov	r3, r0
 80052b8:	60b9      	str	r1, [r7, #8]
 80052ba:	607a      	str	r2, [r7, #4]
 80052bc:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80052be:	f7ff ff63 	bl	8005188 <__NVIC_GetPriorityGrouping>
 80052c2:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80052c4:	687a      	ldr	r2, [r7, #4]
 80052c6:	68b9      	ldr	r1, [r7, #8]
 80052c8:	6978      	ldr	r0, [r7, #20]
 80052ca:	f7ff ffb3 	bl	8005234 <NVIC_EncodePriority>
 80052ce:	4602      	mov	r2, r0
 80052d0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80052d4:	4611      	mov	r1, r2
 80052d6:	4618      	mov	r0, r3
 80052d8:	f7ff ff82 	bl	80051e0 <__NVIC_SetPriority>
}
 80052dc:	bf00      	nop
 80052de:	3718      	adds	r7, #24
 80052e0:	46bd      	mov	sp, r7
 80052e2:	bd80      	pop	{r7, pc}

080052e4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80052e4:	b580      	push	{r7, lr}
 80052e6:	b082      	sub	sp, #8
 80052e8:	af00      	add	r7, sp, #0
 80052ea:	4603      	mov	r3, r0
 80052ec:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80052ee:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80052f2:	4618      	mov	r0, r3
 80052f4:	f7ff ff56 	bl	80051a4 <__NVIC_EnableIRQ>
}
 80052f8:	bf00      	nop
 80052fa:	3708      	adds	r7, #8
 80052fc:	46bd      	mov	sp, r7
 80052fe:	bd80      	pop	{r7, pc}

08005300 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005300:	b580      	push	{r7, lr}
 8005302:	b086      	sub	sp, #24
 8005304:	af00      	add	r7, sp, #0
 8005306:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8005308:	f7fe fba4 	bl	8003a54 <HAL_GetTick>
 800530c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	2b00      	cmp	r3, #0
 8005312:	d101      	bne.n	8005318 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8005314:	2301      	movs	r3, #1
 8005316:	e316      	b.n	8005946 <HAL_DMA_Init+0x646>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	4a66      	ldr	r2, [pc, #408]	; (80054b8 <HAL_DMA_Init+0x1b8>)
 800531e:	4293      	cmp	r3, r2
 8005320:	d04a      	beq.n	80053b8 <HAL_DMA_Init+0xb8>
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	4a65      	ldr	r2, [pc, #404]	; (80054bc <HAL_DMA_Init+0x1bc>)
 8005328:	4293      	cmp	r3, r2
 800532a:	d045      	beq.n	80053b8 <HAL_DMA_Init+0xb8>
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	4a63      	ldr	r2, [pc, #396]	; (80054c0 <HAL_DMA_Init+0x1c0>)
 8005332:	4293      	cmp	r3, r2
 8005334:	d040      	beq.n	80053b8 <HAL_DMA_Init+0xb8>
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	4a62      	ldr	r2, [pc, #392]	; (80054c4 <HAL_DMA_Init+0x1c4>)
 800533c:	4293      	cmp	r3, r2
 800533e:	d03b      	beq.n	80053b8 <HAL_DMA_Init+0xb8>
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	4a60      	ldr	r2, [pc, #384]	; (80054c8 <HAL_DMA_Init+0x1c8>)
 8005346:	4293      	cmp	r3, r2
 8005348:	d036      	beq.n	80053b8 <HAL_DMA_Init+0xb8>
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	4a5f      	ldr	r2, [pc, #380]	; (80054cc <HAL_DMA_Init+0x1cc>)
 8005350:	4293      	cmp	r3, r2
 8005352:	d031      	beq.n	80053b8 <HAL_DMA_Init+0xb8>
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	4a5d      	ldr	r2, [pc, #372]	; (80054d0 <HAL_DMA_Init+0x1d0>)
 800535a:	4293      	cmp	r3, r2
 800535c:	d02c      	beq.n	80053b8 <HAL_DMA_Init+0xb8>
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	4a5c      	ldr	r2, [pc, #368]	; (80054d4 <HAL_DMA_Init+0x1d4>)
 8005364:	4293      	cmp	r3, r2
 8005366:	d027      	beq.n	80053b8 <HAL_DMA_Init+0xb8>
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	4a5a      	ldr	r2, [pc, #360]	; (80054d8 <HAL_DMA_Init+0x1d8>)
 800536e:	4293      	cmp	r3, r2
 8005370:	d022      	beq.n	80053b8 <HAL_DMA_Init+0xb8>
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	4a59      	ldr	r2, [pc, #356]	; (80054dc <HAL_DMA_Init+0x1dc>)
 8005378:	4293      	cmp	r3, r2
 800537a:	d01d      	beq.n	80053b8 <HAL_DMA_Init+0xb8>
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	4a57      	ldr	r2, [pc, #348]	; (80054e0 <HAL_DMA_Init+0x1e0>)
 8005382:	4293      	cmp	r3, r2
 8005384:	d018      	beq.n	80053b8 <HAL_DMA_Init+0xb8>
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	4a56      	ldr	r2, [pc, #344]	; (80054e4 <HAL_DMA_Init+0x1e4>)
 800538c:	4293      	cmp	r3, r2
 800538e:	d013      	beq.n	80053b8 <HAL_DMA_Init+0xb8>
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	4a54      	ldr	r2, [pc, #336]	; (80054e8 <HAL_DMA_Init+0x1e8>)
 8005396:	4293      	cmp	r3, r2
 8005398:	d00e      	beq.n	80053b8 <HAL_DMA_Init+0xb8>
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	4a53      	ldr	r2, [pc, #332]	; (80054ec <HAL_DMA_Init+0x1ec>)
 80053a0:	4293      	cmp	r3, r2
 80053a2:	d009      	beq.n	80053b8 <HAL_DMA_Init+0xb8>
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	4a51      	ldr	r2, [pc, #324]	; (80054f0 <HAL_DMA_Init+0x1f0>)
 80053aa:	4293      	cmp	r3, r2
 80053ac:	d004      	beq.n	80053b8 <HAL_DMA_Init+0xb8>
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	4a50      	ldr	r2, [pc, #320]	; (80054f4 <HAL_DMA_Init+0x1f4>)
 80053b4:	4293      	cmp	r3, r2
 80053b6:	d101      	bne.n	80053bc <HAL_DMA_Init+0xbc>
 80053b8:	2301      	movs	r3, #1
 80053ba:	e000      	b.n	80053be <HAL_DMA_Init+0xbe>
 80053bc:	2300      	movs	r3, #0
 80053be:	2b00      	cmp	r3, #0
 80053c0:	f000 813b 	beq.w	800563a <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	2202      	movs	r2, #2
 80053c8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	2200      	movs	r2, #0
 80053d0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	4a37      	ldr	r2, [pc, #220]	; (80054b8 <HAL_DMA_Init+0x1b8>)
 80053da:	4293      	cmp	r3, r2
 80053dc:	d04a      	beq.n	8005474 <HAL_DMA_Init+0x174>
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	4a36      	ldr	r2, [pc, #216]	; (80054bc <HAL_DMA_Init+0x1bc>)
 80053e4:	4293      	cmp	r3, r2
 80053e6:	d045      	beq.n	8005474 <HAL_DMA_Init+0x174>
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	4a34      	ldr	r2, [pc, #208]	; (80054c0 <HAL_DMA_Init+0x1c0>)
 80053ee:	4293      	cmp	r3, r2
 80053f0:	d040      	beq.n	8005474 <HAL_DMA_Init+0x174>
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	4a33      	ldr	r2, [pc, #204]	; (80054c4 <HAL_DMA_Init+0x1c4>)
 80053f8:	4293      	cmp	r3, r2
 80053fa:	d03b      	beq.n	8005474 <HAL_DMA_Init+0x174>
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	4a31      	ldr	r2, [pc, #196]	; (80054c8 <HAL_DMA_Init+0x1c8>)
 8005402:	4293      	cmp	r3, r2
 8005404:	d036      	beq.n	8005474 <HAL_DMA_Init+0x174>
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	4a30      	ldr	r2, [pc, #192]	; (80054cc <HAL_DMA_Init+0x1cc>)
 800540c:	4293      	cmp	r3, r2
 800540e:	d031      	beq.n	8005474 <HAL_DMA_Init+0x174>
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	4a2e      	ldr	r2, [pc, #184]	; (80054d0 <HAL_DMA_Init+0x1d0>)
 8005416:	4293      	cmp	r3, r2
 8005418:	d02c      	beq.n	8005474 <HAL_DMA_Init+0x174>
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	4a2d      	ldr	r2, [pc, #180]	; (80054d4 <HAL_DMA_Init+0x1d4>)
 8005420:	4293      	cmp	r3, r2
 8005422:	d027      	beq.n	8005474 <HAL_DMA_Init+0x174>
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	4a2b      	ldr	r2, [pc, #172]	; (80054d8 <HAL_DMA_Init+0x1d8>)
 800542a:	4293      	cmp	r3, r2
 800542c:	d022      	beq.n	8005474 <HAL_DMA_Init+0x174>
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	4a2a      	ldr	r2, [pc, #168]	; (80054dc <HAL_DMA_Init+0x1dc>)
 8005434:	4293      	cmp	r3, r2
 8005436:	d01d      	beq.n	8005474 <HAL_DMA_Init+0x174>
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	4a28      	ldr	r2, [pc, #160]	; (80054e0 <HAL_DMA_Init+0x1e0>)
 800543e:	4293      	cmp	r3, r2
 8005440:	d018      	beq.n	8005474 <HAL_DMA_Init+0x174>
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	4a27      	ldr	r2, [pc, #156]	; (80054e4 <HAL_DMA_Init+0x1e4>)
 8005448:	4293      	cmp	r3, r2
 800544a:	d013      	beq.n	8005474 <HAL_DMA_Init+0x174>
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	4a25      	ldr	r2, [pc, #148]	; (80054e8 <HAL_DMA_Init+0x1e8>)
 8005452:	4293      	cmp	r3, r2
 8005454:	d00e      	beq.n	8005474 <HAL_DMA_Init+0x174>
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	4a24      	ldr	r2, [pc, #144]	; (80054ec <HAL_DMA_Init+0x1ec>)
 800545c:	4293      	cmp	r3, r2
 800545e:	d009      	beq.n	8005474 <HAL_DMA_Init+0x174>
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	4a22      	ldr	r2, [pc, #136]	; (80054f0 <HAL_DMA_Init+0x1f0>)
 8005466:	4293      	cmp	r3, r2
 8005468:	d004      	beq.n	8005474 <HAL_DMA_Init+0x174>
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	4a21      	ldr	r2, [pc, #132]	; (80054f4 <HAL_DMA_Init+0x1f4>)
 8005470:	4293      	cmp	r3, r2
 8005472:	d108      	bne.n	8005486 <HAL_DMA_Init+0x186>
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	681a      	ldr	r2, [r3, #0]
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	f022 0201 	bic.w	r2, r2, #1
 8005482:	601a      	str	r2, [r3, #0]
 8005484:	e007      	b.n	8005496 <HAL_DMA_Init+0x196>
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	681a      	ldr	r2, [r3, #0]
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	f022 0201 	bic.w	r2, r2, #1
 8005494:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8005496:	e02f      	b.n	80054f8 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005498:	f7fe fadc 	bl	8003a54 <HAL_GetTick>
 800549c:	4602      	mov	r2, r0
 800549e:	693b      	ldr	r3, [r7, #16]
 80054a0:	1ad3      	subs	r3, r2, r3
 80054a2:	2b05      	cmp	r3, #5
 80054a4:	d928      	bls.n	80054f8 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	2220      	movs	r2, #32
 80054aa:	655a      	str	r2, [r3, #84]	; 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	2203      	movs	r2, #3
 80054b0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        return HAL_ERROR;
 80054b4:	2301      	movs	r3, #1
 80054b6:	e246      	b.n	8005946 <HAL_DMA_Init+0x646>
 80054b8:	40020010 	.word	0x40020010
 80054bc:	40020028 	.word	0x40020028
 80054c0:	40020040 	.word	0x40020040
 80054c4:	40020058 	.word	0x40020058
 80054c8:	40020070 	.word	0x40020070
 80054cc:	40020088 	.word	0x40020088
 80054d0:	400200a0 	.word	0x400200a0
 80054d4:	400200b8 	.word	0x400200b8
 80054d8:	40020410 	.word	0x40020410
 80054dc:	40020428 	.word	0x40020428
 80054e0:	40020440 	.word	0x40020440
 80054e4:	40020458 	.word	0x40020458
 80054e8:	40020470 	.word	0x40020470
 80054ec:	40020488 	.word	0x40020488
 80054f0:	400204a0 	.word	0x400204a0
 80054f4:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	f003 0301 	and.w	r3, r3, #1
 8005502:	2b00      	cmp	r3, #0
 8005504:	d1c8      	bne.n	8005498 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800550e:	697a      	ldr	r2, [r7, #20]
 8005510:	4b83      	ldr	r3, [pc, #524]	; (8005720 <HAL_DMA_Init+0x420>)
 8005512:	4013      	ands	r3, r2
 8005514:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 800551e:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	691b      	ldr	r3, [r3, #16]
 8005524:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800552a:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	699b      	ldr	r3, [r3, #24]
 8005530:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005536:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	6a1b      	ldr	r3, [r3, #32]
 800553c:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 800553e:	697a      	ldr	r2, [r7, #20]
 8005540:	4313      	orrs	r3, r2
 8005542:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005548:	2b04      	cmp	r3, #4
 800554a:	d107      	bne.n	800555c <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005554:	4313      	orrs	r3, r2
 8005556:	697a      	ldr	r2, [r7, #20]
 8005558:	4313      	orrs	r3, r2
 800555a:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 800555c:	4b71      	ldr	r3, [pc, #452]	; (8005724 <HAL_DMA_Init+0x424>)
 800555e:	681a      	ldr	r2, [r3, #0]
 8005560:	4b71      	ldr	r3, [pc, #452]	; (8005728 <HAL_DMA_Init+0x428>)
 8005562:	4013      	ands	r3, r2
 8005564:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005568:	d328      	bcc.n	80055bc <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	685b      	ldr	r3, [r3, #4]
 800556e:	2b28      	cmp	r3, #40	; 0x28
 8005570:	d903      	bls.n	800557a <HAL_DMA_Init+0x27a>
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	685b      	ldr	r3, [r3, #4]
 8005576:	2b2e      	cmp	r3, #46	; 0x2e
 8005578:	d917      	bls.n	80055aa <HAL_DMA_Init+0x2aa>
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	685b      	ldr	r3, [r3, #4]
 800557e:	2b3e      	cmp	r3, #62	; 0x3e
 8005580:	d903      	bls.n	800558a <HAL_DMA_Init+0x28a>
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	685b      	ldr	r3, [r3, #4]
 8005586:	2b42      	cmp	r3, #66	; 0x42
 8005588:	d90f      	bls.n	80055aa <HAL_DMA_Init+0x2aa>
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	685b      	ldr	r3, [r3, #4]
 800558e:	2b46      	cmp	r3, #70	; 0x46
 8005590:	d903      	bls.n	800559a <HAL_DMA_Init+0x29a>
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	685b      	ldr	r3, [r3, #4]
 8005596:	2b48      	cmp	r3, #72	; 0x48
 8005598:	d907      	bls.n	80055aa <HAL_DMA_Init+0x2aa>
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	685b      	ldr	r3, [r3, #4]
 800559e:	2b4e      	cmp	r3, #78	; 0x4e
 80055a0:	d905      	bls.n	80055ae <HAL_DMA_Init+0x2ae>
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	685b      	ldr	r3, [r3, #4]
 80055a6:	2b52      	cmp	r3, #82	; 0x52
 80055a8:	d801      	bhi.n	80055ae <HAL_DMA_Init+0x2ae>
 80055aa:	2301      	movs	r3, #1
 80055ac:	e000      	b.n	80055b0 <HAL_DMA_Init+0x2b0>
 80055ae:	2300      	movs	r3, #0
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	d003      	beq.n	80055bc <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 80055b4:	697b      	ldr	r3, [r7, #20]
 80055b6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80055ba:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	697a      	ldr	r2, [r7, #20]
 80055c2:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	695b      	ldr	r3, [r3, #20]
 80055ca:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80055cc:	697b      	ldr	r3, [r7, #20]
 80055ce:	f023 0307 	bic.w	r3, r3, #7
 80055d2:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055d8:	697a      	ldr	r2, [r7, #20]
 80055da:	4313      	orrs	r3, r2
 80055dc:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055e2:	2b04      	cmp	r3, #4
 80055e4:	d117      	bne.n	8005616 <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80055ea:	697a      	ldr	r2, [r7, #20]
 80055ec:	4313      	orrs	r3, r2
 80055ee:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80055f4:	2b00      	cmp	r3, #0
 80055f6:	d00e      	beq.n	8005616 <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80055f8:	6878      	ldr	r0, [r7, #4]
 80055fa:	f001 ff1d 	bl	8007438 <DMA_CheckFifoParam>
 80055fe:	4603      	mov	r3, r0
 8005600:	2b00      	cmp	r3, #0
 8005602:	d008      	beq.n	8005616 <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	2240      	movs	r2, #64	; 0x40
 8005608:	655a      	str	r2, [r3, #84]	; 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	2201      	movs	r2, #1
 800560e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          return HAL_ERROR;
 8005612:	2301      	movs	r3, #1
 8005614:	e197      	b.n	8005946 <HAL_DMA_Init+0x646>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	697a      	ldr	r2, [r7, #20]
 800561c:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800561e:	6878      	ldr	r0, [r7, #4]
 8005620:	f001 fe58 	bl	80072d4 <DMA_CalcBaseAndBitshift>
 8005624:	4603      	mov	r3, r0
 8005626:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800562c:	f003 031f 	and.w	r3, r3, #31
 8005630:	223f      	movs	r2, #63	; 0x3f
 8005632:	409a      	lsls	r2, r3
 8005634:	68bb      	ldr	r3, [r7, #8]
 8005636:	609a      	str	r2, [r3, #8]
 8005638:	e0cd      	b.n	80057d6 <HAL_DMA_Init+0x4d6>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	4a3b      	ldr	r2, [pc, #236]	; (800572c <HAL_DMA_Init+0x42c>)
 8005640:	4293      	cmp	r3, r2
 8005642:	d022      	beq.n	800568a <HAL_DMA_Init+0x38a>
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	4a39      	ldr	r2, [pc, #228]	; (8005730 <HAL_DMA_Init+0x430>)
 800564a:	4293      	cmp	r3, r2
 800564c:	d01d      	beq.n	800568a <HAL_DMA_Init+0x38a>
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	4a38      	ldr	r2, [pc, #224]	; (8005734 <HAL_DMA_Init+0x434>)
 8005654:	4293      	cmp	r3, r2
 8005656:	d018      	beq.n	800568a <HAL_DMA_Init+0x38a>
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	4a36      	ldr	r2, [pc, #216]	; (8005738 <HAL_DMA_Init+0x438>)
 800565e:	4293      	cmp	r3, r2
 8005660:	d013      	beq.n	800568a <HAL_DMA_Init+0x38a>
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	4a35      	ldr	r2, [pc, #212]	; (800573c <HAL_DMA_Init+0x43c>)
 8005668:	4293      	cmp	r3, r2
 800566a:	d00e      	beq.n	800568a <HAL_DMA_Init+0x38a>
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	4a33      	ldr	r2, [pc, #204]	; (8005740 <HAL_DMA_Init+0x440>)
 8005672:	4293      	cmp	r3, r2
 8005674:	d009      	beq.n	800568a <HAL_DMA_Init+0x38a>
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	4a32      	ldr	r2, [pc, #200]	; (8005744 <HAL_DMA_Init+0x444>)
 800567c:	4293      	cmp	r3, r2
 800567e:	d004      	beq.n	800568a <HAL_DMA_Init+0x38a>
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	4a30      	ldr	r2, [pc, #192]	; (8005748 <HAL_DMA_Init+0x448>)
 8005686:	4293      	cmp	r3, r2
 8005688:	d101      	bne.n	800568e <HAL_DMA_Init+0x38e>
 800568a:	2301      	movs	r3, #1
 800568c:	e000      	b.n	8005690 <HAL_DMA_Init+0x390>
 800568e:	2300      	movs	r3, #0
 8005690:	2b00      	cmp	r3, #0
 8005692:	f000 8097 	beq.w	80057c4 <HAL_DMA_Init+0x4c4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	4a24      	ldr	r2, [pc, #144]	; (800572c <HAL_DMA_Init+0x42c>)
 800569c:	4293      	cmp	r3, r2
 800569e:	d021      	beq.n	80056e4 <HAL_DMA_Init+0x3e4>
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	4a22      	ldr	r2, [pc, #136]	; (8005730 <HAL_DMA_Init+0x430>)
 80056a6:	4293      	cmp	r3, r2
 80056a8:	d01c      	beq.n	80056e4 <HAL_DMA_Init+0x3e4>
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	4a21      	ldr	r2, [pc, #132]	; (8005734 <HAL_DMA_Init+0x434>)
 80056b0:	4293      	cmp	r3, r2
 80056b2:	d017      	beq.n	80056e4 <HAL_DMA_Init+0x3e4>
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	4a1f      	ldr	r2, [pc, #124]	; (8005738 <HAL_DMA_Init+0x438>)
 80056ba:	4293      	cmp	r3, r2
 80056bc:	d012      	beq.n	80056e4 <HAL_DMA_Init+0x3e4>
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	4a1e      	ldr	r2, [pc, #120]	; (800573c <HAL_DMA_Init+0x43c>)
 80056c4:	4293      	cmp	r3, r2
 80056c6:	d00d      	beq.n	80056e4 <HAL_DMA_Init+0x3e4>
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	4a1c      	ldr	r2, [pc, #112]	; (8005740 <HAL_DMA_Init+0x440>)
 80056ce:	4293      	cmp	r3, r2
 80056d0:	d008      	beq.n	80056e4 <HAL_DMA_Init+0x3e4>
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	4a1b      	ldr	r2, [pc, #108]	; (8005744 <HAL_DMA_Init+0x444>)
 80056d8:	4293      	cmp	r3, r2
 80056da:	d003      	beq.n	80056e4 <HAL_DMA_Init+0x3e4>
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	4a19      	ldr	r2, [pc, #100]	; (8005748 <HAL_DMA_Init+0x448>)
 80056e2:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	2202      	movs	r2, #2
 80056e8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	2200      	movs	r2, #0
 80056f0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 80056fc:	697a      	ldr	r2, [r7, #20]
 80056fe:	4b13      	ldr	r3, [pc, #76]	; (800574c <HAL_DMA_Init+0x44c>)
 8005700:	4013      	ands	r3, r2
 8005702:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	689b      	ldr	r3, [r3, #8]
 8005708:	2b40      	cmp	r3, #64	; 0x40
 800570a:	d021      	beq.n	8005750 <HAL_DMA_Init+0x450>
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	689b      	ldr	r3, [r3, #8]
 8005710:	2b80      	cmp	r3, #128	; 0x80
 8005712:	d102      	bne.n	800571a <HAL_DMA_Init+0x41a>
 8005714:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8005718:	e01b      	b.n	8005752 <HAL_DMA_Init+0x452>
 800571a:	2300      	movs	r3, #0
 800571c:	e019      	b.n	8005752 <HAL_DMA_Init+0x452>
 800571e:	bf00      	nop
 8005720:	fe10803f 	.word	0xfe10803f
 8005724:	5c001000 	.word	0x5c001000
 8005728:	ffff0000 	.word	0xffff0000
 800572c:	58025408 	.word	0x58025408
 8005730:	5802541c 	.word	0x5802541c
 8005734:	58025430 	.word	0x58025430
 8005738:	58025444 	.word	0x58025444
 800573c:	58025458 	.word	0x58025458
 8005740:	5802546c 	.word	0x5802546c
 8005744:	58025480 	.word	0x58025480
 8005748:	58025494 	.word	0x58025494
 800574c:	fffe000f 	.word	0xfffe000f
 8005750:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8005752:	687a      	ldr	r2, [r7, #4]
 8005754:	68d2      	ldr	r2, [r2, #12]
 8005756:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8005758:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	691b      	ldr	r3, [r3, #16]
 800575e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8005760:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	695b      	ldr	r3, [r3, #20]
 8005766:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8005768:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	699b      	ldr	r3, [r3, #24]
 800576e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8005770:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	69db      	ldr	r3, [r3, #28]
 8005776:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8005778:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	6a1b      	ldr	r3, [r3, #32]
 800577e:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8005780:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8005782:	697a      	ldr	r2, [r7, #20]
 8005784:	4313      	orrs	r3, r2
 8005786:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	697a      	ldr	r2, [r7, #20]
 800578e:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	461a      	mov	r2, r3
 8005796:	4b6e      	ldr	r3, [pc, #440]	; (8005950 <HAL_DMA_Init+0x650>)
 8005798:	4413      	add	r3, r2
 800579a:	4a6e      	ldr	r2, [pc, #440]	; (8005954 <HAL_DMA_Init+0x654>)
 800579c:	fba2 2303 	umull	r2, r3, r2, r3
 80057a0:	091b      	lsrs	r3, r3, #4
 80057a2:	009a      	lsls	r2, r3, #2
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80057a8:	6878      	ldr	r0, [r7, #4]
 80057aa:	f001 fd93 	bl	80072d4 <DMA_CalcBaseAndBitshift>
 80057ae:	4603      	mov	r3, r0
 80057b0:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80057b6:	f003 031f 	and.w	r3, r3, #31
 80057ba:	2201      	movs	r2, #1
 80057bc:	409a      	lsls	r2, r3
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	605a      	str	r2, [r3, #4]
 80057c2:	e008      	b.n	80057d6 <HAL_DMA_Init+0x4d6>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	2240      	movs	r2, #64	; 0x40
 80057c8:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	2203      	movs	r2, #3
 80057ce:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    return HAL_ERROR;
 80057d2:	2301      	movs	r3, #1
 80057d4:	e0b7      	b.n	8005946 <HAL_DMA_Init+0x646>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	4a5f      	ldr	r2, [pc, #380]	; (8005958 <HAL_DMA_Init+0x658>)
 80057dc:	4293      	cmp	r3, r2
 80057de:	d072      	beq.n	80058c6 <HAL_DMA_Init+0x5c6>
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	4a5d      	ldr	r2, [pc, #372]	; (800595c <HAL_DMA_Init+0x65c>)
 80057e6:	4293      	cmp	r3, r2
 80057e8:	d06d      	beq.n	80058c6 <HAL_DMA_Init+0x5c6>
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	4a5c      	ldr	r2, [pc, #368]	; (8005960 <HAL_DMA_Init+0x660>)
 80057f0:	4293      	cmp	r3, r2
 80057f2:	d068      	beq.n	80058c6 <HAL_DMA_Init+0x5c6>
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	4a5a      	ldr	r2, [pc, #360]	; (8005964 <HAL_DMA_Init+0x664>)
 80057fa:	4293      	cmp	r3, r2
 80057fc:	d063      	beq.n	80058c6 <HAL_DMA_Init+0x5c6>
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	4a59      	ldr	r2, [pc, #356]	; (8005968 <HAL_DMA_Init+0x668>)
 8005804:	4293      	cmp	r3, r2
 8005806:	d05e      	beq.n	80058c6 <HAL_DMA_Init+0x5c6>
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	4a57      	ldr	r2, [pc, #348]	; (800596c <HAL_DMA_Init+0x66c>)
 800580e:	4293      	cmp	r3, r2
 8005810:	d059      	beq.n	80058c6 <HAL_DMA_Init+0x5c6>
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	4a56      	ldr	r2, [pc, #344]	; (8005970 <HAL_DMA_Init+0x670>)
 8005818:	4293      	cmp	r3, r2
 800581a:	d054      	beq.n	80058c6 <HAL_DMA_Init+0x5c6>
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	4a54      	ldr	r2, [pc, #336]	; (8005974 <HAL_DMA_Init+0x674>)
 8005822:	4293      	cmp	r3, r2
 8005824:	d04f      	beq.n	80058c6 <HAL_DMA_Init+0x5c6>
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	4a53      	ldr	r2, [pc, #332]	; (8005978 <HAL_DMA_Init+0x678>)
 800582c:	4293      	cmp	r3, r2
 800582e:	d04a      	beq.n	80058c6 <HAL_DMA_Init+0x5c6>
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	4a51      	ldr	r2, [pc, #324]	; (800597c <HAL_DMA_Init+0x67c>)
 8005836:	4293      	cmp	r3, r2
 8005838:	d045      	beq.n	80058c6 <HAL_DMA_Init+0x5c6>
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	4a50      	ldr	r2, [pc, #320]	; (8005980 <HAL_DMA_Init+0x680>)
 8005840:	4293      	cmp	r3, r2
 8005842:	d040      	beq.n	80058c6 <HAL_DMA_Init+0x5c6>
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	4a4e      	ldr	r2, [pc, #312]	; (8005984 <HAL_DMA_Init+0x684>)
 800584a:	4293      	cmp	r3, r2
 800584c:	d03b      	beq.n	80058c6 <HAL_DMA_Init+0x5c6>
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	4a4d      	ldr	r2, [pc, #308]	; (8005988 <HAL_DMA_Init+0x688>)
 8005854:	4293      	cmp	r3, r2
 8005856:	d036      	beq.n	80058c6 <HAL_DMA_Init+0x5c6>
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	4a4b      	ldr	r2, [pc, #300]	; (800598c <HAL_DMA_Init+0x68c>)
 800585e:	4293      	cmp	r3, r2
 8005860:	d031      	beq.n	80058c6 <HAL_DMA_Init+0x5c6>
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	4a4a      	ldr	r2, [pc, #296]	; (8005990 <HAL_DMA_Init+0x690>)
 8005868:	4293      	cmp	r3, r2
 800586a:	d02c      	beq.n	80058c6 <HAL_DMA_Init+0x5c6>
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	4a48      	ldr	r2, [pc, #288]	; (8005994 <HAL_DMA_Init+0x694>)
 8005872:	4293      	cmp	r3, r2
 8005874:	d027      	beq.n	80058c6 <HAL_DMA_Init+0x5c6>
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	4a47      	ldr	r2, [pc, #284]	; (8005998 <HAL_DMA_Init+0x698>)
 800587c:	4293      	cmp	r3, r2
 800587e:	d022      	beq.n	80058c6 <HAL_DMA_Init+0x5c6>
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	4a45      	ldr	r2, [pc, #276]	; (800599c <HAL_DMA_Init+0x69c>)
 8005886:	4293      	cmp	r3, r2
 8005888:	d01d      	beq.n	80058c6 <HAL_DMA_Init+0x5c6>
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	4a44      	ldr	r2, [pc, #272]	; (80059a0 <HAL_DMA_Init+0x6a0>)
 8005890:	4293      	cmp	r3, r2
 8005892:	d018      	beq.n	80058c6 <HAL_DMA_Init+0x5c6>
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	4a42      	ldr	r2, [pc, #264]	; (80059a4 <HAL_DMA_Init+0x6a4>)
 800589a:	4293      	cmp	r3, r2
 800589c:	d013      	beq.n	80058c6 <HAL_DMA_Init+0x5c6>
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	4a41      	ldr	r2, [pc, #260]	; (80059a8 <HAL_DMA_Init+0x6a8>)
 80058a4:	4293      	cmp	r3, r2
 80058a6:	d00e      	beq.n	80058c6 <HAL_DMA_Init+0x5c6>
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	4a3f      	ldr	r2, [pc, #252]	; (80059ac <HAL_DMA_Init+0x6ac>)
 80058ae:	4293      	cmp	r3, r2
 80058b0:	d009      	beq.n	80058c6 <HAL_DMA_Init+0x5c6>
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	4a3e      	ldr	r2, [pc, #248]	; (80059b0 <HAL_DMA_Init+0x6b0>)
 80058b8:	4293      	cmp	r3, r2
 80058ba:	d004      	beq.n	80058c6 <HAL_DMA_Init+0x5c6>
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	4a3c      	ldr	r2, [pc, #240]	; (80059b4 <HAL_DMA_Init+0x6b4>)
 80058c2:	4293      	cmp	r3, r2
 80058c4:	d101      	bne.n	80058ca <HAL_DMA_Init+0x5ca>
 80058c6:	2301      	movs	r3, #1
 80058c8:	e000      	b.n	80058cc <HAL_DMA_Init+0x5cc>
 80058ca:	2300      	movs	r3, #0
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	d032      	beq.n	8005936 <HAL_DMA_Init+0x636>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80058d0:	6878      	ldr	r0, [r7, #4]
 80058d2:	f001 fe2d 	bl	8007530 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	689b      	ldr	r3, [r3, #8]
 80058da:	2b80      	cmp	r3, #128	; 0x80
 80058dc:	d102      	bne.n	80058e4 <HAL_DMA_Init+0x5e4>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	2200      	movs	r2, #0
 80058e2:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	685a      	ldr	r2, [r3, #4]
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80058ec:	b2d2      	uxtb	r2, r2
 80058ee:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80058f4:	687a      	ldr	r2, [r7, #4]
 80058f6:	6e92      	ldr	r2, [r2, #104]	; 0x68
 80058f8:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	685b      	ldr	r3, [r3, #4]
 80058fe:	2b00      	cmp	r3, #0
 8005900:	d010      	beq.n	8005924 <HAL_DMA_Init+0x624>
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	685b      	ldr	r3, [r3, #4]
 8005906:	2b08      	cmp	r3, #8
 8005908:	d80c      	bhi.n	8005924 <HAL_DMA_Init+0x624>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800590a:	6878      	ldr	r0, [r7, #4]
 800590c:	f001 feaa 	bl	8007664 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005914:	2200      	movs	r2, #0
 8005916:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800591c:	687a      	ldr	r2, [r7, #4]
 800591e:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8005920:	605a      	str	r2, [r3, #4]
 8005922:	e008      	b.n	8005936 <HAL_DMA_Init+0x636>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	2200      	movs	r2, #0
 8005928:	66da      	str	r2, [r3, #108]	; 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	2200      	movs	r2, #0
 800592e:	671a      	str	r2, [r3, #112]	; 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	2200      	movs	r2, #0
 8005934:	675a      	str	r2, [r3, #116]	; 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	2200      	movs	r2, #0
 800593a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	2201      	movs	r2, #1
 8005940:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8005944:	2300      	movs	r3, #0
}
 8005946:	4618      	mov	r0, r3
 8005948:	3718      	adds	r7, #24
 800594a:	46bd      	mov	sp, r7
 800594c:	bd80      	pop	{r7, pc}
 800594e:	bf00      	nop
 8005950:	a7fdabf8 	.word	0xa7fdabf8
 8005954:	cccccccd 	.word	0xcccccccd
 8005958:	40020010 	.word	0x40020010
 800595c:	40020028 	.word	0x40020028
 8005960:	40020040 	.word	0x40020040
 8005964:	40020058 	.word	0x40020058
 8005968:	40020070 	.word	0x40020070
 800596c:	40020088 	.word	0x40020088
 8005970:	400200a0 	.word	0x400200a0
 8005974:	400200b8 	.word	0x400200b8
 8005978:	40020410 	.word	0x40020410
 800597c:	40020428 	.word	0x40020428
 8005980:	40020440 	.word	0x40020440
 8005984:	40020458 	.word	0x40020458
 8005988:	40020470 	.word	0x40020470
 800598c:	40020488 	.word	0x40020488
 8005990:	400204a0 	.word	0x400204a0
 8005994:	400204b8 	.word	0x400204b8
 8005998:	58025408 	.word	0x58025408
 800599c:	5802541c 	.word	0x5802541c
 80059a0:	58025430 	.word	0x58025430
 80059a4:	58025444 	.word	0x58025444
 80059a8:	58025458 	.word	0x58025458
 80059ac:	5802546c 	.word	0x5802546c
 80059b0:	58025480 	.word	0x58025480
 80059b4:	58025494 	.word	0x58025494

080059b8 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80059b8:	b580      	push	{r7, lr}
 80059ba:	b086      	sub	sp, #24
 80059bc:	af00      	add	r7, sp, #0
 80059be:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 80059c0:	f7fe f848 	bl	8003a54 <HAL_GetTick>
 80059c4:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	2b00      	cmp	r3, #0
 80059ca:	d101      	bne.n	80059d0 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 80059cc:	2301      	movs	r3, #1
 80059ce:	e2dc      	b.n	8005f8a <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80059d6:	b2db      	uxtb	r3, r3
 80059d8:	2b02      	cmp	r3, #2
 80059da:	d008      	beq.n	80059ee <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	2280      	movs	r2, #128	; 0x80
 80059e0:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	2200      	movs	r2, #0
 80059e6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_ERROR;
 80059ea:	2301      	movs	r3, #1
 80059ec:	e2cd      	b.n	8005f8a <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	4a76      	ldr	r2, [pc, #472]	; (8005bcc <HAL_DMA_Abort+0x214>)
 80059f4:	4293      	cmp	r3, r2
 80059f6:	d04a      	beq.n	8005a8e <HAL_DMA_Abort+0xd6>
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	4a74      	ldr	r2, [pc, #464]	; (8005bd0 <HAL_DMA_Abort+0x218>)
 80059fe:	4293      	cmp	r3, r2
 8005a00:	d045      	beq.n	8005a8e <HAL_DMA_Abort+0xd6>
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	4a73      	ldr	r2, [pc, #460]	; (8005bd4 <HAL_DMA_Abort+0x21c>)
 8005a08:	4293      	cmp	r3, r2
 8005a0a:	d040      	beq.n	8005a8e <HAL_DMA_Abort+0xd6>
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	4a71      	ldr	r2, [pc, #452]	; (8005bd8 <HAL_DMA_Abort+0x220>)
 8005a12:	4293      	cmp	r3, r2
 8005a14:	d03b      	beq.n	8005a8e <HAL_DMA_Abort+0xd6>
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	4a70      	ldr	r2, [pc, #448]	; (8005bdc <HAL_DMA_Abort+0x224>)
 8005a1c:	4293      	cmp	r3, r2
 8005a1e:	d036      	beq.n	8005a8e <HAL_DMA_Abort+0xd6>
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	4a6e      	ldr	r2, [pc, #440]	; (8005be0 <HAL_DMA_Abort+0x228>)
 8005a26:	4293      	cmp	r3, r2
 8005a28:	d031      	beq.n	8005a8e <HAL_DMA_Abort+0xd6>
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	4a6d      	ldr	r2, [pc, #436]	; (8005be4 <HAL_DMA_Abort+0x22c>)
 8005a30:	4293      	cmp	r3, r2
 8005a32:	d02c      	beq.n	8005a8e <HAL_DMA_Abort+0xd6>
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	4a6b      	ldr	r2, [pc, #428]	; (8005be8 <HAL_DMA_Abort+0x230>)
 8005a3a:	4293      	cmp	r3, r2
 8005a3c:	d027      	beq.n	8005a8e <HAL_DMA_Abort+0xd6>
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	4a6a      	ldr	r2, [pc, #424]	; (8005bec <HAL_DMA_Abort+0x234>)
 8005a44:	4293      	cmp	r3, r2
 8005a46:	d022      	beq.n	8005a8e <HAL_DMA_Abort+0xd6>
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	4a68      	ldr	r2, [pc, #416]	; (8005bf0 <HAL_DMA_Abort+0x238>)
 8005a4e:	4293      	cmp	r3, r2
 8005a50:	d01d      	beq.n	8005a8e <HAL_DMA_Abort+0xd6>
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	4a67      	ldr	r2, [pc, #412]	; (8005bf4 <HAL_DMA_Abort+0x23c>)
 8005a58:	4293      	cmp	r3, r2
 8005a5a:	d018      	beq.n	8005a8e <HAL_DMA_Abort+0xd6>
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	4a65      	ldr	r2, [pc, #404]	; (8005bf8 <HAL_DMA_Abort+0x240>)
 8005a62:	4293      	cmp	r3, r2
 8005a64:	d013      	beq.n	8005a8e <HAL_DMA_Abort+0xd6>
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	4a64      	ldr	r2, [pc, #400]	; (8005bfc <HAL_DMA_Abort+0x244>)
 8005a6c:	4293      	cmp	r3, r2
 8005a6e:	d00e      	beq.n	8005a8e <HAL_DMA_Abort+0xd6>
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	4a62      	ldr	r2, [pc, #392]	; (8005c00 <HAL_DMA_Abort+0x248>)
 8005a76:	4293      	cmp	r3, r2
 8005a78:	d009      	beq.n	8005a8e <HAL_DMA_Abort+0xd6>
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	4a61      	ldr	r2, [pc, #388]	; (8005c04 <HAL_DMA_Abort+0x24c>)
 8005a80:	4293      	cmp	r3, r2
 8005a82:	d004      	beq.n	8005a8e <HAL_DMA_Abort+0xd6>
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	4a5f      	ldr	r2, [pc, #380]	; (8005c08 <HAL_DMA_Abort+0x250>)
 8005a8a:	4293      	cmp	r3, r2
 8005a8c:	d101      	bne.n	8005a92 <HAL_DMA_Abort+0xda>
 8005a8e:	2301      	movs	r3, #1
 8005a90:	e000      	b.n	8005a94 <HAL_DMA_Abort+0xdc>
 8005a92:	2300      	movs	r3, #0
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	d013      	beq.n	8005ac0 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	681a      	ldr	r2, [r3, #0]
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	f022 021e 	bic.w	r2, r2, #30
 8005aa6:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	695a      	ldr	r2, [r3, #20]
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005ab6:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	617b      	str	r3, [r7, #20]
 8005abe:	e00a      	b.n	8005ad6 <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	681a      	ldr	r2, [r3, #0]
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	f022 020e 	bic.w	r2, r2, #14
 8005ace:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	4a3c      	ldr	r2, [pc, #240]	; (8005bcc <HAL_DMA_Abort+0x214>)
 8005adc:	4293      	cmp	r3, r2
 8005ade:	d072      	beq.n	8005bc6 <HAL_DMA_Abort+0x20e>
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	4a3a      	ldr	r2, [pc, #232]	; (8005bd0 <HAL_DMA_Abort+0x218>)
 8005ae6:	4293      	cmp	r3, r2
 8005ae8:	d06d      	beq.n	8005bc6 <HAL_DMA_Abort+0x20e>
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	4a39      	ldr	r2, [pc, #228]	; (8005bd4 <HAL_DMA_Abort+0x21c>)
 8005af0:	4293      	cmp	r3, r2
 8005af2:	d068      	beq.n	8005bc6 <HAL_DMA_Abort+0x20e>
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	4a37      	ldr	r2, [pc, #220]	; (8005bd8 <HAL_DMA_Abort+0x220>)
 8005afa:	4293      	cmp	r3, r2
 8005afc:	d063      	beq.n	8005bc6 <HAL_DMA_Abort+0x20e>
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	4a36      	ldr	r2, [pc, #216]	; (8005bdc <HAL_DMA_Abort+0x224>)
 8005b04:	4293      	cmp	r3, r2
 8005b06:	d05e      	beq.n	8005bc6 <HAL_DMA_Abort+0x20e>
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	4a34      	ldr	r2, [pc, #208]	; (8005be0 <HAL_DMA_Abort+0x228>)
 8005b0e:	4293      	cmp	r3, r2
 8005b10:	d059      	beq.n	8005bc6 <HAL_DMA_Abort+0x20e>
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	4a33      	ldr	r2, [pc, #204]	; (8005be4 <HAL_DMA_Abort+0x22c>)
 8005b18:	4293      	cmp	r3, r2
 8005b1a:	d054      	beq.n	8005bc6 <HAL_DMA_Abort+0x20e>
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	4a31      	ldr	r2, [pc, #196]	; (8005be8 <HAL_DMA_Abort+0x230>)
 8005b22:	4293      	cmp	r3, r2
 8005b24:	d04f      	beq.n	8005bc6 <HAL_DMA_Abort+0x20e>
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	4a30      	ldr	r2, [pc, #192]	; (8005bec <HAL_DMA_Abort+0x234>)
 8005b2c:	4293      	cmp	r3, r2
 8005b2e:	d04a      	beq.n	8005bc6 <HAL_DMA_Abort+0x20e>
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	4a2e      	ldr	r2, [pc, #184]	; (8005bf0 <HAL_DMA_Abort+0x238>)
 8005b36:	4293      	cmp	r3, r2
 8005b38:	d045      	beq.n	8005bc6 <HAL_DMA_Abort+0x20e>
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	4a2d      	ldr	r2, [pc, #180]	; (8005bf4 <HAL_DMA_Abort+0x23c>)
 8005b40:	4293      	cmp	r3, r2
 8005b42:	d040      	beq.n	8005bc6 <HAL_DMA_Abort+0x20e>
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	4a2b      	ldr	r2, [pc, #172]	; (8005bf8 <HAL_DMA_Abort+0x240>)
 8005b4a:	4293      	cmp	r3, r2
 8005b4c:	d03b      	beq.n	8005bc6 <HAL_DMA_Abort+0x20e>
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	4a2a      	ldr	r2, [pc, #168]	; (8005bfc <HAL_DMA_Abort+0x244>)
 8005b54:	4293      	cmp	r3, r2
 8005b56:	d036      	beq.n	8005bc6 <HAL_DMA_Abort+0x20e>
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	4a28      	ldr	r2, [pc, #160]	; (8005c00 <HAL_DMA_Abort+0x248>)
 8005b5e:	4293      	cmp	r3, r2
 8005b60:	d031      	beq.n	8005bc6 <HAL_DMA_Abort+0x20e>
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	4a27      	ldr	r2, [pc, #156]	; (8005c04 <HAL_DMA_Abort+0x24c>)
 8005b68:	4293      	cmp	r3, r2
 8005b6a:	d02c      	beq.n	8005bc6 <HAL_DMA_Abort+0x20e>
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	4a25      	ldr	r2, [pc, #148]	; (8005c08 <HAL_DMA_Abort+0x250>)
 8005b72:	4293      	cmp	r3, r2
 8005b74:	d027      	beq.n	8005bc6 <HAL_DMA_Abort+0x20e>
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	4a24      	ldr	r2, [pc, #144]	; (8005c0c <HAL_DMA_Abort+0x254>)
 8005b7c:	4293      	cmp	r3, r2
 8005b7e:	d022      	beq.n	8005bc6 <HAL_DMA_Abort+0x20e>
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	4a22      	ldr	r2, [pc, #136]	; (8005c10 <HAL_DMA_Abort+0x258>)
 8005b86:	4293      	cmp	r3, r2
 8005b88:	d01d      	beq.n	8005bc6 <HAL_DMA_Abort+0x20e>
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	4a21      	ldr	r2, [pc, #132]	; (8005c14 <HAL_DMA_Abort+0x25c>)
 8005b90:	4293      	cmp	r3, r2
 8005b92:	d018      	beq.n	8005bc6 <HAL_DMA_Abort+0x20e>
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	4a1f      	ldr	r2, [pc, #124]	; (8005c18 <HAL_DMA_Abort+0x260>)
 8005b9a:	4293      	cmp	r3, r2
 8005b9c:	d013      	beq.n	8005bc6 <HAL_DMA_Abort+0x20e>
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	4a1e      	ldr	r2, [pc, #120]	; (8005c1c <HAL_DMA_Abort+0x264>)
 8005ba4:	4293      	cmp	r3, r2
 8005ba6:	d00e      	beq.n	8005bc6 <HAL_DMA_Abort+0x20e>
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	4a1c      	ldr	r2, [pc, #112]	; (8005c20 <HAL_DMA_Abort+0x268>)
 8005bae:	4293      	cmp	r3, r2
 8005bb0:	d009      	beq.n	8005bc6 <HAL_DMA_Abort+0x20e>
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	4a1b      	ldr	r2, [pc, #108]	; (8005c24 <HAL_DMA_Abort+0x26c>)
 8005bb8:	4293      	cmp	r3, r2
 8005bba:	d004      	beq.n	8005bc6 <HAL_DMA_Abort+0x20e>
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	4a19      	ldr	r2, [pc, #100]	; (8005c28 <HAL_DMA_Abort+0x270>)
 8005bc2:	4293      	cmp	r3, r2
 8005bc4:	d132      	bne.n	8005c2c <HAL_DMA_Abort+0x274>
 8005bc6:	2301      	movs	r3, #1
 8005bc8:	e031      	b.n	8005c2e <HAL_DMA_Abort+0x276>
 8005bca:	bf00      	nop
 8005bcc:	40020010 	.word	0x40020010
 8005bd0:	40020028 	.word	0x40020028
 8005bd4:	40020040 	.word	0x40020040
 8005bd8:	40020058 	.word	0x40020058
 8005bdc:	40020070 	.word	0x40020070
 8005be0:	40020088 	.word	0x40020088
 8005be4:	400200a0 	.word	0x400200a0
 8005be8:	400200b8 	.word	0x400200b8
 8005bec:	40020410 	.word	0x40020410
 8005bf0:	40020428 	.word	0x40020428
 8005bf4:	40020440 	.word	0x40020440
 8005bf8:	40020458 	.word	0x40020458
 8005bfc:	40020470 	.word	0x40020470
 8005c00:	40020488 	.word	0x40020488
 8005c04:	400204a0 	.word	0x400204a0
 8005c08:	400204b8 	.word	0x400204b8
 8005c0c:	58025408 	.word	0x58025408
 8005c10:	5802541c 	.word	0x5802541c
 8005c14:	58025430 	.word	0x58025430
 8005c18:	58025444 	.word	0x58025444
 8005c1c:	58025458 	.word	0x58025458
 8005c20:	5802546c 	.word	0x5802546c
 8005c24:	58025480 	.word	0x58025480
 8005c28:	58025494 	.word	0x58025494
 8005c2c:	2300      	movs	r3, #0
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d007      	beq.n	8005c42 <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005c36:	681a      	ldr	r2, [r3, #0]
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005c3c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005c40:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	4a6d      	ldr	r2, [pc, #436]	; (8005dfc <HAL_DMA_Abort+0x444>)
 8005c48:	4293      	cmp	r3, r2
 8005c4a:	d04a      	beq.n	8005ce2 <HAL_DMA_Abort+0x32a>
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	4a6b      	ldr	r2, [pc, #428]	; (8005e00 <HAL_DMA_Abort+0x448>)
 8005c52:	4293      	cmp	r3, r2
 8005c54:	d045      	beq.n	8005ce2 <HAL_DMA_Abort+0x32a>
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	4a6a      	ldr	r2, [pc, #424]	; (8005e04 <HAL_DMA_Abort+0x44c>)
 8005c5c:	4293      	cmp	r3, r2
 8005c5e:	d040      	beq.n	8005ce2 <HAL_DMA_Abort+0x32a>
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	4a68      	ldr	r2, [pc, #416]	; (8005e08 <HAL_DMA_Abort+0x450>)
 8005c66:	4293      	cmp	r3, r2
 8005c68:	d03b      	beq.n	8005ce2 <HAL_DMA_Abort+0x32a>
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	4a67      	ldr	r2, [pc, #412]	; (8005e0c <HAL_DMA_Abort+0x454>)
 8005c70:	4293      	cmp	r3, r2
 8005c72:	d036      	beq.n	8005ce2 <HAL_DMA_Abort+0x32a>
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	4a65      	ldr	r2, [pc, #404]	; (8005e10 <HAL_DMA_Abort+0x458>)
 8005c7a:	4293      	cmp	r3, r2
 8005c7c:	d031      	beq.n	8005ce2 <HAL_DMA_Abort+0x32a>
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	4a64      	ldr	r2, [pc, #400]	; (8005e14 <HAL_DMA_Abort+0x45c>)
 8005c84:	4293      	cmp	r3, r2
 8005c86:	d02c      	beq.n	8005ce2 <HAL_DMA_Abort+0x32a>
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	4a62      	ldr	r2, [pc, #392]	; (8005e18 <HAL_DMA_Abort+0x460>)
 8005c8e:	4293      	cmp	r3, r2
 8005c90:	d027      	beq.n	8005ce2 <HAL_DMA_Abort+0x32a>
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	4a61      	ldr	r2, [pc, #388]	; (8005e1c <HAL_DMA_Abort+0x464>)
 8005c98:	4293      	cmp	r3, r2
 8005c9a:	d022      	beq.n	8005ce2 <HAL_DMA_Abort+0x32a>
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	4a5f      	ldr	r2, [pc, #380]	; (8005e20 <HAL_DMA_Abort+0x468>)
 8005ca2:	4293      	cmp	r3, r2
 8005ca4:	d01d      	beq.n	8005ce2 <HAL_DMA_Abort+0x32a>
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	4a5e      	ldr	r2, [pc, #376]	; (8005e24 <HAL_DMA_Abort+0x46c>)
 8005cac:	4293      	cmp	r3, r2
 8005cae:	d018      	beq.n	8005ce2 <HAL_DMA_Abort+0x32a>
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	4a5c      	ldr	r2, [pc, #368]	; (8005e28 <HAL_DMA_Abort+0x470>)
 8005cb6:	4293      	cmp	r3, r2
 8005cb8:	d013      	beq.n	8005ce2 <HAL_DMA_Abort+0x32a>
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	4a5b      	ldr	r2, [pc, #364]	; (8005e2c <HAL_DMA_Abort+0x474>)
 8005cc0:	4293      	cmp	r3, r2
 8005cc2:	d00e      	beq.n	8005ce2 <HAL_DMA_Abort+0x32a>
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	4a59      	ldr	r2, [pc, #356]	; (8005e30 <HAL_DMA_Abort+0x478>)
 8005cca:	4293      	cmp	r3, r2
 8005ccc:	d009      	beq.n	8005ce2 <HAL_DMA_Abort+0x32a>
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	4a58      	ldr	r2, [pc, #352]	; (8005e34 <HAL_DMA_Abort+0x47c>)
 8005cd4:	4293      	cmp	r3, r2
 8005cd6:	d004      	beq.n	8005ce2 <HAL_DMA_Abort+0x32a>
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	4a56      	ldr	r2, [pc, #344]	; (8005e38 <HAL_DMA_Abort+0x480>)
 8005cde:	4293      	cmp	r3, r2
 8005ce0:	d108      	bne.n	8005cf4 <HAL_DMA_Abort+0x33c>
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	681a      	ldr	r2, [r3, #0]
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	f022 0201 	bic.w	r2, r2, #1
 8005cf0:	601a      	str	r2, [r3, #0]
 8005cf2:	e007      	b.n	8005d04 <HAL_DMA_Abort+0x34c>
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	681a      	ldr	r2, [r3, #0]
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	f022 0201 	bic.w	r2, r2, #1
 8005d02:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8005d04:	e013      	b.n	8005d2e <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005d06:	f7fd fea5 	bl	8003a54 <HAL_GetTick>
 8005d0a:	4602      	mov	r2, r0
 8005d0c:	693b      	ldr	r3, [r7, #16]
 8005d0e:	1ad3      	subs	r3, r2, r3
 8005d10:	2b05      	cmp	r3, #5
 8005d12:	d90c      	bls.n	8005d2e <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	2220      	movs	r2, #32
 8005d18:	655a      	str	r2, [r3, #84]	; 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	2203      	movs	r2, #3
 8005d1e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	2200      	movs	r2, #0
 8005d26:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_ERROR;
 8005d2a:	2301      	movs	r3, #1
 8005d2c:	e12d      	b.n	8005f8a <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8005d2e:	697b      	ldr	r3, [r7, #20]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	f003 0301 	and.w	r3, r3, #1
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	d1e5      	bne.n	8005d06 <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	4a2f      	ldr	r2, [pc, #188]	; (8005dfc <HAL_DMA_Abort+0x444>)
 8005d40:	4293      	cmp	r3, r2
 8005d42:	d04a      	beq.n	8005dda <HAL_DMA_Abort+0x422>
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	4a2d      	ldr	r2, [pc, #180]	; (8005e00 <HAL_DMA_Abort+0x448>)
 8005d4a:	4293      	cmp	r3, r2
 8005d4c:	d045      	beq.n	8005dda <HAL_DMA_Abort+0x422>
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	4a2c      	ldr	r2, [pc, #176]	; (8005e04 <HAL_DMA_Abort+0x44c>)
 8005d54:	4293      	cmp	r3, r2
 8005d56:	d040      	beq.n	8005dda <HAL_DMA_Abort+0x422>
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	4a2a      	ldr	r2, [pc, #168]	; (8005e08 <HAL_DMA_Abort+0x450>)
 8005d5e:	4293      	cmp	r3, r2
 8005d60:	d03b      	beq.n	8005dda <HAL_DMA_Abort+0x422>
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	4a29      	ldr	r2, [pc, #164]	; (8005e0c <HAL_DMA_Abort+0x454>)
 8005d68:	4293      	cmp	r3, r2
 8005d6a:	d036      	beq.n	8005dda <HAL_DMA_Abort+0x422>
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	4a27      	ldr	r2, [pc, #156]	; (8005e10 <HAL_DMA_Abort+0x458>)
 8005d72:	4293      	cmp	r3, r2
 8005d74:	d031      	beq.n	8005dda <HAL_DMA_Abort+0x422>
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	4a26      	ldr	r2, [pc, #152]	; (8005e14 <HAL_DMA_Abort+0x45c>)
 8005d7c:	4293      	cmp	r3, r2
 8005d7e:	d02c      	beq.n	8005dda <HAL_DMA_Abort+0x422>
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	4a24      	ldr	r2, [pc, #144]	; (8005e18 <HAL_DMA_Abort+0x460>)
 8005d86:	4293      	cmp	r3, r2
 8005d88:	d027      	beq.n	8005dda <HAL_DMA_Abort+0x422>
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	4a23      	ldr	r2, [pc, #140]	; (8005e1c <HAL_DMA_Abort+0x464>)
 8005d90:	4293      	cmp	r3, r2
 8005d92:	d022      	beq.n	8005dda <HAL_DMA_Abort+0x422>
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	4a21      	ldr	r2, [pc, #132]	; (8005e20 <HAL_DMA_Abort+0x468>)
 8005d9a:	4293      	cmp	r3, r2
 8005d9c:	d01d      	beq.n	8005dda <HAL_DMA_Abort+0x422>
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	4a20      	ldr	r2, [pc, #128]	; (8005e24 <HAL_DMA_Abort+0x46c>)
 8005da4:	4293      	cmp	r3, r2
 8005da6:	d018      	beq.n	8005dda <HAL_DMA_Abort+0x422>
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	4a1e      	ldr	r2, [pc, #120]	; (8005e28 <HAL_DMA_Abort+0x470>)
 8005dae:	4293      	cmp	r3, r2
 8005db0:	d013      	beq.n	8005dda <HAL_DMA_Abort+0x422>
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	4a1d      	ldr	r2, [pc, #116]	; (8005e2c <HAL_DMA_Abort+0x474>)
 8005db8:	4293      	cmp	r3, r2
 8005dba:	d00e      	beq.n	8005dda <HAL_DMA_Abort+0x422>
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	4a1b      	ldr	r2, [pc, #108]	; (8005e30 <HAL_DMA_Abort+0x478>)
 8005dc2:	4293      	cmp	r3, r2
 8005dc4:	d009      	beq.n	8005dda <HAL_DMA_Abort+0x422>
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	4a1a      	ldr	r2, [pc, #104]	; (8005e34 <HAL_DMA_Abort+0x47c>)
 8005dcc:	4293      	cmp	r3, r2
 8005dce:	d004      	beq.n	8005dda <HAL_DMA_Abort+0x422>
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	4a18      	ldr	r2, [pc, #96]	; (8005e38 <HAL_DMA_Abort+0x480>)
 8005dd6:	4293      	cmp	r3, r2
 8005dd8:	d101      	bne.n	8005dde <HAL_DMA_Abort+0x426>
 8005dda:	2301      	movs	r3, #1
 8005ddc:	e000      	b.n	8005de0 <HAL_DMA_Abort+0x428>
 8005dde:	2300      	movs	r3, #0
 8005de0:	2b00      	cmp	r3, #0
 8005de2:	d02b      	beq.n	8005e3c <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005de8:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005dee:	f003 031f 	and.w	r3, r3, #31
 8005df2:	223f      	movs	r2, #63	; 0x3f
 8005df4:	409a      	lsls	r2, r3
 8005df6:	68bb      	ldr	r3, [r7, #8]
 8005df8:	609a      	str	r2, [r3, #8]
 8005dfa:	e02a      	b.n	8005e52 <HAL_DMA_Abort+0x49a>
 8005dfc:	40020010 	.word	0x40020010
 8005e00:	40020028 	.word	0x40020028
 8005e04:	40020040 	.word	0x40020040
 8005e08:	40020058 	.word	0x40020058
 8005e0c:	40020070 	.word	0x40020070
 8005e10:	40020088 	.word	0x40020088
 8005e14:	400200a0 	.word	0x400200a0
 8005e18:	400200b8 	.word	0x400200b8
 8005e1c:	40020410 	.word	0x40020410
 8005e20:	40020428 	.word	0x40020428
 8005e24:	40020440 	.word	0x40020440
 8005e28:	40020458 	.word	0x40020458
 8005e2c:	40020470 	.word	0x40020470
 8005e30:	40020488 	.word	0x40020488
 8005e34:	400204a0 	.word	0x400204a0
 8005e38:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005e40:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005e46:	f003 031f 	and.w	r3, r3, #31
 8005e4a:	2201      	movs	r2, #1
 8005e4c:	409a      	lsls	r2, r3
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	4a4f      	ldr	r2, [pc, #316]	; (8005f94 <HAL_DMA_Abort+0x5dc>)
 8005e58:	4293      	cmp	r3, r2
 8005e5a:	d072      	beq.n	8005f42 <HAL_DMA_Abort+0x58a>
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	4a4d      	ldr	r2, [pc, #308]	; (8005f98 <HAL_DMA_Abort+0x5e0>)
 8005e62:	4293      	cmp	r3, r2
 8005e64:	d06d      	beq.n	8005f42 <HAL_DMA_Abort+0x58a>
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	4a4c      	ldr	r2, [pc, #304]	; (8005f9c <HAL_DMA_Abort+0x5e4>)
 8005e6c:	4293      	cmp	r3, r2
 8005e6e:	d068      	beq.n	8005f42 <HAL_DMA_Abort+0x58a>
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	4a4a      	ldr	r2, [pc, #296]	; (8005fa0 <HAL_DMA_Abort+0x5e8>)
 8005e76:	4293      	cmp	r3, r2
 8005e78:	d063      	beq.n	8005f42 <HAL_DMA_Abort+0x58a>
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	4a49      	ldr	r2, [pc, #292]	; (8005fa4 <HAL_DMA_Abort+0x5ec>)
 8005e80:	4293      	cmp	r3, r2
 8005e82:	d05e      	beq.n	8005f42 <HAL_DMA_Abort+0x58a>
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	4a47      	ldr	r2, [pc, #284]	; (8005fa8 <HAL_DMA_Abort+0x5f0>)
 8005e8a:	4293      	cmp	r3, r2
 8005e8c:	d059      	beq.n	8005f42 <HAL_DMA_Abort+0x58a>
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	4a46      	ldr	r2, [pc, #280]	; (8005fac <HAL_DMA_Abort+0x5f4>)
 8005e94:	4293      	cmp	r3, r2
 8005e96:	d054      	beq.n	8005f42 <HAL_DMA_Abort+0x58a>
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	4a44      	ldr	r2, [pc, #272]	; (8005fb0 <HAL_DMA_Abort+0x5f8>)
 8005e9e:	4293      	cmp	r3, r2
 8005ea0:	d04f      	beq.n	8005f42 <HAL_DMA_Abort+0x58a>
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	4a43      	ldr	r2, [pc, #268]	; (8005fb4 <HAL_DMA_Abort+0x5fc>)
 8005ea8:	4293      	cmp	r3, r2
 8005eaa:	d04a      	beq.n	8005f42 <HAL_DMA_Abort+0x58a>
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	4a41      	ldr	r2, [pc, #260]	; (8005fb8 <HAL_DMA_Abort+0x600>)
 8005eb2:	4293      	cmp	r3, r2
 8005eb4:	d045      	beq.n	8005f42 <HAL_DMA_Abort+0x58a>
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	4a40      	ldr	r2, [pc, #256]	; (8005fbc <HAL_DMA_Abort+0x604>)
 8005ebc:	4293      	cmp	r3, r2
 8005ebe:	d040      	beq.n	8005f42 <HAL_DMA_Abort+0x58a>
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	4a3e      	ldr	r2, [pc, #248]	; (8005fc0 <HAL_DMA_Abort+0x608>)
 8005ec6:	4293      	cmp	r3, r2
 8005ec8:	d03b      	beq.n	8005f42 <HAL_DMA_Abort+0x58a>
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	4a3d      	ldr	r2, [pc, #244]	; (8005fc4 <HAL_DMA_Abort+0x60c>)
 8005ed0:	4293      	cmp	r3, r2
 8005ed2:	d036      	beq.n	8005f42 <HAL_DMA_Abort+0x58a>
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	4a3b      	ldr	r2, [pc, #236]	; (8005fc8 <HAL_DMA_Abort+0x610>)
 8005eda:	4293      	cmp	r3, r2
 8005edc:	d031      	beq.n	8005f42 <HAL_DMA_Abort+0x58a>
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	4a3a      	ldr	r2, [pc, #232]	; (8005fcc <HAL_DMA_Abort+0x614>)
 8005ee4:	4293      	cmp	r3, r2
 8005ee6:	d02c      	beq.n	8005f42 <HAL_DMA_Abort+0x58a>
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	4a38      	ldr	r2, [pc, #224]	; (8005fd0 <HAL_DMA_Abort+0x618>)
 8005eee:	4293      	cmp	r3, r2
 8005ef0:	d027      	beq.n	8005f42 <HAL_DMA_Abort+0x58a>
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	4a37      	ldr	r2, [pc, #220]	; (8005fd4 <HAL_DMA_Abort+0x61c>)
 8005ef8:	4293      	cmp	r3, r2
 8005efa:	d022      	beq.n	8005f42 <HAL_DMA_Abort+0x58a>
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	4a35      	ldr	r2, [pc, #212]	; (8005fd8 <HAL_DMA_Abort+0x620>)
 8005f02:	4293      	cmp	r3, r2
 8005f04:	d01d      	beq.n	8005f42 <HAL_DMA_Abort+0x58a>
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	4a34      	ldr	r2, [pc, #208]	; (8005fdc <HAL_DMA_Abort+0x624>)
 8005f0c:	4293      	cmp	r3, r2
 8005f0e:	d018      	beq.n	8005f42 <HAL_DMA_Abort+0x58a>
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	4a32      	ldr	r2, [pc, #200]	; (8005fe0 <HAL_DMA_Abort+0x628>)
 8005f16:	4293      	cmp	r3, r2
 8005f18:	d013      	beq.n	8005f42 <HAL_DMA_Abort+0x58a>
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	4a31      	ldr	r2, [pc, #196]	; (8005fe4 <HAL_DMA_Abort+0x62c>)
 8005f20:	4293      	cmp	r3, r2
 8005f22:	d00e      	beq.n	8005f42 <HAL_DMA_Abort+0x58a>
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	4a2f      	ldr	r2, [pc, #188]	; (8005fe8 <HAL_DMA_Abort+0x630>)
 8005f2a:	4293      	cmp	r3, r2
 8005f2c:	d009      	beq.n	8005f42 <HAL_DMA_Abort+0x58a>
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	4a2e      	ldr	r2, [pc, #184]	; (8005fec <HAL_DMA_Abort+0x634>)
 8005f34:	4293      	cmp	r3, r2
 8005f36:	d004      	beq.n	8005f42 <HAL_DMA_Abort+0x58a>
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	4a2c      	ldr	r2, [pc, #176]	; (8005ff0 <HAL_DMA_Abort+0x638>)
 8005f3e:	4293      	cmp	r3, r2
 8005f40:	d101      	bne.n	8005f46 <HAL_DMA_Abort+0x58e>
 8005f42:	2301      	movs	r3, #1
 8005f44:	e000      	b.n	8005f48 <HAL_DMA_Abort+0x590>
 8005f46:	2300      	movs	r3, #0
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	d015      	beq.n	8005f78 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005f50:	687a      	ldr	r2, [r7, #4]
 8005f52:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8005f54:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005f5a:	2b00      	cmp	r3, #0
 8005f5c:	d00c      	beq.n	8005f78 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005f62:	681a      	ldr	r2, [r3, #0]
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005f68:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005f6c:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005f72:	687a      	ldr	r2, [r7, #4]
 8005f74:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8005f76:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	2201      	movs	r2, #1
 8005f7c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	2200      	movs	r2, #0
 8005f84:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }

  return HAL_OK;
 8005f88:	2300      	movs	r3, #0
}
 8005f8a:	4618      	mov	r0, r3
 8005f8c:	3718      	adds	r7, #24
 8005f8e:	46bd      	mov	sp, r7
 8005f90:	bd80      	pop	{r7, pc}
 8005f92:	bf00      	nop
 8005f94:	40020010 	.word	0x40020010
 8005f98:	40020028 	.word	0x40020028
 8005f9c:	40020040 	.word	0x40020040
 8005fa0:	40020058 	.word	0x40020058
 8005fa4:	40020070 	.word	0x40020070
 8005fa8:	40020088 	.word	0x40020088
 8005fac:	400200a0 	.word	0x400200a0
 8005fb0:	400200b8 	.word	0x400200b8
 8005fb4:	40020410 	.word	0x40020410
 8005fb8:	40020428 	.word	0x40020428
 8005fbc:	40020440 	.word	0x40020440
 8005fc0:	40020458 	.word	0x40020458
 8005fc4:	40020470 	.word	0x40020470
 8005fc8:	40020488 	.word	0x40020488
 8005fcc:	400204a0 	.word	0x400204a0
 8005fd0:	400204b8 	.word	0x400204b8
 8005fd4:	58025408 	.word	0x58025408
 8005fd8:	5802541c 	.word	0x5802541c
 8005fdc:	58025430 	.word	0x58025430
 8005fe0:	58025444 	.word	0x58025444
 8005fe4:	58025458 	.word	0x58025458
 8005fe8:	5802546c 	.word	0x5802546c
 8005fec:	58025480 	.word	0x58025480
 8005ff0:	58025494 	.word	0x58025494

08005ff4 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005ff4:	b580      	push	{r7, lr}
 8005ff6:	b084      	sub	sp, #16
 8005ff8:	af00      	add	r7, sp, #0
 8005ffa:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	2b00      	cmp	r3, #0
 8006000:	d101      	bne.n	8006006 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8006002:	2301      	movs	r3, #1
 8006004:	e237      	b.n	8006476 <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800600c:	b2db      	uxtb	r3, r3
 800600e:	2b02      	cmp	r3, #2
 8006010:	d004      	beq.n	800601c <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	2280      	movs	r2, #128	; 0x80
 8006016:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8006018:	2301      	movs	r3, #1
 800601a:	e22c      	b.n	8006476 <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	4a5c      	ldr	r2, [pc, #368]	; (8006194 <HAL_DMA_Abort_IT+0x1a0>)
 8006022:	4293      	cmp	r3, r2
 8006024:	d04a      	beq.n	80060bc <HAL_DMA_Abort_IT+0xc8>
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	4a5b      	ldr	r2, [pc, #364]	; (8006198 <HAL_DMA_Abort_IT+0x1a4>)
 800602c:	4293      	cmp	r3, r2
 800602e:	d045      	beq.n	80060bc <HAL_DMA_Abort_IT+0xc8>
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	4a59      	ldr	r2, [pc, #356]	; (800619c <HAL_DMA_Abort_IT+0x1a8>)
 8006036:	4293      	cmp	r3, r2
 8006038:	d040      	beq.n	80060bc <HAL_DMA_Abort_IT+0xc8>
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	4a58      	ldr	r2, [pc, #352]	; (80061a0 <HAL_DMA_Abort_IT+0x1ac>)
 8006040:	4293      	cmp	r3, r2
 8006042:	d03b      	beq.n	80060bc <HAL_DMA_Abort_IT+0xc8>
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	4a56      	ldr	r2, [pc, #344]	; (80061a4 <HAL_DMA_Abort_IT+0x1b0>)
 800604a:	4293      	cmp	r3, r2
 800604c:	d036      	beq.n	80060bc <HAL_DMA_Abort_IT+0xc8>
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	4a55      	ldr	r2, [pc, #340]	; (80061a8 <HAL_DMA_Abort_IT+0x1b4>)
 8006054:	4293      	cmp	r3, r2
 8006056:	d031      	beq.n	80060bc <HAL_DMA_Abort_IT+0xc8>
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	4a53      	ldr	r2, [pc, #332]	; (80061ac <HAL_DMA_Abort_IT+0x1b8>)
 800605e:	4293      	cmp	r3, r2
 8006060:	d02c      	beq.n	80060bc <HAL_DMA_Abort_IT+0xc8>
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	4a52      	ldr	r2, [pc, #328]	; (80061b0 <HAL_DMA_Abort_IT+0x1bc>)
 8006068:	4293      	cmp	r3, r2
 800606a:	d027      	beq.n	80060bc <HAL_DMA_Abort_IT+0xc8>
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	4a50      	ldr	r2, [pc, #320]	; (80061b4 <HAL_DMA_Abort_IT+0x1c0>)
 8006072:	4293      	cmp	r3, r2
 8006074:	d022      	beq.n	80060bc <HAL_DMA_Abort_IT+0xc8>
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	4a4f      	ldr	r2, [pc, #316]	; (80061b8 <HAL_DMA_Abort_IT+0x1c4>)
 800607c:	4293      	cmp	r3, r2
 800607e:	d01d      	beq.n	80060bc <HAL_DMA_Abort_IT+0xc8>
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	4a4d      	ldr	r2, [pc, #308]	; (80061bc <HAL_DMA_Abort_IT+0x1c8>)
 8006086:	4293      	cmp	r3, r2
 8006088:	d018      	beq.n	80060bc <HAL_DMA_Abort_IT+0xc8>
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	4a4c      	ldr	r2, [pc, #304]	; (80061c0 <HAL_DMA_Abort_IT+0x1cc>)
 8006090:	4293      	cmp	r3, r2
 8006092:	d013      	beq.n	80060bc <HAL_DMA_Abort_IT+0xc8>
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	4a4a      	ldr	r2, [pc, #296]	; (80061c4 <HAL_DMA_Abort_IT+0x1d0>)
 800609a:	4293      	cmp	r3, r2
 800609c:	d00e      	beq.n	80060bc <HAL_DMA_Abort_IT+0xc8>
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	4a49      	ldr	r2, [pc, #292]	; (80061c8 <HAL_DMA_Abort_IT+0x1d4>)
 80060a4:	4293      	cmp	r3, r2
 80060a6:	d009      	beq.n	80060bc <HAL_DMA_Abort_IT+0xc8>
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	4a47      	ldr	r2, [pc, #284]	; (80061cc <HAL_DMA_Abort_IT+0x1d8>)
 80060ae:	4293      	cmp	r3, r2
 80060b0:	d004      	beq.n	80060bc <HAL_DMA_Abort_IT+0xc8>
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	4a46      	ldr	r2, [pc, #280]	; (80061d0 <HAL_DMA_Abort_IT+0x1dc>)
 80060b8:	4293      	cmp	r3, r2
 80060ba:	d101      	bne.n	80060c0 <HAL_DMA_Abort_IT+0xcc>
 80060bc:	2301      	movs	r3, #1
 80060be:	e000      	b.n	80060c2 <HAL_DMA_Abort_IT+0xce>
 80060c0:	2300      	movs	r3, #0
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	f000 8086 	beq.w	80061d4 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	2204      	movs	r2, #4
 80060cc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	4a2f      	ldr	r2, [pc, #188]	; (8006194 <HAL_DMA_Abort_IT+0x1a0>)
 80060d6:	4293      	cmp	r3, r2
 80060d8:	d04a      	beq.n	8006170 <HAL_DMA_Abort_IT+0x17c>
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	4a2e      	ldr	r2, [pc, #184]	; (8006198 <HAL_DMA_Abort_IT+0x1a4>)
 80060e0:	4293      	cmp	r3, r2
 80060e2:	d045      	beq.n	8006170 <HAL_DMA_Abort_IT+0x17c>
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	4a2c      	ldr	r2, [pc, #176]	; (800619c <HAL_DMA_Abort_IT+0x1a8>)
 80060ea:	4293      	cmp	r3, r2
 80060ec:	d040      	beq.n	8006170 <HAL_DMA_Abort_IT+0x17c>
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	4a2b      	ldr	r2, [pc, #172]	; (80061a0 <HAL_DMA_Abort_IT+0x1ac>)
 80060f4:	4293      	cmp	r3, r2
 80060f6:	d03b      	beq.n	8006170 <HAL_DMA_Abort_IT+0x17c>
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	4a29      	ldr	r2, [pc, #164]	; (80061a4 <HAL_DMA_Abort_IT+0x1b0>)
 80060fe:	4293      	cmp	r3, r2
 8006100:	d036      	beq.n	8006170 <HAL_DMA_Abort_IT+0x17c>
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	4a28      	ldr	r2, [pc, #160]	; (80061a8 <HAL_DMA_Abort_IT+0x1b4>)
 8006108:	4293      	cmp	r3, r2
 800610a:	d031      	beq.n	8006170 <HAL_DMA_Abort_IT+0x17c>
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	4a26      	ldr	r2, [pc, #152]	; (80061ac <HAL_DMA_Abort_IT+0x1b8>)
 8006112:	4293      	cmp	r3, r2
 8006114:	d02c      	beq.n	8006170 <HAL_DMA_Abort_IT+0x17c>
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	4a25      	ldr	r2, [pc, #148]	; (80061b0 <HAL_DMA_Abort_IT+0x1bc>)
 800611c:	4293      	cmp	r3, r2
 800611e:	d027      	beq.n	8006170 <HAL_DMA_Abort_IT+0x17c>
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	4a23      	ldr	r2, [pc, #140]	; (80061b4 <HAL_DMA_Abort_IT+0x1c0>)
 8006126:	4293      	cmp	r3, r2
 8006128:	d022      	beq.n	8006170 <HAL_DMA_Abort_IT+0x17c>
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	4a22      	ldr	r2, [pc, #136]	; (80061b8 <HAL_DMA_Abort_IT+0x1c4>)
 8006130:	4293      	cmp	r3, r2
 8006132:	d01d      	beq.n	8006170 <HAL_DMA_Abort_IT+0x17c>
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	4a20      	ldr	r2, [pc, #128]	; (80061bc <HAL_DMA_Abort_IT+0x1c8>)
 800613a:	4293      	cmp	r3, r2
 800613c:	d018      	beq.n	8006170 <HAL_DMA_Abort_IT+0x17c>
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	4a1f      	ldr	r2, [pc, #124]	; (80061c0 <HAL_DMA_Abort_IT+0x1cc>)
 8006144:	4293      	cmp	r3, r2
 8006146:	d013      	beq.n	8006170 <HAL_DMA_Abort_IT+0x17c>
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	4a1d      	ldr	r2, [pc, #116]	; (80061c4 <HAL_DMA_Abort_IT+0x1d0>)
 800614e:	4293      	cmp	r3, r2
 8006150:	d00e      	beq.n	8006170 <HAL_DMA_Abort_IT+0x17c>
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	4a1c      	ldr	r2, [pc, #112]	; (80061c8 <HAL_DMA_Abort_IT+0x1d4>)
 8006158:	4293      	cmp	r3, r2
 800615a:	d009      	beq.n	8006170 <HAL_DMA_Abort_IT+0x17c>
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	4a1a      	ldr	r2, [pc, #104]	; (80061cc <HAL_DMA_Abort_IT+0x1d8>)
 8006162:	4293      	cmp	r3, r2
 8006164:	d004      	beq.n	8006170 <HAL_DMA_Abort_IT+0x17c>
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	4a19      	ldr	r2, [pc, #100]	; (80061d0 <HAL_DMA_Abort_IT+0x1dc>)
 800616c:	4293      	cmp	r3, r2
 800616e:	d108      	bne.n	8006182 <HAL_DMA_Abort_IT+0x18e>
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	681a      	ldr	r2, [r3, #0]
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	f022 0201 	bic.w	r2, r2, #1
 800617e:	601a      	str	r2, [r3, #0]
 8006180:	e178      	b.n	8006474 <HAL_DMA_Abort_IT+0x480>
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	681a      	ldr	r2, [r3, #0]
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	f022 0201 	bic.w	r2, r2, #1
 8006190:	601a      	str	r2, [r3, #0]
 8006192:	e16f      	b.n	8006474 <HAL_DMA_Abort_IT+0x480>
 8006194:	40020010 	.word	0x40020010
 8006198:	40020028 	.word	0x40020028
 800619c:	40020040 	.word	0x40020040
 80061a0:	40020058 	.word	0x40020058
 80061a4:	40020070 	.word	0x40020070
 80061a8:	40020088 	.word	0x40020088
 80061ac:	400200a0 	.word	0x400200a0
 80061b0:	400200b8 	.word	0x400200b8
 80061b4:	40020410 	.word	0x40020410
 80061b8:	40020428 	.word	0x40020428
 80061bc:	40020440 	.word	0x40020440
 80061c0:	40020458 	.word	0x40020458
 80061c4:	40020470 	.word	0x40020470
 80061c8:	40020488 	.word	0x40020488
 80061cc:	400204a0 	.word	0x400204a0
 80061d0:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	681a      	ldr	r2, [r3, #0]
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	f022 020e 	bic.w	r2, r2, #14
 80061e2:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	4a6c      	ldr	r2, [pc, #432]	; (800639c <HAL_DMA_Abort_IT+0x3a8>)
 80061ea:	4293      	cmp	r3, r2
 80061ec:	d04a      	beq.n	8006284 <HAL_DMA_Abort_IT+0x290>
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	4a6b      	ldr	r2, [pc, #428]	; (80063a0 <HAL_DMA_Abort_IT+0x3ac>)
 80061f4:	4293      	cmp	r3, r2
 80061f6:	d045      	beq.n	8006284 <HAL_DMA_Abort_IT+0x290>
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	4a69      	ldr	r2, [pc, #420]	; (80063a4 <HAL_DMA_Abort_IT+0x3b0>)
 80061fe:	4293      	cmp	r3, r2
 8006200:	d040      	beq.n	8006284 <HAL_DMA_Abort_IT+0x290>
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	4a68      	ldr	r2, [pc, #416]	; (80063a8 <HAL_DMA_Abort_IT+0x3b4>)
 8006208:	4293      	cmp	r3, r2
 800620a:	d03b      	beq.n	8006284 <HAL_DMA_Abort_IT+0x290>
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	4a66      	ldr	r2, [pc, #408]	; (80063ac <HAL_DMA_Abort_IT+0x3b8>)
 8006212:	4293      	cmp	r3, r2
 8006214:	d036      	beq.n	8006284 <HAL_DMA_Abort_IT+0x290>
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	4a65      	ldr	r2, [pc, #404]	; (80063b0 <HAL_DMA_Abort_IT+0x3bc>)
 800621c:	4293      	cmp	r3, r2
 800621e:	d031      	beq.n	8006284 <HAL_DMA_Abort_IT+0x290>
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	4a63      	ldr	r2, [pc, #396]	; (80063b4 <HAL_DMA_Abort_IT+0x3c0>)
 8006226:	4293      	cmp	r3, r2
 8006228:	d02c      	beq.n	8006284 <HAL_DMA_Abort_IT+0x290>
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	4a62      	ldr	r2, [pc, #392]	; (80063b8 <HAL_DMA_Abort_IT+0x3c4>)
 8006230:	4293      	cmp	r3, r2
 8006232:	d027      	beq.n	8006284 <HAL_DMA_Abort_IT+0x290>
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	4a60      	ldr	r2, [pc, #384]	; (80063bc <HAL_DMA_Abort_IT+0x3c8>)
 800623a:	4293      	cmp	r3, r2
 800623c:	d022      	beq.n	8006284 <HAL_DMA_Abort_IT+0x290>
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	4a5f      	ldr	r2, [pc, #380]	; (80063c0 <HAL_DMA_Abort_IT+0x3cc>)
 8006244:	4293      	cmp	r3, r2
 8006246:	d01d      	beq.n	8006284 <HAL_DMA_Abort_IT+0x290>
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	4a5d      	ldr	r2, [pc, #372]	; (80063c4 <HAL_DMA_Abort_IT+0x3d0>)
 800624e:	4293      	cmp	r3, r2
 8006250:	d018      	beq.n	8006284 <HAL_DMA_Abort_IT+0x290>
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	4a5c      	ldr	r2, [pc, #368]	; (80063c8 <HAL_DMA_Abort_IT+0x3d4>)
 8006258:	4293      	cmp	r3, r2
 800625a:	d013      	beq.n	8006284 <HAL_DMA_Abort_IT+0x290>
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	4a5a      	ldr	r2, [pc, #360]	; (80063cc <HAL_DMA_Abort_IT+0x3d8>)
 8006262:	4293      	cmp	r3, r2
 8006264:	d00e      	beq.n	8006284 <HAL_DMA_Abort_IT+0x290>
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	4a59      	ldr	r2, [pc, #356]	; (80063d0 <HAL_DMA_Abort_IT+0x3dc>)
 800626c:	4293      	cmp	r3, r2
 800626e:	d009      	beq.n	8006284 <HAL_DMA_Abort_IT+0x290>
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	4a57      	ldr	r2, [pc, #348]	; (80063d4 <HAL_DMA_Abort_IT+0x3e0>)
 8006276:	4293      	cmp	r3, r2
 8006278:	d004      	beq.n	8006284 <HAL_DMA_Abort_IT+0x290>
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	4a56      	ldr	r2, [pc, #344]	; (80063d8 <HAL_DMA_Abort_IT+0x3e4>)
 8006280:	4293      	cmp	r3, r2
 8006282:	d108      	bne.n	8006296 <HAL_DMA_Abort_IT+0x2a2>
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	681a      	ldr	r2, [r3, #0]
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	f022 0201 	bic.w	r2, r2, #1
 8006292:	601a      	str	r2, [r3, #0]
 8006294:	e007      	b.n	80062a6 <HAL_DMA_Abort_IT+0x2b2>
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	681a      	ldr	r2, [r3, #0]
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	f022 0201 	bic.w	r2, r2, #1
 80062a4:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	4a3c      	ldr	r2, [pc, #240]	; (800639c <HAL_DMA_Abort_IT+0x3a8>)
 80062ac:	4293      	cmp	r3, r2
 80062ae:	d072      	beq.n	8006396 <HAL_DMA_Abort_IT+0x3a2>
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	4a3a      	ldr	r2, [pc, #232]	; (80063a0 <HAL_DMA_Abort_IT+0x3ac>)
 80062b6:	4293      	cmp	r3, r2
 80062b8:	d06d      	beq.n	8006396 <HAL_DMA_Abort_IT+0x3a2>
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	4a39      	ldr	r2, [pc, #228]	; (80063a4 <HAL_DMA_Abort_IT+0x3b0>)
 80062c0:	4293      	cmp	r3, r2
 80062c2:	d068      	beq.n	8006396 <HAL_DMA_Abort_IT+0x3a2>
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	4a37      	ldr	r2, [pc, #220]	; (80063a8 <HAL_DMA_Abort_IT+0x3b4>)
 80062ca:	4293      	cmp	r3, r2
 80062cc:	d063      	beq.n	8006396 <HAL_DMA_Abort_IT+0x3a2>
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	4a36      	ldr	r2, [pc, #216]	; (80063ac <HAL_DMA_Abort_IT+0x3b8>)
 80062d4:	4293      	cmp	r3, r2
 80062d6:	d05e      	beq.n	8006396 <HAL_DMA_Abort_IT+0x3a2>
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	4a34      	ldr	r2, [pc, #208]	; (80063b0 <HAL_DMA_Abort_IT+0x3bc>)
 80062de:	4293      	cmp	r3, r2
 80062e0:	d059      	beq.n	8006396 <HAL_DMA_Abort_IT+0x3a2>
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	4a33      	ldr	r2, [pc, #204]	; (80063b4 <HAL_DMA_Abort_IT+0x3c0>)
 80062e8:	4293      	cmp	r3, r2
 80062ea:	d054      	beq.n	8006396 <HAL_DMA_Abort_IT+0x3a2>
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	4a31      	ldr	r2, [pc, #196]	; (80063b8 <HAL_DMA_Abort_IT+0x3c4>)
 80062f2:	4293      	cmp	r3, r2
 80062f4:	d04f      	beq.n	8006396 <HAL_DMA_Abort_IT+0x3a2>
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	4a30      	ldr	r2, [pc, #192]	; (80063bc <HAL_DMA_Abort_IT+0x3c8>)
 80062fc:	4293      	cmp	r3, r2
 80062fe:	d04a      	beq.n	8006396 <HAL_DMA_Abort_IT+0x3a2>
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	4a2e      	ldr	r2, [pc, #184]	; (80063c0 <HAL_DMA_Abort_IT+0x3cc>)
 8006306:	4293      	cmp	r3, r2
 8006308:	d045      	beq.n	8006396 <HAL_DMA_Abort_IT+0x3a2>
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	4a2d      	ldr	r2, [pc, #180]	; (80063c4 <HAL_DMA_Abort_IT+0x3d0>)
 8006310:	4293      	cmp	r3, r2
 8006312:	d040      	beq.n	8006396 <HAL_DMA_Abort_IT+0x3a2>
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	4a2b      	ldr	r2, [pc, #172]	; (80063c8 <HAL_DMA_Abort_IT+0x3d4>)
 800631a:	4293      	cmp	r3, r2
 800631c:	d03b      	beq.n	8006396 <HAL_DMA_Abort_IT+0x3a2>
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	4a2a      	ldr	r2, [pc, #168]	; (80063cc <HAL_DMA_Abort_IT+0x3d8>)
 8006324:	4293      	cmp	r3, r2
 8006326:	d036      	beq.n	8006396 <HAL_DMA_Abort_IT+0x3a2>
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	4a28      	ldr	r2, [pc, #160]	; (80063d0 <HAL_DMA_Abort_IT+0x3dc>)
 800632e:	4293      	cmp	r3, r2
 8006330:	d031      	beq.n	8006396 <HAL_DMA_Abort_IT+0x3a2>
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	4a27      	ldr	r2, [pc, #156]	; (80063d4 <HAL_DMA_Abort_IT+0x3e0>)
 8006338:	4293      	cmp	r3, r2
 800633a:	d02c      	beq.n	8006396 <HAL_DMA_Abort_IT+0x3a2>
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	4a25      	ldr	r2, [pc, #148]	; (80063d8 <HAL_DMA_Abort_IT+0x3e4>)
 8006342:	4293      	cmp	r3, r2
 8006344:	d027      	beq.n	8006396 <HAL_DMA_Abort_IT+0x3a2>
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	4a24      	ldr	r2, [pc, #144]	; (80063dc <HAL_DMA_Abort_IT+0x3e8>)
 800634c:	4293      	cmp	r3, r2
 800634e:	d022      	beq.n	8006396 <HAL_DMA_Abort_IT+0x3a2>
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	4a22      	ldr	r2, [pc, #136]	; (80063e0 <HAL_DMA_Abort_IT+0x3ec>)
 8006356:	4293      	cmp	r3, r2
 8006358:	d01d      	beq.n	8006396 <HAL_DMA_Abort_IT+0x3a2>
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	4a21      	ldr	r2, [pc, #132]	; (80063e4 <HAL_DMA_Abort_IT+0x3f0>)
 8006360:	4293      	cmp	r3, r2
 8006362:	d018      	beq.n	8006396 <HAL_DMA_Abort_IT+0x3a2>
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	4a1f      	ldr	r2, [pc, #124]	; (80063e8 <HAL_DMA_Abort_IT+0x3f4>)
 800636a:	4293      	cmp	r3, r2
 800636c:	d013      	beq.n	8006396 <HAL_DMA_Abort_IT+0x3a2>
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	4a1e      	ldr	r2, [pc, #120]	; (80063ec <HAL_DMA_Abort_IT+0x3f8>)
 8006374:	4293      	cmp	r3, r2
 8006376:	d00e      	beq.n	8006396 <HAL_DMA_Abort_IT+0x3a2>
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	4a1c      	ldr	r2, [pc, #112]	; (80063f0 <HAL_DMA_Abort_IT+0x3fc>)
 800637e:	4293      	cmp	r3, r2
 8006380:	d009      	beq.n	8006396 <HAL_DMA_Abort_IT+0x3a2>
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	4a1b      	ldr	r2, [pc, #108]	; (80063f4 <HAL_DMA_Abort_IT+0x400>)
 8006388:	4293      	cmp	r3, r2
 800638a:	d004      	beq.n	8006396 <HAL_DMA_Abort_IT+0x3a2>
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	4a19      	ldr	r2, [pc, #100]	; (80063f8 <HAL_DMA_Abort_IT+0x404>)
 8006392:	4293      	cmp	r3, r2
 8006394:	d132      	bne.n	80063fc <HAL_DMA_Abort_IT+0x408>
 8006396:	2301      	movs	r3, #1
 8006398:	e031      	b.n	80063fe <HAL_DMA_Abort_IT+0x40a>
 800639a:	bf00      	nop
 800639c:	40020010 	.word	0x40020010
 80063a0:	40020028 	.word	0x40020028
 80063a4:	40020040 	.word	0x40020040
 80063a8:	40020058 	.word	0x40020058
 80063ac:	40020070 	.word	0x40020070
 80063b0:	40020088 	.word	0x40020088
 80063b4:	400200a0 	.word	0x400200a0
 80063b8:	400200b8 	.word	0x400200b8
 80063bc:	40020410 	.word	0x40020410
 80063c0:	40020428 	.word	0x40020428
 80063c4:	40020440 	.word	0x40020440
 80063c8:	40020458 	.word	0x40020458
 80063cc:	40020470 	.word	0x40020470
 80063d0:	40020488 	.word	0x40020488
 80063d4:	400204a0 	.word	0x400204a0
 80063d8:	400204b8 	.word	0x400204b8
 80063dc:	58025408 	.word	0x58025408
 80063e0:	5802541c 	.word	0x5802541c
 80063e4:	58025430 	.word	0x58025430
 80063e8:	58025444 	.word	0x58025444
 80063ec:	58025458 	.word	0x58025458
 80063f0:	5802546c 	.word	0x5802546c
 80063f4:	58025480 	.word	0x58025480
 80063f8:	58025494 	.word	0x58025494
 80063fc:	2300      	movs	r3, #0
 80063fe:	2b00      	cmp	r3, #0
 8006400:	d028      	beq.n	8006454 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006406:	681a      	ldr	r2, [r3, #0]
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800640c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006410:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006416:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800641c:	f003 031f 	and.w	r3, r3, #31
 8006420:	2201      	movs	r2, #1
 8006422:	409a      	lsls	r2, r3
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800642c:	687a      	ldr	r2, [r7, #4]
 800642e:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8006430:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006436:	2b00      	cmp	r3, #0
 8006438:	d00c      	beq.n	8006454 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800643e:	681a      	ldr	r2, [r3, #0]
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006444:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006448:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800644e:	687a      	ldr	r2, [r7, #4]
 8006450:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8006452:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	2201      	movs	r2, #1
 8006458:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	2200      	movs	r2, #0
 8006460:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006468:	2b00      	cmp	r3, #0
 800646a:	d003      	beq.n	8006474 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006470:	6878      	ldr	r0, [r7, #4]
 8006472:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8006474:	2300      	movs	r3, #0
}
 8006476:	4618      	mov	r0, r3
 8006478:	3710      	adds	r7, #16
 800647a:	46bd      	mov	sp, r7
 800647c:	bd80      	pop	{r7, pc}
 800647e:	bf00      	nop

08006480 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8006480:	b580      	push	{r7, lr}
 8006482:	b08a      	sub	sp, #40	; 0x28
 8006484:	af00      	add	r7, sp, #0
 8006486:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8006488:	2300      	movs	r3, #0
 800648a:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 800648c:	4b67      	ldr	r3, [pc, #412]	; (800662c <HAL_DMA_IRQHandler+0x1ac>)
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	4a67      	ldr	r2, [pc, #412]	; (8006630 <HAL_DMA_IRQHandler+0x1b0>)
 8006492:	fba2 2303 	umull	r2, r3, r2, r3
 8006496:	0a9b      	lsrs	r3, r3, #10
 8006498:	627b      	str	r3, [r7, #36]	; 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800649e:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80064a4:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 80064a6:	6a3b      	ldr	r3, [r7, #32]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 80064ac:	69fb      	ldr	r3, [r7, #28]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	4a5f      	ldr	r2, [pc, #380]	; (8006634 <HAL_DMA_IRQHandler+0x1b4>)
 80064b8:	4293      	cmp	r3, r2
 80064ba:	d04a      	beq.n	8006552 <HAL_DMA_IRQHandler+0xd2>
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	4a5d      	ldr	r2, [pc, #372]	; (8006638 <HAL_DMA_IRQHandler+0x1b8>)
 80064c2:	4293      	cmp	r3, r2
 80064c4:	d045      	beq.n	8006552 <HAL_DMA_IRQHandler+0xd2>
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	4a5c      	ldr	r2, [pc, #368]	; (800663c <HAL_DMA_IRQHandler+0x1bc>)
 80064cc:	4293      	cmp	r3, r2
 80064ce:	d040      	beq.n	8006552 <HAL_DMA_IRQHandler+0xd2>
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	4a5a      	ldr	r2, [pc, #360]	; (8006640 <HAL_DMA_IRQHandler+0x1c0>)
 80064d6:	4293      	cmp	r3, r2
 80064d8:	d03b      	beq.n	8006552 <HAL_DMA_IRQHandler+0xd2>
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	4a59      	ldr	r2, [pc, #356]	; (8006644 <HAL_DMA_IRQHandler+0x1c4>)
 80064e0:	4293      	cmp	r3, r2
 80064e2:	d036      	beq.n	8006552 <HAL_DMA_IRQHandler+0xd2>
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	4a57      	ldr	r2, [pc, #348]	; (8006648 <HAL_DMA_IRQHandler+0x1c8>)
 80064ea:	4293      	cmp	r3, r2
 80064ec:	d031      	beq.n	8006552 <HAL_DMA_IRQHandler+0xd2>
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	4a56      	ldr	r2, [pc, #344]	; (800664c <HAL_DMA_IRQHandler+0x1cc>)
 80064f4:	4293      	cmp	r3, r2
 80064f6:	d02c      	beq.n	8006552 <HAL_DMA_IRQHandler+0xd2>
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	4a54      	ldr	r2, [pc, #336]	; (8006650 <HAL_DMA_IRQHandler+0x1d0>)
 80064fe:	4293      	cmp	r3, r2
 8006500:	d027      	beq.n	8006552 <HAL_DMA_IRQHandler+0xd2>
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	4a53      	ldr	r2, [pc, #332]	; (8006654 <HAL_DMA_IRQHandler+0x1d4>)
 8006508:	4293      	cmp	r3, r2
 800650a:	d022      	beq.n	8006552 <HAL_DMA_IRQHandler+0xd2>
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	4a51      	ldr	r2, [pc, #324]	; (8006658 <HAL_DMA_IRQHandler+0x1d8>)
 8006512:	4293      	cmp	r3, r2
 8006514:	d01d      	beq.n	8006552 <HAL_DMA_IRQHandler+0xd2>
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	4a50      	ldr	r2, [pc, #320]	; (800665c <HAL_DMA_IRQHandler+0x1dc>)
 800651c:	4293      	cmp	r3, r2
 800651e:	d018      	beq.n	8006552 <HAL_DMA_IRQHandler+0xd2>
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	4a4e      	ldr	r2, [pc, #312]	; (8006660 <HAL_DMA_IRQHandler+0x1e0>)
 8006526:	4293      	cmp	r3, r2
 8006528:	d013      	beq.n	8006552 <HAL_DMA_IRQHandler+0xd2>
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	4a4d      	ldr	r2, [pc, #308]	; (8006664 <HAL_DMA_IRQHandler+0x1e4>)
 8006530:	4293      	cmp	r3, r2
 8006532:	d00e      	beq.n	8006552 <HAL_DMA_IRQHandler+0xd2>
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	4a4b      	ldr	r2, [pc, #300]	; (8006668 <HAL_DMA_IRQHandler+0x1e8>)
 800653a:	4293      	cmp	r3, r2
 800653c:	d009      	beq.n	8006552 <HAL_DMA_IRQHandler+0xd2>
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	4a4a      	ldr	r2, [pc, #296]	; (800666c <HAL_DMA_IRQHandler+0x1ec>)
 8006544:	4293      	cmp	r3, r2
 8006546:	d004      	beq.n	8006552 <HAL_DMA_IRQHandler+0xd2>
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	4a48      	ldr	r2, [pc, #288]	; (8006670 <HAL_DMA_IRQHandler+0x1f0>)
 800654e:	4293      	cmp	r3, r2
 8006550:	d101      	bne.n	8006556 <HAL_DMA_IRQHandler+0xd6>
 8006552:	2301      	movs	r3, #1
 8006554:	e000      	b.n	8006558 <HAL_DMA_IRQHandler+0xd8>
 8006556:	2300      	movs	r3, #0
 8006558:	2b00      	cmp	r3, #0
 800655a:	f000 842b 	beq.w	8006db4 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006562:	f003 031f 	and.w	r3, r3, #31
 8006566:	2208      	movs	r2, #8
 8006568:	409a      	lsls	r2, r3
 800656a:	69bb      	ldr	r3, [r7, #24]
 800656c:	4013      	ands	r3, r2
 800656e:	2b00      	cmp	r3, #0
 8006570:	f000 80a2 	beq.w	80066b8 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	4a2e      	ldr	r2, [pc, #184]	; (8006634 <HAL_DMA_IRQHandler+0x1b4>)
 800657a:	4293      	cmp	r3, r2
 800657c:	d04a      	beq.n	8006614 <HAL_DMA_IRQHandler+0x194>
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	4a2d      	ldr	r2, [pc, #180]	; (8006638 <HAL_DMA_IRQHandler+0x1b8>)
 8006584:	4293      	cmp	r3, r2
 8006586:	d045      	beq.n	8006614 <HAL_DMA_IRQHandler+0x194>
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	4a2b      	ldr	r2, [pc, #172]	; (800663c <HAL_DMA_IRQHandler+0x1bc>)
 800658e:	4293      	cmp	r3, r2
 8006590:	d040      	beq.n	8006614 <HAL_DMA_IRQHandler+0x194>
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	4a2a      	ldr	r2, [pc, #168]	; (8006640 <HAL_DMA_IRQHandler+0x1c0>)
 8006598:	4293      	cmp	r3, r2
 800659a:	d03b      	beq.n	8006614 <HAL_DMA_IRQHandler+0x194>
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	4a28      	ldr	r2, [pc, #160]	; (8006644 <HAL_DMA_IRQHandler+0x1c4>)
 80065a2:	4293      	cmp	r3, r2
 80065a4:	d036      	beq.n	8006614 <HAL_DMA_IRQHandler+0x194>
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	4a27      	ldr	r2, [pc, #156]	; (8006648 <HAL_DMA_IRQHandler+0x1c8>)
 80065ac:	4293      	cmp	r3, r2
 80065ae:	d031      	beq.n	8006614 <HAL_DMA_IRQHandler+0x194>
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	4a25      	ldr	r2, [pc, #148]	; (800664c <HAL_DMA_IRQHandler+0x1cc>)
 80065b6:	4293      	cmp	r3, r2
 80065b8:	d02c      	beq.n	8006614 <HAL_DMA_IRQHandler+0x194>
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	4a24      	ldr	r2, [pc, #144]	; (8006650 <HAL_DMA_IRQHandler+0x1d0>)
 80065c0:	4293      	cmp	r3, r2
 80065c2:	d027      	beq.n	8006614 <HAL_DMA_IRQHandler+0x194>
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	4a22      	ldr	r2, [pc, #136]	; (8006654 <HAL_DMA_IRQHandler+0x1d4>)
 80065ca:	4293      	cmp	r3, r2
 80065cc:	d022      	beq.n	8006614 <HAL_DMA_IRQHandler+0x194>
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	4a21      	ldr	r2, [pc, #132]	; (8006658 <HAL_DMA_IRQHandler+0x1d8>)
 80065d4:	4293      	cmp	r3, r2
 80065d6:	d01d      	beq.n	8006614 <HAL_DMA_IRQHandler+0x194>
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	4a1f      	ldr	r2, [pc, #124]	; (800665c <HAL_DMA_IRQHandler+0x1dc>)
 80065de:	4293      	cmp	r3, r2
 80065e0:	d018      	beq.n	8006614 <HAL_DMA_IRQHandler+0x194>
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	4a1e      	ldr	r2, [pc, #120]	; (8006660 <HAL_DMA_IRQHandler+0x1e0>)
 80065e8:	4293      	cmp	r3, r2
 80065ea:	d013      	beq.n	8006614 <HAL_DMA_IRQHandler+0x194>
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	4a1c      	ldr	r2, [pc, #112]	; (8006664 <HAL_DMA_IRQHandler+0x1e4>)
 80065f2:	4293      	cmp	r3, r2
 80065f4:	d00e      	beq.n	8006614 <HAL_DMA_IRQHandler+0x194>
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	4a1b      	ldr	r2, [pc, #108]	; (8006668 <HAL_DMA_IRQHandler+0x1e8>)
 80065fc:	4293      	cmp	r3, r2
 80065fe:	d009      	beq.n	8006614 <HAL_DMA_IRQHandler+0x194>
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	4a19      	ldr	r2, [pc, #100]	; (800666c <HAL_DMA_IRQHandler+0x1ec>)
 8006606:	4293      	cmp	r3, r2
 8006608:	d004      	beq.n	8006614 <HAL_DMA_IRQHandler+0x194>
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	4a18      	ldr	r2, [pc, #96]	; (8006670 <HAL_DMA_IRQHandler+0x1f0>)
 8006610:	4293      	cmp	r3, r2
 8006612:	d12f      	bne.n	8006674 <HAL_DMA_IRQHandler+0x1f4>
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	f003 0304 	and.w	r3, r3, #4
 800661e:	2b00      	cmp	r3, #0
 8006620:	bf14      	ite	ne
 8006622:	2301      	movne	r3, #1
 8006624:	2300      	moveq	r3, #0
 8006626:	b2db      	uxtb	r3, r3
 8006628:	e02e      	b.n	8006688 <HAL_DMA_IRQHandler+0x208>
 800662a:	bf00      	nop
 800662c:	24000000 	.word	0x24000000
 8006630:	1b4e81b5 	.word	0x1b4e81b5
 8006634:	40020010 	.word	0x40020010
 8006638:	40020028 	.word	0x40020028
 800663c:	40020040 	.word	0x40020040
 8006640:	40020058 	.word	0x40020058
 8006644:	40020070 	.word	0x40020070
 8006648:	40020088 	.word	0x40020088
 800664c:	400200a0 	.word	0x400200a0
 8006650:	400200b8 	.word	0x400200b8
 8006654:	40020410 	.word	0x40020410
 8006658:	40020428 	.word	0x40020428
 800665c:	40020440 	.word	0x40020440
 8006660:	40020458 	.word	0x40020458
 8006664:	40020470 	.word	0x40020470
 8006668:	40020488 	.word	0x40020488
 800666c:	400204a0 	.word	0x400204a0
 8006670:	400204b8 	.word	0x400204b8
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	f003 0308 	and.w	r3, r3, #8
 800667e:	2b00      	cmp	r3, #0
 8006680:	bf14      	ite	ne
 8006682:	2301      	movne	r3, #1
 8006684:	2300      	moveq	r3, #0
 8006686:	b2db      	uxtb	r3, r3
 8006688:	2b00      	cmp	r3, #0
 800668a:	d015      	beq.n	80066b8 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	681a      	ldr	r2, [r3, #0]
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	f022 0204 	bic.w	r2, r2, #4
 800669a:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80066a0:	f003 031f 	and.w	r3, r3, #31
 80066a4:	2208      	movs	r2, #8
 80066a6:	409a      	lsls	r2, r3
 80066a8:	6a3b      	ldr	r3, [r7, #32]
 80066aa:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80066b0:	f043 0201 	orr.w	r2, r3, #1
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80066bc:	f003 031f 	and.w	r3, r3, #31
 80066c0:	69ba      	ldr	r2, [r7, #24]
 80066c2:	fa22 f303 	lsr.w	r3, r2, r3
 80066c6:	f003 0301 	and.w	r3, r3, #1
 80066ca:	2b00      	cmp	r3, #0
 80066cc:	d06e      	beq.n	80067ac <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	4a69      	ldr	r2, [pc, #420]	; (8006878 <HAL_DMA_IRQHandler+0x3f8>)
 80066d4:	4293      	cmp	r3, r2
 80066d6:	d04a      	beq.n	800676e <HAL_DMA_IRQHandler+0x2ee>
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	4a67      	ldr	r2, [pc, #412]	; (800687c <HAL_DMA_IRQHandler+0x3fc>)
 80066de:	4293      	cmp	r3, r2
 80066e0:	d045      	beq.n	800676e <HAL_DMA_IRQHandler+0x2ee>
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	4a66      	ldr	r2, [pc, #408]	; (8006880 <HAL_DMA_IRQHandler+0x400>)
 80066e8:	4293      	cmp	r3, r2
 80066ea:	d040      	beq.n	800676e <HAL_DMA_IRQHandler+0x2ee>
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	4a64      	ldr	r2, [pc, #400]	; (8006884 <HAL_DMA_IRQHandler+0x404>)
 80066f2:	4293      	cmp	r3, r2
 80066f4:	d03b      	beq.n	800676e <HAL_DMA_IRQHandler+0x2ee>
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	4a63      	ldr	r2, [pc, #396]	; (8006888 <HAL_DMA_IRQHandler+0x408>)
 80066fc:	4293      	cmp	r3, r2
 80066fe:	d036      	beq.n	800676e <HAL_DMA_IRQHandler+0x2ee>
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	4a61      	ldr	r2, [pc, #388]	; (800688c <HAL_DMA_IRQHandler+0x40c>)
 8006706:	4293      	cmp	r3, r2
 8006708:	d031      	beq.n	800676e <HAL_DMA_IRQHandler+0x2ee>
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	4a60      	ldr	r2, [pc, #384]	; (8006890 <HAL_DMA_IRQHandler+0x410>)
 8006710:	4293      	cmp	r3, r2
 8006712:	d02c      	beq.n	800676e <HAL_DMA_IRQHandler+0x2ee>
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	4a5e      	ldr	r2, [pc, #376]	; (8006894 <HAL_DMA_IRQHandler+0x414>)
 800671a:	4293      	cmp	r3, r2
 800671c:	d027      	beq.n	800676e <HAL_DMA_IRQHandler+0x2ee>
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	4a5d      	ldr	r2, [pc, #372]	; (8006898 <HAL_DMA_IRQHandler+0x418>)
 8006724:	4293      	cmp	r3, r2
 8006726:	d022      	beq.n	800676e <HAL_DMA_IRQHandler+0x2ee>
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	4a5b      	ldr	r2, [pc, #364]	; (800689c <HAL_DMA_IRQHandler+0x41c>)
 800672e:	4293      	cmp	r3, r2
 8006730:	d01d      	beq.n	800676e <HAL_DMA_IRQHandler+0x2ee>
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	4a5a      	ldr	r2, [pc, #360]	; (80068a0 <HAL_DMA_IRQHandler+0x420>)
 8006738:	4293      	cmp	r3, r2
 800673a:	d018      	beq.n	800676e <HAL_DMA_IRQHandler+0x2ee>
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	4a58      	ldr	r2, [pc, #352]	; (80068a4 <HAL_DMA_IRQHandler+0x424>)
 8006742:	4293      	cmp	r3, r2
 8006744:	d013      	beq.n	800676e <HAL_DMA_IRQHandler+0x2ee>
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	4a57      	ldr	r2, [pc, #348]	; (80068a8 <HAL_DMA_IRQHandler+0x428>)
 800674c:	4293      	cmp	r3, r2
 800674e:	d00e      	beq.n	800676e <HAL_DMA_IRQHandler+0x2ee>
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	4a55      	ldr	r2, [pc, #340]	; (80068ac <HAL_DMA_IRQHandler+0x42c>)
 8006756:	4293      	cmp	r3, r2
 8006758:	d009      	beq.n	800676e <HAL_DMA_IRQHandler+0x2ee>
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	4a54      	ldr	r2, [pc, #336]	; (80068b0 <HAL_DMA_IRQHandler+0x430>)
 8006760:	4293      	cmp	r3, r2
 8006762:	d004      	beq.n	800676e <HAL_DMA_IRQHandler+0x2ee>
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	4a52      	ldr	r2, [pc, #328]	; (80068b4 <HAL_DMA_IRQHandler+0x434>)
 800676a:	4293      	cmp	r3, r2
 800676c:	d10a      	bne.n	8006784 <HAL_DMA_IRQHandler+0x304>
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	695b      	ldr	r3, [r3, #20]
 8006774:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006778:	2b00      	cmp	r3, #0
 800677a:	bf14      	ite	ne
 800677c:	2301      	movne	r3, #1
 800677e:	2300      	moveq	r3, #0
 8006780:	b2db      	uxtb	r3, r3
 8006782:	e003      	b.n	800678c <HAL_DMA_IRQHandler+0x30c>
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	2300      	movs	r3, #0
 800678c:	2b00      	cmp	r3, #0
 800678e:	d00d      	beq.n	80067ac <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006794:	f003 031f 	and.w	r3, r3, #31
 8006798:	2201      	movs	r2, #1
 800679a:	409a      	lsls	r2, r3
 800679c:	6a3b      	ldr	r3, [r7, #32]
 800679e:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80067a4:	f043 0202 	orr.w	r2, r3, #2
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80067b0:	f003 031f 	and.w	r3, r3, #31
 80067b4:	2204      	movs	r2, #4
 80067b6:	409a      	lsls	r2, r3
 80067b8:	69bb      	ldr	r3, [r7, #24]
 80067ba:	4013      	ands	r3, r2
 80067bc:	2b00      	cmp	r3, #0
 80067be:	f000 808f 	beq.w	80068e0 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	4a2c      	ldr	r2, [pc, #176]	; (8006878 <HAL_DMA_IRQHandler+0x3f8>)
 80067c8:	4293      	cmp	r3, r2
 80067ca:	d04a      	beq.n	8006862 <HAL_DMA_IRQHandler+0x3e2>
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	4a2a      	ldr	r2, [pc, #168]	; (800687c <HAL_DMA_IRQHandler+0x3fc>)
 80067d2:	4293      	cmp	r3, r2
 80067d4:	d045      	beq.n	8006862 <HAL_DMA_IRQHandler+0x3e2>
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	4a29      	ldr	r2, [pc, #164]	; (8006880 <HAL_DMA_IRQHandler+0x400>)
 80067dc:	4293      	cmp	r3, r2
 80067de:	d040      	beq.n	8006862 <HAL_DMA_IRQHandler+0x3e2>
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	4a27      	ldr	r2, [pc, #156]	; (8006884 <HAL_DMA_IRQHandler+0x404>)
 80067e6:	4293      	cmp	r3, r2
 80067e8:	d03b      	beq.n	8006862 <HAL_DMA_IRQHandler+0x3e2>
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	4a26      	ldr	r2, [pc, #152]	; (8006888 <HAL_DMA_IRQHandler+0x408>)
 80067f0:	4293      	cmp	r3, r2
 80067f2:	d036      	beq.n	8006862 <HAL_DMA_IRQHandler+0x3e2>
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	4a24      	ldr	r2, [pc, #144]	; (800688c <HAL_DMA_IRQHandler+0x40c>)
 80067fa:	4293      	cmp	r3, r2
 80067fc:	d031      	beq.n	8006862 <HAL_DMA_IRQHandler+0x3e2>
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	4a23      	ldr	r2, [pc, #140]	; (8006890 <HAL_DMA_IRQHandler+0x410>)
 8006804:	4293      	cmp	r3, r2
 8006806:	d02c      	beq.n	8006862 <HAL_DMA_IRQHandler+0x3e2>
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	4a21      	ldr	r2, [pc, #132]	; (8006894 <HAL_DMA_IRQHandler+0x414>)
 800680e:	4293      	cmp	r3, r2
 8006810:	d027      	beq.n	8006862 <HAL_DMA_IRQHandler+0x3e2>
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	4a20      	ldr	r2, [pc, #128]	; (8006898 <HAL_DMA_IRQHandler+0x418>)
 8006818:	4293      	cmp	r3, r2
 800681a:	d022      	beq.n	8006862 <HAL_DMA_IRQHandler+0x3e2>
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	4a1e      	ldr	r2, [pc, #120]	; (800689c <HAL_DMA_IRQHandler+0x41c>)
 8006822:	4293      	cmp	r3, r2
 8006824:	d01d      	beq.n	8006862 <HAL_DMA_IRQHandler+0x3e2>
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	4a1d      	ldr	r2, [pc, #116]	; (80068a0 <HAL_DMA_IRQHandler+0x420>)
 800682c:	4293      	cmp	r3, r2
 800682e:	d018      	beq.n	8006862 <HAL_DMA_IRQHandler+0x3e2>
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	4a1b      	ldr	r2, [pc, #108]	; (80068a4 <HAL_DMA_IRQHandler+0x424>)
 8006836:	4293      	cmp	r3, r2
 8006838:	d013      	beq.n	8006862 <HAL_DMA_IRQHandler+0x3e2>
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	4a1a      	ldr	r2, [pc, #104]	; (80068a8 <HAL_DMA_IRQHandler+0x428>)
 8006840:	4293      	cmp	r3, r2
 8006842:	d00e      	beq.n	8006862 <HAL_DMA_IRQHandler+0x3e2>
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	4a18      	ldr	r2, [pc, #96]	; (80068ac <HAL_DMA_IRQHandler+0x42c>)
 800684a:	4293      	cmp	r3, r2
 800684c:	d009      	beq.n	8006862 <HAL_DMA_IRQHandler+0x3e2>
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	4a17      	ldr	r2, [pc, #92]	; (80068b0 <HAL_DMA_IRQHandler+0x430>)
 8006854:	4293      	cmp	r3, r2
 8006856:	d004      	beq.n	8006862 <HAL_DMA_IRQHandler+0x3e2>
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	4a15      	ldr	r2, [pc, #84]	; (80068b4 <HAL_DMA_IRQHandler+0x434>)
 800685e:	4293      	cmp	r3, r2
 8006860:	d12a      	bne.n	80068b8 <HAL_DMA_IRQHandler+0x438>
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	f003 0302 	and.w	r3, r3, #2
 800686c:	2b00      	cmp	r3, #0
 800686e:	bf14      	ite	ne
 8006870:	2301      	movne	r3, #1
 8006872:	2300      	moveq	r3, #0
 8006874:	b2db      	uxtb	r3, r3
 8006876:	e023      	b.n	80068c0 <HAL_DMA_IRQHandler+0x440>
 8006878:	40020010 	.word	0x40020010
 800687c:	40020028 	.word	0x40020028
 8006880:	40020040 	.word	0x40020040
 8006884:	40020058 	.word	0x40020058
 8006888:	40020070 	.word	0x40020070
 800688c:	40020088 	.word	0x40020088
 8006890:	400200a0 	.word	0x400200a0
 8006894:	400200b8 	.word	0x400200b8
 8006898:	40020410 	.word	0x40020410
 800689c:	40020428 	.word	0x40020428
 80068a0:	40020440 	.word	0x40020440
 80068a4:	40020458 	.word	0x40020458
 80068a8:	40020470 	.word	0x40020470
 80068ac:	40020488 	.word	0x40020488
 80068b0:	400204a0 	.word	0x400204a0
 80068b4:	400204b8 	.word	0x400204b8
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	2300      	movs	r3, #0
 80068c0:	2b00      	cmp	r3, #0
 80068c2:	d00d      	beq.n	80068e0 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80068c8:	f003 031f 	and.w	r3, r3, #31
 80068cc:	2204      	movs	r2, #4
 80068ce:	409a      	lsls	r2, r3
 80068d0:	6a3b      	ldr	r3, [r7, #32]
 80068d2:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80068d8:	f043 0204 	orr.w	r2, r3, #4
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80068e4:	f003 031f 	and.w	r3, r3, #31
 80068e8:	2210      	movs	r2, #16
 80068ea:	409a      	lsls	r2, r3
 80068ec:	69bb      	ldr	r3, [r7, #24]
 80068ee:	4013      	ands	r3, r2
 80068f0:	2b00      	cmp	r3, #0
 80068f2:	f000 80a6 	beq.w	8006a42 <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	4a85      	ldr	r2, [pc, #532]	; (8006b10 <HAL_DMA_IRQHandler+0x690>)
 80068fc:	4293      	cmp	r3, r2
 80068fe:	d04a      	beq.n	8006996 <HAL_DMA_IRQHandler+0x516>
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	4a83      	ldr	r2, [pc, #524]	; (8006b14 <HAL_DMA_IRQHandler+0x694>)
 8006906:	4293      	cmp	r3, r2
 8006908:	d045      	beq.n	8006996 <HAL_DMA_IRQHandler+0x516>
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	4a82      	ldr	r2, [pc, #520]	; (8006b18 <HAL_DMA_IRQHandler+0x698>)
 8006910:	4293      	cmp	r3, r2
 8006912:	d040      	beq.n	8006996 <HAL_DMA_IRQHandler+0x516>
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	4a80      	ldr	r2, [pc, #512]	; (8006b1c <HAL_DMA_IRQHandler+0x69c>)
 800691a:	4293      	cmp	r3, r2
 800691c:	d03b      	beq.n	8006996 <HAL_DMA_IRQHandler+0x516>
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	4a7f      	ldr	r2, [pc, #508]	; (8006b20 <HAL_DMA_IRQHandler+0x6a0>)
 8006924:	4293      	cmp	r3, r2
 8006926:	d036      	beq.n	8006996 <HAL_DMA_IRQHandler+0x516>
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	4a7d      	ldr	r2, [pc, #500]	; (8006b24 <HAL_DMA_IRQHandler+0x6a4>)
 800692e:	4293      	cmp	r3, r2
 8006930:	d031      	beq.n	8006996 <HAL_DMA_IRQHandler+0x516>
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	4a7c      	ldr	r2, [pc, #496]	; (8006b28 <HAL_DMA_IRQHandler+0x6a8>)
 8006938:	4293      	cmp	r3, r2
 800693a:	d02c      	beq.n	8006996 <HAL_DMA_IRQHandler+0x516>
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	4a7a      	ldr	r2, [pc, #488]	; (8006b2c <HAL_DMA_IRQHandler+0x6ac>)
 8006942:	4293      	cmp	r3, r2
 8006944:	d027      	beq.n	8006996 <HAL_DMA_IRQHandler+0x516>
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	4a79      	ldr	r2, [pc, #484]	; (8006b30 <HAL_DMA_IRQHandler+0x6b0>)
 800694c:	4293      	cmp	r3, r2
 800694e:	d022      	beq.n	8006996 <HAL_DMA_IRQHandler+0x516>
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	4a77      	ldr	r2, [pc, #476]	; (8006b34 <HAL_DMA_IRQHandler+0x6b4>)
 8006956:	4293      	cmp	r3, r2
 8006958:	d01d      	beq.n	8006996 <HAL_DMA_IRQHandler+0x516>
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	4a76      	ldr	r2, [pc, #472]	; (8006b38 <HAL_DMA_IRQHandler+0x6b8>)
 8006960:	4293      	cmp	r3, r2
 8006962:	d018      	beq.n	8006996 <HAL_DMA_IRQHandler+0x516>
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	4a74      	ldr	r2, [pc, #464]	; (8006b3c <HAL_DMA_IRQHandler+0x6bc>)
 800696a:	4293      	cmp	r3, r2
 800696c:	d013      	beq.n	8006996 <HAL_DMA_IRQHandler+0x516>
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	4a73      	ldr	r2, [pc, #460]	; (8006b40 <HAL_DMA_IRQHandler+0x6c0>)
 8006974:	4293      	cmp	r3, r2
 8006976:	d00e      	beq.n	8006996 <HAL_DMA_IRQHandler+0x516>
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	4a71      	ldr	r2, [pc, #452]	; (8006b44 <HAL_DMA_IRQHandler+0x6c4>)
 800697e:	4293      	cmp	r3, r2
 8006980:	d009      	beq.n	8006996 <HAL_DMA_IRQHandler+0x516>
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	4a70      	ldr	r2, [pc, #448]	; (8006b48 <HAL_DMA_IRQHandler+0x6c8>)
 8006988:	4293      	cmp	r3, r2
 800698a:	d004      	beq.n	8006996 <HAL_DMA_IRQHandler+0x516>
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	4a6e      	ldr	r2, [pc, #440]	; (8006b4c <HAL_DMA_IRQHandler+0x6cc>)
 8006992:	4293      	cmp	r3, r2
 8006994:	d10a      	bne.n	80069ac <HAL_DMA_IRQHandler+0x52c>
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	f003 0308 	and.w	r3, r3, #8
 80069a0:	2b00      	cmp	r3, #0
 80069a2:	bf14      	ite	ne
 80069a4:	2301      	movne	r3, #1
 80069a6:	2300      	moveq	r3, #0
 80069a8:	b2db      	uxtb	r3, r3
 80069aa:	e009      	b.n	80069c0 <HAL_DMA_IRQHandler+0x540>
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	f003 0304 	and.w	r3, r3, #4
 80069b6:	2b00      	cmp	r3, #0
 80069b8:	bf14      	ite	ne
 80069ba:	2301      	movne	r3, #1
 80069bc:	2300      	moveq	r3, #0
 80069be:	b2db      	uxtb	r3, r3
 80069c0:	2b00      	cmp	r3, #0
 80069c2:	d03e      	beq.n	8006a42 <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80069c8:	f003 031f 	and.w	r3, r3, #31
 80069cc:	2210      	movs	r2, #16
 80069ce:	409a      	lsls	r2, r3
 80069d0:	6a3b      	ldr	r3, [r7, #32]
 80069d2:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80069de:	2b00      	cmp	r3, #0
 80069e0:	d018      	beq.n	8006a14 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80069ec:	2b00      	cmp	r3, #0
 80069ee:	d108      	bne.n	8006a02 <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069f4:	2b00      	cmp	r3, #0
 80069f6:	d024      	beq.n	8006a42 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069fc:	6878      	ldr	r0, [r7, #4]
 80069fe:	4798      	blx	r3
 8006a00:	e01f      	b.n	8006a42 <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	d01b      	beq.n	8006a42 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006a0e:	6878      	ldr	r0, [r7, #4]
 8006a10:	4798      	blx	r3
 8006a12:	e016      	b.n	8006a42 <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006a1e:	2b00      	cmp	r3, #0
 8006a20:	d107      	bne.n	8006a32 <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	681a      	ldr	r2, [r3, #0]
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	f022 0208 	bic.w	r2, r2, #8
 8006a30:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a36:	2b00      	cmp	r3, #0
 8006a38:	d003      	beq.n	8006a42 <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a3e:	6878      	ldr	r0, [r7, #4]
 8006a40:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006a46:	f003 031f 	and.w	r3, r3, #31
 8006a4a:	2220      	movs	r2, #32
 8006a4c:	409a      	lsls	r2, r3
 8006a4e:	69bb      	ldr	r3, [r7, #24]
 8006a50:	4013      	ands	r3, r2
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	f000 8110 	beq.w	8006c78 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	4a2c      	ldr	r2, [pc, #176]	; (8006b10 <HAL_DMA_IRQHandler+0x690>)
 8006a5e:	4293      	cmp	r3, r2
 8006a60:	d04a      	beq.n	8006af8 <HAL_DMA_IRQHandler+0x678>
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	4a2b      	ldr	r2, [pc, #172]	; (8006b14 <HAL_DMA_IRQHandler+0x694>)
 8006a68:	4293      	cmp	r3, r2
 8006a6a:	d045      	beq.n	8006af8 <HAL_DMA_IRQHandler+0x678>
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	4a29      	ldr	r2, [pc, #164]	; (8006b18 <HAL_DMA_IRQHandler+0x698>)
 8006a72:	4293      	cmp	r3, r2
 8006a74:	d040      	beq.n	8006af8 <HAL_DMA_IRQHandler+0x678>
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	4a28      	ldr	r2, [pc, #160]	; (8006b1c <HAL_DMA_IRQHandler+0x69c>)
 8006a7c:	4293      	cmp	r3, r2
 8006a7e:	d03b      	beq.n	8006af8 <HAL_DMA_IRQHandler+0x678>
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	4a26      	ldr	r2, [pc, #152]	; (8006b20 <HAL_DMA_IRQHandler+0x6a0>)
 8006a86:	4293      	cmp	r3, r2
 8006a88:	d036      	beq.n	8006af8 <HAL_DMA_IRQHandler+0x678>
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	4a25      	ldr	r2, [pc, #148]	; (8006b24 <HAL_DMA_IRQHandler+0x6a4>)
 8006a90:	4293      	cmp	r3, r2
 8006a92:	d031      	beq.n	8006af8 <HAL_DMA_IRQHandler+0x678>
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	4a23      	ldr	r2, [pc, #140]	; (8006b28 <HAL_DMA_IRQHandler+0x6a8>)
 8006a9a:	4293      	cmp	r3, r2
 8006a9c:	d02c      	beq.n	8006af8 <HAL_DMA_IRQHandler+0x678>
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	4a22      	ldr	r2, [pc, #136]	; (8006b2c <HAL_DMA_IRQHandler+0x6ac>)
 8006aa4:	4293      	cmp	r3, r2
 8006aa6:	d027      	beq.n	8006af8 <HAL_DMA_IRQHandler+0x678>
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	4a20      	ldr	r2, [pc, #128]	; (8006b30 <HAL_DMA_IRQHandler+0x6b0>)
 8006aae:	4293      	cmp	r3, r2
 8006ab0:	d022      	beq.n	8006af8 <HAL_DMA_IRQHandler+0x678>
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	4a1f      	ldr	r2, [pc, #124]	; (8006b34 <HAL_DMA_IRQHandler+0x6b4>)
 8006ab8:	4293      	cmp	r3, r2
 8006aba:	d01d      	beq.n	8006af8 <HAL_DMA_IRQHandler+0x678>
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	4a1d      	ldr	r2, [pc, #116]	; (8006b38 <HAL_DMA_IRQHandler+0x6b8>)
 8006ac2:	4293      	cmp	r3, r2
 8006ac4:	d018      	beq.n	8006af8 <HAL_DMA_IRQHandler+0x678>
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	4a1c      	ldr	r2, [pc, #112]	; (8006b3c <HAL_DMA_IRQHandler+0x6bc>)
 8006acc:	4293      	cmp	r3, r2
 8006ace:	d013      	beq.n	8006af8 <HAL_DMA_IRQHandler+0x678>
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	4a1a      	ldr	r2, [pc, #104]	; (8006b40 <HAL_DMA_IRQHandler+0x6c0>)
 8006ad6:	4293      	cmp	r3, r2
 8006ad8:	d00e      	beq.n	8006af8 <HAL_DMA_IRQHandler+0x678>
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	4a19      	ldr	r2, [pc, #100]	; (8006b44 <HAL_DMA_IRQHandler+0x6c4>)
 8006ae0:	4293      	cmp	r3, r2
 8006ae2:	d009      	beq.n	8006af8 <HAL_DMA_IRQHandler+0x678>
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	4a17      	ldr	r2, [pc, #92]	; (8006b48 <HAL_DMA_IRQHandler+0x6c8>)
 8006aea:	4293      	cmp	r3, r2
 8006aec:	d004      	beq.n	8006af8 <HAL_DMA_IRQHandler+0x678>
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	4a16      	ldr	r2, [pc, #88]	; (8006b4c <HAL_DMA_IRQHandler+0x6cc>)
 8006af4:	4293      	cmp	r3, r2
 8006af6:	d12b      	bne.n	8006b50 <HAL_DMA_IRQHandler+0x6d0>
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	f003 0310 	and.w	r3, r3, #16
 8006b02:	2b00      	cmp	r3, #0
 8006b04:	bf14      	ite	ne
 8006b06:	2301      	movne	r3, #1
 8006b08:	2300      	moveq	r3, #0
 8006b0a:	b2db      	uxtb	r3, r3
 8006b0c:	e02a      	b.n	8006b64 <HAL_DMA_IRQHandler+0x6e4>
 8006b0e:	bf00      	nop
 8006b10:	40020010 	.word	0x40020010
 8006b14:	40020028 	.word	0x40020028
 8006b18:	40020040 	.word	0x40020040
 8006b1c:	40020058 	.word	0x40020058
 8006b20:	40020070 	.word	0x40020070
 8006b24:	40020088 	.word	0x40020088
 8006b28:	400200a0 	.word	0x400200a0
 8006b2c:	400200b8 	.word	0x400200b8
 8006b30:	40020410 	.word	0x40020410
 8006b34:	40020428 	.word	0x40020428
 8006b38:	40020440 	.word	0x40020440
 8006b3c:	40020458 	.word	0x40020458
 8006b40:	40020470 	.word	0x40020470
 8006b44:	40020488 	.word	0x40020488
 8006b48:	400204a0 	.word	0x400204a0
 8006b4c:	400204b8 	.word	0x400204b8
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	f003 0302 	and.w	r3, r3, #2
 8006b5a:	2b00      	cmp	r3, #0
 8006b5c:	bf14      	ite	ne
 8006b5e:	2301      	movne	r3, #1
 8006b60:	2300      	moveq	r3, #0
 8006b62:	b2db      	uxtb	r3, r3
 8006b64:	2b00      	cmp	r3, #0
 8006b66:	f000 8087 	beq.w	8006c78 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006b6e:	f003 031f 	and.w	r3, r3, #31
 8006b72:	2220      	movs	r2, #32
 8006b74:	409a      	lsls	r2, r3
 8006b76:	6a3b      	ldr	r3, [r7, #32]
 8006b78:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006b80:	b2db      	uxtb	r3, r3
 8006b82:	2b04      	cmp	r3, #4
 8006b84:	d139      	bne.n	8006bfa <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	681b      	ldr	r3, [r3, #0]
 8006b8a:	681a      	ldr	r2, [r3, #0]
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	f022 0216 	bic.w	r2, r2, #22
 8006b94:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	695a      	ldr	r2, [r3, #20]
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006ba4:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006baa:	2b00      	cmp	r3, #0
 8006bac:	d103      	bne.n	8006bb6 <HAL_DMA_IRQHandler+0x736>
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006bb2:	2b00      	cmp	r3, #0
 8006bb4:	d007      	beq.n	8006bc6 <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	681a      	ldr	r2, [r3, #0]
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	f022 0208 	bic.w	r2, r2, #8
 8006bc4:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006bca:	f003 031f 	and.w	r3, r3, #31
 8006bce:	223f      	movs	r2, #63	; 0x3f
 8006bd0:	409a      	lsls	r2, r3
 8006bd2:	6a3b      	ldr	r3, [r7, #32]
 8006bd4:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	2201      	movs	r2, #1
 8006bda:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	2200      	movs	r2, #0
 8006be2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          if(hdma->XferAbortCallback != NULL)
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006bea:	2b00      	cmp	r3, #0
 8006bec:	f000 834a 	beq.w	8007284 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006bf4:	6878      	ldr	r0, [r7, #4]
 8006bf6:	4798      	blx	r3
          }
          return;
 8006bf8:	e344      	b.n	8007284 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006c04:	2b00      	cmp	r3, #0
 8006c06:	d018      	beq.n	8006c3a <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006c12:	2b00      	cmp	r3, #0
 8006c14:	d108      	bne.n	8006c28 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006c1a:	2b00      	cmp	r3, #0
 8006c1c:	d02c      	beq.n	8006c78 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006c22:	6878      	ldr	r0, [r7, #4]
 8006c24:	4798      	blx	r3
 8006c26:	e027      	b.n	8006c78 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006c2c:	2b00      	cmp	r3, #0
 8006c2e:	d023      	beq.n	8006c78 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006c34:	6878      	ldr	r0, [r7, #4]
 8006c36:	4798      	blx	r3
 8006c38:	e01e      	b.n	8006c78 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	681b      	ldr	r3, [r3, #0]
 8006c40:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006c44:	2b00      	cmp	r3, #0
 8006c46:	d10f      	bne.n	8006c68 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	681a      	ldr	r2, [r3, #0]
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	f022 0210 	bic.w	r2, r2, #16
 8006c56:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	2201      	movs	r2, #1
 8006c5c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	2200      	movs	r2, #0
 8006c64:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006c6c:	2b00      	cmp	r3, #0
 8006c6e:	d003      	beq.n	8006c78 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006c74:	6878      	ldr	r0, [r7, #4]
 8006c76:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006c7c:	2b00      	cmp	r3, #0
 8006c7e:	f000 8306 	beq.w	800728e <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006c86:	f003 0301 	and.w	r3, r3, #1
 8006c8a:	2b00      	cmp	r3, #0
 8006c8c:	f000 8088 	beq.w	8006da0 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	2204      	movs	r2, #4
 8006c94:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	4a7a      	ldr	r2, [pc, #488]	; (8006e88 <HAL_DMA_IRQHandler+0xa08>)
 8006c9e:	4293      	cmp	r3, r2
 8006ca0:	d04a      	beq.n	8006d38 <HAL_DMA_IRQHandler+0x8b8>
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	4a79      	ldr	r2, [pc, #484]	; (8006e8c <HAL_DMA_IRQHandler+0xa0c>)
 8006ca8:	4293      	cmp	r3, r2
 8006caa:	d045      	beq.n	8006d38 <HAL_DMA_IRQHandler+0x8b8>
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	4a77      	ldr	r2, [pc, #476]	; (8006e90 <HAL_DMA_IRQHandler+0xa10>)
 8006cb2:	4293      	cmp	r3, r2
 8006cb4:	d040      	beq.n	8006d38 <HAL_DMA_IRQHandler+0x8b8>
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	4a76      	ldr	r2, [pc, #472]	; (8006e94 <HAL_DMA_IRQHandler+0xa14>)
 8006cbc:	4293      	cmp	r3, r2
 8006cbe:	d03b      	beq.n	8006d38 <HAL_DMA_IRQHandler+0x8b8>
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	4a74      	ldr	r2, [pc, #464]	; (8006e98 <HAL_DMA_IRQHandler+0xa18>)
 8006cc6:	4293      	cmp	r3, r2
 8006cc8:	d036      	beq.n	8006d38 <HAL_DMA_IRQHandler+0x8b8>
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	4a73      	ldr	r2, [pc, #460]	; (8006e9c <HAL_DMA_IRQHandler+0xa1c>)
 8006cd0:	4293      	cmp	r3, r2
 8006cd2:	d031      	beq.n	8006d38 <HAL_DMA_IRQHandler+0x8b8>
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	4a71      	ldr	r2, [pc, #452]	; (8006ea0 <HAL_DMA_IRQHandler+0xa20>)
 8006cda:	4293      	cmp	r3, r2
 8006cdc:	d02c      	beq.n	8006d38 <HAL_DMA_IRQHandler+0x8b8>
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	4a70      	ldr	r2, [pc, #448]	; (8006ea4 <HAL_DMA_IRQHandler+0xa24>)
 8006ce4:	4293      	cmp	r3, r2
 8006ce6:	d027      	beq.n	8006d38 <HAL_DMA_IRQHandler+0x8b8>
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	4a6e      	ldr	r2, [pc, #440]	; (8006ea8 <HAL_DMA_IRQHandler+0xa28>)
 8006cee:	4293      	cmp	r3, r2
 8006cf0:	d022      	beq.n	8006d38 <HAL_DMA_IRQHandler+0x8b8>
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	4a6d      	ldr	r2, [pc, #436]	; (8006eac <HAL_DMA_IRQHandler+0xa2c>)
 8006cf8:	4293      	cmp	r3, r2
 8006cfa:	d01d      	beq.n	8006d38 <HAL_DMA_IRQHandler+0x8b8>
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	4a6b      	ldr	r2, [pc, #428]	; (8006eb0 <HAL_DMA_IRQHandler+0xa30>)
 8006d02:	4293      	cmp	r3, r2
 8006d04:	d018      	beq.n	8006d38 <HAL_DMA_IRQHandler+0x8b8>
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	4a6a      	ldr	r2, [pc, #424]	; (8006eb4 <HAL_DMA_IRQHandler+0xa34>)
 8006d0c:	4293      	cmp	r3, r2
 8006d0e:	d013      	beq.n	8006d38 <HAL_DMA_IRQHandler+0x8b8>
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	4a68      	ldr	r2, [pc, #416]	; (8006eb8 <HAL_DMA_IRQHandler+0xa38>)
 8006d16:	4293      	cmp	r3, r2
 8006d18:	d00e      	beq.n	8006d38 <HAL_DMA_IRQHandler+0x8b8>
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	4a67      	ldr	r2, [pc, #412]	; (8006ebc <HAL_DMA_IRQHandler+0xa3c>)
 8006d20:	4293      	cmp	r3, r2
 8006d22:	d009      	beq.n	8006d38 <HAL_DMA_IRQHandler+0x8b8>
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	4a65      	ldr	r2, [pc, #404]	; (8006ec0 <HAL_DMA_IRQHandler+0xa40>)
 8006d2a:	4293      	cmp	r3, r2
 8006d2c:	d004      	beq.n	8006d38 <HAL_DMA_IRQHandler+0x8b8>
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	4a64      	ldr	r2, [pc, #400]	; (8006ec4 <HAL_DMA_IRQHandler+0xa44>)
 8006d34:	4293      	cmp	r3, r2
 8006d36:	d108      	bne.n	8006d4a <HAL_DMA_IRQHandler+0x8ca>
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	681a      	ldr	r2, [r3, #0]
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	f022 0201 	bic.w	r2, r2, #1
 8006d46:	601a      	str	r2, [r3, #0]
 8006d48:	e007      	b.n	8006d5a <HAL_DMA_IRQHandler+0x8da>
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	681a      	ldr	r2, [r3, #0]
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	f022 0201 	bic.w	r2, r2, #1
 8006d58:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 8006d5a:	68fb      	ldr	r3, [r7, #12]
 8006d5c:	3301      	adds	r3, #1
 8006d5e:	60fb      	str	r3, [r7, #12]
 8006d60:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006d62:	429a      	cmp	r2, r3
 8006d64:	d307      	bcc.n	8006d76 <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	f003 0301 	and.w	r3, r3, #1
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	d1f2      	bne.n	8006d5a <HAL_DMA_IRQHandler+0x8da>
 8006d74:	e000      	b.n	8006d78 <HAL_DMA_IRQHandler+0x8f8>
            break;
 8006d76:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	f003 0301 	and.w	r3, r3, #1
 8006d82:	2b00      	cmp	r3, #0
 8006d84:	d004      	beq.n	8006d90 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	2203      	movs	r2, #3
 8006d8a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 8006d8e:	e003      	b.n	8006d98 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	2201      	movs	r2, #1
 8006d94:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	2200      	movs	r2, #0
 8006d9c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006da4:	2b00      	cmp	r3, #0
 8006da6:	f000 8272 	beq.w	800728e <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006dae:	6878      	ldr	r0, [r7, #4]
 8006db0:	4798      	blx	r3
 8006db2:	e26c      	b.n	800728e <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	4a43      	ldr	r2, [pc, #268]	; (8006ec8 <HAL_DMA_IRQHandler+0xa48>)
 8006dba:	4293      	cmp	r3, r2
 8006dbc:	d022      	beq.n	8006e04 <HAL_DMA_IRQHandler+0x984>
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	4a42      	ldr	r2, [pc, #264]	; (8006ecc <HAL_DMA_IRQHandler+0xa4c>)
 8006dc4:	4293      	cmp	r3, r2
 8006dc6:	d01d      	beq.n	8006e04 <HAL_DMA_IRQHandler+0x984>
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	4a40      	ldr	r2, [pc, #256]	; (8006ed0 <HAL_DMA_IRQHandler+0xa50>)
 8006dce:	4293      	cmp	r3, r2
 8006dd0:	d018      	beq.n	8006e04 <HAL_DMA_IRQHandler+0x984>
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	4a3f      	ldr	r2, [pc, #252]	; (8006ed4 <HAL_DMA_IRQHandler+0xa54>)
 8006dd8:	4293      	cmp	r3, r2
 8006dda:	d013      	beq.n	8006e04 <HAL_DMA_IRQHandler+0x984>
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	4a3d      	ldr	r2, [pc, #244]	; (8006ed8 <HAL_DMA_IRQHandler+0xa58>)
 8006de2:	4293      	cmp	r3, r2
 8006de4:	d00e      	beq.n	8006e04 <HAL_DMA_IRQHandler+0x984>
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	4a3c      	ldr	r2, [pc, #240]	; (8006edc <HAL_DMA_IRQHandler+0xa5c>)
 8006dec:	4293      	cmp	r3, r2
 8006dee:	d009      	beq.n	8006e04 <HAL_DMA_IRQHandler+0x984>
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	4a3a      	ldr	r2, [pc, #232]	; (8006ee0 <HAL_DMA_IRQHandler+0xa60>)
 8006df6:	4293      	cmp	r3, r2
 8006df8:	d004      	beq.n	8006e04 <HAL_DMA_IRQHandler+0x984>
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	4a39      	ldr	r2, [pc, #228]	; (8006ee4 <HAL_DMA_IRQHandler+0xa64>)
 8006e00:	4293      	cmp	r3, r2
 8006e02:	d101      	bne.n	8006e08 <HAL_DMA_IRQHandler+0x988>
 8006e04:	2301      	movs	r3, #1
 8006e06:	e000      	b.n	8006e0a <HAL_DMA_IRQHandler+0x98a>
 8006e08:	2300      	movs	r3, #0
 8006e0a:	2b00      	cmp	r3, #0
 8006e0c:	f000 823f 	beq.w	800728e <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006e1c:	f003 031f 	and.w	r3, r3, #31
 8006e20:	2204      	movs	r2, #4
 8006e22:	409a      	lsls	r2, r3
 8006e24:	697b      	ldr	r3, [r7, #20]
 8006e26:	4013      	ands	r3, r2
 8006e28:	2b00      	cmp	r3, #0
 8006e2a:	f000 80cd 	beq.w	8006fc8 <HAL_DMA_IRQHandler+0xb48>
 8006e2e:	693b      	ldr	r3, [r7, #16]
 8006e30:	f003 0304 	and.w	r3, r3, #4
 8006e34:	2b00      	cmp	r3, #0
 8006e36:	f000 80c7 	beq.w	8006fc8 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006e3e:	f003 031f 	and.w	r3, r3, #31
 8006e42:	2204      	movs	r2, #4
 8006e44:	409a      	lsls	r2, r3
 8006e46:	69fb      	ldr	r3, [r7, #28]
 8006e48:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006e4a:	693b      	ldr	r3, [r7, #16]
 8006e4c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006e50:	2b00      	cmp	r3, #0
 8006e52:	d049      	beq.n	8006ee8 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8006e54:	693b      	ldr	r3, [r7, #16]
 8006e56:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006e5a:	2b00      	cmp	r3, #0
 8006e5c:	d109      	bne.n	8006e72 <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006e62:	2b00      	cmp	r3, #0
 8006e64:	f000 8210 	beq.w	8007288 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006e6c:	6878      	ldr	r0, [r7, #4]
 8006e6e:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006e70:	e20a      	b.n	8007288 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	f000 8206 	beq.w	8007288 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e80:	6878      	ldr	r0, [r7, #4]
 8006e82:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006e84:	e200      	b.n	8007288 <HAL_DMA_IRQHandler+0xe08>
 8006e86:	bf00      	nop
 8006e88:	40020010 	.word	0x40020010
 8006e8c:	40020028 	.word	0x40020028
 8006e90:	40020040 	.word	0x40020040
 8006e94:	40020058 	.word	0x40020058
 8006e98:	40020070 	.word	0x40020070
 8006e9c:	40020088 	.word	0x40020088
 8006ea0:	400200a0 	.word	0x400200a0
 8006ea4:	400200b8 	.word	0x400200b8
 8006ea8:	40020410 	.word	0x40020410
 8006eac:	40020428 	.word	0x40020428
 8006eb0:	40020440 	.word	0x40020440
 8006eb4:	40020458 	.word	0x40020458
 8006eb8:	40020470 	.word	0x40020470
 8006ebc:	40020488 	.word	0x40020488
 8006ec0:	400204a0 	.word	0x400204a0
 8006ec4:	400204b8 	.word	0x400204b8
 8006ec8:	58025408 	.word	0x58025408
 8006ecc:	5802541c 	.word	0x5802541c
 8006ed0:	58025430 	.word	0x58025430
 8006ed4:	58025444 	.word	0x58025444
 8006ed8:	58025458 	.word	0x58025458
 8006edc:	5802546c 	.word	0x5802546c
 8006ee0:	58025480 	.word	0x58025480
 8006ee4:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8006ee8:	693b      	ldr	r3, [r7, #16]
 8006eea:	f003 0320 	and.w	r3, r3, #32
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	d160      	bne.n	8006fb4 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	4a7f      	ldr	r2, [pc, #508]	; (80070f4 <HAL_DMA_IRQHandler+0xc74>)
 8006ef8:	4293      	cmp	r3, r2
 8006efa:	d04a      	beq.n	8006f92 <HAL_DMA_IRQHandler+0xb12>
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	4a7d      	ldr	r2, [pc, #500]	; (80070f8 <HAL_DMA_IRQHandler+0xc78>)
 8006f02:	4293      	cmp	r3, r2
 8006f04:	d045      	beq.n	8006f92 <HAL_DMA_IRQHandler+0xb12>
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	4a7c      	ldr	r2, [pc, #496]	; (80070fc <HAL_DMA_IRQHandler+0xc7c>)
 8006f0c:	4293      	cmp	r3, r2
 8006f0e:	d040      	beq.n	8006f92 <HAL_DMA_IRQHandler+0xb12>
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	4a7a      	ldr	r2, [pc, #488]	; (8007100 <HAL_DMA_IRQHandler+0xc80>)
 8006f16:	4293      	cmp	r3, r2
 8006f18:	d03b      	beq.n	8006f92 <HAL_DMA_IRQHandler+0xb12>
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	681b      	ldr	r3, [r3, #0]
 8006f1e:	4a79      	ldr	r2, [pc, #484]	; (8007104 <HAL_DMA_IRQHandler+0xc84>)
 8006f20:	4293      	cmp	r3, r2
 8006f22:	d036      	beq.n	8006f92 <HAL_DMA_IRQHandler+0xb12>
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	4a77      	ldr	r2, [pc, #476]	; (8007108 <HAL_DMA_IRQHandler+0xc88>)
 8006f2a:	4293      	cmp	r3, r2
 8006f2c:	d031      	beq.n	8006f92 <HAL_DMA_IRQHandler+0xb12>
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	681b      	ldr	r3, [r3, #0]
 8006f32:	4a76      	ldr	r2, [pc, #472]	; (800710c <HAL_DMA_IRQHandler+0xc8c>)
 8006f34:	4293      	cmp	r3, r2
 8006f36:	d02c      	beq.n	8006f92 <HAL_DMA_IRQHandler+0xb12>
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	4a74      	ldr	r2, [pc, #464]	; (8007110 <HAL_DMA_IRQHandler+0xc90>)
 8006f3e:	4293      	cmp	r3, r2
 8006f40:	d027      	beq.n	8006f92 <HAL_DMA_IRQHandler+0xb12>
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	4a73      	ldr	r2, [pc, #460]	; (8007114 <HAL_DMA_IRQHandler+0xc94>)
 8006f48:	4293      	cmp	r3, r2
 8006f4a:	d022      	beq.n	8006f92 <HAL_DMA_IRQHandler+0xb12>
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	4a71      	ldr	r2, [pc, #452]	; (8007118 <HAL_DMA_IRQHandler+0xc98>)
 8006f52:	4293      	cmp	r3, r2
 8006f54:	d01d      	beq.n	8006f92 <HAL_DMA_IRQHandler+0xb12>
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	4a70      	ldr	r2, [pc, #448]	; (800711c <HAL_DMA_IRQHandler+0xc9c>)
 8006f5c:	4293      	cmp	r3, r2
 8006f5e:	d018      	beq.n	8006f92 <HAL_DMA_IRQHandler+0xb12>
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	681b      	ldr	r3, [r3, #0]
 8006f64:	4a6e      	ldr	r2, [pc, #440]	; (8007120 <HAL_DMA_IRQHandler+0xca0>)
 8006f66:	4293      	cmp	r3, r2
 8006f68:	d013      	beq.n	8006f92 <HAL_DMA_IRQHandler+0xb12>
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	4a6d      	ldr	r2, [pc, #436]	; (8007124 <HAL_DMA_IRQHandler+0xca4>)
 8006f70:	4293      	cmp	r3, r2
 8006f72:	d00e      	beq.n	8006f92 <HAL_DMA_IRQHandler+0xb12>
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	4a6b      	ldr	r2, [pc, #428]	; (8007128 <HAL_DMA_IRQHandler+0xca8>)
 8006f7a:	4293      	cmp	r3, r2
 8006f7c:	d009      	beq.n	8006f92 <HAL_DMA_IRQHandler+0xb12>
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	4a6a      	ldr	r2, [pc, #424]	; (800712c <HAL_DMA_IRQHandler+0xcac>)
 8006f84:	4293      	cmp	r3, r2
 8006f86:	d004      	beq.n	8006f92 <HAL_DMA_IRQHandler+0xb12>
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	4a68      	ldr	r2, [pc, #416]	; (8007130 <HAL_DMA_IRQHandler+0xcb0>)
 8006f8e:	4293      	cmp	r3, r2
 8006f90:	d108      	bne.n	8006fa4 <HAL_DMA_IRQHandler+0xb24>
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	681b      	ldr	r3, [r3, #0]
 8006f96:	681a      	ldr	r2, [r3, #0]
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	f022 0208 	bic.w	r2, r2, #8
 8006fa0:	601a      	str	r2, [r3, #0]
 8006fa2:	e007      	b.n	8006fb4 <HAL_DMA_IRQHandler+0xb34>
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	681a      	ldr	r2, [r3, #0]
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	f022 0204 	bic.w	r2, r2, #4
 8006fb2:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006fb8:	2b00      	cmp	r3, #0
 8006fba:	f000 8165 	beq.w	8007288 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006fc2:	6878      	ldr	r0, [r7, #4]
 8006fc4:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006fc6:	e15f      	b.n	8007288 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006fcc:	f003 031f 	and.w	r3, r3, #31
 8006fd0:	2202      	movs	r2, #2
 8006fd2:	409a      	lsls	r2, r3
 8006fd4:	697b      	ldr	r3, [r7, #20]
 8006fd6:	4013      	ands	r3, r2
 8006fd8:	2b00      	cmp	r3, #0
 8006fda:	f000 80c5 	beq.w	8007168 <HAL_DMA_IRQHandler+0xce8>
 8006fde:	693b      	ldr	r3, [r7, #16]
 8006fe0:	f003 0302 	and.w	r3, r3, #2
 8006fe4:	2b00      	cmp	r3, #0
 8006fe6:	f000 80bf 	beq.w	8007168 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006fee:	f003 031f 	and.w	r3, r3, #31
 8006ff2:	2202      	movs	r2, #2
 8006ff4:	409a      	lsls	r2, r3
 8006ff6:	69fb      	ldr	r3, [r7, #28]
 8006ff8:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006ffa:	693b      	ldr	r3, [r7, #16]
 8006ffc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007000:	2b00      	cmp	r3, #0
 8007002:	d018      	beq.n	8007036 <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8007004:	693b      	ldr	r3, [r7, #16]
 8007006:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800700a:	2b00      	cmp	r3, #0
 800700c:	d109      	bne.n	8007022 <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007012:	2b00      	cmp	r3, #0
 8007014:	f000 813a 	beq.w	800728c <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800701c:	6878      	ldr	r0, [r7, #4]
 800701e:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007020:	e134      	b.n	800728c <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007026:	2b00      	cmp	r3, #0
 8007028:	f000 8130 	beq.w	800728c <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007030:	6878      	ldr	r0, [r7, #4]
 8007032:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007034:	e12a      	b.n	800728c <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8007036:	693b      	ldr	r3, [r7, #16]
 8007038:	f003 0320 	and.w	r3, r3, #32
 800703c:	2b00      	cmp	r3, #0
 800703e:	f040 8089 	bne.w	8007154 <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	4a2b      	ldr	r2, [pc, #172]	; (80070f4 <HAL_DMA_IRQHandler+0xc74>)
 8007048:	4293      	cmp	r3, r2
 800704a:	d04a      	beq.n	80070e2 <HAL_DMA_IRQHandler+0xc62>
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	4a29      	ldr	r2, [pc, #164]	; (80070f8 <HAL_DMA_IRQHandler+0xc78>)
 8007052:	4293      	cmp	r3, r2
 8007054:	d045      	beq.n	80070e2 <HAL_DMA_IRQHandler+0xc62>
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	4a28      	ldr	r2, [pc, #160]	; (80070fc <HAL_DMA_IRQHandler+0xc7c>)
 800705c:	4293      	cmp	r3, r2
 800705e:	d040      	beq.n	80070e2 <HAL_DMA_IRQHandler+0xc62>
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	4a26      	ldr	r2, [pc, #152]	; (8007100 <HAL_DMA_IRQHandler+0xc80>)
 8007066:	4293      	cmp	r3, r2
 8007068:	d03b      	beq.n	80070e2 <HAL_DMA_IRQHandler+0xc62>
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	4a25      	ldr	r2, [pc, #148]	; (8007104 <HAL_DMA_IRQHandler+0xc84>)
 8007070:	4293      	cmp	r3, r2
 8007072:	d036      	beq.n	80070e2 <HAL_DMA_IRQHandler+0xc62>
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	4a23      	ldr	r2, [pc, #140]	; (8007108 <HAL_DMA_IRQHandler+0xc88>)
 800707a:	4293      	cmp	r3, r2
 800707c:	d031      	beq.n	80070e2 <HAL_DMA_IRQHandler+0xc62>
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	4a22      	ldr	r2, [pc, #136]	; (800710c <HAL_DMA_IRQHandler+0xc8c>)
 8007084:	4293      	cmp	r3, r2
 8007086:	d02c      	beq.n	80070e2 <HAL_DMA_IRQHandler+0xc62>
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	4a20      	ldr	r2, [pc, #128]	; (8007110 <HAL_DMA_IRQHandler+0xc90>)
 800708e:	4293      	cmp	r3, r2
 8007090:	d027      	beq.n	80070e2 <HAL_DMA_IRQHandler+0xc62>
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	4a1f      	ldr	r2, [pc, #124]	; (8007114 <HAL_DMA_IRQHandler+0xc94>)
 8007098:	4293      	cmp	r3, r2
 800709a:	d022      	beq.n	80070e2 <HAL_DMA_IRQHandler+0xc62>
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	4a1d      	ldr	r2, [pc, #116]	; (8007118 <HAL_DMA_IRQHandler+0xc98>)
 80070a2:	4293      	cmp	r3, r2
 80070a4:	d01d      	beq.n	80070e2 <HAL_DMA_IRQHandler+0xc62>
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	681b      	ldr	r3, [r3, #0]
 80070aa:	4a1c      	ldr	r2, [pc, #112]	; (800711c <HAL_DMA_IRQHandler+0xc9c>)
 80070ac:	4293      	cmp	r3, r2
 80070ae:	d018      	beq.n	80070e2 <HAL_DMA_IRQHandler+0xc62>
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	4a1a      	ldr	r2, [pc, #104]	; (8007120 <HAL_DMA_IRQHandler+0xca0>)
 80070b6:	4293      	cmp	r3, r2
 80070b8:	d013      	beq.n	80070e2 <HAL_DMA_IRQHandler+0xc62>
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	4a19      	ldr	r2, [pc, #100]	; (8007124 <HAL_DMA_IRQHandler+0xca4>)
 80070c0:	4293      	cmp	r3, r2
 80070c2:	d00e      	beq.n	80070e2 <HAL_DMA_IRQHandler+0xc62>
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	4a17      	ldr	r2, [pc, #92]	; (8007128 <HAL_DMA_IRQHandler+0xca8>)
 80070ca:	4293      	cmp	r3, r2
 80070cc:	d009      	beq.n	80070e2 <HAL_DMA_IRQHandler+0xc62>
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	4a16      	ldr	r2, [pc, #88]	; (800712c <HAL_DMA_IRQHandler+0xcac>)
 80070d4:	4293      	cmp	r3, r2
 80070d6:	d004      	beq.n	80070e2 <HAL_DMA_IRQHandler+0xc62>
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	4a14      	ldr	r2, [pc, #80]	; (8007130 <HAL_DMA_IRQHandler+0xcb0>)
 80070de:	4293      	cmp	r3, r2
 80070e0:	d128      	bne.n	8007134 <HAL_DMA_IRQHandler+0xcb4>
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	681a      	ldr	r2, [r3, #0]
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	f022 0214 	bic.w	r2, r2, #20
 80070f0:	601a      	str	r2, [r3, #0]
 80070f2:	e027      	b.n	8007144 <HAL_DMA_IRQHandler+0xcc4>
 80070f4:	40020010 	.word	0x40020010
 80070f8:	40020028 	.word	0x40020028
 80070fc:	40020040 	.word	0x40020040
 8007100:	40020058 	.word	0x40020058
 8007104:	40020070 	.word	0x40020070
 8007108:	40020088 	.word	0x40020088
 800710c:	400200a0 	.word	0x400200a0
 8007110:	400200b8 	.word	0x400200b8
 8007114:	40020410 	.word	0x40020410
 8007118:	40020428 	.word	0x40020428
 800711c:	40020440 	.word	0x40020440
 8007120:	40020458 	.word	0x40020458
 8007124:	40020470 	.word	0x40020470
 8007128:	40020488 	.word	0x40020488
 800712c:	400204a0 	.word	0x400204a0
 8007130:	400204b8 	.word	0x400204b8
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	681a      	ldr	r2, [r3, #0]
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	681b      	ldr	r3, [r3, #0]
 800713e:	f022 020a 	bic.w	r2, r2, #10
 8007142:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	2201      	movs	r2, #1
 8007148:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	2200      	movs	r2, #0
 8007150:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007158:	2b00      	cmp	r3, #0
 800715a:	f000 8097 	beq.w	800728c <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007162:	6878      	ldr	r0, [r7, #4]
 8007164:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007166:	e091      	b.n	800728c <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800716c:	f003 031f 	and.w	r3, r3, #31
 8007170:	2208      	movs	r2, #8
 8007172:	409a      	lsls	r2, r3
 8007174:	697b      	ldr	r3, [r7, #20]
 8007176:	4013      	ands	r3, r2
 8007178:	2b00      	cmp	r3, #0
 800717a:	f000 8088 	beq.w	800728e <HAL_DMA_IRQHandler+0xe0e>
 800717e:	693b      	ldr	r3, [r7, #16]
 8007180:	f003 0308 	and.w	r3, r3, #8
 8007184:	2b00      	cmp	r3, #0
 8007186:	f000 8082 	beq.w	800728e <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	4a41      	ldr	r2, [pc, #260]	; (8007294 <HAL_DMA_IRQHandler+0xe14>)
 8007190:	4293      	cmp	r3, r2
 8007192:	d04a      	beq.n	800722a <HAL_DMA_IRQHandler+0xdaa>
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	4a3f      	ldr	r2, [pc, #252]	; (8007298 <HAL_DMA_IRQHandler+0xe18>)
 800719a:	4293      	cmp	r3, r2
 800719c:	d045      	beq.n	800722a <HAL_DMA_IRQHandler+0xdaa>
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	681b      	ldr	r3, [r3, #0]
 80071a2:	4a3e      	ldr	r2, [pc, #248]	; (800729c <HAL_DMA_IRQHandler+0xe1c>)
 80071a4:	4293      	cmp	r3, r2
 80071a6:	d040      	beq.n	800722a <HAL_DMA_IRQHandler+0xdaa>
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	681b      	ldr	r3, [r3, #0]
 80071ac:	4a3c      	ldr	r2, [pc, #240]	; (80072a0 <HAL_DMA_IRQHandler+0xe20>)
 80071ae:	4293      	cmp	r3, r2
 80071b0:	d03b      	beq.n	800722a <HAL_DMA_IRQHandler+0xdaa>
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	4a3b      	ldr	r2, [pc, #236]	; (80072a4 <HAL_DMA_IRQHandler+0xe24>)
 80071b8:	4293      	cmp	r3, r2
 80071ba:	d036      	beq.n	800722a <HAL_DMA_IRQHandler+0xdaa>
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	4a39      	ldr	r2, [pc, #228]	; (80072a8 <HAL_DMA_IRQHandler+0xe28>)
 80071c2:	4293      	cmp	r3, r2
 80071c4:	d031      	beq.n	800722a <HAL_DMA_IRQHandler+0xdaa>
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	4a38      	ldr	r2, [pc, #224]	; (80072ac <HAL_DMA_IRQHandler+0xe2c>)
 80071cc:	4293      	cmp	r3, r2
 80071ce:	d02c      	beq.n	800722a <HAL_DMA_IRQHandler+0xdaa>
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	4a36      	ldr	r2, [pc, #216]	; (80072b0 <HAL_DMA_IRQHandler+0xe30>)
 80071d6:	4293      	cmp	r3, r2
 80071d8:	d027      	beq.n	800722a <HAL_DMA_IRQHandler+0xdaa>
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	681b      	ldr	r3, [r3, #0]
 80071de:	4a35      	ldr	r2, [pc, #212]	; (80072b4 <HAL_DMA_IRQHandler+0xe34>)
 80071e0:	4293      	cmp	r3, r2
 80071e2:	d022      	beq.n	800722a <HAL_DMA_IRQHandler+0xdaa>
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	4a33      	ldr	r2, [pc, #204]	; (80072b8 <HAL_DMA_IRQHandler+0xe38>)
 80071ea:	4293      	cmp	r3, r2
 80071ec:	d01d      	beq.n	800722a <HAL_DMA_IRQHandler+0xdaa>
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	4a32      	ldr	r2, [pc, #200]	; (80072bc <HAL_DMA_IRQHandler+0xe3c>)
 80071f4:	4293      	cmp	r3, r2
 80071f6:	d018      	beq.n	800722a <HAL_DMA_IRQHandler+0xdaa>
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	4a30      	ldr	r2, [pc, #192]	; (80072c0 <HAL_DMA_IRQHandler+0xe40>)
 80071fe:	4293      	cmp	r3, r2
 8007200:	d013      	beq.n	800722a <HAL_DMA_IRQHandler+0xdaa>
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	4a2f      	ldr	r2, [pc, #188]	; (80072c4 <HAL_DMA_IRQHandler+0xe44>)
 8007208:	4293      	cmp	r3, r2
 800720a:	d00e      	beq.n	800722a <HAL_DMA_IRQHandler+0xdaa>
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	4a2d      	ldr	r2, [pc, #180]	; (80072c8 <HAL_DMA_IRQHandler+0xe48>)
 8007212:	4293      	cmp	r3, r2
 8007214:	d009      	beq.n	800722a <HAL_DMA_IRQHandler+0xdaa>
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	4a2c      	ldr	r2, [pc, #176]	; (80072cc <HAL_DMA_IRQHandler+0xe4c>)
 800721c:	4293      	cmp	r3, r2
 800721e:	d004      	beq.n	800722a <HAL_DMA_IRQHandler+0xdaa>
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	4a2a      	ldr	r2, [pc, #168]	; (80072d0 <HAL_DMA_IRQHandler+0xe50>)
 8007226:	4293      	cmp	r3, r2
 8007228:	d108      	bne.n	800723c <HAL_DMA_IRQHandler+0xdbc>
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	681a      	ldr	r2, [r3, #0]
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	681b      	ldr	r3, [r3, #0]
 8007234:	f022 021c 	bic.w	r2, r2, #28
 8007238:	601a      	str	r2, [r3, #0]
 800723a:	e007      	b.n	800724c <HAL_DMA_IRQHandler+0xdcc>
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	681a      	ldr	r2, [r3, #0]
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	f022 020e 	bic.w	r2, r2, #14
 800724a:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007250:	f003 031f 	and.w	r3, r3, #31
 8007254:	2201      	movs	r2, #1
 8007256:	409a      	lsls	r2, r3
 8007258:	69fb      	ldr	r3, [r7, #28]
 800725a:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	2201      	movs	r2, #1
 8007260:	655a      	str	r2, [r3, #84]	; 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	2201      	movs	r2, #1
 8007266:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	2200      	movs	r2, #0
 800726e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      if (hdma->XferErrorCallback != NULL)
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007276:	2b00      	cmp	r3, #0
 8007278:	d009      	beq.n	800728e <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800727e:	6878      	ldr	r0, [r7, #4]
 8007280:	4798      	blx	r3
 8007282:	e004      	b.n	800728e <HAL_DMA_IRQHandler+0xe0e>
          return;
 8007284:	bf00      	nop
 8007286:	e002      	b.n	800728e <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007288:	bf00      	nop
 800728a:	e000      	b.n	800728e <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800728c:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 800728e:	3728      	adds	r7, #40	; 0x28
 8007290:	46bd      	mov	sp, r7
 8007292:	bd80      	pop	{r7, pc}
 8007294:	40020010 	.word	0x40020010
 8007298:	40020028 	.word	0x40020028
 800729c:	40020040 	.word	0x40020040
 80072a0:	40020058 	.word	0x40020058
 80072a4:	40020070 	.word	0x40020070
 80072a8:	40020088 	.word	0x40020088
 80072ac:	400200a0 	.word	0x400200a0
 80072b0:	400200b8 	.word	0x400200b8
 80072b4:	40020410 	.word	0x40020410
 80072b8:	40020428 	.word	0x40020428
 80072bc:	40020440 	.word	0x40020440
 80072c0:	40020458 	.word	0x40020458
 80072c4:	40020470 	.word	0x40020470
 80072c8:	40020488 	.word	0x40020488
 80072cc:	400204a0 	.word	0x400204a0
 80072d0:	400204b8 	.word	0x400204b8

080072d4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80072d4:	b480      	push	{r7}
 80072d6:	b085      	sub	sp, #20
 80072d8:	af00      	add	r7, sp, #0
 80072da:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	681b      	ldr	r3, [r3, #0]
 80072e0:	4a42      	ldr	r2, [pc, #264]	; (80073ec <DMA_CalcBaseAndBitshift+0x118>)
 80072e2:	4293      	cmp	r3, r2
 80072e4:	d04a      	beq.n	800737c <DMA_CalcBaseAndBitshift+0xa8>
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	4a41      	ldr	r2, [pc, #260]	; (80073f0 <DMA_CalcBaseAndBitshift+0x11c>)
 80072ec:	4293      	cmp	r3, r2
 80072ee:	d045      	beq.n	800737c <DMA_CalcBaseAndBitshift+0xa8>
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	4a3f      	ldr	r2, [pc, #252]	; (80073f4 <DMA_CalcBaseAndBitshift+0x120>)
 80072f6:	4293      	cmp	r3, r2
 80072f8:	d040      	beq.n	800737c <DMA_CalcBaseAndBitshift+0xa8>
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	4a3e      	ldr	r2, [pc, #248]	; (80073f8 <DMA_CalcBaseAndBitshift+0x124>)
 8007300:	4293      	cmp	r3, r2
 8007302:	d03b      	beq.n	800737c <DMA_CalcBaseAndBitshift+0xa8>
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	681b      	ldr	r3, [r3, #0]
 8007308:	4a3c      	ldr	r2, [pc, #240]	; (80073fc <DMA_CalcBaseAndBitshift+0x128>)
 800730a:	4293      	cmp	r3, r2
 800730c:	d036      	beq.n	800737c <DMA_CalcBaseAndBitshift+0xa8>
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	4a3b      	ldr	r2, [pc, #236]	; (8007400 <DMA_CalcBaseAndBitshift+0x12c>)
 8007314:	4293      	cmp	r3, r2
 8007316:	d031      	beq.n	800737c <DMA_CalcBaseAndBitshift+0xa8>
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	4a39      	ldr	r2, [pc, #228]	; (8007404 <DMA_CalcBaseAndBitshift+0x130>)
 800731e:	4293      	cmp	r3, r2
 8007320:	d02c      	beq.n	800737c <DMA_CalcBaseAndBitshift+0xa8>
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	4a38      	ldr	r2, [pc, #224]	; (8007408 <DMA_CalcBaseAndBitshift+0x134>)
 8007328:	4293      	cmp	r3, r2
 800732a:	d027      	beq.n	800737c <DMA_CalcBaseAndBitshift+0xa8>
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	4a36      	ldr	r2, [pc, #216]	; (800740c <DMA_CalcBaseAndBitshift+0x138>)
 8007332:	4293      	cmp	r3, r2
 8007334:	d022      	beq.n	800737c <DMA_CalcBaseAndBitshift+0xa8>
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	4a35      	ldr	r2, [pc, #212]	; (8007410 <DMA_CalcBaseAndBitshift+0x13c>)
 800733c:	4293      	cmp	r3, r2
 800733e:	d01d      	beq.n	800737c <DMA_CalcBaseAndBitshift+0xa8>
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	4a33      	ldr	r2, [pc, #204]	; (8007414 <DMA_CalcBaseAndBitshift+0x140>)
 8007346:	4293      	cmp	r3, r2
 8007348:	d018      	beq.n	800737c <DMA_CalcBaseAndBitshift+0xa8>
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	681b      	ldr	r3, [r3, #0]
 800734e:	4a32      	ldr	r2, [pc, #200]	; (8007418 <DMA_CalcBaseAndBitshift+0x144>)
 8007350:	4293      	cmp	r3, r2
 8007352:	d013      	beq.n	800737c <DMA_CalcBaseAndBitshift+0xa8>
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	4a30      	ldr	r2, [pc, #192]	; (800741c <DMA_CalcBaseAndBitshift+0x148>)
 800735a:	4293      	cmp	r3, r2
 800735c:	d00e      	beq.n	800737c <DMA_CalcBaseAndBitshift+0xa8>
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	4a2f      	ldr	r2, [pc, #188]	; (8007420 <DMA_CalcBaseAndBitshift+0x14c>)
 8007364:	4293      	cmp	r3, r2
 8007366:	d009      	beq.n	800737c <DMA_CalcBaseAndBitshift+0xa8>
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	4a2d      	ldr	r2, [pc, #180]	; (8007424 <DMA_CalcBaseAndBitshift+0x150>)
 800736e:	4293      	cmp	r3, r2
 8007370:	d004      	beq.n	800737c <DMA_CalcBaseAndBitshift+0xa8>
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	4a2c      	ldr	r2, [pc, #176]	; (8007428 <DMA_CalcBaseAndBitshift+0x154>)
 8007378:	4293      	cmp	r3, r2
 800737a:	d101      	bne.n	8007380 <DMA_CalcBaseAndBitshift+0xac>
 800737c:	2301      	movs	r3, #1
 800737e:	e000      	b.n	8007382 <DMA_CalcBaseAndBitshift+0xae>
 8007380:	2300      	movs	r3, #0
 8007382:	2b00      	cmp	r3, #0
 8007384:	d024      	beq.n	80073d0 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	681b      	ldr	r3, [r3, #0]
 800738a:	b2db      	uxtb	r3, r3
 800738c:	3b10      	subs	r3, #16
 800738e:	4a27      	ldr	r2, [pc, #156]	; (800742c <DMA_CalcBaseAndBitshift+0x158>)
 8007390:	fba2 2303 	umull	r2, r3, r2, r3
 8007394:	091b      	lsrs	r3, r3, #4
 8007396:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8007398:	68fb      	ldr	r3, [r7, #12]
 800739a:	f003 0307 	and.w	r3, r3, #7
 800739e:	4a24      	ldr	r2, [pc, #144]	; (8007430 <DMA_CalcBaseAndBitshift+0x15c>)
 80073a0:	5cd3      	ldrb	r3, [r2, r3]
 80073a2:	461a      	mov	r2, r3
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	65da      	str	r2, [r3, #92]	; 0x5c

    if (stream_number > 3U)
 80073a8:	68fb      	ldr	r3, [r7, #12]
 80073aa:	2b03      	cmp	r3, #3
 80073ac:	d908      	bls.n	80073c0 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	461a      	mov	r2, r3
 80073b4:	4b1f      	ldr	r3, [pc, #124]	; (8007434 <DMA_CalcBaseAndBitshift+0x160>)
 80073b6:	4013      	ands	r3, r2
 80073b8:	1d1a      	adds	r2, r3, #4
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	659a      	str	r2, [r3, #88]	; 0x58
 80073be:	e00d      	b.n	80073dc <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	461a      	mov	r2, r3
 80073c6:	4b1b      	ldr	r3, [pc, #108]	; (8007434 <DMA_CalcBaseAndBitshift+0x160>)
 80073c8:	4013      	ands	r3, r2
 80073ca:	687a      	ldr	r2, [r7, #4]
 80073cc:	6593      	str	r3, [r2, #88]	; 0x58
 80073ce:	e005      	b.n	80073dc <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	659a      	str	r2, [r3, #88]	; 0x58
  }

  return hdma->StreamBaseAddress;
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80073e0:	4618      	mov	r0, r3
 80073e2:	3714      	adds	r7, #20
 80073e4:	46bd      	mov	sp, r7
 80073e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073ea:	4770      	bx	lr
 80073ec:	40020010 	.word	0x40020010
 80073f0:	40020028 	.word	0x40020028
 80073f4:	40020040 	.word	0x40020040
 80073f8:	40020058 	.word	0x40020058
 80073fc:	40020070 	.word	0x40020070
 8007400:	40020088 	.word	0x40020088
 8007404:	400200a0 	.word	0x400200a0
 8007408:	400200b8 	.word	0x400200b8
 800740c:	40020410 	.word	0x40020410
 8007410:	40020428 	.word	0x40020428
 8007414:	40020440 	.word	0x40020440
 8007418:	40020458 	.word	0x40020458
 800741c:	40020470 	.word	0x40020470
 8007420:	40020488 	.word	0x40020488
 8007424:	400204a0 	.word	0x400204a0
 8007428:	400204b8 	.word	0x400204b8
 800742c:	aaaaaaab 	.word	0xaaaaaaab
 8007430:	08017b8c 	.word	0x08017b8c
 8007434:	fffffc00 	.word	0xfffffc00

08007438 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8007438:	b480      	push	{r7}
 800743a:	b085      	sub	sp, #20
 800743c:	af00      	add	r7, sp, #0
 800743e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007440:	2300      	movs	r3, #0
 8007442:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	699b      	ldr	r3, [r3, #24]
 8007448:	2b00      	cmp	r3, #0
 800744a:	d120      	bne.n	800748e <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007450:	2b03      	cmp	r3, #3
 8007452:	d858      	bhi.n	8007506 <DMA_CheckFifoParam+0xce>
 8007454:	a201      	add	r2, pc, #4	; (adr r2, 800745c <DMA_CheckFifoParam+0x24>)
 8007456:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800745a:	bf00      	nop
 800745c:	0800746d 	.word	0x0800746d
 8007460:	0800747f 	.word	0x0800747f
 8007464:	0800746d 	.word	0x0800746d
 8007468:	08007507 	.word	0x08007507
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007470:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007474:	2b00      	cmp	r3, #0
 8007476:	d048      	beq.n	800750a <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8007478:	2301      	movs	r3, #1
 800747a:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800747c:	e045      	b.n	800750a <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007482:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8007486:	d142      	bne.n	800750e <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8007488:	2301      	movs	r3, #1
 800748a:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800748c:	e03f      	b.n	800750e <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	699b      	ldr	r3, [r3, #24]
 8007492:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007496:	d123      	bne.n	80074e0 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800749c:	2b03      	cmp	r3, #3
 800749e:	d838      	bhi.n	8007512 <DMA_CheckFifoParam+0xda>
 80074a0:	a201      	add	r2, pc, #4	; (adr r2, 80074a8 <DMA_CheckFifoParam+0x70>)
 80074a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80074a6:	bf00      	nop
 80074a8:	080074b9 	.word	0x080074b9
 80074ac:	080074bf 	.word	0x080074bf
 80074b0:	080074b9 	.word	0x080074b9
 80074b4:	080074d1 	.word	0x080074d1
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 80074b8:	2301      	movs	r3, #1
 80074ba:	73fb      	strb	r3, [r7, #15]
        break;
 80074bc:	e030      	b.n	8007520 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80074c2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80074c6:	2b00      	cmp	r3, #0
 80074c8:	d025      	beq.n	8007516 <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 80074ca:	2301      	movs	r3, #1
 80074cc:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80074ce:	e022      	b.n	8007516 <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80074d4:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80074d8:	d11f      	bne.n	800751a <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 80074da:	2301      	movs	r3, #1
 80074dc:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80074de:	e01c      	b.n	800751a <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80074e4:	2b02      	cmp	r3, #2
 80074e6:	d902      	bls.n	80074ee <DMA_CheckFifoParam+0xb6>
 80074e8:	2b03      	cmp	r3, #3
 80074ea:	d003      	beq.n	80074f4 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 80074ec:	e018      	b.n	8007520 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 80074ee:	2301      	movs	r3, #1
 80074f0:	73fb      	strb	r3, [r7, #15]
        break;
 80074f2:	e015      	b.n	8007520 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80074f8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80074fc:	2b00      	cmp	r3, #0
 80074fe:	d00e      	beq.n	800751e <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8007500:	2301      	movs	r3, #1
 8007502:	73fb      	strb	r3, [r7, #15]
    break;
 8007504:	e00b      	b.n	800751e <DMA_CheckFifoParam+0xe6>
        break;
 8007506:	bf00      	nop
 8007508:	e00a      	b.n	8007520 <DMA_CheckFifoParam+0xe8>
        break;
 800750a:	bf00      	nop
 800750c:	e008      	b.n	8007520 <DMA_CheckFifoParam+0xe8>
        break;
 800750e:	bf00      	nop
 8007510:	e006      	b.n	8007520 <DMA_CheckFifoParam+0xe8>
        break;
 8007512:	bf00      	nop
 8007514:	e004      	b.n	8007520 <DMA_CheckFifoParam+0xe8>
        break;
 8007516:	bf00      	nop
 8007518:	e002      	b.n	8007520 <DMA_CheckFifoParam+0xe8>
        break;
 800751a:	bf00      	nop
 800751c:	e000      	b.n	8007520 <DMA_CheckFifoParam+0xe8>
    break;
 800751e:	bf00      	nop
    }
  }

  return status;
 8007520:	7bfb      	ldrb	r3, [r7, #15]
}
 8007522:	4618      	mov	r0, r3
 8007524:	3714      	adds	r7, #20
 8007526:	46bd      	mov	sp, r7
 8007528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800752c:	4770      	bx	lr
 800752e:	bf00      	nop

08007530 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8007530:	b480      	push	{r7}
 8007532:	b085      	sub	sp, #20
 8007534:	af00      	add	r7, sp, #0
 8007536:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	681b      	ldr	r3, [r3, #0]
 8007542:	4a38      	ldr	r2, [pc, #224]	; (8007624 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8007544:	4293      	cmp	r3, r2
 8007546:	d022      	beq.n	800758e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	681b      	ldr	r3, [r3, #0]
 800754c:	4a36      	ldr	r2, [pc, #216]	; (8007628 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 800754e:	4293      	cmp	r3, r2
 8007550:	d01d      	beq.n	800758e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	4a35      	ldr	r2, [pc, #212]	; (800762c <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 8007558:	4293      	cmp	r3, r2
 800755a:	d018      	beq.n	800758e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	4a33      	ldr	r2, [pc, #204]	; (8007630 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 8007562:	4293      	cmp	r3, r2
 8007564:	d013      	beq.n	800758e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	681b      	ldr	r3, [r3, #0]
 800756a:	4a32      	ldr	r2, [pc, #200]	; (8007634 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 800756c:	4293      	cmp	r3, r2
 800756e:	d00e      	beq.n	800758e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	4a30      	ldr	r2, [pc, #192]	; (8007638 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 8007576:	4293      	cmp	r3, r2
 8007578:	d009      	beq.n	800758e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	4a2f      	ldr	r2, [pc, #188]	; (800763c <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8007580:	4293      	cmp	r3, r2
 8007582:	d004      	beq.n	800758e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	4a2d      	ldr	r2, [pc, #180]	; (8007640 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 800758a:	4293      	cmp	r3, r2
 800758c:	d101      	bne.n	8007592 <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 800758e:	2301      	movs	r3, #1
 8007590:	e000      	b.n	8007594 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 8007592:	2300      	movs	r3, #0
 8007594:	2b00      	cmp	r3, #0
 8007596:	d01a      	beq.n	80075ce <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	681b      	ldr	r3, [r3, #0]
 800759c:	b2db      	uxtb	r3, r3
 800759e:	3b08      	subs	r3, #8
 80075a0:	4a28      	ldr	r2, [pc, #160]	; (8007644 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 80075a2:	fba2 2303 	umull	r2, r3, r2, r3
 80075a6:	091b      	lsrs	r3, r3, #4
 80075a8:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 80075aa:	68fa      	ldr	r2, [r7, #12]
 80075ac:	4b26      	ldr	r3, [pc, #152]	; (8007648 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 80075ae:	4413      	add	r3, r2
 80075b0:	009b      	lsls	r3, r3, #2
 80075b2:	461a      	mov	r2, r3
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	4a24      	ldr	r2, [pc, #144]	; (800764c <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 80075bc:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 80075be:	68fb      	ldr	r3, [r7, #12]
 80075c0:	f003 031f 	and.w	r3, r3, #31
 80075c4:	2201      	movs	r2, #1
 80075c6:	409a      	lsls	r2, r3
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	669a      	str	r2, [r3, #104]	; 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 80075cc:	e024      	b.n	8007618 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	681b      	ldr	r3, [r3, #0]
 80075d2:	b2db      	uxtb	r3, r3
 80075d4:	3b10      	subs	r3, #16
 80075d6:	4a1e      	ldr	r2, [pc, #120]	; (8007650 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 80075d8:	fba2 2303 	umull	r2, r3, r2, r3
 80075dc:	091b      	lsrs	r3, r3, #4
 80075de:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 80075e0:	68bb      	ldr	r3, [r7, #8]
 80075e2:	4a1c      	ldr	r2, [pc, #112]	; (8007654 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 80075e4:	4293      	cmp	r3, r2
 80075e6:	d806      	bhi.n	80075f6 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 80075e8:	68bb      	ldr	r3, [r7, #8]
 80075ea:	4a1b      	ldr	r2, [pc, #108]	; (8007658 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 80075ec:	4293      	cmp	r3, r2
 80075ee:	d902      	bls.n	80075f6 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 80075f0:	68fb      	ldr	r3, [r7, #12]
 80075f2:	3308      	adds	r3, #8
 80075f4:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 80075f6:	68fa      	ldr	r2, [r7, #12]
 80075f8:	4b18      	ldr	r3, [pc, #96]	; (800765c <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 80075fa:	4413      	add	r3, r2
 80075fc:	009b      	lsls	r3, r3, #2
 80075fe:	461a      	mov	r2, r3
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	4a16      	ldr	r2, [pc, #88]	; (8007660 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 8007608:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800760a:	68fb      	ldr	r3, [r7, #12]
 800760c:	f003 031f 	and.w	r3, r3, #31
 8007610:	2201      	movs	r2, #1
 8007612:	409a      	lsls	r2, r3
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	669a      	str	r2, [r3, #104]	; 0x68
}
 8007618:	bf00      	nop
 800761a:	3714      	adds	r7, #20
 800761c:	46bd      	mov	sp, r7
 800761e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007622:	4770      	bx	lr
 8007624:	58025408 	.word	0x58025408
 8007628:	5802541c 	.word	0x5802541c
 800762c:	58025430 	.word	0x58025430
 8007630:	58025444 	.word	0x58025444
 8007634:	58025458 	.word	0x58025458
 8007638:	5802546c 	.word	0x5802546c
 800763c:	58025480 	.word	0x58025480
 8007640:	58025494 	.word	0x58025494
 8007644:	cccccccd 	.word	0xcccccccd
 8007648:	16009600 	.word	0x16009600
 800764c:	58025880 	.word	0x58025880
 8007650:	aaaaaaab 	.word	0xaaaaaaab
 8007654:	400204b8 	.word	0x400204b8
 8007658:	4002040f 	.word	0x4002040f
 800765c:	10008200 	.word	0x10008200
 8007660:	40020880 	.word	0x40020880

08007664 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8007664:	b480      	push	{r7}
 8007666:	b085      	sub	sp, #20
 8007668:	af00      	add	r7, sp, #0
 800766a:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	685b      	ldr	r3, [r3, #4]
 8007670:	b2db      	uxtb	r3, r3
 8007672:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8007674:	68fb      	ldr	r3, [r7, #12]
 8007676:	2b00      	cmp	r3, #0
 8007678:	d04a      	beq.n	8007710 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 800767a:	68fb      	ldr	r3, [r7, #12]
 800767c:	2b08      	cmp	r3, #8
 800767e:	d847      	bhi.n	8007710 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	681b      	ldr	r3, [r3, #0]
 8007684:	4a25      	ldr	r2, [pc, #148]	; (800771c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 8007686:	4293      	cmp	r3, r2
 8007688:	d022      	beq.n	80076d0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	681b      	ldr	r3, [r3, #0]
 800768e:	4a24      	ldr	r2, [pc, #144]	; (8007720 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8007690:	4293      	cmp	r3, r2
 8007692:	d01d      	beq.n	80076d0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	4a22      	ldr	r2, [pc, #136]	; (8007724 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 800769a:	4293      	cmp	r3, r2
 800769c:	d018      	beq.n	80076d0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	4a21      	ldr	r2, [pc, #132]	; (8007728 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 80076a4:	4293      	cmp	r3, r2
 80076a6:	d013      	beq.n	80076d0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	4a1f      	ldr	r2, [pc, #124]	; (800772c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 80076ae:	4293      	cmp	r3, r2
 80076b0:	d00e      	beq.n	80076d0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	681b      	ldr	r3, [r3, #0]
 80076b6:	4a1e      	ldr	r2, [pc, #120]	; (8007730 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 80076b8:	4293      	cmp	r3, r2
 80076ba:	d009      	beq.n	80076d0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	681b      	ldr	r3, [r3, #0]
 80076c0:	4a1c      	ldr	r2, [pc, #112]	; (8007734 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 80076c2:	4293      	cmp	r3, r2
 80076c4:	d004      	beq.n	80076d0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	681b      	ldr	r3, [r3, #0]
 80076ca:	4a1b      	ldr	r2, [pc, #108]	; (8007738 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 80076cc:	4293      	cmp	r3, r2
 80076ce:	d101      	bne.n	80076d4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 80076d0:	2301      	movs	r3, #1
 80076d2:	e000      	b.n	80076d6 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 80076d4:	2300      	movs	r3, #0
 80076d6:	2b00      	cmp	r3, #0
 80076d8:	d00a      	beq.n	80076f0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 80076da:	68fa      	ldr	r2, [r7, #12]
 80076dc:	4b17      	ldr	r3, [pc, #92]	; (800773c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 80076de:	4413      	add	r3, r2
 80076e0:	009b      	lsls	r3, r3, #2
 80076e2:	461a      	mov	r2, r3
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	4a15      	ldr	r2, [pc, #84]	; (8007740 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 80076ec:	671a      	str	r2, [r3, #112]	; 0x70
 80076ee:	e009      	b.n	8007704 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80076f0:	68fa      	ldr	r2, [r7, #12]
 80076f2:	4b14      	ldr	r3, [pc, #80]	; (8007744 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 80076f4:	4413      	add	r3, r2
 80076f6:	009b      	lsls	r3, r3, #2
 80076f8:	461a      	mov	r2, r3
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	4a11      	ldr	r2, [pc, #68]	; (8007748 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 8007702:	671a      	str	r2, [r3, #112]	; 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8007704:	68fb      	ldr	r3, [r7, #12]
 8007706:	3b01      	subs	r3, #1
 8007708:	2201      	movs	r2, #1
 800770a:	409a      	lsls	r2, r3
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	675a      	str	r2, [r3, #116]	; 0x74
  }
}
 8007710:	bf00      	nop
 8007712:	3714      	adds	r7, #20
 8007714:	46bd      	mov	sp, r7
 8007716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800771a:	4770      	bx	lr
 800771c:	58025408 	.word	0x58025408
 8007720:	5802541c 	.word	0x5802541c
 8007724:	58025430 	.word	0x58025430
 8007728:	58025444 	.word	0x58025444
 800772c:	58025458 	.word	0x58025458
 8007730:	5802546c 	.word	0x5802546c
 8007734:	58025480 	.word	0x58025480
 8007738:	58025494 	.word	0x58025494
 800773c:	1600963f 	.word	0x1600963f
 8007740:	58025940 	.word	0x58025940
 8007744:	1000823f 	.word	0x1000823f
 8007748:	40020940 	.word	0x40020940

0800774c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800774c:	b480      	push	{r7}
 800774e:	b089      	sub	sp, #36	; 0x24
 8007750:	af00      	add	r7, sp, #0
 8007752:	6078      	str	r0, [r7, #4]
 8007754:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8007756:	2300      	movs	r3, #0
 8007758:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800775a:	4b89      	ldr	r3, [pc, #548]	; (8007980 <HAL_GPIO_Init+0x234>)
 800775c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800775e:	e194      	b.n	8007a8a <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8007760:	683b      	ldr	r3, [r7, #0]
 8007762:	681a      	ldr	r2, [r3, #0]
 8007764:	2101      	movs	r1, #1
 8007766:	69fb      	ldr	r3, [r7, #28]
 8007768:	fa01 f303 	lsl.w	r3, r1, r3
 800776c:	4013      	ands	r3, r2
 800776e:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8007770:	693b      	ldr	r3, [r7, #16]
 8007772:	2b00      	cmp	r3, #0
 8007774:	f000 8186 	beq.w	8007a84 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8007778:	683b      	ldr	r3, [r7, #0]
 800777a:	685b      	ldr	r3, [r3, #4]
 800777c:	f003 0303 	and.w	r3, r3, #3
 8007780:	2b01      	cmp	r3, #1
 8007782:	d005      	beq.n	8007790 <HAL_GPIO_Init+0x44>
 8007784:	683b      	ldr	r3, [r7, #0]
 8007786:	685b      	ldr	r3, [r3, #4]
 8007788:	f003 0303 	and.w	r3, r3, #3
 800778c:	2b02      	cmp	r3, #2
 800778e:	d130      	bne.n	80077f2 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	689b      	ldr	r3, [r3, #8]
 8007794:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8007796:	69fb      	ldr	r3, [r7, #28]
 8007798:	005b      	lsls	r3, r3, #1
 800779a:	2203      	movs	r2, #3
 800779c:	fa02 f303 	lsl.w	r3, r2, r3
 80077a0:	43db      	mvns	r3, r3
 80077a2:	69ba      	ldr	r2, [r7, #24]
 80077a4:	4013      	ands	r3, r2
 80077a6:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80077a8:	683b      	ldr	r3, [r7, #0]
 80077aa:	68da      	ldr	r2, [r3, #12]
 80077ac:	69fb      	ldr	r3, [r7, #28]
 80077ae:	005b      	lsls	r3, r3, #1
 80077b0:	fa02 f303 	lsl.w	r3, r2, r3
 80077b4:	69ba      	ldr	r2, [r7, #24]
 80077b6:	4313      	orrs	r3, r2
 80077b8:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	69ba      	ldr	r2, [r7, #24]
 80077be:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	685b      	ldr	r3, [r3, #4]
 80077c4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80077c6:	2201      	movs	r2, #1
 80077c8:	69fb      	ldr	r3, [r7, #28]
 80077ca:	fa02 f303 	lsl.w	r3, r2, r3
 80077ce:	43db      	mvns	r3, r3
 80077d0:	69ba      	ldr	r2, [r7, #24]
 80077d2:	4013      	ands	r3, r2
 80077d4:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80077d6:	683b      	ldr	r3, [r7, #0]
 80077d8:	685b      	ldr	r3, [r3, #4]
 80077da:	091b      	lsrs	r3, r3, #4
 80077dc:	f003 0201 	and.w	r2, r3, #1
 80077e0:	69fb      	ldr	r3, [r7, #28]
 80077e2:	fa02 f303 	lsl.w	r3, r2, r3
 80077e6:	69ba      	ldr	r2, [r7, #24]
 80077e8:	4313      	orrs	r3, r2
 80077ea:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	69ba      	ldr	r2, [r7, #24]
 80077f0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80077f2:	683b      	ldr	r3, [r7, #0]
 80077f4:	685b      	ldr	r3, [r3, #4]
 80077f6:	f003 0303 	and.w	r3, r3, #3
 80077fa:	2b03      	cmp	r3, #3
 80077fc:	d017      	beq.n	800782e <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	68db      	ldr	r3, [r3, #12]
 8007802:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8007804:	69fb      	ldr	r3, [r7, #28]
 8007806:	005b      	lsls	r3, r3, #1
 8007808:	2203      	movs	r2, #3
 800780a:	fa02 f303 	lsl.w	r3, r2, r3
 800780e:	43db      	mvns	r3, r3
 8007810:	69ba      	ldr	r2, [r7, #24]
 8007812:	4013      	ands	r3, r2
 8007814:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8007816:	683b      	ldr	r3, [r7, #0]
 8007818:	689a      	ldr	r2, [r3, #8]
 800781a:	69fb      	ldr	r3, [r7, #28]
 800781c:	005b      	lsls	r3, r3, #1
 800781e:	fa02 f303 	lsl.w	r3, r2, r3
 8007822:	69ba      	ldr	r2, [r7, #24]
 8007824:	4313      	orrs	r3, r2
 8007826:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	69ba      	ldr	r2, [r7, #24]
 800782c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800782e:	683b      	ldr	r3, [r7, #0]
 8007830:	685b      	ldr	r3, [r3, #4]
 8007832:	f003 0303 	and.w	r3, r3, #3
 8007836:	2b02      	cmp	r3, #2
 8007838:	d123      	bne.n	8007882 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800783a:	69fb      	ldr	r3, [r7, #28]
 800783c:	08da      	lsrs	r2, r3, #3
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	3208      	adds	r2, #8
 8007842:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007846:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8007848:	69fb      	ldr	r3, [r7, #28]
 800784a:	f003 0307 	and.w	r3, r3, #7
 800784e:	009b      	lsls	r3, r3, #2
 8007850:	220f      	movs	r2, #15
 8007852:	fa02 f303 	lsl.w	r3, r2, r3
 8007856:	43db      	mvns	r3, r3
 8007858:	69ba      	ldr	r2, [r7, #24]
 800785a:	4013      	ands	r3, r2
 800785c:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800785e:	683b      	ldr	r3, [r7, #0]
 8007860:	691a      	ldr	r2, [r3, #16]
 8007862:	69fb      	ldr	r3, [r7, #28]
 8007864:	f003 0307 	and.w	r3, r3, #7
 8007868:	009b      	lsls	r3, r3, #2
 800786a:	fa02 f303 	lsl.w	r3, r2, r3
 800786e:	69ba      	ldr	r2, [r7, #24]
 8007870:	4313      	orrs	r3, r2
 8007872:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8007874:	69fb      	ldr	r3, [r7, #28]
 8007876:	08da      	lsrs	r2, r3, #3
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	3208      	adds	r2, #8
 800787c:	69b9      	ldr	r1, [r7, #24]
 800787e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	681b      	ldr	r3, [r3, #0]
 8007886:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8007888:	69fb      	ldr	r3, [r7, #28]
 800788a:	005b      	lsls	r3, r3, #1
 800788c:	2203      	movs	r2, #3
 800788e:	fa02 f303 	lsl.w	r3, r2, r3
 8007892:	43db      	mvns	r3, r3
 8007894:	69ba      	ldr	r2, [r7, #24]
 8007896:	4013      	ands	r3, r2
 8007898:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800789a:	683b      	ldr	r3, [r7, #0]
 800789c:	685b      	ldr	r3, [r3, #4]
 800789e:	f003 0203 	and.w	r2, r3, #3
 80078a2:	69fb      	ldr	r3, [r7, #28]
 80078a4:	005b      	lsls	r3, r3, #1
 80078a6:	fa02 f303 	lsl.w	r3, r2, r3
 80078aa:	69ba      	ldr	r2, [r7, #24]
 80078ac:	4313      	orrs	r3, r2
 80078ae:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	69ba      	ldr	r2, [r7, #24]
 80078b4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80078b6:	683b      	ldr	r3, [r7, #0]
 80078b8:	685b      	ldr	r3, [r3, #4]
 80078ba:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80078be:	2b00      	cmp	r3, #0
 80078c0:	f000 80e0 	beq.w	8007a84 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80078c4:	4b2f      	ldr	r3, [pc, #188]	; (8007984 <HAL_GPIO_Init+0x238>)
 80078c6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80078ca:	4a2e      	ldr	r2, [pc, #184]	; (8007984 <HAL_GPIO_Init+0x238>)
 80078cc:	f043 0302 	orr.w	r3, r3, #2
 80078d0:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 80078d4:	4b2b      	ldr	r3, [pc, #172]	; (8007984 <HAL_GPIO_Init+0x238>)
 80078d6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80078da:	f003 0302 	and.w	r3, r3, #2
 80078de:	60fb      	str	r3, [r7, #12]
 80078e0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80078e2:	4a29      	ldr	r2, [pc, #164]	; (8007988 <HAL_GPIO_Init+0x23c>)
 80078e4:	69fb      	ldr	r3, [r7, #28]
 80078e6:	089b      	lsrs	r3, r3, #2
 80078e8:	3302      	adds	r3, #2
 80078ea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80078ee:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80078f0:	69fb      	ldr	r3, [r7, #28]
 80078f2:	f003 0303 	and.w	r3, r3, #3
 80078f6:	009b      	lsls	r3, r3, #2
 80078f8:	220f      	movs	r2, #15
 80078fa:	fa02 f303 	lsl.w	r3, r2, r3
 80078fe:	43db      	mvns	r3, r3
 8007900:	69ba      	ldr	r2, [r7, #24]
 8007902:	4013      	ands	r3, r2
 8007904:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	4a20      	ldr	r2, [pc, #128]	; (800798c <HAL_GPIO_Init+0x240>)
 800790a:	4293      	cmp	r3, r2
 800790c:	d052      	beq.n	80079b4 <HAL_GPIO_Init+0x268>
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	4a1f      	ldr	r2, [pc, #124]	; (8007990 <HAL_GPIO_Init+0x244>)
 8007912:	4293      	cmp	r3, r2
 8007914:	d031      	beq.n	800797a <HAL_GPIO_Init+0x22e>
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	4a1e      	ldr	r2, [pc, #120]	; (8007994 <HAL_GPIO_Init+0x248>)
 800791a:	4293      	cmp	r3, r2
 800791c:	d02b      	beq.n	8007976 <HAL_GPIO_Init+0x22a>
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	4a1d      	ldr	r2, [pc, #116]	; (8007998 <HAL_GPIO_Init+0x24c>)
 8007922:	4293      	cmp	r3, r2
 8007924:	d025      	beq.n	8007972 <HAL_GPIO_Init+0x226>
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	4a1c      	ldr	r2, [pc, #112]	; (800799c <HAL_GPIO_Init+0x250>)
 800792a:	4293      	cmp	r3, r2
 800792c:	d01f      	beq.n	800796e <HAL_GPIO_Init+0x222>
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	4a1b      	ldr	r2, [pc, #108]	; (80079a0 <HAL_GPIO_Init+0x254>)
 8007932:	4293      	cmp	r3, r2
 8007934:	d019      	beq.n	800796a <HAL_GPIO_Init+0x21e>
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	4a1a      	ldr	r2, [pc, #104]	; (80079a4 <HAL_GPIO_Init+0x258>)
 800793a:	4293      	cmp	r3, r2
 800793c:	d013      	beq.n	8007966 <HAL_GPIO_Init+0x21a>
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	4a19      	ldr	r2, [pc, #100]	; (80079a8 <HAL_GPIO_Init+0x25c>)
 8007942:	4293      	cmp	r3, r2
 8007944:	d00d      	beq.n	8007962 <HAL_GPIO_Init+0x216>
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	4a18      	ldr	r2, [pc, #96]	; (80079ac <HAL_GPIO_Init+0x260>)
 800794a:	4293      	cmp	r3, r2
 800794c:	d007      	beq.n	800795e <HAL_GPIO_Init+0x212>
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	4a17      	ldr	r2, [pc, #92]	; (80079b0 <HAL_GPIO_Init+0x264>)
 8007952:	4293      	cmp	r3, r2
 8007954:	d101      	bne.n	800795a <HAL_GPIO_Init+0x20e>
 8007956:	2309      	movs	r3, #9
 8007958:	e02d      	b.n	80079b6 <HAL_GPIO_Init+0x26a>
 800795a:	230a      	movs	r3, #10
 800795c:	e02b      	b.n	80079b6 <HAL_GPIO_Init+0x26a>
 800795e:	2308      	movs	r3, #8
 8007960:	e029      	b.n	80079b6 <HAL_GPIO_Init+0x26a>
 8007962:	2307      	movs	r3, #7
 8007964:	e027      	b.n	80079b6 <HAL_GPIO_Init+0x26a>
 8007966:	2306      	movs	r3, #6
 8007968:	e025      	b.n	80079b6 <HAL_GPIO_Init+0x26a>
 800796a:	2305      	movs	r3, #5
 800796c:	e023      	b.n	80079b6 <HAL_GPIO_Init+0x26a>
 800796e:	2304      	movs	r3, #4
 8007970:	e021      	b.n	80079b6 <HAL_GPIO_Init+0x26a>
 8007972:	2303      	movs	r3, #3
 8007974:	e01f      	b.n	80079b6 <HAL_GPIO_Init+0x26a>
 8007976:	2302      	movs	r3, #2
 8007978:	e01d      	b.n	80079b6 <HAL_GPIO_Init+0x26a>
 800797a:	2301      	movs	r3, #1
 800797c:	e01b      	b.n	80079b6 <HAL_GPIO_Init+0x26a>
 800797e:	bf00      	nop
 8007980:	58000080 	.word	0x58000080
 8007984:	58024400 	.word	0x58024400
 8007988:	58000400 	.word	0x58000400
 800798c:	58020000 	.word	0x58020000
 8007990:	58020400 	.word	0x58020400
 8007994:	58020800 	.word	0x58020800
 8007998:	58020c00 	.word	0x58020c00
 800799c:	58021000 	.word	0x58021000
 80079a0:	58021400 	.word	0x58021400
 80079a4:	58021800 	.word	0x58021800
 80079a8:	58021c00 	.word	0x58021c00
 80079ac:	58022000 	.word	0x58022000
 80079b0:	58022400 	.word	0x58022400
 80079b4:	2300      	movs	r3, #0
 80079b6:	69fa      	ldr	r2, [r7, #28]
 80079b8:	f002 0203 	and.w	r2, r2, #3
 80079bc:	0092      	lsls	r2, r2, #2
 80079be:	4093      	lsls	r3, r2
 80079c0:	69ba      	ldr	r2, [r7, #24]
 80079c2:	4313      	orrs	r3, r2
 80079c4:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80079c6:	4938      	ldr	r1, [pc, #224]	; (8007aa8 <HAL_GPIO_Init+0x35c>)
 80079c8:	69fb      	ldr	r3, [r7, #28]
 80079ca:	089b      	lsrs	r3, r3, #2
 80079cc:	3302      	adds	r3, #2
 80079ce:	69ba      	ldr	r2, [r7, #24]
 80079d0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80079d4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80079d8:	681b      	ldr	r3, [r3, #0]
 80079da:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80079dc:	693b      	ldr	r3, [r7, #16]
 80079de:	43db      	mvns	r3, r3
 80079e0:	69ba      	ldr	r2, [r7, #24]
 80079e2:	4013      	ands	r3, r2
 80079e4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80079e6:	683b      	ldr	r3, [r7, #0]
 80079e8:	685b      	ldr	r3, [r3, #4]
 80079ea:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80079ee:	2b00      	cmp	r3, #0
 80079f0:	d003      	beq.n	80079fa <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 80079f2:	69ba      	ldr	r2, [r7, #24]
 80079f4:	693b      	ldr	r3, [r7, #16]
 80079f6:	4313      	orrs	r3, r2
 80079f8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 80079fa:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80079fe:	69bb      	ldr	r3, [r7, #24]
 8007a00:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8007a02:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007a06:	685b      	ldr	r3, [r3, #4]
 8007a08:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8007a0a:	693b      	ldr	r3, [r7, #16]
 8007a0c:	43db      	mvns	r3, r3
 8007a0e:	69ba      	ldr	r2, [r7, #24]
 8007a10:	4013      	ands	r3, r2
 8007a12:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8007a14:	683b      	ldr	r3, [r7, #0]
 8007a16:	685b      	ldr	r3, [r3, #4]
 8007a18:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007a1c:	2b00      	cmp	r3, #0
 8007a1e:	d003      	beq.n	8007a28 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8007a20:	69ba      	ldr	r2, [r7, #24]
 8007a22:	693b      	ldr	r3, [r7, #16]
 8007a24:	4313      	orrs	r3, r2
 8007a26:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8007a28:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8007a2c:	69bb      	ldr	r3, [r7, #24]
 8007a2e:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8007a30:	697b      	ldr	r3, [r7, #20]
 8007a32:	685b      	ldr	r3, [r3, #4]
 8007a34:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8007a36:	693b      	ldr	r3, [r7, #16]
 8007a38:	43db      	mvns	r3, r3
 8007a3a:	69ba      	ldr	r2, [r7, #24]
 8007a3c:	4013      	ands	r3, r2
 8007a3e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8007a40:	683b      	ldr	r3, [r7, #0]
 8007a42:	685b      	ldr	r3, [r3, #4]
 8007a44:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007a48:	2b00      	cmp	r3, #0
 8007a4a:	d003      	beq.n	8007a54 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8007a4c:	69ba      	ldr	r2, [r7, #24]
 8007a4e:	693b      	ldr	r3, [r7, #16]
 8007a50:	4313      	orrs	r3, r2
 8007a52:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8007a54:	697b      	ldr	r3, [r7, #20]
 8007a56:	69ba      	ldr	r2, [r7, #24]
 8007a58:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8007a5a:	697b      	ldr	r3, [r7, #20]
 8007a5c:	681b      	ldr	r3, [r3, #0]
 8007a5e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8007a60:	693b      	ldr	r3, [r7, #16]
 8007a62:	43db      	mvns	r3, r3
 8007a64:	69ba      	ldr	r2, [r7, #24]
 8007a66:	4013      	ands	r3, r2
 8007a68:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8007a6a:	683b      	ldr	r3, [r7, #0]
 8007a6c:	685b      	ldr	r3, [r3, #4]
 8007a6e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007a72:	2b00      	cmp	r3, #0
 8007a74:	d003      	beq.n	8007a7e <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8007a76:	69ba      	ldr	r2, [r7, #24]
 8007a78:	693b      	ldr	r3, [r7, #16]
 8007a7a:	4313      	orrs	r3, r2
 8007a7c:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8007a7e:	697b      	ldr	r3, [r7, #20]
 8007a80:	69ba      	ldr	r2, [r7, #24]
 8007a82:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8007a84:	69fb      	ldr	r3, [r7, #28]
 8007a86:	3301      	adds	r3, #1
 8007a88:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8007a8a:	683b      	ldr	r3, [r7, #0]
 8007a8c:	681a      	ldr	r2, [r3, #0]
 8007a8e:	69fb      	ldr	r3, [r7, #28]
 8007a90:	fa22 f303 	lsr.w	r3, r2, r3
 8007a94:	2b00      	cmp	r3, #0
 8007a96:	f47f ae63 	bne.w	8007760 <HAL_GPIO_Init+0x14>
  }
}
 8007a9a:	bf00      	nop
 8007a9c:	bf00      	nop
 8007a9e:	3724      	adds	r7, #36	; 0x24
 8007aa0:	46bd      	mov	sp, r7
 8007aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aa6:	4770      	bx	lr
 8007aa8:	58000400 	.word	0x58000400

08007aac <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8007aac:	b480      	push	{r7}
 8007aae:	b085      	sub	sp, #20
 8007ab0:	af00      	add	r7, sp, #0
 8007ab2:	6078      	str	r0, [r7, #4]
 8007ab4:	460b      	mov	r3, r1
 8007ab6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	691a      	ldr	r2, [r3, #16]
 8007abc:	887b      	ldrh	r3, [r7, #2]
 8007abe:	4013      	ands	r3, r2
 8007ac0:	2b00      	cmp	r3, #0
 8007ac2:	d002      	beq.n	8007aca <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8007ac4:	2301      	movs	r3, #1
 8007ac6:	73fb      	strb	r3, [r7, #15]
 8007ac8:	e001      	b.n	8007ace <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8007aca:	2300      	movs	r3, #0
 8007acc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8007ace:	7bfb      	ldrb	r3, [r7, #15]
}
 8007ad0:	4618      	mov	r0, r3
 8007ad2:	3714      	adds	r7, #20
 8007ad4:	46bd      	mov	sp, r7
 8007ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ada:	4770      	bx	lr

08007adc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8007adc:	b480      	push	{r7}
 8007ade:	b083      	sub	sp, #12
 8007ae0:	af00      	add	r7, sp, #0
 8007ae2:	6078      	str	r0, [r7, #4]
 8007ae4:	460b      	mov	r3, r1
 8007ae6:	807b      	strh	r3, [r7, #2]
 8007ae8:	4613      	mov	r3, r2
 8007aea:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8007aec:	787b      	ldrb	r3, [r7, #1]
 8007aee:	2b00      	cmp	r3, #0
 8007af0:	d003      	beq.n	8007afa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8007af2:	887a      	ldrh	r2, [r7, #2]
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8007af8:	e003      	b.n	8007b02 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8007afa:	887b      	ldrh	r3, [r7, #2]
 8007afc:	041a      	lsls	r2, r3, #16
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	619a      	str	r2, [r3, #24]
}
 8007b02:	bf00      	nop
 8007b04:	370c      	adds	r7, #12
 8007b06:	46bd      	mov	sp, r7
 8007b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b0c:	4770      	bx	lr
	...

08007b10 <HAL_HSEM_FastTake>:
  * @brief  Fast Take a semaphore with 1 Step mode.
  * @param  SemID: semaphore ID from 0 to 31
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HSEM_FastTake(uint32_t SemID)
{
 8007b10:	b480      	push	{r7}
 8007b12:	b083      	sub	sp, #12
 8007b14:	af00      	add	r7, sp, #0
 8007b16:	6078      	str	r0, [r7, #4]
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
  }
#else  
  /* Read the RLR register to take the semaphore */
  if (HSEM->RLR[SemID] == (HSEM_CR_COREID_CURRENT | HSEM_RLR_LOCK))
 8007b18:	4a08      	ldr	r2, [pc, #32]	; (8007b3c <HAL_HSEM_FastTake+0x2c>)
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	3320      	adds	r3, #32
 8007b1e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007b22:	4a07      	ldr	r2, [pc, #28]	; (8007b40 <HAL_HSEM_FastTake+0x30>)
 8007b24:	4293      	cmp	r3, r2
 8007b26:	d101      	bne.n	8007b2c <HAL_HSEM_FastTake+0x1c>
  {
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
 8007b28:	2300      	movs	r3, #0
 8007b2a:	e000      	b.n	8007b2e <HAL_HSEM_FastTake+0x1e>
  }
#endif

  /* Semaphore take fails */
  return HAL_ERROR;
 8007b2c:	2301      	movs	r3, #1
}
 8007b2e:	4618      	mov	r0, r3
 8007b30:	370c      	adds	r7, #12
 8007b32:	46bd      	mov	sp, r7
 8007b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b38:	4770      	bx	lr
 8007b3a:	bf00      	nop
 8007b3c:	58026400 	.word	0x58026400
 8007b40:	80000300 	.word	0x80000300

08007b44 <HAL_HSEM_Release>:
  * @param  SemID: semaphore ID from 0 to 31
  * @param  ProcessID: Process ID from 0 to 255
  * @retval None
  */
void  HAL_HSEM_Release(uint32_t SemID, uint32_t ProcessID)
{
 8007b44:	b480      	push	{r7}
 8007b46:	b083      	sub	sp, #12
 8007b48:	af00      	add	r7, sp, #0
 8007b4a:	6078      	str	r0, [r7, #4]
 8007b4c:	6039      	str	r1, [r7, #0]

  /* Clear the semaphore by writing to the R register : the MasterID , the processID and take bit = 0  */
#if  USE_MULTI_CORE_SHARED_CODE != 0U
  HSEM->R[SemID] = (ProcessID | ((HAL_GetCurrentCPUID() << POSITION_VAL(HSEM_R_MASTERID)) & HSEM_R_MASTERID));
#else
  HSEM->R[SemID] = (ProcessID | HSEM_CR_COREID_CURRENT);
 8007b4e:	4906      	ldr	r1, [pc, #24]	; (8007b68 <HAL_HSEM_Release+0x24>)
 8007b50:	683b      	ldr	r3, [r7, #0]
 8007b52:	f443 7240 	orr.w	r2, r3, #768	; 0x300
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#endif

}
 8007b5c:	bf00      	nop
 8007b5e:	370c      	adds	r7, #12
 8007b60:	46bd      	mov	sp, r7
 8007b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b66:	4770      	bx	lr
 8007b68:	58026400 	.word	0x58026400

08007b6c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8007b6c:	b580      	push	{r7, lr}
 8007b6e:	b082      	sub	sp, #8
 8007b70:	af00      	add	r7, sp, #0
 8007b72:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	2b00      	cmp	r3, #0
 8007b78:	d101      	bne.n	8007b7e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8007b7a:	2301      	movs	r3, #1
 8007b7c:	e07f      	b.n	8007c7e <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007b84:	b2db      	uxtb	r3, r3
 8007b86:	2b00      	cmp	r3, #0
 8007b88:	d106      	bne.n	8007b98 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	2200      	movs	r2, #0
 8007b8e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8007b92:	6878      	ldr	r0, [r7, #4]
 8007b94:	f7fb fa32 	bl	8002ffc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	2224      	movs	r2, #36	; 0x24
 8007b9c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	681a      	ldr	r2, [r3, #0]
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	681b      	ldr	r3, [r3, #0]
 8007baa:	f022 0201 	bic.w	r2, r2, #1
 8007bae:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	685a      	ldr	r2, [r3, #4]
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8007bbc:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	681b      	ldr	r3, [r3, #0]
 8007bc2:	689a      	ldr	r2, [r3, #8]
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	681b      	ldr	r3, [r3, #0]
 8007bc8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8007bcc:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	68db      	ldr	r3, [r3, #12]
 8007bd2:	2b01      	cmp	r3, #1
 8007bd4:	d107      	bne.n	8007be6 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	689a      	ldr	r2, [r3, #8]
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	681b      	ldr	r3, [r3, #0]
 8007bde:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007be2:	609a      	str	r2, [r3, #8]
 8007be4:	e006      	b.n	8007bf4 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	689a      	ldr	r2, [r3, #8]
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	681b      	ldr	r3, [r3, #0]
 8007bee:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8007bf2:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	68db      	ldr	r3, [r3, #12]
 8007bf8:	2b02      	cmp	r3, #2
 8007bfa:	d104      	bne.n	8007c06 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007c04:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	6859      	ldr	r1, [r3, #4]
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	681a      	ldr	r2, [r3, #0]
 8007c10:	4b1d      	ldr	r3, [pc, #116]	; (8007c88 <HAL_I2C_Init+0x11c>)
 8007c12:	430b      	orrs	r3, r1
 8007c14:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	681b      	ldr	r3, [r3, #0]
 8007c1a:	68da      	ldr	r2, [r3, #12]
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	681b      	ldr	r3, [r3, #0]
 8007c20:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8007c24:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	691a      	ldr	r2, [r3, #16]
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	695b      	ldr	r3, [r3, #20]
 8007c2e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	699b      	ldr	r3, [r3, #24]
 8007c36:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	681b      	ldr	r3, [r3, #0]
 8007c3c:	430a      	orrs	r2, r1
 8007c3e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	69d9      	ldr	r1, [r3, #28]
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	6a1a      	ldr	r2, [r3, #32]
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	681b      	ldr	r3, [r3, #0]
 8007c4c:	430a      	orrs	r2, r1
 8007c4e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	681a      	ldr	r2, [r3, #0]
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	f042 0201 	orr.w	r2, r2, #1
 8007c5e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	2200      	movs	r2, #0
 8007c64:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	2220      	movs	r2, #32
 8007c6a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	2200      	movs	r2, #0
 8007c72:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	2200      	movs	r2, #0
 8007c78:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8007c7c:	2300      	movs	r3, #0
}
 8007c7e:	4618      	mov	r0, r3
 8007c80:	3708      	adds	r7, #8
 8007c82:	46bd      	mov	sp, r7
 8007c84:	bd80      	pop	{r7, pc}
 8007c86:	bf00      	nop
 8007c88:	02008000 	.word	0x02008000

08007c8c <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8007c8c:	b580      	push	{r7, lr}
 8007c8e:	b088      	sub	sp, #32
 8007c90:	af02      	add	r7, sp, #8
 8007c92:	60f8      	str	r0, [r7, #12]
 8007c94:	607a      	str	r2, [r7, #4]
 8007c96:	461a      	mov	r2, r3
 8007c98:	460b      	mov	r3, r1
 8007c9a:	817b      	strh	r3, [r7, #10]
 8007c9c:	4613      	mov	r3, r2
 8007c9e:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007ca0:	68fb      	ldr	r3, [r7, #12]
 8007ca2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007ca6:	b2db      	uxtb	r3, r3
 8007ca8:	2b20      	cmp	r3, #32
 8007caa:	f040 80da 	bne.w	8007e62 <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007cae:	68fb      	ldr	r3, [r7, #12]
 8007cb0:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007cb4:	2b01      	cmp	r3, #1
 8007cb6:	d101      	bne.n	8007cbc <HAL_I2C_Master_Transmit+0x30>
 8007cb8:	2302      	movs	r3, #2
 8007cba:	e0d3      	b.n	8007e64 <HAL_I2C_Master_Transmit+0x1d8>
 8007cbc:	68fb      	ldr	r3, [r7, #12]
 8007cbe:	2201      	movs	r2, #1
 8007cc0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8007cc4:	f7fb fec6 	bl	8003a54 <HAL_GetTick>
 8007cc8:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8007cca:	697b      	ldr	r3, [r7, #20]
 8007ccc:	9300      	str	r3, [sp, #0]
 8007cce:	2319      	movs	r3, #25
 8007cd0:	2201      	movs	r2, #1
 8007cd2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8007cd6:	68f8      	ldr	r0, [r7, #12]
 8007cd8:	f000 f8f0 	bl	8007ebc <I2C_WaitOnFlagUntilTimeout>
 8007cdc:	4603      	mov	r3, r0
 8007cde:	2b00      	cmp	r3, #0
 8007ce0:	d001      	beq.n	8007ce6 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8007ce2:	2301      	movs	r3, #1
 8007ce4:	e0be      	b.n	8007e64 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8007ce6:	68fb      	ldr	r3, [r7, #12]
 8007ce8:	2221      	movs	r2, #33	; 0x21
 8007cea:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8007cee:	68fb      	ldr	r3, [r7, #12]
 8007cf0:	2210      	movs	r2, #16
 8007cf2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007cf6:	68fb      	ldr	r3, [r7, #12]
 8007cf8:	2200      	movs	r2, #0
 8007cfa:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8007cfc:	68fb      	ldr	r3, [r7, #12]
 8007cfe:	687a      	ldr	r2, [r7, #4]
 8007d00:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8007d02:	68fb      	ldr	r3, [r7, #12]
 8007d04:	893a      	ldrh	r2, [r7, #8]
 8007d06:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8007d08:	68fb      	ldr	r3, [r7, #12]
 8007d0a:	2200      	movs	r2, #0
 8007d0c:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007d0e:	68fb      	ldr	r3, [r7, #12]
 8007d10:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007d12:	b29b      	uxth	r3, r3
 8007d14:	2bff      	cmp	r3, #255	; 0xff
 8007d16:	d90e      	bls.n	8007d36 <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8007d18:	68fb      	ldr	r3, [r7, #12]
 8007d1a:	22ff      	movs	r2, #255	; 0xff
 8007d1c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8007d1e:	68fb      	ldr	r3, [r7, #12]
 8007d20:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007d22:	b2da      	uxtb	r2, r3
 8007d24:	8979      	ldrh	r1, [r7, #10]
 8007d26:	4b51      	ldr	r3, [pc, #324]	; (8007e6c <HAL_I2C_Master_Transmit+0x1e0>)
 8007d28:	9300      	str	r3, [sp, #0]
 8007d2a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8007d2e:	68f8      	ldr	r0, [r7, #12]
 8007d30:	f000 fa7e 	bl	8008230 <I2C_TransferConfig>
 8007d34:	e06c      	b.n	8007e10 <HAL_I2C_Master_Transmit+0x184>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8007d36:	68fb      	ldr	r3, [r7, #12]
 8007d38:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007d3a:	b29a      	uxth	r2, r3
 8007d3c:	68fb      	ldr	r3, [r7, #12]
 8007d3e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8007d40:	68fb      	ldr	r3, [r7, #12]
 8007d42:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007d44:	b2da      	uxtb	r2, r3
 8007d46:	8979      	ldrh	r1, [r7, #10]
 8007d48:	4b48      	ldr	r3, [pc, #288]	; (8007e6c <HAL_I2C_Master_Transmit+0x1e0>)
 8007d4a:	9300      	str	r3, [sp, #0]
 8007d4c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8007d50:	68f8      	ldr	r0, [r7, #12]
 8007d52:	f000 fa6d 	bl	8008230 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8007d56:	e05b      	b.n	8007e10 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007d58:	697a      	ldr	r2, [r7, #20]
 8007d5a:	6a39      	ldr	r1, [r7, #32]
 8007d5c:	68f8      	ldr	r0, [r7, #12]
 8007d5e:	f000 f8fc 	bl	8007f5a <I2C_WaitOnTXISFlagUntilTimeout>
 8007d62:	4603      	mov	r3, r0
 8007d64:	2b00      	cmp	r3, #0
 8007d66:	d001      	beq.n	8007d6c <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 8007d68:	2301      	movs	r3, #1
 8007d6a:	e07b      	b.n	8007e64 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8007d6c:	68fb      	ldr	r3, [r7, #12]
 8007d6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d70:	781a      	ldrb	r2, [r3, #0]
 8007d72:	68fb      	ldr	r3, [r7, #12]
 8007d74:	681b      	ldr	r3, [r3, #0]
 8007d76:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007d78:	68fb      	ldr	r3, [r7, #12]
 8007d7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d7c:	1c5a      	adds	r2, r3, #1
 8007d7e:	68fb      	ldr	r3, [r7, #12]
 8007d80:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8007d82:	68fb      	ldr	r3, [r7, #12]
 8007d84:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007d86:	b29b      	uxth	r3, r3
 8007d88:	3b01      	subs	r3, #1
 8007d8a:	b29a      	uxth	r2, r3
 8007d8c:	68fb      	ldr	r3, [r7, #12]
 8007d8e:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8007d90:	68fb      	ldr	r3, [r7, #12]
 8007d92:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007d94:	3b01      	subs	r3, #1
 8007d96:	b29a      	uxth	r2, r3
 8007d98:	68fb      	ldr	r3, [r7, #12]
 8007d9a:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8007d9c:	68fb      	ldr	r3, [r7, #12]
 8007d9e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007da0:	b29b      	uxth	r3, r3
 8007da2:	2b00      	cmp	r3, #0
 8007da4:	d034      	beq.n	8007e10 <HAL_I2C_Master_Transmit+0x184>
 8007da6:	68fb      	ldr	r3, [r7, #12]
 8007da8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007daa:	2b00      	cmp	r3, #0
 8007dac:	d130      	bne.n	8007e10 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8007dae:	697b      	ldr	r3, [r7, #20]
 8007db0:	9300      	str	r3, [sp, #0]
 8007db2:	6a3b      	ldr	r3, [r7, #32]
 8007db4:	2200      	movs	r2, #0
 8007db6:	2180      	movs	r1, #128	; 0x80
 8007db8:	68f8      	ldr	r0, [r7, #12]
 8007dba:	f000 f87f 	bl	8007ebc <I2C_WaitOnFlagUntilTimeout>
 8007dbe:	4603      	mov	r3, r0
 8007dc0:	2b00      	cmp	r3, #0
 8007dc2:	d001      	beq.n	8007dc8 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 8007dc4:	2301      	movs	r3, #1
 8007dc6:	e04d      	b.n	8007e64 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007dc8:	68fb      	ldr	r3, [r7, #12]
 8007dca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007dcc:	b29b      	uxth	r3, r3
 8007dce:	2bff      	cmp	r3, #255	; 0xff
 8007dd0:	d90e      	bls.n	8007df0 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8007dd2:	68fb      	ldr	r3, [r7, #12]
 8007dd4:	22ff      	movs	r2, #255	; 0xff
 8007dd6:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8007dd8:	68fb      	ldr	r3, [r7, #12]
 8007dda:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007ddc:	b2da      	uxtb	r2, r3
 8007dde:	8979      	ldrh	r1, [r7, #10]
 8007de0:	2300      	movs	r3, #0
 8007de2:	9300      	str	r3, [sp, #0]
 8007de4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8007de8:	68f8      	ldr	r0, [r7, #12]
 8007dea:	f000 fa21 	bl	8008230 <I2C_TransferConfig>
 8007dee:	e00f      	b.n	8007e10 <HAL_I2C_Master_Transmit+0x184>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8007df0:	68fb      	ldr	r3, [r7, #12]
 8007df2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007df4:	b29a      	uxth	r2, r3
 8007df6:	68fb      	ldr	r3, [r7, #12]
 8007df8:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8007dfa:	68fb      	ldr	r3, [r7, #12]
 8007dfc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007dfe:	b2da      	uxtb	r2, r3
 8007e00:	8979      	ldrh	r1, [r7, #10]
 8007e02:	2300      	movs	r3, #0
 8007e04:	9300      	str	r3, [sp, #0]
 8007e06:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8007e0a:	68f8      	ldr	r0, [r7, #12]
 8007e0c:	f000 fa10 	bl	8008230 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8007e10:	68fb      	ldr	r3, [r7, #12]
 8007e12:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007e14:	b29b      	uxth	r3, r3
 8007e16:	2b00      	cmp	r3, #0
 8007e18:	d19e      	bne.n	8007d58 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007e1a:	697a      	ldr	r2, [r7, #20]
 8007e1c:	6a39      	ldr	r1, [r7, #32]
 8007e1e:	68f8      	ldr	r0, [r7, #12]
 8007e20:	f000 f8e2 	bl	8007fe8 <I2C_WaitOnSTOPFlagUntilTimeout>
 8007e24:	4603      	mov	r3, r0
 8007e26:	2b00      	cmp	r3, #0
 8007e28:	d001      	beq.n	8007e2e <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 8007e2a:	2301      	movs	r3, #1
 8007e2c:	e01a      	b.n	8007e64 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007e2e:	68fb      	ldr	r3, [r7, #12]
 8007e30:	681b      	ldr	r3, [r3, #0]
 8007e32:	2220      	movs	r2, #32
 8007e34:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8007e36:	68fb      	ldr	r3, [r7, #12]
 8007e38:	681b      	ldr	r3, [r3, #0]
 8007e3a:	6859      	ldr	r1, [r3, #4]
 8007e3c:	68fb      	ldr	r3, [r7, #12]
 8007e3e:	681a      	ldr	r2, [r3, #0]
 8007e40:	4b0b      	ldr	r3, [pc, #44]	; (8007e70 <HAL_I2C_Master_Transmit+0x1e4>)
 8007e42:	400b      	ands	r3, r1
 8007e44:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8007e46:	68fb      	ldr	r3, [r7, #12]
 8007e48:	2220      	movs	r2, #32
 8007e4a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8007e4e:	68fb      	ldr	r3, [r7, #12]
 8007e50:	2200      	movs	r2, #0
 8007e52:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007e56:	68fb      	ldr	r3, [r7, #12]
 8007e58:	2200      	movs	r2, #0
 8007e5a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8007e5e:	2300      	movs	r3, #0
 8007e60:	e000      	b.n	8007e64 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 8007e62:	2302      	movs	r3, #2
  }
}
 8007e64:	4618      	mov	r0, r3
 8007e66:	3718      	adds	r7, #24
 8007e68:	46bd      	mov	sp, r7
 8007e6a:	bd80      	pop	{r7, pc}
 8007e6c:	80002000 	.word	0x80002000
 8007e70:	fe00e800 	.word	0xfe00e800

08007e74 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8007e74:	b480      	push	{r7}
 8007e76:	b083      	sub	sp, #12
 8007e78:	af00      	add	r7, sp, #0
 8007e7a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	681b      	ldr	r3, [r3, #0]
 8007e80:	699b      	ldr	r3, [r3, #24]
 8007e82:	f003 0302 	and.w	r3, r3, #2
 8007e86:	2b02      	cmp	r3, #2
 8007e88:	d103      	bne.n	8007e92 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	681b      	ldr	r3, [r3, #0]
 8007e8e:	2200      	movs	r2, #0
 8007e90:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	681b      	ldr	r3, [r3, #0]
 8007e96:	699b      	ldr	r3, [r3, #24]
 8007e98:	f003 0301 	and.w	r3, r3, #1
 8007e9c:	2b01      	cmp	r3, #1
 8007e9e:	d007      	beq.n	8007eb0 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	681b      	ldr	r3, [r3, #0]
 8007ea4:	699a      	ldr	r2, [r3, #24]
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	681b      	ldr	r3, [r3, #0]
 8007eaa:	f042 0201 	orr.w	r2, r2, #1
 8007eae:	619a      	str	r2, [r3, #24]
  }
}
 8007eb0:	bf00      	nop
 8007eb2:	370c      	adds	r7, #12
 8007eb4:	46bd      	mov	sp, r7
 8007eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eba:	4770      	bx	lr

08007ebc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8007ebc:	b580      	push	{r7, lr}
 8007ebe:	b084      	sub	sp, #16
 8007ec0:	af00      	add	r7, sp, #0
 8007ec2:	60f8      	str	r0, [r7, #12]
 8007ec4:	60b9      	str	r1, [r7, #8]
 8007ec6:	603b      	str	r3, [r7, #0]
 8007ec8:	4613      	mov	r3, r2
 8007eca:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007ecc:	e031      	b.n	8007f32 <I2C_WaitOnFlagUntilTimeout+0x76>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007ece:	683b      	ldr	r3, [r7, #0]
 8007ed0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007ed4:	d02d      	beq.n	8007f32 <I2C_WaitOnFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007ed6:	f7fb fdbd 	bl	8003a54 <HAL_GetTick>
 8007eda:	4602      	mov	r2, r0
 8007edc:	69bb      	ldr	r3, [r7, #24]
 8007ede:	1ad3      	subs	r3, r2, r3
 8007ee0:	683a      	ldr	r2, [r7, #0]
 8007ee2:	429a      	cmp	r2, r3
 8007ee4:	d302      	bcc.n	8007eec <I2C_WaitOnFlagUntilTimeout+0x30>
 8007ee6:	683b      	ldr	r3, [r7, #0]
 8007ee8:	2b00      	cmp	r3, #0
 8007eea:	d122      	bne.n	8007f32 <I2C_WaitOnFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8007eec:	68fb      	ldr	r3, [r7, #12]
 8007eee:	681b      	ldr	r3, [r3, #0]
 8007ef0:	699a      	ldr	r2, [r3, #24]
 8007ef2:	68bb      	ldr	r3, [r7, #8]
 8007ef4:	4013      	ands	r3, r2
 8007ef6:	68ba      	ldr	r2, [r7, #8]
 8007ef8:	429a      	cmp	r2, r3
 8007efa:	bf0c      	ite	eq
 8007efc:	2301      	moveq	r3, #1
 8007efe:	2300      	movne	r3, #0
 8007f00:	b2db      	uxtb	r3, r3
 8007f02:	461a      	mov	r2, r3
 8007f04:	79fb      	ldrb	r3, [r7, #7]
 8007f06:	429a      	cmp	r2, r3
 8007f08:	d113      	bne.n	8007f32 <I2C_WaitOnFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007f0a:	68fb      	ldr	r3, [r7, #12]
 8007f0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007f0e:	f043 0220 	orr.w	r2, r3, #32
 8007f12:	68fb      	ldr	r3, [r7, #12]
 8007f14:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8007f16:	68fb      	ldr	r3, [r7, #12]
 8007f18:	2220      	movs	r2, #32
 8007f1a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8007f1e:	68fb      	ldr	r3, [r7, #12]
 8007f20:	2200      	movs	r2, #0
 8007f22:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007f26:	68fb      	ldr	r3, [r7, #12]
 8007f28:	2200      	movs	r2, #0
 8007f2a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
          return HAL_ERROR;
 8007f2e:	2301      	movs	r3, #1
 8007f30:	e00f      	b.n	8007f52 <I2C_WaitOnFlagUntilTimeout+0x96>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007f32:	68fb      	ldr	r3, [r7, #12]
 8007f34:	681b      	ldr	r3, [r3, #0]
 8007f36:	699a      	ldr	r2, [r3, #24]
 8007f38:	68bb      	ldr	r3, [r7, #8]
 8007f3a:	4013      	ands	r3, r2
 8007f3c:	68ba      	ldr	r2, [r7, #8]
 8007f3e:	429a      	cmp	r2, r3
 8007f40:	bf0c      	ite	eq
 8007f42:	2301      	moveq	r3, #1
 8007f44:	2300      	movne	r3, #0
 8007f46:	b2db      	uxtb	r3, r3
 8007f48:	461a      	mov	r2, r3
 8007f4a:	79fb      	ldrb	r3, [r7, #7]
 8007f4c:	429a      	cmp	r2, r3
 8007f4e:	d0be      	beq.n	8007ece <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007f50:	2300      	movs	r3, #0
}
 8007f52:	4618      	mov	r0, r3
 8007f54:	3710      	adds	r7, #16
 8007f56:	46bd      	mov	sp, r7
 8007f58:	bd80      	pop	{r7, pc}

08007f5a <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8007f5a:	b580      	push	{r7, lr}
 8007f5c:	b084      	sub	sp, #16
 8007f5e:	af00      	add	r7, sp, #0
 8007f60:	60f8      	str	r0, [r7, #12]
 8007f62:	60b9      	str	r1, [r7, #8]
 8007f64:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8007f66:	e033      	b.n	8007fd0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8007f68:	687a      	ldr	r2, [r7, #4]
 8007f6a:	68b9      	ldr	r1, [r7, #8]
 8007f6c:	68f8      	ldr	r0, [r7, #12]
 8007f6e:	f000 f87f 	bl	8008070 <I2C_IsErrorOccurred>
 8007f72:	4603      	mov	r3, r0
 8007f74:	2b00      	cmp	r3, #0
 8007f76:	d001      	beq.n	8007f7c <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8007f78:	2301      	movs	r3, #1
 8007f7a:	e031      	b.n	8007fe0 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007f7c:	68bb      	ldr	r3, [r7, #8]
 8007f7e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f82:	d025      	beq.n	8007fd0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007f84:	f7fb fd66 	bl	8003a54 <HAL_GetTick>
 8007f88:	4602      	mov	r2, r0
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	1ad3      	subs	r3, r2, r3
 8007f8e:	68ba      	ldr	r2, [r7, #8]
 8007f90:	429a      	cmp	r2, r3
 8007f92:	d302      	bcc.n	8007f9a <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8007f94:	68bb      	ldr	r3, [r7, #8]
 8007f96:	2b00      	cmp	r3, #0
 8007f98:	d11a      	bne.n	8007fd0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8007f9a:	68fb      	ldr	r3, [r7, #12]
 8007f9c:	681b      	ldr	r3, [r3, #0]
 8007f9e:	699b      	ldr	r3, [r3, #24]
 8007fa0:	f003 0302 	and.w	r3, r3, #2
 8007fa4:	2b02      	cmp	r3, #2
 8007fa6:	d013      	beq.n	8007fd0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007fa8:	68fb      	ldr	r3, [r7, #12]
 8007faa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007fac:	f043 0220 	orr.w	r2, r3, #32
 8007fb0:	68fb      	ldr	r3, [r7, #12]
 8007fb2:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8007fb4:	68fb      	ldr	r3, [r7, #12]
 8007fb6:	2220      	movs	r2, #32
 8007fb8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8007fbc:	68fb      	ldr	r3, [r7, #12]
 8007fbe:	2200      	movs	r2, #0
 8007fc0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007fc4:	68fb      	ldr	r3, [r7, #12]
 8007fc6:	2200      	movs	r2, #0
 8007fc8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8007fcc:	2301      	movs	r3, #1
 8007fce:	e007      	b.n	8007fe0 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8007fd0:	68fb      	ldr	r3, [r7, #12]
 8007fd2:	681b      	ldr	r3, [r3, #0]
 8007fd4:	699b      	ldr	r3, [r3, #24]
 8007fd6:	f003 0302 	and.w	r3, r3, #2
 8007fda:	2b02      	cmp	r3, #2
 8007fdc:	d1c4      	bne.n	8007f68 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8007fde:	2300      	movs	r3, #0
}
 8007fe0:	4618      	mov	r0, r3
 8007fe2:	3710      	adds	r7, #16
 8007fe4:	46bd      	mov	sp, r7
 8007fe6:	bd80      	pop	{r7, pc}

08007fe8 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8007fe8:	b580      	push	{r7, lr}
 8007fea:	b084      	sub	sp, #16
 8007fec:	af00      	add	r7, sp, #0
 8007fee:	60f8      	str	r0, [r7, #12]
 8007ff0:	60b9      	str	r1, [r7, #8]
 8007ff2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007ff4:	e02f      	b.n	8008056 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8007ff6:	687a      	ldr	r2, [r7, #4]
 8007ff8:	68b9      	ldr	r1, [r7, #8]
 8007ffa:	68f8      	ldr	r0, [r7, #12]
 8007ffc:	f000 f838 	bl	8008070 <I2C_IsErrorOccurred>
 8008000:	4603      	mov	r3, r0
 8008002:	2b00      	cmp	r3, #0
 8008004:	d001      	beq.n	800800a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8008006:	2301      	movs	r3, #1
 8008008:	e02d      	b.n	8008066 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800800a:	f7fb fd23 	bl	8003a54 <HAL_GetTick>
 800800e:	4602      	mov	r2, r0
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	1ad3      	subs	r3, r2, r3
 8008014:	68ba      	ldr	r2, [r7, #8]
 8008016:	429a      	cmp	r2, r3
 8008018:	d302      	bcc.n	8008020 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800801a:	68bb      	ldr	r3, [r7, #8]
 800801c:	2b00      	cmp	r3, #0
 800801e:	d11a      	bne.n	8008056 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8008020:	68fb      	ldr	r3, [r7, #12]
 8008022:	681b      	ldr	r3, [r3, #0]
 8008024:	699b      	ldr	r3, [r3, #24]
 8008026:	f003 0320 	and.w	r3, r3, #32
 800802a:	2b20      	cmp	r3, #32
 800802c:	d013      	beq.n	8008056 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800802e:	68fb      	ldr	r3, [r7, #12]
 8008030:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008032:	f043 0220 	orr.w	r2, r3, #32
 8008036:	68fb      	ldr	r3, [r7, #12]
 8008038:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800803a:	68fb      	ldr	r3, [r7, #12]
 800803c:	2220      	movs	r2, #32
 800803e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8008042:	68fb      	ldr	r3, [r7, #12]
 8008044:	2200      	movs	r2, #0
 8008046:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800804a:	68fb      	ldr	r3, [r7, #12]
 800804c:	2200      	movs	r2, #0
 800804e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8008052:	2301      	movs	r3, #1
 8008054:	e007      	b.n	8008066 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8008056:	68fb      	ldr	r3, [r7, #12]
 8008058:	681b      	ldr	r3, [r3, #0]
 800805a:	699b      	ldr	r3, [r3, #24]
 800805c:	f003 0320 	and.w	r3, r3, #32
 8008060:	2b20      	cmp	r3, #32
 8008062:	d1c8      	bne.n	8007ff6 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8008064:	2300      	movs	r3, #0
}
 8008066:	4618      	mov	r0, r3
 8008068:	3710      	adds	r7, #16
 800806a:	46bd      	mov	sp, r7
 800806c:	bd80      	pop	{r7, pc}
	...

08008070 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008070:	b580      	push	{r7, lr}
 8008072:	b08a      	sub	sp, #40	; 0x28
 8008074:	af00      	add	r7, sp, #0
 8008076:	60f8      	str	r0, [r7, #12]
 8008078:	60b9      	str	r1, [r7, #8]
 800807a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800807c:	2300      	movs	r3, #0
 800807e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8008082:	68fb      	ldr	r3, [r7, #12]
 8008084:	681b      	ldr	r3, [r3, #0]
 8008086:	699b      	ldr	r3, [r3, #24]
 8008088:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800808a:	2300      	movs	r3, #0
 800808c:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8008092:	69bb      	ldr	r3, [r7, #24]
 8008094:	f003 0310 	and.w	r3, r3, #16
 8008098:	2b00      	cmp	r3, #0
 800809a:	d068      	beq.n	800816e <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800809c:	68fb      	ldr	r3, [r7, #12]
 800809e:	681b      	ldr	r3, [r3, #0]
 80080a0:	2210      	movs	r2, #16
 80080a2:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80080a4:	e049      	b.n	800813a <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80080a6:	68bb      	ldr	r3, [r7, #8]
 80080a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80080ac:	d045      	beq.n	800813a <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80080ae:	f7fb fcd1 	bl	8003a54 <HAL_GetTick>
 80080b2:	4602      	mov	r2, r0
 80080b4:	69fb      	ldr	r3, [r7, #28]
 80080b6:	1ad3      	subs	r3, r2, r3
 80080b8:	68ba      	ldr	r2, [r7, #8]
 80080ba:	429a      	cmp	r2, r3
 80080bc:	d302      	bcc.n	80080c4 <I2C_IsErrorOccurred+0x54>
 80080be:	68bb      	ldr	r3, [r7, #8]
 80080c0:	2b00      	cmp	r3, #0
 80080c2:	d13a      	bne.n	800813a <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80080c4:	68fb      	ldr	r3, [r7, #12]
 80080c6:	681b      	ldr	r3, [r3, #0]
 80080c8:	685b      	ldr	r3, [r3, #4]
 80080ca:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80080ce:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80080d0:	68fb      	ldr	r3, [r7, #12]
 80080d2:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80080d6:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80080d8:	68fb      	ldr	r3, [r7, #12]
 80080da:	681b      	ldr	r3, [r3, #0]
 80080dc:	699b      	ldr	r3, [r3, #24]
 80080de:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80080e2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80080e6:	d121      	bne.n	800812c <I2C_IsErrorOccurred+0xbc>
 80080e8:	697b      	ldr	r3, [r7, #20]
 80080ea:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80080ee:	d01d      	beq.n	800812c <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 80080f0:	7cfb      	ldrb	r3, [r7, #19]
 80080f2:	2b20      	cmp	r3, #32
 80080f4:	d01a      	beq.n	800812c <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80080f6:	68fb      	ldr	r3, [r7, #12]
 80080f8:	681b      	ldr	r3, [r3, #0]
 80080fa:	685a      	ldr	r2, [r3, #4]
 80080fc:	68fb      	ldr	r3, [r7, #12]
 80080fe:	681b      	ldr	r3, [r3, #0]
 8008100:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008104:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8008106:	f7fb fca5 	bl	8003a54 <HAL_GetTick>
 800810a:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800810c:	e00e      	b.n	800812c <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800810e:	f7fb fca1 	bl	8003a54 <HAL_GetTick>
 8008112:	4602      	mov	r2, r0
 8008114:	69fb      	ldr	r3, [r7, #28]
 8008116:	1ad3      	subs	r3, r2, r3
 8008118:	2b19      	cmp	r3, #25
 800811a:	d907      	bls.n	800812c <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 800811c:	6a3b      	ldr	r3, [r7, #32]
 800811e:	f043 0320 	orr.w	r3, r3, #32
 8008122:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8008124:	2301      	movs	r3, #1
 8008126:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 800812a:	e006      	b.n	800813a <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800812c:	68fb      	ldr	r3, [r7, #12]
 800812e:	681b      	ldr	r3, [r3, #0]
 8008130:	699b      	ldr	r3, [r3, #24]
 8008132:	f003 0320 	and.w	r3, r3, #32
 8008136:	2b20      	cmp	r3, #32
 8008138:	d1e9      	bne.n	800810e <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800813a:	68fb      	ldr	r3, [r7, #12]
 800813c:	681b      	ldr	r3, [r3, #0]
 800813e:	699b      	ldr	r3, [r3, #24]
 8008140:	f003 0320 	and.w	r3, r3, #32
 8008144:	2b20      	cmp	r3, #32
 8008146:	d003      	beq.n	8008150 <I2C_IsErrorOccurred+0xe0>
 8008148:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800814c:	2b00      	cmp	r3, #0
 800814e:	d0aa      	beq.n	80080a6 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8008150:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008154:	2b00      	cmp	r3, #0
 8008156:	d103      	bne.n	8008160 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008158:	68fb      	ldr	r3, [r7, #12]
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	2220      	movs	r2, #32
 800815e:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8008160:	6a3b      	ldr	r3, [r7, #32]
 8008162:	f043 0304 	orr.w	r3, r3, #4
 8008166:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8008168:	2301      	movs	r3, #1
 800816a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800816e:	68fb      	ldr	r3, [r7, #12]
 8008170:	681b      	ldr	r3, [r3, #0]
 8008172:	699b      	ldr	r3, [r3, #24]
 8008174:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8008176:	69bb      	ldr	r3, [r7, #24]
 8008178:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800817c:	2b00      	cmp	r3, #0
 800817e:	d00b      	beq.n	8008198 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8008180:	6a3b      	ldr	r3, [r7, #32]
 8008182:	f043 0301 	orr.w	r3, r3, #1
 8008186:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8008188:	68fb      	ldr	r3, [r7, #12]
 800818a:	681b      	ldr	r3, [r3, #0]
 800818c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8008190:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8008192:	2301      	movs	r3, #1
 8008194:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8008198:	69bb      	ldr	r3, [r7, #24]
 800819a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800819e:	2b00      	cmp	r3, #0
 80081a0:	d00b      	beq.n	80081ba <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80081a2:	6a3b      	ldr	r3, [r7, #32]
 80081a4:	f043 0308 	orr.w	r3, r3, #8
 80081a8:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80081aa:	68fb      	ldr	r3, [r7, #12]
 80081ac:	681b      	ldr	r3, [r3, #0]
 80081ae:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80081b2:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80081b4:	2301      	movs	r3, #1
 80081b6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80081ba:	69bb      	ldr	r3, [r7, #24]
 80081bc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80081c0:	2b00      	cmp	r3, #0
 80081c2:	d00b      	beq.n	80081dc <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80081c4:	6a3b      	ldr	r3, [r7, #32]
 80081c6:	f043 0302 	orr.w	r3, r3, #2
 80081ca:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80081cc:	68fb      	ldr	r3, [r7, #12]
 80081ce:	681b      	ldr	r3, [r3, #0]
 80081d0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80081d4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80081d6:	2301      	movs	r3, #1
 80081d8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 80081dc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80081e0:	2b00      	cmp	r3, #0
 80081e2:	d01c      	beq.n	800821e <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80081e4:	68f8      	ldr	r0, [r7, #12]
 80081e6:	f7ff fe45 	bl	8007e74 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80081ea:	68fb      	ldr	r3, [r7, #12]
 80081ec:	681b      	ldr	r3, [r3, #0]
 80081ee:	6859      	ldr	r1, [r3, #4]
 80081f0:	68fb      	ldr	r3, [r7, #12]
 80081f2:	681a      	ldr	r2, [r3, #0]
 80081f4:	4b0d      	ldr	r3, [pc, #52]	; (800822c <I2C_IsErrorOccurred+0x1bc>)
 80081f6:	400b      	ands	r3, r1
 80081f8:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80081fa:	68fb      	ldr	r3, [r7, #12]
 80081fc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80081fe:	6a3b      	ldr	r3, [r7, #32]
 8008200:	431a      	orrs	r2, r3
 8008202:	68fb      	ldr	r3, [r7, #12]
 8008204:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8008206:	68fb      	ldr	r3, [r7, #12]
 8008208:	2220      	movs	r2, #32
 800820a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800820e:	68fb      	ldr	r3, [r7, #12]
 8008210:	2200      	movs	r2, #0
 8008212:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008216:	68fb      	ldr	r3, [r7, #12]
 8008218:	2200      	movs	r2, #0
 800821a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 800821e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8008222:	4618      	mov	r0, r3
 8008224:	3728      	adds	r7, #40	; 0x28
 8008226:	46bd      	mov	sp, r7
 8008228:	bd80      	pop	{r7, pc}
 800822a:	bf00      	nop
 800822c:	fe00e800 	.word	0xfe00e800

08008230 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8008230:	b480      	push	{r7}
 8008232:	b087      	sub	sp, #28
 8008234:	af00      	add	r7, sp, #0
 8008236:	60f8      	str	r0, [r7, #12]
 8008238:	607b      	str	r3, [r7, #4]
 800823a:	460b      	mov	r3, r1
 800823c:	817b      	strh	r3, [r7, #10]
 800823e:	4613      	mov	r3, r2
 8008240:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8008242:	897b      	ldrh	r3, [r7, #10]
 8008244:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8008248:	7a7b      	ldrb	r3, [r7, #9]
 800824a:	041b      	lsls	r3, r3, #16
 800824c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8008250:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8008256:	6a3b      	ldr	r3, [r7, #32]
 8008258:	4313      	orrs	r3, r2
 800825a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800825e:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8008260:	68fb      	ldr	r3, [r7, #12]
 8008262:	681b      	ldr	r3, [r3, #0]
 8008264:	685a      	ldr	r2, [r3, #4]
 8008266:	6a3b      	ldr	r3, [r7, #32]
 8008268:	0d5b      	lsrs	r3, r3, #21
 800826a:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 800826e:	4b08      	ldr	r3, [pc, #32]	; (8008290 <I2C_TransferConfig+0x60>)
 8008270:	430b      	orrs	r3, r1
 8008272:	43db      	mvns	r3, r3
 8008274:	ea02 0103 	and.w	r1, r2, r3
 8008278:	68fb      	ldr	r3, [r7, #12]
 800827a:	681b      	ldr	r3, [r3, #0]
 800827c:	697a      	ldr	r2, [r7, #20]
 800827e:	430a      	orrs	r2, r1
 8008280:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8008282:	bf00      	nop
 8008284:	371c      	adds	r7, #28
 8008286:	46bd      	mov	sp, r7
 8008288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800828c:	4770      	bx	lr
 800828e:	bf00      	nop
 8008290:	03ff63ff 	.word	0x03ff63ff

08008294 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8008294:	b480      	push	{r7}
 8008296:	b083      	sub	sp, #12
 8008298:	af00      	add	r7, sp, #0
 800829a:	6078      	str	r0, [r7, #4]
 800829c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80082a4:	b2db      	uxtb	r3, r3
 80082a6:	2b20      	cmp	r3, #32
 80082a8:	d138      	bne.n	800831c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80082b0:	2b01      	cmp	r3, #1
 80082b2:	d101      	bne.n	80082b8 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80082b4:	2302      	movs	r3, #2
 80082b6:	e032      	b.n	800831e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	2201      	movs	r2, #1
 80082bc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	2224      	movs	r2, #36	; 0x24
 80082c4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	681b      	ldr	r3, [r3, #0]
 80082cc:	681a      	ldr	r2, [r3, #0]
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	681b      	ldr	r3, [r3, #0]
 80082d2:	f022 0201 	bic.w	r2, r2, #1
 80082d6:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	681b      	ldr	r3, [r3, #0]
 80082dc:	681a      	ldr	r2, [r3, #0]
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	681b      	ldr	r3, [r3, #0]
 80082e2:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80082e6:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	681b      	ldr	r3, [r3, #0]
 80082ec:	6819      	ldr	r1, [r3, #0]
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	681b      	ldr	r3, [r3, #0]
 80082f2:	683a      	ldr	r2, [r7, #0]
 80082f4:	430a      	orrs	r2, r1
 80082f6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	681b      	ldr	r3, [r3, #0]
 80082fc:	681a      	ldr	r2, [r3, #0]
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	681b      	ldr	r3, [r3, #0]
 8008302:	f042 0201 	orr.w	r2, r2, #1
 8008306:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	2220      	movs	r2, #32
 800830c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	2200      	movs	r2, #0
 8008314:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8008318:	2300      	movs	r3, #0
 800831a:	e000      	b.n	800831e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800831c:	2302      	movs	r3, #2
  }
}
 800831e:	4618      	mov	r0, r3
 8008320:	370c      	adds	r7, #12
 8008322:	46bd      	mov	sp, r7
 8008324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008328:	4770      	bx	lr

0800832a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800832a:	b480      	push	{r7}
 800832c:	b085      	sub	sp, #20
 800832e:	af00      	add	r7, sp, #0
 8008330:	6078      	str	r0, [r7, #4]
 8008332:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800833a:	b2db      	uxtb	r3, r3
 800833c:	2b20      	cmp	r3, #32
 800833e:	d139      	bne.n	80083b4 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008346:	2b01      	cmp	r3, #1
 8008348:	d101      	bne.n	800834e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800834a:	2302      	movs	r3, #2
 800834c:	e033      	b.n	80083b6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	2201      	movs	r2, #1
 8008352:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	2224      	movs	r2, #36	; 0x24
 800835a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	681b      	ldr	r3, [r3, #0]
 8008362:	681a      	ldr	r2, [r3, #0]
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	681b      	ldr	r3, [r3, #0]
 8008368:	f022 0201 	bic.w	r2, r2, #1
 800836c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	681b      	ldr	r3, [r3, #0]
 8008372:	681b      	ldr	r3, [r3, #0]
 8008374:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8008376:	68fb      	ldr	r3, [r7, #12]
 8008378:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800837c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800837e:	683b      	ldr	r3, [r7, #0]
 8008380:	021b      	lsls	r3, r3, #8
 8008382:	68fa      	ldr	r2, [r7, #12]
 8008384:	4313      	orrs	r3, r2
 8008386:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	681b      	ldr	r3, [r3, #0]
 800838c:	68fa      	ldr	r2, [r7, #12]
 800838e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	681b      	ldr	r3, [r3, #0]
 8008394:	681a      	ldr	r2, [r3, #0]
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	681b      	ldr	r3, [r3, #0]
 800839a:	f042 0201 	orr.w	r2, r2, #1
 800839e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	2220      	movs	r2, #32
 80083a4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	2200      	movs	r2, #0
 80083ac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80083b0:	2300      	movs	r3, #0
 80083b2:	e000      	b.n	80083b6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80083b4:	2302      	movs	r3, #2
  }
}
 80083b6:	4618      	mov	r0, r3
 80083b8:	3714      	adds	r7, #20
 80083ba:	46bd      	mov	sp, r7
 80083bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083c0:	4770      	bx	lr

080083c2 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80083c2:	b5f0      	push	{r4, r5, r6, r7, lr}
 80083c4:	b08f      	sub	sp, #60	; 0x3c
 80083c6:	af0a      	add	r7, sp, #40	; 0x28
 80083c8:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	2b00      	cmp	r3, #0
 80083ce:	d101      	bne.n	80083d4 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80083d0:	2301      	movs	r3, #1
 80083d2:	e116      	b.n	8008602 <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	681b      	ldr	r3, [r3, #0]
 80083d8:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 80083e0:	b2db      	uxtb	r3, r3
 80083e2:	2b00      	cmp	r3, #0
 80083e4:	d106      	bne.n	80083f4 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	2200      	movs	r2, #0
 80083ea:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80083ee:	6878      	ldr	r0, [r7, #4]
 80083f0:	f7fb f8ba 	bl	8003568 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	2203      	movs	r2, #3
 80083f8:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80083fc:	68bb      	ldr	r3, [r7, #8]
 80083fe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008400:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008404:	2b00      	cmp	r3, #0
 8008406:	d102      	bne.n	800840e <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	2200      	movs	r2, #0
 800840c:	60da      	str	r2, [r3, #12]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	681b      	ldr	r3, [r3, #0]
 8008412:	4618      	mov	r0, r3
 8008414:	f007 f880 	bl	800f518 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	681b      	ldr	r3, [r3, #0]
 800841c:	603b      	str	r3, [r7, #0]
 800841e:	687e      	ldr	r6, [r7, #4]
 8008420:	466d      	mov	r5, sp
 8008422:	f106 0410 	add.w	r4, r6, #16
 8008426:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8008428:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800842a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800842c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800842e:	e894 0003 	ldmia.w	r4, {r0, r1}
 8008432:	e885 0003 	stmia.w	r5, {r0, r1}
 8008436:	1d33      	adds	r3, r6, #4
 8008438:	cb0e      	ldmia	r3, {r1, r2, r3}
 800843a:	6838      	ldr	r0, [r7, #0]
 800843c:	f006 fffe 	bl	800f43c <USB_CoreInit>
 8008440:	4603      	mov	r3, r0
 8008442:	2b00      	cmp	r3, #0
 8008444:	d005      	beq.n	8008452 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	2202      	movs	r2, #2
 800844a:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 800844e:	2301      	movs	r3, #1
 8008450:	e0d7      	b.n	8008602 <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	681b      	ldr	r3, [r3, #0]
 8008456:	2100      	movs	r1, #0
 8008458:	4618      	mov	r0, r3
 800845a:	f007 f86e 	bl	800f53a <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800845e:	2300      	movs	r3, #0
 8008460:	73fb      	strb	r3, [r7, #15]
 8008462:	e04a      	b.n	80084fa <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8008464:	7bfa      	ldrb	r2, [r7, #15]
 8008466:	6879      	ldr	r1, [r7, #4]
 8008468:	4613      	mov	r3, r2
 800846a:	00db      	lsls	r3, r3, #3
 800846c:	4413      	add	r3, r2
 800846e:	009b      	lsls	r3, r3, #2
 8008470:	440b      	add	r3, r1
 8008472:	333d      	adds	r3, #61	; 0x3d
 8008474:	2201      	movs	r2, #1
 8008476:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8008478:	7bfa      	ldrb	r2, [r7, #15]
 800847a:	6879      	ldr	r1, [r7, #4]
 800847c:	4613      	mov	r3, r2
 800847e:	00db      	lsls	r3, r3, #3
 8008480:	4413      	add	r3, r2
 8008482:	009b      	lsls	r3, r3, #2
 8008484:	440b      	add	r3, r1
 8008486:	333c      	adds	r3, #60	; 0x3c
 8008488:	7bfa      	ldrb	r2, [r7, #15]
 800848a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800848c:	7bfa      	ldrb	r2, [r7, #15]
 800848e:	7bfb      	ldrb	r3, [r7, #15]
 8008490:	b298      	uxth	r0, r3
 8008492:	6879      	ldr	r1, [r7, #4]
 8008494:	4613      	mov	r3, r2
 8008496:	00db      	lsls	r3, r3, #3
 8008498:	4413      	add	r3, r2
 800849a:	009b      	lsls	r3, r3, #2
 800849c:	440b      	add	r3, r1
 800849e:	3356      	adds	r3, #86	; 0x56
 80084a0:	4602      	mov	r2, r0
 80084a2:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80084a4:	7bfa      	ldrb	r2, [r7, #15]
 80084a6:	6879      	ldr	r1, [r7, #4]
 80084a8:	4613      	mov	r3, r2
 80084aa:	00db      	lsls	r3, r3, #3
 80084ac:	4413      	add	r3, r2
 80084ae:	009b      	lsls	r3, r3, #2
 80084b0:	440b      	add	r3, r1
 80084b2:	3340      	adds	r3, #64	; 0x40
 80084b4:	2200      	movs	r2, #0
 80084b6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80084b8:	7bfa      	ldrb	r2, [r7, #15]
 80084ba:	6879      	ldr	r1, [r7, #4]
 80084bc:	4613      	mov	r3, r2
 80084be:	00db      	lsls	r3, r3, #3
 80084c0:	4413      	add	r3, r2
 80084c2:	009b      	lsls	r3, r3, #2
 80084c4:	440b      	add	r3, r1
 80084c6:	3344      	adds	r3, #68	; 0x44
 80084c8:	2200      	movs	r2, #0
 80084ca:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80084cc:	7bfa      	ldrb	r2, [r7, #15]
 80084ce:	6879      	ldr	r1, [r7, #4]
 80084d0:	4613      	mov	r3, r2
 80084d2:	00db      	lsls	r3, r3, #3
 80084d4:	4413      	add	r3, r2
 80084d6:	009b      	lsls	r3, r3, #2
 80084d8:	440b      	add	r3, r1
 80084da:	3348      	adds	r3, #72	; 0x48
 80084dc:	2200      	movs	r2, #0
 80084de:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80084e0:	7bfa      	ldrb	r2, [r7, #15]
 80084e2:	6879      	ldr	r1, [r7, #4]
 80084e4:	4613      	mov	r3, r2
 80084e6:	00db      	lsls	r3, r3, #3
 80084e8:	4413      	add	r3, r2
 80084ea:	009b      	lsls	r3, r3, #2
 80084ec:	440b      	add	r3, r1
 80084ee:	334c      	adds	r3, #76	; 0x4c
 80084f0:	2200      	movs	r2, #0
 80084f2:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80084f4:	7bfb      	ldrb	r3, [r7, #15]
 80084f6:	3301      	adds	r3, #1
 80084f8:	73fb      	strb	r3, [r7, #15]
 80084fa:	7bfa      	ldrb	r2, [r7, #15]
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	685b      	ldr	r3, [r3, #4]
 8008500:	429a      	cmp	r2, r3
 8008502:	d3af      	bcc.n	8008464 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008504:	2300      	movs	r3, #0
 8008506:	73fb      	strb	r3, [r7, #15]
 8008508:	e044      	b.n	8008594 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800850a:	7bfa      	ldrb	r2, [r7, #15]
 800850c:	6879      	ldr	r1, [r7, #4]
 800850e:	4613      	mov	r3, r2
 8008510:	00db      	lsls	r3, r3, #3
 8008512:	4413      	add	r3, r2
 8008514:	009b      	lsls	r3, r3, #2
 8008516:	440b      	add	r3, r1
 8008518:	f203 237d 	addw	r3, r3, #637	; 0x27d
 800851c:	2200      	movs	r2, #0
 800851e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8008520:	7bfa      	ldrb	r2, [r7, #15]
 8008522:	6879      	ldr	r1, [r7, #4]
 8008524:	4613      	mov	r3, r2
 8008526:	00db      	lsls	r3, r3, #3
 8008528:	4413      	add	r3, r2
 800852a:	009b      	lsls	r3, r3, #2
 800852c:	440b      	add	r3, r1
 800852e:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 8008532:	7bfa      	ldrb	r2, [r7, #15]
 8008534:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8008536:	7bfa      	ldrb	r2, [r7, #15]
 8008538:	6879      	ldr	r1, [r7, #4]
 800853a:	4613      	mov	r3, r2
 800853c:	00db      	lsls	r3, r3, #3
 800853e:	4413      	add	r3, r2
 8008540:	009b      	lsls	r3, r3, #2
 8008542:	440b      	add	r3, r1
 8008544:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8008548:	2200      	movs	r2, #0
 800854a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800854c:	7bfa      	ldrb	r2, [r7, #15]
 800854e:	6879      	ldr	r1, [r7, #4]
 8008550:	4613      	mov	r3, r2
 8008552:	00db      	lsls	r3, r3, #3
 8008554:	4413      	add	r3, r2
 8008556:	009b      	lsls	r3, r3, #2
 8008558:	440b      	add	r3, r1
 800855a:	f503 7321 	add.w	r3, r3, #644	; 0x284
 800855e:	2200      	movs	r2, #0
 8008560:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8008562:	7bfa      	ldrb	r2, [r7, #15]
 8008564:	6879      	ldr	r1, [r7, #4]
 8008566:	4613      	mov	r3, r2
 8008568:	00db      	lsls	r3, r3, #3
 800856a:	4413      	add	r3, r2
 800856c:	009b      	lsls	r3, r3, #2
 800856e:	440b      	add	r3, r1
 8008570:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8008574:	2200      	movs	r2, #0
 8008576:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8008578:	7bfa      	ldrb	r2, [r7, #15]
 800857a:	6879      	ldr	r1, [r7, #4]
 800857c:	4613      	mov	r3, r2
 800857e:	00db      	lsls	r3, r3, #3
 8008580:	4413      	add	r3, r2
 8008582:	009b      	lsls	r3, r3, #2
 8008584:	440b      	add	r3, r1
 8008586:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 800858a:	2200      	movs	r2, #0
 800858c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800858e:	7bfb      	ldrb	r3, [r7, #15]
 8008590:	3301      	adds	r3, #1
 8008592:	73fb      	strb	r3, [r7, #15]
 8008594:	7bfa      	ldrb	r2, [r7, #15]
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	685b      	ldr	r3, [r3, #4]
 800859a:	429a      	cmp	r2, r3
 800859c:	d3b5      	bcc.n	800850a <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	681b      	ldr	r3, [r3, #0]
 80085a2:	603b      	str	r3, [r7, #0]
 80085a4:	687e      	ldr	r6, [r7, #4]
 80085a6:	466d      	mov	r5, sp
 80085a8:	f106 0410 	add.w	r4, r6, #16
 80085ac:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80085ae:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80085b0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80085b2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80085b4:	e894 0003 	ldmia.w	r4, {r0, r1}
 80085b8:	e885 0003 	stmia.w	r5, {r0, r1}
 80085bc:	1d33      	adds	r3, r6, #4
 80085be:	cb0e      	ldmia	r3, {r1, r2, r3}
 80085c0:	6838      	ldr	r0, [r7, #0]
 80085c2:	f007 f807 	bl	800f5d4 <USB_DevInit>
 80085c6:	4603      	mov	r3, r0
 80085c8:	2b00      	cmp	r3, #0
 80085ca:	d005      	beq.n	80085d8 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	2202      	movs	r2, #2
 80085d0:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 80085d4:	2301      	movs	r3, #1
 80085d6:	e014      	b.n	8008602 <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	2200      	movs	r2, #0
 80085dc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	2201      	movs	r2, #1
 80085e4:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80085ec:	2b01      	cmp	r3, #1
 80085ee:	d102      	bne.n	80085f6 <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80085f0:	6878      	ldr	r0, [r7, #4]
 80085f2:	f000 f80b 	bl	800860c <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	681b      	ldr	r3, [r3, #0]
 80085fa:	4618      	mov	r0, r3
 80085fc:	f007 f9c5 	bl	800f98a <USB_DevDisconnect>

  return HAL_OK;
 8008600:	2300      	movs	r3, #0
}
 8008602:	4618      	mov	r0, r3
 8008604:	3714      	adds	r7, #20
 8008606:	46bd      	mov	sp, r7
 8008608:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

0800860c <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800860c:	b480      	push	{r7}
 800860e:	b085      	sub	sp, #20
 8008610:	af00      	add	r7, sp, #0
 8008612:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	681b      	ldr	r3, [r3, #0]
 8008618:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	2201      	movs	r2, #1
 800861e:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  hpcd->LPM_State = LPM_L0;
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	2200      	movs	r2, #0
 8008626:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 800862a:	68fb      	ldr	r3, [r7, #12]
 800862c:	699b      	ldr	r3, [r3, #24]
 800862e:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8008632:	68fb      	ldr	r3, [r7, #12]
 8008634:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8008636:	68fb      	ldr	r3, [r7, #12]
 8008638:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800863a:	4b05      	ldr	r3, [pc, #20]	; (8008650 <HAL_PCDEx_ActivateLPM+0x44>)
 800863c:	4313      	orrs	r3, r2
 800863e:	68fa      	ldr	r2, [r7, #12]
 8008640:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 8008642:	2300      	movs	r3, #0
}
 8008644:	4618      	mov	r0, r3
 8008646:	3714      	adds	r7, #20
 8008648:	46bd      	mov	sp, r7
 800864a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800864e:	4770      	bx	lr
 8008650:	10000003 	.word	0x10000003

08008654 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8008654:	b580      	push	{r7, lr}
 8008656:	b084      	sub	sp, #16
 8008658:	af00      	add	r7, sp, #0
 800865a:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 800865c:	4b29      	ldr	r3, [pc, #164]	; (8008704 <HAL_PWREx_ConfigSupply+0xb0>)
 800865e:	68db      	ldr	r3, [r3, #12]
 8008660:	f003 0307 	and.w	r3, r3, #7
 8008664:	2b06      	cmp	r3, #6
 8008666:	d00a      	beq.n	800867e <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8008668:	4b26      	ldr	r3, [pc, #152]	; (8008704 <HAL_PWREx_ConfigSupply+0xb0>)
 800866a:	68db      	ldr	r3, [r3, #12]
 800866c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008670:	687a      	ldr	r2, [r7, #4]
 8008672:	429a      	cmp	r2, r3
 8008674:	d001      	beq.n	800867a <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8008676:	2301      	movs	r3, #1
 8008678:	e040      	b.n	80086fc <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800867a:	2300      	movs	r3, #0
 800867c:	e03e      	b.n	80086fc <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800867e:	4b21      	ldr	r3, [pc, #132]	; (8008704 <HAL_PWREx_ConfigSupply+0xb0>)
 8008680:	68db      	ldr	r3, [r3, #12]
 8008682:	f023 023f 	bic.w	r2, r3, #63	; 0x3f
 8008686:	491f      	ldr	r1, [pc, #124]	; (8008704 <HAL_PWREx_ConfigSupply+0xb0>)
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	4313      	orrs	r3, r2
 800868c:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800868e:	f7fb f9e1 	bl	8003a54 <HAL_GetTick>
 8008692:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8008694:	e009      	b.n	80086aa <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8008696:	f7fb f9dd 	bl	8003a54 <HAL_GetTick>
 800869a:	4602      	mov	r2, r0
 800869c:	68fb      	ldr	r3, [r7, #12]
 800869e:	1ad3      	subs	r3, r2, r3
 80086a0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80086a4:	d901      	bls.n	80086aa <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 80086a6:	2301      	movs	r3, #1
 80086a8:	e028      	b.n	80086fc <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80086aa:	4b16      	ldr	r3, [pc, #88]	; (8008704 <HAL_PWREx_ConfigSupply+0xb0>)
 80086ac:	685b      	ldr	r3, [r3, #4]
 80086ae:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80086b2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80086b6:	d1ee      	bne.n	8008696 <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	2b1e      	cmp	r3, #30
 80086bc:	d008      	beq.n	80086d0 <HAL_PWREx_ConfigSupply+0x7c>
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	2b2e      	cmp	r3, #46	; 0x2e
 80086c2:	d005      	beq.n	80086d0 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	2b1d      	cmp	r3, #29
 80086c8:	d002      	beq.n	80086d0 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	2b2d      	cmp	r3, #45	; 0x2d
 80086ce:	d114      	bne.n	80086fa <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 80086d0:	f7fb f9c0 	bl	8003a54 <HAL_GetTick>
 80086d4:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 80086d6:	e009      	b.n	80086ec <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80086d8:	f7fb f9bc 	bl	8003a54 <HAL_GetTick>
 80086dc:	4602      	mov	r2, r0
 80086de:	68fb      	ldr	r3, [r7, #12]
 80086e0:	1ad3      	subs	r3, r2, r3
 80086e2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80086e6:	d901      	bls.n	80086ec <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 80086e8:	2301      	movs	r3, #1
 80086ea:	e007      	b.n	80086fc <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 80086ec:	4b05      	ldr	r3, [pc, #20]	; (8008704 <HAL_PWREx_ConfigSupply+0xb0>)
 80086ee:	68db      	ldr	r3, [r3, #12]
 80086f0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80086f4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80086f8:	d1ee      	bne.n	80086d8 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 80086fa:	2300      	movs	r3, #0
}
 80086fc:	4618      	mov	r0, r3
 80086fe:	3710      	adds	r7, #16
 8008700:	46bd      	mov	sp, r7
 8008702:	bd80      	pop	{r7, pc}
 8008704:	58024800 	.word	0x58024800

08008708 <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 8008708:	b480      	push	{r7}
 800870a:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 800870c:	4b05      	ldr	r3, [pc, #20]	; (8008724 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 800870e:	68db      	ldr	r3, [r3, #12]
 8008710:	4a04      	ldr	r2, [pc, #16]	; (8008724 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 8008712:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8008716:	60d3      	str	r3, [r2, #12]
}
 8008718:	bf00      	nop
 800871a:	46bd      	mov	sp, r7
 800871c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008720:	4770      	bx	lr
 8008722:	bf00      	nop
 8008724:	58024800 	.word	0x58024800

08008728 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008728:	b580      	push	{r7, lr}
 800872a:	b08c      	sub	sp, #48	; 0x30
 800872c:	af00      	add	r7, sp, #0
 800872e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	2b00      	cmp	r3, #0
 8008734:	d102      	bne.n	800873c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8008736:	2301      	movs	r3, #1
 8008738:	f000 bc48 	b.w	8008fcc <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	681b      	ldr	r3, [r3, #0]
 8008740:	f003 0301 	and.w	r3, r3, #1
 8008744:	2b00      	cmp	r3, #0
 8008746:	f000 8088 	beq.w	800885a <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800874a:	4b99      	ldr	r3, [pc, #612]	; (80089b0 <HAL_RCC_OscConfig+0x288>)
 800874c:	691b      	ldr	r3, [r3, #16]
 800874e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8008752:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8008754:	4b96      	ldr	r3, [pc, #600]	; (80089b0 <HAL_RCC_OscConfig+0x288>)
 8008756:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008758:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800875a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800875c:	2b10      	cmp	r3, #16
 800875e:	d007      	beq.n	8008770 <HAL_RCC_OscConfig+0x48>
 8008760:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008762:	2b18      	cmp	r3, #24
 8008764:	d111      	bne.n	800878a <HAL_RCC_OscConfig+0x62>
 8008766:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008768:	f003 0303 	and.w	r3, r3, #3
 800876c:	2b02      	cmp	r3, #2
 800876e:	d10c      	bne.n	800878a <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008770:	4b8f      	ldr	r3, [pc, #572]	; (80089b0 <HAL_RCC_OscConfig+0x288>)
 8008772:	681b      	ldr	r3, [r3, #0]
 8008774:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008778:	2b00      	cmp	r3, #0
 800877a:	d06d      	beq.n	8008858 <HAL_RCC_OscConfig+0x130>
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	685b      	ldr	r3, [r3, #4]
 8008780:	2b00      	cmp	r3, #0
 8008782:	d169      	bne.n	8008858 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8008784:	2301      	movs	r3, #1
 8008786:	f000 bc21 	b.w	8008fcc <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	685b      	ldr	r3, [r3, #4]
 800878e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008792:	d106      	bne.n	80087a2 <HAL_RCC_OscConfig+0x7a>
 8008794:	4b86      	ldr	r3, [pc, #536]	; (80089b0 <HAL_RCC_OscConfig+0x288>)
 8008796:	681b      	ldr	r3, [r3, #0]
 8008798:	4a85      	ldr	r2, [pc, #532]	; (80089b0 <HAL_RCC_OscConfig+0x288>)
 800879a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800879e:	6013      	str	r3, [r2, #0]
 80087a0:	e02e      	b.n	8008800 <HAL_RCC_OscConfig+0xd8>
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	685b      	ldr	r3, [r3, #4]
 80087a6:	2b00      	cmp	r3, #0
 80087a8:	d10c      	bne.n	80087c4 <HAL_RCC_OscConfig+0x9c>
 80087aa:	4b81      	ldr	r3, [pc, #516]	; (80089b0 <HAL_RCC_OscConfig+0x288>)
 80087ac:	681b      	ldr	r3, [r3, #0]
 80087ae:	4a80      	ldr	r2, [pc, #512]	; (80089b0 <HAL_RCC_OscConfig+0x288>)
 80087b0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80087b4:	6013      	str	r3, [r2, #0]
 80087b6:	4b7e      	ldr	r3, [pc, #504]	; (80089b0 <HAL_RCC_OscConfig+0x288>)
 80087b8:	681b      	ldr	r3, [r3, #0]
 80087ba:	4a7d      	ldr	r2, [pc, #500]	; (80089b0 <HAL_RCC_OscConfig+0x288>)
 80087bc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80087c0:	6013      	str	r3, [r2, #0]
 80087c2:	e01d      	b.n	8008800 <HAL_RCC_OscConfig+0xd8>
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	685b      	ldr	r3, [r3, #4]
 80087c8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80087cc:	d10c      	bne.n	80087e8 <HAL_RCC_OscConfig+0xc0>
 80087ce:	4b78      	ldr	r3, [pc, #480]	; (80089b0 <HAL_RCC_OscConfig+0x288>)
 80087d0:	681b      	ldr	r3, [r3, #0]
 80087d2:	4a77      	ldr	r2, [pc, #476]	; (80089b0 <HAL_RCC_OscConfig+0x288>)
 80087d4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80087d8:	6013      	str	r3, [r2, #0]
 80087da:	4b75      	ldr	r3, [pc, #468]	; (80089b0 <HAL_RCC_OscConfig+0x288>)
 80087dc:	681b      	ldr	r3, [r3, #0]
 80087de:	4a74      	ldr	r2, [pc, #464]	; (80089b0 <HAL_RCC_OscConfig+0x288>)
 80087e0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80087e4:	6013      	str	r3, [r2, #0]
 80087e6:	e00b      	b.n	8008800 <HAL_RCC_OscConfig+0xd8>
 80087e8:	4b71      	ldr	r3, [pc, #452]	; (80089b0 <HAL_RCC_OscConfig+0x288>)
 80087ea:	681b      	ldr	r3, [r3, #0]
 80087ec:	4a70      	ldr	r2, [pc, #448]	; (80089b0 <HAL_RCC_OscConfig+0x288>)
 80087ee:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80087f2:	6013      	str	r3, [r2, #0]
 80087f4:	4b6e      	ldr	r3, [pc, #440]	; (80089b0 <HAL_RCC_OscConfig+0x288>)
 80087f6:	681b      	ldr	r3, [r3, #0]
 80087f8:	4a6d      	ldr	r2, [pc, #436]	; (80089b0 <HAL_RCC_OscConfig+0x288>)
 80087fa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80087fe:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	685b      	ldr	r3, [r3, #4]
 8008804:	2b00      	cmp	r3, #0
 8008806:	d013      	beq.n	8008830 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008808:	f7fb f924 	bl	8003a54 <HAL_GetTick>
 800880c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800880e:	e008      	b.n	8008822 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008810:	f7fb f920 	bl	8003a54 <HAL_GetTick>
 8008814:	4602      	mov	r2, r0
 8008816:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008818:	1ad3      	subs	r3, r2, r3
 800881a:	2b64      	cmp	r3, #100	; 0x64
 800881c:	d901      	bls.n	8008822 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800881e:	2303      	movs	r3, #3
 8008820:	e3d4      	b.n	8008fcc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8008822:	4b63      	ldr	r3, [pc, #396]	; (80089b0 <HAL_RCC_OscConfig+0x288>)
 8008824:	681b      	ldr	r3, [r3, #0]
 8008826:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800882a:	2b00      	cmp	r3, #0
 800882c:	d0f0      	beq.n	8008810 <HAL_RCC_OscConfig+0xe8>
 800882e:	e014      	b.n	800885a <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008830:	f7fb f910 	bl	8003a54 <HAL_GetTick>
 8008834:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8008836:	e008      	b.n	800884a <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008838:	f7fb f90c 	bl	8003a54 <HAL_GetTick>
 800883c:	4602      	mov	r2, r0
 800883e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008840:	1ad3      	subs	r3, r2, r3
 8008842:	2b64      	cmp	r3, #100	; 0x64
 8008844:	d901      	bls.n	800884a <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8008846:	2303      	movs	r3, #3
 8008848:	e3c0      	b.n	8008fcc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800884a:	4b59      	ldr	r3, [pc, #356]	; (80089b0 <HAL_RCC_OscConfig+0x288>)
 800884c:	681b      	ldr	r3, [r3, #0]
 800884e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008852:	2b00      	cmp	r3, #0
 8008854:	d1f0      	bne.n	8008838 <HAL_RCC_OscConfig+0x110>
 8008856:	e000      	b.n	800885a <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008858:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	681b      	ldr	r3, [r3, #0]
 800885e:	f003 0302 	and.w	r3, r3, #2
 8008862:	2b00      	cmp	r3, #0
 8008864:	f000 80ca 	beq.w	80089fc <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008868:	4b51      	ldr	r3, [pc, #324]	; (80089b0 <HAL_RCC_OscConfig+0x288>)
 800886a:	691b      	ldr	r3, [r3, #16]
 800886c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8008870:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8008872:	4b4f      	ldr	r3, [pc, #316]	; (80089b0 <HAL_RCC_OscConfig+0x288>)
 8008874:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008876:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8008878:	6a3b      	ldr	r3, [r7, #32]
 800887a:	2b00      	cmp	r3, #0
 800887c:	d007      	beq.n	800888e <HAL_RCC_OscConfig+0x166>
 800887e:	6a3b      	ldr	r3, [r7, #32]
 8008880:	2b18      	cmp	r3, #24
 8008882:	d156      	bne.n	8008932 <HAL_RCC_OscConfig+0x20a>
 8008884:	69fb      	ldr	r3, [r7, #28]
 8008886:	f003 0303 	and.w	r3, r3, #3
 800888a:	2b00      	cmp	r3, #0
 800888c:	d151      	bne.n	8008932 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800888e:	4b48      	ldr	r3, [pc, #288]	; (80089b0 <HAL_RCC_OscConfig+0x288>)
 8008890:	681b      	ldr	r3, [r3, #0]
 8008892:	f003 0304 	and.w	r3, r3, #4
 8008896:	2b00      	cmp	r3, #0
 8008898:	d005      	beq.n	80088a6 <HAL_RCC_OscConfig+0x17e>
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	68db      	ldr	r3, [r3, #12]
 800889e:	2b00      	cmp	r3, #0
 80088a0:	d101      	bne.n	80088a6 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 80088a2:	2301      	movs	r3, #1
 80088a4:	e392      	b.n	8008fcc <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80088a6:	4b42      	ldr	r3, [pc, #264]	; (80089b0 <HAL_RCC_OscConfig+0x288>)
 80088a8:	681b      	ldr	r3, [r3, #0]
 80088aa:	f023 0219 	bic.w	r2, r3, #25
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	68db      	ldr	r3, [r3, #12]
 80088b2:	493f      	ldr	r1, [pc, #252]	; (80089b0 <HAL_RCC_OscConfig+0x288>)
 80088b4:	4313      	orrs	r3, r2
 80088b6:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80088b8:	f7fb f8cc 	bl	8003a54 <HAL_GetTick>
 80088bc:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80088be:	e008      	b.n	80088d2 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80088c0:	f7fb f8c8 	bl	8003a54 <HAL_GetTick>
 80088c4:	4602      	mov	r2, r0
 80088c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088c8:	1ad3      	subs	r3, r2, r3
 80088ca:	2b02      	cmp	r3, #2
 80088cc:	d901      	bls.n	80088d2 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80088ce:	2303      	movs	r3, #3
 80088d0:	e37c      	b.n	8008fcc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80088d2:	4b37      	ldr	r3, [pc, #220]	; (80089b0 <HAL_RCC_OscConfig+0x288>)
 80088d4:	681b      	ldr	r3, [r3, #0]
 80088d6:	f003 0304 	and.w	r3, r3, #4
 80088da:	2b00      	cmp	r3, #0
 80088dc:	d0f0      	beq.n	80088c0 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80088de:	f7fb f8e9 	bl	8003ab4 <HAL_GetREVID>
 80088e2:	4603      	mov	r3, r0
 80088e4:	f241 0203 	movw	r2, #4099	; 0x1003
 80088e8:	4293      	cmp	r3, r2
 80088ea:	d817      	bhi.n	800891c <HAL_RCC_OscConfig+0x1f4>
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	691b      	ldr	r3, [r3, #16]
 80088f0:	2b40      	cmp	r3, #64	; 0x40
 80088f2:	d108      	bne.n	8008906 <HAL_RCC_OscConfig+0x1de>
 80088f4:	4b2e      	ldr	r3, [pc, #184]	; (80089b0 <HAL_RCC_OscConfig+0x288>)
 80088f6:	685b      	ldr	r3, [r3, #4]
 80088f8:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 80088fc:	4a2c      	ldr	r2, [pc, #176]	; (80089b0 <HAL_RCC_OscConfig+0x288>)
 80088fe:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008902:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008904:	e07a      	b.n	80089fc <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008906:	4b2a      	ldr	r3, [pc, #168]	; (80089b0 <HAL_RCC_OscConfig+0x288>)
 8008908:	685b      	ldr	r3, [r3, #4]
 800890a:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	691b      	ldr	r3, [r3, #16]
 8008912:	031b      	lsls	r3, r3, #12
 8008914:	4926      	ldr	r1, [pc, #152]	; (80089b0 <HAL_RCC_OscConfig+0x288>)
 8008916:	4313      	orrs	r3, r2
 8008918:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800891a:	e06f      	b.n	80089fc <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800891c:	4b24      	ldr	r3, [pc, #144]	; (80089b0 <HAL_RCC_OscConfig+0x288>)
 800891e:	685b      	ldr	r3, [r3, #4]
 8008920:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	691b      	ldr	r3, [r3, #16]
 8008928:	061b      	lsls	r3, r3, #24
 800892a:	4921      	ldr	r1, [pc, #132]	; (80089b0 <HAL_RCC_OscConfig+0x288>)
 800892c:	4313      	orrs	r3, r2
 800892e:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008930:	e064      	b.n	80089fc <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	68db      	ldr	r3, [r3, #12]
 8008936:	2b00      	cmp	r3, #0
 8008938:	d047      	beq.n	80089ca <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800893a:	4b1d      	ldr	r3, [pc, #116]	; (80089b0 <HAL_RCC_OscConfig+0x288>)
 800893c:	681b      	ldr	r3, [r3, #0]
 800893e:	f023 0219 	bic.w	r2, r3, #25
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	68db      	ldr	r3, [r3, #12]
 8008946:	491a      	ldr	r1, [pc, #104]	; (80089b0 <HAL_RCC_OscConfig+0x288>)
 8008948:	4313      	orrs	r3, r2
 800894a:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800894c:	f7fb f882 	bl	8003a54 <HAL_GetTick>
 8008950:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8008952:	e008      	b.n	8008966 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008954:	f7fb f87e 	bl	8003a54 <HAL_GetTick>
 8008958:	4602      	mov	r2, r0
 800895a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800895c:	1ad3      	subs	r3, r2, r3
 800895e:	2b02      	cmp	r3, #2
 8008960:	d901      	bls.n	8008966 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8008962:	2303      	movs	r3, #3
 8008964:	e332      	b.n	8008fcc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8008966:	4b12      	ldr	r3, [pc, #72]	; (80089b0 <HAL_RCC_OscConfig+0x288>)
 8008968:	681b      	ldr	r3, [r3, #0]
 800896a:	f003 0304 	and.w	r3, r3, #4
 800896e:	2b00      	cmp	r3, #0
 8008970:	d0f0      	beq.n	8008954 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008972:	f7fb f89f 	bl	8003ab4 <HAL_GetREVID>
 8008976:	4603      	mov	r3, r0
 8008978:	f241 0203 	movw	r2, #4099	; 0x1003
 800897c:	4293      	cmp	r3, r2
 800897e:	d819      	bhi.n	80089b4 <HAL_RCC_OscConfig+0x28c>
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	691b      	ldr	r3, [r3, #16]
 8008984:	2b40      	cmp	r3, #64	; 0x40
 8008986:	d108      	bne.n	800899a <HAL_RCC_OscConfig+0x272>
 8008988:	4b09      	ldr	r3, [pc, #36]	; (80089b0 <HAL_RCC_OscConfig+0x288>)
 800898a:	685b      	ldr	r3, [r3, #4]
 800898c:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8008990:	4a07      	ldr	r2, [pc, #28]	; (80089b0 <HAL_RCC_OscConfig+0x288>)
 8008992:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008996:	6053      	str	r3, [r2, #4]
 8008998:	e030      	b.n	80089fc <HAL_RCC_OscConfig+0x2d4>
 800899a:	4b05      	ldr	r3, [pc, #20]	; (80089b0 <HAL_RCC_OscConfig+0x288>)
 800899c:	685b      	ldr	r3, [r3, #4]
 800899e:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	691b      	ldr	r3, [r3, #16]
 80089a6:	031b      	lsls	r3, r3, #12
 80089a8:	4901      	ldr	r1, [pc, #4]	; (80089b0 <HAL_RCC_OscConfig+0x288>)
 80089aa:	4313      	orrs	r3, r2
 80089ac:	604b      	str	r3, [r1, #4]
 80089ae:	e025      	b.n	80089fc <HAL_RCC_OscConfig+0x2d4>
 80089b0:	58024400 	.word	0x58024400
 80089b4:	4b9a      	ldr	r3, [pc, #616]	; (8008c20 <HAL_RCC_OscConfig+0x4f8>)
 80089b6:	685b      	ldr	r3, [r3, #4]
 80089b8:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	691b      	ldr	r3, [r3, #16]
 80089c0:	061b      	lsls	r3, r3, #24
 80089c2:	4997      	ldr	r1, [pc, #604]	; (8008c20 <HAL_RCC_OscConfig+0x4f8>)
 80089c4:	4313      	orrs	r3, r2
 80089c6:	604b      	str	r3, [r1, #4]
 80089c8:	e018      	b.n	80089fc <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80089ca:	4b95      	ldr	r3, [pc, #596]	; (8008c20 <HAL_RCC_OscConfig+0x4f8>)
 80089cc:	681b      	ldr	r3, [r3, #0]
 80089ce:	4a94      	ldr	r2, [pc, #592]	; (8008c20 <HAL_RCC_OscConfig+0x4f8>)
 80089d0:	f023 0301 	bic.w	r3, r3, #1
 80089d4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80089d6:	f7fb f83d 	bl	8003a54 <HAL_GetTick>
 80089da:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80089dc:	e008      	b.n	80089f0 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80089de:	f7fb f839 	bl	8003a54 <HAL_GetTick>
 80089e2:	4602      	mov	r2, r0
 80089e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80089e6:	1ad3      	subs	r3, r2, r3
 80089e8:	2b02      	cmp	r3, #2
 80089ea:	d901      	bls.n	80089f0 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 80089ec:	2303      	movs	r3, #3
 80089ee:	e2ed      	b.n	8008fcc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80089f0:	4b8b      	ldr	r3, [pc, #556]	; (8008c20 <HAL_RCC_OscConfig+0x4f8>)
 80089f2:	681b      	ldr	r3, [r3, #0]
 80089f4:	f003 0304 	and.w	r3, r3, #4
 80089f8:	2b00      	cmp	r3, #0
 80089fa:	d1f0      	bne.n	80089de <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	681b      	ldr	r3, [r3, #0]
 8008a00:	f003 0310 	and.w	r3, r3, #16
 8008a04:	2b00      	cmp	r3, #0
 8008a06:	f000 80a9 	beq.w	8008b5c <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008a0a:	4b85      	ldr	r3, [pc, #532]	; (8008c20 <HAL_RCC_OscConfig+0x4f8>)
 8008a0c:	691b      	ldr	r3, [r3, #16]
 8008a0e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8008a12:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8008a14:	4b82      	ldr	r3, [pc, #520]	; (8008c20 <HAL_RCC_OscConfig+0x4f8>)
 8008a16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008a18:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8008a1a:	69bb      	ldr	r3, [r7, #24]
 8008a1c:	2b08      	cmp	r3, #8
 8008a1e:	d007      	beq.n	8008a30 <HAL_RCC_OscConfig+0x308>
 8008a20:	69bb      	ldr	r3, [r7, #24]
 8008a22:	2b18      	cmp	r3, #24
 8008a24:	d13a      	bne.n	8008a9c <HAL_RCC_OscConfig+0x374>
 8008a26:	697b      	ldr	r3, [r7, #20]
 8008a28:	f003 0303 	and.w	r3, r3, #3
 8008a2c:	2b01      	cmp	r3, #1
 8008a2e:	d135      	bne.n	8008a9c <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8008a30:	4b7b      	ldr	r3, [pc, #492]	; (8008c20 <HAL_RCC_OscConfig+0x4f8>)
 8008a32:	681b      	ldr	r3, [r3, #0]
 8008a34:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008a38:	2b00      	cmp	r3, #0
 8008a3a:	d005      	beq.n	8008a48 <HAL_RCC_OscConfig+0x320>
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	69db      	ldr	r3, [r3, #28]
 8008a40:	2b80      	cmp	r3, #128	; 0x80
 8008a42:	d001      	beq.n	8008a48 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8008a44:	2301      	movs	r3, #1
 8008a46:	e2c1      	b.n	8008fcc <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8008a48:	f7fb f834 	bl	8003ab4 <HAL_GetREVID>
 8008a4c:	4603      	mov	r3, r0
 8008a4e:	f241 0203 	movw	r2, #4099	; 0x1003
 8008a52:	4293      	cmp	r3, r2
 8008a54:	d817      	bhi.n	8008a86 <HAL_RCC_OscConfig+0x35e>
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	6a1b      	ldr	r3, [r3, #32]
 8008a5a:	2b20      	cmp	r3, #32
 8008a5c:	d108      	bne.n	8008a70 <HAL_RCC_OscConfig+0x348>
 8008a5e:	4b70      	ldr	r3, [pc, #448]	; (8008c20 <HAL_RCC_OscConfig+0x4f8>)
 8008a60:	685b      	ldr	r3, [r3, #4]
 8008a62:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8008a66:	4a6e      	ldr	r2, [pc, #440]	; (8008c20 <HAL_RCC_OscConfig+0x4f8>)
 8008a68:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008a6c:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8008a6e:	e075      	b.n	8008b5c <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8008a70:	4b6b      	ldr	r3, [pc, #428]	; (8008c20 <HAL_RCC_OscConfig+0x4f8>)
 8008a72:	685b      	ldr	r3, [r3, #4]
 8008a74:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	6a1b      	ldr	r3, [r3, #32]
 8008a7c:	069b      	lsls	r3, r3, #26
 8008a7e:	4968      	ldr	r1, [pc, #416]	; (8008c20 <HAL_RCC_OscConfig+0x4f8>)
 8008a80:	4313      	orrs	r3, r2
 8008a82:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8008a84:	e06a      	b.n	8008b5c <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8008a86:	4b66      	ldr	r3, [pc, #408]	; (8008c20 <HAL_RCC_OscConfig+0x4f8>)
 8008a88:	68db      	ldr	r3, [r3, #12]
 8008a8a:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	6a1b      	ldr	r3, [r3, #32]
 8008a92:	061b      	lsls	r3, r3, #24
 8008a94:	4962      	ldr	r1, [pc, #392]	; (8008c20 <HAL_RCC_OscConfig+0x4f8>)
 8008a96:	4313      	orrs	r3, r2
 8008a98:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8008a9a:	e05f      	b.n	8008b5c <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	69db      	ldr	r3, [r3, #28]
 8008aa0:	2b00      	cmp	r3, #0
 8008aa2:	d042      	beq.n	8008b2a <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8008aa4:	4b5e      	ldr	r3, [pc, #376]	; (8008c20 <HAL_RCC_OscConfig+0x4f8>)
 8008aa6:	681b      	ldr	r3, [r3, #0]
 8008aa8:	4a5d      	ldr	r2, [pc, #372]	; (8008c20 <HAL_RCC_OscConfig+0x4f8>)
 8008aaa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008aae:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008ab0:	f7fa ffd0 	bl	8003a54 <HAL_GetTick>
 8008ab4:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8008ab6:	e008      	b.n	8008aca <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8008ab8:	f7fa ffcc 	bl	8003a54 <HAL_GetTick>
 8008abc:	4602      	mov	r2, r0
 8008abe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ac0:	1ad3      	subs	r3, r2, r3
 8008ac2:	2b02      	cmp	r3, #2
 8008ac4:	d901      	bls.n	8008aca <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8008ac6:	2303      	movs	r3, #3
 8008ac8:	e280      	b.n	8008fcc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8008aca:	4b55      	ldr	r3, [pc, #340]	; (8008c20 <HAL_RCC_OscConfig+0x4f8>)
 8008acc:	681b      	ldr	r3, [r3, #0]
 8008ace:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008ad2:	2b00      	cmp	r3, #0
 8008ad4:	d0f0      	beq.n	8008ab8 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8008ad6:	f7fa ffed 	bl	8003ab4 <HAL_GetREVID>
 8008ada:	4603      	mov	r3, r0
 8008adc:	f241 0203 	movw	r2, #4099	; 0x1003
 8008ae0:	4293      	cmp	r3, r2
 8008ae2:	d817      	bhi.n	8008b14 <HAL_RCC_OscConfig+0x3ec>
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	6a1b      	ldr	r3, [r3, #32]
 8008ae8:	2b20      	cmp	r3, #32
 8008aea:	d108      	bne.n	8008afe <HAL_RCC_OscConfig+0x3d6>
 8008aec:	4b4c      	ldr	r3, [pc, #304]	; (8008c20 <HAL_RCC_OscConfig+0x4f8>)
 8008aee:	685b      	ldr	r3, [r3, #4]
 8008af0:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8008af4:	4a4a      	ldr	r2, [pc, #296]	; (8008c20 <HAL_RCC_OscConfig+0x4f8>)
 8008af6:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008afa:	6053      	str	r3, [r2, #4]
 8008afc:	e02e      	b.n	8008b5c <HAL_RCC_OscConfig+0x434>
 8008afe:	4b48      	ldr	r3, [pc, #288]	; (8008c20 <HAL_RCC_OscConfig+0x4f8>)
 8008b00:	685b      	ldr	r3, [r3, #4]
 8008b02:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	6a1b      	ldr	r3, [r3, #32]
 8008b0a:	069b      	lsls	r3, r3, #26
 8008b0c:	4944      	ldr	r1, [pc, #272]	; (8008c20 <HAL_RCC_OscConfig+0x4f8>)
 8008b0e:	4313      	orrs	r3, r2
 8008b10:	604b      	str	r3, [r1, #4]
 8008b12:	e023      	b.n	8008b5c <HAL_RCC_OscConfig+0x434>
 8008b14:	4b42      	ldr	r3, [pc, #264]	; (8008c20 <HAL_RCC_OscConfig+0x4f8>)
 8008b16:	68db      	ldr	r3, [r3, #12]
 8008b18:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	6a1b      	ldr	r3, [r3, #32]
 8008b20:	061b      	lsls	r3, r3, #24
 8008b22:	493f      	ldr	r1, [pc, #252]	; (8008c20 <HAL_RCC_OscConfig+0x4f8>)
 8008b24:	4313      	orrs	r3, r2
 8008b26:	60cb      	str	r3, [r1, #12]
 8008b28:	e018      	b.n	8008b5c <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8008b2a:	4b3d      	ldr	r3, [pc, #244]	; (8008c20 <HAL_RCC_OscConfig+0x4f8>)
 8008b2c:	681b      	ldr	r3, [r3, #0]
 8008b2e:	4a3c      	ldr	r2, [pc, #240]	; (8008c20 <HAL_RCC_OscConfig+0x4f8>)
 8008b30:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008b34:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008b36:	f7fa ff8d 	bl	8003a54 <HAL_GetTick>
 8008b3a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8008b3c:	e008      	b.n	8008b50 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8008b3e:	f7fa ff89 	bl	8003a54 <HAL_GetTick>
 8008b42:	4602      	mov	r2, r0
 8008b44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b46:	1ad3      	subs	r3, r2, r3
 8008b48:	2b02      	cmp	r3, #2
 8008b4a:	d901      	bls.n	8008b50 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8008b4c:	2303      	movs	r3, #3
 8008b4e:	e23d      	b.n	8008fcc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8008b50:	4b33      	ldr	r3, [pc, #204]	; (8008c20 <HAL_RCC_OscConfig+0x4f8>)
 8008b52:	681b      	ldr	r3, [r3, #0]
 8008b54:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008b58:	2b00      	cmp	r3, #0
 8008b5a:	d1f0      	bne.n	8008b3e <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	681b      	ldr	r3, [r3, #0]
 8008b60:	f003 0308 	and.w	r3, r3, #8
 8008b64:	2b00      	cmp	r3, #0
 8008b66:	d036      	beq.n	8008bd6 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	695b      	ldr	r3, [r3, #20]
 8008b6c:	2b00      	cmp	r3, #0
 8008b6e:	d019      	beq.n	8008ba4 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8008b70:	4b2b      	ldr	r3, [pc, #172]	; (8008c20 <HAL_RCC_OscConfig+0x4f8>)
 8008b72:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008b74:	4a2a      	ldr	r2, [pc, #168]	; (8008c20 <HAL_RCC_OscConfig+0x4f8>)
 8008b76:	f043 0301 	orr.w	r3, r3, #1
 8008b7a:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008b7c:	f7fa ff6a 	bl	8003a54 <HAL_GetTick>
 8008b80:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8008b82:	e008      	b.n	8008b96 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008b84:	f7fa ff66 	bl	8003a54 <HAL_GetTick>
 8008b88:	4602      	mov	r2, r0
 8008b8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b8c:	1ad3      	subs	r3, r2, r3
 8008b8e:	2b02      	cmp	r3, #2
 8008b90:	d901      	bls.n	8008b96 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8008b92:	2303      	movs	r3, #3
 8008b94:	e21a      	b.n	8008fcc <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8008b96:	4b22      	ldr	r3, [pc, #136]	; (8008c20 <HAL_RCC_OscConfig+0x4f8>)
 8008b98:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008b9a:	f003 0302 	and.w	r3, r3, #2
 8008b9e:	2b00      	cmp	r3, #0
 8008ba0:	d0f0      	beq.n	8008b84 <HAL_RCC_OscConfig+0x45c>
 8008ba2:	e018      	b.n	8008bd6 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8008ba4:	4b1e      	ldr	r3, [pc, #120]	; (8008c20 <HAL_RCC_OscConfig+0x4f8>)
 8008ba6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008ba8:	4a1d      	ldr	r2, [pc, #116]	; (8008c20 <HAL_RCC_OscConfig+0x4f8>)
 8008baa:	f023 0301 	bic.w	r3, r3, #1
 8008bae:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008bb0:	f7fa ff50 	bl	8003a54 <HAL_GetTick>
 8008bb4:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8008bb6:	e008      	b.n	8008bca <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008bb8:	f7fa ff4c 	bl	8003a54 <HAL_GetTick>
 8008bbc:	4602      	mov	r2, r0
 8008bbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008bc0:	1ad3      	subs	r3, r2, r3
 8008bc2:	2b02      	cmp	r3, #2
 8008bc4:	d901      	bls.n	8008bca <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8008bc6:	2303      	movs	r3, #3
 8008bc8:	e200      	b.n	8008fcc <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8008bca:	4b15      	ldr	r3, [pc, #84]	; (8008c20 <HAL_RCC_OscConfig+0x4f8>)
 8008bcc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008bce:	f003 0302 	and.w	r3, r3, #2
 8008bd2:	2b00      	cmp	r3, #0
 8008bd4:	d1f0      	bne.n	8008bb8 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	681b      	ldr	r3, [r3, #0]
 8008bda:	f003 0320 	and.w	r3, r3, #32
 8008bde:	2b00      	cmp	r3, #0
 8008be0:	d039      	beq.n	8008c56 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	699b      	ldr	r3, [r3, #24]
 8008be6:	2b00      	cmp	r3, #0
 8008be8:	d01c      	beq.n	8008c24 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8008bea:	4b0d      	ldr	r3, [pc, #52]	; (8008c20 <HAL_RCC_OscConfig+0x4f8>)
 8008bec:	681b      	ldr	r3, [r3, #0]
 8008bee:	4a0c      	ldr	r2, [pc, #48]	; (8008c20 <HAL_RCC_OscConfig+0x4f8>)
 8008bf0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8008bf4:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8008bf6:	f7fa ff2d 	bl	8003a54 <HAL_GetTick>
 8008bfa:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8008bfc:	e008      	b.n	8008c10 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8008bfe:	f7fa ff29 	bl	8003a54 <HAL_GetTick>
 8008c02:	4602      	mov	r2, r0
 8008c04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c06:	1ad3      	subs	r3, r2, r3
 8008c08:	2b02      	cmp	r3, #2
 8008c0a:	d901      	bls.n	8008c10 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8008c0c:	2303      	movs	r3, #3
 8008c0e:	e1dd      	b.n	8008fcc <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8008c10:	4b03      	ldr	r3, [pc, #12]	; (8008c20 <HAL_RCC_OscConfig+0x4f8>)
 8008c12:	681b      	ldr	r3, [r3, #0]
 8008c14:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8008c18:	2b00      	cmp	r3, #0
 8008c1a:	d0f0      	beq.n	8008bfe <HAL_RCC_OscConfig+0x4d6>
 8008c1c:	e01b      	b.n	8008c56 <HAL_RCC_OscConfig+0x52e>
 8008c1e:	bf00      	nop
 8008c20:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8008c24:	4b9b      	ldr	r3, [pc, #620]	; (8008e94 <HAL_RCC_OscConfig+0x76c>)
 8008c26:	681b      	ldr	r3, [r3, #0]
 8008c28:	4a9a      	ldr	r2, [pc, #616]	; (8008e94 <HAL_RCC_OscConfig+0x76c>)
 8008c2a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008c2e:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8008c30:	f7fa ff10 	bl	8003a54 <HAL_GetTick>
 8008c34:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8008c36:	e008      	b.n	8008c4a <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8008c38:	f7fa ff0c 	bl	8003a54 <HAL_GetTick>
 8008c3c:	4602      	mov	r2, r0
 8008c3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c40:	1ad3      	subs	r3, r2, r3
 8008c42:	2b02      	cmp	r3, #2
 8008c44:	d901      	bls.n	8008c4a <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8008c46:	2303      	movs	r3, #3
 8008c48:	e1c0      	b.n	8008fcc <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8008c4a:	4b92      	ldr	r3, [pc, #584]	; (8008e94 <HAL_RCC_OscConfig+0x76c>)
 8008c4c:	681b      	ldr	r3, [r3, #0]
 8008c4e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8008c52:	2b00      	cmp	r3, #0
 8008c54:	d1f0      	bne.n	8008c38 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	681b      	ldr	r3, [r3, #0]
 8008c5a:	f003 0304 	and.w	r3, r3, #4
 8008c5e:	2b00      	cmp	r3, #0
 8008c60:	f000 8081 	beq.w	8008d66 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8008c64:	4b8c      	ldr	r3, [pc, #560]	; (8008e98 <HAL_RCC_OscConfig+0x770>)
 8008c66:	681b      	ldr	r3, [r3, #0]
 8008c68:	4a8b      	ldr	r2, [pc, #556]	; (8008e98 <HAL_RCC_OscConfig+0x770>)
 8008c6a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008c6e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8008c70:	f7fa fef0 	bl	8003a54 <HAL_GetTick>
 8008c74:	6278      	str	r0, [r7, #36]	; 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008c76:	e008      	b.n	8008c8a <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008c78:	f7fa feec 	bl	8003a54 <HAL_GetTick>
 8008c7c:	4602      	mov	r2, r0
 8008c7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c80:	1ad3      	subs	r3, r2, r3
 8008c82:	2b64      	cmp	r3, #100	; 0x64
 8008c84:	d901      	bls.n	8008c8a <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8008c86:	2303      	movs	r3, #3
 8008c88:	e1a0      	b.n	8008fcc <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008c8a:	4b83      	ldr	r3, [pc, #524]	; (8008e98 <HAL_RCC_OscConfig+0x770>)
 8008c8c:	681b      	ldr	r3, [r3, #0]
 8008c8e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008c92:	2b00      	cmp	r3, #0
 8008c94:	d0f0      	beq.n	8008c78 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	689b      	ldr	r3, [r3, #8]
 8008c9a:	2b01      	cmp	r3, #1
 8008c9c:	d106      	bne.n	8008cac <HAL_RCC_OscConfig+0x584>
 8008c9e:	4b7d      	ldr	r3, [pc, #500]	; (8008e94 <HAL_RCC_OscConfig+0x76c>)
 8008ca0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008ca2:	4a7c      	ldr	r2, [pc, #496]	; (8008e94 <HAL_RCC_OscConfig+0x76c>)
 8008ca4:	f043 0301 	orr.w	r3, r3, #1
 8008ca8:	6713      	str	r3, [r2, #112]	; 0x70
 8008caa:	e02d      	b.n	8008d08 <HAL_RCC_OscConfig+0x5e0>
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	689b      	ldr	r3, [r3, #8]
 8008cb0:	2b00      	cmp	r3, #0
 8008cb2:	d10c      	bne.n	8008cce <HAL_RCC_OscConfig+0x5a6>
 8008cb4:	4b77      	ldr	r3, [pc, #476]	; (8008e94 <HAL_RCC_OscConfig+0x76c>)
 8008cb6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008cb8:	4a76      	ldr	r2, [pc, #472]	; (8008e94 <HAL_RCC_OscConfig+0x76c>)
 8008cba:	f023 0301 	bic.w	r3, r3, #1
 8008cbe:	6713      	str	r3, [r2, #112]	; 0x70
 8008cc0:	4b74      	ldr	r3, [pc, #464]	; (8008e94 <HAL_RCC_OscConfig+0x76c>)
 8008cc2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008cc4:	4a73      	ldr	r2, [pc, #460]	; (8008e94 <HAL_RCC_OscConfig+0x76c>)
 8008cc6:	f023 0304 	bic.w	r3, r3, #4
 8008cca:	6713      	str	r3, [r2, #112]	; 0x70
 8008ccc:	e01c      	b.n	8008d08 <HAL_RCC_OscConfig+0x5e0>
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	689b      	ldr	r3, [r3, #8]
 8008cd2:	2b05      	cmp	r3, #5
 8008cd4:	d10c      	bne.n	8008cf0 <HAL_RCC_OscConfig+0x5c8>
 8008cd6:	4b6f      	ldr	r3, [pc, #444]	; (8008e94 <HAL_RCC_OscConfig+0x76c>)
 8008cd8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008cda:	4a6e      	ldr	r2, [pc, #440]	; (8008e94 <HAL_RCC_OscConfig+0x76c>)
 8008cdc:	f043 0304 	orr.w	r3, r3, #4
 8008ce0:	6713      	str	r3, [r2, #112]	; 0x70
 8008ce2:	4b6c      	ldr	r3, [pc, #432]	; (8008e94 <HAL_RCC_OscConfig+0x76c>)
 8008ce4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008ce6:	4a6b      	ldr	r2, [pc, #428]	; (8008e94 <HAL_RCC_OscConfig+0x76c>)
 8008ce8:	f043 0301 	orr.w	r3, r3, #1
 8008cec:	6713      	str	r3, [r2, #112]	; 0x70
 8008cee:	e00b      	b.n	8008d08 <HAL_RCC_OscConfig+0x5e0>
 8008cf0:	4b68      	ldr	r3, [pc, #416]	; (8008e94 <HAL_RCC_OscConfig+0x76c>)
 8008cf2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008cf4:	4a67      	ldr	r2, [pc, #412]	; (8008e94 <HAL_RCC_OscConfig+0x76c>)
 8008cf6:	f023 0301 	bic.w	r3, r3, #1
 8008cfa:	6713      	str	r3, [r2, #112]	; 0x70
 8008cfc:	4b65      	ldr	r3, [pc, #404]	; (8008e94 <HAL_RCC_OscConfig+0x76c>)
 8008cfe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008d00:	4a64      	ldr	r2, [pc, #400]	; (8008e94 <HAL_RCC_OscConfig+0x76c>)
 8008d02:	f023 0304 	bic.w	r3, r3, #4
 8008d06:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	689b      	ldr	r3, [r3, #8]
 8008d0c:	2b00      	cmp	r3, #0
 8008d0e:	d015      	beq.n	8008d3c <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008d10:	f7fa fea0 	bl	8003a54 <HAL_GetTick>
 8008d14:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8008d16:	e00a      	b.n	8008d2e <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008d18:	f7fa fe9c 	bl	8003a54 <HAL_GetTick>
 8008d1c:	4602      	mov	r2, r0
 8008d1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d20:	1ad3      	subs	r3, r2, r3
 8008d22:	f241 3288 	movw	r2, #5000	; 0x1388
 8008d26:	4293      	cmp	r3, r2
 8008d28:	d901      	bls.n	8008d2e <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8008d2a:	2303      	movs	r3, #3
 8008d2c:	e14e      	b.n	8008fcc <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8008d2e:	4b59      	ldr	r3, [pc, #356]	; (8008e94 <HAL_RCC_OscConfig+0x76c>)
 8008d30:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008d32:	f003 0302 	and.w	r3, r3, #2
 8008d36:	2b00      	cmp	r3, #0
 8008d38:	d0ee      	beq.n	8008d18 <HAL_RCC_OscConfig+0x5f0>
 8008d3a:	e014      	b.n	8008d66 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008d3c:	f7fa fe8a 	bl	8003a54 <HAL_GetTick>
 8008d40:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8008d42:	e00a      	b.n	8008d5a <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008d44:	f7fa fe86 	bl	8003a54 <HAL_GetTick>
 8008d48:	4602      	mov	r2, r0
 8008d4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d4c:	1ad3      	subs	r3, r2, r3
 8008d4e:	f241 3288 	movw	r2, #5000	; 0x1388
 8008d52:	4293      	cmp	r3, r2
 8008d54:	d901      	bls.n	8008d5a <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8008d56:	2303      	movs	r3, #3
 8008d58:	e138      	b.n	8008fcc <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8008d5a:	4b4e      	ldr	r3, [pc, #312]	; (8008e94 <HAL_RCC_OscConfig+0x76c>)
 8008d5c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008d5e:	f003 0302 	and.w	r3, r3, #2
 8008d62:	2b00      	cmp	r3, #0
 8008d64:	d1ee      	bne.n	8008d44 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d6a:	2b00      	cmp	r3, #0
 8008d6c:	f000 812d 	beq.w	8008fca <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8008d70:	4b48      	ldr	r3, [pc, #288]	; (8008e94 <HAL_RCC_OscConfig+0x76c>)
 8008d72:	691b      	ldr	r3, [r3, #16]
 8008d74:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8008d78:	2b18      	cmp	r3, #24
 8008d7a:	f000 80bd 	beq.w	8008ef8 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d82:	2b02      	cmp	r3, #2
 8008d84:	f040 809e 	bne.w	8008ec4 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008d88:	4b42      	ldr	r3, [pc, #264]	; (8008e94 <HAL_RCC_OscConfig+0x76c>)
 8008d8a:	681b      	ldr	r3, [r3, #0]
 8008d8c:	4a41      	ldr	r2, [pc, #260]	; (8008e94 <HAL_RCC_OscConfig+0x76c>)
 8008d8e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8008d92:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008d94:	f7fa fe5e 	bl	8003a54 <HAL_GetTick>
 8008d98:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8008d9a:	e008      	b.n	8008dae <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008d9c:	f7fa fe5a 	bl	8003a54 <HAL_GetTick>
 8008da0:	4602      	mov	r2, r0
 8008da2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008da4:	1ad3      	subs	r3, r2, r3
 8008da6:	2b02      	cmp	r3, #2
 8008da8:	d901      	bls.n	8008dae <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8008daa:	2303      	movs	r3, #3
 8008dac:	e10e      	b.n	8008fcc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8008dae:	4b39      	ldr	r3, [pc, #228]	; (8008e94 <HAL_RCC_OscConfig+0x76c>)
 8008db0:	681b      	ldr	r3, [r3, #0]
 8008db2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008db6:	2b00      	cmp	r3, #0
 8008db8:	d1f0      	bne.n	8008d9c <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8008dba:	4b36      	ldr	r3, [pc, #216]	; (8008e94 <HAL_RCC_OscConfig+0x76c>)
 8008dbc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008dbe:	4b37      	ldr	r3, [pc, #220]	; (8008e9c <HAL_RCC_OscConfig+0x774>)
 8008dc0:	4013      	ands	r3, r2
 8008dc2:	687a      	ldr	r2, [r7, #4]
 8008dc4:	6a91      	ldr	r1, [r2, #40]	; 0x28
 8008dc6:	687a      	ldr	r2, [r7, #4]
 8008dc8:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8008dca:	0112      	lsls	r2, r2, #4
 8008dcc:	430a      	orrs	r2, r1
 8008dce:	4931      	ldr	r1, [pc, #196]	; (8008e94 <HAL_RCC_OscConfig+0x76c>)
 8008dd0:	4313      	orrs	r3, r2
 8008dd2:	628b      	str	r3, [r1, #40]	; 0x28
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008dd8:	3b01      	subs	r3, #1
 8008dda:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008de2:	3b01      	subs	r3, #1
 8008de4:	025b      	lsls	r3, r3, #9
 8008de6:	b29b      	uxth	r3, r3
 8008de8:	431a      	orrs	r2, r3
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008dee:	3b01      	subs	r3, #1
 8008df0:	041b      	lsls	r3, r3, #16
 8008df2:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8008df6:	431a      	orrs	r2, r3
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008dfc:	3b01      	subs	r3, #1
 8008dfe:	061b      	lsls	r3, r3, #24
 8008e00:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8008e04:	4923      	ldr	r1, [pc, #140]	; (8008e94 <HAL_RCC_OscConfig+0x76c>)
 8008e06:	4313      	orrs	r3, r2
 8008e08:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8008e0a:	4b22      	ldr	r3, [pc, #136]	; (8008e94 <HAL_RCC_OscConfig+0x76c>)
 8008e0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008e0e:	4a21      	ldr	r2, [pc, #132]	; (8008e94 <HAL_RCC_OscConfig+0x76c>)
 8008e10:	f023 0301 	bic.w	r3, r3, #1
 8008e14:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8008e16:	4b1f      	ldr	r3, [pc, #124]	; (8008e94 <HAL_RCC_OscConfig+0x76c>)
 8008e18:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008e1a:	4b21      	ldr	r3, [pc, #132]	; (8008ea0 <HAL_RCC_OscConfig+0x778>)
 8008e1c:	4013      	ands	r3, r2
 8008e1e:	687a      	ldr	r2, [r7, #4]
 8008e20:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8008e22:	00d2      	lsls	r2, r2, #3
 8008e24:	491b      	ldr	r1, [pc, #108]	; (8008e94 <HAL_RCC_OscConfig+0x76c>)
 8008e26:	4313      	orrs	r3, r2
 8008e28:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8008e2a:	4b1a      	ldr	r3, [pc, #104]	; (8008e94 <HAL_RCC_OscConfig+0x76c>)
 8008e2c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008e2e:	f023 020c 	bic.w	r2, r3, #12
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008e36:	4917      	ldr	r1, [pc, #92]	; (8008e94 <HAL_RCC_OscConfig+0x76c>)
 8008e38:	4313      	orrs	r3, r2
 8008e3a:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8008e3c:	4b15      	ldr	r3, [pc, #84]	; (8008e94 <HAL_RCC_OscConfig+0x76c>)
 8008e3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008e40:	f023 0202 	bic.w	r2, r3, #2
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008e48:	4912      	ldr	r1, [pc, #72]	; (8008e94 <HAL_RCC_OscConfig+0x76c>)
 8008e4a:	4313      	orrs	r3, r2
 8008e4c:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8008e4e:	4b11      	ldr	r3, [pc, #68]	; (8008e94 <HAL_RCC_OscConfig+0x76c>)
 8008e50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008e52:	4a10      	ldr	r2, [pc, #64]	; (8008e94 <HAL_RCC_OscConfig+0x76c>)
 8008e54:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008e58:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008e5a:	4b0e      	ldr	r3, [pc, #56]	; (8008e94 <HAL_RCC_OscConfig+0x76c>)
 8008e5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008e5e:	4a0d      	ldr	r2, [pc, #52]	; (8008e94 <HAL_RCC_OscConfig+0x76c>)
 8008e60:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008e64:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8008e66:	4b0b      	ldr	r3, [pc, #44]	; (8008e94 <HAL_RCC_OscConfig+0x76c>)
 8008e68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008e6a:	4a0a      	ldr	r2, [pc, #40]	; (8008e94 <HAL_RCC_OscConfig+0x76c>)
 8008e6c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8008e70:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8008e72:	4b08      	ldr	r3, [pc, #32]	; (8008e94 <HAL_RCC_OscConfig+0x76c>)
 8008e74:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008e76:	4a07      	ldr	r2, [pc, #28]	; (8008e94 <HAL_RCC_OscConfig+0x76c>)
 8008e78:	f043 0301 	orr.w	r3, r3, #1
 8008e7c:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8008e7e:	4b05      	ldr	r3, [pc, #20]	; (8008e94 <HAL_RCC_OscConfig+0x76c>)
 8008e80:	681b      	ldr	r3, [r3, #0]
 8008e82:	4a04      	ldr	r2, [pc, #16]	; (8008e94 <HAL_RCC_OscConfig+0x76c>)
 8008e84:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8008e88:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008e8a:	f7fa fde3 	bl	8003a54 <HAL_GetTick>
 8008e8e:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8008e90:	e011      	b.n	8008eb6 <HAL_RCC_OscConfig+0x78e>
 8008e92:	bf00      	nop
 8008e94:	58024400 	.word	0x58024400
 8008e98:	58024800 	.word	0x58024800
 8008e9c:	fffffc0c 	.word	0xfffffc0c
 8008ea0:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008ea4:	f7fa fdd6 	bl	8003a54 <HAL_GetTick>
 8008ea8:	4602      	mov	r2, r0
 8008eaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008eac:	1ad3      	subs	r3, r2, r3
 8008eae:	2b02      	cmp	r3, #2
 8008eb0:	d901      	bls.n	8008eb6 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8008eb2:	2303      	movs	r3, #3
 8008eb4:	e08a      	b.n	8008fcc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8008eb6:	4b47      	ldr	r3, [pc, #284]	; (8008fd4 <HAL_RCC_OscConfig+0x8ac>)
 8008eb8:	681b      	ldr	r3, [r3, #0]
 8008eba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008ebe:	2b00      	cmp	r3, #0
 8008ec0:	d0f0      	beq.n	8008ea4 <HAL_RCC_OscConfig+0x77c>
 8008ec2:	e082      	b.n	8008fca <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008ec4:	4b43      	ldr	r3, [pc, #268]	; (8008fd4 <HAL_RCC_OscConfig+0x8ac>)
 8008ec6:	681b      	ldr	r3, [r3, #0]
 8008ec8:	4a42      	ldr	r2, [pc, #264]	; (8008fd4 <HAL_RCC_OscConfig+0x8ac>)
 8008eca:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8008ece:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008ed0:	f7fa fdc0 	bl	8003a54 <HAL_GetTick>
 8008ed4:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8008ed6:	e008      	b.n	8008eea <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008ed8:	f7fa fdbc 	bl	8003a54 <HAL_GetTick>
 8008edc:	4602      	mov	r2, r0
 8008ede:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ee0:	1ad3      	subs	r3, r2, r3
 8008ee2:	2b02      	cmp	r3, #2
 8008ee4:	d901      	bls.n	8008eea <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8008ee6:	2303      	movs	r3, #3
 8008ee8:	e070      	b.n	8008fcc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8008eea:	4b3a      	ldr	r3, [pc, #232]	; (8008fd4 <HAL_RCC_OscConfig+0x8ac>)
 8008eec:	681b      	ldr	r3, [r3, #0]
 8008eee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008ef2:	2b00      	cmp	r3, #0
 8008ef4:	d1f0      	bne.n	8008ed8 <HAL_RCC_OscConfig+0x7b0>
 8008ef6:	e068      	b.n	8008fca <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8008ef8:	4b36      	ldr	r3, [pc, #216]	; (8008fd4 <HAL_RCC_OscConfig+0x8ac>)
 8008efa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008efc:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8008efe:	4b35      	ldr	r3, [pc, #212]	; (8008fd4 <HAL_RCC_OscConfig+0x8ac>)
 8008f00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008f02:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f08:	2b01      	cmp	r3, #1
 8008f0a:	d031      	beq.n	8008f70 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008f0c:	693b      	ldr	r3, [r7, #16]
 8008f0e:	f003 0203 	and.w	r2, r3, #3
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008f16:	429a      	cmp	r2, r3
 8008f18:	d12a      	bne.n	8008f70 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8008f1a:	693b      	ldr	r3, [r7, #16]
 8008f1c:	091b      	lsrs	r3, r3, #4
 8008f1e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008f26:	429a      	cmp	r2, r3
 8008f28:	d122      	bne.n	8008f70 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8008f2a:	68fb      	ldr	r3, [r7, #12]
 8008f2c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008f34:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8008f36:	429a      	cmp	r2, r3
 8008f38:	d11a      	bne.n	8008f70 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8008f3a:	68fb      	ldr	r3, [r7, #12]
 8008f3c:	0a5b      	lsrs	r3, r3, #9
 8008f3e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008f46:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8008f48:	429a      	cmp	r2, r3
 8008f4a:	d111      	bne.n	8008f70 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8008f4c:	68fb      	ldr	r3, [r7, #12]
 8008f4e:	0c1b      	lsrs	r3, r3, #16
 8008f50:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008f58:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8008f5a:	429a      	cmp	r2, r3
 8008f5c:	d108      	bne.n	8008f70 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8008f5e:	68fb      	ldr	r3, [r7, #12]
 8008f60:	0e1b      	lsrs	r3, r3, #24
 8008f62:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008f6a:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8008f6c:	429a      	cmp	r2, r3
 8008f6e:	d001      	beq.n	8008f74 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8008f70:	2301      	movs	r3, #1
 8008f72:	e02b      	b.n	8008fcc <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8008f74:	4b17      	ldr	r3, [pc, #92]	; (8008fd4 <HAL_RCC_OscConfig+0x8ac>)
 8008f76:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008f78:	08db      	lsrs	r3, r3, #3
 8008f7a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8008f7e:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008f84:	693a      	ldr	r2, [r7, #16]
 8008f86:	429a      	cmp	r2, r3
 8008f88:	d01f      	beq.n	8008fca <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8008f8a:	4b12      	ldr	r3, [pc, #72]	; (8008fd4 <HAL_RCC_OscConfig+0x8ac>)
 8008f8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008f8e:	4a11      	ldr	r2, [pc, #68]	; (8008fd4 <HAL_RCC_OscConfig+0x8ac>)
 8008f90:	f023 0301 	bic.w	r3, r3, #1
 8008f94:	62d3      	str	r3, [r2, #44]	; 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8008f96:	f7fa fd5d 	bl	8003a54 <HAL_GetTick>
 8008f9a:	6278      	str	r0, [r7, #36]	; 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8008f9c:	bf00      	nop
 8008f9e:	f7fa fd59 	bl	8003a54 <HAL_GetTick>
 8008fa2:	4602      	mov	r2, r0
 8008fa4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008fa6:	4293      	cmp	r3, r2
 8008fa8:	d0f9      	beq.n	8008f9e <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8008faa:	4b0a      	ldr	r3, [pc, #40]	; (8008fd4 <HAL_RCC_OscConfig+0x8ac>)
 8008fac:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008fae:	4b0a      	ldr	r3, [pc, #40]	; (8008fd8 <HAL_RCC_OscConfig+0x8b0>)
 8008fb0:	4013      	ands	r3, r2
 8008fb2:	687a      	ldr	r2, [r7, #4]
 8008fb4:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8008fb6:	00d2      	lsls	r2, r2, #3
 8008fb8:	4906      	ldr	r1, [pc, #24]	; (8008fd4 <HAL_RCC_OscConfig+0x8ac>)
 8008fba:	4313      	orrs	r3, r2
 8008fbc:	634b      	str	r3, [r1, #52]	; 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8008fbe:	4b05      	ldr	r3, [pc, #20]	; (8008fd4 <HAL_RCC_OscConfig+0x8ac>)
 8008fc0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008fc2:	4a04      	ldr	r2, [pc, #16]	; (8008fd4 <HAL_RCC_OscConfig+0x8ac>)
 8008fc4:	f043 0301 	orr.w	r3, r3, #1
 8008fc8:	62d3      	str	r3, [r2, #44]	; 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8008fca:	2300      	movs	r3, #0
}
 8008fcc:	4618      	mov	r0, r3
 8008fce:	3730      	adds	r7, #48	; 0x30
 8008fd0:	46bd      	mov	sp, r7
 8008fd2:	bd80      	pop	{r7, pc}
 8008fd4:	58024400 	.word	0x58024400
 8008fd8:	ffff0007 	.word	0xffff0007

08008fdc <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008fdc:	b580      	push	{r7, lr}
 8008fde:	b086      	sub	sp, #24
 8008fe0:	af00      	add	r7, sp, #0
 8008fe2:	6078      	str	r0, [r7, #4]
 8008fe4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8008fe6:	687b      	ldr	r3, [r7, #4]
 8008fe8:	2b00      	cmp	r3, #0
 8008fea:	d101      	bne.n	8008ff0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8008fec:	2301      	movs	r3, #1
 8008fee:	e19c      	b.n	800932a <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8008ff0:	4b8a      	ldr	r3, [pc, #552]	; (800921c <HAL_RCC_ClockConfig+0x240>)
 8008ff2:	681b      	ldr	r3, [r3, #0]
 8008ff4:	f003 030f 	and.w	r3, r3, #15
 8008ff8:	683a      	ldr	r2, [r7, #0]
 8008ffa:	429a      	cmp	r2, r3
 8008ffc:	d910      	bls.n	8009020 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008ffe:	4b87      	ldr	r3, [pc, #540]	; (800921c <HAL_RCC_ClockConfig+0x240>)
 8009000:	681b      	ldr	r3, [r3, #0]
 8009002:	f023 020f 	bic.w	r2, r3, #15
 8009006:	4985      	ldr	r1, [pc, #532]	; (800921c <HAL_RCC_ClockConfig+0x240>)
 8009008:	683b      	ldr	r3, [r7, #0]
 800900a:	4313      	orrs	r3, r2
 800900c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800900e:	4b83      	ldr	r3, [pc, #524]	; (800921c <HAL_RCC_ClockConfig+0x240>)
 8009010:	681b      	ldr	r3, [r3, #0]
 8009012:	f003 030f 	and.w	r3, r3, #15
 8009016:	683a      	ldr	r2, [r7, #0]
 8009018:	429a      	cmp	r2, r3
 800901a:	d001      	beq.n	8009020 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800901c:	2301      	movs	r3, #1
 800901e:	e184      	b.n	800932a <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8009020:	687b      	ldr	r3, [r7, #4]
 8009022:	681b      	ldr	r3, [r3, #0]
 8009024:	f003 0304 	and.w	r3, r3, #4
 8009028:	2b00      	cmp	r3, #0
 800902a:	d010      	beq.n	800904e <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800902c:	687b      	ldr	r3, [r7, #4]
 800902e:	691a      	ldr	r2, [r3, #16]
 8009030:	4b7b      	ldr	r3, [pc, #492]	; (8009220 <HAL_RCC_ClockConfig+0x244>)
 8009032:	699b      	ldr	r3, [r3, #24]
 8009034:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8009038:	429a      	cmp	r2, r3
 800903a:	d908      	bls.n	800904e <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800903c:	4b78      	ldr	r3, [pc, #480]	; (8009220 <HAL_RCC_ClockConfig+0x244>)
 800903e:	699b      	ldr	r3, [r3, #24]
 8009040:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	691b      	ldr	r3, [r3, #16]
 8009048:	4975      	ldr	r1, [pc, #468]	; (8009220 <HAL_RCC_ClockConfig+0x244>)
 800904a:	4313      	orrs	r3, r2
 800904c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800904e:	687b      	ldr	r3, [r7, #4]
 8009050:	681b      	ldr	r3, [r3, #0]
 8009052:	f003 0308 	and.w	r3, r3, #8
 8009056:	2b00      	cmp	r3, #0
 8009058:	d010      	beq.n	800907c <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	695a      	ldr	r2, [r3, #20]
 800905e:	4b70      	ldr	r3, [pc, #448]	; (8009220 <HAL_RCC_ClockConfig+0x244>)
 8009060:	69db      	ldr	r3, [r3, #28]
 8009062:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8009066:	429a      	cmp	r2, r3
 8009068:	d908      	bls.n	800907c <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800906a:	4b6d      	ldr	r3, [pc, #436]	; (8009220 <HAL_RCC_ClockConfig+0x244>)
 800906c:	69db      	ldr	r3, [r3, #28]
 800906e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8009072:	687b      	ldr	r3, [r7, #4]
 8009074:	695b      	ldr	r3, [r3, #20]
 8009076:	496a      	ldr	r1, [pc, #424]	; (8009220 <HAL_RCC_ClockConfig+0x244>)
 8009078:	4313      	orrs	r3, r2
 800907a:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800907c:	687b      	ldr	r3, [r7, #4]
 800907e:	681b      	ldr	r3, [r3, #0]
 8009080:	f003 0310 	and.w	r3, r3, #16
 8009084:	2b00      	cmp	r3, #0
 8009086:	d010      	beq.n	80090aa <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	699a      	ldr	r2, [r3, #24]
 800908c:	4b64      	ldr	r3, [pc, #400]	; (8009220 <HAL_RCC_ClockConfig+0x244>)
 800908e:	69db      	ldr	r3, [r3, #28]
 8009090:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8009094:	429a      	cmp	r2, r3
 8009096:	d908      	bls.n	80090aa <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8009098:	4b61      	ldr	r3, [pc, #388]	; (8009220 <HAL_RCC_ClockConfig+0x244>)
 800909a:	69db      	ldr	r3, [r3, #28]
 800909c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	699b      	ldr	r3, [r3, #24]
 80090a4:	495e      	ldr	r1, [pc, #376]	; (8009220 <HAL_RCC_ClockConfig+0x244>)
 80090a6:	4313      	orrs	r3, r2
 80090a8:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80090aa:	687b      	ldr	r3, [r7, #4]
 80090ac:	681b      	ldr	r3, [r3, #0]
 80090ae:	f003 0320 	and.w	r3, r3, #32
 80090b2:	2b00      	cmp	r3, #0
 80090b4:	d010      	beq.n	80090d8 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	69da      	ldr	r2, [r3, #28]
 80090ba:	4b59      	ldr	r3, [pc, #356]	; (8009220 <HAL_RCC_ClockConfig+0x244>)
 80090bc:	6a1b      	ldr	r3, [r3, #32]
 80090be:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80090c2:	429a      	cmp	r2, r3
 80090c4:	d908      	bls.n	80090d8 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80090c6:	4b56      	ldr	r3, [pc, #344]	; (8009220 <HAL_RCC_ClockConfig+0x244>)
 80090c8:	6a1b      	ldr	r3, [r3, #32]
 80090ca:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80090ce:	687b      	ldr	r3, [r7, #4]
 80090d0:	69db      	ldr	r3, [r3, #28]
 80090d2:	4953      	ldr	r1, [pc, #332]	; (8009220 <HAL_RCC_ClockConfig+0x244>)
 80090d4:	4313      	orrs	r3, r2
 80090d6:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	681b      	ldr	r3, [r3, #0]
 80090dc:	f003 0302 	and.w	r3, r3, #2
 80090e0:	2b00      	cmp	r3, #0
 80090e2:	d010      	beq.n	8009106 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80090e4:	687b      	ldr	r3, [r7, #4]
 80090e6:	68da      	ldr	r2, [r3, #12]
 80090e8:	4b4d      	ldr	r3, [pc, #308]	; (8009220 <HAL_RCC_ClockConfig+0x244>)
 80090ea:	699b      	ldr	r3, [r3, #24]
 80090ec:	f003 030f 	and.w	r3, r3, #15
 80090f0:	429a      	cmp	r2, r3
 80090f2:	d908      	bls.n	8009106 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80090f4:	4b4a      	ldr	r3, [pc, #296]	; (8009220 <HAL_RCC_ClockConfig+0x244>)
 80090f6:	699b      	ldr	r3, [r3, #24]
 80090f8:	f023 020f 	bic.w	r2, r3, #15
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	68db      	ldr	r3, [r3, #12]
 8009100:	4947      	ldr	r1, [pc, #284]	; (8009220 <HAL_RCC_ClockConfig+0x244>)
 8009102:	4313      	orrs	r3, r2
 8009104:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	681b      	ldr	r3, [r3, #0]
 800910a:	f003 0301 	and.w	r3, r3, #1
 800910e:	2b00      	cmp	r3, #0
 8009110:	d055      	beq.n	80091be <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8009112:	4b43      	ldr	r3, [pc, #268]	; (8009220 <HAL_RCC_ClockConfig+0x244>)
 8009114:	699b      	ldr	r3, [r3, #24]
 8009116:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	689b      	ldr	r3, [r3, #8]
 800911e:	4940      	ldr	r1, [pc, #256]	; (8009220 <HAL_RCC_ClockConfig+0x244>)
 8009120:	4313      	orrs	r3, r2
 8009122:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8009124:	687b      	ldr	r3, [r7, #4]
 8009126:	685b      	ldr	r3, [r3, #4]
 8009128:	2b02      	cmp	r3, #2
 800912a:	d107      	bne.n	800913c <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800912c:	4b3c      	ldr	r3, [pc, #240]	; (8009220 <HAL_RCC_ClockConfig+0x244>)
 800912e:	681b      	ldr	r3, [r3, #0]
 8009130:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009134:	2b00      	cmp	r3, #0
 8009136:	d121      	bne.n	800917c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8009138:	2301      	movs	r3, #1
 800913a:	e0f6      	b.n	800932a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800913c:	687b      	ldr	r3, [r7, #4]
 800913e:	685b      	ldr	r3, [r3, #4]
 8009140:	2b03      	cmp	r3, #3
 8009142:	d107      	bne.n	8009154 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8009144:	4b36      	ldr	r3, [pc, #216]	; (8009220 <HAL_RCC_ClockConfig+0x244>)
 8009146:	681b      	ldr	r3, [r3, #0]
 8009148:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800914c:	2b00      	cmp	r3, #0
 800914e:	d115      	bne.n	800917c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8009150:	2301      	movs	r3, #1
 8009152:	e0ea      	b.n	800932a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	685b      	ldr	r3, [r3, #4]
 8009158:	2b01      	cmp	r3, #1
 800915a:	d107      	bne.n	800916c <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800915c:	4b30      	ldr	r3, [pc, #192]	; (8009220 <HAL_RCC_ClockConfig+0x244>)
 800915e:	681b      	ldr	r3, [r3, #0]
 8009160:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009164:	2b00      	cmp	r3, #0
 8009166:	d109      	bne.n	800917c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8009168:	2301      	movs	r3, #1
 800916a:	e0de      	b.n	800932a <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800916c:	4b2c      	ldr	r3, [pc, #176]	; (8009220 <HAL_RCC_ClockConfig+0x244>)
 800916e:	681b      	ldr	r3, [r3, #0]
 8009170:	f003 0304 	and.w	r3, r3, #4
 8009174:	2b00      	cmp	r3, #0
 8009176:	d101      	bne.n	800917c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8009178:	2301      	movs	r3, #1
 800917a:	e0d6      	b.n	800932a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800917c:	4b28      	ldr	r3, [pc, #160]	; (8009220 <HAL_RCC_ClockConfig+0x244>)
 800917e:	691b      	ldr	r3, [r3, #16]
 8009180:	f023 0207 	bic.w	r2, r3, #7
 8009184:	687b      	ldr	r3, [r7, #4]
 8009186:	685b      	ldr	r3, [r3, #4]
 8009188:	4925      	ldr	r1, [pc, #148]	; (8009220 <HAL_RCC_ClockConfig+0x244>)
 800918a:	4313      	orrs	r3, r2
 800918c:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800918e:	f7fa fc61 	bl	8003a54 <HAL_GetTick>
 8009192:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009194:	e00a      	b.n	80091ac <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8009196:	f7fa fc5d 	bl	8003a54 <HAL_GetTick>
 800919a:	4602      	mov	r2, r0
 800919c:	697b      	ldr	r3, [r7, #20]
 800919e:	1ad3      	subs	r3, r2, r3
 80091a0:	f241 3288 	movw	r2, #5000	; 0x1388
 80091a4:	4293      	cmp	r3, r2
 80091a6:	d901      	bls.n	80091ac <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 80091a8:	2303      	movs	r3, #3
 80091aa:	e0be      	b.n	800932a <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80091ac:	4b1c      	ldr	r3, [pc, #112]	; (8009220 <HAL_RCC_ClockConfig+0x244>)
 80091ae:	691b      	ldr	r3, [r3, #16]
 80091b0:	f003 0238 	and.w	r2, r3, #56	; 0x38
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	685b      	ldr	r3, [r3, #4]
 80091b8:	00db      	lsls	r3, r3, #3
 80091ba:	429a      	cmp	r2, r3
 80091bc:	d1eb      	bne.n	8009196 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	681b      	ldr	r3, [r3, #0]
 80091c2:	f003 0302 	and.w	r3, r3, #2
 80091c6:	2b00      	cmp	r3, #0
 80091c8:	d010      	beq.n	80091ec <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	68da      	ldr	r2, [r3, #12]
 80091ce:	4b14      	ldr	r3, [pc, #80]	; (8009220 <HAL_RCC_ClockConfig+0x244>)
 80091d0:	699b      	ldr	r3, [r3, #24]
 80091d2:	f003 030f 	and.w	r3, r3, #15
 80091d6:	429a      	cmp	r2, r3
 80091d8:	d208      	bcs.n	80091ec <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80091da:	4b11      	ldr	r3, [pc, #68]	; (8009220 <HAL_RCC_ClockConfig+0x244>)
 80091dc:	699b      	ldr	r3, [r3, #24]
 80091de:	f023 020f 	bic.w	r2, r3, #15
 80091e2:	687b      	ldr	r3, [r7, #4]
 80091e4:	68db      	ldr	r3, [r3, #12]
 80091e6:	490e      	ldr	r1, [pc, #56]	; (8009220 <HAL_RCC_ClockConfig+0x244>)
 80091e8:	4313      	orrs	r3, r2
 80091ea:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80091ec:	4b0b      	ldr	r3, [pc, #44]	; (800921c <HAL_RCC_ClockConfig+0x240>)
 80091ee:	681b      	ldr	r3, [r3, #0]
 80091f0:	f003 030f 	and.w	r3, r3, #15
 80091f4:	683a      	ldr	r2, [r7, #0]
 80091f6:	429a      	cmp	r2, r3
 80091f8:	d214      	bcs.n	8009224 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80091fa:	4b08      	ldr	r3, [pc, #32]	; (800921c <HAL_RCC_ClockConfig+0x240>)
 80091fc:	681b      	ldr	r3, [r3, #0]
 80091fe:	f023 020f 	bic.w	r2, r3, #15
 8009202:	4906      	ldr	r1, [pc, #24]	; (800921c <HAL_RCC_ClockConfig+0x240>)
 8009204:	683b      	ldr	r3, [r7, #0]
 8009206:	4313      	orrs	r3, r2
 8009208:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800920a:	4b04      	ldr	r3, [pc, #16]	; (800921c <HAL_RCC_ClockConfig+0x240>)
 800920c:	681b      	ldr	r3, [r3, #0]
 800920e:	f003 030f 	and.w	r3, r3, #15
 8009212:	683a      	ldr	r2, [r7, #0]
 8009214:	429a      	cmp	r2, r3
 8009216:	d005      	beq.n	8009224 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8009218:	2301      	movs	r3, #1
 800921a:	e086      	b.n	800932a <HAL_RCC_ClockConfig+0x34e>
 800921c:	52002000 	.word	0x52002000
 8009220:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8009224:	687b      	ldr	r3, [r7, #4]
 8009226:	681b      	ldr	r3, [r3, #0]
 8009228:	f003 0304 	and.w	r3, r3, #4
 800922c:	2b00      	cmp	r3, #0
 800922e:	d010      	beq.n	8009252 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8009230:	687b      	ldr	r3, [r7, #4]
 8009232:	691a      	ldr	r2, [r3, #16]
 8009234:	4b3f      	ldr	r3, [pc, #252]	; (8009334 <HAL_RCC_ClockConfig+0x358>)
 8009236:	699b      	ldr	r3, [r3, #24]
 8009238:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800923c:	429a      	cmp	r2, r3
 800923e:	d208      	bcs.n	8009252 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8009240:	4b3c      	ldr	r3, [pc, #240]	; (8009334 <HAL_RCC_ClockConfig+0x358>)
 8009242:	699b      	ldr	r3, [r3, #24]
 8009244:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	691b      	ldr	r3, [r3, #16]
 800924c:	4939      	ldr	r1, [pc, #228]	; (8009334 <HAL_RCC_ClockConfig+0x358>)
 800924e:	4313      	orrs	r3, r2
 8009250:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	681b      	ldr	r3, [r3, #0]
 8009256:	f003 0308 	and.w	r3, r3, #8
 800925a:	2b00      	cmp	r3, #0
 800925c:	d010      	beq.n	8009280 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800925e:	687b      	ldr	r3, [r7, #4]
 8009260:	695a      	ldr	r2, [r3, #20]
 8009262:	4b34      	ldr	r3, [pc, #208]	; (8009334 <HAL_RCC_ClockConfig+0x358>)
 8009264:	69db      	ldr	r3, [r3, #28]
 8009266:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800926a:	429a      	cmp	r2, r3
 800926c:	d208      	bcs.n	8009280 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800926e:	4b31      	ldr	r3, [pc, #196]	; (8009334 <HAL_RCC_ClockConfig+0x358>)
 8009270:	69db      	ldr	r3, [r3, #28]
 8009272:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8009276:	687b      	ldr	r3, [r7, #4]
 8009278:	695b      	ldr	r3, [r3, #20]
 800927a:	492e      	ldr	r1, [pc, #184]	; (8009334 <HAL_RCC_ClockConfig+0x358>)
 800927c:	4313      	orrs	r3, r2
 800927e:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009280:	687b      	ldr	r3, [r7, #4]
 8009282:	681b      	ldr	r3, [r3, #0]
 8009284:	f003 0310 	and.w	r3, r3, #16
 8009288:	2b00      	cmp	r3, #0
 800928a:	d010      	beq.n	80092ae <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800928c:	687b      	ldr	r3, [r7, #4]
 800928e:	699a      	ldr	r2, [r3, #24]
 8009290:	4b28      	ldr	r3, [pc, #160]	; (8009334 <HAL_RCC_ClockConfig+0x358>)
 8009292:	69db      	ldr	r3, [r3, #28]
 8009294:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8009298:	429a      	cmp	r2, r3
 800929a:	d208      	bcs.n	80092ae <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800929c:	4b25      	ldr	r3, [pc, #148]	; (8009334 <HAL_RCC_ClockConfig+0x358>)
 800929e:	69db      	ldr	r3, [r3, #28]
 80092a0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	699b      	ldr	r3, [r3, #24]
 80092a8:	4922      	ldr	r1, [pc, #136]	; (8009334 <HAL_RCC_ClockConfig+0x358>)
 80092aa:	4313      	orrs	r3, r2
 80092ac:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	681b      	ldr	r3, [r3, #0]
 80092b2:	f003 0320 	and.w	r3, r3, #32
 80092b6:	2b00      	cmp	r3, #0
 80092b8:	d010      	beq.n	80092dc <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	69da      	ldr	r2, [r3, #28]
 80092be:	4b1d      	ldr	r3, [pc, #116]	; (8009334 <HAL_RCC_ClockConfig+0x358>)
 80092c0:	6a1b      	ldr	r3, [r3, #32]
 80092c2:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80092c6:	429a      	cmp	r2, r3
 80092c8:	d208      	bcs.n	80092dc <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80092ca:	4b1a      	ldr	r3, [pc, #104]	; (8009334 <HAL_RCC_ClockConfig+0x358>)
 80092cc:	6a1b      	ldr	r3, [r3, #32]
 80092ce:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80092d2:	687b      	ldr	r3, [r7, #4]
 80092d4:	69db      	ldr	r3, [r3, #28]
 80092d6:	4917      	ldr	r1, [pc, #92]	; (8009334 <HAL_RCC_ClockConfig+0x358>)
 80092d8:	4313      	orrs	r3, r2
 80092da:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80092dc:	f000 f834 	bl	8009348 <HAL_RCC_GetSysClockFreq>
 80092e0:	4602      	mov	r2, r0
 80092e2:	4b14      	ldr	r3, [pc, #80]	; (8009334 <HAL_RCC_ClockConfig+0x358>)
 80092e4:	699b      	ldr	r3, [r3, #24]
 80092e6:	0a1b      	lsrs	r3, r3, #8
 80092e8:	f003 030f 	and.w	r3, r3, #15
 80092ec:	4912      	ldr	r1, [pc, #72]	; (8009338 <HAL_RCC_ClockConfig+0x35c>)
 80092ee:	5ccb      	ldrb	r3, [r1, r3]
 80092f0:	f003 031f 	and.w	r3, r3, #31
 80092f4:	fa22 f303 	lsr.w	r3, r2, r3
 80092f8:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80092fa:	4b0e      	ldr	r3, [pc, #56]	; (8009334 <HAL_RCC_ClockConfig+0x358>)
 80092fc:	699b      	ldr	r3, [r3, #24]
 80092fe:	f003 030f 	and.w	r3, r3, #15
 8009302:	4a0d      	ldr	r2, [pc, #52]	; (8009338 <HAL_RCC_ClockConfig+0x35c>)
 8009304:	5cd3      	ldrb	r3, [r2, r3]
 8009306:	f003 031f 	and.w	r3, r3, #31
 800930a:	693a      	ldr	r2, [r7, #16]
 800930c:	fa22 f303 	lsr.w	r3, r2, r3
 8009310:	4a0a      	ldr	r2, [pc, #40]	; (800933c <HAL_RCC_ClockConfig+0x360>)
 8009312:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8009314:	4a0a      	ldr	r2, [pc, #40]	; (8009340 <HAL_RCC_ClockConfig+0x364>)
 8009316:	693b      	ldr	r3, [r7, #16]
 8009318:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800931a:	4b0a      	ldr	r3, [pc, #40]	; (8009344 <HAL_RCC_ClockConfig+0x368>)
 800931c:	681b      	ldr	r3, [r3, #0]
 800931e:	4618      	mov	r0, r3
 8009320:	f7fa f9ae 	bl	8003680 <HAL_InitTick>
 8009324:	4603      	mov	r3, r0
 8009326:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8009328:	7bfb      	ldrb	r3, [r7, #15]
}
 800932a:	4618      	mov	r0, r3
 800932c:	3718      	adds	r7, #24
 800932e:	46bd      	mov	sp, r7
 8009330:	bd80      	pop	{r7, pc}
 8009332:	bf00      	nop
 8009334:	58024400 	.word	0x58024400
 8009338:	08017a70 	.word	0x08017a70
 800933c:	24000004 	.word	0x24000004
 8009340:	24000000 	.word	0x24000000
 8009344:	24000008 	.word	0x24000008

08009348 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8009348:	b480      	push	{r7}
 800934a:	b089      	sub	sp, #36	; 0x24
 800934c:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800934e:	4bb3      	ldr	r3, [pc, #716]	; (800961c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009350:	691b      	ldr	r3, [r3, #16]
 8009352:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8009356:	2b18      	cmp	r3, #24
 8009358:	f200 8155 	bhi.w	8009606 <HAL_RCC_GetSysClockFreq+0x2be>
 800935c:	a201      	add	r2, pc, #4	; (adr r2, 8009364 <HAL_RCC_GetSysClockFreq+0x1c>)
 800935e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009362:	bf00      	nop
 8009364:	080093c9 	.word	0x080093c9
 8009368:	08009607 	.word	0x08009607
 800936c:	08009607 	.word	0x08009607
 8009370:	08009607 	.word	0x08009607
 8009374:	08009607 	.word	0x08009607
 8009378:	08009607 	.word	0x08009607
 800937c:	08009607 	.word	0x08009607
 8009380:	08009607 	.word	0x08009607
 8009384:	080093ef 	.word	0x080093ef
 8009388:	08009607 	.word	0x08009607
 800938c:	08009607 	.word	0x08009607
 8009390:	08009607 	.word	0x08009607
 8009394:	08009607 	.word	0x08009607
 8009398:	08009607 	.word	0x08009607
 800939c:	08009607 	.word	0x08009607
 80093a0:	08009607 	.word	0x08009607
 80093a4:	080093f5 	.word	0x080093f5
 80093a8:	08009607 	.word	0x08009607
 80093ac:	08009607 	.word	0x08009607
 80093b0:	08009607 	.word	0x08009607
 80093b4:	08009607 	.word	0x08009607
 80093b8:	08009607 	.word	0x08009607
 80093bc:	08009607 	.word	0x08009607
 80093c0:	08009607 	.word	0x08009607
 80093c4:	080093fb 	.word	0x080093fb
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80093c8:	4b94      	ldr	r3, [pc, #592]	; (800961c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80093ca:	681b      	ldr	r3, [r3, #0]
 80093cc:	f003 0320 	and.w	r3, r3, #32
 80093d0:	2b00      	cmp	r3, #0
 80093d2:	d009      	beq.n	80093e8 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80093d4:	4b91      	ldr	r3, [pc, #580]	; (800961c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80093d6:	681b      	ldr	r3, [r3, #0]
 80093d8:	08db      	lsrs	r3, r3, #3
 80093da:	f003 0303 	and.w	r3, r3, #3
 80093de:	4a90      	ldr	r2, [pc, #576]	; (8009620 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80093e0:	fa22 f303 	lsr.w	r3, r2, r3
 80093e4:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 80093e6:	e111      	b.n	800960c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 80093e8:	4b8d      	ldr	r3, [pc, #564]	; (8009620 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80093ea:	61bb      	str	r3, [r7, #24]
      break;
 80093ec:	e10e      	b.n	800960c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 80093ee:	4b8d      	ldr	r3, [pc, #564]	; (8009624 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80093f0:	61bb      	str	r3, [r7, #24]
      break;
 80093f2:	e10b      	b.n	800960c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 80093f4:	4b8c      	ldr	r3, [pc, #560]	; (8009628 <HAL_RCC_GetSysClockFreq+0x2e0>)
 80093f6:	61bb      	str	r3, [r7, #24]
      break;
 80093f8:	e108      	b.n	800960c <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80093fa:	4b88      	ldr	r3, [pc, #544]	; (800961c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80093fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80093fe:	f003 0303 	and.w	r3, r3, #3
 8009402:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8009404:	4b85      	ldr	r3, [pc, #532]	; (800961c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009406:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009408:	091b      	lsrs	r3, r3, #4
 800940a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800940e:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8009410:	4b82      	ldr	r3, [pc, #520]	; (800961c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009412:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009414:	f003 0301 	and.w	r3, r3, #1
 8009418:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800941a:	4b80      	ldr	r3, [pc, #512]	; (800961c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800941c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800941e:	08db      	lsrs	r3, r3, #3
 8009420:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8009424:	68fa      	ldr	r2, [r7, #12]
 8009426:	fb02 f303 	mul.w	r3, r2, r3
 800942a:	ee07 3a90 	vmov	s15, r3
 800942e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009432:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8009436:	693b      	ldr	r3, [r7, #16]
 8009438:	2b00      	cmp	r3, #0
 800943a:	f000 80e1 	beq.w	8009600 <HAL_RCC_GetSysClockFreq+0x2b8>
 800943e:	697b      	ldr	r3, [r7, #20]
 8009440:	2b02      	cmp	r3, #2
 8009442:	f000 8083 	beq.w	800954c <HAL_RCC_GetSysClockFreq+0x204>
 8009446:	697b      	ldr	r3, [r7, #20]
 8009448:	2b02      	cmp	r3, #2
 800944a:	f200 80a1 	bhi.w	8009590 <HAL_RCC_GetSysClockFreq+0x248>
 800944e:	697b      	ldr	r3, [r7, #20]
 8009450:	2b00      	cmp	r3, #0
 8009452:	d003      	beq.n	800945c <HAL_RCC_GetSysClockFreq+0x114>
 8009454:	697b      	ldr	r3, [r7, #20]
 8009456:	2b01      	cmp	r3, #1
 8009458:	d056      	beq.n	8009508 <HAL_RCC_GetSysClockFreq+0x1c0>
 800945a:	e099      	b.n	8009590 <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800945c:	4b6f      	ldr	r3, [pc, #444]	; (800961c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800945e:	681b      	ldr	r3, [r3, #0]
 8009460:	f003 0320 	and.w	r3, r3, #32
 8009464:	2b00      	cmp	r3, #0
 8009466:	d02d      	beq.n	80094c4 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8009468:	4b6c      	ldr	r3, [pc, #432]	; (800961c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800946a:	681b      	ldr	r3, [r3, #0]
 800946c:	08db      	lsrs	r3, r3, #3
 800946e:	f003 0303 	and.w	r3, r3, #3
 8009472:	4a6b      	ldr	r2, [pc, #428]	; (8009620 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8009474:	fa22 f303 	lsr.w	r3, r2, r3
 8009478:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800947a:	687b      	ldr	r3, [r7, #4]
 800947c:	ee07 3a90 	vmov	s15, r3
 8009480:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009484:	693b      	ldr	r3, [r7, #16]
 8009486:	ee07 3a90 	vmov	s15, r3
 800948a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800948e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009492:	4b62      	ldr	r3, [pc, #392]	; (800961c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009494:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009496:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800949a:	ee07 3a90 	vmov	s15, r3
 800949e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80094a2:	ed97 6a02 	vldr	s12, [r7, #8]
 80094a6:	eddf 5a61 	vldr	s11, [pc, #388]	; 800962c <HAL_RCC_GetSysClockFreq+0x2e4>
 80094aa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80094ae:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80094b2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80094b6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80094ba:	ee67 7a27 	vmul.f32	s15, s14, s15
 80094be:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 80094c2:	e087      	b.n	80095d4 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80094c4:	693b      	ldr	r3, [r7, #16]
 80094c6:	ee07 3a90 	vmov	s15, r3
 80094ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80094ce:	eddf 6a58 	vldr	s13, [pc, #352]	; 8009630 <HAL_RCC_GetSysClockFreq+0x2e8>
 80094d2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80094d6:	4b51      	ldr	r3, [pc, #324]	; (800961c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80094d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80094da:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80094de:	ee07 3a90 	vmov	s15, r3
 80094e2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80094e6:	ed97 6a02 	vldr	s12, [r7, #8]
 80094ea:	eddf 5a50 	vldr	s11, [pc, #320]	; 800962c <HAL_RCC_GetSysClockFreq+0x2e4>
 80094ee:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80094f2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80094f6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80094fa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80094fe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009502:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8009506:	e065      	b.n	80095d4 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8009508:	693b      	ldr	r3, [r7, #16]
 800950a:	ee07 3a90 	vmov	s15, r3
 800950e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009512:	eddf 6a48 	vldr	s13, [pc, #288]	; 8009634 <HAL_RCC_GetSysClockFreq+0x2ec>
 8009516:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800951a:	4b40      	ldr	r3, [pc, #256]	; (800961c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800951c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800951e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009522:	ee07 3a90 	vmov	s15, r3
 8009526:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800952a:	ed97 6a02 	vldr	s12, [r7, #8]
 800952e:	eddf 5a3f 	vldr	s11, [pc, #252]	; 800962c <HAL_RCC_GetSysClockFreq+0x2e4>
 8009532:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009536:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800953a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800953e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009542:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009546:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800954a:	e043      	b.n	80095d4 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800954c:	693b      	ldr	r3, [r7, #16]
 800954e:	ee07 3a90 	vmov	s15, r3
 8009552:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009556:	eddf 6a38 	vldr	s13, [pc, #224]	; 8009638 <HAL_RCC_GetSysClockFreq+0x2f0>
 800955a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800955e:	4b2f      	ldr	r3, [pc, #188]	; (800961c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009560:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009562:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009566:	ee07 3a90 	vmov	s15, r3
 800956a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800956e:	ed97 6a02 	vldr	s12, [r7, #8]
 8009572:	eddf 5a2e 	vldr	s11, [pc, #184]	; 800962c <HAL_RCC_GetSysClockFreq+0x2e4>
 8009576:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800957a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800957e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8009582:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009586:	ee67 7a27 	vmul.f32	s15, s14, s15
 800958a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800958e:	e021      	b.n	80095d4 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8009590:	693b      	ldr	r3, [r7, #16]
 8009592:	ee07 3a90 	vmov	s15, r3
 8009596:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800959a:	eddf 6a26 	vldr	s13, [pc, #152]	; 8009634 <HAL_RCC_GetSysClockFreq+0x2ec>
 800959e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80095a2:	4b1e      	ldr	r3, [pc, #120]	; (800961c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80095a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80095a6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80095aa:	ee07 3a90 	vmov	s15, r3
 80095ae:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80095b2:	ed97 6a02 	vldr	s12, [r7, #8]
 80095b6:	eddf 5a1d 	vldr	s11, [pc, #116]	; 800962c <HAL_RCC_GetSysClockFreq+0x2e4>
 80095ba:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80095be:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80095c2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80095c6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80095ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 80095ce:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80095d2:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 80095d4:	4b11      	ldr	r3, [pc, #68]	; (800961c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80095d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80095d8:	0a5b      	lsrs	r3, r3, #9
 80095da:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80095de:	3301      	adds	r3, #1
 80095e0:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 80095e2:	683b      	ldr	r3, [r7, #0]
 80095e4:	ee07 3a90 	vmov	s15, r3
 80095e8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80095ec:	edd7 6a07 	vldr	s13, [r7, #28]
 80095f0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80095f4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80095f8:	ee17 3a90 	vmov	r3, s15
 80095fc:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 80095fe:	e005      	b.n	800960c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8009600:	2300      	movs	r3, #0
 8009602:	61bb      	str	r3, [r7, #24]
      break;
 8009604:	e002      	b.n	800960c <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8009606:	4b07      	ldr	r3, [pc, #28]	; (8009624 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8009608:	61bb      	str	r3, [r7, #24]
      break;
 800960a:	bf00      	nop
  }

  return sysclockfreq;
 800960c:	69bb      	ldr	r3, [r7, #24]
}
 800960e:	4618      	mov	r0, r3
 8009610:	3724      	adds	r7, #36	; 0x24
 8009612:	46bd      	mov	sp, r7
 8009614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009618:	4770      	bx	lr
 800961a:	bf00      	nop
 800961c:	58024400 	.word	0x58024400
 8009620:	03d09000 	.word	0x03d09000
 8009624:	003d0900 	.word	0x003d0900
 8009628:	007a1200 	.word	0x007a1200
 800962c:	46000000 	.word	0x46000000
 8009630:	4c742400 	.word	0x4c742400
 8009634:	4a742400 	.word	0x4a742400
 8009638:	4af42400 	.word	0x4af42400

0800963c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800963c:	b580      	push	{r7, lr}
 800963e:	b082      	sub	sp, #8
 8009640:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8009642:	f7ff fe81 	bl	8009348 <HAL_RCC_GetSysClockFreq>
 8009646:	4602      	mov	r2, r0
 8009648:	4b10      	ldr	r3, [pc, #64]	; (800968c <HAL_RCC_GetHCLKFreq+0x50>)
 800964a:	699b      	ldr	r3, [r3, #24]
 800964c:	0a1b      	lsrs	r3, r3, #8
 800964e:	f003 030f 	and.w	r3, r3, #15
 8009652:	490f      	ldr	r1, [pc, #60]	; (8009690 <HAL_RCC_GetHCLKFreq+0x54>)
 8009654:	5ccb      	ldrb	r3, [r1, r3]
 8009656:	f003 031f 	and.w	r3, r3, #31
 800965a:	fa22 f303 	lsr.w	r3, r2, r3
 800965e:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8009660:	4b0a      	ldr	r3, [pc, #40]	; (800968c <HAL_RCC_GetHCLKFreq+0x50>)
 8009662:	699b      	ldr	r3, [r3, #24]
 8009664:	f003 030f 	and.w	r3, r3, #15
 8009668:	4a09      	ldr	r2, [pc, #36]	; (8009690 <HAL_RCC_GetHCLKFreq+0x54>)
 800966a:	5cd3      	ldrb	r3, [r2, r3]
 800966c:	f003 031f 	and.w	r3, r3, #31
 8009670:	687a      	ldr	r2, [r7, #4]
 8009672:	fa22 f303 	lsr.w	r3, r2, r3
 8009676:	4a07      	ldr	r2, [pc, #28]	; (8009694 <HAL_RCC_GetHCLKFreq+0x58>)
 8009678:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800967a:	4a07      	ldr	r2, [pc, #28]	; (8009698 <HAL_RCC_GetHCLKFreq+0x5c>)
 800967c:	687b      	ldr	r3, [r7, #4]
 800967e:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8009680:	4b04      	ldr	r3, [pc, #16]	; (8009694 <HAL_RCC_GetHCLKFreq+0x58>)
 8009682:	681b      	ldr	r3, [r3, #0]
}
 8009684:	4618      	mov	r0, r3
 8009686:	3708      	adds	r7, #8
 8009688:	46bd      	mov	sp, r7
 800968a:	bd80      	pop	{r7, pc}
 800968c:	58024400 	.word	0x58024400
 8009690:	08017a70 	.word	0x08017a70
 8009694:	24000004 	.word	0x24000004
 8009698:	24000000 	.word	0x24000000

0800969c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800969c:	b580      	push	{r7, lr}
 800969e:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 80096a0:	f7ff ffcc 	bl	800963c <HAL_RCC_GetHCLKFreq>
 80096a4:	4602      	mov	r2, r0
 80096a6:	4b06      	ldr	r3, [pc, #24]	; (80096c0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80096a8:	69db      	ldr	r3, [r3, #28]
 80096aa:	091b      	lsrs	r3, r3, #4
 80096ac:	f003 0307 	and.w	r3, r3, #7
 80096b0:	4904      	ldr	r1, [pc, #16]	; (80096c4 <HAL_RCC_GetPCLK1Freq+0x28>)
 80096b2:	5ccb      	ldrb	r3, [r1, r3]
 80096b4:	f003 031f 	and.w	r3, r3, #31
 80096b8:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 80096bc:	4618      	mov	r0, r3
 80096be:	bd80      	pop	{r7, pc}
 80096c0:	58024400 	.word	0x58024400
 80096c4:	08017a70 	.word	0x08017a70

080096c8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80096c8:	b580      	push	{r7, lr}
 80096ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 80096cc:	f7ff ffb6 	bl	800963c <HAL_RCC_GetHCLKFreq>
 80096d0:	4602      	mov	r2, r0
 80096d2:	4b06      	ldr	r3, [pc, #24]	; (80096ec <HAL_RCC_GetPCLK2Freq+0x24>)
 80096d4:	69db      	ldr	r3, [r3, #28]
 80096d6:	0a1b      	lsrs	r3, r3, #8
 80096d8:	f003 0307 	and.w	r3, r3, #7
 80096dc:	4904      	ldr	r1, [pc, #16]	; (80096f0 <HAL_RCC_GetPCLK2Freq+0x28>)
 80096de:	5ccb      	ldrb	r3, [r1, r3]
 80096e0:	f003 031f 	and.w	r3, r3, #31
 80096e4:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 80096e8:	4618      	mov	r0, r3
 80096ea:	bd80      	pop	{r7, pc}
 80096ec:	58024400 	.word	0x58024400
 80096f0:	08017a70 	.word	0x08017a70

080096f4 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80096f4:	b480      	push	{r7}
 80096f6:	b083      	sub	sp, #12
 80096f8:	af00      	add	r7, sp, #0
 80096fa:	6078      	str	r0, [r7, #4]
 80096fc:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 80096fe:	687b      	ldr	r3, [r7, #4]
 8009700:	223f      	movs	r2, #63	; 0x3f
 8009702:	601a      	str	r2, [r3, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8009704:	4b1a      	ldr	r3, [pc, #104]	; (8009770 <HAL_RCC_GetClockConfig+0x7c>)
 8009706:	691b      	ldr	r3, [r3, #16]
 8009708:	f003 0207 	and.w	r2, r3, #7
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	605a      	str	r2, [r3, #4]

#if defined(RCC_D1CFGR_D1CPRE)
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1CPRE);
 8009710:	4b17      	ldr	r3, [pc, #92]	; (8009770 <HAL_RCC_GetClockConfig+0x7c>)
 8009712:	699b      	ldr	r3, [r3, #24]
 8009714:	f403 6270 	and.w	r2, r3, #3840	; 0xf00
 8009718:	687b      	ldr	r3, [r7, #4]
 800971a:	609a      	str	r2, [r3, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_HPRE);
 800971c:	4b14      	ldr	r3, [pc, #80]	; (8009770 <HAL_RCC_GetClockConfig+0x7c>)
 800971e:	699b      	ldr	r3, [r3, #24]
 8009720:	f003 020f 	and.w	r2, r3, #15
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	60da      	str	r2, [r3, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1PPRE);
 8009728:	4b11      	ldr	r3, [pc, #68]	; (8009770 <HAL_RCC_GetClockConfig+0x7c>)
 800972a:	699b      	ldr	r3, [r3, #24]
 800972c:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8009730:	687b      	ldr	r3, [r7, #4]
 8009732:	611a      	str	r2, [r3, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1);
 8009734:	4b0e      	ldr	r3, [pc, #56]	; (8009770 <HAL_RCC_GetClockConfig+0x7c>)
 8009736:	69db      	ldr	r3, [r3, #28]
 8009738:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800973c:	687b      	ldr	r3, [r7, #4]
 800973e:	615a      	str	r2, [r3, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2);
 8009740:	4b0b      	ldr	r3, [pc, #44]	; (8009770 <HAL_RCC_GetClockConfig+0x7c>)
 8009742:	69db      	ldr	r3, [r3, #28]
 8009744:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8009748:	687b      	ldr	r3, [r7, #4]
 800974a:	619a      	str	r2, [r3, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 800974c:	4b08      	ldr	r3, [pc, #32]	; (8009770 <HAL_RCC_GetClockConfig+0x7c>)
 800974e:	6a1b      	ldr	r3, [r3, #32]
 8009750:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	61da      	str	r2, [r3, #28]
  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8009758:	4b06      	ldr	r3, [pc, #24]	; (8009774 <HAL_RCC_GetClockConfig+0x80>)
 800975a:	681b      	ldr	r3, [r3, #0]
 800975c:	f003 020f 	and.w	r2, r3, #15
 8009760:	683b      	ldr	r3, [r7, #0]
 8009762:	601a      	str	r2, [r3, #0]
}
 8009764:	bf00      	nop
 8009766:	370c      	adds	r7, #12
 8009768:	46bd      	mov	sp, r7
 800976a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800976e:	4770      	bx	lr
 8009770:	58024400 	.word	0x58024400
 8009774:	52002000 	.word	0x52002000

08009778 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8009778:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800977c:	b0ca      	sub	sp, #296	; 0x128
 800977e:	af00      	add	r7, sp, #0
 8009780:	f8c7 0114 	str.w	r0, [r7, #276]	; 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8009784:	2300      	movs	r3, #0
 8009786:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800978a:	2300      	movs	r3, #0
 800978c:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8009790:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009794:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009798:	f002 6400 	and.w	r4, r2, #134217728	; 0x8000000
 800979c:	2500      	movs	r5, #0
 800979e:	ea54 0305 	orrs.w	r3, r4, r5
 80097a2:	d049      	beq.n	8009838 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 80097a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80097a8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80097aa:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80097ae:	d02f      	beq.n	8009810 <HAL_RCCEx_PeriphCLKConfig+0x98>
 80097b0:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80097b4:	d828      	bhi.n	8009808 <HAL_RCCEx_PeriphCLKConfig+0x90>
 80097b6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80097ba:	d01a      	beq.n	80097f2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80097bc:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80097c0:	d822      	bhi.n	8009808 <HAL_RCCEx_PeriphCLKConfig+0x90>
 80097c2:	2b00      	cmp	r3, #0
 80097c4:	d003      	beq.n	80097ce <HAL_RCCEx_PeriphCLKConfig+0x56>
 80097c6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80097ca:	d007      	beq.n	80097dc <HAL_RCCEx_PeriphCLKConfig+0x64>
 80097cc:	e01c      	b.n	8009808 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80097ce:	4bb8      	ldr	r3, [pc, #736]	; (8009ab0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80097d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80097d2:	4ab7      	ldr	r2, [pc, #732]	; (8009ab0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80097d4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80097d8:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80097da:	e01a      	b.n	8009812 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80097dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80097e0:	3308      	adds	r3, #8
 80097e2:	2102      	movs	r1, #2
 80097e4:	4618      	mov	r0, r3
 80097e6:	f002 fb61 	bl	800beac <RCCEx_PLL2_Config>
 80097ea:	4603      	mov	r3, r0
 80097ec:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80097f0:	e00f      	b.n	8009812 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80097f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80097f6:	3328      	adds	r3, #40	; 0x28
 80097f8:	2102      	movs	r1, #2
 80097fa:	4618      	mov	r0, r3
 80097fc:	f002 fc08 	bl	800c010 <RCCEx_PLL3_Config>
 8009800:	4603      	mov	r3, r0
 8009802:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8009806:	e004      	b.n	8009812 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009808:	2301      	movs	r3, #1
 800980a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800980e:	e000      	b.n	8009812 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8009810:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009812:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8009816:	2b00      	cmp	r3, #0
 8009818:	d10a      	bne.n	8009830 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800981a:	4ba5      	ldr	r3, [pc, #660]	; (8009ab0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800981c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800981e:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 8009822:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009826:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009828:	4aa1      	ldr	r2, [pc, #644]	; (8009ab0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800982a:	430b      	orrs	r3, r1
 800982c:	6513      	str	r3, [r2, #80]	; 0x50
 800982e:	e003      	b.n	8009838 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009830:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8009834:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8009838:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800983c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009840:	f402 7880 	and.w	r8, r2, #256	; 0x100
 8009844:	f04f 0900 	mov.w	r9, #0
 8009848:	ea58 0309 	orrs.w	r3, r8, r9
 800984c:	d047      	beq.n	80098de <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800984e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009852:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009854:	2b04      	cmp	r3, #4
 8009856:	d82a      	bhi.n	80098ae <HAL_RCCEx_PeriphCLKConfig+0x136>
 8009858:	a201      	add	r2, pc, #4	; (adr r2, 8009860 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800985a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800985e:	bf00      	nop
 8009860:	08009875 	.word	0x08009875
 8009864:	08009883 	.word	0x08009883
 8009868:	08009899 	.word	0x08009899
 800986c:	080098b7 	.word	0x080098b7
 8009870:	080098b7 	.word	0x080098b7
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009874:	4b8e      	ldr	r3, [pc, #568]	; (8009ab0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009876:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009878:	4a8d      	ldr	r2, [pc, #564]	; (8009ab0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800987a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800987e:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8009880:	e01a      	b.n	80098b8 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009882:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009886:	3308      	adds	r3, #8
 8009888:	2100      	movs	r1, #0
 800988a:	4618      	mov	r0, r3
 800988c:	f002 fb0e 	bl	800beac <RCCEx_PLL2_Config>
 8009890:	4603      	mov	r3, r0
 8009892:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8009896:	e00f      	b.n	80098b8 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8009898:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800989c:	3328      	adds	r3, #40	; 0x28
 800989e:	2100      	movs	r1, #0
 80098a0:	4618      	mov	r0, r3
 80098a2:	f002 fbb5 	bl	800c010 <RCCEx_PLL3_Config>
 80098a6:	4603      	mov	r3, r0
 80098a8:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80098ac:	e004      	b.n	80098b8 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80098ae:	2301      	movs	r3, #1
 80098b0:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 80098b4:	e000      	b.n	80098b8 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 80098b6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80098b8:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80098bc:	2b00      	cmp	r3, #0
 80098be:	d10a      	bne.n	80098d6 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80098c0:	4b7b      	ldr	r3, [pc, #492]	; (8009ab0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80098c2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80098c4:	f023 0107 	bic.w	r1, r3, #7
 80098c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80098cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80098ce:	4a78      	ldr	r2, [pc, #480]	; (8009ab0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80098d0:	430b      	orrs	r3, r1
 80098d2:	6513      	str	r3, [r2, #80]	; 0x50
 80098d4:	e003      	b.n	80098de <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80098d6:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80098da:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 80098de:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80098e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098e6:	f402 7a00 	and.w	sl, r2, #512	; 0x200
 80098ea:	f04f 0b00 	mov.w	fp, #0
 80098ee:	ea5a 030b 	orrs.w	r3, sl, fp
 80098f2:	d04c      	beq.n	800998e <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 80098f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80098f8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80098fa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80098fe:	d030      	beq.n	8009962 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8009900:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009904:	d829      	bhi.n	800995a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8009906:	2bc0      	cmp	r3, #192	; 0xc0
 8009908:	d02d      	beq.n	8009966 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 800990a:	2bc0      	cmp	r3, #192	; 0xc0
 800990c:	d825      	bhi.n	800995a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800990e:	2b80      	cmp	r3, #128	; 0x80
 8009910:	d018      	beq.n	8009944 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8009912:	2b80      	cmp	r3, #128	; 0x80
 8009914:	d821      	bhi.n	800995a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8009916:	2b00      	cmp	r3, #0
 8009918:	d002      	beq.n	8009920 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 800991a:	2b40      	cmp	r3, #64	; 0x40
 800991c:	d007      	beq.n	800992e <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 800991e:	e01c      	b.n	800995a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009920:	4b63      	ldr	r3, [pc, #396]	; (8009ab0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009922:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009924:	4a62      	ldr	r2, [pc, #392]	; (8009ab0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009926:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800992a:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800992c:	e01c      	b.n	8009968 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800992e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009932:	3308      	adds	r3, #8
 8009934:	2100      	movs	r1, #0
 8009936:	4618      	mov	r0, r3
 8009938:	f002 fab8 	bl	800beac <RCCEx_PLL2_Config>
 800993c:	4603      	mov	r3, r0
 800993e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8009942:	e011      	b.n	8009968 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8009944:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009948:	3328      	adds	r3, #40	; 0x28
 800994a:	2100      	movs	r1, #0
 800994c:	4618      	mov	r0, r3
 800994e:	f002 fb5f 	bl	800c010 <RCCEx_PLL3_Config>
 8009952:	4603      	mov	r3, r0
 8009954:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8009958:	e006      	b.n	8009968 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800995a:	2301      	movs	r3, #1
 800995c:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8009960:	e002      	b.n	8009968 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8009962:	bf00      	nop
 8009964:	e000      	b.n	8009968 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8009966:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009968:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800996c:	2b00      	cmp	r3, #0
 800996e:	d10a      	bne.n	8009986 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8009970:	4b4f      	ldr	r3, [pc, #316]	; (8009ab0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009972:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009974:	f423 71e0 	bic.w	r1, r3, #448	; 0x1c0
 8009978:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800997c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800997e:	4a4c      	ldr	r2, [pc, #304]	; (8009ab0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009980:	430b      	orrs	r3, r1
 8009982:	6513      	str	r3, [r2, #80]	; 0x50
 8009984:	e003      	b.n	800998e <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009986:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800998a:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800998e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009992:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009996:	f402 6380 	and.w	r3, r2, #1024	; 0x400
 800999a:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 800999e:	2300      	movs	r3, #0
 80099a0:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 80099a4:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	; 0x108
 80099a8:	460b      	mov	r3, r1
 80099aa:	4313      	orrs	r3, r2
 80099ac:	d053      	beq.n	8009a56 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 80099ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80099b2:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 80099b6:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80099ba:	d035      	beq.n	8009a28 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 80099bc:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80099c0:	d82e      	bhi.n	8009a20 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80099c2:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 80099c6:	d031      	beq.n	8009a2c <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 80099c8:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 80099cc:	d828      	bhi.n	8009a20 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80099ce:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80099d2:	d01a      	beq.n	8009a0a <HAL_RCCEx_PeriphCLKConfig+0x292>
 80099d4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80099d8:	d822      	bhi.n	8009a20 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80099da:	2b00      	cmp	r3, #0
 80099dc:	d003      	beq.n	80099e6 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 80099de:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80099e2:	d007      	beq.n	80099f4 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 80099e4:	e01c      	b.n	8009a20 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80099e6:	4b32      	ldr	r3, [pc, #200]	; (8009ab0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80099e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80099ea:	4a31      	ldr	r2, [pc, #196]	; (8009ab0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80099ec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80099f0:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80099f2:	e01c      	b.n	8009a2e <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80099f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80099f8:	3308      	adds	r3, #8
 80099fa:	2100      	movs	r1, #0
 80099fc:	4618      	mov	r0, r3
 80099fe:	f002 fa55 	bl	800beac <RCCEx_PLL2_Config>
 8009a02:	4603      	mov	r3, r0
 8009a04:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8009a08:	e011      	b.n	8009a2e <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8009a0a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009a0e:	3328      	adds	r3, #40	; 0x28
 8009a10:	2100      	movs	r1, #0
 8009a12:	4618      	mov	r0, r3
 8009a14:	f002 fafc 	bl	800c010 <RCCEx_PLL3_Config>
 8009a18:	4603      	mov	r3, r0
 8009a1a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8009a1e:	e006      	b.n	8009a2e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8009a20:	2301      	movs	r3, #1
 8009a22:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8009a26:	e002      	b.n	8009a2e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8009a28:	bf00      	nop
 8009a2a:	e000      	b.n	8009a2e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8009a2c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009a2e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8009a32:	2b00      	cmp	r3, #0
 8009a34:	d10b      	bne.n	8009a4e <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8009a36:	4b1e      	ldr	r3, [pc, #120]	; (8009ab0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009a38:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009a3a:	f423 0160 	bic.w	r1, r3, #14680064	; 0xe00000
 8009a3e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009a42:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8009a46:	4a1a      	ldr	r2, [pc, #104]	; (8009ab0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009a48:	430b      	orrs	r3, r1
 8009a4a:	6593      	str	r3, [r2, #88]	; 0x58
 8009a4c:	e003      	b.n	8009a56 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009a4e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8009a52:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8009a56:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009a5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a5e:	f402 6300 	and.w	r3, r2, #2048	; 0x800
 8009a62:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8009a66:	2300      	movs	r3, #0
 8009a68:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8009a6c:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	; 0x100
 8009a70:	460b      	mov	r3, r1
 8009a72:	4313      	orrs	r3, r2
 8009a74:	d056      	beq.n	8009b24 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8009a76:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009a7a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8009a7e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8009a82:	d038      	beq.n	8009af6 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8009a84:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8009a88:	d831      	bhi.n	8009aee <HAL_RCCEx_PeriphCLKConfig+0x376>
 8009a8a:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8009a8e:	d034      	beq.n	8009afa <HAL_RCCEx_PeriphCLKConfig+0x382>
 8009a90:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8009a94:	d82b      	bhi.n	8009aee <HAL_RCCEx_PeriphCLKConfig+0x376>
 8009a96:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8009a9a:	d01d      	beq.n	8009ad8 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8009a9c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8009aa0:	d825      	bhi.n	8009aee <HAL_RCCEx_PeriphCLKConfig+0x376>
 8009aa2:	2b00      	cmp	r3, #0
 8009aa4:	d006      	beq.n	8009ab4 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8009aa6:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8009aaa:	d00a      	beq.n	8009ac2 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8009aac:	e01f      	b.n	8009aee <HAL_RCCEx_PeriphCLKConfig+0x376>
 8009aae:	bf00      	nop
 8009ab0:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009ab4:	4ba2      	ldr	r3, [pc, #648]	; (8009d40 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009ab6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009ab8:	4aa1      	ldr	r2, [pc, #644]	; (8009d40 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009aba:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8009abe:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8009ac0:	e01c      	b.n	8009afc <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009ac2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009ac6:	3308      	adds	r3, #8
 8009ac8:	2100      	movs	r1, #0
 8009aca:	4618      	mov	r0, r3
 8009acc:	f002 f9ee 	bl	800beac <RCCEx_PLL2_Config>
 8009ad0:	4603      	mov	r3, r0
 8009ad2:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8009ad6:	e011      	b.n	8009afc <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8009ad8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009adc:	3328      	adds	r3, #40	; 0x28
 8009ade:	2100      	movs	r1, #0
 8009ae0:	4618      	mov	r0, r3
 8009ae2:	f002 fa95 	bl	800c010 <RCCEx_PLL3_Config>
 8009ae6:	4603      	mov	r3, r0
 8009ae8:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8009aec:	e006      	b.n	8009afc <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8009aee:	2301      	movs	r3, #1
 8009af0:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8009af4:	e002      	b.n	8009afc <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8009af6:	bf00      	nop
 8009af8:	e000      	b.n	8009afc <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8009afa:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009afc:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8009b00:	2b00      	cmp	r3, #0
 8009b02:	d10b      	bne.n	8009b1c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8009b04:	4b8e      	ldr	r3, [pc, #568]	; (8009d40 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009b06:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009b08:	f023 61e0 	bic.w	r1, r3, #117440512	; 0x7000000
 8009b0c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009b10:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8009b14:	4a8a      	ldr	r2, [pc, #552]	; (8009d40 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009b16:	430b      	orrs	r3, r1
 8009b18:	6593      	str	r3, [r2, #88]	; 0x58
 8009b1a:	e003      	b.n	8009b24 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009b1c:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8009b20:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8009b24:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009b28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b2c:	f002 7300 	and.w	r3, r2, #33554432	; 0x2000000
 8009b30:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8009b34:	2300      	movs	r3, #0
 8009b36:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8009b3a:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	; 0xf8
 8009b3e:	460b      	mov	r3, r1
 8009b40:	4313      	orrs	r3, r2
 8009b42:	d03a      	beq.n	8009bba <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8009b44:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009b48:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009b4a:	2b30      	cmp	r3, #48	; 0x30
 8009b4c:	d01f      	beq.n	8009b8e <HAL_RCCEx_PeriphCLKConfig+0x416>
 8009b4e:	2b30      	cmp	r3, #48	; 0x30
 8009b50:	d819      	bhi.n	8009b86 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8009b52:	2b20      	cmp	r3, #32
 8009b54:	d00c      	beq.n	8009b70 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8009b56:	2b20      	cmp	r3, #32
 8009b58:	d815      	bhi.n	8009b86 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8009b5a:	2b00      	cmp	r3, #0
 8009b5c:	d019      	beq.n	8009b92 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8009b5e:	2b10      	cmp	r3, #16
 8009b60:	d111      	bne.n	8009b86 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009b62:	4b77      	ldr	r3, [pc, #476]	; (8009d40 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009b64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009b66:	4a76      	ldr	r2, [pc, #472]	; (8009d40 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009b68:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8009b6c:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8009b6e:	e011      	b.n	8009b94 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8009b70:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009b74:	3308      	adds	r3, #8
 8009b76:	2102      	movs	r1, #2
 8009b78:	4618      	mov	r0, r3
 8009b7a:	f002 f997 	bl	800beac <RCCEx_PLL2_Config>
 8009b7e:	4603      	mov	r3, r0
 8009b80:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8009b84:	e006      	b.n	8009b94 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8009b86:	2301      	movs	r3, #1
 8009b88:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8009b8c:	e002      	b.n	8009b94 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8009b8e:	bf00      	nop
 8009b90:	e000      	b.n	8009b94 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8009b92:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009b94:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8009b98:	2b00      	cmp	r3, #0
 8009b9a:	d10a      	bne.n	8009bb2 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8009b9c:	4b68      	ldr	r3, [pc, #416]	; (8009d40 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009b9e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009ba0:	f023 0130 	bic.w	r1, r3, #48	; 0x30
 8009ba4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009ba8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009baa:	4a65      	ldr	r2, [pc, #404]	; (8009d40 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009bac:	430b      	orrs	r3, r1
 8009bae:	64d3      	str	r3, [r2, #76]	; 0x4c
 8009bb0:	e003      	b.n	8009bba <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009bb2:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8009bb6:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8009bba:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009bbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009bc2:	f402 5380 	and.w	r3, r2, #4096	; 0x1000
 8009bc6:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8009bca:	2300      	movs	r3, #0
 8009bcc:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8009bd0:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	; 0xf0
 8009bd4:	460b      	mov	r3, r1
 8009bd6:	4313      	orrs	r3, r2
 8009bd8:	d051      	beq.n	8009c7e <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8009bda:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009bde:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009be0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8009be4:	d035      	beq.n	8009c52 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8009be6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8009bea:	d82e      	bhi.n	8009c4a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8009bec:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8009bf0:	d031      	beq.n	8009c56 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8009bf2:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8009bf6:	d828      	bhi.n	8009c4a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8009bf8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009bfc:	d01a      	beq.n	8009c34 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8009bfe:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009c02:	d822      	bhi.n	8009c4a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8009c04:	2b00      	cmp	r3, #0
 8009c06:	d003      	beq.n	8009c10 <HAL_RCCEx_PeriphCLKConfig+0x498>
 8009c08:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009c0c:	d007      	beq.n	8009c1e <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8009c0e:	e01c      	b.n	8009c4a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009c10:	4b4b      	ldr	r3, [pc, #300]	; (8009d40 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009c12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009c14:	4a4a      	ldr	r2, [pc, #296]	; (8009d40 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009c16:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8009c1a:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8009c1c:	e01c      	b.n	8009c58 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009c1e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009c22:	3308      	adds	r3, #8
 8009c24:	2100      	movs	r1, #0
 8009c26:	4618      	mov	r0, r3
 8009c28:	f002 f940 	bl	800beac <RCCEx_PLL2_Config>
 8009c2c:	4603      	mov	r3, r0
 8009c2e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8009c32:	e011      	b.n	8009c58 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8009c34:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009c38:	3328      	adds	r3, #40	; 0x28
 8009c3a:	2100      	movs	r1, #0
 8009c3c:	4618      	mov	r0, r3
 8009c3e:	f002 f9e7 	bl	800c010 <RCCEx_PLL3_Config>
 8009c42:	4603      	mov	r3, r0
 8009c44:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8009c48:	e006      	b.n	8009c58 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009c4a:	2301      	movs	r3, #1
 8009c4c:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8009c50:	e002      	b.n	8009c58 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8009c52:	bf00      	nop
 8009c54:	e000      	b.n	8009c58 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8009c56:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009c58:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8009c5c:	2b00      	cmp	r3, #0
 8009c5e:	d10a      	bne.n	8009c76 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8009c60:	4b37      	ldr	r3, [pc, #220]	; (8009d40 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009c62:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009c64:	f423 41e0 	bic.w	r1, r3, #28672	; 0x7000
 8009c68:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009c6c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009c6e:	4a34      	ldr	r2, [pc, #208]	; (8009d40 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009c70:	430b      	orrs	r3, r1
 8009c72:	6513      	str	r3, [r2, #80]	; 0x50
 8009c74:	e003      	b.n	8009c7e <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009c76:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8009c7a:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8009c7e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009c82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c86:	f402 5300 	and.w	r3, r2, #8192	; 0x2000
 8009c8a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8009c8e:	2300      	movs	r3, #0
 8009c90:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8009c94:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	; 0xe8
 8009c98:	460b      	mov	r3, r1
 8009c9a:	4313      	orrs	r3, r2
 8009c9c:	d056      	beq.n	8009d4c <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8009c9e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009ca2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009ca4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8009ca8:	d033      	beq.n	8009d12 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8009caa:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8009cae:	d82c      	bhi.n	8009d0a <HAL_RCCEx_PeriphCLKConfig+0x592>
 8009cb0:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8009cb4:	d02f      	beq.n	8009d16 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8009cb6:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8009cba:	d826      	bhi.n	8009d0a <HAL_RCCEx_PeriphCLKConfig+0x592>
 8009cbc:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8009cc0:	d02b      	beq.n	8009d1a <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8009cc2:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8009cc6:	d820      	bhi.n	8009d0a <HAL_RCCEx_PeriphCLKConfig+0x592>
 8009cc8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8009ccc:	d012      	beq.n	8009cf4 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8009cce:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8009cd2:	d81a      	bhi.n	8009d0a <HAL_RCCEx_PeriphCLKConfig+0x592>
 8009cd4:	2b00      	cmp	r3, #0
 8009cd6:	d022      	beq.n	8009d1e <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8009cd8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009cdc:	d115      	bne.n	8009d0a <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8009cde:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009ce2:	3308      	adds	r3, #8
 8009ce4:	2101      	movs	r1, #1
 8009ce6:	4618      	mov	r0, r3
 8009ce8:	f002 f8e0 	bl	800beac <RCCEx_PLL2_Config>
 8009cec:	4603      	mov	r3, r0
 8009cee:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8009cf2:	e015      	b.n	8009d20 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8009cf4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009cf8:	3328      	adds	r3, #40	; 0x28
 8009cfa:	2101      	movs	r1, #1
 8009cfc:	4618      	mov	r0, r3
 8009cfe:	f002 f987 	bl	800c010 <RCCEx_PLL3_Config>
 8009d02:	4603      	mov	r3, r0
 8009d04:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8009d08:	e00a      	b.n	8009d20 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009d0a:	2301      	movs	r3, #1
 8009d0c:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8009d10:	e006      	b.n	8009d20 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8009d12:	bf00      	nop
 8009d14:	e004      	b.n	8009d20 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8009d16:	bf00      	nop
 8009d18:	e002      	b.n	8009d20 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8009d1a:	bf00      	nop
 8009d1c:	e000      	b.n	8009d20 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8009d1e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009d20:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8009d24:	2b00      	cmp	r3, #0
 8009d26:	d10d      	bne.n	8009d44 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8009d28:	4b05      	ldr	r3, [pc, #20]	; (8009d40 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009d2a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009d2c:	f423 21e0 	bic.w	r1, r3, #458752	; 0x70000
 8009d30:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009d34:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009d36:	4a02      	ldr	r2, [pc, #8]	; (8009d40 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009d38:	430b      	orrs	r3, r1
 8009d3a:	6513      	str	r3, [r2, #80]	; 0x50
 8009d3c:	e006      	b.n	8009d4c <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8009d3e:	bf00      	nop
 8009d40:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009d44:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8009d48:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8009d4c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009d50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d54:	f402 4380 	and.w	r3, r2, #16384	; 0x4000
 8009d58:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8009d5c:	2300      	movs	r3, #0
 8009d5e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8009d62:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	; 0xe0
 8009d66:	460b      	mov	r3, r1
 8009d68:	4313      	orrs	r3, r2
 8009d6a:	d055      	beq.n	8009e18 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8009d6c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009d70:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8009d74:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8009d78:	d033      	beq.n	8009de2 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8009d7a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8009d7e:	d82c      	bhi.n	8009dda <HAL_RCCEx_PeriphCLKConfig+0x662>
 8009d80:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009d84:	d02f      	beq.n	8009de6 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8009d86:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009d8a:	d826      	bhi.n	8009dda <HAL_RCCEx_PeriphCLKConfig+0x662>
 8009d8c:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8009d90:	d02b      	beq.n	8009dea <HAL_RCCEx_PeriphCLKConfig+0x672>
 8009d92:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8009d96:	d820      	bhi.n	8009dda <HAL_RCCEx_PeriphCLKConfig+0x662>
 8009d98:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8009d9c:	d012      	beq.n	8009dc4 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8009d9e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8009da2:	d81a      	bhi.n	8009dda <HAL_RCCEx_PeriphCLKConfig+0x662>
 8009da4:	2b00      	cmp	r3, #0
 8009da6:	d022      	beq.n	8009dee <HAL_RCCEx_PeriphCLKConfig+0x676>
 8009da8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8009dac:	d115      	bne.n	8009dda <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8009dae:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009db2:	3308      	adds	r3, #8
 8009db4:	2101      	movs	r1, #1
 8009db6:	4618      	mov	r0, r3
 8009db8:	f002 f878 	bl	800beac <RCCEx_PLL2_Config>
 8009dbc:	4603      	mov	r3, r0
 8009dbe:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8009dc2:	e015      	b.n	8009df0 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8009dc4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009dc8:	3328      	adds	r3, #40	; 0x28
 8009dca:	2101      	movs	r1, #1
 8009dcc:	4618      	mov	r0, r3
 8009dce:	f002 f91f 	bl	800c010 <RCCEx_PLL3_Config>
 8009dd2:	4603      	mov	r3, r0
 8009dd4:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8009dd8:	e00a      	b.n	8009df0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8009dda:	2301      	movs	r3, #1
 8009ddc:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8009de0:	e006      	b.n	8009df0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8009de2:	bf00      	nop
 8009de4:	e004      	b.n	8009df0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8009de6:	bf00      	nop
 8009de8:	e002      	b.n	8009df0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8009dea:	bf00      	nop
 8009dec:	e000      	b.n	8009df0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8009dee:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009df0:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8009df4:	2b00      	cmp	r3, #0
 8009df6:	d10b      	bne.n	8009e10 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8009df8:	4ba3      	ldr	r3, [pc, #652]	; (800a088 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009dfa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009dfc:	f023 41e0 	bic.w	r1, r3, #1879048192	; 0x70000000
 8009e00:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009e04:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8009e08:	4a9f      	ldr	r2, [pc, #636]	; (800a088 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009e0a:	430b      	orrs	r3, r1
 8009e0c:	6593      	str	r3, [r2, #88]	; 0x58
 8009e0e:	e003      	b.n	8009e18 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009e10:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8009e14:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8009e18:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009e1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e20:	f402 4300 	and.w	r3, r2, #32768	; 0x8000
 8009e24:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8009e28:	2300      	movs	r3, #0
 8009e2a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8009e2e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8009e32:	460b      	mov	r3, r1
 8009e34:	4313      	orrs	r3, r2
 8009e36:	d037      	beq.n	8009ea8 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8009e38:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009e3c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009e3e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8009e42:	d00e      	beq.n	8009e62 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8009e44:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8009e48:	d816      	bhi.n	8009e78 <HAL_RCCEx_PeriphCLKConfig+0x700>
 8009e4a:	2b00      	cmp	r3, #0
 8009e4c:	d018      	beq.n	8009e80 <HAL_RCCEx_PeriphCLKConfig+0x708>
 8009e4e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8009e52:	d111      	bne.n	8009e78 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009e54:	4b8c      	ldr	r3, [pc, #560]	; (800a088 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009e56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009e58:	4a8b      	ldr	r2, [pc, #556]	; (800a088 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009e5a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8009e5e:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8009e60:	e00f      	b.n	8009e82 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8009e62:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009e66:	3308      	adds	r3, #8
 8009e68:	2101      	movs	r1, #1
 8009e6a:	4618      	mov	r0, r3
 8009e6c:	f002 f81e 	bl	800beac <RCCEx_PLL2_Config>
 8009e70:	4603      	mov	r3, r0
 8009e72:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8009e76:	e004      	b.n	8009e82 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009e78:	2301      	movs	r3, #1
 8009e7a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8009e7e:	e000      	b.n	8009e82 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8009e80:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009e82:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8009e86:	2b00      	cmp	r3, #0
 8009e88:	d10a      	bne.n	8009ea0 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8009e8a:	4b7f      	ldr	r3, [pc, #508]	; (800a088 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009e8c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009e8e:	f023 5140 	bic.w	r1, r3, #805306368	; 0x30000000
 8009e92:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009e96:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009e98:	4a7b      	ldr	r2, [pc, #492]	; (800a088 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009e9a:	430b      	orrs	r3, r1
 8009e9c:	6513      	str	r3, [r2, #80]	; 0x50
 8009e9e:	e003      	b.n	8009ea8 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009ea0:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8009ea4:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8009ea8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009eac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009eb0:	f002 7380 	and.w	r3, r2, #16777216	; 0x1000000
 8009eb4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8009eb8:	2300      	movs	r3, #0
 8009eba:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8009ebe:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	; 0xd0
 8009ec2:	460b      	mov	r3, r1
 8009ec4:	4313      	orrs	r3, r2
 8009ec6:	d039      	beq.n	8009f3c <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8009ec8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009ecc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009ece:	2b03      	cmp	r3, #3
 8009ed0:	d81c      	bhi.n	8009f0c <HAL_RCCEx_PeriphCLKConfig+0x794>
 8009ed2:	a201      	add	r2, pc, #4	; (adr r2, 8009ed8 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8009ed4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009ed8:	08009f15 	.word	0x08009f15
 8009edc:	08009ee9 	.word	0x08009ee9
 8009ee0:	08009ef7 	.word	0x08009ef7
 8009ee4:	08009f15 	.word	0x08009f15
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009ee8:	4b67      	ldr	r3, [pc, #412]	; (800a088 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009eea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009eec:	4a66      	ldr	r2, [pc, #408]	; (800a088 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009eee:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8009ef2:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8009ef4:	e00f      	b.n	8009f16 <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8009ef6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009efa:	3308      	adds	r3, #8
 8009efc:	2102      	movs	r1, #2
 8009efe:	4618      	mov	r0, r3
 8009f00:	f001 ffd4 	bl	800beac <RCCEx_PLL2_Config>
 8009f04:	4603      	mov	r3, r0
 8009f06:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 8009f0a:	e004      	b.n	8009f16 <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8009f0c:	2301      	movs	r3, #1
 8009f0e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8009f12:	e000      	b.n	8009f16 <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8009f14:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009f16:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8009f1a:	2b00      	cmp	r3, #0
 8009f1c:	d10a      	bne.n	8009f34 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8009f1e:	4b5a      	ldr	r3, [pc, #360]	; (800a088 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009f20:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009f22:	f023 0103 	bic.w	r1, r3, #3
 8009f26:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009f2a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009f2c:	4a56      	ldr	r2, [pc, #344]	; (800a088 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009f2e:	430b      	orrs	r3, r1
 8009f30:	64d3      	str	r3, [r2, #76]	; 0x4c
 8009f32:	e003      	b.n	8009f3c <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009f34:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8009f38:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8009f3c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009f40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f44:	f402 0380 	and.w	r3, r2, #4194304	; 0x400000
 8009f48:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8009f4c:	2300      	movs	r3, #0
 8009f4e:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8009f52:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	; 0xc8
 8009f56:	460b      	mov	r3, r1
 8009f58:	4313      	orrs	r3, r2
 8009f5a:	f000 809f 	beq.w	800a09c <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8009f5e:	4b4b      	ldr	r3, [pc, #300]	; (800a08c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8009f60:	681b      	ldr	r3, [r3, #0]
 8009f62:	4a4a      	ldr	r2, [pc, #296]	; (800a08c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8009f64:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009f68:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8009f6a:	f7f9 fd73 	bl	8003a54 <HAL_GetTick>
 8009f6e:	f8c7 0120 	str.w	r0, [r7, #288]	; 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8009f72:	e00b      	b.n	8009f8c <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009f74:	f7f9 fd6e 	bl	8003a54 <HAL_GetTick>
 8009f78:	4602      	mov	r2, r0
 8009f7a:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8009f7e:	1ad3      	subs	r3, r2, r3
 8009f80:	2b64      	cmp	r3, #100	; 0x64
 8009f82:	d903      	bls.n	8009f8c <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8009f84:	2303      	movs	r3, #3
 8009f86:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8009f8a:	e005      	b.n	8009f98 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8009f8c:	4b3f      	ldr	r3, [pc, #252]	; (800a08c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8009f8e:	681b      	ldr	r3, [r3, #0]
 8009f90:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009f94:	2b00      	cmp	r3, #0
 8009f96:	d0ed      	beq.n	8009f74 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8009f98:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8009f9c:	2b00      	cmp	r3, #0
 8009f9e:	d179      	bne.n	800a094 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8009fa0:	4b39      	ldr	r3, [pc, #228]	; (800a088 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009fa2:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8009fa4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009fa8:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8009fac:	4053      	eors	r3, r2
 8009fae:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009fb2:	2b00      	cmp	r3, #0
 8009fb4:	d015      	beq.n	8009fe2 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8009fb6:	4b34      	ldr	r3, [pc, #208]	; (800a088 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009fb8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009fba:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009fbe:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8009fc2:	4b31      	ldr	r3, [pc, #196]	; (800a088 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009fc4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009fc6:	4a30      	ldr	r2, [pc, #192]	; (800a088 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009fc8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009fcc:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8009fce:	4b2e      	ldr	r3, [pc, #184]	; (800a088 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009fd0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009fd2:	4a2d      	ldr	r2, [pc, #180]	; (800a088 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009fd4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009fd8:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8009fda:	4a2b      	ldr	r2, [pc, #172]	; (800a088 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009fdc:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8009fe0:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8009fe2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009fe6:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8009fea:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009fee:	d118      	bne.n	800a022 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009ff0:	f7f9 fd30 	bl	8003a54 <HAL_GetTick>
 8009ff4:	f8c7 0120 	str.w	r0, [r7, #288]	; 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8009ff8:	e00d      	b.n	800a016 <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009ffa:	f7f9 fd2b 	bl	8003a54 <HAL_GetTick>
 8009ffe:	4602      	mov	r2, r0
 800a000:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 800a004:	1ad2      	subs	r2, r2, r3
 800a006:	f241 3388 	movw	r3, #5000	; 0x1388
 800a00a:	429a      	cmp	r2, r3
 800a00c:	d903      	bls.n	800a016 <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 800a00e:	2303      	movs	r3, #3
 800a010:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
            break;
 800a014:	e005      	b.n	800a022 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800a016:	4b1c      	ldr	r3, [pc, #112]	; (800a088 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800a018:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a01a:	f003 0302 	and.w	r3, r3, #2
 800a01e:	2b00      	cmp	r3, #0
 800a020:	d0eb      	beq.n	8009ffa <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 800a022:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800a026:	2b00      	cmp	r3, #0
 800a028:	d129      	bne.n	800a07e <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800a02a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a02e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800a032:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a036:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800a03a:	d10e      	bne.n	800a05a <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 800a03c:	4b12      	ldr	r3, [pc, #72]	; (800a088 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800a03e:	691b      	ldr	r3, [r3, #16]
 800a040:	f423 517c 	bic.w	r1, r3, #16128	; 0x3f00
 800a044:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a048:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800a04c:	091a      	lsrs	r2, r3, #4
 800a04e:	4b10      	ldr	r3, [pc, #64]	; (800a090 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 800a050:	4013      	ands	r3, r2
 800a052:	4a0d      	ldr	r2, [pc, #52]	; (800a088 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800a054:	430b      	orrs	r3, r1
 800a056:	6113      	str	r3, [r2, #16]
 800a058:	e005      	b.n	800a066 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 800a05a:	4b0b      	ldr	r3, [pc, #44]	; (800a088 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800a05c:	691b      	ldr	r3, [r3, #16]
 800a05e:	4a0a      	ldr	r2, [pc, #40]	; (800a088 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800a060:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 800a064:	6113      	str	r3, [r2, #16]
 800a066:	4b08      	ldr	r3, [pc, #32]	; (800a088 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800a068:	6f19      	ldr	r1, [r3, #112]	; 0x70
 800a06a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a06e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800a072:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800a076:	4a04      	ldr	r2, [pc, #16]	; (800a088 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800a078:	430b      	orrs	r3, r1
 800a07a:	6713      	str	r3, [r2, #112]	; 0x70
 800a07c:	e00e      	b.n	800a09c <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800a07e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800a082:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
 800a086:	e009      	b.n	800a09c <HAL_RCCEx_PeriphCLKConfig+0x924>
 800a088:	58024400 	.word	0x58024400
 800a08c:	58024800 	.word	0x58024800
 800a090:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a094:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800a098:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800a09c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a0a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a0a4:	f002 0301 	and.w	r3, r2, #1
 800a0a8:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800a0ac:	2300      	movs	r3, #0
 800a0ae:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800a0b2:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800a0b6:	460b      	mov	r3, r1
 800a0b8:	4313      	orrs	r3, r2
 800a0ba:	f000 8089 	beq.w	800a1d0 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800a0be:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a0c2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800a0c4:	2b28      	cmp	r3, #40	; 0x28
 800a0c6:	d86b      	bhi.n	800a1a0 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 800a0c8:	a201      	add	r2, pc, #4	; (adr r2, 800a0d0 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800a0ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a0ce:	bf00      	nop
 800a0d0:	0800a1a9 	.word	0x0800a1a9
 800a0d4:	0800a1a1 	.word	0x0800a1a1
 800a0d8:	0800a1a1 	.word	0x0800a1a1
 800a0dc:	0800a1a1 	.word	0x0800a1a1
 800a0e0:	0800a1a1 	.word	0x0800a1a1
 800a0e4:	0800a1a1 	.word	0x0800a1a1
 800a0e8:	0800a1a1 	.word	0x0800a1a1
 800a0ec:	0800a1a1 	.word	0x0800a1a1
 800a0f0:	0800a175 	.word	0x0800a175
 800a0f4:	0800a1a1 	.word	0x0800a1a1
 800a0f8:	0800a1a1 	.word	0x0800a1a1
 800a0fc:	0800a1a1 	.word	0x0800a1a1
 800a100:	0800a1a1 	.word	0x0800a1a1
 800a104:	0800a1a1 	.word	0x0800a1a1
 800a108:	0800a1a1 	.word	0x0800a1a1
 800a10c:	0800a1a1 	.word	0x0800a1a1
 800a110:	0800a18b 	.word	0x0800a18b
 800a114:	0800a1a1 	.word	0x0800a1a1
 800a118:	0800a1a1 	.word	0x0800a1a1
 800a11c:	0800a1a1 	.word	0x0800a1a1
 800a120:	0800a1a1 	.word	0x0800a1a1
 800a124:	0800a1a1 	.word	0x0800a1a1
 800a128:	0800a1a1 	.word	0x0800a1a1
 800a12c:	0800a1a1 	.word	0x0800a1a1
 800a130:	0800a1a9 	.word	0x0800a1a9
 800a134:	0800a1a1 	.word	0x0800a1a1
 800a138:	0800a1a1 	.word	0x0800a1a1
 800a13c:	0800a1a1 	.word	0x0800a1a1
 800a140:	0800a1a1 	.word	0x0800a1a1
 800a144:	0800a1a1 	.word	0x0800a1a1
 800a148:	0800a1a1 	.word	0x0800a1a1
 800a14c:	0800a1a1 	.word	0x0800a1a1
 800a150:	0800a1a9 	.word	0x0800a1a9
 800a154:	0800a1a1 	.word	0x0800a1a1
 800a158:	0800a1a1 	.word	0x0800a1a1
 800a15c:	0800a1a1 	.word	0x0800a1a1
 800a160:	0800a1a1 	.word	0x0800a1a1
 800a164:	0800a1a1 	.word	0x0800a1a1
 800a168:	0800a1a1 	.word	0x0800a1a1
 800a16c:	0800a1a1 	.word	0x0800a1a1
 800a170:	0800a1a9 	.word	0x0800a1a9
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800a174:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a178:	3308      	adds	r3, #8
 800a17a:	2101      	movs	r1, #1
 800a17c:	4618      	mov	r0, r3
 800a17e:	f001 fe95 	bl	800beac <RCCEx_PLL2_Config>
 800a182:	4603      	mov	r3, r0
 800a184:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800a188:	e00f      	b.n	800a1aa <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800a18a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a18e:	3328      	adds	r3, #40	; 0x28
 800a190:	2101      	movs	r1, #1
 800a192:	4618      	mov	r0, r3
 800a194:	f001 ff3c 	bl	800c010 <RCCEx_PLL3_Config>
 800a198:	4603      	mov	r3, r0
 800a19a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800a19e:	e004      	b.n	800a1aa <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a1a0:	2301      	movs	r3, #1
 800a1a2:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800a1a6:	e000      	b.n	800a1aa <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 800a1a8:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a1aa:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800a1ae:	2b00      	cmp	r3, #0
 800a1b0:	d10a      	bne.n	800a1c8 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800a1b2:	4bbf      	ldr	r3, [pc, #764]	; (800a4b0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800a1b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a1b6:	f023 0138 	bic.w	r1, r3, #56	; 0x38
 800a1ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a1be:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800a1c0:	4abb      	ldr	r2, [pc, #748]	; (800a4b0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800a1c2:	430b      	orrs	r3, r1
 800a1c4:	6553      	str	r3, [r2, #84]	; 0x54
 800a1c6:	e003      	b.n	800a1d0 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a1c8:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800a1cc:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800a1d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a1d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a1d8:	f002 0302 	and.w	r3, r2, #2
 800a1dc:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800a1e0:	2300      	movs	r3, #0
 800a1e2:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 800a1e6:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	; 0xb8
 800a1ea:	460b      	mov	r3, r1
 800a1ec:	4313      	orrs	r3, r2
 800a1ee:	d041      	beq.n	800a274 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 800a1f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a1f4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800a1f6:	2b05      	cmp	r3, #5
 800a1f8:	d824      	bhi.n	800a244 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 800a1fa:	a201      	add	r2, pc, #4	; (adr r2, 800a200 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 800a1fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a200:	0800a24d 	.word	0x0800a24d
 800a204:	0800a219 	.word	0x0800a219
 800a208:	0800a22f 	.word	0x0800a22f
 800a20c:	0800a24d 	.word	0x0800a24d
 800a210:	0800a24d 	.word	0x0800a24d
 800a214:	0800a24d 	.word	0x0800a24d
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800a218:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a21c:	3308      	adds	r3, #8
 800a21e:	2101      	movs	r1, #1
 800a220:	4618      	mov	r0, r3
 800a222:	f001 fe43 	bl	800beac <RCCEx_PLL2_Config>
 800a226:	4603      	mov	r3, r0
 800a228:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800a22c:	e00f      	b.n	800a24e <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800a22e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a232:	3328      	adds	r3, #40	; 0x28
 800a234:	2101      	movs	r1, #1
 800a236:	4618      	mov	r0, r3
 800a238:	f001 feea 	bl	800c010 <RCCEx_PLL3_Config>
 800a23c:	4603      	mov	r3, r0
 800a23e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800a242:	e004      	b.n	800a24e <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a244:	2301      	movs	r3, #1
 800a246:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800a24a:	e000      	b.n	800a24e <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 800a24c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a24e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800a252:	2b00      	cmp	r3, #0
 800a254:	d10a      	bne.n	800a26c <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800a256:	4b96      	ldr	r3, [pc, #600]	; (800a4b0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800a258:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a25a:	f023 0107 	bic.w	r1, r3, #7
 800a25e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a262:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800a264:	4a92      	ldr	r2, [pc, #584]	; (800a4b0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800a266:	430b      	orrs	r3, r1
 800a268:	6553      	str	r3, [r2, #84]	; 0x54
 800a26a:	e003      	b.n	800a274 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a26c:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800a270:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800a274:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a278:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a27c:	f002 0304 	and.w	r3, r2, #4
 800a280:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800a284:	2300      	movs	r3, #0
 800a286:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800a28a:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	; 0xb0
 800a28e:	460b      	mov	r3, r1
 800a290:	4313      	orrs	r3, r2
 800a292:	d044      	beq.n	800a31e <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 800a294:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a298:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800a29c:	2b05      	cmp	r3, #5
 800a29e:	d825      	bhi.n	800a2ec <HAL_RCCEx_PeriphCLKConfig+0xb74>
 800a2a0:	a201      	add	r2, pc, #4	; (adr r2, 800a2a8 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 800a2a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a2a6:	bf00      	nop
 800a2a8:	0800a2f5 	.word	0x0800a2f5
 800a2ac:	0800a2c1 	.word	0x0800a2c1
 800a2b0:	0800a2d7 	.word	0x0800a2d7
 800a2b4:	0800a2f5 	.word	0x0800a2f5
 800a2b8:	0800a2f5 	.word	0x0800a2f5
 800a2bc:	0800a2f5 	.word	0x0800a2f5
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800a2c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a2c4:	3308      	adds	r3, #8
 800a2c6:	2101      	movs	r1, #1
 800a2c8:	4618      	mov	r0, r3
 800a2ca:	f001 fdef 	bl	800beac <RCCEx_PLL2_Config>
 800a2ce:	4603      	mov	r3, r0
 800a2d0:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800a2d4:	e00f      	b.n	800a2f6 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800a2d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a2da:	3328      	adds	r3, #40	; 0x28
 800a2dc:	2101      	movs	r1, #1
 800a2de:	4618      	mov	r0, r3
 800a2e0:	f001 fe96 	bl	800c010 <RCCEx_PLL3_Config>
 800a2e4:	4603      	mov	r3, r0
 800a2e6:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800a2ea:	e004      	b.n	800a2f6 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a2ec:	2301      	movs	r3, #1
 800a2ee:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800a2f2:	e000      	b.n	800a2f6 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 800a2f4:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a2f6:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800a2fa:	2b00      	cmp	r3, #0
 800a2fc:	d10b      	bne.n	800a316 <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800a2fe:	4b6c      	ldr	r3, [pc, #432]	; (800a4b0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800a300:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a302:	f023 0107 	bic.w	r1, r3, #7
 800a306:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a30a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800a30e:	4a68      	ldr	r2, [pc, #416]	; (800a4b0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800a310:	430b      	orrs	r3, r1
 800a312:	6593      	str	r3, [r2, #88]	; 0x58
 800a314:	e003      	b.n	800a31e <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a316:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800a31a:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800a31e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a322:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a326:	f002 0320 	and.w	r3, r2, #32
 800a32a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800a32e:	2300      	movs	r3, #0
 800a330:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800a334:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800a338:	460b      	mov	r3, r1
 800a33a:	4313      	orrs	r3, r2
 800a33c:	d055      	beq.n	800a3ea <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800a33e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a342:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a346:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800a34a:	d033      	beq.n	800a3b4 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 800a34c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800a350:	d82c      	bhi.n	800a3ac <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800a352:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a356:	d02f      	beq.n	800a3b8 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 800a358:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a35c:	d826      	bhi.n	800a3ac <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800a35e:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800a362:	d02b      	beq.n	800a3bc <HAL_RCCEx_PeriphCLKConfig+0xc44>
 800a364:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800a368:	d820      	bhi.n	800a3ac <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800a36a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800a36e:	d012      	beq.n	800a396 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 800a370:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800a374:	d81a      	bhi.n	800a3ac <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800a376:	2b00      	cmp	r3, #0
 800a378:	d022      	beq.n	800a3c0 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 800a37a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800a37e:	d115      	bne.n	800a3ac <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800a380:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a384:	3308      	adds	r3, #8
 800a386:	2100      	movs	r1, #0
 800a388:	4618      	mov	r0, r3
 800a38a:	f001 fd8f 	bl	800beac <RCCEx_PLL2_Config>
 800a38e:	4603      	mov	r3, r0
 800a390:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800a394:	e015      	b.n	800a3c2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800a396:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a39a:	3328      	adds	r3, #40	; 0x28
 800a39c:	2102      	movs	r1, #2
 800a39e:	4618      	mov	r0, r3
 800a3a0:	f001 fe36 	bl	800c010 <RCCEx_PLL3_Config>
 800a3a4:	4603      	mov	r3, r0
 800a3a6:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800a3aa:	e00a      	b.n	800a3c2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a3ac:	2301      	movs	r3, #1
 800a3ae:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800a3b2:	e006      	b.n	800a3c2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800a3b4:	bf00      	nop
 800a3b6:	e004      	b.n	800a3c2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800a3b8:	bf00      	nop
 800a3ba:	e002      	b.n	800a3c2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800a3bc:	bf00      	nop
 800a3be:	e000      	b.n	800a3c2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800a3c0:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a3c2:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800a3c6:	2b00      	cmp	r3, #0
 800a3c8:	d10b      	bne.n	800a3e2 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800a3ca:	4b39      	ldr	r3, [pc, #228]	; (800a4b0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800a3cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a3ce:	f023 41e0 	bic.w	r1, r3, #1879048192	; 0x70000000
 800a3d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a3d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a3da:	4a35      	ldr	r2, [pc, #212]	; (800a4b0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800a3dc:	430b      	orrs	r3, r1
 800a3de:	6553      	str	r3, [r2, #84]	; 0x54
 800a3e0:	e003      	b.n	800a3ea <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a3e2:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800a3e6:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800a3ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a3ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a3f2:	f002 0340 	and.w	r3, r2, #64	; 0x40
 800a3f6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800a3fa:	2300      	movs	r3, #0
 800a3fc:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 800a400:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	; 0xa0
 800a404:	460b      	mov	r3, r1
 800a406:	4313      	orrs	r3, r2
 800a408:	d058      	beq.n	800a4bc <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 800a40a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a40e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800a412:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 800a416:	d033      	beq.n	800a480 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 800a418:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 800a41c:	d82c      	bhi.n	800a478 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800a41e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a422:	d02f      	beq.n	800a484 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 800a424:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a428:	d826      	bhi.n	800a478 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800a42a:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800a42e:	d02b      	beq.n	800a488 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 800a430:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800a434:	d820      	bhi.n	800a478 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800a436:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a43a:	d012      	beq.n	800a462 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 800a43c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a440:	d81a      	bhi.n	800a478 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800a442:	2b00      	cmp	r3, #0
 800a444:	d022      	beq.n	800a48c <HAL_RCCEx_PeriphCLKConfig+0xd14>
 800a446:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a44a:	d115      	bne.n	800a478 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800a44c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a450:	3308      	adds	r3, #8
 800a452:	2100      	movs	r1, #0
 800a454:	4618      	mov	r0, r3
 800a456:	f001 fd29 	bl	800beac <RCCEx_PLL2_Config>
 800a45a:	4603      	mov	r3, r0
 800a45c:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800a460:	e015      	b.n	800a48e <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800a462:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a466:	3328      	adds	r3, #40	; 0x28
 800a468:	2102      	movs	r1, #2
 800a46a:	4618      	mov	r0, r3
 800a46c:	f001 fdd0 	bl	800c010 <RCCEx_PLL3_Config>
 800a470:	4603      	mov	r3, r0
 800a472:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800a476:	e00a      	b.n	800a48e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a478:	2301      	movs	r3, #1
 800a47a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800a47e:	e006      	b.n	800a48e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800a480:	bf00      	nop
 800a482:	e004      	b.n	800a48e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800a484:	bf00      	nop
 800a486:	e002      	b.n	800a48e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800a488:	bf00      	nop
 800a48a:	e000      	b.n	800a48e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800a48c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a48e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800a492:	2b00      	cmp	r3, #0
 800a494:	d10e      	bne.n	800a4b4 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800a496:	4b06      	ldr	r3, [pc, #24]	; (800a4b0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800a498:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a49a:	f423 51e0 	bic.w	r1, r3, #7168	; 0x1c00
 800a49e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a4a2:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800a4a6:	4a02      	ldr	r2, [pc, #8]	; (800a4b0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800a4a8:	430b      	orrs	r3, r1
 800a4aa:	6593      	str	r3, [r2, #88]	; 0x58
 800a4ac:	e006      	b.n	800a4bc <HAL_RCCEx_PeriphCLKConfig+0xd44>
 800a4ae:	bf00      	nop
 800a4b0:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a4b4:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800a4b8:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800a4bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a4c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a4c4:	f002 0380 	and.w	r3, r2, #128	; 0x80
 800a4c8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800a4cc:	2300      	movs	r3, #0
 800a4ce:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800a4d2:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	; 0x98
 800a4d6:	460b      	mov	r3, r1
 800a4d8:	4313      	orrs	r3, r2
 800a4da:	d055      	beq.n	800a588 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 800a4dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a4e0:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800a4e4:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 800a4e8:	d033      	beq.n	800a552 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 800a4ea:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 800a4ee:	d82c      	bhi.n	800a54a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800a4f0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a4f4:	d02f      	beq.n	800a556 <HAL_RCCEx_PeriphCLKConfig+0xdde>
 800a4f6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a4fa:	d826      	bhi.n	800a54a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800a4fc:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 800a500:	d02b      	beq.n	800a55a <HAL_RCCEx_PeriphCLKConfig+0xde2>
 800a502:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 800a506:	d820      	bhi.n	800a54a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800a508:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800a50c:	d012      	beq.n	800a534 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 800a50e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800a512:	d81a      	bhi.n	800a54a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800a514:	2b00      	cmp	r3, #0
 800a516:	d022      	beq.n	800a55e <HAL_RCCEx_PeriphCLKConfig+0xde6>
 800a518:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a51c:	d115      	bne.n	800a54a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800a51e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a522:	3308      	adds	r3, #8
 800a524:	2100      	movs	r1, #0
 800a526:	4618      	mov	r0, r3
 800a528:	f001 fcc0 	bl	800beac <RCCEx_PLL2_Config>
 800a52c:	4603      	mov	r3, r0
 800a52e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800a532:	e015      	b.n	800a560 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800a534:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a538:	3328      	adds	r3, #40	; 0x28
 800a53a:	2102      	movs	r1, #2
 800a53c:	4618      	mov	r0, r3
 800a53e:	f001 fd67 	bl	800c010 <RCCEx_PLL3_Config>
 800a542:	4603      	mov	r3, r0
 800a544:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800a548:	e00a      	b.n	800a560 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a54a:	2301      	movs	r3, #1
 800a54c:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800a550:	e006      	b.n	800a560 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800a552:	bf00      	nop
 800a554:	e004      	b.n	800a560 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800a556:	bf00      	nop
 800a558:	e002      	b.n	800a560 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800a55a:	bf00      	nop
 800a55c:	e000      	b.n	800a560 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800a55e:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a560:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800a564:	2b00      	cmp	r3, #0
 800a566:	d10b      	bne.n	800a580 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800a568:	4ba1      	ldr	r3, [pc, #644]	; (800a7f0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a56a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a56c:	f423 4160 	bic.w	r1, r3, #57344	; 0xe000
 800a570:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a574:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800a578:	4a9d      	ldr	r2, [pc, #628]	; (800a7f0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a57a:	430b      	orrs	r3, r1
 800a57c:	6593      	str	r3, [r2, #88]	; 0x58
 800a57e:	e003      	b.n	800a588 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a580:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800a584:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800a588:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a58c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a590:	f002 0308 	and.w	r3, r2, #8
 800a594:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800a598:	2300      	movs	r3, #0
 800a59a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800a59e:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	; 0x90
 800a5a2:	460b      	mov	r3, r1
 800a5a4:	4313      	orrs	r3, r2
 800a5a6:	d01e      	beq.n	800a5e6 <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 800a5a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a5ac:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a5b0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a5b4:	d10c      	bne.n	800a5d0 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800a5b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a5ba:	3328      	adds	r3, #40	; 0x28
 800a5bc:	2102      	movs	r1, #2
 800a5be:	4618      	mov	r0, r3
 800a5c0:	f001 fd26 	bl	800c010 <RCCEx_PLL3_Config>
 800a5c4:	4603      	mov	r3, r0
 800a5c6:	2b00      	cmp	r3, #0
 800a5c8:	d002      	beq.n	800a5d0 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 800a5ca:	2301      	movs	r3, #1
 800a5cc:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 800a5d0:	4b87      	ldr	r3, [pc, #540]	; (800a7f0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a5d2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a5d4:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800a5d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a5dc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a5e0:	4a83      	ldr	r2, [pc, #524]	; (800a7f0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a5e2:	430b      	orrs	r3, r1
 800a5e4:	6553      	str	r3, [r2, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800a5e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a5ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a5ee:	f002 0310 	and.w	r3, r2, #16
 800a5f2:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800a5f6:	2300      	movs	r3, #0
 800a5f8:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800a5fc:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	; 0x88
 800a600:	460b      	mov	r3, r1
 800a602:	4313      	orrs	r3, r2
 800a604:	d01e      	beq.n	800a644 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800a606:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a60a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800a60e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a612:	d10c      	bne.n	800a62e <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800a614:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a618:	3328      	adds	r3, #40	; 0x28
 800a61a:	2102      	movs	r1, #2
 800a61c:	4618      	mov	r0, r3
 800a61e:	f001 fcf7 	bl	800c010 <RCCEx_PLL3_Config>
 800a622:	4603      	mov	r3, r0
 800a624:	2b00      	cmp	r3, #0
 800a626:	d002      	beq.n	800a62e <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 800a628:	2301      	movs	r3, #1
 800a62a:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800a62e:	4b70      	ldr	r3, [pc, #448]	; (800a7f0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a630:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a632:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800a636:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a63a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800a63e:	4a6c      	ldr	r2, [pc, #432]	; (800a7f0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a640:	430b      	orrs	r3, r1
 800a642:	6593      	str	r3, [r2, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800a644:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a648:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a64c:	f402 2300 	and.w	r3, r2, #524288	; 0x80000
 800a650:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800a654:	2300      	movs	r3, #0
 800a656:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800a65a:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	; 0x80
 800a65e:	460b      	mov	r3, r1
 800a660:	4313      	orrs	r3, r2
 800a662:	d03e      	beq.n	800a6e2 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 800a664:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a668:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800a66c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800a670:	d022      	beq.n	800a6b8 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 800a672:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800a676:	d81b      	bhi.n	800a6b0 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 800a678:	2b00      	cmp	r3, #0
 800a67a:	d003      	beq.n	800a684 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 800a67c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a680:	d00b      	beq.n	800a69a <HAL_RCCEx_PeriphCLKConfig+0xf22>
 800a682:	e015      	b.n	800a6b0 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800a684:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a688:	3308      	adds	r3, #8
 800a68a:	2100      	movs	r1, #0
 800a68c:	4618      	mov	r0, r3
 800a68e:	f001 fc0d 	bl	800beac <RCCEx_PLL2_Config>
 800a692:	4603      	mov	r3, r0
 800a694:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800a698:	e00f      	b.n	800a6ba <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800a69a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a69e:	3328      	adds	r3, #40	; 0x28
 800a6a0:	2102      	movs	r1, #2
 800a6a2:	4618      	mov	r0, r3
 800a6a4:	f001 fcb4 	bl	800c010 <RCCEx_PLL3_Config>
 800a6a8:	4603      	mov	r3, r0
 800a6aa:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800a6ae:	e004      	b.n	800a6ba <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a6b0:	2301      	movs	r3, #1
 800a6b2:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800a6b6:	e000      	b.n	800a6ba <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 800a6b8:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a6ba:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800a6be:	2b00      	cmp	r3, #0
 800a6c0:	d10b      	bne.n	800a6da <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800a6c2:	4b4b      	ldr	r3, [pc, #300]	; (800a7f0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a6c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a6c6:	f423 3140 	bic.w	r1, r3, #196608	; 0x30000
 800a6ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a6ce:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800a6d2:	4a47      	ldr	r2, [pc, #284]	; (800a7f0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a6d4:	430b      	orrs	r3, r1
 800a6d6:	6593      	str	r3, [r2, #88]	; 0x58
 800a6d8:	e003      	b.n	800a6e2 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a6da:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800a6de:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800a6e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a6e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a6ea:	f402 2380 	and.w	r3, r2, #262144	; 0x40000
 800a6ee:	67bb      	str	r3, [r7, #120]	; 0x78
 800a6f0:	2300      	movs	r3, #0
 800a6f2:	67fb      	str	r3, [r7, #124]	; 0x7c
 800a6f4:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	; 0x78
 800a6f8:	460b      	mov	r3, r1
 800a6fa:	4313      	orrs	r3, r2
 800a6fc:	d03b      	beq.n	800a776 <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 800a6fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a702:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a706:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800a70a:	d01f      	beq.n	800a74c <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 800a70c:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800a710:	d818      	bhi.n	800a744 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 800a712:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a716:	d003      	beq.n	800a720 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 800a718:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800a71c:	d007      	beq.n	800a72e <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 800a71e:	e011      	b.n	800a744 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a720:	4b33      	ldr	r3, [pc, #204]	; (800a7f0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a722:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a724:	4a32      	ldr	r2, [pc, #200]	; (800a7f0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a726:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800a72a:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 800a72c:	e00f      	b.n	800a74e <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800a72e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a732:	3328      	adds	r3, #40	; 0x28
 800a734:	2101      	movs	r1, #1
 800a736:	4618      	mov	r0, r3
 800a738:	f001 fc6a 	bl	800c010 <RCCEx_PLL3_Config>
 800a73c:	4603      	mov	r3, r0
 800a73e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 800a742:	e004      	b.n	800a74e <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a744:	2301      	movs	r3, #1
 800a746:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800a74a:	e000      	b.n	800a74e <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 800a74c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a74e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800a752:	2b00      	cmp	r3, #0
 800a754:	d10b      	bne.n	800a76e <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800a756:	4b26      	ldr	r3, [pc, #152]	; (800a7f0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a758:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a75a:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 800a75e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a762:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a766:	4a22      	ldr	r2, [pc, #136]	; (800a7f0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a768:	430b      	orrs	r3, r1
 800a76a:	6553      	str	r3, [r2, #84]	; 0x54
 800a76c:	e003      	b.n	800a776 <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a76e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800a772:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800a776:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a77a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a77e:	f402 3380 	and.w	r3, r2, #65536	; 0x10000
 800a782:	673b      	str	r3, [r7, #112]	; 0x70
 800a784:	2300      	movs	r3, #0
 800a786:	677b      	str	r3, [r7, #116]	; 0x74
 800a788:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	; 0x70
 800a78c:	460b      	mov	r3, r1
 800a78e:	4313      	orrs	r3, r2
 800a790:	d034      	beq.n	800a7fc <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800a792:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a796:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a798:	2b00      	cmp	r3, #0
 800a79a:	d003      	beq.n	800a7a4 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 800a79c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a7a0:	d007      	beq.n	800a7b2 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 800a7a2:	e011      	b.n	800a7c8 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a7a4:	4b12      	ldr	r3, [pc, #72]	; (800a7f0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a7a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a7a8:	4a11      	ldr	r2, [pc, #68]	; (800a7f0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a7aa:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800a7ae:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800a7b0:	e00e      	b.n	800a7d0 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800a7b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a7b6:	3308      	adds	r3, #8
 800a7b8:	2102      	movs	r1, #2
 800a7ba:	4618      	mov	r0, r3
 800a7bc:	f001 fb76 	bl	800beac <RCCEx_PLL2_Config>
 800a7c0:	4603      	mov	r3, r0
 800a7c2:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800a7c6:	e003      	b.n	800a7d0 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 800a7c8:	2301      	movs	r3, #1
 800a7ca:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800a7ce:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a7d0:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800a7d4:	2b00      	cmp	r3, #0
 800a7d6:	d10d      	bne.n	800a7f4 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800a7d8:	4b05      	ldr	r3, [pc, #20]	; (800a7f0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a7da:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a7dc:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800a7e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a7e4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a7e6:	4a02      	ldr	r2, [pc, #8]	; (800a7f0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a7e8:	430b      	orrs	r3, r1
 800a7ea:	64d3      	str	r3, [r2, #76]	; 0x4c
 800a7ec:	e006      	b.n	800a7fc <HAL_RCCEx_PeriphCLKConfig+0x1084>
 800a7ee:	bf00      	nop
 800a7f0:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a7f4:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800a7f8:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800a7fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a800:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a804:	f002 5300 	and.w	r3, r2, #536870912	; 0x20000000
 800a808:	66bb      	str	r3, [r7, #104]	; 0x68
 800a80a:	2300      	movs	r3, #0
 800a80c:	66fb      	str	r3, [r7, #108]	; 0x6c
 800a80e:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	; 0x68
 800a812:	460b      	mov	r3, r1
 800a814:	4313      	orrs	r3, r2
 800a816:	d00c      	beq.n	800a832 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800a818:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a81c:	3328      	adds	r3, #40	; 0x28
 800a81e:	2102      	movs	r1, #2
 800a820:	4618      	mov	r0, r3
 800a822:	f001 fbf5 	bl	800c010 <RCCEx_PLL3_Config>
 800a826:	4603      	mov	r3, r0
 800a828:	2b00      	cmp	r3, #0
 800a82a:	d002      	beq.n	800a832 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 800a82c:	2301      	movs	r3, #1
 800a82e:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800a832:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a836:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a83a:	f402 3300 	and.w	r3, r2, #131072	; 0x20000
 800a83e:	663b      	str	r3, [r7, #96]	; 0x60
 800a840:	2300      	movs	r3, #0
 800a842:	667b      	str	r3, [r7, #100]	; 0x64
 800a844:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	; 0x60
 800a848:	460b      	mov	r3, r1
 800a84a:	4313      	orrs	r3, r2
 800a84c:	d038      	beq.n	800a8c0 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 800a84e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a852:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800a856:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800a85a:	d018      	beq.n	800a88e <HAL_RCCEx_PeriphCLKConfig+0x1116>
 800a85c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800a860:	d811      	bhi.n	800a886 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800a862:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a866:	d014      	beq.n	800a892 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 800a868:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a86c:	d80b      	bhi.n	800a886 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800a86e:	2b00      	cmp	r3, #0
 800a870:	d011      	beq.n	800a896 <HAL_RCCEx_PeriphCLKConfig+0x111e>
 800a872:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a876:	d106      	bne.n	800a886 <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a878:	4bc3      	ldr	r3, [pc, #780]	; (800ab88 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a87a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a87c:	4ac2      	ldr	r2, [pc, #776]	; (800ab88 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a87e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800a882:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 800a884:	e008      	b.n	800a898 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a886:	2301      	movs	r3, #1
 800a888:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800a88c:	e004      	b.n	800a898 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800a88e:	bf00      	nop
 800a890:	e002      	b.n	800a898 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800a892:	bf00      	nop
 800a894:	e000      	b.n	800a898 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800a896:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a898:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800a89c:	2b00      	cmp	r3, #0
 800a89e:	d10b      	bne.n	800a8b8 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800a8a0:	4bb9      	ldr	r3, [pc, #740]	; (800ab88 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a8a2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a8a4:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800a8a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a8ac:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800a8b0:	4ab5      	ldr	r2, [pc, #724]	; (800ab88 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a8b2:	430b      	orrs	r3, r1
 800a8b4:	6553      	str	r3, [r2, #84]	; 0x54
 800a8b6:	e003      	b.n	800a8c0 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a8b8:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800a8bc:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800a8c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a8c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8c8:	f402 1380 	and.w	r3, r2, #1048576	; 0x100000
 800a8cc:	65bb      	str	r3, [r7, #88]	; 0x58
 800a8ce:	2300      	movs	r3, #0
 800a8d0:	65fb      	str	r3, [r7, #92]	; 0x5c
 800a8d2:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	; 0x58
 800a8d6:	460b      	mov	r3, r1
 800a8d8:	4313      	orrs	r3, r2
 800a8da:	d009      	beq.n	800a8f0 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800a8dc:	4baa      	ldr	r3, [pc, #680]	; (800ab88 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a8de:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a8e0:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800a8e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a8e8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a8ea:	4aa7      	ldr	r2, [pc, #668]	; (800ab88 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a8ec:	430b      	orrs	r3, r1
 800a8ee:	6513      	str	r3, [r2, #80]	; 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 800a8f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a8f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8f8:	f002 5380 	and.w	r3, r2, #268435456	; 0x10000000
 800a8fc:	653b      	str	r3, [r7, #80]	; 0x50
 800a8fe:	2300      	movs	r3, #0
 800a900:	657b      	str	r3, [r7, #84]	; 0x54
 800a902:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	; 0x50
 800a906:	460b      	mov	r3, r1
 800a908:	4313      	orrs	r3, r2
 800a90a:	d00a      	beq.n	800a922 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 800a90c:	4b9e      	ldr	r3, [pc, #632]	; (800ab88 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a90e:	691b      	ldr	r3, [r3, #16]
 800a910:	f423 4180 	bic.w	r1, r3, #16384	; 0x4000
 800a914:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a918:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 800a91c:	4a9a      	ldr	r2, [pc, #616]	; (800ab88 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a91e:	430b      	orrs	r3, r1
 800a920:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800a922:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a926:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a92a:	f402 1300 	and.w	r3, r2, #2097152	; 0x200000
 800a92e:	64bb      	str	r3, [r7, #72]	; 0x48
 800a930:	2300      	movs	r3, #0
 800a932:	64fb      	str	r3, [r7, #76]	; 0x4c
 800a934:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	; 0x48
 800a938:	460b      	mov	r3, r1
 800a93a:	4313      	orrs	r3, r2
 800a93c:	d009      	beq.n	800a952 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800a93e:	4b92      	ldr	r3, [pc, #584]	; (800ab88 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a940:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a942:	f023 7180 	bic.w	r1, r3, #16777216	; 0x1000000
 800a946:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a94a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a94c:	4a8e      	ldr	r2, [pc, #568]	; (800ab88 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a94e:	430b      	orrs	r3, r1
 800a950:	6513      	str	r3, [r2, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800a952:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a956:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a95a:	f002 4380 	and.w	r3, r2, #1073741824	; 0x40000000
 800a95e:	643b      	str	r3, [r7, #64]	; 0x40
 800a960:	2300      	movs	r3, #0
 800a962:	647b      	str	r3, [r7, #68]	; 0x44
 800a964:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	; 0x40
 800a968:	460b      	mov	r3, r1
 800a96a:	4313      	orrs	r3, r2
 800a96c:	d00e      	beq.n	800a98c <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800a96e:	4b86      	ldr	r3, [pc, #536]	; (800ab88 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a970:	691b      	ldr	r3, [r3, #16]
 800a972:	4a85      	ldr	r2, [pc, #532]	; (800ab88 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a974:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800a978:	6113      	str	r3, [r2, #16]
 800a97a:	4b83      	ldr	r3, [pc, #524]	; (800ab88 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a97c:	6919      	ldr	r1, [r3, #16]
 800a97e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a982:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 800a986:	4a80      	ldr	r2, [pc, #512]	; (800ab88 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a988:	430b      	orrs	r3, r1
 800a98a:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800a98c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a990:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a994:	f002 4300 	and.w	r3, r2, #2147483648	; 0x80000000
 800a998:	63bb      	str	r3, [r7, #56]	; 0x38
 800a99a:	2300      	movs	r3, #0
 800a99c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a99e:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	; 0x38
 800a9a2:	460b      	mov	r3, r1
 800a9a4:	4313      	orrs	r3, r2
 800a9a6:	d009      	beq.n	800a9bc <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800a9a8:	4b77      	ldr	r3, [pc, #476]	; (800ab88 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a9aa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a9ac:	f023 5140 	bic.w	r1, r3, #805306368	; 0x30000000
 800a9b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a9b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a9b6:	4a74      	ldr	r2, [pc, #464]	; (800ab88 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a9b8:	430b      	orrs	r3, r1
 800a9ba:	64d3      	str	r3, [r2, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800a9bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a9c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a9c4:	f402 0300 	and.w	r3, r2, #8388608	; 0x800000
 800a9c8:	633b      	str	r3, [r7, #48]	; 0x30
 800a9ca:	2300      	movs	r3, #0
 800a9cc:	637b      	str	r3, [r7, #52]	; 0x34
 800a9ce:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	; 0x30
 800a9d2:	460b      	mov	r3, r1
 800a9d4:	4313      	orrs	r3, r2
 800a9d6:	d00a      	beq.n	800a9ee <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800a9d8:	4b6b      	ldr	r3, [pc, #428]	; (800ab88 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a9da:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a9dc:	f423 0140 	bic.w	r1, r3, #12582912	; 0xc00000
 800a9e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a9e4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800a9e8:	4a67      	ldr	r2, [pc, #412]	; (800ab88 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a9ea:	430b      	orrs	r3, r1
 800a9ec:	6553      	str	r3, [r2, #84]	; 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800a9ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a9f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a9f6:	2100      	movs	r1, #0
 800a9f8:	62b9      	str	r1, [r7, #40]	; 0x28
 800a9fa:	f003 0301 	and.w	r3, r3, #1
 800a9fe:	62fb      	str	r3, [r7, #44]	; 0x2c
 800aa00:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	; 0x28
 800aa04:	460b      	mov	r3, r1
 800aa06:	4313      	orrs	r3, r2
 800aa08:	d011      	beq.n	800aa2e <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800aa0a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800aa0e:	3308      	adds	r3, #8
 800aa10:	2100      	movs	r1, #0
 800aa12:	4618      	mov	r0, r3
 800aa14:	f001 fa4a 	bl	800beac <RCCEx_PLL2_Config>
 800aa18:	4603      	mov	r3, r0
 800aa1a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 800aa1e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800aa22:	2b00      	cmp	r3, #0
 800aa24:	d003      	beq.n	800aa2e <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800aa26:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800aa2a:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800aa2e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800aa32:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa36:	2100      	movs	r1, #0
 800aa38:	6239      	str	r1, [r7, #32]
 800aa3a:	f003 0302 	and.w	r3, r3, #2
 800aa3e:	627b      	str	r3, [r7, #36]	; 0x24
 800aa40:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800aa44:	460b      	mov	r3, r1
 800aa46:	4313      	orrs	r3, r2
 800aa48:	d011      	beq.n	800aa6e <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800aa4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800aa4e:	3308      	adds	r3, #8
 800aa50:	2101      	movs	r1, #1
 800aa52:	4618      	mov	r0, r3
 800aa54:	f001 fa2a 	bl	800beac <RCCEx_PLL2_Config>
 800aa58:	4603      	mov	r3, r0
 800aa5a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 800aa5e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800aa62:	2b00      	cmp	r3, #0
 800aa64:	d003      	beq.n	800aa6e <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800aa66:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800aa6a:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800aa6e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800aa72:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa76:	2100      	movs	r1, #0
 800aa78:	61b9      	str	r1, [r7, #24]
 800aa7a:	f003 0304 	and.w	r3, r3, #4
 800aa7e:	61fb      	str	r3, [r7, #28]
 800aa80:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800aa84:	460b      	mov	r3, r1
 800aa86:	4313      	orrs	r3, r2
 800aa88:	d011      	beq.n	800aaae <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800aa8a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800aa8e:	3308      	adds	r3, #8
 800aa90:	2102      	movs	r1, #2
 800aa92:	4618      	mov	r0, r3
 800aa94:	f001 fa0a 	bl	800beac <RCCEx_PLL2_Config>
 800aa98:	4603      	mov	r3, r0
 800aa9a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 800aa9e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800aaa2:	2b00      	cmp	r3, #0
 800aaa4:	d003      	beq.n	800aaae <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800aaa6:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800aaaa:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800aaae:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800aab2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aab6:	2100      	movs	r1, #0
 800aab8:	6139      	str	r1, [r7, #16]
 800aaba:	f003 0308 	and.w	r3, r3, #8
 800aabe:	617b      	str	r3, [r7, #20]
 800aac0:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800aac4:	460b      	mov	r3, r1
 800aac6:	4313      	orrs	r3, r2
 800aac8:	d011      	beq.n	800aaee <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800aaca:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800aace:	3328      	adds	r3, #40	; 0x28
 800aad0:	2100      	movs	r1, #0
 800aad2:	4618      	mov	r0, r3
 800aad4:	f001 fa9c 	bl	800c010 <RCCEx_PLL3_Config>
 800aad8:	4603      	mov	r3, r0
 800aada:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
  
    if (ret == HAL_OK)
 800aade:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800aae2:	2b00      	cmp	r3, #0
 800aae4:	d003      	beq.n	800aaee <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800aae6:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800aaea:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800aaee:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800aaf2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aaf6:	2100      	movs	r1, #0
 800aaf8:	60b9      	str	r1, [r7, #8]
 800aafa:	f003 0310 	and.w	r3, r3, #16
 800aafe:	60fb      	str	r3, [r7, #12]
 800ab00:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800ab04:	460b      	mov	r3, r1
 800ab06:	4313      	orrs	r3, r2
 800ab08:	d011      	beq.n	800ab2e <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800ab0a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800ab0e:	3328      	adds	r3, #40	; 0x28
 800ab10:	2101      	movs	r1, #1
 800ab12:	4618      	mov	r0, r3
 800ab14:	f001 fa7c 	bl	800c010 <RCCEx_PLL3_Config>
 800ab18:	4603      	mov	r3, r0
 800ab1a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 800ab1e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800ab22:	2b00      	cmp	r3, #0
 800ab24:	d003      	beq.n	800ab2e <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ab26:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800ab2a:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800ab2e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800ab32:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab36:	2100      	movs	r1, #0
 800ab38:	6039      	str	r1, [r7, #0]
 800ab3a:	f003 0320 	and.w	r3, r3, #32
 800ab3e:	607b      	str	r3, [r7, #4]
 800ab40:	e9d7 1200 	ldrd	r1, r2, [r7]
 800ab44:	460b      	mov	r3, r1
 800ab46:	4313      	orrs	r3, r2
 800ab48:	d011      	beq.n	800ab6e <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800ab4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800ab4e:	3328      	adds	r3, #40	; 0x28
 800ab50:	2102      	movs	r1, #2
 800ab52:	4618      	mov	r0, r3
 800ab54:	f001 fa5c 	bl	800c010 <RCCEx_PLL3_Config>
 800ab58:	4603      	mov	r3, r0
 800ab5a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 800ab5e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800ab62:	2b00      	cmp	r3, #0
 800ab64:	d003      	beq.n	800ab6e <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ab66:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800ab6a:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    } 
  }

  if (status == HAL_OK)
 800ab6e:	f897 3126 	ldrb.w	r3, [r7, #294]	; 0x126
 800ab72:	2b00      	cmp	r3, #0
 800ab74:	d101      	bne.n	800ab7a <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 800ab76:	2300      	movs	r3, #0
 800ab78:	e000      	b.n	800ab7c <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 800ab7a:	2301      	movs	r3, #1
}
 800ab7c:	4618      	mov	r0, r3
 800ab7e:	f507 7794 	add.w	r7, r7, #296	; 0x128
 800ab82:	46bd      	mov	sp, r7
 800ab84:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800ab88:	58024400 	.word	0x58024400

0800ab8c <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 800ab8c:	b580      	push	{r7, lr}
 800ab8e:	b090      	sub	sp, #64	; 0x40
 800ab90:	af00      	add	r7, sp, #0
 800ab92:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800ab96:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ab9a:	f5a2 7180 	sub.w	r1, r2, #256	; 0x100
 800ab9e:	430b      	orrs	r3, r1
 800aba0:	f040 8094 	bne.w	800accc <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 800aba4:	4b9e      	ldr	r3, [pc, #632]	; (800ae20 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800aba6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800aba8:	f003 0307 	and.w	r3, r3, #7
 800abac:	633b      	str	r3, [r7, #48]	; 0x30

    switch (saiclocksource)
 800abae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800abb0:	2b04      	cmp	r3, #4
 800abb2:	f200 8087 	bhi.w	800acc4 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 800abb6:	a201      	add	r2, pc, #4	; (adr r2, 800abbc <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 800abb8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800abbc:	0800abd1 	.word	0x0800abd1
 800abc0:	0800abf9 	.word	0x0800abf9
 800abc4:	0800ac21 	.word	0x0800ac21
 800abc8:	0800acbd 	.word	0x0800acbd
 800abcc:	0800ac49 	.word	0x0800ac49
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800abd0:	4b93      	ldr	r3, [pc, #588]	; (800ae20 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800abd2:	681b      	ldr	r3, [r3, #0]
 800abd4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800abd8:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800abdc:	d108      	bne.n	800abf0 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800abde:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800abe2:	4618      	mov	r0, r3
 800abe4:	f001 f810 	bl	800bc08 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800abe8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800abea:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800abec:	f000 bd45 	b.w	800b67a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800abf0:	2300      	movs	r3, #0
 800abf2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800abf4:	f000 bd41 	b.w	800b67a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800abf8:	4b89      	ldr	r3, [pc, #548]	; (800ae20 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800abfa:	681b      	ldr	r3, [r3, #0]
 800abfc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800ac00:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800ac04:	d108      	bne.n	800ac18 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ac06:	f107 0318 	add.w	r3, r7, #24
 800ac0a:	4618      	mov	r0, r3
 800ac0c:	f000 fd54 	bl	800b6b8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800ac10:	69bb      	ldr	r3, [r7, #24]
 800ac12:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ac14:	f000 bd31 	b.w	800b67a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ac18:	2300      	movs	r3, #0
 800ac1a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800ac1c:	f000 bd2d 	b.w	800b67a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800ac20:	4b7f      	ldr	r3, [pc, #508]	; (800ae20 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800ac22:	681b      	ldr	r3, [r3, #0]
 800ac24:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800ac28:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800ac2c:	d108      	bne.n	800ac40 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800ac2e:	f107 030c 	add.w	r3, r7, #12
 800ac32:	4618      	mov	r0, r3
 800ac34:	f000 fe94 	bl	800b960 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800ac38:	68fb      	ldr	r3, [r7, #12]
 800ac3a:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ac3c:	f000 bd1d 	b.w	800b67a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ac40:	2300      	movs	r3, #0
 800ac42:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800ac44:	f000 bd19 	b.w	800b67a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800ac48:	4b75      	ldr	r3, [pc, #468]	; (800ae20 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800ac4a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ac4c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800ac50:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800ac52:	4b73      	ldr	r3, [pc, #460]	; (800ae20 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800ac54:	681b      	ldr	r3, [r3, #0]
 800ac56:	f003 0304 	and.w	r3, r3, #4
 800ac5a:	2b04      	cmp	r3, #4
 800ac5c:	d10c      	bne.n	800ac78 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 800ac5e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ac60:	2b00      	cmp	r3, #0
 800ac62:	d109      	bne.n	800ac78 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800ac64:	4b6e      	ldr	r3, [pc, #440]	; (800ae20 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800ac66:	681b      	ldr	r3, [r3, #0]
 800ac68:	08db      	lsrs	r3, r3, #3
 800ac6a:	f003 0303 	and.w	r3, r3, #3
 800ac6e:	4a6d      	ldr	r2, [pc, #436]	; (800ae24 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800ac70:	fa22 f303 	lsr.w	r3, r2, r3
 800ac74:	63fb      	str	r3, [r7, #60]	; 0x3c
 800ac76:	e01f      	b.n	800acb8 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800ac78:	4b69      	ldr	r3, [pc, #420]	; (800ae20 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800ac7a:	681b      	ldr	r3, [r3, #0]
 800ac7c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ac80:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800ac84:	d106      	bne.n	800ac94 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 800ac86:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ac88:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800ac8c:	d102      	bne.n	800ac94 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800ac8e:	4b66      	ldr	r3, [pc, #408]	; (800ae28 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 800ac90:	63fb      	str	r3, [r7, #60]	; 0x3c
 800ac92:	e011      	b.n	800acb8 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800ac94:	4b62      	ldr	r3, [pc, #392]	; (800ae20 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800ac96:	681b      	ldr	r3, [r3, #0]
 800ac98:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ac9c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800aca0:	d106      	bne.n	800acb0 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 800aca2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800aca4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800aca8:	d102      	bne.n	800acb0 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800acaa:	4b60      	ldr	r3, [pc, #384]	; (800ae2c <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 800acac:	63fb      	str	r3, [r7, #60]	; 0x3c
 800acae:	e003      	b.n	800acb8 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800acb0:	2300      	movs	r3, #0
 800acb2:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 800acb4:	f000 bce1 	b.w	800b67a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800acb8:	f000 bcdf 	b.w	800b67a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800acbc:	4b5c      	ldr	r3, [pc, #368]	; (800ae30 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 800acbe:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800acc0:	f000 bcdb 	b.w	800b67a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800acc4:	2300      	movs	r3, #0
 800acc6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800acc8:	f000 bcd7 	b.w	800b67a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 800accc:	e9d7 2300 	ldrd	r2, r3, [r7]
 800acd0:	f5a2 7100 	sub.w	r1, r2, #512	; 0x200
 800acd4:	430b      	orrs	r3, r1
 800acd6:	f040 80ad 	bne.w	800ae34 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
  {

    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 800acda:	4b51      	ldr	r3, [pc, #324]	; (800ae20 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800acdc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800acde:	f403 73e0 	and.w	r3, r3, #448	; 0x1c0
 800ace2:	633b      	str	r3, [r7, #48]	; 0x30

    switch (saiclocksource)
 800ace4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ace6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800acea:	d056      	beq.n	800ad9a <HAL_RCCEx_GetPeriphCLKFreq+0x20e>
 800acec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800acee:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800acf2:	f200 8090 	bhi.w	800ae16 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800acf6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800acf8:	2bc0      	cmp	r3, #192	; 0xc0
 800acfa:	f000 8088 	beq.w	800ae0e <HAL_RCCEx_GetPeriphCLKFreq+0x282>
 800acfe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ad00:	2bc0      	cmp	r3, #192	; 0xc0
 800ad02:	f200 8088 	bhi.w	800ae16 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800ad06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ad08:	2b80      	cmp	r3, #128	; 0x80
 800ad0a:	d032      	beq.n	800ad72 <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 800ad0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ad0e:	2b80      	cmp	r3, #128	; 0x80
 800ad10:	f200 8081 	bhi.w	800ae16 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800ad14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ad16:	2b00      	cmp	r3, #0
 800ad18:	d003      	beq.n	800ad22 <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 800ad1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ad1c:	2b40      	cmp	r3, #64	; 0x40
 800ad1e:	d014      	beq.n	800ad4a <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
 800ad20:	e079      	b.n	800ae16 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
    {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800ad22:	4b3f      	ldr	r3, [pc, #252]	; (800ae20 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800ad24:	681b      	ldr	r3, [r3, #0]
 800ad26:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800ad2a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800ad2e:	d108      	bne.n	800ad42 <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800ad30:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800ad34:	4618      	mov	r0, r3
 800ad36:	f000 ff67 	bl	800bc08 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800ad3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad3c:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ad3e:	f000 bc9c 	b.w	800b67a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ad42:	2300      	movs	r3, #0
 800ad44:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800ad46:	f000 bc98 	b.w	800b67a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800ad4a:	4b35      	ldr	r3, [pc, #212]	; (800ae20 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800ad4c:	681b      	ldr	r3, [r3, #0]
 800ad4e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800ad52:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800ad56:	d108      	bne.n	800ad6a <HAL_RCCEx_GetPeriphCLKFreq+0x1de>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ad58:	f107 0318 	add.w	r3, r7, #24
 800ad5c:	4618      	mov	r0, r3
 800ad5e:	f000 fcab 	bl	800b6b8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800ad62:	69bb      	ldr	r3, [r7, #24]
 800ad64:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ad66:	f000 bc88 	b.w	800b67a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ad6a:	2300      	movs	r3, #0
 800ad6c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800ad6e:	f000 bc84 	b.w	800b67a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800ad72:	4b2b      	ldr	r3, [pc, #172]	; (800ae20 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800ad74:	681b      	ldr	r3, [r3, #0]
 800ad76:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800ad7a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800ad7e:	d108      	bne.n	800ad92 <HAL_RCCEx_GetPeriphCLKFreq+0x206>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800ad80:	f107 030c 	add.w	r3, r7, #12
 800ad84:	4618      	mov	r0, r3
 800ad86:	f000 fdeb 	bl	800b960 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800ad8a:	68fb      	ldr	r3, [r7, #12]
 800ad8c:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ad8e:	f000 bc74 	b.w	800b67a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ad92:	2300      	movs	r3, #0
 800ad94:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800ad96:	f000 bc70 	b.w	800b67a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800ad9a:	4b21      	ldr	r3, [pc, #132]	; (800ae20 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800ad9c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ad9e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800ada2:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800ada4:	4b1e      	ldr	r3, [pc, #120]	; (800ae20 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800ada6:	681b      	ldr	r3, [r3, #0]
 800ada8:	f003 0304 	and.w	r3, r3, #4
 800adac:	2b04      	cmp	r3, #4
 800adae:	d10c      	bne.n	800adca <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
 800adb0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800adb2:	2b00      	cmp	r3, #0
 800adb4:	d109      	bne.n	800adca <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800adb6:	4b1a      	ldr	r3, [pc, #104]	; (800ae20 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800adb8:	681b      	ldr	r3, [r3, #0]
 800adba:	08db      	lsrs	r3, r3, #3
 800adbc:	f003 0303 	and.w	r3, r3, #3
 800adc0:	4a18      	ldr	r2, [pc, #96]	; (800ae24 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800adc2:	fa22 f303 	lsr.w	r3, r2, r3
 800adc6:	63fb      	str	r3, [r7, #60]	; 0x3c
 800adc8:	e01f      	b.n	800ae0a <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800adca:	4b15      	ldr	r3, [pc, #84]	; (800ae20 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800adcc:	681b      	ldr	r3, [r3, #0]
 800adce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800add2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800add6:	d106      	bne.n	800ade6 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 800add8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800adda:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800adde:	d102      	bne.n	800ade6 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800ade0:	4b11      	ldr	r3, [pc, #68]	; (800ae28 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 800ade2:	63fb      	str	r3, [r7, #60]	; 0x3c
 800ade4:	e011      	b.n	800ae0a <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800ade6:	4b0e      	ldr	r3, [pc, #56]	; (800ae20 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800ade8:	681b      	ldr	r3, [r3, #0]
 800adea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800adee:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800adf2:	d106      	bne.n	800ae02 <HAL_RCCEx_GetPeriphCLKFreq+0x276>
 800adf4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800adf6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800adfa:	d102      	bne.n	800ae02 <HAL_RCCEx_GetPeriphCLKFreq+0x276>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800adfc:	4b0b      	ldr	r3, [pc, #44]	; (800ae2c <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 800adfe:	63fb      	str	r3, [r7, #60]	; 0x3c
 800ae00:	e003      	b.n	800ae0a <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800ae02:	2300      	movs	r3, #0
 800ae04:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 800ae06:	f000 bc38 	b.w	800b67a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800ae0a:	f000 bc36 	b.w	800b67a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800ae0e:	4b08      	ldr	r3, [pc, #32]	; (800ae30 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 800ae10:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800ae12:	f000 bc32 	b.w	800b67a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800ae16:	2300      	movs	r3, #0
 800ae18:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800ae1a:	f000 bc2e 	b.w	800b67a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800ae1e:	bf00      	nop
 800ae20:	58024400 	.word	0x58024400
 800ae24:	03d09000 	.word	0x03d09000
 800ae28:	003d0900 	.word	0x003d0900
 800ae2c:	007a1200 	.word	0x007a1200
 800ae30:	00bb8000 	.word	0x00bb8000
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 800ae34:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ae38:	f5a2 6180 	sub.w	r1, r2, #1024	; 0x400
 800ae3c:	430b      	orrs	r3, r1
 800ae3e:	f040 809c 	bne.w	800af7a <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 800ae42:	4b9e      	ldr	r3, [pc, #632]	; (800b0bc <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800ae44:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ae46:	f403 0360 	and.w	r3, r3, #14680064	; 0xe00000
 800ae4a:	633b      	str	r3, [r7, #48]	; 0x30

    switch (saiclocksource)
 800ae4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ae4e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800ae52:	d054      	beq.n	800aefe <HAL_RCCEx_GetPeriphCLKFreq+0x372>
 800ae54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ae56:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800ae5a:	f200 808b 	bhi.w	800af74 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800ae5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ae60:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800ae64:	f000 8083 	beq.w	800af6e <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 800ae68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ae6a:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800ae6e:	f200 8081 	bhi.w	800af74 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800ae72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ae74:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800ae78:	d02f      	beq.n	800aeda <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
 800ae7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ae7c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800ae80:	d878      	bhi.n	800af74 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800ae82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ae84:	2b00      	cmp	r3, #0
 800ae86:	d004      	beq.n	800ae92 <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 800ae88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ae8a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800ae8e:	d012      	beq.n	800aeb6 <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 800ae90:	e070      	b.n	800af74 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800ae92:	4b8a      	ldr	r3, [pc, #552]	; (800b0bc <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800ae94:	681b      	ldr	r3, [r3, #0]
 800ae96:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800ae9a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800ae9e:	d107      	bne.n	800aeb0 <HAL_RCCEx_GetPeriphCLKFreq+0x324>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800aea0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800aea4:	4618      	mov	r0, r3
 800aea6:	f000 feaf 	bl	800bc08 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800aeaa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aeac:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800aeae:	e3e4      	b.n	800b67a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800aeb0:	2300      	movs	r3, #0
 800aeb2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800aeb4:	e3e1      	b.n	800b67a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800aeb6:	4b81      	ldr	r3, [pc, #516]	; (800b0bc <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800aeb8:	681b      	ldr	r3, [r3, #0]
 800aeba:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800aebe:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800aec2:	d107      	bne.n	800aed4 <HAL_RCCEx_GetPeriphCLKFreq+0x348>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800aec4:	f107 0318 	add.w	r3, r7, #24
 800aec8:	4618      	mov	r0, r3
 800aeca:	f000 fbf5 	bl	800b6b8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800aece:	69bb      	ldr	r3, [r7, #24]
 800aed0:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800aed2:	e3d2      	b.n	800b67a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800aed4:	2300      	movs	r3, #0
 800aed6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800aed8:	e3cf      	b.n	800b67a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800aeda:	4b78      	ldr	r3, [pc, #480]	; (800b0bc <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800aedc:	681b      	ldr	r3, [r3, #0]
 800aede:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800aee2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800aee6:	d107      	bne.n	800aef8 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800aee8:	f107 030c 	add.w	r3, r7, #12
 800aeec:	4618      	mov	r0, r3
 800aeee:	f000 fd37 	bl	800b960 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800aef2:	68fb      	ldr	r3, [r7, #12]
 800aef4:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800aef6:	e3c0      	b.n	800b67a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800aef8:	2300      	movs	r3, #0
 800aefa:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800aefc:	e3bd      	b.n	800b67a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800aefe:	4b6f      	ldr	r3, [pc, #444]	; (800b0bc <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800af00:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800af02:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800af06:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800af08:	4b6c      	ldr	r3, [pc, #432]	; (800b0bc <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800af0a:	681b      	ldr	r3, [r3, #0]
 800af0c:	f003 0304 	and.w	r3, r3, #4
 800af10:	2b04      	cmp	r3, #4
 800af12:	d10c      	bne.n	800af2e <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
 800af14:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800af16:	2b00      	cmp	r3, #0
 800af18:	d109      	bne.n	800af2e <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800af1a:	4b68      	ldr	r3, [pc, #416]	; (800b0bc <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800af1c:	681b      	ldr	r3, [r3, #0]
 800af1e:	08db      	lsrs	r3, r3, #3
 800af20:	f003 0303 	and.w	r3, r3, #3
 800af24:	4a66      	ldr	r2, [pc, #408]	; (800b0c0 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800af26:	fa22 f303 	lsr.w	r3, r2, r3
 800af2a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800af2c:	e01e      	b.n	800af6c <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800af2e:	4b63      	ldr	r3, [pc, #396]	; (800b0bc <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800af30:	681b      	ldr	r3, [r3, #0]
 800af32:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800af36:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800af3a:	d106      	bne.n	800af4a <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
 800af3c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800af3e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800af42:	d102      	bne.n	800af4a <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800af44:	4b5f      	ldr	r3, [pc, #380]	; (800b0c4 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 800af46:	63fb      	str	r3, [r7, #60]	; 0x3c
 800af48:	e010      	b.n	800af6c <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800af4a:	4b5c      	ldr	r3, [pc, #368]	; (800b0bc <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800af4c:	681b      	ldr	r3, [r3, #0]
 800af4e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800af52:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800af56:	d106      	bne.n	800af66 <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
 800af58:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800af5a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800af5e:	d102      	bne.n	800af66 <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800af60:	4b59      	ldr	r3, [pc, #356]	; (800b0c8 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 800af62:	63fb      	str	r3, [r7, #60]	; 0x3c
 800af64:	e002      	b.n	800af6c <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800af66:	2300      	movs	r3, #0
 800af68:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 800af6a:	e386      	b.n	800b67a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800af6c:	e385      	b.n	800b67a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800af6e:	4b57      	ldr	r3, [pc, #348]	; (800b0cc <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 800af70:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800af72:	e382      	b.n	800b67a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800af74:	2300      	movs	r3, #0
 800af76:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800af78:	e37f      	b.n	800b67a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 800af7a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800af7e:	f5a2 6100 	sub.w	r1, r2, #2048	; 0x800
 800af82:	430b      	orrs	r3, r1
 800af84:	f040 80a7 	bne.w	800b0d6 <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 800af88:	4b4c      	ldr	r3, [pc, #304]	; (800b0bc <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800af8a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800af8c:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
 800af90:	633b      	str	r3, [r7, #48]	; 0x30

    switch (saiclocksource)
 800af92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800af94:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800af98:	d055      	beq.n	800b046 <HAL_RCCEx_GetPeriphCLKFreq+0x4ba>
 800af9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800af9c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800afa0:	f200 8096 	bhi.w	800b0d0 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800afa4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800afa6:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800afaa:	f000 8084 	beq.w	800b0b6 <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 800afae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800afb0:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800afb4:	f200 808c 	bhi.w	800b0d0 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800afb8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800afba:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800afbe:	d030      	beq.n	800b022 <HAL_RCCEx_GetPeriphCLKFreq+0x496>
 800afc0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800afc2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800afc6:	f200 8083 	bhi.w	800b0d0 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800afca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800afcc:	2b00      	cmp	r3, #0
 800afce:	d004      	beq.n	800afda <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 800afd0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800afd2:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800afd6:	d012      	beq.n	800affe <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 800afd8:	e07a      	b.n	800b0d0 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800afda:	4b38      	ldr	r3, [pc, #224]	; (800b0bc <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800afdc:	681b      	ldr	r3, [r3, #0]
 800afde:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800afe2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800afe6:	d107      	bne.n	800aff8 <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800afe8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800afec:	4618      	mov	r0, r3
 800afee:	f000 fe0b 	bl	800bc08 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800aff2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aff4:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800aff6:	e340      	b.n	800b67a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800aff8:	2300      	movs	r3, #0
 800affa:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800affc:	e33d      	b.n	800b67a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800affe:	4b2f      	ldr	r3, [pc, #188]	; (800b0bc <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800b000:	681b      	ldr	r3, [r3, #0]
 800b002:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800b006:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800b00a:	d107      	bne.n	800b01c <HAL_RCCEx_GetPeriphCLKFreq+0x490>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b00c:	f107 0318 	add.w	r3, r7, #24
 800b010:	4618      	mov	r0, r3
 800b012:	f000 fb51 	bl	800b6b8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800b016:	69bb      	ldr	r3, [r7, #24]
 800b018:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b01a:	e32e      	b.n	800b67a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b01c:	2300      	movs	r3, #0
 800b01e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800b020:	e32b      	b.n	800b67a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800b022:	4b26      	ldr	r3, [pc, #152]	; (800b0bc <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800b024:	681b      	ldr	r3, [r3, #0]
 800b026:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800b02a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800b02e:	d107      	bne.n	800b040 <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b030:	f107 030c 	add.w	r3, r7, #12
 800b034:	4618      	mov	r0, r3
 800b036:	f000 fc93 	bl	800b960 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800b03a:	68fb      	ldr	r3, [r7, #12]
 800b03c:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b03e:	e31c      	b.n	800b67a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b040:	2300      	movs	r3, #0
 800b042:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800b044:	e319      	b.n	800b67a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800b046:	4b1d      	ldr	r3, [pc, #116]	; (800b0bc <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800b048:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b04a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800b04e:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800b050:	4b1a      	ldr	r3, [pc, #104]	; (800b0bc <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800b052:	681b      	ldr	r3, [r3, #0]
 800b054:	f003 0304 	and.w	r3, r3, #4
 800b058:	2b04      	cmp	r3, #4
 800b05a:	d10c      	bne.n	800b076 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 800b05c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b05e:	2b00      	cmp	r3, #0
 800b060:	d109      	bne.n	800b076 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b062:	4b16      	ldr	r3, [pc, #88]	; (800b0bc <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800b064:	681b      	ldr	r3, [r3, #0]
 800b066:	08db      	lsrs	r3, r3, #3
 800b068:	f003 0303 	and.w	r3, r3, #3
 800b06c:	4a14      	ldr	r2, [pc, #80]	; (800b0c0 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800b06e:	fa22 f303 	lsr.w	r3, r2, r3
 800b072:	63fb      	str	r3, [r7, #60]	; 0x3c
 800b074:	e01e      	b.n	800b0b4 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800b076:	4b11      	ldr	r3, [pc, #68]	; (800b0bc <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800b078:	681b      	ldr	r3, [r3, #0]
 800b07a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b07e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b082:	d106      	bne.n	800b092 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 800b084:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b086:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800b08a:	d102      	bne.n	800b092 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800b08c:	4b0d      	ldr	r3, [pc, #52]	; (800b0c4 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 800b08e:	63fb      	str	r3, [r7, #60]	; 0x3c
 800b090:	e010      	b.n	800b0b4 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800b092:	4b0a      	ldr	r3, [pc, #40]	; (800b0bc <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800b094:	681b      	ldr	r3, [r3, #0]
 800b096:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b09a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800b09e:	d106      	bne.n	800b0ae <HAL_RCCEx_GetPeriphCLKFreq+0x522>
 800b0a0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b0a2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800b0a6:	d102      	bne.n	800b0ae <HAL_RCCEx_GetPeriphCLKFreq+0x522>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800b0a8:	4b07      	ldr	r3, [pc, #28]	; (800b0c8 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 800b0aa:	63fb      	str	r3, [r7, #60]	; 0x3c
 800b0ac:	e002      	b.n	800b0b4 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800b0ae:	2300      	movs	r3, #0
 800b0b0:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 800b0b2:	e2e2      	b.n	800b67a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800b0b4:	e2e1      	b.n	800b67a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800b0b6:	4b05      	ldr	r3, [pc, #20]	; (800b0cc <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 800b0b8:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800b0ba:	e2de      	b.n	800b67a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800b0bc:	58024400 	.word	0x58024400
 800b0c0:	03d09000 	.word	0x03d09000
 800b0c4:	003d0900 	.word	0x003d0900
 800b0c8:	007a1200 	.word	0x007a1200
 800b0cc:	00bb8000 	.word	0x00bb8000
      }

      default :
      {
        frequency = 0;
 800b0d0:	2300      	movs	r3, #0
 800b0d2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800b0d4:	e2d1      	b.n	800b67a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 800b0d6:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b0da:	f5a2 5180 	sub.w	r1, r2, #4096	; 0x1000
 800b0de:	430b      	orrs	r3, r1
 800b0e0:	f040 809c 	bne.w	800b21c <HAL_RCCEx_GetPeriphCLKFreq+0x690>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 800b0e4:	4b93      	ldr	r3, [pc, #588]	; (800b334 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800b0e6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b0e8:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 800b0ec:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 800b0ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b0f0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800b0f4:	d054      	beq.n	800b1a0 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 800b0f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b0f8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800b0fc:	f200 808b 	bhi.w	800b216 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800b100:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b102:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800b106:	f000 8083 	beq.w	800b210 <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 800b10a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b10c:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800b110:	f200 8081 	bhi.w	800b216 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800b114:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b116:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b11a:	d02f      	beq.n	800b17c <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
 800b11c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b11e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b122:	d878      	bhi.n	800b216 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800b124:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b126:	2b00      	cmp	r3, #0
 800b128:	d004      	beq.n	800b134 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 800b12a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b12c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b130:	d012      	beq.n	800b158 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
 800b132:	e070      	b.n	800b216 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800b134:	4b7f      	ldr	r3, [pc, #508]	; (800b334 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800b136:	681b      	ldr	r3, [r3, #0]
 800b138:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b13c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800b140:	d107      	bne.n	800b152 <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800b142:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800b146:	4618      	mov	r0, r3
 800b148:	f000 fd5e 	bl	800bc08 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800b14c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b14e:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b150:	e293      	b.n	800b67a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b152:	2300      	movs	r3, #0
 800b154:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800b156:	e290      	b.n	800b67a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800b158:	4b76      	ldr	r3, [pc, #472]	; (800b334 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800b15a:	681b      	ldr	r3, [r3, #0]
 800b15c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800b160:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800b164:	d107      	bne.n	800b176 <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b166:	f107 0318 	add.w	r3, r7, #24
 800b16a:	4618      	mov	r0, r3
 800b16c:	f000 faa4 	bl	800b6b8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800b170:	69bb      	ldr	r3, [r7, #24]
 800b172:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b174:	e281      	b.n	800b67a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b176:	2300      	movs	r3, #0
 800b178:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800b17a:	e27e      	b.n	800b67a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800b17c:	4b6d      	ldr	r3, [pc, #436]	; (800b334 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800b17e:	681b      	ldr	r3, [r3, #0]
 800b180:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800b184:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800b188:	d107      	bne.n	800b19a <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b18a:	f107 030c 	add.w	r3, r7, #12
 800b18e:	4618      	mov	r0, r3
 800b190:	f000 fbe6 	bl	800b960 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800b194:	68fb      	ldr	r3, [r7, #12]
 800b196:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b198:	e26f      	b.n	800b67a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b19a:	2300      	movs	r3, #0
 800b19c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800b19e:	e26c      	b.n	800b67a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800b1a0:	4b64      	ldr	r3, [pc, #400]	; (800b334 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800b1a2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b1a4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800b1a8:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800b1aa:	4b62      	ldr	r3, [pc, #392]	; (800b334 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800b1ac:	681b      	ldr	r3, [r3, #0]
 800b1ae:	f003 0304 	and.w	r3, r3, #4
 800b1b2:	2b04      	cmp	r3, #4
 800b1b4:	d10c      	bne.n	800b1d0 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
 800b1b6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b1b8:	2b00      	cmp	r3, #0
 800b1ba:	d109      	bne.n	800b1d0 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b1bc:	4b5d      	ldr	r3, [pc, #372]	; (800b334 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800b1be:	681b      	ldr	r3, [r3, #0]
 800b1c0:	08db      	lsrs	r3, r3, #3
 800b1c2:	f003 0303 	and.w	r3, r3, #3
 800b1c6:	4a5c      	ldr	r2, [pc, #368]	; (800b338 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 800b1c8:	fa22 f303 	lsr.w	r3, r2, r3
 800b1cc:	63fb      	str	r3, [r7, #60]	; 0x3c
 800b1ce:	e01e      	b.n	800b20e <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800b1d0:	4b58      	ldr	r3, [pc, #352]	; (800b334 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800b1d2:	681b      	ldr	r3, [r3, #0]
 800b1d4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b1d8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b1dc:	d106      	bne.n	800b1ec <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 800b1de:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b1e0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800b1e4:	d102      	bne.n	800b1ec <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800b1e6:	4b55      	ldr	r3, [pc, #340]	; (800b33c <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 800b1e8:	63fb      	str	r3, [r7, #60]	; 0x3c
 800b1ea:	e010      	b.n	800b20e <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800b1ec:	4b51      	ldr	r3, [pc, #324]	; (800b334 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800b1ee:	681b      	ldr	r3, [r3, #0]
 800b1f0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b1f4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800b1f8:	d106      	bne.n	800b208 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 800b1fa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b1fc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800b200:	d102      	bne.n	800b208 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800b202:	4b4f      	ldr	r3, [pc, #316]	; (800b340 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 800b204:	63fb      	str	r3, [r7, #60]	; 0x3c
 800b206:	e002      	b.n	800b20e <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800b208:	2300      	movs	r3, #0
 800b20a:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 800b20c:	e235      	b.n	800b67a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800b20e:	e234      	b.n	800b67a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800b210:	4b4c      	ldr	r3, [pc, #304]	; (800b344 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>)
 800b212:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800b214:	e231      	b.n	800b67a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800b216:	2300      	movs	r3, #0
 800b218:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800b21a:	e22e      	b.n	800b67a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 800b21c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b220:	f5a2 5100 	sub.w	r1, r2, #8192	; 0x2000
 800b224:	430b      	orrs	r3, r1
 800b226:	f040 808f 	bne.w	800b348 <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 800b22a:	4b42      	ldr	r3, [pc, #264]	; (800b334 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800b22c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b22e:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
 800b232:	63bb      	str	r3, [r7, #56]	; 0x38
    switch (srcclk)
 800b234:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b236:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800b23a:	d06b      	beq.n	800b314 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 800b23c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b23e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800b242:	d874      	bhi.n	800b32e <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800b244:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b246:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800b24a:	d056      	beq.n	800b2fa <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 800b24c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b24e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800b252:	d86c      	bhi.n	800b32e <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800b254:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b256:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800b25a:	d03b      	beq.n	800b2d4 <HAL_RCCEx_GetPeriphCLKFreq+0x748>
 800b25c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b25e:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800b262:	d864      	bhi.n	800b32e <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800b264:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b266:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800b26a:	d021      	beq.n	800b2b0 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 800b26c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b26e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800b272:	d85c      	bhi.n	800b32e <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800b274:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b276:	2b00      	cmp	r3, #0
 800b278:	d004      	beq.n	800b284 <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
 800b27a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b27c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b280:	d004      	beq.n	800b28c <HAL_RCCEx_GetPeriphCLKFreq+0x700>
 800b282:	e054      	b.n	800b32e <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 800b284:	f7fe fa0a 	bl	800969c <HAL_RCC_GetPCLK1Freq>
 800b288:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800b28a:	e1f6      	b.n	800b67a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800b28c:	4b29      	ldr	r3, [pc, #164]	; (800b334 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800b28e:	681b      	ldr	r3, [r3, #0]
 800b290:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800b294:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800b298:	d107      	bne.n	800b2aa <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b29a:	f107 0318 	add.w	r3, r7, #24
 800b29e:	4618      	mov	r0, r3
 800b2a0:	f000 fa0a 	bl	800b6b8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800b2a4:	69fb      	ldr	r3, [r7, #28]
 800b2a6:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b2a8:	e1e7      	b.n	800b67a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b2aa:	2300      	movs	r3, #0
 800b2ac:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800b2ae:	e1e4      	b.n	800b67a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800b2b0:	4b20      	ldr	r3, [pc, #128]	; (800b334 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800b2b2:	681b      	ldr	r3, [r3, #0]
 800b2b4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800b2b8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800b2bc:	d107      	bne.n	800b2ce <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b2be:	f107 030c 	add.w	r3, r7, #12
 800b2c2:	4618      	mov	r0, r3
 800b2c4:	f000 fb4c 	bl	800b960 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800b2c8:	693b      	ldr	r3, [r7, #16]
 800b2ca:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b2cc:	e1d5      	b.n	800b67a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b2ce:	2300      	movs	r3, #0
 800b2d0:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800b2d2:	e1d2      	b.n	800b67a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800b2d4:	4b17      	ldr	r3, [pc, #92]	; (800b334 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800b2d6:	681b      	ldr	r3, [r3, #0]
 800b2d8:	f003 0304 	and.w	r3, r3, #4
 800b2dc:	2b04      	cmp	r3, #4
 800b2de:	d109      	bne.n	800b2f4 <HAL_RCCEx_GetPeriphCLKFreq+0x768>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b2e0:	4b14      	ldr	r3, [pc, #80]	; (800b334 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800b2e2:	681b      	ldr	r3, [r3, #0]
 800b2e4:	08db      	lsrs	r3, r3, #3
 800b2e6:	f003 0303 	and.w	r3, r3, #3
 800b2ea:	4a13      	ldr	r2, [pc, #76]	; (800b338 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 800b2ec:	fa22 f303 	lsr.w	r3, r2, r3
 800b2f0:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b2f2:	e1c2      	b.n	800b67a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b2f4:	2300      	movs	r3, #0
 800b2f6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800b2f8:	e1bf      	b.n	800b67a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800b2fa:	4b0e      	ldr	r3, [pc, #56]	; (800b334 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800b2fc:	681b      	ldr	r3, [r3, #0]
 800b2fe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b302:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b306:	d102      	bne.n	800b30e <HAL_RCCEx_GetPeriphCLKFreq+0x782>
        {
          frequency = CSI_VALUE;
 800b308:	4b0c      	ldr	r3, [pc, #48]	; (800b33c <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 800b30a:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b30c:	e1b5      	b.n	800b67a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b30e:	2300      	movs	r3, #0
 800b310:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800b312:	e1b2      	b.n	800b67a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800b314:	4b07      	ldr	r3, [pc, #28]	; (800b334 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800b316:	681b      	ldr	r3, [r3, #0]
 800b318:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b31c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800b320:	d102      	bne.n	800b328 <HAL_RCCEx_GetPeriphCLKFreq+0x79c>
        {
          frequency = HSE_VALUE;
 800b322:	4b07      	ldr	r3, [pc, #28]	; (800b340 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 800b324:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b326:	e1a8      	b.n	800b67a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b328:	2300      	movs	r3, #0
 800b32a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800b32c:	e1a5      	b.n	800b67a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800b32e:	2300      	movs	r3, #0
 800b330:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800b332:	e1a2      	b.n	800b67a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800b334:	58024400 	.word	0x58024400
 800b338:	03d09000 	.word	0x03d09000
 800b33c:	003d0900 	.word	0x003d0900
 800b340:	007a1200 	.word	0x007a1200
 800b344:	00bb8000 	.word	0x00bb8000
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 800b348:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b34c:	f5a2 2100 	sub.w	r1, r2, #524288	; 0x80000
 800b350:	430b      	orrs	r3, r1
 800b352:	d173      	bne.n	800b43c <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 800b354:	4b9c      	ldr	r3, [pc, #624]	; (800b5c8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800b356:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b358:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800b35c:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 800b35e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b360:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800b364:	d02f      	beq.n	800b3c6 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 800b366:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b368:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800b36c:	d863      	bhi.n	800b436 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
 800b36e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b370:	2b00      	cmp	r3, #0
 800b372:	d004      	beq.n	800b37e <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
 800b374:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b376:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b37a:	d012      	beq.n	800b3a2 <HAL_RCCEx_GetPeriphCLKFreq+0x816>
 800b37c:	e05b      	b.n	800b436 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800b37e:	4b92      	ldr	r3, [pc, #584]	; (800b5c8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800b380:	681b      	ldr	r3, [r3, #0]
 800b382:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800b386:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800b38a:	d107      	bne.n	800b39c <HAL_RCCEx_GetPeriphCLKFreq+0x810>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b38c:	f107 0318 	add.w	r3, r7, #24
 800b390:	4618      	mov	r0, r3
 800b392:	f000 f991 	bl	800b6b8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800b396:	69bb      	ldr	r3, [r7, #24]
 800b398:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b39a:	e16e      	b.n	800b67a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b39c:	2300      	movs	r3, #0
 800b39e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800b3a0:	e16b      	b.n	800b67a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800b3a2:	4b89      	ldr	r3, [pc, #548]	; (800b5c8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800b3a4:	681b      	ldr	r3, [r3, #0]
 800b3a6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800b3aa:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800b3ae:	d107      	bne.n	800b3c0 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b3b0:	f107 030c 	add.w	r3, r7, #12
 800b3b4:	4618      	mov	r0, r3
 800b3b6:	f000 fad3 	bl	800b960 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800b3ba:	697b      	ldr	r3, [r7, #20]
 800b3bc:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b3be:	e15c      	b.n	800b67a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b3c0:	2300      	movs	r3, #0
 800b3c2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800b3c4:	e159      	b.n	800b67a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800b3c6:	4b80      	ldr	r3, [pc, #512]	; (800b5c8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800b3c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b3ca:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800b3ce:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800b3d0:	4b7d      	ldr	r3, [pc, #500]	; (800b5c8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800b3d2:	681b      	ldr	r3, [r3, #0]
 800b3d4:	f003 0304 	and.w	r3, r3, #4
 800b3d8:	2b04      	cmp	r3, #4
 800b3da:	d10c      	bne.n	800b3f6 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 800b3dc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b3de:	2b00      	cmp	r3, #0
 800b3e0:	d109      	bne.n	800b3f6 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b3e2:	4b79      	ldr	r3, [pc, #484]	; (800b5c8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800b3e4:	681b      	ldr	r3, [r3, #0]
 800b3e6:	08db      	lsrs	r3, r3, #3
 800b3e8:	f003 0303 	and.w	r3, r3, #3
 800b3ec:	4a77      	ldr	r2, [pc, #476]	; (800b5cc <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 800b3ee:	fa22 f303 	lsr.w	r3, r2, r3
 800b3f2:	63fb      	str	r3, [r7, #60]	; 0x3c
 800b3f4:	e01e      	b.n	800b434 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800b3f6:	4b74      	ldr	r3, [pc, #464]	; (800b5c8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800b3f8:	681b      	ldr	r3, [r3, #0]
 800b3fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b3fe:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b402:	d106      	bne.n	800b412 <HAL_RCCEx_GetPeriphCLKFreq+0x886>
 800b404:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b406:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800b40a:	d102      	bne.n	800b412 <HAL_RCCEx_GetPeriphCLKFreq+0x886>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800b40c:	4b70      	ldr	r3, [pc, #448]	; (800b5d0 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 800b40e:	63fb      	str	r3, [r7, #60]	; 0x3c
 800b410:	e010      	b.n	800b434 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800b412:	4b6d      	ldr	r3, [pc, #436]	; (800b5c8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800b414:	681b      	ldr	r3, [r3, #0]
 800b416:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b41a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800b41e:	d106      	bne.n	800b42e <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
 800b420:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b422:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800b426:	d102      	bne.n	800b42e <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800b428:	4b6a      	ldr	r3, [pc, #424]	; (800b5d4 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 800b42a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800b42c:	e002      	b.n	800b434 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800b42e:	2300      	movs	r3, #0
 800b430:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 800b432:	e122      	b.n	800b67a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800b434:	e121      	b.n	800b67a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800b436:	2300      	movs	r3, #0
 800b438:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800b43a:	e11e      	b.n	800b67a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 800b43c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b440:	f5a2 3180 	sub.w	r1, r2, #65536	; 0x10000
 800b444:	430b      	orrs	r3, r1
 800b446:	d133      	bne.n	800b4b0 <HAL_RCCEx_GetPeriphCLKFreq+0x924>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 800b448:	4b5f      	ldr	r3, [pc, #380]	; (800b5c8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800b44a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b44c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800b450:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 800b452:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b454:	2b00      	cmp	r3, #0
 800b456:	d004      	beq.n	800b462 <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 800b458:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b45a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b45e:	d012      	beq.n	800b486 <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
 800b460:	e023      	b.n	800b4aa <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800b462:	4b59      	ldr	r3, [pc, #356]	; (800b5c8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800b464:	681b      	ldr	r3, [r3, #0]
 800b466:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b46a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800b46e:	d107      	bne.n	800b480 <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800b470:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800b474:	4618      	mov	r0, r3
 800b476:	f000 fbc7 	bl	800bc08 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800b47a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b47c:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b47e:	e0fc      	b.n	800b67a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b480:	2300      	movs	r3, #0
 800b482:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800b484:	e0f9      	b.n	800b67a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800b486:	4b50      	ldr	r3, [pc, #320]	; (800b5c8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800b488:	681b      	ldr	r3, [r3, #0]
 800b48a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800b48e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800b492:	d107      	bne.n	800b4a4 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b494:	f107 0318 	add.w	r3, r7, #24
 800b498:	4618      	mov	r0, r3
 800b49a:	f000 f90d 	bl	800b6b8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800b49e:	6a3b      	ldr	r3, [r7, #32]
 800b4a0:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b4a2:	e0ea      	b.n	800b67a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b4a4:	2300      	movs	r3, #0
 800b4a6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800b4a8:	e0e7      	b.n	800b67a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800b4aa:	2300      	movs	r3, #0
 800b4ac:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800b4ae:	e0e4      	b.n	800b67a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 800b4b0:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b4b4:	f5a2 4180 	sub.w	r1, r2, #16384	; 0x4000
 800b4b8:	430b      	orrs	r3, r1
 800b4ba:	f040 808d 	bne.w	800b5d8 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 800b4be:	4b42      	ldr	r3, [pc, #264]	; (800b5c8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800b4c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b4c2:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
 800b4c6:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 800b4c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b4ca:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800b4ce:	d06b      	beq.n	800b5a8 <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 800b4d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b4d2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800b4d6:	d874      	bhi.n	800b5c2 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800b4d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b4da:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b4de:	d056      	beq.n	800b58e <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 800b4e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b4e2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b4e6:	d86c      	bhi.n	800b5c2 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800b4e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b4ea:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800b4ee:	d03b      	beq.n	800b568 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
 800b4f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b4f2:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800b4f6:	d864      	bhi.n	800b5c2 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800b4f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b4fa:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800b4fe:	d021      	beq.n	800b544 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 800b500:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b502:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800b506:	d85c      	bhi.n	800b5c2 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800b508:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b50a:	2b00      	cmp	r3, #0
 800b50c:	d004      	beq.n	800b518 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
 800b50e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b510:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800b514:	d004      	beq.n	800b520 <HAL_RCCEx_GetPeriphCLKFreq+0x994>
 800b516:	e054      	b.n	800b5c2 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 800b518:	f000 f8b8 	bl	800b68c <HAL_RCCEx_GetD3PCLK1Freq>
 800b51c:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800b51e:	e0ac      	b.n	800b67a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800b520:	4b29      	ldr	r3, [pc, #164]	; (800b5c8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800b522:	681b      	ldr	r3, [r3, #0]
 800b524:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800b528:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800b52c:	d107      	bne.n	800b53e <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b52e:	f107 0318 	add.w	r3, r7, #24
 800b532:	4618      	mov	r0, r3
 800b534:	f000 f8c0 	bl	800b6b8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800b538:	69fb      	ldr	r3, [r7, #28]
 800b53a:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b53c:	e09d      	b.n	800b67a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b53e:	2300      	movs	r3, #0
 800b540:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800b542:	e09a      	b.n	800b67a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800b544:	4b20      	ldr	r3, [pc, #128]	; (800b5c8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800b546:	681b      	ldr	r3, [r3, #0]
 800b548:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800b54c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800b550:	d107      	bne.n	800b562 <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b552:	f107 030c 	add.w	r3, r7, #12
 800b556:	4618      	mov	r0, r3
 800b558:	f000 fa02 	bl	800b960 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800b55c:	693b      	ldr	r3, [r7, #16]
 800b55e:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b560:	e08b      	b.n	800b67a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b562:	2300      	movs	r3, #0
 800b564:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800b566:	e088      	b.n	800b67a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800b568:	4b17      	ldr	r3, [pc, #92]	; (800b5c8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800b56a:	681b      	ldr	r3, [r3, #0]
 800b56c:	f003 0304 	and.w	r3, r3, #4
 800b570:	2b04      	cmp	r3, #4
 800b572:	d109      	bne.n	800b588 <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b574:	4b14      	ldr	r3, [pc, #80]	; (800b5c8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800b576:	681b      	ldr	r3, [r3, #0]
 800b578:	08db      	lsrs	r3, r3, #3
 800b57a:	f003 0303 	and.w	r3, r3, #3
 800b57e:	4a13      	ldr	r2, [pc, #76]	; (800b5cc <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 800b580:	fa22 f303 	lsr.w	r3, r2, r3
 800b584:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b586:	e078      	b.n	800b67a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b588:	2300      	movs	r3, #0
 800b58a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800b58c:	e075      	b.n	800b67a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800b58e:	4b0e      	ldr	r3, [pc, #56]	; (800b5c8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800b590:	681b      	ldr	r3, [r3, #0]
 800b592:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b596:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b59a:	d102      	bne.n	800b5a2 <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
        {
          frequency = CSI_VALUE;
 800b59c:	4b0c      	ldr	r3, [pc, #48]	; (800b5d0 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 800b59e:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b5a0:	e06b      	b.n	800b67a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b5a2:	2300      	movs	r3, #0
 800b5a4:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800b5a6:	e068      	b.n	800b67a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800b5a8:	4b07      	ldr	r3, [pc, #28]	; (800b5c8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800b5aa:	681b      	ldr	r3, [r3, #0]
 800b5ac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b5b0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800b5b4:	d102      	bne.n	800b5bc <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
        {
          frequency = HSE_VALUE;
 800b5b6:	4b07      	ldr	r3, [pc, #28]	; (800b5d4 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 800b5b8:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b5ba:	e05e      	b.n	800b67a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b5bc:	2300      	movs	r3, #0
 800b5be:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800b5c0:	e05b      	b.n	800b67a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 800b5c2:	2300      	movs	r3, #0
 800b5c4:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800b5c6:	e058      	b.n	800b67a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800b5c8:	58024400 	.word	0x58024400
 800b5cc:	03d09000 	.word	0x03d09000
 800b5d0:	003d0900 	.word	0x003d0900
 800b5d4:	007a1200 	.word	0x007a1200
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 800b5d8:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b5dc:	f5a2 4100 	sub.w	r1, r2, #32768	; 0x8000
 800b5e0:	430b      	orrs	r3, r1
 800b5e2:	d148      	bne.n	800b676 <HAL_RCCEx_GetPeriphCLKFreq+0xaea>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 800b5e4:	4b27      	ldr	r3, [pc, #156]	; (800b684 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800b5e6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b5e8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800b5ec:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 800b5ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b5f0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800b5f4:	d02a      	beq.n	800b64c <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
 800b5f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b5f8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800b5fc:	d838      	bhi.n	800b670 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 800b5fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b600:	2b00      	cmp	r3, #0
 800b602:	d004      	beq.n	800b60e <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 800b604:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b606:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800b60a:	d00d      	beq.n	800b628 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>
 800b60c:	e030      	b.n	800b670 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800b60e:	4b1d      	ldr	r3, [pc, #116]	; (800b684 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800b610:	681b      	ldr	r3, [r3, #0]
 800b612:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b616:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800b61a:	d102      	bne.n	800b622 <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
        {
          frequency = HSE_VALUE;
 800b61c:	4b1a      	ldr	r3, [pc, #104]	; (800b688 <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 800b61e:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b620:	e02b      	b.n	800b67a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b622:	2300      	movs	r3, #0
 800b624:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800b626:	e028      	b.n	800b67a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800b628:	4b16      	ldr	r3, [pc, #88]	; (800b684 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800b62a:	681b      	ldr	r3, [r3, #0]
 800b62c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b630:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800b634:	d107      	bne.n	800b646 <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800b636:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800b63a:	4618      	mov	r0, r3
 800b63c:	f000 fae4 	bl	800bc08 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800b640:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b642:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b644:	e019      	b.n	800b67a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b646:	2300      	movs	r3, #0
 800b648:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800b64a:	e016      	b.n	800b67a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800b64c:	4b0d      	ldr	r3, [pc, #52]	; (800b684 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800b64e:	681b      	ldr	r3, [r3, #0]
 800b650:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800b654:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800b658:	d107      	bne.n	800b66a <HAL_RCCEx_GetPeriphCLKFreq+0xade>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b65a:	f107 0318 	add.w	r3, r7, #24
 800b65e:	4618      	mov	r0, r3
 800b660:	f000 f82a 	bl	800b6b8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800b664:	69fb      	ldr	r3, [r7, #28]
 800b666:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b668:	e007      	b.n	800b67a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b66a:	2300      	movs	r3, #0
 800b66c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800b66e:	e004      	b.n	800b67a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800b670:	2300      	movs	r3, #0
 800b672:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800b674:	e001      	b.n	800b67a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else
  {
    frequency = 0;
 800b676:	2300      	movs	r3, #0
 800b678:	63fb      	str	r3, [r7, #60]	; 0x3c
  }

  return frequency;
 800b67a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800b67c:	4618      	mov	r0, r3
 800b67e:	3740      	adds	r7, #64	; 0x40
 800b680:	46bd      	mov	sp, r7
 800b682:	bd80      	pop	{r7, pc}
 800b684:	58024400 	.word	0x58024400
 800b688:	007a1200 	.word	0x007a1200

0800b68c <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 800b68c:	b580      	push	{r7, lr}
 800b68e:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800b690:	f7fd ffd4 	bl	800963c <HAL_RCC_GetHCLKFreq>
 800b694:	4602      	mov	r2, r0
 800b696:	4b06      	ldr	r3, [pc, #24]	; (800b6b0 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800b698:	6a1b      	ldr	r3, [r3, #32]
 800b69a:	091b      	lsrs	r3, r3, #4
 800b69c:	f003 0307 	and.w	r3, r3, #7
 800b6a0:	4904      	ldr	r1, [pc, #16]	; (800b6b4 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800b6a2:	5ccb      	ldrb	r3, [r1, r3]
 800b6a4:	f003 031f 	and.w	r3, r3, #31
 800b6a8:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 800b6ac:	4618      	mov	r0, r3
 800b6ae:	bd80      	pop	{r7, pc}
 800b6b0:	58024400 	.word	0x58024400
 800b6b4:	08017a70 	.word	0x08017a70

0800b6b8 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 800b6b8:	b480      	push	{r7}
 800b6ba:	b089      	sub	sp, #36	; 0x24
 800b6bc:	af00      	add	r7, sp, #0
 800b6be:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800b6c0:	4ba1      	ldr	r3, [pc, #644]	; (800b948 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b6c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b6c4:	f003 0303 	and.w	r3, r3, #3
 800b6c8:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800b6ca:	4b9f      	ldr	r3, [pc, #636]	; (800b948 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b6cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b6ce:	0b1b      	lsrs	r3, r3, #12
 800b6d0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800b6d4:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800b6d6:	4b9c      	ldr	r3, [pc, #624]	; (800b948 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b6d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b6da:	091b      	lsrs	r3, r3, #4
 800b6dc:	f003 0301 	and.w	r3, r3, #1
 800b6e0:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800b6e2:	4b99      	ldr	r3, [pc, #612]	; (800b948 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b6e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b6e6:	08db      	lsrs	r3, r3, #3
 800b6e8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800b6ec:	693a      	ldr	r2, [r7, #16]
 800b6ee:	fb02 f303 	mul.w	r3, r2, r3
 800b6f2:	ee07 3a90 	vmov	s15, r3
 800b6f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b6fa:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800b6fe:	697b      	ldr	r3, [r7, #20]
 800b700:	2b00      	cmp	r3, #0
 800b702:	f000 8111 	beq.w	800b928 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800b706:	69bb      	ldr	r3, [r7, #24]
 800b708:	2b02      	cmp	r3, #2
 800b70a:	f000 8083 	beq.w	800b814 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800b70e:	69bb      	ldr	r3, [r7, #24]
 800b710:	2b02      	cmp	r3, #2
 800b712:	f200 80a1 	bhi.w	800b858 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800b716:	69bb      	ldr	r3, [r7, #24]
 800b718:	2b00      	cmp	r3, #0
 800b71a:	d003      	beq.n	800b724 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 800b71c:	69bb      	ldr	r3, [r7, #24]
 800b71e:	2b01      	cmp	r3, #1
 800b720:	d056      	beq.n	800b7d0 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800b722:	e099      	b.n	800b858 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b724:	4b88      	ldr	r3, [pc, #544]	; (800b948 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b726:	681b      	ldr	r3, [r3, #0]
 800b728:	f003 0320 	and.w	r3, r3, #32
 800b72c:	2b00      	cmp	r3, #0
 800b72e:	d02d      	beq.n	800b78c <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b730:	4b85      	ldr	r3, [pc, #532]	; (800b948 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b732:	681b      	ldr	r3, [r3, #0]
 800b734:	08db      	lsrs	r3, r3, #3
 800b736:	f003 0303 	and.w	r3, r3, #3
 800b73a:	4a84      	ldr	r2, [pc, #528]	; (800b94c <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 800b73c:	fa22 f303 	lsr.w	r3, r2, r3
 800b740:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800b742:	68bb      	ldr	r3, [r7, #8]
 800b744:	ee07 3a90 	vmov	s15, r3
 800b748:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b74c:	697b      	ldr	r3, [r7, #20]
 800b74e:	ee07 3a90 	vmov	s15, r3
 800b752:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b756:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b75a:	4b7b      	ldr	r3, [pc, #492]	; (800b948 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b75c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b75e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b762:	ee07 3a90 	vmov	s15, r3
 800b766:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b76a:	ed97 6a03 	vldr	s12, [r7, #12]
 800b76e:	eddf 5a78 	vldr	s11, [pc, #480]	; 800b950 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800b772:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b776:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b77a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800b77e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b782:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b786:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800b78a:	e087      	b.n	800b89c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800b78c:	697b      	ldr	r3, [r7, #20]
 800b78e:	ee07 3a90 	vmov	s15, r3
 800b792:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b796:	eddf 6a6f 	vldr	s13, [pc, #444]	; 800b954 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800b79a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b79e:	4b6a      	ldr	r3, [pc, #424]	; (800b948 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b7a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b7a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b7a6:	ee07 3a90 	vmov	s15, r3
 800b7aa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b7ae:	ed97 6a03 	vldr	s12, [r7, #12]
 800b7b2:	eddf 5a67 	vldr	s11, [pc, #412]	; 800b950 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800b7b6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b7ba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b7be:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800b7c2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b7c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b7ca:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b7ce:	e065      	b.n	800b89c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800b7d0:	697b      	ldr	r3, [r7, #20]
 800b7d2:	ee07 3a90 	vmov	s15, r3
 800b7d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b7da:	eddf 6a5f 	vldr	s13, [pc, #380]	; 800b958 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800b7de:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b7e2:	4b59      	ldr	r3, [pc, #356]	; (800b948 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b7e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b7e6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b7ea:	ee07 3a90 	vmov	s15, r3
 800b7ee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b7f2:	ed97 6a03 	vldr	s12, [r7, #12]
 800b7f6:	eddf 5a56 	vldr	s11, [pc, #344]	; 800b950 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800b7fa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b7fe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b802:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800b806:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b80a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b80e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b812:	e043      	b.n	800b89c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800b814:	697b      	ldr	r3, [r7, #20]
 800b816:	ee07 3a90 	vmov	s15, r3
 800b81a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b81e:	eddf 6a4f 	vldr	s13, [pc, #316]	; 800b95c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800b822:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b826:	4b48      	ldr	r3, [pc, #288]	; (800b948 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b828:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b82a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b82e:	ee07 3a90 	vmov	s15, r3
 800b832:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b836:	ed97 6a03 	vldr	s12, [r7, #12]
 800b83a:	eddf 5a45 	vldr	s11, [pc, #276]	; 800b950 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800b83e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b842:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b846:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800b84a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b84e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b852:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b856:	e021      	b.n	800b89c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800b858:	697b      	ldr	r3, [r7, #20]
 800b85a:	ee07 3a90 	vmov	s15, r3
 800b85e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b862:	eddf 6a3d 	vldr	s13, [pc, #244]	; 800b958 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800b866:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b86a:	4b37      	ldr	r3, [pc, #220]	; (800b948 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b86c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b86e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b872:	ee07 3a90 	vmov	s15, r3
 800b876:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b87a:	ed97 6a03 	vldr	s12, [r7, #12]
 800b87e:	eddf 5a34 	vldr	s11, [pc, #208]	; 800b950 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800b882:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b886:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b88a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800b88e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b892:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b896:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b89a:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 800b89c:	4b2a      	ldr	r3, [pc, #168]	; (800b948 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b89e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b8a0:	0a5b      	lsrs	r3, r3, #9
 800b8a2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b8a6:	ee07 3a90 	vmov	s15, r3
 800b8aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b8ae:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800b8b2:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b8b6:	edd7 6a07 	vldr	s13, [r7, #28]
 800b8ba:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b8be:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b8c2:	ee17 2a90 	vmov	r2, s15
 800b8c6:	687b      	ldr	r3, [r7, #4]
 800b8c8:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800b8ca:	4b1f      	ldr	r3, [pc, #124]	; (800b948 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b8cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b8ce:	0c1b      	lsrs	r3, r3, #16
 800b8d0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b8d4:	ee07 3a90 	vmov	s15, r3
 800b8d8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b8dc:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800b8e0:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b8e4:	edd7 6a07 	vldr	s13, [r7, #28]
 800b8e8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b8ec:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b8f0:	ee17 2a90 	vmov	r2, s15
 800b8f4:	687b      	ldr	r3, [r7, #4]
 800b8f6:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800b8f8:	4b13      	ldr	r3, [pc, #76]	; (800b948 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b8fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b8fc:	0e1b      	lsrs	r3, r3, #24
 800b8fe:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b902:	ee07 3a90 	vmov	s15, r3
 800b906:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b90a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800b90e:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b912:	edd7 6a07 	vldr	s13, [r7, #28]
 800b916:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b91a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b91e:	ee17 2a90 	vmov	r2, s15
 800b922:	687b      	ldr	r3, [r7, #4]
 800b924:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800b926:	e008      	b.n	800b93a <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800b928:	687b      	ldr	r3, [r7, #4]
 800b92a:	2200      	movs	r2, #0
 800b92c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800b92e:	687b      	ldr	r3, [r7, #4]
 800b930:	2200      	movs	r2, #0
 800b932:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800b934:	687b      	ldr	r3, [r7, #4]
 800b936:	2200      	movs	r2, #0
 800b938:	609a      	str	r2, [r3, #8]
}
 800b93a:	bf00      	nop
 800b93c:	3724      	adds	r7, #36	; 0x24
 800b93e:	46bd      	mov	sp, r7
 800b940:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b944:	4770      	bx	lr
 800b946:	bf00      	nop
 800b948:	58024400 	.word	0x58024400
 800b94c:	03d09000 	.word	0x03d09000
 800b950:	46000000 	.word	0x46000000
 800b954:	4c742400 	.word	0x4c742400
 800b958:	4a742400 	.word	0x4a742400
 800b95c:	4af42400 	.word	0x4af42400

0800b960 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 800b960:	b480      	push	{r7}
 800b962:	b089      	sub	sp, #36	; 0x24
 800b964:	af00      	add	r7, sp, #0
 800b966:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800b968:	4ba1      	ldr	r3, [pc, #644]	; (800bbf0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b96a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b96c:	f003 0303 	and.w	r3, r3, #3
 800b970:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800b972:	4b9f      	ldr	r3, [pc, #636]	; (800bbf0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b974:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b976:	0d1b      	lsrs	r3, r3, #20
 800b978:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800b97c:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800b97e:	4b9c      	ldr	r3, [pc, #624]	; (800bbf0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b980:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b982:	0a1b      	lsrs	r3, r3, #8
 800b984:	f003 0301 	and.w	r3, r3, #1
 800b988:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800b98a:	4b99      	ldr	r3, [pc, #612]	; (800bbf0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b98c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b98e:	08db      	lsrs	r3, r3, #3
 800b990:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800b994:	693a      	ldr	r2, [r7, #16]
 800b996:	fb02 f303 	mul.w	r3, r2, r3
 800b99a:	ee07 3a90 	vmov	s15, r3
 800b99e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b9a2:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800b9a6:	697b      	ldr	r3, [r7, #20]
 800b9a8:	2b00      	cmp	r3, #0
 800b9aa:	f000 8111 	beq.w	800bbd0 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800b9ae:	69bb      	ldr	r3, [r7, #24]
 800b9b0:	2b02      	cmp	r3, #2
 800b9b2:	f000 8083 	beq.w	800babc <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800b9b6:	69bb      	ldr	r3, [r7, #24]
 800b9b8:	2b02      	cmp	r3, #2
 800b9ba:	f200 80a1 	bhi.w	800bb00 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800b9be:	69bb      	ldr	r3, [r7, #24]
 800b9c0:	2b00      	cmp	r3, #0
 800b9c2:	d003      	beq.n	800b9cc <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800b9c4:	69bb      	ldr	r3, [r7, #24]
 800b9c6:	2b01      	cmp	r3, #1
 800b9c8:	d056      	beq.n	800ba78 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800b9ca:	e099      	b.n	800bb00 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b9cc:	4b88      	ldr	r3, [pc, #544]	; (800bbf0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b9ce:	681b      	ldr	r3, [r3, #0]
 800b9d0:	f003 0320 	and.w	r3, r3, #32
 800b9d4:	2b00      	cmp	r3, #0
 800b9d6:	d02d      	beq.n	800ba34 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b9d8:	4b85      	ldr	r3, [pc, #532]	; (800bbf0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b9da:	681b      	ldr	r3, [r3, #0]
 800b9dc:	08db      	lsrs	r3, r3, #3
 800b9de:	f003 0303 	and.w	r3, r3, #3
 800b9e2:	4a84      	ldr	r2, [pc, #528]	; (800bbf4 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800b9e4:	fa22 f303 	lsr.w	r3, r2, r3
 800b9e8:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800b9ea:	68bb      	ldr	r3, [r7, #8]
 800b9ec:	ee07 3a90 	vmov	s15, r3
 800b9f0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b9f4:	697b      	ldr	r3, [r7, #20]
 800b9f6:	ee07 3a90 	vmov	s15, r3
 800b9fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b9fe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ba02:	4b7b      	ldr	r3, [pc, #492]	; (800bbf0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800ba04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ba06:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ba0a:	ee07 3a90 	vmov	s15, r3
 800ba0e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ba12:	ed97 6a03 	vldr	s12, [r7, #12]
 800ba16:	eddf 5a78 	vldr	s11, [pc, #480]	; 800bbf8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800ba1a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ba1e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ba22:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800ba26:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ba2a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ba2e:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800ba32:	e087      	b.n	800bb44 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800ba34:	697b      	ldr	r3, [r7, #20]
 800ba36:	ee07 3a90 	vmov	s15, r3
 800ba3a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ba3e:	eddf 6a6f 	vldr	s13, [pc, #444]	; 800bbfc <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800ba42:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ba46:	4b6a      	ldr	r3, [pc, #424]	; (800bbf0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800ba48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ba4a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ba4e:	ee07 3a90 	vmov	s15, r3
 800ba52:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ba56:	ed97 6a03 	vldr	s12, [r7, #12]
 800ba5a:	eddf 5a67 	vldr	s11, [pc, #412]	; 800bbf8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800ba5e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ba62:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ba66:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800ba6a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ba6e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ba72:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800ba76:	e065      	b.n	800bb44 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800ba78:	697b      	ldr	r3, [r7, #20]
 800ba7a:	ee07 3a90 	vmov	s15, r3
 800ba7e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ba82:	eddf 6a5f 	vldr	s13, [pc, #380]	; 800bc00 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800ba86:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ba8a:	4b59      	ldr	r3, [pc, #356]	; (800bbf0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800ba8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ba8e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ba92:	ee07 3a90 	vmov	s15, r3
 800ba96:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ba9a:	ed97 6a03 	vldr	s12, [r7, #12]
 800ba9e:	eddf 5a56 	vldr	s11, [pc, #344]	; 800bbf8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800baa2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800baa6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800baaa:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800baae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800bab2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800bab6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800baba:	e043      	b.n	800bb44 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800babc:	697b      	ldr	r3, [r7, #20]
 800babe:	ee07 3a90 	vmov	s15, r3
 800bac2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800bac6:	eddf 6a4f 	vldr	s13, [pc, #316]	; 800bc04 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800baca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800bace:	4b48      	ldr	r3, [pc, #288]	; (800bbf0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800bad0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bad2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bad6:	ee07 3a90 	vmov	s15, r3
 800bada:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800bade:	ed97 6a03 	vldr	s12, [r7, #12]
 800bae2:	eddf 5a45 	vldr	s11, [pc, #276]	; 800bbf8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800bae6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800baea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800baee:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800baf2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800baf6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800bafa:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800bafe:	e021      	b.n	800bb44 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800bb00:	697b      	ldr	r3, [r7, #20]
 800bb02:	ee07 3a90 	vmov	s15, r3
 800bb06:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800bb0a:	eddf 6a3d 	vldr	s13, [pc, #244]	; 800bc00 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800bb0e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800bb12:	4b37      	ldr	r3, [pc, #220]	; (800bbf0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800bb14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bb16:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bb1a:	ee07 3a90 	vmov	s15, r3
 800bb1e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800bb22:	ed97 6a03 	vldr	s12, [r7, #12]
 800bb26:	eddf 5a34 	vldr	s11, [pc, #208]	; 800bbf8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800bb2a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800bb2e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800bb32:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800bb36:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800bb3a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800bb3e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800bb42:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 800bb44:	4b2a      	ldr	r3, [pc, #168]	; (800bbf0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800bb46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bb48:	0a5b      	lsrs	r3, r3, #9
 800bb4a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800bb4e:	ee07 3a90 	vmov	s15, r3
 800bb52:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800bb56:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800bb5a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800bb5e:	edd7 6a07 	vldr	s13, [r7, #28]
 800bb62:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800bb66:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800bb6a:	ee17 2a90 	vmov	r2, s15
 800bb6e:	687b      	ldr	r3, [r7, #4]
 800bb70:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800bb72:	4b1f      	ldr	r3, [pc, #124]	; (800bbf0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800bb74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bb76:	0c1b      	lsrs	r3, r3, #16
 800bb78:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800bb7c:	ee07 3a90 	vmov	s15, r3
 800bb80:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800bb84:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800bb88:	ee37 7a87 	vadd.f32	s14, s15, s14
 800bb8c:	edd7 6a07 	vldr	s13, [r7, #28]
 800bb90:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800bb94:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800bb98:	ee17 2a90 	vmov	r2, s15
 800bb9c:	687b      	ldr	r3, [r7, #4]
 800bb9e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800bba0:	4b13      	ldr	r3, [pc, #76]	; (800bbf0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800bba2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bba4:	0e1b      	lsrs	r3, r3, #24
 800bba6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800bbaa:	ee07 3a90 	vmov	s15, r3
 800bbae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800bbb2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800bbb6:	ee37 7a87 	vadd.f32	s14, s15, s14
 800bbba:	edd7 6a07 	vldr	s13, [r7, #28]
 800bbbe:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800bbc2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800bbc6:	ee17 2a90 	vmov	r2, s15
 800bbca:	687b      	ldr	r3, [r7, #4]
 800bbcc:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800bbce:	e008      	b.n	800bbe2 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800bbd0:	687b      	ldr	r3, [r7, #4]
 800bbd2:	2200      	movs	r2, #0
 800bbd4:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800bbd6:	687b      	ldr	r3, [r7, #4]
 800bbd8:	2200      	movs	r2, #0
 800bbda:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800bbdc:	687b      	ldr	r3, [r7, #4]
 800bbde:	2200      	movs	r2, #0
 800bbe0:	609a      	str	r2, [r3, #8]
}
 800bbe2:	bf00      	nop
 800bbe4:	3724      	adds	r7, #36	; 0x24
 800bbe6:	46bd      	mov	sp, r7
 800bbe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbec:	4770      	bx	lr
 800bbee:	bf00      	nop
 800bbf0:	58024400 	.word	0x58024400
 800bbf4:	03d09000 	.word	0x03d09000
 800bbf8:	46000000 	.word	0x46000000
 800bbfc:	4c742400 	.word	0x4c742400
 800bc00:	4a742400 	.word	0x4a742400
 800bc04:	4af42400 	.word	0x4af42400

0800bc08 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 800bc08:	b480      	push	{r7}
 800bc0a:	b089      	sub	sp, #36	; 0x24
 800bc0c:	af00      	add	r7, sp, #0
 800bc0e:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800bc10:	4ba0      	ldr	r3, [pc, #640]	; (800be94 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800bc12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bc14:	f003 0303 	and.w	r3, r3, #3
 800bc18:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 800bc1a:	4b9e      	ldr	r3, [pc, #632]	; (800be94 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800bc1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bc1e:	091b      	lsrs	r3, r3, #4
 800bc20:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800bc24:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 800bc26:	4b9b      	ldr	r3, [pc, #620]	; (800be94 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800bc28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bc2a:	f003 0301 	and.w	r3, r3, #1
 800bc2e:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800bc30:	4b98      	ldr	r3, [pc, #608]	; (800be94 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800bc32:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bc34:	08db      	lsrs	r3, r3, #3
 800bc36:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800bc3a:	693a      	ldr	r2, [r7, #16]
 800bc3c:	fb02 f303 	mul.w	r3, r2, r3
 800bc40:	ee07 3a90 	vmov	s15, r3
 800bc44:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800bc48:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 800bc4c:	697b      	ldr	r3, [r7, #20]
 800bc4e:	2b00      	cmp	r3, #0
 800bc50:	f000 8111 	beq.w	800be76 <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 800bc54:	69bb      	ldr	r3, [r7, #24]
 800bc56:	2b02      	cmp	r3, #2
 800bc58:	f000 8083 	beq.w	800bd62 <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 800bc5c:	69bb      	ldr	r3, [r7, #24]
 800bc5e:	2b02      	cmp	r3, #2
 800bc60:	f200 80a1 	bhi.w	800bda6 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 800bc64:	69bb      	ldr	r3, [r7, #24]
 800bc66:	2b00      	cmp	r3, #0
 800bc68:	d003      	beq.n	800bc72 <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 800bc6a:	69bb      	ldr	r3, [r7, #24]
 800bc6c:	2b01      	cmp	r3, #1
 800bc6e:	d056      	beq.n	800bd1e <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 800bc70:	e099      	b.n	800bda6 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800bc72:	4b88      	ldr	r3, [pc, #544]	; (800be94 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800bc74:	681b      	ldr	r3, [r3, #0]
 800bc76:	f003 0320 	and.w	r3, r3, #32
 800bc7a:	2b00      	cmp	r3, #0
 800bc7c:	d02d      	beq.n	800bcda <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800bc7e:	4b85      	ldr	r3, [pc, #532]	; (800be94 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800bc80:	681b      	ldr	r3, [r3, #0]
 800bc82:	08db      	lsrs	r3, r3, #3
 800bc84:	f003 0303 	and.w	r3, r3, #3
 800bc88:	4a83      	ldr	r2, [pc, #524]	; (800be98 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 800bc8a:	fa22 f303 	lsr.w	r3, r2, r3
 800bc8e:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800bc90:	68bb      	ldr	r3, [r7, #8]
 800bc92:	ee07 3a90 	vmov	s15, r3
 800bc96:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800bc9a:	697b      	ldr	r3, [r7, #20]
 800bc9c:	ee07 3a90 	vmov	s15, r3
 800bca0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800bca4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800bca8:	4b7a      	ldr	r3, [pc, #488]	; (800be94 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800bcaa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bcac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bcb0:	ee07 3a90 	vmov	s15, r3
 800bcb4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800bcb8:	ed97 6a03 	vldr	s12, [r7, #12]
 800bcbc:	eddf 5a77 	vldr	s11, [pc, #476]	; 800be9c <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800bcc0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800bcc4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800bcc8:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800bccc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800bcd0:	ee67 7a27 	vmul.f32	s15, s14, s15
 800bcd4:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800bcd8:	e087      	b.n	800bdea <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800bcda:	697b      	ldr	r3, [r7, #20]
 800bcdc:	ee07 3a90 	vmov	s15, r3
 800bce0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800bce4:	eddf 6a6e 	vldr	s13, [pc, #440]	; 800bea0 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800bce8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800bcec:	4b69      	ldr	r3, [pc, #420]	; (800be94 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800bcee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bcf0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bcf4:	ee07 3a90 	vmov	s15, r3
 800bcf8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800bcfc:	ed97 6a03 	vldr	s12, [r7, #12]
 800bd00:	eddf 5a66 	vldr	s11, [pc, #408]	; 800be9c <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800bd04:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800bd08:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800bd0c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800bd10:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800bd14:	ee67 7a27 	vmul.f32	s15, s14, s15
 800bd18:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800bd1c:	e065      	b.n	800bdea <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800bd1e:	697b      	ldr	r3, [r7, #20]
 800bd20:	ee07 3a90 	vmov	s15, r3
 800bd24:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800bd28:	eddf 6a5e 	vldr	s13, [pc, #376]	; 800bea4 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 800bd2c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800bd30:	4b58      	ldr	r3, [pc, #352]	; (800be94 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800bd32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bd34:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bd38:	ee07 3a90 	vmov	s15, r3
 800bd3c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800bd40:	ed97 6a03 	vldr	s12, [r7, #12]
 800bd44:	eddf 5a55 	vldr	s11, [pc, #340]	; 800be9c <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800bd48:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800bd4c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800bd50:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800bd54:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800bd58:	ee67 7a27 	vmul.f32	s15, s14, s15
 800bd5c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800bd60:	e043      	b.n	800bdea <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800bd62:	697b      	ldr	r3, [r7, #20]
 800bd64:	ee07 3a90 	vmov	s15, r3
 800bd68:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800bd6c:	eddf 6a4e 	vldr	s13, [pc, #312]	; 800bea8 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 800bd70:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800bd74:	4b47      	ldr	r3, [pc, #284]	; (800be94 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800bd76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bd78:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bd7c:	ee07 3a90 	vmov	s15, r3
 800bd80:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800bd84:	ed97 6a03 	vldr	s12, [r7, #12]
 800bd88:	eddf 5a44 	vldr	s11, [pc, #272]	; 800be9c <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800bd8c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800bd90:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800bd94:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800bd98:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800bd9c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800bda0:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800bda4:	e021      	b.n	800bdea <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800bda6:	697b      	ldr	r3, [r7, #20]
 800bda8:	ee07 3a90 	vmov	s15, r3
 800bdac:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800bdb0:	eddf 6a3b 	vldr	s13, [pc, #236]	; 800bea0 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800bdb4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800bdb8:	4b36      	ldr	r3, [pc, #216]	; (800be94 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800bdba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bdbc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bdc0:	ee07 3a90 	vmov	s15, r3
 800bdc4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800bdc8:	ed97 6a03 	vldr	s12, [r7, #12]
 800bdcc:	eddf 5a33 	vldr	s11, [pc, #204]	; 800be9c <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800bdd0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800bdd4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800bdd8:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800bddc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800bde0:	ee67 7a27 	vmul.f32	s15, s14, s15
 800bde4:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800bde8:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 800bdea:	4b2a      	ldr	r3, [pc, #168]	; (800be94 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800bdec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bdee:	0a5b      	lsrs	r3, r3, #9
 800bdf0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800bdf4:	ee07 3a90 	vmov	s15, r3
 800bdf8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800bdfc:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800be00:	ee37 7a87 	vadd.f32	s14, s15, s14
 800be04:	edd7 6a07 	vldr	s13, [r7, #28]
 800be08:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800be0c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800be10:	ee17 2a90 	vmov	r2, s15
 800be14:	687b      	ldr	r3, [r7, #4]
 800be16:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 800be18:	4b1e      	ldr	r3, [pc, #120]	; (800be94 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800be1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800be1c:	0c1b      	lsrs	r3, r3, #16
 800be1e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800be22:	ee07 3a90 	vmov	s15, r3
 800be26:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800be2a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800be2e:	ee37 7a87 	vadd.f32	s14, s15, s14
 800be32:	edd7 6a07 	vldr	s13, [r7, #28]
 800be36:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800be3a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800be3e:	ee17 2a90 	vmov	r2, s15
 800be42:	687b      	ldr	r3, [r7, #4]
 800be44:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 800be46:	4b13      	ldr	r3, [pc, #76]	; (800be94 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800be48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800be4a:	0e1b      	lsrs	r3, r3, #24
 800be4c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800be50:	ee07 3a90 	vmov	s15, r3
 800be54:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800be58:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800be5c:	ee37 7a87 	vadd.f32	s14, s15, s14
 800be60:	edd7 6a07 	vldr	s13, [r7, #28]
 800be64:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800be68:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800be6c:	ee17 2a90 	vmov	r2, s15
 800be70:	687b      	ldr	r3, [r7, #4]
 800be72:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 800be74:	e008      	b.n	800be88 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 800be76:	687b      	ldr	r3, [r7, #4]
 800be78:	2200      	movs	r2, #0
 800be7a:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 800be7c:	687b      	ldr	r3, [r7, #4]
 800be7e:	2200      	movs	r2, #0
 800be80:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 800be82:	687b      	ldr	r3, [r7, #4]
 800be84:	2200      	movs	r2, #0
 800be86:	609a      	str	r2, [r3, #8]
}
 800be88:	bf00      	nop
 800be8a:	3724      	adds	r7, #36	; 0x24
 800be8c:	46bd      	mov	sp, r7
 800be8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be92:	4770      	bx	lr
 800be94:	58024400 	.word	0x58024400
 800be98:	03d09000 	.word	0x03d09000
 800be9c:	46000000 	.word	0x46000000
 800bea0:	4c742400 	.word	0x4c742400
 800bea4:	4a742400 	.word	0x4a742400
 800bea8:	4af42400 	.word	0x4af42400

0800beac <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800beac:	b580      	push	{r7, lr}
 800beae:	b084      	sub	sp, #16
 800beb0:	af00      	add	r7, sp, #0
 800beb2:	6078      	str	r0, [r7, #4]
 800beb4:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800beb6:	2300      	movs	r3, #0
 800beb8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800beba:	4b53      	ldr	r3, [pc, #332]	; (800c008 <RCCEx_PLL2_Config+0x15c>)
 800bebc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bebe:	f003 0303 	and.w	r3, r3, #3
 800bec2:	2b03      	cmp	r3, #3
 800bec4:	d101      	bne.n	800beca <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800bec6:	2301      	movs	r3, #1
 800bec8:	e099      	b.n	800bffe <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800beca:	4b4f      	ldr	r3, [pc, #316]	; (800c008 <RCCEx_PLL2_Config+0x15c>)
 800becc:	681b      	ldr	r3, [r3, #0]
 800bece:	4a4e      	ldr	r2, [pc, #312]	; (800c008 <RCCEx_PLL2_Config+0x15c>)
 800bed0:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800bed4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800bed6:	f7f7 fdbd 	bl	8003a54 <HAL_GetTick>
 800beda:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800bedc:	e008      	b.n	800bef0 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800bede:	f7f7 fdb9 	bl	8003a54 <HAL_GetTick>
 800bee2:	4602      	mov	r2, r0
 800bee4:	68bb      	ldr	r3, [r7, #8]
 800bee6:	1ad3      	subs	r3, r2, r3
 800bee8:	2b02      	cmp	r3, #2
 800beea:	d901      	bls.n	800bef0 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800beec:	2303      	movs	r3, #3
 800beee:	e086      	b.n	800bffe <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800bef0:	4b45      	ldr	r3, [pc, #276]	; (800c008 <RCCEx_PLL2_Config+0x15c>)
 800bef2:	681b      	ldr	r3, [r3, #0]
 800bef4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800bef8:	2b00      	cmp	r3, #0
 800befa:	d1f0      	bne.n	800bede <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800befc:	4b42      	ldr	r3, [pc, #264]	; (800c008 <RCCEx_PLL2_Config+0x15c>)
 800befe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bf00:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 800bf04:	687b      	ldr	r3, [r7, #4]
 800bf06:	681b      	ldr	r3, [r3, #0]
 800bf08:	031b      	lsls	r3, r3, #12
 800bf0a:	493f      	ldr	r1, [pc, #252]	; (800c008 <RCCEx_PLL2_Config+0x15c>)
 800bf0c:	4313      	orrs	r3, r2
 800bf0e:	628b      	str	r3, [r1, #40]	; 0x28
 800bf10:	687b      	ldr	r3, [r7, #4]
 800bf12:	685b      	ldr	r3, [r3, #4]
 800bf14:	3b01      	subs	r3, #1
 800bf16:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800bf1a:	687b      	ldr	r3, [r7, #4]
 800bf1c:	689b      	ldr	r3, [r3, #8]
 800bf1e:	3b01      	subs	r3, #1
 800bf20:	025b      	lsls	r3, r3, #9
 800bf22:	b29b      	uxth	r3, r3
 800bf24:	431a      	orrs	r2, r3
 800bf26:	687b      	ldr	r3, [r7, #4]
 800bf28:	68db      	ldr	r3, [r3, #12]
 800bf2a:	3b01      	subs	r3, #1
 800bf2c:	041b      	lsls	r3, r3, #16
 800bf2e:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800bf32:	431a      	orrs	r2, r3
 800bf34:	687b      	ldr	r3, [r7, #4]
 800bf36:	691b      	ldr	r3, [r3, #16]
 800bf38:	3b01      	subs	r3, #1
 800bf3a:	061b      	lsls	r3, r3, #24
 800bf3c:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800bf40:	4931      	ldr	r1, [pc, #196]	; (800c008 <RCCEx_PLL2_Config+0x15c>)
 800bf42:	4313      	orrs	r3, r2
 800bf44:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800bf46:	4b30      	ldr	r3, [pc, #192]	; (800c008 <RCCEx_PLL2_Config+0x15c>)
 800bf48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bf4a:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800bf4e:	687b      	ldr	r3, [r7, #4]
 800bf50:	695b      	ldr	r3, [r3, #20]
 800bf52:	492d      	ldr	r1, [pc, #180]	; (800c008 <RCCEx_PLL2_Config+0x15c>)
 800bf54:	4313      	orrs	r3, r2
 800bf56:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800bf58:	4b2b      	ldr	r3, [pc, #172]	; (800c008 <RCCEx_PLL2_Config+0x15c>)
 800bf5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bf5c:	f023 0220 	bic.w	r2, r3, #32
 800bf60:	687b      	ldr	r3, [r7, #4]
 800bf62:	699b      	ldr	r3, [r3, #24]
 800bf64:	4928      	ldr	r1, [pc, #160]	; (800c008 <RCCEx_PLL2_Config+0x15c>)
 800bf66:	4313      	orrs	r3, r2
 800bf68:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800bf6a:	4b27      	ldr	r3, [pc, #156]	; (800c008 <RCCEx_PLL2_Config+0x15c>)
 800bf6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bf6e:	4a26      	ldr	r2, [pc, #152]	; (800c008 <RCCEx_PLL2_Config+0x15c>)
 800bf70:	f023 0310 	bic.w	r3, r3, #16
 800bf74:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800bf76:	4b24      	ldr	r3, [pc, #144]	; (800c008 <RCCEx_PLL2_Config+0x15c>)
 800bf78:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800bf7a:	4b24      	ldr	r3, [pc, #144]	; (800c00c <RCCEx_PLL2_Config+0x160>)
 800bf7c:	4013      	ands	r3, r2
 800bf7e:	687a      	ldr	r2, [r7, #4]
 800bf80:	69d2      	ldr	r2, [r2, #28]
 800bf82:	00d2      	lsls	r2, r2, #3
 800bf84:	4920      	ldr	r1, [pc, #128]	; (800c008 <RCCEx_PLL2_Config+0x15c>)
 800bf86:	4313      	orrs	r3, r2
 800bf88:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800bf8a:	4b1f      	ldr	r3, [pc, #124]	; (800c008 <RCCEx_PLL2_Config+0x15c>)
 800bf8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bf8e:	4a1e      	ldr	r2, [pc, #120]	; (800c008 <RCCEx_PLL2_Config+0x15c>)
 800bf90:	f043 0310 	orr.w	r3, r3, #16
 800bf94:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800bf96:	683b      	ldr	r3, [r7, #0]
 800bf98:	2b00      	cmp	r3, #0
 800bf9a:	d106      	bne.n	800bfaa <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800bf9c:	4b1a      	ldr	r3, [pc, #104]	; (800c008 <RCCEx_PLL2_Config+0x15c>)
 800bf9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bfa0:	4a19      	ldr	r2, [pc, #100]	; (800c008 <RCCEx_PLL2_Config+0x15c>)
 800bfa2:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800bfa6:	62d3      	str	r3, [r2, #44]	; 0x2c
 800bfa8:	e00f      	b.n	800bfca <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800bfaa:	683b      	ldr	r3, [r7, #0]
 800bfac:	2b01      	cmp	r3, #1
 800bfae:	d106      	bne.n	800bfbe <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800bfb0:	4b15      	ldr	r3, [pc, #84]	; (800c008 <RCCEx_PLL2_Config+0x15c>)
 800bfb2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bfb4:	4a14      	ldr	r2, [pc, #80]	; (800c008 <RCCEx_PLL2_Config+0x15c>)
 800bfb6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800bfba:	62d3      	str	r3, [r2, #44]	; 0x2c
 800bfbc:	e005      	b.n	800bfca <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800bfbe:	4b12      	ldr	r3, [pc, #72]	; (800c008 <RCCEx_PLL2_Config+0x15c>)
 800bfc0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bfc2:	4a11      	ldr	r2, [pc, #68]	; (800c008 <RCCEx_PLL2_Config+0x15c>)
 800bfc4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800bfc8:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800bfca:	4b0f      	ldr	r3, [pc, #60]	; (800c008 <RCCEx_PLL2_Config+0x15c>)
 800bfcc:	681b      	ldr	r3, [r3, #0]
 800bfce:	4a0e      	ldr	r2, [pc, #56]	; (800c008 <RCCEx_PLL2_Config+0x15c>)
 800bfd0:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800bfd4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800bfd6:	f7f7 fd3d 	bl	8003a54 <HAL_GetTick>
 800bfda:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800bfdc:	e008      	b.n	800bff0 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800bfde:	f7f7 fd39 	bl	8003a54 <HAL_GetTick>
 800bfe2:	4602      	mov	r2, r0
 800bfe4:	68bb      	ldr	r3, [r7, #8]
 800bfe6:	1ad3      	subs	r3, r2, r3
 800bfe8:	2b02      	cmp	r3, #2
 800bfea:	d901      	bls.n	800bff0 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800bfec:	2303      	movs	r3, #3
 800bfee:	e006      	b.n	800bffe <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800bff0:	4b05      	ldr	r3, [pc, #20]	; (800c008 <RCCEx_PLL2_Config+0x15c>)
 800bff2:	681b      	ldr	r3, [r3, #0]
 800bff4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800bff8:	2b00      	cmp	r3, #0
 800bffa:	d0f0      	beq.n	800bfde <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800bffc:	7bfb      	ldrb	r3, [r7, #15]
}
 800bffe:	4618      	mov	r0, r3
 800c000:	3710      	adds	r7, #16
 800c002:	46bd      	mov	sp, r7
 800c004:	bd80      	pop	{r7, pc}
 800c006:	bf00      	nop
 800c008:	58024400 	.word	0x58024400
 800c00c:	ffff0007 	.word	0xffff0007

0800c010 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800c010:	b580      	push	{r7, lr}
 800c012:	b084      	sub	sp, #16
 800c014:	af00      	add	r7, sp, #0
 800c016:	6078      	str	r0, [r7, #4]
 800c018:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800c01a:	2300      	movs	r3, #0
 800c01c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800c01e:	4b53      	ldr	r3, [pc, #332]	; (800c16c <RCCEx_PLL3_Config+0x15c>)
 800c020:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c022:	f003 0303 	and.w	r3, r3, #3
 800c026:	2b03      	cmp	r3, #3
 800c028:	d101      	bne.n	800c02e <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800c02a:	2301      	movs	r3, #1
 800c02c:	e099      	b.n	800c162 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800c02e:	4b4f      	ldr	r3, [pc, #316]	; (800c16c <RCCEx_PLL3_Config+0x15c>)
 800c030:	681b      	ldr	r3, [r3, #0]
 800c032:	4a4e      	ldr	r2, [pc, #312]	; (800c16c <RCCEx_PLL3_Config+0x15c>)
 800c034:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800c038:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800c03a:	f7f7 fd0b 	bl	8003a54 <HAL_GetTick>
 800c03e:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800c040:	e008      	b.n	800c054 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800c042:	f7f7 fd07 	bl	8003a54 <HAL_GetTick>
 800c046:	4602      	mov	r2, r0
 800c048:	68bb      	ldr	r3, [r7, #8]
 800c04a:	1ad3      	subs	r3, r2, r3
 800c04c:	2b02      	cmp	r3, #2
 800c04e:	d901      	bls.n	800c054 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800c050:	2303      	movs	r3, #3
 800c052:	e086      	b.n	800c162 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800c054:	4b45      	ldr	r3, [pc, #276]	; (800c16c <RCCEx_PLL3_Config+0x15c>)
 800c056:	681b      	ldr	r3, [r3, #0]
 800c058:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800c05c:	2b00      	cmp	r3, #0
 800c05e:	d1f0      	bne.n	800c042 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800c060:	4b42      	ldr	r3, [pc, #264]	; (800c16c <RCCEx_PLL3_Config+0x15c>)
 800c062:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c064:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 800c068:	687b      	ldr	r3, [r7, #4]
 800c06a:	681b      	ldr	r3, [r3, #0]
 800c06c:	051b      	lsls	r3, r3, #20
 800c06e:	493f      	ldr	r1, [pc, #252]	; (800c16c <RCCEx_PLL3_Config+0x15c>)
 800c070:	4313      	orrs	r3, r2
 800c072:	628b      	str	r3, [r1, #40]	; 0x28
 800c074:	687b      	ldr	r3, [r7, #4]
 800c076:	685b      	ldr	r3, [r3, #4]
 800c078:	3b01      	subs	r3, #1
 800c07a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800c07e:	687b      	ldr	r3, [r7, #4]
 800c080:	689b      	ldr	r3, [r3, #8]
 800c082:	3b01      	subs	r3, #1
 800c084:	025b      	lsls	r3, r3, #9
 800c086:	b29b      	uxth	r3, r3
 800c088:	431a      	orrs	r2, r3
 800c08a:	687b      	ldr	r3, [r7, #4]
 800c08c:	68db      	ldr	r3, [r3, #12]
 800c08e:	3b01      	subs	r3, #1
 800c090:	041b      	lsls	r3, r3, #16
 800c092:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800c096:	431a      	orrs	r2, r3
 800c098:	687b      	ldr	r3, [r7, #4]
 800c09a:	691b      	ldr	r3, [r3, #16]
 800c09c:	3b01      	subs	r3, #1
 800c09e:	061b      	lsls	r3, r3, #24
 800c0a0:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800c0a4:	4931      	ldr	r1, [pc, #196]	; (800c16c <RCCEx_PLL3_Config+0x15c>)
 800c0a6:	4313      	orrs	r3, r2
 800c0a8:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800c0aa:	4b30      	ldr	r3, [pc, #192]	; (800c16c <RCCEx_PLL3_Config+0x15c>)
 800c0ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c0ae:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800c0b2:	687b      	ldr	r3, [r7, #4]
 800c0b4:	695b      	ldr	r3, [r3, #20]
 800c0b6:	492d      	ldr	r1, [pc, #180]	; (800c16c <RCCEx_PLL3_Config+0x15c>)
 800c0b8:	4313      	orrs	r3, r2
 800c0ba:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800c0bc:	4b2b      	ldr	r3, [pc, #172]	; (800c16c <RCCEx_PLL3_Config+0x15c>)
 800c0be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c0c0:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 800c0c4:	687b      	ldr	r3, [r7, #4]
 800c0c6:	699b      	ldr	r3, [r3, #24]
 800c0c8:	4928      	ldr	r1, [pc, #160]	; (800c16c <RCCEx_PLL3_Config+0x15c>)
 800c0ca:	4313      	orrs	r3, r2
 800c0cc:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800c0ce:	4b27      	ldr	r3, [pc, #156]	; (800c16c <RCCEx_PLL3_Config+0x15c>)
 800c0d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c0d2:	4a26      	ldr	r2, [pc, #152]	; (800c16c <RCCEx_PLL3_Config+0x15c>)
 800c0d4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800c0d8:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800c0da:	4b24      	ldr	r3, [pc, #144]	; (800c16c <RCCEx_PLL3_Config+0x15c>)
 800c0dc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800c0de:	4b24      	ldr	r3, [pc, #144]	; (800c170 <RCCEx_PLL3_Config+0x160>)
 800c0e0:	4013      	ands	r3, r2
 800c0e2:	687a      	ldr	r2, [r7, #4]
 800c0e4:	69d2      	ldr	r2, [r2, #28]
 800c0e6:	00d2      	lsls	r2, r2, #3
 800c0e8:	4920      	ldr	r1, [pc, #128]	; (800c16c <RCCEx_PLL3_Config+0x15c>)
 800c0ea:	4313      	orrs	r3, r2
 800c0ec:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800c0ee:	4b1f      	ldr	r3, [pc, #124]	; (800c16c <RCCEx_PLL3_Config+0x15c>)
 800c0f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c0f2:	4a1e      	ldr	r2, [pc, #120]	; (800c16c <RCCEx_PLL3_Config+0x15c>)
 800c0f4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800c0f8:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800c0fa:	683b      	ldr	r3, [r7, #0]
 800c0fc:	2b00      	cmp	r3, #0
 800c0fe:	d106      	bne.n	800c10e <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800c100:	4b1a      	ldr	r3, [pc, #104]	; (800c16c <RCCEx_PLL3_Config+0x15c>)
 800c102:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c104:	4a19      	ldr	r2, [pc, #100]	; (800c16c <RCCEx_PLL3_Config+0x15c>)
 800c106:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800c10a:	62d3      	str	r3, [r2, #44]	; 0x2c
 800c10c:	e00f      	b.n	800c12e <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800c10e:	683b      	ldr	r3, [r7, #0]
 800c110:	2b01      	cmp	r3, #1
 800c112:	d106      	bne.n	800c122 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800c114:	4b15      	ldr	r3, [pc, #84]	; (800c16c <RCCEx_PLL3_Config+0x15c>)
 800c116:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c118:	4a14      	ldr	r2, [pc, #80]	; (800c16c <RCCEx_PLL3_Config+0x15c>)
 800c11a:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800c11e:	62d3      	str	r3, [r2, #44]	; 0x2c
 800c120:	e005      	b.n	800c12e <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800c122:	4b12      	ldr	r3, [pc, #72]	; (800c16c <RCCEx_PLL3_Config+0x15c>)
 800c124:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c126:	4a11      	ldr	r2, [pc, #68]	; (800c16c <RCCEx_PLL3_Config+0x15c>)
 800c128:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800c12c:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800c12e:	4b0f      	ldr	r3, [pc, #60]	; (800c16c <RCCEx_PLL3_Config+0x15c>)
 800c130:	681b      	ldr	r3, [r3, #0]
 800c132:	4a0e      	ldr	r2, [pc, #56]	; (800c16c <RCCEx_PLL3_Config+0x15c>)
 800c134:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800c138:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800c13a:	f7f7 fc8b 	bl	8003a54 <HAL_GetTick>
 800c13e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800c140:	e008      	b.n	800c154 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800c142:	f7f7 fc87 	bl	8003a54 <HAL_GetTick>
 800c146:	4602      	mov	r2, r0
 800c148:	68bb      	ldr	r3, [r7, #8]
 800c14a:	1ad3      	subs	r3, r2, r3
 800c14c:	2b02      	cmp	r3, #2
 800c14e:	d901      	bls.n	800c154 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800c150:	2303      	movs	r3, #3
 800c152:	e006      	b.n	800c162 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800c154:	4b05      	ldr	r3, [pc, #20]	; (800c16c <RCCEx_PLL3_Config+0x15c>)
 800c156:	681b      	ldr	r3, [r3, #0]
 800c158:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800c15c:	2b00      	cmp	r3, #0
 800c15e:	d0f0      	beq.n	800c142 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800c160:	7bfb      	ldrb	r3, [r7, #15]
}
 800c162:	4618      	mov	r0, r3
 800c164:	3710      	adds	r7, #16
 800c166:	46bd      	mov	sp, r7
 800c168:	bd80      	pop	{r7, pc}
 800c16a:	bf00      	nop
 800c16c:	58024400 	.word	0x58024400
 800c170:	ffff0007 	.word	0xffff0007

0800c174 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800c174:	b580      	push	{r7, lr}
 800c176:	b082      	sub	sp, #8
 800c178:	af00      	add	r7, sp, #0
 800c17a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800c17c:	687b      	ldr	r3, [r7, #4]
 800c17e:	2b00      	cmp	r3, #0
 800c180:	d101      	bne.n	800c186 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800c182:	2301      	movs	r3, #1
 800c184:	e049      	b.n	800c21a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800c186:	687b      	ldr	r3, [r7, #4]
 800c188:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c18c:	b2db      	uxtb	r3, r3
 800c18e:	2b00      	cmp	r3, #0
 800c190:	d106      	bne.n	800c1a0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800c192:	687b      	ldr	r3, [r7, #4]
 800c194:	2200      	movs	r2, #0
 800c196:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800c19a:	6878      	ldr	r0, [r7, #4]
 800c19c:	f7f6 ff98 	bl	80030d0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c1a0:	687b      	ldr	r3, [r7, #4]
 800c1a2:	2202      	movs	r2, #2
 800c1a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800c1a8:	687b      	ldr	r3, [r7, #4]
 800c1aa:	681a      	ldr	r2, [r3, #0]
 800c1ac:	687b      	ldr	r3, [r7, #4]
 800c1ae:	3304      	adds	r3, #4
 800c1b0:	4619      	mov	r1, r3
 800c1b2:	4610      	mov	r0, r2
 800c1b4:	f000 fec6 	bl	800cf44 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800c1b8:	687b      	ldr	r3, [r7, #4]
 800c1ba:	2201      	movs	r2, #1
 800c1bc:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c1c0:	687b      	ldr	r3, [r7, #4]
 800c1c2:	2201      	movs	r2, #1
 800c1c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800c1c8:	687b      	ldr	r3, [r7, #4]
 800c1ca:	2201      	movs	r2, #1
 800c1cc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800c1d0:	687b      	ldr	r3, [r7, #4]
 800c1d2:	2201      	movs	r2, #1
 800c1d4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800c1d8:	687b      	ldr	r3, [r7, #4]
 800c1da:	2201      	movs	r2, #1
 800c1dc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800c1e0:	687b      	ldr	r3, [r7, #4]
 800c1e2:	2201      	movs	r2, #1
 800c1e4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800c1e8:	687b      	ldr	r3, [r7, #4]
 800c1ea:	2201      	movs	r2, #1
 800c1ec:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c1f0:	687b      	ldr	r3, [r7, #4]
 800c1f2:	2201      	movs	r2, #1
 800c1f4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800c1f8:	687b      	ldr	r3, [r7, #4]
 800c1fa:	2201      	movs	r2, #1
 800c1fc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800c200:	687b      	ldr	r3, [r7, #4]
 800c202:	2201      	movs	r2, #1
 800c204:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800c208:	687b      	ldr	r3, [r7, #4]
 800c20a:	2201      	movs	r2, #1
 800c20c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800c210:	687b      	ldr	r3, [r7, #4]
 800c212:	2201      	movs	r2, #1
 800c214:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800c218:	2300      	movs	r3, #0
}
 800c21a:	4618      	mov	r0, r3
 800c21c:	3708      	adds	r7, #8
 800c21e:	46bd      	mov	sp, r7
 800c220:	bd80      	pop	{r7, pc}
	...

0800c224 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800c224:	b480      	push	{r7}
 800c226:	b085      	sub	sp, #20
 800c228:	af00      	add	r7, sp, #0
 800c22a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800c22c:	687b      	ldr	r3, [r7, #4]
 800c22e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c232:	b2db      	uxtb	r3, r3
 800c234:	2b01      	cmp	r3, #1
 800c236:	d001      	beq.n	800c23c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800c238:	2301      	movs	r3, #1
 800c23a:	e054      	b.n	800c2e6 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c23c:	687b      	ldr	r3, [r7, #4]
 800c23e:	2202      	movs	r2, #2
 800c240:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800c244:	687b      	ldr	r3, [r7, #4]
 800c246:	681b      	ldr	r3, [r3, #0]
 800c248:	68da      	ldr	r2, [r3, #12]
 800c24a:	687b      	ldr	r3, [r7, #4]
 800c24c:	681b      	ldr	r3, [r3, #0]
 800c24e:	f042 0201 	orr.w	r2, r2, #1
 800c252:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c254:	687b      	ldr	r3, [r7, #4]
 800c256:	681b      	ldr	r3, [r3, #0]
 800c258:	4a26      	ldr	r2, [pc, #152]	; (800c2f4 <HAL_TIM_Base_Start_IT+0xd0>)
 800c25a:	4293      	cmp	r3, r2
 800c25c:	d022      	beq.n	800c2a4 <HAL_TIM_Base_Start_IT+0x80>
 800c25e:	687b      	ldr	r3, [r7, #4]
 800c260:	681b      	ldr	r3, [r3, #0]
 800c262:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c266:	d01d      	beq.n	800c2a4 <HAL_TIM_Base_Start_IT+0x80>
 800c268:	687b      	ldr	r3, [r7, #4]
 800c26a:	681b      	ldr	r3, [r3, #0]
 800c26c:	4a22      	ldr	r2, [pc, #136]	; (800c2f8 <HAL_TIM_Base_Start_IT+0xd4>)
 800c26e:	4293      	cmp	r3, r2
 800c270:	d018      	beq.n	800c2a4 <HAL_TIM_Base_Start_IT+0x80>
 800c272:	687b      	ldr	r3, [r7, #4]
 800c274:	681b      	ldr	r3, [r3, #0]
 800c276:	4a21      	ldr	r2, [pc, #132]	; (800c2fc <HAL_TIM_Base_Start_IT+0xd8>)
 800c278:	4293      	cmp	r3, r2
 800c27a:	d013      	beq.n	800c2a4 <HAL_TIM_Base_Start_IT+0x80>
 800c27c:	687b      	ldr	r3, [r7, #4]
 800c27e:	681b      	ldr	r3, [r3, #0]
 800c280:	4a1f      	ldr	r2, [pc, #124]	; (800c300 <HAL_TIM_Base_Start_IT+0xdc>)
 800c282:	4293      	cmp	r3, r2
 800c284:	d00e      	beq.n	800c2a4 <HAL_TIM_Base_Start_IT+0x80>
 800c286:	687b      	ldr	r3, [r7, #4]
 800c288:	681b      	ldr	r3, [r3, #0]
 800c28a:	4a1e      	ldr	r2, [pc, #120]	; (800c304 <HAL_TIM_Base_Start_IT+0xe0>)
 800c28c:	4293      	cmp	r3, r2
 800c28e:	d009      	beq.n	800c2a4 <HAL_TIM_Base_Start_IT+0x80>
 800c290:	687b      	ldr	r3, [r7, #4]
 800c292:	681b      	ldr	r3, [r3, #0]
 800c294:	4a1c      	ldr	r2, [pc, #112]	; (800c308 <HAL_TIM_Base_Start_IT+0xe4>)
 800c296:	4293      	cmp	r3, r2
 800c298:	d004      	beq.n	800c2a4 <HAL_TIM_Base_Start_IT+0x80>
 800c29a:	687b      	ldr	r3, [r7, #4]
 800c29c:	681b      	ldr	r3, [r3, #0]
 800c29e:	4a1b      	ldr	r2, [pc, #108]	; (800c30c <HAL_TIM_Base_Start_IT+0xe8>)
 800c2a0:	4293      	cmp	r3, r2
 800c2a2:	d115      	bne.n	800c2d0 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800c2a4:	687b      	ldr	r3, [r7, #4]
 800c2a6:	681b      	ldr	r3, [r3, #0]
 800c2a8:	689a      	ldr	r2, [r3, #8]
 800c2aa:	4b19      	ldr	r3, [pc, #100]	; (800c310 <HAL_TIM_Base_Start_IT+0xec>)
 800c2ac:	4013      	ands	r3, r2
 800c2ae:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c2b0:	68fb      	ldr	r3, [r7, #12]
 800c2b2:	2b06      	cmp	r3, #6
 800c2b4:	d015      	beq.n	800c2e2 <HAL_TIM_Base_Start_IT+0xbe>
 800c2b6:	68fb      	ldr	r3, [r7, #12]
 800c2b8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c2bc:	d011      	beq.n	800c2e2 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800c2be:	687b      	ldr	r3, [r7, #4]
 800c2c0:	681b      	ldr	r3, [r3, #0]
 800c2c2:	681a      	ldr	r2, [r3, #0]
 800c2c4:	687b      	ldr	r3, [r7, #4]
 800c2c6:	681b      	ldr	r3, [r3, #0]
 800c2c8:	f042 0201 	orr.w	r2, r2, #1
 800c2cc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c2ce:	e008      	b.n	800c2e2 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800c2d0:	687b      	ldr	r3, [r7, #4]
 800c2d2:	681b      	ldr	r3, [r3, #0]
 800c2d4:	681a      	ldr	r2, [r3, #0]
 800c2d6:	687b      	ldr	r3, [r7, #4]
 800c2d8:	681b      	ldr	r3, [r3, #0]
 800c2da:	f042 0201 	orr.w	r2, r2, #1
 800c2de:	601a      	str	r2, [r3, #0]
 800c2e0:	e000      	b.n	800c2e4 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c2e2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800c2e4:	2300      	movs	r3, #0
}
 800c2e6:	4618      	mov	r0, r3
 800c2e8:	3714      	adds	r7, #20
 800c2ea:	46bd      	mov	sp, r7
 800c2ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2f0:	4770      	bx	lr
 800c2f2:	bf00      	nop
 800c2f4:	40010000 	.word	0x40010000
 800c2f8:	40000400 	.word	0x40000400
 800c2fc:	40000800 	.word	0x40000800
 800c300:	40000c00 	.word	0x40000c00
 800c304:	40010400 	.word	0x40010400
 800c308:	40001800 	.word	0x40001800
 800c30c:	40014000 	.word	0x40014000
 800c310:	00010007 	.word	0x00010007

0800c314 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800c314:	b580      	push	{r7, lr}
 800c316:	b082      	sub	sp, #8
 800c318:	af00      	add	r7, sp, #0
 800c31a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800c31c:	687b      	ldr	r3, [r7, #4]
 800c31e:	2b00      	cmp	r3, #0
 800c320:	d101      	bne.n	800c326 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800c322:	2301      	movs	r3, #1
 800c324:	e049      	b.n	800c3ba <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800c326:	687b      	ldr	r3, [r7, #4]
 800c328:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c32c:	b2db      	uxtb	r3, r3
 800c32e:	2b00      	cmp	r3, #0
 800c330:	d106      	bne.n	800c340 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800c332:	687b      	ldr	r3, [r7, #4]
 800c334:	2200      	movs	r2, #0
 800c336:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800c33a:	6878      	ldr	r0, [r7, #4]
 800c33c:	f000 f841 	bl	800c3c2 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c340:	687b      	ldr	r3, [r7, #4]
 800c342:	2202      	movs	r2, #2
 800c344:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800c348:	687b      	ldr	r3, [r7, #4]
 800c34a:	681a      	ldr	r2, [r3, #0]
 800c34c:	687b      	ldr	r3, [r7, #4]
 800c34e:	3304      	adds	r3, #4
 800c350:	4619      	mov	r1, r3
 800c352:	4610      	mov	r0, r2
 800c354:	f000 fdf6 	bl	800cf44 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800c358:	687b      	ldr	r3, [r7, #4]
 800c35a:	2201      	movs	r2, #1
 800c35c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c360:	687b      	ldr	r3, [r7, #4]
 800c362:	2201      	movs	r2, #1
 800c364:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800c368:	687b      	ldr	r3, [r7, #4]
 800c36a:	2201      	movs	r2, #1
 800c36c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800c370:	687b      	ldr	r3, [r7, #4]
 800c372:	2201      	movs	r2, #1
 800c374:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800c378:	687b      	ldr	r3, [r7, #4]
 800c37a:	2201      	movs	r2, #1
 800c37c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800c380:	687b      	ldr	r3, [r7, #4]
 800c382:	2201      	movs	r2, #1
 800c384:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800c388:	687b      	ldr	r3, [r7, #4]
 800c38a:	2201      	movs	r2, #1
 800c38c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c390:	687b      	ldr	r3, [r7, #4]
 800c392:	2201      	movs	r2, #1
 800c394:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800c398:	687b      	ldr	r3, [r7, #4]
 800c39a:	2201      	movs	r2, #1
 800c39c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800c3a0:	687b      	ldr	r3, [r7, #4]
 800c3a2:	2201      	movs	r2, #1
 800c3a4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800c3a8:	687b      	ldr	r3, [r7, #4]
 800c3aa:	2201      	movs	r2, #1
 800c3ac:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800c3b0:	687b      	ldr	r3, [r7, #4]
 800c3b2:	2201      	movs	r2, #1
 800c3b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800c3b8:	2300      	movs	r3, #0
}
 800c3ba:	4618      	mov	r0, r3
 800c3bc:	3708      	adds	r7, #8
 800c3be:	46bd      	mov	sp, r7
 800c3c0:	bd80      	pop	{r7, pc}

0800c3c2 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800c3c2:	b480      	push	{r7}
 800c3c4:	b083      	sub	sp, #12
 800c3c6:	af00      	add	r7, sp, #0
 800c3c8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800c3ca:	bf00      	nop
 800c3cc:	370c      	adds	r7, #12
 800c3ce:	46bd      	mov	sp, r7
 800c3d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3d4:	4770      	bx	lr
	...

0800c3d8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800c3d8:	b580      	push	{r7, lr}
 800c3da:	b084      	sub	sp, #16
 800c3dc:	af00      	add	r7, sp, #0
 800c3de:	6078      	str	r0, [r7, #4]
 800c3e0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800c3e2:	683b      	ldr	r3, [r7, #0]
 800c3e4:	2b00      	cmp	r3, #0
 800c3e6:	d109      	bne.n	800c3fc <HAL_TIM_PWM_Start+0x24>
 800c3e8:	687b      	ldr	r3, [r7, #4]
 800c3ea:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800c3ee:	b2db      	uxtb	r3, r3
 800c3f0:	2b01      	cmp	r3, #1
 800c3f2:	bf14      	ite	ne
 800c3f4:	2301      	movne	r3, #1
 800c3f6:	2300      	moveq	r3, #0
 800c3f8:	b2db      	uxtb	r3, r3
 800c3fa:	e03c      	b.n	800c476 <HAL_TIM_PWM_Start+0x9e>
 800c3fc:	683b      	ldr	r3, [r7, #0]
 800c3fe:	2b04      	cmp	r3, #4
 800c400:	d109      	bne.n	800c416 <HAL_TIM_PWM_Start+0x3e>
 800c402:	687b      	ldr	r3, [r7, #4]
 800c404:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800c408:	b2db      	uxtb	r3, r3
 800c40a:	2b01      	cmp	r3, #1
 800c40c:	bf14      	ite	ne
 800c40e:	2301      	movne	r3, #1
 800c410:	2300      	moveq	r3, #0
 800c412:	b2db      	uxtb	r3, r3
 800c414:	e02f      	b.n	800c476 <HAL_TIM_PWM_Start+0x9e>
 800c416:	683b      	ldr	r3, [r7, #0]
 800c418:	2b08      	cmp	r3, #8
 800c41a:	d109      	bne.n	800c430 <HAL_TIM_PWM_Start+0x58>
 800c41c:	687b      	ldr	r3, [r7, #4]
 800c41e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800c422:	b2db      	uxtb	r3, r3
 800c424:	2b01      	cmp	r3, #1
 800c426:	bf14      	ite	ne
 800c428:	2301      	movne	r3, #1
 800c42a:	2300      	moveq	r3, #0
 800c42c:	b2db      	uxtb	r3, r3
 800c42e:	e022      	b.n	800c476 <HAL_TIM_PWM_Start+0x9e>
 800c430:	683b      	ldr	r3, [r7, #0]
 800c432:	2b0c      	cmp	r3, #12
 800c434:	d109      	bne.n	800c44a <HAL_TIM_PWM_Start+0x72>
 800c436:	687b      	ldr	r3, [r7, #4]
 800c438:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800c43c:	b2db      	uxtb	r3, r3
 800c43e:	2b01      	cmp	r3, #1
 800c440:	bf14      	ite	ne
 800c442:	2301      	movne	r3, #1
 800c444:	2300      	moveq	r3, #0
 800c446:	b2db      	uxtb	r3, r3
 800c448:	e015      	b.n	800c476 <HAL_TIM_PWM_Start+0x9e>
 800c44a:	683b      	ldr	r3, [r7, #0]
 800c44c:	2b10      	cmp	r3, #16
 800c44e:	d109      	bne.n	800c464 <HAL_TIM_PWM_Start+0x8c>
 800c450:	687b      	ldr	r3, [r7, #4]
 800c452:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800c456:	b2db      	uxtb	r3, r3
 800c458:	2b01      	cmp	r3, #1
 800c45a:	bf14      	ite	ne
 800c45c:	2301      	movne	r3, #1
 800c45e:	2300      	moveq	r3, #0
 800c460:	b2db      	uxtb	r3, r3
 800c462:	e008      	b.n	800c476 <HAL_TIM_PWM_Start+0x9e>
 800c464:	687b      	ldr	r3, [r7, #4]
 800c466:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800c46a:	b2db      	uxtb	r3, r3
 800c46c:	2b01      	cmp	r3, #1
 800c46e:	bf14      	ite	ne
 800c470:	2301      	movne	r3, #1
 800c472:	2300      	moveq	r3, #0
 800c474:	b2db      	uxtb	r3, r3
 800c476:	2b00      	cmp	r3, #0
 800c478:	d001      	beq.n	800c47e <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800c47a:	2301      	movs	r3, #1
 800c47c:	e0a1      	b.n	800c5c2 <HAL_TIM_PWM_Start+0x1ea>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800c47e:	683b      	ldr	r3, [r7, #0]
 800c480:	2b00      	cmp	r3, #0
 800c482:	d104      	bne.n	800c48e <HAL_TIM_PWM_Start+0xb6>
 800c484:	687b      	ldr	r3, [r7, #4]
 800c486:	2202      	movs	r2, #2
 800c488:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800c48c:	e023      	b.n	800c4d6 <HAL_TIM_PWM_Start+0xfe>
 800c48e:	683b      	ldr	r3, [r7, #0]
 800c490:	2b04      	cmp	r3, #4
 800c492:	d104      	bne.n	800c49e <HAL_TIM_PWM_Start+0xc6>
 800c494:	687b      	ldr	r3, [r7, #4]
 800c496:	2202      	movs	r2, #2
 800c498:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800c49c:	e01b      	b.n	800c4d6 <HAL_TIM_PWM_Start+0xfe>
 800c49e:	683b      	ldr	r3, [r7, #0]
 800c4a0:	2b08      	cmp	r3, #8
 800c4a2:	d104      	bne.n	800c4ae <HAL_TIM_PWM_Start+0xd6>
 800c4a4:	687b      	ldr	r3, [r7, #4]
 800c4a6:	2202      	movs	r2, #2
 800c4a8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800c4ac:	e013      	b.n	800c4d6 <HAL_TIM_PWM_Start+0xfe>
 800c4ae:	683b      	ldr	r3, [r7, #0]
 800c4b0:	2b0c      	cmp	r3, #12
 800c4b2:	d104      	bne.n	800c4be <HAL_TIM_PWM_Start+0xe6>
 800c4b4:	687b      	ldr	r3, [r7, #4]
 800c4b6:	2202      	movs	r2, #2
 800c4b8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800c4bc:	e00b      	b.n	800c4d6 <HAL_TIM_PWM_Start+0xfe>
 800c4be:	683b      	ldr	r3, [r7, #0]
 800c4c0:	2b10      	cmp	r3, #16
 800c4c2:	d104      	bne.n	800c4ce <HAL_TIM_PWM_Start+0xf6>
 800c4c4:	687b      	ldr	r3, [r7, #4]
 800c4c6:	2202      	movs	r2, #2
 800c4c8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800c4cc:	e003      	b.n	800c4d6 <HAL_TIM_PWM_Start+0xfe>
 800c4ce:	687b      	ldr	r3, [r7, #4]
 800c4d0:	2202      	movs	r2, #2
 800c4d2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800c4d6:	687b      	ldr	r3, [r7, #4]
 800c4d8:	681b      	ldr	r3, [r3, #0]
 800c4da:	2201      	movs	r2, #1
 800c4dc:	6839      	ldr	r1, [r7, #0]
 800c4de:	4618      	mov	r0, r3
 800c4e0:	f001 f93e 	bl	800d760 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800c4e4:	687b      	ldr	r3, [r7, #4]
 800c4e6:	681b      	ldr	r3, [r3, #0]
 800c4e8:	4a38      	ldr	r2, [pc, #224]	; (800c5cc <HAL_TIM_PWM_Start+0x1f4>)
 800c4ea:	4293      	cmp	r3, r2
 800c4ec:	d013      	beq.n	800c516 <HAL_TIM_PWM_Start+0x13e>
 800c4ee:	687b      	ldr	r3, [r7, #4]
 800c4f0:	681b      	ldr	r3, [r3, #0]
 800c4f2:	4a37      	ldr	r2, [pc, #220]	; (800c5d0 <HAL_TIM_PWM_Start+0x1f8>)
 800c4f4:	4293      	cmp	r3, r2
 800c4f6:	d00e      	beq.n	800c516 <HAL_TIM_PWM_Start+0x13e>
 800c4f8:	687b      	ldr	r3, [r7, #4]
 800c4fa:	681b      	ldr	r3, [r3, #0]
 800c4fc:	4a35      	ldr	r2, [pc, #212]	; (800c5d4 <HAL_TIM_PWM_Start+0x1fc>)
 800c4fe:	4293      	cmp	r3, r2
 800c500:	d009      	beq.n	800c516 <HAL_TIM_PWM_Start+0x13e>
 800c502:	687b      	ldr	r3, [r7, #4]
 800c504:	681b      	ldr	r3, [r3, #0]
 800c506:	4a34      	ldr	r2, [pc, #208]	; (800c5d8 <HAL_TIM_PWM_Start+0x200>)
 800c508:	4293      	cmp	r3, r2
 800c50a:	d004      	beq.n	800c516 <HAL_TIM_PWM_Start+0x13e>
 800c50c:	687b      	ldr	r3, [r7, #4]
 800c50e:	681b      	ldr	r3, [r3, #0]
 800c510:	4a32      	ldr	r2, [pc, #200]	; (800c5dc <HAL_TIM_PWM_Start+0x204>)
 800c512:	4293      	cmp	r3, r2
 800c514:	d101      	bne.n	800c51a <HAL_TIM_PWM_Start+0x142>
 800c516:	2301      	movs	r3, #1
 800c518:	e000      	b.n	800c51c <HAL_TIM_PWM_Start+0x144>
 800c51a:	2300      	movs	r3, #0
 800c51c:	2b00      	cmp	r3, #0
 800c51e:	d007      	beq.n	800c530 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800c520:	687b      	ldr	r3, [r7, #4]
 800c522:	681b      	ldr	r3, [r3, #0]
 800c524:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800c526:	687b      	ldr	r3, [r7, #4]
 800c528:	681b      	ldr	r3, [r3, #0]
 800c52a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800c52e:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c530:	687b      	ldr	r3, [r7, #4]
 800c532:	681b      	ldr	r3, [r3, #0]
 800c534:	4a25      	ldr	r2, [pc, #148]	; (800c5cc <HAL_TIM_PWM_Start+0x1f4>)
 800c536:	4293      	cmp	r3, r2
 800c538:	d022      	beq.n	800c580 <HAL_TIM_PWM_Start+0x1a8>
 800c53a:	687b      	ldr	r3, [r7, #4]
 800c53c:	681b      	ldr	r3, [r3, #0]
 800c53e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c542:	d01d      	beq.n	800c580 <HAL_TIM_PWM_Start+0x1a8>
 800c544:	687b      	ldr	r3, [r7, #4]
 800c546:	681b      	ldr	r3, [r3, #0]
 800c548:	4a25      	ldr	r2, [pc, #148]	; (800c5e0 <HAL_TIM_PWM_Start+0x208>)
 800c54a:	4293      	cmp	r3, r2
 800c54c:	d018      	beq.n	800c580 <HAL_TIM_PWM_Start+0x1a8>
 800c54e:	687b      	ldr	r3, [r7, #4]
 800c550:	681b      	ldr	r3, [r3, #0]
 800c552:	4a24      	ldr	r2, [pc, #144]	; (800c5e4 <HAL_TIM_PWM_Start+0x20c>)
 800c554:	4293      	cmp	r3, r2
 800c556:	d013      	beq.n	800c580 <HAL_TIM_PWM_Start+0x1a8>
 800c558:	687b      	ldr	r3, [r7, #4]
 800c55a:	681b      	ldr	r3, [r3, #0]
 800c55c:	4a22      	ldr	r2, [pc, #136]	; (800c5e8 <HAL_TIM_PWM_Start+0x210>)
 800c55e:	4293      	cmp	r3, r2
 800c560:	d00e      	beq.n	800c580 <HAL_TIM_PWM_Start+0x1a8>
 800c562:	687b      	ldr	r3, [r7, #4]
 800c564:	681b      	ldr	r3, [r3, #0]
 800c566:	4a1a      	ldr	r2, [pc, #104]	; (800c5d0 <HAL_TIM_PWM_Start+0x1f8>)
 800c568:	4293      	cmp	r3, r2
 800c56a:	d009      	beq.n	800c580 <HAL_TIM_PWM_Start+0x1a8>
 800c56c:	687b      	ldr	r3, [r7, #4]
 800c56e:	681b      	ldr	r3, [r3, #0]
 800c570:	4a1e      	ldr	r2, [pc, #120]	; (800c5ec <HAL_TIM_PWM_Start+0x214>)
 800c572:	4293      	cmp	r3, r2
 800c574:	d004      	beq.n	800c580 <HAL_TIM_PWM_Start+0x1a8>
 800c576:	687b      	ldr	r3, [r7, #4]
 800c578:	681b      	ldr	r3, [r3, #0]
 800c57a:	4a16      	ldr	r2, [pc, #88]	; (800c5d4 <HAL_TIM_PWM_Start+0x1fc>)
 800c57c:	4293      	cmp	r3, r2
 800c57e:	d115      	bne.n	800c5ac <HAL_TIM_PWM_Start+0x1d4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800c580:	687b      	ldr	r3, [r7, #4]
 800c582:	681b      	ldr	r3, [r3, #0]
 800c584:	689a      	ldr	r2, [r3, #8]
 800c586:	4b1a      	ldr	r3, [pc, #104]	; (800c5f0 <HAL_TIM_PWM_Start+0x218>)
 800c588:	4013      	ands	r3, r2
 800c58a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c58c:	68fb      	ldr	r3, [r7, #12]
 800c58e:	2b06      	cmp	r3, #6
 800c590:	d015      	beq.n	800c5be <HAL_TIM_PWM_Start+0x1e6>
 800c592:	68fb      	ldr	r3, [r7, #12]
 800c594:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c598:	d011      	beq.n	800c5be <HAL_TIM_PWM_Start+0x1e6>
    {
      __HAL_TIM_ENABLE(htim);
 800c59a:	687b      	ldr	r3, [r7, #4]
 800c59c:	681b      	ldr	r3, [r3, #0]
 800c59e:	681a      	ldr	r2, [r3, #0]
 800c5a0:	687b      	ldr	r3, [r7, #4]
 800c5a2:	681b      	ldr	r3, [r3, #0]
 800c5a4:	f042 0201 	orr.w	r2, r2, #1
 800c5a8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c5aa:	e008      	b.n	800c5be <HAL_TIM_PWM_Start+0x1e6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800c5ac:	687b      	ldr	r3, [r7, #4]
 800c5ae:	681b      	ldr	r3, [r3, #0]
 800c5b0:	681a      	ldr	r2, [r3, #0]
 800c5b2:	687b      	ldr	r3, [r7, #4]
 800c5b4:	681b      	ldr	r3, [r3, #0]
 800c5b6:	f042 0201 	orr.w	r2, r2, #1
 800c5ba:	601a      	str	r2, [r3, #0]
 800c5bc:	e000      	b.n	800c5c0 <HAL_TIM_PWM_Start+0x1e8>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c5be:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800c5c0:	2300      	movs	r3, #0
}
 800c5c2:	4618      	mov	r0, r3
 800c5c4:	3710      	adds	r7, #16
 800c5c6:	46bd      	mov	sp, r7
 800c5c8:	bd80      	pop	{r7, pc}
 800c5ca:	bf00      	nop
 800c5cc:	40010000 	.word	0x40010000
 800c5d0:	40010400 	.word	0x40010400
 800c5d4:	40014000 	.word	0x40014000
 800c5d8:	40014400 	.word	0x40014400
 800c5dc:	40014800 	.word	0x40014800
 800c5e0:	40000400 	.word	0x40000400
 800c5e4:	40000800 	.word	0x40000800
 800c5e8:	40000c00 	.word	0x40000c00
 800c5ec:	40001800 	.word	0x40001800
 800c5f0:	00010007 	.word	0x00010007

0800c5f4 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 800c5f4:	b580      	push	{r7, lr}
 800c5f6:	b086      	sub	sp, #24
 800c5f8:	af00      	add	r7, sp, #0
 800c5fa:	6078      	str	r0, [r7, #4]
 800c5fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800c5fe:	687b      	ldr	r3, [r7, #4]
 800c600:	2b00      	cmp	r3, #0
 800c602:	d101      	bne.n	800c608 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800c604:	2301      	movs	r3, #1
 800c606:	e08f      	b.n	800c728 <HAL_TIM_Encoder_Init+0x134>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 800c608:	687b      	ldr	r3, [r7, #4]
 800c60a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c60e:	b2db      	uxtb	r3, r3
 800c610:	2b00      	cmp	r3, #0
 800c612:	d106      	bne.n	800c622 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800c614:	687b      	ldr	r3, [r7, #4]
 800c616:	2200      	movs	r2, #0
 800c618:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800c61c:	6878      	ldr	r0, [r7, #4]
 800c61e:	f7f6 fdc3 	bl	80031a8 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c622:	687b      	ldr	r3, [r7, #4]
 800c624:	2202      	movs	r2, #2
 800c626:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800c62a:	687b      	ldr	r3, [r7, #4]
 800c62c:	681b      	ldr	r3, [r3, #0]
 800c62e:	6899      	ldr	r1, [r3, #8]
 800c630:	687b      	ldr	r3, [r7, #4]
 800c632:	681a      	ldr	r2, [r3, #0]
 800c634:	4b3e      	ldr	r3, [pc, #248]	; (800c730 <HAL_TIM_Encoder_Init+0x13c>)
 800c636:	400b      	ands	r3, r1
 800c638:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800c63a:	687b      	ldr	r3, [r7, #4]
 800c63c:	681a      	ldr	r2, [r3, #0]
 800c63e:	687b      	ldr	r3, [r7, #4]
 800c640:	3304      	adds	r3, #4
 800c642:	4619      	mov	r1, r3
 800c644:	4610      	mov	r0, r2
 800c646:	f000 fc7d 	bl	800cf44 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800c64a:	687b      	ldr	r3, [r7, #4]
 800c64c:	681b      	ldr	r3, [r3, #0]
 800c64e:	689b      	ldr	r3, [r3, #8]
 800c650:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800c652:	687b      	ldr	r3, [r7, #4]
 800c654:	681b      	ldr	r3, [r3, #0]
 800c656:	699b      	ldr	r3, [r3, #24]
 800c658:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800c65a:	687b      	ldr	r3, [r7, #4]
 800c65c:	681b      	ldr	r3, [r3, #0]
 800c65e:	6a1b      	ldr	r3, [r3, #32]
 800c660:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800c662:	683b      	ldr	r3, [r7, #0]
 800c664:	681b      	ldr	r3, [r3, #0]
 800c666:	697a      	ldr	r2, [r7, #20]
 800c668:	4313      	orrs	r3, r2
 800c66a:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800c66c:	693a      	ldr	r2, [r7, #16]
 800c66e:	4b31      	ldr	r3, [pc, #196]	; (800c734 <HAL_TIM_Encoder_Init+0x140>)
 800c670:	4013      	ands	r3, r2
 800c672:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800c674:	683b      	ldr	r3, [r7, #0]
 800c676:	689a      	ldr	r2, [r3, #8]
 800c678:	683b      	ldr	r3, [r7, #0]
 800c67a:	699b      	ldr	r3, [r3, #24]
 800c67c:	021b      	lsls	r3, r3, #8
 800c67e:	4313      	orrs	r3, r2
 800c680:	693a      	ldr	r2, [r7, #16]
 800c682:	4313      	orrs	r3, r2
 800c684:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800c686:	693a      	ldr	r2, [r7, #16]
 800c688:	4b2b      	ldr	r3, [pc, #172]	; (800c738 <HAL_TIM_Encoder_Init+0x144>)
 800c68a:	4013      	ands	r3, r2
 800c68c:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800c68e:	693a      	ldr	r2, [r7, #16]
 800c690:	4b2a      	ldr	r3, [pc, #168]	; (800c73c <HAL_TIM_Encoder_Init+0x148>)
 800c692:	4013      	ands	r3, r2
 800c694:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800c696:	683b      	ldr	r3, [r7, #0]
 800c698:	68da      	ldr	r2, [r3, #12]
 800c69a:	683b      	ldr	r3, [r7, #0]
 800c69c:	69db      	ldr	r3, [r3, #28]
 800c69e:	021b      	lsls	r3, r3, #8
 800c6a0:	4313      	orrs	r3, r2
 800c6a2:	693a      	ldr	r2, [r7, #16]
 800c6a4:	4313      	orrs	r3, r2
 800c6a6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800c6a8:	683b      	ldr	r3, [r7, #0]
 800c6aa:	691b      	ldr	r3, [r3, #16]
 800c6ac:	011a      	lsls	r2, r3, #4
 800c6ae:	683b      	ldr	r3, [r7, #0]
 800c6b0:	6a1b      	ldr	r3, [r3, #32]
 800c6b2:	031b      	lsls	r3, r3, #12
 800c6b4:	4313      	orrs	r3, r2
 800c6b6:	693a      	ldr	r2, [r7, #16]
 800c6b8:	4313      	orrs	r3, r2
 800c6ba:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800c6bc:	68fb      	ldr	r3, [r7, #12]
 800c6be:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800c6c2:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800c6c4:	68fb      	ldr	r3, [r7, #12]
 800c6c6:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 800c6ca:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800c6cc:	683b      	ldr	r3, [r7, #0]
 800c6ce:	685a      	ldr	r2, [r3, #4]
 800c6d0:	683b      	ldr	r3, [r7, #0]
 800c6d2:	695b      	ldr	r3, [r3, #20]
 800c6d4:	011b      	lsls	r3, r3, #4
 800c6d6:	4313      	orrs	r3, r2
 800c6d8:	68fa      	ldr	r2, [r7, #12]
 800c6da:	4313      	orrs	r3, r2
 800c6dc:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800c6de:	687b      	ldr	r3, [r7, #4]
 800c6e0:	681b      	ldr	r3, [r3, #0]
 800c6e2:	697a      	ldr	r2, [r7, #20]
 800c6e4:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800c6e6:	687b      	ldr	r3, [r7, #4]
 800c6e8:	681b      	ldr	r3, [r3, #0]
 800c6ea:	693a      	ldr	r2, [r7, #16]
 800c6ec:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800c6ee:	687b      	ldr	r3, [r7, #4]
 800c6f0:	681b      	ldr	r3, [r3, #0]
 800c6f2:	68fa      	ldr	r2, [r7, #12]
 800c6f4:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800c6f6:	687b      	ldr	r3, [r7, #4]
 800c6f8:	2201      	movs	r2, #1
 800c6fa:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800c6fe:	687b      	ldr	r3, [r7, #4]
 800c700:	2201      	movs	r2, #1
 800c702:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800c706:	687b      	ldr	r3, [r7, #4]
 800c708:	2201      	movs	r2, #1
 800c70a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800c70e:	687b      	ldr	r3, [r7, #4]
 800c710:	2201      	movs	r2, #1
 800c712:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800c716:	687b      	ldr	r3, [r7, #4]
 800c718:	2201      	movs	r2, #1
 800c71a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800c71e:	687b      	ldr	r3, [r7, #4]
 800c720:	2201      	movs	r2, #1
 800c722:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800c726:	2300      	movs	r3, #0
}
 800c728:	4618      	mov	r0, r3
 800c72a:	3718      	adds	r7, #24
 800c72c:	46bd      	mov	sp, r7
 800c72e:	bd80      	pop	{r7, pc}
 800c730:	fffebff8 	.word	0xfffebff8
 800c734:	fffffcfc 	.word	0xfffffcfc
 800c738:	fffff3f3 	.word	0xfffff3f3
 800c73c:	ffff0f0f 	.word	0xffff0f0f

0800c740 <HAL_TIM_Encoder_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800c740:	b580      	push	{r7, lr}
 800c742:	b084      	sub	sp, #16
 800c744:	af00      	add	r7, sp, #0
 800c746:	6078      	str	r0, [r7, #4]
 800c748:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800c74a:	687b      	ldr	r3, [r7, #4]
 800c74c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800c750:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800c752:	687b      	ldr	r3, [r7, #4]
 800c754:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800c758:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800c75a:	687b      	ldr	r3, [r7, #4]
 800c75c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800c760:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800c762:	687b      	ldr	r3, [r7, #4]
 800c764:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800c768:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800c76a:	683b      	ldr	r3, [r7, #0]
 800c76c:	2b00      	cmp	r3, #0
 800c76e:	d110      	bne.n	800c792 <HAL_TIM_Encoder_Start_IT+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800c770:	7bfb      	ldrb	r3, [r7, #15]
 800c772:	2b01      	cmp	r3, #1
 800c774:	d102      	bne.n	800c77c <HAL_TIM_Encoder_Start_IT+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800c776:	7b7b      	ldrb	r3, [r7, #13]
 800c778:	2b01      	cmp	r3, #1
 800c77a:	d001      	beq.n	800c780 <HAL_TIM_Encoder_Start_IT+0x40>
    {
      return HAL_ERROR;
 800c77c:	2301      	movs	r3, #1
 800c77e:	e089      	b.n	800c894 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800c780:	687b      	ldr	r3, [r7, #4]
 800c782:	2202      	movs	r2, #2
 800c784:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800c788:	687b      	ldr	r3, [r7, #4]
 800c78a:	2202      	movs	r2, #2
 800c78c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800c790:	e031      	b.n	800c7f6 <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800c792:	683b      	ldr	r3, [r7, #0]
 800c794:	2b04      	cmp	r3, #4
 800c796:	d110      	bne.n	800c7ba <HAL_TIM_Encoder_Start_IT+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800c798:	7bbb      	ldrb	r3, [r7, #14]
 800c79a:	2b01      	cmp	r3, #1
 800c79c:	d102      	bne.n	800c7a4 <HAL_TIM_Encoder_Start_IT+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800c79e:	7b3b      	ldrb	r3, [r7, #12]
 800c7a0:	2b01      	cmp	r3, #1
 800c7a2:	d001      	beq.n	800c7a8 <HAL_TIM_Encoder_Start_IT+0x68>
    {
      return HAL_ERROR;
 800c7a4:	2301      	movs	r3, #1
 800c7a6:	e075      	b.n	800c894 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800c7a8:	687b      	ldr	r3, [r7, #4]
 800c7aa:	2202      	movs	r2, #2
 800c7ac:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800c7b0:	687b      	ldr	r3, [r7, #4]
 800c7b2:	2202      	movs	r2, #2
 800c7b4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800c7b8:	e01d      	b.n	800c7f6 <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800c7ba:	7bfb      	ldrb	r3, [r7, #15]
 800c7bc:	2b01      	cmp	r3, #1
 800c7be:	d108      	bne.n	800c7d2 <HAL_TIM_Encoder_Start_IT+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800c7c0:	7bbb      	ldrb	r3, [r7, #14]
 800c7c2:	2b01      	cmp	r3, #1
 800c7c4:	d105      	bne.n	800c7d2 <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800c7c6:	7b7b      	ldrb	r3, [r7, #13]
 800c7c8:	2b01      	cmp	r3, #1
 800c7ca:	d102      	bne.n	800c7d2 <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800c7cc:	7b3b      	ldrb	r3, [r7, #12]
 800c7ce:	2b01      	cmp	r3, #1
 800c7d0:	d001      	beq.n	800c7d6 <HAL_TIM_Encoder_Start_IT+0x96>
    {
      return HAL_ERROR;
 800c7d2:	2301      	movs	r3, #1
 800c7d4:	e05e      	b.n	800c894 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800c7d6:	687b      	ldr	r3, [r7, #4]
 800c7d8:	2202      	movs	r2, #2
 800c7da:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800c7de:	687b      	ldr	r3, [r7, #4]
 800c7e0:	2202      	movs	r2, #2
 800c7e2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800c7e6:	687b      	ldr	r3, [r7, #4]
 800c7e8:	2202      	movs	r2, #2
 800c7ea:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800c7ee:	687b      	ldr	r3, [r7, #4]
 800c7f0:	2202      	movs	r2, #2
 800c7f2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
  }

  /* Enable the encoder interface channels */
  /* Enable the capture compare Interrupts 1 and/or 2 */
  switch (Channel)
 800c7f6:	683b      	ldr	r3, [r7, #0]
 800c7f8:	2b00      	cmp	r3, #0
 800c7fa:	d003      	beq.n	800c804 <HAL_TIM_Encoder_Start_IT+0xc4>
 800c7fc:	683b      	ldr	r3, [r7, #0]
 800c7fe:	2b04      	cmp	r3, #4
 800c800:	d010      	beq.n	800c824 <HAL_TIM_Encoder_Start_IT+0xe4>
 800c802:	e01f      	b.n	800c844 <HAL_TIM_Encoder_Start_IT+0x104>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800c804:	687b      	ldr	r3, [r7, #4]
 800c806:	681b      	ldr	r3, [r3, #0]
 800c808:	2201      	movs	r2, #1
 800c80a:	2100      	movs	r1, #0
 800c80c:	4618      	mov	r0, r3
 800c80e:	f000 ffa7 	bl	800d760 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800c812:	687b      	ldr	r3, [r7, #4]
 800c814:	681b      	ldr	r3, [r3, #0]
 800c816:	68da      	ldr	r2, [r3, #12]
 800c818:	687b      	ldr	r3, [r7, #4]
 800c81a:	681b      	ldr	r3, [r3, #0]
 800c81c:	f042 0202 	orr.w	r2, r2, #2
 800c820:	60da      	str	r2, [r3, #12]
      break;
 800c822:	e02e      	b.n	800c882 <HAL_TIM_Encoder_Start_IT+0x142>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800c824:	687b      	ldr	r3, [r7, #4]
 800c826:	681b      	ldr	r3, [r3, #0]
 800c828:	2201      	movs	r2, #1
 800c82a:	2104      	movs	r1, #4
 800c82c:	4618      	mov	r0, r3
 800c82e:	f000 ff97 	bl	800d760 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800c832:	687b      	ldr	r3, [r7, #4]
 800c834:	681b      	ldr	r3, [r3, #0]
 800c836:	68da      	ldr	r2, [r3, #12]
 800c838:	687b      	ldr	r3, [r7, #4]
 800c83a:	681b      	ldr	r3, [r3, #0]
 800c83c:	f042 0204 	orr.w	r2, r2, #4
 800c840:	60da      	str	r2, [r3, #12]
      break;
 800c842:	e01e      	b.n	800c882 <HAL_TIM_Encoder_Start_IT+0x142>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800c844:	687b      	ldr	r3, [r7, #4]
 800c846:	681b      	ldr	r3, [r3, #0]
 800c848:	2201      	movs	r2, #1
 800c84a:	2100      	movs	r1, #0
 800c84c:	4618      	mov	r0, r3
 800c84e:	f000 ff87 	bl	800d760 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800c852:	687b      	ldr	r3, [r7, #4]
 800c854:	681b      	ldr	r3, [r3, #0]
 800c856:	2201      	movs	r2, #1
 800c858:	2104      	movs	r1, #4
 800c85a:	4618      	mov	r0, r3
 800c85c:	f000 ff80 	bl	800d760 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800c860:	687b      	ldr	r3, [r7, #4]
 800c862:	681b      	ldr	r3, [r3, #0]
 800c864:	68da      	ldr	r2, [r3, #12]
 800c866:	687b      	ldr	r3, [r7, #4]
 800c868:	681b      	ldr	r3, [r3, #0]
 800c86a:	f042 0202 	orr.w	r2, r2, #2
 800c86e:	60da      	str	r2, [r3, #12]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800c870:	687b      	ldr	r3, [r7, #4]
 800c872:	681b      	ldr	r3, [r3, #0]
 800c874:	68da      	ldr	r2, [r3, #12]
 800c876:	687b      	ldr	r3, [r7, #4]
 800c878:	681b      	ldr	r3, [r3, #0]
 800c87a:	f042 0204 	orr.w	r2, r2, #4
 800c87e:	60da      	str	r2, [r3, #12]
      break;
 800c880:	bf00      	nop
    }
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800c882:	687b      	ldr	r3, [r7, #4]
 800c884:	681b      	ldr	r3, [r3, #0]
 800c886:	681a      	ldr	r2, [r3, #0]
 800c888:	687b      	ldr	r3, [r7, #4]
 800c88a:	681b      	ldr	r3, [r3, #0]
 800c88c:	f042 0201 	orr.w	r2, r2, #1
 800c890:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800c892:	2300      	movs	r3, #0
}
 800c894:	4618      	mov	r0, r3
 800c896:	3710      	adds	r7, #16
 800c898:	46bd      	mov	sp, r7
 800c89a:	bd80      	pop	{r7, pc}

0800c89c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800c89c:	b580      	push	{r7, lr}
 800c89e:	b082      	sub	sp, #8
 800c8a0:	af00      	add	r7, sp, #0
 800c8a2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800c8a4:	687b      	ldr	r3, [r7, #4]
 800c8a6:	681b      	ldr	r3, [r3, #0]
 800c8a8:	691b      	ldr	r3, [r3, #16]
 800c8aa:	f003 0302 	and.w	r3, r3, #2
 800c8ae:	2b02      	cmp	r3, #2
 800c8b0:	d122      	bne.n	800c8f8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800c8b2:	687b      	ldr	r3, [r7, #4]
 800c8b4:	681b      	ldr	r3, [r3, #0]
 800c8b6:	68db      	ldr	r3, [r3, #12]
 800c8b8:	f003 0302 	and.w	r3, r3, #2
 800c8bc:	2b02      	cmp	r3, #2
 800c8be:	d11b      	bne.n	800c8f8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800c8c0:	687b      	ldr	r3, [r7, #4]
 800c8c2:	681b      	ldr	r3, [r3, #0]
 800c8c4:	f06f 0202 	mvn.w	r2, #2
 800c8c8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800c8ca:	687b      	ldr	r3, [r7, #4]
 800c8cc:	2201      	movs	r2, #1
 800c8ce:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800c8d0:	687b      	ldr	r3, [r7, #4]
 800c8d2:	681b      	ldr	r3, [r3, #0]
 800c8d4:	699b      	ldr	r3, [r3, #24]
 800c8d6:	f003 0303 	and.w	r3, r3, #3
 800c8da:	2b00      	cmp	r3, #0
 800c8dc:	d003      	beq.n	800c8e6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800c8de:	6878      	ldr	r0, [r7, #4]
 800c8e0:	f000 fb12 	bl	800cf08 <HAL_TIM_IC_CaptureCallback>
 800c8e4:	e005      	b.n	800c8f2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800c8e6:	6878      	ldr	r0, [r7, #4]
 800c8e8:	f000 fb04 	bl	800cef4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c8ec:	6878      	ldr	r0, [r7, #4]
 800c8ee:	f000 fb15 	bl	800cf1c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c8f2:	687b      	ldr	r3, [r7, #4]
 800c8f4:	2200      	movs	r2, #0
 800c8f6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800c8f8:	687b      	ldr	r3, [r7, #4]
 800c8fa:	681b      	ldr	r3, [r3, #0]
 800c8fc:	691b      	ldr	r3, [r3, #16]
 800c8fe:	f003 0304 	and.w	r3, r3, #4
 800c902:	2b04      	cmp	r3, #4
 800c904:	d122      	bne.n	800c94c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800c906:	687b      	ldr	r3, [r7, #4]
 800c908:	681b      	ldr	r3, [r3, #0]
 800c90a:	68db      	ldr	r3, [r3, #12]
 800c90c:	f003 0304 	and.w	r3, r3, #4
 800c910:	2b04      	cmp	r3, #4
 800c912:	d11b      	bne.n	800c94c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800c914:	687b      	ldr	r3, [r7, #4]
 800c916:	681b      	ldr	r3, [r3, #0]
 800c918:	f06f 0204 	mvn.w	r2, #4
 800c91c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800c91e:	687b      	ldr	r3, [r7, #4]
 800c920:	2202      	movs	r2, #2
 800c922:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800c924:	687b      	ldr	r3, [r7, #4]
 800c926:	681b      	ldr	r3, [r3, #0]
 800c928:	699b      	ldr	r3, [r3, #24]
 800c92a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800c92e:	2b00      	cmp	r3, #0
 800c930:	d003      	beq.n	800c93a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c932:	6878      	ldr	r0, [r7, #4]
 800c934:	f000 fae8 	bl	800cf08 <HAL_TIM_IC_CaptureCallback>
 800c938:	e005      	b.n	800c946 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c93a:	6878      	ldr	r0, [r7, #4]
 800c93c:	f000 fada 	bl	800cef4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c940:	6878      	ldr	r0, [r7, #4]
 800c942:	f000 faeb 	bl	800cf1c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c946:	687b      	ldr	r3, [r7, #4]
 800c948:	2200      	movs	r2, #0
 800c94a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800c94c:	687b      	ldr	r3, [r7, #4]
 800c94e:	681b      	ldr	r3, [r3, #0]
 800c950:	691b      	ldr	r3, [r3, #16]
 800c952:	f003 0308 	and.w	r3, r3, #8
 800c956:	2b08      	cmp	r3, #8
 800c958:	d122      	bne.n	800c9a0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800c95a:	687b      	ldr	r3, [r7, #4]
 800c95c:	681b      	ldr	r3, [r3, #0]
 800c95e:	68db      	ldr	r3, [r3, #12]
 800c960:	f003 0308 	and.w	r3, r3, #8
 800c964:	2b08      	cmp	r3, #8
 800c966:	d11b      	bne.n	800c9a0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800c968:	687b      	ldr	r3, [r7, #4]
 800c96a:	681b      	ldr	r3, [r3, #0]
 800c96c:	f06f 0208 	mvn.w	r2, #8
 800c970:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800c972:	687b      	ldr	r3, [r7, #4]
 800c974:	2204      	movs	r2, #4
 800c976:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800c978:	687b      	ldr	r3, [r7, #4]
 800c97a:	681b      	ldr	r3, [r3, #0]
 800c97c:	69db      	ldr	r3, [r3, #28]
 800c97e:	f003 0303 	and.w	r3, r3, #3
 800c982:	2b00      	cmp	r3, #0
 800c984:	d003      	beq.n	800c98e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c986:	6878      	ldr	r0, [r7, #4]
 800c988:	f000 fabe 	bl	800cf08 <HAL_TIM_IC_CaptureCallback>
 800c98c:	e005      	b.n	800c99a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c98e:	6878      	ldr	r0, [r7, #4]
 800c990:	f000 fab0 	bl	800cef4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c994:	6878      	ldr	r0, [r7, #4]
 800c996:	f000 fac1 	bl	800cf1c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c99a:	687b      	ldr	r3, [r7, #4]
 800c99c:	2200      	movs	r2, #0
 800c99e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800c9a0:	687b      	ldr	r3, [r7, #4]
 800c9a2:	681b      	ldr	r3, [r3, #0]
 800c9a4:	691b      	ldr	r3, [r3, #16]
 800c9a6:	f003 0310 	and.w	r3, r3, #16
 800c9aa:	2b10      	cmp	r3, #16
 800c9ac:	d122      	bne.n	800c9f4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800c9ae:	687b      	ldr	r3, [r7, #4]
 800c9b0:	681b      	ldr	r3, [r3, #0]
 800c9b2:	68db      	ldr	r3, [r3, #12]
 800c9b4:	f003 0310 	and.w	r3, r3, #16
 800c9b8:	2b10      	cmp	r3, #16
 800c9ba:	d11b      	bne.n	800c9f4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800c9bc:	687b      	ldr	r3, [r7, #4]
 800c9be:	681b      	ldr	r3, [r3, #0]
 800c9c0:	f06f 0210 	mvn.w	r2, #16
 800c9c4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800c9c6:	687b      	ldr	r3, [r7, #4]
 800c9c8:	2208      	movs	r2, #8
 800c9ca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800c9cc:	687b      	ldr	r3, [r7, #4]
 800c9ce:	681b      	ldr	r3, [r3, #0]
 800c9d0:	69db      	ldr	r3, [r3, #28]
 800c9d2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800c9d6:	2b00      	cmp	r3, #0
 800c9d8:	d003      	beq.n	800c9e2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c9da:	6878      	ldr	r0, [r7, #4]
 800c9dc:	f000 fa94 	bl	800cf08 <HAL_TIM_IC_CaptureCallback>
 800c9e0:	e005      	b.n	800c9ee <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c9e2:	6878      	ldr	r0, [r7, #4]
 800c9e4:	f000 fa86 	bl	800cef4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c9e8:	6878      	ldr	r0, [r7, #4]
 800c9ea:	f000 fa97 	bl	800cf1c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c9ee:	687b      	ldr	r3, [r7, #4]
 800c9f0:	2200      	movs	r2, #0
 800c9f2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800c9f4:	687b      	ldr	r3, [r7, #4]
 800c9f6:	681b      	ldr	r3, [r3, #0]
 800c9f8:	691b      	ldr	r3, [r3, #16]
 800c9fa:	f003 0301 	and.w	r3, r3, #1
 800c9fe:	2b01      	cmp	r3, #1
 800ca00:	d10e      	bne.n	800ca20 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800ca02:	687b      	ldr	r3, [r7, #4]
 800ca04:	681b      	ldr	r3, [r3, #0]
 800ca06:	68db      	ldr	r3, [r3, #12]
 800ca08:	f003 0301 	and.w	r3, r3, #1
 800ca0c:	2b01      	cmp	r3, #1
 800ca0e:	d107      	bne.n	800ca20 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800ca10:	687b      	ldr	r3, [r7, #4]
 800ca12:	681b      	ldr	r3, [r3, #0]
 800ca14:	f06f 0201 	mvn.w	r2, #1
 800ca18:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800ca1a:	6878      	ldr	r0, [r7, #4]
 800ca1c:	f7f6 fa2c 	bl	8002e78 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800ca20:	687b      	ldr	r3, [r7, #4]
 800ca22:	681b      	ldr	r3, [r3, #0]
 800ca24:	691b      	ldr	r3, [r3, #16]
 800ca26:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ca2a:	2b80      	cmp	r3, #128	; 0x80
 800ca2c:	d10e      	bne.n	800ca4c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800ca2e:	687b      	ldr	r3, [r7, #4]
 800ca30:	681b      	ldr	r3, [r3, #0]
 800ca32:	68db      	ldr	r3, [r3, #12]
 800ca34:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ca38:	2b80      	cmp	r3, #128	; 0x80
 800ca3a:	d107      	bne.n	800ca4c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800ca3c:	687b      	ldr	r3, [r7, #4]
 800ca3e:	681b      	ldr	r3, [r3, #0]
 800ca40:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800ca44:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800ca46:	6878      	ldr	r0, [r7, #4]
 800ca48:	f000 ff48 	bl	800d8dc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800ca4c:	687b      	ldr	r3, [r7, #4]
 800ca4e:	681b      	ldr	r3, [r3, #0]
 800ca50:	691b      	ldr	r3, [r3, #16]
 800ca52:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ca56:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800ca5a:	d10e      	bne.n	800ca7a <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800ca5c:	687b      	ldr	r3, [r7, #4]
 800ca5e:	681b      	ldr	r3, [r3, #0]
 800ca60:	68db      	ldr	r3, [r3, #12]
 800ca62:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ca66:	2b80      	cmp	r3, #128	; 0x80
 800ca68:	d107      	bne.n	800ca7a <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800ca6a:	687b      	ldr	r3, [r7, #4]
 800ca6c:	681b      	ldr	r3, [r3, #0]
 800ca6e:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800ca72:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800ca74:	6878      	ldr	r0, [r7, #4]
 800ca76:	f000 ff3b 	bl	800d8f0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800ca7a:	687b      	ldr	r3, [r7, #4]
 800ca7c:	681b      	ldr	r3, [r3, #0]
 800ca7e:	691b      	ldr	r3, [r3, #16]
 800ca80:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ca84:	2b40      	cmp	r3, #64	; 0x40
 800ca86:	d10e      	bne.n	800caa6 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800ca88:	687b      	ldr	r3, [r7, #4]
 800ca8a:	681b      	ldr	r3, [r3, #0]
 800ca8c:	68db      	ldr	r3, [r3, #12]
 800ca8e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ca92:	2b40      	cmp	r3, #64	; 0x40
 800ca94:	d107      	bne.n	800caa6 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800ca96:	687b      	ldr	r3, [r7, #4]
 800ca98:	681b      	ldr	r3, [r3, #0]
 800ca9a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800ca9e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800caa0:	6878      	ldr	r0, [r7, #4]
 800caa2:	f000 fa45 	bl	800cf30 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800caa6:	687b      	ldr	r3, [r7, #4]
 800caa8:	681b      	ldr	r3, [r3, #0]
 800caaa:	691b      	ldr	r3, [r3, #16]
 800caac:	f003 0320 	and.w	r3, r3, #32
 800cab0:	2b20      	cmp	r3, #32
 800cab2:	d10e      	bne.n	800cad2 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800cab4:	687b      	ldr	r3, [r7, #4]
 800cab6:	681b      	ldr	r3, [r3, #0]
 800cab8:	68db      	ldr	r3, [r3, #12]
 800caba:	f003 0320 	and.w	r3, r3, #32
 800cabe:	2b20      	cmp	r3, #32
 800cac0:	d107      	bne.n	800cad2 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800cac2:	687b      	ldr	r3, [r7, #4]
 800cac4:	681b      	ldr	r3, [r3, #0]
 800cac6:	f06f 0220 	mvn.w	r2, #32
 800caca:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800cacc:	6878      	ldr	r0, [r7, #4]
 800cace:	f000 fefb 	bl	800d8c8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800cad2:	bf00      	nop
 800cad4:	3708      	adds	r7, #8
 800cad6:	46bd      	mov	sp, r7
 800cad8:	bd80      	pop	{r7, pc}
	...

0800cadc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800cadc:	b580      	push	{r7, lr}
 800cade:	b086      	sub	sp, #24
 800cae0:	af00      	add	r7, sp, #0
 800cae2:	60f8      	str	r0, [r7, #12]
 800cae4:	60b9      	str	r1, [r7, #8]
 800cae6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800cae8:	2300      	movs	r3, #0
 800caea:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800caec:	68fb      	ldr	r3, [r7, #12]
 800caee:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800caf2:	2b01      	cmp	r3, #1
 800caf4:	d101      	bne.n	800cafa <HAL_TIM_PWM_ConfigChannel+0x1e>
 800caf6:	2302      	movs	r3, #2
 800caf8:	e0ff      	b.n	800ccfa <HAL_TIM_PWM_ConfigChannel+0x21e>
 800cafa:	68fb      	ldr	r3, [r7, #12]
 800cafc:	2201      	movs	r2, #1
 800cafe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800cb02:	687b      	ldr	r3, [r7, #4]
 800cb04:	2b14      	cmp	r3, #20
 800cb06:	f200 80f0 	bhi.w	800ccea <HAL_TIM_PWM_ConfigChannel+0x20e>
 800cb0a:	a201      	add	r2, pc, #4	; (adr r2, 800cb10 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800cb0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cb10:	0800cb65 	.word	0x0800cb65
 800cb14:	0800cceb 	.word	0x0800cceb
 800cb18:	0800cceb 	.word	0x0800cceb
 800cb1c:	0800cceb 	.word	0x0800cceb
 800cb20:	0800cba5 	.word	0x0800cba5
 800cb24:	0800cceb 	.word	0x0800cceb
 800cb28:	0800cceb 	.word	0x0800cceb
 800cb2c:	0800cceb 	.word	0x0800cceb
 800cb30:	0800cbe7 	.word	0x0800cbe7
 800cb34:	0800cceb 	.word	0x0800cceb
 800cb38:	0800cceb 	.word	0x0800cceb
 800cb3c:	0800cceb 	.word	0x0800cceb
 800cb40:	0800cc27 	.word	0x0800cc27
 800cb44:	0800cceb 	.word	0x0800cceb
 800cb48:	0800cceb 	.word	0x0800cceb
 800cb4c:	0800cceb 	.word	0x0800cceb
 800cb50:	0800cc69 	.word	0x0800cc69
 800cb54:	0800cceb 	.word	0x0800cceb
 800cb58:	0800cceb 	.word	0x0800cceb
 800cb5c:	0800cceb 	.word	0x0800cceb
 800cb60:	0800cca9 	.word	0x0800cca9
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800cb64:	68fb      	ldr	r3, [r7, #12]
 800cb66:	681b      	ldr	r3, [r3, #0]
 800cb68:	68b9      	ldr	r1, [r7, #8]
 800cb6a:	4618      	mov	r0, r3
 800cb6c:	f000 fa84 	bl	800d078 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800cb70:	68fb      	ldr	r3, [r7, #12]
 800cb72:	681b      	ldr	r3, [r3, #0]
 800cb74:	699a      	ldr	r2, [r3, #24]
 800cb76:	68fb      	ldr	r3, [r7, #12]
 800cb78:	681b      	ldr	r3, [r3, #0]
 800cb7a:	f042 0208 	orr.w	r2, r2, #8
 800cb7e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800cb80:	68fb      	ldr	r3, [r7, #12]
 800cb82:	681b      	ldr	r3, [r3, #0]
 800cb84:	699a      	ldr	r2, [r3, #24]
 800cb86:	68fb      	ldr	r3, [r7, #12]
 800cb88:	681b      	ldr	r3, [r3, #0]
 800cb8a:	f022 0204 	bic.w	r2, r2, #4
 800cb8e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800cb90:	68fb      	ldr	r3, [r7, #12]
 800cb92:	681b      	ldr	r3, [r3, #0]
 800cb94:	6999      	ldr	r1, [r3, #24]
 800cb96:	68bb      	ldr	r3, [r7, #8]
 800cb98:	691a      	ldr	r2, [r3, #16]
 800cb9a:	68fb      	ldr	r3, [r7, #12]
 800cb9c:	681b      	ldr	r3, [r3, #0]
 800cb9e:	430a      	orrs	r2, r1
 800cba0:	619a      	str	r2, [r3, #24]
      break;
 800cba2:	e0a5      	b.n	800ccf0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800cba4:	68fb      	ldr	r3, [r7, #12]
 800cba6:	681b      	ldr	r3, [r3, #0]
 800cba8:	68b9      	ldr	r1, [r7, #8]
 800cbaa:	4618      	mov	r0, r3
 800cbac:	f000 faf4 	bl	800d198 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800cbb0:	68fb      	ldr	r3, [r7, #12]
 800cbb2:	681b      	ldr	r3, [r3, #0]
 800cbb4:	699a      	ldr	r2, [r3, #24]
 800cbb6:	68fb      	ldr	r3, [r7, #12]
 800cbb8:	681b      	ldr	r3, [r3, #0]
 800cbba:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800cbbe:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800cbc0:	68fb      	ldr	r3, [r7, #12]
 800cbc2:	681b      	ldr	r3, [r3, #0]
 800cbc4:	699a      	ldr	r2, [r3, #24]
 800cbc6:	68fb      	ldr	r3, [r7, #12]
 800cbc8:	681b      	ldr	r3, [r3, #0]
 800cbca:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800cbce:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800cbd0:	68fb      	ldr	r3, [r7, #12]
 800cbd2:	681b      	ldr	r3, [r3, #0]
 800cbd4:	6999      	ldr	r1, [r3, #24]
 800cbd6:	68bb      	ldr	r3, [r7, #8]
 800cbd8:	691b      	ldr	r3, [r3, #16]
 800cbda:	021a      	lsls	r2, r3, #8
 800cbdc:	68fb      	ldr	r3, [r7, #12]
 800cbde:	681b      	ldr	r3, [r3, #0]
 800cbe0:	430a      	orrs	r2, r1
 800cbe2:	619a      	str	r2, [r3, #24]
      break;
 800cbe4:	e084      	b.n	800ccf0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800cbe6:	68fb      	ldr	r3, [r7, #12]
 800cbe8:	681b      	ldr	r3, [r3, #0]
 800cbea:	68b9      	ldr	r1, [r7, #8]
 800cbec:	4618      	mov	r0, r3
 800cbee:	f000 fb5d 	bl	800d2ac <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800cbf2:	68fb      	ldr	r3, [r7, #12]
 800cbf4:	681b      	ldr	r3, [r3, #0]
 800cbf6:	69da      	ldr	r2, [r3, #28]
 800cbf8:	68fb      	ldr	r3, [r7, #12]
 800cbfa:	681b      	ldr	r3, [r3, #0]
 800cbfc:	f042 0208 	orr.w	r2, r2, #8
 800cc00:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800cc02:	68fb      	ldr	r3, [r7, #12]
 800cc04:	681b      	ldr	r3, [r3, #0]
 800cc06:	69da      	ldr	r2, [r3, #28]
 800cc08:	68fb      	ldr	r3, [r7, #12]
 800cc0a:	681b      	ldr	r3, [r3, #0]
 800cc0c:	f022 0204 	bic.w	r2, r2, #4
 800cc10:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800cc12:	68fb      	ldr	r3, [r7, #12]
 800cc14:	681b      	ldr	r3, [r3, #0]
 800cc16:	69d9      	ldr	r1, [r3, #28]
 800cc18:	68bb      	ldr	r3, [r7, #8]
 800cc1a:	691a      	ldr	r2, [r3, #16]
 800cc1c:	68fb      	ldr	r3, [r7, #12]
 800cc1e:	681b      	ldr	r3, [r3, #0]
 800cc20:	430a      	orrs	r2, r1
 800cc22:	61da      	str	r2, [r3, #28]
      break;
 800cc24:	e064      	b.n	800ccf0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800cc26:	68fb      	ldr	r3, [r7, #12]
 800cc28:	681b      	ldr	r3, [r3, #0]
 800cc2a:	68b9      	ldr	r1, [r7, #8]
 800cc2c:	4618      	mov	r0, r3
 800cc2e:	f000 fbc5 	bl	800d3bc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800cc32:	68fb      	ldr	r3, [r7, #12]
 800cc34:	681b      	ldr	r3, [r3, #0]
 800cc36:	69da      	ldr	r2, [r3, #28]
 800cc38:	68fb      	ldr	r3, [r7, #12]
 800cc3a:	681b      	ldr	r3, [r3, #0]
 800cc3c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800cc40:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800cc42:	68fb      	ldr	r3, [r7, #12]
 800cc44:	681b      	ldr	r3, [r3, #0]
 800cc46:	69da      	ldr	r2, [r3, #28]
 800cc48:	68fb      	ldr	r3, [r7, #12]
 800cc4a:	681b      	ldr	r3, [r3, #0]
 800cc4c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800cc50:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800cc52:	68fb      	ldr	r3, [r7, #12]
 800cc54:	681b      	ldr	r3, [r3, #0]
 800cc56:	69d9      	ldr	r1, [r3, #28]
 800cc58:	68bb      	ldr	r3, [r7, #8]
 800cc5a:	691b      	ldr	r3, [r3, #16]
 800cc5c:	021a      	lsls	r2, r3, #8
 800cc5e:	68fb      	ldr	r3, [r7, #12]
 800cc60:	681b      	ldr	r3, [r3, #0]
 800cc62:	430a      	orrs	r2, r1
 800cc64:	61da      	str	r2, [r3, #28]
      break;
 800cc66:	e043      	b.n	800ccf0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800cc68:	68fb      	ldr	r3, [r7, #12]
 800cc6a:	681b      	ldr	r3, [r3, #0]
 800cc6c:	68b9      	ldr	r1, [r7, #8]
 800cc6e:	4618      	mov	r0, r3
 800cc70:	f000 fc0e 	bl	800d490 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800cc74:	68fb      	ldr	r3, [r7, #12]
 800cc76:	681b      	ldr	r3, [r3, #0]
 800cc78:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800cc7a:	68fb      	ldr	r3, [r7, #12]
 800cc7c:	681b      	ldr	r3, [r3, #0]
 800cc7e:	f042 0208 	orr.w	r2, r2, #8
 800cc82:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800cc84:	68fb      	ldr	r3, [r7, #12]
 800cc86:	681b      	ldr	r3, [r3, #0]
 800cc88:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800cc8a:	68fb      	ldr	r3, [r7, #12]
 800cc8c:	681b      	ldr	r3, [r3, #0]
 800cc8e:	f022 0204 	bic.w	r2, r2, #4
 800cc92:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800cc94:	68fb      	ldr	r3, [r7, #12]
 800cc96:	681b      	ldr	r3, [r3, #0]
 800cc98:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800cc9a:	68bb      	ldr	r3, [r7, #8]
 800cc9c:	691a      	ldr	r2, [r3, #16]
 800cc9e:	68fb      	ldr	r3, [r7, #12]
 800cca0:	681b      	ldr	r3, [r3, #0]
 800cca2:	430a      	orrs	r2, r1
 800cca4:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800cca6:	e023      	b.n	800ccf0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800cca8:	68fb      	ldr	r3, [r7, #12]
 800ccaa:	681b      	ldr	r3, [r3, #0]
 800ccac:	68b9      	ldr	r1, [r7, #8]
 800ccae:	4618      	mov	r0, r3
 800ccb0:	f000 fc52 	bl	800d558 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800ccb4:	68fb      	ldr	r3, [r7, #12]
 800ccb6:	681b      	ldr	r3, [r3, #0]
 800ccb8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800ccba:	68fb      	ldr	r3, [r7, #12]
 800ccbc:	681b      	ldr	r3, [r3, #0]
 800ccbe:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800ccc2:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800ccc4:	68fb      	ldr	r3, [r7, #12]
 800ccc6:	681b      	ldr	r3, [r3, #0]
 800ccc8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800ccca:	68fb      	ldr	r3, [r7, #12]
 800cccc:	681b      	ldr	r3, [r3, #0]
 800ccce:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800ccd2:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800ccd4:	68fb      	ldr	r3, [r7, #12]
 800ccd6:	681b      	ldr	r3, [r3, #0]
 800ccd8:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800ccda:	68bb      	ldr	r3, [r7, #8]
 800ccdc:	691b      	ldr	r3, [r3, #16]
 800ccde:	021a      	lsls	r2, r3, #8
 800cce0:	68fb      	ldr	r3, [r7, #12]
 800cce2:	681b      	ldr	r3, [r3, #0]
 800cce4:	430a      	orrs	r2, r1
 800cce6:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800cce8:	e002      	b.n	800ccf0 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800ccea:	2301      	movs	r3, #1
 800ccec:	75fb      	strb	r3, [r7, #23]
      break;
 800ccee:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800ccf0:	68fb      	ldr	r3, [r7, #12]
 800ccf2:	2200      	movs	r2, #0
 800ccf4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800ccf8:	7dfb      	ldrb	r3, [r7, #23]
}
 800ccfa:	4618      	mov	r0, r3
 800ccfc:	3718      	adds	r7, #24
 800ccfe:	46bd      	mov	sp, r7
 800cd00:	bd80      	pop	{r7, pc}
 800cd02:	bf00      	nop

0800cd04 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800cd04:	b580      	push	{r7, lr}
 800cd06:	b084      	sub	sp, #16
 800cd08:	af00      	add	r7, sp, #0
 800cd0a:	6078      	str	r0, [r7, #4]
 800cd0c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800cd0e:	2300      	movs	r3, #0
 800cd10:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800cd12:	687b      	ldr	r3, [r7, #4]
 800cd14:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800cd18:	2b01      	cmp	r3, #1
 800cd1a:	d101      	bne.n	800cd20 <HAL_TIM_ConfigClockSource+0x1c>
 800cd1c:	2302      	movs	r3, #2
 800cd1e:	e0dc      	b.n	800ceda <HAL_TIM_ConfigClockSource+0x1d6>
 800cd20:	687b      	ldr	r3, [r7, #4]
 800cd22:	2201      	movs	r2, #1
 800cd24:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800cd28:	687b      	ldr	r3, [r7, #4]
 800cd2a:	2202      	movs	r2, #2
 800cd2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800cd30:	687b      	ldr	r3, [r7, #4]
 800cd32:	681b      	ldr	r3, [r3, #0]
 800cd34:	689b      	ldr	r3, [r3, #8]
 800cd36:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800cd38:	68ba      	ldr	r2, [r7, #8]
 800cd3a:	4b6a      	ldr	r3, [pc, #424]	; (800cee4 <HAL_TIM_ConfigClockSource+0x1e0>)
 800cd3c:	4013      	ands	r3, r2
 800cd3e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800cd40:	68bb      	ldr	r3, [r7, #8]
 800cd42:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800cd46:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800cd48:	687b      	ldr	r3, [r7, #4]
 800cd4a:	681b      	ldr	r3, [r3, #0]
 800cd4c:	68ba      	ldr	r2, [r7, #8]
 800cd4e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800cd50:	683b      	ldr	r3, [r7, #0]
 800cd52:	681b      	ldr	r3, [r3, #0]
 800cd54:	4a64      	ldr	r2, [pc, #400]	; (800cee8 <HAL_TIM_ConfigClockSource+0x1e4>)
 800cd56:	4293      	cmp	r3, r2
 800cd58:	f000 80a9 	beq.w	800ceae <HAL_TIM_ConfigClockSource+0x1aa>
 800cd5c:	4a62      	ldr	r2, [pc, #392]	; (800cee8 <HAL_TIM_ConfigClockSource+0x1e4>)
 800cd5e:	4293      	cmp	r3, r2
 800cd60:	f200 80ae 	bhi.w	800cec0 <HAL_TIM_ConfigClockSource+0x1bc>
 800cd64:	4a61      	ldr	r2, [pc, #388]	; (800ceec <HAL_TIM_ConfigClockSource+0x1e8>)
 800cd66:	4293      	cmp	r3, r2
 800cd68:	f000 80a1 	beq.w	800ceae <HAL_TIM_ConfigClockSource+0x1aa>
 800cd6c:	4a5f      	ldr	r2, [pc, #380]	; (800ceec <HAL_TIM_ConfigClockSource+0x1e8>)
 800cd6e:	4293      	cmp	r3, r2
 800cd70:	f200 80a6 	bhi.w	800cec0 <HAL_TIM_ConfigClockSource+0x1bc>
 800cd74:	4a5e      	ldr	r2, [pc, #376]	; (800cef0 <HAL_TIM_ConfigClockSource+0x1ec>)
 800cd76:	4293      	cmp	r3, r2
 800cd78:	f000 8099 	beq.w	800ceae <HAL_TIM_ConfigClockSource+0x1aa>
 800cd7c:	4a5c      	ldr	r2, [pc, #368]	; (800cef0 <HAL_TIM_ConfigClockSource+0x1ec>)
 800cd7e:	4293      	cmp	r3, r2
 800cd80:	f200 809e 	bhi.w	800cec0 <HAL_TIM_ConfigClockSource+0x1bc>
 800cd84:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800cd88:	f000 8091 	beq.w	800ceae <HAL_TIM_ConfigClockSource+0x1aa>
 800cd8c:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800cd90:	f200 8096 	bhi.w	800cec0 <HAL_TIM_ConfigClockSource+0x1bc>
 800cd94:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800cd98:	f000 8089 	beq.w	800ceae <HAL_TIM_ConfigClockSource+0x1aa>
 800cd9c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800cda0:	f200 808e 	bhi.w	800cec0 <HAL_TIM_ConfigClockSource+0x1bc>
 800cda4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800cda8:	d03e      	beq.n	800ce28 <HAL_TIM_ConfigClockSource+0x124>
 800cdaa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800cdae:	f200 8087 	bhi.w	800cec0 <HAL_TIM_ConfigClockSource+0x1bc>
 800cdb2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800cdb6:	f000 8086 	beq.w	800cec6 <HAL_TIM_ConfigClockSource+0x1c2>
 800cdba:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800cdbe:	d87f      	bhi.n	800cec0 <HAL_TIM_ConfigClockSource+0x1bc>
 800cdc0:	2b70      	cmp	r3, #112	; 0x70
 800cdc2:	d01a      	beq.n	800cdfa <HAL_TIM_ConfigClockSource+0xf6>
 800cdc4:	2b70      	cmp	r3, #112	; 0x70
 800cdc6:	d87b      	bhi.n	800cec0 <HAL_TIM_ConfigClockSource+0x1bc>
 800cdc8:	2b60      	cmp	r3, #96	; 0x60
 800cdca:	d050      	beq.n	800ce6e <HAL_TIM_ConfigClockSource+0x16a>
 800cdcc:	2b60      	cmp	r3, #96	; 0x60
 800cdce:	d877      	bhi.n	800cec0 <HAL_TIM_ConfigClockSource+0x1bc>
 800cdd0:	2b50      	cmp	r3, #80	; 0x50
 800cdd2:	d03c      	beq.n	800ce4e <HAL_TIM_ConfigClockSource+0x14a>
 800cdd4:	2b50      	cmp	r3, #80	; 0x50
 800cdd6:	d873      	bhi.n	800cec0 <HAL_TIM_ConfigClockSource+0x1bc>
 800cdd8:	2b40      	cmp	r3, #64	; 0x40
 800cdda:	d058      	beq.n	800ce8e <HAL_TIM_ConfigClockSource+0x18a>
 800cddc:	2b40      	cmp	r3, #64	; 0x40
 800cdde:	d86f      	bhi.n	800cec0 <HAL_TIM_ConfigClockSource+0x1bc>
 800cde0:	2b30      	cmp	r3, #48	; 0x30
 800cde2:	d064      	beq.n	800ceae <HAL_TIM_ConfigClockSource+0x1aa>
 800cde4:	2b30      	cmp	r3, #48	; 0x30
 800cde6:	d86b      	bhi.n	800cec0 <HAL_TIM_ConfigClockSource+0x1bc>
 800cde8:	2b20      	cmp	r3, #32
 800cdea:	d060      	beq.n	800ceae <HAL_TIM_ConfigClockSource+0x1aa>
 800cdec:	2b20      	cmp	r3, #32
 800cdee:	d867      	bhi.n	800cec0 <HAL_TIM_ConfigClockSource+0x1bc>
 800cdf0:	2b00      	cmp	r3, #0
 800cdf2:	d05c      	beq.n	800ceae <HAL_TIM_ConfigClockSource+0x1aa>
 800cdf4:	2b10      	cmp	r3, #16
 800cdf6:	d05a      	beq.n	800ceae <HAL_TIM_ConfigClockSource+0x1aa>
 800cdf8:	e062      	b.n	800cec0 <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800cdfa:	687b      	ldr	r3, [r7, #4]
 800cdfc:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800cdfe:	683b      	ldr	r3, [r7, #0]
 800ce00:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800ce02:	683b      	ldr	r3, [r7, #0]
 800ce04:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800ce06:	683b      	ldr	r3, [r7, #0]
 800ce08:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800ce0a:	f000 fc89 	bl	800d720 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800ce0e:	687b      	ldr	r3, [r7, #4]
 800ce10:	681b      	ldr	r3, [r3, #0]
 800ce12:	689b      	ldr	r3, [r3, #8]
 800ce14:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800ce16:	68bb      	ldr	r3, [r7, #8]
 800ce18:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800ce1c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800ce1e:	687b      	ldr	r3, [r7, #4]
 800ce20:	681b      	ldr	r3, [r3, #0]
 800ce22:	68ba      	ldr	r2, [r7, #8]
 800ce24:	609a      	str	r2, [r3, #8]
      break;
 800ce26:	e04f      	b.n	800cec8 <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800ce28:	687b      	ldr	r3, [r7, #4]
 800ce2a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800ce2c:	683b      	ldr	r3, [r7, #0]
 800ce2e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800ce30:	683b      	ldr	r3, [r7, #0]
 800ce32:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800ce34:	683b      	ldr	r3, [r7, #0]
 800ce36:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800ce38:	f000 fc72 	bl	800d720 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800ce3c:	687b      	ldr	r3, [r7, #4]
 800ce3e:	681b      	ldr	r3, [r3, #0]
 800ce40:	689a      	ldr	r2, [r3, #8]
 800ce42:	687b      	ldr	r3, [r7, #4]
 800ce44:	681b      	ldr	r3, [r3, #0]
 800ce46:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800ce4a:	609a      	str	r2, [r3, #8]
      break;
 800ce4c:	e03c      	b.n	800cec8 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800ce4e:	687b      	ldr	r3, [r7, #4]
 800ce50:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800ce52:	683b      	ldr	r3, [r7, #0]
 800ce54:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800ce56:	683b      	ldr	r3, [r7, #0]
 800ce58:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800ce5a:	461a      	mov	r2, r3
 800ce5c:	f000 fbe2 	bl	800d624 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800ce60:	687b      	ldr	r3, [r7, #4]
 800ce62:	681b      	ldr	r3, [r3, #0]
 800ce64:	2150      	movs	r1, #80	; 0x50
 800ce66:	4618      	mov	r0, r3
 800ce68:	f000 fc3c 	bl	800d6e4 <TIM_ITRx_SetConfig>
      break;
 800ce6c:	e02c      	b.n	800cec8 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800ce6e:	687b      	ldr	r3, [r7, #4]
 800ce70:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800ce72:	683b      	ldr	r3, [r7, #0]
 800ce74:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800ce76:	683b      	ldr	r3, [r7, #0]
 800ce78:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800ce7a:	461a      	mov	r2, r3
 800ce7c:	f000 fc01 	bl	800d682 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800ce80:	687b      	ldr	r3, [r7, #4]
 800ce82:	681b      	ldr	r3, [r3, #0]
 800ce84:	2160      	movs	r1, #96	; 0x60
 800ce86:	4618      	mov	r0, r3
 800ce88:	f000 fc2c 	bl	800d6e4 <TIM_ITRx_SetConfig>
      break;
 800ce8c:	e01c      	b.n	800cec8 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800ce8e:	687b      	ldr	r3, [r7, #4]
 800ce90:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800ce92:	683b      	ldr	r3, [r7, #0]
 800ce94:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800ce96:	683b      	ldr	r3, [r7, #0]
 800ce98:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800ce9a:	461a      	mov	r2, r3
 800ce9c:	f000 fbc2 	bl	800d624 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800cea0:	687b      	ldr	r3, [r7, #4]
 800cea2:	681b      	ldr	r3, [r3, #0]
 800cea4:	2140      	movs	r1, #64	; 0x40
 800cea6:	4618      	mov	r0, r3
 800cea8:	f000 fc1c 	bl	800d6e4 <TIM_ITRx_SetConfig>
      break;
 800ceac:	e00c      	b.n	800cec8 <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800ceae:	687b      	ldr	r3, [r7, #4]
 800ceb0:	681a      	ldr	r2, [r3, #0]
 800ceb2:	683b      	ldr	r3, [r7, #0]
 800ceb4:	681b      	ldr	r3, [r3, #0]
 800ceb6:	4619      	mov	r1, r3
 800ceb8:	4610      	mov	r0, r2
 800ceba:	f000 fc13 	bl	800d6e4 <TIM_ITRx_SetConfig>
      break;
 800cebe:	e003      	b.n	800cec8 <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 800cec0:	2301      	movs	r3, #1
 800cec2:	73fb      	strb	r3, [r7, #15]
      break;
 800cec4:	e000      	b.n	800cec8 <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 800cec6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800cec8:	687b      	ldr	r3, [r7, #4]
 800ceca:	2201      	movs	r2, #1
 800cecc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800ced0:	687b      	ldr	r3, [r7, #4]
 800ced2:	2200      	movs	r2, #0
 800ced4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800ced8:	7bfb      	ldrb	r3, [r7, #15]
}
 800ceda:	4618      	mov	r0, r3
 800cedc:	3710      	adds	r7, #16
 800cede:	46bd      	mov	sp, r7
 800cee0:	bd80      	pop	{r7, pc}
 800cee2:	bf00      	nop
 800cee4:	ffceff88 	.word	0xffceff88
 800cee8:	00100040 	.word	0x00100040
 800ceec:	00100030 	.word	0x00100030
 800cef0:	00100020 	.word	0x00100020

0800cef4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800cef4:	b480      	push	{r7}
 800cef6:	b083      	sub	sp, #12
 800cef8:	af00      	add	r7, sp, #0
 800cefa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800cefc:	bf00      	nop
 800cefe:	370c      	adds	r7, #12
 800cf00:	46bd      	mov	sp, r7
 800cf02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf06:	4770      	bx	lr

0800cf08 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800cf08:	b480      	push	{r7}
 800cf0a:	b083      	sub	sp, #12
 800cf0c:	af00      	add	r7, sp, #0
 800cf0e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800cf10:	bf00      	nop
 800cf12:	370c      	adds	r7, #12
 800cf14:	46bd      	mov	sp, r7
 800cf16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf1a:	4770      	bx	lr

0800cf1c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800cf1c:	b480      	push	{r7}
 800cf1e:	b083      	sub	sp, #12
 800cf20:	af00      	add	r7, sp, #0
 800cf22:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800cf24:	bf00      	nop
 800cf26:	370c      	adds	r7, #12
 800cf28:	46bd      	mov	sp, r7
 800cf2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf2e:	4770      	bx	lr

0800cf30 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800cf30:	b480      	push	{r7}
 800cf32:	b083      	sub	sp, #12
 800cf34:	af00      	add	r7, sp, #0
 800cf36:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800cf38:	bf00      	nop
 800cf3a:	370c      	adds	r7, #12
 800cf3c:	46bd      	mov	sp, r7
 800cf3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf42:	4770      	bx	lr

0800cf44 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800cf44:	b480      	push	{r7}
 800cf46:	b085      	sub	sp, #20
 800cf48:	af00      	add	r7, sp, #0
 800cf4a:	6078      	str	r0, [r7, #4]
 800cf4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800cf4e:	687b      	ldr	r3, [r7, #4]
 800cf50:	681b      	ldr	r3, [r3, #0]
 800cf52:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800cf54:	687b      	ldr	r3, [r7, #4]
 800cf56:	4a40      	ldr	r2, [pc, #256]	; (800d058 <TIM_Base_SetConfig+0x114>)
 800cf58:	4293      	cmp	r3, r2
 800cf5a:	d013      	beq.n	800cf84 <TIM_Base_SetConfig+0x40>
 800cf5c:	687b      	ldr	r3, [r7, #4]
 800cf5e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800cf62:	d00f      	beq.n	800cf84 <TIM_Base_SetConfig+0x40>
 800cf64:	687b      	ldr	r3, [r7, #4]
 800cf66:	4a3d      	ldr	r2, [pc, #244]	; (800d05c <TIM_Base_SetConfig+0x118>)
 800cf68:	4293      	cmp	r3, r2
 800cf6a:	d00b      	beq.n	800cf84 <TIM_Base_SetConfig+0x40>
 800cf6c:	687b      	ldr	r3, [r7, #4]
 800cf6e:	4a3c      	ldr	r2, [pc, #240]	; (800d060 <TIM_Base_SetConfig+0x11c>)
 800cf70:	4293      	cmp	r3, r2
 800cf72:	d007      	beq.n	800cf84 <TIM_Base_SetConfig+0x40>
 800cf74:	687b      	ldr	r3, [r7, #4]
 800cf76:	4a3b      	ldr	r2, [pc, #236]	; (800d064 <TIM_Base_SetConfig+0x120>)
 800cf78:	4293      	cmp	r3, r2
 800cf7a:	d003      	beq.n	800cf84 <TIM_Base_SetConfig+0x40>
 800cf7c:	687b      	ldr	r3, [r7, #4]
 800cf7e:	4a3a      	ldr	r2, [pc, #232]	; (800d068 <TIM_Base_SetConfig+0x124>)
 800cf80:	4293      	cmp	r3, r2
 800cf82:	d108      	bne.n	800cf96 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800cf84:	68fb      	ldr	r3, [r7, #12]
 800cf86:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800cf8a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800cf8c:	683b      	ldr	r3, [r7, #0]
 800cf8e:	685b      	ldr	r3, [r3, #4]
 800cf90:	68fa      	ldr	r2, [r7, #12]
 800cf92:	4313      	orrs	r3, r2
 800cf94:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800cf96:	687b      	ldr	r3, [r7, #4]
 800cf98:	4a2f      	ldr	r2, [pc, #188]	; (800d058 <TIM_Base_SetConfig+0x114>)
 800cf9a:	4293      	cmp	r3, r2
 800cf9c:	d01f      	beq.n	800cfde <TIM_Base_SetConfig+0x9a>
 800cf9e:	687b      	ldr	r3, [r7, #4]
 800cfa0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800cfa4:	d01b      	beq.n	800cfde <TIM_Base_SetConfig+0x9a>
 800cfa6:	687b      	ldr	r3, [r7, #4]
 800cfa8:	4a2c      	ldr	r2, [pc, #176]	; (800d05c <TIM_Base_SetConfig+0x118>)
 800cfaa:	4293      	cmp	r3, r2
 800cfac:	d017      	beq.n	800cfde <TIM_Base_SetConfig+0x9a>
 800cfae:	687b      	ldr	r3, [r7, #4]
 800cfb0:	4a2b      	ldr	r2, [pc, #172]	; (800d060 <TIM_Base_SetConfig+0x11c>)
 800cfb2:	4293      	cmp	r3, r2
 800cfb4:	d013      	beq.n	800cfde <TIM_Base_SetConfig+0x9a>
 800cfb6:	687b      	ldr	r3, [r7, #4]
 800cfb8:	4a2a      	ldr	r2, [pc, #168]	; (800d064 <TIM_Base_SetConfig+0x120>)
 800cfba:	4293      	cmp	r3, r2
 800cfbc:	d00f      	beq.n	800cfde <TIM_Base_SetConfig+0x9a>
 800cfbe:	687b      	ldr	r3, [r7, #4]
 800cfc0:	4a29      	ldr	r2, [pc, #164]	; (800d068 <TIM_Base_SetConfig+0x124>)
 800cfc2:	4293      	cmp	r3, r2
 800cfc4:	d00b      	beq.n	800cfde <TIM_Base_SetConfig+0x9a>
 800cfc6:	687b      	ldr	r3, [r7, #4]
 800cfc8:	4a28      	ldr	r2, [pc, #160]	; (800d06c <TIM_Base_SetConfig+0x128>)
 800cfca:	4293      	cmp	r3, r2
 800cfcc:	d007      	beq.n	800cfde <TIM_Base_SetConfig+0x9a>
 800cfce:	687b      	ldr	r3, [r7, #4]
 800cfd0:	4a27      	ldr	r2, [pc, #156]	; (800d070 <TIM_Base_SetConfig+0x12c>)
 800cfd2:	4293      	cmp	r3, r2
 800cfd4:	d003      	beq.n	800cfde <TIM_Base_SetConfig+0x9a>
 800cfd6:	687b      	ldr	r3, [r7, #4]
 800cfd8:	4a26      	ldr	r2, [pc, #152]	; (800d074 <TIM_Base_SetConfig+0x130>)
 800cfda:	4293      	cmp	r3, r2
 800cfdc:	d108      	bne.n	800cff0 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800cfde:	68fb      	ldr	r3, [r7, #12]
 800cfe0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800cfe4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800cfe6:	683b      	ldr	r3, [r7, #0]
 800cfe8:	68db      	ldr	r3, [r3, #12]
 800cfea:	68fa      	ldr	r2, [r7, #12]
 800cfec:	4313      	orrs	r3, r2
 800cfee:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800cff0:	68fb      	ldr	r3, [r7, #12]
 800cff2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800cff6:	683b      	ldr	r3, [r7, #0]
 800cff8:	695b      	ldr	r3, [r3, #20]
 800cffa:	4313      	orrs	r3, r2
 800cffc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800cffe:	687b      	ldr	r3, [r7, #4]
 800d000:	68fa      	ldr	r2, [r7, #12]
 800d002:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800d004:	683b      	ldr	r3, [r7, #0]
 800d006:	689a      	ldr	r2, [r3, #8]
 800d008:	687b      	ldr	r3, [r7, #4]
 800d00a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800d00c:	683b      	ldr	r3, [r7, #0]
 800d00e:	681a      	ldr	r2, [r3, #0]
 800d010:	687b      	ldr	r3, [r7, #4]
 800d012:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800d014:	687b      	ldr	r3, [r7, #4]
 800d016:	4a10      	ldr	r2, [pc, #64]	; (800d058 <TIM_Base_SetConfig+0x114>)
 800d018:	4293      	cmp	r3, r2
 800d01a:	d00f      	beq.n	800d03c <TIM_Base_SetConfig+0xf8>
 800d01c:	687b      	ldr	r3, [r7, #4]
 800d01e:	4a12      	ldr	r2, [pc, #72]	; (800d068 <TIM_Base_SetConfig+0x124>)
 800d020:	4293      	cmp	r3, r2
 800d022:	d00b      	beq.n	800d03c <TIM_Base_SetConfig+0xf8>
 800d024:	687b      	ldr	r3, [r7, #4]
 800d026:	4a11      	ldr	r2, [pc, #68]	; (800d06c <TIM_Base_SetConfig+0x128>)
 800d028:	4293      	cmp	r3, r2
 800d02a:	d007      	beq.n	800d03c <TIM_Base_SetConfig+0xf8>
 800d02c:	687b      	ldr	r3, [r7, #4]
 800d02e:	4a10      	ldr	r2, [pc, #64]	; (800d070 <TIM_Base_SetConfig+0x12c>)
 800d030:	4293      	cmp	r3, r2
 800d032:	d003      	beq.n	800d03c <TIM_Base_SetConfig+0xf8>
 800d034:	687b      	ldr	r3, [r7, #4]
 800d036:	4a0f      	ldr	r2, [pc, #60]	; (800d074 <TIM_Base_SetConfig+0x130>)
 800d038:	4293      	cmp	r3, r2
 800d03a:	d103      	bne.n	800d044 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800d03c:	683b      	ldr	r3, [r7, #0]
 800d03e:	691a      	ldr	r2, [r3, #16]
 800d040:	687b      	ldr	r3, [r7, #4]
 800d042:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800d044:	687b      	ldr	r3, [r7, #4]
 800d046:	2201      	movs	r2, #1
 800d048:	615a      	str	r2, [r3, #20]
}
 800d04a:	bf00      	nop
 800d04c:	3714      	adds	r7, #20
 800d04e:	46bd      	mov	sp, r7
 800d050:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d054:	4770      	bx	lr
 800d056:	bf00      	nop
 800d058:	40010000 	.word	0x40010000
 800d05c:	40000400 	.word	0x40000400
 800d060:	40000800 	.word	0x40000800
 800d064:	40000c00 	.word	0x40000c00
 800d068:	40010400 	.word	0x40010400
 800d06c:	40014000 	.word	0x40014000
 800d070:	40014400 	.word	0x40014400
 800d074:	40014800 	.word	0x40014800

0800d078 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800d078:	b480      	push	{r7}
 800d07a:	b087      	sub	sp, #28
 800d07c:	af00      	add	r7, sp, #0
 800d07e:	6078      	str	r0, [r7, #4]
 800d080:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800d082:	687b      	ldr	r3, [r7, #4]
 800d084:	6a1b      	ldr	r3, [r3, #32]
 800d086:	f023 0201 	bic.w	r2, r3, #1
 800d08a:	687b      	ldr	r3, [r7, #4]
 800d08c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d08e:	687b      	ldr	r3, [r7, #4]
 800d090:	6a1b      	ldr	r3, [r3, #32]
 800d092:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d094:	687b      	ldr	r3, [r7, #4]
 800d096:	685b      	ldr	r3, [r3, #4]
 800d098:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800d09a:	687b      	ldr	r3, [r7, #4]
 800d09c:	699b      	ldr	r3, [r3, #24]
 800d09e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800d0a0:	68fa      	ldr	r2, [r7, #12]
 800d0a2:	4b37      	ldr	r3, [pc, #220]	; (800d180 <TIM_OC1_SetConfig+0x108>)
 800d0a4:	4013      	ands	r3, r2
 800d0a6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800d0a8:	68fb      	ldr	r3, [r7, #12]
 800d0aa:	f023 0303 	bic.w	r3, r3, #3
 800d0ae:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800d0b0:	683b      	ldr	r3, [r7, #0]
 800d0b2:	681b      	ldr	r3, [r3, #0]
 800d0b4:	68fa      	ldr	r2, [r7, #12]
 800d0b6:	4313      	orrs	r3, r2
 800d0b8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800d0ba:	697b      	ldr	r3, [r7, #20]
 800d0bc:	f023 0302 	bic.w	r3, r3, #2
 800d0c0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800d0c2:	683b      	ldr	r3, [r7, #0]
 800d0c4:	689b      	ldr	r3, [r3, #8]
 800d0c6:	697a      	ldr	r2, [r7, #20]
 800d0c8:	4313      	orrs	r3, r2
 800d0ca:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800d0cc:	687b      	ldr	r3, [r7, #4]
 800d0ce:	4a2d      	ldr	r2, [pc, #180]	; (800d184 <TIM_OC1_SetConfig+0x10c>)
 800d0d0:	4293      	cmp	r3, r2
 800d0d2:	d00f      	beq.n	800d0f4 <TIM_OC1_SetConfig+0x7c>
 800d0d4:	687b      	ldr	r3, [r7, #4]
 800d0d6:	4a2c      	ldr	r2, [pc, #176]	; (800d188 <TIM_OC1_SetConfig+0x110>)
 800d0d8:	4293      	cmp	r3, r2
 800d0da:	d00b      	beq.n	800d0f4 <TIM_OC1_SetConfig+0x7c>
 800d0dc:	687b      	ldr	r3, [r7, #4]
 800d0de:	4a2b      	ldr	r2, [pc, #172]	; (800d18c <TIM_OC1_SetConfig+0x114>)
 800d0e0:	4293      	cmp	r3, r2
 800d0e2:	d007      	beq.n	800d0f4 <TIM_OC1_SetConfig+0x7c>
 800d0e4:	687b      	ldr	r3, [r7, #4]
 800d0e6:	4a2a      	ldr	r2, [pc, #168]	; (800d190 <TIM_OC1_SetConfig+0x118>)
 800d0e8:	4293      	cmp	r3, r2
 800d0ea:	d003      	beq.n	800d0f4 <TIM_OC1_SetConfig+0x7c>
 800d0ec:	687b      	ldr	r3, [r7, #4]
 800d0ee:	4a29      	ldr	r2, [pc, #164]	; (800d194 <TIM_OC1_SetConfig+0x11c>)
 800d0f0:	4293      	cmp	r3, r2
 800d0f2:	d10c      	bne.n	800d10e <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800d0f4:	697b      	ldr	r3, [r7, #20]
 800d0f6:	f023 0308 	bic.w	r3, r3, #8
 800d0fa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800d0fc:	683b      	ldr	r3, [r7, #0]
 800d0fe:	68db      	ldr	r3, [r3, #12]
 800d100:	697a      	ldr	r2, [r7, #20]
 800d102:	4313      	orrs	r3, r2
 800d104:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800d106:	697b      	ldr	r3, [r7, #20]
 800d108:	f023 0304 	bic.w	r3, r3, #4
 800d10c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d10e:	687b      	ldr	r3, [r7, #4]
 800d110:	4a1c      	ldr	r2, [pc, #112]	; (800d184 <TIM_OC1_SetConfig+0x10c>)
 800d112:	4293      	cmp	r3, r2
 800d114:	d00f      	beq.n	800d136 <TIM_OC1_SetConfig+0xbe>
 800d116:	687b      	ldr	r3, [r7, #4]
 800d118:	4a1b      	ldr	r2, [pc, #108]	; (800d188 <TIM_OC1_SetConfig+0x110>)
 800d11a:	4293      	cmp	r3, r2
 800d11c:	d00b      	beq.n	800d136 <TIM_OC1_SetConfig+0xbe>
 800d11e:	687b      	ldr	r3, [r7, #4]
 800d120:	4a1a      	ldr	r2, [pc, #104]	; (800d18c <TIM_OC1_SetConfig+0x114>)
 800d122:	4293      	cmp	r3, r2
 800d124:	d007      	beq.n	800d136 <TIM_OC1_SetConfig+0xbe>
 800d126:	687b      	ldr	r3, [r7, #4]
 800d128:	4a19      	ldr	r2, [pc, #100]	; (800d190 <TIM_OC1_SetConfig+0x118>)
 800d12a:	4293      	cmp	r3, r2
 800d12c:	d003      	beq.n	800d136 <TIM_OC1_SetConfig+0xbe>
 800d12e:	687b      	ldr	r3, [r7, #4]
 800d130:	4a18      	ldr	r2, [pc, #96]	; (800d194 <TIM_OC1_SetConfig+0x11c>)
 800d132:	4293      	cmp	r3, r2
 800d134:	d111      	bne.n	800d15a <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800d136:	693b      	ldr	r3, [r7, #16]
 800d138:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800d13c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800d13e:	693b      	ldr	r3, [r7, #16]
 800d140:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800d144:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800d146:	683b      	ldr	r3, [r7, #0]
 800d148:	695b      	ldr	r3, [r3, #20]
 800d14a:	693a      	ldr	r2, [r7, #16]
 800d14c:	4313      	orrs	r3, r2
 800d14e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800d150:	683b      	ldr	r3, [r7, #0]
 800d152:	699b      	ldr	r3, [r3, #24]
 800d154:	693a      	ldr	r2, [r7, #16]
 800d156:	4313      	orrs	r3, r2
 800d158:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d15a:	687b      	ldr	r3, [r7, #4]
 800d15c:	693a      	ldr	r2, [r7, #16]
 800d15e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800d160:	687b      	ldr	r3, [r7, #4]
 800d162:	68fa      	ldr	r2, [r7, #12]
 800d164:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800d166:	683b      	ldr	r3, [r7, #0]
 800d168:	685a      	ldr	r2, [r3, #4]
 800d16a:	687b      	ldr	r3, [r7, #4]
 800d16c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d16e:	687b      	ldr	r3, [r7, #4]
 800d170:	697a      	ldr	r2, [r7, #20]
 800d172:	621a      	str	r2, [r3, #32]
}
 800d174:	bf00      	nop
 800d176:	371c      	adds	r7, #28
 800d178:	46bd      	mov	sp, r7
 800d17a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d17e:	4770      	bx	lr
 800d180:	fffeff8f 	.word	0xfffeff8f
 800d184:	40010000 	.word	0x40010000
 800d188:	40010400 	.word	0x40010400
 800d18c:	40014000 	.word	0x40014000
 800d190:	40014400 	.word	0x40014400
 800d194:	40014800 	.word	0x40014800

0800d198 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800d198:	b480      	push	{r7}
 800d19a:	b087      	sub	sp, #28
 800d19c:	af00      	add	r7, sp, #0
 800d19e:	6078      	str	r0, [r7, #4]
 800d1a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800d1a2:	687b      	ldr	r3, [r7, #4]
 800d1a4:	6a1b      	ldr	r3, [r3, #32]
 800d1a6:	f023 0210 	bic.w	r2, r3, #16
 800d1aa:	687b      	ldr	r3, [r7, #4]
 800d1ac:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d1ae:	687b      	ldr	r3, [r7, #4]
 800d1b0:	6a1b      	ldr	r3, [r3, #32]
 800d1b2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d1b4:	687b      	ldr	r3, [r7, #4]
 800d1b6:	685b      	ldr	r3, [r3, #4]
 800d1b8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800d1ba:	687b      	ldr	r3, [r7, #4]
 800d1bc:	699b      	ldr	r3, [r3, #24]
 800d1be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800d1c0:	68fa      	ldr	r2, [r7, #12]
 800d1c2:	4b34      	ldr	r3, [pc, #208]	; (800d294 <TIM_OC2_SetConfig+0xfc>)
 800d1c4:	4013      	ands	r3, r2
 800d1c6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800d1c8:	68fb      	ldr	r3, [r7, #12]
 800d1ca:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800d1ce:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800d1d0:	683b      	ldr	r3, [r7, #0]
 800d1d2:	681b      	ldr	r3, [r3, #0]
 800d1d4:	021b      	lsls	r3, r3, #8
 800d1d6:	68fa      	ldr	r2, [r7, #12]
 800d1d8:	4313      	orrs	r3, r2
 800d1da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800d1dc:	697b      	ldr	r3, [r7, #20]
 800d1de:	f023 0320 	bic.w	r3, r3, #32
 800d1e2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800d1e4:	683b      	ldr	r3, [r7, #0]
 800d1e6:	689b      	ldr	r3, [r3, #8]
 800d1e8:	011b      	lsls	r3, r3, #4
 800d1ea:	697a      	ldr	r2, [r7, #20]
 800d1ec:	4313      	orrs	r3, r2
 800d1ee:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800d1f0:	687b      	ldr	r3, [r7, #4]
 800d1f2:	4a29      	ldr	r2, [pc, #164]	; (800d298 <TIM_OC2_SetConfig+0x100>)
 800d1f4:	4293      	cmp	r3, r2
 800d1f6:	d003      	beq.n	800d200 <TIM_OC2_SetConfig+0x68>
 800d1f8:	687b      	ldr	r3, [r7, #4]
 800d1fa:	4a28      	ldr	r2, [pc, #160]	; (800d29c <TIM_OC2_SetConfig+0x104>)
 800d1fc:	4293      	cmp	r3, r2
 800d1fe:	d10d      	bne.n	800d21c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800d200:	697b      	ldr	r3, [r7, #20]
 800d202:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800d206:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800d208:	683b      	ldr	r3, [r7, #0]
 800d20a:	68db      	ldr	r3, [r3, #12]
 800d20c:	011b      	lsls	r3, r3, #4
 800d20e:	697a      	ldr	r2, [r7, #20]
 800d210:	4313      	orrs	r3, r2
 800d212:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800d214:	697b      	ldr	r3, [r7, #20]
 800d216:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800d21a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d21c:	687b      	ldr	r3, [r7, #4]
 800d21e:	4a1e      	ldr	r2, [pc, #120]	; (800d298 <TIM_OC2_SetConfig+0x100>)
 800d220:	4293      	cmp	r3, r2
 800d222:	d00f      	beq.n	800d244 <TIM_OC2_SetConfig+0xac>
 800d224:	687b      	ldr	r3, [r7, #4]
 800d226:	4a1d      	ldr	r2, [pc, #116]	; (800d29c <TIM_OC2_SetConfig+0x104>)
 800d228:	4293      	cmp	r3, r2
 800d22a:	d00b      	beq.n	800d244 <TIM_OC2_SetConfig+0xac>
 800d22c:	687b      	ldr	r3, [r7, #4]
 800d22e:	4a1c      	ldr	r2, [pc, #112]	; (800d2a0 <TIM_OC2_SetConfig+0x108>)
 800d230:	4293      	cmp	r3, r2
 800d232:	d007      	beq.n	800d244 <TIM_OC2_SetConfig+0xac>
 800d234:	687b      	ldr	r3, [r7, #4]
 800d236:	4a1b      	ldr	r2, [pc, #108]	; (800d2a4 <TIM_OC2_SetConfig+0x10c>)
 800d238:	4293      	cmp	r3, r2
 800d23a:	d003      	beq.n	800d244 <TIM_OC2_SetConfig+0xac>
 800d23c:	687b      	ldr	r3, [r7, #4]
 800d23e:	4a1a      	ldr	r2, [pc, #104]	; (800d2a8 <TIM_OC2_SetConfig+0x110>)
 800d240:	4293      	cmp	r3, r2
 800d242:	d113      	bne.n	800d26c <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800d244:	693b      	ldr	r3, [r7, #16]
 800d246:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800d24a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800d24c:	693b      	ldr	r3, [r7, #16]
 800d24e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800d252:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800d254:	683b      	ldr	r3, [r7, #0]
 800d256:	695b      	ldr	r3, [r3, #20]
 800d258:	009b      	lsls	r3, r3, #2
 800d25a:	693a      	ldr	r2, [r7, #16]
 800d25c:	4313      	orrs	r3, r2
 800d25e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800d260:	683b      	ldr	r3, [r7, #0]
 800d262:	699b      	ldr	r3, [r3, #24]
 800d264:	009b      	lsls	r3, r3, #2
 800d266:	693a      	ldr	r2, [r7, #16]
 800d268:	4313      	orrs	r3, r2
 800d26a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d26c:	687b      	ldr	r3, [r7, #4]
 800d26e:	693a      	ldr	r2, [r7, #16]
 800d270:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800d272:	687b      	ldr	r3, [r7, #4]
 800d274:	68fa      	ldr	r2, [r7, #12]
 800d276:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800d278:	683b      	ldr	r3, [r7, #0]
 800d27a:	685a      	ldr	r2, [r3, #4]
 800d27c:	687b      	ldr	r3, [r7, #4]
 800d27e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d280:	687b      	ldr	r3, [r7, #4]
 800d282:	697a      	ldr	r2, [r7, #20]
 800d284:	621a      	str	r2, [r3, #32]
}
 800d286:	bf00      	nop
 800d288:	371c      	adds	r7, #28
 800d28a:	46bd      	mov	sp, r7
 800d28c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d290:	4770      	bx	lr
 800d292:	bf00      	nop
 800d294:	feff8fff 	.word	0xfeff8fff
 800d298:	40010000 	.word	0x40010000
 800d29c:	40010400 	.word	0x40010400
 800d2a0:	40014000 	.word	0x40014000
 800d2a4:	40014400 	.word	0x40014400
 800d2a8:	40014800 	.word	0x40014800

0800d2ac <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800d2ac:	b480      	push	{r7}
 800d2ae:	b087      	sub	sp, #28
 800d2b0:	af00      	add	r7, sp, #0
 800d2b2:	6078      	str	r0, [r7, #4]
 800d2b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800d2b6:	687b      	ldr	r3, [r7, #4]
 800d2b8:	6a1b      	ldr	r3, [r3, #32]
 800d2ba:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800d2be:	687b      	ldr	r3, [r7, #4]
 800d2c0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d2c2:	687b      	ldr	r3, [r7, #4]
 800d2c4:	6a1b      	ldr	r3, [r3, #32]
 800d2c6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d2c8:	687b      	ldr	r3, [r7, #4]
 800d2ca:	685b      	ldr	r3, [r3, #4]
 800d2cc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800d2ce:	687b      	ldr	r3, [r7, #4]
 800d2d0:	69db      	ldr	r3, [r3, #28]
 800d2d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800d2d4:	68fa      	ldr	r2, [r7, #12]
 800d2d6:	4b33      	ldr	r3, [pc, #204]	; (800d3a4 <TIM_OC3_SetConfig+0xf8>)
 800d2d8:	4013      	ands	r3, r2
 800d2da:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800d2dc:	68fb      	ldr	r3, [r7, #12]
 800d2de:	f023 0303 	bic.w	r3, r3, #3
 800d2e2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800d2e4:	683b      	ldr	r3, [r7, #0]
 800d2e6:	681b      	ldr	r3, [r3, #0]
 800d2e8:	68fa      	ldr	r2, [r7, #12]
 800d2ea:	4313      	orrs	r3, r2
 800d2ec:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800d2ee:	697b      	ldr	r3, [r7, #20]
 800d2f0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800d2f4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800d2f6:	683b      	ldr	r3, [r7, #0]
 800d2f8:	689b      	ldr	r3, [r3, #8]
 800d2fa:	021b      	lsls	r3, r3, #8
 800d2fc:	697a      	ldr	r2, [r7, #20]
 800d2fe:	4313      	orrs	r3, r2
 800d300:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800d302:	687b      	ldr	r3, [r7, #4]
 800d304:	4a28      	ldr	r2, [pc, #160]	; (800d3a8 <TIM_OC3_SetConfig+0xfc>)
 800d306:	4293      	cmp	r3, r2
 800d308:	d003      	beq.n	800d312 <TIM_OC3_SetConfig+0x66>
 800d30a:	687b      	ldr	r3, [r7, #4]
 800d30c:	4a27      	ldr	r2, [pc, #156]	; (800d3ac <TIM_OC3_SetConfig+0x100>)
 800d30e:	4293      	cmp	r3, r2
 800d310:	d10d      	bne.n	800d32e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800d312:	697b      	ldr	r3, [r7, #20]
 800d314:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800d318:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800d31a:	683b      	ldr	r3, [r7, #0]
 800d31c:	68db      	ldr	r3, [r3, #12]
 800d31e:	021b      	lsls	r3, r3, #8
 800d320:	697a      	ldr	r2, [r7, #20]
 800d322:	4313      	orrs	r3, r2
 800d324:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800d326:	697b      	ldr	r3, [r7, #20]
 800d328:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800d32c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d32e:	687b      	ldr	r3, [r7, #4]
 800d330:	4a1d      	ldr	r2, [pc, #116]	; (800d3a8 <TIM_OC3_SetConfig+0xfc>)
 800d332:	4293      	cmp	r3, r2
 800d334:	d00f      	beq.n	800d356 <TIM_OC3_SetConfig+0xaa>
 800d336:	687b      	ldr	r3, [r7, #4]
 800d338:	4a1c      	ldr	r2, [pc, #112]	; (800d3ac <TIM_OC3_SetConfig+0x100>)
 800d33a:	4293      	cmp	r3, r2
 800d33c:	d00b      	beq.n	800d356 <TIM_OC3_SetConfig+0xaa>
 800d33e:	687b      	ldr	r3, [r7, #4]
 800d340:	4a1b      	ldr	r2, [pc, #108]	; (800d3b0 <TIM_OC3_SetConfig+0x104>)
 800d342:	4293      	cmp	r3, r2
 800d344:	d007      	beq.n	800d356 <TIM_OC3_SetConfig+0xaa>
 800d346:	687b      	ldr	r3, [r7, #4]
 800d348:	4a1a      	ldr	r2, [pc, #104]	; (800d3b4 <TIM_OC3_SetConfig+0x108>)
 800d34a:	4293      	cmp	r3, r2
 800d34c:	d003      	beq.n	800d356 <TIM_OC3_SetConfig+0xaa>
 800d34e:	687b      	ldr	r3, [r7, #4]
 800d350:	4a19      	ldr	r2, [pc, #100]	; (800d3b8 <TIM_OC3_SetConfig+0x10c>)
 800d352:	4293      	cmp	r3, r2
 800d354:	d113      	bne.n	800d37e <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800d356:	693b      	ldr	r3, [r7, #16]
 800d358:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800d35c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800d35e:	693b      	ldr	r3, [r7, #16]
 800d360:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800d364:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800d366:	683b      	ldr	r3, [r7, #0]
 800d368:	695b      	ldr	r3, [r3, #20]
 800d36a:	011b      	lsls	r3, r3, #4
 800d36c:	693a      	ldr	r2, [r7, #16]
 800d36e:	4313      	orrs	r3, r2
 800d370:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800d372:	683b      	ldr	r3, [r7, #0]
 800d374:	699b      	ldr	r3, [r3, #24]
 800d376:	011b      	lsls	r3, r3, #4
 800d378:	693a      	ldr	r2, [r7, #16]
 800d37a:	4313      	orrs	r3, r2
 800d37c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d37e:	687b      	ldr	r3, [r7, #4]
 800d380:	693a      	ldr	r2, [r7, #16]
 800d382:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800d384:	687b      	ldr	r3, [r7, #4]
 800d386:	68fa      	ldr	r2, [r7, #12]
 800d388:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800d38a:	683b      	ldr	r3, [r7, #0]
 800d38c:	685a      	ldr	r2, [r3, #4]
 800d38e:	687b      	ldr	r3, [r7, #4]
 800d390:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d392:	687b      	ldr	r3, [r7, #4]
 800d394:	697a      	ldr	r2, [r7, #20]
 800d396:	621a      	str	r2, [r3, #32]
}
 800d398:	bf00      	nop
 800d39a:	371c      	adds	r7, #28
 800d39c:	46bd      	mov	sp, r7
 800d39e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3a2:	4770      	bx	lr
 800d3a4:	fffeff8f 	.word	0xfffeff8f
 800d3a8:	40010000 	.word	0x40010000
 800d3ac:	40010400 	.word	0x40010400
 800d3b0:	40014000 	.word	0x40014000
 800d3b4:	40014400 	.word	0x40014400
 800d3b8:	40014800 	.word	0x40014800

0800d3bc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800d3bc:	b480      	push	{r7}
 800d3be:	b087      	sub	sp, #28
 800d3c0:	af00      	add	r7, sp, #0
 800d3c2:	6078      	str	r0, [r7, #4]
 800d3c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800d3c6:	687b      	ldr	r3, [r7, #4]
 800d3c8:	6a1b      	ldr	r3, [r3, #32]
 800d3ca:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800d3ce:	687b      	ldr	r3, [r7, #4]
 800d3d0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d3d2:	687b      	ldr	r3, [r7, #4]
 800d3d4:	6a1b      	ldr	r3, [r3, #32]
 800d3d6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d3d8:	687b      	ldr	r3, [r7, #4]
 800d3da:	685b      	ldr	r3, [r3, #4]
 800d3dc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800d3de:	687b      	ldr	r3, [r7, #4]
 800d3e0:	69db      	ldr	r3, [r3, #28]
 800d3e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800d3e4:	68fa      	ldr	r2, [r7, #12]
 800d3e6:	4b24      	ldr	r3, [pc, #144]	; (800d478 <TIM_OC4_SetConfig+0xbc>)
 800d3e8:	4013      	ands	r3, r2
 800d3ea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800d3ec:	68fb      	ldr	r3, [r7, #12]
 800d3ee:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800d3f2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800d3f4:	683b      	ldr	r3, [r7, #0]
 800d3f6:	681b      	ldr	r3, [r3, #0]
 800d3f8:	021b      	lsls	r3, r3, #8
 800d3fa:	68fa      	ldr	r2, [r7, #12]
 800d3fc:	4313      	orrs	r3, r2
 800d3fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800d400:	693b      	ldr	r3, [r7, #16]
 800d402:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800d406:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800d408:	683b      	ldr	r3, [r7, #0]
 800d40a:	689b      	ldr	r3, [r3, #8]
 800d40c:	031b      	lsls	r3, r3, #12
 800d40e:	693a      	ldr	r2, [r7, #16]
 800d410:	4313      	orrs	r3, r2
 800d412:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d414:	687b      	ldr	r3, [r7, #4]
 800d416:	4a19      	ldr	r2, [pc, #100]	; (800d47c <TIM_OC4_SetConfig+0xc0>)
 800d418:	4293      	cmp	r3, r2
 800d41a:	d00f      	beq.n	800d43c <TIM_OC4_SetConfig+0x80>
 800d41c:	687b      	ldr	r3, [r7, #4]
 800d41e:	4a18      	ldr	r2, [pc, #96]	; (800d480 <TIM_OC4_SetConfig+0xc4>)
 800d420:	4293      	cmp	r3, r2
 800d422:	d00b      	beq.n	800d43c <TIM_OC4_SetConfig+0x80>
 800d424:	687b      	ldr	r3, [r7, #4]
 800d426:	4a17      	ldr	r2, [pc, #92]	; (800d484 <TIM_OC4_SetConfig+0xc8>)
 800d428:	4293      	cmp	r3, r2
 800d42a:	d007      	beq.n	800d43c <TIM_OC4_SetConfig+0x80>
 800d42c:	687b      	ldr	r3, [r7, #4]
 800d42e:	4a16      	ldr	r2, [pc, #88]	; (800d488 <TIM_OC4_SetConfig+0xcc>)
 800d430:	4293      	cmp	r3, r2
 800d432:	d003      	beq.n	800d43c <TIM_OC4_SetConfig+0x80>
 800d434:	687b      	ldr	r3, [r7, #4]
 800d436:	4a15      	ldr	r2, [pc, #84]	; (800d48c <TIM_OC4_SetConfig+0xd0>)
 800d438:	4293      	cmp	r3, r2
 800d43a:	d109      	bne.n	800d450 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800d43c:	697b      	ldr	r3, [r7, #20]
 800d43e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800d442:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800d444:	683b      	ldr	r3, [r7, #0]
 800d446:	695b      	ldr	r3, [r3, #20]
 800d448:	019b      	lsls	r3, r3, #6
 800d44a:	697a      	ldr	r2, [r7, #20]
 800d44c:	4313      	orrs	r3, r2
 800d44e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d450:	687b      	ldr	r3, [r7, #4]
 800d452:	697a      	ldr	r2, [r7, #20]
 800d454:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800d456:	687b      	ldr	r3, [r7, #4]
 800d458:	68fa      	ldr	r2, [r7, #12]
 800d45a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800d45c:	683b      	ldr	r3, [r7, #0]
 800d45e:	685a      	ldr	r2, [r3, #4]
 800d460:	687b      	ldr	r3, [r7, #4]
 800d462:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d464:	687b      	ldr	r3, [r7, #4]
 800d466:	693a      	ldr	r2, [r7, #16]
 800d468:	621a      	str	r2, [r3, #32]
}
 800d46a:	bf00      	nop
 800d46c:	371c      	adds	r7, #28
 800d46e:	46bd      	mov	sp, r7
 800d470:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d474:	4770      	bx	lr
 800d476:	bf00      	nop
 800d478:	feff8fff 	.word	0xfeff8fff
 800d47c:	40010000 	.word	0x40010000
 800d480:	40010400 	.word	0x40010400
 800d484:	40014000 	.word	0x40014000
 800d488:	40014400 	.word	0x40014400
 800d48c:	40014800 	.word	0x40014800

0800d490 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800d490:	b480      	push	{r7}
 800d492:	b087      	sub	sp, #28
 800d494:	af00      	add	r7, sp, #0
 800d496:	6078      	str	r0, [r7, #4]
 800d498:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800d49a:	687b      	ldr	r3, [r7, #4]
 800d49c:	6a1b      	ldr	r3, [r3, #32]
 800d49e:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800d4a2:	687b      	ldr	r3, [r7, #4]
 800d4a4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d4a6:	687b      	ldr	r3, [r7, #4]
 800d4a8:	6a1b      	ldr	r3, [r3, #32]
 800d4aa:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d4ac:	687b      	ldr	r3, [r7, #4]
 800d4ae:	685b      	ldr	r3, [r3, #4]
 800d4b0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800d4b2:	687b      	ldr	r3, [r7, #4]
 800d4b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d4b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800d4b8:	68fa      	ldr	r2, [r7, #12]
 800d4ba:	4b21      	ldr	r3, [pc, #132]	; (800d540 <TIM_OC5_SetConfig+0xb0>)
 800d4bc:	4013      	ands	r3, r2
 800d4be:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800d4c0:	683b      	ldr	r3, [r7, #0]
 800d4c2:	681b      	ldr	r3, [r3, #0]
 800d4c4:	68fa      	ldr	r2, [r7, #12]
 800d4c6:	4313      	orrs	r3, r2
 800d4c8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800d4ca:	693b      	ldr	r3, [r7, #16]
 800d4cc:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800d4d0:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800d4d2:	683b      	ldr	r3, [r7, #0]
 800d4d4:	689b      	ldr	r3, [r3, #8]
 800d4d6:	041b      	lsls	r3, r3, #16
 800d4d8:	693a      	ldr	r2, [r7, #16]
 800d4da:	4313      	orrs	r3, r2
 800d4dc:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d4de:	687b      	ldr	r3, [r7, #4]
 800d4e0:	4a18      	ldr	r2, [pc, #96]	; (800d544 <TIM_OC5_SetConfig+0xb4>)
 800d4e2:	4293      	cmp	r3, r2
 800d4e4:	d00f      	beq.n	800d506 <TIM_OC5_SetConfig+0x76>
 800d4e6:	687b      	ldr	r3, [r7, #4]
 800d4e8:	4a17      	ldr	r2, [pc, #92]	; (800d548 <TIM_OC5_SetConfig+0xb8>)
 800d4ea:	4293      	cmp	r3, r2
 800d4ec:	d00b      	beq.n	800d506 <TIM_OC5_SetConfig+0x76>
 800d4ee:	687b      	ldr	r3, [r7, #4]
 800d4f0:	4a16      	ldr	r2, [pc, #88]	; (800d54c <TIM_OC5_SetConfig+0xbc>)
 800d4f2:	4293      	cmp	r3, r2
 800d4f4:	d007      	beq.n	800d506 <TIM_OC5_SetConfig+0x76>
 800d4f6:	687b      	ldr	r3, [r7, #4]
 800d4f8:	4a15      	ldr	r2, [pc, #84]	; (800d550 <TIM_OC5_SetConfig+0xc0>)
 800d4fa:	4293      	cmp	r3, r2
 800d4fc:	d003      	beq.n	800d506 <TIM_OC5_SetConfig+0x76>
 800d4fe:	687b      	ldr	r3, [r7, #4]
 800d500:	4a14      	ldr	r2, [pc, #80]	; (800d554 <TIM_OC5_SetConfig+0xc4>)
 800d502:	4293      	cmp	r3, r2
 800d504:	d109      	bne.n	800d51a <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800d506:	697b      	ldr	r3, [r7, #20]
 800d508:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800d50c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800d50e:	683b      	ldr	r3, [r7, #0]
 800d510:	695b      	ldr	r3, [r3, #20]
 800d512:	021b      	lsls	r3, r3, #8
 800d514:	697a      	ldr	r2, [r7, #20]
 800d516:	4313      	orrs	r3, r2
 800d518:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d51a:	687b      	ldr	r3, [r7, #4]
 800d51c:	697a      	ldr	r2, [r7, #20]
 800d51e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800d520:	687b      	ldr	r3, [r7, #4]
 800d522:	68fa      	ldr	r2, [r7, #12]
 800d524:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800d526:	683b      	ldr	r3, [r7, #0]
 800d528:	685a      	ldr	r2, [r3, #4]
 800d52a:	687b      	ldr	r3, [r7, #4]
 800d52c:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d52e:	687b      	ldr	r3, [r7, #4]
 800d530:	693a      	ldr	r2, [r7, #16]
 800d532:	621a      	str	r2, [r3, #32]
}
 800d534:	bf00      	nop
 800d536:	371c      	adds	r7, #28
 800d538:	46bd      	mov	sp, r7
 800d53a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d53e:	4770      	bx	lr
 800d540:	fffeff8f 	.word	0xfffeff8f
 800d544:	40010000 	.word	0x40010000
 800d548:	40010400 	.word	0x40010400
 800d54c:	40014000 	.word	0x40014000
 800d550:	40014400 	.word	0x40014400
 800d554:	40014800 	.word	0x40014800

0800d558 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800d558:	b480      	push	{r7}
 800d55a:	b087      	sub	sp, #28
 800d55c:	af00      	add	r7, sp, #0
 800d55e:	6078      	str	r0, [r7, #4]
 800d560:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800d562:	687b      	ldr	r3, [r7, #4]
 800d564:	6a1b      	ldr	r3, [r3, #32]
 800d566:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800d56a:	687b      	ldr	r3, [r7, #4]
 800d56c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d56e:	687b      	ldr	r3, [r7, #4]
 800d570:	6a1b      	ldr	r3, [r3, #32]
 800d572:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d574:	687b      	ldr	r3, [r7, #4]
 800d576:	685b      	ldr	r3, [r3, #4]
 800d578:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800d57a:	687b      	ldr	r3, [r7, #4]
 800d57c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d57e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800d580:	68fa      	ldr	r2, [r7, #12]
 800d582:	4b22      	ldr	r3, [pc, #136]	; (800d60c <TIM_OC6_SetConfig+0xb4>)
 800d584:	4013      	ands	r3, r2
 800d586:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800d588:	683b      	ldr	r3, [r7, #0]
 800d58a:	681b      	ldr	r3, [r3, #0]
 800d58c:	021b      	lsls	r3, r3, #8
 800d58e:	68fa      	ldr	r2, [r7, #12]
 800d590:	4313      	orrs	r3, r2
 800d592:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800d594:	693b      	ldr	r3, [r7, #16]
 800d596:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800d59a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800d59c:	683b      	ldr	r3, [r7, #0]
 800d59e:	689b      	ldr	r3, [r3, #8]
 800d5a0:	051b      	lsls	r3, r3, #20
 800d5a2:	693a      	ldr	r2, [r7, #16]
 800d5a4:	4313      	orrs	r3, r2
 800d5a6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d5a8:	687b      	ldr	r3, [r7, #4]
 800d5aa:	4a19      	ldr	r2, [pc, #100]	; (800d610 <TIM_OC6_SetConfig+0xb8>)
 800d5ac:	4293      	cmp	r3, r2
 800d5ae:	d00f      	beq.n	800d5d0 <TIM_OC6_SetConfig+0x78>
 800d5b0:	687b      	ldr	r3, [r7, #4]
 800d5b2:	4a18      	ldr	r2, [pc, #96]	; (800d614 <TIM_OC6_SetConfig+0xbc>)
 800d5b4:	4293      	cmp	r3, r2
 800d5b6:	d00b      	beq.n	800d5d0 <TIM_OC6_SetConfig+0x78>
 800d5b8:	687b      	ldr	r3, [r7, #4]
 800d5ba:	4a17      	ldr	r2, [pc, #92]	; (800d618 <TIM_OC6_SetConfig+0xc0>)
 800d5bc:	4293      	cmp	r3, r2
 800d5be:	d007      	beq.n	800d5d0 <TIM_OC6_SetConfig+0x78>
 800d5c0:	687b      	ldr	r3, [r7, #4]
 800d5c2:	4a16      	ldr	r2, [pc, #88]	; (800d61c <TIM_OC6_SetConfig+0xc4>)
 800d5c4:	4293      	cmp	r3, r2
 800d5c6:	d003      	beq.n	800d5d0 <TIM_OC6_SetConfig+0x78>
 800d5c8:	687b      	ldr	r3, [r7, #4]
 800d5ca:	4a15      	ldr	r2, [pc, #84]	; (800d620 <TIM_OC6_SetConfig+0xc8>)
 800d5cc:	4293      	cmp	r3, r2
 800d5ce:	d109      	bne.n	800d5e4 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800d5d0:	697b      	ldr	r3, [r7, #20]
 800d5d2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800d5d6:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800d5d8:	683b      	ldr	r3, [r7, #0]
 800d5da:	695b      	ldr	r3, [r3, #20]
 800d5dc:	029b      	lsls	r3, r3, #10
 800d5de:	697a      	ldr	r2, [r7, #20]
 800d5e0:	4313      	orrs	r3, r2
 800d5e2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d5e4:	687b      	ldr	r3, [r7, #4]
 800d5e6:	697a      	ldr	r2, [r7, #20]
 800d5e8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800d5ea:	687b      	ldr	r3, [r7, #4]
 800d5ec:	68fa      	ldr	r2, [r7, #12]
 800d5ee:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800d5f0:	683b      	ldr	r3, [r7, #0]
 800d5f2:	685a      	ldr	r2, [r3, #4]
 800d5f4:	687b      	ldr	r3, [r7, #4]
 800d5f6:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d5f8:	687b      	ldr	r3, [r7, #4]
 800d5fa:	693a      	ldr	r2, [r7, #16]
 800d5fc:	621a      	str	r2, [r3, #32]
}
 800d5fe:	bf00      	nop
 800d600:	371c      	adds	r7, #28
 800d602:	46bd      	mov	sp, r7
 800d604:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d608:	4770      	bx	lr
 800d60a:	bf00      	nop
 800d60c:	feff8fff 	.word	0xfeff8fff
 800d610:	40010000 	.word	0x40010000
 800d614:	40010400 	.word	0x40010400
 800d618:	40014000 	.word	0x40014000
 800d61c:	40014400 	.word	0x40014400
 800d620:	40014800 	.word	0x40014800

0800d624 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800d624:	b480      	push	{r7}
 800d626:	b087      	sub	sp, #28
 800d628:	af00      	add	r7, sp, #0
 800d62a:	60f8      	str	r0, [r7, #12]
 800d62c:	60b9      	str	r1, [r7, #8]
 800d62e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800d630:	68fb      	ldr	r3, [r7, #12]
 800d632:	6a1b      	ldr	r3, [r3, #32]
 800d634:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800d636:	68fb      	ldr	r3, [r7, #12]
 800d638:	6a1b      	ldr	r3, [r3, #32]
 800d63a:	f023 0201 	bic.w	r2, r3, #1
 800d63e:	68fb      	ldr	r3, [r7, #12]
 800d640:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800d642:	68fb      	ldr	r3, [r7, #12]
 800d644:	699b      	ldr	r3, [r3, #24]
 800d646:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800d648:	693b      	ldr	r3, [r7, #16]
 800d64a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800d64e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800d650:	687b      	ldr	r3, [r7, #4]
 800d652:	011b      	lsls	r3, r3, #4
 800d654:	693a      	ldr	r2, [r7, #16]
 800d656:	4313      	orrs	r3, r2
 800d658:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800d65a:	697b      	ldr	r3, [r7, #20]
 800d65c:	f023 030a 	bic.w	r3, r3, #10
 800d660:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800d662:	697a      	ldr	r2, [r7, #20]
 800d664:	68bb      	ldr	r3, [r7, #8]
 800d666:	4313      	orrs	r3, r2
 800d668:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800d66a:	68fb      	ldr	r3, [r7, #12]
 800d66c:	693a      	ldr	r2, [r7, #16]
 800d66e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800d670:	68fb      	ldr	r3, [r7, #12]
 800d672:	697a      	ldr	r2, [r7, #20]
 800d674:	621a      	str	r2, [r3, #32]
}
 800d676:	bf00      	nop
 800d678:	371c      	adds	r7, #28
 800d67a:	46bd      	mov	sp, r7
 800d67c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d680:	4770      	bx	lr

0800d682 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800d682:	b480      	push	{r7}
 800d684:	b087      	sub	sp, #28
 800d686:	af00      	add	r7, sp, #0
 800d688:	60f8      	str	r0, [r7, #12]
 800d68a:	60b9      	str	r1, [r7, #8]
 800d68c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800d68e:	68fb      	ldr	r3, [r7, #12]
 800d690:	6a1b      	ldr	r3, [r3, #32]
 800d692:	f023 0210 	bic.w	r2, r3, #16
 800d696:	68fb      	ldr	r3, [r7, #12]
 800d698:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800d69a:	68fb      	ldr	r3, [r7, #12]
 800d69c:	699b      	ldr	r3, [r3, #24]
 800d69e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800d6a0:	68fb      	ldr	r3, [r7, #12]
 800d6a2:	6a1b      	ldr	r3, [r3, #32]
 800d6a4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800d6a6:	697b      	ldr	r3, [r7, #20]
 800d6a8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800d6ac:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800d6ae:	687b      	ldr	r3, [r7, #4]
 800d6b0:	031b      	lsls	r3, r3, #12
 800d6b2:	697a      	ldr	r2, [r7, #20]
 800d6b4:	4313      	orrs	r3, r2
 800d6b6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800d6b8:	693b      	ldr	r3, [r7, #16]
 800d6ba:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800d6be:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800d6c0:	68bb      	ldr	r3, [r7, #8]
 800d6c2:	011b      	lsls	r3, r3, #4
 800d6c4:	693a      	ldr	r2, [r7, #16]
 800d6c6:	4313      	orrs	r3, r2
 800d6c8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800d6ca:	68fb      	ldr	r3, [r7, #12]
 800d6cc:	697a      	ldr	r2, [r7, #20]
 800d6ce:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800d6d0:	68fb      	ldr	r3, [r7, #12]
 800d6d2:	693a      	ldr	r2, [r7, #16]
 800d6d4:	621a      	str	r2, [r3, #32]
}
 800d6d6:	bf00      	nop
 800d6d8:	371c      	adds	r7, #28
 800d6da:	46bd      	mov	sp, r7
 800d6dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6e0:	4770      	bx	lr
	...

0800d6e4 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800d6e4:	b480      	push	{r7}
 800d6e6:	b085      	sub	sp, #20
 800d6e8:	af00      	add	r7, sp, #0
 800d6ea:	6078      	str	r0, [r7, #4]
 800d6ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800d6ee:	687b      	ldr	r3, [r7, #4]
 800d6f0:	689b      	ldr	r3, [r3, #8]
 800d6f2:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800d6f4:	68fa      	ldr	r2, [r7, #12]
 800d6f6:	4b09      	ldr	r3, [pc, #36]	; (800d71c <TIM_ITRx_SetConfig+0x38>)
 800d6f8:	4013      	ands	r3, r2
 800d6fa:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800d6fc:	683a      	ldr	r2, [r7, #0]
 800d6fe:	68fb      	ldr	r3, [r7, #12]
 800d700:	4313      	orrs	r3, r2
 800d702:	f043 0307 	orr.w	r3, r3, #7
 800d706:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800d708:	687b      	ldr	r3, [r7, #4]
 800d70a:	68fa      	ldr	r2, [r7, #12]
 800d70c:	609a      	str	r2, [r3, #8]
}
 800d70e:	bf00      	nop
 800d710:	3714      	adds	r7, #20
 800d712:	46bd      	mov	sp, r7
 800d714:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d718:	4770      	bx	lr
 800d71a:	bf00      	nop
 800d71c:	ffcfff8f 	.word	0xffcfff8f

0800d720 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800d720:	b480      	push	{r7}
 800d722:	b087      	sub	sp, #28
 800d724:	af00      	add	r7, sp, #0
 800d726:	60f8      	str	r0, [r7, #12]
 800d728:	60b9      	str	r1, [r7, #8]
 800d72a:	607a      	str	r2, [r7, #4]
 800d72c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800d72e:	68fb      	ldr	r3, [r7, #12]
 800d730:	689b      	ldr	r3, [r3, #8]
 800d732:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800d734:	697b      	ldr	r3, [r7, #20]
 800d736:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800d73a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800d73c:	683b      	ldr	r3, [r7, #0]
 800d73e:	021a      	lsls	r2, r3, #8
 800d740:	687b      	ldr	r3, [r7, #4]
 800d742:	431a      	orrs	r2, r3
 800d744:	68bb      	ldr	r3, [r7, #8]
 800d746:	4313      	orrs	r3, r2
 800d748:	697a      	ldr	r2, [r7, #20]
 800d74a:	4313      	orrs	r3, r2
 800d74c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800d74e:	68fb      	ldr	r3, [r7, #12]
 800d750:	697a      	ldr	r2, [r7, #20]
 800d752:	609a      	str	r2, [r3, #8]
}
 800d754:	bf00      	nop
 800d756:	371c      	adds	r7, #28
 800d758:	46bd      	mov	sp, r7
 800d75a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d75e:	4770      	bx	lr

0800d760 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800d760:	b480      	push	{r7}
 800d762:	b087      	sub	sp, #28
 800d764:	af00      	add	r7, sp, #0
 800d766:	60f8      	str	r0, [r7, #12]
 800d768:	60b9      	str	r1, [r7, #8]
 800d76a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800d76c:	68bb      	ldr	r3, [r7, #8]
 800d76e:	f003 031f 	and.w	r3, r3, #31
 800d772:	2201      	movs	r2, #1
 800d774:	fa02 f303 	lsl.w	r3, r2, r3
 800d778:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800d77a:	68fb      	ldr	r3, [r7, #12]
 800d77c:	6a1a      	ldr	r2, [r3, #32]
 800d77e:	697b      	ldr	r3, [r7, #20]
 800d780:	43db      	mvns	r3, r3
 800d782:	401a      	ands	r2, r3
 800d784:	68fb      	ldr	r3, [r7, #12]
 800d786:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800d788:	68fb      	ldr	r3, [r7, #12]
 800d78a:	6a1a      	ldr	r2, [r3, #32]
 800d78c:	68bb      	ldr	r3, [r7, #8]
 800d78e:	f003 031f 	and.w	r3, r3, #31
 800d792:	6879      	ldr	r1, [r7, #4]
 800d794:	fa01 f303 	lsl.w	r3, r1, r3
 800d798:	431a      	orrs	r2, r3
 800d79a:	68fb      	ldr	r3, [r7, #12]
 800d79c:	621a      	str	r2, [r3, #32]
}
 800d79e:	bf00      	nop
 800d7a0:	371c      	adds	r7, #28
 800d7a2:	46bd      	mov	sp, r7
 800d7a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7a8:	4770      	bx	lr
	...

0800d7ac <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800d7ac:	b480      	push	{r7}
 800d7ae:	b085      	sub	sp, #20
 800d7b0:	af00      	add	r7, sp, #0
 800d7b2:	6078      	str	r0, [r7, #4]
 800d7b4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800d7b6:	687b      	ldr	r3, [r7, #4]
 800d7b8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800d7bc:	2b01      	cmp	r3, #1
 800d7be:	d101      	bne.n	800d7c4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800d7c0:	2302      	movs	r3, #2
 800d7c2:	e06d      	b.n	800d8a0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800d7c4:	687b      	ldr	r3, [r7, #4]
 800d7c6:	2201      	movs	r2, #1
 800d7c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d7cc:	687b      	ldr	r3, [r7, #4]
 800d7ce:	2202      	movs	r2, #2
 800d7d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800d7d4:	687b      	ldr	r3, [r7, #4]
 800d7d6:	681b      	ldr	r3, [r3, #0]
 800d7d8:	685b      	ldr	r3, [r3, #4]
 800d7da:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800d7dc:	687b      	ldr	r3, [r7, #4]
 800d7de:	681b      	ldr	r3, [r3, #0]
 800d7e0:	689b      	ldr	r3, [r3, #8]
 800d7e2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800d7e4:	687b      	ldr	r3, [r7, #4]
 800d7e6:	681b      	ldr	r3, [r3, #0]
 800d7e8:	4a30      	ldr	r2, [pc, #192]	; (800d8ac <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800d7ea:	4293      	cmp	r3, r2
 800d7ec:	d004      	beq.n	800d7f8 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800d7ee:	687b      	ldr	r3, [r7, #4]
 800d7f0:	681b      	ldr	r3, [r3, #0]
 800d7f2:	4a2f      	ldr	r2, [pc, #188]	; (800d8b0 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800d7f4:	4293      	cmp	r3, r2
 800d7f6:	d108      	bne.n	800d80a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800d7f8:	68fb      	ldr	r3, [r7, #12]
 800d7fa:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800d7fe:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800d800:	683b      	ldr	r3, [r7, #0]
 800d802:	685b      	ldr	r3, [r3, #4]
 800d804:	68fa      	ldr	r2, [r7, #12]
 800d806:	4313      	orrs	r3, r2
 800d808:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800d80a:	68fb      	ldr	r3, [r7, #12]
 800d80c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d810:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800d812:	683b      	ldr	r3, [r7, #0]
 800d814:	681b      	ldr	r3, [r3, #0]
 800d816:	68fa      	ldr	r2, [r7, #12]
 800d818:	4313      	orrs	r3, r2
 800d81a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800d81c:	687b      	ldr	r3, [r7, #4]
 800d81e:	681b      	ldr	r3, [r3, #0]
 800d820:	68fa      	ldr	r2, [r7, #12]
 800d822:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d824:	687b      	ldr	r3, [r7, #4]
 800d826:	681b      	ldr	r3, [r3, #0]
 800d828:	4a20      	ldr	r2, [pc, #128]	; (800d8ac <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800d82a:	4293      	cmp	r3, r2
 800d82c:	d022      	beq.n	800d874 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800d82e:	687b      	ldr	r3, [r7, #4]
 800d830:	681b      	ldr	r3, [r3, #0]
 800d832:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d836:	d01d      	beq.n	800d874 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800d838:	687b      	ldr	r3, [r7, #4]
 800d83a:	681b      	ldr	r3, [r3, #0]
 800d83c:	4a1d      	ldr	r2, [pc, #116]	; (800d8b4 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800d83e:	4293      	cmp	r3, r2
 800d840:	d018      	beq.n	800d874 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800d842:	687b      	ldr	r3, [r7, #4]
 800d844:	681b      	ldr	r3, [r3, #0]
 800d846:	4a1c      	ldr	r2, [pc, #112]	; (800d8b8 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800d848:	4293      	cmp	r3, r2
 800d84a:	d013      	beq.n	800d874 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800d84c:	687b      	ldr	r3, [r7, #4]
 800d84e:	681b      	ldr	r3, [r3, #0]
 800d850:	4a1a      	ldr	r2, [pc, #104]	; (800d8bc <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800d852:	4293      	cmp	r3, r2
 800d854:	d00e      	beq.n	800d874 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800d856:	687b      	ldr	r3, [r7, #4]
 800d858:	681b      	ldr	r3, [r3, #0]
 800d85a:	4a15      	ldr	r2, [pc, #84]	; (800d8b0 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800d85c:	4293      	cmp	r3, r2
 800d85e:	d009      	beq.n	800d874 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800d860:	687b      	ldr	r3, [r7, #4]
 800d862:	681b      	ldr	r3, [r3, #0]
 800d864:	4a16      	ldr	r2, [pc, #88]	; (800d8c0 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800d866:	4293      	cmp	r3, r2
 800d868:	d004      	beq.n	800d874 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800d86a:	687b      	ldr	r3, [r7, #4]
 800d86c:	681b      	ldr	r3, [r3, #0]
 800d86e:	4a15      	ldr	r2, [pc, #84]	; (800d8c4 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800d870:	4293      	cmp	r3, r2
 800d872:	d10c      	bne.n	800d88e <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800d874:	68bb      	ldr	r3, [r7, #8]
 800d876:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800d87a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800d87c:	683b      	ldr	r3, [r7, #0]
 800d87e:	689b      	ldr	r3, [r3, #8]
 800d880:	68ba      	ldr	r2, [r7, #8]
 800d882:	4313      	orrs	r3, r2
 800d884:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800d886:	687b      	ldr	r3, [r7, #4]
 800d888:	681b      	ldr	r3, [r3, #0]
 800d88a:	68ba      	ldr	r2, [r7, #8]
 800d88c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800d88e:	687b      	ldr	r3, [r7, #4]
 800d890:	2201      	movs	r2, #1
 800d892:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800d896:	687b      	ldr	r3, [r7, #4]
 800d898:	2200      	movs	r2, #0
 800d89a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800d89e:	2300      	movs	r3, #0
}
 800d8a0:	4618      	mov	r0, r3
 800d8a2:	3714      	adds	r7, #20
 800d8a4:	46bd      	mov	sp, r7
 800d8a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8aa:	4770      	bx	lr
 800d8ac:	40010000 	.word	0x40010000
 800d8b0:	40010400 	.word	0x40010400
 800d8b4:	40000400 	.word	0x40000400
 800d8b8:	40000800 	.word	0x40000800
 800d8bc:	40000c00 	.word	0x40000c00
 800d8c0:	40001800 	.word	0x40001800
 800d8c4:	40014000 	.word	0x40014000

0800d8c8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800d8c8:	b480      	push	{r7}
 800d8ca:	b083      	sub	sp, #12
 800d8cc:	af00      	add	r7, sp, #0
 800d8ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800d8d0:	bf00      	nop
 800d8d2:	370c      	adds	r7, #12
 800d8d4:	46bd      	mov	sp, r7
 800d8d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8da:	4770      	bx	lr

0800d8dc <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800d8dc:	b480      	push	{r7}
 800d8de:	b083      	sub	sp, #12
 800d8e0:	af00      	add	r7, sp, #0
 800d8e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800d8e4:	bf00      	nop
 800d8e6:	370c      	adds	r7, #12
 800d8e8:	46bd      	mov	sp, r7
 800d8ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8ee:	4770      	bx	lr

0800d8f0 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800d8f0:	b480      	push	{r7}
 800d8f2:	b083      	sub	sp, #12
 800d8f4:	af00      	add	r7, sp, #0
 800d8f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800d8f8:	bf00      	nop
 800d8fa:	370c      	adds	r7, #12
 800d8fc:	46bd      	mov	sp, r7
 800d8fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d902:	4770      	bx	lr

0800d904 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800d904:	b580      	push	{r7, lr}
 800d906:	b082      	sub	sp, #8
 800d908:	af00      	add	r7, sp, #0
 800d90a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800d90c:	687b      	ldr	r3, [r7, #4]
 800d90e:	2b00      	cmp	r3, #0
 800d910:	d101      	bne.n	800d916 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800d912:	2301      	movs	r3, #1
 800d914:	e042      	b.n	800d99c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800d916:	687b      	ldr	r3, [r7, #4]
 800d918:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d91c:	2b00      	cmp	r3, #0
 800d91e:	d106      	bne.n	800d92e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800d920:	687b      	ldr	r3, [r7, #4]
 800d922:	2200      	movs	r2, #0
 800d924:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800d928:	6878      	ldr	r0, [r7, #4]
 800d92a:	f7f5 fd47 	bl	80033bc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800d92e:	687b      	ldr	r3, [r7, #4]
 800d930:	2224      	movs	r2, #36	; 0x24
 800d932:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 800d936:	687b      	ldr	r3, [r7, #4]
 800d938:	681b      	ldr	r3, [r3, #0]
 800d93a:	681a      	ldr	r2, [r3, #0]
 800d93c:	687b      	ldr	r3, [r7, #4]
 800d93e:	681b      	ldr	r3, [r3, #0]
 800d940:	f022 0201 	bic.w	r2, r2, #1
 800d944:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800d946:	6878      	ldr	r0, [r7, #4]
 800d948:	f000 fc94 	bl	800e274 <UART_SetConfig>
 800d94c:	4603      	mov	r3, r0
 800d94e:	2b01      	cmp	r3, #1
 800d950:	d101      	bne.n	800d956 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800d952:	2301      	movs	r3, #1
 800d954:	e022      	b.n	800d99c <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800d956:	687b      	ldr	r3, [r7, #4]
 800d958:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d95a:	2b00      	cmp	r3, #0
 800d95c:	d002      	beq.n	800d964 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 800d95e:	6878      	ldr	r0, [r7, #4]
 800d960:	f001 f9f0 	bl	800ed44 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800d964:	687b      	ldr	r3, [r7, #4]
 800d966:	681b      	ldr	r3, [r3, #0]
 800d968:	685a      	ldr	r2, [r3, #4]
 800d96a:	687b      	ldr	r3, [r7, #4]
 800d96c:	681b      	ldr	r3, [r3, #0]
 800d96e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800d972:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800d974:	687b      	ldr	r3, [r7, #4]
 800d976:	681b      	ldr	r3, [r3, #0]
 800d978:	689a      	ldr	r2, [r3, #8]
 800d97a:	687b      	ldr	r3, [r7, #4]
 800d97c:	681b      	ldr	r3, [r3, #0]
 800d97e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800d982:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800d984:	687b      	ldr	r3, [r7, #4]
 800d986:	681b      	ldr	r3, [r3, #0]
 800d988:	681a      	ldr	r2, [r3, #0]
 800d98a:	687b      	ldr	r3, [r7, #4]
 800d98c:	681b      	ldr	r3, [r3, #0]
 800d98e:	f042 0201 	orr.w	r2, r2, #1
 800d992:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800d994:	6878      	ldr	r0, [r7, #4]
 800d996:	f001 fa77 	bl	800ee88 <UART_CheckIdleState>
 800d99a:	4603      	mov	r3, r0
}
 800d99c:	4618      	mov	r0, r3
 800d99e:	3708      	adds	r7, #8
 800d9a0:	46bd      	mov	sp, r7
 800d9a2:	bd80      	pop	{r7, pc}

0800d9a4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800d9a4:	b580      	push	{r7, lr}
 800d9a6:	b08a      	sub	sp, #40	; 0x28
 800d9a8:	af02      	add	r7, sp, #8
 800d9aa:	60f8      	str	r0, [r7, #12]
 800d9ac:	60b9      	str	r1, [r7, #8]
 800d9ae:	603b      	str	r3, [r7, #0]
 800d9b0:	4613      	mov	r3, r2
 800d9b2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800d9b4:	68fb      	ldr	r3, [r7, #12]
 800d9b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d9ba:	2b20      	cmp	r3, #32
 800d9bc:	d17b      	bne.n	800dab6 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800d9be:	68bb      	ldr	r3, [r7, #8]
 800d9c0:	2b00      	cmp	r3, #0
 800d9c2:	d002      	beq.n	800d9ca <HAL_UART_Transmit+0x26>
 800d9c4:	88fb      	ldrh	r3, [r7, #6]
 800d9c6:	2b00      	cmp	r3, #0
 800d9c8:	d101      	bne.n	800d9ce <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800d9ca:	2301      	movs	r3, #1
 800d9cc:	e074      	b.n	800dab8 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d9ce:	68fb      	ldr	r3, [r7, #12]
 800d9d0:	2200      	movs	r2, #0
 800d9d2:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800d9d6:	68fb      	ldr	r3, [r7, #12]
 800d9d8:	2221      	movs	r2, #33	; 0x21
 800d9da:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800d9de:	f7f6 f839 	bl	8003a54 <HAL_GetTick>
 800d9e2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800d9e4:	68fb      	ldr	r3, [r7, #12]
 800d9e6:	88fa      	ldrh	r2, [r7, #6]
 800d9e8:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 800d9ec:	68fb      	ldr	r3, [r7, #12]
 800d9ee:	88fa      	ldrh	r2, [r7, #6]
 800d9f0:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800d9f4:	68fb      	ldr	r3, [r7, #12]
 800d9f6:	689b      	ldr	r3, [r3, #8]
 800d9f8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800d9fc:	d108      	bne.n	800da10 <HAL_UART_Transmit+0x6c>
 800d9fe:	68fb      	ldr	r3, [r7, #12]
 800da00:	691b      	ldr	r3, [r3, #16]
 800da02:	2b00      	cmp	r3, #0
 800da04:	d104      	bne.n	800da10 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800da06:	2300      	movs	r3, #0
 800da08:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800da0a:	68bb      	ldr	r3, [r7, #8]
 800da0c:	61bb      	str	r3, [r7, #24]
 800da0e:	e003      	b.n	800da18 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800da10:	68bb      	ldr	r3, [r7, #8]
 800da12:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800da14:	2300      	movs	r3, #0
 800da16:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800da18:	e030      	b.n	800da7c <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800da1a:	683b      	ldr	r3, [r7, #0]
 800da1c:	9300      	str	r3, [sp, #0]
 800da1e:	697b      	ldr	r3, [r7, #20]
 800da20:	2200      	movs	r2, #0
 800da22:	2180      	movs	r1, #128	; 0x80
 800da24:	68f8      	ldr	r0, [r7, #12]
 800da26:	f001 fad9 	bl	800efdc <UART_WaitOnFlagUntilTimeout>
 800da2a:	4603      	mov	r3, r0
 800da2c:	2b00      	cmp	r3, #0
 800da2e:	d005      	beq.n	800da3c <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800da30:	68fb      	ldr	r3, [r7, #12]
 800da32:	2220      	movs	r2, #32
 800da34:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        return HAL_TIMEOUT;
 800da38:	2303      	movs	r3, #3
 800da3a:	e03d      	b.n	800dab8 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800da3c:	69fb      	ldr	r3, [r7, #28]
 800da3e:	2b00      	cmp	r3, #0
 800da40:	d10b      	bne.n	800da5a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800da42:	69bb      	ldr	r3, [r7, #24]
 800da44:	881b      	ldrh	r3, [r3, #0]
 800da46:	461a      	mov	r2, r3
 800da48:	68fb      	ldr	r3, [r7, #12]
 800da4a:	681b      	ldr	r3, [r3, #0]
 800da4c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800da50:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800da52:	69bb      	ldr	r3, [r7, #24]
 800da54:	3302      	adds	r3, #2
 800da56:	61bb      	str	r3, [r7, #24]
 800da58:	e007      	b.n	800da6a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800da5a:	69fb      	ldr	r3, [r7, #28]
 800da5c:	781a      	ldrb	r2, [r3, #0]
 800da5e:	68fb      	ldr	r3, [r7, #12]
 800da60:	681b      	ldr	r3, [r3, #0]
 800da62:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800da64:	69fb      	ldr	r3, [r7, #28]
 800da66:	3301      	adds	r3, #1
 800da68:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800da6a:	68fb      	ldr	r3, [r7, #12]
 800da6c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800da70:	b29b      	uxth	r3, r3
 800da72:	3b01      	subs	r3, #1
 800da74:	b29a      	uxth	r2, r3
 800da76:	68fb      	ldr	r3, [r7, #12]
 800da78:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 800da7c:	68fb      	ldr	r3, [r7, #12]
 800da7e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800da82:	b29b      	uxth	r3, r3
 800da84:	2b00      	cmp	r3, #0
 800da86:	d1c8      	bne.n	800da1a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800da88:	683b      	ldr	r3, [r7, #0]
 800da8a:	9300      	str	r3, [sp, #0]
 800da8c:	697b      	ldr	r3, [r7, #20]
 800da8e:	2200      	movs	r2, #0
 800da90:	2140      	movs	r1, #64	; 0x40
 800da92:	68f8      	ldr	r0, [r7, #12]
 800da94:	f001 faa2 	bl	800efdc <UART_WaitOnFlagUntilTimeout>
 800da98:	4603      	mov	r3, r0
 800da9a:	2b00      	cmp	r3, #0
 800da9c:	d005      	beq.n	800daaa <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800da9e:	68fb      	ldr	r3, [r7, #12]
 800daa0:	2220      	movs	r2, #32
 800daa2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      return HAL_TIMEOUT;
 800daa6:	2303      	movs	r3, #3
 800daa8:	e006      	b.n	800dab8 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800daaa:	68fb      	ldr	r3, [r7, #12]
 800daac:	2220      	movs	r2, #32
 800daae:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    return HAL_OK;
 800dab2:	2300      	movs	r3, #0
 800dab4:	e000      	b.n	800dab8 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800dab6:	2302      	movs	r3, #2
  }
}
 800dab8:	4618      	mov	r0, r3
 800daba:	3720      	adds	r7, #32
 800dabc:	46bd      	mov	sp, r7
 800dabe:	bd80      	pop	{r7, pc}

0800dac0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800dac0:	b580      	push	{r7, lr}
 800dac2:	b0ba      	sub	sp, #232	; 0xe8
 800dac4:	af00      	add	r7, sp, #0
 800dac6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800dac8:	687b      	ldr	r3, [r7, #4]
 800daca:	681b      	ldr	r3, [r3, #0]
 800dacc:	69db      	ldr	r3, [r3, #28]
 800dace:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800dad2:	687b      	ldr	r3, [r7, #4]
 800dad4:	681b      	ldr	r3, [r3, #0]
 800dad6:	681b      	ldr	r3, [r3, #0]
 800dad8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800dadc:	687b      	ldr	r3, [r7, #4]
 800dade:	681b      	ldr	r3, [r3, #0]
 800dae0:	689b      	ldr	r3, [r3, #8]
 800dae2:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800dae6:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 800daea:	f640 030f 	movw	r3, #2063	; 0x80f
 800daee:	4013      	ands	r3, r2
 800daf0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 800daf4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800daf8:	2b00      	cmp	r3, #0
 800dafa:	d11b      	bne.n	800db34 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800dafc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800db00:	f003 0320 	and.w	r3, r3, #32
 800db04:	2b00      	cmp	r3, #0
 800db06:	d015      	beq.n	800db34 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800db08:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800db0c:	f003 0320 	and.w	r3, r3, #32
 800db10:	2b00      	cmp	r3, #0
 800db12:	d105      	bne.n	800db20 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800db14:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800db18:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800db1c:	2b00      	cmp	r3, #0
 800db1e:	d009      	beq.n	800db34 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800db20:	687b      	ldr	r3, [r7, #4]
 800db22:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800db24:	2b00      	cmp	r3, #0
 800db26:	f000 8377 	beq.w	800e218 <HAL_UART_IRQHandler+0x758>
      {
        huart->RxISR(huart);
 800db2a:	687b      	ldr	r3, [r7, #4]
 800db2c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800db2e:	6878      	ldr	r0, [r7, #4]
 800db30:	4798      	blx	r3
      }
      return;
 800db32:	e371      	b.n	800e218 <HAL_UART_IRQHandler+0x758>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800db34:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800db38:	2b00      	cmp	r3, #0
 800db3a:	f000 8123 	beq.w	800dd84 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800db3e:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 800db42:	4b8d      	ldr	r3, [pc, #564]	; (800dd78 <HAL_UART_IRQHandler+0x2b8>)
 800db44:	4013      	ands	r3, r2
 800db46:	2b00      	cmp	r3, #0
 800db48:	d106      	bne.n	800db58 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800db4a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 800db4e:	4b8b      	ldr	r3, [pc, #556]	; (800dd7c <HAL_UART_IRQHandler+0x2bc>)
 800db50:	4013      	ands	r3, r2
 800db52:	2b00      	cmp	r3, #0
 800db54:	f000 8116 	beq.w	800dd84 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800db58:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800db5c:	f003 0301 	and.w	r3, r3, #1
 800db60:	2b00      	cmp	r3, #0
 800db62:	d011      	beq.n	800db88 <HAL_UART_IRQHandler+0xc8>
 800db64:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800db68:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800db6c:	2b00      	cmp	r3, #0
 800db6e:	d00b      	beq.n	800db88 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800db70:	687b      	ldr	r3, [r7, #4]
 800db72:	681b      	ldr	r3, [r3, #0]
 800db74:	2201      	movs	r2, #1
 800db76:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800db78:	687b      	ldr	r3, [r7, #4]
 800db7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800db7e:	f043 0201 	orr.w	r2, r3, #1
 800db82:	687b      	ldr	r3, [r7, #4]
 800db84:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800db88:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800db8c:	f003 0302 	and.w	r3, r3, #2
 800db90:	2b00      	cmp	r3, #0
 800db92:	d011      	beq.n	800dbb8 <HAL_UART_IRQHandler+0xf8>
 800db94:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800db98:	f003 0301 	and.w	r3, r3, #1
 800db9c:	2b00      	cmp	r3, #0
 800db9e:	d00b      	beq.n	800dbb8 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800dba0:	687b      	ldr	r3, [r7, #4]
 800dba2:	681b      	ldr	r3, [r3, #0]
 800dba4:	2202      	movs	r2, #2
 800dba6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800dba8:	687b      	ldr	r3, [r7, #4]
 800dbaa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800dbae:	f043 0204 	orr.w	r2, r3, #4
 800dbb2:	687b      	ldr	r3, [r7, #4]
 800dbb4:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800dbb8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800dbbc:	f003 0304 	and.w	r3, r3, #4
 800dbc0:	2b00      	cmp	r3, #0
 800dbc2:	d011      	beq.n	800dbe8 <HAL_UART_IRQHandler+0x128>
 800dbc4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800dbc8:	f003 0301 	and.w	r3, r3, #1
 800dbcc:	2b00      	cmp	r3, #0
 800dbce:	d00b      	beq.n	800dbe8 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800dbd0:	687b      	ldr	r3, [r7, #4]
 800dbd2:	681b      	ldr	r3, [r3, #0]
 800dbd4:	2204      	movs	r2, #4
 800dbd6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800dbd8:	687b      	ldr	r3, [r7, #4]
 800dbda:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800dbde:	f043 0202 	orr.w	r2, r3, #2
 800dbe2:	687b      	ldr	r3, [r7, #4]
 800dbe4:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800dbe8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800dbec:	f003 0308 	and.w	r3, r3, #8
 800dbf0:	2b00      	cmp	r3, #0
 800dbf2:	d017      	beq.n	800dc24 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800dbf4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800dbf8:	f003 0320 	and.w	r3, r3, #32
 800dbfc:	2b00      	cmp	r3, #0
 800dbfe:	d105      	bne.n	800dc0c <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800dc00:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 800dc04:	4b5c      	ldr	r3, [pc, #368]	; (800dd78 <HAL_UART_IRQHandler+0x2b8>)
 800dc06:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800dc08:	2b00      	cmp	r3, #0
 800dc0a:	d00b      	beq.n	800dc24 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800dc0c:	687b      	ldr	r3, [r7, #4]
 800dc0e:	681b      	ldr	r3, [r3, #0]
 800dc10:	2208      	movs	r2, #8
 800dc12:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800dc14:	687b      	ldr	r3, [r7, #4]
 800dc16:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800dc1a:	f043 0208 	orr.w	r2, r3, #8
 800dc1e:	687b      	ldr	r3, [r7, #4]
 800dc20:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800dc24:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800dc28:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800dc2c:	2b00      	cmp	r3, #0
 800dc2e:	d012      	beq.n	800dc56 <HAL_UART_IRQHandler+0x196>
 800dc30:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800dc34:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800dc38:	2b00      	cmp	r3, #0
 800dc3a:	d00c      	beq.n	800dc56 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800dc3c:	687b      	ldr	r3, [r7, #4]
 800dc3e:	681b      	ldr	r3, [r3, #0]
 800dc40:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800dc44:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800dc46:	687b      	ldr	r3, [r7, #4]
 800dc48:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800dc4c:	f043 0220 	orr.w	r2, r3, #32
 800dc50:	687b      	ldr	r3, [r7, #4]
 800dc52:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800dc56:	687b      	ldr	r3, [r7, #4]
 800dc58:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800dc5c:	2b00      	cmp	r3, #0
 800dc5e:	f000 82dd 	beq.w	800e21c <HAL_UART_IRQHandler+0x75c>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800dc62:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800dc66:	f003 0320 	and.w	r3, r3, #32
 800dc6a:	2b00      	cmp	r3, #0
 800dc6c:	d013      	beq.n	800dc96 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800dc6e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800dc72:	f003 0320 	and.w	r3, r3, #32
 800dc76:	2b00      	cmp	r3, #0
 800dc78:	d105      	bne.n	800dc86 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800dc7a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800dc7e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800dc82:	2b00      	cmp	r3, #0
 800dc84:	d007      	beq.n	800dc96 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800dc86:	687b      	ldr	r3, [r7, #4]
 800dc88:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800dc8a:	2b00      	cmp	r3, #0
 800dc8c:	d003      	beq.n	800dc96 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800dc8e:	687b      	ldr	r3, [r7, #4]
 800dc90:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800dc92:	6878      	ldr	r0, [r7, #4]
 800dc94:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800dc96:	687b      	ldr	r3, [r7, #4]
 800dc98:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800dc9c:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800dca0:	687b      	ldr	r3, [r7, #4]
 800dca2:	681b      	ldr	r3, [r3, #0]
 800dca4:	689b      	ldr	r3, [r3, #8]
 800dca6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800dcaa:	2b40      	cmp	r3, #64	; 0x40
 800dcac:	d005      	beq.n	800dcba <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800dcae:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800dcb2:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800dcb6:	2b00      	cmp	r3, #0
 800dcb8:	d054      	beq.n	800dd64 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800dcba:	6878      	ldr	r0, [r7, #4]
 800dcbc:	f001 f9f6 	bl	800f0ac <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800dcc0:	687b      	ldr	r3, [r7, #4]
 800dcc2:	681b      	ldr	r3, [r3, #0]
 800dcc4:	689b      	ldr	r3, [r3, #8]
 800dcc6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800dcca:	2b40      	cmp	r3, #64	; 0x40
 800dccc:	d146      	bne.n	800dd5c <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800dcce:	687b      	ldr	r3, [r7, #4]
 800dcd0:	681b      	ldr	r3, [r3, #0]
 800dcd2:	3308      	adds	r3, #8
 800dcd4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dcd8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800dcdc:	e853 3f00 	ldrex	r3, [r3]
 800dce0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800dce4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800dce8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800dcec:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800dcf0:	687b      	ldr	r3, [r7, #4]
 800dcf2:	681b      	ldr	r3, [r3, #0]
 800dcf4:	3308      	adds	r3, #8
 800dcf6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800dcfa:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800dcfe:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dd02:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800dd06:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800dd0a:	e841 2300 	strex	r3, r2, [r1]
 800dd0e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800dd12:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800dd16:	2b00      	cmp	r3, #0
 800dd18:	d1d9      	bne.n	800dcce <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800dd1a:	687b      	ldr	r3, [r7, #4]
 800dd1c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800dd20:	2b00      	cmp	r3, #0
 800dd22:	d017      	beq.n	800dd54 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800dd24:	687b      	ldr	r3, [r7, #4]
 800dd26:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800dd2a:	4a15      	ldr	r2, [pc, #84]	; (800dd80 <HAL_UART_IRQHandler+0x2c0>)
 800dd2c:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800dd2e:	687b      	ldr	r3, [r7, #4]
 800dd30:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800dd34:	4618      	mov	r0, r3
 800dd36:	f7f8 f95d 	bl	8005ff4 <HAL_DMA_Abort_IT>
 800dd3a:	4603      	mov	r3, r0
 800dd3c:	2b00      	cmp	r3, #0
 800dd3e:	d019      	beq.n	800dd74 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800dd40:	687b      	ldr	r3, [r7, #4]
 800dd42:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800dd46:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800dd48:	687a      	ldr	r2, [r7, #4]
 800dd4a:	f8d2 2080 	ldr.w	r2, [r2, #128]	; 0x80
 800dd4e:	4610      	mov	r0, r2
 800dd50:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800dd52:	e00f      	b.n	800dd74 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800dd54:	6878      	ldr	r0, [r7, #4]
 800dd56:	f000 fa77 	bl	800e248 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800dd5a:	e00b      	b.n	800dd74 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800dd5c:	6878      	ldr	r0, [r7, #4]
 800dd5e:	f000 fa73 	bl	800e248 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800dd62:	e007      	b.n	800dd74 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800dd64:	6878      	ldr	r0, [r7, #4]
 800dd66:	f000 fa6f 	bl	800e248 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800dd6a:	687b      	ldr	r3, [r7, #4]
 800dd6c:	2200      	movs	r2, #0
 800dd6e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
      }
    }
    return;
 800dd72:	e253      	b.n	800e21c <HAL_UART_IRQHandler+0x75c>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800dd74:	bf00      	nop
    return;
 800dd76:	e251      	b.n	800e21c <HAL_UART_IRQHandler+0x75c>
 800dd78:	10000001 	.word	0x10000001
 800dd7c:	04000120 	.word	0x04000120
 800dd80:	0800f179 	.word	0x0800f179

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800dd84:	687b      	ldr	r3, [r7, #4]
 800dd86:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800dd88:	2b01      	cmp	r3, #1
 800dd8a:	f040 81e7 	bne.w	800e15c <HAL_UART_IRQHandler+0x69c>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800dd8e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800dd92:	f003 0310 	and.w	r3, r3, #16
 800dd96:	2b00      	cmp	r3, #0
 800dd98:	f000 81e0 	beq.w	800e15c <HAL_UART_IRQHandler+0x69c>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800dd9c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800dda0:	f003 0310 	and.w	r3, r3, #16
 800dda4:	2b00      	cmp	r3, #0
 800dda6:	f000 81d9 	beq.w	800e15c <HAL_UART_IRQHandler+0x69c>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800ddaa:	687b      	ldr	r3, [r7, #4]
 800ddac:	681b      	ldr	r3, [r3, #0]
 800ddae:	2210      	movs	r2, #16
 800ddb0:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ddb2:	687b      	ldr	r3, [r7, #4]
 800ddb4:	681b      	ldr	r3, [r3, #0]
 800ddb6:	689b      	ldr	r3, [r3, #8]
 800ddb8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ddbc:	2b40      	cmp	r3, #64	; 0x40
 800ddbe:	f040 8151 	bne.w	800e064 <HAL_UART_IRQHandler+0x5a4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800ddc2:	687b      	ldr	r3, [r7, #4]
 800ddc4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800ddc8:	681b      	ldr	r3, [r3, #0]
 800ddca:	4a96      	ldr	r2, [pc, #600]	; (800e024 <HAL_UART_IRQHandler+0x564>)
 800ddcc:	4293      	cmp	r3, r2
 800ddce:	d068      	beq.n	800dea2 <HAL_UART_IRQHandler+0x3e2>
 800ddd0:	687b      	ldr	r3, [r7, #4]
 800ddd2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800ddd6:	681b      	ldr	r3, [r3, #0]
 800ddd8:	4a93      	ldr	r2, [pc, #588]	; (800e028 <HAL_UART_IRQHandler+0x568>)
 800ddda:	4293      	cmp	r3, r2
 800dddc:	d061      	beq.n	800dea2 <HAL_UART_IRQHandler+0x3e2>
 800ddde:	687b      	ldr	r3, [r7, #4]
 800dde0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800dde4:	681b      	ldr	r3, [r3, #0]
 800dde6:	4a91      	ldr	r2, [pc, #580]	; (800e02c <HAL_UART_IRQHandler+0x56c>)
 800dde8:	4293      	cmp	r3, r2
 800ddea:	d05a      	beq.n	800dea2 <HAL_UART_IRQHandler+0x3e2>
 800ddec:	687b      	ldr	r3, [r7, #4]
 800ddee:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800ddf2:	681b      	ldr	r3, [r3, #0]
 800ddf4:	4a8e      	ldr	r2, [pc, #568]	; (800e030 <HAL_UART_IRQHandler+0x570>)
 800ddf6:	4293      	cmp	r3, r2
 800ddf8:	d053      	beq.n	800dea2 <HAL_UART_IRQHandler+0x3e2>
 800ddfa:	687b      	ldr	r3, [r7, #4]
 800ddfc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800de00:	681b      	ldr	r3, [r3, #0]
 800de02:	4a8c      	ldr	r2, [pc, #560]	; (800e034 <HAL_UART_IRQHandler+0x574>)
 800de04:	4293      	cmp	r3, r2
 800de06:	d04c      	beq.n	800dea2 <HAL_UART_IRQHandler+0x3e2>
 800de08:	687b      	ldr	r3, [r7, #4]
 800de0a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800de0e:	681b      	ldr	r3, [r3, #0]
 800de10:	4a89      	ldr	r2, [pc, #548]	; (800e038 <HAL_UART_IRQHandler+0x578>)
 800de12:	4293      	cmp	r3, r2
 800de14:	d045      	beq.n	800dea2 <HAL_UART_IRQHandler+0x3e2>
 800de16:	687b      	ldr	r3, [r7, #4]
 800de18:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800de1c:	681b      	ldr	r3, [r3, #0]
 800de1e:	4a87      	ldr	r2, [pc, #540]	; (800e03c <HAL_UART_IRQHandler+0x57c>)
 800de20:	4293      	cmp	r3, r2
 800de22:	d03e      	beq.n	800dea2 <HAL_UART_IRQHandler+0x3e2>
 800de24:	687b      	ldr	r3, [r7, #4]
 800de26:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800de2a:	681b      	ldr	r3, [r3, #0]
 800de2c:	4a84      	ldr	r2, [pc, #528]	; (800e040 <HAL_UART_IRQHandler+0x580>)
 800de2e:	4293      	cmp	r3, r2
 800de30:	d037      	beq.n	800dea2 <HAL_UART_IRQHandler+0x3e2>
 800de32:	687b      	ldr	r3, [r7, #4]
 800de34:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800de38:	681b      	ldr	r3, [r3, #0]
 800de3a:	4a82      	ldr	r2, [pc, #520]	; (800e044 <HAL_UART_IRQHandler+0x584>)
 800de3c:	4293      	cmp	r3, r2
 800de3e:	d030      	beq.n	800dea2 <HAL_UART_IRQHandler+0x3e2>
 800de40:	687b      	ldr	r3, [r7, #4]
 800de42:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800de46:	681b      	ldr	r3, [r3, #0]
 800de48:	4a7f      	ldr	r2, [pc, #508]	; (800e048 <HAL_UART_IRQHandler+0x588>)
 800de4a:	4293      	cmp	r3, r2
 800de4c:	d029      	beq.n	800dea2 <HAL_UART_IRQHandler+0x3e2>
 800de4e:	687b      	ldr	r3, [r7, #4]
 800de50:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800de54:	681b      	ldr	r3, [r3, #0]
 800de56:	4a7d      	ldr	r2, [pc, #500]	; (800e04c <HAL_UART_IRQHandler+0x58c>)
 800de58:	4293      	cmp	r3, r2
 800de5a:	d022      	beq.n	800dea2 <HAL_UART_IRQHandler+0x3e2>
 800de5c:	687b      	ldr	r3, [r7, #4]
 800de5e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800de62:	681b      	ldr	r3, [r3, #0]
 800de64:	4a7a      	ldr	r2, [pc, #488]	; (800e050 <HAL_UART_IRQHandler+0x590>)
 800de66:	4293      	cmp	r3, r2
 800de68:	d01b      	beq.n	800dea2 <HAL_UART_IRQHandler+0x3e2>
 800de6a:	687b      	ldr	r3, [r7, #4]
 800de6c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800de70:	681b      	ldr	r3, [r3, #0]
 800de72:	4a78      	ldr	r2, [pc, #480]	; (800e054 <HAL_UART_IRQHandler+0x594>)
 800de74:	4293      	cmp	r3, r2
 800de76:	d014      	beq.n	800dea2 <HAL_UART_IRQHandler+0x3e2>
 800de78:	687b      	ldr	r3, [r7, #4]
 800de7a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800de7e:	681b      	ldr	r3, [r3, #0]
 800de80:	4a75      	ldr	r2, [pc, #468]	; (800e058 <HAL_UART_IRQHandler+0x598>)
 800de82:	4293      	cmp	r3, r2
 800de84:	d00d      	beq.n	800dea2 <HAL_UART_IRQHandler+0x3e2>
 800de86:	687b      	ldr	r3, [r7, #4]
 800de88:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800de8c:	681b      	ldr	r3, [r3, #0]
 800de8e:	4a73      	ldr	r2, [pc, #460]	; (800e05c <HAL_UART_IRQHandler+0x59c>)
 800de90:	4293      	cmp	r3, r2
 800de92:	d006      	beq.n	800dea2 <HAL_UART_IRQHandler+0x3e2>
 800de94:	687b      	ldr	r3, [r7, #4]
 800de96:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800de9a:	681b      	ldr	r3, [r3, #0]
 800de9c:	4a70      	ldr	r2, [pc, #448]	; (800e060 <HAL_UART_IRQHandler+0x5a0>)
 800de9e:	4293      	cmp	r3, r2
 800dea0:	d106      	bne.n	800deb0 <HAL_UART_IRQHandler+0x3f0>
 800dea2:	687b      	ldr	r3, [r7, #4]
 800dea4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800dea8:	681b      	ldr	r3, [r3, #0]
 800deaa:	685b      	ldr	r3, [r3, #4]
 800deac:	b29b      	uxth	r3, r3
 800deae:	e005      	b.n	800debc <HAL_UART_IRQHandler+0x3fc>
 800deb0:	687b      	ldr	r3, [r7, #4]
 800deb2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800deb6:	681b      	ldr	r3, [r3, #0]
 800deb8:	685b      	ldr	r3, [r3, #4]
 800deba:	b29b      	uxth	r3, r3
 800debc:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800dec0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800dec4:	2b00      	cmp	r3, #0
 800dec6:	f000 81ab 	beq.w	800e220 <HAL_UART_IRQHandler+0x760>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800deca:	687b      	ldr	r3, [r7, #4]
 800decc:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800ded0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800ded4:	429a      	cmp	r2, r3
 800ded6:	f080 81a3 	bcs.w	800e220 <HAL_UART_IRQHandler+0x760>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800deda:	687b      	ldr	r3, [r7, #4]
 800dedc:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800dee0:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800dee4:	687b      	ldr	r3, [r7, #4]
 800dee6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800deea:	69db      	ldr	r3, [r3, #28]
 800deec:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800def0:	f000 8087 	beq.w	800e002 <HAL_UART_IRQHandler+0x542>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800def4:	687b      	ldr	r3, [r7, #4]
 800def6:	681b      	ldr	r3, [r3, #0]
 800def8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800defc:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800df00:	e853 3f00 	ldrex	r3, [r3]
 800df04:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800df08:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800df0c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800df10:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800df14:	687b      	ldr	r3, [r7, #4]
 800df16:	681b      	ldr	r3, [r3, #0]
 800df18:	461a      	mov	r2, r3
 800df1a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800df1e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800df22:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800df26:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800df2a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800df2e:	e841 2300 	strex	r3, r2, [r1]
 800df32:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800df36:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800df3a:	2b00      	cmp	r3, #0
 800df3c:	d1da      	bne.n	800def4 <HAL_UART_IRQHandler+0x434>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800df3e:	687b      	ldr	r3, [r7, #4]
 800df40:	681b      	ldr	r3, [r3, #0]
 800df42:	3308      	adds	r3, #8
 800df44:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800df46:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800df48:	e853 3f00 	ldrex	r3, [r3]
 800df4c:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800df4e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800df50:	f023 0301 	bic.w	r3, r3, #1
 800df54:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800df58:	687b      	ldr	r3, [r7, #4]
 800df5a:	681b      	ldr	r3, [r3, #0]
 800df5c:	3308      	adds	r3, #8
 800df5e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800df62:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800df66:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800df68:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800df6a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800df6e:	e841 2300 	strex	r3, r2, [r1]
 800df72:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800df74:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800df76:	2b00      	cmp	r3, #0
 800df78:	d1e1      	bne.n	800df3e <HAL_UART_IRQHandler+0x47e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800df7a:	687b      	ldr	r3, [r7, #4]
 800df7c:	681b      	ldr	r3, [r3, #0]
 800df7e:	3308      	adds	r3, #8
 800df80:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800df82:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800df84:	e853 3f00 	ldrex	r3, [r3]
 800df88:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800df8a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800df8c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800df90:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800df94:	687b      	ldr	r3, [r7, #4]
 800df96:	681b      	ldr	r3, [r3, #0]
 800df98:	3308      	adds	r3, #8
 800df9a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800df9e:	66fa      	str	r2, [r7, #108]	; 0x6c
 800dfa0:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dfa2:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800dfa4:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800dfa6:	e841 2300 	strex	r3, r2, [r1]
 800dfaa:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800dfac:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800dfae:	2b00      	cmp	r3, #0
 800dfb0:	d1e3      	bne.n	800df7a <HAL_UART_IRQHandler+0x4ba>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800dfb2:	687b      	ldr	r3, [r7, #4]
 800dfb4:	2220      	movs	r2, #32
 800dfb6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800dfba:	687b      	ldr	r3, [r7, #4]
 800dfbc:	2200      	movs	r2, #0
 800dfbe:	66da      	str	r2, [r3, #108]	; 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800dfc0:	687b      	ldr	r3, [r7, #4]
 800dfc2:	681b      	ldr	r3, [r3, #0]
 800dfc4:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dfc6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800dfc8:	e853 3f00 	ldrex	r3, [r3]
 800dfcc:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800dfce:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800dfd0:	f023 0310 	bic.w	r3, r3, #16
 800dfd4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800dfd8:	687b      	ldr	r3, [r7, #4]
 800dfda:	681b      	ldr	r3, [r3, #0]
 800dfdc:	461a      	mov	r2, r3
 800dfde:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800dfe2:	65bb      	str	r3, [r7, #88]	; 0x58
 800dfe4:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dfe6:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800dfe8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800dfea:	e841 2300 	strex	r3, r2, [r1]
 800dfee:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800dff0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800dff2:	2b00      	cmp	r3, #0
 800dff4:	d1e4      	bne.n	800dfc0 <HAL_UART_IRQHandler+0x500>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800dff6:	687b      	ldr	r3, [r7, #4]
 800dff8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800dffc:	4618      	mov	r0, r3
 800dffe:	f7f7 fcdb 	bl	80059b8 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800e002:	687b      	ldr	r3, [r7, #4]
 800e004:	2202      	movs	r2, #2
 800e006:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800e008:	687b      	ldr	r3, [r7, #4]
 800e00a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800e00e:	687b      	ldr	r3, [r7, #4]
 800e010:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800e014:	b29b      	uxth	r3, r3
 800e016:	1ad3      	subs	r3, r2, r3
 800e018:	b29b      	uxth	r3, r3
 800e01a:	4619      	mov	r1, r3
 800e01c:	6878      	ldr	r0, [r7, #4]
 800e01e:	f000 f91d 	bl	800e25c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800e022:	e0fd      	b.n	800e220 <HAL_UART_IRQHandler+0x760>
 800e024:	40020010 	.word	0x40020010
 800e028:	40020028 	.word	0x40020028
 800e02c:	40020040 	.word	0x40020040
 800e030:	40020058 	.word	0x40020058
 800e034:	40020070 	.word	0x40020070
 800e038:	40020088 	.word	0x40020088
 800e03c:	400200a0 	.word	0x400200a0
 800e040:	400200b8 	.word	0x400200b8
 800e044:	40020410 	.word	0x40020410
 800e048:	40020428 	.word	0x40020428
 800e04c:	40020440 	.word	0x40020440
 800e050:	40020458 	.word	0x40020458
 800e054:	40020470 	.word	0x40020470
 800e058:	40020488 	.word	0x40020488
 800e05c:	400204a0 	.word	0x400204a0
 800e060:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800e064:	687b      	ldr	r3, [r7, #4]
 800e066:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800e06a:	687b      	ldr	r3, [r7, #4]
 800e06c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800e070:	b29b      	uxth	r3, r3
 800e072:	1ad3      	subs	r3, r2, r3
 800e074:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800e078:	687b      	ldr	r3, [r7, #4]
 800e07a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800e07e:	b29b      	uxth	r3, r3
 800e080:	2b00      	cmp	r3, #0
 800e082:	f000 80cf 	beq.w	800e224 <HAL_UART_IRQHandler+0x764>
          && (nb_rx_data > 0U))
 800e086:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800e08a:	2b00      	cmp	r3, #0
 800e08c:	f000 80ca 	beq.w	800e224 <HAL_UART_IRQHandler+0x764>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800e090:	687b      	ldr	r3, [r7, #4]
 800e092:	681b      	ldr	r3, [r3, #0]
 800e094:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e096:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e098:	e853 3f00 	ldrex	r3, [r3]
 800e09c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800e09e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e0a0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800e0a4:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800e0a8:	687b      	ldr	r3, [r7, #4]
 800e0aa:	681b      	ldr	r3, [r3, #0]
 800e0ac:	461a      	mov	r2, r3
 800e0ae:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800e0b2:	647b      	str	r3, [r7, #68]	; 0x44
 800e0b4:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e0b6:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800e0b8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800e0ba:	e841 2300 	strex	r3, r2, [r1]
 800e0be:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800e0c0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e0c2:	2b00      	cmp	r3, #0
 800e0c4:	d1e4      	bne.n	800e090 <HAL_UART_IRQHandler+0x5d0>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800e0c6:	687b      	ldr	r3, [r7, #4]
 800e0c8:	681b      	ldr	r3, [r3, #0]
 800e0ca:	3308      	adds	r3, #8
 800e0cc:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e0ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e0d0:	e853 3f00 	ldrex	r3, [r3]
 800e0d4:	623b      	str	r3, [r7, #32]
   return(result);
 800e0d6:	6a3a      	ldr	r2, [r7, #32]
 800e0d8:	4b55      	ldr	r3, [pc, #340]	; (800e230 <HAL_UART_IRQHandler+0x770>)
 800e0da:	4013      	ands	r3, r2
 800e0dc:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800e0e0:	687b      	ldr	r3, [r7, #4]
 800e0e2:	681b      	ldr	r3, [r3, #0]
 800e0e4:	3308      	adds	r3, #8
 800e0e6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800e0ea:	633a      	str	r2, [r7, #48]	; 0x30
 800e0ec:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e0ee:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800e0f0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e0f2:	e841 2300 	strex	r3, r2, [r1]
 800e0f6:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800e0f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e0fa:	2b00      	cmp	r3, #0
 800e0fc:	d1e3      	bne.n	800e0c6 <HAL_UART_IRQHandler+0x606>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800e0fe:	687b      	ldr	r3, [r7, #4]
 800e100:	2220      	movs	r2, #32
 800e102:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e106:	687b      	ldr	r3, [r7, #4]
 800e108:	2200      	movs	r2, #0
 800e10a:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800e10c:	687b      	ldr	r3, [r7, #4]
 800e10e:	2200      	movs	r2, #0
 800e110:	675a      	str	r2, [r3, #116]	; 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e112:	687b      	ldr	r3, [r7, #4]
 800e114:	681b      	ldr	r3, [r3, #0]
 800e116:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e118:	693b      	ldr	r3, [r7, #16]
 800e11a:	e853 3f00 	ldrex	r3, [r3]
 800e11e:	60fb      	str	r3, [r7, #12]
   return(result);
 800e120:	68fb      	ldr	r3, [r7, #12]
 800e122:	f023 0310 	bic.w	r3, r3, #16
 800e126:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800e12a:	687b      	ldr	r3, [r7, #4]
 800e12c:	681b      	ldr	r3, [r3, #0]
 800e12e:	461a      	mov	r2, r3
 800e130:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800e134:	61fb      	str	r3, [r7, #28]
 800e136:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e138:	69b9      	ldr	r1, [r7, #24]
 800e13a:	69fa      	ldr	r2, [r7, #28]
 800e13c:	e841 2300 	strex	r3, r2, [r1]
 800e140:	617b      	str	r3, [r7, #20]
   return(result);
 800e142:	697b      	ldr	r3, [r7, #20]
 800e144:	2b00      	cmp	r3, #0
 800e146:	d1e4      	bne.n	800e112 <HAL_UART_IRQHandler+0x652>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800e148:	687b      	ldr	r3, [r7, #4]
 800e14a:	2202      	movs	r2, #2
 800e14c:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800e14e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800e152:	4619      	mov	r1, r3
 800e154:	6878      	ldr	r0, [r7, #4]
 800e156:	f000 f881 	bl	800e25c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800e15a:	e063      	b.n	800e224 <HAL_UART_IRQHandler+0x764>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800e15c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e160:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800e164:	2b00      	cmp	r3, #0
 800e166:	d00e      	beq.n	800e186 <HAL_UART_IRQHandler+0x6c6>
 800e168:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800e16c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800e170:	2b00      	cmp	r3, #0
 800e172:	d008      	beq.n	800e186 <HAL_UART_IRQHandler+0x6c6>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800e174:	687b      	ldr	r3, [r7, #4]
 800e176:	681b      	ldr	r3, [r3, #0]
 800e178:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800e17c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800e17e:	6878      	ldr	r0, [r7, #4]
 800e180:	f001 f83b 	bl	800f1fa <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800e184:	e051      	b.n	800e22a <HAL_UART_IRQHandler+0x76a>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800e186:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e18a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e18e:	2b00      	cmp	r3, #0
 800e190:	d014      	beq.n	800e1bc <HAL_UART_IRQHandler+0x6fc>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800e192:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800e196:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e19a:	2b00      	cmp	r3, #0
 800e19c:	d105      	bne.n	800e1aa <HAL_UART_IRQHandler+0x6ea>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800e19e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800e1a2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800e1a6:	2b00      	cmp	r3, #0
 800e1a8:	d008      	beq.n	800e1bc <HAL_UART_IRQHandler+0x6fc>
  {
    if (huart->TxISR != NULL)
 800e1aa:	687b      	ldr	r3, [r7, #4]
 800e1ac:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800e1ae:	2b00      	cmp	r3, #0
 800e1b0:	d03a      	beq.n	800e228 <HAL_UART_IRQHandler+0x768>
    {
      huart->TxISR(huart);
 800e1b2:	687b      	ldr	r3, [r7, #4]
 800e1b4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800e1b6:	6878      	ldr	r0, [r7, #4]
 800e1b8:	4798      	blx	r3
    }
    return;
 800e1ba:	e035      	b.n	800e228 <HAL_UART_IRQHandler+0x768>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800e1bc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e1c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e1c4:	2b00      	cmp	r3, #0
 800e1c6:	d009      	beq.n	800e1dc <HAL_UART_IRQHandler+0x71c>
 800e1c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800e1cc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e1d0:	2b00      	cmp	r3, #0
 800e1d2:	d003      	beq.n	800e1dc <HAL_UART_IRQHandler+0x71c>
  {
    UART_EndTransmit_IT(huart);
 800e1d4:	6878      	ldr	r0, [r7, #4]
 800e1d6:	f000 ffe5 	bl	800f1a4 <UART_EndTransmit_IT>
    return;
 800e1da:	e026      	b.n	800e22a <HAL_UART_IRQHandler+0x76a>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800e1dc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e1e0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800e1e4:	2b00      	cmp	r3, #0
 800e1e6:	d009      	beq.n	800e1fc <HAL_UART_IRQHandler+0x73c>
 800e1e8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800e1ec:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800e1f0:	2b00      	cmp	r3, #0
 800e1f2:	d003      	beq.n	800e1fc <HAL_UART_IRQHandler+0x73c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800e1f4:	6878      	ldr	r0, [r7, #4]
 800e1f6:	f001 f814 	bl	800f222 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800e1fa:	e016      	b.n	800e22a <HAL_UART_IRQHandler+0x76a>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800e1fc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e200:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800e204:	2b00      	cmp	r3, #0
 800e206:	d010      	beq.n	800e22a <HAL_UART_IRQHandler+0x76a>
 800e208:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800e20c:	2b00      	cmp	r3, #0
 800e20e:	da0c      	bge.n	800e22a <HAL_UART_IRQHandler+0x76a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800e210:	6878      	ldr	r0, [r7, #4]
 800e212:	f000 fffc 	bl	800f20e <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800e216:	e008      	b.n	800e22a <HAL_UART_IRQHandler+0x76a>
      return;
 800e218:	bf00      	nop
 800e21a:	e006      	b.n	800e22a <HAL_UART_IRQHandler+0x76a>
    return;
 800e21c:	bf00      	nop
 800e21e:	e004      	b.n	800e22a <HAL_UART_IRQHandler+0x76a>
      return;
 800e220:	bf00      	nop
 800e222:	e002      	b.n	800e22a <HAL_UART_IRQHandler+0x76a>
      return;
 800e224:	bf00      	nop
 800e226:	e000      	b.n	800e22a <HAL_UART_IRQHandler+0x76a>
    return;
 800e228:	bf00      	nop
  }
}
 800e22a:	37e8      	adds	r7, #232	; 0xe8
 800e22c:	46bd      	mov	sp, r7
 800e22e:	bd80      	pop	{r7, pc}
 800e230:	effffffe 	.word	0xeffffffe

0800e234 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800e234:	b480      	push	{r7}
 800e236:	b083      	sub	sp, #12
 800e238:	af00      	add	r7, sp, #0
 800e23a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800e23c:	bf00      	nop
 800e23e:	370c      	adds	r7, #12
 800e240:	46bd      	mov	sp, r7
 800e242:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e246:	4770      	bx	lr

0800e248 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800e248:	b480      	push	{r7}
 800e24a:	b083      	sub	sp, #12
 800e24c:	af00      	add	r7, sp, #0
 800e24e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800e250:	bf00      	nop
 800e252:	370c      	adds	r7, #12
 800e254:	46bd      	mov	sp, r7
 800e256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e25a:	4770      	bx	lr

0800e25c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800e25c:	b480      	push	{r7}
 800e25e:	b083      	sub	sp, #12
 800e260:	af00      	add	r7, sp, #0
 800e262:	6078      	str	r0, [r7, #4]
 800e264:	460b      	mov	r3, r1
 800e266:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800e268:	bf00      	nop
 800e26a:	370c      	adds	r7, #12
 800e26c:	46bd      	mov	sp, r7
 800e26e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e272:	4770      	bx	lr

0800e274 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800e274:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800e278:	b092      	sub	sp, #72	; 0x48
 800e27a:	af00      	add	r7, sp, #0
 800e27c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800e27e:	2300      	movs	r3, #0
 800e280:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800e284:	697b      	ldr	r3, [r7, #20]
 800e286:	689a      	ldr	r2, [r3, #8]
 800e288:	697b      	ldr	r3, [r7, #20]
 800e28a:	691b      	ldr	r3, [r3, #16]
 800e28c:	431a      	orrs	r2, r3
 800e28e:	697b      	ldr	r3, [r7, #20]
 800e290:	695b      	ldr	r3, [r3, #20]
 800e292:	431a      	orrs	r2, r3
 800e294:	697b      	ldr	r3, [r7, #20]
 800e296:	69db      	ldr	r3, [r3, #28]
 800e298:	4313      	orrs	r3, r2
 800e29a:	647b      	str	r3, [r7, #68]	; 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800e29c:	697b      	ldr	r3, [r7, #20]
 800e29e:	681b      	ldr	r3, [r3, #0]
 800e2a0:	681a      	ldr	r2, [r3, #0]
 800e2a2:	4bbe      	ldr	r3, [pc, #760]	; (800e59c <UART_SetConfig+0x328>)
 800e2a4:	4013      	ands	r3, r2
 800e2a6:	697a      	ldr	r2, [r7, #20]
 800e2a8:	6812      	ldr	r2, [r2, #0]
 800e2aa:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800e2ac:	430b      	orrs	r3, r1
 800e2ae:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800e2b0:	697b      	ldr	r3, [r7, #20]
 800e2b2:	681b      	ldr	r3, [r3, #0]
 800e2b4:	685b      	ldr	r3, [r3, #4]
 800e2b6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800e2ba:	697b      	ldr	r3, [r7, #20]
 800e2bc:	68da      	ldr	r2, [r3, #12]
 800e2be:	697b      	ldr	r3, [r7, #20]
 800e2c0:	681b      	ldr	r3, [r3, #0]
 800e2c2:	430a      	orrs	r2, r1
 800e2c4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800e2c6:	697b      	ldr	r3, [r7, #20]
 800e2c8:	699b      	ldr	r3, [r3, #24]
 800e2ca:	647b      	str	r3, [r7, #68]	; 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800e2cc:	697b      	ldr	r3, [r7, #20]
 800e2ce:	681b      	ldr	r3, [r3, #0]
 800e2d0:	4ab3      	ldr	r2, [pc, #716]	; (800e5a0 <UART_SetConfig+0x32c>)
 800e2d2:	4293      	cmp	r3, r2
 800e2d4:	d004      	beq.n	800e2e0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800e2d6:	697b      	ldr	r3, [r7, #20]
 800e2d8:	6a1b      	ldr	r3, [r3, #32]
 800e2da:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800e2dc:	4313      	orrs	r3, r2
 800e2de:	647b      	str	r3, [r7, #68]	; 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800e2e0:	697b      	ldr	r3, [r7, #20]
 800e2e2:	681b      	ldr	r3, [r3, #0]
 800e2e4:	689a      	ldr	r2, [r3, #8]
 800e2e6:	4baf      	ldr	r3, [pc, #700]	; (800e5a4 <UART_SetConfig+0x330>)
 800e2e8:	4013      	ands	r3, r2
 800e2ea:	697a      	ldr	r2, [r7, #20]
 800e2ec:	6812      	ldr	r2, [r2, #0]
 800e2ee:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800e2f0:	430b      	orrs	r3, r1
 800e2f2:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800e2f4:	697b      	ldr	r3, [r7, #20]
 800e2f6:	681b      	ldr	r3, [r3, #0]
 800e2f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e2fa:	f023 010f 	bic.w	r1, r3, #15
 800e2fe:	697b      	ldr	r3, [r7, #20]
 800e300:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800e302:	697b      	ldr	r3, [r7, #20]
 800e304:	681b      	ldr	r3, [r3, #0]
 800e306:	430a      	orrs	r2, r1
 800e308:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800e30a:	697b      	ldr	r3, [r7, #20]
 800e30c:	681b      	ldr	r3, [r3, #0]
 800e30e:	4aa6      	ldr	r2, [pc, #664]	; (800e5a8 <UART_SetConfig+0x334>)
 800e310:	4293      	cmp	r3, r2
 800e312:	d177      	bne.n	800e404 <UART_SetConfig+0x190>
 800e314:	4ba5      	ldr	r3, [pc, #660]	; (800e5ac <UART_SetConfig+0x338>)
 800e316:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e318:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800e31c:	2b28      	cmp	r3, #40	; 0x28
 800e31e:	d86d      	bhi.n	800e3fc <UART_SetConfig+0x188>
 800e320:	a201      	add	r2, pc, #4	; (adr r2, 800e328 <UART_SetConfig+0xb4>)
 800e322:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e326:	bf00      	nop
 800e328:	0800e3cd 	.word	0x0800e3cd
 800e32c:	0800e3fd 	.word	0x0800e3fd
 800e330:	0800e3fd 	.word	0x0800e3fd
 800e334:	0800e3fd 	.word	0x0800e3fd
 800e338:	0800e3fd 	.word	0x0800e3fd
 800e33c:	0800e3fd 	.word	0x0800e3fd
 800e340:	0800e3fd 	.word	0x0800e3fd
 800e344:	0800e3fd 	.word	0x0800e3fd
 800e348:	0800e3d5 	.word	0x0800e3d5
 800e34c:	0800e3fd 	.word	0x0800e3fd
 800e350:	0800e3fd 	.word	0x0800e3fd
 800e354:	0800e3fd 	.word	0x0800e3fd
 800e358:	0800e3fd 	.word	0x0800e3fd
 800e35c:	0800e3fd 	.word	0x0800e3fd
 800e360:	0800e3fd 	.word	0x0800e3fd
 800e364:	0800e3fd 	.word	0x0800e3fd
 800e368:	0800e3dd 	.word	0x0800e3dd
 800e36c:	0800e3fd 	.word	0x0800e3fd
 800e370:	0800e3fd 	.word	0x0800e3fd
 800e374:	0800e3fd 	.word	0x0800e3fd
 800e378:	0800e3fd 	.word	0x0800e3fd
 800e37c:	0800e3fd 	.word	0x0800e3fd
 800e380:	0800e3fd 	.word	0x0800e3fd
 800e384:	0800e3fd 	.word	0x0800e3fd
 800e388:	0800e3e5 	.word	0x0800e3e5
 800e38c:	0800e3fd 	.word	0x0800e3fd
 800e390:	0800e3fd 	.word	0x0800e3fd
 800e394:	0800e3fd 	.word	0x0800e3fd
 800e398:	0800e3fd 	.word	0x0800e3fd
 800e39c:	0800e3fd 	.word	0x0800e3fd
 800e3a0:	0800e3fd 	.word	0x0800e3fd
 800e3a4:	0800e3fd 	.word	0x0800e3fd
 800e3a8:	0800e3ed 	.word	0x0800e3ed
 800e3ac:	0800e3fd 	.word	0x0800e3fd
 800e3b0:	0800e3fd 	.word	0x0800e3fd
 800e3b4:	0800e3fd 	.word	0x0800e3fd
 800e3b8:	0800e3fd 	.word	0x0800e3fd
 800e3bc:	0800e3fd 	.word	0x0800e3fd
 800e3c0:	0800e3fd 	.word	0x0800e3fd
 800e3c4:	0800e3fd 	.word	0x0800e3fd
 800e3c8:	0800e3f5 	.word	0x0800e3f5
 800e3cc:	2301      	movs	r3, #1
 800e3ce:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e3d2:	e222      	b.n	800e81a <UART_SetConfig+0x5a6>
 800e3d4:	2304      	movs	r3, #4
 800e3d6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e3da:	e21e      	b.n	800e81a <UART_SetConfig+0x5a6>
 800e3dc:	2308      	movs	r3, #8
 800e3de:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e3e2:	e21a      	b.n	800e81a <UART_SetConfig+0x5a6>
 800e3e4:	2310      	movs	r3, #16
 800e3e6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e3ea:	e216      	b.n	800e81a <UART_SetConfig+0x5a6>
 800e3ec:	2320      	movs	r3, #32
 800e3ee:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e3f2:	e212      	b.n	800e81a <UART_SetConfig+0x5a6>
 800e3f4:	2340      	movs	r3, #64	; 0x40
 800e3f6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e3fa:	e20e      	b.n	800e81a <UART_SetConfig+0x5a6>
 800e3fc:	2380      	movs	r3, #128	; 0x80
 800e3fe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e402:	e20a      	b.n	800e81a <UART_SetConfig+0x5a6>
 800e404:	697b      	ldr	r3, [r7, #20]
 800e406:	681b      	ldr	r3, [r3, #0]
 800e408:	4a69      	ldr	r2, [pc, #420]	; (800e5b0 <UART_SetConfig+0x33c>)
 800e40a:	4293      	cmp	r3, r2
 800e40c:	d130      	bne.n	800e470 <UART_SetConfig+0x1fc>
 800e40e:	4b67      	ldr	r3, [pc, #412]	; (800e5ac <UART_SetConfig+0x338>)
 800e410:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e412:	f003 0307 	and.w	r3, r3, #7
 800e416:	2b05      	cmp	r3, #5
 800e418:	d826      	bhi.n	800e468 <UART_SetConfig+0x1f4>
 800e41a:	a201      	add	r2, pc, #4	; (adr r2, 800e420 <UART_SetConfig+0x1ac>)
 800e41c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e420:	0800e439 	.word	0x0800e439
 800e424:	0800e441 	.word	0x0800e441
 800e428:	0800e449 	.word	0x0800e449
 800e42c:	0800e451 	.word	0x0800e451
 800e430:	0800e459 	.word	0x0800e459
 800e434:	0800e461 	.word	0x0800e461
 800e438:	2300      	movs	r3, #0
 800e43a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e43e:	e1ec      	b.n	800e81a <UART_SetConfig+0x5a6>
 800e440:	2304      	movs	r3, #4
 800e442:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e446:	e1e8      	b.n	800e81a <UART_SetConfig+0x5a6>
 800e448:	2308      	movs	r3, #8
 800e44a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e44e:	e1e4      	b.n	800e81a <UART_SetConfig+0x5a6>
 800e450:	2310      	movs	r3, #16
 800e452:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e456:	e1e0      	b.n	800e81a <UART_SetConfig+0x5a6>
 800e458:	2320      	movs	r3, #32
 800e45a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e45e:	e1dc      	b.n	800e81a <UART_SetConfig+0x5a6>
 800e460:	2340      	movs	r3, #64	; 0x40
 800e462:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e466:	e1d8      	b.n	800e81a <UART_SetConfig+0x5a6>
 800e468:	2380      	movs	r3, #128	; 0x80
 800e46a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e46e:	e1d4      	b.n	800e81a <UART_SetConfig+0x5a6>
 800e470:	697b      	ldr	r3, [r7, #20]
 800e472:	681b      	ldr	r3, [r3, #0]
 800e474:	4a4f      	ldr	r2, [pc, #316]	; (800e5b4 <UART_SetConfig+0x340>)
 800e476:	4293      	cmp	r3, r2
 800e478:	d130      	bne.n	800e4dc <UART_SetConfig+0x268>
 800e47a:	4b4c      	ldr	r3, [pc, #304]	; (800e5ac <UART_SetConfig+0x338>)
 800e47c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e47e:	f003 0307 	and.w	r3, r3, #7
 800e482:	2b05      	cmp	r3, #5
 800e484:	d826      	bhi.n	800e4d4 <UART_SetConfig+0x260>
 800e486:	a201      	add	r2, pc, #4	; (adr r2, 800e48c <UART_SetConfig+0x218>)
 800e488:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e48c:	0800e4a5 	.word	0x0800e4a5
 800e490:	0800e4ad 	.word	0x0800e4ad
 800e494:	0800e4b5 	.word	0x0800e4b5
 800e498:	0800e4bd 	.word	0x0800e4bd
 800e49c:	0800e4c5 	.word	0x0800e4c5
 800e4a0:	0800e4cd 	.word	0x0800e4cd
 800e4a4:	2300      	movs	r3, #0
 800e4a6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e4aa:	e1b6      	b.n	800e81a <UART_SetConfig+0x5a6>
 800e4ac:	2304      	movs	r3, #4
 800e4ae:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e4b2:	e1b2      	b.n	800e81a <UART_SetConfig+0x5a6>
 800e4b4:	2308      	movs	r3, #8
 800e4b6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e4ba:	e1ae      	b.n	800e81a <UART_SetConfig+0x5a6>
 800e4bc:	2310      	movs	r3, #16
 800e4be:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e4c2:	e1aa      	b.n	800e81a <UART_SetConfig+0x5a6>
 800e4c4:	2320      	movs	r3, #32
 800e4c6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e4ca:	e1a6      	b.n	800e81a <UART_SetConfig+0x5a6>
 800e4cc:	2340      	movs	r3, #64	; 0x40
 800e4ce:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e4d2:	e1a2      	b.n	800e81a <UART_SetConfig+0x5a6>
 800e4d4:	2380      	movs	r3, #128	; 0x80
 800e4d6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e4da:	e19e      	b.n	800e81a <UART_SetConfig+0x5a6>
 800e4dc:	697b      	ldr	r3, [r7, #20]
 800e4de:	681b      	ldr	r3, [r3, #0]
 800e4e0:	4a35      	ldr	r2, [pc, #212]	; (800e5b8 <UART_SetConfig+0x344>)
 800e4e2:	4293      	cmp	r3, r2
 800e4e4:	d130      	bne.n	800e548 <UART_SetConfig+0x2d4>
 800e4e6:	4b31      	ldr	r3, [pc, #196]	; (800e5ac <UART_SetConfig+0x338>)
 800e4e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e4ea:	f003 0307 	and.w	r3, r3, #7
 800e4ee:	2b05      	cmp	r3, #5
 800e4f0:	d826      	bhi.n	800e540 <UART_SetConfig+0x2cc>
 800e4f2:	a201      	add	r2, pc, #4	; (adr r2, 800e4f8 <UART_SetConfig+0x284>)
 800e4f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e4f8:	0800e511 	.word	0x0800e511
 800e4fc:	0800e519 	.word	0x0800e519
 800e500:	0800e521 	.word	0x0800e521
 800e504:	0800e529 	.word	0x0800e529
 800e508:	0800e531 	.word	0x0800e531
 800e50c:	0800e539 	.word	0x0800e539
 800e510:	2300      	movs	r3, #0
 800e512:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e516:	e180      	b.n	800e81a <UART_SetConfig+0x5a6>
 800e518:	2304      	movs	r3, #4
 800e51a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e51e:	e17c      	b.n	800e81a <UART_SetConfig+0x5a6>
 800e520:	2308      	movs	r3, #8
 800e522:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e526:	e178      	b.n	800e81a <UART_SetConfig+0x5a6>
 800e528:	2310      	movs	r3, #16
 800e52a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e52e:	e174      	b.n	800e81a <UART_SetConfig+0x5a6>
 800e530:	2320      	movs	r3, #32
 800e532:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e536:	e170      	b.n	800e81a <UART_SetConfig+0x5a6>
 800e538:	2340      	movs	r3, #64	; 0x40
 800e53a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e53e:	e16c      	b.n	800e81a <UART_SetConfig+0x5a6>
 800e540:	2380      	movs	r3, #128	; 0x80
 800e542:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e546:	e168      	b.n	800e81a <UART_SetConfig+0x5a6>
 800e548:	697b      	ldr	r3, [r7, #20]
 800e54a:	681b      	ldr	r3, [r3, #0]
 800e54c:	4a1b      	ldr	r2, [pc, #108]	; (800e5bc <UART_SetConfig+0x348>)
 800e54e:	4293      	cmp	r3, r2
 800e550:	d142      	bne.n	800e5d8 <UART_SetConfig+0x364>
 800e552:	4b16      	ldr	r3, [pc, #88]	; (800e5ac <UART_SetConfig+0x338>)
 800e554:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e556:	f003 0307 	and.w	r3, r3, #7
 800e55a:	2b05      	cmp	r3, #5
 800e55c:	d838      	bhi.n	800e5d0 <UART_SetConfig+0x35c>
 800e55e:	a201      	add	r2, pc, #4	; (adr r2, 800e564 <UART_SetConfig+0x2f0>)
 800e560:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e564:	0800e57d 	.word	0x0800e57d
 800e568:	0800e585 	.word	0x0800e585
 800e56c:	0800e58d 	.word	0x0800e58d
 800e570:	0800e595 	.word	0x0800e595
 800e574:	0800e5c1 	.word	0x0800e5c1
 800e578:	0800e5c9 	.word	0x0800e5c9
 800e57c:	2300      	movs	r3, #0
 800e57e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e582:	e14a      	b.n	800e81a <UART_SetConfig+0x5a6>
 800e584:	2304      	movs	r3, #4
 800e586:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e58a:	e146      	b.n	800e81a <UART_SetConfig+0x5a6>
 800e58c:	2308      	movs	r3, #8
 800e58e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e592:	e142      	b.n	800e81a <UART_SetConfig+0x5a6>
 800e594:	2310      	movs	r3, #16
 800e596:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e59a:	e13e      	b.n	800e81a <UART_SetConfig+0x5a6>
 800e59c:	cfff69f3 	.word	0xcfff69f3
 800e5a0:	58000c00 	.word	0x58000c00
 800e5a4:	11fff4ff 	.word	0x11fff4ff
 800e5a8:	40011000 	.word	0x40011000
 800e5ac:	58024400 	.word	0x58024400
 800e5b0:	40004400 	.word	0x40004400
 800e5b4:	40004800 	.word	0x40004800
 800e5b8:	40004c00 	.word	0x40004c00
 800e5bc:	40005000 	.word	0x40005000
 800e5c0:	2320      	movs	r3, #32
 800e5c2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e5c6:	e128      	b.n	800e81a <UART_SetConfig+0x5a6>
 800e5c8:	2340      	movs	r3, #64	; 0x40
 800e5ca:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e5ce:	e124      	b.n	800e81a <UART_SetConfig+0x5a6>
 800e5d0:	2380      	movs	r3, #128	; 0x80
 800e5d2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e5d6:	e120      	b.n	800e81a <UART_SetConfig+0x5a6>
 800e5d8:	697b      	ldr	r3, [r7, #20]
 800e5da:	681b      	ldr	r3, [r3, #0]
 800e5dc:	4acb      	ldr	r2, [pc, #812]	; (800e90c <UART_SetConfig+0x698>)
 800e5de:	4293      	cmp	r3, r2
 800e5e0:	d176      	bne.n	800e6d0 <UART_SetConfig+0x45c>
 800e5e2:	4bcb      	ldr	r3, [pc, #812]	; (800e910 <UART_SetConfig+0x69c>)
 800e5e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e5e6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800e5ea:	2b28      	cmp	r3, #40	; 0x28
 800e5ec:	d86c      	bhi.n	800e6c8 <UART_SetConfig+0x454>
 800e5ee:	a201      	add	r2, pc, #4	; (adr r2, 800e5f4 <UART_SetConfig+0x380>)
 800e5f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e5f4:	0800e699 	.word	0x0800e699
 800e5f8:	0800e6c9 	.word	0x0800e6c9
 800e5fc:	0800e6c9 	.word	0x0800e6c9
 800e600:	0800e6c9 	.word	0x0800e6c9
 800e604:	0800e6c9 	.word	0x0800e6c9
 800e608:	0800e6c9 	.word	0x0800e6c9
 800e60c:	0800e6c9 	.word	0x0800e6c9
 800e610:	0800e6c9 	.word	0x0800e6c9
 800e614:	0800e6a1 	.word	0x0800e6a1
 800e618:	0800e6c9 	.word	0x0800e6c9
 800e61c:	0800e6c9 	.word	0x0800e6c9
 800e620:	0800e6c9 	.word	0x0800e6c9
 800e624:	0800e6c9 	.word	0x0800e6c9
 800e628:	0800e6c9 	.word	0x0800e6c9
 800e62c:	0800e6c9 	.word	0x0800e6c9
 800e630:	0800e6c9 	.word	0x0800e6c9
 800e634:	0800e6a9 	.word	0x0800e6a9
 800e638:	0800e6c9 	.word	0x0800e6c9
 800e63c:	0800e6c9 	.word	0x0800e6c9
 800e640:	0800e6c9 	.word	0x0800e6c9
 800e644:	0800e6c9 	.word	0x0800e6c9
 800e648:	0800e6c9 	.word	0x0800e6c9
 800e64c:	0800e6c9 	.word	0x0800e6c9
 800e650:	0800e6c9 	.word	0x0800e6c9
 800e654:	0800e6b1 	.word	0x0800e6b1
 800e658:	0800e6c9 	.word	0x0800e6c9
 800e65c:	0800e6c9 	.word	0x0800e6c9
 800e660:	0800e6c9 	.word	0x0800e6c9
 800e664:	0800e6c9 	.word	0x0800e6c9
 800e668:	0800e6c9 	.word	0x0800e6c9
 800e66c:	0800e6c9 	.word	0x0800e6c9
 800e670:	0800e6c9 	.word	0x0800e6c9
 800e674:	0800e6b9 	.word	0x0800e6b9
 800e678:	0800e6c9 	.word	0x0800e6c9
 800e67c:	0800e6c9 	.word	0x0800e6c9
 800e680:	0800e6c9 	.word	0x0800e6c9
 800e684:	0800e6c9 	.word	0x0800e6c9
 800e688:	0800e6c9 	.word	0x0800e6c9
 800e68c:	0800e6c9 	.word	0x0800e6c9
 800e690:	0800e6c9 	.word	0x0800e6c9
 800e694:	0800e6c1 	.word	0x0800e6c1
 800e698:	2301      	movs	r3, #1
 800e69a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e69e:	e0bc      	b.n	800e81a <UART_SetConfig+0x5a6>
 800e6a0:	2304      	movs	r3, #4
 800e6a2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e6a6:	e0b8      	b.n	800e81a <UART_SetConfig+0x5a6>
 800e6a8:	2308      	movs	r3, #8
 800e6aa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e6ae:	e0b4      	b.n	800e81a <UART_SetConfig+0x5a6>
 800e6b0:	2310      	movs	r3, #16
 800e6b2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e6b6:	e0b0      	b.n	800e81a <UART_SetConfig+0x5a6>
 800e6b8:	2320      	movs	r3, #32
 800e6ba:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e6be:	e0ac      	b.n	800e81a <UART_SetConfig+0x5a6>
 800e6c0:	2340      	movs	r3, #64	; 0x40
 800e6c2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e6c6:	e0a8      	b.n	800e81a <UART_SetConfig+0x5a6>
 800e6c8:	2380      	movs	r3, #128	; 0x80
 800e6ca:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e6ce:	e0a4      	b.n	800e81a <UART_SetConfig+0x5a6>
 800e6d0:	697b      	ldr	r3, [r7, #20]
 800e6d2:	681b      	ldr	r3, [r3, #0]
 800e6d4:	4a8f      	ldr	r2, [pc, #572]	; (800e914 <UART_SetConfig+0x6a0>)
 800e6d6:	4293      	cmp	r3, r2
 800e6d8:	d130      	bne.n	800e73c <UART_SetConfig+0x4c8>
 800e6da:	4b8d      	ldr	r3, [pc, #564]	; (800e910 <UART_SetConfig+0x69c>)
 800e6dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e6de:	f003 0307 	and.w	r3, r3, #7
 800e6e2:	2b05      	cmp	r3, #5
 800e6e4:	d826      	bhi.n	800e734 <UART_SetConfig+0x4c0>
 800e6e6:	a201      	add	r2, pc, #4	; (adr r2, 800e6ec <UART_SetConfig+0x478>)
 800e6e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e6ec:	0800e705 	.word	0x0800e705
 800e6f0:	0800e70d 	.word	0x0800e70d
 800e6f4:	0800e715 	.word	0x0800e715
 800e6f8:	0800e71d 	.word	0x0800e71d
 800e6fc:	0800e725 	.word	0x0800e725
 800e700:	0800e72d 	.word	0x0800e72d
 800e704:	2300      	movs	r3, #0
 800e706:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e70a:	e086      	b.n	800e81a <UART_SetConfig+0x5a6>
 800e70c:	2304      	movs	r3, #4
 800e70e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e712:	e082      	b.n	800e81a <UART_SetConfig+0x5a6>
 800e714:	2308      	movs	r3, #8
 800e716:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e71a:	e07e      	b.n	800e81a <UART_SetConfig+0x5a6>
 800e71c:	2310      	movs	r3, #16
 800e71e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e722:	e07a      	b.n	800e81a <UART_SetConfig+0x5a6>
 800e724:	2320      	movs	r3, #32
 800e726:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e72a:	e076      	b.n	800e81a <UART_SetConfig+0x5a6>
 800e72c:	2340      	movs	r3, #64	; 0x40
 800e72e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e732:	e072      	b.n	800e81a <UART_SetConfig+0x5a6>
 800e734:	2380      	movs	r3, #128	; 0x80
 800e736:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e73a:	e06e      	b.n	800e81a <UART_SetConfig+0x5a6>
 800e73c:	697b      	ldr	r3, [r7, #20]
 800e73e:	681b      	ldr	r3, [r3, #0]
 800e740:	4a75      	ldr	r2, [pc, #468]	; (800e918 <UART_SetConfig+0x6a4>)
 800e742:	4293      	cmp	r3, r2
 800e744:	d130      	bne.n	800e7a8 <UART_SetConfig+0x534>
 800e746:	4b72      	ldr	r3, [pc, #456]	; (800e910 <UART_SetConfig+0x69c>)
 800e748:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e74a:	f003 0307 	and.w	r3, r3, #7
 800e74e:	2b05      	cmp	r3, #5
 800e750:	d826      	bhi.n	800e7a0 <UART_SetConfig+0x52c>
 800e752:	a201      	add	r2, pc, #4	; (adr r2, 800e758 <UART_SetConfig+0x4e4>)
 800e754:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e758:	0800e771 	.word	0x0800e771
 800e75c:	0800e779 	.word	0x0800e779
 800e760:	0800e781 	.word	0x0800e781
 800e764:	0800e789 	.word	0x0800e789
 800e768:	0800e791 	.word	0x0800e791
 800e76c:	0800e799 	.word	0x0800e799
 800e770:	2300      	movs	r3, #0
 800e772:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e776:	e050      	b.n	800e81a <UART_SetConfig+0x5a6>
 800e778:	2304      	movs	r3, #4
 800e77a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e77e:	e04c      	b.n	800e81a <UART_SetConfig+0x5a6>
 800e780:	2308      	movs	r3, #8
 800e782:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e786:	e048      	b.n	800e81a <UART_SetConfig+0x5a6>
 800e788:	2310      	movs	r3, #16
 800e78a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e78e:	e044      	b.n	800e81a <UART_SetConfig+0x5a6>
 800e790:	2320      	movs	r3, #32
 800e792:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e796:	e040      	b.n	800e81a <UART_SetConfig+0x5a6>
 800e798:	2340      	movs	r3, #64	; 0x40
 800e79a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e79e:	e03c      	b.n	800e81a <UART_SetConfig+0x5a6>
 800e7a0:	2380      	movs	r3, #128	; 0x80
 800e7a2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e7a6:	e038      	b.n	800e81a <UART_SetConfig+0x5a6>
 800e7a8:	697b      	ldr	r3, [r7, #20]
 800e7aa:	681b      	ldr	r3, [r3, #0]
 800e7ac:	4a5b      	ldr	r2, [pc, #364]	; (800e91c <UART_SetConfig+0x6a8>)
 800e7ae:	4293      	cmp	r3, r2
 800e7b0:	d130      	bne.n	800e814 <UART_SetConfig+0x5a0>
 800e7b2:	4b57      	ldr	r3, [pc, #348]	; (800e910 <UART_SetConfig+0x69c>)
 800e7b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e7b6:	f003 0307 	and.w	r3, r3, #7
 800e7ba:	2b05      	cmp	r3, #5
 800e7bc:	d826      	bhi.n	800e80c <UART_SetConfig+0x598>
 800e7be:	a201      	add	r2, pc, #4	; (adr r2, 800e7c4 <UART_SetConfig+0x550>)
 800e7c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e7c4:	0800e7dd 	.word	0x0800e7dd
 800e7c8:	0800e7e5 	.word	0x0800e7e5
 800e7cc:	0800e7ed 	.word	0x0800e7ed
 800e7d0:	0800e7f5 	.word	0x0800e7f5
 800e7d4:	0800e7fd 	.word	0x0800e7fd
 800e7d8:	0800e805 	.word	0x0800e805
 800e7dc:	2302      	movs	r3, #2
 800e7de:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e7e2:	e01a      	b.n	800e81a <UART_SetConfig+0x5a6>
 800e7e4:	2304      	movs	r3, #4
 800e7e6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e7ea:	e016      	b.n	800e81a <UART_SetConfig+0x5a6>
 800e7ec:	2308      	movs	r3, #8
 800e7ee:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e7f2:	e012      	b.n	800e81a <UART_SetConfig+0x5a6>
 800e7f4:	2310      	movs	r3, #16
 800e7f6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e7fa:	e00e      	b.n	800e81a <UART_SetConfig+0x5a6>
 800e7fc:	2320      	movs	r3, #32
 800e7fe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e802:	e00a      	b.n	800e81a <UART_SetConfig+0x5a6>
 800e804:	2340      	movs	r3, #64	; 0x40
 800e806:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e80a:	e006      	b.n	800e81a <UART_SetConfig+0x5a6>
 800e80c:	2380      	movs	r3, #128	; 0x80
 800e80e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e812:	e002      	b.n	800e81a <UART_SetConfig+0x5a6>
 800e814:	2380      	movs	r3, #128	; 0x80
 800e816:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800e81a:	697b      	ldr	r3, [r7, #20]
 800e81c:	681b      	ldr	r3, [r3, #0]
 800e81e:	4a3f      	ldr	r2, [pc, #252]	; (800e91c <UART_SetConfig+0x6a8>)
 800e820:	4293      	cmp	r3, r2
 800e822:	f040 80f8 	bne.w	800ea16 <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800e826:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800e82a:	2b20      	cmp	r3, #32
 800e82c:	dc46      	bgt.n	800e8bc <UART_SetConfig+0x648>
 800e82e:	2b02      	cmp	r3, #2
 800e830:	f2c0 8082 	blt.w	800e938 <UART_SetConfig+0x6c4>
 800e834:	3b02      	subs	r3, #2
 800e836:	2b1e      	cmp	r3, #30
 800e838:	d87e      	bhi.n	800e938 <UART_SetConfig+0x6c4>
 800e83a:	a201      	add	r2, pc, #4	; (adr r2, 800e840 <UART_SetConfig+0x5cc>)
 800e83c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e840:	0800e8c3 	.word	0x0800e8c3
 800e844:	0800e939 	.word	0x0800e939
 800e848:	0800e8cb 	.word	0x0800e8cb
 800e84c:	0800e939 	.word	0x0800e939
 800e850:	0800e939 	.word	0x0800e939
 800e854:	0800e939 	.word	0x0800e939
 800e858:	0800e8db 	.word	0x0800e8db
 800e85c:	0800e939 	.word	0x0800e939
 800e860:	0800e939 	.word	0x0800e939
 800e864:	0800e939 	.word	0x0800e939
 800e868:	0800e939 	.word	0x0800e939
 800e86c:	0800e939 	.word	0x0800e939
 800e870:	0800e939 	.word	0x0800e939
 800e874:	0800e939 	.word	0x0800e939
 800e878:	0800e8eb 	.word	0x0800e8eb
 800e87c:	0800e939 	.word	0x0800e939
 800e880:	0800e939 	.word	0x0800e939
 800e884:	0800e939 	.word	0x0800e939
 800e888:	0800e939 	.word	0x0800e939
 800e88c:	0800e939 	.word	0x0800e939
 800e890:	0800e939 	.word	0x0800e939
 800e894:	0800e939 	.word	0x0800e939
 800e898:	0800e939 	.word	0x0800e939
 800e89c:	0800e939 	.word	0x0800e939
 800e8a0:	0800e939 	.word	0x0800e939
 800e8a4:	0800e939 	.word	0x0800e939
 800e8a8:	0800e939 	.word	0x0800e939
 800e8ac:	0800e939 	.word	0x0800e939
 800e8b0:	0800e939 	.word	0x0800e939
 800e8b4:	0800e939 	.word	0x0800e939
 800e8b8:	0800e92b 	.word	0x0800e92b
 800e8bc:	2b40      	cmp	r3, #64	; 0x40
 800e8be:	d037      	beq.n	800e930 <UART_SetConfig+0x6bc>
 800e8c0:	e03a      	b.n	800e938 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800e8c2:	f7fc fee3 	bl	800b68c <HAL_RCCEx_GetD3PCLK1Freq>
 800e8c6:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800e8c8:	e03c      	b.n	800e944 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800e8ca:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800e8ce:	4618      	mov	r0, r3
 800e8d0:	f7fc fef2 	bl	800b6b8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800e8d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e8d6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800e8d8:	e034      	b.n	800e944 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800e8da:	f107 0318 	add.w	r3, r7, #24
 800e8de:	4618      	mov	r0, r3
 800e8e0:	f7fd f83e 	bl	800b960 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800e8e4:	69fb      	ldr	r3, [r7, #28]
 800e8e6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800e8e8:	e02c      	b.n	800e944 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800e8ea:	4b09      	ldr	r3, [pc, #36]	; (800e910 <UART_SetConfig+0x69c>)
 800e8ec:	681b      	ldr	r3, [r3, #0]
 800e8ee:	f003 0320 	and.w	r3, r3, #32
 800e8f2:	2b00      	cmp	r3, #0
 800e8f4:	d016      	beq.n	800e924 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800e8f6:	4b06      	ldr	r3, [pc, #24]	; (800e910 <UART_SetConfig+0x69c>)
 800e8f8:	681b      	ldr	r3, [r3, #0]
 800e8fa:	08db      	lsrs	r3, r3, #3
 800e8fc:	f003 0303 	and.w	r3, r3, #3
 800e900:	4a07      	ldr	r2, [pc, #28]	; (800e920 <UART_SetConfig+0x6ac>)
 800e902:	fa22 f303 	lsr.w	r3, r2, r3
 800e906:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800e908:	e01c      	b.n	800e944 <UART_SetConfig+0x6d0>
 800e90a:	bf00      	nop
 800e90c:	40011400 	.word	0x40011400
 800e910:	58024400 	.word	0x58024400
 800e914:	40007800 	.word	0x40007800
 800e918:	40007c00 	.word	0x40007c00
 800e91c:	58000c00 	.word	0x58000c00
 800e920:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 800e924:	4b9d      	ldr	r3, [pc, #628]	; (800eb9c <UART_SetConfig+0x928>)
 800e926:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800e928:	e00c      	b.n	800e944 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800e92a:	4b9d      	ldr	r3, [pc, #628]	; (800eba0 <UART_SetConfig+0x92c>)
 800e92c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800e92e:	e009      	b.n	800e944 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800e930:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800e934:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800e936:	e005      	b.n	800e944 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 800e938:	2300      	movs	r3, #0
 800e93a:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 800e93c:	2301      	movs	r3, #1
 800e93e:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 800e942:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800e944:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e946:	2b00      	cmp	r3, #0
 800e948:	f000 81de 	beq.w	800ed08 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800e94c:	697b      	ldr	r3, [r7, #20]
 800e94e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e950:	4a94      	ldr	r2, [pc, #592]	; (800eba4 <UART_SetConfig+0x930>)
 800e952:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800e956:	461a      	mov	r2, r3
 800e958:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e95a:	fbb3 f3f2 	udiv	r3, r3, r2
 800e95e:	633b      	str	r3, [r7, #48]	; 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800e960:	697b      	ldr	r3, [r7, #20]
 800e962:	685a      	ldr	r2, [r3, #4]
 800e964:	4613      	mov	r3, r2
 800e966:	005b      	lsls	r3, r3, #1
 800e968:	4413      	add	r3, r2
 800e96a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e96c:	429a      	cmp	r2, r3
 800e96e:	d305      	bcc.n	800e97c <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800e970:	697b      	ldr	r3, [r7, #20]
 800e972:	685b      	ldr	r3, [r3, #4]
 800e974:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800e976:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e978:	429a      	cmp	r2, r3
 800e97a:	d903      	bls.n	800e984 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 800e97c:	2301      	movs	r3, #1
 800e97e:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 800e982:	e1c1      	b.n	800ed08 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800e984:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e986:	2200      	movs	r2, #0
 800e988:	60bb      	str	r3, [r7, #8]
 800e98a:	60fa      	str	r2, [r7, #12]
 800e98c:	697b      	ldr	r3, [r7, #20]
 800e98e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e990:	4a84      	ldr	r2, [pc, #528]	; (800eba4 <UART_SetConfig+0x930>)
 800e992:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800e996:	b29b      	uxth	r3, r3
 800e998:	2200      	movs	r2, #0
 800e99a:	603b      	str	r3, [r7, #0]
 800e99c:	607a      	str	r2, [r7, #4]
 800e99e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e9a2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800e9a6:	f7f1 feaf 	bl	8000708 <__aeabi_uldivmod>
 800e9aa:	4602      	mov	r2, r0
 800e9ac:	460b      	mov	r3, r1
 800e9ae:	4610      	mov	r0, r2
 800e9b0:	4619      	mov	r1, r3
 800e9b2:	f04f 0200 	mov.w	r2, #0
 800e9b6:	f04f 0300 	mov.w	r3, #0
 800e9ba:	020b      	lsls	r3, r1, #8
 800e9bc:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800e9c0:	0202      	lsls	r2, r0, #8
 800e9c2:	6979      	ldr	r1, [r7, #20]
 800e9c4:	6849      	ldr	r1, [r1, #4]
 800e9c6:	0849      	lsrs	r1, r1, #1
 800e9c8:	2000      	movs	r0, #0
 800e9ca:	460c      	mov	r4, r1
 800e9cc:	4605      	mov	r5, r0
 800e9ce:	eb12 0804 	adds.w	r8, r2, r4
 800e9d2:	eb43 0905 	adc.w	r9, r3, r5
 800e9d6:	697b      	ldr	r3, [r7, #20]
 800e9d8:	685b      	ldr	r3, [r3, #4]
 800e9da:	2200      	movs	r2, #0
 800e9dc:	469a      	mov	sl, r3
 800e9de:	4693      	mov	fp, r2
 800e9e0:	4652      	mov	r2, sl
 800e9e2:	465b      	mov	r3, fp
 800e9e4:	4640      	mov	r0, r8
 800e9e6:	4649      	mov	r1, r9
 800e9e8:	f7f1 fe8e 	bl	8000708 <__aeabi_uldivmod>
 800e9ec:	4602      	mov	r2, r0
 800e9ee:	460b      	mov	r3, r1
 800e9f0:	4613      	mov	r3, r2
 800e9f2:	63bb      	str	r3, [r7, #56]	; 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800e9f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e9f6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800e9fa:	d308      	bcc.n	800ea0e <UART_SetConfig+0x79a>
 800e9fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e9fe:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800ea02:	d204      	bcs.n	800ea0e <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 800ea04:	697b      	ldr	r3, [r7, #20]
 800ea06:	681b      	ldr	r3, [r3, #0]
 800ea08:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800ea0a:	60da      	str	r2, [r3, #12]
 800ea0c:	e17c      	b.n	800ed08 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 800ea0e:	2301      	movs	r3, #1
 800ea10:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 800ea14:	e178      	b.n	800ed08 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800ea16:	697b      	ldr	r3, [r7, #20]
 800ea18:	69db      	ldr	r3, [r3, #28]
 800ea1a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ea1e:	f040 80c5 	bne.w	800ebac <UART_SetConfig+0x938>
  {
    switch (clocksource)
 800ea22:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800ea26:	2b20      	cmp	r3, #32
 800ea28:	dc48      	bgt.n	800eabc <UART_SetConfig+0x848>
 800ea2a:	2b00      	cmp	r3, #0
 800ea2c:	db7b      	blt.n	800eb26 <UART_SetConfig+0x8b2>
 800ea2e:	2b20      	cmp	r3, #32
 800ea30:	d879      	bhi.n	800eb26 <UART_SetConfig+0x8b2>
 800ea32:	a201      	add	r2, pc, #4	; (adr r2, 800ea38 <UART_SetConfig+0x7c4>)
 800ea34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ea38:	0800eac3 	.word	0x0800eac3
 800ea3c:	0800eacb 	.word	0x0800eacb
 800ea40:	0800eb27 	.word	0x0800eb27
 800ea44:	0800eb27 	.word	0x0800eb27
 800ea48:	0800ead3 	.word	0x0800ead3
 800ea4c:	0800eb27 	.word	0x0800eb27
 800ea50:	0800eb27 	.word	0x0800eb27
 800ea54:	0800eb27 	.word	0x0800eb27
 800ea58:	0800eae3 	.word	0x0800eae3
 800ea5c:	0800eb27 	.word	0x0800eb27
 800ea60:	0800eb27 	.word	0x0800eb27
 800ea64:	0800eb27 	.word	0x0800eb27
 800ea68:	0800eb27 	.word	0x0800eb27
 800ea6c:	0800eb27 	.word	0x0800eb27
 800ea70:	0800eb27 	.word	0x0800eb27
 800ea74:	0800eb27 	.word	0x0800eb27
 800ea78:	0800eaf3 	.word	0x0800eaf3
 800ea7c:	0800eb27 	.word	0x0800eb27
 800ea80:	0800eb27 	.word	0x0800eb27
 800ea84:	0800eb27 	.word	0x0800eb27
 800ea88:	0800eb27 	.word	0x0800eb27
 800ea8c:	0800eb27 	.word	0x0800eb27
 800ea90:	0800eb27 	.word	0x0800eb27
 800ea94:	0800eb27 	.word	0x0800eb27
 800ea98:	0800eb27 	.word	0x0800eb27
 800ea9c:	0800eb27 	.word	0x0800eb27
 800eaa0:	0800eb27 	.word	0x0800eb27
 800eaa4:	0800eb27 	.word	0x0800eb27
 800eaa8:	0800eb27 	.word	0x0800eb27
 800eaac:	0800eb27 	.word	0x0800eb27
 800eab0:	0800eb27 	.word	0x0800eb27
 800eab4:	0800eb27 	.word	0x0800eb27
 800eab8:	0800eb19 	.word	0x0800eb19
 800eabc:	2b40      	cmp	r3, #64	; 0x40
 800eabe:	d02e      	beq.n	800eb1e <UART_SetConfig+0x8aa>
 800eac0:	e031      	b.n	800eb26 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800eac2:	f7fa fdeb 	bl	800969c <HAL_RCC_GetPCLK1Freq>
 800eac6:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800eac8:	e033      	b.n	800eb32 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800eaca:	f7fa fdfd 	bl	80096c8 <HAL_RCC_GetPCLK2Freq>
 800eace:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800ead0:	e02f      	b.n	800eb32 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ead2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800ead6:	4618      	mov	r0, r3
 800ead8:	f7fc fdee 	bl	800b6b8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800eadc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800eade:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800eae0:	e027      	b.n	800eb32 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800eae2:	f107 0318 	add.w	r3, r7, #24
 800eae6:	4618      	mov	r0, r3
 800eae8:	f7fc ff3a 	bl	800b960 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800eaec:	69fb      	ldr	r3, [r7, #28]
 800eaee:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800eaf0:	e01f      	b.n	800eb32 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800eaf2:	4b2d      	ldr	r3, [pc, #180]	; (800eba8 <UART_SetConfig+0x934>)
 800eaf4:	681b      	ldr	r3, [r3, #0]
 800eaf6:	f003 0320 	and.w	r3, r3, #32
 800eafa:	2b00      	cmp	r3, #0
 800eafc:	d009      	beq.n	800eb12 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800eafe:	4b2a      	ldr	r3, [pc, #168]	; (800eba8 <UART_SetConfig+0x934>)
 800eb00:	681b      	ldr	r3, [r3, #0]
 800eb02:	08db      	lsrs	r3, r3, #3
 800eb04:	f003 0303 	and.w	r3, r3, #3
 800eb08:	4a24      	ldr	r2, [pc, #144]	; (800eb9c <UART_SetConfig+0x928>)
 800eb0a:	fa22 f303 	lsr.w	r3, r2, r3
 800eb0e:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800eb10:	e00f      	b.n	800eb32 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800eb12:	4b22      	ldr	r3, [pc, #136]	; (800eb9c <UART_SetConfig+0x928>)
 800eb14:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800eb16:	e00c      	b.n	800eb32 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800eb18:	4b21      	ldr	r3, [pc, #132]	; (800eba0 <UART_SetConfig+0x92c>)
 800eb1a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800eb1c:	e009      	b.n	800eb32 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800eb1e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800eb22:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800eb24:	e005      	b.n	800eb32 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800eb26:	2300      	movs	r3, #0
 800eb28:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 800eb2a:	2301      	movs	r3, #1
 800eb2c:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 800eb30:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800eb32:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800eb34:	2b00      	cmp	r3, #0
 800eb36:	f000 80e7 	beq.w	800ed08 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800eb3a:	697b      	ldr	r3, [r7, #20]
 800eb3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800eb3e:	4a19      	ldr	r2, [pc, #100]	; (800eba4 <UART_SetConfig+0x930>)
 800eb40:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800eb44:	461a      	mov	r2, r3
 800eb46:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800eb48:	fbb3 f3f2 	udiv	r3, r3, r2
 800eb4c:	005a      	lsls	r2, r3, #1
 800eb4e:	697b      	ldr	r3, [r7, #20]
 800eb50:	685b      	ldr	r3, [r3, #4]
 800eb52:	085b      	lsrs	r3, r3, #1
 800eb54:	441a      	add	r2, r3
 800eb56:	697b      	ldr	r3, [r7, #20]
 800eb58:	685b      	ldr	r3, [r3, #4]
 800eb5a:	fbb2 f3f3 	udiv	r3, r2, r3
 800eb5e:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800eb60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eb62:	2b0f      	cmp	r3, #15
 800eb64:	d916      	bls.n	800eb94 <UART_SetConfig+0x920>
 800eb66:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eb68:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800eb6c:	d212      	bcs.n	800eb94 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800eb6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eb70:	b29b      	uxth	r3, r3
 800eb72:	f023 030f 	bic.w	r3, r3, #15
 800eb76:	86fb      	strh	r3, [r7, #54]	; 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800eb78:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eb7a:	085b      	lsrs	r3, r3, #1
 800eb7c:	b29b      	uxth	r3, r3
 800eb7e:	f003 0307 	and.w	r3, r3, #7
 800eb82:	b29a      	uxth	r2, r3
 800eb84:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800eb86:	4313      	orrs	r3, r2
 800eb88:	86fb      	strh	r3, [r7, #54]	; 0x36
        huart->Instance->BRR = brrtemp;
 800eb8a:	697b      	ldr	r3, [r7, #20]
 800eb8c:	681b      	ldr	r3, [r3, #0]
 800eb8e:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 800eb90:	60da      	str	r2, [r3, #12]
 800eb92:	e0b9      	b.n	800ed08 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800eb94:	2301      	movs	r3, #1
 800eb96:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 800eb9a:	e0b5      	b.n	800ed08 <UART_SetConfig+0xa94>
 800eb9c:	03d09000 	.word	0x03d09000
 800eba0:	003d0900 	.word	0x003d0900
 800eba4:	08017b94 	.word	0x08017b94
 800eba8:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 800ebac:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800ebb0:	2b20      	cmp	r3, #32
 800ebb2:	dc49      	bgt.n	800ec48 <UART_SetConfig+0x9d4>
 800ebb4:	2b00      	cmp	r3, #0
 800ebb6:	db7c      	blt.n	800ecb2 <UART_SetConfig+0xa3e>
 800ebb8:	2b20      	cmp	r3, #32
 800ebba:	d87a      	bhi.n	800ecb2 <UART_SetConfig+0xa3e>
 800ebbc:	a201      	add	r2, pc, #4	; (adr r2, 800ebc4 <UART_SetConfig+0x950>)
 800ebbe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ebc2:	bf00      	nop
 800ebc4:	0800ec4f 	.word	0x0800ec4f
 800ebc8:	0800ec57 	.word	0x0800ec57
 800ebcc:	0800ecb3 	.word	0x0800ecb3
 800ebd0:	0800ecb3 	.word	0x0800ecb3
 800ebd4:	0800ec5f 	.word	0x0800ec5f
 800ebd8:	0800ecb3 	.word	0x0800ecb3
 800ebdc:	0800ecb3 	.word	0x0800ecb3
 800ebe0:	0800ecb3 	.word	0x0800ecb3
 800ebe4:	0800ec6f 	.word	0x0800ec6f
 800ebe8:	0800ecb3 	.word	0x0800ecb3
 800ebec:	0800ecb3 	.word	0x0800ecb3
 800ebf0:	0800ecb3 	.word	0x0800ecb3
 800ebf4:	0800ecb3 	.word	0x0800ecb3
 800ebf8:	0800ecb3 	.word	0x0800ecb3
 800ebfc:	0800ecb3 	.word	0x0800ecb3
 800ec00:	0800ecb3 	.word	0x0800ecb3
 800ec04:	0800ec7f 	.word	0x0800ec7f
 800ec08:	0800ecb3 	.word	0x0800ecb3
 800ec0c:	0800ecb3 	.word	0x0800ecb3
 800ec10:	0800ecb3 	.word	0x0800ecb3
 800ec14:	0800ecb3 	.word	0x0800ecb3
 800ec18:	0800ecb3 	.word	0x0800ecb3
 800ec1c:	0800ecb3 	.word	0x0800ecb3
 800ec20:	0800ecb3 	.word	0x0800ecb3
 800ec24:	0800ecb3 	.word	0x0800ecb3
 800ec28:	0800ecb3 	.word	0x0800ecb3
 800ec2c:	0800ecb3 	.word	0x0800ecb3
 800ec30:	0800ecb3 	.word	0x0800ecb3
 800ec34:	0800ecb3 	.word	0x0800ecb3
 800ec38:	0800ecb3 	.word	0x0800ecb3
 800ec3c:	0800ecb3 	.word	0x0800ecb3
 800ec40:	0800ecb3 	.word	0x0800ecb3
 800ec44:	0800eca5 	.word	0x0800eca5
 800ec48:	2b40      	cmp	r3, #64	; 0x40
 800ec4a:	d02e      	beq.n	800ecaa <UART_SetConfig+0xa36>
 800ec4c:	e031      	b.n	800ecb2 <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800ec4e:	f7fa fd25 	bl	800969c <HAL_RCC_GetPCLK1Freq>
 800ec52:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800ec54:	e033      	b.n	800ecbe <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800ec56:	f7fa fd37 	bl	80096c8 <HAL_RCC_GetPCLK2Freq>
 800ec5a:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800ec5c:	e02f      	b.n	800ecbe <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ec5e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800ec62:	4618      	mov	r0, r3
 800ec64:	f7fc fd28 	bl	800b6b8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800ec68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ec6a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800ec6c:	e027      	b.n	800ecbe <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800ec6e:	f107 0318 	add.w	r3, r7, #24
 800ec72:	4618      	mov	r0, r3
 800ec74:	f7fc fe74 	bl	800b960 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800ec78:	69fb      	ldr	r3, [r7, #28]
 800ec7a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800ec7c:	e01f      	b.n	800ecbe <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800ec7e:	4b2d      	ldr	r3, [pc, #180]	; (800ed34 <UART_SetConfig+0xac0>)
 800ec80:	681b      	ldr	r3, [r3, #0]
 800ec82:	f003 0320 	and.w	r3, r3, #32
 800ec86:	2b00      	cmp	r3, #0
 800ec88:	d009      	beq.n	800ec9e <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800ec8a:	4b2a      	ldr	r3, [pc, #168]	; (800ed34 <UART_SetConfig+0xac0>)
 800ec8c:	681b      	ldr	r3, [r3, #0]
 800ec8e:	08db      	lsrs	r3, r3, #3
 800ec90:	f003 0303 	and.w	r3, r3, #3
 800ec94:	4a28      	ldr	r2, [pc, #160]	; (800ed38 <UART_SetConfig+0xac4>)
 800ec96:	fa22 f303 	lsr.w	r3, r2, r3
 800ec9a:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800ec9c:	e00f      	b.n	800ecbe <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 800ec9e:	4b26      	ldr	r3, [pc, #152]	; (800ed38 <UART_SetConfig+0xac4>)
 800eca0:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800eca2:	e00c      	b.n	800ecbe <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800eca4:	4b25      	ldr	r3, [pc, #148]	; (800ed3c <UART_SetConfig+0xac8>)
 800eca6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800eca8:	e009      	b.n	800ecbe <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800ecaa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800ecae:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800ecb0:	e005      	b.n	800ecbe <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 800ecb2:	2300      	movs	r3, #0
 800ecb4:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 800ecb6:	2301      	movs	r3, #1
 800ecb8:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 800ecbc:	bf00      	nop
    }

    if (pclk != 0U)
 800ecbe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ecc0:	2b00      	cmp	r3, #0
 800ecc2:	d021      	beq.n	800ed08 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800ecc4:	697b      	ldr	r3, [r7, #20]
 800ecc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ecc8:	4a1d      	ldr	r2, [pc, #116]	; (800ed40 <UART_SetConfig+0xacc>)
 800ecca:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ecce:	461a      	mov	r2, r3
 800ecd0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ecd2:	fbb3 f2f2 	udiv	r2, r3, r2
 800ecd6:	697b      	ldr	r3, [r7, #20]
 800ecd8:	685b      	ldr	r3, [r3, #4]
 800ecda:	085b      	lsrs	r3, r3, #1
 800ecdc:	441a      	add	r2, r3
 800ecde:	697b      	ldr	r3, [r7, #20]
 800ece0:	685b      	ldr	r3, [r3, #4]
 800ece2:	fbb2 f3f3 	udiv	r3, r2, r3
 800ece6:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800ece8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ecea:	2b0f      	cmp	r3, #15
 800ecec:	d909      	bls.n	800ed02 <UART_SetConfig+0xa8e>
 800ecee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ecf0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800ecf4:	d205      	bcs.n	800ed02 <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800ecf6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ecf8:	b29a      	uxth	r2, r3
 800ecfa:	697b      	ldr	r3, [r7, #20]
 800ecfc:	681b      	ldr	r3, [r3, #0]
 800ecfe:	60da      	str	r2, [r3, #12]
 800ed00:	e002      	b.n	800ed08 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800ed02:	2301      	movs	r3, #1
 800ed04:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800ed08:	697b      	ldr	r3, [r7, #20]
 800ed0a:	2201      	movs	r2, #1
 800ed0c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 800ed10:	697b      	ldr	r3, [r7, #20]
 800ed12:	2201      	movs	r2, #1
 800ed14:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800ed18:	697b      	ldr	r3, [r7, #20]
 800ed1a:	2200      	movs	r2, #0
 800ed1c:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 800ed1e:	697b      	ldr	r3, [r7, #20]
 800ed20:	2200      	movs	r2, #0
 800ed22:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 800ed24:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
}
 800ed28:	4618      	mov	r0, r3
 800ed2a:	3748      	adds	r7, #72	; 0x48
 800ed2c:	46bd      	mov	sp, r7
 800ed2e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800ed32:	bf00      	nop
 800ed34:	58024400 	.word	0x58024400
 800ed38:	03d09000 	.word	0x03d09000
 800ed3c:	003d0900 	.word	0x003d0900
 800ed40:	08017b94 	.word	0x08017b94

0800ed44 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800ed44:	b480      	push	{r7}
 800ed46:	b083      	sub	sp, #12
 800ed48:	af00      	add	r7, sp, #0
 800ed4a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800ed4c:	687b      	ldr	r3, [r7, #4]
 800ed4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ed50:	f003 0301 	and.w	r3, r3, #1
 800ed54:	2b00      	cmp	r3, #0
 800ed56:	d00a      	beq.n	800ed6e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800ed58:	687b      	ldr	r3, [r7, #4]
 800ed5a:	681b      	ldr	r3, [r3, #0]
 800ed5c:	685b      	ldr	r3, [r3, #4]
 800ed5e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800ed62:	687b      	ldr	r3, [r7, #4]
 800ed64:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ed66:	687b      	ldr	r3, [r7, #4]
 800ed68:	681b      	ldr	r3, [r3, #0]
 800ed6a:	430a      	orrs	r2, r1
 800ed6c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800ed6e:	687b      	ldr	r3, [r7, #4]
 800ed70:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ed72:	f003 0302 	and.w	r3, r3, #2
 800ed76:	2b00      	cmp	r3, #0
 800ed78:	d00a      	beq.n	800ed90 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800ed7a:	687b      	ldr	r3, [r7, #4]
 800ed7c:	681b      	ldr	r3, [r3, #0]
 800ed7e:	685b      	ldr	r3, [r3, #4]
 800ed80:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800ed84:	687b      	ldr	r3, [r7, #4]
 800ed86:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800ed88:	687b      	ldr	r3, [r7, #4]
 800ed8a:	681b      	ldr	r3, [r3, #0]
 800ed8c:	430a      	orrs	r2, r1
 800ed8e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800ed90:	687b      	ldr	r3, [r7, #4]
 800ed92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ed94:	f003 0304 	and.w	r3, r3, #4
 800ed98:	2b00      	cmp	r3, #0
 800ed9a:	d00a      	beq.n	800edb2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800ed9c:	687b      	ldr	r3, [r7, #4]
 800ed9e:	681b      	ldr	r3, [r3, #0]
 800eda0:	685b      	ldr	r3, [r3, #4]
 800eda2:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800eda6:	687b      	ldr	r3, [r7, #4]
 800eda8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800edaa:	687b      	ldr	r3, [r7, #4]
 800edac:	681b      	ldr	r3, [r3, #0]
 800edae:	430a      	orrs	r2, r1
 800edb0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800edb2:	687b      	ldr	r3, [r7, #4]
 800edb4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800edb6:	f003 0308 	and.w	r3, r3, #8
 800edba:	2b00      	cmp	r3, #0
 800edbc:	d00a      	beq.n	800edd4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800edbe:	687b      	ldr	r3, [r7, #4]
 800edc0:	681b      	ldr	r3, [r3, #0]
 800edc2:	685b      	ldr	r3, [r3, #4]
 800edc4:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800edc8:	687b      	ldr	r3, [r7, #4]
 800edca:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800edcc:	687b      	ldr	r3, [r7, #4]
 800edce:	681b      	ldr	r3, [r3, #0]
 800edd0:	430a      	orrs	r2, r1
 800edd2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800edd4:	687b      	ldr	r3, [r7, #4]
 800edd6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800edd8:	f003 0310 	and.w	r3, r3, #16
 800eddc:	2b00      	cmp	r3, #0
 800edde:	d00a      	beq.n	800edf6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800ede0:	687b      	ldr	r3, [r7, #4]
 800ede2:	681b      	ldr	r3, [r3, #0]
 800ede4:	689b      	ldr	r3, [r3, #8]
 800ede6:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800edea:	687b      	ldr	r3, [r7, #4]
 800edec:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800edee:	687b      	ldr	r3, [r7, #4]
 800edf0:	681b      	ldr	r3, [r3, #0]
 800edf2:	430a      	orrs	r2, r1
 800edf4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800edf6:	687b      	ldr	r3, [r7, #4]
 800edf8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800edfa:	f003 0320 	and.w	r3, r3, #32
 800edfe:	2b00      	cmp	r3, #0
 800ee00:	d00a      	beq.n	800ee18 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800ee02:	687b      	ldr	r3, [r7, #4]
 800ee04:	681b      	ldr	r3, [r3, #0]
 800ee06:	689b      	ldr	r3, [r3, #8]
 800ee08:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800ee0c:	687b      	ldr	r3, [r7, #4]
 800ee0e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800ee10:	687b      	ldr	r3, [r7, #4]
 800ee12:	681b      	ldr	r3, [r3, #0]
 800ee14:	430a      	orrs	r2, r1
 800ee16:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800ee18:	687b      	ldr	r3, [r7, #4]
 800ee1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ee1c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ee20:	2b00      	cmp	r3, #0
 800ee22:	d01a      	beq.n	800ee5a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800ee24:	687b      	ldr	r3, [r7, #4]
 800ee26:	681b      	ldr	r3, [r3, #0]
 800ee28:	685b      	ldr	r3, [r3, #4]
 800ee2a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800ee2e:	687b      	ldr	r3, [r7, #4]
 800ee30:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800ee32:	687b      	ldr	r3, [r7, #4]
 800ee34:	681b      	ldr	r3, [r3, #0]
 800ee36:	430a      	orrs	r2, r1
 800ee38:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800ee3a:	687b      	ldr	r3, [r7, #4]
 800ee3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ee3e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800ee42:	d10a      	bne.n	800ee5a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800ee44:	687b      	ldr	r3, [r7, #4]
 800ee46:	681b      	ldr	r3, [r3, #0]
 800ee48:	685b      	ldr	r3, [r3, #4]
 800ee4a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800ee4e:	687b      	ldr	r3, [r7, #4]
 800ee50:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800ee52:	687b      	ldr	r3, [r7, #4]
 800ee54:	681b      	ldr	r3, [r3, #0]
 800ee56:	430a      	orrs	r2, r1
 800ee58:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800ee5a:	687b      	ldr	r3, [r7, #4]
 800ee5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ee5e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ee62:	2b00      	cmp	r3, #0
 800ee64:	d00a      	beq.n	800ee7c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800ee66:	687b      	ldr	r3, [r7, #4]
 800ee68:	681b      	ldr	r3, [r3, #0]
 800ee6a:	685b      	ldr	r3, [r3, #4]
 800ee6c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800ee70:	687b      	ldr	r3, [r7, #4]
 800ee72:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800ee74:	687b      	ldr	r3, [r7, #4]
 800ee76:	681b      	ldr	r3, [r3, #0]
 800ee78:	430a      	orrs	r2, r1
 800ee7a:	605a      	str	r2, [r3, #4]
  }
}
 800ee7c:	bf00      	nop
 800ee7e:	370c      	adds	r7, #12
 800ee80:	46bd      	mov	sp, r7
 800ee82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee86:	4770      	bx	lr

0800ee88 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800ee88:	b580      	push	{r7, lr}
 800ee8a:	b098      	sub	sp, #96	; 0x60
 800ee8c:	af02      	add	r7, sp, #8
 800ee8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ee90:	687b      	ldr	r3, [r7, #4]
 800ee92:	2200      	movs	r2, #0
 800ee94:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800ee98:	f7f4 fddc 	bl	8003a54 <HAL_GetTick>
 800ee9c:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800ee9e:	687b      	ldr	r3, [r7, #4]
 800eea0:	681b      	ldr	r3, [r3, #0]
 800eea2:	681b      	ldr	r3, [r3, #0]
 800eea4:	f003 0308 	and.w	r3, r3, #8
 800eea8:	2b08      	cmp	r3, #8
 800eeaa:	d12f      	bne.n	800ef0c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800eeac:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800eeb0:	9300      	str	r3, [sp, #0]
 800eeb2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800eeb4:	2200      	movs	r2, #0
 800eeb6:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800eeba:	6878      	ldr	r0, [r7, #4]
 800eebc:	f000 f88e 	bl	800efdc <UART_WaitOnFlagUntilTimeout>
 800eec0:	4603      	mov	r3, r0
 800eec2:	2b00      	cmp	r3, #0
 800eec4:	d022      	beq.n	800ef0c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800eec6:	687b      	ldr	r3, [r7, #4]
 800eec8:	681b      	ldr	r3, [r3, #0]
 800eeca:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800eecc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eece:	e853 3f00 	ldrex	r3, [r3]
 800eed2:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800eed4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800eed6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800eeda:	653b      	str	r3, [r7, #80]	; 0x50
 800eedc:	687b      	ldr	r3, [r7, #4]
 800eede:	681b      	ldr	r3, [r3, #0]
 800eee0:	461a      	mov	r2, r3
 800eee2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800eee4:	647b      	str	r3, [r7, #68]	; 0x44
 800eee6:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800eee8:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800eeea:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800eeec:	e841 2300 	strex	r3, r2, [r1]
 800eef0:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800eef2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800eef4:	2b00      	cmp	r3, #0
 800eef6:	d1e6      	bne.n	800eec6 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800eef8:	687b      	ldr	r3, [r7, #4]
 800eefa:	2220      	movs	r2, #32
 800eefc:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      __HAL_UNLOCK(huart);
 800ef00:	687b      	ldr	r3, [r7, #4]
 800ef02:	2200      	movs	r2, #0
 800ef04:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800ef08:	2303      	movs	r3, #3
 800ef0a:	e063      	b.n	800efd4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800ef0c:	687b      	ldr	r3, [r7, #4]
 800ef0e:	681b      	ldr	r3, [r3, #0]
 800ef10:	681b      	ldr	r3, [r3, #0]
 800ef12:	f003 0304 	and.w	r3, r3, #4
 800ef16:	2b04      	cmp	r3, #4
 800ef18:	d149      	bne.n	800efae <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800ef1a:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800ef1e:	9300      	str	r3, [sp, #0]
 800ef20:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800ef22:	2200      	movs	r2, #0
 800ef24:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800ef28:	6878      	ldr	r0, [r7, #4]
 800ef2a:	f000 f857 	bl	800efdc <UART_WaitOnFlagUntilTimeout>
 800ef2e:	4603      	mov	r3, r0
 800ef30:	2b00      	cmp	r3, #0
 800ef32:	d03c      	beq.n	800efae <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800ef34:	687b      	ldr	r3, [r7, #4]
 800ef36:	681b      	ldr	r3, [r3, #0]
 800ef38:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ef3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ef3c:	e853 3f00 	ldrex	r3, [r3]
 800ef40:	623b      	str	r3, [r7, #32]
   return(result);
 800ef42:	6a3b      	ldr	r3, [r7, #32]
 800ef44:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800ef48:	64fb      	str	r3, [r7, #76]	; 0x4c
 800ef4a:	687b      	ldr	r3, [r7, #4]
 800ef4c:	681b      	ldr	r3, [r3, #0]
 800ef4e:	461a      	mov	r2, r3
 800ef50:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ef52:	633b      	str	r3, [r7, #48]	; 0x30
 800ef54:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ef56:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800ef58:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ef5a:	e841 2300 	strex	r3, r2, [r1]
 800ef5e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800ef60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ef62:	2b00      	cmp	r3, #0
 800ef64:	d1e6      	bne.n	800ef34 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ef66:	687b      	ldr	r3, [r7, #4]
 800ef68:	681b      	ldr	r3, [r3, #0]
 800ef6a:	3308      	adds	r3, #8
 800ef6c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ef6e:	693b      	ldr	r3, [r7, #16]
 800ef70:	e853 3f00 	ldrex	r3, [r3]
 800ef74:	60fb      	str	r3, [r7, #12]
   return(result);
 800ef76:	68fb      	ldr	r3, [r7, #12]
 800ef78:	f023 0301 	bic.w	r3, r3, #1
 800ef7c:	64bb      	str	r3, [r7, #72]	; 0x48
 800ef7e:	687b      	ldr	r3, [r7, #4]
 800ef80:	681b      	ldr	r3, [r3, #0]
 800ef82:	3308      	adds	r3, #8
 800ef84:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800ef86:	61fa      	str	r2, [r7, #28]
 800ef88:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ef8a:	69b9      	ldr	r1, [r7, #24]
 800ef8c:	69fa      	ldr	r2, [r7, #28]
 800ef8e:	e841 2300 	strex	r3, r2, [r1]
 800ef92:	617b      	str	r3, [r7, #20]
   return(result);
 800ef94:	697b      	ldr	r3, [r7, #20]
 800ef96:	2b00      	cmp	r3, #0
 800ef98:	d1e5      	bne.n	800ef66 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800ef9a:	687b      	ldr	r3, [r7, #4]
 800ef9c:	2220      	movs	r2, #32
 800ef9e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 800efa2:	687b      	ldr	r3, [r7, #4]
 800efa4:	2200      	movs	r2, #0
 800efa6:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800efaa:	2303      	movs	r3, #3
 800efac:	e012      	b.n	800efd4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800efae:	687b      	ldr	r3, [r7, #4]
 800efb0:	2220      	movs	r2, #32
 800efb2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800efb6:	687b      	ldr	r3, [r7, #4]
 800efb8:	2220      	movs	r2, #32
 800efba:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800efbe:	687b      	ldr	r3, [r7, #4]
 800efc0:	2200      	movs	r2, #0
 800efc2:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800efc4:	687b      	ldr	r3, [r7, #4]
 800efc6:	2200      	movs	r2, #0
 800efc8:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 800efca:	687b      	ldr	r3, [r7, #4]
 800efcc:	2200      	movs	r2, #0
 800efce:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800efd2:	2300      	movs	r3, #0
}
 800efd4:	4618      	mov	r0, r3
 800efd6:	3758      	adds	r7, #88	; 0x58
 800efd8:	46bd      	mov	sp, r7
 800efda:	bd80      	pop	{r7, pc}

0800efdc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800efdc:	b580      	push	{r7, lr}
 800efde:	b084      	sub	sp, #16
 800efe0:	af00      	add	r7, sp, #0
 800efe2:	60f8      	str	r0, [r7, #12]
 800efe4:	60b9      	str	r1, [r7, #8]
 800efe6:	603b      	str	r3, [r7, #0]
 800efe8:	4613      	mov	r3, r2
 800efea:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800efec:	e049      	b.n	800f082 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800efee:	69bb      	ldr	r3, [r7, #24]
 800eff0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800eff4:	d045      	beq.n	800f082 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800eff6:	f7f4 fd2d 	bl	8003a54 <HAL_GetTick>
 800effa:	4602      	mov	r2, r0
 800effc:	683b      	ldr	r3, [r7, #0]
 800effe:	1ad3      	subs	r3, r2, r3
 800f000:	69ba      	ldr	r2, [r7, #24]
 800f002:	429a      	cmp	r2, r3
 800f004:	d302      	bcc.n	800f00c <UART_WaitOnFlagUntilTimeout+0x30>
 800f006:	69bb      	ldr	r3, [r7, #24]
 800f008:	2b00      	cmp	r3, #0
 800f00a:	d101      	bne.n	800f010 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800f00c:	2303      	movs	r3, #3
 800f00e:	e048      	b.n	800f0a2 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800f010:	68fb      	ldr	r3, [r7, #12]
 800f012:	681b      	ldr	r3, [r3, #0]
 800f014:	681b      	ldr	r3, [r3, #0]
 800f016:	f003 0304 	and.w	r3, r3, #4
 800f01a:	2b00      	cmp	r3, #0
 800f01c:	d031      	beq.n	800f082 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800f01e:	68fb      	ldr	r3, [r7, #12]
 800f020:	681b      	ldr	r3, [r3, #0]
 800f022:	69db      	ldr	r3, [r3, #28]
 800f024:	f003 0308 	and.w	r3, r3, #8
 800f028:	2b08      	cmp	r3, #8
 800f02a:	d110      	bne.n	800f04e <UART_WaitOnFlagUntilTimeout+0x72>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800f02c:	68fb      	ldr	r3, [r7, #12]
 800f02e:	681b      	ldr	r3, [r3, #0]
 800f030:	2208      	movs	r2, #8
 800f032:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 800f034:	68f8      	ldr	r0, [r7, #12]
 800f036:	f000 f839 	bl	800f0ac <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 800f03a:	68fb      	ldr	r3, [r7, #12]
 800f03c:	2208      	movs	r2, #8
 800f03e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 800f042:	68fb      	ldr	r3, [r7, #12]
 800f044:	2200      	movs	r2, #0
 800f046:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

           return HAL_ERROR;
 800f04a:	2301      	movs	r3, #1
 800f04c:	e029      	b.n	800f0a2 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800f04e:	68fb      	ldr	r3, [r7, #12]
 800f050:	681b      	ldr	r3, [r3, #0]
 800f052:	69db      	ldr	r3, [r3, #28]
 800f054:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800f058:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800f05c:	d111      	bne.n	800f082 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800f05e:	68fb      	ldr	r3, [r7, #12]
 800f060:	681b      	ldr	r3, [r3, #0]
 800f062:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800f066:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800f068:	68f8      	ldr	r0, [r7, #12]
 800f06a:	f000 f81f 	bl	800f0ac <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800f06e:	68fb      	ldr	r3, [r7, #12]
 800f070:	2220      	movs	r2, #32
 800f072:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800f076:	68fb      	ldr	r3, [r7, #12]
 800f078:	2200      	movs	r2, #0
 800f07a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 800f07e:	2303      	movs	r3, #3
 800f080:	e00f      	b.n	800f0a2 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800f082:	68fb      	ldr	r3, [r7, #12]
 800f084:	681b      	ldr	r3, [r3, #0]
 800f086:	69da      	ldr	r2, [r3, #28]
 800f088:	68bb      	ldr	r3, [r7, #8]
 800f08a:	4013      	ands	r3, r2
 800f08c:	68ba      	ldr	r2, [r7, #8]
 800f08e:	429a      	cmp	r2, r3
 800f090:	bf0c      	ite	eq
 800f092:	2301      	moveq	r3, #1
 800f094:	2300      	movne	r3, #0
 800f096:	b2db      	uxtb	r3, r3
 800f098:	461a      	mov	r2, r3
 800f09a:	79fb      	ldrb	r3, [r7, #7]
 800f09c:	429a      	cmp	r2, r3
 800f09e:	d0a6      	beq.n	800efee <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800f0a0:	2300      	movs	r3, #0
}
 800f0a2:	4618      	mov	r0, r3
 800f0a4:	3710      	adds	r7, #16
 800f0a6:	46bd      	mov	sp, r7
 800f0a8:	bd80      	pop	{r7, pc}
	...

0800f0ac <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800f0ac:	b480      	push	{r7}
 800f0ae:	b095      	sub	sp, #84	; 0x54
 800f0b0:	af00      	add	r7, sp, #0
 800f0b2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800f0b4:	687b      	ldr	r3, [r7, #4]
 800f0b6:	681b      	ldr	r3, [r3, #0]
 800f0b8:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f0ba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f0bc:	e853 3f00 	ldrex	r3, [r3]
 800f0c0:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800f0c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f0c4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800f0c8:	64fb      	str	r3, [r7, #76]	; 0x4c
 800f0ca:	687b      	ldr	r3, [r7, #4]
 800f0cc:	681b      	ldr	r3, [r3, #0]
 800f0ce:	461a      	mov	r2, r3
 800f0d0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f0d2:	643b      	str	r3, [r7, #64]	; 0x40
 800f0d4:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f0d6:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800f0d8:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800f0da:	e841 2300 	strex	r3, r2, [r1]
 800f0de:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800f0e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f0e2:	2b00      	cmp	r3, #0
 800f0e4:	d1e6      	bne.n	800f0b4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800f0e6:	687b      	ldr	r3, [r7, #4]
 800f0e8:	681b      	ldr	r3, [r3, #0]
 800f0ea:	3308      	adds	r3, #8
 800f0ec:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f0ee:	6a3b      	ldr	r3, [r7, #32]
 800f0f0:	e853 3f00 	ldrex	r3, [r3]
 800f0f4:	61fb      	str	r3, [r7, #28]
   return(result);
 800f0f6:	69fa      	ldr	r2, [r7, #28]
 800f0f8:	4b1e      	ldr	r3, [pc, #120]	; (800f174 <UART_EndRxTransfer+0xc8>)
 800f0fa:	4013      	ands	r3, r2
 800f0fc:	64bb      	str	r3, [r7, #72]	; 0x48
 800f0fe:	687b      	ldr	r3, [r7, #4]
 800f100:	681b      	ldr	r3, [r3, #0]
 800f102:	3308      	adds	r3, #8
 800f104:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800f106:	62fa      	str	r2, [r7, #44]	; 0x2c
 800f108:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f10a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800f10c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800f10e:	e841 2300 	strex	r3, r2, [r1]
 800f112:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800f114:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f116:	2b00      	cmp	r3, #0
 800f118:	d1e5      	bne.n	800f0e6 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800f11a:	687b      	ldr	r3, [r7, #4]
 800f11c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800f11e:	2b01      	cmp	r3, #1
 800f120:	d118      	bne.n	800f154 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800f122:	687b      	ldr	r3, [r7, #4]
 800f124:	681b      	ldr	r3, [r3, #0]
 800f126:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f128:	68fb      	ldr	r3, [r7, #12]
 800f12a:	e853 3f00 	ldrex	r3, [r3]
 800f12e:	60bb      	str	r3, [r7, #8]
   return(result);
 800f130:	68bb      	ldr	r3, [r7, #8]
 800f132:	f023 0310 	bic.w	r3, r3, #16
 800f136:	647b      	str	r3, [r7, #68]	; 0x44
 800f138:	687b      	ldr	r3, [r7, #4]
 800f13a:	681b      	ldr	r3, [r3, #0]
 800f13c:	461a      	mov	r2, r3
 800f13e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f140:	61bb      	str	r3, [r7, #24]
 800f142:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f144:	6979      	ldr	r1, [r7, #20]
 800f146:	69ba      	ldr	r2, [r7, #24]
 800f148:	e841 2300 	strex	r3, r2, [r1]
 800f14c:	613b      	str	r3, [r7, #16]
   return(result);
 800f14e:	693b      	ldr	r3, [r7, #16]
 800f150:	2b00      	cmp	r3, #0
 800f152:	d1e6      	bne.n	800f122 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800f154:	687b      	ldr	r3, [r7, #4]
 800f156:	2220      	movs	r2, #32
 800f158:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f15c:	687b      	ldr	r3, [r7, #4]
 800f15e:	2200      	movs	r2, #0
 800f160:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800f162:	687b      	ldr	r3, [r7, #4]
 800f164:	2200      	movs	r2, #0
 800f166:	675a      	str	r2, [r3, #116]	; 0x74
}
 800f168:	bf00      	nop
 800f16a:	3754      	adds	r7, #84	; 0x54
 800f16c:	46bd      	mov	sp, r7
 800f16e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f172:	4770      	bx	lr
 800f174:	effffffe 	.word	0xeffffffe

0800f178 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800f178:	b580      	push	{r7, lr}
 800f17a:	b084      	sub	sp, #16
 800f17c:	af00      	add	r7, sp, #0
 800f17e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800f180:	687b      	ldr	r3, [r7, #4]
 800f182:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f184:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800f186:	68fb      	ldr	r3, [r7, #12]
 800f188:	2200      	movs	r2, #0
 800f18a:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 800f18e:	68fb      	ldr	r3, [r7, #12]
 800f190:	2200      	movs	r2, #0
 800f192:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800f196:	68f8      	ldr	r0, [r7, #12]
 800f198:	f7ff f856 	bl	800e248 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800f19c:	bf00      	nop
 800f19e:	3710      	adds	r7, #16
 800f1a0:	46bd      	mov	sp, r7
 800f1a2:	bd80      	pop	{r7, pc}

0800f1a4 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800f1a4:	b580      	push	{r7, lr}
 800f1a6:	b088      	sub	sp, #32
 800f1a8:	af00      	add	r7, sp, #0
 800f1aa:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800f1ac:	687b      	ldr	r3, [r7, #4]
 800f1ae:	681b      	ldr	r3, [r3, #0]
 800f1b0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f1b2:	68fb      	ldr	r3, [r7, #12]
 800f1b4:	e853 3f00 	ldrex	r3, [r3]
 800f1b8:	60bb      	str	r3, [r7, #8]
   return(result);
 800f1ba:	68bb      	ldr	r3, [r7, #8]
 800f1bc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800f1c0:	61fb      	str	r3, [r7, #28]
 800f1c2:	687b      	ldr	r3, [r7, #4]
 800f1c4:	681b      	ldr	r3, [r3, #0]
 800f1c6:	461a      	mov	r2, r3
 800f1c8:	69fb      	ldr	r3, [r7, #28]
 800f1ca:	61bb      	str	r3, [r7, #24]
 800f1cc:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f1ce:	6979      	ldr	r1, [r7, #20]
 800f1d0:	69ba      	ldr	r2, [r7, #24]
 800f1d2:	e841 2300 	strex	r3, r2, [r1]
 800f1d6:	613b      	str	r3, [r7, #16]
   return(result);
 800f1d8:	693b      	ldr	r3, [r7, #16]
 800f1da:	2b00      	cmp	r3, #0
 800f1dc:	d1e6      	bne.n	800f1ac <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800f1de:	687b      	ldr	r3, [r7, #4]
 800f1e0:	2220      	movs	r2, #32
 800f1e2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800f1e6:	687b      	ldr	r3, [r7, #4]
 800f1e8:	2200      	movs	r2, #0
 800f1ea:	679a      	str	r2, [r3, #120]	; 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800f1ec:	6878      	ldr	r0, [r7, #4]
 800f1ee:	f7ff f821 	bl	800e234 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800f1f2:	bf00      	nop
 800f1f4:	3720      	adds	r7, #32
 800f1f6:	46bd      	mov	sp, r7
 800f1f8:	bd80      	pop	{r7, pc}

0800f1fa <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800f1fa:	b480      	push	{r7}
 800f1fc:	b083      	sub	sp, #12
 800f1fe:	af00      	add	r7, sp, #0
 800f200:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800f202:	bf00      	nop
 800f204:	370c      	adds	r7, #12
 800f206:	46bd      	mov	sp, r7
 800f208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f20c:	4770      	bx	lr

0800f20e <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800f20e:	b480      	push	{r7}
 800f210:	b083      	sub	sp, #12
 800f212:	af00      	add	r7, sp, #0
 800f214:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800f216:	bf00      	nop
 800f218:	370c      	adds	r7, #12
 800f21a:	46bd      	mov	sp, r7
 800f21c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f220:	4770      	bx	lr

0800f222 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800f222:	b480      	push	{r7}
 800f224:	b083      	sub	sp, #12
 800f226:	af00      	add	r7, sp, #0
 800f228:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800f22a:	bf00      	nop
 800f22c:	370c      	adds	r7, #12
 800f22e:	46bd      	mov	sp, r7
 800f230:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f234:	4770      	bx	lr

0800f236 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800f236:	b480      	push	{r7}
 800f238:	b085      	sub	sp, #20
 800f23a:	af00      	add	r7, sp, #0
 800f23c:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800f23e:	687b      	ldr	r3, [r7, #4]
 800f240:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800f244:	2b01      	cmp	r3, #1
 800f246:	d101      	bne.n	800f24c <HAL_UARTEx_DisableFifoMode+0x16>
 800f248:	2302      	movs	r3, #2
 800f24a:	e027      	b.n	800f29c <HAL_UARTEx_DisableFifoMode+0x66>
 800f24c:	687b      	ldr	r3, [r7, #4]
 800f24e:	2201      	movs	r2, #1
 800f250:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800f254:	687b      	ldr	r3, [r7, #4]
 800f256:	2224      	movs	r2, #36	; 0x24
 800f258:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800f25c:	687b      	ldr	r3, [r7, #4]
 800f25e:	681b      	ldr	r3, [r3, #0]
 800f260:	681b      	ldr	r3, [r3, #0]
 800f262:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800f264:	687b      	ldr	r3, [r7, #4]
 800f266:	681b      	ldr	r3, [r3, #0]
 800f268:	681a      	ldr	r2, [r3, #0]
 800f26a:	687b      	ldr	r3, [r7, #4]
 800f26c:	681b      	ldr	r3, [r3, #0]
 800f26e:	f022 0201 	bic.w	r2, r2, #1
 800f272:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800f274:	68fb      	ldr	r3, [r7, #12]
 800f276:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800f27a:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800f27c:	687b      	ldr	r3, [r7, #4]
 800f27e:	2200      	movs	r2, #0
 800f280:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800f282:	687b      	ldr	r3, [r7, #4]
 800f284:	681b      	ldr	r3, [r3, #0]
 800f286:	68fa      	ldr	r2, [r7, #12]
 800f288:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800f28a:	687b      	ldr	r3, [r7, #4]
 800f28c:	2220      	movs	r2, #32
 800f28e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800f292:	687b      	ldr	r3, [r7, #4]
 800f294:	2200      	movs	r2, #0
 800f296:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800f29a:	2300      	movs	r3, #0
}
 800f29c:	4618      	mov	r0, r3
 800f29e:	3714      	adds	r7, #20
 800f2a0:	46bd      	mov	sp, r7
 800f2a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f2a6:	4770      	bx	lr

0800f2a8 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800f2a8:	b580      	push	{r7, lr}
 800f2aa:	b084      	sub	sp, #16
 800f2ac:	af00      	add	r7, sp, #0
 800f2ae:	6078      	str	r0, [r7, #4]
 800f2b0:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800f2b2:	687b      	ldr	r3, [r7, #4]
 800f2b4:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800f2b8:	2b01      	cmp	r3, #1
 800f2ba:	d101      	bne.n	800f2c0 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800f2bc:	2302      	movs	r3, #2
 800f2be:	e02d      	b.n	800f31c <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800f2c0:	687b      	ldr	r3, [r7, #4]
 800f2c2:	2201      	movs	r2, #1
 800f2c4:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800f2c8:	687b      	ldr	r3, [r7, #4]
 800f2ca:	2224      	movs	r2, #36	; 0x24
 800f2cc:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800f2d0:	687b      	ldr	r3, [r7, #4]
 800f2d2:	681b      	ldr	r3, [r3, #0]
 800f2d4:	681b      	ldr	r3, [r3, #0]
 800f2d6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800f2d8:	687b      	ldr	r3, [r7, #4]
 800f2da:	681b      	ldr	r3, [r3, #0]
 800f2dc:	681a      	ldr	r2, [r3, #0]
 800f2de:	687b      	ldr	r3, [r7, #4]
 800f2e0:	681b      	ldr	r3, [r3, #0]
 800f2e2:	f022 0201 	bic.w	r2, r2, #1
 800f2e6:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800f2e8:	687b      	ldr	r3, [r7, #4]
 800f2ea:	681b      	ldr	r3, [r3, #0]
 800f2ec:	689b      	ldr	r3, [r3, #8]
 800f2ee:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 800f2f2:	687b      	ldr	r3, [r7, #4]
 800f2f4:	681b      	ldr	r3, [r3, #0]
 800f2f6:	683a      	ldr	r2, [r7, #0]
 800f2f8:	430a      	orrs	r2, r1
 800f2fa:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800f2fc:	6878      	ldr	r0, [r7, #4]
 800f2fe:	f000 f84f 	bl	800f3a0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800f302:	687b      	ldr	r3, [r7, #4]
 800f304:	681b      	ldr	r3, [r3, #0]
 800f306:	68fa      	ldr	r2, [r7, #12]
 800f308:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800f30a:	687b      	ldr	r3, [r7, #4]
 800f30c:	2220      	movs	r2, #32
 800f30e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800f312:	687b      	ldr	r3, [r7, #4]
 800f314:	2200      	movs	r2, #0
 800f316:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800f31a:	2300      	movs	r3, #0
}
 800f31c:	4618      	mov	r0, r3
 800f31e:	3710      	adds	r7, #16
 800f320:	46bd      	mov	sp, r7
 800f322:	bd80      	pop	{r7, pc}

0800f324 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800f324:	b580      	push	{r7, lr}
 800f326:	b084      	sub	sp, #16
 800f328:	af00      	add	r7, sp, #0
 800f32a:	6078      	str	r0, [r7, #4]
 800f32c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800f32e:	687b      	ldr	r3, [r7, #4]
 800f330:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800f334:	2b01      	cmp	r3, #1
 800f336:	d101      	bne.n	800f33c <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800f338:	2302      	movs	r3, #2
 800f33a:	e02d      	b.n	800f398 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800f33c:	687b      	ldr	r3, [r7, #4]
 800f33e:	2201      	movs	r2, #1
 800f340:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800f344:	687b      	ldr	r3, [r7, #4]
 800f346:	2224      	movs	r2, #36	; 0x24
 800f348:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800f34c:	687b      	ldr	r3, [r7, #4]
 800f34e:	681b      	ldr	r3, [r3, #0]
 800f350:	681b      	ldr	r3, [r3, #0]
 800f352:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800f354:	687b      	ldr	r3, [r7, #4]
 800f356:	681b      	ldr	r3, [r3, #0]
 800f358:	681a      	ldr	r2, [r3, #0]
 800f35a:	687b      	ldr	r3, [r7, #4]
 800f35c:	681b      	ldr	r3, [r3, #0]
 800f35e:	f022 0201 	bic.w	r2, r2, #1
 800f362:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800f364:	687b      	ldr	r3, [r7, #4]
 800f366:	681b      	ldr	r3, [r3, #0]
 800f368:	689b      	ldr	r3, [r3, #8]
 800f36a:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800f36e:	687b      	ldr	r3, [r7, #4]
 800f370:	681b      	ldr	r3, [r3, #0]
 800f372:	683a      	ldr	r2, [r7, #0]
 800f374:	430a      	orrs	r2, r1
 800f376:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800f378:	6878      	ldr	r0, [r7, #4]
 800f37a:	f000 f811 	bl	800f3a0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800f37e:	687b      	ldr	r3, [r7, #4]
 800f380:	681b      	ldr	r3, [r3, #0]
 800f382:	68fa      	ldr	r2, [r7, #12]
 800f384:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800f386:	687b      	ldr	r3, [r7, #4]
 800f388:	2220      	movs	r2, #32
 800f38a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800f38e:	687b      	ldr	r3, [r7, #4]
 800f390:	2200      	movs	r2, #0
 800f392:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800f396:	2300      	movs	r3, #0
}
 800f398:	4618      	mov	r0, r3
 800f39a:	3710      	adds	r7, #16
 800f39c:	46bd      	mov	sp, r7
 800f39e:	bd80      	pop	{r7, pc}

0800f3a0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800f3a0:	b480      	push	{r7}
 800f3a2:	b085      	sub	sp, #20
 800f3a4:	af00      	add	r7, sp, #0
 800f3a6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800f3a8:	687b      	ldr	r3, [r7, #4]
 800f3aa:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800f3ac:	2b00      	cmp	r3, #0
 800f3ae:	d108      	bne.n	800f3c2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800f3b0:	687b      	ldr	r3, [r7, #4]
 800f3b2:	2201      	movs	r2, #1
 800f3b4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 800f3b8:	687b      	ldr	r3, [r7, #4]
 800f3ba:	2201      	movs	r2, #1
 800f3bc:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800f3c0:	e031      	b.n	800f426 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800f3c2:	2310      	movs	r3, #16
 800f3c4:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800f3c6:	2310      	movs	r3, #16
 800f3c8:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800f3ca:	687b      	ldr	r3, [r7, #4]
 800f3cc:	681b      	ldr	r3, [r3, #0]
 800f3ce:	689b      	ldr	r3, [r3, #8]
 800f3d0:	0e5b      	lsrs	r3, r3, #25
 800f3d2:	b2db      	uxtb	r3, r3
 800f3d4:	f003 0307 	and.w	r3, r3, #7
 800f3d8:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800f3da:	687b      	ldr	r3, [r7, #4]
 800f3dc:	681b      	ldr	r3, [r3, #0]
 800f3de:	689b      	ldr	r3, [r3, #8]
 800f3e0:	0f5b      	lsrs	r3, r3, #29
 800f3e2:	b2db      	uxtb	r3, r3
 800f3e4:	f003 0307 	and.w	r3, r3, #7
 800f3e8:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800f3ea:	7bbb      	ldrb	r3, [r7, #14]
 800f3ec:	7b3a      	ldrb	r2, [r7, #12]
 800f3ee:	4911      	ldr	r1, [pc, #68]	; (800f434 <UARTEx_SetNbDataToProcess+0x94>)
 800f3f0:	5c8a      	ldrb	r2, [r1, r2]
 800f3f2:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800f3f6:	7b3a      	ldrb	r2, [r7, #12]
 800f3f8:	490f      	ldr	r1, [pc, #60]	; (800f438 <UARTEx_SetNbDataToProcess+0x98>)
 800f3fa:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800f3fc:	fb93 f3f2 	sdiv	r3, r3, r2
 800f400:	b29a      	uxth	r2, r3
 800f402:	687b      	ldr	r3, [r7, #4]
 800f404:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800f408:	7bfb      	ldrb	r3, [r7, #15]
 800f40a:	7b7a      	ldrb	r2, [r7, #13]
 800f40c:	4909      	ldr	r1, [pc, #36]	; (800f434 <UARTEx_SetNbDataToProcess+0x94>)
 800f40e:	5c8a      	ldrb	r2, [r1, r2]
 800f410:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800f414:	7b7a      	ldrb	r2, [r7, #13]
 800f416:	4908      	ldr	r1, [pc, #32]	; (800f438 <UARTEx_SetNbDataToProcess+0x98>)
 800f418:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800f41a:	fb93 f3f2 	sdiv	r3, r3, r2
 800f41e:	b29a      	uxth	r2, r3
 800f420:	687b      	ldr	r3, [r7, #4]
 800f422:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800f426:	bf00      	nop
 800f428:	3714      	adds	r7, #20
 800f42a:	46bd      	mov	sp, r7
 800f42c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f430:	4770      	bx	lr
 800f432:	bf00      	nop
 800f434:	08017bac 	.word	0x08017bac
 800f438:	08017bb4 	.word	0x08017bb4

0800f43c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800f43c:	b084      	sub	sp, #16
 800f43e:	b580      	push	{r7, lr}
 800f440:	b084      	sub	sp, #16
 800f442:	af00      	add	r7, sp, #0
 800f444:	6078      	str	r0, [r7, #4]
 800f446:	f107 001c 	add.w	r0, r7, #28
 800f44a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800f44e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f450:	2b01      	cmp	r3, #1
 800f452:	d120      	bne.n	800f496 <USB_CoreInit+0x5a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800f454:	687b      	ldr	r3, [r7, #4]
 800f456:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f458:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800f45c:	687b      	ldr	r3, [r7, #4]
 800f45e:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800f460:	687b      	ldr	r3, [r7, #4]
 800f462:	68da      	ldr	r2, [r3, #12]
 800f464:	4b2a      	ldr	r3, [pc, #168]	; (800f510 <USB_CoreInit+0xd4>)
 800f466:	4013      	ands	r3, r2
 800f468:	687a      	ldr	r2, [r7, #4]
 800f46a:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800f46c:	687b      	ldr	r3, [r7, #4]
 800f46e:	68db      	ldr	r3, [r3, #12]
 800f470:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800f474:	687b      	ldr	r3, [r7, #4]
 800f476:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800f478:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f47a:	2b01      	cmp	r3, #1
 800f47c:	d105      	bne.n	800f48a <USB_CoreInit+0x4e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800f47e:	687b      	ldr	r3, [r7, #4]
 800f480:	68db      	ldr	r3, [r3, #12]
 800f482:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800f486:	687b      	ldr	r3, [r7, #4]
 800f488:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800f48a:	6878      	ldr	r0, [r7, #4]
 800f48c:	f000 faac 	bl	800f9e8 <USB_CoreReset>
 800f490:	4603      	mov	r3, r0
 800f492:	73fb      	strb	r3, [r7, #15]
 800f494:	e01a      	b.n	800f4cc <USB_CoreInit+0x90>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800f496:	687b      	ldr	r3, [r7, #4]
 800f498:	68db      	ldr	r3, [r3, #12]
 800f49a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800f49e:	687b      	ldr	r3, [r7, #4]
 800f4a0:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800f4a2:	6878      	ldr	r0, [r7, #4]
 800f4a4:	f000 faa0 	bl	800f9e8 <USB_CoreReset>
 800f4a8:	4603      	mov	r3, r0
 800f4aa:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800f4ac:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f4ae:	2b00      	cmp	r3, #0
 800f4b0:	d106      	bne.n	800f4c0 <USB_CoreInit+0x84>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800f4b2:	687b      	ldr	r3, [r7, #4]
 800f4b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f4b6:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800f4ba:	687b      	ldr	r3, [r7, #4]
 800f4bc:	639a      	str	r2, [r3, #56]	; 0x38
 800f4be:	e005      	b.n	800f4cc <USB_CoreInit+0x90>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800f4c0:	687b      	ldr	r3, [r7, #4]
 800f4c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f4c4:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800f4c8:	687b      	ldr	r3, [r7, #4]
 800f4ca:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800f4cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f4ce:	2b01      	cmp	r3, #1
 800f4d0:	d116      	bne.n	800f500 <USB_CoreInit+0xc4>
  {
    /* make sure to reserve 18 fifo Locations for DMA buffers */
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 800f4d2:	687b      	ldr	r3, [r7, #4]
 800f4d4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800f4d6:	b29a      	uxth	r2, r3
 800f4d8:	687b      	ldr	r3, [r7, #4]
 800f4da:	65da      	str	r2, [r3, #92]	; 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 800f4dc:	687b      	ldr	r3, [r7, #4]
 800f4de:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800f4e0:	4b0c      	ldr	r3, [pc, #48]	; (800f514 <USB_CoreInit+0xd8>)
 800f4e2:	4313      	orrs	r3, r2
 800f4e4:	687a      	ldr	r2, [r7, #4]
 800f4e6:	65d3      	str	r3, [r2, #92]	; 0x5c

    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800f4e8:	687b      	ldr	r3, [r7, #4]
 800f4ea:	689b      	ldr	r3, [r3, #8]
 800f4ec:	f043 0206 	orr.w	r2, r3, #6
 800f4f0:	687b      	ldr	r3, [r7, #4]
 800f4f2:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800f4f4:	687b      	ldr	r3, [r7, #4]
 800f4f6:	689b      	ldr	r3, [r3, #8]
 800f4f8:	f043 0220 	orr.w	r2, r3, #32
 800f4fc:	687b      	ldr	r3, [r7, #4]
 800f4fe:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800f500:	7bfb      	ldrb	r3, [r7, #15]
}
 800f502:	4618      	mov	r0, r3
 800f504:	3710      	adds	r7, #16
 800f506:	46bd      	mov	sp, r7
 800f508:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800f50c:	b004      	add	sp, #16
 800f50e:	4770      	bx	lr
 800f510:	ffbdffbf 	.word	0xffbdffbf
 800f514:	03ee0000 	.word	0x03ee0000

0800f518 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800f518:	b480      	push	{r7}
 800f51a:	b083      	sub	sp, #12
 800f51c:	af00      	add	r7, sp, #0
 800f51e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800f520:	687b      	ldr	r3, [r7, #4]
 800f522:	689b      	ldr	r3, [r3, #8]
 800f524:	f023 0201 	bic.w	r2, r3, #1
 800f528:	687b      	ldr	r3, [r7, #4]
 800f52a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800f52c:	2300      	movs	r3, #0
}
 800f52e:	4618      	mov	r0, r3
 800f530:	370c      	adds	r7, #12
 800f532:	46bd      	mov	sp, r7
 800f534:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f538:	4770      	bx	lr

0800f53a <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800f53a:	b580      	push	{r7, lr}
 800f53c:	b084      	sub	sp, #16
 800f53e:	af00      	add	r7, sp, #0
 800f540:	6078      	str	r0, [r7, #4]
 800f542:	460b      	mov	r3, r1
 800f544:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800f546:	2300      	movs	r3, #0
 800f548:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800f54a:	687b      	ldr	r3, [r7, #4]
 800f54c:	68db      	ldr	r3, [r3, #12]
 800f54e:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800f552:	687b      	ldr	r3, [r7, #4]
 800f554:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800f556:	78fb      	ldrb	r3, [r7, #3]
 800f558:	2b01      	cmp	r3, #1
 800f55a:	d115      	bne.n	800f588 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800f55c:	687b      	ldr	r3, [r7, #4]
 800f55e:	68db      	ldr	r3, [r3, #12]
 800f560:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800f564:	687b      	ldr	r3, [r7, #4]
 800f566:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800f568:	2001      	movs	r0, #1
 800f56a:	f7f4 fa7f 	bl	8003a6c <HAL_Delay>
      ms++;
 800f56e:	68fb      	ldr	r3, [r7, #12]
 800f570:	3301      	adds	r3, #1
 800f572:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 800f574:	6878      	ldr	r0, [r7, #4]
 800f576:	f000 fa29 	bl	800f9cc <USB_GetMode>
 800f57a:	4603      	mov	r3, r0
 800f57c:	2b01      	cmp	r3, #1
 800f57e:	d01e      	beq.n	800f5be <USB_SetCurrentMode+0x84>
 800f580:	68fb      	ldr	r3, [r7, #12]
 800f582:	2b31      	cmp	r3, #49	; 0x31
 800f584:	d9f0      	bls.n	800f568 <USB_SetCurrentMode+0x2e>
 800f586:	e01a      	b.n	800f5be <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800f588:	78fb      	ldrb	r3, [r7, #3]
 800f58a:	2b00      	cmp	r3, #0
 800f58c:	d115      	bne.n	800f5ba <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800f58e:	687b      	ldr	r3, [r7, #4]
 800f590:	68db      	ldr	r3, [r3, #12]
 800f592:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800f596:	687b      	ldr	r3, [r7, #4]
 800f598:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800f59a:	2001      	movs	r0, #1
 800f59c:	f7f4 fa66 	bl	8003a6c <HAL_Delay>
      ms++;
 800f5a0:	68fb      	ldr	r3, [r7, #12]
 800f5a2:	3301      	adds	r3, #1
 800f5a4:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 800f5a6:	6878      	ldr	r0, [r7, #4]
 800f5a8:	f000 fa10 	bl	800f9cc <USB_GetMode>
 800f5ac:	4603      	mov	r3, r0
 800f5ae:	2b00      	cmp	r3, #0
 800f5b0:	d005      	beq.n	800f5be <USB_SetCurrentMode+0x84>
 800f5b2:	68fb      	ldr	r3, [r7, #12]
 800f5b4:	2b31      	cmp	r3, #49	; 0x31
 800f5b6:	d9f0      	bls.n	800f59a <USB_SetCurrentMode+0x60>
 800f5b8:	e001      	b.n	800f5be <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800f5ba:	2301      	movs	r3, #1
 800f5bc:	e005      	b.n	800f5ca <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 800f5be:	68fb      	ldr	r3, [r7, #12]
 800f5c0:	2b32      	cmp	r3, #50	; 0x32
 800f5c2:	d101      	bne.n	800f5c8 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800f5c4:	2301      	movs	r3, #1
 800f5c6:	e000      	b.n	800f5ca <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800f5c8:	2300      	movs	r3, #0
}
 800f5ca:	4618      	mov	r0, r3
 800f5cc:	3710      	adds	r7, #16
 800f5ce:	46bd      	mov	sp, r7
 800f5d0:	bd80      	pop	{r7, pc}
	...

0800f5d4 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800f5d4:	b084      	sub	sp, #16
 800f5d6:	b580      	push	{r7, lr}
 800f5d8:	b086      	sub	sp, #24
 800f5da:	af00      	add	r7, sp, #0
 800f5dc:	6078      	str	r0, [r7, #4]
 800f5de:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800f5e2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800f5e6:	2300      	movs	r3, #0
 800f5e8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f5ea:	687b      	ldr	r3, [r7, #4]
 800f5ec:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800f5ee:	2300      	movs	r3, #0
 800f5f0:	613b      	str	r3, [r7, #16]
 800f5f2:	e009      	b.n	800f608 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800f5f4:	687a      	ldr	r2, [r7, #4]
 800f5f6:	693b      	ldr	r3, [r7, #16]
 800f5f8:	3340      	adds	r3, #64	; 0x40
 800f5fa:	009b      	lsls	r3, r3, #2
 800f5fc:	4413      	add	r3, r2
 800f5fe:	2200      	movs	r2, #0
 800f600:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800f602:	693b      	ldr	r3, [r7, #16]
 800f604:	3301      	adds	r3, #1
 800f606:	613b      	str	r3, [r7, #16]
 800f608:	693b      	ldr	r3, [r7, #16]
 800f60a:	2b0e      	cmp	r3, #14
 800f60c:	d9f2      	bls.n	800f5f4 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800f60e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f610:	2b00      	cmp	r3, #0
 800f612:	d11c      	bne.n	800f64e <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800f614:	68fb      	ldr	r3, [r7, #12]
 800f616:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f61a:	685b      	ldr	r3, [r3, #4]
 800f61c:	68fa      	ldr	r2, [r7, #12]
 800f61e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800f622:	f043 0302 	orr.w	r3, r3, #2
 800f626:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800f628:	687b      	ldr	r3, [r7, #4]
 800f62a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f62c:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800f630:	687b      	ldr	r3, [r7, #4]
 800f632:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800f634:	687b      	ldr	r3, [r7, #4]
 800f636:	681b      	ldr	r3, [r3, #0]
 800f638:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800f63c:	687b      	ldr	r3, [r7, #4]
 800f63e:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800f640:	687b      	ldr	r3, [r7, #4]
 800f642:	681b      	ldr	r3, [r3, #0]
 800f644:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800f648:	687b      	ldr	r3, [r7, #4]
 800f64a:	601a      	str	r2, [r3, #0]
 800f64c:	e005      	b.n	800f65a <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800f64e:	687b      	ldr	r3, [r7, #4]
 800f650:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f652:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800f656:	687b      	ldr	r3, [r7, #4]
 800f658:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800f65a:	68fb      	ldr	r3, [r7, #12]
 800f65c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800f660:	461a      	mov	r2, r3
 800f662:	2300      	movs	r3, #0
 800f664:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800f666:	68fb      	ldr	r3, [r7, #12]
 800f668:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f66c:	4619      	mov	r1, r3
 800f66e:	68fb      	ldr	r3, [r7, #12]
 800f670:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f674:	461a      	mov	r2, r3
 800f676:	680b      	ldr	r3, [r1, #0]
 800f678:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800f67a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f67c:	2b01      	cmp	r3, #1
 800f67e:	d10c      	bne.n	800f69a <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800f680:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f682:	2b00      	cmp	r3, #0
 800f684:	d104      	bne.n	800f690 <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800f686:	2100      	movs	r1, #0
 800f688:	6878      	ldr	r0, [r7, #4]
 800f68a:	f000 f965 	bl	800f958 <USB_SetDevSpeed>
 800f68e:	e008      	b.n	800f6a2 <USB_DevInit+0xce>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800f690:	2101      	movs	r1, #1
 800f692:	6878      	ldr	r0, [r7, #4]
 800f694:	f000 f960 	bl	800f958 <USB_SetDevSpeed>
 800f698:	e003      	b.n	800f6a2 <USB_DevInit+0xce>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800f69a:	2103      	movs	r1, #3
 800f69c:	6878      	ldr	r0, [r7, #4]
 800f69e:	f000 f95b 	bl	800f958 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800f6a2:	2110      	movs	r1, #16
 800f6a4:	6878      	ldr	r0, [r7, #4]
 800f6a6:	f000 f8f3 	bl	800f890 <USB_FlushTxFifo>
 800f6aa:	4603      	mov	r3, r0
 800f6ac:	2b00      	cmp	r3, #0
 800f6ae:	d001      	beq.n	800f6b4 <USB_DevInit+0xe0>
  {
    ret = HAL_ERROR;
 800f6b0:	2301      	movs	r3, #1
 800f6b2:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800f6b4:	6878      	ldr	r0, [r7, #4]
 800f6b6:	f000 f91f 	bl	800f8f8 <USB_FlushRxFifo>
 800f6ba:	4603      	mov	r3, r0
 800f6bc:	2b00      	cmp	r3, #0
 800f6be:	d001      	beq.n	800f6c4 <USB_DevInit+0xf0>
  {
    ret = HAL_ERROR;
 800f6c0:	2301      	movs	r3, #1
 800f6c2:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800f6c4:	68fb      	ldr	r3, [r7, #12]
 800f6c6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f6ca:	461a      	mov	r2, r3
 800f6cc:	2300      	movs	r3, #0
 800f6ce:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800f6d0:	68fb      	ldr	r3, [r7, #12]
 800f6d2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f6d6:	461a      	mov	r2, r3
 800f6d8:	2300      	movs	r3, #0
 800f6da:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800f6dc:	68fb      	ldr	r3, [r7, #12]
 800f6de:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f6e2:	461a      	mov	r2, r3
 800f6e4:	2300      	movs	r3, #0
 800f6e6:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800f6e8:	2300      	movs	r3, #0
 800f6ea:	613b      	str	r3, [r7, #16]
 800f6ec:	e043      	b.n	800f776 <USB_DevInit+0x1a2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800f6ee:	693b      	ldr	r3, [r7, #16]
 800f6f0:	015a      	lsls	r2, r3, #5
 800f6f2:	68fb      	ldr	r3, [r7, #12]
 800f6f4:	4413      	add	r3, r2
 800f6f6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f6fa:	681b      	ldr	r3, [r3, #0]
 800f6fc:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800f700:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800f704:	d118      	bne.n	800f738 <USB_DevInit+0x164>
    {
      if (i == 0U)
 800f706:	693b      	ldr	r3, [r7, #16]
 800f708:	2b00      	cmp	r3, #0
 800f70a:	d10a      	bne.n	800f722 <USB_DevInit+0x14e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800f70c:	693b      	ldr	r3, [r7, #16]
 800f70e:	015a      	lsls	r2, r3, #5
 800f710:	68fb      	ldr	r3, [r7, #12]
 800f712:	4413      	add	r3, r2
 800f714:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f718:	461a      	mov	r2, r3
 800f71a:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800f71e:	6013      	str	r3, [r2, #0]
 800f720:	e013      	b.n	800f74a <USB_DevInit+0x176>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800f722:	693b      	ldr	r3, [r7, #16]
 800f724:	015a      	lsls	r2, r3, #5
 800f726:	68fb      	ldr	r3, [r7, #12]
 800f728:	4413      	add	r3, r2
 800f72a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f72e:	461a      	mov	r2, r3
 800f730:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800f734:	6013      	str	r3, [r2, #0]
 800f736:	e008      	b.n	800f74a <USB_DevInit+0x176>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800f738:	693b      	ldr	r3, [r7, #16]
 800f73a:	015a      	lsls	r2, r3, #5
 800f73c:	68fb      	ldr	r3, [r7, #12]
 800f73e:	4413      	add	r3, r2
 800f740:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f744:	461a      	mov	r2, r3
 800f746:	2300      	movs	r3, #0
 800f748:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800f74a:	693b      	ldr	r3, [r7, #16]
 800f74c:	015a      	lsls	r2, r3, #5
 800f74e:	68fb      	ldr	r3, [r7, #12]
 800f750:	4413      	add	r3, r2
 800f752:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f756:	461a      	mov	r2, r3
 800f758:	2300      	movs	r3, #0
 800f75a:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800f75c:	693b      	ldr	r3, [r7, #16]
 800f75e:	015a      	lsls	r2, r3, #5
 800f760:	68fb      	ldr	r3, [r7, #12]
 800f762:	4413      	add	r3, r2
 800f764:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f768:	461a      	mov	r2, r3
 800f76a:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800f76e:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800f770:	693b      	ldr	r3, [r7, #16]
 800f772:	3301      	adds	r3, #1
 800f774:	613b      	str	r3, [r7, #16]
 800f776:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f778:	693a      	ldr	r2, [r7, #16]
 800f77a:	429a      	cmp	r2, r3
 800f77c:	d3b7      	bcc.n	800f6ee <USB_DevInit+0x11a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800f77e:	2300      	movs	r3, #0
 800f780:	613b      	str	r3, [r7, #16]
 800f782:	e043      	b.n	800f80c <USB_DevInit+0x238>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800f784:	693b      	ldr	r3, [r7, #16]
 800f786:	015a      	lsls	r2, r3, #5
 800f788:	68fb      	ldr	r3, [r7, #12]
 800f78a:	4413      	add	r3, r2
 800f78c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f790:	681b      	ldr	r3, [r3, #0]
 800f792:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800f796:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800f79a:	d118      	bne.n	800f7ce <USB_DevInit+0x1fa>
    {
      if (i == 0U)
 800f79c:	693b      	ldr	r3, [r7, #16]
 800f79e:	2b00      	cmp	r3, #0
 800f7a0:	d10a      	bne.n	800f7b8 <USB_DevInit+0x1e4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800f7a2:	693b      	ldr	r3, [r7, #16]
 800f7a4:	015a      	lsls	r2, r3, #5
 800f7a6:	68fb      	ldr	r3, [r7, #12]
 800f7a8:	4413      	add	r3, r2
 800f7aa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f7ae:	461a      	mov	r2, r3
 800f7b0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800f7b4:	6013      	str	r3, [r2, #0]
 800f7b6:	e013      	b.n	800f7e0 <USB_DevInit+0x20c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800f7b8:	693b      	ldr	r3, [r7, #16]
 800f7ba:	015a      	lsls	r2, r3, #5
 800f7bc:	68fb      	ldr	r3, [r7, #12]
 800f7be:	4413      	add	r3, r2
 800f7c0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f7c4:	461a      	mov	r2, r3
 800f7c6:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800f7ca:	6013      	str	r3, [r2, #0]
 800f7cc:	e008      	b.n	800f7e0 <USB_DevInit+0x20c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800f7ce:	693b      	ldr	r3, [r7, #16]
 800f7d0:	015a      	lsls	r2, r3, #5
 800f7d2:	68fb      	ldr	r3, [r7, #12]
 800f7d4:	4413      	add	r3, r2
 800f7d6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f7da:	461a      	mov	r2, r3
 800f7dc:	2300      	movs	r3, #0
 800f7de:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800f7e0:	693b      	ldr	r3, [r7, #16]
 800f7e2:	015a      	lsls	r2, r3, #5
 800f7e4:	68fb      	ldr	r3, [r7, #12]
 800f7e6:	4413      	add	r3, r2
 800f7e8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f7ec:	461a      	mov	r2, r3
 800f7ee:	2300      	movs	r3, #0
 800f7f0:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800f7f2:	693b      	ldr	r3, [r7, #16]
 800f7f4:	015a      	lsls	r2, r3, #5
 800f7f6:	68fb      	ldr	r3, [r7, #12]
 800f7f8:	4413      	add	r3, r2
 800f7fa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f7fe:	461a      	mov	r2, r3
 800f800:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800f804:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800f806:	693b      	ldr	r3, [r7, #16]
 800f808:	3301      	adds	r3, #1
 800f80a:	613b      	str	r3, [r7, #16]
 800f80c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f80e:	693a      	ldr	r2, [r7, #16]
 800f810:	429a      	cmp	r2, r3
 800f812:	d3b7      	bcc.n	800f784 <USB_DevInit+0x1b0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800f814:	68fb      	ldr	r3, [r7, #12]
 800f816:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f81a:	691b      	ldr	r3, [r3, #16]
 800f81c:	68fa      	ldr	r2, [r7, #12]
 800f81e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800f822:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800f826:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800f828:	687b      	ldr	r3, [r7, #4]
 800f82a:	2200      	movs	r2, #0
 800f82c:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800f82e:	687b      	ldr	r3, [r7, #4]
 800f830:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 800f834:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800f836:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f838:	2b00      	cmp	r3, #0
 800f83a:	d105      	bne.n	800f848 <USB_DevInit+0x274>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800f83c:	687b      	ldr	r3, [r7, #4]
 800f83e:	699b      	ldr	r3, [r3, #24]
 800f840:	f043 0210 	orr.w	r2, r3, #16
 800f844:	687b      	ldr	r3, [r7, #4]
 800f846:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800f848:	687b      	ldr	r3, [r7, #4]
 800f84a:	699a      	ldr	r2, [r3, #24]
 800f84c:	4b0e      	ldr	r3, [pc, #56]	; (800f888 <USB_DevInit+0x2b4>)
 800f84e:	4313      	orrs	r3, r2
 800f850:	687a      	ldr	r2, [r7, #4]
 800f852:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800f854:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f856:	2b00      	cmp	r3, #0
 800f858:	d005      	beq.n	800f866 <USB_DevInit+0x292>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800f85a:	687b      	ldr	r3, [r7, #4]
 800f85c:	699b      	ldr	r3, [r3, #24]
 800f85e:	f043 0208 	orr.w	r2, r3, #8
 800f862:	687b      	ldr	r3, [r7, #4]
 800f864:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800f866:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f868:	2b01      	cmp	r3, #1
 800f86a:	d105      	bne.n	800f878 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800f86c:	687b      	ldr	r3, [r7, #4]
 800f86e:	699a      	ldr	r2, [r3, #24]
 800f870:	4b06      	ldr	r3, [pc, #24]	; (800f88c <USB_DevInit+0x2b8>)
 800f872:	4313      	orrs	r3, r2
 800f874:	687a      	ldr	r2, [r7, #4]
 800f876:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800f878:	7dfb      	ldrb	r3, [r7, #23]
}
 800f87a:	4618      	mov	r0, r3
 800f87c:	3718      	adds	r7, #24
 800f87e:	46bd      	mov	sp, r7
 800f880:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800f884:	b004      	add	sp, #16
 800f886:	4770      	bx	lr
 800f888:	803c3800 	.word	0x803c3800
 800f88c:	40000004 	.word	0x40000004

0800f890 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800f890:	b480      	push	{r7}
 800f892:	b085      	sub	sp, #20
 800f894:	af00      	add	r7, sp, #0
 800f896:	6078      	str	r0, [r7, #4]
 800f898:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800f89a:	2300      	movs	r3, #0
 800f89c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800f89e:	68fb      	ldr	r3, [r7, #12]
 800f8a0:	3301      	adds	r3, #1
 800f8a2:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800f8a4:	68fb      	ldr	r3, [r7, #12]
 800f8a6:	4a13      	ldr	r2, [pc, #76]	; (800f8f4 <USB_FlushTxFifo+0x64>)
 800f8a8:	4293      	cmp	r3, r2
 800f8aa:	d901      	bls.n	800f8b0 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800f8ac:	2303      	movs	r3, #3
 800f8ae:	e01b      	b.n	800f8e8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800f8b0:	687b      	ldr	r3, [r7, #4]
 800f8b2:	691b      	ldr	r3, [r3, #16]
 800f8b4:	2b00      	cmp	r3, #0
 800f8b6:	daf2      	bge.n	800f89e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800f8b8:	2300      	movs	r3, #0
 800f8ba:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800f8bc:	683b      	ldr	r3, [r7, #0]
 800f8be:	019b      	lsls	r3, r3, #6
 800f8c0:	f043 0220 	orr.w	r2, r3, #32
 800f8c4:	687b      	ldr	r3, [r7, #4]
 800f8c6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800f8c8:	68fb      	ldr	r3, [r7, #12]
 800f8ca:	3301      	adds	r3, #1
 800f8cc:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800f8ce:	68fb      	ldr	r3, [r7, #12]
 800f8d0:	4a08      	ldr	r2, [pc, #32]	; (800f8f4 <USB_FlushTxFifo+0x64>)
 800f8d2:	4293      	cmp	r3, r2
 800f8d4:	d901      	bls.n	800f8da <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800f8d6:	2303      	movs	r3, #3
 800f8d8:	e006      	b.n	800f8e8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800f8da:	687b      	ldr	r3, [r7, #4]
 800f8dc:	691b      	ldr	r3, [r3, #16]
 800f8de:	f003 0320 	and.w	r3, r3, #32
 800f8e2:	2b20      	cmp	r3, #32
 800f8e4:	d0f0      	beq.n	800f8c8 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800f8e6:	2300      	movs	r3, #0
}
 800f8e8:	4618      	mov	r0, r3
 800f8ea:	3714      	adds	r7, #20
 800f8ec:	46bd      	mov	sp, r7
 800f8ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8f2:	4770      	bx	lr
 800f8f4:	00030d40 	.word	0x00030d40

0800f8f8 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800f8f8:	b480      	push	{r7}
 800f8fa:	b085      	sub	sp, #20
 800f8fc:	af00      	add	r7, sp, #0
 800f8fe:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800f900:	2300      	movs	r3, #0
 800f902:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800f904:	68fb      	ldr	r3, [r7, #12]
 800f906:	3301      	adds	r3, #1
 800f908:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800f90a:	68fb      	ldr	r3, [r7, #12]
 800f90c:	4a11      	ldr	r2, [pc, #68]	; (800f954 <USB_FlushRxFifo+0x5c>)
 800f90e:	4293      	cmp	r3, r2
 800f910:	d901      	bls.n	800f916 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800f912:	2303      	movs	r3, #3
 800f914:	e018      	b.n	800f948 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800f916:	687b      	ldr	r3, [r7, #4]
 800f918:	691b      	ldr	r3, [r3, #16]
 800f91a:	2b00      	cmp	r3, #0
 800f91c:	daf2      	bge.n	800f904 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800f91e:	2300      	movs	r3, #0
 800f920:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800f922:	687b      	ldr	r3, [r7, #4]
 800f924:	2210      	movs	r2, #16
 800f926:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800f928:	68fb      	ldr	r3, [r7, #12]
 800f92a:	3301      	adds	r3, #1
 800f92c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800f92e:	68fb      	ldr	r3, [r7, #12]
 800f930:	4a08      	ldr	r2, [pc, #32]	; (800f954 <USB_FlushRxFifo+0x5c>)
 800f932:	4293      	cmp	r3, r2
 800f934:	d901      	bls.n	800f93a <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800f936:	2303      	movs	r3, #3
 800f938:	e006      	b.n	800f948 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800f93a:	687b      	ldr	r3, [r7, #4]
 800f93c:	691b      	ldr	r3, [r3, #16]
 800f93e:	f003 0310 	and.w	r3, r3, #16
 800f942:	2b10      	cmp	r3, #16
 800f944:	d0f0      	beq.n	800f928 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800f946:	2300      	movs	r3, #0
}
 800f948:	4618      	mov	r0, r3
 800f94a:	3714      	adds	r7, #20
 800f94c:	46bd      	mov	sp, r7
 800f94e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f952:	4770      	bx	lr
 800f954:	00030d40 	.word	0x00030d40

0800f958 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800f958:	b480      	push	{r7}
 800f95a:	b085      	sub	sp, #20
 800f95c:	af00      	add	r7, sp, #0
 800f95e:	6078      	str	r0, [r7, #4]
 800f960:	460b      	mov	r3, r1
 800f962:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f964:	687b      	ldr	r3, [r7, #4]
 800f966:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800f968:	68fb      	ldr	r3, [r7, #12]
 800f96a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f96e:	681a      	ldr	r2, [r3, #0]
 800f970:	78fb      	ldrb	r3, [r7, #3]
 800f972:	68f9      	ldr	r1, [r7, #12]
 800f974:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800f978:	4313      	orrs	r3, r2
 800f97a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800f97c:	2300      	movs	r3, #0
}
 800f97e:	4618      	mov	r0, r3
 800f980:	3714      	adds	r7, #20
 800f982:	46bd      	mov	sp, r7
 800f984:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f988:	4770      	bx	lr

0800f98a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800f98a:	b480      	push	{r7}
 800f98c:	b085      	sub	sp, #20
 800f98e:	af00      	add	r7, sp, #0
 800f990:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f992:	687b      	ldr	r3, [r7, #4]
 800f994:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800f996:	68fb      	ldr	r3, [r7, #12]
 800f998:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800f99c:	681b      	ldr	r3, [r3, #0]
 800f99e:	68fa      	ldr	r2, [r7, #12]
 800f9a0:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800f9a4:	f023 0303 	bic.w	r3, r3, #3
 800f9a8:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800f9aa:	68fb      	ldr	r3, [r7, #12]
 800f9ac:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f9b0:	685b      	ldr	r3, [r3, #4]
 800f9b2:	68fa      	ldr	r2, [r7, #12]
 800f9b4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800f9b8:	f043 0302 	orr.w	r3, r3, #2
 800f9bc:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800f9be:	2300      	movs	r3, #0
}
 800f9c0:	4618      	mov	r0, r3
 800f9c2:	3714      	adds	r7, #20
 800f9c4:	46bd      	mov	sp, r7
 800f9c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9ca:	4770      	bx	lr

0800f9cc <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800f9cc:	b480      	push	{r7}
 800f9ce:	b083      	sub	sp, #12
 800f9d0:	af00      	add	r7, sp, #0
 800f9d2:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800f9d4:	687b      	ldr	r3, [r7, #4]
 800f9d6:	695b      	ldr	r3, [r3, #20]
 800f9d8:	f003 0301 	and.w	r3, r3, #1
}
 800f9dc:	4618      	mov	r0, r3
 800f9de:	370c      	adds	r7, #12
 800f9e0:	46bd      	mov	sp, r7
 800f9e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9e6:	4770      	bx	lr

0800f9e8 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800f9e8:	b480      	push	{r7}
 800f9ea:	b085      	sub	sp, #20
 800f9ec:	af00      	add	r7, sp, #0
 800f9ee:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800f9f0:	2300      	movs	r3, #0
 800f9f2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800f9f4:	68fb      	ldr	r3, [r7, #12]
 800f9f6:	3301      	adds	r3, #1
 800f9f8:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800f9fa:	68fb      	ldr	r3, [r7, #12]
 800f9fc:	4a13      	ldr	r2, [pc, #76]	; (800fa4c <USB_CoreReset+0x64>)
 800f9fe:	4293      	cmp	r3, r2
 800fa00:	d901      	bls.n	800fa06 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800fa02:	2303      	movs	r3, #3
 800fa04:	e01b      	b.n	800fa3e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800fa06:	687b      	ldr	r3, [r7, #4]
 800fa08:	691b      	ldr	r3, [r3, #16]
 800fa0a:	2b00      	cmp	r3, #0
 800fa0c:	daf2      	bge.n	800f9f4 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800fa0e:	2300      	movs	r3, #0
 800fa10:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800fa12:	687b      	ldr	r3, [r7, #4]
 800fa14:	691b      	ldr	r3, [r3, #16]
 800fa16:	f043 0201 	orr.w	r2, r3, #1
 800fa1a:	687b      	ldr	r3, [r7, #4]
 800fa1c:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800fa1e:	68fb      	ldr	r3, [r7, #12]
 800fa20:	3301      	adds	r3, #1
 800fa22:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800fa24:	68fb      	ldr	r3, [r7, #12]
 800fa26:	4a09      	ldr	r2, [pc, #36]	; (800fa4c <USB_CoreReset+0x64>)
 800fa28:	4293      	cmp	r3, r2
 800fa2a:	d901      	bls.n	800fa30 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800fa2c:	2303      	movs	r3, #3
 800fa2e:	e006      	b.n	800fa3e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800fa30:	687b      	ldr	r3, [r7, #4]
 800fa32:	691b      	ldr	r3, [r3, #16]
 800fa34:	f003 0301 	and.w	r3, r3, #1
 800fa38:	2b01      	cmp	r3, #1
 800fa3a:	d0f0      	beq.n	800fa1e <USB_CoreReset+0x36>

  return HAL_OK;
 800fa3c:	2300      	movs	r3, #0
}
 800fa3e:	4618      	mov	r0, r3
 800fa40:	3714      	adds	r7, #20
 800fa42:	46bd      	mov	sp, r7
 800fa44:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa48:	4770      	bx	lr
 800fa4a:	bf00      	nop
 800fa4c:	00030d40 	.word	0x00030d40

0800fa50 <__NVIC_SetPriority>:
{
 800fa50:	b480      	push	{r7}
 800fa52:	b083      	sub	sp, #12
 800fa54:	af00      	add	r7, sp, #0
 800fa56:	4603      	mov	r3, r0
 800fa58:	6039      	str	r1, [r7, #0]
 800fa5a:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800fa5c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800fa60:	2b00      	cmp	r3, #0
 800fa62:	db0a      	blt.n	800fa7a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800fa64:	683b      	ldr	r3, [r7, #0]
 800fa66:	b2da      	uxtb	r2, r3
 800fa68:	490c      	ldr	r1, [pc, #48]	; (800fa9c <__NVIC_SetPriority+0x4c>)
 800fa6a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800fa6e:	0112      	lsls	r2, r2, #4
 800fa70:	b2d2      	uxtb	r2, r2
 800fa72:	440b      	add	r3, r1
 800fa74:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800fa78:	e00a      	b.n	800fa90 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800fa7a:	683b      	ldr	r3, [r7, #0]
 800fa7c:	b2da      	uxtb	r2, r3
 800fa7e:	4908      	ldr	r1, [pc, #32]	; (800faa0 <__NVIC_SetPriority+0x50>)
 800fa80:	88fb      	ldrh	r3, [r7, #6]
 800fa82:	f003 030f 	and.w	r3, r3, #15
 800fa86:	3b04      	subs	r3, #4
 800fa88:	0112      	lsls	r2, r2, #4
 800fa8a:	b2d2      	uxtb	r2, r2
 800fa8c:	440b      	add	r3, r1
 800fa8e:	761a      	strb	r2, [r3, #24]
}
 800fa90:	bf00      	nop
 800fa92:	370c      	adds	r7, #12
 800fa94:	46bd      	mov	sp, r7
 800fa96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa9a:	4770      	bx	lr
 800fa9c:	e000e100 	.word	0xe000e100
 800faa0:	e000ed00 	.word	0xe000ed00

0800faa4 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800faa4:	b580      	push	{r7, lr}
 800faa6:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800faa8:	4b05      	ldr	r3, [pc, #20]	; (800fac0 <SysTick_Handler+0x1c>)
 800faaa:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800faac:	f002 fed2 	bl	8012854 <xTaskGetSchedulerState>
 800fab0:	4603      	mov	r3, r0
 800fab2:	2b01      	cmp	r3, #1
 800fab4:	d001      	beq.n	800faba <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800fab6:	f000 ffe7 	bl	8010a88 <xPortSysTickHandler>
  }
}
 800faba:	bf00      	nop
 800fabc:	bd80      	pop	{r7, pc}
 800fabe:	bf00      	nop
 800fac0:	e000e010 	.word	0xe000e010

0800fac4 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800fac4:	b580      	push	{r7, lr}
 800fac6:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800fac8:	2100      	movs	r1, #0
 800faca:	f06f 0004 	mvn.w	r0, #4
 800face:	f7ff ffbf 	bl	800fa50 <__NVIC_SetPriority>
#endif
}
 800fad2:	bf00      	nop
 800fad4:	bd80      	pop	{r7, pc}
	...

0800fad8 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800fad8:	b480      	push	{r7}
 800fada:	b083      	sub	sp, #12
 800fadc:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800fade:	f3ef 8305 	mrs	r3, IPSR
 800fae2:	603b      	str	r3, [r7, #0]
  return(result);
 800fae4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800fae6:	2b00      	cmp	r3, #0
 800fae8:	d003      	beq.n	800faf2 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800faea:	f06f 0305 	mvn.w	r3, #5
 800faee:	607b      	str	r3, [r7, #4]
 800faf0:	e00c      	b.n	800fb0c <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800faf2:	4b0a      	ldr	r3, [pc, #40]	; (800fb1c <osKernelInitialize+0x44>)
 800faf4:	681b      	ldr	r3, [r3, #0]
 800faf6:	2b00      	cmp	r3, #0
 800faf8:	d105      	bne.n	800fb06 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800fafa:	4b08      	ldr	r3, [pc, #32]	; (800fb1c <osKernelInitialize+0x44>)
 800fafc:	2201      	movs	r2, #1
 800fafe:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800fb00:	2300      	movs	r3, #0
 800fb02:	607b      	str	r3, [r7, #4]
 800fb04:	e002      	b.n	800fb0c <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800fb06:	f04f 33ff 	mov.w	r3, #4294967295
 800fb0a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800fb0c:	687b      	ldr	r3, [r7, #4]
}
 800fb0e:	4618      	mov	r0, r3
 800fb10:	370c      	adds	r7, #12
 800fb12:	46bd      	mov	sp, r7
 800fb14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb18:	4770      	bx	lr
 800fb1a:	bf00      	nop
 800fb1c:	24000c18 	.word	0x24000c18

0800fb20 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800fb20:	b580      	push	{r7, lr}
 800fb22:	b082      	sub	sp, #8
 800fb24:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800fb26:	f3ef 8305 	mrs	r3, IPSR
 800fb2a:	603b      	str	r3, [r7, #0]
  return(result);
 800fb2c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800fb2e:	2b00      	cmp	r3, #0
 800fb30:	d003      	beq.n	800fb3a <osKernelStart+0x1a>
    stat = osErrorISR;
 800fb32:	f06f 0305 	mvn.w	r3, #5
 800fb36:	607b      	str	r3, [r7, #4]
 800fb38:	e010      	b.n	800fb5c <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800fb3a:	4b0b      	ldr	r3, [pc, #44]	; (800fb68 <osKernelStart+0x48>)
 800fb3c:	681b      	ldr	r3, [r3, #0]
 800fb3e:	2b01      	cmp	r3, #1
 800fb40:	d109      	bne.n	800fb56 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800fb42:	f7ff ffbf 	bl	800fac4 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800fb46:	4b08      	ldr	r3, [pc, #32]	; (800fb68 <osKernelStart+0x48>)
 800fb48:	2202      	movs	r2, #2
 800fb4a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800fb4c:	f002 fa26 	bl	8011f9c <vTaskStartScheduler>
      stat = osOK;
 800fb50:	2300      	movs	r3, #0
 800fb52:	607b      	str	r3, [r7, #4]
 800fb54:	e002      	b.n	800fb5c <osKernelStart+0x3c>
    } else {
      stat = osError;
 800fb56:	f04f 33ff 	mov.w	r3, #4294967295
 800fb5a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800fb5c:	687b      	ldr	r3, [r7, #4]
}
 800fb5e:	4618      	mov	r0, r3
 800fb60:	3708      	adds	r7, #8
 800fb62:	46bd      	mov	sp, r7
 800fb64:	bd80      	pop	{r7, pc}
 800fb66:	bf00      	nop
 800fb68:	24000c18 	.word	0x24000c18

0800fb6c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800fb6c:	b580      	push	{r7, lr}
 800fb6e:	b08e      	sub	sp, #56	; 0x38
 800fb70:	af04      	add	r7, sp, #16
 800fb72:	60f8      	str	r0, [r7, #12]
 800fb74:	60b9      	str	r1, [r7, #8]
 800fb76:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800fb78:	2300      	movs	r3, #0
 800fb7a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800fb7c:	f3ef 8305 	mrs	r3, IPSR
 800fb80:	617b      	str	r3, [r7, #20]
  return(result);
 800fb82:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800fb84:	2b00      	cmp	r3, #0
 800fb86:	d17e      	bne.n	800fc86 <osThreadNew+0x11a>
 800fb88:	68fb      	ldr	r3, [r7, #12]
 800fb8a:	2b00      	cmp	r3, #0
 800fb8c:	d07b      	beq.n	800fc86 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800fb8e:	2380      	movs	r3, #128	; 0x80
 800fb90:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800fb92:	2318      	movs	r3, #24
 800fb94:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800fb96:	2300      	movs	r3, #0
 800fb98:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 800fb9a:	f04f 33ff 	mov.w	r3, #4294967295
 800fb9e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800fba0:	687b      	ldr	r3, [r7, #4]
 800fba2:	2b00      	cmp	r3, #0
 800fba4:	d045      	beq.n	800fc32 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800fba6:	687b      	ldr	r3, [r7, #4]
 800fba8:	681b      	ldr	r3, [r3, #0]
 800fbaa:	2b00      	cmp	r3, #0
 800fbac:	d002      	beq.n	800fbb4 <osThreadNew+0x48>
        name = attr->name;
 800fbae:	687b      	ldr	r3, [r7, #4]
 800fbb0:	681b      	ldr	r3, [r3, #0]
 800fbb2:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 800fbb4:	687b      	ldr	r3, [r7, #4]
 800fbb6:	699b      	ldr	r3, [r3, #24]
 800fbb8:	2b00      	cmp	r3, #0
 800fbba:	d002      	beq.n	800fbc2 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800fbbc:	687b      	ldr	r3, [r7, #4]
 800fbbe:	699b      	ldr	r3, [r3, #24]
 800fbc0:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800fbc2:	69fb      	ldr	r3, [r7, #28]
 800fbc4:	2b00      	cmp	r3, #0
 800fbc6:	d008      	beq.n	800fbda <osThreadNew+0x6e>
 800fbc8:	69fb      	ldr	r3, [r7, #28]
 800fbca:	2b38      	cmp	r3, #56	; 0x38
 800fbcc:	d805      	bhi.n	800fbda <osThreadNew+0x6e>
 800fbce:	687b      	ldr	r3, [r7, #4]
 800fbd0:	685b      	ldr	r3, [r3, #4]
 800fbd2:	f003 0301 	and.w	r3, r3, #1
 800fbd6:	2b00      	cmp	r3, #0
 800fbd8:	d001      	beq.n	800fbde <osThreadNew+0x72>
        return (NULL);
 800fbda:	2300      	movs	r3, #0
 800fbdc:	e054      	b.n	800fc88 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800fbde:	687b      	ldr	r3, [r7, #4]
 800fbe0:	695b      	ldr	r3, [r3, #20]
 800fbe2:	2b00      	cmp	r3, #0
 800fbe4:	d003      	beq.n	800fbee <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800fbe6:	687b      	ldr	r3, [r7, #4]
 800fbe8:	695b      	ldr	r3, [r3, #20]
 800fbea:	089b      	lsrs	r3, r3, #2
 800fbec:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800fbee:	687b      	ldr	r3, [r7, #4]
 800fbf0:	689b      	ldr	r3, [r3, #8]
 800fbf2:	2b00      	cmp	r3, #0
 800fbf4:	d00e      	beq.n	800fc14 <osThreadNew+0xa8>
 800fbf6:	687b      	ldr	r3, [r7, #4]
 800fbf8:	68db      	ldr	r3, [r3, #12]
 800fbfa:	2ba7      	cmp	r3, #167	; 0xa7
 800fbfc:	d90a      	bls.n	800fc14 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800fbfe:	687b      	ldr	r3, [r7, #4]
 800fc00:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800fc02:	2b00      	cmp	r3, #0
 800fc04:	d006      	beq.n	800fc14 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800fc06:	687b      	ldr	r3, [r7, #4]
 800fc08:	695b      	ldr	r3, [r3, #20]
 800fc0a:	2b00      	cmp	r3, #0
 800fc0c:	d002      	beq.n	800fc14 <osThreadNew+0xa8>
        mem = 1;
 800fc0e:	2301      	movs	r3, #1
 800fc10:	61bb      	str	r3, [r7, #24]
 800fc12:	e010      	b.n	800fc36 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800fc14:	687b      	ldr	r3, [r7, #4]
 800fc16:	689b      	ldr	r3, [r3, #8]
 800fc18:	2b00      	cmp	r3, #0
 800fc1a:	d10c      	bne.n	800fc36 <osThreadNew+0xca>
 800fc1c:	687b      	ldr	r3, [r7, #4]
 800fc1e:	68db      	ldr	r3, [r3, #12]
 800fc20:	2b00      	cmp	r3, #0
 800fc22:	d108      	bne.n	800fc36 <osThreadNew+0xca>
 800fc24:	687b      	ldr	r3, [r7, #4]
 800fc26:	691b      	ldr	r3, [r3, #16]
 800fc28:	2b00      	cmp	r3, #0
 800fc2a:	d104      	bne.n	800fc36 <osThreadNew+0xca>
          mem = 0;
 800fc2c:	2300      	movs	r3, #0
 800fc2e:	61bb      	str	r3, [r7, #24]
 800fc30:	e001      	b.n	800fc36 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800fc32:	2300      	movs	r3, #0
 800fc34:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800fc36:	69bb      	ldr	r3, [r7, #24]
 800fc38:	2b01      	cmp	r3, #1
 800fc3a:	d110      	bne.n	800fc5e <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800fc3c:	687b      	ldr	r3, [r7, #4]
 800fc3e:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800fc40:	687a      	ldr	r2, [r7, #4]
 800fc42:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800fc44:	9202      	str	r2, [sp, #8]
 800fc46:	9301      	str	r3, [sp, #4]
 800fc48:	69fb      	ldr	r3, [r7, #28]
 800fc4a:	9300      	str	r3, [sp, #0]
 800fc4c:	68bb      	ldr	r3, [r7, #8]
 800fc4e:	6a3a      	ldr	r2, [r7, #32]
 800fc50:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800fc52:	68f8      	ldr	r0, [r7, #12]
 800fc54:	f001 ffb6 	bl	8011bc4 <xTaskCreateStatic>
 800fc58:	4603      	mov	r3, r0
 800fc5a:	613b      	str	r3, [r7, #16]
 800fc5c:	e013      	b.n	800fc86 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800fc5e:	69bb      	ldr	r3, [r7, #24]
 800fc60:	2b00      	cmp	r3, #0
 800fc62:	d110      	bne.n	800fc86 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800fc64:	6a3b      	ldr	r3, [r7, #32]
 800fc66:	b29a      	uxth	r2, r3
 800fc68:	f107 0310 	add.w	r3, r7, #16
 800fc6c:	9301      	str	r3, [sp, #4]
 800fc6e:	69fb      	ldr	r3, [r7, #28]
 800fc70:	9300      	str	r3, [sp, #0]
 800fc72:	68bb      	ldr	r3, [r7, #8]
 800fc74:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800fc76:	68f8      	ldr	r0, [r7, #12]
 800fc78:	f002 f801 	bl	8011c7e <xTaskCreate>
 800fc7c:	4603      	mov	r3, r0
 800fc7e:	2b01      	cmp	r3, #1
 800fc80:	d001      	beq.n	800fc86 <osThreadNew+0x11a>
            hTask = NULL;
 800fc82:	2300      	movs	r3, #0
 800fc84:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800fc86:	693b      	ldr	r3, [r7, #16]
}
 800fc88:	4618      	mov	r0, r3
 800fc8a:	3728      	adds	r7, #40	; 0x28
 800fc8c:	46bd      	mov	sp, r7
 800fc8e:	bd80      	pop	{r7, pc}

0800fc90 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800fc90:	b580      	push	{r7, lr}
 800fc92:	b084      	sub	sp, #16
 800fc94:	af00      	add	r7, sp, #0
 800fc96:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800fc98:	f3ef 8305 	mrs	r3, IPSR
 800fc9c:	60bb      	str	r3, [r7, #8]
  return(result);
 800fc9e:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800fca0:	2b00      	cmp	r3, #0
 800fca2:	d003      	beq.n	800fcac <osDelay+0x1c>
    stat = osErrorISR;
 800fca4:	f06f 0305 	mvn.w	r3, #5
 800fca8:	60fb      	str	r3, [r7, #12]
 800fcaa:	e007      	b.n	800fcbc <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800fcac:	2300      	movs	r3, #0
 800fcae:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800fcb0:	687b      	ldr	r3, [r7, #4]
 800fcb2:	2b00      	cmp	r3, #0
 800fcb4:	d002      	beq.n	800fcbc <osDelay+0x2c>
      vTaskDelay(ticks);
 800fcb6:	6878      	ldr	r0, [r7, #4]
 800fcb8:	f002 f93c 	bl	8011f34 <vTaskDelay>
    }
  }

  return (stat);
 800fcbc:	68fb      	ldr	r3, [r7, #12]
}
 800fcbe:	4618      	mov	r0, r3
 800fcc0:	3710      	adds	r7, #16
 800fcc2:	46bd      	mov	sp, r7
 800fcc4:	bd80      	pop	{r7, pc}

0800fcc6 <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 800fcc6:	b580      	push	{r7, lr}
 800fcc8:	b08a      	sub	sp, #40	; 0x28
 800fcca:	af02      	add	r7, sp, #8
 800fccc:	60f8      	str	r0, [r7, #12]
 800fcce:	60b9      	str	r1, [r7, #8]
 800fcd0:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 800fcd2:	2300      	movs	r3, #0
 800fcd4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800fcd6:	f3ef 8305 	mrs	r3, IPSR
 800fcda:	613b      	str	r3, [r7, #16]
  return(result);
 800fcdc:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 800fcde:	2b00      	cmp	r3, #0
 800fce0:	d175      	bne.n	800fdce <osSemaphoreNew+0x108>
 800fce2:	68fb      	ldr	r3, [r7, #12]
 800fce4:	2b00      	cmp	r3, #0
 800fce6:	d072      	beq.n	800fdce <osSemaphoreNew+0x108>
 800fce8:	68ba      	ldr	r2, [r7, #8]
 800fcea:	68fb      	ldr	r3, [r7, #12]
 800fcec:	429a      	cmp	r2, r3
 800fcee:	d86e      	bhi.n	800fdce <osSemaphoreNew+0x108>
    mem = -1;
 800fcf0:	f04f 33ff 	mov.w	r3, #4294967295
 800fcf4:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800fcf6:	687b      	ldr	r3, [r7, #4]
 800fcf8:	2b00      	cmp	r3, #0
 800fcfa:	d015      	beq.n	800fd28 <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800fcfc:	687b      	ldr	r3, [r7, #4]
 800fcfe:	689b      	ldr	r3, [r3, #8]
 800fd00:	2b00      	cmp	r3, #0
 800fd02:	d006      	beq.n	800fd12 <osSemaphoreNew+0x4c>
 800fd04:	687b      	ldr	r3, [r7, #4]
 800fd06:	68db      	ldr	r3, [r3, #12]
 800fd08:	2b4f      	cmp	r3, #79	; 0x4f
 800fd0a:	d902      	bls.n	800fd12 <osSemaphoreNew+0x4c>
        mem = 1;
 800fd0c:	2301      	movs	r3, #1
 800fd0e:	61bb      	str	r3, [r7, #24]
 800fd10:	e00c      	b.n	800fd2c <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800fd12:	687b      	ldr	r3, [r7, #4]
 800fd14:	689b      	ldr	r3, [r3, #8]
 800fd16:	2b00      	cmp	r3, #0
 800fd18:	d108      	bne.n	800fd2c <osSemaphoreNew+0x66>
 800fd1a:	687b      	ldr	r3, [r7, #4]
 800fd1c:	68db      	ldr	r3, [r3, #12]
 800fd1e:	2b00      	cmp	r3, #0
 800fd20:	d104      	bne.n	800fd2c <osSemaphoreNew+0x66>
          mem = 0;
 800fd22:	2300      	movs	r3, #0
 800fd24:	61bb      	str	r3, [r7, #24]
 800fd26:	e001      	b.n	800fd2c <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 800fd28:	2300      	movs	r3, #0
 800fd2a:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 800fd2c:	69bb      	ldr	r3, [r7, #24]
 800fd2e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fd32:	d04c      	beq.n	800fdce <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 800fd34:	68fb      	ldr	r3, [r7, #12]
 800fd36:	2b01      	cmp	r3, #1
 800fd38:	d128      	bne.n	800fd8c <osSemaphoreNew+0xc6>
        if (mem == 1) {
 800fd3a:	69bb      	ldr	r3, [r7, #24]
 800fd3c:	2b01      	cmp	r3, #1
 800fd3e:	d10a      	bne.n	800fd56 <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 800fd40:	687b      	ldr	r3, [r7, #4]
 800fd42:	689b      	ldr	r3, [r3, #8]
 800fd44:	2203      	movs	r2, #3
 800fd46:	9200      	str	r2, [sp, #0]
 800fd48:	2200      	movs	r2, #0
 800fd4a:	2100      	movs	r1, #0
 800fd4c:	2001      	movs	r0, #1
 800fd4e:	f000 ff93 	bl	8010c78 <xQueueGenericCreateStatic>
 800fd52:	61f8      	str	r0, [r7, #28]
 800fd54:	e005      	b.n	800fd62 <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 800fd56:	2203      	movs	r2, #3
 800fd58:	2100      	movs	r1, #0
 800fd5a:	2001      	movs	r0, #1
 800fd5c:	f001 f804 	bl	8010d68 <xQueueGenericCreate>
 800fd60:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 800fd62:	69fb      	ldr	r3, [r7, #28]
 800fd64:	2b00      	cmp	r3, #0
 800fd66:	d022      	beq.n	800fdae <osSemaphoreNew+0xe8>
 800fd68:	68bb      	ldr	r3, [r7, #8]
 800fd6a:	2b00      	cmp	r3, #0
 800fd6c:	d01f      	beq.n	800fdae <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800fd6e:	2300      	movs	r3, #0
 800fd70:	2200      	movs	r2, #0
 800fd72:	2100      	movs	r1, #0
 800fd74:	69f8      	ldr	r0, [r7, #28]
 800fd76:	f001 f8bf 	bl	8010ef8 <xQueueGenericSend>
 800fd7a:	4603      	mov	r3, r0
 800fd7c:	2b01      	cmp	r3, #1
 800fd7e:	d016      	beq.n	800fdae <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 800fd80:	69f8      	ldr	r0, [r7, #28]
 800fd82:	f001 fd4b 	bl	801181c <vQueueDelete>
            hSemaphore = NULL;
 800fd86:	2300      	movs	r3, #0
 800fd88:	61fb      	str	r3, [r7, #28]
 800fd8a:	e010      	b.n	800fdae <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 800fd8c:	69bb      	ldr	r3, [r7, #24]
 800fd8e:	2b01      	cmp	r3, #1
 800fd90:	d108      	bne.n	800fda4 <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 800fd92:	687b      	ldr	r3, [r7, #4]
 800fd94:	689b      	ldr	r3, [r3, #8]
 800fd96:	461a      	mov	r2, r3
 800fd98:	68b9      	ldr	r1, [r7, #8]
 800fd9a:	68f8      	ldr	r0, [r7, #12]
 800fd9c:	f001 f841 	bl	8010e22 <xQueueCreateCountingSemaphoreStatic>
 800fda0:	61f8      	str	r0, [r7, #28]
 800fda2:	e004      	b.n	800fdae <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 800fda4:	68b9      	ldr	r1, [r7, #8]
 800fda6:	68f8      	ldr	r0, [r7, #12]
 800fda8:	f001 f872 	bl	8010e90 <xQueueCreateCountingSemaphore>
 800fdac:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 800fdae:	69fb      	ldr	r3, [r7, #28]
 800fdb0:	2b00      	cmp	r3, #0
 800fdb2:	d00c      	beq.n	800fdce <osSemaphoreNew+0x108>
        if (attr != NULL) {
 800fdb4:	687b      	ldr	r3, [r7, #4]
 800fdb6:	2b00      	cmp	r3, #0
 800fdb8:	d003      	beq.n	800fdc2 <osSemaphoreNew+0xfc>
          name = attr->name;
 800fdba:	687b      	ldr	r3, [r7, #4]
 800fdbc:	681b      	ldr	r3, [r3, #0]
 800fdbe:	617b      	str	r3, [r7, #20]
 800fdc0:	e001      	b.n	800fdc6 <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 800fdc2:	2300      	movs	r3, #0
 800fdc4:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 800fdc6:	6979      	ldr	r1, [r7, #20]
 800fdc8:	69f8      	ldr	r0, [r7, #28]
 800fdca:	f001 fe73 	bl	8011ab4 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 800fdce:	69fb      	ldr	r3, [r7, #28]
}
 800fdd0:	4618      	mov	r0, r3
 800fdd2:	3720      	adds	r7, #32
 800fdd4:	46bd      	mov	sp, r7
 800fdd6:	bd80      	pop	{r7, pc}

0800fdd8 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 800fdd8:	b580      	push	{r7, lr}
 800fdda:	b086      	sub	sp, #24
 800fddc:	af00      	add	r7, sp, #0
 800fdde:	6078      	str	r0, [r7, #4]
 800fde0:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800fde2:	687b      	ldr	r3, [r7, #4]
 800fde4:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 800fde6:	2300      	movs	r3, #0
 800fde8:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 800fdea:	693b      	ldr	r3, [r7, #16]
 800fdec:	2b00      	cmp	r3, #0
 800fdee:	d103      	bne.n	800fdf8 <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 800fdf0:	f06f 0303 	mvn.w	r3, #3
 800fdf4:	617b      	str	r3, [r7, #20]
 800fdf6:	e039      	b.n	800fe6c <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800fdf8:	f3ef 8305 	mrs	r3, IPSR
 800fdfc:	60fb      	str	r3, [r7, #12]
  return(result);
 800fdfe:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 800fe00:	2b00      	cmp	r3, #0
 800fe02:	d022      	beq.n	800fe4a <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 800fe04:	683b      	ldr	r3, [r7, #0]
 800fe06:	2b00      	cmp	r3, #0
 800fe08:	d003      	beq.n	800fe12 <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 800fe0a:	f06f 0303 	mvn.w	r3, #3
 800fe0e:	617b      	str	r3, [r7, #20]
 800fe10:	e02c      	b.n	800fe6c <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 800fe12:	2300      	movs	r3, #0
 800fe14:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 800fe16:	f107 0308 	add.w	r3, r7, #8
 800fe1a:	461a      	mov	r2, r3
 800fe1c:	2100      	movs	r1, #0
 800fe1e:	6938      	ldr	r0, [r7, #16]
 800fe20:	f001 fc7c 	bl	801171c <xQueueReceiveFromISR>
 800fe24:	4603      	mov	r3, r0
 800fe26:	2b01      	cmp	r3, #1
 800fe28:	d003      	beq.n	800fe32 <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 800fe2a:	f06f 0302 	mvn.w	r3, #2
 800fe2e:	617b      	str	r3, [r7, #20]
 800fe30:	e01c      	b.n	800fe6c <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 800fe32:	68bb      	ldr	r3, [r7, #8]
 800fe34:	2b00      	cmp	r3, #0
 800fe36:	d019      	beq.n	800fe6c <osSemaphoreAcquire+0x94>
 800fe38:	4b0f      	ldr	r3, [pc, #60]	; (800fe78 <osSemaphoreAcquire+0xa0>)
 800fe3a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800fe3e:	601a      	str	r2, [r3, #0]
 800fe40:	f3bf 8f4f 	dsb	sy
 800fe44:	f3bf 8f6f 	isb	sy
 800fe48:	e010      	b.n	800fe6c <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 800fe4a:	6839      	ldr	r1, [r7, #0]
 800fe4c:	6938      	ldr	r0, [r7, #16]
 800fe4e:	f001 fb59 	bl	8011504 <xQueueSemaphoreTake>
 800fe52:	4603      	mov	r3, r0
 800fe54:	2b01      	cmp	r3, #1
 800fe56:	d009      	beq.n	800fe6c <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 800fe58:	683b      	ldr	r3, [r7, #0]
 800fe5a:	2b00      	cmp	r3, #0
 800fe5c:	d003      	beq.n	800fe66 <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 800fe5e:	f06f 0301 	mvn.w	r3, #1
 800fe62:	617b      	str	r3, [r7, #20]
 800fe64:	e002      	b.n	800fe6c <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 800fe66:	f06f 0302 	mvn.w	r3, #2
 800fe6a:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 800fe6c:	697b      	ldr	r3, [r7, #20]
}
 800fe6e:	4618      	mov	r0, r3
 800fe70:	3718      	adds	r7, #24
 800fe72:	46bd      	mov	sp, r7
 800fe74:	bd80      	pop	{r7, pc}
 800fe76:	bf00      	nop
 800fe78:	e000ed04 	.word	0xe000ed04

0800fe7c <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 800fe7c:	b580      	push	{r7, lr}
 800fe7e:	b086      	sub	sp, #24
 800fe80:	af00      	add	r7, sp, #0
 800fe82:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800fe84:	687b      	ldr	r3, [r7, #4]
 800fe86:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 800fe88:	2300      	movs	r3, #0
 800fe8a:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 800fe8c:	693b      	ldr	r3, [r7, #16]
 800fe8e:	2b00      	cmp	r3, #0
 800fe90:	d103      	bne.n	800fe9a <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 800fe92:	f06f 0303 	mvn.w	r3, #3
 800fe96:	617b      	str	r3, [r7, #20]
 800fe98:	e02c      	b.n	800fef4 <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800fe9a:	f3ef 8305 	mrs	r3, IPSR
 800fe9e:	60fb      	str	r3, [r7, #12]
  return(result);
 800fea0:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 800fea2:	2b00      	cmp	r3, #0
 800fea4:	d01a      	beq.n	800fedc <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 800fea6:	2300      	movs	r3, #0
 800fea8:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 800feaa:	f107 0308 	add.w	r3, r7, #8
 800feae:	4619      	mov	r1, r3
 800feb0:	6938      	ldr	r0, [r7, #16]
 800feb2:	f001 f9ba 	bl	801122a <xQueueGiveFromISR>
 800feb6:	4603      	mov	r3, r0
 800feb8:	2b01      	cmp	r3, #1
 800feba:	d003      	beq.n	800fec4 <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 800febc:	f06f 0302 	mvn.w	r3, #2
 800fec0:	617b      	str	r3, [r7, #20]
 800fec2:	e017      	b.n	800fef4 <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 800fec4:	68bb      	ldr	r3, [r7, #8]
 800fec6:	2b00      	cmp	r3, #0
 800fec8:	d014      	beq.n	800fef4 <osSemaphoreRelease+0x78>
 800feca:	4b0d      	ldr	r3, [pc, #52]	; (800ff00 <osSemaphoreRelease+0x84>)
 800fecc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800fed0:	601a      	str	r2, [r3, #0]
 800fed2:	f3bf 8f4f 	dsb	sy
 800fed6:	f3bf 8f6f 	isb	sy
 800feda:	e00b      	b.n	800fef4 <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800fedc:	2300      	movs	r3, #0
 800fede:	2200      	movs	r2, #0
 800fee0:	2100      	movs	r1, #0
 800fee2:	6938      	ldr	r0, [r7, #16]
 800fee4:	f001 f808 	bl	8010ef8 <xQueueGenericSend>
 800fee8:	4603      	mov	r3, r0
 800feea:	2b01      	cmp	r3, #1
 800feec:	d002      	beq.n	800fef4 <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 800feee:	f06f 0302 	mvn.w	r3, #2
 800fef2:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 800fef4:	697b      	ldr	r3, [r7, #20]
}
 800fef6:	4618      	mov	r0, r3
 800fef8:	3718      	adds	r7, #24
 800fefa:	46bd      	mov	sp, r7
 800fefc:	bd80      	pop	{r7, pc}
 800fefe:	bf00      	nop
 800ff00:	e000ed04 	.word	0xe000ed04

0800ff04 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 800ff04:	b580      	push	{r7, lr}
 800ff06:	b08a      	sub	sp, #40	; 0x28
 800ff08:	af02      	add	r7, sp, #8
 800ff0a:	60f8      	str	r0, [r7, #12]
 800ff0c:	60b9      	str	r1, [r7, #8]
 800ff0e:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 800ff10:	2300      	movs	r3, #0
 800ff12:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ff14:	f3ef 8305 	mrs	r3, IPSR
 800ff18:	613b      	str	r3, [r7, #16]
  return(result);
 800ff1a:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 800ff1c:	2b00      	cmp	r3, #0
 800ff1e:	d15f      	bne.n	800ffe0 <osMessageQueueNew+0xdc>
 800ff20:	68fb      	ldr	r3, [r7, #12]
 800ff22:	2b00      	cmp	r3, #0
 800ff24:	d05c      	beq.n	800ffe0 <osMessageQueueNew+0xdc>
 800ff26:	68bb      	ldr	r3, [r7, #8]
 800ff28:	2b00      	cmp	r3, #0
 800ff2a:	d059      	beq.n	800ffe0 <osMessageQueueNew+0xdc>
    mem = -1;
 800ff2c:	f04f 33ff 	mov.w	r3, #4294967295
 800ff30:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800ff32:	687b      	ldr	r3, [r7, #4]
 800ff34:	2b00      	cmp	r3, #0
 800ff36:	d029      	beq.n	800ff8c <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800ff38:	687b      	ldr	r3, [r7, #4]
 800ff3a:	689b      	ldr	r3, [r3, #8]
 800ff3c:	2b00      	cmp	r3, #0
 800ff3e:	d012      	beq.n	800ff66 <osMessageQueueNew+0x62>
 800ff40:	687b      	ldr	r3, [r7, #4]
 800ff42:	68db      	ldr	r3, [r3, #12]
 800ff44:	2b4f      	cmp	r3, #79	; 0x4f
 800ff46:	d90e      	bls.n	800ff66 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800ff48:	687b      	ldr	r3, [r7, #4]
 800ff4a:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800ff4c:	2b00      	cmp	r3, #0
 800ff4e:	d00a      	beq.n	800ff66 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800ff50:	687b      	ldr	r3, [r7, #4]
 800ff52:	695a      	ldr	r2, [r3, #20]
 800ff54:	68fb      	ldr	r3, [r7, #12]
 800ff56:	68b9      	ldr	r1, [r7, #8]
 800ff58:	fb01 f303 	mul.w	r3, r1, r3
 800ff5c:	429a      	cmp	r2, r3
 800ff5e:	d302      	bcc.n	800ff66 <osMessageQueueNew+0x62>
        mem = 1;
 800ff60:	2301      	movs	r3, #1
 800ff62:	61bb      	str	r3, [r7, #24]
 800ff64:	e014      	b.n	800ff90 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800ff66:	687b      	ldr	r3, [r7, #4]
 800ff68:	689b      	ldr	r3, [r3, #8]
 800ff6a:	2b00      	cmp	r3, #0
 800ff6c:	d110      	bne.n	800ff90 <osMessageQueueNew+0x8c>
 800ff6e:	687b      	ldr	r3, [r7, #4]
 800ff70:	68db      	ldr	r3, [r3, #12]
 800ff72:	2b00      	cmp	r3, #0
 800ff74:	d10c      	bne.n	800ff90 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800ff76:	687b      	ldr	r3, [r7, #4]
 800ff78:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800ff7a:	2b00      	cmp	r3, #0
 800ff7c:	d108      	bne.n	800ff90 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800ff7e:	687b      	ldr	r3, [r7, #4]
 800ff80:	695b      	ldr	r3, [r3, #20]
 800ff82:	2b00      	cmp	r3, #0
 800ff84:	d104      	bne.n	800ff90 <osMessageQueueNew+0x8c>
          mem = 0;
 800ff86:	2300      	movs	r3, #0
 800ff88:	61bb      	str	r3, [r7, #24]
 800ff8a:	e001      	b.n	800ff90 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 800ff8c:	2300      	movs	r3, #0
 800ff8e:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800ff90:	69bb      	ldr	r3, [r7, #24]
 800ff92:	2b01      	cmp	r3, #1
 800ff94:	d10b      	bne.n	800ffae <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 800ff96:	687b      	ldr	r3, [r7, #4]
 800ff98:	691a      	ldr	r2, [r3, #16]
 800ff9a:	687b      	ldr	r3, [r7, #4]
 800ff9c:	689b      	ldr	r3, [r3, #8]
 800ff9e:	2100      	movs	r1, #0
 800ffa0:	9100      	str	r1, [sp, #0]
 800ffa2:	68b9      	ldr	r1, [r7, #8]
 800ffa4:	68f8      	ldr	r0, [r7, #12]
 800ffa6:	f000 fe67 	bl	8010c78 <xQueueGenericCreateStatic>
 800ffaa:	61f8      	str	r0, [r7, #28]
 800ffac:	e008      	b.n	800ffc0 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 800ffae:	69bb      	ldr	r3, [r7, #24]
 800ffb0:	2b00      	cmp	r3, #0
 800ffb2:	d105      	bne.n	800ffc0 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 800ffb4:	2200      	movs	r2, #0
 800ffb6:	68b9      	ldr	r1, [r7, #8]
 800ffb8:	68f8      	ldr	r0, [r7, #12]
 800ffba:	f000 fed5 	bl	8010d68 <xQueueGenericCreate>
 800ffbe:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 800ffc0:	69fb      	ldr	r3, [r7, #28]
 800ffc2:	2b00      	cmp	r3, #0
 800ffc4:	d00c      	beq.n	800ffe0 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 800ffc6:	687b      	ldr	r3, [r7, #4]
 800ffc8:	2b00      	cmp	r3, #0
 800ffca:	d003      	beq.n	800ffd4 <osMessageQueueNew+0xd0>
        name = attr->name;
 800ffcc:	687b      	ldr	r3, [r7, #4]
 800ffce:	681b      	ldr	r3, [r3, #0]
 800ffd0:	617b      	str	r3, [r7, #20]
 800ffd2:	e001      	b.n	800ffd8 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 800ffd4:	2300      	movs	r3, #0
 800ffd6:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 800ffd8:	6979      	ldr	r1, [r7, #20]
 800ffda:	69f8      	ldr	r0, [r7, #28]
 800ffdc:	f001 fd6a 	bl	8011ab4 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 800ffe0:	69fb      	ldr	r3, [r7, #28]
}
 800ffe2:	4618      	mov	r0, r3
 800ffe4:	3720      	adds	r7, #32
 800ffe6:	46bd      	mov	sp, r7
 800ffe8:	bd80      	pop	{r7, pc}
	...

0800ffec <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 800ffec:	b580      	push	{r7, lr}
 800ffee:	b088      	sub	sp, #32
 800fff0:	af00      	add	r7, sp, #0
 800fff2:	60f8      	str	r0, [r7, #12]
 800fff4:	60b9      	str	r1, [r7, #8]
 800fff6:	603b      	str	r3, [r7, #0]
 800fff8:	4613      	mov	r3, r2
 800fffa:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800fffc:	68fb      	ldr	r3, [r7, #12]
 800fffe:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8010000:	2300      	movs	r3, #0
 8010002:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8010004:	f3ef 8305 	mrs	r3, IPSR
 8010008:	617b      	str	r3, [r7, #20]
  return(result);
 801000a:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 801000c:	2b00      	cmp	r3, #0
 801000e:	d028      	beq.n	8010062 <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8010010:	69bb      	ldr	r3, [r7, #24]
 8010012:	2b00      	cmp	r3, #0
 8010014:	d005      	beq.n	8010022 <osMessageQueuePut+0x36>
 8010016:	68bb      	ldr	r3, [r7, #8]
 8010018:	2b00      	cmp	r3, #0
 801001a:	d002      	beq.n	8010022 <osMessageQueuePut+0x36>
 801001c:	683b      	ldr	r3, [r7, #0]
 801001e:	2b00      	cmp	r3, #0
 8010020:	d003      	beq.n	801002a <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 8010022:	f06f 0303 	mvn.w	r3, #3
 8010026:	61fb      	str	r3, [r7, #28]
 8010028:	e038      	b.n	801009c <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 801002a:	2300      	movs	r3, #0
 801002c:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 801002e:	f107 0210 	add.w	r2, r7, #16
 8010032:	2300      	movs	r3, #0
 8010034:	68b9      	ldr	r1, [r7, #8]
 8010036:	69b8      	ldr	r0, [r7, #24]
 8010038:	f001 f85c 	bl	80110f4 <xQueueGenericSendFromISR>
 801003c:	4603      	mov	r3, r0
 801003e:	2b01      	cmp	r3, #1
 8010040:	d003      	beq.n	801004a <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 8010042:	f06f 0302 	mvn.w	r3, #2
 8010046:	61fb      	str	r3, [r7, #28]
 8010048:	e028      	b.n	801009c <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 801004a:	693b      	ldr	r3, [r7, #16]
 801004c:	2b00      	cmp	r3, #0
 801004e:	d025      	beq.n	801009c <osMessageQueuePut+0xb0>
 8010050:	4b15      	ldr	r3, [pc, #84]	; (80100a8 <osMessageQueuePut+0xbc>)
 8010052:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010056:	601a      	str	r2, [r3, #0]
 8010058:	f3bf 8f4f 	dsb	sy
 801005c:	f3bf 8f6f 	isb	sy
 8010060:	e01c      	b.n	801009c <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8010062:	69bb      	ldr	r3, [r7, #24]
 8010064:	2b00      	cmp	r3, #0
 8010066:	d002      	beq.n	801006e <osMessageQueuePut+0x82>
 8010068:	68bb      	ldr	r3, [r7, #8]
 801006a:	2b00      	cmp	r3, #0
 801006c:	d103      	bne.n	8010076 <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 801006e:	f06f 0303 	mvn.w	r3, #3
 8010072:	61fb      	str	r3, [r7, #28]
 8010074:	e012      	b.n	801009c <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8010076:	2300      	movs	r3, #0
 8010078:	683a      	ldr	r2, [r7, #0]
 801007a:	68b9      	ldr	r1, [r7, #8]
 801007c:	69b8      	ldr	r0, [r7, #24]
 801007e:	f000 ff3b 	bl	8010ef8 <xQueueGenericSend>
 8010082:	4603      	mov	r3, r0
 8010084:	2b01      	cmp	r3, #1
 8010086:	d009      	beq.n	801009c <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 8010088:	683b      	ldr	r3, [r7, #0]
 801008a:	2b00      	cmp	r3, #0
 801008c:	d003      	beq.n	8010096 <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 801008e:	f06f 0301 	mvn.w	r3, #1
 8010092:	61fb      	str	r3, [r7, #28]
 8010094:	e002      	b.n	801009c <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 8010096:	f06f 0302 	mvn.w	r3, #2
 801009a:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 801009c:	69fb      	ldr	r3, [r7, #28]
}
 801009e:	4618      	mov	r0, r3
 80100a0:	3720      	adds	r7, #32
 80100a2:	46bd      	mov	sp, r7
 80100a4:	bd80      	pop	{r7, pc}
 80100a6:	bf00      	nop
 80100a8:	e000ed04 	.word	0xe000ed04

080100ac <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 80100ac:	b580      	push	{r7, lr}
 80100ae:	b088      	sub	sp, #32
 80100b0:	af00      	add	r7, sp, #0
 80100b2:	60f8      	str	r0, [r7, #12]
 80100b4:	60b9      	str	r1, [r7, #8]
 80100b6:	607a      	str	r2, [r7, #4]
 80100b8:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 80100ba:	68fb      	ldr	r3, [r7, #12]
 80100bc:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 80100be:	2300      	movs	r3, #0
 80100c0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80100c2:	f3ef 8305 	mrs	r3, IPSR
 80100c6:	617b      	str	r3, [r7, #20]
  return(result);
 80100c8:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 80100ca:	2b00      	cmp	r3, #0
 80100cc:	d028      	beq.n	8010120 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80100ce:	69bb      	ldr	r3, [r7, #24]
 80100d0:	2b00      	cmp	r3, #0
 80100d2:	d005      	beq.n	80100e0 <osMessageQueueGet+0x34>
 80100d4:	68bb      	ldr	r3, [r7, #8]
 80100d6:	2b00      	cmp	r3, #0
 80100d8:	d002      	beq.n	80100e0 <osMessageQueueGet+0x34>
 80100da:	683b      	ldr	r3, [r7, #0]
 80100dc:	2b00      	cmp	r3, #0
 80100de:	d003      	beq.n	80100e8 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 80100e0:	f06f 0303 	mvn.w	r3, #3
 80100e4:	61fb      	str	r3, [r7, #28]
 80100e6:	e037      	b.n	8010158 <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 80100e8:	2300      	movs	r3, #0
 80100ea:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 80100ec:	f107 0310 	add.w	r3, r7, #16
 80100f0:	461a      	mov	r2, r3
 80100f2:	68b9      	ldr	r1, [r7, #8]
 80100f4:	69b8      	ldr	r0, [r7, #24]
 80100f6:	f001 fb11 	bl	801171c <xQueueReceiveFromISR>
 80100fa:	4603      	mov	r3, r0
 80100fc:	2b01      	cmp	r3, #1
 80100fe:	d003      	beq.n	8010108 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 8010100:	f06f 0302 	mvn.w	r3, #2
 8010104:	61fb      	str	r3, [r7, #28]
 8010106:	e027      	b.n	8010158 <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 8010108:	693b      	ldr	r3, [r7, #16]
 801010a:	2b00      	cmp	r3, #0
 801010c:	d024      	beq.n	8010158 <osMessageQueueGet+0xac>
 801010e:	4b15      	ldr	r3, [pc, #84]	; (8010164 <osMessageQueueGet+0xb8>)
 8010110:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010114:	601a      	str	r2, [r3, #0]
 8010116:	f3bf 8f4f 	dsb	sy
 801011a:	f3bf 8f6f 	isb	sy
 801011e:	e01b      	b.n	8010158 <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8010120:	69bb      	ldr	r3, [r7, #24]
 8010122:	2b00      	cmp	r3, #0
 8010124:	d002      	beq.n	801012c <osMessageQueueGet+0x80>
 8010126:	68bb      	ldr	r3, [r7, #8]
 8010128:	2b00      	cmp	r3, #0
 801012a:	d103      	bne.n	8010134 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 801012c:	f06f 0303 	mvn.w	r3, #3
 8010130:	61fb      	str	r3, [r7, #28]
 8010132:	e011      	b.n	8010158 <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8010134:	683a      	ldr	r2, [r7, #0]
 8010136:	68b9      	ldr	r1, [r7, #8]
 8010138:	69b8      	ldr	r0, [r7, #24]
 801013a:	f001 f903 	bl	8011344 <xQueueReceive>
 801013e:	4603      	mov	r3, r0
 8010140:	2b01      	cmp	r3, #1
 8010142:	d009      	beq.n	8010158 <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 8010144:	683b      	ldr	r3, [r7, #0]
 8010146:	2b00      	cmp	r3, #0
 8010148:	d003      	beq.n	8010152 <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 801014a:	f06f 0301 	mvn.w	r3, #1
 801014e:	61fb      	str	r3, [r7, #28]
 8010150:	e002      	b.n	8010158 <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 8010152:	f06f 0302 	mvn.w	r3, #2
 8010156:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8010158:	69fb      	ldr	r3, [r7, #28]
}
 801015a:	4618      	mov	r0, r3
 801015c:	3720      	adds	r7, #32
 801015e:	46bd      	mov	sp, r7
 8010160:	bd80      	pop	{r7, pc}
 8010162:	bf00      	nop
 8010164:	e000ed04 	.word	0xe000ed04

08010168 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8010168:	b480      	push	{r7}
 801016a:	b085      	sub	sp, #20
 801016c:	af00      	add	r7, sp, #0
 801016e:	60f8      	str	r0, [r7, #12]
 8010170:	60b9      	str	r1, [r7, #8]
 8010172:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8010174:	68fb      	ldr	r3, [r7, #12]
 8010176:	4a07      	ldr	r2, [pc, #28]	; (8010194 <vApplicationGetIdleTaskMemory+0x2c>)
 8010178:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 801017a:	68bb      	ldr	r3, [r7, #8]
 801017c:	4a06      	ldr	r2, [pc, #24]	; (8010198 <vApplicationGetIdleTaskMemory+0x30>)
 801017e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8010180:	687b      	ldr	r3, [r7, #4]
 8010182:	2280      	movs	r2, #128	; 0x80
 8010184:	601a      	str	r2, [r3, #0]
}
 8010186:	bf00      	nop
 8010188:	3714      	adds	r7, #20
 801018a:	46bd      	mov	sp, r7
 801018c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010190:	4770      	bx	lr
 8010192:	bf00      	nop
 8010194:	24000c1c 	.word	0x24000c1c
 8010198:	24000cc4 	.word	0x24000cc4

0801019c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 801019c:	b480      	push	{r7}
 801019e:	b085      	sub	sp, #20
 80101a0:	af00      	add	r7, sp, #0
 80101a2:	60f8      	str	r0, [r7, #12]
 80101a4:	60b9      	str	r1, [r7, #8]
 80101a6:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80101a8:	68fb      	ldr	r3, [r7, #12]
 80101aa:	4a07      	ldr	r2, [pc, #28]	; (80101c8 <vApplicationGetTimerTaskMemory+0x2c>)
 80101ac:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80101ae:	68bb      	ldr	r3, [r7, #8]
 80101b0:	4a06      	ldr	r2, [pc, #24]	; (80101cc <vApplicationGetTimerTaskMemory+0x30>)
 80101b2:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80101b4:	687b      	ldr	r3, [r7, #4]
 80101b6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80101ba:	601a      	str	r2, [r3, #0]
}
 80101bc:	bf00      	nop
 80101be:	3714      	adds	r7, #20
 80101c0:	46bd      	mov	sp, r7
 80101c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80101c6:	4770      	bx	lr
 80101c8:	24000ec4 	.word	0x24000ec4
 80101cc:	24000f6c 	.word	0x24000f6c

080101d0 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80101d0:	b580      	push	{r7, lr}
 80101d2:	b08a      	sub	sp, #40	; 0x28
 80101d4:	af00      	add	r7, sp, #0
 80101d6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80101d8:	2300      	movs	r3, #0
 80101da:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80101dc:	f001 ff4e 	bl	801207c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80101e0:	4b5b      	ldr	r3, [pc, #364]	; (8010350 <pvPortMalloc+0x180>)
 80101e2:	681b      	ldr	r3, [r3, #0]
 80101e4:	2b00      	cmp	r3, #0
 80101e6:	d101      	bne.n	80101ec <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80101e8:	f000 f920 	bl	801042c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80101ec:	4b59      	ldr	r3, [pc, #356]	; (8010354 <pvPortMalloc+0x184>)
 80101ee:	681a      	ldr	r2, [r3, #0]
 80101f0:	687b      	ldr	r3, [r7, #4]
 80101f2:	4013      	ands	r3, r2
 80101f4:	2b00      	cmp	r3, #0
 80101f6:	f040 8093 	bne.w	8010320 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80101fa:	687b      	ldr	r3, [r7, #4]
 80101fc:	2b00      	cmp	r3, #0
 80101fe:	d01d      	beq.n	801023c <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8010200:	2208      	movs	r2, #8
 8010202:	687b      	ldr	r3, [r7, #4]
 8010204:	4413      	add	r3, r2
 8010206:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8010208:	687b      	ldr	r3, [r7, #4]
 801020a:	f003 0307 	and.w	r3, r3, #7
 801020e:	2b00      	cmp	r3, #0
 8010210:	d014      	beq.n	801023c <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8010212:	687b      	ldr	r3, [r7, #4]
 8010214:	f023 0307 	bic.w	r3, r3, #7
 8010218:	3308      	adds	r3, #8
 801021a:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 801021c:	687b      	ldr	r3, [r7, #4]
 801021e:	f003 0307 	and.w	r3, r3, #7
 8010222:	2b00      	cmp	r3, #0
 8010224:	d00a      	beq.n	801023c <pvPortMalloc+0x6c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8010226:	f04f 0350 	mov.w	r3, #80	; 0x50
 801022a:	f383 8811 	msr	BASEPRI, r3
 801022e:	f3bf 8f6f 	isb	sy
 8010232:	f3bf 8f4f 	dsb	sy
 8010236:	617b      	str	r3, [r7, #20]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8010238:	bf00      	nop
 801023a:	e7fe      	b.n	801023a <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 801023c:	687b      	ldr	r3, [r7, #4]
 801023e:	2b00      	cmp	r3, #0
 8010240:	d06e      	beq.n	8010320 <pvPortMalloc+0x150>
 8010242:	4b45      	ldr	r3, [pc, #276]	; (8010358 <pvPortMalloc+0x188>)
 8010244:	681b      	ldr	r3, [r3, #0]
 8010246:	687a      	ldr	r2, [r7, #4]
 8010248:	429a      	cmp	r2, r3
 801024a:	d869      	bhi.n	8010320 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 801024c:	4b43      	ldr	r3, [pc, #268]	; (801035c <pvPortMalloc+0x18c>)
 801024e:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8010250:	4b42      	ldr	r3, [pc, #264]	; (801035c <pvPortMalloc+0x18c>)
 8010252:	681b      	ldr	r3, [r3, #0]
 8010254:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8010256:	e004      	b.n	8010262 <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8010258:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801025a:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 801025c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801025e:	681b      	ldr	r3, [r3, #0]
 8010260:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8010262:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010264:	685b      	ldr	r3, [r3, #4]
 8010266:	687a      	ldr	r2, [r7, #4]
 8010268:	429a      	cmp	r2, r3
 801026a:	d903      	bls.n	8010274 <pvPortMalloc+0xa4>
 801026c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801026e:	681b      	ldr	r3, [r3, #0]
 8010270:	2b00      	cmp	r3, #0
 8010272:	d1f1      	bne.n	8010258 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8010274:	4b36      	ldr	r3, [pc, #216]	; (8010350 <pvPortMalloc+0x180>)
 8010276:	681b      	ldr	r3, [r3, #0]
 8010278:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801027a:	429a      	cmp	r2, r3
 801027c:	d050      	beq.n	8010320 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 801027e:	6a3b      	ldr	r3, [r7, #32]
 8010280:	681b      	ldr	r3, [r3, #0]
 8010282:	2208      	movs	r2, #8
 8010284:	4413      	add	r3, r2
 8010286:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8010288:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801028a:	681a      	ldr	r2, [r3, #0]
 801028c:	6a3b      	ldr	r3, [r7, #32]
 801028e:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8010290:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010292:	685a      	ldr	r2, [r3, #4]
 8010294:	687b      	ldr	r3, [r7, #4]
 8010296:	1ad2      	subs	r2, r2, r3
 8010298:	2308      	movs	r3, #8
 801029a:	005b      	lsls	r3, r3, #1
 801029c:	429a      	cmp	r2, r3
 801029e:	d91f      	bls.n	80102e0 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80102a0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80102a2:	687b      	ldr	r3, [r7, #4]
 80102a4:	4413      	add	r3, r2
 80102a6:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80102a8:	69bb      	ldr	r3, [r7, #24]
 80102aa:	f003 0307 	and.w	r3, r3, #7
 80102ae:	2b00      	cmp	r3, #0
 80102b0:	d00a      	beq.n	80102c8 <pvPortMalloc+0xf8>
	__asm volatile
 80102b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80102b6:	f383 8811 	msr	BASEPRI, r3
 80102ba:	f3bf 8f6f 	isb	sy
 80102be:	f3bf 8f4f 	dsb	sy
 80102c2:	613b      	str	r3, [r7, #16]
}
 80102c4:	bf00      	nop
 80102c6:	e7fe      	b.n	80102c6 <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80102c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80102ca:	685a      	ldr	r2, [r3, #4]
 80102cc:	687b      	ldr	r3, [r7, #4]
 80102ce:	1ad2      	subs	r2, r2, r3
 80102d0:	69bb      	ldr	r3, [r7, #24]
 80102d2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80102d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80102d6:	687a      	ldr	r2, [r7, #4]
 80102d8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80102da:	69b8      	ldr	r0, [r7, #24]
 80102dc:	f000 f908 	bl	80104f0 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80102e0:	4b1d      	ldr	r3, [pc, #116]	; (8010358 <pvPortMalloc+0x188>)
 80102e2:	681a      	ldr	r2, [r3, #0]
 80102e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80102e6:	685b      	ldr	r3, [r3, #4]
 80102e8:	1ad3      	subs	r3, r2, r3
 80102ea:	4a1b      	ldr	r2, [pc, #108]	; (8010358 <pvPortMalloc+0x188>)
 80102ec:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80102ee:	4b1a      	ldr	r3, [pc, #104]	; (8010358 <pvPortMalloc+0x188>)
 80102f0:	681a      	ldr	r2, [r3, #0]
 80102f2:	4b1b      	ldr	r3, [pc, #108]	; (8010360 <pvPortMalloc+0x190>)
 80102f4:	681b      	ldr	r3, [r3, #0]
 80102f6:	429a      	cmp	r2, r3
 80102f8:	d203      	bcs.n	8010302 <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80102fa:	4b17      	ldr	r3, [pc, #92]	; (8010358 <pvPortMalloc+0x188>)
 80102fc:	681b      	ldr	r3, [r3, #0]
 80102fe:	4a18      	ldr	r2, [pc, #96]	; (8010360 <pvPortMalloc+0x190>)
 8010300:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8010302:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010304:	685a      	ldr	r2, [r3, #4]
 8010306:	4b13      	ldr	r3, [pc, #76]	; (8010354 <pvPortMalloc+0x184>)
 8010308:	681b      	ldr	r3, [r3, #0]
 801030a:	431a      	orrs	r2, r3
 801030c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801030e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8010310:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010312:	2200      	movs	r2, #0
 8010314:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8010316:	4b13      	ldr	r3, [pc, #76]	; (8010364 <pvPortMalloc+0x194>)
 8010318:	681b      	ldr	r3, [r3, #0]
 801031a:	3301      	adds	r3, #1
 801031c:	4a11      	ldr	r2, [pc, #68]	; (8010364 <pvPortMalloc+0x194>)
 801031e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8010320:	f001 feba 	bl	8012098 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8010324:	69fb      	ldr	r3, [r7, #28]
 8010326:	f003 0307 	and.w	r3, r3, #7
 801032a:	2b00      	cmp	r3, #0
 801032c:	d00a      	beq.n	8010344 <pvPortMalloc+0x174>
	__asm volatile
 801032e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010332:	f383 8811 	msr	BASEPRI, r3
 8010336:	f3bf 8f6f 	isb	sy
 801033a:	f3bf 8f4f 	dsb	sy
 801033e:	60fb      	str	r3, [r7, #12]
}
 8010340:	bf00      	nop
 8010342:	e7fe      	b.n	8010342 <pvPortMalloc+0x172>
	return pvReturn;
 8010344:	69fb      	ldr	r3, [r7, #28]
}
 8010346:	4618      	mov	r0, r3
 8010348:	3728      	adds	r7, #40	; 0x28
 801034a:	46bd      	mov	sp, r7
 801034c:	bd80      	pop	{r7, pc}
 801034e:	bf00      	nop
 8010350:	24004f74 	.word	0x24004f74
 8010354:	24004f88 	.word	0x24004f88
 8010358:	24004f78 	.word	0x24004f78
 801035c:	24004f6c 	.word	0x24004f6c
 8010360:	24004f7c 	.word	0x24004f7c
 8010364:	24004f80 	.word	0x24004f80

08010368 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8010368:	b580      	push	{r7, lr}
 801036a:	b086      	sub	sp, #24
 801036c:	af00      	add	r7, sp, #0
 801036e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8010370:	687b      	ldr	r3, [r7, #4]
 8010372:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8010374:	687b      	ldr	r3, [r7, #4]
 8010376:	2b00      	cmp	r3, #0
 8010378:	d04d      	beq.n	8010416 <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 801037a:	2308      	movs	r3, #8
 801037c:	425b      	negs	r3, r3
 801037e:	697a      	ldr	r2, [r7, #20]
 8010380:	4413      	add	r3, r2
 8010382:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8010384:	697b      	ldr	r3, [r7, #20]
 8010386:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8010388:	693b      	ldr	r3, [r7, #16]
 801038a:	685a      	ldr	r2, [r3, #4]
 801038c:	4b24      	ldr	r3, [pc, #144]	; (8010420 <vPortFree+0xb8>)
 801038e:	681b      	ldr	r3, [r3, #0]
 8010390:	4013      	ands	r3, r2
 8010392:	2b00      	cmp	r3, #0
 8010394:	d10a      	bne.n	80103ac <vPortFree+0x44>
	__asm volatile
 8010396:	f04f 0350 	mov.w	r3, #80	; 0x50
 801039a:	f383 8811 	msr	BASEPRI, r3
 801039e:	f3bf 8f6f 	isb	sy
 80103a2:	f3bf 8f4f 	dsb	sy
 80103a6:	60fb      	str	r3, [r7, #12]
}
 80103a8:	bf00      	nop
 80103aa:	e7fe      	b.n	80103aa <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80103ac:	693b      	ldr	r3, [r7, #16]
 80103ae:	681b      	ldr	r3, [r3, #0]
 80103b0:	2b00      	cmp	r3, #0
 80103b2:	d00a      	beq.n	80103ca <vPortFree+0x62>
	__asm volatile
 80103b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80103b8:	f383 8811 	msr	BASEPRI, r3
 80103bc:	f3bf 8f6f 	isb	sy
 80103c0:	f3bf 8f4f 	dsb	sy
 80103c4:	60bb      	str	r3, [r7, #8]
}
 80103c6:	bf00      	nop
 80103c8:	e7fe      	b.n	80103c8 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80103ca:	693b      	ldr	r3, [r7, #16]
 80103cc:	685a      	ldr	r2, [r3, #4]
 80103ce:	4b14      	ldr	r3, [pc, #80]	; (8010420 <vPortFree+0xb8>)
 80103d0:	681b      	ldr	r3, [r3, #0]
 80103d2:	4013      	ands	r3, r2
 80103d4:	2b00      	cmp	r3, #0
 80103d6:	d01e      	beq.n	8010416 <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80103d8:	693b      	ldr	r3, [r7, #16]
 80103da:	681b      	ldr	r3, [r3, #0]
 80103dc:	2b00      	cmp	r3, #0
 80103de:	d11a      	bne.n	8010416 <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80103e0:	693b      	ldr	r3, [r7, #16]
 80103e2:	685a      	ldr	r2, [r3, #4]
 80103e4:	4b0e      	ldr	r3, [pc, #56]	; (8010420 <vPortFree+0xb8>)
 80103e6:	681b      	ldr	r3, [r3, #0]
 80103e8:	43db      	mvns	r3, r3
 80103ea:	401a      	ands	r2, r3
 80103ec:	693b      	ldr	r3, [r7, #16]
 80103ee:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80103f0:	f001 fe44 	bl	801207c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80103f4:	693b      	ldr	r3, [r7, #16]
 80103f6:	685a      	ldr	r2, [r3, #4]
 80103f8:	4b0a      	ldr	r3, [pc, #40]	; (8010424 <vPortFree+0xbc>)
 80103fa:	681b      	ldr	r3, [r3, #0]
 80103fc:	4413      	add	r3, r2
 80103fe:	4a09      	ldr	r2, [pc, #36]	; (8010424 <vPortFree+0xbc>)
 8010400:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8010402:	6938      	ldr	r0, [r7, #16]
 8010404:	f000 f874 	bl	80104f0 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8010408:	4b07      	ldr	r3, [pc, #28]	; (8010428 <vPortFree+0xc0>)
 801040a:	681b      	ldr	r3, [r3, #0]
 801040c:	3301      	adds	r3, #1
 801040e:	4a06      	ldr	r2, [pc, #24]	; (8010428 <vPortFree+0xc0>)
 8010410:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8010412:	f001 fe41 	bl	8012098 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8010416:	bf00      	nop
 8010418:	3718      	adds	r7, #24
 801041a:	46bd      	mov	sp, r7
 801041c:	bd80      	pop	{r7, pc}
 801041e:	bf00      	nop
 8010420:	24004f88 	.word	0x24004f88
 8010424:	24004f78 	.word	0x24004f78
 8010428:	24004f84 	.word	0x24004f84

0801042c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 801042c:	b480      	push	{r7}
 801042e:	b085      	sub	sp, #20
 8010430:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8010432:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8010436:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8010438:	4b27      	ldr	r3, [pc, #156]	; (80104d8 <prvHeapInit+0xac>)
 801043a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 801043c:	68fb      	ldr	r3, [r7, #12]
 801043e:	f003 0307 	and.w	r3, r3, #7
 8010442:	2b00      	cmp	r3, #0
 8010444:	d00c      	beq.n	8010460 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8010446:	68fb      	ldr	r3, [r7, #12]
 8010448:	3307      	adds	r3, #7
 801044a:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 801044c:	68fb      	ldr	r3, [r7, #12]
 801044e:	f023 0307 	bic.w	r3, r3, #7
 8010452:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8010454:	68ba      	ldr	r2, [r7, #8]
 8010456:	68fb      	ldr	r3, [r7, #12]
 8010458:	1ad3      	subs	r3, r2, r3
 801045a:	4a1f      	ldr	r2, [pc, #124]	; (80104d8 <prvHeapInit+0xac>)
 801045c:	4413      	add	r3, r2
 801045e:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8010460:	68fb      	ldr	r3, [r7, #12]
 8010462:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8010464:	4a1d      	ldr	r2, [pc, #116]	; (80104dc <prvHeapInit+0xb0>)
 8010466:	687b      	ldr	r3, [r7, #4]
 8010468:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 801046a:	4b1c      	ldr	r3, [pc, #112]	; (80104dc <prvHeapInit+0xb0>)
 801046c:	2200      	movs	r2, #0
 801046e:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8010470:	687b      	ldr	r3, [r7, #4]
 8010472:	68ba      	ldr	r2, [r7, #8]
 8010474:	4413      	add	r3, r2
 8010476:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8010478:	2208      	movs	r2, #8
 801047a:	68fb      	ldr	r3, [r7, #12]
 801047c:	1a9b      	subs	r3, r3, r2
 801047e:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8010480:	68fb      	ldr	r3, [r7, #12]
 8010482:	f023 0307 	bic.w	r3, r3, #7
 8010486:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8010488:	68fb      	ldr	r3, [r7, #12]
 801048a:	4a15      	ldr	r2, [pc, #84]	; (80104e0 <prvHeapInit+0xb4>)
 801048c:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 801048e:	4b14      	ldr	r3, [pc, #80]	; (80104e0 <prvHeapInit+0xb4>)
 8010490:	681b      	ldr	r3, [r3, #0]
 8010492:	2200      	movs	r2, #0
 8010494:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8010496:	4b12      	ldr	r3, [pc, #72]	; (80104e0 <prvHeapInit+0xb4>)
 8010498:	681b      	ldr	r3, [r3, #0]
 801049a:	2200      	movs	r2, #0
 801049c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 801049e:	687b      	ldr	r3, [r7, #4]
 80104a0:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80104a2:	683b      	ldr	r3, [r7, #0]
 80104a4:	68fa      	ldr	r2, [r7, #12]
 80104a6:	1ad2      	subs	r2, r2, r3
 80104a8:	683b      	ldr	r3, [r7, #0]
 80104aa:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80104ac:	4b0c      	ldr	r3, [pc, #48]	; (80104e0 <prvHeapInit+0xb4>)
 80104ae:	681a      	ldr	r2, [r3, #0]
 80104b0:	683b      	ldr	r3, [r7, #0]
 80104b2:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80104b4:	683b      	ldr	r3, [r7, #0]
 80104b6:	685b      	ldr	r3, [r3, #4]
 80104b8:	4a0a      	ldr	r2, [pc, #40]	; (80104e4 <prvHeapInit+0xb8>)
 80104ba:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80104bc:	683b      	ldr	r3, [r7, #0]
 80104be:	685b      	ldr	r3, [r3, #4]
 80104c0:	4a09      	ldr	r2, [pc, #36]	; (80104e8 <prvHeapInit+0xbc>)
 80104c2:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80104c4:	4b09      	ldr	r3, [pc, #36]	; (80104ec <prvHeapInit+0xc0>)
 80104c6:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80104ca:	601a      	str	r2, [r3, #0]
}
 80104cc:	bf00      	nop
 80104ce:	3714      	adds	r7, #20
 80104d0:	46bd      	mov	sp, r7
 80104d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80104d6:	4770      	bx	lr
 80104d8:	2400136c 	.word	0x2400136c
 80104dc:	24004f6c 	.word	0x24004f6c
 80104e0:	24004f74 	.word	0x24004f74
 80104e4:	24004f7c 	.word	0x24004f7c
 80104e8:	24004f78 	.word	0x24004f78
 80104ec:	24004f88 	.word	0x24004f88

080104f0 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80104f0:	b480      	push	{r7}
 80104f2:	b085      	sub	sp, #20
 80104f4:	af00      	add	r7, sp, #0
 80104f6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80104f8:	4b28      	ldr	r3, [pc, #160]	; (801059c <prvInsertBlockIntoFreeList+0xac>)
 80104fa:	60fb      	str	r3, [r7, #12]
 80104fc:	e002      	b.n	8010504 <prvInsertBlockIntoFreeList+0x14>
 80104fe:	68fb      	ldr	r3, [r7, #12]
 8010500:	681b      	ldr	r3, [r3, #0]
 8010502:	60fb      	str	r3, [r7, #12]
 8010504:	68fb      	ldr	r3, [r7, #12]
 8010506:	681b      	ldr	r3, [r3, #0]
 8010508:	687a      	ldr	r2, [r7, #4]
 801050a:	429a      	cmp	r2, r3
 801050c:	d8f7      	bhi.n	80104fe <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 801050e:	68fb      	ldr	r3, [r7, #12]
 8010510:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8010512:	68fb      	ldr	r3, [r7, #12]
 8010514:	685b      	ldr	r3, [r3, #4]
 8010516:	68ba      	ldr	r2, [r7, #8]
 8010518:	4413      	add	r3, r2
 801051a:	687a      	ldr	r2, [r7, #4]
 801051c:	429a      	cmp	r2, r3
 801051e:	d108      	bne.n	8010532 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8010520:	68fb      	ldr	r3, [r7, #12]
 8010522:	685a      	ldr	r2, [r3, #4]
 8010524:	687b      	ldr	r3, [r7, #4]
 8010526:	685b      	ldr	r3, [r3, #4]
 8010528:	441a      	add	r2, r3
 801052a:	68fb      	ldr	r3, [r7, #12]
 801052c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 801052e:	68fb      	ldr	r3, [r7, #12]
 8010530:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8010532:	687b      	ldr	r3, [r7, #4]
 8010534:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8010536:	687b      	ldr	r3, [r7, #4]
 8010538:	685b      	ldr	r3, [r3, #4]
 801053a:	68ba      	ldr	r2, [r7, #8]
 801053c:	441a      	add	r2, r3
 801053e:	68fb      	ldr	r3, [r7, #12]
 8010540:	681b      	ldr	r3, [r3, #0]
 8010542:	429a      	cmp	r2, r3
 8010544:	d118      	bne.n	8010578 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8010546:	68fb      	ldr	r3, [r7, #12]
 8010548:	681a      	ldr	r2, [r3, #0]
 801054a:	4b15      	ldr	r3, [pc, #84]	; (80105a0 <prvInsertBlockIntoFreeList+0xb0>)
 801054c:	681b      	ldr	r3, [r3, #0]
 801054e:	429a      	cmp	r2, r3
 8010550:	d00d      	beq.n	801056e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8010552:	687b      	ldr	r3, [r7, #4]
 8010554:	685a      	ldr	r2, [r3, #4]
 8010556:	68fb      	ldr	r3, [r7, #12]
 8010558:	681b      	ldr	r3, [r3, #0]
 801055a:	685b      	ldr	r3, [r3, #4]
 801055c:	441a      	add	r2, r3
 801055e:	687b      	ldr	r3, [r7, #4]
 8010560:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8010562:	68fb      	ldr	r3, [r7, #12]
 8010564:	681b      	ldr	r3, [r3, #0]
 8010566:	681a      	ldr	r2, [r3, #0]
 8010568:	687b      	ldr	r3, [r7, #4]
 801056a:	601a      	str	r2, [r3, #0]
 801056c:	e008      	b.n	8010580 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 801056e:	4b0c      	ldr	r3, [pc, #48]	; (80105a0 <prvInsertBlockIntoFreeList+0xb0>)
 8010570:	681a      	ldr	r2, [r3, #0]
 8010572:	687b      	ldr	r3, [r7, #4]
 8010574:	601a      	str	r2, [r3, #0]
 8010576:	e003      	b.n	8010580 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8010578:	68fb      	ldr	r3, [r7, #12]
 801057a:	681a      	ldr	r2, [r3, #0]
 801057c:	687b      	ldr	r3, [r7, #4]
 801057e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8010580:	68fa      	ldr	r2, [r7, #12]
 8010582:	687b      	ldr	r3, [r7, #4]
 8010584:	429a      	cmp	r2, r3
 8010586:	d002      	beq.n	801058e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8010588:	68fb      	ldr	r3, [r7, #12]
 801058a:	687a      	ldr	r2, [r7, #4]
 801058c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 801058e:	bf00      	nop
 8010590:	3714      	adds	r7, #20
 8010592:	46bd      	mov	sp, r7
 8010594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010598:	4770      	bx	lr
 801059a:	bf00      	nop
 801059c:	24004f6c 	.word	0x24004f6c
 80105a0:	24004f74 	.word	0x24004f74

080105a4 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80105a4:	b480      	push	{r7}
 80105a6:	b083      	sub	sp, #12
 80105a8:	af00      	add	r7, sp, #0
 80105aa:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80105ac:	687b      	ldr	r3, [r7, #4]
 80105ae:	f103 0208 	add.w	r2, r3, #8
 80105b2:	687b      	ldr	r3, [r7, #4]
 80105b4:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80105b6:	687b      	ldr	r3, [r7, #4]
 80105b8:	f04f 32ff 	mov.w	r2, #4294967295
 80105bc:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80105be:	687b      	ldr	r3, [r7, #4]
 80105c0:	f103 0208 	add.w	r2, r3, #8
 80105c4:	687b      	ldr	r3, [r7, #4]
 80105c6:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80105c8:	687b      	ldr	r3, [r7, #4]
 80105ca:	f103 0208 	add.w	r2, r3, #8
 80105ce:	687b      	ldr	r3, [r7, #4]
 80105d0:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80105d2:	687b      	ldr	r3, [r7, #4]
 80105d4:	2200      	movs	r2, #0
 80105d6:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80105d8:	bf00      	nop
 80105da:	370c      	adds	r7, #12
 80105dc:	46bd      	mov	sp, r7
 80105de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80105e2:	4770      	bx	lr

080105e4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80105e4:	b480      	push	{r7}
 80105e6:	b083      	sub	sp, #12
 80105e8:	af00      	add	r7, sp, #0
 80105ea:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80105ec:	687b      	ldr	r3, [r7, #4]
 80105ee:	2200      	movs	r2, #0
 80105f0:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80105f2:	bf00      	nop
 80105f4:	370c      	adds	r7, #12
 80105f6:	46bd      	mov	sp, r7
 80105f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80105fc:	4770      	bx	lr

080105fe <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80105fe:	b480      	push	{r7}
 8010600:	b085      	sub	sp, #20
 8010602:	af00      	add	r7, sp, #0
 8010604:	6078      	str	r0, [r7, #4]
 8010606:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8010608:	687b      	ldr	r3, [r7, #4]
 801060a:	685b      	ldr	r3, [r3, #4]
 801060c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 801060e:	683b      	ldr	r3, [r7, #0]
 8010610:	68fa      	ldr	r2, [r7, #12]
 8010612:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8010614:	68fb      	ldr	r3, [r7, #12]
 8010616:	689a      	ldr	r2, [r3, #8]
 8010618:	683b      	ldr	r3, [r7, #0]
 801061a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 801061c:	68fb      	ldr	r3, [r7, #12]
 801061e:	689b      	ldr	r3, [r3, #8]
 8010620:	683a      	ldr	r2, [r7, #0]
 8010622:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8010624:	68fb      	ldr	r3, [r7, #12]
 8010626:	683a      	ldr	r2, [r7, #0]
 8010628:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 801062a:	683b      	ldr	r3, [r7, #0]
 801062c:	687a      	ldr	r2, [r7, #4]
 801062e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8010630:	687b      	ldr	r3, [r7, #4]
 8010632:	681b      	ldr	r3, [r3, #0]
 8010634:	1c5a      	adds	r2, r3, #1
 8010636:	687b      	ldr	r3, [r7, #4]
 8010638:	601a      	str	r2, [r3, #0]
}
 801063a:	bf00      	nop
 801063c:	3714      	adds	r7, #20
 801063e:	46bd      	mov	sp, r7
 8010640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010644:	4770      	bx	lr

08010646 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8010646:	b480      	push	{r7}
 8010648:	b085      	sub	sp, #20
 801064a:	af00      	add	r7, sp, #0
 801064c:	6078      	str	r0, [r7, #4]
 801064e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8010650:	683b      	ldr	r3, [r7, #0]
 8010652:	681b      	ldr	r3, [r3, #0]
 8010654:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8010656:	68bb      	ldr	r3, [r7, #8]
 8010658:	f1b3 3fff 	cmp.w	r3, #4294967295
 801065c:	d103      	bne.n	8010666 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 801065e:	687b      	ldr	r3, [r7, #4]
 8010660:	691b      	ldr	r3, [r3, #16]
 8010662:	60fb      	str	r3, [r7, #12]
 8010664:	e00c      	b.n	8010680 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8010666:	687b      	ldr	r3, [r7, #4]
 8010668:	3308      	adds	r3, #8
 801066a:	60fb      	str	r3, [r7, #12]
 801066c:	e002      	b.n	8010674 <vListInsert+0x2e>
 801066e:	68fb      	ldr	r3, [r7, #12]
 8010670:	685b      	ldr	r3, [r3, #4]
 8010672:	60fb      	str	r3, [r7, #12]
 8010674:	68fb      	ldr	r3, [r7, #12]
 8010676:	685b      	ldr	r3, [r3, #4]
 8010678:	681b      	ldr	r3, [r3, #0]
 801067a:	68ba      	ldr	r2, [r7, #8]
 801067c:	429a      	cmp	r2, r3
 801067e:	d2f6      	bcs.n	801066e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8010680:	68fb      	ldr	r3, [r7, #12]
 8010682:	685a      	ldr	r2, [r3, #4]
 8010684:	683b      	ldr	r3, [r7, #0]
 8010686:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8010688:	683b      	ldr	r3, [r7, #0]
 801068a:	685b      	ldr	r3, [r3, #4]
 801068c:	683a      	ldr	r2, [r7, #0]
 801068e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8010690:	683b      	ldr	r3, [r7, #0]
 8010692:	68fa      	ldr	r2, [r7, #12]
 8010694:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8010696:	68fb      	ldr	r3, [r7, #12]
 8010698:	683a      	ldr	r2, [r7, #0]
 801069a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 801069c:	683b      	ldr	r3, [r7, #0]
 801069e:	687a      	ldr	r2, [r7, #4]
 80106a0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80106a2:	687b      	ldr	r3, [r7, #4]
 80106a4:	681b      	ldr	r3, [r3, #0]
 80106a6:	1c5a      	adds	r2, r3, #1
 80106a8:	687b      	ldr	r3, [r7, #4]
 80106aa:	601a      	str	r2, [r3, #0]
}
 80106ac:	bf00      	nop
 80106ae:	3714      	adds	r7, #20
 80106b0:	46bd      	mov	sp, r7
 80106b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80106b6:	4770      	bx	lr

080106b8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80106b8:	b480      	push	{r7}
 80106ba:	b085      	sub	sp, #20
 80106bc:	af00      	add	r7, sp, #0
 80106be:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80106c0:	687b      	ldr	r3, [r7, #4]
 80106c2:	691b      	ldr	r3, [r3, #16]
 80106c4:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80106c6:	687b      	ldr	r3, [r7, #4]
 80106c8:	685b      	ldr	r3, [r3, #4]
 80106ca:	687a      	ldr	r2, [r7, #4]
 80106cc:	6892      	ldr	r2, [r2, #8]
 80106ce:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80106d0:	687b      	ldr	r3, [r7, #4]
 80106d2:	689b      	ldr	r3, [r3, #8]
 80106d4:	687a      	ldr	r2, [r7, #4]
 80106d6:	6852      	ldr	r2, [r2, #4]
 80106d8:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80106da:	68fb      	ldr	r3, [r7, #12]
 80106dc:	685b      	ldr	r3, [r3, #4]
 80106de:	687a      	ldr	r2, [r7, #4]
 80106e0:	429a      	cmp	r2, r3
 80106e2:	d103      	bne.n	80106ec <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80106e4:	687b      	ldr	r3, [r7, #4]
 80106e6:	689a      	ldr	r2, [r3, #8]
 80106e8:	68fb      	ldr	r3, [r7, #12]
 80106ea:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80106ec:	687b      	ldr	r3, [r7, #4]
 80106ee:	2200      	movs	r2, #0
 80106f0:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80106f2:	68fb      	ldr	r3, [r7, #12]
 80106f4:	681b      	ldr	r3, [r3, #0]
 80106f6:	1e5a      	subs	r2, r3, #1
 80106f8:	68fb      	ldr	r3, [r7, #12]
 80106fa:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80106fc:	68fb      	ldr	r3, [r7, #12]
 80106fe:	681b      	ldr	r3, [r3, #0]
}
 8010700:	4618      	mov	r0, r3
 8010702:	3714      	adds	r7, #20
 8010704:	46bd      	mov	sp, r7
 8010706:	f85d 7b04 	ldr.w	r7, [sp], #4
 801070a:	4770      	bx	lr

0801070c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 801070c:	b480      	push	{r7}
 801070e:	b085      	sub	sp, #20
 8010710:	af00      	add	r7, sp, #0
 8010712:	60f8      	str	r0, [r7, #12]
 8010714:	60b9      	str	r1, [r7, #8]
 8010716:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8010718:	68fb      	ldr	r3, [r7, #12]
 801071a:	3b04      	subs	r3, #4
 801071c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 801071e:	68fb      	ldr	r3, [r7, #12]
 8010720:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8010724:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8010726:	68fb      	ldr	r3, [r7, #12]
 8010728:	3b04      	subs	r3, #4
 801072a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 801072c:	68bb      	ldr	r3, [r7, #8]
 801072e:	f023 0201 	bic.w	r2, r3, #1
 8010732:	68fb      	ldr	r3, [r7, #12]
 8010734:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8010736:	68fb      	ldr	r3, [r7, #12]
 8010738:	3b04      	subs	r3, #4
 801073a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 801073c:	4a0c      	ldr	r2, [pc, #48]	; (8010770 <pxPortInitialiseStack+0x64>)
 801073e:	68fb      	ldr	r3, [r7, #12]
 8010740:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8010742:	68fb      	ldr	r3, [r7, #12]
 8010744:	3b14      	subs	r3, #20
 8010746:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8010748:	687a      	ldr	r2, [r7, #4]
 801074a:	68fb      	ldr	r3, [r7, #12]
 801074c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 801074e:	68fb      	ldr	r3, [r7, #12]
 8010750:	3b04      	subs	r3, #4
 8010752:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8010754:	68fb      	ldr	r3, [r7, #12]
 8010756:	f06f 0202 	mvn.w	r2, #2
 801075a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 801075c:	68fb      	ldr	r3, [r7, #12]
 801075e:	3b20      	subs	r3, #32
 8010760:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8010762:	68fb      	ldr	r3, [r7, #12]
}
 8010764:	4618      	mov	r0, r3
 8010766:	3714      	adds	r7, #20
 8010768:	46bd      	mov	sp, r7
 801076a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801076e:	4770      	bx	lr
 8010770:	08010775 	.word	0x08010775

08010774 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8010774:	b480      	push	{r7}
 8010776:	b085      	sub	sp, #20
 8010778:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 801077a:	2300      	movs	r3, #0
 801077c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 801077e:	4b12      	ldr	r3, [pc, #72]	; (80107c8 <prvTaskExitError+0x54>)
 8010780:	681b      	ldr	r3, [r3, #0]
 8010782:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010786:	d00a      	beq.n	801079e <prvTaskExitError+0x2a>
	__asm volatile
 8010788:	f04f 0350 	mov.w	r3, #80	; 0x50
 801078c:	f383 8811 	msr	BASEPRI, r3
 8010790:	f3bf 8f6f 	isb	sy
 8010794:	f3bf 8f4f 	dsb	sy
 8010798:	60fb      	str	r3, [r7, #12]
}
 801079a:	bf00      	nop
 801079c:	e7fe      	b.n	801079c <prvTaskExitError+0x28>
	__asm volatile
 801079e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80107a2:	f383 8811 	msr	BASEPRI, r3
 80107a6:	f3bf 8f6f 	isb	sy
 80107aa:	f3bf 8f4f 	dsb	sy
 80107ae:	60bb      	str	r3, [r7, #8]
}
 80107b0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80107b2:	bf00      	nop
 80107b4:	687b      	ldr	r3, [r7, #4]
 80107b6:	2b00      	cmp	r3, #0
 80107b8:	d0fc      	beq.n	80107b4 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80107ba:	bf00      	nop
 80107bc:	bf00      	nop
 80107be:	3714      	adds	r7, #20
 80107c0:	46bd      	mov	sp, r7
 80107c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80107c6:	4770      	bx	lr
 80107c8:	24000010 	.word	0x24000010
 80107cc:	00000000 	.word	0x00000000

080107d0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80107d0:	4b07      	ldr	r3, [pc, #28]	; (80107f0 <pxCurrentTCBConst2>)
 80107d2:	6819      	ldr	r1, [r3, #0]
 80107d4:	6808      	ldr	r0, [r1, #0]
 80107d6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80107da:	f380 8809 	msr	PSP, r0
 80107de:	f3bf 8f6f 	isb	sy
 80107e2:	f04f 0000 	mov.w	r0, #0
 80107e6:	f380 8811 	msr	BASEPRI, r0
 80107ea:	4770      	bx	lr
 80107ec:	f3af 8000 	nop.w

080107f0 <pxCurrentTCBConst2>:
 80107f0:	24004fd4 	.word	0x24004fd4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80107f4:	bf00      	nop
 80107f6:	bf00      	nop

080107f8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80107f8:	4808      	ldr	r0, [pc, #32]	; (801081c <prvPortStartFirstTask+0x24>)
 80107fa:	6800      	ldr	r0, [r0, #0]
 80107fc:	6800      	ldr	r0, [r0, #0]
 80107fe:	f380 8808 	msr	MSP, r0
 8010802:	f04f 0000 	mov.w	r0, #0
 8010806:	f380 8814 	msr	CONTROL, r0
 801080a:	b662      	cpsie	i
 801080c:	b661      	cpsie	f
 801080e:	f3bf 8f4f 	dsb	sy
 8010812:	f3bf 8f6f 	isb	sy
 8010816:	df00      	svc	0
 8010818:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 801081a:	bf00      	nop
 801081c:	e000ed08 	.word	0xe000ed08

08010820 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8010820:	b580      	push	{r7, lr}
 8010822:	b086      	sub	sp, #24
 8010824:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8010826:	4b46      	ldr	r3, [pc, #280]	; (8010940 <xPortStartScheduler+0x120>)
 8010828:	681b      	ldr	r3, [r3, #0]
 801082a:	4a46      	ldr	r2, [pc, #280]	; (8010944 <xPortStartScheduler+0x124>)
 801082c:	4293      	cmp	r3, r2
 801082e:	d10a      	bne.n	8010846 <xPortStartScheduler+0x26>
	__asm volatile
 8010830:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010834:	f383 8811 	msr	BASEPRI, r3
 8010838:	f3bf 8f6f 	isb	sy
 801083c:	f3bf 8f4f 	dsb	sy
 8010840:	613b      	str	r3, [r7, #16]
}
 8010842:	bf00      	nop
 8010844:	e7fe      	b.n	8010844 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8010846:	4b3e      	ldr	r3, [pc, #248]	; (8010940 <xPortStartScheduler+0x120>)
 8010848:	681b      	ldr	r3, [r3, #0]
 801084a:	4a3f      	ldr	r2, [pc, #252]	; (8010948 <xPortStartScheduler+0x128>)
 801084c:	4293      	cmp	r3, r2
 801084e:	d10a      	bne.n	8010866 <xPortStartScheduler+0x46>
	__asm volatile
 8010850:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010854:	f383 8811 	msr	BASEPRI, r3
 8010858:	f3bf 8f6f 	isb	sy
 801085c:	f3bf 8f4f 	dsb	sy
 8010860:	60fb      	str	r3, [r7, #12]
}
 8010862:	bf00      	nop
 8010864:	e7fe      	b.n	8010864 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8010866:	4b39      	ldr	r3, [pc, #228]	; (801094c <xPortStartScheduler+0x12c>)
 8010868:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 801086a:	697b      	ldr	r3, [r7, #20]
 801086c:	781b      	ldrb	r3, [r3, #0]
 801086e:	b2db      	uxtb	r3, r3
 8010870:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8010872:	697b      	ldr	r3, [r7, #20]
 8010874:	22ff      	movs	r2, #255	; 0xff
 8010876:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8010878:	697b      	ldr	r3, [r7, #20]
 801087a:	781b      	ldrb	r3, [r3, #0]
 801087c:	b2db      	uxtb	r3, r3
 801087e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8010880:	78fb      	ldrb	r3, [r7, #3]
 8010882:	b2db      	uxtb	r3, r3
 8010884:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8010888:	b2da      	uxtb	r2, r3
 801088a:	4b31      	ldr	r3, [pc, #196]	; (8010950 <xPortStartScheduler+0x130>)
 801088c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 801088e:	4b31      	ldr	r3, [pc, #196]	; (8010954 <xPortStartScheduler+0x134>)
 8010890:	2207      	movs	r2, #7
 8010892:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8010894:	e009      	b.n	80108aa <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8010896:	4b2f      	ldr	r3, [pc, #188]	; (8010954 <xPortStartScheduler+0x134>)
 8010898:	681b      	ldr	r3, [r3, #0]
 801089a:	3b01      	subs	r3, #1
 801089c:	4a2d      	ldr	r2, [pc, #180]	; (8010954 <xPortStartScheduler+0x134>)
 801089e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80108a0:	78fb      	ldrb	r3, [r7, #3]
 80108a2:	b2db      	uxtb	r3, r3
 80108a4:	005b      	lsls	r3, r3, #1
 80108a6:	b2db      	uxtb	r3, r3
 80108a8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80108aa:	78fb      	ldrb	r3, [r7, #3]
 80108ac:	b2db      	uxtb	r3, r3
 80108ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80108b2:	2b80      	cmp	r3, #128	; 0x80
 80108b4:	d0ef      	beq.n	8010896 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80108b6:	4b27      	ldr	r3, [pc, #156]	; (8010954 <xPortStartScheduler+0x134>)
 80108b8:	681b      	ldr	r3, [r3, #0]
 80108ba:	f1c3 0307 	rsb	r3, r3, #7
 80108be:	2b04      	cmp	r3, #4
 80108c0:	d00a      	beq.n	80108d8 <xPortStartScheduler+0xb8>
	__asm volatile
 80108c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80108c6:	f383 8811 	msr	BASEPRI, r3
 80108ca:	f3bf 8f6f 	isb	sy
 80108ce:	f3bf 8f4f 	dsb	sy
 80108d2:	60bb      	str	r3, [r7, #8]
}
 80108d4:	bf00      	nop
 80108d6:	e7fe      	b.n	80108d6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80108d8:	4b1e      	ldr	r3, [pc, #120]	; (8010954 <xPortStartScheduler+0x134>)
 80108da:	681b      	ldr	r3, [r3, #0]
 80108dc:	021b      	lsls	r3, r3, #8
 80108de:	4a1d      	ldr	r2, [pc, #116]	; (8010954 <xPortStartScheduler+0x134>)
 80108e0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80108e2:	4b1c      	ldr	r3, [pc, #112]	; (8010954 <xPortStartScheduler+0x134>)
 80108e4:	681b      	ldr	r3, [r3, #0]
 80108e6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80108ea:	4a1a      	ldr	r2, [pc, #104]	; (8010954 <xPortStartScheduler+0x134>)
 80108ec:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80108ee:	687b      	ldr	r3, [r7, #4]
 80108f0:	b2da      	uxtb	r2, r3
 80108f2:	697b      	ldr	r3, [r7, #20]
 80108f4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80108f6:	4b18      	ldr	r3, [pc, #96]	; (8010958 <xPortStartScheduler+0x138>)
 80108f8:	681b      	ldr	r3, [r3, #0]
 80108fa:	4a17      	ldr	r2, [pc, #92]	; (8010958 <xPortStartScheduler+0x138>)
 80108fc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8010900:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8010902:	4b15      	ldr	r3, [pc, #84]	; (8010958 <xPortStartScheduler+0x138>)
 8010904:	681b      	ldr	r3, [r3, #0]
 8010906:	4a14      	ldr	r2, [pc, #80]	; (8010958 <xPortStartScheduler+0x138>)
 8010908:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 801090c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 801090e:	f000 f8dd 	bl	8010acc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8010912:	4b12      	ldr	r3, [pc, #72]	; (801095c <xPortStartScheduler+0x13c>)
 8010914:	2200      	movs	r2, #0
 8010916:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8010918:	f000 f8fc 	bl	8010b14 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 801091c:	4b10      	ldr	r3, [pc, #64]	; (8010960 <xPortStartScheduler+0x140>)
 801091e:	681b      	ldr	r3, [r3, #0]
 8010920:	4a0f      	ldr	r2, [pc, #60]	; (8010960 <xPortStartScheduler+0x140>)
 8010922:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8010926:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8010928:	f7ff ff66 	bl	80107f8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 801092c:	f001 fd1c 	bl	8012368 <vTaskSwitchContext>
	prvTaskExitError();
 8010930:	f7ff ff20 	bl	8010774 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8010934:	2300      	movs	r3, #0
}
 8010936:	4618      	mov	r0, r3
 8010938:	3718      	adds	r7, #24
 801093a:	46bd      	mov	sp, r7
 801093c:	bd80      	pop	{r7, pc}
 801093e:	bf00      	nop
 8010940:	e000ed00 	.word	0xe000ed00
 8010944:	410fc271 	.word	0x410fc271
 8010948:	410fc270 	.word	0x410fc270
 801094c:	e000e400 	.word	0xe000e400
 8010950:	24004f8c 	.word	0x24004f8c
 8010954:	24004f90 	.word	0x24004f90
 8010958:	e000ed20 	.word	0xe000ed20
 801095c:	24000010 	.word	0x24000010
 8010960:	e000ef34 	.word	0xe000ef34

08010964 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8010964:	b480      	push	{r7}
 8010966:	b083      	sub	sp, #12
 8010968:	af00      	add	r7, sp, #0
	__asm volatile
 801096a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801096e:	f383 8811 	msr	BASEPRI, r3
 8010972:	f3bf 8f6f 	isb	sy
 8010976:	f3bf 8f4f 	dsb	sy
 801097a:	607b      	str	r3, [r7, #4]
}
 801097c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 801097e:	4b0f      	ldr	r3, [pc, #60]	; (80109bc <vPortEnterCritical+0x58>)
 8010980:	681b      	ldr	r3, [r3, #0]
 8010982:	3301      	adds	r3, #1
 8010984:	4a0d      	ldr	r2, [pc, #52]	; (80109bc <vPortEnterCritical+0x58>)
 8010986:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8010988:	4b0c      	ldr	r3, [pc, #48]	; (80109bc <vPortEnterCritical+0x58>)
 801098a:	681b      	ldr	r3, [r3, #0]
 801098c:	2b01      	cmp	r3, #1
 801098e:	d10f      	bne.n	80109b0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8010990:	4b0b      	ldr	r3, [pc, #44]	; (80109c0 <vPortEnterCritical+0x5c>)
 8010992:	681b      	ldr	r3, [r3, #0]
 8010994:	b2db      	uxtb	r3, r3
 8010996:	2b00      	cmp	r3, #0
 8010998:	d00a      	beq.n	80109b0 <vPortEnterCritical+0x4c>
	__asm volatile
 801099a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801099e:	f383 8811 	msr	BASEPRI, r3
 80109a2:	f3bf 8f6f 	isb	sy
 80109a6:	f3bf 8f4f 	dsb	sy
 80109aa:	603b      	str	r3, [r7, #0]
}
 80109ac:	bf00      	nop
 80109ae:	e7fe      	b.n	80109ae <vPortEnterCritical+0x4a>
	}
}
 80109b0:	bf00      	nop
 80109b2:	370c      	adds	r7, #12
 80109b4:	46bd      	mov	sp, r7
 80109b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80109ba:	4770      	bx	lr
 80109bc:	24000010 	.word	0x24000010
 80109c0:	e000ed04 	.word	0xe000ed04

080109c4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80109c4:	b480      	push	{r7}
 80109c6:	b083      	sub	sp, #12
 80109c8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80109ca:	4b12      	ldr	r3, [pc, #72]	; (8010a14 <vPortExitCritical+0x50>)
 80109cc:	681b      	ldr	r3, [r3, #0]
 80109ce:	2b00      	cmp	r3, #0
 80109d0:	d10a      	bne.n	80109e8 <vPortExitCritical+0x24>
	__asm volatile
 80109d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80109d6:	f383 8811 	msr	BASEPRI, r3
 80109da:	f3bf 8f6f 	isb	sy
 80109de:	f3bf 8f4f 	dsb	sy
 80109e2:	607b      	str	r3, [r7, #4]
}
 80109e4:	bf00      	nop
 80109e6:	e7fe      	b.n	80109e6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80109e8:	4b0a      	ldr	r3, [pc, #40]	; (8010a14 <vPortExitCritical+0x50>)
 80109ea:	681b      	ldr	r3, [r3, #0]
 80109ec:	3b01      	subs	r3, #1
 80109ee:	4a09      	ldr	r2, [pc, #36]	; (8010a14 <vPortExitCritical+0x50>)
 80109f0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80109f2:	4b08      	ldr	r3, [pc, #32]	; (8010a14 <vPortExitCritical+0x50>)
 80109f4:	681b      	ldr	r3, [r3, #0]
 80109f6:	2b00      	cmp	r3, #0
 80109f8:	d105      	bne.n	8010a06 <vPortExitCritical+0x42>
 80109fa:	2300      	movs	r3, #0
 80109fc:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80109fe:	683b      	ldr	r3, [r7, #0]
 8010a00:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8010a04:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8010a06:	bf00      	nop
 8010a08:	370c      	adds	r7, #12
 8010a0a:	46bd      	mov	sp, r7
 8010a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a10:	4770      	bx	lr
 8010a12:	bf00      	nop
 8010a14:	24000010 	.word	0x24000010
	...

08010a20 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8010a20:	f3ef 8009 	mrs	r0, PSP
 8010a24:	f3bf 8f6f 	isb	sy
 8010a28:	4b15      	ldr	r3, [pc, #84]	; (8010a80 <pxCurrentTCBConst>)
 8010a2a:	681a      	ldr	r2, [r3, #0]
 8010a2c:	f01e 0f10 	tst.w	lr, #16
 8010a30:	bf08      	it	eq
 8010a32:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8010a36:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010a3a:	6010      	str	r0, [r2, #0]
 8010a3c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8010a40:	f04f 0050 	mov.w	r0, #80	; 0x50
 8010a44:	f380 8811 	msr	BASEPRI, r0
 8010a48:	f3bf 8f4f 	dsb	sy
 8010a4c:	f3bf 8f6f 	isb	sy
 8010a50:	f001 fc8a 	bl	8012368 <vTaskSwitchContext>
 8010a54:	f04f 0000 	mov.w	r0, #0
 8010a58:	f380 8811 	msr	BASEPRI, r0
 8010a5c:	bc09      	pop	{r0, r3}
 8010a5e:	6819      	ldr	r1, [r3, #0]
 8010a60:	6808      	ldr	r0, [r1, #0]
 8010a62:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010a66:	f01e 0f10 	tst.w	lr, #16
 8010a6a:	bf08      	it	eq
 8010a6c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8010a70:	f380 8809 	msr	PSP, r0
 8010a74:	f3bf 8f6f 	isb	sy
 8010a78:	4770      	bx	lr
 8010a7a:	bf00      	nop
 8010a7c:	f3af 8000 	nop.w

08010a80 <pxCurrentTCBConst>:
 8010a80:	24004fd4 	.word	0x24004fd4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8010a84:	bf00      	nop
 8010a86:	bf00      	nop

08010a88 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8010a88:	b580      	push	{r7, lr}
 8010a8a:	b082      	sub	sp, #8
 8010a8c:	af00      	add	r7, sp, #0
	__asm volatile
 8010a8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010a92:	f383 8811 	msr	BASEPRI, r3
 8010a96:	f3bf 8f6f 	isb	sy
 8010a9a:	f3bf 8f4f 	dsb	sy
 8010a9e:	607b      	str	r3, [r7, #4]
}
 8010aa0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8010aa2:	f001 fba7 	bl	80121f4 <xTaskIncrementTick>
 8010aa6:	4603      	mov	r3, r0
 8010aa8:	2b00      	cmp	r3, #0
 8010aaa:	d003      	beq.n	8010ab4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8010aac:	4b06      	ldr	r3, [pc, #24]	; (8010ac8 <xPortSysTickHandler+0x40>)
 8010aae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010ab2:	601a      	str	r2, [r3, #0]
 8010ab4:	2300      	movs	r3, #0
 8010ab6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8010ab8:	683b      	ldr	r3, [r7, #0]
 8010aba:	f383 8811 	msr	BASEPRI, r3
}
 8010abe:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8010ac0:	bf00      	nop
 8010ac2:	3708      	adds	r7, #8
 8010ac4:	46bd      	mov	sp, r7
 8010ac6:	bd80      	pop	{r7, pc}
 8010ac8:	e000ed04 	.word	0xe000ed04

08010acc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8010acc:	b480      	push	{r7}
 8010ace:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8010ad0:	4b0b      	ldr	r3, [pc, #44]	; (8010b00 <vPortSetupTimerInterrupt+0x34>)
 8010ad2:	2200      	movs	r2, #0
 8010ad4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8010ad6:	4b0b      	ldr	r3, [pc, #44]	; (8010b04 <vPortSetupTimerInterrupt+0x38>)
 8010ad8:	2200      	movs	r2, #0
 8010ada:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8010adc:	4b0a      	ldr	r3, [pc, #40]	; (8010b08 <vPortSetupTimerInterrupt+0x3c>)
 8010ade:	681b      	ldr	r3, [r3, #0]
 8010ae0:	4a0a      	ldr	r2, [pc, #40]	; (8010b0c <vPortSetupTimerInterrupt+0x40>)
 8010ae2:	fba2 2303 	umull	r2, r3, r2, r3
 8010ae6:	099b      	lsrs	r3, r3, #6
 8010ae8:	4a09      	ldr	r2, [pc, #36]	; (8010b10 <vPortSetupTimerInterrupt+0x44>)
 8010aea:	3b01      	subs	r3, #1
 8010aec:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8010aee:	4b04      	ldr	r3, [pc, #16]	; (8010b00 <vPortSetupTimerInterrupt+0x34>)
 8010af0:	2207      	movs	r2, #7
 8010af2:	601a      	str	r2, [r3, #0]
}
 8010af4:	bf00      	nop
 8010af6:	46bd      	mov	sp, r7
 8010af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010afc:	4770      	bx	lr
 8010afe:	bf00      	nop
 8010b00:	e000e010 	.word	0xe000e010
 8010b04:	e000e018 	.word	0xe000e018
 8010b08:	24000000 	.word	0x24000000
 8010b0c:	10624dd3 	.word	0x10624dd3
 8010b10:	e000e014 	.word	0xe000e014

08010b14 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8010b14:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8010b24 <vPortEnableVFP+0x10>
 8010b18:	6801      	ldr	r1, [r0, #0]
 8010b1a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8010b1e:	6001      	str	r1, [r0, #0]
 8010b20:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8010b22:	bf00      	nop
 8010b24:	e000ed88 	.word	0xe000ed88

08010b28 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8010b28:	b480      	push	{r7}
 8010b2a:	b085      	sub	sp, #20
 8010b2c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8010b2e:	f3ef 8305 	mrs	r3, IPSR
 8010b32:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8010b34:	68fb      	ldr	r3, [r7, #12]
 8010b36:	2b0f      	cmp	r3, #15
 8010b38:	d914      	bls.n	8010b64 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8010b3a:	4a17      	ldr	r2, [pc, #92]	; (8010b98 <vPortValidateInterruptPriority+0x70>)
 8010b3c:	68fb      	ldr	r3, [r7, #12]
 8010b3e:	4413      	add	r3, r2
 8010b40:	781b      	ldrb	r3, [r3, #0]
 8010b42:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8010b44:	4b15      	ldr	r3, [pc, #84]	; (8010b9c <vPortValidateInterruptPriority+0x74>)
 8010b46:	781b      	ldrb	r3, [r3, #0]
 8010b48:	7afa      	ldrb	r2, [r7, #11]
 8010b4a:	429a      	cmp	r2, r3
 8010b4c:	d20a      	bcs.n	8010b64 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 8010b4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010b52:	f383 8811 	msr	BASEPRI, r3
 8010b56:	f3bf 8f6f 	isb	sy
 8010b5a:	f3bf 8f4f 	dsb	sy
 8010b5e:	607b      	str	r3, [r7, #4]
}
 8010b60:	bf00      	nop
 8010b62:	e7fe      	b.n	8010b62 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8010b64:	4b0e      	ldr	r3, [pc, #56]	; (8010ba0 <vPortValidateInterruptPriority+0x78>)
 8010b66:	681b      	ldr	r3, [r3, #0]
 8010b68:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8010b6c:	4b0d      	ldr	r3, [pc, #52]	; (8010ba4 <vPortValidateInterruptPriority+0x7c>)
 8010b6e:	681b      	ldr	r3, [r3, #0]
 8010b70:	429a      	cmp	r2, r3
 8010b72:	d90a      	bls.n	8010b8a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8010b74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010b78:	f383 8811 	msr	BASEPRI, r3
 8010b7c:	f3bf 8f6f 	isb	sy
 8010b80:	f3bf 8f4f 	dsb	sy
 8010b84:	603b      	str	r3, [r7, #0]
}
 8010b86:	bf00      	nop
 8010b88:	e7fe      	b.n	8010b88 <vPortValidateInterruptPriority+0x60>
	}
 8010b8a:	bf00      	nop
 8010b8c:	3714      	adds	r7, #20
 8010b8e:	46bd      	mov	sp, r7
 8010b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b94:	4770      	bx	lr
 8010b96:	bf00      	nop
 8010b98:	e000e3f0 	.word	0xe000e3f0
 8010b9c:	24004f8c 	.word	0x24004f8c
 8010ba0:	e000ed0c 	.word	0xe000ed0c
 8010ba4:	24004f90 	.word	0x24004f90

08010ba8 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8010ba8:	b580      	push	{r7, lr}
 8010baa:	b084      	sub	sp, #16
 8010bac:	af00      	add	r7, sp, #0
 8010bae:	6078      	str	r0, [r7, #4]
 8010bb0:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8010bb2:	687b      	ldr	r3, [r7, #4]
 8010bb4:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8010bb6:	68fb      	ldr	r3, [r7, #12]
 8010bb8:	2b00      	cmp	r3, #0
 8010bba:	d10a      	bne.n	8010bd2 <xQueueGenericReset+0x2a>
	__asm volatile
 8010bbc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010bc0:	f383 8811 	msr	BASEPRI, r3
 8010bc4:	f3bf 8f6f 	isb	sy
 8010bc8:	f3bf 8f4f 	dsb	sy
 8010bcc:	60bb      	str	r3, [r7, #8]
}
 8010bce:	bf00      	nop
 8010bd0:	e7fe      	b.n	8010bd0 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8010bd2:	f7ff fec7 	bl	8010964 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8010bd6:	68fb      	ldr	r3, [r7, #12]
 8010bd8:	681a      	ldr	r2, [r3, #0]
 8010bda:	68fb      	ldr	r3, [r7, #12]
 8010bdc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8010bde:	68f9      	ldr	r1, [r7, #12]
 8010be0:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8010be2:	fb01 f303 	mul.w	r3, r1, r3
 8010be6:	441a      	add	r2, r3
 8010be8:	68fb      	ldr	r3, [r7, #12]
 8010bea:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8010bec:	68fb      	ldr	r3, [r7, #12]
 8010bee:	2200      	movs	r2, #0
 8010bf0:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8010bf2:	68fb      	ldr	r3, [r7, #12]
 8010bf4:	681a      	ldr	r2, [r3, #0]
 8010bf6:	68fb      	ldr	r3, [r7, #12]
 8010bf8:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8010bfa:	68fb      	ldr	r3, [r7, #12]
 8010bfc:	681a      	ldr	r2, [r3, #0]
 8010bfe:	68fb      	ldr	r3, [r7, #12]
 8010c00:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8010c02:	3b01      	subs	r3, #1
 8010c04:	68f9      	ldr	r1, [r7, #12]
 8010c06:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8010c08:	fb01 f303 	mul.w	r3, r1, r3
 8010c0c:	441a      	add	r2, r3
 8010c0e:	68fb      	ldr	r3, [r7, #12]
 8010c10:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8010c12:	68fb      	ldr	r3, [r7, #12]
 8010c14:	22ff      	movs	r2, #255	; 0xff
 8010c16:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8010c1a:	68fb      	ldr	r3, [r7, #12]
 8010c1c:	22ff      	movs	r2, #255	; 0xff
 8010c1e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8010c22:	683b      	ldr	r3, [r7, #0]
 8010c24:	2b00      	cmp	r3, #0
 8010c26:	d114      	bne.n	8010c52 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8010c28:	68fb      	ldr	r3, [r7, #12]
 8010c2a:	691b      	ldr	r3, [r3, #16]
 8010c2c:	2b00      	cmp	r3, #0
 8010c2e:	d01a      	beq.n	8010c66 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8010c30:	68fb      	ldr	r3, [r7, #12]
 8010c32:	3310      	adds	r3, #16
 8010c34:	4618      	mov	r0, r3
 8010c36:	f001 fc4b 	bl	80124d0 <xTaskRemoveFromEventList>
 8010c3a:	4603      	mov	r3, r0
 8010c3c:	2b00      	cmp	r3, #0
 8010c3e:	d012      	beq.n	8010c66 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8010c40:	4b0c      	ldr	r3, [pc, #48]	; (8010c74 <xQueueGenericReset+0xcc>)
 8010c42:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010c46:	601a      	str	r2, [r3, #0]
 8010c48:	f3bf 8f4f 	dsb	sy
 8010c4c:	f3bf 8f6f 	isb	sy
 8010c50:	e009      	b.n	8010c66 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8010c52:	68fb      	ldr	r3, [r7, #12]
 8010c54:	3310      	adds	r3, #16
 8010c56:	4618      	mov	r0, r3
 8010c58:	f7ff fca4 	bl	80105a4 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8010c5c:	68fb      	ldr	r3, [r7, #12]
 8010c5e:	3324      	adds	r3, #36	; 0x24
 8010c60:	4618      	mov	r0, r3
 8010c62:	f7ff fc9f 	bl	80105a4 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8010c66:	f7ff fead 	bl	80109c4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8010c6a:	2301      	movs	r3, #1
}
 8010c6c:	4618      	mov	r0, r3
 8010c6e:	3710      	adds	r7, #16
 8010c70:	46bd      	mov	sp, r7
 8010c72:	bd80      	pop	{r7, pc}
 8010c74:	e000ed04 	.word	0xe000ed04

08010c78 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8010c78:	b580      	push	{r7, lr}
 8010c7a:	b08e      	sub	sp, #56	; 0x38
 8010c7c:	af02      	add	r7, sp, #8
 8010c7e:	60f8      	str	r0, [r7, #12]
 8010c80:	60b9      	str	r1, [r7, #8]
 8010c82:	607a      	str	r2, [r7, #4]
 8010c84:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8010c86:	68fb      	ldr	r3, [r7, #12]
 8010c88:	2b00      	cmp	r3, #0
 8010c8a:	d10a      	bne.n	8010ca2 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8010c8c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010c90:	f383 8811 	msr	BASEPRI, r3
 8010c94:	f3bf 8f6f 	isb	sy
 8010c98:	f3bf 8f4f 	dsb	sy
 8010c9c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8010c9e:	bf00      	nop
 8010ca0:	e7fe      	b.n	8010ca0 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8010ca2:	683b      	ldr	r3, [r7, #0]
 8010ca4:	2b00      	cmp	r3, #0
 8010ca6:	d10a      	bne.n	8010cbe <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8010ca8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010cac:	f383 8811 	msr	BASEPRI, r3
 8010cb0:	f3bf 8f6f 	isb	sy
 8010cb4:	f3bf 8f4f 	dsb	sy
 8010cb8:	627b      	str	r3, [r7, #36]	; 0x24
}
 8010cba:	bf00      	nop
 8010cbc:	e7fe      	b.n	8010cbc <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8010cbe:	687b      	ldr	r3, [r7, #4]
 8010cc0:	2b00      	cmp	r3, #0
 8010cc2:	d002      	beq.n	8010cca <xQueueGenericCreateStatic+0x52>
 8010cc4:	68bb      	ldr	r3, [r7, #8]
 8010cc6:	2b00      	cmp	r3, #0
 8010cc8:	d001      	beq.n	8010cce <xQueueGenericCreateStatic+0x56>
 8010cca:	2301      	movs	r3, #1
 8010ccc:	e000      	b.n	8010cd0 <xQueueGenericCreateStatic+0x58>
 8010cce:	2300      	movs	r3, #0
 8010cd0:	2b00      	cmp	r3, #0
 8010cd2:	d10a      	bne.n	8010cea <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8010cd4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010cd8:	f383 8811 	msr	BASEPRI, r3
 8010cdc:	f3bf 8f6f 	isb	sy
 8010ce0:	f3bf 8f4f 	dsb	sy
 8010ce4:	623b      	str	r3, [r7, #32]
}
 8010ce6:	bf00      	nop
 8010ce8:	e7fe      	b.n	8010ce8 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8010cea:	687b      	ldr	r3, [r7, #4]
 8010cec:	2b00      	cmp	r3, #0
 8010cee:	d102      	bne.n	8010cf6 <xQueueGenericCreateStatic+0x7e>
 8010cf0:	68bb      	ldr	r3, [r7, #8]
 8010cf2:	2b00      	cmp	r3, #0
 8010cf4:	d101      	bne.n	8010cfa <xQueueGenericCreateStatic+0x82>
 8010cf6:	2301      	movs	r3, #1
 8010cf8:	e000      	b.n	8010cfc <xQueueGenericCreateStatic+0x84>
 8010cfa:	2300      	movs	r3, #0
 8010cfc:	2b00      	cmp	r3, #0
 8010cfe:	d10a      	bne.n	8010d16 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8010d00:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010d04:	f383 8811 	msr	BASEPRI, r3
 8010d08:	f3bf 8f6f 	isb	sy
 8010d0c:	f3bf 8f4f 	dsb	sy
 8010d10:	61fb      	str	r3, [r7, #28]
}
 8010d12:	bf00      	nop
 8010d14:	e7fe      	b.n	8010d14 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8010d16:	2350      	movs	r3, #80	; 0x50
 8010d18:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8010d1a:	697b      	ldr	r3, [r7, #20]
 8010d1c:	2b50      	cmp	r3, #80	; 0x50
 8010d1e:	d00a      	beq.n	8010d36 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8010d20:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010d24:	f383 8811 	msr	BASEPRI, r3
 8010d28:	f3bf 8f6f 	isb	sy
 8010d2c:	f3bf 8f4f 	dsb	sy
 8010d30:	61bb      	str	r3, [r7, #24]
}
 8010d32:	bf00      	nop
 8010d34:	e7fe      	b.n	8010d34 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8010d36:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8010d38:	683b      	ldr	r3, [r7, #0]
 8010d3a:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8010d3c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010d3e:	2b00      	cmp	r3, #0
 8010d40:	d00d      	beq.n	8010d5e <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8010d42:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010d44:	2201      	movs	r2, #1
 8010d46:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8010d4a:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8010d4e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010d50:	9300      	str	r3, [sp, #0]
 8010d52:	4613      	mov	r3, r2
 8010d54:	687a      	ldr	r2, [r7, #4]
 8010d56:	68b9      	ldr	r1, [r7, #8]
 8010d58:	68f8      	ldr	r0, [r7, #12]
 8010d5a:	f000 f83f 	bl	8010ddc <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8010d5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8010d60:	4618      	mov	r0, r3
 8010d62:	3730      	adds	r7, #48	; 0x30
 8010d64:	46bd      	mov	sp, r7
 8010d66:	bd80      	pop	{r7, pc}

08010d68 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8010d68:	b580      	push	{r7, lr}
 8010d6a:	b08a      	sub	sp, #40	; 0x28
 8010d6c:	af02      	add	r7, sp, #8
 8010d6e:	60f8      	str	r0, [r7, #12]
 8010d70:	60b9      	str	r1, [r7, #8]
 8010d72:	4613      	mov	r3, r2
 8010d74:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8010d76:	68fb      	ldr	r3, [r7, #12]
 8010d78:	2b00      	cmp	r3, #0
 8010d7a:	d10a      	bne.n	8010d92 <xQueueGenericCreate+0x2a>
	__asm volatile
 8010d7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010d80:	f383 8811 	msr	BASEPRI, r3
 8010d84:	f3bf 8f6f 	isb	sy
 8010d88:	f3bf 8f4f 	dsb	sy
 8010d8c:	613b      	str	r3, [r7, #16]
}
 8010d8e:	bf00      	nop
 8010d90:	e7fe      	b.n	8010d90 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8010d92:	68fb      	ldr	r3, [r7, #12]
 8010d94:	68ba      	ldr	r2, [r7, #8]
 8010d96:	fb02 f303 	mul.w	r3, r2, r3
 8010d9a:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8010d9c:	69fb      	ldr	r3, [r7, #28]
 8010d9e:	3350      	adds	r3, #80	; 0x50
 8010da0:	4618      	mov	r0, r3
 8010da2:	f7ff fa15 	bl	80101d0 <pvPortMalloc>
 8010da6:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8010da8:	69bb      	ldr	r3, [r7, #24]
 8010daa:	2b00      	cmp	r3, #0
 8010dac:	d011      	beq.n	8010dd2 <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8010dae:	69bb      	ldr	r3, [r7, #24]
 8010db0:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8010db2:	697b      	ldr	r3, [r7, #20]
 8010db4:	3350      	adds	r3, #80	; 0x50
 8010db6:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8010db8:	69bb      	ldr	r3, [r7, #24]
 8010dba:	2200      	movs	r2, #0
 8010dbc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8010dc0:	79fa      	ldrb	r2, [r7, #7]
 8010dc2:	69bb      	ldr	r3, [r7, #24]
 8010dc4:	9300      	str	r3, [sp, #0]
 8010dc6:	4613      	mov	r3, r2
 8010dc8:	697a      	ldr	r2, [r7, #20]
 8010dca:	68b9      	ldr	r1, [r7, #8]
 8010dcc:	68f8      	ldr	r0, [r7, #12]
 8010dce:	f000 f805 	bl	8010ddc <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8010dd2:	69bb      	ldr	r3, [r7, #24]
	}
 8010dd4:	4618      	mov	r0, r3
 8010dd6:	3720      	adds	r7, #32
 8010dd8:	46bd      	mov	sp, r7
 8010dda:	bd80      	pop	{r7, pc}

08010ddc <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8010ddc:	b580      	push	{r7, lr}
 8010dde:	b084      	sub	sp, #16
 8010de0:	af00      	add	r7, sp, #0
 8010de2:	60f8      	str	r0, [r7, #12]
 8010de4:	60b9      	str	r1, [r7, #8]
 8010de6:	607a      	str	r2, [r7, #4]
 8010de8:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8010dea:	68bb      	ldr	r3, [r7, #8]
 8010dec:	2b00      	cmp	r3, #0
 8010dee:	d103      	bne.n	8010df8 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8010df0:	69bb      	ldr	r3, [r7, #24]
 8010df2:	69ba      	ldr	r2, [r7, #24]
 8010df4:	601a      	str	r2, [r3, #0]
 8010df6:	e002      	b.n	8010dfe <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8010df8:	69bb      	ldr	r3, [r7, #24]
 8010dfa:	687a      	ldr	r2, [r7, #4]
 8010dfc:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8010dfe:	69bb      	ldr	r3, [r7, #24]
 8010e00:	68fa      	ldr	r2, [r7, #12]
 8010e02:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8010e04:	69bb      	ldr	r3, [r7, #24]
 8010e06:	68ba      	ldr	r2, [r7, #8]
 8010e08:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8010e0a:	2101      	movs	r1, #1
 8010e0c:	69b8      	ldr	r0, [r7, #24]
 8010e0e:	f7ff fecb 	bl	8010ba8 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8010e12:	69bb      	ldr	r3, [r7, #24]
 8010e14:	78fa      	ldrb	r2, [r7, #3]
 8010e16:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8010e1a:	bf00      	nop
 8010e1c:	3710      	adds	r7, #16
 8010e1e:	46bd      	mov	sp, r7
 8010e20:	bd80      	pop	{r7, pc}

08010e22 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 8010e22:	b580      	push	{r7, lr}
 8010e24:	b08a      	sub	sp, #40	; 0x28
 8010e26:	af02      	add	r7, sp, #8
 8010e28:	60f8      	str	r0, [r7, #12]
 8010e2a:	60b9      	str	r1, [r7, #8]
 8010e2c:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8010e2e:	68fb      	ldr	r3, [r7, #12]
 8010e30:	2b00      	cmp	r3, #0
 8010e32:	d10a      	bne.n	8010e4a <xQueueCreateCountingSemaphoreStatic+0x28>
	__asm volatile
 8010e34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010e38:	f383 8811 	msr	BASEPRI, r3
 8010e3c:	f3bf 8f6f 	isb	sy
 8010e40:	f3bf 8f4f 	dsb	sy
 8010e44:	61bb      	str	r3, [r7, #24]
}
 8010e46:	bf00      	nop
 8010e48:	e7fe      	b.n	8010e48 <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 8010e4a:	68ba      	ldr	r2, [r7, #8]
 8010e4c:	68fb      	ldr	r3, [r7, #12]
 8010e4e:	429a      	cmp	r2, r3
 8010e50:	d90a      	bls.n	8010e68 <xQueueCreateCountingSemaphoreStatic+0x46>
	__asm volatile
 8010e52:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010e56:	f383 8811 	msr	BASEPRI, r3
 8010e5a:	f3bf 8f6f 	isb	sy
 8010e5e:	f3bf 8f4f 	dsb	sy
 8010e62:	617b      	str	r3, [r7, #20]
}
 8010e64:	bf00      	nop
 8010e66:	e7fe      	b.n	8010e66 <xQueueCreateCountingSemaphoreStatic+0x44>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8010e68:	2302      	movs	r3, #2
 8010e6a:	9300      	str	r3, [sp, #0]
 8010e6c:	687b      	ldr	r3, [r7, #4]
 8010e6e:	2200      	movs	r2, #0
 8010e70:	2100      	movs	r1, #0
 8010e72:	68f8      	ldr	r0, [r7, #12]
 8010e74:	f7ff ff00 	bl	8010c78 <xQueueGenericCreateStatic>
 8010e78:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 8010e7a:	69fb      	ldr	r3, [r7, #28]
 8010e7c:	2b00      	cmp	r3, #0
 8010e7e:	d002      	beq.n	8010e86 <xQueueCreateCountingSemaphoreStatic+0x64>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8010e80:	69fb      	ldr	r3, [r7, #28]
 8010e82:	68ba      	ldr	r2, [r7, #8]
 8010e84:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8010e86:	69fb      	ldr	r3, [r7, #28]
	}
 8010e88:	4618      	mov	r0, r3
 8010e8a:	3720      	adds	r7, #32
 8010e8c:	46bd      	mov	sp, r7
 8010e8e:	bd80      	pop	{r7, pc}

08010e90 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 8010e90:	b580      	push	{r7, lr}
 8010e92:	b086      	sub	sp, #24
 8010e94:	af00      	add	r7, sp, #0
 8010e96:	6078      	str	r0, [r7, #4]
 8010e98:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8010e9a:	687b      	ldr	r3, [r7, #4]
 8010e9c:	2b00      	cmp	r3, #0
 8010e9e:	d10a      	bne.n	8010eb6 <xQueueCreateCountingSemaphore+0x26>
	__asm volatile
 8010ea0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010ea4:	f383 8811 	msr	BASEPRI, r3
 8010ea8:	f3bf 8f6f 	isb	sy
 8010eac:	f3bf 8f4f 	dsb	sy
 8010eb0:	613b      	str	r3, [r7, #16]
}
 8010eb2:	bf00      	nop
 8010eb4:	e7fe      	b.n	8010eb4 <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 8010eb6:	683a      	ldr	r2, [r7, #0]
 8010eb8:	687b      	ldr	r3, [r7, #4]
 8010eba:	429a      	cmp	r2, r3
 8010ebc:	d90a      	bls.n	8010ed4 <xQueueCreateCountingSemaphore+0x44>
	__asm volatile
 8010ebe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010ec2:	f383 8811 	msr	BASEPRI, r3
 8010ec6:	f3bf 8f6f 	isb	sy
 8010eca:	f3bf 8f4f 	dsb	sy
 8010ece:	60fb      	str	r3, [r7, #12]
}
 8010ed0:	bf00      	nop
 8010ed2:	e7fe      	b.n	8010ed2 <xQueueCreateCountingSemaphore+0x42>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8010ed4:	2202      	movs	r2, #2
 8010ed6:	2100      	movs	r1, #0
 8010ed8:	6878      	ldr	r0, [r7, #4]
 8010eda:	f7ff ff45 	bl	8010d68 <xQueueGenericCreate>
 8010ede:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 8010ee0:	697b      	ldr	r3, [r7, #20]
 8010ee2:	2b00      	cmp	r3, #0
 8010ee4:	d002      	beq.n	8010eec <xQueueCreateCountingSemaphore+0x5c>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8010ee6:	697b      	ldr	r3, [r7, #20]
 8010ee8:	683a      	ldr	r2, [r7, #0]
 8010eea:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8010eec:	697b      	ldr	r3, [r7, #20]
	}
 8010eee:	4618      	mov	r0, r3
 8010ef0:	3718      	adds	r7, #24
 8010ef2:	46bd      	mov	sp, r7
 8010ef4:	bd80      	pop	{r7, pc}
	...

08010ef8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8010ef8:	b580      	push	{r7, lr}
 8010efa:	b08e      	sub	sp, #56	; 0x38
 8010efc:	af00      	add	r7, sp, #0
 8010efe:	60f8      	str	r0, [r7, #12]
 8010f00:	60b9      	str	r1, [r7, #8]
 8010f02:	607a      	str	r2, [r7, #4]
 8010f04:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8010f06:	2300      	movs	r3, #0
 8010f08:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8010f0a:	68fb      	ldr	r3, [r7, #12]
 8010f0c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8010f0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010f10:	2b00      	cmp	r3, #0
 8010f12:	d10a      	bne.n	8010f2a <xQueueGenericSend+0x32>
	__asm volatile
 8010f14:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010f18:	f383 8811 	msr	BASEPRI, r3
 8010f1c:	f3bf 8f6f 	isb	sy
 8010f20:	f3bf 8f4f 	dsb	sy
 8010f24:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8010f26:	bf00      	nop
 8010f28:	e7fe      	b.n	8010f28 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8010f2a:	68bb      	ldr	r3, [r7, #8]
 8010f2c:	2b00      	cmp	r3, #0
 8010f2e:	d103      	bne.n	8010f38 <xQueueGenericSend+0x40>
 8010f30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010f32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010f34:	2b00      	cmp	r3, #0
 8010f36:	d101      	bne.n	8010f3c <xQueueGenericSend+0x44>
 8010f38:	2301      	movs	r3, #1
 8010f3a:	e000      	b.n	8010f3e <xQueueGenericSend+0x46>
 8010f3c:	2300      	movs	r3, #0
 8010f3e:	2b00      	cmp	r3, #0
 8010f40:	d10a      	bne.n	8010f58 <xQueueGenericSend+0x60>
	__asm volatile
 8010f42:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010f46:	f383 8811 	msr	BASEPRI, r3
 8010f4a:	f3bf 8f6f 	isb	sy
 8010f4e:	f3bf 8f4f 	dsb	sy
 8010f52:	627b      	str	r3, [r7, #36]	; 0x24
}
 8010f54:	bf00      	nop
 8010f56:	e7fe      	b.n	8010f56 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8010f58:	683b      	ldr	r3, [r7, #0]
 8010f5a:	2b02      	cmp	r3, #2
 8010f5c:	d103      	bne.n	8010f66 <xQueueGenericSend+0x6e>
 8010f5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010f60:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8010f62:	2b01      	cmp	r3, #1
 8010f64:	d101      	bne.n	8010f6a <xQueueGenericSend+0x72>
 8010f66:	2301      	movs	r3, #1
 8010f68:	e000      	b.n	8010f6c <xQueueGenericSend+0x74>
 8010f6a:	2300      	movs	r3, #0
 8010f6c:	2b00      	cmp	r3, #0
 8010f6e:	d10a      	bne.n	8010f86 <xQueueGenericSend+0x8e>
	__asm volatile
 8010f70:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010f74:	f383 8811 	msr	BASEPRI, r3
 8010f78:	f3bf 8f6f 	isb	sy
 8010f7c:	f3bf 8f4f 	dsb	sy
 8010f80:	623b      	str	r3, [r7, #32]
}
 8010f82:	bf00      	nop
 8010f84:	e7fe      	b.n	8010f84 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8010f86:	f001 fc65 	bl	8012854 <xTaskGetSchedulerState>
 8010f8a:	4603      	mov	r3, r0
 8010f8c:	2b00      	cmp	r3, #0
 8010f8e:	d102      	bne.n	8010f96 <xQueueGenericSend+0x9e>
 8010f90:	687b      	ldr	r3, [r7, #4]
 8010f92:	2b00      	cmp	r3, #0
 8010f94:	d101      	bne.n	8010f9a <xQueueGenericSend+0xa2>
 8010f96:	2301      	movs	r3, #1
 8010f98:	e000      	b.n	8010f9c <xQueueGenericSend+0xa4>
 8010f9a:	2300      	movs	r3, #0
 8010f9c:	2b00      	cmp	r3, #0
 8010f9e:	d10a      	bne.n	8010fb6 <xQueueGenericSend+0xbe>
	__asm volatile
 8010fa0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010fa4:	f383 8811 	msr	BASEPRI, r3
 8010fa8:	f3bf 8f6f 	isb	sy
 8010fac:	f3bf 8f4f 	dsb	sy
 8010fb0:	61fb      	str	r3, [r7, #28]
}
 8010fb2:	bf00      	nop
 8010fb4:	e7fe      	b.n	8010fb4 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8010fb6:	f7ff fcd5 	bl	8010964 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8010fba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010fbc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8010fbe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010fc0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8010fc2:	429a      	cmp	r2, r3
 8010fc4:	d302      	bcc.n	8010fcc <xQueueGenericSend+0xd4>
 8010fc6:	683b      	ldr	r3, [r7, #0]
 8010fc8:	2b02      	cmp	r3, #2
 8010fca:	d129      	bne.n	8011020 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8010fcc:	683a      	ldr	r2, [r7, #0]
 8010fce:	68b9      	ldr	r1, [r7, #8]
 8010fd0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8010fd2:	f000 fc5e 	bl	8011892 <prvCopyDataToQueue>
 8010fd6:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8010fd8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010fda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010fdc:	2b00      	cmp	r3, #0
 8010fde:	d010      	beq.n	8011002 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8010fe0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010fe2:	3324      	adds	r3, #36	; 0x24
 8010fe4:	4618      	mov	r0, r3
 8010fe6:	f001 fa73 	bl	80124d0 <xTaskRemoveFromEventList>
 8010fea:	4603      	mov	r3, r0
 8010fec:	2b00      	cmp	r3, #0
 8010fee:	d013      	beq.n	8011018 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8010ff0:	4b3f      	ldr	r3, [pc, #252]	; (80110f0 <xQueueGenericSend+0x1f8>)
 8010ff2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010ff6:	601a      	str	r2, [r3, #0]
 8010ff8:	f3bf 8f4f 	dsb	sy
 8010ffc:	f3bf 8f6f 	isb	sy
 8011000:	e00a      	b.n	8011018 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8011002:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011004:	2b00      	cmp	r3, #0
 8011006:	d007      	beq.n	8011018 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8011008:	4b39      	ldr	r3, [pc, #228]	; (80110f0 <xQueueGenericSend+0x1f8>)
 801100a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801100e:	601a      	str	r2, [r3, #0]
 8011010:	f3bf 8f4f 	dsb	sy
 8011014:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8011018:	f7ff fcd4 	bl	80109c4 <vPortExitCritical>
				return pdPASS;
 801101c:	2301      	movs	r3, #1
 801101e:	e063      	b.n	80110e8 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8011020:	687b      	ldr	r3, [r7, #4]
 8011022:	2b00      	cmp	r3, #0
 8011024:	d103      	bne.n	801102e <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8011026:	f7ff fccd 	bl	80109c4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 801102a:	2300      	movs	r3, #0
 801102c:	e05c      	b.n	80110e8 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 801102e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011030:	2b00      	cmp	r3, #0
 8011032:	d106      	bne.n	8011042 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8011034:	f107 0314 	add.w	r3, r7, #20
 8011038:	4618      	mov	r0, r3
 801103a:	f001 faad 	bl	8012598 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 801103e:	2301      	movs	r3, #1
 8011040:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8011042:	f7ff fcbf 	bl	80109c4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8011046:	f001 f819 	bl	801207c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 801104a:	f7ff fc8b 	bl	8010964 <vPortEnterCritical>
 801104e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011050:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8011054:	b25b      	sxtb	r3, r3
 8011056:	f1b3 3fff 	cmp.w	r3, #4294967295
 801105a:	d103      	bne.n	8011064 <xQueueGenericSend+0x16c>
 801105c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801105e:	2200      	movs	r2, #0
 8011060:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8011064:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011066:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 801106a:	b25b      	sxtb	r3, r3
 801106c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011070:	d103      	bne.n	801107a <xQueueGenericSend+0x182>
 8011072:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011074:	2200      	movs	r2, #0
 8011076:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 801107a:	f7ff fca3 	bl	80109c4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 801107e:	1d3a      	adds	r2, r7, #4
 8011080:	f107 0314 	add.w	r3, r7, #20
 8011084:	4611      	mov	r1, r2
 8011086:	4618      	mov	r0, r3
 8011088:	f001 fa9c 	bl	80125c4 <xTaskCheckForTimeOut>
 801108c:	4603      	mov	r3, r0
 801108e:	2b00      	cmp	r3, #0
 8011090:	d124      	bne.n	80110dc <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8011092:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8011094:	f000 fcf5 	bl	8011a82 <prvIsQueueFull>
 8011098:	4603      	mov	r3, r0
 801109a:	2b00      	cmp	r3, #0
 801109c:	d018      	beq.n	80110d0 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 801109e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80110a0:	3310      	adds	r3, #16
 80110a2:	687a      	ldr	r2, [r7, #4]
 80110a4:	4611      	mov	r1, r2
 80110a6:	4618      	mov	r0, r3
 80110a8:	f001 f9c2 	bl	8012430 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80110ac:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80110ae:	f000 fc80 	bl	80119b2 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80110b2:	f000 fff1 	bl	8012098 <xTaskResumeAll>
 80110b6:	4603      	mov	r3, r0
 80110b8:	2b00      	cmp	r3, #0
 80110ba:	f47f af7c 	bne.w	8010fb6 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 80110be:	4b0c      	ldr	r3, [pc, #48]	; (80110f0 <xQueueGenericSend+0x1f8>)
 80110c0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80110c4:	601a      	str	r2, [r3, #0]
 80110c6:	f3bf 8f4f 	dsb	sy
 80110ca:	f3bf 8f6f 	isb	sy
 80110ce:	e772      	b.n	8010fb6 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80110d0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80110d2:	f000 fc6e 	bl	80119b2 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80110d6:	f000 ffdf 	bl	8012098 <xTaskResumeAll>
 80110da:	e76c      	b.n	8010fb6 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80110dc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80110de:	f000 fc68 	bl	80119b2 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80110e2:	f000 ffd9 	bl	8012098 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80110e6:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80110e8:	4618      	mov	r0, r3
 80110ea:	3738      	adds	r7, #56	; 0x38
 80110ec:	46bd      	mov	sp, r7
 80110ee:	bd80      	pop	{r7, pc}
 80110f0:	e000ed04 	.word	0xe000ed04

080110f4 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80110f4:	b580      	push	{r7, lr}
 80110f6:	b090      	sub	sp, #64	; 0x40
 80110f8:	af00      	add	r7, sp, #0
 80110fa:	60f8      	str	r0, [r7, #12]
 80110fc:	60b9      	str	r1, [r7, #8]
 80110fe:	607a      	str	r2, [r7, #4]
 8011100:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8011102:	68fb      	ldr	r3, [r7, #12]
 8011104:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8011106:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011108:	2b00      	cmp	r3, #0
 801110a:	d10a      	bne.n	8011122 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 801110c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011110:	f383 8811 	msr	BASEPRI, r3
 8011114:	f3bf 8f6f 	isb	sy
 8011118:	f3bf 8f4f 	dsb	sy
 801111c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 801111e:	bf00      	nop
 8011120:	e7fe      	b.n	8011120 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8011122:	68bb      	ldr	r3, [r7, #8]
 8011124:	2b00      	cmp	r3, #0
 8011126:	d103      	bne.n	8011130 <xQueueGenericSendFromISR+0x3c>
 8011128:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801112a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801112c:	2b00      	cmp	r3, #0
 801112e:	d101      	bne.n	8011134 <xQueueGenericSendFromISR+0x40>
 8011130:	2301      	movs	r3, #1
 8011132:	e000      	b.n	8011136 <xQueueGenericSendFromISR+0x42>
 8011134:	2300      	movs	r3, #0
 8011136:	2b00      	cmp	r3, #0
 8011138:	d10a      	bne.n	8011150 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 801113a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801113e:	f383 8811 	msr	BASEPRI, r3
 8011142:	f3bf 8f6f 	isb	sy
 8011146:	f3bf 8f4f 	dsb	sy
 801114a:	627b      	str	r3, [r7, #36]	; 0x24
}
 801114c:	bf00      	nop
 801114e:	e7fe      	b.n	801114e <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8011150:	683b      	ldr	r3, [r7, #0]
 8011152:	2b02      	cmp	r3, #2
 8011154:	d103      	bne.n	801115e <xQueueGenericSendFromISR+0x6a>
 8011156:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011158:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801115a:	2b01      	cmp	r3, #1
 801115c:	d101      	bne.n	8011162 <xQueueGenericSendFromISR+0x6e>
 801115e:	2301      	movs	r3, #1
 8011160:	e000      	b.n	8011164 <xQueueGenericSendFromISR+0x70>
 8011162:	2300      	movs	r3, #0
 8011164:	2b00      	cmp	r3, #0
 8011166:	d10a      	bne.n	801117e <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8011168:	f04f 0350 	mov.w	r3, #80	; 0x50
 801116c:	f383 8811 	msr	BASEPRI, r3
 8011170:	f3bf 8f6f 	isb	sy
 8011174:	f3bf 8f4f 	dsb	sy
 8011178:	623b      	str	r3, [r7, #32]
}
 801117a:	bf00      	nop
 801117c:	e7fe      	b.n	801117c <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 801117e:	f7ff fcd3 	bl	8010b28 <vPortValidateInterruptPriority>
	__asm volatile
 8011182:	f3ef 8211 	mrs	r2, BASEPRI
 8011186:	f04f 0350 	mov.w	r3, #80	; 0x50
 801118a:	f383 8811 	msr	BASEPRI, r3
 801118e:	f3bf 8f6f 	isb	sy
 8011192:	f3bf 8f4f 	dsb	sy
 8011196:	61fa      	str	r2, [r7, #28]
 8011198:	61bb      	str	r3, [r7, #24]
	return ulOriginalBASEPRI;
 801119a:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 801119c:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 801119e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80111a0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80111a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80111a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80111a6:	429a      	cmp	r2, r3
 80111a8:	d302      	bcc.n	80111b0 <xQueueGenericSendFromISR+0xbc>
 80111aa:	683b      	ldr	r3, [r7, #0]
 80111ac:	2b02      	cmp	r3, #2
 80111ae:	d12f      	bne.n	8011210 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80111b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80111b2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80111b6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80111ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80111bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80111be:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80111c0:	683a      	ldr	r2, [r7, #0]
 80111c2:	68b9      	ldr	r1, [r7, #8]
 80111c4:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80111c6:	f000 fb64 	bl	8011892 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80111ca:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 80111ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80111d2:	d112      	bne.n	80111fa <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80111d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80111d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80111d8:	2b00      	cmp	r3, #0
 80111da:	d016      	beq.n	801120a <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80111dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80111de:	3324      	adds	r3, #36	; 0x24
 80111e0:	4618      	mov	r0, r3
 80111e2:	f001 f975 	bl	80124d0 <xTaskRemoveFromEventList>
 80111e6:	4603      	mov	r3, r0
 80111e8:	2b00      	cmp	r3, #0
 80111ea:	d00e      	beq.n	801120a <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80111ec:	687b      	ldr	r3, [r7, #4]
 80111ee:	2b00      	cmp	r3, #0
 80111f0:	d00b      	beq.n	801120a <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80111f2:	687b      	ldr	r3, [r7, #4]
 80111f4:	2201      	movs	r2, #1
 80111f6:	601a      	str	r2, [r3, #0]
 80111f8:	e007      	b.n	801120a <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80111fa:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80111fe:	3301      	adds	r3, #1
 8011200:	b2db      	uxtb	r3, r3
 8011202:	b25a      	sxtb	r2, r3
 8011204:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011206:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 801120a:	2301      	movs	r3, #1
 801120c:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 801120e:	e001      	b.n	8011214 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8011210:	2300      	movs	r3, #0
 8011212:	63fb      	str	r3, [r7, #60]	; 0x3c
 8011214:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011216:	617b      	str	r3, [r7, #20]
	__asm volatile
 8011218:	697b      	ldr	r3, [r7, #20]
 801121a:	f383 8811 	msr	BASEPRI, r3
}
 801121e:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8011220:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8011222:	4618      	mov	r0, r3
 8011224:	3740      	adds	r7, #64	; 0x40
 8011226:	46bd      	mov	sp, r7
 8011228:	bd80      	pop	{r7, pc}

0801122a <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 801122a:	b580      	push	{r7, lr}
 801122c:	b08e      	sub	sp, #56	; 0x38
 801122e:	af00      	add	r7, sp, #0
 8011230:	6078      	str	r0, [r7, #4]
 8011232:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8011234:	687b      	ldr	r3, [r7, #4]
 8011236:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8011238:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801123a:	2b00      	cmp	r3, #0
 801123c:	d10a      	bne.n	8011254 <xQueueGiveFromISR+0x2a>
	__asm volatile
 801123e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011242:	f383 8811 	msr	BASEPRI, r3
 8011246:	f3bf 8f6f 	isb	sy
 801124a:	f3bf 8f4f 	dsb	sy
 801124e:	623b      	str	r3, [r7, #32]
}
 8011250:	bf00      	nop
 8011252:	e7fe      	b.n	8011252 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8011254:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011256:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011258:	2b00      	cmp	r3, #0
 801125a:	d00a      	beq.n	8011272 <xQueueGiveFromISR+0x48>
	__asm volatile
 801125c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011260:	f383 8811 	msr	BASEPRI, r3
 8011264:	f3bf 8f6f 	isb	sy
 8011268:	f3bf 8f4f 	dsb	sy
 801126c:	61fb      	str	r3, [r7, #28]
}
 801126e:	bf00      	nop
 8011270:	e7fe      	b.n	8011270 <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8011272:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011274:	681b      	ldr	r3, [r3, #0]
 8011276:	2b00      	cmp	r3, #0
 8011278:	d103      	bne.n	8011282 <xQueueGiveFromISR+0x58>
 801127a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801127c:	689b      	ldr	r3, [r3, #8]
 801127e:	2b00      	cmp	r3, #0
 8011280:	d101      	bne.n	8011286 <xQueueGiveFromISR+0x5c>
 8011282:	2301      	movs	r3, #1
 8011284:	e000      	b.n	8011288 <xQueueGiveFromISR+0x5e>
 8011286:	2300      	movs	r3, #0
 8011288:	2b00      	cmp	r3, #0
 801128a:	d10a      	bne.n	80112a2 <xQueueGiveFromISR+0x78>
	__asm volatile
 801128c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011290:	f383 8811 	msr	BASEPRI, r3
 8011294:	f3bf 8f6f 	isb	sy
 8011298:	f3bf 8f4f 	dsb	sy
 801129c:	61bb      	str	r3, [r7, #24]
}
 801129e:	bf00      	nop
 80112a0:	e7fe      	b.n	80112a0 <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80112a2:	f7ff fc41 	bl	8010b28 <vPortValidateInterruptPriority>
	__asm volatile
 80112a6:	f3ef 8211 	mrs	r2, BASEPRI
 80112aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80112ae:	f383 8811 	msr	BASEPRI, r3
 80112b2:	f3bf 8f6f 	isb	sy
 80112b6:	f3bf 8f4f 	dsb	sy
 80112ba:	617a      	str	r2, [r7, #20]
 80112bc:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 80112be:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80112c0:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80112c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80112c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80112c6:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 80112c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80112ca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80112cc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80112ce:	429a      	cmp	r2, r3
 80112d0:	d22b      	bcs.n	801132a <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80112d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80112d4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80112d8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80112dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80112de:	1c5a      	adds	r2, r3, #1
 80112e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80112e2:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80112e4:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80112e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80112ec:	d112      	bne.n	8011314 <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80112ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80112f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80112f2:	2b00      	cmp	r3, #0
 80112f4:	d016      	beq.n	8011324 <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80112f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80112f8:	3324      	adds	r3, #36	; 0x24
 80112fa:	4618      	mov	r0, r3
 80112fc:	f001 f8e8 	bl	80124d0 <xTaskRemoveFromEventList>
 8011300:	4603      	mov	r3, r0
 8011302:	2b00      	cmp	r3, #0
 8011304:	d00e      	beq.n	8011324 <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8011306:	683b      	ldr	r3, [r7, #0]
 8011308:	2b00      	cmp	r3, #0
 801130a:	d00b      	beq.n	8011324 <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 801130c:	683b      	ldr	r3, [r7, #0]
 801130e:	2201      	movs	r2, #1
 8011310:	601a      	str	r2, [r3, #0]
 8011312:	e007      	b.n	8011324 <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8011314:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8011318:	3301      	adds	r3, #1
 801131a:	b2db      	uxtb	r3, r3
 801131c:	b25a      	sxtb	r2, r3
 801131e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011320:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8011324:	2301      	movs	r3, #1
 8011326:	637b      	str	r3, [r7, #52]	; 0x34
 8011328:	e001      	b.n	801132e <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 801132a:	2300      	movs	r3, #0
 801132c:	637b      	str	r3, [r7, #52]	; 0x34
 801132e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011330:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8011332:	68fb      	ldr	r3, [r7, #12]
 8011334:	f383 8811 	msr	BASEPRI, r3
}
 8011338:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 801133a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 801133c:	4618      	mov	r0, r3
 801133e:	3738      	adds	r7, #56	; 0x38
 8011340:	46bd      	mov	sp, r7
 8011342:	bd80      	pop	{r7, pc}

08011344 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8011344:	b580      	push	{r7, lr}
 8011346:	b08c      	sub	sp, #48	; 0x30
 8011348:	af00      	add	r7, sp, #0
 801134a:	60f8      	str	r0, [r7, #12]
 801134c:	60b9      	str	r1, [r7, #8]
 801134e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8011350:	2300      	movs	r3, #0
 8011352:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8011354:	68fb      	ldr	r3, [r7, #12]
 8011356:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8011358:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801135a:	2b00      	cmp	r3, #0
 801135c:	d10a      	bne.n	8011374 <xQueueReceive+0x30>
	__asm volatile
 801135e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011362:	f383 8811 	msr	BASEPRI, r3
 8011366:	f3bf 8f6f 	isb	sy
 801136a:	f3bf 8f4f 	dsb	sy
 801136e:	623b      	str	r3, [r7, #32]
}
 8011370:	bf00      	nop
 8011372:	e7fe      	b.n	8011372 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8011374:	68bb      	ldr	r3, [r7, #8]
 8011376:	2b00      	cmp	r3, #0
 8011378:	d103      	bne.n	8011382 <xQueueReceive+0x3e>
 801137a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801137c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801137e:	2b00      	cmp	r3, #0
 8011380:	d101      	bne.n	8011386 <xQueueReceive+0x42>
 8011382:	2301      	movs	r3, #1
 8011384:	e000      	b.n	8011388 <xQueueReceive+0x44>
 8011386:	2300      	movs	r3, #0
 8011388:	2b00      	cmp	r3, #0
 801138a:	d10a      	bne.n	80113a2 <xQueueReceive+0x5e>
	__asm volatile
 801138c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011390:	f383 8811 	msr	BASEPRI, r3
 8011394:	f3bf 8f6f 	isb	sy
 8011398:	f3bf 8f4f 	dsb	sy
 801139c:	61fb      	str	r3, [r7, #28]
}
 801139e:	bf00      	nop
 80113a0:	e7fe      	b.n	80113a0 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80113a2:	f001 fa57 	bl	8012854 <xTaskGetSchedulerState>
 80113a6:	4603      	mov	r3, r0
 80113a8:	2b00      	cmp	r3, #0
 80113aa:	d102      	bne.n	80113b2 <xQueueReceive+0x6e>
 80113ac:	687b      	ldr	r3, [r7, #4]
 80113ae:	2b00      	cmp	r3, #0
 80113b0:	d101      	bne.n	80113b6 <xQueueReceive+0x72>
 80113b2:	2301      	movs	r3, #1
 80113b4:	e000      	b.n	80113b8 <xQueueReceive+0x74>
 80113b6:	2300      	movs	r3, #0
 80113b8:	2b00      	cmp	r3, #0
 80113ba:	d10a      	bne.n	80113d2 <xQueueReceive+0x8e>
	__asm volatile
 80113bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80113c0:	f383 8811 	msr	BASEPRI, r3
 80113c4:	f3bf 8f6f 	isb	sy
 80113c8:	f3bf 8f4f 	dsb	sy
 80113cc:	61bb      	str	r3, [r7, #24]
}
 80113ce:	bf00      	nop
 80113d0:	e7fe      	b.n	80113d0 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80113d2:	f7ff fac7 	bl	8010964 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80113d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80113d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80113da:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80113dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80113de:	2b00      	cmp	r3, #0
 80113e0:	d01f      	beq.n	8011422 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80113e2:	68b9      	ldr	r1, [r7, #8]
 80113e4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80113e6:	f000 fabe 	bl	8011966 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80113ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80113ec:	1e5a      	subs	r2, r3, #1
 80113ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80113f0:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80113f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80113f4:	691b      	ldr	r3, [r3, #16]
 80113f6:	2b00      	cmp	r3, #0
 80113f8:	d00f      	beq.n	801141a <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80113fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80113fc:	3310      	adds	r3, #16
 80113fe:	4618      	mov	r0, r3
 8011400:	f001 f866 	bl	80124d0 <xTaskRemoveFromEventList>
 8011404:	4603      	mov	r3, r0
 8011406:	2b00      	cmp	r3, #0
 8011408:	d007      	beq.n	801141a <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 801140a:	4b3d      	ldr	r3, [pc, #244]	; (8011500 <xQueueReceive+0x1bc>)
 801140c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8011410:	601a      	str	r2, [r3, #0]
 8011412:	f3bf 8f4f 	dsb	sy
 8011416:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 801141a:	f7ff fad3 	bl	80109c4 <vPortExitCritical>
				return pdPASS;
 801141e:	2301      	movs	r3, #1
 8011420:	e069      	b.n	80114f6 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8011422:	687b      	ldr	r3, [r7, #4]
 8011424:	2b00      	cmp	r3, #0
 8011426:	d103      	bne.n	8011430 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8011428:	f7ff facc 	bl	80109c4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 801142c:	2300      	movs	r3, #0
 801142e:	e062      	b.n	80114f6 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8011430:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011432:	2b00      	cmp	r3, #0
 8011434:	d106      	bne.n	8011444 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8011436:	f107 0310 	add.w	r3, r7, #16
 801143a:	4618      	mov	r0, r3
 801143c:	f001 f8ac 	bl	8012598 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8011440:	2301      	movs	r3, #1
 8011442:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8011444:	f7ff fabe 	bl	80109c4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8011448:	f000 fe18 	bl	801207c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 801144c:	f7ff fa8a 	bl	8010964 <vPortEnterCritical>
 8011450:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011452:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8011456:	b25b      	sxtb	r3, r3
 8011458:	f1b3 3fff 	cmp.w	r3, #4294967295
 801145c:	d103      	bne.n	8011466 <xQueueReceive+0x122>
 801145e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011460:	2200      	movs	r2, #0
 8011462:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8011466:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011468:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 801146c:	b25b      	sxtb	r3, r3
 801146e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011472:	d103      	bne.n	801147c <xQueueReceive+0x138>
 8011474:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011476:	2200      	movs	r2, #0
 8011478:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 801147c:	f7ff faa2 	bl	80109c4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8011480:	1d3a      	adds	r2, r7, #4
 8011482:	f107 0310 	add.w	r3, r7, #16
 8011486:	4611      	mov	r1, r2
 8011488:	4618      	mov	r0, r3
 801148a:	f001 f89b 	bl	80125c4 <xTaskCheckForTimeOut>
 801148e:	4603      	mov	r3, r0
 8011490:	2b00      	cmp	r3, #0
 8011492:	d123      	bne.n	80114dc <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8011494:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8011496:	f000 fade 	bl	8011a56 <prvIsQueueEmpty>
 801149a:	4603      	mov	r3, r0
 801149c:	2b00      	cmp	r3, #0
 801149e:	d017      	beq.n	80114d0 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80114a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80114a2:	3324      	adds	r3, #36	; 0x24
 80114a4:	687a      	ldr	r2, [r7, #4]
 80114a6:	4611      	mov	r1, r2
 80114a8:	4618      	mov	r0, r3
 80114aa:	f000 ffc1 	bl	8012430 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80114ae:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80114b0:	f000 fa7f 	bl	80119b2 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80114b4:	f000 fdf0 	bl	8012098 <xTaskResumeAll>
 80114b8:	4603      	mov	r3, r0
 80114ba:	2b00      	cmp	r3, #0
 80114bc:	d189      	bne.n	80113d2 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 80114be:	4b10      	ldr	r3, [pc, #64]	; (8011500 <xQueueReceive+0x1bc>)
 80114c0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80114c4:	601a      	str	r2, [r3, #0]
 80114c6:	f3bf 8f4f 	dsb	sy
 80114ca:	f3bf 8f6f 	isb	sy
 80114ce:	e780      	b.n	80113d2 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80114d0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80114d2:	f000 fa6e 	bl	80119b2 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80114d6:	f000 fddf 	bl	8012098 <xTaskResumeAll>
 80114da:	e77a      	b.n	80113d2 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80114dc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80114de:	f000 fa68 	bl	80119b2 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80114e2:	f000 fdd9 	bl	8012098 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80114e6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80114e8:	f000 fab5 	bl	8011a56 <prvIsQueueEmpty>
 80114ec:	4603      	mov	r3, r0
 80114ee:	2b00      	cmp	r3, #0
 80114f0:	f43f af6f 	beq.w	80113d2 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80114f4:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80114f6:	4618      	mov	r0, r3
 80114f8:	3730      	adds	r7, #48	; 0x30
 80114fa:	46bd      	mov	sp, r7
 80114fc:	bd80      	pop	{r7, pc}
 80114fe:	bf00      	nop
 8011500:	e000ed04 	.word	0xe000ed04

08011504 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8011504:	b580      	push	{r7, lr}
 8011506:	b08e      	sub	sp, #56	; 0x38
 8011508:	af00      	add	r7, sp, #0
 801150a:	6078      	str	r0, [r7, #4]
 801150c:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 801150e:	2300      	movs	r3, #0
 8011510:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8011512:	687b      	ldr	r3, [r7, #4]
 8011514:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8011516:	2300      	movs	r3, #0
 8011518:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 801151a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801151c:	2b00      	cmp	r3, #0
 801151e:	d10a      	bne.n	8011536 <xQueueSemaphoreTake+0x32>
	__asm volatile
 8011520:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011524:	f383 8811 	msr	BASEPRI, r3
 8011528:	f3bf 8f6f 	isb	sy
 801152c:	f3bf 8f4f 	dsb	sy
 8011530:	623b      	str	r3, [r7, #32]
}
 8011532:	bf00      	nop
 8011534:	e7fe      	b.n	8011534 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8011536:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011538:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801153a:	2b00      	cmp	r3, #0
 801153c:	d00a      	beq.n	8011554 <xQueueSemaphoreTake+0x50>
	__asm volatile
 801153e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011542:	f383 8811 	msr	BASEPRI, r3
 8011546:	f3bf 8f6f 	isb	sy
 801154a:	f3bf 8f4f 	dsb	sy
 801154e:	61fb      	str	r3, [r7, #28]
}
 8011550:	bf00      	nop
 8011552:	e7fe      	b.n	8011552 <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8011554:	f001 f97e 	bl	8012854 <xTaskGetSchedulerState>
 8011558:	4603      	mov	r3, r0
 801155a:	2b00      	cmp	r3, #0
 801155c:	d102      	bne.n	8011564 <xQueueSemaphoreTake+0x60>
 801155e:	683b      	ldr	r3, [r7, #0]
 8011560:	2b00      	cmp	r3, #0
 8011562:	d101      	bne.n	8011568 <xQueueSemaphoreTake+0x64>
 8011564:	2301      	movs	r3, #1
 8011566:	e000      	b.n	801156a <xQueueSemaphoreTake+0x66>
 8011568:	2300      	movs	r3, #0
 801156a:	2b00      	cmp	r3, #0
 801156c:	d10a      	bne.n	8011584 <xQueueSemaphoreTake+0x80>
	__asm volatile
 801156e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011572:	f383 8811 	msr	BASEPRI, r3
 8011576:	f3bf 8f6f 	isb	sy
 801157a:	f3bf 8f4f 	dsb	sy
 801157e:	61bb      	str	r3, [r7, #24]
}
 8011580:	bf00      	nop
 8011582:	e7fe      	b.n	8011582 <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8011584:	f7ff f9ee 	bl	8010964 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8011588:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801158a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801158c:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 801158e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011590:	2b00      	cmp	r3, #0
 8011592:	d024      	beq.n	80115de <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8011594:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011596:	1e5a      	subs	r2, r3, #1
 8011598:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801159a:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 801159c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801159e:	681b      	ldr	r3, [r3, #0]
 80115a0:	2b00      	cmp	r3, #0
 80115a2:	d104      	bne.n	80115ae <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 80115a4:	f001 facc 	bl	8012b40 <pvTaskIncrementMutexHeldCount>
 80115a8:	4602      	mov	r2, r0
 80115aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80115ac:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80115ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80115b0:	691b      	ldr	r3, [r3, #16]
 80115b2:	2b00      	cmp	r3, #0
 80115b4:	d00f      	beq.n	80115d6 <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80115b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80115b8:	3310      	adds	r3, #16
 80115ba:	4618      	mov	r0, r3
 80115bc:	f000 ff88 	bl	80124d0 <xTaskRemoveFromEventList>
 80115c0:	4603      	mov	r3, r0
 80115c2:	2b00      	cmp	r3, #0
 80115c4:	d007      	beq.n	80115d6 <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80115c6:	4b54      	ldr	r3, [pc, #336]	; (8011718 <xQueueSemaphoreTake+0x214>)
 80115c8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80115cc:	601a      	str	r2, [r3, #0]
 80115ce:	f3bf 8f4f 	dsb	sy
 80115d2:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80115d6:	f7ff f9f5 	bl	80109c4 <vPortExitCritical>
				return pdPASS;
 80115da:	2301      	movs	r3, #1
 80115dc:	e097      	b.n	801170e <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80115de:	683b      	ldr	r3, [r7, #0]
 80115e0:	2b00      	cmp	r3, #0
 80115e2:	d111      	bne.n	8011608 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 80115e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80115e6:	2b00      	cmp	r3, #0
 80115e8:	d00a      	beq.n	8011600 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 80115ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80115ee:	f383 8811 	msr	BASEPRI, r3
 80115f2:	f3bf 8f6f 	isb	sy
 80115f6:	f3bf 8f4f 	dsb	sy
 80115fa:	617b      	str	r3, [r7, #20]
}
 80115fc:	bf00      	nop
 80115fe:	e7fe      	b.n	80115fe <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8011600:	f7ff f9e0 	bl	80109c4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8011604:	2300      	movs	r3, #0
 8011606:	e082      	b.n	801170e <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 8011608:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801160a:	2b00      	cmp	r3, #0
 801160c:	d106      	bne.n	801161c <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 801160e:	f107 030c 	add.w	r3, r7, #12
 8011612:	4618      	mov	r0, r3
 8011614:	f000 ffc0 	bl	8012598 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8011618:	2301      	movs	r3, #1
 801161a:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 801161c:	f7ff f9d2 	bl	80109c4 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8011620:	f000 fd2c 	bl	801207c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8011624:	f7ff f99e 	bl	8010964 <vPortEnterCritical>
 8011628:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801162a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 801162e:	b25b      	sxtb	r3, r3
 8011630:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011634:	d103      	bne.n	801163e <xQueueSemaphoreTake+0x13a>
 8011636:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011638:	2200      	movs	r2, #0
 801163a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 801163e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011640:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8011644:	b25b      	sxtb	r3, r3
 8011646:	f1b3 3fff 	cmp.w	r3, #4294967295
 801164a:	d103      	bne.n	8011654 <xQueueSemaphoreTake+0x150>
 801164c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801164e:	2200      	movs	r2, #0
 8011650:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8011654:	f7ff f9b6 	bl	80109c4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8011658:	463a      	mov	r2, r7
 801165a:	f107 030c 	add.w	r3, r7, #12
 801165e:	4611      	mov	r1, r2
 8011660:	4618      	mov	r0, r3
 8011662:	f000 ffaf 	bl	80125c4 <xTaskCheckForTimeOut>
 8011666:	4603      	mov	r3, r0
 8011668:	2b00      	cmp	r3, #0
 801166a:	d132      	bne.n	80116d2 <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 801166c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 801166e:	f000 f9f2 	bl	8011a56 <prvIsQueueEmpty>
 8011672:	4603      	mov	r3, r0
 8011674:	2b00      	cmp	r3, #0
 8011676:	d026      	beq.n	80116c6 <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8011678:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801167a:	681b      	ldr	r3, [r3, #0]
 801167c:	2b00      	cmp	r3, #0
 801167e:	d109      	bne.n	8011694 <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 8011680:	f7ff f970 	bl	8010964 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8011684:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011686:	689b      	ldr	r3, [r3, #8]
 8011688:	4618      	mov	r0, r3
 801168a:	f001 f901 	bl	8012890 <xTaskPriorityInherit>
 801168e:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 8011690:	f7ff f998 	bl	80109c4 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8011694:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011696:	3324      	adds	r3, #36	; 0x24
 8011698:	683a      	ldr	r2, [r7, #0]
 801169a:	4611      	mov	r1, r2
 801169c:	4618      	mov	r0, r3
 801169e:	f000 fec7 	bl	8012430 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80116a2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80116a4:	f000 f985 	bl	80119b2 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80116a8:	f000 fcf6 	bl	8012098 <xTaskResumeAll>
 80116ac:	4603      	mov	r3, r0
 80116ae:	2b00      	cmp	r3, #0
 80116b0:	f47f af68 	bne.w	8011584 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 80116b4:	4b18      	ldr	r3, [pc, #96]	; (8011718 <xQueueSemaphoreTake+0x214>)
 80116b6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80116ba:	601a      	str	r2, [r3, #0]
 80116bc:	f3bf 8f4f 	dsb	sy
 80116c0:	f3bf 8f6f 	isb	sy
 80116c4:	e75e      	b.n	8011584 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 80116c6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80116c8:	f000 f973 	bl	80119b2 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80116cc:	f000 fce4 	bl	8012098 <xTaskResumeAll>
 80116d0:	e758      	b.n	8011584 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 80116d2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80116d4:	f000 f96d 	bl	80119b2 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80116d8:	f000 fcde 	bl	8012098 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80116dc:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80116de:	f000 f9ba 	bl	8011a56 <prvIsQueueEmpty>
 80116e2:	4603      	mov	r3, r0
 80116e4:	2b00      	cmp	r3, #0
 80116e6:	f43f af4d 	beq.w	8011584 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 80116ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80116ec:	2b00      	cmp	r3, #0
 80116ee:	d00d      	beq.n	801170c <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 80116f0:	f7ff f938 	bl	8010964 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 80116f4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80116f6:	f000 f8b4 	bl	8011862 <prvGetDisinheritPriorityAfterTimeout>
 80116fa:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 80116fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80116fe:	689b      	ldr	r3, [r3, #8]
 8011700:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8011702:	4618      	mov	r0, r3
 8011704:	f001 f99a 	bl	8012a3c <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8011708:	f7ff f95c 	bl	80109c4 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 801170c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 801170e:	4618      	mov	r0, r3
 8011710:	3738      	adds	r7, #56	; 0x38
 8011712:	46bd      	mov	sp, r7
 8011714:	bd80      	pop	{r7, pc}
 8011716:	bf00      	nop
 8011718:	e000ed04 	.word	0xe000ed04

0801171c <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 801171c:	b580      	push	{r7, lr}
 801171e:	b08e      	sub	sp, #56	; 0x38
 8011720:	af00      	add	r7, sp, #0
 8011722:	60f8      	str	r0, [r7, #12]
 8011724:	60b9      	str	r1, [r7, #8]
 8011726:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8011728:	68fb      	ldr	r3, [r7, #12]
 801172a:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 801172c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801172e:	2b00      	cmp	r3, #0
 8011730:	d10a      	bne.n	8011748 <xQueueReceiveFromISR+0x2c>
	__asm volatile
 8011732:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011736:	f383 8811 	msr	BASEPRI, r3
 801173a:	f3bf 8f6f 	isb	sy
 801173e:	f3bf 8f4f 	dsb	sy
 8011742:	623b      	str	r3, [r7, #32]
}
 8011744:	bf00      	nop
 8011746:	e7fe      	b.n	8011746 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8011748:	68bb      	ldr	r3, [r7, #8]
 801174a:	2b00      	cmp	r3, #0
 801174c:	d103      	bne.n	8011756 <xQueueReceiveFromISR+0x3a>
 801174e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011750:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011752:	2b00      	cmp	r3, #0
 8011754:	d101      	bne.n	801175a <xQueueReceiveFromISR+0x3e>
 8011756:	2301      	movs	r3, #1
 8011758:	e000      	b.n	801175c <xQueueReceiveFromISR+0x40>
 801175a:	2300      	movs	r3, #0
 801175c:	2b00      	cmp	r3, #0
 801175e:	d10a      	bne.n	8011776 <xQueueReceiveFromISR+0x5a>
	__asm volatile
 8011760:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011764:	f383 8811 	msr	BASEPRI, r3
 8011768:	f3bf 8f6f 	isb	sy
 801176c:	f3bf 8f4f 	dsb	sy
 8011770:	61fb      	str	r3, [r7, #28]
}
 8011772:	bf00      	nop
 8011774:	e7fe      	b.n	8011774 <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8011776:	f7ff f9d7 	bl	8010b28 <vPortValidateInterruptPriority>
	__asm volatile
 801177a:	f3ef 8211 	mrs	r2, BASEPRI
 801177e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011782:	f383 8811 	msr	BASEPRI, r3
 8011786:	f3bf 8f6f 	isb	sy
 801178a:	f3bf 8f4f 	dsb	sy
 801178e:	61ba      	str	r2, [r7, #24]
 8011790:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8011792:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8011794:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8011796:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011798:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801179a:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 801179c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801179e:	2b00      	cmp	r3, #0
 80117a0:	d02f      	beq.n	8011802 <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 80117a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80117a4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80117a8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 80117ac:	68b9      	ldr	r1, [r7, #8]
 80117ae:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80117b0:	f000 f8d9 	bl	8011966 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80117b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80117b6:	1e5a      	subs	r2, r3, #1
 80117b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80117ba:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 80117bc:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80117c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80117c4:	d112      	bne.n	80117ec <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80117c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80117c8:	691b      	ldr	r3, [r3, #16]
 80117ca:	2b00      	cmp	r3, #0
 80117cc:	d016      	beq.n	80117fc <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80117ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80117d0:	3310      	adds	r3, #16
 80117d2:	4618      	mov	r0, r3
 80117d4:	f000 fe7c 	bl	80124d0 <xTaskRemoveFromEventList>
 80117d8:	4603      	mov	r3, r0
 80117da:	2b00      	cmp	r3, #0
 80117dc:	d00e      	beq.n	80117fc <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 80117de:	687b      	ldr	r3, [r7, #4]
 80117e0:	2b00      	cmp	r3, #0
 80117e2:	d00b      	beq.n	80117fc <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 80117e4:	687b      	ldr	r3, [r7, #4]
 80117e6:	2201      	movs	r2, #1
 80117e8:	601a      	str	r2, [r3, #0]
 80117ea:	e007      	b.n	80117fc <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 80117ec:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80117f0:	3301      	adds	r3, #1
 80117f2:	b2db      	uxtb	r3, r3
 80117f4:	b25a      	sxtb	r2, r3
 80117f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80117f8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 80117fc:	2301      	movs	r3, #1
 80117fe:	637b      	str	r3, [r7, #52]	; 0x34
 8011800:	e001      	b.n	8011806 <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 8011802:	2300      	movs	r3, #0
 8011804:	637b      	str	r3, [r7, #52]	; 0x34
 8011806:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011808:	613b      	str	r3, [r7, #16]
	__asm volatile
 801180a:	693b      	ldr	r3, [r7, #16]
 801180c:	f383 8811 	msr	BASEPRI, r3
}
 8011810:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8011812:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8011814:	4618      	mov	r0, r3
 8011816:	3738      	adds	r7, #56	; 0x38
 8011818:	46bd      	mov	sp, r7
 801181a:	bd80      	pop	{r7, pc}

0801181c <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 801181c:	b580      	push	{r7, lr}
 801181e:	b084      	sub	sp, #16
 8011820:	af00      	add	r7, sp, #0
 8011822:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 8011824:	687b      	ldr	r3, [r7, #4]
 8011826:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8011828:	68fb      	ldr	r3, [r7, #12]
 801182a:	2b00      	cmp	r3, #0
 801182c:	d10a      	bne.n	8011844 <vQueueDelete+0x28>
	__asm volatile
 801182e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011832:	f383 8811 	msr	BASEPRI, r3
 8011836:	f3bf 8f6f 	isb	sy
 801183a:	f3bf 8f4f 	dsb	sy
 801183e:	60bb      	str	r3, [r7, #8]
}
 8011840:	bf00      	nop
 8011842:	e7fe      	b.n	8011842 <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 8011844:	68f8      	ldr	r0, [r7, #12]
 8011846:	f000 f95f 	bl	8011b08 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 801184a:	68fb      	ldr	r3, [r7, #12]
 801184c:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8011850:	2b00      	cmp	r3, #0
 8011852:	d102      	bne.n	801185a <vQueueDelete+0x3e>
		{
			vPortFree( pxQueue );
 8011854:	68f8      	ldr	r0, [r7, #12]
 8011856:	f7fe fd87 	bl	8010368 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 801185a:	bf00      	nop
 801185c:	3710      	adds	r7, #16
 801185e:	46bd      	mov	sp, r7
 8011860:	bd80      	pop	{r7, pc}

08011862 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8011862:	b480      	push	{r7}
 8011864:	b085      	sub	sp, #20
 8011866:	af00      	add	r7, sp, #0
 8011868:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 801186a:	687b      	ldr	r3, [r7, #4]
 801186c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801186e:	2b00      	cmp	r3, #0
 8011870:	d006      	beq.n	8011880 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8011872:	687b      	ldr	r3, [r7, #4]
 8011874:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011876:	681b      	ldr	r3, [r3, #0]
 8011878:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 801187c:	60fb      	str	r3, [r7, #12]
 801187e:	e001      	b.n	8011884 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8011880:	2300      	movs	r3, #0
 8011882:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8011884:	68fb      	ldr	r3, [r7, #12]
	}
 8011886:	4618      	mov	r0, r3
 8011888:	3714      	adds	r7, #20
 801188a:	46bd      	mov	sp, r7
 801188c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011890:	4770      	bx	lr

08011892 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8011892:	b580      	push	{r7, lr}
 8011894:	b086      	sub	sp, #24
 8011896:	af00      	add	r7, sp, #0
 8011898:	60f8      	str	r0, [r7, #12]
 801189a:	60b9      	str	r1, [r7, #8]
 801189c:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 801189e:	2300      	movs	r3, #0
 80118a0:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80118a2:	68fb      	ldr	r3, [r7, #12]
 80118a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80118a6:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80118a8:	68fb      	ldr	r3, [r7, #12]
 80118aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80118ac:	2b00      	cmp	r3, #0
 80118ae:	d10d      	bne.n	80118cc <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80118b0:	68fb      	ldr	r3, [r7, #12]
 80118b2:	681b      	ldr	r3, [r3, #0]
 80118b4:	2b00      	cmp	r3, #0
 80118b6:	d14d      	bne.n	8011954 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80118b8:	68fb      	ldr	r3, [r7, #12]
 80118ba:	689b      	ldr	r3, [r3, #8]
 80118bc:	4618      	mov	r0, r3
 80118be:	f001 f84f 	bl	8012960 <xTaskPriorityDisinherit>
 80118c2:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80118c4:	68fb      	ldr	r3, [r7, #12]
 80118c6:	2200      	movs	r2, #0
 80118c8:	609a      	str	r2, [r3, #8]
 80118ca:	e043      	b.n	8011954 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80118cc:	687b      	ldr	r3, [r7, #4]
 80118ce:	2b00      	cmp	r3, #0
 80118d0:	d119      	bne.n	8011906 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80118d2:	68fb      	ldr	r3, [r7, #12]
 80118d4:	6858      	ldr	r0, [r3, #4]
 80118d6:	68fb      	ldr	r3, [r7, #12]
 80118d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80118da:	461a      	mov	r2, r3
 80118dc:	68b9      	ldr	r1, [r7, #8]
 80118de:	f002 fe24 	bl	801452a <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80118e2:	68fb      	ldr	r3, [r7, #12]
 80118e4:	685a      	ldr	r2, [r3, #4]
 80118e6:	68fb      	ldr	r3, [r7, #12]
 80118e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80118ea:	441a      	add	r2, r3
 80118ec:	68fb      	ldr	r3, [r7, #12]
 80118ee:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80118f0:	68fb      	ldr	r3, [r7, #12]
 80118f2:	685a      	ldr	r2, [r3, #4]
 80118f4:	68fb      	ldr	r3, [r7, #12]
 80118f6:	689b      	ldr	r3, [r3, #8]
 80118f8:	429a      	cmp	r2, r3
 80118fa:	d32b      	bcc.n	8011954 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80118fc:	68fb      	ldr	r3, [r7, #12]
 80118fe:	681a      	ldr	r2, [r3, #0]
 8011900:	68fb      	ldr	r3, [r7, #12]
 8011902:	605a      	str	r2, [r3, #4]
 8011904:	e026      	b.n	8011954 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8011906:	68fb      	ldr	r3, [r7, #12]
 8011908:	68d8      	ldr	r0, [r3, #12]
 801190a:	68fb      	ldr	r3, [r7, #12]
 801190c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801190e:	461a      	mov	r2, r3
 8011910:	68b9      	ldr	r1, [r7, #8]
 8011912:	f002 fe0a 	bl	801452a <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8011916:	68fb      	ldr	r3, [r7, #12]
 8011918:	68da      	ldr	r2, [r3, #12]
 801191a:	68fb      	ldr	r3, [r7, #12]
 801191c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801191e:	425b      	negs	r3, r3
 8011920:	441a      	add	r2, r3
 8011922:	68fb      	ldr	r3, [r7, #12]
 8011924:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8011926:	68fb      	ldr	r3, [r7, #12]
 8011928:	68da      	ldr	r2, [r3, #12]
 801192a:	68fb      	ldr	r3, [r7, #12]
 801192c:	681b      	ldr	r3, [r3, #0]
 801192e:	429a      	cmp	r2, r3
 8011930:	d207      	bcs.n	8011942 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8011932:	68fb      	ldr	r3, [r7, #12]
 8011934:	689a      	ldr	r2, [r3, #8]
 8011936:	68fb      	ldr	r3, [r7, #12]
 8011938:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801193a:	425b      	negs	r3, r3
 801193c:	441a      	add	r2, r3
 801193e:	68fb      	ldr	r3, [r7, #12]
 8011940:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8011942:	687b      	ldr	r3, [r7, #4]
 8011944:	2b02      	cmp	r3, #2
 8011946:	d105      	bne.n	8011954 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8011948:	693b      	ldr	r3, [r7, #16]
 801194a:	2b00      	cmp	r3, #0
 801194c:	d002      	beq.n	8011954 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 801194e:	693b      	ldr	r3, [r7, #16]
 8011950:	3b01      	subs	r3, #1
 8011952:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8011954:	693b      	ldr	r3, [r7, #16]
 8011956:	1c5a      	adds	r2, r3, #1
 8011958:	68fb      	ldr	r3, [r7, #12]
 801195a:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 801195c:	697b      	ldr	r3, [r7, #20]
}
 801195e:	4618      	mov	r0, r3
 8011960:	3718      	adds	r7, #24
 8011962:	46bd      	mov	sp, r7
 8011964:	bd80      	pop	{r7, pc}

08011966 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8011966:	b580      	push	{r7, lr}
 8011968:	b082      	sub	sp, #8
 801196a:	af00      	add	r7, sp, #0
 801196c:	6078      	str	r0, [r7, #4]
 801196e:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8011970:	687b      	ldr	r3, [r7, #4]
 8011972:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011974:	2b00      	cmp	r3, #0
 8011976:	d018      	beq.n	80119aa <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8011978:	687b      	ldr	r3, [r7, #4]
 801197a:	68da      	ldr	r2, [r3, #12]
 801197c:	687b      	ldr	r3, [r7, #4]
 801197e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011980:	441a      	add	r2, r3
 8011982:	687b      	ldr	r3, [r7, #4]
 8011984:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8011986:	687b      	ldr	r3, [r7, #4]
 8011988:	68da      	ldr	r2, [r3, #12]
 801198a:	687b      	ldr	r3, [r7, #4]
 801198c:	689b      	ldr	r3, [r3, #8]
 801198e:	429a      	cmp	r2, r3
 8011990:	d303      	bcc.n	801199a <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8011992:	687b      	ldr	r3, [r7, #4]
 8011994:	681a      	ldr	r2, [r3, #0]
 8011996:	687b      	ldr	r3, [r7, #4]
 8011998:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 801199a:	687b      	ldr	r3, [r7, #4]
 801199c:	68d9      	ldr	r1, [r3, #12]
 801199e:	687b      	ldr	r3, [r7, #4]
 80119a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80119a2:	461a      	mov	r2, r3
 80119a4:	6838      	ldr	r0, [r7, #0]
 80119a6:	f002 fdc0 	bl	801452a <memcpy>
	}
}
 80119aa:	bf00      	nop
 80119ac:	3708      	adds	r7, #8
 80119ae:	46bd      	mov	sp, r7
 80119b0:	bd80      	pop	{r7, pc}

080119b2 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80119b2:	b580      	push	{r7, lr}
 80119b4:	b084      	sub	sp, #16
 80119b6:	af00      	add	r7, sp, #0
 80119b8:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80119ba:	f7fe ffd3 	bl	8010964 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80119be:	687b      	ldr	r3, [r7, #4]
 80119c0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80119c4:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80119c6:	e011      	b.n	80119ec <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80119c8:	687b      	ldr	r3, [r7, #4]
 80119ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80119cc:	2b00      	cmp	r3, #0
 80119ce:	d012      	beq.n	80119f6 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80119d0:	687b      	ldr	r3, [r7, #4]
 80119d2:	3324      	adds	r3, #36	; 0x24
 80119d4:	4618      	mov	r0, r3
 80119d6:	f000 fd7b 	bl	80124d0 <xTaskRemoveFromEventList>
 80119da:	4603      	mov	r3, r0
 80119dc:	2b00      	cmp	r3, #0
 80119de:	d001      	beq.n	80119e4 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80119e0:	f000 fe52 	bl	8012688 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80119e4:	7bfb      	ldrb	r3, [r7, #15]
 80119e6:	3b01      	subs	r3, #1
 80119e8:	b2db      	uxtb	r3, r3
 80119ea:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80119ec:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80119f0:	2b00      	cmp	r3, #0
 80119f2:	dce9      	bgt.n	80119c8 <prvUnlockQueue+0x16>
 80119f4:	e000      	b.n	80119f8 <prvUnlockQueue+0x46>
					break;
 80119f6:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80119f8:	687b      	ldr	r3, [r7, #4]
 80119fa:	22ff      	movs	r2, #255	; 0xff
 80119fc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8011a00:	f7fe ffe0 	bl	80109c4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8011a04:	f7fe ffae 	bl	8010964 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8011a08:	687b      	ldr	r3, [r7, #4]
 8011a0a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8011a0e:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8011a10:	e011      	b.n	8011a36 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8011a12:	687b      	ldr	r3, [r7, #4]
 8011a14:	691b      	ldr	r3, [r3, #16]
 8011a16:	2b00      	cmp	r3, #0
 8011a18:	d012      	beq.n	8011a40 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8011a1a:	687b      	ldr	r3, [r7, #4]
 8011a1c:	3310      	adds	r3, #16
 8011a1e:	4618      	mov	r0, r3
 8011a20:	f000 fd56 	bl	80124d0 <xTaskRemoveFromEventList>
 8011a24:	4603      	mov	r3, r0
 8011a26:	2b00      	cmp	r3, #0
 8011a28:	d001      	beq.n	8011a2e <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8011a2a:	f000 fe2d 	bl	8012688 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8011a2e:	7bbb      	ldrb	r3, [r7, #14]
 8011a30:	3b01      	subs	r3, #1
 8011a32:	b2db      	uxtb	r3, r3
 8011a34:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8011a36:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8011a3a:	2b00      	cmp	r3, #0
 8011a3c:	dce9      	bgt.n	8011a12 <prvUnlockQueue+0x60>
 8011a3e:	e000      	b.n	8011a42 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8011a40:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8011a42:	687b      	ldr	r3, [r7, #4]
 8011a44:	22ff      	movs	r2, #255	; 0xff
 8011a46:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8011a4a:	f7fe ffbb 	bl	80109c4 <vPortExitCritical>
}
 8011a4e:	bf00      	nop
 8011a50:	3710      	adds	r7, #16
 8011a52:	46bd      	mov	sp, r7
 8011a54:	bd80      	pop	{r7, pc}

08011a56 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8011a56:	b580      	push	{r7, lr}
 8011a58:	b084      	sub	sp, #16
 8011a5a:	af00      	add	r7, sp, #0
 8011a5c:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8011a5e:	f7fe ff81 	bl	8010964 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8011a62:	687b      	ldr	r3, [r7, #4]
 8011a64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011a66:	2b00      	cmp	r3, #0
 8011a68:	d102      	bne.n	8011a70 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8011a6a:	2301      	movs	r3, #1
 8011a6c:	60fb      	str	r3, [r7, #12]
 8011a6e:	e001      	b.n	8011a74 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8011a70:	2300      	movs	r3, #0
 8011a72:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8011a74:	f7fe ffa6 	bl	80109c4 <vPortExitCritical>

	return xReturn;
 8011a78:	68fb      	ldr	r3, [r7, #12]
}
 8011a7a:	4618      	mov	r0, r3
 8011a7c:	3710      	adds	r7, #16
 8011a7e:	46bd      	mov	sp, r7
 8011a80:	bd80      	pop	{r7, pc}

08011a82 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8011a82:	b580      	push	{r7, lr}
 8011a84:	b084      	sub	sp, #16
 8011a86:	af00      	add	r7, sp, #0
 8011a88:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8011a8a:	f7fe ff6b 	bl	8010964 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8011a8e:	687b      	ldr	r3, [r7, #4]
 8011a90:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8011a92:	687b      	ldr	r3, [r7, #4]
 8011a94:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8011a96:	429a      	cmp	r2, r3
 8011a98:	d102      	bne.n	8011aa0 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8011a9a:	2301      	movs	r3, #1
 8011a9c:	60fb      	str	r3, [r7, #12]
 8011a9e:	e001      	b.n	8011aa4 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8011aa0:	2300      	movs	r3, #0
 8011aa2:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8011aa4:	f7fe ff8e 	bl	80109c4 <vPortExitCritical>

	return xReturn;
 8011aa8:	68fb      	ldr	r3, [r7, #12]
}
 8011aaa:	4618      	mov	r0, r3
 8011aac:	3710      	adds	r7, #16
 8011aae:	46bd      	mov	sp, r7
 8011ab0:	bd80      	pop	{r7, pc}
	...

08011ab4 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8011ab4:	b480      	push	{r7}
 8011ab6:	b085      	sub	sp, #20
 8011ab8:	af00      	add	r7, sp, #0
 8011aba:	6078      	str	r0, [r7, #4]
 8011abc:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8011abe:	2300      	movs	r3, #0
 8011ac0:	60fb      	str	r3, [r7, #12]
 8011ac2:	e014      	b.n	8011aee <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8011ac4:	4a0f      	ldr	r2, [pc, #60]	; (8011b04 <vQueueAddToRegistry+0x50>)
 8011ac6:	68fb      	ldr	r3, [r7, #12]
 8011ac8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8011acc:	2b00      	cmp	r3, #0
 8011ace:	d10b      	bne.n	8011ae8 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8011ad0:	490c      	ldr	r1, [pc, #48]	; (8011b04 <vQueueAddToRegistry+0x50>)
 8011ad2:	68fb      	ldr	r3, [r7, #12]
 8011ad4:	683a      	ldr	r2, [r7, #0]
 8011ad6:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8011ada:	4a0a      	ldr	r2, [pc, #40]	; (8011b04 <vQueueAddToRegistry+0x50>)
 8011adc:	68fb      	ldr	r3, [r7, #12]
 8011ade:	00db      	lsls	r3, r3, #3
 8011ae0:	4413      	add	r3, r2
 8011ae2:	687a      	ldr	r2, [r7, #4]
 8011ae4:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8011ae6:	e006      	b.n	8011af6 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8011ae8:	68fb      	ldr	r3, [r7, #12]
 8011aea:	3301      	adds	r3, #1
 8011aec:	60fb      	str	r3, [r7, #12]
 8011aee:	68fb      	ldr	r3, [r7, #12]
 8011af0:	2b07      	cmp	r3, #7
 8011af2:	d9e7      	bls.n	8011ac4 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8011af4:	bf00      	nop
 8011af6:	bf00      	nop
 8011af8:	3714      	adds	r7, #20
 8011afa:	46bd      	mov	sp, r7
 8011afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b00:	4770      	bx	lr
 8011b02:	bf00      	nop
 8011b04:	24004f94 	.word	0x24004f94

08011b08 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 8011b08:	b480      	push	{r7}
 8011b0a:	b085      	sub	sp, #20
 8011b0c:	af00      	add	r7, sp, #0
 8011b0e:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8011b10:	2300      	movs	r3, #0
 8011b12:	60fb      	str	r3, [r7, #12]
 8011b14:	e016      	b.n	8011b44 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 8011b16:	4a10      	ldr	r2, [pc, #64]	; (8011b58 <vQueueUnregisterQueue+0x50>)
 8011b18:	68fb      	ldr	r3, [r7, #12]
 8011b1a:	00db      	lsls	r3, r3, #3
 8011b1c:	4413      	add	r3, r2
 8011b1e:	685b      	ldr	r3, [r3, #4]
 8011b20:	687a      	ldr	r2, [r7, #4]
 8011b22:	429a      	cmp	r2, r3
 8011b24:	d10b      	bne.n	8011b3e <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 8011b26:	4a0c      	ldr	r2, [pc, #48]	; (8011b58 <vQueueUnregisterQueue+0x50>)
 8011b28:	68fb      	ldr	r3, [r7, #12]
 8011b2a:	2100      	movs	r1, #0
 8011b2c:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8011b30:	4a09      	ldr	r2, [pc, #36]	; (8011b58 <vQueueUnregisterQueue+0x50>)
 8011b32:	68fb      	ldr	r3, [r7, #12]
 8011b34:	00db      	lsls	r3, r3, #3
 8011b36:	4413      	add	r3, r2
 8011b38:	2200      	movs	r2, #0
 8011b3a:	605a      	str	r2, [r3, #4]
				break;
 8011b3c:	e006      	b.n	8011b4c <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8011b3e:	68fb      	ldr	r3, [r7, #12]
 8011b40:	3301      	adds	r3, #1
 8011b42:	60fb      	str	r3, [r7, #12]
 8011b44:	68fb      	ldr	r3, [r7, #12]
 8011b46:	2b07      	cmp	r3, #7
 8011b48:	d9e5      	bls.n	8011b16 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 8011b4a:	bf00      	nop
 8011b4c:	bf00      	nop
 8011b4e:	3714      	adds	r7, #20
 8011b50:	46bd      	mov	sp, r7
 8011b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b56:	4770      	bx	lr
 8011b58:	24004f94 	.word	0x24004f94

08011b5c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8011b5c:	b580      	push	{r7, lr}
 8011b5e:	b086      	sub	sp, #24
 8011b60:	af00      	add	r7, sp, #0
 8011b62:	60f8      	str	r0, [r7, #12]
 8011b64:	60b9      	str	r1, [r7, #8]
 8011b66:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8011b68:	68fb      	ldr	r3, [r7, #12]
 8011b6a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8011b6c:	f7fe fefa 	bl	8010964 <vPortEnterCritical>
 8011b70:	697b      	ldr	r3, [r7, #20]
 8011b72:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8011b76:	b25b      	sxtb	r3, r3
 8011b78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011b7c:	d103      	bne.n	8011b86 <vQueueWaitForMessageRestricted+0x2a>
 8011b7e:	697b      	ldr	r3, [r7, #20]
 8011b80:	2200      	movs	r2, #0
 8011b82:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8011b86:	697b      	ldr	r3, [r7, #20]
 8011b88:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8011b8c:	b25b      	sxtb	r3, r3
 8011b8e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011b92:	d103      	bne.n	8011b9c <vQueueWaitForMessageRestricted+0x40>
 8011b94:	697b      	ldr	r3, [r7, #20]
 8011b96:	2200      	movs	r2, #0
 8011b98:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8011b9c:	f7fe ff12 	bl	80109c4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8011ba0:	697b      	ldr	r3, [r7, #20]
 8011ba2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011ba4:	2b00      	cmp	r3, #0
 8011ba6:	d106      	bne.n	8011bb6 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8011ba8:	697b      	ldr	r3, [r7, #20]
 8011baa:	3324      	adds	r3, #36	; 0x24
 8011bac:	687a      	ldr	r2, [r7, #4]
 8011bae:	68b9      	ldr	r1, [r7, #8]
 8011bb0:	4618      	mov	r0, r3
 8011bb2:	f000 fc61 	bl	8012478 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8011bb6:	6978      	ldr	r0, [r7, #20]
 8011bb8:	f7ff fefb 	bl	80119b2 <prvUnlockQueue>
	}
 8011bbc:	bf00      	nop
 8011bbe:	3718      	adds	r7, #24
 8011bc0:	46bd      	mov	sp, r7
 8011bc2:	bd80      	pop	{r7, pc}

08011bc4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8011bc4:	b580      	push	{r7, lr}
 8011bc6:	b08e      	sub	sp, #56	; 0x38
 8011bc8:	af04      	add	r7, sp, #16
 8011bca:	60f8      	str	r0, [r7, #12]
 8011bcc:	60b9      	str	r1, [r7, #8]
 8011bce:	607a      	str	r2, [r7, #4]
 8011bd0:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8011bd2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011bd4:	2b00      	cmp	r3, #0
 8011bd6:	d10a      	bne.n	8011bee <xTaskCreateStatic+0x2a>
	__asm volatile
 8011bd8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011bdc:	f383 8811 	msr	BASEPRI, r3
 8011be0:	f3bf 8f6f 	isb	sy
 8011be4:	f3bf 8f4f 	dsb	sy
 8011be8:	623b      	str	r3, [r7, #32]
}
 8011bea:	bf00      	nop
 8011bec:	e7fe      	b.n	8011bec <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8011bee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011bf0:	2b00      	cmp	r3, #0
 8011bf2:	d10a      	bne.n	8011c0a <xTaskCreateStatic+0x46>
	__asm volatile
 8011bf4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011bf8:	f383 8811 	msr	BASEPRI, r3
 8011bfc:	f3bf 8f6f 	isb	sy
 8011c00:	f3bf 8f4f 	dsb	sy
 8011c04:	61fb      	str	r3, [r7, #28]
}
 8011c06:	bf00      	nop
 8011c08:	e7fe      	b.n	8011c08 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8011c0a:	23a8      	movs	r3, #168	; 0xa8
 8011c0c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8011c0e:	693b      	ldr	r3, [r7, #16]
 8011c10:	2ba8      	cmp	r3, #168	; 0xa8
 8011c12:	d00a      	beq.n	8011c2a <xTaskCreateStatic+0x66>
	__asm volatile
 8011c14:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011c18:	f383 8811 	msr	BASEPRI, r3
 8011c1c:	f3bf 8f6f 	isb	sy
 8011c20:	f3bf 8f4f 	dsb	sy
 8011c24:	61bb      	str	r3, [r7, #24]
}
 8011c26:	bf00      	nop
 8011c28:	e7fe      	b.n	8011c28 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8011c2a:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8011c2c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011c2e:	2b00      	cmp	r3, #0
 8011c30:	d01e      	beq.n	8011c70 <xTaskCreateStatic+0xac>
 8011c32:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011c34:	2b00      	cmp	r3, #0
 8011c36:	d01b      	beq.n	8011c70 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8011c38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011c3a:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8011c3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011c3e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8011c40:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8011c42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011c44:	2202      	movs	r2, #2
 8011c46:	f883 20a5 	strb.w	r2, [r3, #165]	; 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8011c4a:	2300      	movs	r3, #0
 8011c4c:	9303      	str	r3, [sp, #12]
 8011c4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011c50:	9302      	str	r3, [sp, #8]
 8011c52:	f107 0314 	add.w	r3, r7, #20
 8011c56:	9301      	str	r3, [sp, #4]
 8011c58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011c5a:	9300      	str	r3, [sp, #0]
 8011c5c:	683b      	ldr	r3, [r7, #0]
 8011c5e:	687a      	ldr	r2, [r7, #4]
 8011c60:	68b9      	ldr	r1, [r7, #8]
 8011c62:	68f8      	ldr	r0, [r7, #12]
 8011c64:	f000 f850 	bl	8011d08 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8011c68:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8011c6a:	f000 f8f3 	bl	8011e54 <prvAddNewTaskToReadyList>
 8011c6e:	e001      	b.n	8011c74 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8011c70:	2300      	movs	r3, #0
 8011c72:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8011c74:	697b      	ldr	r3, [r7, #20]
	}
 8011c76:	4618      	mov	r0, r3
 8011c78:	3728      	adds	r7, #40	; 0x28
 8011c7a:	46bd      	mov	sp, r7
 8011c7c:	bd80      	pop	{r7, pc}

08011c7e <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8011c7e:	b580      	push	{r7, lr}
 8011c80:	b08c      	sub	sp, #48	; 0x30
 8011c82:	af04      	add	r7, sp, #16
 8011c84:	60f8      	str	r0, [r7, #12]
 8011c86:	60b9      	str	r1, [r7, #8]
 8011c88:	603b      	str	r3, [r7, #0]
 8011c8a:	4613      	mov	r3, r2
 8011c8c:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8011c8e:	88fb      	ldrh	r3, [r7, #6]
 8011c90:	009b      	lsls	r3, r3, #2
 8011c92:	4618      	mov	r0, r3
 8011c94:	f7fe fa9c 	bl	80101d0 <pvPortMalloc>
 8011c98:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8011c9a:	697b      	ldr	r3, [r7, #20]
 8011c9c:	2b00      	cmp	r3, #0
 8011c9e:	d00e      	beq.n	8011cbe <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8011ca0:	20a8      	movs	r0, #168	; 0xa8
 8011ca2:	f7fe fa95 	bl	80101d0 <pvPortMalloc>
 8011ca6:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8011ca8:	69fb      	ldr	r3, [r7, #28]
 8011caa:	2b00      	cmp	r3, #0
 8011cac:	d003      	beq.n	8011cb6 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8011cae:	69fb      	ldr	r3, [r7, #28]
 8011cb0:	697a      	ldr	r2, [r7, #20]
 8011cb2:	631a      	str	r2, [r3, #48]	; 0x30
 8011cb4:	e005      	b.n	8011cc2 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8011cb6:	6978      	ldr	r0, [r7, #20]
 8011cb8:	f7fe fb56 	bl	8010368 <vPortFree>
 8011cbc:	e001      	b.n	8011cc2 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8011cbe:	2300      	movs	r3, #0
 8011cc0:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8011cc2:	69fb      	ldr	r3, [r7, #28]
 8011cc4:	2b00      	cmp	r3, #0
 8011cc6:	d017      	beq.n	8011cf8 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8011cc8:	69fb      	ldr	r3, [r7, #28]
 8011cca:	2200      	movs	r2, #0
 8011ccc:	f883 20a5 	strb.w	r2, [r3, #165]	; 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8011cd0:	88fa      	ldrh	r2, [r7, #6]
 8011cd2:	2300      	movs	r3, #0
 8011cd4:	9303      	str	r3, [sp, #12]
 8011cd6:	69fb      	ldr	r3, [r7, #28]
 8011cd8:	9302      	str	r3, [sp, #8]
 8011cda:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011cdc:	9301      	str	r3, [sp, #4]
 8011cde:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011ce0:	9300      	str	r3, [sp, #0]
 8011ce2:	683b      	ldr	r3, [r7, #0]
 8011ce4:	68b9      	ldr	r1, [r7, #8]
 8011ce6:	68f8      	ldr	r0, [r7, #12]
 8011ce8:	f000 f80e 	bl	8011d08 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8011cec:	69f8      	ldr	r0, [r7, #28]
 8011cee:	f000 f8b1 	bl	8011e54 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8011cf2:	2301      	movs	r3, #1
 8011cf4:	61bb      	str	r3, [r7, #24]
 8011cf6:	e002      	b.n	8011cfe <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8011cf8:	f04f 33ff 	mov.w	r3, #4294967295
 8011cfc:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8011cfe:	69bb      	ldr	r3, [r7, #24]
	}
 8011d00:	4618      	mov	r0, r3
 8011d02:	3720      	adds	r7, #32
 8011d04:	46bd      	mov	sp, r7
 8011d06:	bd80      	pop	{r7, pc}

08011d08 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8011d08:	b580      	push	{r7, lr}
 8011d0a:	b088      	sub	sp, #32
 8011d0c:	af00      	add	r7, sp, #0
 8011d0e:	60f8      	str	r0, [r7, #12]
 8011d10:	60b9      	str	r1, [r7, #8]
 8011d12:	607a      	str	r2, [r7, #4]
 8011d14:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8011d16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011d18:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8011d1a:	687b      	ldr	r3, [r7, #4]
 8011d1c:	009b      	lsls	r3, r3, #2
 8011d1e:	461a      	mov	r2, r3
 8011d20:	21a5      	movs	r1, #165	; 0xa5
 8011d22:	f002 fb1c 	bl	801435e <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8011d26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011d28:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8011d2a:	6879      	ldr	r1, [r7, #4]
 8011d2c:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 8011d30:	440b      	add	r3, r1
 8011d32:	009b      	lsls	r3, r3, #2
 8011d34:	4413      	add	r3, r2
 8011d36:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8011d38:	69bb      	ldr	r3, [r7, #24]
 8011d3a:	f023 0307 	bic.w	r3, r3, #7
 8011d3e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8011d40:	69bb      	ldr	r3, [r7, #24]
 8011d42:	f003 0307 	and.w	r3, r3, #7
 8011d46:	2b00      	cmp	r3, #0
 8011d48:	d00a      	beq.n	8011d60 <prvInitialiseNewTask+0x58>
	__asm volatile
 8011d4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011d4e:	f383 8811 	msr	BASEPRI, r3
 8011d52:	f3bf 8f6f 	isb	sy
 8011d56:	f3bf 8f4f 	dsb	sy
 8011d5a:	617b      	str	r3, [r7, #20]
}
 8011d5c:	bf00      	nop
 8011d5e:	e7fe      	b.n	8011d5e <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8011d60:	68bb      	ldr	r3, [r7, #8]
 8011d62:	2b00      	cmp	r3, #0
 8011d64:	d01f      	beq.n	8011da6 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8011d66:	2300      	movs	r3, #0
 8011d68:	61fb      	str	r3, [r7, #28]
 8011d6a:	e012      	b.n	8011d92 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8011d6c:	68ba      	ldr	r2, [r7, #8]
 8011d6e:	69fb      	ldr	r3, [r7, #28]
 8011d70:	4413      	add	r3, r2
 8011d72:	7819      	ldrb	r1, [r3, #0]
 8011d74:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8011d76:	69fb      	ldr	r3, [r7, #28]
 8011d78:	4413      	add	r3, r2
 8011d7a:	3334      	adds	r3, #52	; 0x34
 8011d7c:	460a      	mov	r2, r1
 8011d7e:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8011d80:	68ba      	ldr	r2, [r7, #8]
 8011d82:	69fb      	ldr	r3, [r7, #28]
 8011d84:	4413      	add	r3, r2
 8011d86:	781b      	ldrb	r3, [r3, #0]
 8011d88:	2b00      	cmp	r3, #0
 8011d8a:	d006      	beq.n	8011d9a <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8011d8c:	69fb      	ldr	r3, [r7, #28]
 8011d8e:	3301      	adds	r3, #1
 8011d90:	61fb      	str	r3, [r7, #28]
 8011d92:	69fb      	ldr	r3, [r7, #28]
 8011d94:	2b0f      	cmp	r3, #15
 8011d96:	d9e9      	bls.n	8011d6c <prvInitialiseNewTask+0x64>
 8011d98:	e000      	b.n	8011d9c <prvInitialiseNewTask+0x94>
			{
				break;
 8011d9a:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8011d9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011d9e:	2200      	movs	r2, #0
 8011da0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8011da4:	e003      	b.n	8011dae <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8011da6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011da8:	2200      	movs	r2, #0
 8011daa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8011dae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011db0:	2b37      	cmp	r3, #55	; 0x37
 8011db2:	d901      	bls.n	8011db8 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8011db4:	2337      	movs	r3, #55	; 0x37
 8011db6:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8011db8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011dba:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8011dbc:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8011dbe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011dc0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8011dc2:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8011dc4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011dc6:	2200      	movs	r2, #0
 8011dc8:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8011dca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011dcc:	3304      	adds	r3, #4
 8011dce:	4618      	mov	r0, r3
 8011dd0:	f7fe fc08 	bl	80105e4 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8011dd4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011dd6:	3318      	adds	r3, #24
 8011dd8:	4618      	mov	r0, r3
 8011dda:	f7fe fc03 	bl	80105e4 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8011dde:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011de0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8011de2:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8011de4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011de6:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8011dea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011dec:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8011dee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011df0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8011df2:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8011df4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011df6:	2200      	movs	r2, #0
 8011df8:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8011dfc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011dfe:	2200      	movs	r2, #0
 8011e00:	f883 20a4 	strb.w	r2, [r3, #164]	; 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8011e04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011e06:	3354      	adds	r3, #84	; 0x54
 8011e08:	224c      	movs	r2, #76	; 0x4c
 8011e0a:	2100      	movs	r1, #0
 8011e0c:	4618      	mov	r0, r3
 8011e0e:	f002 faa6 	bl	801435e <memset>
 8011e12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011e14:	4a0c      	ldr	r2, [pc, #48]	; (8011e48 <prvInitialiseNewTask+0x140>)
 8011e16:	659a      	str	r2, [r3, #88]	; 0x58
 8011e18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011e1a:	4a0c      	ldr	r2, [pc, #48]	; (8011e4c <prvInitialiseNewTask+0x144>)
 8011e1c:	65da      	str	r2, [r3, #92]	; 0x5c
 8011e1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011e20:	4a0b      	ldr	r2, [pc, #44]	; (8011e50 <prvInitialiseNewTask+0x148>)
 8011e22:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8011e24:	683a      	ldr	r2, [r7, #0]
 8011e26:	68f9      	ldr	r1, [r7, #12]
 8011e28:	69b8      	ldr	r0, [r7, #24]
 8011e2a:	f7fe fc6f 	bl	801070c <pxPortInitialiseStack>
 8011e2e:	4602      	mov	r2, r0
 8011e30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011e32:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8011e34:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011e36:	2b00      	cmp	r3, #0
 8011e38:	d002      	beq.n	8011e40 <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8011e3a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011e3c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8011e3e:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8011e40:	bf00      	nop
 8011e42:	3720      	adds	r7, #32
 8011e44:	46bd      	mov	sp, r7
 8011e46:	bd80      	pop	{r7, pc}
 8011e48:	24005608 	.word	0x24005608
 8011e4c:	24005670 	.word	0x24005670
 8011e50:	240056d8 	.word	0x240056d8

08011e54 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8011e54:	b580      	push	{r7, lr}
 8011e56:	b082      	sub	sp, #8
 8011e58:	af00      	add	r7, sp, #0
 8011e5a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8011e5c:	f7fe fd82 	bl	8010964 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8011e60:	4b2d      	ldr	r3, [pc, #180]	; (8011f18 <prvAddNewTaskToReadyList+0xc4>)
 8011e62:	681b      	ldr	r3, [r3, #0]
 8011e64:	3301      	adds	r3, #1
 8011e66:	4a2c      	ldr	r2, [pc, #176]	; (8011f18 <prvAddNewTaskToReadyList+0xc4>)
 8011e68:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8011e6a:	4b2c      	ldr	r3, [pc, #176]	; (8011f1c <prvAddNewTaskToReadyList+0xc8>)
 8011e6c:	681b      	ldr	r3, [r3, #0]
 8011e6e:	2b00      	cmp	r3, #0
 8011e70:	d109      	bne.n	8011e86 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8011e72:	4a2a      	ldr	r2, [pc, #168]	; (8011f1c <prvAddNewTaskToReadyList+0xc8>)
 8011e74:	687b      	ldr	r3, [r7, #4]
 8011e76:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8011e78:	4b27      	ldr	r3, [pc, #156]	; (8011f18 <prvAddNewTaskToReadyList+0xc4>)
 8011e7a:	681b      	ldr	r3, [r3, #0]
 8011e7c:	2b01      	cmp	r3, #1
 8011e7e:	d110      	bne.n	8011ea2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8011e80:	f000 fc26 	bl	80126d0 <prvInitialiseTaskLists>
 8011e84:	e00d      	b.n	8011ea2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8011e86:	4b26      	ldr	r3, [pc, #152]	; (8011f20 <prvAddNewTaskToReadyList+0xcc>)
 8011e88:	681b      	ldr	r3, [r3, #0]
 8011e8a:	2b00      	cmp	r3, #0
 8011e8c:	d109      	bne.n	8011ea2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8011e8e:	4b23      	ldr	r3, [pc, #140]	; (8011f1c <prvAddNewTaskToReadyList+0xc8>)
 8011e90:	681b      	ldr	r3, [r3, #0]
 8011e92:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011e94:	687b      	ldr	r3, [r7, #4]
 8011e96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011e98:	429a      	cmp	r2, r3
 8011e9a:	d802      	bhi.n	8011ea2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8011e9c:	4a1f      	ldr	r2, [pc, #124]	; (8011f1c <prvAddNewTaskToReadyList+0xc8>)
 8011e9e:	687b      	ldr	r3, [r7, #4]
 8011ea0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8011ea2:	4b20      	ldr	r3, [pc, #128]	; (8011f24 <prvAddNewTaskToReadyList+0xd0>)
 8011ea4:	681b      	ldr	r3, [r3, #0]
 8011ea6:	3301      	adds	r3, #1
 8011ea8:	4a1e      	ldr	r2, [pc, #120]	; (8011f24 <prvAddNewTaskToReadyList+0xd0>)
 8011eaa:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8011eac:	4b1d      	ldr	r3, [pc, #116]	; (8011f24 <prvAddNewTaskToReadyList+0xd0>)
 8011eae:	681a      	ldr	r2, [r3, #0]
 8011eb0:	687b      	ldr	r3, [r7, #4]
 8011eb2:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8011eb4:	687b      	ldr	r3, [r7, #4]
 8011eb6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011eb8:	4b1b      	ldr	r3, [pc, #108]	; (8011f28 <prvAddNewTaskToReadyList+0xd4>)
 8011eba:	681b      	ldr	r3, [r3, #0]
 8011ebc:	429a      	cmp	r2, r3
 8011ebe:	d903      	bls.n	8011ec8 <prvAddNewTaskToReadyList+0x74>
 8011ec0:	687b      	ldr	r3, [r7, #4]
 8011ec2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011ec4:	4a18      	ldr	r2, [pc, #96]	; (8011f28 <prvAddNewTaskToReadyList+0xd4>)
 8011ec6:	6013      	str	r3, [r2, #0]
 8011ec8:	687b      	ldr	r3, [r7, #4]
 8011eca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011ecc:	4613      	mov	r3, r2
 8011ece:	009b      	lsls	r3, r3, #2
 8011ed0:	4413      	add	r3, r2
 8011ed2:	009b      	lsls	r3, r3, #2
 8011ed4:	4a15      	ldr	r2, [pc, #84]	; (8011f2c <prvAddNewTaskToReadyList+0xd8>)
 8011ed6:	441a      	add	r2, r3
 8011ed8:	687b      	ldr	r3, [r7, #4]
 8011eda:	3304      	adds	r3, #4
 8011edc:	4619      	mov	r1, r3
 8011ede:	4610      	mov	r0, r2
 8011ee0:	f7fe fb8d 	bl	80105fe <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8011ee4:	f7fe fd6e 	bl	80109c4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8011ee8:	4b0d      	ldr	r3, [pc, #52]	; (8011f20 <prvAddNewTaskToReadyList+0xcc>)
 8011eea:	681b      	ldr	r3, [r3, #0]
 8011eec:	2b00      	cmp	r3, #0
 8011eee:	d00e      	beq.n	8011f0e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8011ef0:	4b0a      	ldr	r3, [pc, #40]	; (8011f1c <prvAddNewTaskToReadyList+0xc8>)
 8011ef2:	681b      	ldr	r3, [r3, #0]
 8011ef4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011ef6:	687b      	ldr	r3, [r7, #4]
 8011ef8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011efa:	429a      	cmp	r2, r3
 8011efc:	d207      	bcs.n	8011f0e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8011efe:	4b0c      	ldr	r3, [pc, #48]	; (8011f30 <prvAddNewTaskToReadyList+0xdc>)
 8011f00:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8011f04:	601a      	str	r2, [r3, #0]
 8011f06:	f3bf 8f4f 	dsb	sy
 8011f0a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8011f0e:	bf00      	nop
 8011f10:	3708      	adds	r7, #8
 8011f12:	46bd      	mov	sp, r7
 8011f14:	bd80      	pop	{r7, pc}
 8011f16:	bf00      	nop
 8011f18:	240054a8 	.word	0x240054a8
 8011f1c:	24004fd4 	.word	0x24004fd4
 8011f20:	240054b4 	.word	0x240054b4
 8011f24:	240054c4 	.word	0x240054c4
 8011f28:	240054b0 	.word	0x240054b0
 8011f2c:	24004fd8 	.word	0x24004fd8
 8011f30:	e000ed04 	.word	0xe000ed04

08011f34 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8011f34:	b580      	push	{r7, lr}
 8011f36:	b084      	sub	sp, #16
 8011f38:	af00      	add	r7, sp, #0
 8011f3a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8011f3c:	2300      	movs	r3, #0
 8011f3e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8011f40:	687b      	ldr	r3, [r7, #4]
 8011f42:	2b00      	cmp	r3, #0
 8011f44:	d017      	beq.n	8011f76 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8011f46:	4b13      	ldr	r3, [pc, #76]	; (8011f94 <vTaskDelay+0x60>)
 8011f48:	681b      	ldr	r3, [r3, #0]
 8011f4a:	2b00      	cmp	r3, #0
 8011f4c:	d00a      	beq.n	8011f64 <vTaskDelay+0x30>
	__asm volatile
 8011f4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011f52:	f383 8811 	msr	BASEPRI, r3
 8011f56:	f3bf 8f6f 	isb	sy
 8011f5a:	f3bf 8f4f 	dsb	sy
 8011f5e:	60bb      	str	r3, [r7, #8]
}
 8011f60:	bf00      	nop
 8011f62:	e7fe      	b.n	8011f62 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8011f64:	f000 f88a 	bl	801207c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8011f68:	2100      	movs	r1, #0
 8011f6a:	6878      	ldr	r0, [r7, #4]
 8011f6c:	f000 fdfc 	bl	8012b68 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8011f70:	f000 f892 	bl	8012098 <xTaskResumeAll>
 8011f74:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8011f76:	68fb      	ldr	r3, [r7, #12]
 8011f78:	2b00      	cmp	r3, #0
 8011f7a:	d107      	bne.n	8011f8c <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8011f7c:	4b06      	ldr	r3, [pc, #24]	; (8011f98 <vTaskDelay+0x64>)
 8011f7e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8011f82:	601a      	str	r2, [r3, #0]
 8011f84:	f3bf 8f4f 	dsb	sy
 8011f88:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8011f8c:	bf00      	nop
 8011f8e:	3710      	adds	r7, #16
 8011f90:	46bd      	mov	sp, r7
 8011f92:	bd80      	pop	{r7, pc}
 8011f94:	240054d0 	.word	0x240054d0
 8011f98:	e000ed04 	.word	0xe000ed04

08011f9c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8011f9c:	b580      	push	{r7, lr}
 8011f9e:	b08a      	sub	sp, #40	; 0x28
 8011fa0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8011fa2:	2300      	movs	r3, #0
 8011fa4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8011fa6:	2300      	movs	r3, #0
 8011fa8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8011faa:	463a      	mov	r2, r7
 8011fac:	1d39      	adds	r1, r7, #4
 8011fae:	f107 0308 	add.w	r3, r7, #8
 8011fb2:	4618      	mov	r0, r3
 8011fb4:	f7fe f8d8 	bl	8010168 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8011fb8:	6839      	ldr	r1, [r7, #0]
 8011fba:	687b      	ldr	r3, [r7, #4]
 8011fbc:	68ba      	ldr	r2, [r7, #8]
 8011fbe:	9202      	str	r2, [sp, #8]
 8011fc0:	9301      	str	r3, [sp, #4]
 8011fc2:	2300      	movs	r3, #0
 8011fc4:	9300      	str	r3, [sp, #0]
 8011fc6:	2300      	movs	r3, #0
 8011fc8:	460a      	mov	r2, r1
 8011fca:	4924      	ldr	r1, [pc, #144]	; (801205c <vTaskStartScheduler+0xc0>)
 8011fcc:	4824      	ldr	r0, [pc, #144]	; (8012060 <vTaskStartScheduler+0xc4>)
 8011fce:	f7ff fdf9 	bl	8011bc4 <xTaskCreateStatic>
 8011fd2:	4603      	mov	r3, r0
 8011fd4:	4a23      	ldr	r2, [pc, #140]	; (8012064 <vTaskStartScheduler+0xc8>)
 8011fd6:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8011fd8:	4b22      	ldr	r3, [pc, #136]	; (8012064 <vTaskStartScheduler+0xc8>)
 8011fda:	681b      	ldr	r3, [r3, #0]
 8011fdc:	2b00      	cmp	r3, #0
 8011fde:	d002      	beq.n	8011fe6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8011fe0:	2301      	movs	r3, #1
 8011fe2:	617b      	str	r3, [r7, #20]
 8011fe4:	e001      	b.n	8011fea <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8011fe6:	2300      	movs	r3, #0
 8011fe8:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8011fea:	697b      	ldr	r3, [r7, #20]
 8011fec:	2b01      	cmp	r3, #1
 8011fee:	d102      	bne.n	8011ff6 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8011ff0:	f000 fe0e 	bl	8012c10 <xTimerCreateTimerTask>
 8011ff4:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8011ff6:	697b      	ldr	r3, [r7, #20]
 8011ff8:	2b01      	cmp	r3, #1
 8011ffa:	d11b      	bne.n	8012034 <vTaskStartScheduler+0x98>
	__asm volatile
 8011ffc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012000:	f383 8811 	msr	BASEPRI, r3
 8012004:	f3bf 8f6f 	isb	sy
 8012008:	f3bf 8f4f 	dsb	sy
 801200c:	613b      	str	r3, [r7, #16]
}
 801200e:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8012010:	4b15      	ldr	r3, [pc, #84]	; (8012068 <vTaskStartScheduler+0xcc>)
 8012012:	681b      	ldr	r3, [r3, #0]
 8012014:	3354      	adds	r3, #84	; 0x54
 8012016:	4a15      	ldr	r2, [pc, #84]	; (801206c <vTaskStartScheduler+0xd0>)
 8012018:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 801201a:	4b15      	ldr	r3, [pc, #84]	; (8012070 <vTaskStartScheduler+0xd4>)
 801201c:	f04f 32ff 	mov.w	r2, #4294967295
 8012020:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8012022:	4b14      	ldr	r3, [pc, #80]	; (8012074 <vTaskStartScheduler+0xd8>)
 8012024:	2201      	movs	r2, #1
 8012026:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8012028:	4b13      	ldr	r3, [pc, #76]	; (8012078 <vTaskStartScheduler+0xdc>)
 801202a:	2200      	movs	r2, #0
 801202c:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 801202e:	f7fe fbf7 	bl	8010820 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8012032:	e00e      	b.n	8012052 <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8012034:	697b      	ldr	r3, [r7, #20]
 8012036:	f1b3 3fff 	cmp.w	r3, #4294967295
 801203a:	d10a      	bne.n	8012052 <vTaskStartScheduler+0xb6>
	__asm volatile
 801203c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012040:	f383 8811 	msr	BASEPRI, r3
 8012044:	f3bf 8f6f 	isb	sy
 8012048:	f3bf 8f4f 	dsb	sy
 801204c:	60fb      	str	r3, [r7, #12]
}
 801204e:	bf00      	nop
 8012050:	e7fe      	b.n	8012050 <vTaskStartScheduler+0xb4>
}
 8012052:	bf00      	nop
 8012054:	3718      	adds	r7, #24
 8012056:	46bd      	mov	sp, r7
 8012058:	bd80      	pop	{r7, pc}
 801205a:	bf00      	nop
 801205c:	08017a58 	.word	0x08017a58
 8012060:	080126a1 	.word	0x080126a1
 8012064:	240054cc 	.word	0x240054cc
 8012068:	24004fd4 	.word	0x24004fd4
 801206c:	2400006c 	.word	0x2400006c
 8012070:	240054c8 	.word	0x240054c8
 8012074:	240054b4 	.word	0x240054b4
 8012078:	240054ac 	.word	0x240054ac

0801207c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 801207c:	b480      	push	{r7}
 801207e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8012080:	4b04      	ldr	r3, [pc, #16]	; (8012094 <vTaskSuspendAll+0x18>)
 8012082:	681b      	ldr	r3, [r3, #0]
 8012084:	3301      	adds	r3, #1
 8012086:	4a03      	ldr	r2, [pc, #12]	; (8012094 <vTaskSuspendAll+0x18>)
 8012088:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 801208a:	bf00      	nop
 801208c:	46bd      	mov	sp, r7
 801208e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012092:	4770      	bx	lr
 8012094:	240054d0 	.word	0x240054d0

08012098 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8012098:	b580      	push	{r7, lr}
 801209a:	b084      	sub	sp, #16
 801209c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 801209e:	2300      	movs	r3, #0
 80120a0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80120a2:	2300      	movs	r3, #0
 80120a4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80120a6:	4b42      	ldr	r3, [pc, #264]	; (80121b0 <xTaskResumeAll+0x118>)
 80120a8:	681b      	ldr	r3, [r3, #0]
 80120aa:	2b00      	cmp	r3, #0
 80120ac:	d10a      	bne.n	80120c4 <xTaskResumeAll+0x2c>
	__asm volatile
 80120ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80120b2:	f383 8811 	msr	BASEPRI, r3
 80120b6:	f3bf 8f6f 	isb	sy
 80120ba:	f3bf 8f4f 	dsb	sy
 80120be:	603b      	str	r3, [r7, #0]
}
 80120c0:	bf00      	nop
 80120c2:	e7fe      	b.n	80120c2 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80120c4:	f7fe fc4e 	bl	8010964 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80120c8:	4b39      	ldr	r3, [pc, #228]	; (80121b0 <xTaskResumeAll+0x118>)
 80120ca:	681b      	ldr	r3, [r3, #0]
 80120cc:	3b01      	subs	r3, #1
 80120ce:	4a38      	ldr	r2, [pc, #224]	; (80121b0 <xTaskResumeAll+0x118>)
 80120d0:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80120d2:	4b37      	ldr	r3, [pc, #220]	; (80121b0 <xTaskResumeAll+0x118>)
 80120d4:	681b      	ldr	r3, [r3, #0]
 80120d6:	2b00      	cmp	r3, #0
 80120d8:	d162      	bne.n	80121a0 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80120da:	4b36      	ldr	r3, [pc, #216]	; (80121b4 <xTaskResumeAll+0x11c>)
 80120dc:	681b      	ldr	r3, [r3, #0]
 80120de:	2b00      	cmp	r3, #0
 80120e0:	d05e      	beq.n	80121a0 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80120e2:	e02f      	b.n	8012144 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80120e4:	4b34      	ldr	r3, [pc, #208]	; (80121b8 <xTaskResumeAll+0x120>)
 80120e6:	68db      	ldr	r3, [r3, #12]
 80120e8:	68db      	ldr	r3, [r3, #12]
 80120ea:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80120ec:	68fb      	ldr	r3, [r7, #12]
 80120ee:	3318      	adds	r3, #24
 80120f0:	4618      	mov	r0, r3
 80120f2:	f7fe fae1 	bl	80106b8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80120f6:	68fb      	ldr	r3, [r7, #12]
 80120f8:	3304      	adds	r3, #4
 80120fa:	4618      	mov	r0, r3
 80120fc:	f7fe fadc 	bl	80106b8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8012100:	68fb      	ldr	r3, [r7, #12]
 8012102:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012104:	4b2d      	ldr	r3, [pc, #180]	; (80121bc <xTaskResumeAll+0x124>)
 8012106:	681b      	ldr	r3, [r3, #0]
 8012108:	429a      	cmp	r2, r3
 801210a:	d903      	bls.n	8012114 <xTaskResumeAll+0x7c>
 801210c:	68fb      	ldr	r3, [r7, #12]
 801210e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012110:	4a2a      	ldr	r2, [pc, #168]	; (80121bc <xTaskResumeAll+0x124>)
 8012112:	6013      	str	r3, [r2, #0]
 8012114:	68fb      	ldr	r3, [r7, #12]
 8012116:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012118:	4613      	mov	r3, r2
 801211a:	009b      	lsls	r3, r3, #2
 801211c:	4413      	add	r3, r2
 801211e:	009b      	lsls	r3, r3, #2
 8012120:	4a27      	ldr	r2, [pc, #156]	; (80121c0 <xTaskResumeAll+0x128>)
 8012122:	441a      	add	r2, r3
 8012124:	68fb      	ldr	r3, [r7, #12]
 8012126:	3304      	adds	r3, #4
 8012128:	4619      	mov	r1, r3
 801212a:	4610      	mov	r0, r2
 801212c:	f7fe fa67 	bl	80105fe <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8012130:	68fb      	ldr	r3, [r7, #12]
 8012132:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012134:	4b23      	ldr	r3, [pc, #140]	; (80121c4 <xTaskResumeAll+0x12c>)
 8012136:	681b      	ldr	r3, [r3, #0]
 8012138:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801213a:	429a      	cmp	r2, r3
 801213c:	d302      	bcc.n	8012144 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 801213e:	4b22      	ldr	r3, [pc, #136]	; (80121c8 <xTaskResumeAll+0x130>)
 8012140:	2201      	movs	r2, #1
 8012142:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8012144:	4b1c      	ldr	r3, [pc, #112]	; (80121b8 <xTaskResumeAll+0x120>)
 8012146:	681b      	ldr	r3, [r3, #0]
 8012148:	2b00      	cmp	r3, #0
 801214a:	d1cb      	bne.n	80120e4 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 801214c:	68fb      	ldr	r3, [r7, #12]
 801214e:	2b00      	cmp	r3, #0
 8012150:	d001      	beq.n	8012156 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8012152:	f000 fb5f 	bl	8012814 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8012156:	4b1d      	ldr	r3, [pc, #116]	; (80121cc <xTaskResumeAll+0x134>)
 8012158:	681b      	ldr	r3, [r3, #0]
 801215a:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 801215c:	687b      	ldr	r3, [r7, #4]
 801215e:	2b00      	cmp	r3, #0
 8012160:	d010      	beq.n	8012184 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8012162:	f000 f847 	bl	80121f4 <xTaskIncrementTick>
 8012166:	4603      	mov	r3, r0
 8012168:	2b00      	cmp	r3, #0
 801216a:	d002      	beq.n	8012172 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 801216c:	4b16      	ldr	r3, [pc, #88]	; (80121c8 <xTaskResumeAll+0x130>)
 801216e:	2201      	movs	r2, #1
 8012170:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8012172:	687b      	ldr	r3, [r7, #4]
 8012174:	3b01      	subs	r3, #1
 8012176:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8012178:	687b      	ldr	r3, [r7, #4]
 801217a:	2b00      	cmp	r3, #0
 801217c:	d1f1      	bne.n	8012162 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 801217e:	4b13      	ldr	r3, [pc, #76]	; (80121cc <xTaskResumeAll+0x134>)
 8012180:	2200      	movs	r2, #0
 8012182:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8012184:	4b10      	ldr	r3, [pc, #64]	; (80121c8 <xTaskResumeAll+0x130>)
 8012186:	681b      	ldr	r3, [r3, #0]
 8012188:	2b00      	cmp	r3, #0
 801218a:	d009      	beq.n	80121a0 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 801218c:	2301      	movs	r3, #1
 801218e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8012190:	4b0f      	ldr	r3, [pc, #60]	; (80121d0 <xTaskResumeAll+0x138>)
 8012192:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8012196:	601a      	str	r2, [r3, #0]
 8012198:	f3bf 8f4f 	dsb	sy
 801219c:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80121a0:	f7fe fc10 	bl	80109c4 <vPortExitCritical>

	return xAlreadyYielded;
 80121a4:	68bb      	ldr	r3, [r7, #8]
}
 80121a6:	4618      	mov	r0, r3
 80121a8:	3710      	adds	r7, #16
 80121aa:	46bd      	mov	sp, r7
 80121ac:	bd80      	pop	{r7, pc}
 80121ae:	bf00      	nop
 80121b0:	240054d0 	.word	0x240054d0
 80121b4:	240054a8 	.word	0x240054a8
 80121b8:	24005468 	.word	0x24005468
 80121bc:	240054b0 	.word	0x240054b0
 80121c0:	24004fd8 	.word	0x24004fd8
 80121c4:	24004fd4 	.word	0x24004fd4
 80121c8:	240054bc 	.word	0x240054bc
 80121cc:	240054b8 	.word	0x240054b8
 80121d0:	e000ed04 	.word	0xe000ed04

080121d4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80121d4:	b480      	push	{r7}
 80121d6:	b083      	sub	sp, #12
 80121d8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80121da:	4b05      	ldr	r3, [pc, #20]	; (80121f0 <xTaskGetTickCount+0x1c>)
 80121dc:	681b      	ldr	r3, [r3, #0]
 80121de:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80121e0:	687b      	ldr	r3, [r7, #4]
}
 80121e2:	4618      	mov	r0, r3
 80121e4:	370c      	adds	r7, #12
 80121e6:	46bd      	mov	sp, r7
 80121e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80121ec:	4770      	bx	lr
 80121ee:	bf00      	nop
 80121f0:	240054ac 	.word	0x240054ac

080121f4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80121f4:	b580      	push	{r7, lr}
 80121f6:	b086      	sub	sp, #24
 80121f8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80121fa:	2300      	movs	r3, #0
 80121fc:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80121fe:	4b4f      	ldr	r3, [pc, #316]	; (801233c <xTaskIncrementTick+0x148>)
 8012200:	681b      	ldr	r3, [r3, #0]
 8012202:	2b00      	cmp	r3, #0
 8012204:	f040 808f 	bne.w	8012326 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8012208:	4b4d      	ldr	r3, [pc, #308]	; (8012340 <xTaskIncrementTick+0x14c>)
 801220a:	681b      	ldr	r3, [r3, #0]
 801220c:	3301      	adds	r3, #1
 801220e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8012210:	4a4b      	ldr	r2, [pc, #300]	; (8012340 <xTaskIncrementTick+0x14c>)
 8012212:	693b      	ldr	r3, [r7, #16]
 8012214:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8012216:	693b      	ldr	r3, [r7, #16]
 8012218:	2b00      	cmp	r3, #0
 801221a:	d120      	bne.n	801225e <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 801221c:	4b49      	ldr	r3, [pc, #292]	; (8012344 <xTaskIncrementTick+0x150>)
 801221e:	681b      	ldr	r3, [r3, #0]
 8012220:	681b      	ldr	r3, [r3, #0]
 8012222:	2b00      	cmp	r3, #0
 8012224:	d00a      	beq.n	801223c <xTaskIncrementTick+0x48>
	__asm volatile
 8012226:	f04f 0350 	mov.w	r3, #80	; 0x50
 801222a:	f383 8811 	msr	BASEPRI, r3
 801222e:	f3bf 8f6f 	isb	sy
 8012232:	f3bf 8f4f 	dsb	sy
 8012236:	603b      	str	r3, [r7, #0]
}
 8012238:	bf00      	nop
 801223a:	e7fe      	b.n	801223a <xTaskIncrementTick+0x46>
 801223c:	4b41      	ldr	r3, [pc, #260]	; (8012344 <xTaskIncrementTick+0x150>)
 801223e:	681b      	ldr	r3, [r3, #0]
 8012240:	60fb      	str	r3, [r7, #12]
 8012242:	4b41      	ldr	r3, [pc, #260]	; (8012348 <xTaskIncrementTick+0x154>)
 8012244:	681b      	ldr	r3, [r3, #0]
 8012246:	4a3f      	ldr	r2, [pc, #252]	; (8012344 <xTaskIncrementTick+0x150>)
 8012248:	6013      	str	r3, [r2, #0]
 801224a:	4a3f      	ldr	r2, [pc, #252]	; (8012348 <xTaskIncrementTick+0x154>)
 801224c:	68fb      	ldr	r3, [r7, #12]
 801224e:	6013      	str	r3, [r2, #0]
 8012250:	4b3e      	ldr	r3, [pc, #248]	; (801234c <xTaskIncrementTick+0x158>)
 8012252:	681b      	ldr	r3, [r3, #0]
 8012254:	3301      	adds	r3, #1
 8012256:	4a3d      	ldr	r2, [pc, #244]	; (801234c <xTaskIncrementTick+0x158>)
 8012258:	6013      	str	r3, [r2, #0]
 801225a:	f000 fadb 	bl	8012814 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 801225e:	4b3c      	ldr	r3, [pc, #240]	; (8012350 <xTaskIncrementTick+0x15c>)
 8012260:	681b      	ldr	r3, [r3, #0]
 8012262:	693a      	ldr	r2, [r7, #16]
 8012264:	429a      	cmp	r2, r3
 8012266:	d349      	bcc.n	80122fc <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8012268:	4b36      	ldr	r3, [pc, #216]	; (8012344 <xTaskIncrementTick+0x150>)
 801226a:	681b      	ldr	r3, [r3, #0]
 801226c:	681b      	ldr	r3, [r3, #0]
 801226e:	2b00      	cmp	r3, #0
 8012270:	d104      	bne.n	801227c <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8012272:	4b37      	ldr	r3, [pc, #220]	; (8012350 <xTaskIncrementTick+0x15c>)
 8012274:	f04f 32ff 	mov.w	r2, #4294967295
 8012278:	601a      	str	r2, [r3, #0]
					break;
 801227a:	e03f      	b.n	80122fc <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801227c:	4b31      	ldr	r3, [pc, #196]	; (8012344 <xTaskIncrementTick+0x150>)
 801227e:	681b      	ldr	r3, [r3, #0]
 8012280:	68db      	ldr	r3, [r3, #12]
 8012282:	68db      	ldr	r3, [r3, #12]
 8012284:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8012286:	68bb      	ldr	r3, [r7, #8]
 8012288:	685b      	ldr	r3, [r3, #4]
 801228a:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 801228c:	693a      	ldr	r2, [r7, #16]
 801228e:	687b      	ldr	r3, [r7, #4]
 8012290:	429a      	cmp	r2, r3
 8012292:	d203      	bcs.n	801229c <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8012294:	4a2e      	ldr	r2, [pc, #184]	; (8012350 <xTaskIncrementTick+0x15c>)
 8012296:	687b      	ldr	r3, [r7, #4]
 8012298:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 801229a:	e02f      	b.n	80122fc <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 801229c:	68bb      	ldr	r3, [r7, #8]
 801229e:	3304      	adds	r3, #4
 80122a0:	4618      	mov	r0, r3
 80122a2:	f7fe fa09 	bl	80106b8 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80122a6:	68bb      	ldr	r3, [r7, #8]
 80122a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80122aa:	2b00      	cmp	r3, #0
 80122ac:	d004      	beq.n	80122b8 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80122ae:	68bb      	ldr	r3, [r7, #8]
 80122b0:	3318      	adds	r3, #24
 80122b2:	4618      	mov	r0, r3
 80122b4:	f7fe fa00 	bl	80106b8 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80122b8:	68bb      	ldr	r3, [r7, #8]
 80122ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80122bc:	4b25      	ldr	r3, [pc, #148]	; (8012354 <xTaskIncrementTick+0x160>)
 80122be:	681b      	ldr	r3, [r3, #0]
 80122c0:	429a      	cmp	r2, r3
 80122c2:	d903      	bls.n	80122cc <xTaskIncrementTick+0xd8>
 80122c4:	68bb      	ldr	r3, [r7, #8]
 80122c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80122c8:	4a22      	ldr	r2, [pc, #136]	; (8012354 <xTaskIncrementTick+0x160>)
 80122ca:	6013      	str	r3, [r2, #0]
 80122cc:	68bb      	ldr	r3, [r7, #8]
 80122ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80122d0:	4613      	mov	r3, r2
 80122d2:	009b      	lsls	r3, r3, #2
 80122d4:	4413      	add	r3, r2
 80122d6:	009b      	lsls	r3, r3, #2
 80122d8:	4a1f      	ldr	r2, [pc, #124]	; (8012358 <xTaskIncrementTick+0x164>)
 80122da:	441a      	add	r2, r3
 80122dc:	68bb      	ldr	r3, [r7, #8]
 80122de:	3304      	adds	r3, #4
 80122e0:	4619      	mov	r1, r3
 80122e2:	4610      	mov	r0, r2
 80122e4:	f7fe f98b 	bl	80105fe <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80122e8:	68bb      	ldr	r3, [r7, #8]
 80122ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80122ec:	4b1b      	ldr	r3, [pc, #108]	; (801235c <xTaskIncrementTick+0x168>)
 80122ee:	681b      	ldr	r3, [r3, #0]
 80122f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80122f2:	429a      	cmp	r2, r3
 80122f4:	d3b8      	bcc.n	8012268 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 80122f6:	2301      	movs	r3, #1
 80122f8:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80122fa:	e7b5      	b.n	8012268 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80122fc:	4b17      	ldr	r3, [pc, #92]	; (801235c <xTaskIncrementTick+0x168>)
 80122fe:	681b      	ldr	r3, [r3, #0]
 8012300:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012302:	4915      	ldr	r1, [pc, #84]	; (8012358 <xTaskIncrementTick+0x164>)
 8012304:	4613      	mov	r3, r2
 8012306:	009b      	lsls	r3, r3, #2
 8012308:	4413      	add	r3, r2
 801230a:	009b      	lsls	r3, r3, #2
 801230c:	440b      	add	r3, r1
 801230e:	681b      	ldr	r3, [r3, #0]
 8012310:	2b01      	cmp	r3, #1
 8012312:	d901      	bls.n	8012318 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8012314:	2301      	movs	r3, #1
 8012316:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8012318:	4b11      	ldr	r3, [pc, #68]	; (8012360 <xTaskIncrementTick+0x16c>)
 801231a:	681b      	ldr	r3, [r3, #0]
 801231c:	2b00      	cmp	r3, #0
 801231e:	d007      	beq.n	8012330 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8012320:	2301      	movs	r3, #1
 8012322:	617b      	str	r3, [r7, #20]
 8012324:	e004      	b.n	8012330 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8012326:	4b0f      	ldr	r3, [pc, #60]	; (8012364 <xTaskIncrementTick+0x170>)
 8012328:	681b      	ldr	r3, [r3, #0]
 801232a:	3301      	adds	r3, #1
 801232c:	4a0d      	ldr	r2, [pc, #52]	; (8012364 <xTaskIncrementTick+0x170>)
 801232e:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8012330:	697b      	ldr	r3, [r7, #20]
}
 8012332:	4618      	mov	r0, r3
 8012334:	3718      	adds	r7, #24
 8012336:	46bd      	mov	sp, r7
 8012338:	bd80      	pop	{r7, pc}
 801233a:	bf00      	nop
 801233c:	240054d0 	.word	0x240054d0
 8012340:	240054ac 	.word	0x240054ac
 8012344:	24005460 	.word	0x24005460
 8012348:	24005464 	.word	0x24005464
 801234c:	240054c0 	.word	0x240054c0
 8012350:	240054c8 	.word	0x240054c8
 8012354:	240054b0 	.word	0x240054b0
 8012358:	24004fd8 	.word	0x24004fd8
 801235c:	24004fd4 	.word	0x24004fd4
 8012360:	240054bc 	.word	0x240054bc
 8012364:	240054b8 	.word	0x240054b8

08012368 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8012368:	b480      	push	{r7}
 801236a:	b085      	sub	sp, #20
 801236c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 801236e:	4b2a      	ldr	r3, [pc, #168]	; (8012418 <vTaskSwitchContext+0xb0>)
 8012370:	681b      	ldr	r3, [r3, #0]
 8012372:	2b00      	cmp	r3, #0
 8012374:	d003      	beq.n	801237e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8012376:	4b29      	ldr	r3, [pc, #164]	; (801241c <vTaskSwitchContext+0xb4>)
 8012378:	2201      	movs	r2, #1
 801237a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 801237c:	e046      	b.n	801240c <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 801237e:	4b27      	ldr	r3, [pc, #156]	; (801241c <vTaskSwitchContext+0xb4>)
 8012380:	2200      	movs	r2, #0
 8012382:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8012384:	4b26      	ldr	r3, [pc, #152]	; (8012420 <vTaskSwitchContext+0xb8>)
 8012386:	681b      	ldr	r3, [r3, #0]
 8012388:	60fb      	str	r3, [r7, #12]
 801238a:	e010      	b.n	80123ae <vTaskSwitchContext+0x46>
 801238c:	68fb      	ldr	r3, [r7, #12]
 801238e:	2b00      	cmp	r3, #0
 8012390:	d10a      	bne.n	80123a8 <vTaskSwitchContext+0x40>
	__asm volatile
 8012392:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012396:	f383 8811 	msr	BASEPRI, r3
 801239a:	f3bf 8f6f 	isb	sy
 801239e:	f3bf 8f4f 	dsb	sy
 80123a2:	607b      	str	r3, [r7, #4]
}
 80123a4:	bf00      	nop
 80123a6:	e7fe      	b.n	80123a6 <vTaskSwitchContext+0x3e>
 80123a8:	68fb      	ldr	r3, [r7, #12]
 80123aa:	3b01      	subs	r3, #1
 80123ac:	60fb      	str	r3, [r7, #12]
 80123ae:	491d      	ldr	r1, [pc, #116]	; (8012424 <vTaskSwitchContext+0xbc>)
 80123b0:	68fa      	ldr	r2, [r7, #12]
 80123b2:	4613      	mov	r3, r2
 80123b4:	009b      	lsls	r3, r3, #2
 80123b6:	4413      	add	r3, r2
 80123b8:	009b      	lsls	r3, r3, #2
 80123ba:	440b      	add	r3, r1
 80123bc:	681b      	ldr	r3, [r3, #0]
 80123be:	2b00      	cmp	r3, #0
 80123c0:	d0e4      	beq.n	801238c <vTaskSwitchContext+0x24>
 80123c2:	68fa      	ldr	r2, [r7, #12]
 80123c4:	4613      	mov	r3, r2
 80123c6:	009b      	lsls	r3, r3, #2
 80123c8:	4413      	add	r3, r2
 80123ca:	009b      	lsls	r3, r3, #2
 80123cc:	4a15      	ldr	r2, [pc, #84]	; (8012424 <vTaskSwitchContext+0xbc>)
 80123ce:	4413      	add	r3, r2
 80123d0:	60bb      	str	r3, [r7, #8]
 80123d2:	68bb      	ldr	r3, [r7, #8]
 80123d4:	685b      	ldr	r3, [r3, #4]
 80123d6:	685a      	ldr	r2, [r3, #4]
 80123d8:	68bb      	ldr	r3, [r7, #8]
 80123da:	605a      	str	r2, [r3, #4]
 80123dc:	68bb      	ldr	r3, [r7, #8]
 80123de:	685a      	ldr	r2, [r3, #4]
 80123e0:	68bb      	ldr	r3, [r7, #8]
 80123e2:	3308      	adds	r3, #8
 80123e4:	429a      	cmp	r2, r3
 80123e6:	d104      	bne.n	80123f2 <vTaskSwitchContext+0x8a>
 80123e8:	68bb      	ldr	r3, [r7, #8]
 80123ea:	685b      	ldr	r3, [r3, #4]
 80123ec:	685a      	ldr	r2, [r3, #4]
 80123ee:	68bb      	ldr	r3, [r7, #8]
 80123f0:	605a      	str	r2, [r3, #4]
 80123f2:	68bb      	ldr	r3, [r7, #8]
 80123f4:	685b      	ldr	r3, [r3, #4]
 80123f6:	68db      	ldr	r3, [r3, #12]
 80123f8:	4a0b      	ldr	r2, [pc, #44]	; (8012428 <vTaskSwitchContext+0xc0>)
 80123fa:	6013      	str	r3, [r2, #0]
 80123fc:	4a08      	ldr	r2, [pc, #32]	; (8012420 <vTaskSwitchContext+0xb8>)
 80123fe:	68fb      	ldr	r3, [r7, #12]
 8012400:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8012402:	4b09      	ldr	r3, [pc, #36]	; (8012428 <vTaskSwitchContext+0xc0>)
 8012404:	681b      	ldr	r3, [r3, #0]
 8012406:	3354      	adds	r3, #84	; 0x54
 8012408:	4a08      	ldr	r2, [pc, #32]	; (801242c <vTaskSwitchContext+0xc4>)
 801240a:	6013      	str	r3, [r2, #0]
}
 801240c:	bf00      	nop
 801240e:	3714      	adds	r7, #20
 8012410:	46bd      	mov	sp, r7
 8012412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012416:	4770      	bx	lr
 8012418:	240054d0 	.word	0x240054d0
 801241c:	240054bc 	.word	0x240054bc
 8012420:	240054b0 	.word	0x240054b0
 8012424:	24004fd8 	.word	0x24004fd8
 8012428:	24004fd4 	.word	0x24004fd4
 801242c:	2400006c 	.word	0x2400006c

08012430 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8012430:	b580      	push	{r7, lr}
 8012432:	b084      	sub	sp, #16
 8012434:	af00      	add	r7, sp, #0
 8012436:	6078      	str	r0, [r7, #4]
 8012438:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 801243a:	687b      	ldr	r3, [r7, #4]
 801243c:	2b00      	cmp	r3, #0
 801243e:	d10a      	bne.n	8012456 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8012440:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012444:	f383 8811 	msr	BASEPRI, r3
 8012448:	f3bf 8f6f 	isb	sy
 801244c:	f3bf 8f4f 	dsb	sy
 8012450:	60fb      	str	r3, [r7, #12]
}
 8012452:	bf00      	nop
 8012454:	e7fe      	b.n	8012454 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8012456:	4b07      	ldr	r3, [pc, #28]	; (8012474 <vTaskPlaceOnEventList+0x44>)
 8012458:	681b      	ldr	r3, [r3, #0]
 801245a:	3318      	adds	r3, #24
 801245c:	4619      	mov	r1, r3
 801245e:	6878      	ldr	r0, [r7, #4]
 8012460:	f7fe f8f1 	bl	8010646 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8012464:	2101      	movs	r1, #1
 8012466:	6838      	ldr	r0, [r7, #0]
 8012468:	f000 fb7e 	bl	8012b68 <prvAddCurrentTaskToDelayedList>
}
 801246c:	bf00      	nop
 801246e:	3710      	adds	r7, #16
 8012470:	46bd      	mov	sp, r7
 8012472:	bd80      	pop	{r7, pc}
 8012474:	24004fd4 	.word	0x24004fd4

08012478 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8012478:	b580      	push	{r7, lr}
 801247a:	b086      	sub	sp, #24
 801247c:	af00      	add	r7, sp, #0
 801247e:	60f8      	str	r0, [r7, #12]
 8012480:	60b9      	str	r1, [r7, #8]
 8012482:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8012484:	68fb      	ldr	r3, [r7, #12]
 8012486:	2b00      	cmp	r3, #0
 8012488:	d10a      	bne.n	80124a0 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 801248a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801248e:	f383 8811 	msr	BASEPRI, r3
 8012492:	f3bf 8f6f 	isb	sy
 8012496:	f3bf 8f4f 	dsb	sy
 801249a:	617b      	str	r3, [r7, #20]
}
 801249c:	bf00      	nop
 801249e:	e7fe      	b.n	801249e <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80124a0:	4b0a      	ldr	r3, [pc, #40]	; (80124cc <vTaskPlaceOnEventListRestricted+0x54>)
 80124a2:	681b      	ldr	r3, [r3, #0]
 80124a4:	3318      	adds	r3, #24
 80124a6:	4619      	mov	r1, r3
 80124a8:	68f8      	ldr	r0, [r7, #12]
 80124aa:	f7fe f8a8 	bl	80105fe <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80124ae:	687b      	ldr	r3, [r7, #4]
 80124b0:	2b00      	cmp	r3, #0
 80124b2:	d002      	beq.n	80124ba <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 80124b4:	f04f 33ff 	mov.w	r3, #4294967295
 80124b8:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80124ba:	6879      	ldr	r1, [r7, #4]
 80124bc:	68b8      	ldr	r0, [r7, #8]
 80124be:	f000 fb53 	bl	8012b68 <prvAddCurrentTaskToDelayedList>
	}
 80124c2:	bf00      	nop
 80124c4:	3718      	adds	r7, #24
 80124c6:	46bd      	mov	sp, r7
 80124c8:	bd80      	pop	{r7, pc}
 80124ca:	bf00      	nop
 80124cc:	24004fd4 	.word	0x24004fd4

080124d0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80124d0:	b580      	push	{r7, lr}
 80124d2:	b086      	sub	sp, #24
 80124d4:	af00      	add	r7, sp, #0
 80124d6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80124d8:	687b      	ldr	r3, [r7, #4]
 80124da:	68db      	ldr	r3, [r3, #12]
 80124dc:	68db      	ldr	r3, [r3, #12]
 80124de:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80124e0:	693b      	ldr	r3, [r7, #16]
 80124e2:	2b00      	cmp	r3, #0
 80124e4:	d10a      	bne.n	80124fc <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 80124e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80124ea:	f383 8811 	msr	BASEPRI, r3
 80124ee:	f3bf 8f6f 	isb	sy
 80124f2:	f3bf 8f4f 	dsb	sy
 80124f6:	60fb      	str	r3, [r7, #12]
}
 80124f8:	bf00      	nop
 80124fa:	e7fe      	b.n	80124fa <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80124fc:	693b      	ldr	r3, [r7, #16]
 80124fe:	3318      	adds	r3, #24
 8012500:	4618      	mov	r0, r3
 8012502:	f7fe f8d9 	bl	80106b8 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8012506:	4b1e      	ldr	r3, [pc, #120]	; (8012580 <xTaskRemoveFromEventList+0xb0>)
 8012508:	681b      	ldr	r3, [r3, #0]
 801250a:	2b00      	cmp	r3, #0
 801250c:	d11d      	bne.n	801254a <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 801250e:	693b      	ldr	r3, [r7, #16]
 8012510:	3304      	adds	r3, #4
 8012512:	4618      	mov	r0, r3
 8012514:	f7fe f8d0 	bl	80106b8 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8012518:	693b      	ldr	r3, [r7, #16]
 801251a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801251c:	4b19      	ldr	r3, [pc, #100]	; (8012584 <xTaskRemoveFromEventList+0xb4>)
 801251e:	681b      	ldr	r3, [r3, #0]
 8012520:	429a      	cmp	r2, r3
 8012522:	d903      	bls.n	801252c <xTaskRemoveFromEventList+0x5c>
 8012524:	693b      	ldr	r3, [r7, #16]
 8012526:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012528:	4a16      	ldr	r2, [pc, #88]	; (8012584 <xTaskRemoveFromEventList+0xb4>)
 801252a:	6013      	str	r3, [r2, #0]
 801252c:	693b      	ldr	r3, [r7, #16]
 801252e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012530:	4613      	mov	r3, r2
 8012532:	009b      	lsls	r3, r3, #2
 8012534:	4413      	add	r3, r2
 8012536:	009b      	lsls	r3, r3, #2
 8012538:	4a13      	ldr	r2, [pc, #76]	; (8012588 <xTaskRemoveFromEventList+0xb8>)
 801253a:	441a      	add	r2, r3
 801253c:	693b      	ldr	r3, [r7, #16]
 801253e:	3304      	adds	r3, #4
 8012540:	4619      	mov	r1, r3
 8012542:	4610      	mov	r0, r2
 8012544:	f7fe f85b 	bl	80105fe <vListInsertEnd>
 8012548:	e005      	b.n	8012556 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 801254a:	693b      	ldr	r3, [r7, #16]
 801254c:	3318      	adds	r3, #24
 801254e:	4619      	mov	r1, r3
 8012550:	480e      	ldr	r0, [pc, #56]	; (801258c <xTaskRemoveFromEventList+0xbc>)
 8012552:	f7fe f854 	bl	80105fe <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8012556:	693b      	ldr	r3, [r7, #16]
 8012558:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801255a:	4b0d      	ldr	r3, [pc, #52]	; (8012590 <xTaskRemoveFromEventList+0xc0>)
 801255c:	681b      	ldr	r3, [r3, #0]
 801255e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012560:	429a      	cmp	r2, r3
 8012562:	d905      	bls.n	8012570 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8012564:	2301      	movs	r3, #1
 8012566:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8012568:	4b0a      	ldr	r3, [pc, #40]	; (8012594 <xTaskRemoveFromEventList+0xc4>)
 801256a:	2201      	movs	r2, #1
 801256c:	601a      	str	r2, [r3, #0]
 801256e:	e001      	b.n	8012574 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8012570:	2300      	movs	r3, #0
 8012572:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8012574:	697b      	ldr	r3, [r7, #20]
}
 8012576:	4618      	mov	r0, r3
 8012578:	3718      	adds	r7, #24
 801257a:	46bd      	mov	sp, r7
 801257c:	bd80      	pop	{r7, pc}
 801257e:	bf00      	nop
 8012580:	240054d0 	.word	0x240054d0
 8012584:	240054b0 	.word	0x240054b0
 8012588:	24004fd8 	.word	0x24004fd8
 801258c:	24005468 	.word	0x24005468
 8012590:	24004fd4 	.word	0x24004fd4
 8012594:	240054bc 	.word	0x240054bc

08012598 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8012598:	b480      	push	{r7}
 801259a:	b083      	sub	sp, #12
 801259c:	af00      	add	r7, sp, #0
 801259e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80125a0:	4b06      	ldr	r3, [pc, #24]	; (80125bc <vTaskInternalSetTimeOutState+0x24>)
 80125a2:	681a      	ldr	r2, [r3, #0]
 80125a4:	687b      	ldr	r3, [r7, #4]
 80125a6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80125a8:	4b05      	ldr	r3, [pc, #20]	; (80125c0 <vTaskInternalSetTimeOutState+0x28>)
 80125aa:	681a      	ldr	r2, [r3, #0]
 80125ac:	687b      	ldr	r3, [r7, #4]
 80125ae:	605a      	str	r2, [r3, #4]
}
 80125b0:	bf00      	nop
 80125b2:	370c      	adds	r7, #12
 80125b4:	46bd      	mov	sp, r7
 80125b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80125ba:	4770      	bx	lr
 80125bc:	240054c0 	.word	0x240054c0
 80125c0:	240054ac 	.word	0x240054ac

080125c4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80125c4:	b580      	push	{r7, lr}
 80125c6:	b088      	sub	sp, #32
 80125c8:	af00      	add	r7, sp, #0
 80125ca:	6078      	str	r0, [r7, #4]
 80125cc:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80125ce:	687b      	ldr	r3, [r7, #4]
 80125d0:	2b00      	cmp	r3, #0
 80125d2:	d10a      	bne.n	80125ea <xTaskCheckForTimeOut+0x26>
	__asm volatile
 80125d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80125d8:	f383 8811 	msr	BASEPRI, r3
 80125dc:	f3bf 8f6f 	isb	sy
 80125e0:	f3bf 8f4f 	dsb	sy
 80125e4:	613b      	str	r3, [r7, #16]
}
 80125e6:	bf00      	nop
 80125e8:	e7fe      	b.n	80125e8 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80125ea:	683b      	ldr	r3, [r7, #0]
 80125ec:	2b00      	cmp	r3, #0
 80125ee:	d10a      	bne.n	8012606 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 80125f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80125f4:	f383 8811 	msr	BASEPRI, r3
 80125f8:	f3bf 8f6f 	isb	sy
 80125fc:	f3bf 8f4f 	dsb	sy
 8012600:	60fb      	str	r3, [r7, #12]
}
 8012602:	bf00      	nop
 8012604:	e7fe      	b.n	8012604 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8012606:	f7fe f9ad 	bl	8010964 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 801260a:	4b1d      	ldr	r3, [pc, #116]	; (8012680 <xTaskCheckForTimeOut+0xbc>)
 801260c:	681b      	ldr	r3, [r3, #0]
 801260e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8012610:	687b      	ldr	r3, [r7, #4]
 8012612:	685b      	ldr	r3, [r3, #4]
 8012614:	69ba      	ldr	r2, [r7, #24]
 8012616:	1ad3      	subs	r3, r2, r3
 8012618:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 801261a:	683b      	ldr	r3, [r7, #0]
 801261c:	681b      	ldr	r3, [r3, #0]
 801261e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012622:	d102      	bne.n	801262a <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8012624:	2300      	movs	r3, #0
 8012626:	61fb      	str	r3, [r7, #28]
 8012628:	e023      	b.n	8012672 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 801262a:	687b      	ldr	r3, [r7, #4]
 801262c:	681a      	ldr	r2, [r3, #0]
 801262e:	4b15      	ldr	r3, [pc, #84]	; (8012684 <xTaskCheckForTimeOut+0xc0>)
 8012630:	681b      	ldr	r3, [r3, #0]
 8012632:	429a      	cmp	r2, r3
 8012634:	d007      	beq.n	8012646 <xTaskCheckForTimeOut+0x82>
 8012636:	687b      	ldr	r3, [r7, #4]
 8012638:	685b      	ldr	r3, [r3, #4]
 801263a:	69ba      	ldr	r2, [r7, #24]
 801263c:	429a      	cmp	r2, r3
 801263e:	d302      	bcc.n	8012646 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8012640:	2301      	movs	r3, #1
 8012642:	61fb      	str	r3, [r7, #28]
 8012644:	e015      	b.n	8012672 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8012646:	683b      	ldr	r3, [r7, #0]
 8012648:	681b      	ldr	r3, [r3, #0]
 801264a:	697a      	ldr	r2, [r7, #20]
 801264c:	429a      	cmp	r2, r3
 801264e:	d20b      	bcs.n	8012668 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8012650:	683b      	ldr	r3, [r7, #0]
 8012652:	681a      	ldr	r2, [r3, #0]
 8012654:	697b      	ldr	r3, [r7, #20]
 8012656:	1ad2      	subs	r2, r2, r3
 8012658:	683b      	ldr	r3, [r7, #0]
 801265a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 801265c:	6878      	ldr	r0, [r7, #4]
 801265e:	f7ff ff9b 	bl	8012598 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8012662:	2300      	movs	r3, #0
 8012664:	61fb      	str	r3, [r7, #28]
 8012666:	e004      	b.n	8012672 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8012668:	683b      	ldr	r3, [r7, #0]
 801266a:	2200      	movs	r2, #0
 801266c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 801266e:	2301      	movs	r3, #1
 8012670:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8012672:	f7fe f9a7 	bl	80109c4 <vPortExitCritical>

	return xReturn;
 8012676:	69fb      	ldr	r3, [r7, #28]
}
 8012678:	4618      	mov	r0, r3
 801267a:	3720      	adds	r7, #32
 801267c:	46bd      	mov	sp, r7
 801267e:	bd80      	pop	{r7, pc}
 8012680:	240054ac 	.word	0x240054ac
 8012684:	240054c0 	.word	0x240054c0

08012688 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8012688:	b480      	push	{r7}
 801268a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 801268c:	4b03      	ldr	r3, [pc, #12]	; (801269c <vTaskMissedYield+0x14>)
 801268e:	2201      	movs	r2, #1
 8012690:	601a      	str	r2, [r3, #0]
}
 8012692:	bf00      	nop
 8012694:	46bd      	mov	sp, r7
 8012696:	f85d 7b04 	ldr.w	r7, [sp], #4
 801269a:	4770      	bx	lr
 801269c:	240054bc 	.word	0x240054bc

080126a0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80126a0:	b580      	push	{r7, lr}
 80126a2:	b082      	sub	sp, #8
 80126a4:	af00      	add	r7, sp, #0
 80126a6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80126a8:	f000 f852 	bl	8012750 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80126ac:	4b06      	ldr	r3, [pc, #24]	; (80126c8 <prvIdleTask+0x28>)
 80126ae:	681b      	ldr	r3, [r3, #0]
 80126b0:	2b01      	cmp	r3, #1
 80126b2:	d9f9      	bls.n	80126a8 <prvIdleTask+0x8>
			{
				taskYIELD();
 80126b4:	4b05      	ldr	r3, [pc, #20]	; (80126cc <prvIdleTask+0x2c>)
 80126b6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80126ba:	601a      	str	r2, [r3, #0]
 80126bc:	f3bf 8f4f 	dsb	sy
 80126c0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80126c4:	e7f0      	b.n	80126a8 <prvIdleTask+0x8>
 80126c6:	bf00      	nop
 80126c8:	24004fd8 	.word	0x24004fd8
 80126cc:	e000ed04 	.word	0xe000ed04

080126d0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80126d0:	b580      	push	{r7, lr}
 80126d2:	b082      	sub	sp, #8
 80126d4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80126d6:	2300      	movs	r3, #0
 80126d8:	607b      	str	r3, [r7, #4]
 80126da:	e00c      	b.n	80126f6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80126dc:	687a      	ldr	r2, [r7, #4]
 80126de:	4613      	mov	r3, r2
 80126e0:	009b      	lsls	r3, r3, #2
 80126e2:	4413      	add	r3, r2
 80126e4:	009b      	lsls	r3, r3, #2
 80126e6:	4a12      	ldr	r2, [pc, #72]	; (8012730 <prvInitialiseTaskLists+0x60>)
 80126e8:	4413      	add	r3, r2
 80126ea:	4618      	mov	r0, r3
 80126ec:	f7fd ff5a 	bl	80105a4 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80126f0:	687b      	ldr	r3, [r7, #4]
 80126f2:	3301      	adds	r3, #1
 80126f4:	607b      	str	r3, [r7, #4]
 80126f6:	687b      	ldr	r3, [r7, #4]
 80126f8:	2b37      	cmp	r3, #55	; 0x37
 80126fa:	d9ef      	bls.n	80126dc <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80126fc:	480d      	ldr	r0, [pc, #52]	; (8012734 <prvInitialiseTaskLists+0x64>)
 80126fe:	f7fd ff51 	bl	80105a4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8012702:	480d      	ldr	r0, [pc, #52]	; (8012738 <prvInitialiseTaskLists+0x68>)
 8012704:	f7fd ff4e 	bl	80105a4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8012708:	480c      	ldr	r0, [pc, #48]	; (801273c <prvInitialiseTaskLists+0x6c>)
 801270a:	f7fd ff4b 	bl	80105a4 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 801270e:	480c      	ldr	r0, [pc, #48]	; (8012740 <prvInitialiseTaskLists+0x70>)
 8012710:	f7fd ff48 	bl	80105a4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8012714:	480b      	ldr	r0, [pc, #44]	; (8012744 <prvInitialiseTaskLists+0x74>)
 8012716:	f7fd ff45 	bl	80105a4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 801271a:	4b0b      	ldr	r3, [pc, #44]	; (8012748 <prvInitialiseTaskLists+0x78>)
 801271c:	4a05      	ldr	r2, [pc, #20]	; (8012734 <prvInitialiseTaskLists+0x64>)
 801271e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8012720:	4b0a      	ldr	r3, [pc, #40]	; (801274c <prvInitialiseTaskLists+0x7c>)
 8012722:	4a05      	ldr	r2, [pc, #20]	; (8012738 <prvInitialiseTaskLists+0x68>)
 8012724:	601a      	str	r2, [r3, #0]
}
 8012726:	bf00      	nop
 8012728:	3708      	adds	r7, #8
 801272a:	46bd      	mov	sp, r7
 801272c:	bd80      	pop	{r7, pc}
 801272e:	bf00      	nop
 8012730:	24004fd8 	.word	0x24004fd8
 8012734:	24005438 	.word	0x24005438
 8012738:	2400544c 	.word	0x2400544c
 801273c:	24005468 	.word	0x24005468
 8012740:	2400547c 	.word	0x2400547c
 8012744:	24005494 	.word	0x24005494
 8012748:	24005460 	.word	0x24005460
 801274c:	24005464 	.word	0x24005464

08012750 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8012750:	b580      	push	{r7, lr}
 8012752:	b082      	sub	sp, #8
 8012754:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8012756:	e019      	b.n	801278c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8012758:	f7fe f904 	bl	8010964 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801275c:	4b10      	ldr	r3, [pc, #64]	; (80127a0 <prvCheckTasksWaitingTermination+0x50>)
 801275e:	68db      	ldr	r3, [r3, #12]
 8012760:	68db      	ldr	r3, [r3, #12]
 8012762:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8012764:	687b      	ldr	r3, [r7, #4]
 8012766:	3304      	adds	r3, #4
 8012768:	4618      	mov	r0, r3
 801276a:	f7fd ffa5 	bl	80106b8 <uxListRemove>
				--uxCurrentNumberOfTasks;
 801276e:	4b0d      	ldr	r3, [pc, #52]	; (80127a4 <prvCheckTasksWaitingTermination+0x54>)
 8012770:	681b      	ldr	r3, [r3, #0]
 8012772:	3b01      	subs	r3, #1
 8012774:	4a0b      	ldr	r2, [pc, #44]	; (80127a4 <prvCheckTasksWaitingTermination+0x54>)
 8012776:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8012778:	4b0b      	ldr	r3, [pc, #44]	; (80127a8 <prvCheckTasksWaitingTermination+0x58>)
 801277a:	681b      	ldr	r3, [r3, #0]
 801277c:	3b01      	subs	r3, #1
 801277e:	4a0a      	ldr	r2, [pc, #40]	; (80127a8 <prvCheckTasksWaitingTermination+0x58>)
 8012780:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8012782:	f7fe f91f 	bl	80109c4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8012786:	6878      	ldr	r0, [r7, #4]
 8012788:	f000 f810 	bl	80127ac <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 801278c:	4b06      	ldr	r3, [pc, #24]	; (80127a8 <prvCheckTasksWaitingTermination+0x58>)
 801278e:	681b      	ldr	r3, [r3, #0]
 8012790:	2b00      	cmp	r3, #0
 8012792:	d1e1      	bne.n	8012758 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8012794:	bf00      	nop
 8012796:	bf00      	nop
 8012798:	3708      	adds	r7, #8
 801279a:	46bd      	mov	sp, r7
 801279c:	bd80      	pop	{r7, pc}
 801279e:	bf00      	nop
 80127a0:	2400547c 	.word	0x2400547c
 80127a4:	240054a8 	.word	0x240054a8
 80127a8:	24005490 	.word	0x24005490

080127ac <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80127ac:	b580      	push	{r7, lr}
 80127ae:	b084      	sub	sp, #16
 80127b0:	af00      	add	r7, sp, #0
 80127b2:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80127b4:	687b      	ldr	r3, [r7, #4]
 80127b6:	3354      	adds	r3, #84	; 0x54
 80127b8:	4618      	mov	r0, r3
 80127ba:	f001 fded 	bl	8014398 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80127be:	687b      	ldr	r3, [r7, #4]
 80127c0:	f893 30a5 	ldrb.w	r3, [r3, #165]	; 0xa5
 80127c4:	2b00      	cmp	r3, #0
 80127c6:	d108      	bne.n	80127da <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80127c8:	687b      	ldr	r3, [r7, #4]
 80127ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80127cc:	4618      	mov	r0, r3
 80127ce:	f7fd fdcb 	bl	8010368 <vPortFree>
				vPortFree( pxTCB );
 80127d2:	6878      	ldr	r0, [r7, #4]
 80127d4:	f7fd fdc8 	bl	8010368 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80127d8:	e018      	b.n	801280c <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80127da:	687b      	ldr	r3, [r7, #4]
 80127dc:	f893 30a5 	ldrb.w	r3, [r3, #165]	; 0xa5
 80127e0:	2b01      	cmp	r3, #1
 80127e2:	d103      	bne.n	80127ec <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80127e4:	6878      	ldr	r0, [r7, #4]
 80127e6:	f7fd fdbf 	bl	8010368 <vPortFree>
	}
 80127ea:	e00f      	b.n	801280c <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80127ec:	687b      	ldr	r3, [r7, #4]
 80127ee:	f893 30a5 	ldrb.w	r3, [r3, #165]	; 0xa5
 80127f2:	2b02      	cmp	r3, #2
 80127f4:	d00a      	beq.n	801280c <prvDeleteTCB+0x60>
	__asm volatile
 80127f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80127fa:	f383 8811 	msr	BASEPRI, r3
 80127fe:	f3bf 8f6f 	isb	sy
 8012802:	f3bf 8f4f 	dsb	sy
 8012806:	60fb      	str	r3, [r7, #12]
}
 8012808:	bf00      	nop
 801280a:	e7fe      	b.n	801280a <prvDeleteTCB+0x5e>
	}
 801280c:	bf00      	nop
 801280e:	3710      	adds	r7, #16
 8012810:	46bd      	mov	sp, r7
 8012812:	bd80      	pop	{r7, pc}

08012814 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8012814:	b480      	push	{r7}
 8012816:	b083      	sub	sp, #12
 8012818:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 801281a:	4b0c      	ldr	r3, [pc, #48]	; (801284c <prvResetNextTaskUnblockTime+0x38>)
 801281c:	681b      	ldr	r3, [r3, #0]
 801281e:	681b      	ldr	r3, [r3, #0]
 8012820:	2b00      	cmp	r3, #0
 8012822:	d104      	bne.n	801282e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8012824:	4b0a      	ldr	r3, [pc, #40]	; (8012850 <prvResetNextTaskUnblockTime+0x3c>)
 8012826:	f04f 32ff 	mov.w	r2, #4294967295
 801282a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 801282c:	e008      	b.n	8012840 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801282e:	4b07      	ldr	r3, [pc, #28]	; (801284c <prvResetNextTaskUnblockTime+0x38>)
 8012830:	681b      	ldr	r3, [r3, #0]
 8012832:	68db      	ldr	r3, [r3, #12]
 8012834:	68db      	ldr	r3, [r3, #12]
 8012836:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8012838:	687b      	ldr	r3, [r7, #4]
 801283a:	685b      	ldr	r3, [r3, #4]
 801283c:	4a04      	ldr	r2, [pc, #16]	; (8012850 <prvResetNextTaskUnblockTime+0x3c>)
 801283e:	6013      	str	r3, [r2, #0]
}
 8012840:	bf00      	nop
 8012842:	370c      	adds	r7, #12
 8012844:	46bd      	mov	sp, r7
 8012846:	f85d 7b04 	ldr.w	r7, [sp], #4
 801284a:	4770      	bx	lr
 801284c:	24005460 	.word	0x24005460
 8012850:	240054c8 	.word	0x240054c8

08012854 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8012854:	b480      	push	{r7}
 8012856:	b083      	sub	sp, #12
 8012858:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 801285a:	4b0b      	ldr	r3, [pc, #44]	; (8012888 <xTaskGetSchedulerState+0x34>)
 801285c:	681b      	ldr	r3, [r3, #0]
 801285e:	2b00      	cmp	r3, #0
 8012860:	d102      	bne.n	8012868 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8012862:	2301      	movs	r3, #1
 8012864:	607b      	str	r3, [r7, #4]
 8012866:	e008      	b.n	801287a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8012868:	4b08      	ldr	r3, [pc, #32]	; (801288c <xTaskGetSchedulerState+0x38>)
 801286a:	681b      	ldr	r3, [r3, #0]
 801286c:	2b00      	cmp	r3, #0
 801286e:	d102      	bne.n	8012876 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8012870:	2302      	movs	r3, #2
 8012872:	607b      	str	r3, [r7, #4]
 8012874:	e001      	b.n	801287a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8012876:	2300      	movs	r3, #0
 8012878:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 801287a:	687b      	ldr	r3, [r7, #4]
	}
 801287c:	4618      	mov	r0, r3
 801287e:	370c      	adds	r7, #12
 8012880:	46bd      	mov	sp, r7
 8012882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012886:	4770      	bx	lr
 8012888:	240054b4 	.word	0x240054b4
 801288c:	240054d0 	.word	0x240054d0

08012890 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8012890:	b580      	push	{r7, lr}
 8012892:	b084      	sub	sp, #16
 8012894:	af00      	add	r7, sp, #0
 8012896:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8012898:	687b      	ldr	r3, [r7, #4]
 801289a:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 801289c:	2300      	movs	r3, #0
 801289e:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 80128a0:	687b      	ldr	r3, [r7, #4]
 80128a2:	2b00      	cmp	r3, #0
 80128a4:	d051      	beq.n	801294a <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 80128a6:	68bb      	ldr	r3, [r7, #8]
 80128a8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80128aa:	4b2a      	ldr	r3, [pc, #168]	; (8012954 <xTaskPriorityInherit+0xc4>)
 80128ac:	681b      	ldr	r3, [r3, #0]
 80128ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80128b0:	429a      	cmp	r2, r3
 80128b2:	d241      	bcs.n	8012938 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80128b4:	68bb      	ldr	r3, [r7, #8]
 80128b6:	699b      	ldr	r3, [r3, #24]
 80128b8:	2b00      	cmp	r3, #0
 80128ba:	db06      	blt.n	80128ca <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80128bc:	4b25      	ldr	r3, [pc, #148]	; (8012954 <xTaskPriorityInherit+0xc4>)
 80128be:	681b      	ldr	r3, [r3, #0]
 80128c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80128c2:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80128c6:	68bb      	ldr	r3, [r7, #8]
 80128c8:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 80128ca:	68bb      	ldr	r3, [r7, #8]
 80128cc:	6959      	ldr	r1, [r3, #20]
 80128ce:	68bb      	ldr	r3, [r7, #8]
 80128d0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80128d2:	4613      	mov	r3, r2
 80128d4:	009b      	lsls	r3, r3, #2
 80128d6:	4413      	add	r3, r2
 80128d8:	009b      	lsls	r3, r3, #2
 80128da:	4a1f      	ldr	r2, [pc, #124]	; (8012958 <xTaskPriorityInherit+0xc8>)
 80128dc:	4413      	add	r3, r2
 80128de:	4299      	cmp	r1, r3
 80128e0:	d122      	bne.n	8012928 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80128e2:	68bb      	ldr	r3, [r7, #8]
 80128e4:	3304      	adds	r3, #4
 80128e6:	4618      	mov	r0, r3
 80128e8:	f7fd fee6 	bl	80106b8 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80128ec:	4b19      	ldr	r3, [pc, #100]	; (8012954 <xTaskPriorityInherit+0xc4>)
 80128ee:	681b      	ldr	r3, [r3, #0]
 80128f0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80128f2:	68bb      	ldr	r3, [r7, #8]
 80128f4:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 80128f6:	68bb      	ldr	r3, [r7, #8]
 80128f8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80128fa:	4b18      	ldr	r3, [pc, #96]	; (801295c <xTaskPriorityInherit+0xcc>)
 80128fc:	681b      	ldr	r3, [r3, #0]
 80128fe:	429a      	cmp	r2, r3
 8012900:	d903      	bls.n	801290a <xTaskPriorityInherit+0x7a>
 8012902:	68bb      	ldr	r3, [r7, #8]
 8012904:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012906:	4a15      	ldr	r2, [pc, #84]	; (801295c <xTaskPriorityInherit+0xcc>)
 8012908:	6013      	str	r3, [r2, #0]
 801290a:	68bb      	ldr	r3, [r7, #8]
 801290c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801290e:	4613      	mov	r3, r2
 8012910:	009b      	lsls	r3, r3, #2
 8012912:	4413      	add	r3, r2
 8012914:	009b      	lsls	r3, r3, #2
 8012916:	4a10      	ldr	r2, [pc, #64]	; (8012958 <xTaskPriorityInherit+0xc8>)
 8012918:	441a      	add	r2, r3
 801291a:	68bb      	ldr	r3, [r7, #8]
 801291c:	3304      	adds	r3, #4
 801291e:	4619      	mov	r1, r3
 8012920:	4610      	mov	r0, r2
 8012922:	f7fd fe6c 	bl	80105fe <vListInsertEnd>
 8012926:	e004      	b.n	8012932 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8012928:	4b0a      	ldr	r3, [pc, #40]	; (8012954 <xTaskPriorityInherit+0xc4>)
 801292a:	681b      	ldr	r3, [r3, #0]
 801292c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801292e:	68bb      	ldr	r3, [r7, #8]
 8012930:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8012932:	2301      	movs	r3, #1
 8012934:	60fb      	str	r3, [r7, #12]
 8012936:	e008      	b.n	801294a <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8012938:	68bb      	ldr	r3, [r7, #8]
 801293a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 801293c:	4b05      	ldr	r3, [pc, #20]	; (8012954 <xTaskPriorityInherit+0xc4>)
 801293e:	681b      	ldr	r3, [r3, #0]
 8012940:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012942:	429a      	cmp	r2, r3
 8012944:	d201      	bcs.n	801294a <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8012946:	2301      	movs	r3, #1
 8012948:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 801294a:	68fb      	ldr	r3, [r7, #12]
	}
 801294c:	4618      	mov	r0, r3
 801294e:	3710      	adds	r7, #16
 8012950:	46bd      	mov	sp, r7
 8012952:	bd80      	pop	{r7, pc}
 8012954:	24004fd4 	.word	0x24004fd4
 8012958:	24004fd8 	.word	0x24004fd8
 801295c:	240054b0 	.word	0x240054b0

08012960 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8012960:	b580      	push	{r7, lr}
 8012962:	b086      	sub	sp, #24
 8012964:	af00      	add	r7, sp, #0
 8012966:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8012968:	687b      	ldr	r3, [r7, #4]
 801296a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 801296c:	2300      	movs	r3, #0
 801296e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8012970:	687b      	ldr	r3, [r7, #4]
 8012972:	2b00      	cmp	r3, #0
 8012974:	d056      	beq.n	8012a24 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8012976:	4b2e      	ldr	r3, [pc, #184]	; (8012a30 <xTaskPriorityDisinherit+0xd0>)
 8012978:	681b      	ldr	r3, [r3, #0]
 801297a:	693a      	ldr	r2, [r7, #16]
 801297c:	429a      	cmp	r2, r3
 801297e:	d00a      	beq.n	8012996 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8012980:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012984:	f383 8811 	msr	BASEPRI, r3
 8012988:	f3bf 8f6f 	isb	sy
 801298c:	f3bf 8f4f 	dsb	sy
 8012990:	60fb      	str	r3, [r7, #12]
}
 8012992:	bf00      	nop
 8012994:	e7fe      	b.n	8012994 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8012996:	693b      	ldr	r3, [r7, #16]
 8012998:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 801299a:	2b00      	cmp	r3, #0
 801299c:	d10a      	bne.n	80129b4 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 801299e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80129a2:	f383 8811 	msr	BASEPRI, r3
 80129a6:	f3bf 8f6f 	isb	sy
 80129aa:	f3bf 8f4f 	dsb	sy
 80129ae:	60bb      	str	r3, [r7, #8]
}
 80129b0:	bf00      	nop
 80129b2:	e7fe      	b.n	80129b2 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 80129b4:	693b      	ldr	r3, [r7, #16]
 80129b6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80129b8:	1e5a      	subs	r2, r3, #1
 80129ba:	693b      	ldr	r3, [r7, #16]
 80129bc:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80129be:	693b      	ldr	r3, [r7, #16]
 80129c0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80129c2:	693b      	ldr	r3, [r7, #16]
 80129c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80129c6:	429a      	cmp	r2, r3
 80129c8:	d02c      	beq.n	8012a24 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80129ca:	693b      	ldr	r3, [r7, #16]
 80129cc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80129ce:	2b00      	cmp	r3, #0
 80129d0:	d128      	bne.n	8012a24 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80129d2:	693b      	ldr	r3, [r7, #16]
 80129d4:	3304      	adds	r3, #4
 80129d6:	4618      	mov	r0, r3
 80129d8:	f7fd fe6e 	bl	80106b8 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80129dc:	693b      	ldr	r3, [r7, #16]
 80129de:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80129e0:	693b      	ldr	r3, [r7, #16]
 80129e2:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80129e4:	693b      	ldr	r3, [r7, #16]
 80129e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80129e8:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80129ec:	693b      	ldr	r3, [r7, #16]
 80129ee:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80129f0:	693b      	ldr	r3, [r7, #16]
 80129f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80129f4:	4b0f      	ldr	r3, [pc, #60]	; (8012a34 <xTaskPriorityDisinherit+0xd4>)
 80129f6:	681b      	ldr	r3, [r3, #0]
 80129f8:	429a      	cmp	r2, r3
 80129fa:	d903      	bls.n	8012a04 <xTaskPriorityDisinherit+0xa4>
 80129fc:	693b      	ldr	r3, [r7, #16]
 80129fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012a00:	4a0c      	ldr	r2, [pc, #48]	; (8012a34 <xTaskPriorityDisinherit+0xd4>)
 8012a02:	6013      	str	r3, [r2, #0]
 8012a04:	693b      	ldr	r3, [r7, #16]
 8012a06:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012a08:	4613      	mov	r3, r2
 8012a0a:	009b      	lsls	r3, r3, #2
 8012a0c:	4413      	add	r3, r2
 8012a0e:	009b      	lsls	r3, r3, #2
 8012a10:	4a09      	ldr	r2, [pc, #36]	; (8012a38 <xTaskPriorityDisinherit+0xd8>)
 8012a12:	441a      	add	r2, r3
 8012a14:	693b      	ldr	r3, [r7, #16]
 8012a16:	3304      	adds	r3, #4
 8012a18:	4619      	mov	r1, r3
 8012a1a:	4610      	mov	r0, r2
 8012a1c:	f7fd fdef 	bl	80105fe <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8012a20:	2301      	movs	r3, #1
 8012a22:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8012a24:	697b      	ldr	r3, [r7, #20]
	}
 8012a26:	4618      	mov	r0, r3
 8012a28:	3718      	adds	r7, #24
 8012a2a:	46bd      	mov	sp, r7
 8012a2c:	bd80      	pop	{r7, pc}
 8012a2e:	bf00      	nop
 8012a30:	24004fd4 	.word	0x24004fd4
 8012a34:	240054b0 	.word	0x240054b0
 8012a38:	24004fd8 	.word	0x24004fd8

08012a3c <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8012a3c:	b580      	push	{r7, lr}
 8012a3e:	b088      	sub	sp, #32
 8012a40:	af00      	add	r7, sp, #0
 8012a42:	6078      	str	r0, [r7, #4]
 8012a44:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8012a46:	687b      	ldr	r3, [r7, #4]
 8012a48:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8012a4a:	2301      	movs	r3, #1
 8012a4c:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8012a4e:	687b      	ldr	r3, [r7, #4]
 8012a50:	2b00      	cmp	r3, #0
 8012a52:	d06a      	beq.n	8012b2a <vTaskPriorityDisinheritAfterTimeout+0xee>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8012a54:	69bb      	ldr	r3, [r7, #24]
 8012a56:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8012a58:	2b00      	cmp	r3, #0
 8012a5a:	d10a      	bne.n	8012a72 <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 8012a5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012a60:	f383 8811 	msr	BASEPRI, r3
 8012a64:	f3bf 8f6f 	isb	sy
 8012a68:	f3bf 8f4f 	dsb	sy
 8012a6c:	60fb      	str	r3, [r7, #12]
}
 8012a6e:	bf00      	nop
 8012a70:	e7fe      	b.n	8012a70 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8012a72:	69bb      	ldr	r3, [r7, #24]
 8012a74:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8012a76:	683a      	ldr	r2, [r7, #0]
 8012a78:	429a      	cmp	r2, r3
 8012a7a:	d902      	bls.n	8012a82 <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8012a7c:	683b      	ldr	r3, [r7, #0]
 8012a7e:	61fb      	str	r3, [r7, #28]
 8012a80:	e002      	b.n	8012a88 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8012a82:	69bb      	ldr	r3, [r7, #24]
 8012a84:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8012a86:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8012a88:	69bb      	ldr	r3, [r7, #24]
 8012a8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012a8c:	69fa      	ldr	r2, [r7, #28]
 8012a8e:	429a      	cmp	r2, r3
 8012a90:	d04b      	beq.n	8012b2a <vTaskPriorityDisinheritAfterTimeout+0xee>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8012a92:	69bb      	ldr	r3, [r7, #24]
 8012a94:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8012a96:	697a      	ldr	r2, [r7, #20]
 8012a98:	429a      	cmp	r2, r3
 8012a9a:	d146      	bne.n	8012b2a <vTaskPriorityDisinheritAfterTimeout+0xee>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8012a9c:	4b25      	ldr	r3, [pc, #148]	; (8012b34 <vTaskPriorityDisinheritAfterTimeout+0xf8>)
 8012a9e:	681b      	ldr	r3, [r3, #0]
 8012aa0:	69ba      	ldr	r2, [r7, #24]
 8012aa2:	429a      	cmp	r2, r3
 8012aa4:	d10a      	bne.n	8012abc <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 8012aa6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012aaa:	f383 8811 	msr	BASEPRI, r3
 8012aae:	f3bf 8f6f 	isb	sy
 8012ab2:	f3bf 8f4f 	dsb	sy
 8012ab6:	60bb      	str	r3, [r7, #8]
}
 8012ab8:	bf00      	nop
 8012aba:	e7fe      	b.n	8012aba <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8012abc:	69bb      	ldr	r3, [r7, #24]
 8012abe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012ac0:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8012ac2:	69bb      	ldr	r3, [r7, #24]
 8012ac4:	69fa      	ldr	r2, [r7, #28]
 8012ac6:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8012ac8:	69bb      	ldr	r3, [r7, #24]
 8012aca:	699b      	ldr	r3, [r3, #24]
 8012acc:	2b00      	cmp	r3, #0
 8012ace:	db04      	blt.n	8012ada <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8012ad0:	69fb      	ldr	r3, [r7, #28]
 8012ad2:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8012ad6:	69bb      	ldr	r3, [r7, #24]
 8012ad8:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8012ada:	69bb      	ldr	r3, [r7, #24]
 8012adc:	6959      	ldr	r1, [r3, #20]
 8012ade:	693a      	ldr	r2, [r7, #16]
 8012ae0:	4613      	mov	r3, r2
 8012ae2:	009b      	lsls	r3, r3, #2
 8012ae4:	4413      	add	r3, r2
 8012ae6:	009b      	lsls	r3, r3, #2
 8012ae8:	4a13      	ldr	r2, [pc, #76]	; (8012b38 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8012aea:	4413      	add	r3, r2
 8012aec:	4299      	cmp	r1, r3
 8012aee:	d11c      	bne.n	8012b2a <vTaskPriorityDisinheritAfterTimeout+0xee>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8012af0:	69bb      	ldr	r3, [r7, #24]
 8012af2:	3304      	adds	r3, #4
 8012af4:	4618      	mov	r0, r3
 8012af6:	f7fd fddf 	bl	80106b8 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8012afa:	69bb      	ldr	r3, [r7, #24]
 8012afc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012afe:	4b0f      	ldr	r3, [pc, #60]	; (8012b3c <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8012b00:	681b      	ldr	r3, [r3, #0]
 8012b02:	429a      	cmp	r2, r3
 8012b04:	d903      	bls.n	8012b0e <vTaskPriorityDisinheritAfterTimeout+0xd2>
 8012b06:	69bb      	ldr	r3, [r7, #24]
 8012b08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012b0a:	4a0c      	ldr	r2, [pc, #48]	; (8012b3c <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8012b0c:	6013      	str	r3, [r2, #0]
 8012b0e:	69bb      	ldr	r3, [r7, #24]
 8012b10:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012b12:	4613      	mov	r3, r2
 8012b14:	009b      	lsls	r3, r3, #2
 8012b16:	4413      	add	r3, r2
 8012b18:	009b      	lsls	r3, r3, #2
 8012b1a:	4a07      	ldr	r2, [pc, #28]	; (8012b38 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8012b1c:	441a      	add	r2, r3
 8012b1e:	69bb      	ldr	r3, [r7, #24]
 8012b20:	3304      	adds	r3, #4
 8012b22:	4619      	mov	r1, r3
 8012b24:	4610      	mov	r0, r2
 8012b26:	f7fd fd6a 	bl	80105fe <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8012b2a:	bf00      	nop
 8012b2c:	3720      	adds	r7, #32
 8012b2e:	46bd      	mov	sp, r7
 8012b30:	bd80      	pop	{r7, pc}
 8012b32:	bf00      	nop
 8012b34:	24004fd4 	.word	0x24004fd4
 8012b38:	24004fd8 	.word	0x24004fd8
 8012b3c:	240054b0 	.word	0x240054b0

08012b40 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8012b40:	b480      	push	{r7}
 8012b42:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8012b44:	4b07      	ldr	r3, [pc, #28]	; (8012b64 <pvTaskIncrementMutexHeldCount+0x24>)
 8012b46:	681b      	ldr	r3, [r3, #0]
 8012b48:	2b00      	cmp	r3, #0
 8012b4a:	d004      	beq.n	8012b56 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8012b4c:	4b05      	ldr	r3, [pc, #20]	; (8012b64 <pvTaskIncrementMutexHeldCount+0x24>)
 8012b4e:	681b      	ldr	r3, [r3, #0]
 8012b50:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8012b52:	3201      	adds	r2, #1
 8012b54:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 8012b56:	4b03      	ldr	r3, [pc, #12]	; (8012b64 <pvTaskIncrementMutexHeldCount+0x24>)
 8012b58:	681b      	ldr	r3, [r3, #0]
	}
 8012b5a:	4618      	mov	r0, r3
 8012b5c:	46bd      	mov	sp, r7
 8012b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012b62:	4770      	bx	lr
 8012b64:	24004fd4 	.word	0x24004fd4

08012b68 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8012b68:	b580      	push	{r7, lr}
 8012b6a:	b084      	sub	sp, #16
 8012b6c:	af00      	add	r7, sp, #0
 8012b6e:	6078      	str	r0, [r7, #4]
 8012b70:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8012b72:	4b21      	ldr	r3, [pc, #132]	; (8012bf8 <prvAddCurrentTaskToDelayedList+0x90>)
 8012b74:	681b      	ldr	r3, [r3, #0]
 8012b76:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8012b78:	4b20      	ldr	r3, [pc, #128]	; (8012bfc <prvAddCurrentTaskToDelayedList+0x94>)
 8012b7a:	681b      	ldr	r3, [r3, #0]
 8012b7c:	3304      	adds	r3, #4
 8012b7e:	4618      	mov	r0, r3
 8012b80:	f7fd fd9a 	bl	80106b8 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8012b84:	687b      	ldr	r3, [r7, #4]
 8012b86:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012b8a:	d10a      	bne.n	8012ba2 <prvAddCurrentTaskToDelayedList+0x3a>
 8012b8c:	683b      	ldr	r3, [r7, #0]
 8012b8e:	2b00      	cmp	r3, #0
 8012b90:	d007      	beq.n	8012ba2 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8012b92:	4b1a      	ldr	r3, [pc, #104]	; (8012bfc <prvAddCurrentTaskToDelayedList+0x94>)
 8012b94:	681b      	ldr	r3, [r3, #0]
 8012b96:	3304      	adds	r3, #4
 8012b98:	4619      	mov	r1, r3
 8012b9a:	4819      	ldr	r0, [pc, #100]	; (8012c00 <prvAddCurrentTaskToDelayedList+0x98>)
 8012b9c:	f7fd fd2f 	bl	80105fe <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8012ba0:	e026      	b.n	8012bf0 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8012ba2:	68fa      	ldr	r2, [r7, #12]
 8012ba4:	687b      	ldr	r3, [r7, #4]
 8012ba6:	4413      	add	r3, r2
 8012ba8:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8012baa:	4b14      	ldr	r3, [pc, #80]	; (8012bfc <prvAddCurrentTaskToDelayedList+0x94>)
 8012bac:	681b      	ldr	r3, [r3, #0]
 8012bae:	68ba      	ldr	r2, [r7, #8]
 8012bb0:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8012bb2:	68ba      	ldr	r2, [r7, #8]
 8012bb4:	68fb      	ldr	r3, [r7, #12]
 8012bb6:	429a      	cmp	r2, r3
 8012bb8:	d209      	bcs.n	8012bce <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8012bba:	4b12      	ldr	r3, [pc, #72]	; (8012c04 <prvAddCurrentTaskToDelayedList+0x9c>)
 8012bbc:	681a      	ldr	r2, [r3, #0]
 8012bbe:	4b0f      	ldr	r3, [pc, #60]	; (8012bfc <prvAddCurrentTaskToDelayedList+0x94>)
 8012bc0:	681b      	ldr	r3, [r3, #0]
 8012bc2:	3304      	adds	r3, #4
 8012bc4:	4619      	mov	r1, r3
 8012bc6:	4610      	mov	r0, r2
 8012bc8:	f7fd fd3d 	bl	8010646 <vListInsert>
}
 8012bcc:	e010      	b.n	8012bf0 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8012bce:	4b0e      	ldr	r3, [pc, #56]	; (8012c08 <prvAddCurrentTaskToDelayedList+0xa0>)
 8012bd0:	681a      	ldr	r2, [r3, #0]
 8012bd2:	4b0a      	ldr	r3, [pc, #40]	; (8012bfc <prvAddCurrentTaskToDelayedList+0x94>)
 8012bd4:	681b      	ldr	r3, [r3, #0]
 8012bd6:	3304      	adds	r3, #4
 8012bd8:	4619      	mov	r1, r3
 8012bda:	4610      	mov	r0, r2
 8012bdc:	f7fd fd33 	bl	8010646 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8012be0:	4b0a      	ldr	r3, [pc, #40]	; (8012c0c <prvAddCurrentTaskToDelayedList+0xa4>)
 8012be2:	681b      	ldr	r3, [r3, #0]
 8012be4:	68ba      	ldr	r2, [r7, #8]
 8012be6:	429a      	cmp	r2, r3
 8012be8:	d202      	bcs.n	8012bf0 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8012bea:	4a08      	ldr	r2, [pc, #32]	; (8012c0c <prvAddCurrentTaskToDelayedList+0xa4>)
 8012bec:	68bb      	ldr	r3, [r7, #8]
 8012bee:	6013      	str	r3, [r2, #0]
}
 8012bf0:	bf00      	nop
 8012bf2:	3710      	adds	r7, #16
 8012bf4:	46bd      	mov	sp, r7
 8012bf6:	bd80      	pop	{r7, pc}
 8012bf8:	240054ac 	.word	0x240054ac
 8012bfc:	24004fd4 	.word	0x24004fd4
 8012c00:	24005494 	.word	0x24005494
 8012c04:	24005464 	.word	0x24005464
 8012c08:	24005460 	.word	0x24005460
 8012c0c:	240054c8 	.word	0x240054c8

08012c10 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8012c10:	b580      	push	{r7, lr}
 8012c12:	b08a      	sub	sp, #40	; 0x28
 8012c14:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8012c16:	2300      	movs	r3, #0
 8012c18:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8012c1a:	f000 fb07 	bl	801322c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8012c1e:	4b1c      	ldr	r3, [pc, #112]	; (8012c90 <xTimerCreateTimerTask+0x80>)
 8012c20:	681b      	ldr	r3, [r3, #0]
 8012c22:	2b00      	cmp	r3, #0
 8012c24:	d021      	beq.n	8012c6a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8012c26:	2300      	movs	r3, #0
 8012c28:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8012c2a:	2300      	movs	r3, #0
 8012c2c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8012c2e:	1d3a      	adds	r2, r7, #4
 8012c30:	f107 0108 	add.w	r1, r7, #8
 8012c34:	f107 030c 	add.w	r3, r7, #12
 8012c38:	4618      	mov	r0, r3
 8012c3a:	f7fd faaf 	bl	801019c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8012c3e:	6879      	ldr	r1, [r7, #4]
 8012c40:	68bb      	ldr	r3, [r7, #8]
 8012c42:	68fa      	ldr	r2, [r7, #12]
 8012c44:	9202      	str	r2, [sp, #8]
 8012c46:	9301      	str	r3, [sp, #4]
 8012c48:	2302      	movs	r3, #2
 8012c4a:	9300      	str	r3, [sp, #0]
 8012c4c:	2300      	movs	r3, #0
 8012c4e:	460a      	mov	r2, r1
 8012c50:	4910      	ldr	r1, [pc, #64]	; (8012c94 <xTimerCreateTimerTask+0x84>)
 8012c52:	4811      	ldr	r0, [pc, #68]	; (8012c98 <xTimerCreateTimerTask+0x88>)
 8012c54:	f7fe ffb6 	bl	8011bc4 <xTaskCreateStatic>
 8012c58:	4603      	mov	r3, r0
 8012c5a:	4a10      	ldr	r2, [pc, #64]	; (8012c9c <xTimerCreateTimerTask+0x8c>)
 8012c5c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8012c5e:	4b0f      	ldr	r3, [pc, #60]	; (8012c9c <xTimerCreateTimerTask+0x8c>)
 8012c60:	681b      	ldr	r3, [r3, #0]
 8012c62:	2b00      	cmp	r3, #0
 8012c64:	d001      	beq.n	8012c6a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8012c66:	2301      	movs	r3, #1
 8012c68:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8012c6a:	697b      	ldr	r3, [r7, #20]
 8012c6c:	2b00      	cmp	r3, #0
 8012c6e:	d10a      	bne.n	8012c86 <xTimerCreateTimerTask+0x76>
	__asm volatile
 8012c70:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012c74:	f383 8811 	msr	BASEPRI, r3
 8012c78:	f3bf 8f6f 	isb	sy
 8012c7c:	f3bf 8f4f 	dsb	sy
 8012c80:	613b      	str	r3, [r7, #16]
}
 8012c82:	bf00      	nop
 8012c84:	e7fe      	b.n	8012c84 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8012c86:	697b      	ldr	r3, [r7, #20]
}
 8012c88:	4618      	mov	r0, r3
 8012c8a:	3718      	adds	r7, #24
 8012c8c:	46bd      	mov	sp, r7
 8012c8e:	bd80      	pop	{r7, pc}
 8012c90:	24005504 	.word	0x24005504
 8012c94:	08017a60 	.word	0x08017a60
 8012c98:	08012dd5 	.word	0x08012dd5
 8012c9c:	24005508 	.word	0x24005508

08012ca0 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8012ca0:	b580      	push	{r7, lr}
 8012ca2:	b08a      	sub	sp, #40	; 0x28
 8012ca4:	af00      	add	r7, sp, #0
 8012ca6:	60f8      	str	r0, [r7, #12]
 8012ca8:	60b9      	str	r1, [r7, #8]
 8012caa:	607a      	str	r2, [r7, #4]
 8012cac:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8012cae:	2300      	movs	r3, #0
 8012cb0:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8012cb2:	68fb      	ldr	r3, [r7, #12]
 8012cb4:	2b00      	cmp	r3, #0
 8012cb6:	d10a      	bne.n	8012cce <xTimerGenericCommand+0x2e>
	__asm volatile
 8012cb8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012cbc:	f383 8811 	msr	BASEPRI, r3
 8012cc0:	f3bf 8f6f 	isb	sy
 8012cc4:	f3bf 8f4f 	dsb	sy
 8012cc8:	623b      	str	r3, [r7, #32]
}
 8012cca:	bf00      	nop
 8012ccc:	e7fe      	b.n	8012ccc <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8012cce:	4b1a      	ldr	r3, [pc, #104]	; (8012d38 <xTimerGenericCommand+0x98>)
 8012cd0:	681b      	ldr	r3, [r3, #0]
 8012cd2:	2b00      	cmp	r3, #0
 8012cd4:	d02a      	beq.n	8012d2c <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8012cd6:	68bb      	ldr	r3, [r7, #8]
 8012cd8:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8012cda:	687b      	ldr	r3, [r7, #4]
 8012cdc:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8012cde:	68fb      	ldr	r3, [r7, #12]
 8012ce0:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8012ce2:	68bb      	ldr	r3, [r7, #8]
 8012ce4:	2b05      	cmp	r3, #5
 8012ce6:	dc18      	bgt.n	8012d1a <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8012ce8:	f7ff fdb4 	bl	8012854 <xTaskGetSchedulerState>
 8012cec:	4603      	mov	r3, r0
 8012cee:	2b02      	cmp	r3, #2
 8012cf0:	d109      	bne.n	8012d06 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8012cf2:	4b11      	ldr	r3, [pc, #68]	; (8012d38 <xTimerGenericCommand+0x98>)
 8012cf4:	6818      	ldr	r0, [r3, #0]
 8012cf6:	f107 0110 	add.w	r1, r7, #16
 8012cfa:	2300      	movs	r3, #0
 8012cfc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8012cfe:	f7fe f8fb 	bl	8010ef8 <xQueueGenericSend>
 8012d02:	6278      	str	r0, [r7, #36]	; 0x24
 8012d04:	e012      	b.n	8012d2c <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8012d06:	4b0c      	ldr	r3, [pc, #48]	; (8012d38 <xTimerGenericCommand+0x98>)
 8012d08:	6818      	ldr	r0, [r3, #0]
 8012d0a:	f107 0110 	add.w	r1, r7, #16
 8012d0e:	2300      	movs	r3, #0
 8012d10:	2200      	movs	r2, #0
 8012d12:	f7fe f8f1 	bl	8010ef8 <xQueueGenericSend>
 8012d16:	6278      	str	r0, [r7, #36]	; 0x24
 8012d18:	e008      	b.n	8012d2c <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8012d1a:	4b07      	ldr	r3, [pc, #28]	; (8012d38 <xTimerGenericCommand+0x98>)
 8012d1c:	6818      	ldr	r0, [r3, #0]
 8012d1e:	f107 0110 	add.w	r1, r7, #16
 8012d22:	2300      	movs	r3, #0
 8012d24:	683a      	ldr	r2, [r7, #0]
 8012d26:	f7fe f9e5 	bl	80110f4 <xQueueGenericSendFromISR>
 8012d2a:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8012d2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8012d2e:	4618      	mov	r0, r3
 8012d30:	3728      	adds	r7, #40	; 0x28
 8012d32:	46bd      	mov	sp, r7
 8012d34:	bd80      	pop	{r7, pc}
 8012d36:	bf00      	nop
 8012d38:	24005504 	.word	0x24005504

08012d3c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8012d3c:	b580      	push	{r7, lr}
 8012d3e:	b088      	sub	sp, #32
 8012d40:	af02      	add	r7, sp, #8
 8012d42:	6078      	str	r0, [r7, #4]
 8012d44:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8012d46:	4b22      	ldr	r3, [pc, #136]	; (8012dd0 <prvProcessExpiredTimer+0x94>)
 8012d48:	681b      	ldr	r3, [r3, #0]
 8012d4a:	68db      	ldr	r3, [r3, #12]
 8012d4c:	68db      	ldr	r3, [r3, #12]
 8012d4e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8012d50:	697b      	ldr	r3, [r7, #20]
 8012d52:	3304      	adds	r3, #4
 8012d54:	4618      	mov	r0, r3
 8012d56:	f7fd fcaf 	bl	80106b8 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8012d5a:	697b      	ldr	r3, [r7, #20]
 8012d5c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8012d60:	f003 0304 	and.w	r3, r3, #4
 8012d64:	2b00      	cmp	r3, #0
 8012d66:	d022      	beq.n	8012dae <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8012d68:	697b      	ldr	r3, [r7, #20]
 8012d6a:	699a      	ldr	r2, [r3, #24]
 8012d6c:	687b      	ldr	r3, [r7, #4]
 8012d6e:	18d1      	adds	r1, r2, r3
 8012d70:	687b      	ldr	r3, [r7, #4]
 8012d72:	683a      	ldr	r2, [r7, #0]
 8012d74:	6978      	ldr	r0, [r7, #20]
 8012d76:	f000 f8d1 	bl	8012f1c <prvInsertTimerInActiveList>
 8012d7a:	4603      	mov	r3, r0
 8012d7c:	2b00      	cmp	r3, #0
 8012d7e:	d01f      	beq.n	8012dc0 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8012d80:	2300      	movs	r3, #0
 8012d82:	9300      	str	r3, [sp, #0]
 8012d84:	2300      	movs	r3, #0
 8012d86:	687a      	ldr	r2, [r7, #4]
 8012d88:	2100      	movs	r1, #0
 8012d8a:	6978      	ldr	r0, [r7, #20]
 8012d8c:	f7ff ff88 	bl	8012ca0 <xTimerGenericCommand>
 8012d90:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8012d92:	693b      	ldr	r3, [r7, #16]
 8012d94:	2b00      	cmp	r3, #0
 8012d96:	d113      	bne.n	8012dc0 <prvProcessExpiredTimer+0x84>
	__asm volatile
 8012d98:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012d9c:	f383 8811 	msr	BASEPRI, r3
 8012da0:	f3bf 8f6f 	isb	sy
 8012da4:	f3bf 8f4f 	dsb	sy
 8012da8:	60fb      	str	r3, [r7, #12]
}
 8012daa:	bf00      	nop
 8012dac:	e7fe      	b.n	8012dac <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8012dae:	697b      	ldr	r3, [r7, #20]
 8012db0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8012db4:	f023 0301 	bic.w	r3, r3, #1
 8012db8:	b2da      	uxtb	r2, r3
 8012dba:	697b      	ldr	r3, [r7, #20]
 8012dbc:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8012dc0:	697b      	ldr	r3, [r7, #20]
 8012dc2:	6a1b      	ldr	r3, [r3, #32]
 8012dc4:	6978      	ldr	r0, [r7, #20]
 8012dc6:	4798      	blx	r3
}
 8012dc8:	bf00      	nop
 8012dca:	3718      	adds	r7, #24
 8012dcc:	46bd      	mov	sp, r7
 8012dce:	bd80      	pop	{r7, pc}
 8012dd0:	240054fc 	.word	0x240054fc

08012dd4 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8012dd4:	b580      	push	{r7, lr}
 8012dd6:	b084      	sub	sp, #16
 8012dd8:	af00      	add	r7, sp, #0
 8012dda:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8012ddc:	f107 0308 	add.w	r3, r7, #8
 8012de0:	4618      	mov	r0, r3
 8012de2:	f000 f857 	bl	8012e94 <prvGetNextExpireTime>
 8012de6:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8012de8:	68bb      	ldr	r3, [r7, #8]
 8012dea:	4619      	mov	r1, r3
 8012dec:	68f8      	ldr	r0, [r7, #12]
 8012dee:	f000 f803 	bl	8012df8 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8012df2:	f000 f8d5 	bl	8012fa0 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8012df6:	e7f1      	b.n	8012ddc <prvTimerTask+0x8>

08012df8 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8012df8:	b580      	push	{r7, lr}
 8012dfa:	b084      	sub	sp, #16
 8012dfc:	af00      	add	r7, sp, #0
 8012dfe:	6078      	str	r0, [r7, #4]
 8012e00:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8012e02:	f7ff f93b 	bl	801207c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8012e06:	f107 0308 	add.w	r3, r7, #8
 8012e0a:	4618      	mov	r0, r3
 8012e0c:	f000 f866 	bl	8012edc <prvSampleTimeNow>
 8012e10:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8012e12:	68bb      	ldr	r3, [r7, #8]
 8012e14:	2b00      	cmp	r3, #0
 8012e16:	d130      	bne.n	8012e7a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8012e18:	683b      	ldr	r3, [r7, #0]
 8012e1a:	2b00      	cmp	r3, #0
 8012e1c:	d10a      	bne.n	8012e34 <prvProcessTimerOrBlockTask+0x3c>
 8012e1e:	687a      	ldr	r2, [r7, #4]
 8012e20:	68fb      	ldr	r3, [r7, #12]
 8012e22:	429a      	cmp	r2, r3
 8012e24:	d806      	bhi.n	8012e34 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8012e26:	f7ff f937 	bl	8012098 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8012e2a:	68f9      	ldr	r1, [r7, #12]
 8012e2c:	6878      	ldr	r0, [r7, #4]
 8012e2e:	f7ff ff85 	bl	8012d3c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8012e32:	e024      	b.n	8012e7e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8012e34:	683b      	ldr	r3, [r7, #0]
 8012e36:	2b00      	cmp	r3, #0
 8012e38:	d008      	beq.n	8012e4c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8012e3a:	4b13      	ldr	r3, [pc, #76]	; (8012e88 <prvProcessTimerOrBlockTask+0x90>)
 8012e3c:	681b      	ldr	r3, [r3, #0]
 8012e3e:	681b      	ldr	r3, [r3, #0]
 8012e40:	2b00      	cmp	r3, #0
 8012e42:	d101      	bne.n	8012e48 <prvProcessTimerOrBlockTask+0x50>
 8012e44:	2301      	movs	r3, #1
 8012e46:	e000      	b.n	8012e4a <prvProcessTimerOrBlockTask+0x52>
 8012e48:	2300      	movs	r3, #0
 8012e4a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8012e4c:	4b0f      	ldr	r3, [pc, #60]	; (8012e8c <prvProcessTimerOrBlockTask+0x94>)
 8012e4e:	6818      	ldr	r0, [r3, #0]
 8012e50:	687a      	ldr	r2, [r7, #4]
 8012e52:	68fb      	ldr	r3, [r7, #12]
 8012e54:	1ad3      	subs	r3, r2, r3
 8012e56:	683a      	ldr	r2, [r7, #0]
 8012e58:	4619      	mov	r1, r3
 8012e5a:	f7fe fe7f 	bl	8011b5c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8012e5e:	f7ff f91b 	bl	8012098 <xTaskResumeAll>
 8012e62:	4603      	mov	r3, r0
 8012e64:	2b00      	cmp	r3, #0
 8012e66:	d10a      	bne.n	8012e7e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8012e68:	4b09      	ldr	r3, [pc, #36]	; (8012e90 <prvProcessTimerOrBlockTask+0x98>)
 8012e6a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8012e6e:	601a      	str	r2, [r3, #0]
 8012e70:	f3bf 8f4f 	dsb	sy
 8012e74:	f3bf 8f6f 	isb	sy
}
 8012e78:	e001      	b.n	8012e7e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8012e7a:	f7ff f90d 	bl	8012098 <xTaskResumeAll>
}
 8012e7e:	bf00      	nop
 8012e80:	3710      	adds	r7, #16
 8012e82:	46bd      	mov	sp, r7
 8012e84:	bd80      	pop	{r7, pc}
 8012e86:	bf00      	nop
 8012e88:	24005500 	.word	0x24005500
 8012e8c:	24005504 	.word	0x24005504
 8012e90:	e000ed04 	.word	0xe000ed04

08012e94 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8012e94:	b480      	push	{r7}
 8012e96:	b085      	sub	sp, #20
 8012e98:	af00      	add	r7, sp, #0
 8012e9a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8012e9c:	4b0e      	ldr	r3, [pc, #56]	; (8012ed8 <prvGetNextExpireTime+0x44>)
 8012e9e:	681b      	ldr	r3, [r3, #0]
 8012ea0:	681b      	ldr	r3, [r3, #0]
 8012ea2:	2b00      	cmp	r3, #0
 8012ea4:	d101      	bne.n	8012eaa <prvGetNextExpireTime+0x16>
 8012ea6:	2201      	movs	r2, #1
 8012ea8:	e000      	b.n	8012eac <prvGetNextExpireTime+0x18>
 8012eaa:	2200      	movs	r2, #0
 8012eac:	687b      	ldr	r3, [r7, #4]
 8012eae:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8012eb0:	687b      	ldr	r3, [r7, #4]
 8012eb2:	681b      	ldr	r3, [r3, #0]
 8012eb4:	2b00      	cmp	r3, #0
 8012eb6:	d105      	bne.n	8012ec4 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8012eb8:	4b07      	ldr	r3, [pc, #28]	; (8012ed8 <prvGetNextExpireTime+0x44>)
 8012eba:	681b      	ldr	r3, [r3, #0]
 8012ebc:	68db      	ldr	r3, [r3, #12]
 8012ebe:	681b      	ldr	r3, [r3, #0]
 8012ec0:	60fb      	str	r3, [r7, #12]
 8012ec2:	e001      	b.n	8012ec8 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8012ec4:	2300      	movs	r3, #0
 8012ec6:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8012ec8:	68fb      	ldr	r3, [r7, #12]
}
 8012eca:	4618      	mov	r0, r3
 8012ecc:	3714      	adds	r7, #20
 8012ece:	46bd      	mov	sp, r7
 8012ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012ed4:	4770      	bx	lr
 8012ed6:	bf00      	nop
 8012ed8:	240054fc 	.word	0x240054fc

08012edc <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8012edc:	b580      	push	{r7, lr}
 8012ede:	b084      	sub	sp, #16
 8012ee0:	af00      	add	r7, sp, #0
 8012ee2:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8012ee4:	f7ff f976 	bl	80121d4 <xTaskGetTickCount>
 8012ee8:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8012eea:	4b0b      	ldr	r3, [pc, #44]	; (8012f18 <prvSampleTimeNow+0x3c>)
 8012eec:	681b      	ldr	r3, [r3, #0]
 8012eee:	68fa      	ldr	r2, [r7, #12]
 8012ef0:	429a      	cmp	r2, r3
 8012ef2:	d205      	bcs.n	8012f00 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8012ef4:	f000 f936 	bl	8013164 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8012ef8:	687b      	ldr	r3, [r7, #4]
 8012efa:	2201      	movs	r2, #1
 8012efc:	601a      	str	r2, [r3, #0]
 8012efe:	e002      	b.n	8012f06 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8012f00:	687b      	ldr	r3, [r7, #4]
 8012f02:	2200      	movs	r2, #0
 8012f04:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8012f06:	4a04      	ldr	r2, [pc, #16]	; (8012f18 <prvSampleTimeNow+0x3c>)
 8012f08:	68fb      	ldr	r3, [r7, #12]
 8012f0a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8012f0c:	68fb      	ldr	r3, [r7, #12]
}
 8012f0e:	4618      	mov	r0, r3
 8012f10:	3710      	adds	r7, #16
 8012f12:	46bd      	mov	sp, r7
 8012f14:	bd80      	pop	{r7, pc}
 8012f16:	bf00      	nop
 8012f18:	2400550c 	.word	0x2400550c

08012f1c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8012f1c:	b580      	push	{r7, lr}
 8012f1e:	b086      	sub	sp, #24
 8012f20:	af00      	add	r7, sp, #0
 8012f22:	60f8      	str	r0, [r7, #12]
 8012f24:	60b9      	str	r1, [r7, #8]
 8012f26:	607a      	str	r2, [r7, #4]
 8012f28:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8012f2a:	2300      	movs	r3, #0
 8012f2c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8012f2e:	68fb      	ldr	r3, [r7, #12]
 8012f30:	68ba      	ldr	r2, [r7, #8]
 8012f32:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8012f34:	68fb      	ldr	r3, [r7, #12]
 8012f36:	68fa      	ldr	r2, [r7, #12]
 8012f38:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8012f3a:	68ba      	ldr	r2, [r7, #8]
 8012f3c:	687b      	ldr	r3, [r7, #4]
 8012f3e:	429a      	cmp	r2, r3
 8012f40:	d812      	bhi.n	8012f68 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8012f42:	687a      	ldr	r2, [r7, #4]
 8012f44:	683b      	ldr	r3, [r7, #0]
 8012f46:	1ad2      	subs	r2, r2, r3
 8012f48:	68fb      	ldr	r3, [r7, #12]
 8012f4a:	699b      	ldr	r3, [r3, #24]
 8012f4c:	429a      	cmp	r2, r3
 8012f4e:	d302      	bcc.n	8012f56 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8012f50:	2301      	movs	r3, #1
 8012f52:	617b      	str	r3, [r7, #20]
 8012f54:	e01b      	b.n	8012f8e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8012f56:	4b10      	ldr	r3, [pc, #64]	; (8012f98 <prvInsertTimerInActiveList+0x7c>)
 8012f58:	681a      	ldr	r2, [r3, #0]
 8012f5a:	68fb      	ldr	r3, [r7, #12]
 8012f5c:	3304      	adds	r3, #4
 8012f5e:	4619      	mov	r1, r3
 8012f60:	4610      	mov	r0, r2
 8012f62:	f7fd fb70 	bl	8010646 <vListInsert>
 8012f66:	e012      	b.n	8012f8e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8012f68:	687a      	ldr	r2, [r7, #4]
 8012f6a:	683b      	ldr	r3, [r7, #0]
 8012f6c:	429a      	cmp	r2, r3
 8012f6e:	d206      	bcs.n	8012f7e <prvInsertTimerInActiveList+0x62>
 8012f70:	68ba      	ldr	r2, [r7, #8]
 8012f72:	683b      	ldr	r3, [r7, #0]
 8012f74:	429a      	cmp	r2, r3
 8012f76:	d302      	bcc.n	8012f7e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8012f78:	2301      	movs	r3, #1
 8012f7a:	617b      	str	r3, [r7, #20]
 8012f7c:	e007      	b.n	8012f8e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8012f7e:	4b07      	ldr	r3, [pc, #28]	; (8012f9c <prvInsertTimerInActiveList+0x80>)
 8012f80:	681a      	ldr	r2, [r3, #0]
 8012f82:	68fb      	ldr	r3, [r7, #12]
 8012f84:	3304      	adds	r3, #4
 8012f86:	4619      	mov	r1, r3
 8012f88:	4610      	mov	r0, r2
 8012f8a:	f7fd fb5c 	bl	8010646 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8012f8e:	697b      	ldr	r3, [r7, #20]
}
 8012f90:	4618      	mov	r0, r3
 8012f92:	3718      	adds	r7, #24
 8012f94:	46bd      	mov	sp, r7
 8012f96:	bd80      	pop	{r7, pc}
 8012f98:	24005500 	.word	0x24005500
 8012f9c:	240054fc 	.word	0x240054fc

08012fa0 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8012fa0:	b580      	push	{r7, lr}
 8012fa2:	b08e      	sub	sp, #56	; 0x38
 8012fa4:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8012fa6:	e0ca      	b.n	801313e <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8012fa8:	687b      	ldr	r3, [r7, #4]
 8012faa:	2b00      	cmp	r3, #0
 8012fac:	da18      	bge.n	8012fe0 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8012fae:	1d3b      	adds	r3, r7, #4
 8012fb0:	3304      	adds	r3, #4
 8012fb2:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8012fb4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012fb6:	2b00      	cmp	r3, #0
 8012fb8:	d10a      	bne.n	8012fd0 <prvProcessReceivedCommands+0x30>
	__asm volatile
 8012fba:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012fbe:	f383 8811 	msr	BASEPRI, r3
 8012fc2:	f3bf 8f6f 	isb	sy
 8012fc6:	f3bf 8f4f 	dsb	sy
 8012fca:	61fb      	str	r3, [r7, #28]
}
 8012fcc:	bf00      	nop
 8012fce:	e7fe      	b.n	8012fce <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8012fd0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012fd2:	681b      	ldr	r3, [r3, #0]
 8012fd4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8012fd6:	6850      	ldr	r0, [r2, #4]
 8012fd8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8012fda:	6892      	ldr	r2, [r2, #8]
 8012fdc:	4611      	mov	r1, r2
 8012fde:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8012fe0:	687b      	ldr	r3, [r7, #4]
 8012fe2:	2b00      	cmp	r3, #0
 8012fe4:	f2c0 80ab 	blt.w	801313e <prvProcessReceivedCommands+0x19e>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8012fe8:	68fb      	ldr	r3, [r7, #12]
 8012fea:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8012fec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012fee:	695b      	ldr	r3, [r3, #20]
 8012ff0:	2b00      	cmp	r3, #0
 8012ff2:	d004      	beq.n	8012ffe <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8012ff4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012ff6:	3304      	adds	r3, #4
 8012ff8:	4618      	mov	r0, r3
 8012ffa:	f7fd fb5d 	bl	80106b8 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8012ffe:	463b      	mov	r3, r7
 8013000:	4618      	mov	r0, r3
 8013002:	f7ff ff6b 	bl	8012edc <prvSampleTimeNow>
 8013006:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8013008:	687b      	ldr	r3, [r7, #4]
 801300a:	2b09      	cmp	r3, #9
 801300c:	f200 8096 	bhi.w	801313c <prvProcessReceivedCommands+0x19c>
 8013010:	a201      	add	r2, pc, #4	; (adr r2, 8013018 <prvProcessReceivedCommands+0x78>)
 8013012:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013016:	bf00      	nop
 8013018:	08013041 	.word	0x08013041
 801301c:	08013041 	.word	0x08013041
 8013020:	08013041 	.word	0x08013041
 8013024:	080130b5 	.word	0x080130b5
 8013028:	080130c9 	.word	0x080130c9
 801302c:	08013113 	.word	0x08013113
 8013030:	08013041 	.word	0x08013041
 8013034:	08013041 	.word	0x08013041
 8013038:	080130b5 	.word	0x080130b5
 801303c:	080130c9 	.word	0x080130c9
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8013040:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013042:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8013046:	f043 0301 	orr.w	r3, r3, #1
 801304a:	b2da      	uxtb	r2, r3
 801304c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801304e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8013052:	68ba      	ldr	r2, [r7, #8]
 8013054:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013056:	699b      	ldr	r3, [r3, #24]
 8013058:	18d1      	adds	r1, r2, r3
 801305a:	68bb      	ldr	r3, [r7, #8]
 801305c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801305e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8013060:	f7ff ff5c 	bl	8012f1c <prvInsertTimerInActiveList>
 8013064:	4603      	mov	r3, r0
 8013066:	2b00      	cmp	r3, #0
 8013068:	d069      	beq.n	801313e <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 801306a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801306c:	6a1b      	ldr	r3, [r3, #32]
 801306e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8013070:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8013072:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013074:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8013078:	f003 0304 	and.w	r3, r3, #4
 801307c:	2b00      	cmp	r3, #0
 801307e:	d05e      	beq.n	801313e <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8013080:	68ba      	ldr	r2, [r7, #8]
 8013082:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013084:	699b      	ldr	r3, [r3, #24]
 8013086:	441a      	add	r2, r3
 8013088:	2300      	movs	r3, #0
 801308a:	9300      	str	r3, [sp, #0]
 801308c:	2300      	movs	r3, #0
 801308e:	2100      	movs	r1, #0
 8013090:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8013092:	f7ff fe05 	bl	8012ca0 <xTimerGenericCommand>
 8013096:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8013098:	6a3b      	ldr	r3, [r7, #32]
 801309a:	2b00      	cmp	r3, #0
 801309c:	d14f      	bne.n	801313e <prvProcessReceivedCommands+0x19e>
	__asm volatile
 801309e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80130a2:	f383 8811 	msr	BASEPRI, r3
 80130a6:	f3bf 8f6f 	isb	sy
 80130aa:	f3bf 8f4f 	dsb	sy
 80130ae:	61bb      	str	r3, [r7, #24]
}
 80130b0:	bf00      	nop
 80130b2:	e7fe      	b.n	80130b2 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80130b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80130b6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80130ba:	f023 0301 	bic.w	r3, r3, #1
 80130be:	b2da      	uxtb	r2, r3
 80130c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80130c2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 80130c6:	e03a      	b.n	801313e <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80130c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80130ca:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80130ce:	f043 0301 	orr.w	r3, r3, #1
 80130d2:	b2da      	uxtb	r2, r3
 80130d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80130d6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80130da:	68ba      	ldr	r2, [r7, #8]
 80130dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80130de:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80130e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80130e2:	699b      	ldr	r3, [r3, #24]
 80130e4:	2b00      	cmp	r3, #0
 80130e6:	d10a      	bne.n	80130fe <prvProcessReceivedCommands+0x15e>
	__asm volatile
 80130e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80130ec:	f383 8811 	msr	BASEPRI, r3
 80130f0:	f3bf 8f6f 	isb	sy
 80130f4:	f3bf 8f4f 	dsb	sy
 80130f8:	617b      	str	r3, [r7, #20]
}
 80130fa:	bf00      	nop
 80130fc:	e7fe      	b.n	80130fc <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80130fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013100:	699a      	ldr	r2, [r3, #24]
 8013102:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013104:	18d1      	adds	r1, r2, r3
 8013106:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013108:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801310a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801310c:	f7ff ff06 	bl	8012f1c <prvInsertTimerInActiveList>
					break;
 8013110:	e015      	b.n	801313e <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8013112:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013114:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8013118:	f003 0302 	and.w	r3, r3, #2
 801311c:	2b00      	cmp	r3, #0
 801311e:	d103      	bne.n	8013128 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 8013120:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8013122:	f7fd f921 	bl	8010368 <vPortFree>
 8013126:	e00a      	b.n	801313e <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8013128:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801312a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 801312e:	f023 0301 	bic.w	r3, r3, #1
 8013132:	b2da      	uxtb	r2, r3
 8013134:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013136:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 801313a:	e000      	b.n	801313e <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
 801313c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 801313e:	4b08      	ldr	r3, [pc, #32]	; (8013160 <prvProcessReceivedCommands+0x1c0>)
 8013140:	681b      	ldr	r3, [r3, #0]
 8013142:	1d39      	adds	r1, r7, #4
 8013144:	2200      	movs	r2, #0
 8013146:	4618      	mov	r0, r3
 8013148:	f7fe f8fc 	bl	8011344 <xQueueReceive>
 801314c:	4603      	mov	r3, r0
 801314e:	2b00      	cmp	r3, #0
 8013150:	f47f af2a 	bne.w	8012fa8 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8013154:	bf00      	nop
 8013156:	bf00      	nop
 8013158:	3730      	adds	r7, #48	; 0x30
 801315a:	46bd      	mov	sp, r7
 801315c:	bd80      	pop	{r7, pc}
 801315e:	bf00      	nop
 8013160:	24005504 	.word	0x24005504

08013164 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8013164:	b580      	push	{r7, lr}
 8013166:	b088      	sub	sp, #32
 8013168:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 801316a:	e048      	b.n	80131fe <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 801316c:	4b2d      	ldr	r3, [pc, #180]	; (8013224 <prvSwitchTimerLists+0xc0>)
 801316e:	681b      	ldr	r3, [r3, #0]
 8013170:	68db      	ldr	r3, [r3, #12]
 8013172:	681b      	ldr	r3, [r3, #0]
 8013174:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8013176:	4b2b      	ldr	r3, [pc, #172]	; (8013224 <prvSwitchTimerLists+0xc0>)
 8013178:	681b      	ldr	r3, [r3, #0]
 801317a:	68db      	ldr	r3, [r3, #12]
 801317c:	68db      	ldr	r3, [r3, #12]
 801317e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8013180:	68fb      	ldr	r3, [r7, #12]
 8013182:	3304      	adds	r3, #4
 8013184:	4618      	mov	r0, r3
 8013186:	f7fd fa97 	bl	80106b8 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 801318a:	68fb      	ldr	r3, [r7, #12]
 801318c:	6a1b      	ldr	r3, [r3, #32]
 801318e:	68f8      	ldr	r0, [r7, #12]
 8013190:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8013192:	68fb      	ldr	r3, [r7, #12]
 8013194:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8013198:	f003 0304 	and.w	r3, r3, #4
 801319c:	2b00      	cmp	r3, #0
 801319e:	d02e      	beq.n	80131fe <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80131a0:	68fb      	ldr	r3, [r7, #12]
 80131a2:	699b      	ldr	r3, [r3, #24]
 80131a4:	693a      	ldr	r2, [r7, #16]
 80131a6:	4413      	add	r3, r2
 80131a8:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80131aa:	68ba      	ldr	r2, [r7, #8]
 80131ac:	693b      	ldr	r3, [r7, #16]
 80131ae:	429a      	cmp	r2, r3
 80131b0:	d90e      	bls.n	80131d0 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80131b2:	68fb      	ldr	r3, [r7, #12]
 80131b4:	68ba      	ldr	r2, [r7, #8]
 80131b6:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80131b8:	68fb      	ldr	r3, [r7, #12]
 80131ba:	68fa      	ldr	r2, [r7, #12]
 80131bc:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80131be:	4b19      	ldr	r3, [pc, #100]	; (8013224 <prvSwitchTimerLists+0xc0>)
 80131c0:	681a      	ldr	r2, [r3, #0]
 80131c2:	68fb      	ldr	r3, [r7, #12]
 80131c4:	3304      	adds	r3, #4
 80131c6:	4619      	mov	r1, r3
 80131c8:	4610      	mov	r0, r2
 80131ca:	f7fd fa3c 	bl	8010646 <vListInsert>
 80131ce:	e016      	b.n	80131fe <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80131d0:	2300      	movs	r3, #0
 80131d2:	9300      	str	r3, [sp, #0]
 80131d4:	2300      	movs	r3, #0
 80131d6:	693a      	ldr	r2, [r7, #16]
 80131d8:	2100      	movs	r1, #0
 80131da:	68f8      	ldr	r0, [r7, #12]
 80131dc:	f7ff fd60 	bl	8012ca0 <xTimerGenericCommand>
 80131e0:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80131e2:	687b      	ldr	r3, [r7, #4]
 80131e4:	2b00      	cmp	r3, #0
 80131e6:	d10a      	bne.n	80131fe <prvSwitchTimerLists+0x9a>
	__asm volatile
 80131e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80131ec:	f383 8811 	msr	BASEPRI, r3
 80131f0:	f3bf 8f6f 	isb	sy
 80131f4:	f3bf 8f4f 	dsb	sy
 80131f8:	603b      	str	r3, [r7, #0]
}
 80131fa:	bf00      	nop
 80131fc:	e7fe      	b.n	80131fc <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80131fe:	4b09      	ldr	r3, [pc, #36]	; (8013224 <prvSwitchTimerLists+0xc0>)
 8013200:	681b      	ldr	r3, [r3, #0]
 8013202:	681b      	ldr	r3, [r3, #0]
 8013204:	2b00      	cmp	r3, #0
 8013206:	d1b1      	bne.n	801316c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8013208:	4b06      	ldr	r3, [pc, #24]	; (8013224 <prvSwitchTimerLists+0xc0>)
 801320a:	681b      	ldr	r3, [r3, #0]
 801320c:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 801320e:	4b06      	ldr	r3, [pc, #24]	; (8013228 <prvSwitchTimerLists+0xc4>)
 8013210:	681b      	ldr	r3, [r3, #0]
 8013212:	4a04      	ldr	r2, [pc, #16]	; (8013224 <prvSwitchTimerLists+0xc0>)
 8013214:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8013216:	4a04      	ldr	r2, [pc, #16]	; (8013228 <prvSwitchTimerLists+0xc4>)
 8013218:	697b      	ldr	r3, [r7, #20]
 801321a:	6013      	str	r3, [r2, #0]
}
 801321c:	bf00      	nop
 801321e:	3718      	adds	r7, #24
 8013220:	46bd      	mov	sp, r7
 8013222:	bd80      	pop	{r7, pc}
 8013224:	240054fc 	.word	0x240054fc
 8013228:	24005500 	.word	0x24005500

0801322c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 801322c:	b580      	push	{r7, lr}
 801322e:	b082      	sub	sp, #8
 8013230:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8013232:	f7fd fb97 	bl	8010964 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8013236:	4b15      	ldr	r3, [pc, #84]	; (801328c <prvCheckForValidListAndQueue+0x60>)
 8013238:	681b      	ldr	r3, [r3, #0]
 801323a:	2b00      	cmp	r3, #0
 801323c:	d120      	bne.n	8013280 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 801323e:	4814      	ldr	r0, [pc, #80]	; (8013290 <prvCheckForValidListAndQueue+0x64>)
 8013240:	f7fd f9b0 	bl	80105a4 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8013244:	4813      	ldr	r0, [pc, #76]	; (8013294 <prvCheckForValidListAndQueue+0x68>)
 8013246:	f7fd f9ad 	bl	80105a4 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 801324a:	4b13      	ldr	r3, [pc, #76]	; (8013298 <prvCheckForValidListAndQueue+0x6c>)
 801324c:	4a10      	ldr	r2, [pc, #64]	; (8013290 <prvCheckForValidListAndQueue+0x64>)
 801324e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8013250:	4b12      	ldr	r3, [pc, #72]	; (801329c <prvCheckForValidListAndQueue+0x70>)
 8013252:	4a10      	ldr	r2, [pc, #64]	; (8013294 <prvCheckForValidListAndQueue+0x68>)
 8013254:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8013256:	2300      	movs	r3, #0
 8013258:	9300      	str	r3, [sp, #0]
 801325a:	4b11      	ldr	r3, [pc, #68]	; (80132a0 <prvCheckForValidListAndQueue+0x74>)
 801325c:	4a11      	ldr	r2, [pc, #68]	; (80132a4 <prvCheckForValidListAndQueue+0x78>)
 801325e:	2110      	movs	r1, #16
 8013260:	200a      	movs	r0, #10
 8013262:	f7fd fd09 	bl	8010c78 <xQueueGenericCreateStatic>
 8013266:	4603      	mov	r3, r0
 8013268:	4a08      	ldr	r2, [pc, #32]	; (801328c <prvCheckForValidListAndQueue+0x60>)
 801326a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 801326c:	4b07      	ldr	r3, [pc, #28]	; (801328c <prvCheckForValidListAndQueue+0x60>)
 801326e:	681b      	ldr	r3, [r3, #0]
 8013270:	2b00      	cmp	r3, #0
 8013272:	d005      	beq.n	8013280 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8013274:	4b05      	ldr	r3, [pc, #20]	; (801328c <prvCheckForValidListAndQueue+0x60>)
 8013276:	681b      	ldr	r3, [r3, #0]
 8013278:	490b      	ldr	r1, [pc, #44]	; (80132a8 <prvCheckForValidListAndQueue+0x7c>)
 801327a:	4618      	mov	r0, r3
 801327c:	f7fe fc1a 	bl	8011ab4 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8013280:	f7fd fba0 	bl	80109c4 <vPortExitCritical>
}
 8013284:	bf00      	nop
 8013286:	46bd      	mov	sp, r7
 8013288:	bd80      	pop	{r7, pc}
 801328a:	bf00      	nop
 801328c:	24005504 	.word	0x24005504
 8013290:	240054d4 	.word	0x240054d4
 8013294:	240054e8 	.word	0x240054e8
 8013298:	240054fc 	.word	0x240054fc
 801329c:	24005500 	.word	0x24005500
 80132a0:	240055b0 	.word	0x240055b0
 80132a4:	24005510 	.word	0x24005510
 80132a8:	08017a68 	.word	0x08017a68

080132ac <_ZdlPvj>:
 80132ac:	f000 b800 	b.w	80132b0 <_ZdlPv>

080132b0 <_ZdlPv>:
 80132b0:	f000 b808 	b.w	80132c4 <free>

080132b4 <malloc>:
 80132b4:	4b02      	ldr	r3, [pc, #8]	; (80132c0 <malloc+0xc>)
 80132b6:	4601      	mov	r1, r0
 80132b8:	6818      	ldr	r0, [r3, #0]
 80132ba:	f000 b82b 	b.w	8013314 <_malloc_r>
 80132be:	bf00      	nop
 80132c0:	2400006c 	.word	0x2400006c

080132c4 <free>:
 80132c4:	4b02      	ldr	r3, [pc, #8]	; (80132d0 <free+0xc>)
 80132c6:	4601      	mov	r1, r0
 80132c8:	6818      	ldr	r0, [r3, #0]
 80132ca:	f001 bf39 	b.w	8015140 <_free_r>
 80132ce:	bf00      	nop
 80132d0:	2400006c 	.word	0x2400006c

080132d4 <sbrk_aligned>:
 80132d4:	b570      	push	{r4, r5, r6, lr}
 80132d6:	4e0e      	ldr	r6, [pc, #56]	; (8013310 <sbrk_aligned+0x3c>)
 80132d8:	460c      	mov	r4, r1
 80132da:	6831      	ldr	r1, [r6, #0]
 80132dc:	4605      	mov	r5, r0
 80132de:	b911      	cbnz	r1, 80132e6 <sbrk_aligned+0x12>
 80132e0:	f001 f8d4 	bl	801448c <_sbrk_r>
 80132e4:	6030      	str	r0, [r6, #0]
 80132e6:	4621      	mov	r1, r4
 80132e8:	4628      	mov	r0, r5
 80132ea:	f001 f8cf 	bl	801448c <_sbrk_r>
 80132ee:	1c43      	adds	r3, r0, #1
 80132f0:	d00a      	beq.n	8013308 <sbrk_aligned+0x34>
 80132f2:	1cc4      	adds	r4, r0, #3
 80132f4:	f024 0403 	bic.w	r4, r4, #3
 80132f8:	42a0      	cmp	r0, r4
 80132fa:	d007      	beq.n	801330c <sbrk_aligned+0x38>
 80132fc:	1a21      	subs	r1, r4, r0
 80132fe:	4628      	mov	r0, r5
 8013300:	f001 f8c4 	bl	801448c <_sbrk_r>
 8013304:	3001      	adds	r0, #1
 8013306:	d101      	bne.n	801330c <sbrk_aligned+0x38>
 8013308:	f04f 34ff 	mov.w	r4, #4294967295
 801330c:	4620      	mov	r0, r4
 801330e:	bd70      	pop	{r4, r5, r6, pc}
 8013310:	24005604 	.word	0x24005604

08013314 <_malloc_r>:
 8013314:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013318:	1ccd      	adds	r5, r1, #3
 801331a:	f025 0503 	bic.w	r5, r5, #3
 801331e:	3508      	adds	r5, #8
 8013320:	2d0c      	cmp	r5, #12
 8013322:	bf38      	it	cc
 8013324:	250c      	movcc	r5, #12
 8013326:	2d00      	cmp	r5, #0
 8013328:	4607      	mov	r7, r0
 801332a:	db01      	blt.n	8013330 <_malloc_r+0x1c>
 801332c:	42a9      	cmp	r1, r5
 801332e:	d905      	bls.n	801333c <_malloc_r+0x28>
 8013330:	230c      	movs	r3, #12
 8013332:	603b      	str	r3, [r7, #0]
 8013334:	2600      	movs	r6, #0
 8013336:	4630      	mov	r0, r6
 8013338:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801333c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8013410 <_malloc_r+0xfc>
 8013340:	f000 f868 	bl	8013414 <__malloc_lock>
 8013344:	f8d8 3000 	ldr.w	r3, [r8]
 8013348:	461c      	mov	r4, r3
 801334a:	bb5c      	cbnz	r4, 80133a4 <_malloc_r+0x90>
 801334c:	4629      	mov	r1, r5
 801334e:	4638      	mov	r0, r7
 8013350:	f7ff ffc0 	bl	80132d4 <sbrk_aligned>
 8013354:	1c43      	adds	r3, r0, #1
 8013356:	4604      	mov	r4, r0
 8013358:	d155      	bne.n	8013406 <_malloc_r+0xf2>
 801335a:	f8d8 4000 	ldr.w	r4, [r8]
 801335e:	4626      	mov	r6, r4
 8013360:	2e00      	cmp	r6, #0
 8013362:	d145      	bne.n	80133f0 <_malloc_r+0xdc>
 8013364:	2c00      	cmp	r4, #0
 8013366:	d048      	beq.n	80133fa <_malloc_r+0xe6>
 8013368:	6823      	ldr	r3, [r4, #0]
 801336a:	4631      	mov	r1, r6
 801336c:	4638      	mov	r0, r7
 801336e:	eb04 0903 	add.w	r9, r4, r3
 8013372:	f001 f88b 	bl	801448c <_sbrk_r>
 8013376:	4581      	cmp	r9, r0
 8013378:	d13f      	bne.n	80133fa <_malloc_r+0xe6>
 801337a:	6821      	ldr	r1, [r4, #0]
 801337c:	1a6d      	subs	r5, r5, r1
 801337e:	4629      	mov	r1, r5
 8013380:	4638      	mov	r0, r7
 8013382:	f7ff ffa7 	bl	80132d4 <sbrk_aligned>
 8013386:	3001      	adds	r0, #1
 8013388:	d037      	beq.n	80133fa <_malloc_r+0xe6>
 801338a:	6823      	ldr	r3, [r4, #0]
 801338c:	442b      	add	r3, r5
 801338e:	6023      	str	r3, [r4, #0]
 8013390:	f8d8 3000 	ldr.w	r3, [r8]
 8013394:	2b00      	cmp	r3, #0
 8013396:	d038      	beq.n	801340a <_malloc_r+0xf6>
 8013398:	685a      	ldr	r2, [r3, #4]
 801339a:	42a2      	cmp	r2, r4
 801339c:	d12b      	bne.n	80133f6 <_malloc_r+0xe2>
 801339e:	2200      	movs	r2, #0
 80133a0:	605a      	str	r2, [r3, #4]
 80133a2:	e00f      	b.n	80133c4 <_malloc_r+0xb0>
 80133a4:	6822      	ldr	r2, [r4, #0]
 80133a6:	1b52      	subs	r2, r2, r5
 80133a8:	d41f      	bmi.n	80133ea <_malloc_r+0xd6>
 80133aa:	2a0b      	cmp	r2, #11
 80133ac:	d917      	bls.n	80133de <_malloc_r+0xca>
 80133ae:	1961      	adds	r1, r4, r5
 80133b0:	42a3      	cmp	r3, r4
 80133b2:	6025      	str	r5, [r4, #0]
 80133b4:	bf18      	it	ne
 80133b6:	6059      	strne	r1, [r3, #4]
 80133b8:	6863      	ldr	r3, [r4, #4]
 80133ba:	bf08      	it	eq
 80133bc:	f8c8 1000 	streq.w	r1, [r8]
 80133c0:	5162      	str	r2, [r4, r5]
 80133c2:	604b      	str	r3, [r1, #4]
 80133c4:	4638      	mov	r0, r7
 80133c6:	f104 060b 	add.w	r6, r4, #11
 80133ca:	f000 f829 	bl	8013420 <__malloc_unlock>
 80133ce:	f026 0607 	bic.w	r6, r6, #7
 80133d2:	1d23      	adds	r3, r4, #4
 80133d4:	1af2      	subs	r2, r6, r3
 80133d6:	d0ae      	beq.n	8013336 <_malloc_r+0x22>
 80133d8:	1b9b      	subs	r3, r3, r6
 80133da:	50a3      	str	r3, [r4, r2]
 80133dc:	e7ab      	b.n	8013336 <_malloc_r+0x22>
 80133de:	42a3      	cmp	r3, r4
 80133e0:	6862      	ldr	r2, [r4, #4]
 80133e2:	d1dd      	bne.n	80133a0 <_malloc_r+0x8c>
 80133e4:	f8c8 2000 	str.w	r2, [r8]
 80133e8:	e7ec      	b.n	80133c4 <_malloc_r+0xb0>
 80133ea:	4623      	mov	r3, r4
 80133ec:	6864      	ldr	r4, [r4, #4]
 80133ee:	e7ac      	b.n	801334a <_malloc_r+0x36>
 80133f0:	4634      	mov	r4, r6
 80133f2:	6876      	ldr	r6, [r6, #4]
 80133f4:	e7b4      	b.n	8013360 <_malloc_r+0x4c>
 80133f6:	4613      	mov	r3, r2
 80133f8:	e7cc      	b.n	8013394 <_malloc_r+0x80>
 80133fa:	230c      	movs	r3, #12
 80133fc:	603b      	str	r3, [r7, #0]
 80133fe:	4638      	mov	r0, r7
 8013400:	f000 f80e 	bl	8013420 <__malloc_unlock>
 8013404:	e797      	b.n	8013336 <_malloc_r+0x22>
 8013406:	6025      	str	r5, [r4, #0]
 8013408:	e7dc      	b.n	80133c4 <_malloc_r+0xb0>
 801340a:	605b      	str	r3, [r3, #4]
 801340c:	deff      	udf	#255	; 0xff
 801340e:	bf00      	nop
 8013410:	24005600 	.word	0x24005600

08013414 <__malloc_lock>:
 8013414:	4801      	ldr	r0, [pc, #4]	; (801341c <__malloc_lock+0x8>)
 8013416:	f001 b886 	b.w	8014526 <__retarget_lock_acquire_recursive>
 801341a:	bf00      	nop
 801341c:	24005748 	.word	0x24005748

08013420 <__malloc_unlock>:
 8013420:	4801      	ldr	r0, [pc, #4]	; (8013428 <__malloc_unlock+0x8>)
 8013422:	f001 b881 	b.w	8014528 <__retarget_lock_release_recursive>
 8013426:	bf00      	nop
 8013428:	24005748 	.word	0x24005748

0801342c <__cvt>:
 801342c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801342e:	ed2d 8b02 	vpush	{d8}
 8013432:	eeb0 8b40 	vmov.f64	d8, d0
 8013436:	b085      	sub	sp, #20
 8013438:	4617      	mov	r7, r2
 801343a:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 801343c:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 801343e:	ee18 2a90 	vmov	r2, s17
 8013442:	f025 0520 	bic.w	r5, r5, #32
 8013446:	2a00      	cmp	r2, #0
 8013448:	bfb6      	itet	lt
 801344a:	222d      	movlt	r2, #45	; 0x2d
 801344c:	2200      	movge	r2, #0
 801344e:	eeb1 8b40 	vneglt.f64	d8, d0
 8013452:	2d46      	cmp	r5, #70	; 0x46
 8013454:	460c      	mov	r4, r1
 8013456:	701a      	strb	r2, [r3, #0]
 8013458:	d004      	beq.n	8013464 <__cvt+0x38>
 801345a:	2d45      	cmp	r5, #69	; 0x45
 801345c:	d100      	bne.n	8013460 <__cvt+0x34>
 801345e:	3401      	adds	r4, #1
 8013460:	2102      	movs	r1, #2
 8013462:	e000      	b.n	8013466 <__cvt+0x3a>
 8013464:	2103      	movs	r1, #3
 8013466:	ab03      	add	r3, sp, #12
 8013468:	9301      	str	r3, [sp, #4]
 801346a:	ab02      	add	r3, sp, #8
 801346c:	9300      	str	r3, [sp, #0]
 801346e:	4622      	mov	r2, r4
 8013470:	4633      	mov	r3, r6
 8013472:	eeb0 0b48 	vmov.f64	d0, d8
 8013476:	f001 f8f7 	bl	8014668 <_dtoa_r>
 801347a:	2d47      	cmp	r5, #71	; 0x47
 801347c:	d101      	bne.n	8013482 <__cvt+0x56>
 801347e:	07fb      	lsls	r3, r7, #31
 8013480:	d51a      	bpl.n	80134b8 <__cvt+0x8c>
 8013482:	2d46      	cmp	r5, #70	; 0x46
 8013484:	eb00 0204 	add.w	r2, r0, r4
 8013488:	d10c      	bne.n	80134a4 <__cvt+0x78>
 801348a:	7803      	ldrb	r3, [r0, #0]
 801348c:	2b30      	cmp	r3, #48	; 0x30
 801348e:	d107      	bne.n	80134a0 <__cvt+0x74>
 8013490:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8013494:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013498:	bf1c      	itt	ne
 801349a:	f1c4 0401 	rsbne	r4, r4, #1
 801349e:	6034      	strne	r4, [r6, #0]
 80134a0:	6833      	ldr	r3, [r6, #0]
 80134a2:	441a      	add	r2, r3
 80134a4:	eeb5 8b40 	vcmp.f64	d8, #0.0
 80134a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80134ac:	bf08      	it	eq
 80134ae:	9203      	streq	r2, [sp, #12]
 80134b0:	2130      	movs	r1, #48	; 0x30
 80134b2:	9b03      	ldr	r3, [sp, #12]
 80134b4:	4293      	cmp	r3, r2
 80134b6:	d307      	bcc.n	80134c8 <__cvt+0x9c>
 80134b8:	9b03      	ldr	r3, [sp, #12]
 80134ba:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80134bc:	1a1b      	subs	r3, r3, r0
 80134be:	6013      	str	r3, [r2, #0]
 80134c0:	b005      	add	sp, #20
 80134c2:	ecbd 8b02 	vpop	{d8}
 80134c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80134c8:	1c5c      	adds	r4, r3, #1
 80134ca:	9403      	str	r4, [sp, #12]
 80134cc:	7019      	strb	r1, [r3, #0]
 80134ce:	e7f0      	b.n	80134b2 <__cvt+0x86>

080134d0 <__exponent>:
 80134d0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80134d2:	4603      	mov	r3, r0
 80134d4:	2900      	cmp	r1, #0
 80134d6:	bfb8      	it	lt
 80134d8:	4249      	neglt	r1, r1
 80134da:	f803 2b02 	strb.w	r2, [r3], #2
 80134de:	bfb4      	ite	lt
 80134e0:	222d      	movlt	r2, #45	; 0x2d
 80134e2:	222b      	movge	r2, #43	; 0x2b
 80134e4:	2909      	cmp	r1, #9
 80134e6:	7042      	strb	r2, [r0, #1]
 80134e8:	dd2a      	ble.n	8013540 <__exponent+0x70>
 80134ea:	f10d 0207 	add.w	r2, sp, #7
 80134ee:	4617      	mov	r7, r2
 80134f0:	260a      	movs	r6, #10
 80134f2:	4694      	mov	ip, r2
 80134f4:	fb91 f5f6 	sdiv	r5, r1, r6
 80134f8:	fb06 1415 	mls	r4, r6, r5, r1
 80134fc:	3430      	adds	r4, #48	; 0x30
 80134fe:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8013502:	460c      	mov	r4, r1
 8013504:	2c63      	cmp	r4, #99	; 0x63
 8013506:	f102 32ff 	add.w	r2, r2, #4294967295
 801350a:	4629      	mov	r1, r5
 801350c:	dcf1      	bgt.n	80134f2 <__exponent+0x22>
 801350e:	3130      	adds	r1, #48	; 0x30
 8013510:	f1ac 0402 	sub.w	r4, ip, #2
 8013514:	f802 1c01 	strb.w	r1, [r2, #-1]
 8013518:	1c41      	adds	r1, r0, #1
 801351a:	4622      	mov	r2, r4
 801351c:	42ba      	cmp	r2, r7
 801351e:	d30a      	bcc.n	8013536 <__exponent+0x66>
 8013520:	f10d 0209 	add.w	r2, sp, #9
 8013524:	eba2 020c 	sub.w	r2, r2, ip
 8013528:	42bc      	cmp	r4, r7
 801352a:	bf88      	it	hi
 801352c:	2200      	movhi	r2, #0
 801352e:	4413      	add	r3, r2
 8013530:	1a18      	subs	r0, r3, r0
 8013532:	b003      	add	sp, #12
 8013534:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8013536:	f812 5b01 	ldrb.w	r5, [r2], #1
 801353a:	f801 5f01 	strb.w	r5, [r1, #1]!
 801353e:	e7ed      	b.n	801351c <__exponent+0x4c>
 8013540:	2330      	movs	r3, #48	; 0x30
 8013542:	3130      	adds	r1, #48	; 0x30
 8013544:	7083      	strb	r3, [r0, #2]
 8013546:	70c1      	strb	r1, [r0, #3]
 8013548:	1d03      	adds	r3, r0, #4
 801354a:	e7f1      	b.n	8013530 <__exponent+0x60>
 801354c:	0000      	movs	r0, r0
	...

08013550 <_printf_float>:
 8013550:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013554:	b08b      	sub	sp, #44	; 0x2c
 8013556:	460c      	mov	r4, r1
 8013558:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 801355c:	4616      	mov	r6, r2
 801355e:	461f      	mov	r7, r3
 8013560:	4605      	mov	r5, r0
 8013562:	f000 ff05 	bl	8014370 <_localeconv_r>
 8013566:	f8d0 b000 	ldr.w	fp, [r0]
 801356a:	4658      	mov	r0, fp
 801356c:	f7ec ff08 	bl	8000380 <strlen>
 8013570:	2300      	movs	r3, #0
 8013572:	9308      	str	r3, [sp, #32]
 8013574:	f8d8 3000 	ldr.w	r3, [r8]
 8013578:	f894 9018 	ldrb.w	r9, [r4, #24]
 801357c:	6822      	ldr	r2, [r4, #0]
 801357e:	3307      	adds	r3, #7
 8013580:	f023 0307 	bic.w	r3, r3, #7
 8013584:	f103 0108 	add.w	r1, r3, #8
 8013588:	f8c8 1000 	str.w	r1, [r8]
 801358c:	ed93 0b00 	vldr	d0, [r3]
 8013590:	ed9f 6b97 	vldr	d6, [pc, #604]	; 80137f0 <_printf_float+0x2a0>
 8013594:	eeb0 7bc0 	vabs.f64	d7, d0
 8013598:	eeb4 7b46 	vcmp.f64	d7, d6
 801359c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80135a0:	ed84 0b12 	vstr	d0, [r4, #72]	; 0x48
 80135a4:	4682      	mov	sl, r0
 80135a6:	dd24      	ble.n	80135f2 <_printf_float+0xa2>
 80135a8:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 80135ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80135b0:	d502      	bpl.n	80135b8 <_printf_float+0x68>
 80135b2:	232d      	movs	r3, #45	; 0x2d
 80135b4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80135b8:	498f      	ldr	r1, [pc, #572]	; (80137f8 <_printf_float+0x2a8>)
 80135ba:	4b90      	ldr	r3, [pc, #576]	; (80137fc <_printf_float+0x2ac>)
 80135bc:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 80135c0:	bf94      	ite	ls
 80135c2:	4688      	movls	r8, r1
 80135c4:	4698      	movhi	r8, r3
 80135c6:	2303      	movs	r3, #3
 80135c8:	6123      	str	r3, [r4, #16]
 80135ca:	f022 0204 	bic.w	r2, r2, #4
 80135ce:	2300      	movs	r3, #0
 80135d0:	6022      	str	r2, [r4, #0]
 80135d2:	9304      	str	r3, [sp, #16]
 80135d4:	9700      	str	r7, [sp, #0]
 80135d6:	4633      	mov	r3, r6
 80135d8:	aa09      	add	r2, sp, #36	; 0x24
 80135da:	4621      	mov	r1, r4
 80135dc:	4628      	mov	r0, r5
 80135de:	f000 f9d1 	bl	8013984 <_printf_common>
 80135e2:	3001      	adds	r0, #1
 80135e4:	f040 808a 	bne.w	80136fc <_printf_float+0x1ac>
 80135e8:	f04f 30ff 	mov.w	r0, #4294967295
 80135ec:	b00b      	add	sp, #44	; 0x2c
 80135ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80135f2:	eeb4 0b40 	vcmp.f64	d0, d0
 80135f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80135fa:	d709      	bvc.n	8013610 <_printf_float+0xc0>
 80135fc:	ee10 3a90 	vmov	r3, s1
 8013600:	2b00      	cmp	r3, #0
 8013602:	bfbc      	itt	lt
 8013604:	232d      	movlt	r3, #45	; 0x2d
 8013606:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 801360a:	497d      	ldr	r1, [pc, #500]	; (8013800 <_printf_float+0x2b0>)
 801360c:	4b7d      	ldr	r3, [pc, #500]	; (8013804 <_printf_float+0x2b4>)
 801360e:	e7d5      	b.n	80135bc <_printf_float+0x6c>
 8013610:	6863      	ldr	r3, [r4, #4]
 8013612:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8013616:	9104      	str	r1, [sp, #16]
 8013618:	1c59      	adds	r1, r3, #1
 801361a:	d13c      	bne.n	8013696 <_printf_float+0x146>
 801361c:	2306      	movs	r3, #6
 801361e:	6063      	str	r3, [r4, #4]
 8013620:	2300      	movs	r3, #0
 8013622:	9303      	str	r3, [sp, #12]
 8013624:	ab08      	add	r3, sp, #32
 8013626:	e9cd 9301 	strd	r9, r3, [sp, #4]
 801362a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 801362e:	ab07      	add	r3, sp, #28
 8013630:	6861      	ldr	r1, [r4, #4]
 8013632:	9300      	str	r3, [sp, #0]
 8013634:	6022      	str	r2, [r4, #0]
 8013636:	f10d 031b 	add.w	r3, sp, #27
 801363a:	4628      	mov	r0, r5
 801363c:	f7ff fef6 	bl	801342c <__cvt>
 8013640:	9b04      	ldr	r3, [sp, #16]
 8013642:	9907      	ldr	r1, [sp, #28]
 8013644:	2b47      	cmp	r3, #71	; 0x47
 8013646:	4680      	mov	r8, r0
 8013648:	d108      	bne.n	801365c <_printf_float+0x10c>
 801364a:	1cc8      	adds	r0, r1, #3
 801364c:	db02      	blt.n	8013654 <_printf_float+0x104>
 801364e:	6863      	ldr	r3, [r4, #4]
 8013650:	4299      	cmp	r1, r3
 8013652:	dd41      	ble.n	80136d8 <_printf_float+0x188>
 8013654:	f1a9 0902 	sub.w	r9, r9, #2
 8013658:	fa5f f989 	uxtb.w	r9, r9
 801365c:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8013660:	d820      	bhi.n	80136a4 <_printf_float+0x154>
 8013662:	3901      	subs	r1, #1
 8013664:	464a      	mov	r2, r9
 8013666:	f104 0050 	add.w	r0, r4, #80	; 0x50
 801366a:	9107      	str	r1, [sp, #28]
 801366c:	f7ff ff30 	bl	80134d0 <__exponent>
 8013670:	9a08      	ldr	r2, [sp, #32]
 8013672:	9004      	str	r0, [sp, #16]
 8013674:	1813      	adds	r3, r2, r0
 8013676:	2a01      	cmp	r2, #1
 8013678:	6123      	str	r3, [r4, #16]
 801367a:	dc02      	bgt.n	8013682 <_printf_float+0x132>
 801367c:	6822      	ldr	r2, [r4, #0]
 801367e:	07d2      	lsls	r2, r2, #31
 8013680:	d501      	bpl.n	8013686 <_printf_float+0x136>
 8013682:	3301      	adds	r3, #1
 8013684:	6123      	str	r3, [r4, #16]
 8013686:	f89d 301b 	ldrb.w	r3, [sp, #27]
 801368a:	2b00      	cmp	r3, #0
 801368c:	d0a2      	beq.n	80135d4 <_printf_float+0x84>
 801368e:	232d      	movs	r3, #45	; 0x2d
 8013690:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8013694:	e79e      	b.n	80135d4 <_printf_float+0x84>
 8013696:	9904      	ldr	r1, [sp, #16]
 8013698:	2947      	cmp	r1, #71	; 0x47
 801369a:	d1c1      	bne.n	8013620 <_printf_float+0xd0>
 801369c:	2b00      	cmp	r3, #0
 801369e:	d1bf      	bne.n	8013620 <_printf_float+0xd0>
 80136a0:	2301      	movs	r3, #1
 80136a2:	e7bc      	b.n	801361e <_printf_float+0xce>
 80136a4:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 80136a8:	d118      	bne.n	80136dc <_printf_float+0x18c>
 80136aa:	2900      	cmp	r1, #0
 80136ac:	6863      	ldr	r3, [r4, #4]
 80136ae:	dd0b      	ble.n	80136c8 <_printf_float+0x178>
 80136b0:	6121      	str	r1, [r4, #16]
 80136b2:	b913      	cbnz	r3, 80136ba <_printf_float+0x16a>
 80136b4:	6822      	ldr	r2, [r4, #0]
 80136b6:	07d0      	lsls	r0, r2, #31
 80136b8:	d502      	bpl.n	80136c0 <_printf_float+0x170>
 80136ba:	3301      	adds	r3, #1
 80136bc:	440b      	add	r3, r1
 80136be:	6123      	str	r3, [r4, #16]
 80136c0:	2300      	movs	r3, #0
 80136c2:	65a1      	str	r1, [r4, #88]	; 0x58
 80136c4:	9304      	str	r3, [sp, #16]
 80136c6:	e7de      	b.n	8013686 <_printf_float+0x136>
 80136c8:	b913      	cbnz	r3, 80136d0 <_printf_float+0x180>
 80136ca:	6822      	ldr	r2, [r4, #0]
 80136cc:	07d2      	lsls	r2, r2, #31
 80136ce:	d501      	bpl.n	80136d4 <_printf_float+0x184>
 80136d0:	3302      	adds	r3, #2
 80136d2:	e7f4      	b.n	80136be <_printf_float+0x16e>
 80136d4:	2301      	movs	r3, #1
 80136d6:	e7f2      	b.n	80136be <_printf_float+0x16e>
 80136d8:	f04f 0967 	mov.w	r9, #103	; 0x67
 80136dc:	9b08      	ldr	r3, [sp, #32]
 80136de:	4299      	cmp	r1, r3
 80136e0:	db05      	blt.n	80136ee <_printf_float+0x19e>
 80136e2:	6823      	ldr	r3, [r4, #0]
 80136e4:	6121      	str	r1, [r4, #16]
 80136e6:	07d8      	lsls	r0, r3, #31
 80136e8:	d5ea      	bpl.n	80136c0 <_printf_float+0x170>
 80136ea:	1c4b      	adds	r3, r1, #1
 80136ec:	e7e7      	b.n	80136be <_printf_float+0x16e>
 80136ee:	2900      	cmp	r1, #0
 80136f0:	bfd4      	ite	le
 80136f2:	f1c1 0202 	rsble	r2, r1, #2
 80136f6:	2201      	movgt	r2, #1
 80136f8:	4413      	add	r3, r2
 80136fa:	e7e0      	b.n	80136be <_printf_float+0x16e>
 80136fc:	6823      	ldr	r3, [r4, #0]
 80136fe:	055a      	lsls	r2, r3, #21
 8013700:	d407      	bmi.n	8013712 <_printf_float+0x1c2>
 8013702:	6923      	ldr	r3, [r4, #16]
 8013704:	4642      	mov	r2, r8
 8013706:	4631      	mov	r1, r6
 8013708:	4628      	mov	r0, r5
 801370a:	47b8      	blx	r7
 801370c:	3001      	adds	r0, #1
 801370e:	d12a      	bne.n	8013766 <_printf_float+0x216>
 8013710:	e76a      	b.n	80135e8 <_printf_float+0x98>
 8013712:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8013716:	f240 80e0 	bls.w	80138da <_printf_float+0x38a>
 801371a:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 801371e:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8013722:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013726:	d133      	bne.n	8013790 <_printf_float+0x240>
 8013728:	4a37      	ldr	r2, [pc, #220]	; (8013808 <_printf_float+0x2b8>)
 801372a:	2301      	movs	r3, #1
 801372c:	4631      	mov	r1, r6
 801372e:	4628      	mov	r0, r5
 8013730:	47b8      	blx	r7
 8013732:	3001      	adds	r0, #1
 8013734:	f43f af58 	beq.w	80135e8 <_printf_float+0x98>
 8013738:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 801373c:	429a      	cmp	r2, r3
 801373e:	db02      	blt.n	8013746 <_printf_float+0x1f6>
 8013740:	6823      	ldr	r3, [r4, #0]
 8013742:	07d8      	lsls	r0, r3, #31
 8013744:	d50f      	bpl.n	8013766 <_printf_float+0x216>
 8013746:	4653      	mov	r3, sl
 8013748:	465a      	mov	r2, fp
 801374a:	4631      	mov	r1, r6
 801374c:	4628      	mov	r0, r5
 801374e:	47b8      	blx	r7
 8013750:	3001      	adds	r0, #1
 8013752:	f43f af49 	beq.w	80135e8 <_printf_float+0x98>
 8013756:	f04f 0800 	mov.w	r8, #0
 801375a:	f104 091a 	add.w	r9, r4, #26
 801375e:	9b08      	ldr	r3, [sp, #32]
 8013760:	3b01      	subs	r3, #1
 8013762:	4543      	cmp	r3, r8
 8013764:	dc09      	bgt.n	801377a <_printf_float+0x22a>
 8013766:	6823      	ldr	r3, [r4, #0]
 8013768:	079b      	lsls	r3, r3, #30
 801376a:	f100 8106 	bmi.w	801397a <_printf_float+0x42a>
 801376e:	68e0      	ldr	r0, [r4, #12]
 8013770:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013772:	4298      	cmp	r0, r3
 8013774:	bfb8      	it	lt
 8013776:	4618      	movlt	r0, r3
 8013778:	e738      	b.n	80135ec <_printf_float+0x9c>
 801377a:	2301      	movs	r3, #1
 801377c:	464a      	mov	r2, r9
 801377e:	4631      	mov	r1, r6
 8013780:	4628      	mov	r0, r5
 8013782:	47b8      	blx	r7
 8013784:	3001      	adds	r0, #1
 8013786:	f43f af2f 	beq.w	80135e8 <_printf_float+0x98>
 801378a:	f108 0801 	add.w	r8, r8, #1
 801378e:	e7e6      	b.n	801375e <_printf_float+0x20e>
 8013790:	9b07      	ldr	r3, [sp, #28]
 8013792:	2b00      	cmp	r3, #0
 8013794:	dc3a      	bgt.n	801380c <_printf_float+0x2bc>
 8013796:	4a1c      	ldr	r2, [pc, #112]	; (8013808 <_printf_float+0x2b8>)
 8013798:	2301      	movs	r3, #1
 801379a:	4631      	mov	r1, r6
 801379c:	4628      	mov	r0, r5
 801379e:	47b8      	blx	r7
 80137a0:	3001      	adds	r0, #1
 80137a2:	f43f af21 	beq.w	80135e8 <_printf_float+0x98>
 80137a6:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 80137aa:	4313      	orrs	r3, r2
 80137ac:	d102      	bne.n	80137b4 <_printf_float+0x264>
 80137ae:	6823      	ldr	r3, [r4, #0]
 80137b0:	07d9      	lsls	r1, r3, #31
 80137b2:	d5d8      	bpl.n	8013766 <_printf_float+0x216>
 80137b4:	4653      	mov	r3, sl
 80137b6:	465a      	mov	r2, fp
 80137b8:	4631      	mov	r1, r6
 80137ba:	4628      	mov	r0, r5
 80137bc:	47b8      	blx	r7
 80137be:	3001      	adds	r0, #1
 80137c0:	f43f af12 	beq.w	80135e8 <_printf_float+0x98>
 80137c4:	f04f 0900 	mov.w	r9, #0
 80137c8:	f104 0a1a 	add.w	sl, r4, #26
 80137cc:	9b07      	ldr	r3, [sp, #28]
 80137ce:	425b      	negs	r3, r3
 80137d0:	454b      	cmp	r3, r9
 80137d2:	dc01      	bgt.n	80137d8 <_printf_float+0x288>
 80137d4:	9b08      	ldr	r3, [sp, #32]
 80137d6:	e795      	b.n	8013704 <_printf_float+0x1b4>
 80137d8:	2301      	movs	r3, #1
 80137da:	4652      	mov	r2, sl
 80137dc:	4631      	mov	r1, r6
 80137de:	4628      	mov	r0, r5
 80137e0:	47b8      	blx	r7
 80137e2:	3001      	adds	r0, #1
 80137e4:	f43f af00 	beq.w	80135e8 <_printf_float+0x98>
 80137e8:	f109 0901 	add.w	r9, r9, #1
 80137ec:	e7ee      	b.n	80137cc <_printf_float+0x27c>
 80137ee:	bf00      	nop
 80137f0:	ffffffff 	.word	0xffffffff
 80137f4:	7fefffff 	.word	0x7fefffff
 80137f8:	08017bbc 	.word	0x08017bbc
 80137fc:	08017bc0 	.word	0x08017bc0
 8013800:	08017bc4 	.word	0x08017bc4
 8013804:	08017bc8 	.word	0x08017bc8
 8013808:	08017bcc 	.word	0x08017bcc
 801380c:	9a08      	ldr	r2, [sp, #32]
 801380e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8013810:	429a      	cmp	r2, r3
 8013812:	bfa8      	it	ge
 8013814:	461a      	movge	r2, r3
 8013816:	2a00      	cmp	r2, #0
 8013818:	4691      	mov	r9, r2
 801381a:	dc38      	bgt.n	801388e <_printf_float+0x33e>
 801381c:	2300      	movs	r3, #0
 801381e:	9305      	str	r3, [sp, #20]
 8013820:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8013824:	f104 021a 	add.w	r2, r4, #26
 8013828:	6da3      	ldr	r3, [r4, #88]	; 0x58
 801382a:	9905      	ldr	r1, [sp, #20]
 801382c:	9304      	str	r3, [sp, #16]
 801382e:	eba3 0309 	sub.w	r3, r3, r9
 8013832:	428b      	cmp	r3, r1
 8013834:	dc33      	bgt.n	801389e <_printf_float+0x34e>
 8013836:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 801383a:	429a      	cmp	r2, r3
 801383c:	db3c      	blt.n	80138b8 <_printf_float+0x368>
 801383e:	6823      	ldr	r3, [r4, #0]
 8013840:	07da      	lsls	r2, r3, #31
 8013842:	d439      	bmi.n	80138b8 <_printf_float+0x368>
 8013844:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 8013848:	eba2 0903 	sub.w	r9, r2, r3
 801384c:	9b04      	ldr	r3, [sp, #16]
 801384e:	1ad2      	subs	r2, r2, r3
 8013850:	4591      	cmp	r9, r2
 8013852:	bfa8      	it	ge
 8013854:	4691      	movge	r9, r2
 8013856:	f1b9 0f00 	cmp.w	r9, #0
 801385a:	dc35      	bgt.n	80138c8 <_printf_float+0x378>
 801385c:	f04f 0800 	mov.w	r8, #0
 8013860:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8013864:	f104 0a1a 	add.w	sl, r4, #26
 8013868:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 801386c:	1a9b      	subs	r3, r3, r2
 801386e:	eba3 0309 	sub.w	r3, r3, r9
 8013872:	4543      	cmp	r3, r8
 8013874:	f77f af77 	ble.w	8013766 <_printf_float+0x216>
 8013878:	2301      	movs	r3, #1
 801387a:	4652      	mov	r2, sl
 801387c:	4631      	mov	r1, r6
 801387e:	4628      	mov	r0, r5
 8013880:	47b8      	blx	r7
 8013882:	3001      	adds	r0, #1
 8013884:	f43f aeb0 	beq.w	80135e8 <_printf_float+0x98>
 8013888:	f108 0801 	add.w	r8, r8, #1
 801388c:	e7ec      	b.n	8013868 <_printf_float+0x318>
 801388e:	4613      	mov	r3, r2
 8013890:	4631      	mov	r1, r6
 8013892:	4642      	mov	r2, r8
 8013894:	4628      	mov	r0, r5
 8013896:	47b8      	blx	r7
 8013898:	3001      	adds	r0, #1
 801389a:	d1bf      	bne.n	801381c <_printf_float+0x2cc>
 801389c:	e6a4      	b.n	80135e8 <_printf_float+0x98>
 801389e:	2301      	movs	r3, #1
 80138a0:	4631      	mov	r1, r6
 80138a2:	4628      	mov	r0, r5
 80138a4:	9204      	str	r2, [sp, #16]
 80138a6:	47b8      	blx	r7
 80138a8:	3001      	adds	r0, #1
 80138aa:	f43f ae9d 	beq.w	80135e8 <_printf_float+0x98>
 80138ae:	9b05      	ldr	r3, [sp, #20]
 80138b0:	9a04      	ldr	r2, [sp, #16]
 80138b2:	3301      	adds	r3, #1
 80138b4:	9305      	str	r3, [sp, #20]
 80138b6:	e7b7      	b.n	8013828 <_printf_float+0x2d8>
 80138b8:	4653      	mov	r3, sl
 80138ba:	465a      	mov	r2, fp
 80138bc:	4631      	mov	r1, r6
 80138be:	4628      	mov	r0, r5
 80138c0:	47b8      	blx	r7
 80138c2:	3001      	adds	r0, #1
 80138c4:	d1be      	bne.n	8013844 <_printf_float+0x2f4>
 80138c6:	e68f      	b.n	80135e8 <_printf_float+0x98>
 80138c8:	9a04      	ldr	r2, [sp, #16]
 80138ca:	464b      	mov	r3, r9
 80138cc:	4442      	add	r2, r8
 80138ce:	4631      	mov	r1, r6
 80138d0:	4628      	mov	r0, r5
 80138d2:	47b8      	blx	r7
 80138d4:	3001      	adds	r0, #1
 80138d6:	d1c1      	bne.n	801385c <_printf_float+0x30c>
 80138d8:	e686      	b.n	80135e8 <_printf_float+0x98>
 80138da:	9a08      	ldr	r2, [sp, #32]
 80138dc:	2a01      	cmp	r2, #1
 80138de:	dc01      	bgt.n	80138e4 <_printf_float+0x394>
 80138e0:	07db      	lsls	r3, r3, #31
 80138e2:	d537      	bpl.n	8013954 <_printf_float+0x404>
 80138e4:	2301      	movs	r3, #1
 80138e6:	4642      	mov	r2, r8
 80138e8:	4631      	mov	r1, r6
 80138ea:	4628      	mov	r0, r5
 80138ec:	47b8      	blx	r7
 80138ee:	3001      	adds	r0, #1
 80138f0:	f43f ae7a 	beq.w	80135e8 <_printf_float+0x98>
 80138f4:	4653      	mov	r3, sl
 80138f6:	465a      	mov	r2, fp
 80138f8:	4631      	mov	r1, r6
 80138fa:	4628      	mov	r0, r5
 80138fc:	47b8      	blx	r7
 80138fe:	3001      	adds	r0, #1
 8013900:	f43f ae72 	beq.w	80135e8 <_printf_float+0x98>
 8013904:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8013908:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801390c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013910:	9b08      	ldr	r3, [sp, #32]
 8013912:	d01a      	beq.n	801394a <_printf_float+0x3fa>
 8013914:	3b01      	subs	r3, #1
 8013916:	f108 0201 	add.w	r2, r8, #1
 801391a:	4631      	mov	r1, r6
 801391c:	4628      	mov	r0, r5
 801391e:	47b8      	blx	r7
 8013920:	3001      	adds	r0, #1
 8013922:	d10e      	bne.n	8013942 <_printf_float+0x3f2>
 8013924:	e660      	b.n	80135e8 <_printf_float+0x98>
 8013926:	2301      	movs	r3, #1
 8013928:	464a      	mov	r2, r9
 801392a:	4631      	mov	r1, r6
 801392c:	4628      	mov	r0, r5
 801392e:	47b8      	blx	r7
 8013930:	3001      	adds	r0, #1
 8013932:	f43f ae59 	beq.w	80135e8 <_printf_float+0x98>
 8013936:	f108 0801 	add.w	r8, r8, #1
 801393a:	9b08      	ldr	r3, [sp, #32]
 801393c:	3b01      	subs	r3, #1
 801393e:	4543      	cmp	r3, r8
 8013940:	dcf1      	bgt.n	8013926 <_printf_float+0x3d6>
 8013942:	9b04      	ldr	r3, [sp, #16]
 8013944:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8013948:	e6dd      	b.n	8013706 <_printf_float+0x1b6>
 801394a:	f04f 0800 	mov.w	r8, #0
 801394e:	f104 091a 	add.w	r9, r4, #26
 8013952:	e7f2      	b.n	801393a <_printf_float+0x3ea>
 8013954:	2301      	movs	r3, #1
 8013956:	4642      	mov	r2, r8
 8013958:	e7df      	b.n	801391a <_printf_float+0x3ca>
 801395a:	2301      	movs	r3, #1
 801395c:	464a      	mov	r2, r9
 801395e:	4631      	mov	r1, r6
 8013960:	4628      	mov	r0, r5
 8013962:	47b8      	blx	r7
 8013964:	3001      	adds	r0, #1
 8013966:	f43f ae3f 	beq.w	80135e8 <_printf_float+0x98>
 801396a:	f108 0801 	add.w	r8, r8, #1
 801396e:	68e3      	ldr	r3, [r4, #12]
 8013970:	9909      	ldr	r1, [sp, #36]	; 0x24
 8013972:	1a5b      	subs	r3, r3, r1
 8013974:	4543      	cmp	r3, r8
 8013976:	dcf0      	bgt.n	801395a <_printf_float+0x40a>
 8013978:	e6f9      	b.n	801376e <_printf_float+0x21e>
 801397a:	f04f 0800 	mov.w	r8, #0
 801397e:	f104 0919 	add.w	r9, r4, #25
 8013982:	e7f4      	b.n	801396e <_printf_float+0x41e>

08013984 <_printf_common>:
 8013984:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013988:	4616      	mov	r6, r2
 801398a:	4699      	mov	r9, r3
 801398c:	688a      	ldr	r2, [r1, #8]
 801398e:	690b      	ldr	r3, [r1, #16]
 8013990:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8013994:	4293      	cmp	r3, r2
 8013996:	bfb8      	it	lt
 8013998:	4613      	movlt	r3, r2
 801399a:	6033      	str	r3, [r6, #0]
 801399c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80139a0:	4607      	mov	r7, r0
 80139a2:	460c      	mov	r4, r1
 80139a4:	b10a      	cbz	r2, 80139aa <_printf_common+0x26>
 80139a6:	3301      	adds	r3, #1
 80139a8:	6033      	str	r3, [r6, #0]
 80139aa:	6823      	ldr	r3, [r4, #0]
 80139ac:	0699      	lsls	r1, r3, #26
 80139ae:	bf42      	ittt	mi
 80139b0:	6833      	ldrmi	r3, [r6, #0]
 80139b2:	3302      	addmi	r3, #2
 80139b4:	6033      	strmi	r3, [r6, #0]
 80139b6:	6825      	ldr	r5, [r4, #0]
 80139b8:	f015 0506 	ands.w	r5, r5, #6
 80139bc:	d106      	bne.n	80139cc <_printf_common+0x48>
 80139be:	f104 0a19 	add.w	sl, r4, #25
 80139c2:	68e3      	ldr	r3, [r4, #12]
 80139c4:	6832      	ldr	r2, [r6, #0]
 80139c6:	1a9b      	subs	r3, r3, r2
 80139c8:	42ab      	cmp	r3, r5
 80139ca:	dc26      	bgt.n	8013a1a <_printf_common+0x96>
 80139cc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80139d0:	1e13      	subs	r3, r2, #0
 80139d2:	6822      	ldr	r2, [r4, #0]
 80139d4:	bf18      	it	ne
 80139d6:	2301      	movne	r3, #1
 80139d8:	0692      	lsls	r2, r2, #26
 80139da:	d42b      	bmi.n	8013a34 <_printf_common+0xb0>
 80139dc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80139e0:	4649      	mov	r1, r9
 80139e2:	4638      	mov	r0, r7
 80139e4:	47c0      	blx	r8
 80139e6:	3001      	adds	r0, #1
 80139e8:	d01e      	beq.n	8013a28 <_printf_common+0xa4>
 80139ea:	6823      	ldr	r3, [r4, #0]
 80139ec:	6922      	ldr	r2, [r4, #16]
 80139ee:	f003 0306 	and.w	r3, r3, #6
 80139f2:	2b04      	cmp	r3, #4
 80139f4:	bf02      	ittt	eq
 80139f6:	68e5      	ldreq	r5, [r4, #12]
 80139f8:	6833      	ldreq	r3, [r6, #0]
 80139fa:	1aed      	subeq	r5, r5, r3
 80139fc:	68a3      	ldr	r3, [r4, #8]
 80139fe:	bf0c      	ite	eq
 8013a00:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8013a04:	2500      	movne	r5, #0
 8013a06:	4293      	cmp	r3, r2
 8013a08:	bfc4      	itt	gt
 8013a0a:	1a9b      	subgt	r3, r3, r2
 8013a0c:	18ed      	addgt	r5, r5, r3
 8013a0e:	2600      	movs	r6, #0
 8013a10:	341a      	adds	r4, #26
 8013a12:	42b5      	cmp	r5, r6
 8013a14:	d11a      	bne.n	8013a4c <_printf_common+0xc8>
 8013a16:	2000      	movs	r0, #0
 8013a18:	e008      	b.n	8013a2c <_printf_common+0xa8>
 8013a1a:	2301      	movs	r3, #1
 8013a1c:	4652      	mov	r2, sl
 8013a1e:	4649      	mov	r1, r9
 8013a20:	4638      	mov	r0, r7
 8013a22:	47c0      	blx	r8
 8013a24:	3001      	adds	r0, #1
 8013a26:	d103      	bne.n	8013a30 <_printf_common+0xac>
 8013a28:	f04f 30ff 	mov.w	r0, #4294967295
 8013a2c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013a30:	3501      	adds	r5, #1
 8013a32:	e7c6      	b.n	80139c2 <_printf_common+0x3e>
 8013a34:	18e1      	adds	r1, r4, r3
 8013a36:	1c5a      	adds	r2, r3, #1
 8013a38:	2030      	movs	r0, #48	; 0x30
 8013a3a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8013a3e:	4422      	add	r2, r4
 8013a40:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8013a44:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8013a48:	3302      	adds	r3, #2
 8013a4a:	e7c7      	b.n	80139dc <_printf_common+0x58>
 8013a4c:	2301      	movs	r3, #1
 8013a4e:	4622      	mov	r2, r4
 8013a50:	4649      	mov	r1, r9
 8013a52:	4638      	mov	r0, r7
 8013a54:	47c0      	blx	r8
 8013a56:	3001      	adds	r0, #1
 8013a58:	d0e6      	beq.n	8013a28 <_printf_common+0xa4>
 8013a5a:	3601      	adds	r6, #1
 8013a5c:	e7d9      	b.n	8013a12 <_printf_common+0x8e>
	...

08013a60 <_printf_i>:
 8013a60:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8013a64:	7e0f      	ldrb	r7, [r1, #24]
 8013a66:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8013a68:	2f78      	cmp	r7, #120	; 0x78
 8013a6a:	4691      	mov	r9, r2
 8013a6c:	4680      	mov	r8, r0
 8013a6e:	460c      	mov	r4, r1
 8013a70:	469a      	mov	sl, r3
 8013a72:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8013a76:	d807      	bhi.n	8013a88 <_printf_i+0x28>
 8013a78:	2f62      	cmp	r7, #98	; 0x62
 8013a7a:	d80a      	bhi.n	8013a92 <_printf_i+0x32>
 8013a7c:	2f00      	cmp	r7, #0
 8013a7e:	f000 80d4 	beq.w	8013c2a <_printf_i+0x1ca>
 8013a82:	2f58      	cmp	r7, #88	; 0x58
 8013a84:	f000 80c0 	beq.w	8013c08 <_printf_i+0x1a8>
 8013a88:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8013a8c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8013a90:	e03a      	b.n	8013b08 <_printf_i+0xa8>
 8013a92:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8013a96:	2b15      	cmp	r3, #21
 8013a98:	d8f6      	bhi.n	8013a88 <_printf_i+0x28>
 8013a9a:	a101      	add	r1, pc, #4	; (adr r1, 8013aa0 <_printf_i+0x40>)
 8013a9c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8013aa0:	08013af9 	.word	0x08013af9
 8013aa4:	08013b0d 	.word	0x08013b0d
 8013aa8:	08013a89 	.word	0x08013a89
 8013aac:	08013a89 	.word	0x08013a89
 8013ab0:	08013a89 	.word	0x08013a89
 8013ab4:	08013a89 	.word	0x08013a89
 8013ab8:	08013b0d 	.word	0x08013b0d
 8013abc:	08013a89 	.word	0x08013a89
 8013ac0:	08013a89 	.word	0x08013a89
 8013ac4:	08013a89 	.word	0x08013a89
 8013ac8:	08013a89 	.word	0x08013a89
 8013acc:	08013c11 	.word	0x08013c11
 8013ad0:	08013b39 	.word	0x08013b39
 8013ad4:	08013bcb 	.word	0x08013bcb
 8013ad8:	08013a89 	.word	0x08013a89
 8013adc:	08013a89 	.word	0x08013a89
 8013ae0:	08013c33 	.word	0x08013c33
 8013ae4:	08013a89 	.word	0x08013a89
 8013ae8:	08013b39 	.word	0x08013b39
 8013aec:	08013a89 	.word	0x08013a89
 8013af0:	08013a89 	.word	0x08013a89
 8013af4:	08013bd3 	.word	0x08013bd3
 8013af8:	682b      	ldr	r3, [r5, #0]
 8013afa:	1d1a      	adds	r2, r3, #4
 8013afc:	681b      	ldr	r3, [r3, #0]
 8013afe:	602a      	str	r2, [r5, #0]
 8013b00:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8013b04:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8013b08:	2301      	movs	r3, #1
 8013b0a:	e09f      	b.n	8013c4c <_printf_i+0x1ec>
 8013b0c:	6820      	ldr	r0, [r4, #0]
 8013b0e:	682b      	ldr	r3, [r5, #0]
 8013b10:	0607      	lsls	r7, r0, #24
 8013b12:	f103 0104 	add.w	r1, r3, #4
 8013b16:	6029      	str	r1, [r5, #0]
 8013b18:	d501      	bpl.n	8013b1e <_printf_i+0xbe>
 8013b1a:	681e      	ldr	r6, [r3, #0]
 8013b1c:	e003      	b.n	8013b26 <_printf_i+0xc6>
 8013b1e:	0646      	lsls	r6, r0, #25
 8013b20:	d5fb      	bpl.n	8013b1a <_printf_i+0xba>
 8013b22:	f9b3 6000 	ldrsh.w	r6, [r3]
 8013b26:	2e00      	cmp	r6, #0
 8013b28:	da03      	bge.n	8013b32 <_printf_i+0xd2>
 8013b2a:	232d      	movs	r3, #45	; 0x2d
 8013b2c:	4276      	negs	r6, r6
 8013b2e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8013b32:	485a      	ldr	r0, [pc, #360]	; (8013c9c <_printf_i+0x23c>)
 8013b34:	230a      	movs	r3, #10
 8013b36:	e012      	b.n	8013b5e <_printf_i+0xfe>
 8013b38:	682b      	ldr	r3, [r5, #0]
 8013b3a:	6820      	ldr	r0, [r4, #0]
 8013b3c:	1d19      	adds	r1, r3, #4
 8013b3e:	6029      	str	r1, [r5, #0]
 8013b40:	0605      	lsls	r5, r0, #24
 8013b42:	d501      	bpl.n	8013b48 <_printf_i+0xe8>
 8013b44:	681e      	ldr	r6, [r3, #0]
 8013b46:	e002      	b.n	8013b4e <_printf_i+0xee>
 8013b48:	0641      	lsls	r1, r0, #25
 8013b4a:	d5fb      	bpl.n	8013b44 <_printf_i+0xe4>
 8013b4c:	881e      	ldrh	r6, [r3, #0]
 8013b4e:	4853      	ldr	r0, [pc, #332]	; (8013c9c <_printf_i+0x23c>)
 8013b50:	2f6f      	cmp	r7, #111	; 0x6f
 8013b52:	bf0c      	ite	eq
 8013b54:	2308      	moveq	r3, #8
 8013b56:	230a      	movne	r3, #10
 8013b58:	2100      	movs	r1, #0
 8013b5a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8013b5e:	6865      	ldr	r5, [r4, #4]
 8013b60:	60a5      	str	r5, [r4, #8]
 8013b62:	2d00      	cmp	r5, #0
 8013b64:	bfa2      	ittt	ge
 8013b66:	6821      	ldrge	r1, [r4, #0]
 8013b68:	f021 0104 	bicge.w	r1, r1, #4
 8013b6c:	6021      	strge	r1, [r4, #0]
 8013b6e:	b90e      	cbnz	r6, 8013b74 <_printf_i+0x114>
 8013b70:	2d00      	cmp	r5, #0
 8013b72:	d04b      	beq.n	8013c0c <_printf_i+0x1ac>
 8013b74:	4615      	mov	r5, r2
 8013b76:	fbb6 f1f3 	udiv	r1, r6, r3
 8013b7a:	fb03 6711 	mls	r7, r3, r1, r6
 8013b7e:	5dc7      	ldrb	r7, [r0, r7]
 8013b80:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8013b84:	4637      	mov	r7, r6
 8013b86:	42bb      	cmp	r3, r7
 8013b88:	460e      	mov	r6, r1
 8013b8a:	d9f4      	bls.n	8013b76 <_printf_i+0x116>
 8013b8c:	2b08      	cmp	r3, #8
 8013b8e:	d10b      	bne.n	8013ba8 <_printf_i+0x148>
 8013b90:	6823      	ldr	r3, [r4, #0]
 8013b92:	07de      	lsls	r6, r3, #31
 8013b94:	d508      	bpl.n	8013ba8 <_printf_i+0x148>
 8013b96:	6923      	ldr	r3, [r4, #16]
 8013b98:	6861      	ldr	r1, [r4, #4]
 8013b9a:	4299      	cmp	r1, r3
 8013b9c:	bfde      	ittt	le
 8013b9e:	2330      	movle	r3, #48	; 0x30
 8013ba0:	f805 3c01 	strble.w	r3, [r5, #-1]
 8013ba4:	f105 35ff 	addle.w	r5, r5, #4294967295
 8013ba8:	1b52      	subs	r2, r2, r5
 8013baa:	6122      	str	r2, [r4, #16]
 8013bac:	f8cd a000 	str.w	sl, [sp]
 8013bb0:	464b      	mov	r3, r9
 8013bb2:	aa03      	add	r2, sp, #12
 8013bb4:	4621      	mov	r1, r4
 8013bb6:	4640      	mov	r0, r8
 8013bb8:	f7ff fee4 	bl	8013984 <_printf_common>
 8013bbc:	3001      	adds	r0, #1
 8013bbe:	d14a      	bne.n	8013c56 <_printf_i+0x1f6>
 8013bc0:	f04f 30ff 	mov.w	r0, #4294967295
 8013bc4:	b004      	add	sp, #16
 8013bc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013bca:	6823      	ldr	r3, [r4, #0]
 8013bcc:	f043 0320 	orr.w	r3, r3, #32
 8013bd0:	6023      	str	r3, [r4, #0]
 8013bd2:	4833      	ldr	r0, [pc, #204]	; (8013ca0 <_printf_i+0x240>)
 8013bd4:	2778      	movs	r7, #120	; 0x78
 8013bd6:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8013bda:	6823      	ldr	r3, [r4, #0]
 8013bdc:	6829      	ldr	r1, [r5, #0]
 8013bde:	061f      	lsls	r7, r3, #24
 8013be0:	f851 6b04 	ldr.w	r6, [r1], #4
 8013be4:	d402      	bmi.n	8013bec <_printf_i+0x18c>
 8013be6:	065f      	lsls	r7, r3, #25
 8013be8:	bf48      	it	mi
 8013bea:	b2b6      	uxthmi	r6, r6
 8013bec:	07df      	lsls	r7, r3, #31
 8013bee:	bf48      	it	mi
 8013bf0:	f043 0320 	orrmi.w	r3, r3, #32
 8013bf4:	6029      	str	r1, [r5, #0]
 8013bf6:	bf48      	it	mi
 8013bf8:	6023      	strmi	r3, [r4, #0]
 8013bfa:	b91e      	cbnz	r6, 8013c04 <_printf_i+0x1a4>
 8013bfc:	6823      	ldr	r3, [r4, #0]
 8013bfe:	f023 0320 	bic.w	r3, r3, #32
 8013c02:	6023      	str	r3, [r4, #0]
 8013c04:	2310      	movs	r3, #16
 8013c06:	e7a7      	b.n	8013b58 <_printf_i+0xf8>
 8013c08:	4824      	ldr	r0, [pc, #144]	; (8013c9c <_printf_i+0x23c>)
 8013c0a:	e7e4      	b.n	8013bd6 <_printf_i+0x176>
 8013c0c:	4615      	mov	r5, r2
 8013c0e:	e7bd      	b.n	8013b8c <_printf_i+0x12c>
 8013c10:	682b      	ldr	r3, [r5, #0]
 8013c12:	6826      	ldr	r6, [r4, #0]
 8013c14:	6961      	ldr	r1, [r4, #20]
 8013c16:	1d18      	adds	r0, r3, #4
 8013c18:	6028      	str	r0, [r5, #0]
 8013c1a:	0635      	lsls	r5, r6, #24
 8013c1c:	681b      	ldr	r3, [r3, #0]
 8013c1e:	d501      	bpl.n	8013c24 <_printf_i+0x1c4>
 8013c20:	6019      	str	r1, [r3, #0]
 8013c22:	e002      	b.n	8013c2a <_printf_i+0x1ca>
 8013c24:	0670      	lsls	r0, r6, #25
 8013c26:	d5fb      	bpl.n	8013c20 <_printf_i+0x1c0>
 8013c28:	8019      	strh	r1, [r3, #0]
 8013c2a:	2300      	movs	r3, #0
 8013c2c:	6123      	str	r3, [r4, #16]
 8013c2e:	4615      	mov	r5, r2
 8013c30:	e7bc      	b.n	8013bac <_printf_i+0x14c>
 8013c32:	682b      	ldr	r3, [r5, #0]
 8013c34:	1d1a      	adds	r2, r3, #4
 8013c36:	602a      	str	r2, [r5, #0]
 8013c38:	681d      	ldr	r5, [r3, #0]
 8013c3a:	6862      	ldr	r2, [r4, #4]
 8013c3c:	2100      	movs	r1, #0
 8013c3e:	4628      	mov	r0, r5
 8013c40:	f7ec fb4e 	bl	80002e0 <memchr>
 8013c44:	b108      	cbz	r0, 8013c4a <_printf_i+0x1ea>
 8013c46:	1b40      	subs	r0, r0, r5
 8013c48:	6060      	str	r0, [r4, #4]
 8013c4a:	6863      	ldr	r3, [r4, #4]
 8013c4c:	6123      	str	r3, [r4, #16]
 8013c4e:	2300      	movs	r3, #0
 8013c50:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8013c54:	e7aa      	b.n	8013bac <_printf_i+0x14c>
 8013c56:	6923      	ldr	r3, [r4, #16]
 8013c58:	462a      	mov	r2, r5
 8013c5a:	4649      	mov	r1, r9
 8013c5c:	4640      	mov	r0, r8
 8013c5e:	47d0      	blx	sl
 8013c60:	3001      	adds	r0, #1
 8013c62:	d0ad      	beq.n	8013bc0 <_printf_i+0x160>
 8013c64:	6823      	ldr	r3, [r4, #0]
 8013c66:	079b      	lsls	r3, r3, #30
 8013c68:	d413      	bmi.n	8013c92 <_printf_i+0x232>
 8013c6a:	68e0      	ldr	r0, [r4, #12]
 8013c6c:	9b03      	ldr	r3, [sp, #12]
 8013c6e:	4298      	cmp	r0, r3
 8013c70:	bfb8      	it	lt
 8013c72:	4618      	movlt	r0, r3
 8013c74:	e7a6      	b.n	8013bc4 <_printf_i+0x164>
 8013c76:	2301      	movs	r3, #1
 8013c78:	4632      	mov	r2, r6
 8013c7a:	4649      	mov	r1, r9
 8013c7c:	4640      	mov	r0, r8
 8013c7e:	47d0      	blx	sl
 8013c80:	3001      	adds	r0, #1
 8013c82:	d09d      	beq.n	8013bc0 <_printf_i+0x160>
 8013c84:	3501      	adds	r5, #1
 8013c86:	68e3      	ldr	r3, [r4, #12]
 8013c88:	9903      	ldr	r1, [sp, #12]
 8013c8a:	1a5b      	subs	r3, r3, r1
 8013c8c:	42ab      	cmp	r3, r5
 8013c8e:	dcf2      	bgt.n	8013c76 <_printf_i+0x216>
 8013c90:	e7eb      	b.n	8013c6a <_printf_i+0x20a>
 8013c92:	2500      	movs	r5, #0
 8013c94:	f104 0619 	add.w	r6, r4, #25
 8013c98:	e7f5      	b.n	8013c86 <_printf_i+0x226>
 8013c9a:	bf00      	nop
 8013c9c:	08017bce 	.word	0x08017bce
 8013ca0:	08017bdf 	.word	0x08017bdf

08013ca4 <_scanf_float>:
 8013ca4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013ca8:	b087      	sub	sp, #28
 8013caa:	4617      	mov	r7, r2
 8013cac:	9303      	str	r3, [sp, #12]
 8013cae:	688b      	ldr	r3, [r1, #8]
 8013cb0:	1e5a      	subs	r2, r3, #1
 8013cb2:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8013cb6:	bf83      	ittte	hi
 8013cb8:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8013cbc:	195b      	addhi	r3, r3, r5
 8013cbe:	9302      	strhi	r3, [sp, #8]
 8013cc0:	2300      	movls	r3, #0
 8013cc2:	bf86      	itte	hi
 8013cc4:	f240 135d 	movwhi	r3, #349	; 0x15d
 8013cc8:	608b      	strhi	r3, [r1, #8]
 8013cca:	9302      	strls	r3, [sp, #8]
 8013ccc:	680b      	ldr	r3, [r1, #0]
 8013cce:	468b      	mov	fp, r1
 8013cd0:	2500      	movs	r5, #0
 8013cd2:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8013cd6:	f84b 3b1c 	str.w	r3, [fp], #28
 8013cda:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8013cde:	4680      	mov	r8, r0
 8013ce0:	460c      	mov	r4, r1
 8013ce2:	465e      	mov	r6, fp
 8013ce4:	46aa      	mov	sl, r5
 8013ce6:	46a9      	mov	r9, r5
 8013ce8:	9501      	str	r5, [sp, #4]
 8013cea:	68a2      	ldr	r2, [r4, #8]
 8013cec:	b152      	cbz	r2, 8013d04 <_scanf_float+0x60>
 8013cee:	683b      	ldr	r3, [r7, #0]
 8013cf0:	781b      	ldrb	r3, [r3, #0]
 8013cf2:	2b4e      	cmp	r3, #78	; 0x4e
 8013cf4:	d864      	bhi.n	8013dc0 <_scanf_float+0x11c>
 8013cf6:	2b40      	cmp	r3, #64	; 0x40
 8013cf8:	d83c      	bhi.n	8013d74 <_scanf_float+0xd0>
 8013cfa:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8013cfe:	b2c8      	uxtb	r0, r1
 8013d00:	280e      	cmp	r0, #14
 8013d02:	d93a      	bls.n	8013d7a <_scanf_float+0xd6>
 8013d04:	f1b9 0f00 	cmp.w	r9, #0
 8013d08:	d003      	beq.n	8013d12 <_scanf_float+0x6e>
 8013d0a:	6823      	ldr	r3, [r4, #0]
 8013d0c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8013d10:	6023      	str	r3, [r4, #0]
 8013d12:	f10a 3aff 	add.w	sl, sl, #4294967295
 8013d16:	f1ba 0f01 	cmp.w	sl, #1
 8013d1a:	f200 8113 	bhi.w	8013f44 <_scanf_float+0x2a0>
 8013d1e:	455e      	cmp	r6, fp
 8013d20:	f200 8105 	bhi.w	8013f2e <_scanf_float+0x28a>
 8013d24:	2501      	movs	r5, #1
 8013d26:	4628      	mov	r0, r5
 8013d28:	b007      	add	sp, #28
 8013d2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013d2e:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8013d32:	2a0d      	cmp	r2, #13
 8013d34:	d8e6      	bhi.n	8013d04 <_scanf_float+0x60>
 8013d36:	a101      	add	r1, pc, #4	; (adr r1, 8013d3c <_scanf_float+0x98>)
 8013d38:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8013d3c:	08013e7b 	.word	0x08013e7b
 8013d40:	08013d05 	.word	0x08013d05
 8013d44:	08013d05 	.word	0x08013d05
 8013d48:	08013d05 	.word	0x08013d05
 8013d4c:	08013edb 	.word	0x08013edb
 8013d50:	08013eb3 	.word	0x08013eb3
 8013d54:	08013d05 	.word	0x08013d05
 8013d58:	08013d05 	.word	0x08013d05
 8013d5c:	08013e89 	.word	0x08013e89
 8013d60:	08013d05 	.word	0x08013d05
 8013d64:	08013d05 	.word	0x08013d05
 8013d68:	08013d05 	.word	0x08013d05
 8013d6c:	08013d05 	.word	0x08013d05
 8013d70:	08013e41 	.word	0x08013e41
 8013d74:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8013d78:	e7db      	b.n	8013d32 <_scanf_float+0x8e>
 8013d7a:	290e      	cmp	r1, #14
 8013d7c:	d8c2      	bhi.n	8013d04 <_scanf_float+0x60>
 8013d7e:	a001      	add	r0, pc, #4	; (adr r0, 8013d84 <_scanf_float+0xe0>)
 8013d80:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8013d84:	08013e33 	.word	0x08013e33
 8013d88:	08013d05 	.word	0x08013d05
 8013d8c:	08013e33 	.word	0x08013e33
 8013d90:	08013ec7 	.word	0x08013ec7
 8013d94:	08013d05 	.word	0x08013d05
 8013d98:	08013de1 	.word	0x08013de1
 8013d9c:	08013e1d 	.word	0x08013e1d
 8013da0:	08013e1d 	.word	0x08013e1d
 8013da4:	08013e1d 	.word	0x08013e1d
 8013da8:	08013e1d 	.word	0x08013e1d
 8013dac:	08013e1d 	.word	0x08013e1d
 8013db0:	08013e1d 	.word	0x08013e1d
 8013db4:	08013e1d 	.word	0x08013e1d
 8013db8:	08013e1d 	.word	0x08013e1d
 8013dbc:	08013e1d 	.word	0x08013e1d
 8013dc0:	2b6e      	cmp	r3, #110	; 0x6e
 8013dc2:	d809      	bhi.n	8013dd8 <_scanf_float+0x134>
 8013dc4:	2b60      	cmp	r3, #96	; 0x60
 8013dc6:	d8b2      	bhi.n	8013d2e <_scanf_float+0x8a>
 8013dc8:	2b54      	cmp	r3, #84	; 0x54
 8013dca:	d077      	beq.n	8013ebc <_scanf_float+0x218>
 8013dcc:	2b59      	cmp	r3, #89	; 0x59
 8013dce:	d199      	bne.n	8013d04 <_scanf_float+0x60>
 8013dd0:	2d07      	cmp	r5, #7
 8013dd2:	d197      	bne.n	8013d04 <_scanf_float+0x60>
 8013dd4:	2508      	movs	r5, #8
 8013dd6:	e029      	b.n	8013e2c <_scanf_float+0x188>
 8013dd8:	2b74      	cmp	r3, #116	; 0x74
 8013dda:	d06f      	beq.n	8013ebc <_scanf_float+0x218>
 8013ddc:	2b79      	cmp	r3, #121	; 0x79
 8013dde:	e7f6      	b.n	8013dce <_scanf_float+0x12a>
 8013de0:	6821      	ldr	r1, [r4, #0]
 8013de2:	05c8      	lsls	r0, r1, #23
 8013de4:	d51a      	bpl.n	8013e1c <_scanf_float+0x178>
 8013de6:	9b02      	ldr	r3, [sp, #8]
 8013de8:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8013dec:	6021      	str	r1, [r4, #0]
 8013dee:	f109 0901 	add.w	r9, r9, #1
 8013df2:	b11b      	cbz	r3, 8013dfc <_scanf_float+0x158>
 8013df4:	3b01      	subs	r3, #1
 8013df6:	3201      	adds	r2, #1
 8013df8:	9302      	str	r3, [sp, #8]
 8013dfa:	60a2      	str	r2, [r4, #8]
 8013dfc:	68a3      	ldr	r3, [r4, #8]
 8013dfe:	3b01      	subs	r3, #1
 8013e00:	60a3      	str	r3, [r4, #8]
 8013e02:	6923      	ldr	r3, [r4, #16]
 8013e04:	3301      	adds	r3, #1
 8013e06:	6123      	str	r3, [r4, #16]
 8013e08:	687b      	ldr	r3, [r7, #4]
 8013e0a:	3b01      	subs	r3, #1
 8013e0c:	2b00      	cmp	r3, #0
 8013e0e:	607b      	str	r3, [r7, #4]
 8013e10:	f340 8084 	ble.w	8013f1c <_scanf_float+0x278>
 8013e14:	683b      	ldr	r3, [r7, #0]
 8013e16:	3301      	adds	r3, #1
 8013e18:	603b      	str	r3, [r7, #0]
 8013e1a:	e766      	b.n	8013cea <_scanf_float+0x46>
 8013e1c:	eb1a 0f05 	cmn.w	sl, r5
 8013e20:	f47f af70 	bne.w	8013d04 <_scanf_float+0x60>
 8013e24:	6822      	ldr	r2, [r4, #0]
 8013e26:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8013e2a:	6022      	str	r2, [r4, #0]
 8013e2c:	f806 3b01 	strb.w	r3, [r6], #1
 8013e30:	e7e4      	b.n	8013dfc <_scanf_float+0x158>
 8013e32:	6822      	ldr	r2, [r4, #0]
 8013e34:	0610      	lsls	r0, r2, #24
 8013e36:	f57f af65 	bpl.w	8013d04 <_scanf_float+0x60>
 8013e3a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8013e3e:	e7f4      	b.n	8013e2a <_scanf_float+0x186>
 8013e40:	f1ba 0f00 	cmp.w	sl, #0
 8013e44:	d10e      	bne.n	8013e64 <_scanf_float+0x1c0>
 8013e46:	f1b9 0f00 	cmp.w	r9, #0
 8013e4a:	d10e      	bne.n	8013e6a <_scanf_float+0x1c6>
 8013e4c:	6822      	ldr	r2, [r4, #0]
 8013e4e:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8013e52:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8013e56:	d108      	bne.n	8013e6a <_scanf_float+0x1c6>
 8013e58:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8013e5c:	6022      	str	r2, [r4, #0]
 8013e5e:	f04f 0a01 	mov.w	sl, #1
 8013e62:	e7e3      	b.n	8013e2c <_scanf_float+0x188>
 8013e64:	f1ba 0f02 	cmp.w	sl, #2
 8013e68:	d055      	beq.n	8013f16 <_scanf_float+0x272>
 8013e6a:	2d01      	cmp	r5, #1
 8013e6c:	d002      	beq.n	8013e74 <_scanf_float+0x1d0>
 8013e6e:	2d04      	cmp	r5, #4
 8013e70:	f47f af48 	bne.w	8013d04 <_scanf_float+0x60>
 8013e74:	3501      	adds	r5, #1
 8013e76:	b2ed      	uxtb	r5, r5
 8013e78:	e7d8      	b.n	8013e2c <_scanf_float+0x188>
 8013e7a:	f1ba 0f01 	cmp.w	sl, #1
 8013e7e:	f47f af41 	bne.w	8013d04 <_scanf_float+0x60>
 8013e82:	f04f 0a02 	mov.w	sl, #2
 8013e86:	e7d1      	b.n	8013e2c <_scanf_float+0x188>
 8013e88:	b97d      	cbnz	r5, 8013eaa <_scanf_float+0x206>
 8013e8a:	f1b9 0f00 	cmp.w	r9, #0
 8013e8e:	f47f af3c 	bne.w	8013d0a <_scanf_float+0x66>
 8013e92:	6822      	ldr	r2, [r4, #0]
 8013e94:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8013e98:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8013e9c:	f47f af39 	bne.w	8013d12 <_scanf_float+0x6e>
 8013ea0:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8013ea4:	6022      	str	r2, [r4, #0]
 8013ea6:	2501      	movs	r5, #1
 8013ea8:	e7c0      	b.n	8013e2c <_scanf_float+0x188>
 8013eaa:	2d03      	cmp	r5, #3
 8013eac:	d0e2      	beq.n	8013e74 <_scanf_float+0x1d0>
 8013eae:	2d05      	cmp	r5, #5
 8013eb0:	e7de      	b.n	8013e70 <_scanf_float+0x1cc>
 8013eb2:	2d02      	cmp	r5, #2
 8013eb4:	f47f af26 	bne.w	8013d04 <_scanf_float+0x60>
 8013eb8:	2503      	movs	r5, #3
 8013eba:	e7b7      	b.n	8013e2c <_scanf_float+0x188>
 8013ebc:	2d06      	cmp	r5, #6
 8013ebe:	f47f af21 	bne.w	8013d04 <_scanf_float+0x60>
 8013ec2:	2507      	movs	r5, #7
 8013ec4:	e7b2      	b.n	8013e2c <_scanf_float+0x188>
 8013ec6:	6822      	ldr	r2, [r4, #0]
 8013ec8:	0591      	lsls	r1, r2, #22
 8013eca:	f57f af1b 	bpl.w	8013d04 <_scanf_float+0x60>
 8013ece:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8013ed2:	6022      	str	r2, [r4, #0]
 8013ed4:	f8cd 9004 	str.w	r9, [sp, #4]
 8013ed8:	e7a8      	b.n	8013e2c <_scanf_float+0x188>
 8013eda:	6822      	ldr	r2, [r4, #0]
 8013edc:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8013ee0:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8013ee4:	d006      	beq.n	8013ef4 <_scanf_float+0x250>
 8013ee6:	0550      	lsls	r0, r2, #21
 8013ee8:	f57f af0c 	bpl.w	8013d04 <_scanf_float+0x60>
 8013eec:	f1b9 0f00 	cmp.w	r9, #0
 8013ef0:	f43f af0f 	beq.w	8013d12 <_scanf_float+0x6e>
 8013ef4:	0591      	lsls	r1, r2, #22
 8013ef6:	bf58      	it	pl
 8013ef8:	9901      	ldrpl	r1, [sp, #4]
 8013efa:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8013efe:	bf58      	it	pl
 8013f00:	eba9 0101 	subpl.w	r1, r9, r1
 8013f04:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8013f08:	bf58      	it	pl
 8013f0a:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8013f0e:	6022      	str	r2, [r4, #0]
 8013f10:	f04f 0900 	mov.w	r9, #0
 8013f14:	e78a      	b.n	8013e2c <_scanf_float+0x188>
 8013f16:	f04f 0a03 	mov.w	sl, #3
 8013f1a:	e787      	b.n	8013e2c <_scanf_float+0x188>
 8013f1c:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8013f20:	4639      	mov	r1, r7
 8013f22:	4640      	mov	r0, r8
 8013f24:	4798      	blx	r3
 8013f26:	2800      	cmp	r0, #0
 8013f28:	f43f aedf 	beq.w	8013cea <_scanf_float+0x46>
 8013f2c:	e6ea      	b.n	8013d04 <_scanf_float+0x60>
 8013f2e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8013f32:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8013f36:	463a      	mov	r2, r7
 8013f38:	4640      	mov	r0, r8
 8013f3a:	4798      	blx	r3
 8013f3c:	6923      	ldr	r3, [r4, #16]
 8013f3e:	3b01      	subs	r3, #1
 8013f40:	6123      	str	r3, [r4, #16]
 8013f42:	e6ec      	b.n	8013d1e <_scanf_float+0x7a>
 8013f44:	1e6b      	subs	r3, r5, #1
 8013f46:	2b06      	cmp	r3, #6
 8013f48:	d825      	bhi.n	8013f96 <_scanf_float+0x2f2>
 8013f4a:	2d02      	cmp	r5, #2
 8013f4c:	d836      	bhi.n	8013fbc <_scanf_float+0x318>
 8013f4e:	455e      	cmp	r6, fp
 8013f50:	f67f aee8 	bls.w	8013d24 <_scanf_float+0x80>
 8013f54:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8013f58:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8013f5c:	463a      	mov	r2, r7
 8013f5e:	4640      	mov	r0, r8
 8013f60:	4798      	blx	r3
 8013f62:	6923      	ldr	r3, [r4, #16]
 8013f64:	3b01      	subs	r3, #1
 8013f66:	6123      	str	r3, [r4, #16]
 8013f68:	e7f1      	b.n	8013f4e <_scanf_float+0x2aa>
 8013f6a:	9802      	ldr	r0, [sp, #8]
 8013f6c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8013f70:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8013f74:	9002      	str	r0, [sp, #8]
 8013f76:	463a      	mov	r2, r7
 8013f78:	4640      	mov	r0, r8
 8013f7a:	4798      	blx	r3
 8013f7c:	6923      	ldr	r3, [r4, #16]
 8013f7e:	3b01      	subs	r3, #1
 8013f80:	6123      	str	r3, [r4, #16]
 8013f82:	f10a 3aff 	add.w	sl, sl, #4294967295
 8013f86:	fa5f fa8a 	uxtb.w	sl, sl
 8013f8a:	f1ba 0f02 	cmp.w	sl, #2
 8013f8e:	d1ec      	bne.n	8013f6a <_scanf_float+0x2c6>
 8013f90:	3d03      	subs	r5, #3
 8013f92:	b2ed      	uxtb	r5, r5
 8013f94:	1b76      	subs	r6, r6, r5
 8013f96:	6823      	ldr	r3, [r4, #0]
 8013f98:	05da      	lsls	r2, r3, #23
 8013f9a:	d52f      	bpl.n	8013ffc <_scanf_float+0x358>
 8013f9c:	055b      	lsls	r3, r3, #21
 8013f9e:	d510      	bpl.n	8013fc2 <_scanf_float+0x31e>
 8013fa0:	455e      	cmp	r6, fp
 8013fa2:	f67f aebf 	bls.w	8013d24 <_scanf_float+0x80>
 8013fa6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8013faa:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8013fae:	463a      	mov	r2, r7
 8013fb0:	4640      	mov	r0, r8
 8013fb2:	4798      	blx	r3
 8013fb4:	6923      	ldr	r3, [r4, #16]
 8013fb6:	3b01      	subs	r3, #1
 8013fb8:	6123      	str	r3, [r4, #16]
 8013fba:	e7f1      	b.n	8013fa0 <_scanf_float+0x2fc>
 8013fbc:	46aa      	mov	sl, r5
 8013fbe:	9602      	str	r6, [sp, #8]
 8013fc0:	e7df      	b.n	8013f82 <_scanf_float+0x2de>
 8013fc2:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8013fc6:	6923      	ldr	r3, [r4, #16]
 8013fc8:	2965      	cmp	r1, #101	; 0x65
 8013fca:	f103 33ff 	add.w	r3, r3, #4294967295
 8013fce:	f106 35ff 	add.w	r5, r6, #4294967295
 8013fd2:	6123      	str	r3, [r4, #16]
 8013fd4:	d00c      	beq.n	8013ff0 <_scanf_float+0x34c>
 8013fd6:	2945      	cmp	r1, #69	; 0x45
 8013fd8:	d00a      	beq.n	8013ff0 <_scanf_float+0x34c>
 8013fda:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8013fde:	463a      	mov	r2, r7
 8013fe0:	4640      	mov	r0, r8
 8013fe2:	4798      	blx	r3
 8013fe4:	6923      	ldr	r3, [r4, #16]
 8013fe6:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8013fea:	3b01      	subs	r3, #1
 8013fec:	1eb5      	subs	r5, r6, #2
 8013fee:	6123      	str	r3, [r4, #16]
 8013ff0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8013ff4:	463a      	mov	r2, r7
 8013ff6:	4640      	mov	r0, r8
 8013ff8:	4798      	blx	r3
 8013ffa:	462e      	mov	r6, r5
 8013ffc:	6825      	ldr	r5, [r4, #0]
 8013ffe:	f015 0510 	ands.w	r5, r5, #16
 8014002:	d14d      	bne.n	80140a0 <_scanf_float+0x3fc>
 8014004:	7035      	strb	r5, [r6, #0]
 8014006:	6823      	ldr	r3, [r4, #0]
 8014008:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 801400c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8014010:	d11a      	bne.n	8014048 <_scanf_float+0x3a4>
 8014012:	9b01      	ldr	r3, [sp, #4]
 8014014:	454b      	cmp	r3, r9
 8014016:	eba3 0209 	sub.w	r2, r3, r9
 801401a:	d122      	bne.n	8014062 <_scanf_float+0x3be>
 801401c:	2200      	movs	r2, #0
 801401e:	4659      	mov	r1, fp
 8014020:	4640      	mov	r0, r8
 8014022:	f002 fb4f 	bl	80166c4 <_strtod_r>
 8014026:	9b03      	ldr	r3, [sp, #12]
 8014028:	6821      	ldr	r1, [r4, #0]
 801402a:	681b      	ldr	r3, [r3, #0]
 801402c:	f011 0f02 	tst.w	r1, #2
 8014030:	f103 0204 	add.w	r2, r3, #4
 8014034:	d020      	beq.n	8014078 <_scanf_float+0x3d4>
 8014036:	9903      	ldr	r1, [sp, #12]
 8014038:	600a      	str	r2, [r1, #0]
 801403a:	681b      	ldr	r3, [r3, #0]
 801403c:	ed83 0b00 	vstr	d0, [r3]
 8014040:	68e3      	ldr	r3, [r4, #12]
 8014042:	3301      	adds	r3, #1
 8014044:	60e3      	str	r3, [r4, #12]
 8014046:	e66e      	b.n	8013d26 <_scanf_float+0x82>
 8014048:	9b04      	ldr	r3, [sp, #16]
 801404a:	2b00      	cmp	r3, #0
 801404c:	d0e6      	beq.n	801401c <_scanf_float+0x378>
 801404e:	9905      	ldr	r1, [sp, #20]
 8014050:	230a      	movs	r3, #10
 8014052:	462a      	mov	r2, r5
 8014054:	3101      	adds	r1, #1
 8014056:	4640      	mov	r0, r8
 8014058:	f002 fbbc 	bl	80167d4 <_strtol_r>
 801405c:	9b04      	ldr	r3, [sp, #16]
 801405e:	9e05      	ldr	r6, [sp, #20]
 8014060:	1ac2      	subs	r2, r0, r3
 8014062:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8014066:	429e      	cmp	r6, r3
 8014068:	bf28      	it	cs
 801406a:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 801406e:	490d      	ldr	r1, [pc, #52]	; (80140a4 <_scanf_float+0x400>)
 8014070:	4630      	mov	r0, r6
 8014072:	f000 f911 	bl	8014298 <siprintf>
 8014076:	e7d1      	b.n	801401c <_scanf_float+0x378>
 8014078:	f011 0f04 	tst.w	r1, #4
 801407c:	9903      	ldr	r1, [sp, #12]
 801407e:	600a      	str	r2, [r1, #0]
 8014080:	d1db      	bne.n	801403a <_scanf_float+0x396>
 8014082:	eeb4 0b40 	vcmp.f64	d0, d0
 8014086:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801408a:	681e      	ldr	r6, [r3, #0]
 801408c:	d705      	bvc.n	801409a <_scanf_float+0x3f6>
 801408e:	4806      	ldr	r0, [pc, #24]	; (80140a8 <_scanf_float+0x404>)
 8014090:	f000 fa5a 	bl	8014548 <nanf>
 8014094:	ed86 0a00 	vstr	s0, [r6]
 8014098:	e7d2      	b.n	8014040 <_scanf_float+0x39c>
 801409a:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 801409e:	e7f9      	b.n	8014094 <_scanf_float+0x3f0>
 80140a0:	2500      	movs	r5, #0
 80140a2:	e640      	b.n	8013d26 <_scanf_float+0x82>
 80140a4:	08017bf0 	.word	0x08017bf0
 80140a8:	08017f85 	.word	0x08017f85

080140ac <std>:
 80140ac:	2300      	movs	r3, #0
 80140ae:	b510      	push	{r4, lr}
 80140b0:	4604      	mov	r4, r0
 80140b2:	e9c0 3300 	strd	r3, r3, [r0]
 80140b6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80140ba:	6083      	str	r3, [r0, #8]
 80140bc:	8181      	strh	r1, [r0, #12]
 80140be:	6643      	str	r3, [r0, #100]	; 0x64
 80140c0:	81c2      	strh	r2, [r0, #14]
 80140c2:	6183      	str	r3, [r0, #24]
 80140c4:	4619      	mov	r1, r3
 80140c6:	2208      	movs	r2, #8
 80140c8:	305c      	adds	r0, #92	; 0x5c
 80140ca:	f000 f948 	bl	801435e <memset>
 80140ce:	4b0d      	ldr	r3, [pc, #52]	; (8014104 <std+0x58>)
 80140d0:	6263      	str	r3, [r4, #36]	; 0x24
 80140d2:	4b0d      	ldr	r3, [pc, #52]	; (8014108 <std+0x5c>)
 80140d4:	62a3      	str	r3, [r4, #40]	; 0x28
 80140d6:	4b0d      	ldr	r3, [pc, #52]	; (801410c <std+0x60>)
 80140d8:	62e3      	str	r3, [r4, #44]	; 0x2c
 80140da:	4b0d      	ldr	r3, [pc, #52]	; (8014110 <std+0x64>)
 80140dc:	6323      	str	r3, [r4, #48]	; 0x30
 80140de:	4b0d      	ldr	r3, [pc, #52]	; (8014114 <std+0x68>)
 80140e0:	6224      	str	r4, [r4, #32]
 80140e2:	429c      	cmp	r4, r3
 80140e4:	d006      	beq.n	80140f4 <std+0x48>
 80140e6:	f103 0268 	add.w	r2, r3, #104	; 0x68
 80140ea:	4294      	cmp	r4, r2
 80140ec:	d002      	beq.n	80140f4 <std+0x48>
 80140ee:	33d0      	adds	r3, #208	; 0xd0
 80140f0:	429c      	cmp	r4, r3
 80140f2:	d105      	bne.n	8014100 <std+0x54>
 80140f4:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80140f8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80140fc:	f000 ba12 	b.w	8014524 <__retarget_lock_init_recursive>
 8014100:	bd10      	pop	{r4, pc}
 8014102:	bf00      	nop
 8014104:	080142d9 	.word	0x080142d9
 8014108:	080142fb 	.word	0x080142fb
 801410c:	08014333 	.word	0x08014333
 8014110:	08014357 	.word	0x08014357
 8014114:	24005608 	.word	0x24005608

08014118 <stdio_exit_handler>:
 8014118:	4a02      	ldr	r2, [pc, #8]	; (8014124 <stdio_exit_handler+0xc>)
 801411a:	4903      	ldr	r1, [pc, #12]	; (8014128 <stdio_exit_handler+0x10>)
 801411c:	4803      	ldr	r0, [pc, #12]	; (801412c <stdio_exit_handler+0x14>)
 801411e:	f000 b869 	b.w	80141f4 <_fwalk_sglue>
 8014122:	bf00      	nop
 8014124:	24000014 	.word	0x24000014
 8014128:	08016b95 	.word	0x08016b95
 801412c:	24000020 	.word	0x24000020

08014130 <cleanup_stdio>:
 8014130:	6841      	ldr	r1, [r0, #4]
 8014132:	4b0c      	ldr	r3, [pc, #48]	; (8014164 <cleanup_stdio+0x34>)
 8014134:	4299      	cmp	r1, r3
 8014136:	b510      	push	{r4, lr}
 8014138:	4604      	mov	r4, r0
 801413a:	d001      	beq.n	8014140 <cleanup_stdio+0x10>
 801413c:	f002 fd2a 	bl	8016b94 <_fflush_r>
 8014140:	68a1      	ldr	r1, [r4, #8]
 8014142:	4b09      	ldr	r3, [pc, #36]	; (8014168 <cleanup_stdio+0x38>)
 8014144:	4299      	cmp	r1, r3
 8014146:	d002      	beq.n	801414e <cleanup_stdio+0x1e>
 8014148:	4620      	mov	r0, r4
 801414a:	f002 fd23 	bl	8016b94 <_fflush_r>
 801414e:	68e1      	ldr	r1, [r4, #12]
 8014150:	4b06      	ldr	r3, [pc, #24]	; (801416c <cleanup_stdio+0x3c>)
 8014152:	4299      	cmp	r1, r3
 8014154:	d004      	beq.n	8014160 <cleanup_stdio+0x30>
 8014156:	4620      	mov	r0, r4
 8014158:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801415c:	f002 bd1a 	b.w	8016b94 <_fflush_r>
 8014160:	bd10      	pop	{r4, pc}
 8014162:	bf00      	nop
 8014164:	24005608 	.word	0x24005608
 8014168:	24005670 	.word	0x24005670
 801416c:	240056d8 	.word	0x240056d8

08014170 <global_stdio_init.part.0>:
 8014170:	b510      	push	{r4, lr}
 8014172:	4b0b      	ldr	r3, [pc, #44]	; (80141a0 <global_stdio_init.part.0+0x30>)
 8014174:	4c0b      	ldr	r4, [pc, #44]	; (80141a4 <global_stdio_init.part.0+0x34>)
 8014176:	4a0c      	ldr	r2, [pc, #48]	; (80141a8 <global_stdio_init.part.0+0x38>)
 8014178:	601a      	str	r2, [r3, #0]
 801417a:	4620      	mov	r0, r4
 801417c:	2200      	movs	r2, #0
 801417e:	2104      	movs	r1, #4
 8014180:	f7ff ff94 	bl	80140ac <std>
 8014184:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8014188:	2201      	movs	r2, #1
 801418a:	2109      	movs	r1, #9
 801418c:	f7ff ff8e 	bl	80140ac <std>
 8014190:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8014194:	2202      	movs	r2, #2
 8014196:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801419a:	2112      	movs	r1, #18
 801419c:	f7ff bf86 	b.w	80140ac <std>
 80141a0:	24005740 	.word	0x24005740
 80141a4:	24005608 	.word	0x24005608
 80141a8:	08014119 	.word	0x08014119

080141ac <__sfp_lock_acquire>:
 80141ac:	4801      	ldr	r0, [pc, #4]	; (80141b4 <__sfp_lock_acquire+0x8>)
 80141ae:	f000 b9ba 	b.w	8014526 <__retarget_lock_acquire_recursive>
 80141b2:	bf00      	nop
 80141b4:	24005749 	.word	0x24005749

080141b8 <__sfp_lock_release>:
 80141b8:	4801      	ldr	r0, [pc, #4]	; (80141c0 <__sfp_lock_release+0x8>)
 80141ba:	f000 b9b5 	b.w	8014528 <__retarget_lock_release_recursive>
 80141be:	bf00      	nop
 80141c0:	24005749 	.word	0x24005749

080141c4 <__sinit>:
 80141c4:	b510      	push	{r4, lr}
 80141c6:	4604      	mov	r4, r0
 80141c8:	f7ff fff0 	bl	80141ac <__sfp_lock_acquire>
 80141cc:	6a23      	ldr	r3, [r4, #32]
 80141ce:	b11b      	cbz	r3, 80141d8 <__sinit+0x14>
 80141d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80141d4:	f7ff bff0 	b.w	80141b8 <__sfp_lock_release>
 80141d8:	4b04      	ldr	r3, [pc, #16]	; (80141ec <__sinit+0x28>)
 80141da:	6223      	str	r3, [r4, #32]
 80141dc:	4b04      	ldr	r3, [pc, #16]	; (80141f0 <__sinit+0x2c>)
 80141de:	681b      	ldr	r3, [r3, #0]
 80141e0:	2b00      	cmp	r3, #0
 80141e2:	d1f5      	bne.n	80141d0 <__sinit+0xc>
 80141e4:	f7ff ffc4 	bl	8014170 <global_stdio_init.part.0>
 80141e8:	e7f2      	b.n	80141d0 <__sinit+0xc>
 80141ea:	bf00      	nop
 80141ec:	08014131 	.word	0x08014131
 80141f0:	24005740 	.word	0x24005740

080141f4 <_fwalk_sglue>:
 80141f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80141f8:	4607      	mov	r7, r0
 80141fa:	4688      	mov	r8, r1
 80141fc:	4614      	mov	r4, r2
 80141fe:	2600      	movs	r6, #0
 8014200:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8014204:	f1b9 0901 	subs.w	r9, r9, #1
 8014208:	d505      	bpl.n	8014216 <_fwalk_sglue+0x22>
 801420a:	6824      	ldr	r4, [r4, #0]
 801420c:	2c00      	cmp	r4, #0
 801420e:	d1f7      	bne.n	8014200 <_fwalk_sglue+0xc>
 8014210:	4630      	mov	r0, r6
 8014212:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8014216:	89ab      	ldrh	r3, [r5, #12]
 8014218:	2b01      	cmp	r3, #1
 801421a:	d907      	bls.n	801422c <_fwalk_sglue+0x38>
 801421c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8014220:	3301      	adds	r3, #1
 8014222:	d003      	beq.n	801422c <_fwalk_sglue+0x38>
 8014224:	4629      	mov	r1, r5
 8014226:	4638      	mov	r0, r7
 8014228:	47c0      	blx	r8
 801422a:	4306      	orrs	r6, r0
 801422c:	3568      	adds	r5, #104	; 0x68
 801422e:	e7e9      	b.n	8014204 <_fwalk_sglue+0x10>

08014230 <sniprintf>:
 8014230:	b40c      	push	{r2, r3}
 8014232:	b530      	push	{r4, r5, lr}
 8014234:	4b17      	ldr	r3, [pc, #92]	; (8014294 <sniprintf+0x64>)
 8014236:	1e0c      	subs	r4, r1, #0
 8014238:	681d      	ldr	r5, [r3, #0]
 801423a:	b09d      	sub	sp, #116	; 0x74
 801423c:	da08      	bge.n	8014250 <sniprintf+0x20>
 801423e:	238b      	movs	r3, #139	; 0x8b
 8014240:	602b      	str	r3, [r5, #0]
 8014242:	f04f 30ff 	mov.w	r0, #4294967295
 8014246:	b01d      	add	sp, #116	; 0x74
 8014248:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801424c:	b002      	add	sp, #8
 801424e:	4770      	bx	lr
 8014250:	f44f 7302 	mov.w	r3, #520	; 0x208
 8014254:	f8ad 3014 	strh.w	r3, [sp, #20]
 8014258:	bf14      	ite	ne
 801425a:	f104 33ff 	addne.w	r3, r4, #4294967295
 801425e:	4623      	moveq	r3, r4
 8014260:	9304      	str	r3, [sp, #16]
 8014262:	9307      	str	r3, [sp, #28]
 8014264:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8014268:	9002      	str	r0, [sp, #8]
 801426a:	9006      	str	r0, [sp, #24]
 801426c:	f8ad 3016 	strh.w	r3, [sp, #22]
 8014270:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8014272:	ab21      	add	r3, sp, #132	; 0x84
 8014274:	a902      	add	r1, sp, #8
 8014276:	4628      	mov	r0, r5
 8014278:	9301      	str	r3, [sp, #4]
 801427a:	f002 fb07 	bl	801688c <_svfiprintf_r>
 801427e:	1c43      	adds	r3, r0, #1
 8014280:	bfbc      	itt	lt
 8014282:	238b      	movlt	r3, #139	; 0x8b
 8014284:	602b      	strlt	r3, [r5, #0]
 8014286:	2c00      	cmp	r4, #0
 8014288:	d0dd      	beq.n	8014246 <sniprintf+0x16>
 801428a:	9b02      	ldr	r3, [sp, #8]
 801428c:	2200      	movs	r2, #0
 801428e:	701a      	strb	r2, [r3, #0]
 8014290:	e7d9      	b.n	8014246 <sniprintf+0x16>
 8014292:	bf00      	nop
 8014294:	2400006c 	.word	0x2400006c

08014298 <siprintf>:
 8014298:	b40e      	push	{r1, r2, r3}
 801429a:	b500      	push	{lr}
 801429c:	b09c      	sub	sp, #112	; 0x70
 801429e:	ab1d      	add	r3, sp, #116	; 0x74
 80142a0:	9002      	str	r0, [sp, #8]
 80142a2:	9006      	str	r0, [sp, #24]
 80142a4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80142a8:	4809      	ldr	r0, [pc, #36]	; (80142d0 <siprintf+0x38>)
 80142aa:	9107      	str	r1, [sp, #28]
 80142ac:	9104      	str	r1, [sp, #16]
 80142ae:	4909      	ldr	r1, [pc, #36]	; (80142d4 <siprintf+0x3c>)
 80142b0:	f853 2b04 	ldr.w	r2, [r3], #4
 80142b4:	9105      	str	r1, [sp, #20]
 80142b6:	6800      	ldr	r0, [r0, #0]
 80142b8:	9301      	str	r3, [sp, #4]
 80142ba:	a902      	add	r1, sp, #8
 80142bc:	f002 fae6 	bl	801688c <_svfiprintf_r>
 80142c0:	9b02      	ldr	r3, [sp, #8]
 80142c2:	2200      	movs	r2, #0
 80142c4:	701a      	strb	r2, [r3, #0]
 80142c6:	b01c      	add	sp, #112	; 0x70
 80142c8:	f85d eb04 	ldr.w	lr, [sp], #4
 80142cc:	b003      	add	sp, #12
 80142ce:	4770      	bx	lr
 80142d0:	2400006c 	.word	0x2400006c
 80142d4:	ffff0208 	.word	0xffff0208

080142d8 <__sread>:
 80142d8:	b510      	push	{r4, lr}
 80142da:	460c      	mov	r4, r1
 80142dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80142e0:	f000 f8c2 	bl	8014468 <_read_r>
 80142e4:	2800      	cmp	r0, #0
 80142e6:	bfab      	itete	ge
 80142e8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80142ea:	89a3      	ldrhlt	r3, [r4, #12]
 80142ec:	181b      	addge	r3, r3, r0
 80142ee:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80142f2:	bfac      	ite	ge
 80142f4:	6563      	strge	r3, [r4, #84]	; 0x54
 80142f6:	81a3      	strhlt	r3, [r4, #12]
 80142f8:	bd10      	pop	{r4, pc}

080142fa <__swrite>:
 80142fa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80142fe:	461f      	mov	r7, r3
 8014300:	898b      	ldrh	r3, [r1, #12]
 8014302:	05db      	lsls	r3, r3, #23
 8014304:	4605      	mov	r5, r0
 8014306:	460c      	mov	r4, r1
 8014308:	4616      	mov	r6, r2
 801430a:	d505      	bpl.n	8014318 <__swrite+0x1e>
 801430c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014310:	2302      	movs	r3, #2
 8014312:	2200      	movs	r2, #0
 8014314:	f000 f896 	bl	8014444 <_lseek_r>
 8014318:	89a3      	ldrh	r3, [r4, #12]
 801431a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801431e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8014322:	81a3      	strh	r3, [r4, #12]
 8014324:	4632      	mov	r2, r6
 8014326:	463b      	mov	r3, r7
 8014328:	4628      	mov	r0, r5
 801432a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801432e:	f000 b8bd 	b.w	80144ac <_write_r>

08014332 <__sseek>:
 8014332:	b510      	push	{r4, lr}
 8014334:	460c      	mov	r4, r1
 8014336:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801433a:	f000 f883 	bl	8014444 <_lseek_r>
 801433e:	1c43      	adds	r3, r0, #1
 8014340:	89a3      	ldrh	r3, [r4, #12]
 8014342:	bf15      	itete	ne
 8014344:	6560      	strne	r0, [r4, #84]	; 0x54
 8014346:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 801434a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 801434e:	81a3      	strheq	r3, [r4, #12]
 8014350:	bf18      	it	ne
 8014352:	81a3      	strhne	r3, [r4, #12]
 8014354:	bd10      	pop	{r4, pc}

08014356 <__sclose>:
 8014356:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801435a:	f000 b80d 	b.w	8014378 <_close_r>

0801435e <memset>:
 801435e:	4402      	add	r2, r0
 8014360:	4603      	mov	r3, r0
 8014362:	4293      	cmp	r3, r2
 8014364:	d100      	bne.n	8014368 <memset+0xa>
 8014366:	4770      	bx	lr
 8014368:	f803 1b01 	strb.w	r1, [r3], #1
 801436c:	e7f9      	b.n	8014362 <memset+0x4>
	...

08014370 <_localeconv_r>:
 8014370:	4800      	ldr	r0, [pc, #0]	; (8014374 <_localeconv_r+0x4>)
 8014372:	4770      	bx	lr
 8014374:	24000160 	.word	0x24000160

08014378 <_close_r>:
 8014378:	b538      	push	{r3, r4, r5, lr}
 801437a:	4d06      	ldr	r5, [pc, #24]	; (8014394 <_close_r+0x1c>)
 801437c:	2300      	movs	r3, #0
 801437e:	4604      	mov	r4, r0
 8014380:	4608      	mov	r0, r1
 8014382:	602b      	str	r3, [r5, #0]
 8014384:	f7ef fa81 	bl	800388a <_close>
 8014388:	1c43      	adds	r3, r0, #1
 801438a:	d102      	bne.n	8014392 <_close_r+0x1a>
 801438c:	682b      	ldr	r3, [r5, #0]
 801438e:	b103      	cbz	r3, 8014392 <_close_r+0x1a>
 8014390:	6023      	str	r3, [r4, #0]
 8014392:	bd38      	pop	{r3, r4, r5, pc}
 8014394:	24005744 	.word	0x24005744

08014398 <_reclaim_reent>:
 8014398:	4b29      	ldr	r3, [pc, #164]	; (8014440 <_reclaim_reent+0xa8>)
 801439a:	681b      	ldr	r3, [r3, #0]
 801439c:	4283      	cmp	r3, r0
 801439e:	b570      	push	{r4, r5, r6, lr}
 80143a0:	4604      	mov	r4, r0
 80143a2:	d04b      	beq.n	801443c <_reclaim_reent+0xa4>
 80143a4:	69c3      	ldr	r3, [r0, #28]
 80143a6:	b143      	cbz	r3, 80143ba <_reclaim_reent+0x22>
 80143a8:	68db      	ldr	r3, [r3, #12]
 80143aa:	2b00      	cmp	r3, #0
 80143ac:	d144      	bne.n	8014438 <_reclaim_reent+0xa0>
 80143ae:	69e3      	ldr	r3, [r4, #28]
 80143b0:	6819      	ldr	r1, [r3, #0]
 80143b2:	b111      	cbz	r1, 80143ba <_reclaim_reent+0x22>
 80143b4:	4620      	mov	r0, r4
 80143b6:	f000 fec3 	bl	8015140 <_free_r>
 80143ba:	6961      	ldr	r1, [r4, #20]
 80143bc:	b111      	cbz	r1, 80143c4 <_reclaim_reent+0x2c>
 80143be:	4620      	mov	r0, r4
 80143c0:	f000 febe 	bl	8015140 <_free_r>
 80143c4:	69e1      	ldr	r1, [r4, #28]
 80143c6:	b111      	cbz	r1, 80143ce <_reclaim_reent+0x36>
 80143c8:	4620      	mov	r0, r4
 80143ca:	f000 feb9 	bl	8015140 <_free_r>
 80143ce:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80143d0:	b111      	cbz	r1, 80143d8 <_reclaim_reent+0x40>
 80143d2:	4620      	mov	r0, r4
 80143d4:	f000 feb4 	bl	8015140 <_free_r>
 80143d8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80143da:	b111      	cbz	r1, 80143e2 <_reclaim_reent+0x4a>
 80143dc:	4620      	mov	r0, r4
 80143de:	f000 feaf 	bl	8015140 <_free_r>
 80143e2:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80143e4:	b111      	cbz	r1, 80143ec <_reclaim_reent+0x54>
 80143e6:	4620      	mov	r0, r4
 80143e8:	f000 feaa 	bl	8015140 <_free_r>
 80143ec:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 80143ee:	b111      	cbz	r1, 80143f6 <_reclaim_reent+0x5e>
 80143f0:	4620      	mov	r0, r4
 80143f2:	f000 fea5 	bl	8015140 <_free_r>
 80143f6:	6c61      	ldr	r1, [r4, #68]	; 0x44
 80143f8:	b111      	cbz	r1, 8014400 <_reclaim_reent+0x68>
 80143fa:	4620      	mov	r0, r4
 80143fc:	f000 fea0 	bl	8015140 <_free_r>
 8014400:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8014402:	b111      	cbz	r1, 801440a <_reclaim_reent+0x72>
 8014404:	4620      	mov	r0, r4
 8014406:	f000 fe9b 	bl	8015140 <_free_r>
 801440a:	6a23      	ldr	r3, [r4, #32]
 801440c:	b1b3      	cbz	r3, 801443c <_reclaim_reent+0xa4>
 801440e:	4620      	mov	r0, r4
 8014410:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8014414:	4718      	bx	r3
 8014416:	5949      	ldr	r1, [r1, r5]
 8014418:	b941      	cbnz	r1, 801442c <_reclaim_reent+0x94>
 801441a:	3504      	adds	r5, #4
 801441c:	69e3      	ldr	r3, [r4, #28]
 801441e:	2d80      	cmp	r5, #128	; 0x80
 8014420:	68d9      	ldr	r1, [r3, #12]
 8014422:	d1f8      	bne.n	8014416 <_reclaim_reent+0x7e>
 8014424:	4620      	mov	r0, r4
 8014426:	f000 fe8b 	bl	8015140 <_free_r>
 801442a:	e7c0      	b.n	80143ae <_reclaim_reent+0x16>
 801442c:	680e      	ldr	r6, [r1, #0]
 801442e:	4620      	mov	r0, r4
 8014430:	f000 fe86 	bl	8015140 <_free_r>
 8014434:	4631      	mov	r1, r6
 8014436:	e7ef      	b.n	8014418 <_reclaim_reent+0x80>
 8014438:	2500      	movs	r5, #0
 801443a:	e7ef      	b.n	801441c <_reclaim_reent+0x84>
 801443c:	bd70      	pop	{r4, r5, r6, pc}
 801443e:	bf00      	nop
 8014440:	2400006c 	.word	0x2400006c

08014444 <_lseek_r>:
 8014444:	b538      	push	{r3, r4, r5, lr}
 8014446:	4d07      	ldr	r5, [pc, #28]	; (8014464 <_lseek_r+0x20>)
 8014448:	4604      	mov	r4, r0
 801444a:	4608      	mov	r0, r1
 801444c:	4611      	mov	r1, r2
 801444e:	2200      	movs	r2, #0
 8014450:	602a      	str	r2, [r5, #0]
 8014452:	461a      	mov	r2, r3
 8014454:	f7ef fa40 	bl	80038d8 <_lseek>
 8014458:	1c43      	adds	r3, r0, #1
 801445a:	d102      	bne.n	8014462 <_lseek_r+0x1e>
 801445c:	682b      	ldr	r3, [r5, #0]
 801445e:	b103      	cbz	r3, 8014462 <_lseek_r+0x1e>
 8014460:	6023      	str	r3, [r4, #0]
 8014462:	bd38      	pop	{r3, r4, r5, pc}
 8014464:	24005744 	.word	0x24005744

08014468 <_read_r>:
 8014468:	b538      	push	{r3, r4, r5, lr}
 801446a:	4d07      	ldr	r5, [pc, #28]	; (8014488 <_read_r+0x20>)
 801446c:	4604      	mov	r4, r0
 801446e:	4608      	mov	r0, r1
 8014470:	4611      	mov	r1, r2
 8014472:	2200      	movs	r2, #0
 8014474:	602a      	str	r2, [r5, #0]
 8014476:	461a      	mov	r2, r3
 8014478:	f7ef f9ce 	bl	8003818 <_read>
 801447c:	1c43      	adds	r3, r0, #1
 801447e:	d102      	bne.n	8014486 <_read_r+0x1e>
 8014480:	682b      	ldr	r3, [r5, #0]
 8014482:	b103      	cbz	r3, 8014486 <_read_r+0x1e>
 8014484:	6023      	str	r3, [r4, #0]
 8014486:	bd38      	pop	{r3, r4, r5, pc}
 8014488:	24005744 	.word	0x24005744

0801448c <_sbrk_r>:
 801448c:	b538      	push	{r3, r4, r5, lr}
 801448e:	4d06      	ldr	r5, [pc, #24]	; (80144a8 <_sbrk_r+0x1c>)
 8014490:	2300      	movs	r3, #0
 8014492:	4604      	mov	r4, r0
 8014494:	4608      	mov	r0, r1
 8014496:	602b      	str	r3, [r5, #0]
 8014498:	f7ef fa2c 	bl	80038f4 <_sbrk>
 801449c:	1c43      	adds	r3, r0, #1
 801449e:	d102      	bne.n	80144a6 <_sbrk_r+0x1a>
 80144a0:	682b      	ldr	r3, [r5, #0]
 80144a2:	b103      	cbz	r3, 80144a6 <_sbrk_r+0x1a>
 80144a4:	6023      	str	r3, [r4, #0]
 80144a6:	bd38      	pop	{r3, r4, r5, pc}
 80144a8:	24005744 	.word	0x24005744

080144ac <_write_r>:
 80144ac:	b538      	push	{r3, r4, r5, lr}
 80144ae:	4d07      	ldr	r5, [pc, #28]	; (80144cc <_write_r+0x20>)
 80144b0:	4604      	mov	r4, r0
 80144b2:	4608      	mov	r0, r1
 80144b4:	4611      	mov	r1, r2
 80144b6:	2200      	movs	r2, #0
 80144b8:	602a      	str	r2, [r5, #0]
 80144ba:	461a      	mov	r2, r3
 80144bc:	f7ef f9c9 	bl	8003852 <_write>
 80144c0:	1c43      	adds	r3, r0, #1
 80144c2:	d102      	bne.n	80144ca <_write_r+0x1e>
 80144c4:	682b      	ldr	r3, [r5, #0]
 80144c6:	b103      	cbz	r3, 80144ca <_write_r+0x1e>
 80144c8:	6023      	str	r3, [r4, #0]
 80144ca:	bd38      	pop	{r3, r4, r5, pc}
 80144cc:	24005744 	.word	0x24005744

080144d0 <__errno>:
 80144d0:	4b01      	ldr	r3, [pc, #4]	; (80144d8 <__errno+0x8>)
 80144d2:	6818      	ldr	r0, [r3, #0]
 80144d4:	4770      	bx	lr
 80144d6:	bf00      	nop
 80144d8:	2400006c 	.word	0x2400006c

080144dc <__libc_init_array>:
 80144dc:	b570      	push	{r4, r5, r6, lr}
 80144de:	4d0d      	ldr	r5, [pc, #52]	; (8014514 <__libc_init_array+0x38>)
 80144e0:	4c0d      	ldr	r4, [pc, #52]	; (8014518 <__libc_init_array+0x3c>)
 80144e2:	1b64      	subs	r4, r4, r5
 80144e4:	10a4      	asrs	r4, r4, #2
 80144e6:	2600      	movs	r6, #0
 80144e8:	42a6      	cmp	r6, r4
 80144ea:	d109      	bne.n	8014500 <__libc_init_array+0x24>
 80144ec:	4d0b      	ldr	r5, [pc, #44]	; (801451c <__libc_init_array+0x40>)
 80144ee:	4c0c      	ldr	r4, [pc, #48]	; (8014520 <__libc_init_array+0x44>)
 80144f0:	f003 fa4a 	bl	8017988 <_init>
 80144f4:	1b64      	subs	r4, r4, r5
 80144f6:	10a4      	asrs	r4, r4, #2
 80144f8:	2600      	movs	r6, #0
 80144fa:	42a6      	cmp	r6, r4
 80144fc:	d105      	bne.n	801450a <__libc_init_array+0x2e>
 80144fe:	bd70      	pop	{r4, r5, r6, pc}
 8014500:	f855 3b04 	ldr.w	r3, [r5], #4
 8014504:	4798      	blx	r3
 8014506:	3601      	adds	r6, #1
 8014508:	e7ee      	b.n	80144e8 <__libc_init_array+0xc>
 801450a:	f855 3b04 	ldr.w	r3, [r5], #4
 801450e:	4798      	blx	r3
 8014510:	3601      	adds	r6, #1
 8014512:	e7f2      	b.n	80144fa <__libc_init_array+0x1e>
 8014514:	08017ff0 	.word	0x08017ff0
 8014518:	08017ff0 	.word	0x08017ff0
 801451c:	08017ff0 	.word	0x08017ff0
 8014520:	08017ff4 	.word	0x08017ff4

08014524 <__retarget_lock_init_recursive>:
 8014524:	4770      	bx	lr

08014526 <__retarget_lock_acquire_recursive>:
 8014526:	4770      	bx	lr

08014528 <__retarget_lock_release_recursive>:
 8014528:	4770      	bx	lr

0801452a <memcpy>:
 801452a:	440a      	add	r2, r1
 801452c:	4291      	cmp	r1, r2
 801452e:	f100 33ff 	add.w	r3, r0, #4294967295
 8014532:	d100      	bne.n	8014536 <memcpy+0xc>
 8014534:	4770      	bx	lr
 8014536:	b510      	push	{r4, lr}
 8014538:	f811 4b01 	ldrb.w	r4, [r1], #1
 801453c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8014540:	4291      	cmp	r1, r2
 8014542:	d1f9      	bne.n	8014538 <memcpy+0xe>
 8014544:	bd10      	pop	{r4, pc}
	...

08014548 <nanf>:
 8014548:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8014550 <nanf+0x8>
 801454c:	4770      	bx	lr
 801454e:	bf00      	nop
 8014550:	7fc00000 	.word	0x7fc00000

08014554 <quorem>:
 8014554:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014558:	6903      	ldr	r3, [r0, #16]
 801455a:	690c      	ldr	r4, [r1, #16]
 801455c:	42a3      	cmp	r3, r4
 801455e:	4607      	mov	r7, r0
 8014560:	db7e      	blt.n	8014660 <quorem+0x10c>
 8014562:	3c01      	subs	r4, #1
 8014564:	f101 0814 	add.w	r8, r1, #20
 8014568:	f100 0514 	add.w	r5, r0, #20
 801456c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8014570:	9301      	str	r3, [sp, #4]
 8014572:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8014576:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801457a:	3301      	adds	r3, #1
 801457c:	429a      	cmp	r2, r3
 801457e:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8014582:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8014586:	fbb2 f6f3 	udiv	r6, r2, r3
 801458a:	d331      	bcc.n	80145f0 <quorem+0x9c>
 801458c:	f04f 0e00 	mov.w	lr, #0
 8014590:	4640      	mov	r0, r8
 8014592:	46ac      	mov	ip, r5
 8014594:	46f2      	mov	sl, lr
 8014596:	f850 2b04 	ldr.w	r2, [r0], #4
 801459a:	b293      	uxth	r3, r2
 801459c:	fb06 e303 	mla	r3, r6, r3, lr
 80145a0:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80145a4:	0c1a      	lsrs	r2, r3, #16
 80145a6:	b29b      	uxth	r3, r3
 80145a8:	ebaa 0303 	sub.w	r3, sl, r3
 80145ac:	f8dc a000 	ldr.w	sl, [ip]
 80145b0:	fa13 f38a 	uxtah	r3, r3, sl
 80145b4:	fb06 220e 	mla	r2, r6, lr, r2
 80145b8:	9300      	str	r3, [sp, #0]
 80145ba:	9b00      	ldr	r3, [sp, #0]
 80145bc:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80145c0:	b292      	uxth	r2, r2
 80145c2:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80145c6:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80145ca:	f8bd 3000 	ldrh.w	r3, [sp]
 80145ce:	4581      	cmp	r9, r0
 80145d0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80145d4:	f84c 3b04 	str.w	r3, [ip], #4
 80145d8:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80145dc:	d2db      	bcs.n	8014596 <quorem+0x42>
 80145de:	f855 300b 	ldr.w	r3, [r5, fp]
 80145e2:	b92b      	cbnz	r3, 80145f0 <quorem+0x9c>
 80145e4:	9b01      	ldr	r3, [sp, #4]
 80145e6:	3b04      	subs	r3, #4
 80145e8:	429d      	cmp	r5, r3
 80145ea:	461a      	mov	r2, r3
 80145ec:	d32c      	bcc.n	8014648 <quorem+0xf4>
 80145ee:	613c      	str	r4, [r7, #16]
 80145f0:	4638      	mov	r0, r7
 80145f2:	f001 f8b7 	bl	8015764 <__mcmp>
 80145f6:	2800      	cmp	r0, #0
 80145f8:	db22      	blt.n	8014640 <quorem+0xec>
 80145fa:	3601      	adds	r6, #1
 80145fc:	4629      	mov	r1, r5
 80145fe:	2000      	movs	r0, #0
 8014600:	f858 2b04 	ldr.w	r2, [r8], #4
 8014604:	f8d1 c000 	ldr.w	ip, [r1]
 8014608:	b293      	uxth	r3, r2
 801460a:	1ac3      	subs	r3, r0, r3
 801460c:	0c12      	lsrs	r2, r2, #16
 801460e:	fa13 f38c 	uxtah	r3, r3, ip
 8014612:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8014616:	eb02 4223 	add.w	r2, r2, r3, asr #16
 801461a:	b29b      	uxth	r3, r3
 801461c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8014620:	45c1      	cmp	r9, r8
 8014622:	f841 3b04 	str.w	r3, [r1], #4
 8014626:	ea4f 4022 	mov.w	r0, r2, asr #16
 801462a:	d2e9      	bcs.n	8014600 <quorem+0xac>
 801462c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8014630:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8014634:	b922      	cbnz	r2, 8014640 <quorem+0xec>
 8014636:	3b04      	subs	r3, #4
 8014638:	429d      	cmp	r5, r3
 801463a:	461a      	mov	r2, r3
 801463c:	d30a      	bcc.n	8014654 <quorem+0x100>
 801463e:	613c      	str	r4, [r7, #16]
 8014640:	4630      	mov	r0, r6
 8014642:	b003      	add	sp, #12
 8014644:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014648:	6812      	ldr	r2, [r2, #0]
 801464a:	3b04      	subs	r3, #4
 801464c:	2a00      	cmp	r2, #0
 801464e:	d1ce      	bne.n	80145ee <quorem+0x9a>
 8014650:	3c01      	subs	r4, #1
 8014652:	e7c9      	b.n	80145e8 <quorem+0x94>
 8014654:	6812      	ldr	r2, [r2, #0]
 8014656:	3b04      	subs	r3, #4
 8014658:	2a00      	cmp	r2, #0
 801465a:	d1f0      	bne.n	801463e <quorem+0xea>
 801465c:	3c01      	subs	r4, #1
 801465e:	e7eb      	b.n	8014638 <quorem+0xe4>
 8014660:	2000      	movs	r0, #0
 8014662:	e7ee      	b.n	8014642 <quorem+0xee>
 8014664:	0000      	movs	r0, r0
	...

08014668 <_dtoa_r>:
 8014668:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801466c:	ed2d 8b02 	vpush	{d8}
 8014670:	69c5      	ldr	r5, [r0, #28]
 8014672:	b091      	sub	sp, #68	; 0x44
 8014674:	ed8d 0b02 	vstr	d0, [sp, #8]
 8014678:	ec59 8b10 	vmov	r8, r9, d0
 801467c:	9c1c      	ldr	r4, [sp, #112]	; 0x70
 801467e:	9106      	str	r1, [sp, #24]
 8014680:	4606      	mov	r6, r0
 8014682:	9208      	str	r2, [sp, #32]
 8014684:	930c      	str	r3, [sp, #48]	; 0x30
 8014686:	b975      	cbnz	r5, 80146a6 <_dtoa_r+0x3e>
 8014688:	2010      	movs	r0, #16
 801468a:	f7fe fe13 	bl	80132b4 <malloc>
 801468e:	4602      	mov	r2, r0
 8014690:	61f0      	str	r0, [r6, #28]
 8014692:	b920      	cbnz	r0, 801469e <_dtoa_r+0x36>
 8014694:	4ba6      	ldr	r3, [pc, #664]	; (8014930 <_dtoa_r+0x2c8>)
 8014696:	21ef      	movs	r1, #239	; 0xef
 8014698:	48a6      	ldr	r0, [pc, #664]	; (8014934 <_dtoa_r+0x2cc>)
 801469a:	f002 fad9 	bl	8016c50 <__assert_func>
 801469e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80146a2:	6005      	str	r5, [r0, #0]
 80146a4:	60c5      	str	r5, [r0, #12]
 80146a6:	69f3      	ldr	r3, [r6, #28]
 80146a8:	6819      	ldr	r1, [r3, #0]
 80146aa:	b151      	cbz	r1, 80146c2 <_dtoa_r+0x5a>
 80146ac:	685a      	ldr	r2, [r3, #4]
 80146ae:	604a      	str	r2, [r1, #4]
 80146b0:	2301      	movs	r3, #1
 80146b2:	4093      	lsls	r3, r2
 80146b4:	608b      	str	r3, [r1, #8]
 80146b6:	4630      	mov	r0, r6
 80146b8:	f000 fdce 	bl	8015258 <_Bfree>
 80146bc:	69f3      	ldr	r3, [r6, #28]
 80146be:	2200      	movs	r2, #0
 80146c0:	601a      	str	r2, [r3, #0]
 80146c2:	f1b9 0300 	subs.w	r3, r9, #0
 80146c6:	bfbb      	ittet	lt
 80146c8:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80146cc:	9303      	strlt	r3, [sp, #12]
 80146ce:	2300      	movge	r3, #0
 80146d0:	2201      	movlt	r2, #1
 80146d2:	bfac      	ite	ge
 80146d4:	6023      	strge	r3, [r4, #0]
 80146d6:	6022      	strlt	r2, [r4, #0]
 80146d8:	4b97      	ldr	r3, [pc, #604]	; (8014938 <_dtoa_r+0x2d0>)
 80146da:	9c03      	ldr	r4, [sp, #12]
 80146dc:	43a3      	bics	r3, r4
 80146de:	d11c      	bne.n	801471a <_dtoa_r+0xb2>
 80146e0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80146e2:	f242 730f 	movw	r3, #9999	; 0x270f
 80146e6:	6013      	str	r3, [r2, #0]
 80146e8:	f3c4 0313 	ubfx	r3, r4, #0, #20
 80146ec:	ea53 0308 	orrs.w	r3, r3, r8
 80146f0:	f000 84fb 	beq.w	80150ea <_dtoa_r+0xa82>
 80146f4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80146f6:	b963      	cbnz	r3, 8014712 <_dtoa_r+0xaa>
 80146f8:	4b90      	ldr	r3, [pc, #576]	; (801493c <_dtoa_r+0x2d4>)
 80146fa:	e020      	b.n	801473e <_dtoa_r+0xd6>
 80146fc:	4b90      	ldr	r3, [pc, #576]	; (8014940 <_dtoa_r+0x2d8>)
 80146fe:	9301      	str	r3, [sp, #4]
 8014700:	3308      	adds	r3, #8
 8014702:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8014704:	6013      	str	r3, [r2, #0]
 8014706:	9801      	ldr	r0, [sp, #4]
 8014708:	b011      	add	sp, #68	; 0x44
 801470a:	ecbd 8b02 	vpop	{d8}
 801470e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014712:	4b8a      	ldr	r3, [pc, #552]	; (801493c <_dtoa_r+0x2d4>)
 8014714:	9301      	str	r3, [sp, #4]
 8014716:	3303      	adds	r3, #3
 8014718:	e7f3      	b.n	8014702 <_dtoa_r+0x9a>
 801471a:	ed9d 8b02 	vldr	d8, [sp, #8]
 801471e:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8014722:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014726:	d10c      	bne.n	8014742 <_dtoa_r+0xda>
 8014728:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801472a:	2301      	movs	r3, #1
 801472c:	6013      	str	r3, [r2, #0]
 801472e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8014730:	2b00      	cmp	r3, #0
 8014732:	f000 84d7 	beq.w	80150e4 <_dtoa_r+0xa7c>
 8014736:	4b83      	ldr	r3, [pc, #524]	; (8014944 <_dtoa_r+0x2dc>)
 8014738:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 801473a:	6013      	str	r3, [r2, #0]
 801473c:	3b01      	subs	r3, #1
 801473e:	9301      	str	r3, [sp, #4]
 8014740:	e7e1      	b.n	8014706 <_dtoa_r+0x9e>
 8014742:	aa0e      	add	r2, sp, #56	; 0x38
 8014744:	a90f      	add	r1, sp, #60	; 0x3c
 8014746:	4630      	mov	r0, r6
 8014748:	eeb0 0b48 	vmov.f64	d0, d8
 801474c:	f001 f920 	bl	8015990 <__d2b>
 8014750:	f3c4 530a 	ubfx	r3, r4, #20, #11
 8014754:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8014756:	4605      	mov	r5, r0
 8014758:	2b00      	cmp	r3, #0
 801475a:	d046      	beq.n	80147ea <_dtoa_r+0x182>
 801475c:	eeb0 7b48 	vmov.f64	d7, d8
 8014760:	ee18 1a90 	vmov	r1, s17
 8014764:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8014768:	f041 517f 	orr.w	r1, r1, #1069547520	; 0x3fc00000
 801476c:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8014770:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8014774:	2000      	movs	r0, #0
 8014776:	ee07 1a90 	vmov	s15, r1
 801477a:	eeb7 6b08 	vmov.f64	d6, #120	; 0x3fc00000  1.5
 801477e:	ed9f 5b66 	vldr	d5, [pc, #408]	; 8014918 <_dtoa_r+0x2b0>
 8014782:	ee37 7b46 	vsub.f64	d7, d7, d6
 8014786:	ed9f 6b66 	vldr	d6, [pc, #408]	; 8014920 <_dtoa_r+0x2b8>
 801478a:	eea7 6b05 	vfma.f64	d6, d7, d5
 801478e:	ed9f 5b66 	vldr	d5, [pc, #408]	; 8014928 <_dtoa_r+0x2c0>
 8014792:	ee07 3a90 	vmov	s15, r3
 8014796:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 801479a:	eeb0 7b46 	vmov.f64	d7, d6
 801479e:	eea4 7b05 	vfma.f64	d7, d4, d5
 80147a2:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 80147a6:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 80147aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80147ae:	ee16 ba90 	vmov	fp, s13
 80147b2:	9009      	str	r0, [sp, #36]	; 0x24
 80147b4:	d508      	bpl.n	80147c8 <_dtoa_r+0x160>
 80147b6:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 80147ba:	eeb4 6b47 	vcmp.f64	d6, d7
 80147be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80147c2:	bf18      	it	ne
 80147c4:	f10b 3bff 	addne.w	fp, fp, #4294967295
 80147c8:	f1bb 0f16 	cmp.w	fp, #22
 80147cc:	d82b      	bhi.n	8014826 <_dtoa_r+0x1be>
 80147ce:	495e      	ldr	r1, [pc, #376]	; (8014948 <_dtoa_r+0x2e0>)
 80147d0:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 80147d4:	ed91 7b00 	vldr	d7, [r1]
 80147d8:	eeb4 8bc7 	vcmpe.f64	d8, d7
 80147dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80147e0:	d501      	bpl.n	80147e6 <_dtoa_r+0x17e>
 80147e2:	f10b 3bff 	add.w	fp, fp, #4294967295
 80147e6:	2100      	movs	r1, #0
 80147e8:	e01e      	b.n	8014828 <_dtoa_r+0x1c0>
 80147ea:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80147ec:	4413      	add	r3, r2
 80147ee:	f203 4132 	addw	r1, r3, #1074	; 0x432
 80147f2:	2920      	cmp	r1, #32
 80147f4:	bfc1      	itttt	gt
 80147f6:	f1c1 0140 	rsbgt	r1, r1, #64	; 0x40
 80147fa:	408c      	lslgt	r4, r1
 80147fc:	f203 4112 	addwgt	r1, r3, #1042	; 0x412
 8014800:	fa28 f101 	lsrgt.w	r1, r8, r1
 8014804:	bfd6      	itet	le
 8014806:	f1c1 0120 	rsble	r1, r1, #32
 801480a:	4321      	orrgt	r1, r4
 801480c:	fa08 f101 	lslle.w	r1, r8, r1
 8014810:	ee07 1a90 	vmov	s15, r1
 8014814:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8014818:	3b01      	subs	r3, #1
 801481a:	ee17 1a90 	vmov	r1, s15
 801481e:	2001      	movs	r0, #1
 8014820:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8014824:	e7a7      	b.n	8014776 <_dtoa_r+0x10e>
 8014826:	2101      	movs	r1, #1
 8014828:	1ad2      	subs	r2, r2, r3
 801482a:	1e53      	subs	r3, r2, #1
 801482c:	9305      	str	r3, [sp, #20]
 801482e:	bf45      	ittet	mi
 8014830:	f1c2 0301 	rsbmi	r3, r2, #1
 8014834:	9304      	strmi	r3, [sp, #16]
 8014836:	2300      	movpl	r3, #0
 8014838:	2300      	movmi	r3, #0
 801483a:	bf4c      	ite	mi
 801483c:	9305      	strmi	r3, [sp, #20]
 801483e:	9304      	strpl	r3, [sp, #16]
 8014840:	f1bb 0f00 	cmp.w	fp, #0
 8014844:	910b      	str	r1, [sp, #44]	; 0x2c
 8014846:	db18      	blt.n	801487a <_dtoa_r+0x212>
 8014848:	9b05      	ldr	r3, [sp, #20]
 801484a:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 801484e:	445b      	add	r3, fp
 8014850:	9305      	str	r3, [sp, #20]
 8014852:	2300      	movs	r3, #0
 8014854:	9a06      	ldr	r2, [sp, #24]
 8014856:	2a09      	cmp	r2, #9
 8014858:	d848      	bhi.n	80148ec <_dtoa_r+0x284>
 801485a:	2a05      	cmp	r2, #5
 801485c:	bfc4      	itt	gt
 801485e:	3a04      	subgt	r2, #4
 8014860:	9206      	strgt	r2, [sp, #24]
 8014862:	9a06      	ldr	r2, [sp, #24]
 8014864:	f1a2 0202 	sub.w	r2, r2, #2
 8014868:	bfcc      	ite	gt
 801486a:	2400      	movgt	r4, #0
 801486c:	2401      	movle	r4, #1
 801486e:	2a03      	cmp	r2, #3
 8014870:	d847      	bhi.n	8014902 <_dtoa_r+0x29a>
 8014872:	e8df f002 	tbb	[pc, r2]
 8014876:	2d0b      	.short	0x2d0b
 8014878:	392b      	.short	0x392b
 801487a:	9b04      	ldr	r3, [sp, #16]
 801487c:	2200      	movs	r2, #0
 801487e:	eba3 030b 	sub.w	r3, r3, fp
 8014882:	9304      	str	r3, [sp, #16]
 8014884:	920a      	str	r2, [sp, #40]	; 0x28
 8014886:	f1cb 0300 	rsb	r3, fp, #0
 801488a:	e7e3      	b.n	8014854 <_dtoa_r+0x1ec>
 801488c:	2200      	movs	r2, #0
 801488e:	9207      	str	r2, [sp, #28]
 8014890:	9a08      	ldr	r2, [sp, #32]
 8014892:	2a00      	cmp	r2, #0
 8014894:	dc38      	bgt.n	8014908 <_dtoa_r+0x2a0>
 8014896:	f04f 0a01 	mov.w	sl, #1
 801489a:	46d1      	mov	r9, sl
 801489c:	4652      	mov	r2, sl
 801489e:	f8cd a020 	str.w	sl, [sp, #32]
 80148a2:	69f7      	ldr	r7, [r6, #28]
 80148a4:	2100      	movs	r1, #0
 80148a6:	2004      	movs	r0, #4
 80148a8:	f100 0c14 	add.w	ip, r0, #20
 80148ac:	4594      	cmp	ip, r2
 80148ae:	d930      	bls.n	8014912 <_dtoa_r+0x2aa>
 80148b0:	6079      	str	r1, [r7, #4]
 80148b2:	4630      	mov	r0, r6
 80148b4:	930d      	str	r3, [sp, #52]	; 0x34
 80148b6:	f000 fc8f 	bl	80151d8 <_Balloc>
 80148ba:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80148bc:	9001      	str	r0, [sp, #4]
 80148be:	4602      	mov	r2, r0
 80148c0:	2800      	cmp	r0, #0
 80148c2:	d145      	bne.n	8014950 <_dtoa_r+0x2e8>
 80148c4:	4b21      	ldr	r3, [pc, #132]	; (801494c <_dtoa_r+0x2e4>)
 80148c6:	f240 11af 	movw	r1, #431	; 0x1af
 80148ca:	e6e5      	b.n	8014698 <_dtoa_r+0x30>
 80148cc:	2201      	movs	r2, #1
 80148ce:	e7de      	b.n	801488e <_dtoa_r+0x226>
 80148d0:	2200      	movs	r2, #0
 80148d2:	9207      	str	r2, [sp, #28]
 80148d4:	9a08      	ldr	r2, [sp, #32]
 80148d6:	eb0b 0a02 	add.w	sl, fp, r2
 80148da:	f10a 0901 	add.w	r9, sl, #1
 80148de:	464a      	mov	r2, r9
 80148e0:	2a01      	cmp	r2, #1
 80148e2:	bfb8      	it	lt
 80148e4:	2201      	movlt	r2, #1
 80148e6:	e7dc      	b.n	80148a2 <_dtoa_r+0x23a>
 80148e8:	2201      	movs	r2, #1
 80148ea:	e7f2      	b.n	80148d2 <_dtoa_r+0x26a>
 80148ec:	2401      	movs	r4, #1
 80148ee:	2200      	movs	r2, #0
 80148f0:	e9cd 2406 	strd	r2, r4, [sp, #24]
 80148f4:	f04f 3aff 	mov.w	sl, #4294967295
 80148f8:	2100      	movs	r1, #0
 80148fa:	46d1      	mov	r9, sl
 80148fc:	2212      	movs	r2, #18
 80148fe:	9108      	str	r1, [sp, #32]
 8014900:	e7cf      	b.n	80148a2 <_dtoa_r+0x23a>
 8014902:	2201      	movs	r2, #1
 8014904:	9207      	str	r2, [sp, #28]
 8014906:	e7f5      	b.n	80148f4 <_dtoa_r+0x28c>
 8014908:	f8dd a020 	ldr.w	sl, [sp, #32]
 801490c:	46d1      	mov	r9, sl
 801490e:	4652      	mov	r2, sl
 8014910:	e7c7      	b.n	80148a2 <_dtoa_r+0x23a>
 8014912:	3101      	adds	r1, #1
 8014914:	0040      	lsls	r0, r0, #1
 8014916:	e7c7      	b.n	80148a8 <_dtoa_r+0x240>
 8014918:	636f4361 	.word	0x636f4361
 801491c:	3fd287a7 	.word	0x3fd287a7
 8014920:	8b60c8b3 	.word	0x8b60c8b3
 8014924:	3fc68a28 	.word	0x3fc68a28
 8014928:	509f79fb 	.word	0x509f79fb
 801492c:	3fd34413 	.word	0x3fd34413
 8014930:	08017c02 	.word	0x08017c02
 8014934:	08017c19 	.word	0x08017c19
 8014938:	7ff00000 	.word	0x7ff00000
 801493c:	08017bfe 	.word	0x08017bfe
 8014940:	08017bf5 	.word	0x08017bf5
 8014944:	08017bcd 	.word	0x08017bcd
 8014948:	08017d08 	.word	0x08017d08
 801494c:	08017c71 	.word	0x08017c71
 8014950:	69f2      	ldr	r2, [r6, #28]
 8014952:	9901      	ldr	r1, [sp, #4]
 8014954:	6011      	str	r1, [r2, #0]
 8014956:	f1b9 0f0e 	cmp.w	r9, #14
 801495a:	d86c      	bhi.n	8014a36 <_dtoa_r+0x3ce>
 801495c:	2c00      	cmp	r4, #0
 801495e:	d06a      	beq.n	8014a36 <_dtoa_r+0x3ce>
 8014960:	f1bb 0f00 	cmp.w	fp, #0
 8014964:	f340 80a0 	ble.w	8014aa8 <_dtoa_r+0x440>
 8014968:	4ac1      	ldr	r2, [pc, #772]	; (8014c70 <_dtoa_r+0x608>)
 801496a:	f00b 010f 	and.w	r1, fp, #15
 801496e:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8014972:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8014976:	ed92 7b00 	vldr	d7, [r2]
 801497a:	ea4f 122b 	mov.w	r2, fp, asr #4
 801497e:	f000 8087 	beq.w	8014a90 <_dtoa_r+0x428>
 8014982:	49bc      	ldr	r1, [pc, #752]	; (8014c74 <_dtoa_r+0x60c>)
 8014984:	ed91 6b08 	vldr	d6, [r1, #32]
 8014988:	ee88 6b06 	vdiv.f64	d6, d8, d6
 801498c:	ed8d 6b02 	vstr	d6, [sp, #8]
 8014990:	f002 020f 	and.w	r2, r2, #15
 8014994:	2103      	movs	r1, #3
 8014996:	48b7      	ldr	r0, [pc, #732]	; (8014c74 <_dtoa_r+0x60c>)
 8014998:	2a00      	cmp	r2, #0
 801499a:	d17b      	bne.n	8014a94 <_dtoa_r+0x42c>
 801499c:	ed9d 6b02 	vldr	d6, [sp, #8]
 80149a0:	ee86 7b07 	vdiv.f64	d7, d6, d7
 80149a4:	ed8d 7b02 	vstr	d7, [sp, #8]
 80149a8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80149aa:	ed9d 7b02 	vldr	d7, [sp, #8]
 80149ae:	2a00      	cmp	r2, #0
 80149b0:	f000 80a0 	beq.w	8014af4 <_dtoa_r+0x48c>
 80149b4:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 80149b8:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80149bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80149c0:	f140 8098 	bpl.w	8014af4 <_dtoa_r+0x48c>
 80149c4:	f1b9 0f00 	cmp.w	r9, #0
 80149c8:	f000 8094 	beq.w	8014af4 <_dtoa_r+0x48c>
 80149cc:	f1ba 0f00 	cmp.w	sl, #0
 80149d0:	dd2f      	ble.n	8014a32 <_dtoa_r+0x3ca>
 80149d2:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 80149d6:	ee27 7b06 	vmul.f64	d7, d7, d6
 80149da:	ed8d 7b02 	vstr	d7, [sp, #8]
 80149de:	f10b 32ff 	add.w	r2, fp, #4294967295
 80149e2:	3101      	adds	r1, #1
 80149e4:	4654      	mov	r4, sl
 80149e6:	ed9d 6b02 	vldr	d6, [sp, #8]
 80149ea:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 80149ee:	ee07 1a90 	vmov	s15, r1
 80149f2:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80149f6:	eea7 5b06 	vfma.f64	d5, d7, d6
 80149fa:	ee15 7a90 	vmov	r7, s11
 80149fe:	ec51 0b15 	vmov	r0, r1, d5
 8014a02:	f1a7 7150 	sub.w	r1, r7, #54525952	; 0x3400000
 8014a06:	2c00      	cmp	r4, #0
 8014a08:	d177      	bne.n	8014afa <_dtoa_r+0x492>
 8014a0a:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 8014a0e:	ee36 6b47 	vsub.f64	d6, d6, d7
 8014a12:	ec41 0b17 	vmov	d7, r0, r1
 8014a16:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8014a1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014a1e:	f300 826a 	bgt.w	8014ef6 <_dtoa_r+0x88e>
 8014a22:	eeb1 7b47 	vneg.f64	d7, d7
 8014a26:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8014a2a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014a2e:	f100 8260 	bmi.w	8014ef2 <_dtoa_r+0x88a>
 8014a32:	ed8d 8b02 	vstr	d8, [sp, #8]
 8014a36:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8014a38:	2a00      	cmp	r2, #0
 8014a3a:	f2c0 811d 	blt.w	8014c78 <_dtoa_r+0x610>
 8014a3e:	f1bb 0f0e 	cmp.w	fp, #14
 8014a42:	f300 8119 	bgt.w	8014c78 <_dtoa_r+0x610>
 8014a46:	4b8a      	ldr	r3, [pc, #552]	; (8014c70 <_dtoa_r+0x608>)
 8014a48:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8014a4c:	ed93 6b00 	vldr	d6, [r3]
 8014a50:	9b08      	ldr	r3, [sp, #32]
 8014a52:	2b00      	cmp	r3, #0
 8014a54:	f280 80b7 	bge.w	8014bc6 <_dtoa_r+0x55e>
 8014a58:	f1b9 0f00 	cmp.w	r9, #0
 8014a5c:	f300 80b3 	bgt.w	8014bc6 <_dtoa_r+0x55e>
 8014a60:	f040 8246 	bne.w	8014ef0 <_dtoa_r+0x888>
 8014a64:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 8014a68:	ee26 6b07 	vmul.f64	d6, d6, d7
 8014a6c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8014a70:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8014a74:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014a78:	464c      	mov	r4, r9
 8014a7a:	464f      	mov	r7, r9
 8014a7c:	f280 821c 	bge.w	8014eb8 <_dtoa_r+0x850>
 8014a80:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8014a84:	2331      	movs	r3, #49	; 0x31
 8014a86:	f808 3b01 	strb.w	r3, [r8], #1
 8014a8a:	f10b 0b01 	add.w	fp, fp, #1
 8014a8e:	e218      	b.n	8014ec2 <_dtoa_r+0x85a>
 8014a90:	2102      	movs	r1, #2
 8014a92:	e780      	b.n	8014996 <_dtoa_r+0x32e>
 8014a94:	07d4      	lsls	r4, r2, #31
 8014a96:	d504      	bpl.n	8014aa2 <_dtoa_r+0x43a>
 8014a98:	ed90 6b00 	vldr	d6, [r0]
 8014a9c:	3101      	adds	r1, #1
 8014a9e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8014aa2:	1052      	asrs	r2, r2, #1
 8014aa4:	3008      	adds	r0, #8
 8014aa6:	e777      	b.n	8014998 <_dtoa_r+0x330>
 8014aa8:	d022      	beq.n	8014af0 <_dtoa_r+0x488>
 8014aaa:	f1cb 0200 	rsb	r2, fp, #0
 8014aae:	4970      	ldr	r1, [pc, #448]	; (8014c70 <_dtoa_r+0x608>)
 8014ab0:	f002 000f 	and.w	r0, r2, #15
 8014ab4:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 8014ab8:	ed91 7b00 	vldr	d7, [r1]
 8014abc:	ee28 7b07 	vmul.f64	d7, d8, d7
 8014ac0:	ed8d 7b02 	vstr	d7, [sp, #8]
 8014ac4:	486b      	ldr	r0, [pc, #428]	; (8014c74 <_dtoa_r+0x60c>)
 8014ac6:	1112      	asrs	r2, r2, #4
 8014ac8:	2400      	movs	r4, #0
 8014aca:	2102      	movs	r1, #2
 8014acc:	b92a      	cbnz	r2, 8014ada <_dtoa_r+0x472>
 8014ace:	2c00      	cmp	r4, #0
 8014ad0:	f43f af6a 	beq.w	80149a8 <_dtoa_r+0x340>
 8014ad4:	ed8d 7b02 	vstr	d7, [sp, #8]
 8014ad8:	e766      	b.n	80149a8 <_dtoa_r+0x340>
 8014ada:	07d7      	lsls	r7, r2, #31
 8014adc:	d505      	bpl.n	8014aea <_dtoa_r+0x482>
 8014ade:	ed90 6b00 	vldr	d6, [r0]
 8014ae2:	3101      	adds	r1, #1
 8014ae4:	2401      	movs	r4, #1
 8014ae6:	ee27 7b06 	vmul.f64	d7, d7, d6
 8014aea:	1052      	asrs	r2, r2, #1
 8014aec:	3008      	adds	r0, #8
 8014aee:	e7ed      	b.n	8014acc <_dtoa_r+0x464>
 8014af0:	2102      	movs	r1, #2
 8014af2:	e759      	b.n	80149a8 <_dtoa_r+0x340>
 8014af4:	465a      	mov	r2, fp
 8014af6:	464c      	mov	r4, r9
 8014af8:	e775      	b.n	80149e6 <_dtoa_r+0x37e>
 8014afa:	ec41 0b17 	vmov	d7, r0, r1
 8014afe:	495c      	ldr	r1, [pc, #368]	; (8014c70 <_dtoa_r+0x608>)
 8014b00:	eb01 01c4 	add.w	r1, r1, r4, lsl #3
 8014b04:	ed11 4b02 	vldr	d4, [r1, #-8]
 8014b08:	9901      	ldr	r1, [sp, #4]
 8014b0a:	440c      	add	r4, r1
 8014b0c:	9907      	ldr	r1, [sp, #28]
 8014b0e:	b351      	cbz	r1, 8014b66 <_dtoa_r+0x4fe>
 8014b10:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 8014b14:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 8014b18:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8014b1c:	ee83 5b04 	vdiv.f64	d5, d3, d4
 8014b20:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 8014b24:	ee35 7b47 	vsub.f64	d7, d5, d7
 8014b28:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8014b2c:	ee14 1a90 	vmov	r1, s9
 8014b30:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8014b34:	3130      	adds	r1, #48	; 0x30
 8014b36:	ee36 6b45 	vsub.f64	d6, d6, d5
 8014b3a:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8014b3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014b42:	f808 1b01 	strb.w	r1, [r8], #1
 8014b46:	d439      	bmi.n	8014bbc <_dtoa_r+0x554>
 8014b48:	ee32 5b46 	vsub.f64	d5, d2, d6
 8014b4c:	eeb4 5bc7 	vcmpe.f64	d5, d7
 8014b50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014b54:	d472      	bmi.n	8014c3c <_dtoa_r+0x5d4>
 8014b56:	45a0      	cmp	r8, r4
 8014b58:	f43f af6b 	beq.w	8014a32 <_dtoa_r+0x3ca>
 8014b5c:	ee27 7b03 	vmul.f64	d7, d7, d3
 8014b60:	ee26 6b03 	vmul.f64	d6, d6, d3
 8014b64:	e7e0      	b.n	8014b28 <_dtoa_r+0x4c0>
 8014b66:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8014b6a:	ee27 7b04 	vmul.f64	d7, d7, d4
 8014b6e:	4620      	mov	r0, r4
 8014b70:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 8014b74:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8014b78:	ee14 1a90 	vmov	r1, s9
 8014b7c:	3130      	adds	r1, #48	; 0x30
 8014b7e:	f808 1b01 	strb.w	r1, [r8], #1
 8014b82:	45a0      	cmp	r8, r4
 8014b84:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8014b88:	ee36 6b45 	vsub.f64	d6, d6, d5
 8014b8c:	d118      	bne.n	8014bc0 <_dtoa_r+0x558>
 8014b8e:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 8014b92:	ee37 4b05 	vadd.f64	d4, d7, d5
 8014b96:	eeb4 6bc4 	vcmpe.f64	d6, d4
 8014b9a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014b9e:	dc4d      	bgt.n	8014c3c <_dtoa_r+0x5d4>
 8014ba0:	ee35 5b47 	vsub.f64	d5, d5, d7
 8014ba4:	eeb4 6bc5 	vcmpe.f64	d6, d5
 8014ba8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014bac:	f57f af41 	bpl.w	8014a32 <_dtoa_r+0x3ca>
 8014bb0:	4680      	mov	r8, r0
 8014bb2:	3801      	subs	r0, #1
 8014bb4:	f818 3c01 	ldrb.w	r3, [r8, #-1]
 8014bb8:	2b30      	cmp	r3, #48	; 0x30
 8014bba:	d0f9      	beq.n	8014bb0 <_dtoa_r+0x548>
 8014bbc:	4693      	mov	fp, r2
 8014bbe:	e02a      	b.n	8014c16 <_dtoa_r+0x5ae>
 8014bc0:	ee26 6b03 	vmul.f64	d6, d6, d3
 8014bc4:	e7d6      	b.n	8014b74 <_dtoa_r+0x50c>
 8014bc6:	ed9d 7b02 	vldr	d7, [sp, #8]
 8014bca:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 8014bce:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8014bd2:	ee87 5b06 	vdiv.f64	d5, d7, d6
 8014bd6:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 8014bda:	ee15 3a10 	vmov	r3, s10
 8014bde:	3330      	adds	r3, #48	; 0x30
 8014be0:	f808 3b01 	strb.w	r3, [r8], #1
 8014be4:	9b01      	ldr	r3, [sp, #4]
 8014be6:	eba8 0303 	sub.w	r3, r8, r3
 8014bea:	4599      	cmp	r9, r3
 8014bec:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 8014bf0:	eea3 7b46 	vfms.f64	d7, d3, d6
 8014bf4:	d133      	bne.n	8014c5e <_dtoa_r+0x5f6>
 8014bf6:	ee37 7b07 	vadd.f64	d7, d7, d7
 8014bfa:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8014bfe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014c02:	dc1a      	bgt.n	8014c3a <_dtoa_r+0x5d2>
 8014c04:	eeb4 7b46 	vcmp.f64	d7, d6
 8014c08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014c0c:	d103      	bne.n	8014c16 <_dtoa_r+0x5ae>
 8014c0e:	ee15 3a10 	vmov	r3, s10
 8014c12:	07d9      	lsls	r1, r3, #31
 8014c14:	d411      	bmi.n	8014c3a <_dtoa_r+0x5d2>
 8014c16:	4629      	mov	r1, r5
 8014c18:	4630      	mov	r0, r6
 8014c1a:	f000 fb1d 	bl	8015258 <_Bfree>
 8014c1e:	2300      	movs	r3, #0
 8014c20:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8014c22:	f888 3000 	strb.w	r3, [r8]
 8014c26:	f10b 0301 	add.w	r3, fp, #1
 8014c2a:	6013      	str	r3, [r2, #0]
 8014c2c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8014c2e:	2b00      	cmp	r3, #0
 8014c30:	f43f ad69 	beq.w	8014706 <_dtoa_r+0x9e>
 8014c34:	f8c3 8000 	str.w	r8, [r3]
 8014c38:	e565      	b.n	8014706 <_dtoa_r+0x9e>
 8014c3a:	465a      	mov	r2, fp
 8014c3c:	4643      	mov	r3, r8
 8014c3e:	4698      	mov	r8, r3
 8014c40:	f813 1d01 	ldrb.w	r1, [r3, #-1]!
 8014c44:	2939      	cmp	r1, #57	; 0x39
 8014c46:	d106      	bne.n	8014c56 <_dtoa_r+0x5ee>
 8014c48:	9901      	ldr	r1, [sp, #4]
 8014c4a:	4299      	cmp	r1, r3
 8014c4c:	d1f7      	bne.n	8014c3e <_dtoa_r+0x5d6>
 8014c4e:	9801      	ldr	r0, [sp, #4]
 8014c50:	2130      	movs	r1, #48	; 0x30
 8014c52:	3201      	adds	r2, #1
 8014c54:	7001      	strb	r1, [r0, #0]
 8014c56:	7819      	ldrb	r1, [r3, #0]
 8014c58:	3101      	adds	r1, #1
 8014c5a:	7019      	strb	r1, [r3, #0]
 8014c5c:	e7ae      	b.n	8014bbc <_dtoa_r+0x554>
 8014c5e:	ee27 7b04 	vmul.f64	d7, d7, d4
 8014c62:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8014c66:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014c6a:	d1b2      	bne.n	8014bd2 <_dtoa_r+0x56a>
 8014c6c:	e7d3      	b.n	8014c16 <_dtoa_r+0x5ae>
 8014c6e:	bf00      	nop
 8014c70:	08017d08 	.word	0x08017d08
 8014c74:	08017ce0 	.word	0x08017ce0
 8014c78:	9907      	ldr	r1, [sp, #28]
 8014c7a:	2900      	cmp	r1, #0
 8014c7c:	f000 80d0 	beq.w	8014e20 <_dtoa_r+0x7b8>
 8014c80:	9906      	ldr	r1, [sp, #24]
 8014c82:	2901      	cmp	r1, #1
 8014c84:	f300 80b4 	bgt.w	8014df0 <_dtoa_r+0x788>
 8014c88:	9909      	ldr	r1, [sp, #36]	; 0x24
 8014c8a:	2900      	cmp	r1, #0
 8014c8c:	f000 80ac 	beq.w	8014de8 <_dtoa_r+0x780>
 8014c90:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8014c94:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8014c98:	461c      	mov	r4, r3
 8014c9a:	9309      	str	r3, [sp, #36]	; 0x24
 8014c9c:	9b04      	ldr	r3, [sp, #16]
 8014c9e:	4413      	add	r3, r2
 8014ca0:	9304      	str	r3, [sp, #16]
 8014ca2:	9b05      	ldr	r3, [sp, #20]
 8014ca4:	2101      	movs	r1, #1
 8014ca6:	4413      	add	r3, r2
 8014ca8:	4630      	mov	r0, r6
 8014caa:	9305      	str	r3, [sp, #20]
 8014cac:	f000 fbd4 	bl	8015458 <__i2b>
 8014cb0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014cb2:	4607      	mov	r7, r0
 8014cb4:	f1b8 0f00 	cmp.w	r8, #0
 8014cb8:	d00d      	beq.n	8014cd6 <_dtoa_r+0x66e>
 8014cba:	9a05      	ldr	r2, [sp, #20]
 8014cbc:	2a00      	cmp	r2, #0
 8014cbe:	dd0a      	ble.n	8014cd6 <_dtoa_r+0x66e>
 8014cc0:	4542      	cmp	r2, r8
 8014cc2:	9904      	ldr	r1, [sp, #16]
 8014cc4:	bfa8      	it	ge
 8014cc6:	4642      	movge	r2, r8
 8014cc8:	1a89      	subs	r1, r1, r2
 8014cca:	9104      	str	r1, [sp, #16]
 8014ccc:	9905      	ldr	r1, [sp, #20]
 8014cce:	eba8 0802 	sub.w	r8, r8, r2
 8014cd2:	1a8a      	subs	r2, r1, r2
 8014cd4:	9205      	str	r2, [sp, #20]
 8014cd6:	b303      	cbz	r3, 8014d1a <_dtoa_r+0x6b2>
 8014cd8:	9a07      	ldr	r2, [sp, #28]
 8014cda:	2a00      	cmp	r2, #0
 8014cdc:	f000 80a5 	beq.w	8014e2a <_dtoa_r+0x7c2>
 8014ce0:	2c00      	cmp	r4, #0
 8014ce2:	dd13      	ble.n	8014d0c <_dtoa_r+0x6a4>
 8014ce4:	4639      	mov	r1, r7
 8014ce6:	4622      	mov	r2, r4
 8014ce8:	4630      	mov	r0, r6
 8014cea:	930d      	str	r3, [sp, #52]	; 0x34
 8014cec:	f000 fc74 	bl	80155d8 <__pow5mult>
 8014cf0:	462a      	mov	r2, r5
 8014cf2:	4601      	mov	r1, r0
 8014cf4:	4607      	mov	r7, r0
 8014cf6:	4630      	mov	r0, r6
 8014cf8:	f000 fbc4 	bl	8015484 <__multiply>
 8014cfc:	4629      	mov	r1, r5
 8014cfe:	9009      	str	r0, [sp, #36]	; 0x24
 8014d00:	4630      	mov	r0, r6
 8014d02:	f000 faa9 	bl	8015258 <_Bfree>
 8014d06:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8014d08:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8014d0a:	4615      	mov	r5, r2
 8014d0c:	1b1a      	subs	r2, r3, r4
 8014d0e:	d004      	beq.n	8014d1a <_dtoa_r+0x6b2>
 8014d10:	4629      	mov	r1, r5
 8014d12:	4630      	mov	r0, r6
 8014d14:	f000 fc60 	bl	80155d8 <__pow5mult>
 8014d18:	4605      	mov	r5, r0
 8014d1a:	2101      	movs	r1, #1
 8014d1c:	4630      	mov	r0, r6
 8014d1e:	f000 fb9b 	bl	8015458 <__i2b>
 8014d22:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8014d24:	2b00      	cmp	r3, #0
 8014d26:	4604      	mov	r4, r0
 8014d28:	f340 8081 	ble.w	8014e2e <_dtoa_r+0x7c6>
 8014d2c:	461a      	mov	r2, r3
 8014d2e:	4601      	mov	r1, r0
 8014d30:	4630      	mov	r0, r6
 8014d32:	f000 fc51 	bl	80155d8 <__pow5mult>
 8014d36:	9b06      	ldr	r3, [sp, #24]
 8014d38:	2b01      	cmp	r3, #1
 8014d3a:	4604      	mov	r4, r0
 8014d3c:	dd7a      	ble.n	8014e34 <_dtoa_r+0x7cc>
 8014d3e:	2300      	movs	r3, #0
 8014d40:	9309      	str	r3, [sp, #36]	; 0x24
 8014d42:	6922      	ldr	r2, [r4, #16]
 8014d44:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8014d48:	6910      	ldr	r0, [r2, #16]
 8014d4a:	f000 fb37 	bl	80153bc <__hi0bits>
 8014d4e:	f1c0 0020 	rsb	r0, r0, #32
 8014d52:	9b05      	ldr	r3, [sp, #20]
 8014d54:	4418      	add	r0, r3
 8014d56:	f010 001f 	ands.w	r0, r0, #31
 8014d5a:	f000 8093 	beq.w	8014e84 <_dtoa_r+0x81c>
 8014d5e:	f1c0 0220 	rsb	r2, r0, #32
 8014d62:	2a04      	cmp	r2, #4
 8014d64:	f340 8085 	ble.w	8014e72 <_dtoa_r+0x80a>
 8014d68:	9b04      	ldr	r3, [sp, #16]
 8014d6a:	f1c0 001c 	rsb	r0, r0, #28
 8014d6e:	4403      	add	r3, r0
 8014d70:	9304      	str	r3, [sp, #16]
 8014d72:	9b05      	ldr	r3, [sp, #20]
 8014d74:	4480      	add	r8, r0
 8014d76:	4403      	add	r3, r0
 8014d78:	9305      	str	r3, [sp, #20]
 8014d7a:	9b04      	ldr	r3, [sp, #16]
 8014d7c:	2b00      	cmp	r3, #0
 8014d7e:	dd05      	ble.n	8014d8c <_dtoa_r+0x724>
 8014d80:	4629      	mov	r1, r5
 8014d82:	461a      	mov	r2, r3
 8014d84:	4630      	mov	r0, r6
 8014d86:	f000 fc81 	bl	801568c <__lshift>
 8014d8a:	4605      	mov	r5, r0
 8014d8c:	9b05      	ldr	r3, [sp, #20]
 8014d8e:	2b00      	cmp	r3, #0
 8014d90:	dd05      	ble.n	8014d9e <_dtoa_r+0x736>
 8014d92:	4621      	mov	r1, r4
 8014d94:	461a      	mov	r2, r3
 8014d96:	4630      	mov	r0, r6
 8014d98:	f000 fc78 	bl	801568c <__lshift>
 8014d9c:	4604      	mov	r4, r0
 8014d9e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8014da0:	2b00      	cmp	r3, #0
 8014da2:	d071      	beq.n	8014e88 <_dtoa_r+0x820>
 8014da4:	4621      	mov	r1, r4
 8014da6:	4628      	mov	r0, r5
 8014da8:	f000 fcdc 	bl	8015764 <__mcmp>
 8014dac:	2800      	cmp	r0, #0
 8014dae:	da6b      	bge.n	8014e88 <_dtoa_r+0x820>
 8014db0:	2300      	movs	r3, #0
 8014db2:	4629      	mov	r1, r5
 8014db4:	220a      	movs	r2, #10
 8014db6:	4630      	mov	r0, r6
 8014db8:	f000 fa70 	bl	801529c <__multadd>
 8014dbc:	9b07      	ldr	r3, [sp, #28]
 8014dbe:	f10b 3bff 	add.w	fp, fp, #4294967295
 8014dc2:	4605      	mov	r5, r0
 8014dc4:	2b00      	cmp	r3, #0
 8014dc6:	f000 8197 	beq.w	80150f8 <_dtoa_r+0xa90>
 8014dca:	4639      	mov	r1, r7
 8014dcc:	2300      	movs	r3, #0
 8014dce:	220a      	movs	r2, #10
 8014dd0:	4630      	mov	r0, r6
 8014dd2:	f000 fa63 	bl	801529c <__multadd>
 8014dd6:	f1ba 0f00 	cmp.w	sl, #0
 8014dda:	4607      	mov	r7, r0
 8014ddc:	f300 8093 	bgt.w	8014f06 <_dtoa_r+0x89e>
 8014de0:	9b06      	ldr	r3, [sp, #24]
 8014de2:	2b02      	cmp	r3, #2
 8014de4:	dc57      	bgt.n	8014e96 <_dtoa_r+0x82e>
 8014de6:	e08e      	b.n	8014f06 <_dtoa_r+0x89e>
 8014de8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8014dea:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8014dee:	e751      	b.n	8014c94 <_dtoa_r+0x62c>
 8014df0:	f109 34ff 	add.w	r4, r9, #4294967295
 8014df4:	42a3      	cmp	r3, r4
 8014df6:	bfbf      	itttt	lt
 8014df8:	1ae2      	sublt	r2, r4, r3
 8014dfa:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8014dfc:	189b      	addlt	r3, r3, r2
 8014dfe:	930a      	strlt	r3, [sp, #40]	; 0x28
 8014e00:	bfae      	itee	ge
 8014e02:	1b1c      	subge	r4, r3, r4
 8014e04:	4623      	movlt	r3, r4
 8014e06:	2400      	movlt	r4, #0
 8014e08:	f1b9 0f00 	cmp.w	r9, #0
 8014e0c:	bfb5      	itete	lt
 8014e0e:	9a04      	ldrlt	r2, [sp, #16]
 8014e10:	f8dd 8010 	ldrge.w	r8, [sp, #16]
 8014e14:	eba2 0809 	sublt.w	r8, r2, r9
 8014e18:	464a      	movge	r2, r9
 8014e1a:	bfb8      	it	lt
 8014e1c:	2200      	movlt	r2, #0
 8014e1e:	e73c      	b.n	8014c9a <_dtoa_r+0x632>
 8014e20:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8014e24:	9f07      	ldr	r7, [sp, #28]
 8014e26:	461c      	mov	r4, r3
 8014e28:	e744      	b.n	8014cb4 <_dtoa_r+0x64c>
 8014e2a:	461a      	mov	r2, r3
 8014e2c:	e770      	b.n	8014d10 <_dtoa_r+0x6a8>
 8014e2e:	9b06      	ldr	r3, [sp, #24]
 8014e30:	2b01      	cmp	r3, #1
 8014e32:	dc18      	bgt.n	8014e66 <_dtoa_r+0x7fe>
 8014e34:	9b02      	ldr	r3, [sp, #8]
 8014e36:	b9b3      	cbnz	r3, 8014e66 <_dtoa_r+0x7fe>
 8014e38:	9b03      	ldr	r3, [sp, #12]
 8014e3a:	f3c3 0213 	ubfx	r2, r3, #0, #20
 8014e3e:	b9a2      	cbnz	r2, 8014e6a <_dtoa_r+0x802>
 8014e40:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8014e44:	0d12      	lsrs	r2, r2, #20
 8014e46:	0512      	lsls	r2, r2, #20
 8014e48:	b18a      	cbz	r2, 8014e6e <_dtoa_r+0x806>
 8014e4a:	9b04      	ldr	r3, [sp, #16]
 8014e4c:	3301      	adds	r3, #1
 8014e4e:	9304      	str	r3, [sp, #16]
 8014e50:	9b05      	ldr	r3, [sp, #20]
 8014e52:	3301      	adds	r3, #1
 8014e54:	9305      	str	r3, [sp, #20]
 8014e56:	2301      	movs	r3, #1
 8014e58:	9309      	str	r3, [sp, #36]	; 0x24
 8014e5a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8014e5c:	2b00      	cmp	r3, #0
 8014e5e:	f47f af70 	bne.w	8014d42 <_dtoa_r+0x6da>
 8014e62:	2001      	movs	r0, #1
 8014e64:	e775      	b.n	8014d52 <_dtoa_r+0x6ea>
 8014e66:	2300      	movs	r3, #0
 8014e68:	e7f6      	b.n	8014e58 <_dtoa_r+0x7f0>
 8014e6a:	9b02      	ldr	r3, [sp, #8]
 8014e6c:	e7f4      	b.n	8014e58 <_dtoa_r+0x7f0>
 8014e6e:	9209      	str	r2, [sp, #36]	; 0x24
 8014e70:	e7f3      	b.n	8014e5a <_dtoa_r+0x7f2>
 8014e72:	d082      	beq.n	8014d7a <_dtoa_r+0x712>
 8014e74:	9b04      	ldr	r3, [sp, #16]
 8014e76:	321c      	adds	r2, #28
 8014e78:	4413      	add	r3, r2
 8014e7a:	9304      	str	r3, [sp, #16]
 8014e7c:	9b05      	ldr	r3, [sp, #20]
 8014e7e:	4490      	add	r8, r2
 8014e80:	4413      	add	r3, r2
 8014e82:	e779      	b.n	8014d78 <_dtoa_r+0x710>
 8014e84:	4602      	mov	r2, r0
 8014e86:	e7f5      	b.n	8014e74 <_dtoa_r+0x80c>
 8014e88:	f1b9 0f00 	cmp.w	r9, #0
 8014e8c:	dc36      	bgt.n	8014efc <_dtoa_r+0x894>
 8014e8e:	9b06      	ldr	r3, [sp, #24]
 8014e90:	2b02      	cmp	r3, #2
 8014e92:	dd33      	ble.n	8014efc <_dtoa_r+0x894>
 8014e94:	46ca      	mov	sl, r9
 8014e96:	f1ba 0f00 	cmp.w	sl, #0
 8014e9a:	d10d      	bne.n	8014eb8 <_dtoa_r+0x850>
 8014e9c:	4621      	mov	r1, r4
 8014e9e:	4653      	mov	r3, sl
 8014ea0:	2205      	movs	r2, #5
 8014ea2:	4630      	mov	r0, r6
 8014ea4:	f000 f9fa 	bl	801529c <__multadd>
 8014ea8:	4601      	mov	r1, r0
 8014eaa:	4604      	mov	r4, r0
 8014eac:	4628      	mov	r0, r5
 8014eae:	f000 fc59 	bl	8015764 <__mcmp>
 8014eb2:	2800      	cmp	r0, #0
 8014eb4:	f73f ade4 	bgt.w	8014a80 <_dtoa_r+0x418>
 8014eb8:	9b08      	ldr	r3, [sp, #32]
 8014eba:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8014ebe:	ea6f 0b03 	mvn.w	fp, r3
 8014ec2:	f04f 0900 	mov.w	r9, #0
 8014ec6:	4621      	mov	r1, r4
 8014ec8:	4630      	mov	r0, r6
 8014eca:	f000 f9c5 	bl	8015258 <_Bfree>
 8014ece:	2f00      	cmp	r7, #0
 8014ed0:	f43f aea1 	beq.w	8014c16 <_dtoa_r+0x5ae>
 8014ed4:	f1b9 0f00 	cmp.w	r9, #0
 8014ed8:	d005      	beq.n	8014ee6 <_dtoa_r+0x87e>
 8014eda:	45b9      	cmp	r9, r7
 8014edc:	d003      	beq.n	8014ee6 <_dtoa_r+0x87e>
 8014ede:	4649      	mov	r1, r9
 8014ee0:	4630      	mov	r0, r6
 8014ee2:	f000 f9b9 	bl	8015258 <_Bfree>
 8014ee6:	4639      	mov	r1, r7
 8014ee8:	4630      	mov	r0, r6
 8014eea:	f000 f9b5 	bl	8015258 <_Bfree>
 8014eee:	e692      	b.n	8014c16 <_dtoa_r+0x5ae>
 8014ef0:	2400      	movs	r4, #0
 8014ef2:	4627      	mov	r7, r4
 8014ef4:	e7e0      	b.n	8014eb8 <_dtoa_r+0x850>
 8014ef6:	4693      	mov	fp, r2
 8014ef8:	4627      	mov	r7, r4
 8014efa:	e5c1      	b.n	8014a80 <_dtoa_r+0x418>
 8014efc:	9b07      	ldr	r3, [sp, #28]
 8014efe:	46ca      	mov	sl, r9
 8014f00:	2b00      	cmp	r3, #0
 8014f02:	f000 8100 	beq.w	8015106 <_dtoa_r+0xa9e>
 8014f06:	f1b8 0f00 	cmp.w	r8, #0
 8014f0a:	dd05      	ble.n	8014f18 <_dtoa_r+0x8b0>
 8014f0c:	4639      	mov	r1, r7
 8014f0e:	4642      	mov	r2, r8
 8014f10:	4630      	mov	r0, r6
 8014f12:	f000 fbbb 	bl	801568c <__lshift>
 8014f16:	4607      	mov	r7, r0
 8014f18:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014f1a:	2b00      	cmp	r3, #0
 8014f1c:	d05d      	beq.n	8014fda <_dtoa_r+0x972>
 8014f1e:	6879      	ldr	r1, [r7, #4]
 8014f20:	4630      	mov	r0, r6
 8014f22:	f000 f959 	bl	80151d8 <_Balloc>
 8014f26:	4680      	mov	r8, r0
 8014f28:	b928      	cbnz	r0, 8014f36 <_dtoa_r+0x8ce>
 8014f2a:	4b82      	ldr	r3, [pc, #520]	; (8015134 <_dtoa_r+0xacc>)
 8014f2c:	4602      	mov	r2, r0
 8014f2e:	f240 21ef 	movw	r1, #751	; 0x2ef
 8014f32:	f7ff bbb1 	b.w	8014698 <_dtoa_r+0x30>
 8014f36:	693a      	ldr	r2, [r7, #16]
 8014f38:	3202      	adds	r2, #2
 8014f3a:	0092      	lsls	r2, r2, #2
 8014f3c:	f107 010c 	add.w	r1, r7, #12
 8014f40:	300c      	adds	r0, #12
 8014f42:	f7ff faf2 	bl	801452a <memcpy>
 8014f46:	2201      	movs	r2, #1
 8014f48:	4641      	mov	r1, r8
 8014f4a:	4630      	mov	r0, r6
 8014f4c:	f000 fb9e 	bl	801568c <__lshift>
 8014f50:	9b01      	ldr	r3, [sp, #4]
 8014f52:	3301      	adds	r3, #1
 8014f54:	9304      	str	r3, [sp, #16]
 8014f56:	9b01      	ldr	r3, [sp, #4]
 8014f58:	4453      	add	r3, sl
 8014f5a:	9308      	str	r3, [sp, #32]
 8014f5c:	9b02      	ldr	r3, [sp, #8]
 8014f5e:	f003 0301 	and.w	r3, r3, #1
 8014f62:	46b9      	mov	r9, r7
 8014f64:	9307      	str	r3, [sp, #28]
 8014f66:	4607      	mov	r7, r0
 8014f68:	9b04      	ldr	r3, [sp, #16]
 8014f6a:	4621      	mov	r1, r4
 8014f6c:	3b01      	subs	r3, #1
 8014f6e:	4628      	mov	r0, r5
 8014f70:	9302      	str	r3, [sp, #8]
 8014f72:	f7ff faef 	bl	8014554 <quorem>
 8014f76:	4603      	mov	r3, r0
 8014f78:	3330      	adds	r3, #48	; 0x30
 8014f7a:	9005      	str	r0, [sp, #20]
 8014f7c:	4649      	mov	r1, r9
 8014f7e:	4628      	mov	r0, r5
 8014f80:	9309      	str	r3, [sp, #36]	; 0x24
 8014f82:	f000 fbef 	bl	8015764 <__mcmp>
 8014f86:	463a      	mov	r2, r7
 8014f88:	4682      	mov	sl, r0
 8014f8a:	4621      	mov	r1, r4
 8014f8c:	4630      	mov	r0, r6
 8014f8e:	f000 fc05 	bl	801579c <__mdiff>
 8014f92:	68c2      	ldr	r2, [r0, #12]
 8014f94:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014f96:	4680      	mov	r8, r0
 8014f98:	bb0a      	cbnz	r2, 8014fde <_dtoa_r+0x976>
 8014f9a:	4601      	mov	r1, r0
 8014f9c:	4628      	mov	r0, r5
 8014f9e:	f000 fbe1 	bl	8015764 <__mcmp>
 8014fa2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014fa4:	4602      	mov	r2, r0
 8014fa6:	4641      	mov	r1, r8
 8014fa8:	4630      	mov	r0, r6
 8014faa:	e9cd 3209 	strd	r3, r2, [sp, #36]	; 0x24
 8014fae:	f000 f953 	bl	8015258 <_Bfree>
 8014fb2:	9b06      	ldr	r3, [sp, #24]
 8014fb4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8014fb6:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8014fba:	ea43 0102 	orr.w	r1, r3, r2
 8014fbe:	9b07      	ldr	r3, [sp, #28]
 8014fc0:	4319      	orrs	r1, r3
 8014fc2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014fc4:	d10d      	bne.n	8014fe2 <_dtoa_r+0x97a>
 8014fc6:	2b39      	cmp	r3, #57	; 0x39
 8014fc8:	d029      	beq.n	801501e <_dtoa_r+0x9b6>
 8014fca:	f1ba 0f00 	cmp.w	sl, #0
 8014fce:	dd01      	ble.n	8014fd4 <_dtoa_r+0x96c>
 8014fd0:	9b05      	ldr	r3, [sp, #20]
 8014fd2:	3331      	adds	r3, #49	; 0x31
 8014fd4:	9a02      	ldr	r2, [sp, #8]
 8014fd6:	7013      	strb	r3, [r2, #0]
 8014fd8:	e775      	b.n	8014ec6 <_dtoa_r+0x85e>
 8014fda:	4638      	mov	r0, r7
 8014fdc:	e7b8      	b.n	8014f50 <_dtoa_r+0x8e8>
 8014fde:	2201      	movs	r2, #1
 8014fe0:	e7e1      	b.n	8014fa6 <_dtoa_r+0x93e>
 8014fe2:	f1ba 0f00 	cmp.w	sl, #0
 8014fe6:	db06      	blt.n	8014ff6 <_dtoa_r+0x98e>
 8014fe8:	9906      	ldr	r1, [sp, #24]
 8014fea:	ea41 0a0a 	orr.w	sl, r1, sl
 8014fee:	9907      	ldr	r1, [sp, #28]
 8014ff0:	ea5a 0a01 	orrs.w	sl, sl, r1
 8014ff4:	d120      	bne.n	8015038 <_dtoa_r+0x9d0>
 8014ff6:	2a00      	cmp	r2, #0
 8014ff8:	ddec      	ble.n	8014fd4 <_dtoa_r+0x96c>
 8014ffa:	4629      	mov	r1, r5
 8014ffc:	2201      	movs	r2, #1
 8014ffe:	4630      	mov	r0, r6
 8015000:	9304      	str	r3, [sp, #16]
 8015002:	f000 fb43 	bl	801568c <__lshift>
 8015006:	4621      	mov	r1, r4
 8015008:	4605      	mov	r5, r0
 801500a:	f000 fbab 	bl	8015764 <__mcmp>
 801500e:	2800      	cmp	r0, #0
 8015010:	9b04      	ldr	r3, [sp, #16]
 8015012:	dc02      	bgt.n	801501a <_dtoa_r+0x9b2>
 8015014:	d1de      	bne.n	8014fd4 <_dtoa_r+0x96c>
 8015016:	07da      	lsls	r2, r3, #31
 8015018:	d5dc      	bpl.n	8014fd4 <_dtoa_r+0x96c>
 801501a:	2b39      	cmp	r3, #57	; 0x39
 801501c:	d1d8      	bne.n	8014fd0 <_dtoa_r+0x968>
 801501e:	9a02      	ldr	r2, [sp, #8]
 8015020:	2339      	movs	r3, #57	; 0x39
 8015022:	7013      	strb	r3, [r2, #0]
 8015024:	4643      	mov	r3, r8
 8015026:	4698      	mov	r8, r3
 8015028:	3b01      	subs	r3, #1
 801502a:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 801502e:	2a39      	cmp	r2, #57	; 0x39
 8015030:	d051      	beq.n	80150d6 <_dtoa_r+0xa6e>
 8015032:	3201      	adds	r2, #1
 8015034:	701a      	strb	r2, [r3, #0]
 8015036:	e746      	b.n	8014ec6 <_dtoa_r+0x85e>
 8015038:	2a00      	cmp	r2, #0
 801503a:	dd03      	ble.n	8015044 <_dtoa_r+0x9dc>
 801503c:	2b39      	cmp	r3, #57	; 0x39
 801503e:	d0ee      	beq.n	801501e <_dtoa_r+0x9b6>
 8015040:	3301      	adds	r3, #1
 8015042:	e7c7      	b.n	8014fd4 <_dtoa_r+0x96c>
 8015044:	9a04      	ldr	r2, [sp, #16]
 8015046:	9908      	ldr	r1, [sp, #32]
 8015048:	f802 3c01 	strb.w	r3, [r2, #-1]
 801504c:	428a      	cmp	r2, r1
 801504e:	d02b      	beq.n	80150a8 <_dtoa_r+0xa40>
 8015050:	4629      	mov	r1, r5
 8015052:	2300      	movs	r3, #0
 8015054:	220a      	movs	r2, #10
 8015056:	4630      	mov	r0, r6
 8015058:	f000 f920 	bl	801529c <__multadd>
 801505c:	45b9      	cmp	r9, r7
 801505e:	4605      	mov	r5, r0
 8015060:	f04f 0300 	mov.w	r3, #0
 8015064:	f04f 020a 	mov.w	r2, #10
 8015068:	4649      	mov	r1, r9
 801506a:	4630      	mov	r0, r6
 801506c:	d107      	bne.n	801507e <_dtoa_r+0xa16>
 801506e:	f000 f915 	bl	801529c <__multadd>
 8015072:	4681      	mov	r9, r0
 8015074:	4607      	mov	r7, r0
 8015076:	9b04      	ldr	r3, [sp, #16]
 8015078:	3301      	adds	r3, #1
 801507a:	9304      	str	r3, [sp, #16]
 801507c:	e774      	b.n	8014f68 <_dtoa_r+0x900>
 801507e:	f000 f90d 	bl	801529c <__multadd>
 8015082:	4639      	mov	r1, r7
 8015084:	4681      	mov	r9, r0
 8015086:	2300      	movs	r3, #0
 8015088:	220a      	movs	r2, #10
 801508a:	4630      	mov	r0, r6
 801508c:	f000 f906 	bl	801529c <__multadd>
 8015090:	4607      	mov	r7, r0
 8015092:	e7f0      	b.n	8015076 <_dtoa_r+0xa0e>
 8015094:	f1ba 0f00 	cmp.w	sl, #0
 8015098:	9a01      	ldr	r2, [sp, #4]
 801509a:	bfcc      	ite	gt
 801509c:	46d0      	movgt	r8, sl
 801509e:	f04f 0801 	movle.w	r8, #1
 80150a2:	4490      	add	r8, r2
 80150a4:	f04f 0900 	mov.w	r9, #0
 80150a8:	4629      	mov	r1, r5
 80150aa:	2201      	movs	r2, #1
 80150ac:	4630      	mov	r0, r6
 80150ae:	9302      	str	r3, [sp, #8]
 80150b0:	f000 faec 	bl	801568c <__lshift>
 80150b4:	4621      	mov	r1, r4
 80150b6:	4605      	mov	r5, r0
 80150b8:	f000 fb54 	bl	8015764 <__mcmp>
 80150bc:	2800      	cmp	r0, #0
 80150be:	dcb1      	bgt.n	8015024 <_dtoa_r+0x9bc>
 80150c0:	d102      	bne.n	80150c8 <_dtoa_r+0xa60>
 80150c2:	9b02      	ldr	r3, [sp, #8]
 80150c4:	07db      	lsls	r3, r3, #31
 80150c6:	d4ad      	bmi.n	8015024 <_dtoa_r+0x9bc>
 80150c8:	4643      	mov	r3, r8
 80150ca:	4698      	mov	r8, r3
 80150cc:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80150d0:	2a30      	cmp	r2, #48	; 0x30
 80150d2:	d0fa      	beq.n	80150ca <_dtoa_r+0xa62>
 80150d4:	e6f7      	b.n	8014ec6 <_dtoa_r+0x85e>
 80150d6:	9a01      	ldr	r2, [sp, #4]
 80150d8:	429a      	cmp	r2, r3
 80150da:	d1a4      	bne.n	8015026 <_dtoa_r+0x9be>
 80150dc:	f10b 0b01 	add.w	fp, fp, #1
 80150e0:	2331      	movs	r3, #49	; 0x31
 80150e2:	e778      	b.n	8014fd6 <_dtoa_r+0x96e>
 80150e4:	4b14      	ldr	r3, [pc, #80]	; (8015138 <_dtoa_r+0xad0>)
 80150e6:	f7ff bb2a 	b.w	801473e <_dtoa_r+0xd6>
 80150ea:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80150ec:	2b00      	cmp	r3, #0
 80150ee:	f47f ab05 	bne.w	80146fc <_dtoa_r+0x94>
 80150f2:	4b12      	ldr	r3, [pc, #72]	; (801513c <_dtoa_r+0xad4>)
 80150f4:	f7ff bb23 	b.w	801473e <_dtoa_r+0xd6>
 80150f8:	f1ba 0f00 	cmp.w	sl, #0
 80150fc:	dc03      	bgt.n	8015106 <_dtoa_r+0xa9e>
 80150fe:	9b06      	ldr	r3, [sp, #24]
 8015100:	2b02      	cmp	r3, #2
 8015102:	f73f aec8 	bgt.w	8014e96 <_dtoa_r+0x82e>
 8015106:	f8dd 8004 	ldr.w	r8, [sp, #4]
 801510a:	4621      	mov	r1, r4
 801510c:	4628      	mov	r0, r5
 801510e:	f7ff fa21 	bl	8014554 <quorem>
 8015112:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8015116:	f808 3b01 	strb.w	r3, [r8], #1
 801511a:	9a01      	ldr	r2, [sp, #4]
 801511c:	eba8 0202 	sub.w	r2, r8, r2
 8015120:	4592      	cmp	sl, r2
 8015122:	ddb7      	ble.n	8015094 <_dtoa_r+0xa2c>
 8015124:	4629      	mov	r1, r5
 8015126:	2300      	movs	r3, #0
 8015128:	220a      	movs	r2, #10
 801512a:	4630      	mov	r0, r6
 801512c:	f000 f8b6 	bl	801529c <__multadd>
 8015130:	4605      	mov	r5, r0
 8015132:	e7ea      	b.n	801510a <_dtoa_r+0xaa2>
 8015134:	08017c71 	.word	0x08017c71
 8015138:	08017bcc 	.word	0x08017bcc
 801513c:	08017bf5 	.word	0x08017bf5

08015140 <_free_r>:
 8015140:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8015142:	2900      	cmp	r1, #0
 8015144:	d044      	beq.n	80151d0 <_free_r+0x90>
 8015146:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801514a:	9001      	str	r0, [sp, #4]
 801514c:	2b00      	cmp	r3, #0
 801514e:	f1a1 0404 	sub.w	r4, r1, #4
 8015152:	bfb8      	it	lt
 8015154:	18e4      	addlt	r4, r4, r3
 8015156:	f7fe f95d 	bl	8013414 <__malloc_lock>
 801515a:	4a1e      	ldr	r2, [pc, #120]	; (80151d4 <_free_r+0x94>)
 801515c:	9801      	ldr	r0, [sp, #4]
 801515e:	6813      	ldr	r3, [r2, #0]
 8015160:	b933      	cbnz	r3, 8015170 <_free_r+0x30>
 8015162:	6063      	str	r3, [r4, #4]
 8015164:	6014      	str	r4, [r2, #0]
 8015166:	b003      	add	sp, #12
 8015168:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801516c:	f7fe b958 	b.w	8013420 <__malloc_unlock>
 8015170:	42a3      	cmp	r3, r4
 8015172:	d908      	bls.n	8015186 <_free_r+0x46>
 8015174:	6825      	ldr	r5, [r4, #0]
 8015176:	1961      	adds	r1, r4, r5
 8015178:	428b      	cmp	r3, r1
 801517a:	bf01      	itttt	eq
 801517c:	6819      	ldreq	r1, [r3, #0]
 801517e:	685b      	ldreq	r3, [r3, #4]
 8015180:	1949      	addeq	r1, r1, r5
 8015182:	6021      	streq	r1, [r4, #0]
 8015184:	e7ed      	b.n	8015162 <_free_r+0x22>
 8015186:	461a      	mov	r2, r3
 8015188:	685b      	ldr	r3, [r3, #4]
 801518a:	b10b      	cbz	r3, 8015190 <_free_r+0x50>
 801518c:	42a3      	cmp	r3, r4
 801518e:	d9fa      	bls.n	8015186 <_free_r+0x46>
 8015190:	6811      	ldr	r1, [r2, #0]
 8015192:	1855      	adds	r5, r2, r1
 8015194:	42a5      	cmp	r5, r4
 8015196:	d10b      	bne.n	80151b0 <_free_r+0x70>
 8015198:	6824      	ldr	r4, [r4, #0]
 801519a:	4421      	add	r1, r4
 801519c:	1854      	adds	r4, r2, r1
 801519e:	42a3      	cmp	r3, r4
 80151a0:	6011      	str	r1, [r2, #0]
 80151a2:	d1e0      	bne.n	8015166 <_free_r+0x26>
 80151a4:	681c      	ldr	r4, [r3, #0]
 80151a6:	685b      	ldr	r3, [r3, #4]
 80151a8:	6053      	str	r3, [r2, #4]
 80151aa:	440c      	add	r4, r1
 80151ac:	6014      	str	r4, [r2, #0]
 80151ae:	e7da      	b.n	8015166 <_free_r+0x26>
 80151b0:	d902      	bls.n	80151b8 <_free_r+0x78>
 80151b2:	230c      	movs	r3, #12
 80151b4:	6003      	str	r3, [r0, #0]
 80151b6:	e7d6      	b.n	8015166 <_free_r+0x26>
 80151b8:	6825      	ldr	r5, [r4, #0]
 80151ba:	1961      	adds	r1, r4, r5
 80151bc:	428b      	cmp	r3, r1
 80151be:	bf04      	itt	eq
 80151c0:	6819      	ldreq	r1, [r3, #0]
 80151c2:	685b      	ldreq	r3, [r3, #4]
 80151c4:	6063      	str	r3, [r4, #4]
 80151c6:	bf04      	itt	eq
 80151c8:	1949      	addeq	r1, r1, r5
 80151ca:	6021      	streq	r1, [r4, #0]
 80151cc:	6054      	str	r4, [r2, #4]
 80151ce:	e7ca      	b.n	8015166 <_free_r+0x26>
 80151d0:	b003      	add	sp, #12
 80151d2:	bd30      	pop	{r4, r5, pc}
 80151d4:	24005600 	.word	0x24005600

080151d8 <_Balloc>:
 80151d8:	b570      	push	{r4, r5, r6, lr}
 80151da:	69c6      	ldr	r6, [r0, #28]
 80151dc:	4604      	mov	r4, r0
 80151de:	460d      	mov	r5, r1
 80151e0:	b976      	cbnz	r6, 8015200 <_Balloc+0x28>
 80151e2:	2010      	movs	r0, #16
 80151e4:	f7fe f866 	bl	80132b4 <malloc>
 80151e8:	4602      	mov	r2, r0
 80151ea:	61e0      	str	r0, [r4, #28]
 80151ec:	b920      	cbnz	r0, 80151f8 <_Balloc+0x20>
 80151ee:	4b18      	ldr	r3, [pc, #96]	; (8015250 <_Balloc+0x78>)
 80151f0:	4818      	ldr	r0, [pc, #96]	; (8015254 <_Balloc+0x7c>)
 80151f2:	216b      	movs	r1, #107	; 0x6b
 80151f4:	f001 fd2c 	bl	8016c50 <__assert_func>
 80151f8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80151fc:	6006      	str	r6, [r0, #0]
 80151fe:	60c6      	str	r6, [r0, #12]
 8015200:	69e6      	ldr	r6, [r4, #28]
 8015202:	68f3      	ldr	r3, [r6, #12]
 8015204:	b183      	cbz	r3, 8015228 <_Balloc+0x50>
 8015206:	69e3      	ldr	r3, [r4, #28]
 8015208:	68db      	ldr	r3, [r3, #12]
 801520a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801520e:	b9b8      	cbnz	r0, 8015240 <_Balloc+0x68>
 8015210:	2101      	movs	r1, #1
 8015212:	fa01 f605 	lsl.w	r6, r1, r5
 8015216:	1d72      	adds	r2, r6, #5
 8015218:	0092      	lsls	r2, r2, #2
 801521a:	4620      	mov	r0, r4
 801521c:	f001 fd36 	bl	8016c8c <_calloc_r>
 8015220:	b160      	cbz	r0, 801523c <_Balloc+0x64>
 8015222:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8015226:	e00e      	b.n	8015246 <_Balloc+0x6e>
 8015228:	2221      	movs	r2, #33	; 0x21
 801522a:	2104      	movs	r1, #4
 801522c:	4620      	mov	r0, r4
 801522e:	f001 fd2d 	bl	8016c8c <_calloc_r>
 8015232:	69e3      	ldr	r3, [r4, #28]
 8015234:	60f0      	str	r0, [r6, #12]
 8015236:	68db      	ldr	r3, [r3, #12]
 8015238:	2b00      	cmp	r3, #0
 801523a:	d1e4      	bne.n	8015206 <_Balloc+0x2e>
 801523c:	2000      	movs	r0, #0
 801523e:	bd70      	pop	{r4, r5, r6, pc}
 8015240:	6802      	ldr	r2, [r0, #0]
 8015242:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8015246:	2300      	movs	r3, #0
 8015248:	e9c0 3303 	strd	r3, r3, [r0, #12]
 801524c:	e7f7      	b.n	801523e <_Balloc+0x66>
 801524e:	bf00      	nop
 8015250:	08017c02 	.word	0x08017c02
 8015254:	08017c82 	.word	0x08017c82

08015258 <_Bfree>:
 8015258:	b570      	push	{r4, r5, r6, lr}
 801525a:	69c6      	ldr	r6, [r0, #28]
 801525c:	4605      	mov	r5, r0
 801525e:	460c      	mov	r4, r1
 8015260:	b976      	cbnz	r6, 8015280 <_Bfree+0x28>
 8015262:	2010      	movs	r0, #16
 8015264:	f7fe f826 	bl	80132b4 <malloc>
 8015268:	4602      	mov	r2, r0
 801526a:	61e8      	str	r0, [r5, #28]
 801526c:	b920      	cbnz	r0, 8015278 <_Bfree+0x20>
 801526e:	4b09      	ldr	r3, [pc, #36]	; (8015294 <_Bfree+0x3c>)
 8015270:	4809      	ldr	r0, [pc, #36]	; (8015298 <_Bfree+0x40>)
 8015272:	218f      	movs	r1, #143	; 0x8f
 8015274:	f001 fcec 	bl	8016c50 <__assert_func>
 8015278:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801527c:	6006      	str	r6, [r0, #0]
 801527e:	60c6      	str	r6, [r0, #12]
 8015280:	b13c      	cbz	r4, 8015292 <_Bfree+0x3a>
 8015282:	69eb      	ldr	r3, [r5, #28]
 8015284:	6862      	ldr	r2, [r4, #4]
 8015286:	68db      	ldr	r3, [r3, #12]
 8015288:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801528c:	6021      	str	r1, [r4, #0]
 801528e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8015292:	bd70      	pop	{r4, r5, r6, pc}
 8015294:	08017c02 	.word	0x08017c02
 8015298:	08017c82 	.word	0x08017c82

0801529c <__multadd>:
 801529c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80152a0:	690d      	ldr	r5, [r1, #16]
 80152a2:	4607      	mov	r7, r0
 80152a4:	460c      	mov	r4, r1
 80152a6:	461e      	mov	r6, r3
 80152a8:	f101 0c14 	add.w	ip, r1, #20
 80152ac:	2000      	movs	r0, #0
 80152ae:	f8dc 3000 	ldr.w	r3, [ip]
 80152b2:	b299      	uxth	r1, r3
 80152b4:	fb02 6101 	mla	r1, r2, r1, r6
 80152b8:	0c1e      	lsrs	r6, r3, #16
 80152ba:	0c0b      	lsrs	r3, r1, #16
 80152bc:	fb02 3306 	mla	r3, r2, r6, r3
 80152c0:	b289      	uxth	r1, r1
 80152c2:	3001      	adds	r0, #1
 80152c4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80152c8:	4285      	cmp	r5, r0
 80152ca:	f84c 1b04 	str.w	r1, [ip], #4
 80152ce:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80152d2:	dcec      	bgt.n	80152ae <__multadd+0x12>
 80152d4:	b30e      	cbz	r6, 801531a <__multadd+0x7e>
 80152d6:	68a3      	ldr	r3, [r4, #8]
 80152d8:	42ab      	cmp	r3, r5
 80152da:	dc19      	bgt.n	8015310 <__multadd+0x74>
 80152dc:	6861      	ldr	r1, [r4, #4]
 80152de:	4638      	mov	r0, r7
 80152e0:	3101      	adds	r1, #1
 80152e2:	f7ff ff79 	bl	80151d8 <_Balloc>
 80152e6:	4680      	mov	r8, r0
 80152e8:	b928      	cbnz	r0, 80152f6 <__multadd+0x5a>
 80152ea:	4602      	mov	r2, r0
 80152ec:	4b0c      	ldr	r3, [pc, #48]	; (8015320 <__multadd+0x84>)
 80152ee:	480d      	ldr	r0, [pc, #52]	; (8015324 <__multadd+0x88>)
 80152f0:	21ba      	movs	r1, #186	; 0xba
 80152f2:	f001 fcad 	bl	8016c50 <__assert_func>
 80152f6:	6922      	ldr	r2, [r4, #16]
 80152f8:	3202      	adds	r2, #2
 80152fa:	f104 010c 	add.w	r1, r4, #12
 80152fe:	0092      	lsls	r2, r2, #2
 8015300:	300c      	adds	r0, #12
 8015302:	f7ff f912 	bl	801452a <memcpy>
 8015306:	4621      	mov	r1, r4
 8015308:	4638      	mov	r0, r7
 801530a:	f7ff ffa5 	bl	8015258 <_Bfree>
 801530e:	4644      	mov	r4, r8
 8015310:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8015314:	3501      	adds	r5, #1
 8015316:	615e      	str	r6, [r3, #20]
 8015318:	6125      	str	r5, [r4, #16]
 801531a:	4620      	mov	r0, r4
 801531c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015320:	08017c71 	.word	0x08017c71
 8015324:	08017c82 	.word	0x08017c82

08015328 <__s2b>:
 8015328:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801532c:	460c      	mov	r4, r1
 801532e:	4615      	mov	r5, r2
 8015330:	461f      	mov	r7, r3
 8015332:	2209      	movs	r2, #9
 8015334:	3308      	adds	r3, #8
 8015336:	4606      	mov	r6, r0
 8015338:	fb93 f3f2 	sdiv	r3, r3, r2
 801533c:	2100      	movs	r1, #0
 801533e:	2201      	movs	r2, #1
 8015340:	429a      	cmp	r2, r3
 8015342:	db09      	blt.n	8015358 <__s2b+0x30>
 8015344:	4630      	mov	r0, r6
 8015346:	f7ff ff47 	bl	80151d8 <_Balloc>
 801534a:	b940      	cbnz	r0, 801535e <__s2b+0x36>
 801534c:	4602      	mov	r2, r0
 801534e:	4b19      	ldr	r3, [pc, #100]	; (80153b4 <__s2b+0x8c>)
 8015350:	4819      	ldr	r0, [pc, #100]	; (80153b8 <__s2b+0x90>)
 8015352:	21d3      	movs	r1, #211	; 0xd3
 8015354:	f001 fc7c 	bl	8016c50 <__assert_func>
 8015358:	0052      	lsls	r2, r2, #1
 801535a:	3101      	adds	r1, #1
 801535c:	e7f0      	b.n	8015340 <__s2b+0x18>
 801535e:	9b08      	ldr	r3, [sp, #32]
 8015360:	6143      	str	r3, [r0, #20]
 8015362:	2d09      	cmp	r5, #9
 8015364:	f04f 0301 	mov.w	r3, #1
 8015368:	6103      	str	r3, [r0, #16]
 801536a:	dd16      	ble.n	801539a <__s2b+0x72>
 801536c:	f104 0909 	add.w	r9, r4, #9
 8015370:	46c8      	mov	r8, r9
 8015372:	442c      	add	r4, r5
 8015374:	f818 3b01 	ldrb.w	r3, [r8], #1
 8015378:	4601      	mov	r1, r0
 801537a:	3b30      	subs	r3, #48	; 0x30
 801537c:	220a      	movs	r2, #10
 801537e:	4630      	mov	r0, r6
 8015380:	f7ff ff8c 	bl	801529c <__multadd>
 8015384:	45a0      	cmp	r8, r4
 8015386:	d1f5      	bne.n	8015374 <__s2b+0x4c>
 8015388:	f1a5 0408 	sub.w	r4, r5, #8
 801538c:	444c      	add	r4, r9
 801538e:	1b2d      	subs	r5, r5, r4
 8015390:	1963      	adds	r3, r4, r5
 8015392:	42bb      	cmp	r3, r7
 8015394:	db04      	blt.n	80153a0 <__s2b+0x78>
 8015396:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801539a:	340a      	adds	r4, #10
 801539c:	2509      	movs	r5, #9
 801539e:	e7f6      	b.n	801538e <__s2b+0x66>
 80153a0:	f814 3b01 	ldrb.w	r3, [r4], #1
 80153a4:	4601      	mov	r1, r0
 80153a6:	3b30      	subs	r3, #48	; 0x30
 80153a8:	220a      	movs	r2, #10
 80153aa:	4630      	mov	r0, r6
 80153ac:	f7ff ff76 	bl	801529c <__multadd>
 80153b0:	e7ee      	b.n	8015390 <__s2b+0x68>
 80153b2:	bf00      	nop
 80153b4:	08017c71 	.word	0x08017c71
 80153b8:	08017c82 	.word	0x08017c82

080153bc <__hi0bits>:
 80153bc:	0c03      	lsrs	r3, r0, #16
 80153be:	041b      	lsls	r3, r3, #16
 80153c0:	b9d3      	cbnz	r3, 80153f8 <__hi0bits+0x3c>
 80153c2:	0400      	lsls	r0, r0, #16
 80153c4:	2310      	movs	r3, #16
 80153c6:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80153ca:	bf04      	itt	eq
 80153cc:	0200      	lsleq	r0, r0, #8
 80153ce:	3308      	addeq	r3, #8
 80153d0:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80153d4:	bf04      	itt	eq
 80153d6:	0100      	lsleq	r0, r0, #4
 80153d8:	3304      	addeq	r3, #4
 80153da:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80153de:	bf04      	itt	eq
 80153e0:	0080      	lsleq	r0, r0, #2
 80153e2:	3302      	addeq	r3, #2
 80153e4:	2800      	cmp	r0, #0
 80153e6:	db05      	blt.n	80153f4 <__hi0bits+0x38>
 80153e8:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80153ec:	f103 0301 	add.w	r3, r3, #1
 80153f0:	bf08      	it	eq
 80153f2:	2320      	moveq	r3, #32
 80153f4:	4618      	mov	r0, r3
 80153f6:	4770      	bx	lr
 80153f8:	2300      	movs	r3, #0
 80153fa:	e7e4      	b.n	80153c6 <__hi0bits+0xa>

080153fc <__lo0bits>:
 80153fc:	6803      	ldr	r3, [r0, #0]
 80153fe:	f013 0207 	ands.w	r2, r3, #7
 8015402:	d00c      	beq.n	801541e <__lo0bits+0x22>
 8015404:	07d9      	lsls	r1, r3, #31
 8015406:	d422      	bmi.n	801544e <__lo0bits+0x52>
 8015408:	079a      	lsls	r2, r3, #30
 801540a:	bf49      	itett	mi
 801540c:	085b      	lsrmi	r3, r3, #1
 801540e:	089b      	lsrpl	r3, r3, #2
 8015410:	6003      	strmi	r3, [r0, #0]
 8015412:	2201      	movmi	r2, #1
 8015414:	bf5c      	itt	pl
 8015416:	6003      	strpl	r3, [r0, #0]
 8015418:	2202      	movpl	r2, #2
 801541a:	4610      	mov	r0, r2
 801541c:	4770      	bx	lr
 801541e:	b299      	uxth	r1, r3
 8015420:	b909      	cbnz	r1, 8015426 <__lo0bits+0x2a>
 8015422:	0c1b      	lsrs	r3, r3, #16
 8015424:	2210      	movs	r2, #16
 8015426:	b2d9      	uxtb	r1, r3
 8015428:	b909      	cbnz	r1, 801542e <__lo0bits+0x32>
 801542a:	3208      	adds	r2, #8
 801542c:	0a1b      	lsrs	r3, r3, #8
 801542e:	0719      	lsls	r1, r3, #28
 8015430:	bf04      	itt	eq
 8015432:	091b      	lsreq	r3, r3, #4
 8015434:	3204      	addeq	r2, #4
 8015436:	0799      	lsls	r1, r3, #30
 8015438:	bf04      	itt	eq
 801543a:	089b      	lsreq	r3, r3, #2
 801543c:	3202      	addeq	r2, #2
 801543e:	07d9      	lsls	r1, r3, #31
 8015440:	d403      	bmi.n	801544a <__lo0bits+0x4e>
 8015442:	085b      	lsrs	r3, r3, #1
 8015444:	f102 0201 	add.w	r2, r2, #1
 8015448:	d003      	beq.n	8015452 <__lo0bits+0x56>
 801544a:	6003      	str	r3, [r0, #0]
 801544c:	e7e5      	b.n	801541a <__lo0bits+0x1e>
 801544e:	2200      	movs	r2, #0
 8015450:	e7e3      	b.n	801541a <__lo0bits+0x1e>
 8015452:	2220      	movs	r2, #32
 8015454:	e7e1      	b.n	801541a <__lo0bits+0x1e>
	...

08015458 <__i2b>:
 8015458:	b510      	push	{r4, lr}
 801545a:	460c      	mov	r4, r1
 801545c:	2101      	movs	r1, #1
 801545e:	f7ff febb 	bl	80151d8 <_Balloc>
 8015462:	4602      	mov	r2, r0
 8015464:	b928      	cbnz	r0, 8015472 <__i2b+0x1a>
 8015466:	4b05      	ldr	r3, [pc, #20]	; (801547c <__i2b+0x24>)
 8015468:	4805      	ldr	r0, [pc, #20]	; (8015480 <__i2b+0x28>)
 801546a:	f240 1145 	movw	r1, #325	; 0x145
 801546e:	f001 fbef 	bl	8016c50 <__assert_func>
 8015472:	2301      	movs	r3, #1
 8015474:	6144      	str	r4, [r0, #20]
 8015476:	6103      	str	r3, [r0, #16]
 8015478:	bd10      	pop	{r4, pc}
 801547a:	bf00      	nop
 801547c:	08017c71 	.word	0x08017c71
 8015480:	08017c82 	.word	0x08017c82

08015484 <__multiply>:
 8015484:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015488:	4691      	mov	r9, r2
 801548a:	690a      	ldr	r2, [r1, #16]
 801548c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8015490:	429a      	cmp	r2, r3
 8015492:	bfb8      	it	lt
 8015494:	460b      	movlt	r3, r1
 8015496:	460c      	mov	r4, r1
 8015498:	bfbc      	itt	lt
 801549a:	464c      	movlt	r4, r9
 801549c:	4699      	movlt	r9, r3
 801549e:	6927      	ldr	r7, [r4, #16]
 80154a0:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80154a4:	68a3      	ldr	r3, [r4, #8]
 80154a6:	6861      	ldr	r1, [r4, #4]
 80154a8:	eb07 060a 	add.w	r6, r7, sl
 80154ac:	42b3      	cmp	r3, r6
 80154ae:	b085      	sub	sp, #20
 80154b0:	bfb8      	it	lt
 80154b2:	3101      	addlt	r1, #1
 80154b4:	f7ff fe90 	bl	80151d8 <_Balloc>
 80154b8:	b930      	cbnz	r0, 80154c8 <__multiply+0x44>
 80154ba:	4602      	mov	r2, r0
 80154bc:	4b44      	ldr	r3, [pc, #272]	; (80155d0 <__multiply+0x14c>)
 80154be:	4845      	ldr	r0, [pc, #276]	; (80155d4 <__multiply+0x150>)
 80154c0:	f44f 71b1 	mov.w	r1, #354	; 0x162
 80154c4:	f001 fbc4 	bl	8016c50 <__assert_func>
 80154c8:	f100 0514 	add.w	r5, r0, #20
 80154cc:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80154d0:	462b      	mov	r3, r5
 80154d2:	2200      	movs	r2, #0
 80154d4:	4543      	cmp	r3, r8
 80154d6:	d321      	bcc.n	801551c <__multiply+0x98>
 80154d8:	f104 0314 	add.w	r3, r4, #20
 80154dc:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 80154e0:	f109 0314 	add.w	r3, r9, #20
 80154e4:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 80154e8:	9202      	str	r2, [sp, #8]
 80154ea:	1b3a      	subs	r2, r7, r4
 80154ec:	3a15      	subs	r2, #21
 80154ee:	f022 0203 	bic.w	r2, r2, #3
 80154f2:	3204      	adds	r2, #4
 80154f4:	f104 0115 	add.w	r1, r4, #21
 80154f8:	428f      	cmp	r7, r1
 80154fa:	bf38      	it	cc
 80154fc:	2204      	movcc	r2, #4
 80154fe:	9201      	str	r2, [sp, #4]
 8015500:	9a02      	ldr	r2, [sp, #8]
 8015502:	9303      	str	r3, [sp, #12]
 8015504:	429a      	cmp	r2, r3
 8015506:	d80c      	bhi.n	8015522 <__multiply+0x9e>
 8015508:	2e00      	cmp	r6, #0
 801550a:	dd03      	ble.n	8015514 <__multiply+0x90>
 801550c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8015510:	2b00      	cmp	r3, #0
 8015512:	d05b      	beq.n	80155cc <__multiply+0x148>
 8015514:	6106      	str	r6, [r0, #16]
 8015516:	b005      	add	sp, #20
 8015518:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801551c:	f843 2b04 	str.w	r2, [r3], #4
 8015520:	e7d8      	b.n	80154d4 <__multiply+0x50>
 8015522:	f8b3 a000 	ldrh.w	sl, [r3]
 8015526:	f1ba 0f00 	cmp.w	sl, #0
 801552a:	d024      	beq.n	8015576 <__multiply+0xf2>
 801552c:	f104 0e14 	add.w	lr, r4, #20
 8015530:	46a9      	mov	r9, r5
 8015532:	f04f 0c00 	mov.w	ip, #0
 8015536:	f85e 2b04 	ldr.w	r2, [lr], #4
 801553a:	f8d9 1000 	ldr.w	r1, [r9]
 801553e:	fa1f fb82 	uxth.w	fp, r2
 8015542:	b289      	uxth	r1, r1
 8015544:	fb0a 110b 	mla	r1, sl, fp, r1
 8015548:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 801554c:	f8d9 2000 	ldr.w	r2, [r9]
 8015550:	4461      	add	r1, ip
 8015552:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8015556:	fb0a c20b 	mla	r2, sl, fp, ip
 801555a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 801555e:	b289      	uxth	r1, r1
 8015560:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8015564:	4577      	cmp	r7, lr
 8015566:	f849 1b04 	str.w	r1, [r9], #4
 801556a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 801556e:	d8e2      	bhi.n	8015536 <__multiply+0xb2>
 8015570:	9a01      	ldr	r2, [sp, #4]
 8015572:	f845 c002 	str.w	ip, [r5, r2]
 8015576:	9a03      	ldr	r2, [sp, #12]
 8015578:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 801557c:	3304      	adds	r3, #4
 801557e:	f1b9 0f00 	cmp.w	r9, #0
 8015582:	d021      	beq.n	80155c8 <__multiply+0x144>
 8015584:	6829      	ldr	r1, [r5, #0]
 8015586:	f104 0c14 	add.w	ip, r4, #20
 801558a:	46ae      	mov	lr, r5
 801558c:	f04f 0a00 	mov.w	sl, #0
 8015590:	f8bc b000 	ldrh.w	fp, [ip]
 8015594:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8015598:	fb09 220b 	mla	r2, r9, fp, r2
 801559c:	4452      	add	r2, sl
 801559e:	b289      	uxth	r1, r1
 80155a0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80155a4:	f84e 1b04 	str.w	r1, [lr], #4
 80155a8:	f85c 1b04 	ldr.w	r1, [ip], #4
 80155ac:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80155b0:	f8be 1000 	ldrh.w	r1, [lr]
 80155b4:	fb09 110a 	mla	r1, r9, sl, r1
 80155b8:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 80155bc:	4567      	cmp	r7, ip
 80155be:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80155c2:	d8e5      	bhi.n	8015590 <__multiply+0x10c>
 80155c4:	9a01      	ldr	r2, [sp, #4]
 80155c6:	50a9      	str	r1, [r5, r2]
 80155c8:	3504      	adds	r5, #4
 80155ca:	e799      	b.n	8015500 <__multiply+0x7c>
 80155cc:	3e01      	subs	r6, #1
 80155ce:	e79b      	b.n	8015508 <__multiply+0x84>
 80155d0:	08017c71 	.word	0x08017c71
 80155d4:	08017c82 	.word	0x08017c82

080155d8 <__pow5mult>:
 80155d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80155dc:	4615      	mov	r5, r2
 80155de:	f012 0203 	ands.w	r2, r2, #3
 80155e2:	4606      	mov	r6, r0
 80155e4:	460f      	mov	r7, r1
 80155e6:	d007      	beq.n	80155f8 <__pow5mult+0x20>
 80155e8:	4c25      	ldr	r4, [pc, #148]	; (8015680 <__pow5mult+0xa8>)
 80155ea:	3a01      	subs	r2, #1
 80155ec:	2300      	movs	r3, #0
 80155ee:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80155f2:	f7ff fe53 	bl	801529c <__multadd>
 80155f6:	4607      	mov	r7, r0
 80155f8:	10ad      	asrs	r5, r5, #2
 80155fa:	d03d      	beq.n	8015678 <__pow5mult+0xa0>
 80155fc:	69f4      	ldr	r4, [r6, #28]
 80155fe:	b97c      	cbnz	r4, 8015620 <__pow5mult+0x48>
 8015600:	2010      	movs	r0, #16
 8015602:	f7fd fe57 	bl	80132b4 <malloc>
 8015606:	4602      	mov	r2, r0
 8015608:	61f0      	str	r0, [r6, #28]
 801560a:	b928      	cbnz	r0, 8015618 <__pow5mult+0x40>
 801560c:	4b1d      	ldr	r3, [pc, #116]	; (8015684 <__pow5mult+0xac>)
 801560e:	481e      	ldr	r0, [pc, #120]	; (8015688 <__pow5mult+0xb0>)
 8015610:	f240 11b3 	movw	r1, #435	; 0x1b3
 8015614:	f001 fb1c 	bl	8016c50 <__assert_func>
 8015618:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801561c:	6004      	str	r4, [r0, #0]
 801561e:	60c4      	str	r4, [r0, #12]
 8015620:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8015624:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8015628:	b94c      	cbnz	r4, 801563e <__pow5mult+0x66>
 801562a:	f240 2171 	movw	r1, #625	; 0x271
 801562e:	4630      	mov	r0, r6
 8015630:	f7ff ff12 	bl	8015458 <__i2b>
 8015634:	2300      	movs	r3, #0
 8015636:	f8c8 0008 	str.w	r0, [r8, #8]
 801563a:	4604      	mov	r4, r0
 801563c:	6003      	str	r3, [r0, #0]
 801563e:	f04f 0900 	mov.w	r9, #0
 8015642:	07eb      	lsls	r3, r5, #31
 8015644:	d50a      	bpl.n	801565c <__pow5mult+0x84>
 8015646:	4639      	mov	r1, r7
 8015648:	4622      	mov	r2, r4
 801564a:	4630      	mov	r0, r6
 801564c:	f7ff ff1a 	bl	8015484 <__multiply>
 8015650:	4639      	mov	r1, r7
 8015652:	4680      	mov	r8, r0
 8015654:	4630      	mov	r0, r6
 8015656:	f7ff fdff 	bl	8015258 <_Bfree>
 801565a:	4647      	mov	r7, r8
 801565c:	106d      	asrs	r5, r5, #1
 801565e:	d00b      	beq.n	8015678 <__pow5mult+0xa0>
 8015660:	6820      	ldr	r0, [r4, #0]
 8015662:	b938      	cbnz	r0, 8015674 <__pow5mult+0x9c>
 8015664:	4622      	mov	r2, r4
 8015666:	4621      	mov	r1, r4
 8015668:	4630      	mov	r0, r6
 801566a:	f7ff ff0b 	bl	8015484 <__multiply>
 801566e:	6020      	str	r0, [r4, #0]
 8015670:	f8c0 9000 	str.w	r9, [r0]
 8015674:	4604      	mov	r4, r0
 8015676:	e7e4      	b.n	8015642 <__pow5mult+0x6a>
 8015678:	4638      	mov	r0, r7
 801567a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801567e:	bf00      	nop
 8015680:	08017dd0 	.word	0x08017dd0
 8015684:	08017c02 	.word	0x08017c02
 8015688:	08017c82 	.word	0x08017c82

0801568c <__lshift>:
 801568c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015690:	460c      	mov	r4, r1
 8015692:	6849      	ldr	r1, [r1, #4]
 8015694:	6923      	ldr	r3, [r4, #16]
 8015696:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801569a:	68a3      	ldr	r3, [r4, #8]
 801569c:	4607      	mov	r7, r0
 801569e:	4691      	mov	r9, r2
 80156a0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80156a4:	f108 0601 	add.w	r6, r8, #1
 80156a8:	42b3      	cmp	r3, r6
 80156aa:	db0b      	blt.n	80156c4 <__lshift+0x38>
 80156ac:	4638      	mov	r0, r7
 80156ae:	f7ff fd93 	bl	80151d8 <_Balloc>
 80156b2:	4605      	mov	r5, r0
 80156b4:	b948      	cbnz	r0, 80156ca <__lshift+0x3e>
 80156b6:	4602      	mov	r2, r0
 80156b8:	4b28      	ldr	r3, [pc, #160]	; (801575c <__lshift+0xd0>)
 80156ba:	4829      	ldr	r0, [pc, #164]	; (8015760 <__lshift+0xd4>)
 80156bc:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 80156c0:	f001 fac6 	bl	8016c50 <__assert_func>
 80156c4:	3101      	adds	r1, #1
 80156c6:	005b      	lsls	r3, r3, #1
 80156c8:	e7ee      	b.n	80156a8 <__lshift+0x1c>
 80156ca:	2300      	movs	r3, #0
 80156cc:	f100 0114 	add.w	r1, r0, #20
 80156d0:	f100 0210 	add.w	r2, r0, #16
 80156d4:	4618      	mov	r0, r3
 80156d6:	4553      	cmp	r3, sl
 80156d8:	db33      	blt.n	8015742 <__lshift+0xb6>
 80156da:	6920      	ldr	r0, [r4, #16]
 80156dc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80156e0:	f104 0314 	add.w	r3, r4, #20
 80156e4:	f019 091f 	ands.w	r9, r9, #31
 80156e8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80156ec:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80156f0:	d02b      	beq.n	801574a <__lshift+0xbe>
 80156f2:	f1c9 0e20 	rsb	lr, r9, #32
 80156f6:	468a      	mov	sl, r1
 80156f8:	2200      	movs	r2, #0
 80156fa:	6818      	ldr	r0, [r3, #0]
 80156fc:	fa00 f009 	lsl.w	r0, r0, r9
 8015700:	4310      	orrs	r0, r2
 8015702:	f84a 0b04 	str.w	r0, [sl], #4
 8015706:	f853 2b04 	ldr.w	r2, [r3], #4
 801570a:	459c      	cmp	ip, r3
 801570c:	fa22 f20e 	lsr.w	r2, r2, lr
 8015710:	d8f3      	bhi.n	80156fa <__lshift+0x6e>
 8015712:	ebac 0304 	sub.w	r3, ip, r4
 8015716:	3b15      	subs	r3, #21
 8015718:	f023 0303 	bic.w	r3, r3, #3
 801571c:	3304      	adds	r3, #4
 801571e:	f104 0015 	add.w	r0, r4, #21
 8015722:	4584      	cmp	ip, r0
 8015724:	bf38      	it	cc
 8015726:	2304      	movcc	r3, #4
 8015728:	50ca      	str	r2, [r1, r3]
 801572a:	b10a      	cbz	r2, 8015730 <__lshift+0xa4>
 801572c:	f108 0602 	add.w	r6, r8, #2
 8015730:	3e01      	subs	r6, #1
 8015732:	4638      	mov	r0, r7
 8015734:	612e      	str	r6, [r5, #16]
 8015736:	4621      	mov	r1, r4
 8015738:	f7ff fd8e 	bl	8015258 <_Bfree>
 801573c:	4628      	mov	r0, r5
 801573e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015742:	f842 0f04 	str.w	r0, [r2, #4]!
 8015746:	3301      	adds	r3, #1
 8015748:	e7c5      	b.n	80156d6 <__lshift+0x4a>
 801574a:	3904      	subs	r1, #4
 801574c:	f853 2b04 	ldr.w	r2, [r3], #4
 8015750:	f841 2f04 	str.w	r2, [r1, #4]!
 8015754:	459c      	cmp	ip, r3
 8015756:	d8f9      	bhi.n	801574c <__lshift+0xc0>
 8015758:	e7ea      	b.n	8015730 <__lshift+0xa4>
 801575a:	bf00      	nop
 801575c:	08017c71 	.word	0x08017c71
 8015760:	08017c82 	.word	0x08017c82

08015764 <__mcmp>:
 8015764:	b530      	push	{r4, r5, lr}
 8015766:	6902      	ldr	r2, [r0, #16]
 8015768:	690c      	ldr	r4, [r1, #16]
 801576a:	1b12      	subs	r2, r2, r4
 801576c:	d10e      	bne.n	801578c <__mcmp+0x28>
 801576e:	f100 0314 	add.w	r3, r0, #20
 8015772:	3114      	adds	r1, #20
 8015774:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8015778:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 801577c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8015780:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8015784:	42a5      	cmp	r5, r4
 8015786:	d003      	beq.n	8015790 <__mcmp+0x2c>
 8015788:	d305      	bcc.n	8015796 <__mcmp+0x32>
 801578a:	2201      	movs	r2, #1
 801578c:	4610      	mov	r0, r2
 801578e:	bd30      	pop	{r4, r5, pc}
 8015790:	4283      	cmp	r3, r0
 8015792:	d3f3      	bcc.n	801577c <__mcmp+0x18>
 8015794:	e7fa      	b.n	801578c <__mcmp+0x28>
 8015796:	f04f 32ff 	mov.w	r2, #4294967295
 801579a:	e7f7      	b.n	801578c <__mcmp+0x28>

0801579c <__mdiff>:
 801579c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80157a0:	460c      	mov	r4, r1
 80157a2:	4606      	mov	r6, r0
 80157a4:	4611      	mov	r1, r2
 80157a6:	4620      	mov	r0, r4
 80157a8:	4690      	mov	r8, r2
 80157aa:	f7ff ffdb 	bl	8015764 <__mcmp>
 80157ae:	1e05      	subs	r5, r0, #0
 80157b0:	d110      	bne.n	80157d4 <__mdiff+0x38>
 80157b2:	4629      	mov	r1, r5
 80157b4:	4630      	mov	r0, r6
 80157b6:	f7ff fd0f 	bl	80151d8 <_Balloc>
 80157ba:	b930      	cbnz	r0, 80157ca <__mdiff+0x2e>
 80157bc:	4b3a      	ldr	r3, [pc, #232]	; (80158a8 <__mdiff+0x10c>)
 80157be:	4602      	mov	r2, r0
 80157c0:	f240 2137 	movw	r1, #567	; 0x237
 80157c4:	4839      	ldr	r0, [pc, #228]	; (80158ac <__mdiff+0x110>)
 80157c6:	f001 fa43 	bl	8016c50 <__assert_func>
 80157ca:	2301      	movs	r3, #1
 80157cc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80157d0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80157d4:	bfa4      	itt	ge
 80157d6:	4643      	movge	r3, r8
 80157d8:	46a0      	movge	r8, r4
 80157da:	4630      	mov	r0, r6
 80157dc:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80157e0:	bfa6      	itte	ge
 80157e2:	461c      	movge	r4, r3
 80157e4:	2500      	movge	r5, #0
 80157e6:	2501      	movlt	r5, #1
 80157e8:	f7ff fcf6 	bl	80151d8 <_Balloc>
 80157ec:	b920      	cbnz	r0, 80157f8 <__mdiff+0x5c>
 80157ee:	4b2e      	ldr	r3, [pc, #184]	; (80158a8 <__mdiff+0x10c>)
 80157f0:	4602      	mov	r2, r0
 80157f2:	f240 2145 	movw	r1, #581	; 0x245
 80157f6:	e7e5      	b.n	80157c4 <__mdiff+0x28>
 80157f8:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80157fc:	6926      	ldr	r6, [r4, #16]
 80157fe:	60c5      	str	r5, [r0, #12]
 8015800:	f104 0914 	add.w	r9, r4, #20
 8015804:	f108 0514 	add.w	r5, r8, #20
 8015808:	f100 0e14 	add.w	lr, r0, #20
 801580c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8015810:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8015814:	f108 0210 	add.w	r2, r8, #16
 8015818:	46f2      	mov	sl, lr
 801581a:	2100      	movs	r1, #0
 801581c:	f859 3b04 	ldr.w	r3, [r9], #4
 8015820:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8015824:	fa11 f88b 	uxtah	r8, r1, fp
 8015828:	b299      	uxth	r1, r3
 801582a:	0c1b      	lsrs	r3, r3, #16
 801582c:	eba8 0801 	sub.w	r8, r8, r1
 8015830:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8015834:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8015838:	fa1f f888 	uxth.w	r8, r8
 801583c:	1419      	asrs	r1, r3, #16
 801583e:	454e      	cmp	r6, r9
 8015840:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8015844:	f84a 3b04 	str.w	r3, [sl], #4
 8015848:	d8e8      	bhi.n	801581c <__mdiff+0x80>
 801584a:	1b33      	subs	r3, r6, r4
 801584c:	3b15      	subs	r3, #21
 801584e:	f023 0303 	bic.w	r3, r3, #3
 8015852:	3304      	adds	r3, #4
 8015854:	3415      	adds	r4, #21
 8015856:	42a6      	cmp	r6, r4
 8015858:	bf38      	it	cc
 801585a:	2304      	movcc	r3, #4
 801585c:	441d      	add	r5, r3
 801585e:	4473      	add	r3, lr
 8015860:	469e      	mov	lr, r3
 8015862:	462e      	mov	r6, r5
 8015864:	4566      	cmp	r6, ip
 8015866:	d30e      	bcc.n	8015886 <__mdiff+0xea>
 8015868:	f10c 0203 	add.w	r2, ip, #3
 801586c:	1b52      	subs	r2, r2, r5
 801586e:	f022 0203 	bic.w	r2, r2, #3
 8015872:	3d03      	subs	r5, #3
 8015874:	45ac      	cmp	ip, r5
 8015876:	bf38      	it	cc
 8015878:	2200      	movcc	r2, #0
 801587a:	4413      	add	r3, r2
 801587c:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8015880:	b17a      	cbz	r2, 80158a2 <__mdiff+0x106>
 8015882:	6107      	str	r7, [r0, #16]
 8015884:	e7a4      	b.n	80157d0 <__mdiff+0x34>
 8015886:	f856 8b04 	ldr.w	r8, [r6], #4
 801588a:	fa11 f288 	uxtah	r2, r1, r8
 801588e:	1414      	asrs	r4, r2, #16
 8015890:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8015894:	b292      	uxth	r2, r2
 8015896:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 801589a:	f84e 2b04 	str.w	r2, [lr], #4
 801589e:	1421      	asrs	r1, r4, #16
 80158a0:	e7e0      	b.n	8015864 <__mdiff+0xc8>
 80158a2:	3f01      	subs	r7, #1
 80158a4:	e7ea      	b.n	801587c <__mdiff+0xe0>
 80158a6:	bf00      	nop
 80158a8:	08017c71 	.word	0x08017c71
 80158ac:	08017c82 	.word	0x08017c82

080158b0 <__ulp>:
 80158b0:	b082      	sub	sp, #8
 80158b2:	ed8d 0b00 	vstr	d0, [sp]
 80158b6:	9a01      	ldr	r2, [sp, #4]
 80158b8:	4b0f      	ldr	r3, [pc, #60]	; (80158f8 <__ulp+0x48>)
 80158ba:	4013      	ands	r3, r2
 80158bc:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 80158c0:	2b00      	cmp	r3, #0
 80158c2:	dc08      	bgt.n	80158d6 <__ulp+0x26>
 80158c4:	425b      	negs	r3, r3
 80158c6:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 80158ca:	ea4f 5223 	mov.w	r2, r3, asr #20
 80158ce:	da04      	bge.n	80158da <__ulp+0x2a>
 80158d0:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80158d4:	4113      	asrs	r3, r2
 80158d6:	2200      	movs	r2, #0
 80158d8:	e008      	b.n	80158ec <__ulp+0x3c>
 80158da:	f1a2 0314 	sub.w	r3, r2, #20
 80158de:	2b1e      	cmp	r3, #30
 80158e0:	bfda      	itte	le
 80158e2:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 80158e6:	40da      	lsrle	r2, r3
 80158e8:	2201      	movgt	r2, #1
 80158ea:	2300      	movs	r3, #0
 80158ec:	4619      	mov	r1, r3
 80158ee:	4610      	mov	r0, r2
 80158f0:	ec41 0b10 	vmov	d0, r0, r1
 80158f4:	b002      	add	sp, #8
 80158f6:	4770      	bx	lr
 80158f8:	7ff00000 	.word	0x7ff00000

080158fc <__b2d>:
 80158fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015900:	6906      	ldr	r6, [r0, #16]
 8015902:	f100 0814 	add.w	r8, r0, #20
 8015906:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 801590a:	1f37      	subs	r7, r6, #4
 801590c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8015910:	4610      	mov	r0, r2
 8015912:	f7ff fd53 	bl	80153bc <__hi0bits>
 8015916:	f1c0 0320 	rsb	r3, r0, #32
 801591a:	280a      	cmp	r0, #10
 801591c:	600b      	str	r3, [r1, #0]
 801591e:	491b      	ldr	r1, [pc, #108]	; (801598c <__b2d+0x90>)
 8015920:	dc15      	bgt.n	801594e <__b2d+0x52>
 8015922:	f1c0 0c0b 	rsb	ip, r0, #11
 8015926:	fa22 f30c 	lsr.w	r3, r2, ip
 801592a:	45b8      	cmp	r8, r7
 801592c:	ea43 0501 	orr.w	r5, r3, r1
 8015930:	bf34      	ite	cc
 8015932:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8015936:	2300      	movcs	r3, #0
 8015938:	3015      	adds	r0, #21
 801593a:	fa02 f000 	lsl.w	r0, r2, r0
 801593e:	fa23 f30c 	lsr.w	r3, r3, ip
 8015942:	4303      	orrs	r3, r0
 8015944:	461c      	mov	r4, r3
 8015946:	ec45 4b10 	vmov	d0, r4, r5
 801594a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801594e:	45b8      	cmp	r8, r7
 8015950:	bf3a      	itte	cc
 8015952:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8015956:	f1a6 0708 	subcc.w	r7, r6, #8
 801595a:	2300      	movcs	r3, #0
 801595c:	380b      	subs	r0, #11
 801595e:	d012      	beq.n	8015986 <__b2d+0x8a>
 8015960:	f1c0 0120 	rsb	r1, r0, #32
 8015964:	fa23 f401 	lsr.w	r4, r3, r1
 8015968:	4082      	lsls	r2, r0
 801596a:	4322      	orrs	r2, r4
 801596c:	4547      	cmp	r7, r8
 801596e:	f042 557f 	orr.w	r5, r2, #1069547520	; 0x3fc00000
 8015972:	bf8c      	ite	hi
 8015974:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8015978:	2200      	movls	r2, #0
 801597a:	4083      	lsls	r3, r0
 801597c:	40ca      	lsrs	r2, r1
 801597e:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8015982:	4313      	orrs	r3, r2
 8015984:	e7de      	b.n	8015944 <__b2d+0x48>
 8015986:	ea42 0501 	orr.w	r5, r2, r1
 801598a:	e7db      	b.n	8015944 <__b2d+0x48>
 801598c:	3ff00000 	.word	0x3ff00000

08015990 <__d2b>:
 8015990:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8015994:	460f      	mov	r7, r1
 8015996:	2101      	movs	r1, #1
 8015998:	ec59 8b10 	vmov	r8, r9, d0
 801599c:	4616      	mov	r6, r2
 801599e:	f7ff fc1b 	bl	80151d8 <_Balloc>
 80159a2:	4604      	mov	r4, r0
 80159a4:	b930      	cbnz	r0, 80159b4 <__d2b+0x24>
 80159a6:	4602      	mov	r2, r0
 80159a8:	4b24      	ldr	r3, [pc, #144]	; (8015a3c <__d2b+0xac>)
 80159aa:	4825      	ldr	r0, [pc, #148]	; (8015a40 <__d2b+0xb0>)
 80159ac:	f240 310f 	movw	r1, #783	; 0x30f
 80159b0:	f001 f94e 	bl	8016c50 <__assert_func>
 80159b4:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80159b8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80159bc:	bb2d      	cbnz	r5, 8015a0a <__d2b+0x7a>
 80159be:	9301      	str	r3, [sp, #4]
 80159c0:	f1b8 0300 	subs.w	r3, r8, #0
 80159c4:	d026      	beq.n	8015a14 <__d2b+0x84>
 80159c6:	4668      	mov	r0, sp
 80159c8:	9300      	str	r3, [sp, #0]
 80159ca:	f7ff fd17 	bl	80153fc <__lo0bits>
 80159ce:	e9dd 1200 	ldrd	r1, r2, [sp]
 80159d2:	b1e8      	cbz	r0, 8015a10 <__d2b+0x80>
 80159d4:	f1c0 0320 	rsb	r3, r0, #32
 80159d8:	fa02 f303 	lsl.w	r3, r2, r3
 80159dc:	430b      	orrs	r3, r1
 80159de:	40c2      	lsrs	r2, r0
 80159e0:	6163      	str	r3, [r4, #20]
 80159e2:	9201      	str	r2, [sp, #4]
 80159e4:	9b01      	ldr	r3, [sp, #4]
 80159e6:	61a3      	str	r3, [r4, #24]
 80159e8:	2b00      	cmp	r3, #0
 80159ea:	bf14      	ite	ne
 80159ec:	2202      	movne	r2, #2
 80159ee:	2201      	moveq	r2, #1
 80159f0:	6122      	str	r2, [r4, #16]
 80159f2:	b1bd      	cbz	r5, 8015a24 <__d2b+0x94>
 80159f4:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80159f8:	4405      	add	r5, r0
 80159fa:	603d      	str	r5, [r7, #0]
 80159fc:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8015a00:	6030      	str	r0, [r6, #0]
 8015a02:	4620      	mov	r0, r4
 8015a04:	b003      	add	sp, #12
 8015a06:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8015a0a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8015a0e:	e7d6      	b.n	80159be <__d2b+0x2e>
 8015a10:	6161      	str	r1, [r4, #20]
 8015a12:	e7e7      	b.n	80159e4 <__d2b+0x54>
 8015a14:	a801      	add	r0, sp, #4
 8015a16:	f7ff fcf1 	bl	80153fc <__lo0bits>
 8015a1a:	9b01      	ldr	r3, [sp, #4]
 8015a1c:	6163      	str	r3, [r4, #20]
 8015a1e:	3020      	adds	r0, #32
 8015a20:	2201      	movs	r2, #1
 8015a22:	e7e5      	b.n	80159f0 <__d2b+0x60>
 8015a24:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8015a28:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8015a2c:	6038      	str	r0, [r7, #0]
 8015a2e:	6918      	ldr	r0, [r3, #16]
 8015a30:	f7ff fcc4 	bl	80153bc <__hi0bits>
 8015a34:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8015a38:	e7e2      	b.n	8015a00 <__d2b+0x70>
 8015a3a:	bf00      	nop
 8015a3c:	08017c71 	.word	0x08017c71
 8015a40:	08017c82 	.word	0x08017c82

08015a44 <__ratio>:
 8015a44:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015a48:	4688      	mov	r8, r1
 8015a4a:	4669      	mov	r1, sp
 8015a4c:	4681      	mov	r9, r0
 8015a4e:	f7ff ff55 	bl	80158fc <__b2d>
 8015a52:	a901      	add	r1, sp, #4
 8015a54:	4640      	mov	r0, r8
 8015a56:	ec55 4b10 	vmov	r4, r5, d0
 8015a5a:	ee10 aa10 	vmov	sl, s0
 8015a5e:	f7ff ff4d 	bl	80158fc <__b2d>
 8015a62:	f8d8 3010 	ldr.w	r3, [r8, #16]
 8015a66:	f8d9 2010 	ldr.w	r2, [r9, #16]
 8015a6a:	1ad2      	subs	r2, r2, r3
 8015a6c:	e9dd 3100 	ldrd	r3, r1, [sp]
 8015a70:	1a5b      	subs	r3, r3, r1
 8015a72:	eb03 1342 	add.w	r3, r3, r2, lsl #5
 8015a76:	ec57 6b10 	vmov	r6, r7, d0
 8015a7a:	2b00      	cmp	r3, #0
 8015a7c:	bfd6      	itet	le
 8015a7e:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8015a82:	462a      	movgt	r2, r5
 8015a84:	463a      	movle	r2, r7
 8015a86:	46ab      	mov	fp, r5
 8015a88:	bfd6      	itet	le
 8015a8a:	eb02 5303 	addle.w	r3, r2, r3, lsl #20
 8015a8e:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 8015a92:	ee00 3a90 	vmovle	s1, r3
 8015a96:	ec4b ab17 	vmov	d7, sl, fp
 8015a9a:	ee87 0b00 	vdiv.f64	d0, d7, d0
 8015a9e:	b003      	add	sp, #12
 8015aa0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08015aa4 <__copybits>:
 8015aa4:	3901      	subs	r1, #1
 8015aa6:	b570      	push	{r4, r5, r6, lr}
 8015aa8:	1149      	asrs	r1, r1, #5
 8015aaa:	6914      	ldr	r4, [r2, #16]
 8015aac:	3101      	adds	r1, #1
 8015aae:	f102 0314 	add.w	r3, r2, #20
 8015ab2:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8015ab6:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8015aba:	1f05      	subs	r5, r0, #4
 8015abc:	42a3      	cmp	r3, r4
 8015abe:	d30c      	bcc.n	8015ada <__copybits+0x36>
 8015ac0:	1aa3      	subs	r3, r4, r2
 8015ac2:	3b11      	subs	r3, #17
 8015ac4:	f023 0303 	bic.w	r3, r3, #3
 8015ac8:	3211      	adds	r2, #17
 8015aca:	42a2      	cmp	r2, r4
 8015acc:	bf88      	it	hi
 8015ace:	2300      	movhi	r3, #0
 8015ad0:	4418      	add	r0, r3
 8015ad2:	2300      	movs	r3, #0
 8015ad4:	4288      	cmp	r0, r1
 8015ad6:	d305      	bcc.n	8015ae4 <__copybits+0x40>
 8015ad8:	bd70      	pop	{r4, r5, r6, pc}
 8015ada:	f853 6b04 	ldr.w	r6, [r3], #4
 8015ade:	f845 6f04 	str.w	r6, [r5, #4]!
 8015ae2:	e7eb      	b.n	8015abc <__copybits+0x18>
 8015ae4:	f840 3b04 	str.w	r3, [r0], #4
 8015ae8:	e7f4      	b.n	8015ad4 <__copybits+0x30>

08015aea <__any_on>:
 8015aea:	f100 0214 	add.w	r2, r0, #20
 8015aee:	6900      	ldr	r0, [r0, #16]
 8015af0:	114b      	asrs	r3, r1, #5
 8015af2:	4298      	cmp	r0, r3
 8015af4:	b510      	push	{r4, lr}
 8015af6:	db11      	blt.n	8015b1c <__any_on+0x32>
 8015af8:	dd0a      	ble.n	8015b10 <__any_on+0x26>
 8015afa:	f011 011f 	ands.w	r1, r1, #31
 8015afe:	d007      	beq.n	8015b10 <__any_on+0x26>
 8015b00:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8015b04:	fa24 f001 	lsr.w	r0, r4, r1
 8015b08:	fa00 f101 	lsl.w	r1, r0, r1
 8015b0c:	428c      	cmp	r4, r1
 8015b0e:	d10b      	bne.n	8015b28 <__any_on+0x3e>
 8015b10:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8015b14:	4293      	cmp	r3, r2
 8015b16:	d803      	bhi.n	8015b20 <__any_on+0x36>
 8015b18:	2000      	movs	r0, #0
 8015b1a:	bd10      	pop	{r4, pc}
 8015b1c:	4603      	mov	r3, r0
 8015b1e:	e7f7      	b.n	8015b10 <__any_on+0x26>
 8015b20:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8015b24:	2900      	cmp	r1, #0
 8015b26:	d0f5      	beq.n	8015b14 <__any_on+0x2a>
 8015b28:	2001      	movs	r0, #1
 8015b2a:	e7f6      	b.n	8015b1a <__any_on+0x30>

08015b2c <sulp>:
 8015b2c:	b570      	push	{r4, r5, r6, lr}
 8015b2e:	4604      	mov	r4, r0
 8015b30:	460d      	mov	r5, r1
 8015b32:	4616      	mov	r6, r2
 8015b34:	ec45 4b10 	vmov	d0, r4, r5
 8015b38:	f7ff feba 	bl	80158b0 <__ulp>
 8015b3c:	b17e      	cbz	r6, 8015b5e <sulp+0x32>
 8015b3e:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8015b42:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8015b46:	2b00      	cmp	r3, #0
 8015b48:	dd09      	ble.n	8015b5e <sulp+0x32>
 8015b4a:	051b      	lsls	r3, r3, #20
 8015b4c:	f103 517f 	add.w	r1, r3, #1069547520	; 0x3fc00000
 8015b50:	2000      	movs	r0, #0
 8015b52:	f501 1140 	add.w	r1, r1, #3145728	; 0x300000
 8015b56:	ec41 0b17 	vmov	d7, r0, r1
 8015b5a:	ee20 0b07 	vmul.f64	d0, d0, d7
 8015b5e:	bd70      	pop	{r4, r5, r6, pc}

08015b60 <_strtod_l>:
 8015b60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015b64:	ed2d 8b0e 	vpush	{d8-d14}
 8015b68:	b097      	sub	sp, #92	; 0x5c
 8015b6a:	4604      	mov	r4, r0
 8015b6c:	920d      	str	r2, [sp, #52]	; 0x34
 8015b6e:	2200      	movs	r2, #0
 8015b70:	9212      	str	r2, [sp, #72]	; 0x48
 8015b72:	468a      	mov	sl, r1
 8015b74:	f04f 0800 	mov.w	r8, #0
 8015b78:	f04f 0900 	mov.w	r9, #0
 8015b7c:	460a      	mov	r2, r1
 8015b7e:	9211      	str	r2, [sp, #68]	; 0x44
 8015b80:	7811      	ldrb	r1, [r2, #0]
 8015b82:	292b      	cmp	r1, #43	; 0x2b
 8015b84:	d04c      	beq.n	8015c20 <_strtod_l+0xc0>
 8015b86:	d839      	bhi.n	8015bfc <_strtod_l+0x9c>
 8015b88:	290d      	cmp	r1, #13
 8015b8a:	d833      	bhi.n	8015bf4 <_strtod_l+0x94>
 8015b8c:	2908      	cmp	r1, #8
 8015b8e:	d833      	bhi.n	8015bf8 <_strtod_l+0x98>
 8015b90:	2900      	cmp	r1, #0
 8015b92:	d03c      	beq.n	8015c0e <_strtod_l+0xae>
 8015b94:	2200      	movs	r2, #0
 8015b96:	9208      	str	r2, [sp, #32]
 8015b98:	9e11      	ldr	r6, [sp, #68]	; 0x44
 8015b9a:	7832      	ldrb	r2, [r6, #0]
 8015b9c:	2a30      	cmp	r2, #48	; 0x30
 8015b9e:	f040 80b8 	bne.w	8015d12 <_strtod_l+0x1b2>
 8015ba2:	7872      	ldrb	r2, [r6, #1]
 8015ba4:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 8015ba8:	2a58      	cmp	r2, #88	; 0x58
 8015baa:	d170      	bne.n	8015c8e <_strtod_l+0x12e>
 8015bac:	9302      	str	r3, [sp, #8]
 8015bae:	9b08      	ldr	r3, [sp, #32]
 8015bb0:	9301      	str	r3, [sp, #4]
 8015bb2:	ab12      	add	r3, sp, #72	; 0x48
 8015bb4:	9300      	str	r3, [sp, #0]
 8015bb6:	4a91      	ldr	r2, [pc, #580]	; (8015dfc <_strtod_l+0x29c>)
 8015bb8:	ab13      	add	r3, sp, #76	; 0x4c
 8015bba:	a911      	add	r1, sp, #68	; 0x44
 8015bbc:	4620      	mov	r0, r4
 8015bbe:	f001 f8e3 	bl	8016d88 <__gethex>
 8015bc2:	f010 070f 	ands.w	r7, r0, #15
 8015bc6:	4605      	mov	r5, r0
 8015bc8:	d005      	beq.n	8015bd6 <_strtod_l+0x76>
 8015bca:	2f06      	cmp	r7, #6
 8015bcc:	d12a      	bne.n	8015c24 <_strtod_l+0xc4>
 8015bce:	3601      	adds	r6, #1
 8015bd0:	2300      	movs	r3, #0
 8015bd2:	9611      	str	r6, [sp, #68]	; 0x44
 8015bd4:	9308      	str	r3, [sp, #32]
 8015bd6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8015bd8:	2b00      	cmp	r3, #0
 8015bda:	f040 8555 	bne.w	8016688 <_strtod_l+0xb28>
 8015bde:	9b08      	ldr	r3, [sp, #32]
 8015be0:	ec49 8b10 	vmov	d0, r8, r9
 8015be4:	b1cb      	cbz	r3, 8015c1a <_strtod_l+0xba>
 8015be6:	eeb1 0b40 	vneg.f64	d0, d0
 8015bea:	b017      	add	sp, #92	; 0x5c
 8015bec:	ecbd 8b0e 	vpop	{d8-d14}
 8015bf0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015bf4:	2920      	cmp	r1, #32
 8015bf6:	d1cd      	bne.n	8015b94 <_strtod_l+0x34>
 8015bf8:	3201      	adds	r2, #1
 8015bfa:	e7c0      	b.n	8015b7e <_strtod_l+0x1e>
 8015bfc:	292d      	cmp	r1, #45	; 0x2d
 8015bfe:	d1c9      	bne.n	8015b94 <_strtod_l+0x34>
 8015c00:	2101      	movs	r1, #1
 8015c02:	9108      	str	r1, [sp, #32]
 8015c04:	1c51      	adds	r1, r2, #1
 8015c06:	9111      	str	r1, [sp, #68]	; 0x44
 8015c08:	7852      	ldrb	r2, [r2, #1]
 8015c0a:	2a00      	cmp	r2, #0
 8015c0c:	d1c4      	bne.n	8015b98 <_strtod_l+0x38>
 8015c0e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8015c10:	f8cd a044 	str.w	sl, [sp, #68]	; 0x44
 8015c14:	2b00      	cmp	r3, #0
 8015c16:	f040 8535 	bne.w	8016684 <_strtod_l+0xb24>
 8015c1a:	ec49 8b10 	vmov	d0, r8, r9
 8015c1e:	e7e4      	b.n	8015bea <_strtod_l+0x8a>
 8015c20:	2100      	movs	r1, #0
 8015c22:	e7ee      	b.n	8015c02 <_strtod_l+0xa2>
 8015c24:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8015c26:	b13a      	cbz	r2, 8015c38 <_strtod_l+0xd8>
 8015c28:	2135      	movs	r1, #53	; 0x35
 8015c2a:	a814      	add	r0, sp, #80	; 0x50
 8015c2c:	f7ff ff3a 	bl	8015aa4 <__copybits>
 8015c30:	9912      	ldr	r1, [sp, #72]	; 0x48
 8015c32:	4620      	mov	r0, r4
 8015c34:	f7ff fb10 	bl	8015258 <_Bfree>
 8015c38:	1e7b      	subs	r3, r7, #1
 8015c3a:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8015c3c:	2b04      	cmp	r3, #4
 8015c3e:	d806      	bhi.n	8015c4e <_strtod_l+0xee>
 8015c40:	e8df f003 	tbb	[pc, r3]
 8015c44:	201d0314 	.word	0x201d0314
 8015c48:	14          	.byte	0x14
 8015c49:	00          	.byte	0x00
 8015c4a:	e9dd 8914 	ldrd	r8, r9, [sp, #80]	; 0x50
 8015c4e:	05eb      	lsls	r3, r5, #23
 8015c50:	bf48      	it	mi
 8015c52:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 8015c56:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8015c5a:	0d1b      	lsrs	r3, r3, #20
 8015c5c:	051b      	lsls	r3, r3, #20
 8015c5e:	2b00      	cmp	r3, #0
 8015c60:	d1b9      	bne.n	8015bd6 <_strtod_l+0x76>
 8015c62:	f7fe fc35 	bl	80144d0 <__errno>
 8015c66:	2322      	movs	r3, #34	; 0x22
 8015c68:	6003      	str	r3, [r0, #0]
 8015c6a:	e7b4      	b.n	8015bd6 <_strtod_l+0x76>
 8015c6c:	e9dd 8314 	ldrd	r8, r3, [sp, #80]	; 0x50
 8015c70:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8015c74:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8015c78:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 8015c7c:	e7e7      	b.n	8015c4e <_strtod_l+0xee>
 8015c7e:	f8df 9184 	ldr.w	r9, [pc, #388]	; 8015e04 <_strtod_l+0x2a4>
 8015c82:	e7e4      	b.n	8015c4e <_strtod_l+0xee>
 8015c84:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 8015c88:	f04f 38ff 	mov.w	r8, #4294967295
 8015c8c:	e7df      	b.n	8015c4e <_strtod_l+0xee>
 8015c8e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8015c90:	1c5a      	adds	r2, r3, #1
 8015c92:	9211      	str	r2, [sp, #68]	; 0x44
 8015c94:	785b      	ldrb	r3, [r3, #1]
 8015c96:	2b30      	cmp	r3, #48	; 0x30
 8015c98:	d0f9      	beq.n	8015c8e <_strtod_l+0x12e>
 8015c9a:	2b00      	cmp	r3, #0
 8015c9c:	d09b      	beq.n	8015bd6 <_strtod_l+0x76>
 8015c9e:	2301      	movs	r3, #1
 8015ca0:	9306      	str	r3, [sp, #24]
 8015ca2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8015ca4:	9309      	str	r3, [sp, #36]	; 0x24
 8015ca6:	2300      	movs	r3, #0
 8015ca8:	9305      	str	r3, [sp, #20]
 8015caa:	9307      	str	r3, [sp, #28]
 8015cac:	461e      	mov	r6, r3
 8015cae:	220a      	movs	r2, #10
 8015cb0:	9811      	ldr	r0, [sp, #68]	; 0x44
 8015cb2:	7805      	ldrb	r5, [r0, #0]
 8015cb4:	f1a5 0330 	sub.w	r3, r5, #48	; 0x30
 8015cb8:	b2d9      	uxtb	r1, r3
 8015cba:	2909      	cmp	r1, #9
 8015cbc:	d92b      	bls.n	8015d16 <_strtod_l+0x1b6>
 8015cbe:	4950      	ldr	r1, [pc, #320]	; (8015e00 <_strtod_l+0x2a0>)
 8015cc0:	2201      	movs	r2, #1
 8015cc2:	f000 ffa9 	bl	8016c18 <strncmp>
 8015cc6:	2800      	cmp	r0, #0
 8015cc8:	d035      	beq.n	8015d36 <_strtod_l+0x1d6>
 8015cca:	2000      	movs	r0, #0
 8015ccc:	462a      	mov	r2, r5
 8015cce:	4633      	mov	r3, r6
 8015cd0:	4683      	mov	fp, r0
 8015cd2:	4601      	mov	r1, r0
 8015cd4:	2a65      	cmp	r2, #101	; 0x65
 8015cd6:	d001      	beq.n	8015cdc <_strtod_l+0x17c>
 8015cd8:	2a45      	cmp	r2, #69	; 0x45
 8015cda:	d118      	bne.n	8015d0e <_strtod_l+0x1ae>
 8015cdc:	b91b      	cbnz	r3, 8015ce6 <_strtod_l+0x186>
 8015cde:	9b06      	ldr	r3, [sp, #24]
 8015ce0:	4303      	orrs	r3, r0
 8015ce2:	d094      	beq.n	8015c0e <_strtod_l+0xae>
 8015ce4:	2300      	movs	r3, #0
 8015ce6:	f8dd a044 	ldr.w	sl, [sp, #68]	; 0x44
 8015cea:	f10a 0201 	add.w	r2, sl, #1
 8015cee:	9211      	str	r2, [sp, #68]	; 0x44
 8015cf0:	f89a 2001 	ldrb.w	r2, [sl, #1]
 8015cf4:	2a2b      	cmp	r2, #43	; 0x2b
 8015cf6:	d075      	beq.n	8015de4 <_strtod_l+0x284>
 8015cf8:	2a2d      	cmp	r2, #45	; 0x2d
 8015cfa:	d07b      	beq.n	8015df4 <_strtod_l+0x294>
 8015cfc:	f04f 0e00 	mov.w	lr, #0
 8015d00:	f1a2 0530 	sub.w	r5, r2, #48	; 0x30
 8015d04:	2d09      	cmp	r5, #9
 8015d06:	f240 8083 	bls.w	8015e10 <_strtod_l+0x2b0>
 8015d0a:	f8cd a044 	str.w	sl, [sp, #68]	; 0x44
 8015d0e:	2500      	movs	r5, #0
 8015d10:	e09e      	b.n	8015e50 <_strtod_l+0x2f0>
 8015d12:	2300      	movs	r3, #0
 8015d14:	e7c4      	b.n	8015ca0 <_strtod_l+0x140>
 8015d16:	2e08      	cmp	r6, #8
 8015d18:	bfd5      	itete	le
 8015d1a:	9907      	ldrle	r1, [sp, #28]
 8015d1c:	9905      	ldrgt	r1, [sp, #20]
 8015d1e:	fb02 3301 	mlale	r3, r2, r1, r3
 8015d22:	fb02 3301 	mlagt	r3, r2, r1, r3
 8015d26:	f100 0001 	add.w	r0, r0, #1
 8015d2a:	bfd4      	ite	le
 8015d2c:	9307      	strle	r3, [sp, #28]
 8015d2e:	9305      	strgt	r3, [sp, #20]
 8015d30:	3601      	adds	r6, #1
 8015d32:	9011      	str	r0, [sp, #68]	; 0x44
 8015d34:	e7bc      	b.n	8015cb0 <_strtod_l+0x150>
 8015d36:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8015d38:	1c5a      	adds	r2, r3, #1
 8015d3a:	9211      	str	r2, [sp, #68]	; 0x44
 8015d3c:	785a      	ldrb	r2, [r3, #1]
 8015d3e:	b3ae      	cbz	r6, 8015dac <_strtod_l+0x24c>
 8015d40:	4683      	mov	fp, r0
 8015d42:	4633      	mov	r3, r6
 8015d44:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8015d48:	2909      	cmp	r1, #9
 8015d4a:	d912      	bls.n	8015d72 <_strtod_l+0x212>
 8015d4c:	2101      	movs	r1, #1
 8015d4e:	e7c1      	b.n	8015cd4 <_strtod_l+0x174>
 8015d50:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8015d52:	1c5a      	adds	r2, r3, #1
 8015d54:	9211      	str	r2, [sp, #68]	; 0x44
 8015d56:	785a      	ldrb	r2, [r3, #1]
 8015d58:	3001      	adds	r0, #1
 8015d5a:	2a30      	cmp	r2, #48	; 0x30
 8015d5c:	d0f8      	beq.n	8015d50 <_strtod_l+0x1f0>
 8015d5e:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8015d62:	2b08      	cmp	r3, #8
 8015d64:	f200 8495 	bhi.w	8016692 <_strtod_l+0xb32>
 8015d68:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8015d6a:	9309      	str	r3, [sp, #36]	; 0x24
 8015d6c:	4683      	mov	fp, r0
 8015d6e:	2000      	movs	r0, #0
 8015d70:	4603      	mov	r3, r0
 8015d72:	3a30      	subs	r2, #48	; 0x30
 8015d74:	f100 0101 	add.w	r1, r0, #1
 8015d78:	d012      	beq.n	8015da0 <_strtod_l+0x240>
 8015d7a:	448b      	add	fp, r1
 8015d7c:	eb00 0c03 	add.w	ip, r0, r3
 8015d80:	4619      	mov	r1, r3
 8015d82:	250a      	movs	r5, #10
 8015d84:	4561      	cmp	r1, ip
 8015d86:	d113      	bne.n	8015db0 <_strtod_l+0x250>
 8015d88:	1819      	adds	r1, r3, r0
 8015d8a:	2908      	cmp	r1, #8
 8015d8c:	f103 0301 	add.w	r3, r3, #1
 8015d90:	4403      	add	r3, r0
 8015d92:	dc1b      	bgt.n	8015dcc <_strtod_l+0x26c>
 8015d94:	9807      	ldr	r0, [sp, #28]
 8015d96:	210a      	movs	r1, #10
 8015d98:	fb01 2200 	mla	r2, r1, r0, r2
 8015d9c:	9207      	str	r2, [sp, #28]
 8015d9e:	2100      	movs	r1, #0
 8015da0:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8015da2:	1c50      	adds	r0, r2, #1
 8015da4:	9011      	str	r0, [sp, #68]	; 0x44
 8015da6:	7852      	ldrb	r2, [r2, #1]
 8015da8:	4608      	mov	r0, r1
 8015daa:	e7cb      	b.n	8015d44 <_strtod_l+0x1e4>
 8015dac:	4630      	mov	r0, r6
 8015dae:	e7d4      	b.n	8015d5a <_strtod_l+0x1fa>
 8015db0:	2908      	cmp	r1, #8
 8015db2:	f101 0101 	add.w	r1, r1, #1
 8015db6:	dc03      	bgt.n	8015dc0 <_strtod_l+0x260>
 8015db8:	9f07      	ldr	r7, [sp, #28]
 8015dba:	436f      	muls	r7, r5
 8015dbc:	9707      	str	r7, [sp, #28]
 8015dbe:	e7e1      	b.n	8015d84 <_strtod_l+0x224>
 8015dc0:	2910      	cmp	r1, #16
 8015dc2:	bfde      	ittt	le
 8015dc4:	9f05      	ldrle	r7, [sp, #20]
 8015dc6:	436f      	mulle	r7, r5
 8015dc8:	9705      	strle	r7, [sp, #20]
 8015dca:	e7db      	b.n	8015d84 <_strtod_l+0x224>
 8015dcc:	2b10      	cmp	r3, #16
 8015dce:	bfdf      	itttt	le
 8015dd0:	9805      	ldrle	r0, [sp, #20]
 8015dd2:	210a      	movle	r1, #10
 8015dd4:	fb01 2200 	mlale	r2, r1, r0, r2
 8015dd8:	9205      	strle	r2, [sp, #20]
 8015dda:	e7e0      	b.n	8015d9e <_strtod_l+0x23e>
 8015ddc:	f04f 0b00 	mov.w	fp, #0
 8015de0:	2101      	movs	r1, #1
 8015de2:	e77c      	b.n	8015cde <_strtod_l+0x17e>
 8015de4:	f04f 0e00 	mov.w	lr, #0
 8015de8:	f10a 0202 	add.w	r2, sl, #2
 8015dec:	9211      	str	r2, [sp, #68]	; 0x44
 8015dee:	f89a 2002 	ldrb.w	r2, [sl, #2]
 8015df2:	e785      	b.n	8015d00 <_strtod_l+0x1a0>
 8015df4:	f04f 0e01 	mov.w	lr, #1
 8015df8:	e7f6      	b.n	8015de8 <_strtod_l+0x288>
 8015dfa:	bf00      	nop
 8015dfc:	08017de0 	.word	0x08017de0
 8015e00:	08017ddc 	.word	0x08017ddc
 8015e04:	7ff00000 	.word	0x7ff00000
 8015e08:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8015e0a:	1c55      	adds	r5, r2, #1
 8015e0c:	9511      	str	r5, [sp, #68]	; 0x44
 8015e0e:	7852      	ldrb	r2, [r2, #1]
 8015e10:	2a30      	cmp	r2, #48	; 0x30
 8015e12:	d0f9      	beq.n	8015e08 <_strtod_l+0x2a8>
 8015e14:	f1a2 0531 	sub.w	r5, r2, #49	; 0x31
 8015e18:	2d08      	cmp	r5, #8
 8015e1a:	f63f af78 	bhi.w	8015d0e <_strtod_l+0x1ae>
 8015e1e:	f1a2 0c30 	sub.w	ip, r2, #48	; 0x30
 8015e22:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8015e24:	920a      	str	r2, [sp, #40]	; 0x28
 8015e26:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8015e28:	1c55      	adds	r5, r2, #1
 8015e2a:	9511      	str	r5, [sp, #68]	; 0x44
 8015e2c:	7852      	ldrb	r2, [r2, #1]
 8015e2e:	f1a2 0730 	sub.w	r7, r2, #48	; 0x30
 8015e32:	2f09      	cmp	r7, #9
 8015e34:	d937      	bls.n	8015ea6 <_strtod_l+0x346>
 8015e36:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 8015e38:	1bed      	subs	r5, r5, r7
 8015e3a:	2d08      	cmp	r5, #8
 8015e3c:	f644 651f 	movw	r5, #19999	; 0x4e1f
 8015e40:	dc02      	bgt.n	8015e48 <_strtod_l+0x2e8>
 8015e42:	4565      	cmp	r5, ip
 8015e44:	bfa8      	it	ge
 8015e46:	4665      	movge	r5, ip
 8015e48:	f1be 0f00 	cmp.w	lr, #0
 8015e4c:	d000      	beq.n	8015e50 <_strtod_l+0x2f0>
 8015e4e:	426d      	negs	r5, r5
 8015e50:	2b00      	cmp	r3, #0
 8015e52:	d14d      	bne.n	8015ef0 <_strtod_l+0x390>
 8015e54:	9b06      	ldr	r3, [sp, #24]
 8015e56:	4303      	orrs	r3, r0
 8015e58:	f47f aebd 	bne.w	8015bd6 <_strtod_l+0x76>
 8015e5c:	2900      	cmp	r1, #0
 8015e5e:	f47f aed6 	bne.w	8015c0e <_strtod_l+0xae>
 8015e62:	2a69      	cmp	r2, #105	; 0x69
 8015e64:	d027      	beq.n	8015eb6 <_strtod_l+0x356>
 8015e66:	dc24      	bgt.n	8015eb2 <_strtod_l+0x352>
 8015e68:	2a49      	cmp	r2, #73	; 0x49
 8015e6a:	d024      	beq.n	8015eb6 <_strtod_l+0x356>
 8015e6c:	2a4e      	cmp	r2, #78	; 0x4e
 8015e6e:	f47f aece 	bne.w	8015c0e <_strtod_l+0xae>
 8015e72:	4995      	ldr	r1, [pc, #596]	; (80160c8 <_strtod_l+0x568>)
 8015e74:	a811      	add	r0, sp, #68	; 0x44
 8015e76:	f001 f9c7 	bl	8017208 <__match>
 8015e7a:	2800      	cmp	r0, #0
 8015e7c:	f43f aec7 	beq.w	8015c0e <_strtod_l+0xae>
 8015e80:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8015e82:	781b      	ldrb	r3, [r3, #0]
 8015e84:	2b28      	cmp	r3, #40	; 0x28
 8015e86:	d12d      	bne.n	8015ee4 <_strtod_l+0x384>
 8015e88:	4990      	ldr	r1, [pc, #576]	; (80160cc <_strtod_l+0x56c>)
 8015e8a:	aa14      	add	r2, sp, #80	; 0x50
 8015e8c:	a811      	add	r0, sp, #68	; 0x44
 8015e8e:	f001 f9cf 	bl	8017230 <__hexnan>
 8015e92:	2805      	cmp	r0, #5
 8015e94:	d126      	bne.n	8015ee4 <_strtod_l+0x384>
 8015e96:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8015e98:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 8015e9c:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 8015ea0:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 8015ea4:	e697      	b.n	8015bd6 <_strtod_l+0x76>
 8015ea6:	250a      	movs	r5, #10
 8015ea8:	fb05 2c0c 	mla	ip, r5, ip, r2
 8015eac:	f1ac 0c30 	sub.w	ip, ip, #48	; 0x30
 8015eb0:	e7b9      	b.n	8015e26 <_strtod_l+0x2c6>
 8015eb2:	2a6e      	cmp	r2, #110	; 0x6e
 8015eb4:	e7db      	b.n	8015e6e <_strtod_l+0x30e>
 8015eb6:	4986      	ldr	r1, [pc, #536]	; (80160d0 <_strtod_l+0x570>)
 8015eb8:	a811      	add	r0, sp, #68	; 0x44
 8015eba:	f001 f9a5 	bl	8017208 <__match>
 8015ebe:	2800      	cmp	r0, #0
 8015ec0:	f43f aea5 	beq.w	8015c0e <_strtod_l+0xae>
 8015ec4:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8015ec6:	4983      	ldr	r1, [pc, #524]	; (80160d4 <_strtod_l+0x574>)
 8015ec8:	3b01      	subs	r3, #1
 8015eca:	a811      	add	r0, sp, #68	; 0x44
 8015ecc:	9311      	str	r3, [sp, #68]	; 0x44
 8015ece:	f001 f99b 	bl	8017208 <__match>
 8015ed2:	b910      	cbnz	r0, 8015eda <_strtod_l+0x37a>
 8015ed4:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8015ed6:	3301      	adds	r3, #1
 8015ed8:	9311      	str	r3, [sp, #68]	; 0x44
 8015eda:	f8df 920c 	ldr.w	r9, [pc, #524]	; 80160e8 <_strtod_l+0x588>
 8015ede:	f04f 0800 	mov.w	r8, #0
 8015ee2:	e678      	b.n	8015bd6 <_strtod_l+0x76>
 8015ee4:	487c      	ldr	r0, [pc, #496]	; (80160d8 <_strtod_l+0x578>)
 8015ee6:	f000 feab 	bl	8016c40 <nan>
 8015eea:	ec59 8b10 	vmov	r8, r9, d0
 8015eee:	e672      	b.n	8015bd6 <_strtod_l+0x76>
 8015ef0:	eddd 7a07 	vldr	s15, [sp, #28]
 8015ef4:	eba5 020b 	sub.w	r2, r5, fp
 8015ef8:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8015efc:	2e00      	cmp	r6, #0
 8015efe:	bf08      	it	eq
 8015f00:	461e      	moveq	r6, r3
 8015f02:	2b10      	cmp	r3, #16
 8015f04:	9206      	str	r2, [sp, #24]
 8015f06:	461a      	mov	r2, r3
 8015f08:	bfa8      	it	ge
 8015f0a:	2210      	movge	r2, #16
 8015f0c:	2b09      	cmp	r3, #9
 8015f0e:	ec59 8b17 	vmov	r8, r9, d7
 8015f12:	dd0c      	ble.n	8015f2e <_strtod_l+0x3ce>
 8015f14:	4971      	ldr	r1, [pc, #452]	; (80160dc <_strtod_l+0x57c>)
 8015f16:	eddd 6a05 	vldr	s13, [sp, #20]
 8015f1a:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 8015f1e:	ed11 5b12 	vldr	d5, [r1, #-72]	; 0xffffffb8
 8015f22:	eeb8 6b66 	vcvt.f64.u32	d6, s13
 8015f26:	eea7 6b05 	vfma.f64	d6, d7, d5
 8015f2a:	ec59 8b16 	vmov	r8, r9, d6
 8015f2e:	2b0f      	cmp	r3, #15
 8015f30:	dc37      	bgt.n	8015fa2 <_strtod_l+0x442>
 8015f32:	9906      	ldr	r1, [sp, #24]
 8015f34:	2900      	cmp	r1, #0
 8015f36:	f43f ae4e 	beq.w	8015bd6 <_strtod_l+0x76>
 8015f3a:	dd23      	ble.n	8015f84 <_strtod_l+0x424>
 8015f3c:	2916      	cmp	r1, #22
 8015f3e:	dc0b      	bgt.n	8015f58 <_strtod_l+0x3f8>
 8015f40:	4b66      	ldr	r3, [pc, #408]	; (80160dc <_strtod_l+0x57c>)
 8015f42:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 8015f46:	ed93 7b00 	vldr	d7, [r3]
 8015f4a:	ec49 8b16 	vmov	d6, r8, r9
 8015f4e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8015f52:	ec59 8b17 	vmov	r8, r9, d7
 8015f56:	e63e      	b.n	8015bd6 <_strtod_l+0x76>
 8015f58:	9806      	ldr	r0, [sp, #24]
 8015f5a:	f1c3 0125 	rsb	r1, r3, #37	; 0x25
 8015f5e:	4281      	cmp	r1, r0
 8015f60:	db1f      	blt.n	8015fa2 <_strtod_l+0x442>
 8015f62:	4a5e      	ldr	r2, [pc, #376]	; (80160dc <_strtod_l+0x57c>)
 8015f64:	f1c3 030f 	rsb	r3, r3, #15
 8015f68:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 8015f6c:	ed91 7b00 	vldr	d7, [r1]
 8015f70:	ec49 8b16 	vmov	d6, r8, r9
 8015f74:	1ac3      	subs	r3, r0, r3
 8015f76:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 8015f7a:	ee27 7b06 	vmul.f64	d7, d7, d6
 8015f7e:	ed92 6b00 	vldr	d6, [r2]
 8015f82:	e7e4      	b.n	8015f4e <_strtod_l+0x3ee>
 8015f84:	9906      	ldr	r1, [sp, #24]
 8015f86:	3116      	adds	r1, #22
 8015f88:	db0b      	blt.n	8015fa2 <_strtod_l+0x442>
 8015f8a:	4b54      	ldr	r3, [pc, #336]	; (80160dc <_strtod_l+0x57c>)
 8015f8c:	ebab 0505 	sub.w	r5, fp, r5
 8015f90:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8015f94:	ed95 7b00 	vldr	d7, [r5]
 8015f98:	ec49 8b16 	vmov	d6, r8, r9
 8015f9c:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8015fa0:	e7d7      	b.n	8015f52 <_strtod_l+0x3f2>
 8015fa2:	9906      	ldr	r1, [sp, #24]
 8015fa4:	1a9a      	subs	r2, r3, r2
 8015fa6:	440a      	add	r2, r1
 8015fa8:	2a00      	cmp	r2, #0
 8015faa:	dd6e      	ble.n	801608a <_strtod_l+0x52a>
 8015fac:	f012 000f 	ands.w	r0, r2, #15
 8015fb0:	d00a      	beq.n	8015fc8 <_strtod_l+0x468>
 8015fb2:	494a      	ldr	r1, [pc, #296]	; (80160dc <_strtod_l+0x57c>)
 8015fb4:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 8015fb8:	ed91 7b00 	vldr	d7, [r1]
 8015fbc:	ec49 8b16 	vmov	d6, r8, r9
 8015fc0:	ee27 7b06 	vmul.f64	d7, d7, d6
 8015fc4:	ec59 8b17 	vmov	r8, r9, d7
 8015fc8:	f032 020f 	bics.w	r2, r2, #15
 8015fcc:	d04e      	beq.n	801606c <_strtod_l+0x50c>
 8015fce:	f5b2 7f9a 	cmp.w	r2, #308	; 0x134
 8015fd2:	dd22      	ble.n	801601a <_strtod_l+0x4ba>
 8015fd4:	2500      	movs	r5, #0
 8015fd6:	462e      	mov	r6, r5
 8015fd8:	9507      	str	r5, [sp, #28]
 8015fda:	462f      	mov	r7, r5
 8015fdc:	2322      	movs	r3, #34	; 0x22
 8015fde:	f8df 9108 	ldr.w	r9, [pc, #264]	; 80160e8 <_strtod_l+0x588>
 8015fe2:	6023      	str	r3, [r4, #0]
 8015fe4:	f04f 0800 	mov.w	r8, #0
 8015fe8:	9b07      	ldr	r3, [sp, #28]
 8015fea:	2b00      	cmp	r3, #0
 8015fec:	f43f adf3 	beq.w	8015bd6 <_strtod_l+0x76>
 8015ff0:	9912      	ldr	r1, [sp, #72]	; 0x48
 8015ff2:	4620      	mov	r0, r4
 8015ff4:	f7ff f930 	bl	8015258 <_Bfree>
 8015ff8:	4639      	mov	r1, r7
 8015ffa:	4620      	mov	r0, r4
 8015ffc:	f7ff f92c 	bl	8015258 <_Bfree>
 8016000:	4631      	mov	r1, r6
 8016002:	4620      	mov	r0, r4
 8016004:	f7ff f928 	bl	8015258 <_Bfree>
 8016008:	9907      	ldr	r1, [sp, #28]
 801600a:	4620      	mov	r0, r4
 801600c:	f7ff f924 	bl	8015258 <_Bfree>
 8016010:	4629      	mov	r1, r5
 8016012:	4620      	mov	r0, r4
 8016014:	f7ff f920 	bl	8015258 <_Bfree>
 8016018:	e5dd      	b.n	8015bd6 <_strtod_l+0x76>
 801601a:	2000      	movs	r0, #0
 801601c:	ec49 8b17 	vmov	d7, r8, r9
 8016020:	4f2f      	ldr	r7, [pc, #188]	; (80160e0 <_strtod_l+0x580>)
 8016022:	1112      	asrs	r2, r2, #4
 8016024:	4601      	mov	r1, r0
 8016026:	2a01      	cmp	r2, #1
 8016028:	dc23      	bgt.n	8016072 <_strtod_l+0x512>
 801602a:	b108      	cbz	r0, 8016030 <_strtod_l+0x4d0>
 801602c:	ec59 8b17 	vmov	r8, r9, d7
 8016030:	4a2b      	ldr	r2, [pc, #172]	; (80160e0 <_strtod_l+0x580>)
 8016032:	482c      	ldr	r0, [pc, #176]	; (80160e4 <_strtod_l+0x584>)
 8016034:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8016038:	ed92 7b00 	vldr	d7, [r2]
 801603c:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 8016040:	ec49 8b16 	vmov	d6, r8, r9
 8016044:	4a28      	ldr	r2, [pc, #160]	; (80160e8 <_strtod_l+0x588>)
 8016046:	ee27 7b06 	vmul.f64	d7, d7, d6
 801604a:	ee17 1a90 	vmov	r1, s15
 801604e:	400a      	ands	r2, r1
 8016050:	4282      	cmp	r2, r0
 8016052:	ec59 8b17 	vmov	r8, r9, d7
 8016056:	d8bd      	bhi.n	8015fd4 <_strtod_l+0x474>
 8016058:	f5a0 1080 	sub.w	r0, r0, #1048576	; 0x100000
 801605c:	4282      	cmp	r2, r0
 801605e:	bf86      	itte	hi
 8016060:	f8df 9088 	ldrhi.w	r9, [pc, #136]	; 80160ec <_strtod_l+0x58c>
 8016064:	f04f 38ff 	movhi.w	r8, #4294967295
 8016068:	f101 7954 	addls.w	r9, r1, #55574528	; 0x3500000
 801606c:	2200      	movs	r2, #0
 801606e:	9205      	str	r2, [sp, #20]
 8016070:	e076      	b.n	8016160 <_strtod_l+0x600>
 8016072:	f012 0f01 	tst.w	r2, #1
 8016076:	d004      	beq.n	8016082 <_strtod_l+0x522>
 8016078:	ed97 6b00 	vldr	d6, [r7]
 801607c:	2001      	movs	r0, #1
 801607e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8016082:	3101      	adds	r1, #1
 8016084:	1052      	asrs	r2, r2, #1
 8016086:	3708      	adds	r7, #8
 8016088:	e7cd      	b.n	8016026 <_strtod_l+0x4c6>
 801608a:	d0ef      	beq.n	801606c <_strtod_l+0x50c>
 801608c:	4252      	negs	r2, r2
 801608e:	f012 000f 	ands.w	r0, r2, #15
 8016092:	d00a      	beq.n	80160aa <_strtod_l+0x54a>
 8016094:	4911      	ldr	r1, [pc, #68]	; (80160dc <_strtod_l+0x57c>)
 8016096:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 801609a:	ed91 7b00 	vldr	d7, [r1]
 801609e:	ec49 8b16 	vmov	d6, r8, r9
 80160a2:	ee86 7b07 	vdiv.f64	d7, d6, d7
 80160a6:	ec59 8b17 	vmov	r8, r9, d7
 80160aa:	1112      	asrs	r2, r2, #4
 80160ac:	d0de      	beq.n	801606c <_strtod_l+0x50c>
 80160ae:	2a1f      	cmp	r2, #31
 80160b0:	dd1e      	ble.n	80160f0 <_strtod_l+0x590>
 80160b2:	2500      	movs	r5, #0
 80160b4:	462e      	mov	r6, r5
 80160b6:	9507      	str	r5, [sp, #28]
 80160b8:	462f      	mov	r7, r5
 80160ba:	2322      	movs	r3, #34	; 0x22
 80160bc:	f04f 0800 	mov.w	r8, #0
 80160c0:	f04f 0900 	mov.w	r9, #0
 80160c4:	6023      	str	r3, [r4, #0]
 80160c6:	e78f      	b.n	8015fe8 <_strtod_l+0x488>
 80160c8:	08017bc9 	.word	0x08017bc9
 80160cc:	08017df4 	.word	0x08017df4
 80160d0:	08017bc1 	.word	0x08017bc1
 80160d4:	08017bf8 	.word	0x08017bf8
 80160d8:	08017f85 	.word	0x08017f85
 80160dc:	08017d08 	.word	0x08017d08
 80160e0:	08017ce0 	.word	0x08017ce0
 80160e4:	7ca00000 	.word	0x7ca00000
 80160e8:	7ff00000 	.word	0x7ff00000
 80160ec:	7fefffff 	.word	0x7fefffff
 80160f0:	f012 0110 	ands.w	r1, r2, #16
 80160f4:	bf18      	it	ne
 80160f6:	216a      	movne	r1, #106	; 0x6a
 80160f8:	9105      	str	r1, [sp, #20]
 80160fa:	ec49 8b17 	vmov	d7, r8, r9
 80160fe:	49be      	ldr	r1, [pc, #760]	; (80163f8 <_strtod_l+0x898>)
 8016100:	2000      	movs	r0, #0
 8016102:	07d7      	lsls	r7, r2, #31
 8016104:	d504      	bpl.n	8016110 <_strtod_l+0x5b0>
 8016106:	ed91 6b00 	vldr	d6, [r1]
 801610a:	2001      	movs	r0, #1
 801610c:	ee27 7b06 	vmul.f64	d7, d7, d6
 8016110:	1052      	asrs	r2, r2, #1
 8016112:	f101 0108 	add.w	r1, r1, #8
 8016116:	d1f4      	bne.n	8016102 <_strtod_l+0x5a2>
 8016118:	b108      	cbz	r0, 801611e <_strtod_l+0x5be>
 801611a:	ec59 8b17 	vmov	r8, r9, d7
 801611e:	9a05      	ldr	r2, [sp, #20]
 8016120:	b1ba      	cbz	r2, 8016152 <_strtod_l+0x5f2>
 8016122:	f3c9 510a 	ubfx	r1, r9, #20, #11
 8016126:	f1c1 026b 	rsb	r2, r1, #107	; 0x6b
 801612a:	2a00      	cmp	r2, #0
 801612c:	4648      	mov	r0, r9
 801612e:	dd10      	ble.n	8016152 <_strtod_l+0x5f2>
 8016130:	2a1f      	cmp	r2, #31
 8016132:	f340 812c 	ble.w	801638e <_strtod_l+0x82e>
 8016136:	2a34      	cmp	r2, #52	; 0x34
 8016138:	bfde      	ittt	le
 801613a:	f04f 32ff 	movle.w	r2, #4294967295
 801613e:	f1c1 014b 	rsble	r1, r1, #75	; 0x4b
 8016142:	408a      	lslle	r2, r1
 8016144:	f04f 0800 	mov.w	r8, #0
 8016148:	bfcc      	ite	gt
 801614a:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 801614e:	ea02 0900 	andle.w	r9, r2, r0
 8016152:	ec49 8b17 	vmov	d7, r8, r9
 8016156:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801615a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801615e:	d0a8      	beq.n	80160b2 <_strtod_l+0x552>
 8016160:	9a07      	ldr	r2, [sp, #28]
 8016162:	9200      	str	r2, [sp, #0]
 8016164:	9909      	ldr	r1, [sp, #36]	; 0x24
 8016166:	4632      	mov	r2, r6
 8016168:	4620      	mov	r0, r4
 801616a:	f7ff f8dd 	bl	8015328 <__s2b>
 801616e:	9007      	str	r0, [sp, #28]
 8016170:	2800      	cmp	r0, #0
 8016172:	f43f af2f 	beq.w	8015fd4 <_strtod_l+0x474>
 8016176:	9a06      	ldr	r2, [sp, #24]
 8016178:	2a00      	cmp	r2, #0
 801617a:	ebab 0305 	sub.w	r3, fp, r5
 801617e:	ed9f 9b96 	vldr	d9, [pc, #600]	; 80163d8 <_strtod_l+0x878>
 8016182:	bfa8      	it	ge
 8016184:	2300      	movge	r3, #0
 8016186:	ed9f ab96 	vldr	d10, [pc, #600]	; 80163e0 <_strtod_l+0x880>
 801618a:	ed9f bb97 	vldr	d11, [pc, #604]	; 80163e8 <_strtod_l+0x888>
 801618e:	9309      	str	r3, [sp, #36]	; 0x24
 8016190:	2500      	movs	r5, #0
 8016192:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8016196:	930c      	str	r3, [sp, #48]	; 0x30
 8016198:	462e      	mov	r6, r5
 801619a:	9b07      	ldr	r3, [sp, #28]
 801619c:	4620      	mov	r0, r4
 801619e:	6859      	ldr	r1, [r3, #4]
 80161a0:	f7ff f81a 	bl	80151d8 <_Balloc>
 80161a4:	4607      	mov	r7, r0
 80161a6:	2800      	cmp	r0, #0
 80161a8:	f43f af18 	beq.w	8015fdc <_strtod_l+0x47c>
 80161ac:	9b07      	ldr	r3, [sp, #28]
 80161ae:	691a      	ldr	r2, [r3, #16]
 80161b0:	3202      	adds	r2, #2
 80161b2:	f103 010c 	add.w	r1, r3, #12
 80161b6:	0092      	lsls	r2, r2, #2
 80161b8:	300c      	adds	r0, #12
 80161ba:	f7fe f9b6 	bl	801452a <memcpy>
 80161be:	ec49 8b10 	vmov	d0, r8, r9
 80161c2:	aa14      	add	r2, sp, #80	; 0x50
 80161c4:	a913      	add	r1, sp, #76	; 0x4c
 80161c6:	4620      	mov	r0, r4
 80161c8:	f7ff fbe2 	bl	8015990 <__d2b>
 80161cc:	ec49 8b18 	vmov	d8, r8, r9
 80161d0:	9012      	str	r0, [sp, #72]	; 0x48
 80161d2:	2800      	cmp	r0, #0
 80161d4:	f43f af02 	beq.w	8015fdc <_strtod_l+0x47c>
 80161d8:	2101      	movs	r1, #1
 80161da:	4620      	mov	r0, r4
 80161dc:	f7ff f93c 	bl	8015458 <__i2b>
 80161e0:	4606      	mov	r6, r0
 80161e2:	2800      	cmp	r0, #0
 80161e4:	f43f aefa 	beq.w	8015fdc <_strtod_l+0x47c>
 80161e8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80161ea:	9914      	ldr	r1, [sp, #80]	; 0x50
 80161ec:	2b00      	cmp	r3, #0
 80161ee:	bfab      	itete	ge
 80161f0:	9a09      	ldrge	r2, [sp, #36]	; 0x24
 80161f2:	9a0c      	ldrlt	r2, [sp, #48]	; 0x30
 80161f4:	f8dd a030 	ldrge.w	sl, [sp, #48]	; 0x30
 80161f8:	f8dd b024 	ldrlt.w	fp, [sp, #36]	; 0x24
 80161fc:	bfac      	ite	ge
 80161fe:	eb03 0b02 	addge.w	fp, r3, r2
 8016202:	eba2 0a03 	sublt.w	sl, r2, r3
 8016206:	9a05      	ldr	r2, [sp, #20]
 8016208:	1a9b      	subs	r3, r3, r2
 801620a:	440b      	add	r3, r1
 801620c:	4a7b      	ldr	r2, [pc, #492]	; (80163fc <_strtod_l+0x89c>)
 801620e:	3b01      	subs	r3, #1
 8016210:	4293      	cmp	r3, r2
 8016212:	f1c1 0136 	rsb	r1, r1, #54	; 0x36
 8016216:	f280 80cd 	bge.w	80163b4 <_strtod_l+0x854>
 801621a:	1ad2      	subs	r2, r2, r3
 801621c:	2a1f      	cmp	r2, #31
 801621e:	eba1 0102 	sub.w	r1, r1, r2
 8016222:	f04f 0001 	mov.w	r0, #1
 8016226:	f300 80b9 	bgt.w	801639c <_strtod_l+0x83c>
 801622a:	fa00 f302 	lsl.w	r3, r0, r2
 801622e:	930b      	str	r3, [sp, #44]	; 0x2c
 8016230:	2300      	movs	r3, #0
 8016232:	930a      	str	r3, [sp, #40]	; 0x28
 8016234:	eb0b 0301 	add.w	r3, fp, r1
 8016238:	9a05      	ldr	r2, [sp, #20]
 801623a:	459b      	cmp	fp, r3
 801623c:	448a      	add	sl, r1
 801623e:	4492      	add	sl, r2
 8016240:	465a      	mov	r2, fp
 8016242:	bfa8      	it	ge
 8016244:	461a      	movge	r2, r3
 8016246:	4552      	cmp	r2, sl
 8016248:	bfa8      	it	ge
 801624a:	4652      	movge	r2, sl
 801624c:	2a00      	cmp	r2, #0
 801624e:	bfc2      	ittt	gt
 8016250:	1a9b      	subgt	r3, r3, r2
 8016252:	ebaa 0a02 	subgt.w	sl, sl, r2
 8016256:	ebab 0b02 	subgt.w	fp, fp, r2
 801625a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801625c:	2a00      	cmp	r2, #0
 801625e:	dd18      	ble.n	8016292 <_strtod_l+0x732>
 8016260:	4631      	mov	r1, r6
 8016262:	4620      	mov	r0, r4
 8016264:	930f      	str	r3, [sp, #60]	; 0x3c
 8016266:	f7ff f9b7 	bl	80155d8 <__pow5mult>
 801626a:	4606      	mov	r6, r0
 801626c:	2800      	cmp	r0, #0
 801626e:	f43f aeb5 	beq.w	8015fdc <_strtod_l+0x47c>
 8016272:	4601      	mov	r1, r0
 8016274:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8016276:	4620      	mov	r0, r4
 8016278:	f7ff f904 	bl	8015484 <__multiply>
 801627c:	900e      	str	r0, [sp, #56]	; 0x38
 801627e:	2800      	cmp	r0, #0
 8016280:	f43f aeac 	beq.w	8015fdc <_strtod_l+0x47c>
 8016284:	9912      	ldr	r1, [sp, #72]	; 0x48
 8016286:	4620      	mov	r0, r4
 8016288:	f7fe ffe6 	bl	8015258 <_Bfree>
 801628c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 801628e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8016290:	9212      	str	r2, [sp, #72]	; 0x48
 8016292:	2b00      	cmp	r3, #0
 8016294:	f300 8093 	bgt.w	80163be <_strtod_l+0x85e>
 8016298:	9b06      	ldr	r3, [sp, #24]
 801629a:	2b00      	cmp	r3, #0
 801629c:	dd08      	ble.n	80162b0 <_strtod_l+0x750>
 801629e:	4639      	mov	r1, r7
 80162a0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80162a2:	4620      	mov	r0, r4
 80162a4:	f7ff f998 	bl	80155d8 <__pow5mult>
 80162a8:	4607      	mov	r7, r0
 80162aa:	2800      	cmp	r0, #0
 80162ac:	f43f ae96 	beq.w	8015fdc <_strtod_l+0x47c>
 80162b0:	f1ba 0f00 	cmp.w	sl, #0
 80162b4:	dd08      	ble.n	80162c8 <_strtod_l+0x768>
 80162b6:	4639      	mov	r1, r7
 80162b8:	4652      	mov	r2, sl
 80162ba:	4620      	mov	r0, r4
 80162bc:	f7ff f9e6 	bl	801568c <__lshift>
 80162c0:	4607      	mov	r7, r0
 80162c2:	2800      	cmp	r0, #0
 80162c4:	f43f ae8a 	beq.w	8015fdc <_strtod_l+0x47c>
 80162c8:	f1bb 0f00 	cmp.w	fp, #0
 80162cc:	dd08      	ble.n	80162e0 <_strtod_l+0x780>
 80162ce:	4631      	mov	r1, r6
 80162d0:	465a      	mov	r2, fp
 80162d2:	4620      	mov	r0, r4
 80162d4:	f7ff f9da 	bl	801568c <__lshift>
 80162d8:	4606      	mov	r6, r0
 80162da:	2800      	cmp	r0, #0
 80162dc:	f43f ae7e 	beq.w	8015fdc <_strtod_l+0x47c>
 80162e0:	9912      	ldr	r1, [sp, #72]	; 0x48
 80162e2:	463a      	mov	r2, r7
 80162e4:	4620      	mov	r0, r4
 80162e6:	f7ff fa59 	bl	801579c <__mdiff>
 80162ea:	4605      	mov	r5, r0
 80162ec:	2800      	cmp	r0, #0
 80162ee:	f43f ae75 	beq.w	8015fdc <_strtod_l+0x47c>
 80162f2:	2300      	movs	r3, #0
 80162f4:	f8d0 a00c 	ldr.w	sl, [r0, #12]
 80162f8:	60c3      	str	r3, [r0, #12]
 80162fa:	4631      	mov	r1, r6
 80162fc:	f7ff fa32 	bl	8015764 <__mcmp>
 8016300:	2800      	cmp	r0, #0
 8016302:	da7f      	bge.n	8016404 <_strtod_l+0x8a4>
 8016304:	ea5a 0a08 	orrs.w	sl, sl, r8
 8016308:	f040 80a5 	bne.w	8016456 <_strtod_l+0x8f6>
 801630c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8016310:	2b00      	cmp	r3, #0
 8016312:	f040 80a0 	bne.w	8016456 <_strtod_l+0x8f6>
 8016316:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 801631a:	0d1b      	lsrs	r3, r3, #20
 801631c:	051b      	lsls	r3, r3, #20
 801631e:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8016322:	f240 8098 	bls.w	8016456 <_strtod_l+0x8f6>
 8016326:	696b      	ldr	r3, [r5, #20]
 8016328:	b91b      	cbnz	r3, 8016332 <_strtod_l+0x7d2>
 801632a:	692b      	ldr	r3, [r5, #16]
 801632c:	2b01      	cmp	r3, #1
 801632e:	f340 8092 	ble.w	8016456 <_strtod_l+0x8f6>
 8016332:	4629      	mov	r1, r5
 8016334:	2201      	movs	r2, #1
 8016336:	4620      	mov	r0, r4
 8016338:	f7ff f9a8 	bl	801568c <__lshift>
 801633c:	4631      	mov	r1, r6
 801633e:	4605      	mov	r5, r0
 8016340:	f7ff fa10 	bl	8015764 <__mcmp>
 8016344:	2800      	cmp	r0, #0
 8016346:	f340 8086 	ble.w	8016456 <_strtod_l+0x8f6>
 801634a:	9905      	ldr	r1, [sp, #20]
 801634c:	4a2c      	ldr	r2, [pc, #176]	; (8016400 <_strtod_l+0x8a0>)
 801634e:	464b      	mov	r3, r9
 8016350:	2900      	cmp	r1, #0
 8016352:	f000 809f 	beq.w	8016494 <_strtod_l+0x934>
 8016356:	ea02 0109 	and.w	r1, r2, r9
 801635a:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 801635e:	f300 8099 	bgt.w	8016494 <_strtod_l+0x934>
 8016362:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8016366:	f77f aea8 	ble.w	80160ba <_strtod_l+0x55a>
 801636a:	ed9f 7b21 	vldr	d7, [pc, #132]	; 80163f0 <_strtod_l+0x890>
 801636e:	ec49 8b16 	vmov	d6, r8, r9
 8016372:	4b23      	ldr	r3, [pc, #140]	; (8016400 <_strtod_l+0x8a0>)
 8016374:	ee26 7b07 	vmul.f64	d7, d6, d7
 8016378:	ee17 2a90 	vmov	r2, s15
 801637c:	4013      	ands	r3, r2
 801637e:	ec59 8b17 	vmov	r8, r9, d7
 8016382:	2b00      	cmp	r3, #0
 8016384:	f47f ae34 	bne.w	8015ff0 <_strtod_l+0x490>
 8016388:	2322      	movs	r3, #34	; 0x22
 801638a:	6023      	str	r3, [r4, #0]
 801638c:	e630      	b.n	8015ff0 <_strtod_l+0x490>
 801638e:	f04f 31ff 	mov.w	r1, #4294967295
 8016392:	fa01 f202 	lsl.w	r2, r1, r2
 8016396:	ea02 0808 	and.w	r8, r2, r8
 801639a:	e6da      	b.n	8016152 <_strtod_l+0x5f2>
 801639c:	f1c3 437f 	rsb	r3, r3, #4278190080	; 0xff000000
 80163a0:	f503 037f 	add.w	r3, r3, #16711680	; 0xff0000
 80163a4:	f503 437b 	add.w	r3, r3, #64256	; 0xfb00
 80163a8:	33e2      	adds	r3, #226	; 0xe2
 80163aa:	fa00 f303 	lsl.w	r3, r0, r3
 80163ae:	e9cd 300a 	strd	r3, r0, [sp, #40]	; 0x28
 80163b2:	e73f      	b.n	8016234 <_strtod_l+0x6d4>
 80163b4:	2200      	movs	r2, #0
 80163b6:	2301      	movs	r3, #1
 80163b8:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80163bc:	e73a      	b.n	8016234 <_strtod_l+0x6d4>
 80163be:	9912      	ldr	r1, [sp, #72]	; 0x48
 80163c0:	461a      	mov	r2, r3
 80163c2:	4620      	mov	r0, r4
 80163c4:	f7ff f962 	bl	801568c <__lshift>
 80163c8:	9012      	str	r0, [sp, #72]	; 0x48
 80163ca:	2800      	cmp	r0, #0
 80163cc:	f47f af64 	bne.w	8016298 <_strtod_l+0x738>
 80163d0:	e604      	b.n	8015fdc <_strtod_l+0x47c>
 80163d2:	bf00      	nop
 80163d4:	f3af 8000 	nop.w
 80163d8:	94a03595 	.word	0x94a03595
 80163dc:	3fcfffff 	.word	0x3fcfffff
 80163e0:	94a03595 	.word	0x94a03595
 80163e4:	3fdfffff 	.word	0x3fdfffff
 80163e8:	35afe535 	.word	0x35afe535
 80163ec:	3fe00000 	.word	0x3fe00000
 80163f0:	00000000 	.word	0x00000000
 80163f4:	39500000 	.word	0x39500000
 80163f8:	08017e08 	.word	0x08017e08
 80163fc:	fffffc02 	.word	0xfffffc02
 8016400:	7ff00000 	.word	0x7ff00000
 8016404:	46cb      	mov	fp, r9
 8016406:	d15f      	bne.n	80164c8 <_strtod_l+0x968>
 8016408:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801640c:	f1ba 0f00 	cmp.w	sl, #0
 8016410:	d02a      	beq.n	8016468 <_strtod_l+0x908>
 8016412:	4aa7      	ldr	r2, [pc, #668]	; (80166b0 <_strtod_l+0xb50>)
 8016414:	4293      	cmp	r3, r2
 8016416:	d12b      	bne.n	8016470 <_strtod_l+0x910>
 8016418:	9b05      	ldr	r3, [sp, #20]
 801641a:	4642      	mov	r2, r8
 801641c:	b1fb      	cbz	r3, 801645e <_strtod_l+0x8fe>
 801641e:	4ba5      	ldr	r3, [pc, #660]	; (80166b4 <_strtod_l+0xb54>)
 8016420:	ea09 0303 	and.w	r3, r9, r3
 8016424:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8016428:	f04f 31ff 	mov.w	r1, #4294967295
 801642c:	d81a      	bhi.n	8016464 <_strtod_l+0x904>
 801642e:	0d1b      	lsrs	r3, r3, #20
 8016430:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8016434:	fa01 f303 	lsl.w	r3, r1, r3
 8016438:	429a      	cmp	r2, r3
 801643a:	d119      	bne.n	8016470 <_strtod_l+0x910>
 801643c:	4b9e      	ldr	r3, [pc, #632]	; (80166b8 <_strtod_l+0xb58>)
 801643e:	459b      	cmp	fp, r3
 8016440:	d102      	bne.n	8016448 <_strtod_l+0x8e8>
 8016442:	3201      	adds	r2, #1
 8016444:	f43f adca 	beq.w	8015fdc <_strtod_l+0x47c>
 8016448:	4b9a      	ldr	r3, [pc, #616]	; (80166b4 <_strtod_l+0xb54>)
 801644a:	ea0b 0303 	and.w	r3, fp, r3
 801644e:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 8016452:	f04f 0800 	mov.w	r8, #0
 8016456:	9b05      	ldr	r3, [sp, #20]
 8016458:	2b00      	cmp	r3, #0
 801645a:	d186      	bne.n	801636a <_strtod_l+0x80a>
 801645c:	e5c8      	b.n	8015ff0 <_strtod_l+0x490>
 801645e:	f04f 33ff 	mov.w	r3, #4294967295
 8016462:	e7e9      	b.n	8016438 <_strtod_l+0x8d8>
 8016464:	460b      	mov	r3, r1
 8016466:	e7e7      	b.n	8016438 <_strtod_l+0x8d8>
 8016468:	ea53 0308 	orrs.w	r3, r3, r8
 801646c:	f43f af6d 	beq.w	801634a <_strtod_l+0x7ea>
 8016470:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8016472:	b1cb      	cbz	r3, 80164a8 <_strtod_l+0x948>
 8016474:	ea13 0f0b 	tst.w	r3, fp
 8016478:	d0ed      	beq.n	8016456 <_strtod_l+0x8f6>
 801647a:	9a05      	ldr	r2, [sp, #20]
 801647c:	4640      	mov	r0, r8
 801647e:	4649      	mov	r1, r9
 8016480:	f1ba 0f00 	cmp.w	sl, #0
 8016484:	d014      	beq.n	80164b0 <_strtod_l+0x950>
 8016486:	f7ff fb51 	bl	8015b2c <sulp>
 801648a:	ee38 7b00 	vadd.f64	d7, d8, d0
 801648e:	ec59 8b17 	vmov	r8, r9, d7
 8016492:	e7e0      	b.n	8016456 <_strtod_l+0x8f6>
 8016494:	4013      	ands	r3, r2
 8016496:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 801649a:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 801649e:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 80164a2:	f04f 38ff 	mov.w	r8, #4294967295
 80164a6:	e7d6      	b.n	8016456 <_strtod_l+0x8f6>
 80164a8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80164aa:	ea13 0f08 	tst.w	r3, r8
 80164ae:	e7e3      	b.n	8016478 <_strtod_l+0x918>
 80164b0:	f7ff fb3c 	bl	8015b2c <sulp>
 80164b4:	ee38 0b40 	vsub.f64	d0, d8, d0
 80164b8:	eeb5 0b40 	vcmp.f64	d0, #0.0
 80164bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80164c0:	ec59 8b10 	vmov	r8, r9, d0
 80164c4:	d1c7      	bne.n	8016456 <_strtod_l+0x8f6>
 80164c6:	e5f8      	b.n	80160ba <_strtod_l+0x55a>
 80164c8:	4631      	mov	r1, r6
 80164ca:	4628      	mov	r0, r5
 80164cc:	f7ff faba 	bl	8015a44 <__ratio>
 80164d0:	eeb0 7b00 	vmov.f64	d7, #0	; 0x40000000  2.0
 80164d4:	eeb4 0bc7 	vcmpe.f64	d0, d7
 80164d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80164dc:	d85f      	bhi.n	801659e <_strtod_l+0xa3e>
 80164de:	f1ba 0f00 	cmp.w	sl, #0
 80164e2:	d166      	bne.n	80165b2 <_strtod_l+0xa52>
 80164e4:	f1b8 0f00 	cmp.w	r8, #0
 80164e8:	d14d      	bne.n	8016586 <_strtod_l+0xa26>
 80164ea:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80164ee:	eeb7 db00 	vmov.f64	d13, #112	; 0x3f800000  1.0
 80164f2:	2b00      	cmp	r3, #0
 80164f4:	d162      	bne.n	80165bc <_strtod_l+0xa5c>
 80164f6:	eeb4 0bcd 	vcmpe.f64	d0, d13
 80164fa:	eeb6 db00 	vmov.f64	d13, #96	; 0x3f000000  0.5
 80164fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016502:	d401      	bmi.n	8016508 <_strtod_l+0x9a8>
 8016504:	ee20 db0d 	vmul.f64	d13, d0, d13
 8016508:	eeb1 cb4d 	vneg.f64	d12, d13
 801650c:	4869      	ldr	r0, [pc, #420]	; (80166b4 <_strtod_l+0xb54>)
 801650e:	f8df c1b0 	ldr.w	ip, [pc, #432]	; 80166c0 <_strtod_l+0xb60>
 8016512:	ea0b 0100 	and.w	r1, fp, r0
 8016516:	4561      	cmp	r1, ip
 8016518:	ec53 2b1c 	vmov	r2, r3, d12
 801651c:	d17a      	bne.n	8016614 <_strtod_l+0xab4>
 801651e:	f1ab 7954 	sub.w	r9, fp, #55574528	; 0x3500000
 8016522:	ec49 8b10 	vmov	d0, r8, r9
 8016526:	910a      	str	r1, [sp, #40]	; 0x28
 8016528:	f7ff f9c2 	bl	80158b0 <__ulp>
 801652c:	ec49 8b1e 	vmov	d14, r8, r9
 8016530:	4860      	ldr	r0, [pc, #384]	; (80166b4 <_strtod_l+0xb54>)
 8016532:	eea0 eb0c 	vfma.f64	d14, d0, d12
 8016536:	ee1e 3a90 	vmov	r3, s29
 801653a:	4a60      	ldr	r2, [pc, #384]	; (80166bc <_strtod_l+0xb5c>)
 801653c:	990a      	ldr	r1, [sp, #40]	; 0x28
 801653e:	4018      	ands	r0, r3
 8016540:	4290      	cmp	r0, r2
 8016542:	ec59 8b1e 	vmov	r8, r9, d14
 8016546:	d93c      	bls.n	80165c2 <_strtod_l+0xa62>
 8016548:	ee18 2a90 	vmov	r2, s17
 801654c:	4b5a      	ldr	r3, [pc, #360]	; (80166b8 <_strtod_l+0xb58>)
 801654e:	429a      	cmp	r2, r3
 8016550:	d104      	bne.n	801655c <_strtod_l+0x9fc>
 8016552:	ee18 3a10 	vmov	r3, s16
 8016556:	3301      	adds	r3, #1
 8016558:	f43f ad40 	beq.w	8015fdc <_strtod_l+0x47c>
 801655c:	f8df 9158 	ldr.w	r9, [pc, #344]	; 80166b8 <_strtod_l+0xb58>
 8016560:	f04f 38ff 	mov.w	r8, #4294967295
 8016564:	9912      	ldr	r1, [sp, #72]	; 0x48
 8016566:	4620      	mov	r0, r4
 8016568:	f7fe fe76 	bl	8015258 <_Bfree>
 801656c:	4639      	mov	r1, r7
 801656e:	4620      	mov	r0, r4
 8016570:	f7fe fe72 	bl	8015258 <_Bfree>
 8016574:	4631      	mov	r1, r6
 8016576:	4620      	mov	r0, r4
 8016578:	f7fe fe6e 	bl	8015258 <_Bfree>
 801657c:	4629      	mov	r1, r5
 801657e:	4620      	mov	r0, r4
 8016580:	f7fe fe6a 	bl	8015258 <_Bfree>
 8016584:	e609      	b.n	801619a <_strtod_l+0x63a>
 8016586:	f1b8 0f01 	cmp.w	r8, #1
 801658a:	d103      	bne.n	8016594 <_strtod_l+0xa34>
 801658c:	f1b9 0f00 	cmp.w	r9, #0
 8016590:	f43f ad93 	beq.w	80160ba <_strtod_l+0x55a>
 8016594:	eebf cb00 	vmov.f64	d12, #240	; 0xbf800000 -1.0
 8016598:	eeb7 db00 	vmov.f64	d13, #112	; 0x3f800000  1.0
 801659c:	e7b6      	b.n	801650c <_strtod_l+0x9ac>
 801659e:	eeb6 db00 	vmov.f64	d13, #96	; 0x3f000000  0.5
 80165a2:	ee20 db0d 	vmul.f64	d13, d0, d13
 80165a6:	f1ba 0f00 	cmp.w	sl, #0
 80165aa:	d0ad      	beq.n	8016508 <_strtod_l+0x9a8>
 80165ac:	eeb0 cb4d 	vmov.f64	d12, d13
 80165b0:	e7ac      	b.n	801650c <_strtod_l+0x9ac>
 80165b2:	eeb7 cb00 	vmov.f64	d12, #112	; 0x3f800000  1.0
 80165b6:	eeb0 db4c 	vmov.f64	d13, d12
 80165ba:	e7a7      	b.n	801650c <_strtod_l+0x9ac>
 80165bc:	eebf cb00 	vmov.f64	d12, #240	; 0xbf800000 -1.0
 80165c0:	e7a4      	b.n	801650c <_strtod_l+0x9ac>
 80165c2:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 80165c6:	9b05      	ldr	r3, [sp, #20]
 80165c8:	46cb      	mov	fp, r9
 80165ca:	2b00      	cmp	r3, #0
 80165cc:	d1ca      	bne.n	8016564 <_strtod_l+0xa04>
 80165ce:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80165d2:	0d1b      	lsrs	r3, r3, #20
 80165d4:	051b      	lsls	r3, r3, #20
 80165d6:	4299      	cmp	r1, r3
 80165d8:	d1c4      	bne.n	8016564 <_strtod_l+0xa04>
 80165da:	ec51 0b1d 	vmov	r0, r1, d13
 80165de:	f7ea f8ab 	bl	8000738 <__aeabi_d2lz>
 80165e2:	f7ea f863 	bl	80006ac <__aeabi_l2d>
 80165e6:	f3c9 0b13 	ubfx	fp, r9, #0, #20
 80165ea:	ec41 0b17 	vmov	d7, r0, r1
 80165ee:	ea4b 0b08 	orr.w	fp, fp, r8
 80165f2:	ea5b 0b0a 	orrs.w	fp, fp, sl
 80165f6:	ee3d db47 	vsub.f64	d13, d13, d7
 80165fa:	d03c      	beq.n	8016676 <_strtod_l+0xb16>
 80165fc:	eeb4 dbca 	vcmpe.f64	d13, d10
 8016600:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016604:	f53f acf4 	bmi.w	8015ff0 <_strtod_l+0x490>
 8016608:	eeb4 dbcb 	vcmpe.f64	d13, d11
 801660c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016610:	dda8      	ble.n	8016564 <_strtod_l+0xa04>
 8016612:	e4ed      	b.n	8015ff0 <_strtod_l+0x490>
 8016614:	9805      	ldr	r0, [sp, #20]
 8016616:	b1f0      	cbz	r0, 8016656 <_strtod_l+0xaf6>
 8016618:	f1b1 6fd4 	cmp.w	r1, #111149056	; 0x6a00000
 801661c:	d81b      	bhi.n	8016656 <_strtod_l+0xaf6>
 801661e:	ed9f 7b22 	vldr	d7, [pc, #136]	; 80166a8 <_strtod_l+0xb48>
 8016622:	eeb4 dbc7 	vcmpe.f64	d13, d7
 8016626:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801662a:	d811      	bhi.n	8016650 <_strtod_l+0xaf0>
 801662c:	eebc dbcd 	vcvt.u32.f64	s26, d13
 8016630:	ee1d 3a10 	vmov	r3, s26
 8016634:	2b01      	cmp	r3, #1
 8016636:	bf38      	it	cc
 8016638:	2301      	movcc	r3, #1
 801663a:	ee0d 3a10 	vmov	s26, r3
 801663e:	eeb8 db4d 	vcvt.f64.u32	d13, s26
 8016642:	f1ba 0f00 	cmp.w	sl, #0
 8016646:	d113      	bne.n	8016670 <_strtod_l+0xb10>
 8016648:	eeb1 7b4d 	vneg.f64	d7, d13
 801664c:	ec53 2b17 	vmov	r2, r3, d7
 8016650:	f103 60d6 	add.w	r0, r3, #112197632	; 0x6b00000
 8016654:	1a43      	subs	r3, r0, r1
 8016656:	eeb0 0b48 	vmov.f64	d0, d8
 801665a:	ec43 2b1c 	vmov	d12, r2, r3
 801665e:	910a      	str	r1, [sp, #40]	; 0x28
 8016660:	f7ff f926 	bl	80158b0 <__ulp>
 8016664:	990a      	ldr	r1, [sp, #40]	; 0x28
 8016666:	eeac 8b00 	vfma.f64	d8, d12, d0
 801666a:	ec59 8b18 	vmov	r8, r9, d8
 801666e:	e7aa      	b.n	80165c6 <_strtod_l+0xa66>
 8016670:	eeb0 7b4d 	vmov.f64	d7, d13
 8016674:	e7ea      	b.n	801664c <_strtod_l+0xaec>
 8016676:	eeb4 dbc9 	vcmpe.f64	d13, d9
 801667a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801667e:	f57f af71 	bpl.w	8016564 <_strtod_l+0xa04>
 8016682:	e4b5      	b.n	8015ff0 <_strtod_l+0x490>
 8016684:	2300      	movs	r3, #0
 8016686:	9308      	str	r3, [sp, #32]
 8016688:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 801668a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 801668c:	6013      	str	r3, [r2, #0]
 801668e:	f7ff baa6 	b.w	8015bde <_strtod_l+0x7e>
 8016692:	2a65      	cmp	r2, #101	; 0x65
 8016694:	f43f aba2 	beq.w	8015ddc <_strtod_l+0x27c>
 8016698:	2a45      	cmp	r2, #69	; 0x45
 801669a:	f43f ab9f 	beq.w	8015ddc <_strtod_l+0x27c>
 801669e:	2101      	movs	r1, #1
 80166a0:	f7ff bbd8 	b.w	8015e54 <_strtod_l+0x2f4>
 80166a4:	f3af 8000 	nop.w
 80166a8:	ffc00000 	.word	0xffc00000
 80166ac:	41dfffff 	.word	0x41dfffff
 80166b0:	000fffff 	.word	0x000fffff
 80166b4:	7ff00000 	.word	0x7ff00000
 80166b8:	7fefffff 	.word	0x7fefffff
 80166bc:	7c9fffff 	.word	0x7c9fffff
 80166c0:	7fe00000 	.word	0x7fe00000

080166c4 <_strtod_r>:
 80166c4:	4b01      	ldr	r3, [pc, #4]	; (80166cc <_strtod_r+0x8>)
 80166c6:	f7ff ba4b 	b.w	8015b60 <_strtod_l>
 80166ca:	bf00      	nop
 80166cc:	24000070 	.word	0x24000070

080166d0 <_strtol_l.constprop.0>:
 80166d0:	2b01      	cmp	r3, #1
 80166d2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80166d6:	d001      	beq.n	80166dc <_strtol_l.constprop.0+0xc>
 80166d8:	2b24      	cmp	r3, #36	; 0x24
 80166da:	d906      	bls.n	80166ea <_strtol_l.constprop.0+0x1a>
 80166dc:	f7fd fef8 	bl	80144d0 <__errno>
 80166e0:	2316      	movs	r3, #22
 80166e2:	6003      	str	r3, [r0, #0]
 80166e4:	2000      	movs	r0, #0
 80166e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80166ea:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 80167d0 <_strtol_l.constprop.0+0x100>
 80166ee:	460d      	mov	r5, r1
 80166f0:	462e      	mov	r6, r5
 80166f2:	f815 4b01 	ldrb.w	r4, [r5], #1
 80166f6:	f81c 7004 	ldrb.w	r7, [ip, r4]
 80166fa:	f017 0708 	ands.w	r7, r7, #8
 80166fe:	d1f7      	bne.n	80166f0 <_strtol_l.constprop.0+0x20>
 8016700:	2c2d      	cmp	r4, #45	; 0x2d
 8016702:	d132      	bne.n	801676a <_strtol_l.constprop.0+0x9a>
 8016704:	782c      	ldrb	r4, [r5, #0]
 8016706:	2701      	movs	r7, #1
 8016708:	1cb5      	adds	r5, r6, #2
 801670a:	2b00      	cmp	r3, #0
 801670c:	d05b      	beq.n	80167c6 <_strtol_l.constprop.0+0xf6>
 801670e:	2b10      	cmp	r3, #16
 8016710:	d109      	bne.n	8016726 <_strtol_l.constprop.0+0x56>
 8016712:	2c30      	cmp	r4, #48	; 0x30
 8016714:	d107      	bne.n	8016726 <_strtol_l.constprop.0+0x56>
 8016716:	782c      	ldrb	r4, [r5, #0]
 8016718:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 801671c:	2c58      	cmp	r4, #88	; 0x58
 801671e:	d14d      	bne.n	80167bc <_strtol_l.constprop.0+0xec>
 8016720:	786c      	ldrb	r4, [r5, #1]
 8016722:	2310      	movs	r3, #16
 8016724:	3502      	adds	r5, #2
 8016726:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 801672a:	f108 38ff 	add.w	r8, r8, #4294967295
 801672e:	f04f 0e00 	mov.w	lr, #0
 8016732:	fbb8 f9f3 	udiv	r9, r8, r3
 8016736:	4676      	mov	r6, lr
 8016738:	fb03 8a19 	mls	sl, r3, r9, r8
 801673c:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8016740:	f1bc 0f09 	cmp.w	ip, #9
 8016744:	d816      	bhi.n	8016774 <_strtol_l.constprop.0+0xa4>
 8016746:	4664      	mov	r4, ip
 8016748:	42a3      	cmp	r3, r4
 801674a:	dd24      	ble.n	8016796 <_strtol_l.constprop.0+0xc6>
 801674c:	f1be 3fff 	cmp.w	lr, #4294967295
 8016750:	d008      	beq.n	8016764 <_strtol_l.constprop.0+0x94>
 8016752:	45b1      	cmp	r9, r6
 8016754:	d31c      	bcc.n	8016790 <_strtol_l.constprop.0+0xc0>
 8016756:	d101      	bne.n	801675c <_strtol_l.constprop.0+0x8c>
 8016758:	45a2      	cmp	sl, r4
 801675a:	db19      	blt.n	8016790 <_strtol_l.constprop.0+0xc0>
 801675c:	fb06 4603 	mla	r6, r6, r3, r4
 8016760:	f04f 0e01 	mov.w	lr, #1
 8016764:	f815 4b01 	ldrb.w	r4, [r5], #1
 8016768:	e7e8      	b.n	801673c <_strtol_l.constprop.0+0x6c>
 801676a:	2c2b      	cmp	r4, #43	; 0x2b
 801676c:	bf04      	itt	eq
 801676e:	782c      	ldrbeq	r4, [r5, #0]
 8016770:	1cb5      	addeq	r5, r6, #2
 8016772:	e7ca      	b.n	801670a <_strtol_l.constprop.0+0x3a>
 8016774:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 8016778:	f1bc 0f19 	cmp.w	ip, #25
 801677c:	d801      	bhi.n	8016782 <_strtol_l.constprop.0+0xb2>
 801677e:	3c37      	subs	r4, #55	; 0x37
 8016780:	e7e2      	b.n	8016748 <_strtol_l.constprop.0+0x78>
 8016782:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 8016786:	f1bc 0f19 	cmp.w	ip, #25
 801678a:	d804      	bhi.n	8016796 <_strtol_l.constprop.0+0xc6>
 801678c:	3c57      	subs	r4, #87	; 0x57
 801678e:	e7db      	b.n	8016748 <_strtol_l.constprop.0+0x78>
 8016790:	f04f 3eff 	mov.w	lr, #4294967295
 8016794:	e7e6      	b.n	8016764 <_strtol_l.constprop.0+0x94>
 8016796:	f1be 3fff 	cmp.w	lr, #4294967295
 801679a:	d105      	bne.n	80167a8 <_strtol_l.constprop.0+0xd8>
 801679c:	2322      	movs	r3, #34	; 0x22
 801679e:	6003      	str	r3, [r0, #0]
 80167a0:	4646      	mov	r6, r8
 80167a2:	b942      	cbnz	r2, 80167b6 <_strtol_l.constprop.0+0xe6>
 80167a4:	4630      	mov	r0, r6
 80167a6:	e79e      	b.n	80166e6 <_strtol_l.constprop.0+0x16>
 80167a8:	b107      	cbz	r7, 80167ac <_strtol_l.constprop.0+0xdc>
 80167aa:	4276      	negs	r6, r6
 80167ac:	2a00      	cmp	r2, #0
 80167ae:	d0f9      	beq.n	80167a4 <_strtol_l.constprop.0+0xd4>
 80167b0:	f1be 0f00 	cmp.w	lr, #0
 80167b4:	d000      	beq.n	80167b8 <_strtol_l.constprop.0+0xe8>
 80167b6:	1e69      	subs	r1, r5, #1
 80167b8:	6011      	str	r1, [r2, #0]
 80167ba:	e7f3      	b.n	80167a4 <_strtol_l.constprop.0+0xd4>
 80167bc:	2430      	movs	r4, #48	; 0x30
 80167be:	2b00      	cmp	r3, #0
 80167c0:	d1b1      	bne.n	8016726 <_strtol_l.constprop.0+0x56>
 80167c2:	2308      	movs	r3, #8
 80167c4:	e7af      	b.n	8016726 <_strtol_l.constprop.0+0x56>
 80167c6:	2c30      	cmp	r4, #48	; 0x30
 80167c8:	d0a5      	beq.n	8016716 <_strtol_l.constprop.0+0x46>
 80167ca:	230a      	movs	r3, #10
 80167cc:	e7ab      	b.n	8016726 <_strtol_l.constprop.0+0x56>
 80167ce:	bf00      	nop
 80167d0:	08017e31 	.word	0x08017e31

080167d4 <_strtol_r>:
 80167d4:	f7ff bf7c 	b.w	80166d0 <_strtol_l.constprop.0>

080167d8 <__ssputs_r>:
 80167d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80167dc:	688e      	ldr	r6, [r1, #8]
 80167de:	461f      	mov	r7, r3
 80167e0:	42be      	cmp	r6, r7
 80167e2:	680b      	ldr	r3, [r1, #0]
 80167e4:	4682      	mov	sl, r0
 80167e6:	460c      	mov	r4, r1
 80167e8:	4690      	mov	r8, r2
 80167ea:	d82c      	bhi.n	8016846 <__ssputs_r+0x6e>
 80167ec:	898a      	ldrh	r2, [r1, #12]
 80167ee:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80167f2:	d026      	beq.n	8016842 <__ssputs_r+0x6a>
 80167f4:	6965      	ldr	r5, [r4, #20]
 80167f6:	6909      	ldr	r1, [r1, #16]
 80167f8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80167fc:	eba3 0901 	sub.w	r9, r3, r1
 8016800:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8016804:	1c7b      	adds	r3, r7, #1
 8016806:	444b      	add	r3, r9
 8016808:	106d      	asrs	r5, r5, #1
 801680a:	429d      	cmp	r5, r3
 801680c:	bf38      	it	cc
 801680e:	461d      	movcc	r5, r3
 8016810:	0553      	lsls	r3, r2, #21
 8016812:	d527      	bpl.n	8016864 <__ssputs_r+0x8c>
 8016814:	4629      	mov	r1, r5
 8016816:	f7fc fd7d 	bl	8013314 <_malloc_r>
 801681a:	4606      	mov	r6, r0
 801681c:	b360      	cbz	r0, 8016878 <__ssputs_r+0xa0>
 801681e:	6921      	ldr	r1, [r4, #16]
 8016820:	464a      	mov	r2, r9
 8016822:	f7fd fe82 	bl	801452a <memcpy>
 8016826:	89a3      	ldrh	r3, [r4, #12]
 8016828:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 801682c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8016830:	81a3      	strh	r3, [r4, #12]
 8016832:	6126      	str	r6, [r4, #16]
 8016834:	6165      	str	r5, [r4, #20]
 8016836:	444e      	add	r6, r9
 8016838:	eba5 0509 	sub.w	r5, r5, r9
 801683c:	6026      	str	r6, [r4, #0]
 801683e:	60a5      	str	r5, [r4, #8]
 8016840:	463e      	mov	r6, r7
 8016842:	42be      	cmp	r6, r7
 8016844:	d900      	bls.n	8016848 <__ssputs_r+0x70>
 8016846:	463e      	mov	r6, r7
 8016848:	6820      	ldr	r0, [r4, #0]
 801684a:	4632      	mov	r2, r6
 801684c:	4641      	mov	r1, r8
 801684e:	f000 f9c9 	bl	8016be4 <memmove>
 8016852:	68a3      	ldr	r3, [r4, #8]
 8016854:	1b9b      	subs	r3, r3, r6
 8016856:	60a3      	str	r3, [r4, #8]
 8016858:	6823      	ldr	r3, [r4, #0]
 801685a:	4433      	add	r3, r6
 801685c:	6023      	str	r3, [r4, #0]
 801685e:	2000      	movs	r0, #0
 8016860:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016864:	462a      	mov	r2, r5
 8016866:	f000 fd90 	bl	801738a <_realloc_r>
 801686a:	4606      	mov	r6, r0
 801686c:	2800      	cmp	r0, #0
 801686e:	d1e0      	bne.n	8016832 <__ssputs_r+0x5a>
 8016870:	6921      	ldr	r1, [r4, #16]
 8016872:	4650      	mov	r0, sl
 8016874:	f7fe fc64 	bl	8015140 <_free_r>
 8016878:	230c      	movs	r3, #12
 801687a:	f8ca 3000 	str.w	r3, [sl]
 801687e:	89a3      	ldrh	r3, [r4, #12]
 8016880:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8016884:	81a3      	strh	r3, [r4, #12]
 8016886:	f04f 30ff 	mov.w	r0, #4294967295
 801688a:	e7e9      	b.n	8016860 <__ssputs_r+0x88>

0801688c <_svfiprintf_r>:
 801688c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016890:	4698      	mov	r8, r3
 8016892:	898b      	ldrh	r3, [r1, #12]
 8016894:	061b      	lsls	r3, r3, #24
 8016896:	b09d      	sub	sp, #116	; 0x74
 8016898:	4607      	mov	r7, r0
 801689a:	460d      	mov	r5, r1
 801689c:	4614      	mov	r4, r2
 801689e:	d50e      	bpl.n	80168be <_svfiprintf_r+0x32>
 80168a0:	690b      	ldr	r3, [r1, #16]
 80168a2:	b963      	cbnz	r3, 80168be <_svfiprintf_r+0x32>
 80168a4:	2140      	movs	r1, #64	; 0x40
 80168a6:	f7fc fd35 	bl	8013314 <_malloc_r>
 80168aa:	6028      	str	r0, [r5, #0]
 80168ac:	6128      	str	r0, [r5, #16]
 80168ae:	b920      	cbnz	r0, 80168ba <_svfiprintf_r+0x2e>
 80168b0:	230c      	movs	r3, #12
 80168b2:	603b      	str	r3, [r7, #0]
 80168b4:	f04f 30ff 	mov.w	r0, #4294967295
 80168b8:	e0d0      	b.n	8016a5c <_svfiprintf_r+0x1d0>
 80168ba:	2340      	movs	r3, #64	; 0x40
 80168bc:	616b      	str	r3, [r5, #20]
 80168be:	2300      	movs	r3, #0
 80168c0:	9309      	str	r3, [sp, #36]	; 0x24
 80168c2:	2320      	movs	r3, #32
 80168c4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80168c8:	f8cd 800c 	str.w	r8, [sp, #12]
 80168cc:	2330      	movs	r3, #48	; 0x30
 80168ce:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8016a74 <_svfiprintf_r+0x1e8>
 80168d2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80168d6:	f04f 0901 	mov.w	r9, #1
 80168da:	4623      	mov	r3, r4
 80168dc:	469a      	mov	sl, r3
 80168de:	f813 2b01 	ldrb.w	r2, [r3], #1
 80168e2:	b10a      	cbz	r2, 80168e8 <_svfiprintf_r+0x5c>
 80168e4:	2a25      	cmp	r2, #37	; 0x25
 80168e6:	d1f9      	bne.n	80168dc <_svfiprintf_r+0x50>
 80168e8:	ebba 0b04 	subs.w	fp, sl, r4
 80168ec:	d00b      	beq.n	8016906 <_svfiprintf_r+0x7a>
 80168ee:	465b      	mov	r3, fp
 80168f0:	4622      	mov	r2, r4
 80168f2:	4629      	mov	r1, r5
 80168f4:	4638      	mov	r0, r7
 80168f6:	f7ff ff6f 	bl	80167d8 <__ssputs_r>
 80168fa:	3001      	adds	r0, #1
 80168fc:	f000 80a9 	beq.w	8016a52 <_svfiprintf_r+0x1c6>
 8016900:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8016902:	445a      	add	r2, fp
 8016904:	9209      	str	r2, [sp, #36]	; 0x24
 8016906:	f89a 3000 	ldrb.w	r3, [sl]
 801690a:	2b00      	cmp	r3, #0
 801690c:	f000 80a1 	beq.w	8016a52 <_svfiprintf_r+0x1c6>
 8016910:	2300      	movs	r3, #0
 8016912:	f04f 32ff 	mov.w	r2, #4294967295
 8016916:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801691a:	f10a 0a01 	add.w	sl, sl, #1
 801691e:	9304      	str	r3, [sp, #16]
 8016920:	9307      	str	r3, [sp, #28]
 8016922:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8016926:	931a      	str	r3, [sp, #104]	; 0x68
 8016928:	4654      	mov	r4, sl
 801692a:	2205      	movs	r2, #5
 801692c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8016930:	4850      	ldr	r0, [pc, #320]	; (8016a74 <_svfiprintf_r+0x1e8>)
 8016932:	f7e9 fcd5 	bl	80002e0 <memchr>
 8016936:	9a04      	ldr	r2, [sp, #16]
 8016938:	b9d8      	cbnz	r0, 8016972 <_svfiprintf_r+0xe6>
 801693a:	06d0      	lsls	r0, r2, #27
 801693c:	bf44      	itt	mi
 801693e:	2320      	movmi	r3, #32
 8016940:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8016944:	0711      	lsls	r1, r2, #28
 8016946:	bf44      	itt	mi
 8016948:	232b      	movmi	r3, #43	; 0x2b
 801694a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801694e:	f89a 3000 	ldrb.w	r3, [sl]
 8016952:	2b2a      	cmp	r3, #42	; 0x2a
 8016954:	d015      	beq.n	8016982 <_svfiprintf_r+0xf6>
 8016956:	9a07      	ldr	r2, [sp, #28]
 8016958:	4654      	mov	r4, sl
 801695a:	2000      	movs	r0, #0
 801695c:	f04f 0c0a 	mov.w	ip, #10
 8016960:	4621      	mov	r1, r4
 8016962:	f811 3b01 	ldrb.w	r3, [r1], #1
 8016966:	3b30      	subs	r3, #48	; 0x30
 8016968:	2b09      	cmp	r3, #9
 801696a:	d94d      	bls.n	8016a08 <_svfiprintf_r+0x17c>
 801696c:	b1b0      	cbz	r0, 801699c <_svfiprintf_r+0x110>
 801696e:	9207      	str	r2, [sp, #28]
 8016970:	e014      	b.n	801699c <_svfiprintf_r+0x110>
 8016972:	eba0 0308 	sub.w	r3, r0, r8
 8016976:	fa09 f303 	lsl.w	r3, r9, r3
 801697a:	4313      	orrs	r3, r2
 801697c:	9304      	str	r3, [sp, #16]
 801697e:	46a2      	mov	sl, r4
 8016980:	e7d2      	b.n	8016928 <_svfiprintf_r+0x9c>
 8016982:	9b03      	ldr	r3, [sp, #12]
 8016984:	1d19      	adds	r1, r3, #4
 8016986:	681b      	ldr	r3, [r3, #0]
 8016988:	9103      	str	r1, [sp, #12]
 801698a:	2b00      	cmp	r3, #0
 801698c:	bfbb      	ittet	lt
 801698e:	425b      	neglt	r3, r3
 8016990:	f042 0202 	orrlt.w	r2, r2, #2
 8016994:	9307      	strge	r3, [sp, #28]
 8016996:	9307      	strlt	r3, [sp, #28]
 8016998:	bfb8      	it	lt
 801699a:	9204      	strlt	r2, [sp, #16]
 801699c:	7823      	ldrb	r3, [r4, #0]
 801699e:	2b2e      	cmp	r3, #46	; 0x2e
 80169a0:	d10c      	bne.n	80169bc <_svfiprintf_r+0x130>
 80169a2:	7863      	ldrb	r3, [r4, #1]
 80169a4:	2b2a      	cmp	r3, #42	; 0x2a
 80169a6:	d134      	bne.n	8016a12 <_svfiprintf_r+0x186>
 80169a8:	9b03      	ldr	r3, [sp, #12]
 80169aa:	1d1a      	adds	r2, r3, #4
 80169ac:	681b      	ldr	r3, [r3, #0]
 80169ae:	9203      	str	r2, [sp, #12]
 80169b0:	2b00      	cmp	r3, #0
 80169b2:	bfb8      	it	lt
 80169b4:	f04f 33ff 	movlt.w	r3, #4294967295
 80169b8:	3402      	adds	r4, #2
 80169ba:	9305      	str	r3, [sp, #20]
 80169bc:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8016a84 <_svfiprintf_r+0x1f8>
 80169c0:	7821      	ldrb	r1, [r4, #0]
 80169c2:	2203      	movs	r2, #3
 80169c4:	4650      	mov	r0, sl
 80169c6:	f7e9 fc8b 	bl	80002e0 <memchr>
 80169ca:	b138      	cbz	r0, 80169dc <_svfiprintf_r+0x150>
 80169cc:	9b04      	ldr	r3, [sp, #16]
 80169ce:	eba0 000a 	sub.w	r0, r0, sl
 80169d2:	2240      	movs	r2, #64	; 0x40
 80169d4:	4082      	lsls	r2, r0
 80169d6:	4313      	orrs	r3, r2
 80169d8:	3401      	adds	r4, #1
 80169da:	9304      	str	r3, [sp, #16]
 80169dc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80169e0:	4825      	ldr	r0, [pc, #148]	; (8016a78 <_svfiprintf_r+0x1ec>)
 80169e2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80169e6:	2206      	movs	r2, #6
 80169e8:	f7e9 fc7a 	bl	80002e0 <memchr>
 80169ec:	2800      	cmp	r0, #0
 80169ee:	d038      	beq.n	8016a62 <_svfiprintf_r+0x1d6>
 80169f0:	4b22      	ldr	r3, [pc, #136]	; (8016a7c <_svfiprintf_r+0x1f0>)
 80169f2:	bb1b      	cbnz	r3, 8016a3c <_svfiprintf_r+0x1b0>
 80169f4:	9b03      	ldr	r3, [sp, #12]
 80169f6:	3307      	adds	r3, #7
 80169f8:	f023 0307 	bic.w	r3, r3, #7
 80169fc:	3308      	adds	r3, #8
 80169fe:	9303      	str	r3, [sp, #12]
 8016a00:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8016a02:	4433      	add	r3, r6
 8016a04:	9309      	str	r3, [sp, #36]	; 0x24
 8016a06:	e768      	b.n	80168da <_svfiprintf_r+0x4e>
 8016a08:	fb0c 3202 	mla	r2, ip, r2, r3
 8016a0c:	460c      	mov	r4, r1
 8016a0e:	2001      	movs	r0, #1
 8016a10:	e7a6      	b.n	8016960 <_svfiprintf_r+0xd4>
 8016a12:	2300      	movs	r3, #0
 8016a14:	3401      	adds	r4, #1
 8016a16:	9305      	str	r3, [sp, #20]
 8016a18:	4619      	mov	r1, r3
 8016a1a:	f04f 0c0a 	mov.w	ip, #10
 8016a1e:	4620      	mov	r0, r4
 8016a20:	f810 2b01 	ldrb.w	r2, [r0], #1
 8016a24:	3a30      	subs	r2, #48	; 0x30
 8016a26:	2a09      	cmp	r2, #9
 8016a28:	d903      	bls.n	8016a32 <_svfiprintf_r+0x1a6>
 8016a2a:	2b00      	cmp	r3, #0
 8016a2c:	d0c6      	beq.n	80169bc <_svfiprintf_r+0x130>
 8016a2e:	9105      	str	r1, [sp, #20]
 8016a30:	e7c4      	b.n	80169bc <_svfiprintf_r+0x130>
 8016a32:	fb0c 2101 	mla	r1, ip, r1, r2
 8016a36:	4604      	mov	r4, r0
 8016a38:	2301      	movs	r3, #1
 8016a3a:	e7f0      	b.n	8016a1e <_svfiprintf_r+0x192>
 8016a3c:	ab03      	add	r3, sp, #12
 8016a3e:	9300      	str	r3, [sp, #0]
 8016a40:	462a      	mov	r2, r5
 8016a42:	4b0f      	ldr	r3, [pc, #60]	; (8016a80 <_svfiprintf_r+0x1f4>)
 8016a44:	a904      	add	r1, sp, #16
 8016a46:	4638      	mov	r0, r7
 8016a48:	f7fc fd82 	bl	8013550 <_printf_float>
 8016a4c:	1c42      	adds	r2, r0, #1
 8016a4e:	4606      	mov	r6, r0
 8016a50:	d1d6      	bne.n	8016a00 <_svfiprintf_r+0x174>
 8016a52:	89ab      	ldrh	r3, [r5, #12]
 8016a54:	065b      	lsls	r3, r3, #25
 8016a56:	f53f af2d 	bmi.w	80168b4 <_svfiprintf_r+0x28>
 8016a5a:	9809      	ldr	r0, [sp, #36]	; 0x24
 8016a5c:	b01d      	add	sp, #116	; 0x74
 8016a5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016a62:	ab03      	add	r3, sp, #12
 8016a64:	9300      	str	r3, [sp, #0]
 8016a66:	462a      	mov	r2, r5
 8016a68:	4b05      	ldr	r3, [pc, #20]	; (8016a80 <_svfiprintf_r+0x1f4>)
 8016a6a:	a904      	add	r1, sp, #16
 8016a6c:	4638      	mov	r0, r7
 8016a6e:	f7fc fff7 	bl	8013a60 <_printf_i>
 8016a72:	e7eb      	b.n	8016a4c <_svfiprintf_r+0x1c0>
 8016a74:	08017f31 	.word	0x08017f31
 8016a78:	08017f3b 	.word	0x08017f3b
 8016a7c:	08013551 	.word	0x08013551
 8016a80:	080167d9 	.word	0x080167d9
 8016a84:	08017f37 	.word	0x08017f37

08016a88 <__sflush_r>:
 8016a88:	898a      	ldrh	r2, [r1, #12]
 8016a8a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016a8e:	4605      	mov	r5, r0
 8016a90:	0710      	lsls	r0, r2, #28
 8016a92:	460c      	mov	r4, r1
 8016a94:	d458      	bmi.n	8016b48 <__sflush_r+0xc0>
 8016a96:	684b      	ldr	r3, [r1, #4]
 8016a98:	2b00      	cmp	r3, #0
 8016a9a:	dc05      	bgt.n	8016aa8 <__sflush_r+0x20>
 8016a9c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8016a9e:	2b00      	cmp	r3, #0
 8016aa0:	dc02      	bgt.n	8016aa8 <__sflush_r+0x20>
 8016aa2:	2000      	movs	r0, #0
 8016aa4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016aa8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8016aaa:	2e00      	cmp	r6, #0
 8016aac:	d0f9      	beq.n	8016aa2 <__sflush_r+0x1a>
 8016aae:	2300      	movs	r3, #0
 8016ab0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8016ab4:	682f      	ldr	r7, [r5, #0]
 8016ab6:	6a21      	ldr	r1, [r4, #32]
 8016ab8:	602b      	str	r3, [r5, #0]
 8016aba:	d032      	beq.n	8016b22 <__sflush_r+0x9a>
 8016abc:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8016abe:	89a3      	ldrh	r3, [r4, #12]
 8016ac0:	075a      	lsls	r2, r3, #29
 8016ac2:	d505      	bpl.n	8016ad0 <__sflush_r+0x48>
 8016ac4:	6863      	ldr	r3, [r4, #4]
 8016ac6:	1ac0      	subs	r0, r0, r3
 8016ac8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8016aca:	b10b      	cbz	r3, 8016ad0 <__sflush_r+0x48>
 8016acc:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8016ace:	1ac0      	subs	r0, r0, r3
 8016ad0:	2300      	movs	r3, #0
 8016ad2:	4602      	mov	r2, r0
 8016ad4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8016ad6:	6a21      	ldr	r1, [r4, #32]
 8016ad8:	4628      	mov	r0, r5
 8016ada:	47b0      	blx	r6
 8016adc:	1c43      	adds	r3, r0, #1
 8016ade:	89a3      	ldrh	r3, [r4, #12]
 8016ae0:	d106      	bne.n	8016af0 <__sflush_r+0x68>
 8016ae2:	6829      	ldr	r1, [r5, #0]
 8016ae4:	291d      	cmp	r1, #29
 8016ae6:	d82b      	bhi.n	8016b40 <__sflush_r+0xb8>
 8016ae8:	4a29      	ldr	r2, [pc, #164]	; (8016b90 <__sflush_r+0x108>)
 8016aea:	410a      	asrs	r2, r1
 8016aec:	07d6      	lsls	r6, r2, #31
 8016aee:	d427      	bmi.n	8016b40 <__sflush_r+0xb8>
 8016af0:	2200      	movs	r2, #0
 8016af2:	6062      	str	r2, [r4, #4]
 8016af4:	04d9      	lsls	r1, r3, #19
 8016af6:	6922      	ldr	r2, [r4, #16]
 8016af8:	6022      	str	r2, [r4, #0]
 8016afa:	d504      	bpl.n	8016b06 <__sflush_r+0x7e>
 8016afc:	1c42      	adds	r2, r0, #1
 8016afe:	d101      	bne.n	8016b04 <__sflush_r+0x7c>
 8016b00:	682b      	ldr	r3, [r5, #0]
 8016b02:	b903      	cbnz	r3, 8016b06 <__sflush_r+0x7e>
 8016b04:	6560      	str	r0, [r4, #84]	; 0x54
 8016b06:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8016b08:	602f      	str	r7, [r5, #0]
 8016b0a:	2900      	cmp	r1, #0
 8016b0c:	d0c9      	beq.n	8016aa2 <__sflush_r+0x1a>
 8016b0e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8016b12:	4299      	cmp	r1, r3
 8016b14:	d002      	beq.n	8016b1c <__sflush_r+0x94>
 8016b16:	4628      	mov	r0, r5
 8016b18:	f7fe fb12 	bl	8015140 <_free_r>
 8016b1c:	2000      	movs	r0, #0
 8016b1e:	6360      	str	r0, [r4, #52]	; 0x34
 8016b20:	e7c0      	b.n	8016aa4 <__sflush_r+0x1c>
 8016b22:	2301      	movs	r3, #1
 8016b24:	4628      	mov	r0, r5
 8016b26:	47b0      	blx	r6
 8016b28:	1c41      	adds	r1, r0, #1
 8016b2a:	d1c8      	bne.n	8016abe <__sflush_r+0x36>
 8016b2c:	682b      	ldr	r3, [r5, #0]
 8016b2e:	2b00      	cmp	r3, #0
 8016b30:	d0c5      	beq.n	8016abe <__sflush_r+0x36>
 8016b32:	2b1d      	cmp	r3, #29
 8016b34:	d001      	beq.n	8016b3a <__sflush_r+0xb2>
 8016b36:	2b16      	cmp	r3, #22
 8016b38:	d101      	bne.n	8016b3e <__sflush_r+0xb6>
 8016b3a:	602f      	str	r7, [r5, #0]
 8016b3c:	e7b1      	b.n	8016aa2 <__sflush_r+0x1a>
 8016b3e:	89a3      	ldrh	r3, [r4, #12]
 8016b40:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8016b44:	81a3      	strh	r3, [r4, #12]
 8016b46:	e7ad      	b.n	8016aa4 <__sflush_r+0x1c>
 8016b48:	690f      	ldr	r7, [r1, #16]
 8016b4a:	2f00      	cmp	r7, #0
 8016b4c:	d0a9      	beq.n	8016aa2 <__sflush_r+0x1a>
 8016b4e:	0793      	lsls	r3, r2, #30
 8016b50:	680e      	ldr	r6, [r1, #0]
 8016b52:	bf08      	it	eq
 8016b54:	694b      	ldreq	r3, [r1, #20]
 8016b56:	600f      	str	r7, [r1, #0]
 8016b58:	bf18      	it	ne
 8016b5a:	2300      	movne	r3, #0
 8016b5c:	eba6 0807 	sub.w	r8, r6, r7
 8016b60:	608b      	str	r3, [r1, #8]
 8016b62:	f1b8 0f00 	cmp.w	r8, #0
 8016b66:	dd9c      	ble.n	8016aa2 <__sflush_r+0x1a>
 8016b68:	6a21      	ldr	r1, [r4, #32]
 8016b6a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8016b6c:	4643      	mov	r3, r8
 8016b6e:	463a      	mov	r2, r7
 8016b70:	4628      	mov	r0, r5
 8016b72:	47b0      	blx	r6
 8016b74:	2800      	cmp	r0, #0
 8016b76:	dc06      	bgt.n	8016b86 <__sflush_r+0xfe>
 8016b78:	89a3      	ldrh	r3, [r4, #12]
 8016b7a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8016b7e:	81a3      	strh	r3, [r4, #12]
 8016b80:	f04f 30ff 	mov.w	r0, #4294967295
 8016b84:	e78e      	b.n	8016aa4 <__sflush_r+0x1c>
 8016b86:	4407      	add	r7, r0
 8016b88:	eba8 0800 	sub.w	r8, r8, r0
 8016b8c:	e7e9      	b.n	8016b62 <__sflush_r+0xda>
 8016b8e:	bf00      	nop
 8016b90:	dfbffffe 	.word	0xdfbffffe

08016b94 <_fflush_r>:
 8016b94:	b538      	push	{r3, r4, r5, lr}
 8016b96:	690b      	ldr	r3, [r1, #16]
 8016b98:	4605      	mov	r5, r0
 8016b9a:	460c      	mov	r4, r1
 8016b9c:	b913      	cbnz	r3, 8016ba4 <_fflush_r+0x10>
 8016b9e:	2500      	movs	r5, #0
 8016ba0:	4628      	mov	r0, r5
 8016ba2:	bd38      	pop	{r3, r4, r5, pc}
 8016ba4:	b118      	cbz	r0, 8016bae <_fflush_r+0x1a>
 8016ba6:	6a03      	ldr	r3, [r0, #32]
 8016ba8:	b90b      	cbnz	r3, 8016bae <_fflush_r+0x1a>
 8016baa:	f7fd fb0b 	bl	80141c4 <__sinit>
 8016bae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8016bb2:	2b00      	cmp	r3, #0
 8016bb4:	d0f3      	beq.n	8016b9e <_fflush_r+0xa>
 8016bb6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8016bb8:	07d0      	lsls	r0, r2, #31
 8016bba:	d404      	bmi.n	8016bc6 <_fflush_r+0x32>
 8016bbc:	0599      	lsls	r1, r3, #22
 8016bbe:	d402      	bmi.n	8016bc6 <_fflush_r+0x32>
 8016bc0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8016bc2:	f7fd fcb0 	bl	8014526 <__retarget_lock_acquire_recursive>
 8016bc6:	4628      	mov	r0, r5
 8016bc8:	4621      	mov	r1, r4
 8016bca:	f7ff ff5d 	bl	8016a88 <__sflush_r>
 8016bce:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8016bd0:	07da      	lsls	r2, r3, #31
 8016bd2:	4605      	mov	r5, r0
 8016bd4:	d4e4      	bmi.n	8016ba0 <_fflush_r+0xc>
 8016bd6:	89a3      	ldrh	r3, [r4, #12]
 8016bd8:	059b      	lsls	r3, r3, #22
 8016bda:	d4e1      	bmi.n	8016ba0 <_fflush_r+0xc>
 8016bdc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8016bde:	f7fd fca3 	bl	8014528 <__retarget_lock_release_recursive>
 8016be2:	e7dd      	b.n	8016ba0 <_fflush_r+0xc>

08016be4 <memmove>:
 8016be4:	4288      	cmp	r0, r1
 8016be6:	b510      	push	{r4, lr}
 8016be8:	eb01 0402 	add.w	r4, r1, r2
 8016bec:	d902      	bls.n	8016bf4 <memmove+0x10>
 8016bee:	4284      	cmp	r4, r0
 8016bf0:	4623      	mov	r3, r4
 8016bf2:	d807      	bhi.n	8016c04 <memmove+0x20>
 8016bf4:	1e43      	subs	r3, r0, #1
 8016bf6:	42a1      	cmp	r1, r4
 8016bf8:	d008      	beq.n	8016c0c <memmove+0x28>
 8016bfa:	f811 2b01 	ldrb.w	r2, [r1], #1
 8016bfe:	f803 2f01 	strb.w	r2, [r3, #1]!
 8016c02:	e7f8      	b.n	8016bf6 <memmove+0x12>
 8016c04:	4402      	add	r2, r0
 8016c06:	4601      	mov	r1, r0
 8016c08:	428a      	cmp	r2, r1
 8016c0a:	d100      	bne.n	8016c0e <memmove+0x2a>
 8016c0c:	bd10      	pop	{r4, pc}
 8016c0e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8016c12:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8016c16:	e7f7      	b.n	8016c08 <memmove+0x24>

08016c18 <strncmp>:
 8016c18:	b510      	push	{r4, lr}
 8016c1a:	b16a      	cbz	r2, 8016c38 <strncmp+0x20>
 8016c1c:	3901      	subs	r1, #1
 8016c1e:	1884      	adds	r4, r0, r2
 8016c20:	f810 2b01 	ldrb.w	r2, [r0], #1
 8016c24:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8016c28:	429a      	cmp	r2, r3
 8016c2a:	d103      	bne.n	8016c34 <strncmp+0x1c>
 8016c2c:	42a0      	cmp	r0, r4
 8016c2e:	d001      	beq.n	8016c34 <strncmp+0x1c>
 8016c30:	2a00      	cmp	r2, #0
 8016c32:	d1f5      	bne.n	8016c20 <strncmp+0x8>
 8016c34:	1ad0      	subs	r0, r2, r3
 8016c36:	bd10      	pop	{r4, pc}
 8016c38:	4610      	mov	r0, r2
 8016c3a:	e7fc      	b.n	8016c36 <strncmp+0x1e>
 8016c3c:	0000      	movs	r0, r0
	...

08016c40 <nan>:
 8016c40:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8016c48 <nan+0x8>
 8016c44:	4770      	bx	lr
 8016c46:	bf00      	nop
 8016c48:	00000000 	.word	0x00000000
 8016c4c:	7ff80000 	.word	0x7ff80000

08016c50 <__assert_func>:
 8016c50:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8016c52:	4614      	mov	r4, r2
 8016c54:	461a      	mov	r2, r3
 8016c56:	4b09      	ldr	r3, [pc, #36]	; (8016c7c <__assert_func+0x2c>)
 8016c58:	681b      	ldr	r3, [r3, #0]
 8016c5a:	4605      	mov	r5, r0
 8016c5c:	68d8      	ldr	r0, [r3, #12]
 8016c5e:	b14c      	cbz	r4, 8016c74 <__assert_func+0x24>
 8016c60:	4b07      	ldr	r3, [pc, #28]	; (8016c80 <__assert_func+0x30>)
 8016c62:	9100      	str	r1, [sp, #0]
 8016c64:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8016c68:	4906      	ldr	r1, [pc, #24]	; (8016c84 <__assert_func+0x34>)
 8016c6a:	462b      	mov	r3, r5
 8016c6c:	f000 fbca 	bl	8017404 <fiprintf>
 8016c70:	f000 fbda 	bl	8017428 <abort>
 8016c74:	4b04      	ldr	r3, [pc, #16]	; (8016c88 <__assert_func+0x38>)
 8016c76:	461c      	mov	r4, r3
 8016c78:	e7f3      	b.n	8016c62 <__assert_func+0x12>
 8016c7a:	bf00      	nop
 8016c7c:	2400006c 	.word	0x2400006c
 8016c80:	08017f4a 	.word	0x08017f4a
 8016c84:	08017f57 	.word	0x08017f57
 8016c88:	08017f85 	.word	0x08017f85

08016c8c <_calloc_r>:
 8016c8c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8016c8e:	fba1 2402 	umull	r2, r4, r1, r2
 8016c92:	b94c      	cbnz	r4, 8016ca8 <_calloc_r+0x1c>
 8016c94:	4611      	mov	r1, r2
 8016c96:	9201      	str	r2, [sp, #4]
 8016c98:	f7fc fb3c 	bl	8013314 <_malloc_r>
 8016c9c:	9a01      	ldr	r2, [sp, #4]
 8016c9e:	4605      	mov	r5, r0
 8016ca0:	b930      	cbnz	r0, 8016cb0 <_calloc_r+0x24>
 8016ca2:	4628      	mov	r0, r5
 8016ca4:	b003      	add	sp, #12
 8016ca6:	bd30      	pop	{r4, r5, pc}
 8016ca8:	220c      	movs	r2, #12
 8016caa:	6002      	str	r2, [r0, #0]
 8016cac:	2500      	movs	r5, #0
 8016cae:	e7f8      	b.n	8016ca2 <_calloc_r+0x16>
 8016cb0:	4621      	mov	r1, r4
 8016cb2:	f7fd fb54 	bl	801435e <memset>
 8016cb6:	e7f4      	b.n	8016ca2 <_calloc_r+0x16>

08016cb8 <rshift>:
 8016cb8:	6903      	ldr	r3, [r0, #16]
 8016cba:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8016cbe:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8016cc2:	ea4f 1261 	mov.w	r2, r1, asr #5
 8016cc6:	f100 0414 	add.w	r4, r0, #20
 8016cca:	dd45      	ble.n	8016d58 <rshift+0xa0>
 8016ccc:	f011 011f 	ands.w	r1, r1, #31
 8016cd0:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8016cd4:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8016cd8:	d10c      	bne.n	8016cf4 <rshift+0x3c>
 8016cda:	f100 0710 	add.w	r7, r0, #16
 8016cde:	4629      	mov	r1, r5
 8016ce0:	42b1      	cmp	r1, r6
 8016ce2:	d334      	bcc.n	8016d4e <rshift+0x96>
 8016ce4:	1a9b      	subs	r3, r3, r2
 8016ce6:	009b      	lsls	r3, r3, #2
 8016ce8:	1eea      	subs	r2, r5, #3
 8016cea:	4296      	cmp	r6, r2
 8016cec:	bf38      	it	cc
 8016cee:	2300      	movcc	r3, #0
 8016cf0:	4423      	add	r3, r4
 8016cf2:	e015      	b.n	8016d20 <rshift+0x68>
 8016cf4:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8016cf8:	f1c1 0820 	rsb	r8, r1, #32
 8016cfc:	40cf      	lsrs	r7, r1
 8016cfe:	f105 0e04 	add.w	lr, r5, #4
 8016d02:	46a1      	mov	r9, r4
 8016d04:	4576      	cmp	r6, lr
 8016d06:	46f4      	mov	ip, lr
 8016d08:	d815      	bhi.n	8016d36 <rshift+0x7e>
 8016d0a:	1a9a      	subs	r2, r3, r2
 8016d0c:	0092      	lsls	r2, r2, #2
 8016d0e:	3a04      	subs	r2, #4
 8016d10:	3501      	adds	r5, #1
 8016d12:	42ae      	cmp	r6, r5
 8016d14:	bf38      	it	cc
 8016d16:	2200      	movcc	r2, #0
 8016d18:	18a3      	adds	r3, r4, r2
 8016d1a:	50a7      	str	r7, [r4, r2]
 8016d1c:	b107      	cbz	r7, 8016d20 <rshift+0x68>
 8016d1e:	3304      	adds	r3, #4
 8016d20:	1b1a      	subs	r2, r3, r4
 8016d22:	42a3      	cmp	r3, r4
 8016d24:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8016d28:	bf08      	it	eq
 8016d2a:	2300      	moveq	r3, #0
 8016d2c:	6102      	str	r2, [r0, #16]
 8016d2e:	bf08      	it	eq
 8016d30:	6143      	streq	r3, [r0, #20]
 8016d32:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8016d36:	f8dc c000 	ldr.w	ip, [ip]
 8016d3a:	fa0c fc08 	lsl.w	ip, ip, r8
 8016d3e:	ea4c 0707 	orr.w	r7, ip, r7
 8016d42:	f849 7b04 	str.w	r7, [r9], #4
 8016d46:	f85e 7b04 	ldr.w	r7, [lr], #4
 8016d4a:	40cf      	lsrs	r7, r1
 8016d4c:	e7da      	b.n	8016d04 <rshift+0x4c>
 8016d4e:	f851 cb04 	ldr.w	ip, [r1], #4
 8016d52:	f847 cf04 	str.w	ip, [r7, #4]!
 8016d56:	e7c3      	b.n	8016ce0 <rshift+0x28>
 8016d58:	4623      	mov	r3, r4
 8016d5a:	e7e1      	b.n	8016d20 <rshift+0x68>

08016d5c <__hexdig_fun>:
 8016d5c:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8016d60:	2b09      	cmp	r3, #9
 8016d62:	d802      	bhi.n	8016d6a <__hexdig_fun+0xe>
 8016d64:	3820      	subs	r0, #32
 8016d66:	b2c0      	uxtb	r0, r0
 8016d68:	4770      	bx	lr
 8016d6a:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8016d6e:	2b05      	cmp	r3, #5
 8016d70:	d801      	bhi.n	8016d76 <__hexdig_fun+0x1a>
 8016d72:	3847      	subs	r0, #71	; 0x47
 8016d74:	e7f7      	b.n	8016d66 <__hexdig_fun+0xa>
 8016d76:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8016d7a:	2b05      	cmp	r3, #5
 8016d7c:	d801      	bhi.n	8016d82 <__hexdig_fun+0x26>
 8016d7e:	3827      	subs	r0, #39	; 0x27
 8016d80:	e7f1      	b.n	8016d66 <__hexdig_fun+0xa>
 8016d82:	2000      	movs	r0, #0
 8016d84:	4770      	bx	lr
	...

08016d88 <__gethex>:
 8016d88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016d8c:	4617      	mov	r7, r2
 8016d8e:	680a      	ldr	r2, [r1, #0]
 8016d90:	b085      	sub	sp, #20
 8016d92:	f102 0b02 	add.w	fp, r2, #2
 8016d96:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8016d9a:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8016d9e:	4681      	mov	r9, r0
 8016da0:	468a      	mov	sl, r1
 8016da2:	9302      	str	r3, [sp, #8]
 8016da4:	32fe      	adds	r2, #254	; 0xfe
 8016da6:	eb02 030b 	add.w	r3, r2, fp
 8016daa:	46d8      	mov	r8, fp
 8016dac:	f81b 0b01 	ldrb.w	r0, [fp], #1
 8016db0:	9301      	str	r3, [sp, #4]
 8016db2:	2830      	cmp	r0, #48	; 0x30
 8016db4:	d0f7      	beq.n	8016da6 <__gethex+0x1e>
 8016db6:	f7ff ffd1 	bl	8016d5c <__hexdig_fun>
 8016dba:	4604      	mov	r4, r0
 8016dbc:	2800      	cmp	r0, #0
 8016dbe:	d138      	bne.n	8016e32 <__gethex+0xaa>
 8016dc0:	49a7      	ldr	r1, [pc, #668]	; (8017060 <__gethex+0x2d8>)
 8016dc2:	2201      	movs	r2, #1
 8016dc4:	4640      	mov	r0, r8
 8016dc6:	f7ff ff27 	bl	8016c18 <strncmp>
 8016dca:	4606      	mov	r6, r0
 8016dcc:	2800      	cmp	r0, #0
 8016dce:	d169      	bne.n	8016ea4 <__gethex+0x11c>
 8016dd0:	f898 0001 	ldrb.w	r0, [r8, #1]
 8016dd4:	465d      	mov	r5, fp
 8016dd6:	f7ff ffc1 	bl	8016d5c <__hexdig_fun>
 8016dda:	2800      	cmp	r0, #0
 8016ddc:	d064      	beq.n	8016ea8 <__gethex+0x120>
 8016dde:	465a      	mov	r2, fp
 8016de0:	7810      	ldrb	r0, [r2, #0]
 8016de2:	2830      	cmp	r0, #48	; 0x30
 8016de4:	4690      	mov	r8, r2
 8016de6:	f102 0201 	add.w	r2, r2, #1
 8016dea:	d0f9      	beq.n	8016de0 <__gethex+0x58>
 8016dec:	f7ff ffb6 	bl	8016d5c <__hexdig_fun>
 8016df0:	2301      	movs	r3, #1
 8016df2:	fab0 f480 	clz	r4, r0
 8016df6:	0964      	lsrs	r4, r4, #5
 8016df8:	465e      	mov	r6, fp
 8016dfa:	9301      	str	r3, [sp, #4]
 8016dfc:	4642      	mov	r2, r8
 8016dfe:	4615      	mov	r5, r2
 8016e00:	3201      	adds	r2, #1
 8016e02:	7828      	ldrb	r0, [r5, #0]
 8016e04:	f7ff ffaa 	bl	8016d5c <__hexdig_fun>
 8016e08:	2800      	cmp	r0, #0
 8016e0a:	d1f8      	bne.n	8016dfe <__gethex+0x76>
 8016e0c:	4994      	ldr	r1, [pc, #592]	; (8017060 <__gethex+0x2d8>)
 8016e0e:	2201      	movs	r2, #1
 8016e10:	4628      	mov	r0, r5
 8016e12:	f7ff ff01 	bl	8016c18 <strncmp>
 8016e16:	b978      	cbnz	r0, 8016e38 <__gethex+0xb0>
 8016e18:	b946      	cbnz	r6, 8016e2c <__gethex+0xa4>
 8016e1a:	1c6e      	adds	r6, r5, #1
 8016e1c:	4632      	mov	r2, r6
 8016e1e:	4615      	mov	r5, r2
 8016e20:	3201      	adds	r2, #1
 8016e22:	7828      	ldrb	r0, [r5, #0]
 8016e24:	f7ff ff9a 	bl	8016d5c <__hexdig_fun>
 8016e28:	2800      	cmp	r0, #0
 8016e2a:	d1f8      	bne.n	8016e1e <__gethex+0x96>
 8016e2c:	1b73      	subs	r3, r6, r5
 8016e2e:	009e      	lsls	r6, r3, #2
 8016e30:	e004      	b.n	8016e3c <__gethex+0xb4>
 8016e32:	2400      	movs	r4, #0
 8016e34:	4626      	mov	r6, r4
 8016e36:	e7e1      	b.n	8016dfc <__gethex+0x74>
 8016e38:	2e00      	cmp	r6, #0
 8016e3a:	d1f7      	bne.n	8016e2c <__gethex+0xa4>
 8016e3c:	782b      	ldrb	r3, [r5, #0]
 8016e3e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8016e42:	2b50      	cmp	r3, #80	; 0x50
 8016e44:	d13d      	bne.n	8016ec2 <__gethex+0x13a>
 8016e46:	786b      	ldrb	r3, [r5, #1]
 8016e48:	2b2b      	cmp	r3, #43	; 0x2b
 8016e4a:	d02f      	beq.n	8016eac <__gethex+0x124>
 8016e4c:	2b2d      	cmp	r3, #45	; 0x2d
 8016e4e:	d031      	beq.n	8016eb4 <__gethex+0x12c>
 8016e50:	1c69      	adds	r1, r5, #1
 8016e52:	f04f 0b00 	mov.w	fp, #0
 8016e56:	7808      	ldrb	r0, [r1, #0]
 8016e58:	f7ff ff80 	bl	8016d5c <__hexdig_fun>
 8016e5c:	1e42      	subs	r2, r0, #1
 8016e5e:	b2d2      	uxtb	r2, r2
 8016e60:	2a18      	cmp	r2, #24
 8016e62:	d82e      	bhi.n	8016ec2 <__gethex+0x13a>
 8016e64:	f1a0 0210 	sub.w	r2, r0, #16
 8016e68:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8016e6c:	f7ff ff76 	bl	8016d5c <__hexdig_fun>
 8016e70:	f100 3cff 	add.w	ip, r0, #4294967295
 8016e74:	fa5f fc8c 	uxtb.w	ip, ip
 8016e78:	f1bc 0f18 	cmp.w	ip, #24
 8016e7c:	d91d      	bls.n	8016eba <__gethex+0x132>
 8016e7e:	f1bb 0f00 	cmp.w	fp, #0
 8016e82:	d000      	beq.n	8016e86 <__gethex+0xfe>
 8016e84:	4252      	negs	r2, r2
 8016e86:	4416      	add	r6, r2
 8016e88:	f8ca 1000 	str.w	r1, [sl]
 8016e8c:	b1dc      	cbz	r4, 8016ec6 <__gethex+0x13e>
 8016e8e:	9b01      	ldr	r3, [sp, #4]
 8016e90:	2b00      	cmp	r3, #0
 8016e92:	bf14      	ite	ne
 8016e94:	f04f 0800 	movne.w	r8, #0
 8016e98:	f04f 0806 	moveq.w	r8, #6
 8016e9c:	4640      	mov	r0, r8
 8016e9e:	b005      	add	sp, #20
 8016ea0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016ea4:	4645      	mov	r5, r8
 8016ea6:	4626      	mov	r6, r4
 8016ea8:	2401      	movs	r4, #1
 8016eaa:	e7c7      	b.n	8016e3c <__gethex+0xb4>
 8016eac:	f04f 0b00 	mov.w	fp, #0
 8016eb0:	1ca9      	adds	r1, r5, #2
 8016eb2:	e7d0      	b.n	8016e56 <__gethex+0xce>
 8016eb4:	f04f 0b01 	mov.w	fp, #1
 8016eb8:	e7fa      	b.n	8016eb0 <__gethex+0x128>
 8016eba:	230a      	movs	r3, #10
 8016ebc:	fb03 0002 	mla	r0, r3, r2, r0
 8016ec0:	e7d0      	b.n	8016e64 <__gethex+0xdc>
 8016ec2:	4629      	mov	r1, r5
 8016ec4:	e7e0      	b.n	8016e88 <__gethex+0x100>
 8016ec6:	eba5 0308 	sub.w	r3, r5, r8
 8016eca:	3b01      	subs	r3, #1
 8016ecc:	4621      	mov	r1, r4
 8016ece:	2b07      	cmp	r3, #7
 8016ed0:	dc0a      	bgt.n	8016ee8 <__gethex+0x160>
 8016ed2:	4648      	mov	r0, r9
 8016ed4:	f7fe f980 	bl	80151d8 <_Balloc>
 8016ed8:	4604      	mov	r4, r0
 8016eda:	b940      	cbnz	r0, 8016eee <__gethex+0x166>
 8016edc:	4b61      	ldr	r3, [pc, #388]	; (8017064 <__gethex+0x2dc>)
 8016ede:	4602      	mov	r2, r0
 8016ee0:	21e4      	movs	r1, #228	; 0xe4
 8016ee2:	4861      	ldr	r0, [pc, #388]	; (8017068 <__gethex+0x2e0>)
 8016ee4:	f7ff feb4 	bl	8016c50 <__assert_func>
 8016ee8:	3101      	adds	r1, #1
 8016eea:	105b      	asrs	r3, r3, #1
 8016eec:	e7ef      	b.n	8016ece <__gethex+0x146>
 8016eee:	f100 0a14 	add.w	sl, r0, #20
 8016ef2:	2300      	movs	r3, #0
 8016ef4:	495a      	ldr	r1, [pc, #360]	; (8017060 <__gethex+0x2d8>)
 8016ef6:	f8cd a004 	str.w	sl, [sp, #4]
 8016efa:	469b      	mov	fp, r3
 8016efc:	45a8      	cmp	r8, r5
 8016efe:	d342      	bcc.n	8016f86 <__gethex+0x1fe>
 8016f00:	9801      	ldr	r0, [sp, #4]
 8016f02:	f840 bb04 	str.w	fp, [r0], #4
 8016f06:	eba0 000a 	sub.w	r0, r0, sl
 8016f0a:	1080      	asrs	r0, r0, #2
 8016f0c:	6120      	str	r0, [r4, #16]
 8016f0e:	ea4f 1840 	mov.w	r8, r0, lsl #5
 8016f12:	4658      	mov	r0, fp
 8016f14:	f7fe fa52 	bl	80153bc <__hi0bits>
 8016f18:	683d      	ldr	r5, [r7, #0]
 8016f1a:	eba8 0000 	sub.w	r0, r8, r0
 8016f1e:	42a8      	cmp	r0, r5
 8016f20:	dd59      	ble.n	8016fd6 <__gethex+0x24e>
 8016f22:	eba0 0805 	sub.w	r8, r0, r5
 8016f26:	4641      	mov	r1, r8
 8016f28:	4620      	mov	r0, r4
 8016f2a:	f7fe fdde 	bl	8015aea <__any_on>
 8016f2e:	4683      	mov	fp, r0
 8016f30:	b1b8      	cbz	r0, 8016f62 <__gethex+0x1da>
 8016f32:	f108 33ff 	add.w	r3, r8, #4294967295
 8016f36:	1159      	asrs	r1, r3, #5
 8016f38:	f003 021f 	and.w	r2, r3, #31
 8016f3c:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8016f40:	f04f 0b01 	mov.w	fp, #1
 8016f44:	fa0b f202 	lsl.w	r2, fp, r2
 8016f48:	420a      	tst	r2, r1
 8016f4a:	d00a      	beq.n	8016f62 <__gethex+0x1da>
 8016f4c:	455b      	cmp	r3, fp
 8016f4e:	dd06      	ble.n	8016f5e <__gethex+0x1d6>
 8016f50:	f1a8 0102 	sub.w	r1, r8, #2
 8016f54:	4620      	mov	r0, r4
 8016f56:	f7fe fdc8 	bl	8015aea <__any_on>
 8016f5a:	2800      	cmp	r0, #0
 8016f5c:	d138      	bne.n	8016fd0 <__gethex+0x248>
 8016f5e:	f04f 0b02 	mov.w	fp, #2
 8016f62:	4641      	mov	r1, r8
 8016f64:	4620      	mov	r0, r4
 8016f66:	f7ff fea7 	bl	8016cb8 <rshift>
 8016f6a:	4446      	add	r6, r8
 8016f6c:	68bb      	ldr	r3, [r7, #8]
 8016f6e:	42b3      	cmp	r3, r6
 8016f70:	da41      	bge.n	8016ff6 <__gethex+0x26e>
 8016f72:	4621      	mov	r1, r4
 8016f74:	4648      	mov	r0, r9
 8016f76:	f7fe f96f 	bl	8015258 <_Bfree>
 8016f7a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8016f7c:	2300      	movs	r3, #0
 8016f7e:	6013      	str	r3, [r2, #0]
 8016f80:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 8016f84:	e78a      	b.n	8016e9c <__gethex+0x114>
 8016f86:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 8016f8a:	2a2e      	cmp	r2, #46	; 0x2e
 8016f8c:	d014      	beq.n	8016fb8 <__gethex+0x230>
 8016f8e:	2b20      	cmp	r3, #32
 8016f90:	d106      	bne.n	8016fa0 <__gethex+0x218>
 8016f92:	9b01      	ldr	r3, [sp, #4]
 8016f94:	f843 bb04 	str.w	fp, [r3], #4
 8016f98:	f04f 0b00 	mov.w	fp, #0
 8016f9c:	9301      	str	r3, [sp, #4]
 8016f9e:	465b      	mov	r3, fp
 8016fa0:	7828      	ldrb	r0, [r5, #0]
 8016fa2:	9303      	str	r3, [sp, #12]
 8016fa4:	f7ff feda 	bl	8016d5c <__hexdig_fun>
 8016fa8:	9b03      	ldr	r3, [sp, #12]
 8016faa:	f000 000f 	and.w	r0, r0, #15
 8016fae:	4098      	lsls	r0, r3
 8016fb0:	ea4b 0b00 	orr.w	fp, fp, r0
 8016fb4:	3304      	adds	r3, #4
 8016fb6:	e7a1      	b.n	8016efc <__gethex+0x174>
 8016fb8:	45a8      	cmp	r8, r5
 8016fba:	d8e8      	bhi.n	8016f8e <__gethex+0x206>
 8016fbc:	2201      	movs	r2, #1
 8016fbe:	4628      	mov	r0, r5
 8016fc0:	9303      	str	r3, [sp, #12]
 8016fc2:	f7ff fe29 	bl	8016c18 <strncmp>
 8016fc6:	4926      	ldr	r1, [pc, #152]	; (8017060 <__gethex+0x2d8>)
 8016fc8:	9b03      	ldr	r3, [sp, #12]
 8016fca:	2800      	cmp	r0, #0
 8016fcc:	d1df      	bne.n	8016f8e <__gethex+0x206>
 8016fce:	e795      	b.n	8016efc <__gethex+0x174>
 8016fd0:	f04f 0b03 	mov.w	fp, #3
 8016fd4:	e7c5      	b.n	8016f62 <__gethex+0x1da>
 8016fd6:	da0b      	bge.n	8016ff0 <__gethex+0x268>
 8016fd8:	eba5 0800 	sub.w	r8, r5, r0
 8016fdc:	4621      	mov	r1, r4
 8016fde:	4642      	mov	r2, r8
 8016fe0:	4648      	mov	r0, r9
 8016fe2:	f7fe fb53 	bl	801568c <__lshift>
 8016fe6:	eba6 0608 	sub.w	r6, r6, r8
 8016fea:	4604      	mov	r4, r0
 8016fec:	f100 0a14 	add.w	sl, r0, #20
 8016ff0:	f04f 0b00 	mov.w	fp, #0
 8016ff4:	e7ba      	b.n	8016f6c <__gethex+0x1e4>
 8016ff6:	687b      	ldr	r3, [r7, #4]
 8016ff8:	42b3      	cmp	r3, r6
 8016ffa:	dd73      	ble.n	80170e4 <__gethex+0x35c>
 8016ffc:	1b9e      	subs	r6, r3, r6
 8016ffe:	42b5      	cmp	r5, r6
 8017000:	dc34      	bgt.n	801706c <__gethex+0x2e4>
 8017002:	68fb      	ldr	r3, [r7, #12]
 8017004:	2b02      	cmp	r3, #2
 8017006:	d023      	beq.n	8017050 <__gethex+0x2c8>
 8017008:	2b03      	cmp	r3, #3
 801700a:	d025      	beq.n	8017058 <__gethex+0x2d0>
 801700c:	2b01      	cmp	r3, #1
 801700e:	d115      	bne.n	801703c <__gethex+0x2b4>
 8017010:	42b5      	cmp	r5, r6
 8017012:	d113      	bne.n	801703c <__gethex+0x2b4>
 8017014:	2d01      	cmp	r5, #1
 8017016:	d10b      	bne.n	8017030 <__gethex+0x2a8>
 8017018:	9a02      	ldr	r2, [sp, #8]
 801701a:	687b      	ldr	r3, [r7, #4]
 801701c:	6013      	str	r3, [r2, #0]
 801701e:	2301      	movs	r3, #1
 8017020:	6123      	str	r3, [r4, #16]
 8017022:	f8ca 3000 	str.w	r3, [sl]
 8017026:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8017028:	f04f 0862 	mov.w	r8, #98	; 0x62
 801702c:	601c      	str	r4, [r3, #0]
 801702e:	e735      	b.n	8016e9c <__gethex+0x114>
 8017030:	1e69      	subs	r1, r5, #1
 8017032:	4620      	mov	r0, r4
 8017034:	f7fe fd59 	bl	8015aea <__any_on>
 8017038:	2800      	cmp	r0, #0
 801703a:	d1ed      	bne.n	8017018 <__gethex+0x290>
 801703c:	4621      	mov	r1, r4
 801703e:	4648      	mov	r0, r9
 8017040:	f7fe f90a 	bl	8015258 <_Bfree>
 8017044:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8017046:	2300      	movs	r3, #0
 8017048:	6013      	str	r3, [r2, #0]
 801704a:	f04f 0850 	mov.w	r8, #80	; 0x50
 801704e:	e725      	b.n	8016e9c <__gethex+0x114>
 8017050:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8017052:	2b00      	cmp	r3, #0
 8017054:	d1f2      	bne.n	801703c <__gethex+0x2b4>
 8017056:	e7df      	b.n	8017018 <__gethex+0x290>
 8017058:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801705a:	2b00      	cmp	r3, #0
 801705c:	d1dc      	bne.n	8017018 <__gethex+0x290>
 801705e:	e7ed      	b.n	801703c <__gethex+0x2b4>
 8017060:	08017ddc 	.word	0x08017ddc
 8017064:	08017c71 	.word	0x08017c71
 8017068:	08017f86 	.word	0x08017f86
 801706c:	f106 38ff 	add.w	r8, r6, #4294967295
 8017070:	f1bb 0f00 	cmp.w	fp, #0
 8017074:	d133      	bne.n	80170de <__gethex+0x356>
 8017076:	f1b8 0f00 	cmp.w	r8, #0
 801707a:	d004      	beq.n	8017086 <__gethex+0x2fe>
 801707c:	4641      	mov	r1, r8
 801707e:	4620      	mov	r0, r4
 8017080:	f7fe fd33 	bl	8015aea <__any_on>
 8017084:	4683      	mov	fp, r0
 8017086:	ea4f 1268 	mov.w	r2, r8, asr #5
 801708a:	2301      	movs	r3, #1
 801708c:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8017090:	f008 081f 	and.w	r8, r8, #31
 8017094:	fa03 f308 	lsl.w	r3, r3, r8
 8017098:	4213      	tst	r3, r2
 801709a:	4631      	mov	r1, r6
 801709c:	4620      	mov	r0, r4
 801709e:	bf18      	it	ne
 80170a0:	f04b 0b02 	orrne.w	fp, fp, #2
 80170a4:	1bad      	subs	r5, r5, r6
 80170a6:	f7ff fe07 	bl	8016cb8 <rshift>
 80170aa:	687e      	ldr	r6, [r7, #4]
 80170ac:	f04f 0802 	mov.w	r8, #2
 80170b0:	f1bb 0f00 	cmp.w	fp, #0
 80170b4:	d04a      	beq.n	801714c <__gethex+0x3c4>
 80170b6:	68fb      	ldr	r3, [r7, #12]
 80170b8:	2b02      	cmp	r3, #2
 80170ba:	d016      	beq.n	80170ea <__gethex+0x362>
 80170bc:	2b03      	cmp	r3, #3
 80170be:	d018      	beq.n	80170f2 <__gethex+0x36a>
 80170c0:	2b01      	cmp	r3, #1
 80170c2:	d109      	bne.n	80170d8 <__gethex+0x350>
 80170c4:	f01b 0f02 	tst.w	fp, #2
 80170c8:	d006      	beq.n	80170d8 <__gethex+0x350>
 80170ca:	f8da 3000 	ldr.w	r3, [sl]
 80170ce:	ea4b 0b03 	orr.w	fp, fp, r3
 80170d2:	f01b 0f01 	tst.w	fp, #1
 80170d6:	d10f      	bne.n	80170f8 <__gethex+0x370>
 80170d8:	f048 0810 	orr.w	r8, r8, #16
 80170dc:	e036      	b.n	801714c <__gethex+0x3c4>
 80170de:	f04f 0b01 	mov.w	fp, #1
 80170e2:	e7d0      	b.n	8017086 <__gethex+0x2fe>
 80170e4:	f04f 0801 	mov.w	r8, #1
 80170e8:	e7e2      	b.n	80170b0 <__gethex+0x328>
 80170ea:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80170ec:	f1c3 0301 	rsb	r3, r3, #1
 80170f0:	930f      	str	r3, [sp, #60]	; 0x3c
 80170f2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80170f4:	2b00      	cmp	r3, #0
 80170f6:	d0ef      	beq.n	80170d8 <__gethex+0x350>
 80170f8:	f8d4 b010 	ldr.w	fp, [r4, #16]
 80170fc:	f104 0214 	add.w	r2, r4, #20
 8017100:	ea4f 038b 	mov.w	r3, fp, lsl #2
 8017104:	9301      	str	r3, [sp, #4]
 8017106:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 801710a:	2300      	movs	r3, #0
 801710c:	4694      	mov	ip, r2
 801710e:	f852 1b04 	ldr.w	r1, [r2], #4
 8017112:	f1b1 3fff 	cmp.w	r1, #4294967295
 8017116:	d01e      	beq.n	8017156 <__gethex+0x3ce>
 8017118:	3101      	adds	r1, #1
 801711a:	f8cc 1000 	str.w	r1, [ip]
 801711e:	f1b8 0f02 	cmp.w	r8, #2
 8017122:	f104 0214 	add.w	r2, r4, #20
 8017126:	d13d      	bne.n	80171a4 <__gethex+0x41c>
 8017128:	683b      	ldr	r3, [r7, #0]
 801712a:	3b01      	subs	r3, #1
 801712c:	42ab      	cmp	r3, r5
 801712e:	d10b      	bne.n	8017148 <__gethex+0x3c0>
 8017130:	1169      	asrs	r1, r5, #5
 8017132:	2301      	movs	r3, #1
 8017134:	f005 051f 	and.w	r5, r5, #31
 8017138:	fa03 f505 	lsl.w	r5, r3, r5
 801713c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8017140:	421d      	tst	r5, r3
 8017142:	bf18      	it	ne
 8017144:	f04f 0801 	movne.w	r8, #1
 8017148:	f048 0820 	orr.w	r8, r8, #32
 801714c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801714e:	601c      	str	r4, [r3, #0]
 8017150:	9b02      	ldr	r3, [sp, #8]
 8017152:	601e      	str	r6, [r3, #0]
 8017154:	e6a2      	b.n	8016e9c <__gethex+0x114>
 8017156:	4290      	cmp	r0, r2
 8017158:	f842 3c04 	str.w	r3, [r2, #-4]
 801715c:	d8d6      	bhi.n	801710c <__gethex+0x384>
 801715e:	68a2      	ldr	r2, [r4, #8]
 8017160:	4593      	cmp	fp, r2
 8017162:	db17      	blt.n	8017194 <__gethex+0x40c>
 8017164:	6861      	ldr	r1, [r4, #4]
 8017166:	4648      	mov	r0, r9
 8017168:	3101      	adds	r1, #1
 801716a:	f7fe f835 	bl	80151d8 <_Balloc>
 801716e:	4682      	mov	sl, r0
 8017170:	b918      	cbnz	r0, 801717a <__gethex+0x3f2>
 8017172:	4b1b      	ldr	r3, [pc, #108]	; (80171e0 <__gethex+0x458>)
 8017174:	4602      	mov	r2, r0
 8017176:	2184      	movs	r1, #132	; 0x84
 8017178:	e6b3      	b.n	8016ee2 <__gethex+0x15a>
 801717a:	6922      	ldr	r2, [r4, #16]
 801717c:	3202      	adds	r2, #2
 801717e:	f104 010c 	add.w	r1, r4, #12
 8017182:	0092      	lsls	r2, r2, #2
 8017184:	300c      	adds	r0, #12
 8017186:	f7fd f9d0 	bl	801452a <memcpy>
 801718a:	4621      	mov	r1, r4
 801718c:	4648      	mov	r0, r9
 801718e:	f7fe f863 	bl	8015258 <_Bfree>
 8017192:	4654      	mov	r4, sl
 8017194:	6922      	ldr	r2, [r4, #16]
 8017196:	1c51      	adds	r1, r2, #1
 8017198:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 801719c:	6121      	str	r1, [r4, #16]
 801719e:	2101      	movs	r1, #1
 80171a0:	6151      	str	r1, [r2, #20]
 80171a2:	e7bc      	b.n	801711e <__gethex+0x396>
 80171a4:	6921      	ldr	r1, [r4, #16]
 80171a6:	4559      	cmp	r1, fp
 80171a8:	dd0b      	ble.n	80171c2 <__gethex+0x43a>
 80171aa:	2101      	movs	r1, #1
 80171ac:	4620      	mov	r0, r4
 80171ae:	f7ff fd83 	bl	8016cb8 <rshift>
 80171b2:	68bb      	ldr	r3, [r7, #8]
 80171b4:	3601      	adds	r6, #1
 80171b6:	42b3      	cmp	r3, r6
 80171b8:	f6ff aedb 	blt.w	8016f72 <__gethex+0x1ea>
 80171bc:	f04f 0801 	mov.w	r8, #1
 80171c0:	e7c2      	b.n	8017148 <__gethex+0x3c0>
 80171c2:	f015 051f 	ands.w	r5, r5, #31
 80171c6:	d0f9      	beq.n	80171bc <__gethex+0x434>
 80171c8:	9b01      	ldr	r3, [sp, #4]
 80171ca:	441a      	add	r2, r3
 80171cc:	f1c5 0520 	rsb	r5, r5, #32
 80171d0:	f852 0c04 	ldr.w	r0, [r2, #-4]
 80171d4:	f7fe f8f2 	bl	80153bc <__hi0bits>
 80171d8:	42a8      	cmp	r0, r5
 80171da:	dbe6      	blt.n	80171aa <__gethex+0x422>
 80171dc:	e7ee      	b.n	80171bc <__gethex+0x434>
 80171de:	bf00      	nop
 80171e0:	08017c71 	.word	0x08017c71

080171e4 <L_shift>:
 80171e4:	f1c2 0208 	rsb	r2, r2, #8
 80171e8:	0092      	lsls	r2, r2, #2
 80171ea:	b570      	push	{r4, r5, r6, lr}
 80171ec:	f1c2 0620 	rsb	r6, r2, #32
 80171f0:	6843      	ldr	r3, [r0, #4]
 80171f2:	6804      	ldr	r4, [r0, #0]
 80171f4:	fa03 f506 	lsl.w	r5, r3, r6
 80171f8:	432c      	orrs	r4, r5
 80171fa:	40d3      	lsrs	r3, r2
 80171fc:	6004      	str	r4, [r0, #0]
 80171fe:	f840 3f04 	str.w	r3, [r0, #4]!
 8017202:	4288      	cmp	r0, r1
 8017204:	d3f4      	bcc.n	80171f0 <L_shift+0xc>
 8017206:	bd70      	pop	{r4, r5, r6, pc}

08017208 <__match>:
 8017208:	b530      	push	{r4, r5, lr}
 801720a:	6803      	ldr	r3, [r0, #0]
 801720c:	3301      	adds	r3, #1
 801720e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8017212:	b914      	cbnz	r4, 801721a <__match+0x12>
 8017214:	6003      	str	r3, [r0, #0]
 8017216:	2001      	movs	r0, #1
 8017218:	bd30      	pop	{r4, r5, pc}
 801721a:	f813 2b01 	ldrb.w	r2, [r3], #1
 801721e:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8017222:	2d19      	cmp	r5, #25
 8017224:	bf98      	it	ls
 8017226:	3220      	addls	r2, #32
 8017228:	42a2      	cmp	r2, r4
 801722a:	d0f0      	beq.n	801720e <__match+0x6>
 801722c:	2000      	movs	r0, #0
 801722e:	e7f3      	b.n	8017218 <__match+0x10>

08017230 <__hexnan>:
 8017230:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017234:	680b      	ldr	r3, [r1, #0]
 8017236:	6801      	ldr	r1, [r0, #0]
 8017238:	115e      	asrs	r6, r3, #5
 801723a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 801723e:	f013 031f 	ands.w	r3, r3, #31
 8017242:	b087      	sub	sp, #28
 8017244:	bf18      	it	ne
 8017246:	3604      	addne	r6, #4
 8017248:	2500      	movs	r5, #0
 801724a:	1f37      	subs	r7, r6, #4
 801724c:	4682      	mov	sl, r0
 801724e:	4690      	mov	r8, r2
 8017250:	9301      	str	r3, [sp, #4]
 8017252:	f846 5c04 	str.w	r5, [r6, #-4]
 8017256:	46b9      	mov	r9, r7
 8017258:	463c      	mov	r4, r7
 801725a:	9502      	str	r5, [sp, #8]
 801725c:	46ab      	mov	fp, r5
 801725e:	784a      	ldrb	r2, [r1, #1]
 8017260:	1c4b      	adds	r3, r1, #1
 8017262:	9303      	str	r3, [sp, #12]
 8017264:	b342      	cbz	r2, 80172b8 <__hexnan+0x88>
 8017266:	4610      	mov	r0, r2
 8017268:	9105      	str	r1, [sp, #20]
 801726a:	9204      	str	r2, [sp, #16]
 801726c:	f7ff fd76 	bl	8016d5c <__hexdig_fun>
 8017270:	2800      	cmp	r0, #0
 8017272:	d14f      	bne.n	8017314 <__hexnan+0xe4>
 8017274:	9a04      	ldr	r2, [sp, #16]
 8017276:	9905      	ldr	r1, [sp, #20]
 8017278:	2a20      	cmp	r2, #32
 801727a:	d818      	bhi.n	80172ae <__hexnan+0x7e>
 801727c:	9b02      	ldr	r3, [sp, #8]
 801727e:	459b      	cmp	fp, r3
 8017280:	dd13      	ble.n	80172aa <__hexnan+0x7a>
 8017282:	454c      	cmp	r4, r9
 8017284:	d206      	bcs.n	8017294 <__hexnan+0x64>
 8017286:	2d07      	cmp	r5, #7
 8017288:	dc04      	bgt.n	8017294 <__hexnan+0x64>
 801728a:	462a      	mov	r2, r5
 801728c:	4649      	mov	r1, r9
 801728e:	4620      	mov	r0, r4
 8017290:	f7ff ffa8 	bl	80171e4 <L_shift>
 8017294:	4544      	cmp	r4, r8
 8017296:	d950      	bls.n	801733a <__hexnan+0x10a>
 8017298:	2300      	movs	r3, #0
 801729a:	f1a4 0904 	sub.w	r9, r4, #4
 801729e:	f844 3c04 	str.w	r3, [r4, #-4]
 80172a2:	f8cd b008 	str.w	fp, [sp, #8]
 80172a6:	464c      	mov	r4, r9
 80172a8:	461d      	mov	r5, r3
 80172aa:	9903      	ldr	r1, [sp, #12]
 80172ac:	e7d7      	b.n	801725e <__hexnan+0x2e>
 80172ae:	2a29      	cmp	r2, #41	; 0x29
 80172b0:	d155      	bne.n	801735e <__hexnan+0x12e>
 80172b2:	3102      	adds	r1, #2
 80172b4:	f8ca 1000 	str.w	r1, [sl]
 80172b8:	f1bb 0f00 	cmp.w	fp, #0
 80172bc:	d04f      	beq.n	801735e <__hexnan+0x12e>
 80172be:	454c      	cmp	r4, r9
 80172c0:	d206      	bcs.n	80172d0 <__hexnan+0xa0>
 80172c2:	2d07      	cmp	r5, #7
 80172c4:	dc04      	bgt.n	80172d0 <__hexnan+0xa0>
 80172c6:	462a      	mov	r2, r5
 80172c8:	4649      	mov	r1, r9
 80172ca:	4620      	mov	r0, r4
 80172cc:	f7ff ff8a 	bl	80171e4 <L_shift>
 80172d0:	4544      	cmp	r4, r8
 80172d2:	d934      	bls.n	801733e <__hexnan+0x10e>
 80172d4:	f1a8 0204 	sub.w	r2, r8, #4
 80172d8:	4623      	mov	r3, r4
 80172da:	f853 1b04 	ldr.w	r1, [r3], #4
 80172de:	f842 1f04 	str.w	r1, [r2, #4]!
 80172e2:	429f      	cmp	r7, r3
 80172e4:	d2f9      	bcs.n	80172da <__hexnan+0xaa>
 80172e6:	1b3b      	subs	r3, r7, r4
 80172e8:	f023 0303 	bic.w	r3, r3, #3
 80172ec:	3304      	adds	r3, #4
 80172ee:	3e03      	subs	r6, #3
 80172f0:	3401      	adds	r4, #1
 80172f2:	42a6      	cmp	r6, r4
 80172f4:	bf38      	it	cc
 80172f6:	2304      	movcc	r3, #4
 80172f8:	4443      	add	r3, r8
 80172fa:	2200      	movs	r2, #0
 80172fc:	f843 2b04 	str.w	r2, [r3], #4
 8017300:	429f      	cmp	r7, r3
 8017302:	d2fb      	bcs.n	80172fc <__hexnan+0xcc>
 8017304:	683b      	ldr	r3, [r7, #0]
 8017306:	b91b      	cbnz	r3, 8017310 <__hexnan+0xe0>
 8017308:	4547      	cmp	r7, r8
 801730a:	d126      	bne.n	801735a <__hexnan+0x12a>
 801730c:	2301      	movs	r3, #1
 801730e:	603b      	str	r3, [r7, #0]
 8017310:	2005      	movs	r0, #5
 8017312:	e025      	b.n	8017360 <__hexnan+0x130>
 8017314:	3501      	adds	r5, #1
 8017316:	2d08      	cmp	r5, #8
 8017318:	f10b 0b01 	add.w	fp, fp, #1
 801731c:	dd06      	ble.n	801732c <__hexnan+0xfc>
 801731e:	4544      	cmp	r4, r8
 8017320:	d9c3      	bls.n	80172aa <__hexnan+0x7a>
 8017322:	2300      	movs	r3, #0
 8017324:	f844 3c04 	str.w	r3, [r4, #-4]
 8017328:	2501      	movs	r5, #1
 801732a:	3c04      	subs	r4, #4
 801732c:	6822      	ldr	r2, [r4, #0]
 801732e:	f000 000f 	and.w	r0, r0, #15
 8017332:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8017336:	6020      	str	r0, [r4, #0]
 8017338:	e7b7      	b.n	80172aa <__hexnan+0x7a>
 801733a:	2508      	movs	r5, #8
 801733c:	e7b5      	b.n	80172aa <__hexnan+0x7a>
 801733e:	9b01      	ldr	r3, [sp, #4]
 8017340:	2b00      	cmp	r3, #0
 8017342:	d0df      	beq.n	8017304 <__hexnan+0xd4>
 8017344:	f1c3 0320 	rsb	r3, r3, #32
 8017348:	f04f 32ff 	mov.w	r2, #4294967295
 801734c:	40da      	lsrs	r2, r3
 801734e:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8017352:	4013      	ands	r3, r2
 8017354:	f846 3c04 	str.w	r3, [r6, #-4]
 8017358:	e7d4      	b.n	8017304 <__hexnan+0xd4>
 801735a:	3f04      	subs	r7, #4
 801735c:	e7d2      	b.n	8017304 <__hexnan+0xd4>
 801735e:	2004      	movs	r0, #4
 8017360:	b007      	add	sp, #28
 8017362:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08017366 <__ascii_mbtowc>:
 8017366:	b082      	sub	sp, #8
 8017368:	b901      	cbnz	r1, 801736c <__ascii_mbtowc+0x6>
 801736a:	a901      	add	r1, sp, #4
 801736c:	b142      	cbz	r2, 8017380 <__ascii_mbtowc+0x1a>
 801736e:	b14b      	cbz	r3, 8017384 <__ascii_mbtowc+0x1e>
 8017370:	7813      	ldrb	r3, [r2, #0]
 8017372:	600b      	str	r3, [r1, #0]
 8017374:	7812      	ldrb	r2, [r2, #0]
 8017376:	1e10      	subs	r0, r2, #0
 8017378:	bf18      	it	ne
 801737a:	2001      	movne	r0, #1
 801737c:	b002      	add	sp, #8
 801737e:	4770      	bx	lr
 8017380:	4610      	mov	r0, r2
 8017382:	e7fb      	b.n	801737c <__ascii_mbtowc+0x16>
 8017384:	f06f 0001 	mvn.w	r0, #1
 8017388:	e7f8      	b.n	801737c <__ascii_mbtowc+0x16>

0801738a <_realloc_r>:
 801738a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801738e:	4680      	mov	r8, r0
 8017390:	4614      	mov	r4, r2
 8017392:	460e      	mov	r6, r1
 8017394:	b921      	cbnz	r1, 80173a0 <_realloc_r+0x16>
 8017396:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801739a:	4611      	mov	r1, r2
 801739c:	f7fb bfba 	b.w	8013314 <_malloc_r>
 80173a0:	b92a      	cbnz	r2, 80173ae <_realloc_r+0x24>
 80173a2:	f7fd fecd 	bl	8015140 <_free_r>
 80173a6:	4625      	mov	r5, r4
 80173a8:	4628      	mov	r0, r5
 80173aa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80173ae:	f000 f842 	bl	8017436 <_malloc_usable_size_r>
 80173b2:	4284      	cmp	r4, r0
 80173b4:	4607      	mov	r7, r0
 80173b6:	d802      	bhi.n	80173be <_realloc_r+0x34>
 80173b8:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80173bc:	d812      	bhi.n	80173e4 <_realloc_r+0x5a>
 80173be:	4621      	mov	r1, r4
 80173c0:	4640      	mov	r0, r8
 80173c2:	f7fb ffa7 	bl	8013314 <_malloc_r>
 80173c6:	4605      	mov	r5, r0
 80173c8:	2800      	cmp	r0, #0
 80173ca:	d0ed      	beq.n	80173a8 <_realloc_r+0x1e>
 80173cc:	42bc      	cmp	r4, r7
 80173ce:	4622      	mov	r2, r4
 80173d0:	4631      	mov	r1, r6
 80173d2:	bf28      	it	cs
 80173d4:	463a      	movcs	r2, r7
 80173d6:	f7fd f8a8 	bl	801452a <memcpy>
 80173da:	4631      	mov	r1, r6
 80173dc:	4640      	mov	r0, r8
 80173de:	f7fd feaf 	bl	8015140 <_free_r>
 80173e2:	e7e1      	b.n	80173a8 <_realloc_r+0x1e>
 80173e4:	4635      	mov	r5, r6
 80173e6:	e7df      	b.n	80173a8 <_realloc_r+0x1e>

080173e8 <__ascii_wctomb>:
 80173e8:	b149      	cbz	r1, 80173fe <__ascii_wctomb+0x16>
 80173ea:	2aff      	cmp	r2, #255	; 0xff
 80173ec:	bf85      	ittet	hi
 80173ee:	238a      	movhi	r3, #138	; 0x8a
 80173f0:	6003      	strhi	r3, [r0, #0]
 80173f2:	700a      	strbls	r2, [r1, #0]
 80173f4:	f04f 30ff 	movhi.w	r0, #4294967295
 80173f8:	bf98      	it	ls
 80173fa:	2001      	movls	r0, #1
 80173fc:	4770      	bx	lr
 80173fe:	4608      	mov	r0, r1
 8017400:	4770      	bx	lr
	...

08017404 <fiprintf>:
 8017404:	b40e      	push	{r1, r2, r3}
 8017406:	b503      	push	{r0, r1, lr}
 8017408:	4601      	mov	r1, r0
 801740a:	ab03      	add	r3, sp, #12
 801740c:	4805      	ldr	r0, [pc, #20]	; (8017424 <fiprintf+0x20>)
 801740e:	f853 2b04 	ldr.w	r2, [r3], #4
 8017412:	6800      	ldr	r0, [r0, #0]
 8017414:	9301      	str	r3, [sp, #4]
 8017416:	f000 f83f 	bl	8017498 <_vfiprintf_r>
 801741a:	b002      	add	sp, #8
 801741c:	f85d eb04 	ldr.w	lr, [sp], #4
 8017420:	b003      	add	sp, #12
 8017422:	4770      	bx	lr
 8017424:	2400006c 	.word	0x2400006c

08017428 <abort>:
 8017428:	b508      	push	{r3, lr}
 801742a:	2006      	movs	r0, #6
 801742c:	f000 fa0c 	bl	8017848 <raise>
 8017430:	2001      	movs	r0, #1
 8017432:	f7ec f9e7 	bl	8003804 <_exit>

08017436 <_malloc_usable_size_r>:
 8017436:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801743a:	1f18      	subs	r0, r3, #4
 801743c:	2b00      	cmp	r3, #0
 801743e:	bfbc      	itt	lt
 8017440:	580b      	ldrlt	r3, [r1, r0]
 8017442:	18c0      	addlt	r0, r0, r3
 8017444:	4770      	bx	lr

08017446 <__sfputc_r>:
 8017446:	6893      	ldr	r3, [r2, #8]
 8017448:	3b01      	subs	r3, #1
 801744a:	2b00      	cmp	r3, #0
 801744c:	b410      	push	{r4}
 801744e:	6093      	str	r3, [r2, #8]
 8017450:	da08      	bge.n	8017464 <__sfputc_r+0x1e>
 8017452:	6994      	ldr	r4, [r2, #24]
 8017454:	42a3      	cmp	r3, r4
 8017456:	db01      	blt.n	801745c <__sfputc_r+0x16>
 8017458:	290a      	cmp	r1, #10
 801745a:	d103      	bne.n	8017464 <__sfputc_r+0x1e>
 801745c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8017460:	f000 b934 	b.w	80176cc <__swbuf_r>
 8017464:	6813      	ldr	r3, [r2, #0]
 8017466:	1c58      	adds	r0, r3, #1
 8017468:	6010      	str	r0, [r2, #0]
 801746a:	7019      	strb	r1, [r3, #0]
 801746c:	4608      	mov	r0, r1
 801746e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8017472:	4770      	bx	lr

08017474 <__sfputs_r>:
 8017474:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017476:	4606      	mov	r6, r0
 8017478:	460f      	mov	r7, r1
 801747a:	4614      	mov	r4, r2
 801747c:	18d5      	adds	r5, r2, r3
 801747e:	42ac      	cmp	r4, r5
 8017480:	d101      	bne.n	8017486 <__sfputs_r+0x12>
 8017482:	2000      	movs	r0, #0
 8017484:	e007      	b.n	8017496 <__sfputs_r+0x22>
 8017486:	f814 1b01 	ldrb.w	r1, [r4], #1
 801748a:	463a      	mov	r2, r7
 801748c:	4630      	mov	r0, r6
 801748e:	f7ff ffda 	bl	8017446 <__sfputc_r>
 8017492:	1c43      	adds	r3, r0, #1
 8017494:	d1f3      	bne.n	801747e <__sfputs_r+0xa>
 8017496:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08017498 <_vfiprintf_r>:
 8017498:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801749c:	460d      	mov	r5, r1
 801749e:	b09d      	sub	sp, #116	; 0x74
 80174a0:	4614      	mov	r4, r2
 80174a2:	4698      	mov	r8, r3
 80174a4:	4606      	mov	r6, r0
 80174a6:	b118      	cbz	r0, 80174b0 <_vfiprintf_r+0x18>
 80174a8:	6a03      	ldr	r3, [r0, #32]
 80174aa:	b90b      	cbnz	r3, 80174b0 <_vfiprintf_r+0x18>
 80174ac:	f7fc fe8a 	bl	80141c4 <__sinit>
 80174b0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80174b2:	07d9      	lsls	r1, r3, #31
 80174b4:	d405      	bmi.n	80174c2 <_vfiprintf_r+0x2a>
 80174b6:	89ab      	ldrh	r3, [r5, #12]
 80174b8:	059a      	lsls	r2, r3, #22
 80174ba:	d402      	bmi.n	80174c2 <_vfiprintf_r+0x2a>
 80174bc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80174be:	f7fd f832 	bl	8014526 <__retarget_lock_acquire_recursive>
 80174c2:	89ab      	ldrh	r3, [r5, #12]
 80174c4:	071b      	lsls	r3, r3, #28
 80174c6:	d501      	bpl.n	80174cc <_vfiprintf_r+0x34>
 80174c8:	692b      	ldr	r3, [r5, #16]
 80174ca:	b99b      	cbnz	r3, 80174f4 <_vfiprintf_r+0x5c>
 80174cc:	4629      	mov	r1, r5
 80174ce:	4630      	mov	r0, r6
 80174d0:	f000 f93a 	bl	8017748 <__swsetup_r>
 80174d4:	b170      	cbz	r0, 80174f4 <_vfiprintf_r+0x5c>
 80174d6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80174d8:	07dc      	lsls	r4, r3, #31
 80174da:	d504      	bpl.n	80174e6 <_vfiprintf_r+0x4e>
 80174dc:	f04f 30ff 	mov.w	r0, #4294967295
 80174e0:	b01d      	add	sp, #116	; 0x74
 80174e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80174e6:	89ab      	ldrh	r3, [r5, #12]
 80174e8:	0598      	lsls	r0, r3, #22
 80174ea:	d4f7      	bmi.n	80174dc <_vfiprintf_r+0x44>
 80174ec:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80174ee:	f7fd f81b 	bl	8014528 <__retarget_lock_release_recursive>
 80174f2:	e7f3      	b.n	80174dc <_vfiprintf_r+0x44>
 80174f4:	2300      	movs	r3, #0
 80174f6:	9309      	str	r3, [sp, #36]	; 0x24
 80174f8:	2320      	movs	r3, #32
 80174fa:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80174fe:	f8cd 800c 	str.w	r8, [sp, #12]
 8017502:	2330      	movs	r3, #48	; 0x30
 8017504:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 80176b8 <_vfiprintf_r+0x220>
 8017508:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801750c:	f04f 0901 	mov.w	r9, #1
 8017510:	4623      	mov	r3, r4
 8017512:	469a      	mov	sl, r3
 8017514:	f813 2b01 	ldrb.w	r2, [r3], #1
 8017518:	b10a      	cbz	r2, 801751e <_vfiprintf_r+0x86>
 801751a:	2a25      	cmp	r2, #37	; 0x25
 801751c:	d1f9      	bne.n	8017512 <_vfiprintf_r+0x7a>
 801751e:	ebba 0b04 	subs.w	fp, sl, r4
 8017522:	d00b      	beq.n	801753c <_vfiprintf_r+0xa4>
 8017524:	465b      	mov	r3, fp
 8017526:	4622      	mov	r2, r4
 8017528:	4629      	mov	r1, r5
 801752a:	4630      	mov	r0, r6
 801752c:	f7ff ffa2 	bl	8017474 <__sfputs_r>
 8017530:	3001      	adds	r0, #1
 8017532:	f000 80a9 	beq.w	8017688 <_vfiprintf_r+0x1f0>
 8017536:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8017538:	445a      	add	r2, fp
 801753a:	9209      	str	r2, [sp, #36]	; 0x24
 801753c:	f89a 3000 	ldrb.w	r3, [sl]
 8017540:	2b00      	cmp	r3, #0
 8017542:	f000 80a1 	beq.w	8017688 <_vfiprintf_r+0x1f0>
 8017546:	2300      	movs	r3, #0
 8017548:	f04f 32ff 	mov.w	r2, #4294967295
 801754c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8017550:	f10a 0a01 	add.w	sl, sl, #1
 8017554:	9304      	str	r3, [sp, #16]
 8017556:	9307      	str	r3, [sp, #28]
 8017558:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801755c:	931a      	str	r3, [sp, #104]	; 0x68
 801755e:	4654      	mov	r4, sl
 8017560:	2205      	movs	r2, #5
 8017562:	f814 1b01 	ldrb.w	r1, [r4], #1
 8017566:	4854      	ldr	r0, [pc, #336]	; (80176b8 <_vfiprintf_r+0x220>)
 8017568:	f7e8 feba 	bl	80002e0 <memchr>
 801756c:	9a04      	ldr	r2, [sp, #16]
 801756e:	b9d8      	cbnz	r0, 80175a8 <_vfiprintf_r+0x110>
 8017570:	06d1      	lsls	r1, r2, #27
 8017572:	bf44      	itt	mi
 8017574:	2320      	movmi	r3, #32
 8017576:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801757a:	0713      	lsls	r3, r2, #28
 801757c:	bf44      	itt	mi
 801757e:	232b      	movmi	r3, #43	; 0x2b
 8017580:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8017584:	f89a 3000 	ldrb.w	r3, [sl]
 8017588:	2b2a      	cmp	r3, #42	; 0x2a
 801758a:	d015      	beq.n	80175b8 <_vfiprintf_r+0x120>
 801758c:	9a07      	ldr	r2, [sp, #28]
 801758e:	4654      	mov	r4, sl
 8017590:	2000      	movs	r0, #0
 8017592:	f04f 0c0a 	mov.w	ip, #10
 8017596:	4621      	mov	r1, r4
 8017598:	f811 3b01 	ldrb.w	r3, [r1], #1
 801759c:	3b30      	subs	r3, #48	; 0x30
 801759e:	2b09      	cmp	r3, #9
 80175a0:	d94d      	bls.n	801763e <_vfiprintf_r+0x1a6>
 80175a2:	b1b0      	cbz	r0, 80175d2 <_vfiprintf_r+0x13a>
 80175a4:	9207      	str	r2, [sp, #28]
 80175a6:	e014      	b.n	80175d2 <_vfiprintf_r+0x13a>
 80175a8:	eba0 0308 	sub.w	r3, r0, r8
 80175ac:	fa09 f303 	lsl.w	r3, r9, r3
 80175b0:	4313      	orrs	r3, r2
 80175b2:	9304      	str	r3, [sp, #16]
 80175b4:	46a2      	mov	sl, r4
 80175b6:	e7d2      	b.n	801755e <_vfiprintf_r+0xc6>
 80175b8:	9b03      	ldr	r3, [sp, #12]
 80175ba:	1d19      	adds	r1, r3, #4
 80175bc:	681b      	ldr	r3, [r3, #0]
 80175be:	9103      	str	r1, [sp, #12]
 80175c0:	2b00      	cmp	r3, #0
 80175c2:	bfbb      	ittet	lt
 80175c4:	425b      	neglt	r3, r3
 80175c6:	f042 0202 	orrlt.w	r2, r2, #2
 80175ca:	9307      	strge	r3, [sp, #28]
 80175cc:	9307      	strlt	r3, [sp, #28]
 80175ce:	bfb8      	it	lt
 80175d0:	9204      	strlt	r2, [sp, #16]
 80175d2:	7823      	ldrb	r3, [r4, #0]
 80175d4:	2b2e      	cmp	r3, #46	; 0x2e
 80175d6:	d10c      	bne.n	80175f2 <_vfiprintf_r+0x15a>
 80175d8:	7863      	ldrb	r3, [r4, #1]
 80175da:	2b2a      	cmp	r3, #42	; 0x2a
 80175dc:	d134      	bne.n	8017648 <_vfiprintf_r+0x1b0>
 80175de:	9b03      	ldr	r3, [sp, #12]
 80175e0:	1d1a      	adds	r2, r3, #4
 80175e2:	681b      	ldr	r3, [r3, #0]
 80175e4:	9203      	str	r2, [sp, #12]
 80175e6:	2b00      	cmp	r3, #0
 80175e8:	bfb8      	it	lt
 80175ea:	f04f 33ff 	movlt.w	r3, #4294967295
 80175ee:	3402      	adds	r4, #2
 80175f0:	9305      	str	r3, [sp, #20]
 80175f2:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 80176c8 <_vfiprintf_r+0x230>
 80175f6:	7821      	ldrb	r1, [r4, #0]
 80175f8:	2203      	movs	r2, #3
 80175fa:	4650      	mov	r0, sl
 80175fc:	f7e8 fe70 	bl	80002e0 <memchr>
 8017600:	b138      	cbz	r0, 8017612 <_vfiprintf_r+0x17a>
 8017602:	9b04      	ldr	r3, [sp, #16]
 8017604:	eba0 000a 	sub.w	r0, r0, sl
 8017608:	2240      	movs	r2, #64	; 0x40
 801760a:	4082      	lsls	r2, r0
 801760c:	4313      	orrs	r3, r2
 801760e:	3401      	adds	r4, #1
 8017610:	9304      	str	r3, [sp, #16]
 8017612:	f814 1b01 	ldrb.w	r1, [r4], #1
 8017616:	4829      	ldr	r0, [pc, #164]	; (80176bc <_vfiprintf_r+0x224>)
 8017618:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801761c:	2206      	movs	r2, #6
 801761e:	f7e8 fe5f 	bl	80002e0 <memchr>
 8017622:	2800      	cmp	r0, #0
 8017624:	d03f      	beq.n	80176a6 <_vfiprintf_r+0x20e>
 8017626:	4b26      	ldr	r3, [pc, #152]	; (80176c0 <_vfiprintf_r+0x228>)
 8017628:	bb1b      	cbnz	r3, 8017672 <_vfiprintf_r+0x1da>
 801762a:	9b03      	ldr	r3, [sp, #12]
 801762c:	3307      	adds	r3, #7
 801762e:	f023 0307 	bic.w	r3, r3, #7
 8017632:	3308      	adds	r3, #8
 8017634:	9303      	str	r3, [sp, #12]
 8017636:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8017638:	443b      	add	r3, r7
 801763a:	9309      	str	r3, [sp, #36]	; 0x24
 801763c:	e768      	b.n	8017510 <_vfiprintf_r+0x78>
 801763e:	fb0c 3202 	mla	r2, ip, r2, r3
 8017642:	460c      	mov	r4, r1
 8017644:	2001      	movs	r0, #1
 8017646:	e7a6      	b.n	8017596 <_vfiprintf_r+0xfe>
 8017648:	2300      	movs	r3, #0
 801764a:	3401      	adds	r4, #1
 801764c:	9305      	str	r3, [sp, #20]
 801764e:	4619      	mov	r1, r3
 8017650:	f04f 0c0a 	mov.w	ip, #10
 8017654:	4620      	mov	r0, r4
 8017656:	f810 2b01 	ldrb.w	r2, [r0], #1
 801765a:	3a30      	subs	r2, #48	; 0x30
 801765c:	2a09      	cmp	r2, #9
 801765e:	d903      	bls.n	8017668 <_vfiprintf_r+0x1d0>
 8017660:	2b00      	cmp	r3, #0
 8017662:	d0c6      	beq.n	80175f2 <_vfiprintf_r+0x15a>
 8017664:	9105      	str	r1, [sp, #20]
 8017666:	e7c4      	b.n	80175f2 <_vfiprintf_r+0x15a>
 8017668:	fb0c 2101 	mla	r1, ip, r1, r2
 801766c:	4604      	mov	r4, r0
 801766e:	2301      	movs	r3, #1
 8017670:	e7f0      	b.n	8017654 <_vfiprintf_r+0x1bc>
 8017672:	ab03      	add	r3, sp, #12
 8017674:	9300      	str	r3, [sp, #0]
 8017676:	462a      	mov	r2, r5
 8017678:	4b12      	ldr	r3, [pc, #72]	; (80176c4 <_vfiprintf_r+0x22c>)
 801767a:	a904      	add	r1, sp, #16
 801767c:	4630      	mov	r0, r6
 801767e:	f7fb ff67 	bl	8013550 <_printf_float>
 8017682:	4607      	mov	r7, r0
 8017684:	1c78      	adds	r0, r7, #1
 8017686:	d1d6      	bne.n	8017636 <_vfiprintf_r+0x19e>
 8017688:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801768a:	07d9      	lsls	r1, r3, #31
 801768c:	d405      	bmi.n	801769a <_vfiprintf_r+0x202>
 801768e:	89ab      	ldrh	r3, [r5, #12]
 8017690:	059a      	lsls	r2, r3, #22
 8017692:	d402      	bmi.n	801769a <_vfiprintf_r+0x202>
 8017694:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8017696:	f7fc ff47 	bl	8014528 <__retarget_lock_release_recursive>
 801769a:	89ab      	ldrh	r3, [r5, #12]
 801769c:	065b      	lsls	r3, r3, #25
 801769e:	f53f af1d 	bmi.w	80174dc <_vfiprintf_r+0x44>
 80176a2:	9809      	ldr	r0, [sp, #36]	; 0x24
 80176a4:	e71c      	b.n	80174e0 <_vfiprintf_r+0x48>
 80176a6:	ab03      	add	r3, sp, #12
 80176a8:	9300      	str	r3, [sp, #0]
 80176aa:	462a      	mov	r2, r5
 80176ac:	4b05      	ldr	r3, [pc, #20]	; (80176c4 <_vfiprintf_r+0x22c>)
 80176ae:	a904      	add	r1, sp, #16
 80176b0:	4630      	mov	r0, r6
 80176b2:	f7fc f9d5 	bl	8013a60 <_printf_i>
 80176b6:	e7e4      	b.n	8017682 <_vfiprintf_r+0x1ea>
 80176b8:	08017f31 	.word	0x08017f31
 80176bc:	08017f3b 	.word	0x08017f3b
 80176c0:	08013551 	.word	0x08013551
 80176c4:	08017475 	.word	0x08017475
 80176c8:	08017f37 	.word	0x08017f37

080176cc <__swbuf_r>:
 80176cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80176ce:	460e      	mov	r6, r1
 80176d0:	4614      	mov	r4, r2
 80176d2:	4605      	mov	r5, r0
 80176d4:	b118      	cbz	r0, 80176de <__swbuf_r+0x12>
 80176d6:	6a03      	ldr	r3, [r0, #32]
 80176d8:	b90b      	cbnz	r3, 80176de <__swbuf_r+0x12>
 80176da:	f7fc fd73 	bl	80141c4 <__sinit>
 80176de:	69a3      	ldr	r3, [r4, #24]
 80176e0:	60a3      	str	r3, [r4, #8]
 80176e2:	89a3      	ldrh	r3, [r4, #12]
 80176e4:	071a      	lsls	r2, r3, #28
 80176e6:	d525      	bpl.n	8017734 <__swbuf_r+0x68>
 80176e8:	6923      	ldr	r3, [r4, #16]
 80176ea:	b31b      	cbz	r3, 8017734 <__swbuf_r+0x68>
 80176ec:	6823      	ldr	r3, [r4, #0]
 80176ee:	6922      	ldr	r2, [r4, #16]
 80176f0:	1a98      	subs	r0, r3, r2
 80176f2:	6963      	ldr	r3, [r4, #20]
 80176f4:	b2f6      	uxtb	r6, r6
 80176f6:	4283      	cmp	r3, r0
 80176f8:	4637      	mov	r7, r6
 80176fa:	dc04      	bgt.n	8017706 <__swbuf_r+0x3a>
 80176fc:	4621      	mov	r1, r4
 80176fe:	4628      	mov	r0, r5
 8017700:	f7ff fa48 	bl	8016b94 <_fflush_r>
 8017704:	b9e0      	cbnz	r0, 8017740 <__swbuf_r+0x74>
 8017706:	68a3      	ldr	r3, [r4, #8]
 8017708:	3b01      	subs	r3, #1
 801770a:	60a3      	str	r3, [r4, #8]
 801770c:	6823      	ldr	r3, [r4, #0]
 801770e:	1c5a      	adds	r2, r3, #1
 8017710:	6022      	str	r2, [r4, #0]
 8017712:	701e      	strb	r6, [r3, #0]
 8017714:	6962      	ldr	r2, [r4, #20]
 8017716:	1c43      	adds	r3, r0, #1
 8017718:	429a      	cmp	r2, r3
 801771a:	d004      	beq.n	8017726 <__swbuf_r+0x5a>
 801771c:	89a3      	ldrh	r3, [r4, #12]
 801771e:	07db      	lsls	r3, r3, #31
 8017720:	d506      	bpl.n	8017730 <__swbuf_r+0x64>
 8017722:	2e0a      	cmp	r6, #10
 8017724:	d104      	bne.n	8017730 <__swbuf_r+0x64>
 8017726:	4621      	mov	r1, r4
 8017728:	4628      	mov	r0, r5
 801772a:	f7ff fa33 	bl	8016b94 <_fflush_r>
 801772e:	b938      	cbnz	r0, 8017740 <__swbuf_r+0x74>
 8017730:	4638      	mov	r0, r7
 8017732:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8017734:	4621      	mov	r1, r4
 8017736:	4628      	mov	r0, r5
 8017738:	f000 f806 	bl	8017748 <__swsetup_r>
 801773c:	2800      	cmp	r0, #0
 801773e:	d0d5      	beq.n	80176ec <__swbuf_r+0x20>
 8017740:	f04f 37ff 	mov.w	r7, #4294967295
 8017744:	e7f4      	b.n	8017730 <__swbuf_r+0x64>
	...

08017748 <__swsetup_r>:
 8017748:	b538      	push	{r3, r4, r5, lr}
 801774a:	4b2a      	ldr	r3, [pc, #168]	; (80177f4 <__swsetup_r+0xac>)
 801774c:	4605      	mov	r5, r0
 801774e:	6818      	ldr	r0, [r3, #0]
 8017750:	460c      	mov	r4, r1
 8017752:	b118      	cbz	r0, 801775c <__swsetup_r+0x14>
 8017754:	6a03      	ldr	r3, [r0, #32]
 8017756:	b90b      	cbnz	r3, 801775c <__swsetup_r+0x14>
 8017758:	f7fc fd34 	bl	80141c4 <__sinit>
 801775c:	89a3      	ldrh	r3, [r4, #12]
 801775e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8017762:	0718      	lsls	r0, r3, #28
 8017764:	d422      	bmi.n	80177ac <__swsetup_r+0x64>
 8017766:	06d9      	lsls	r1, r3, #27
 8017768:	d407      	bmi.n	801777a <__swsetup_r+0x32>
 801776a:	2309      	movs	r3, #9
 801776c:	602b      	str	r3, [r5, #0]
 801776e:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8017772:	81a3      	strh	r3, [r4, #12]
 8017774:	f04f 30ff 	mov.w	r0, #4294967295
 8017778:	e034      	b.n	80177e4 <__swsetup_r+0x9c>
 801777a:	0758      	lsls	r0, r3, #29
 801777c:	d512      	bpl.n	80177a4 <__swsetup_r+0x5c>
 801777e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8017780:	b141      	cbz	r1, 8017794 <__swsetup_r+0x4c>
 8017782:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8017786:	4299      	cmp	r1, r3
 8017788:	d002      	beq.n	8017790 <__swsetup_r+0x48>
 801778a:	4628      	mov	r0, r5
 801778c:	f7fd fcd8 	bl	8015140 <_free_r>
 8017790:	2300      	movs	r3, #0
 8017792:	6363      	str	r3, [r4, #52]	; 0x34
 8017794:	89a3      	ldrh	r3, [r4, #12]
 8017796:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 801779a:	81a3      	strh	r3, [r4, #12]
 801779c:	2300      	movs	r3, #0
 801779e:	6063      	str	r3, [r4, #4]
 80177a0:	6923      	ldr	r3, [r4, #16]
 80177a2:	6023      	str	r3, [r4, #0]
 80177a4:	89a3      	ldrh	r3, [r4, #12]
 80177a6:	f043 0308 	orr.w	r3, r3, #8
 80177aa:	81a3      	strh	r3, [r4, #12]
 80177ac:	6923      	ldr	r3, [r4, #16]
 80177ae:	b94b      	cbnz	r3, 80177c4 <__swsetup_r+0x7c>
 80177b0:	89a3      	ldrh	r3, [r4, #12]
 80177b2:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80177b6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80177ba:	d003      	beq.n	80177c4 <__swsetup_r+0x7c>
 80177bc:	4621      	mov	r1, r4
 80177be:	4628      	mov	r0, r5
 80177c0:	f000 f884 	bl	80178cc <__smakebuf_r>
 80177c4:	89a0      	ldrh	r0, [r4, #12]
 80177c6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80177ca:	f010 0301 	ands.w	r3, r0, #1
 80177ce:	d00a      	beq.n	80177e6 <__swsetup_r+0x9e>
 80177d0:	2300      	movs	r3, #0
 80177d2:	60a3      	str	r3, [r4, #8]
 80177d4:	6963      	ldr	r3, [r4, #20]
 80177d6:	425b      	negs	r3, r3
 80177d8:	61a3      	str	r3, [r4, #24]
 80177da:	6923      	ldr	r3, [r4, #16]
 80177dc:	b943      	cbnz	r3, 80177f0 <__swsetup_r+0xa8>
 80177de:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80177e2:	d1c4      	bne.n	801776e <__swsetup_r+0x26>
 80177e4:	bd38      	pop	{r3, r4, r5, pc}
 80177e6:	0781      	lsls	r1, r0, #30
 80177e8:	bf58      	it	pl
 80177ea:	6963      	ldrpl	r3, [r4, #20]
 80177ec:	60a3      	str	r3, [r4, #8]
 80177ee:	e7f4      	b.n	80177da <__swsetup_r+0x92>
 80177f0:	2000      	movs	r0, #0
 80177f2:	e7f7      	b.n	80177e4 <__swsetup_r+0x9c>
 80177f4:	2400006c 	.word	0x2400006c

080177f8 <_raise_r>:
 80177f8:	291f      	cmp	r1, #31
 80177fa:	b538      	push	{r3, r4, r5, lr}
 80177fc:	4604      	mov	r4, r0
 80177fe:	460d      	mov	r5, r1
 8017800:	d904      	bls.n	801780c <_raise_r+0x14>
 8017802:	2316      	movs	r3, #22
 8017804:	6003      	str	r3, [r0, #0]
 8017806:	f04f 30ff 	mov.w	r0, #4294967295
 801780a:	bd38      	pop	{r3, r4, r5, pc}
 801780c:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 801780e:	b112      	cbz	r2, 8017816 <_raise_r+0x1e>
 8017810:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8017814:	b94b      	cbnz	r3, 801782a <_raise_r+0x32>
 8017816:	4620      	mov	r0, r4
 8017818:	f000 f830 	bl	801787c <_getpid_r>
 801781c:	462a      	mov	r2, r5
 801781e:	4601      	mov	r1, r0
 8017820:	4620      	mov	r0, r4
 8017822:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8017826:	f000 b817 	b.w	8017858 <_kill_r>
 801782a:	2b01      	cmp	r3, #1
 801782c:	d00a      	beq.n	8017844 <_raise_r+0x4c>
 801782e:	1c59      	adds	r1, r3, #1
 8017830:	d103      	bne.n	801783a <_raise_r+0x42>
 8017832:	2316      	movs	r3, #22
 8017834:	6003      	str	r3, [r0, #0]
 8017836:	2001      	movs	r0, #1
 8017838:	e7e7      	b.n	801780a <_raise_r+0x12>
 801783a:	2400      	movs	r4, #0
 801783c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8017840:	4628      	mov	r0, r5
 8017842:	4798      	blx	r3
 8017844:	2000      	movs	r0, #0
 8017846:	e7e0      	b.n	801780a <_raise_r+0x12>

08017848 <raise>:
 8017848:	4b02      	ldr	r3, [pc, #8]	; (8017854 <raise+0xc>)
 801784a:	4601      	mov	r1, r0
 801784c:	6818      	ldr	r0, [r3, #0]
 801784e:	f7ff bfd3 	b.w	80177f8 <_raise_r>
 8017852:	bf00      	nop
 8017854:	2400006c 	.word	0x2400006c

08017858 <_kill_r>:
 8017858:	b538      	push	{r3, r4, r5, lr}
 801785a:	4d07      	ldr	r5, [pc, #28]	; (8017878 <_kill_r+0x20>)
 801785c:	2300      	movs	r3, #0
 801785e:	4604      	mov	r4, r0
 8017860:	4608      	mov	r0, r1
 8017862:	4611      	mov	r1, r2
 8017864:	602b      	str	r3, [r5, #0]
 8017866:	f7eb ffbd 	bl	80037e4 <_kill>
 801786a:	1c43      	adds	r3, r0, #1
 801786c:	d102      	bne.n	8017874 <_kill_r+0x1c>
 801786e:	682b      	ldr	r3, [r5, #0]
 8017870:	b103      	cbz	r3, 8017874 <_kill_r+0x1c>
 8017872:	6023      	str	r3, [r4, #0]
 8017874:	bd38      	pop	{r3, r4, r5, pc}
 8017876:	bf00      	nop
 8017878:	24005744 	.word	0x24005744

0801787c <_getpid_r>:
 801787c:	f7eb bfaa 	b.w	80037d4 <_getpid>

08017880 <__swhatbuf_r>:
 8017880:	b570      	push	{r4, r5, r6, lr}
 8017882:	460c      	mov	r4, r1
 8017884:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8017888:	2900      	cmp	r1, #0
 801788a:	b096      	sub	sp, #88	; 0x58
 801788c:	4615      	mov	r5, r2
 801788e:	461e      	mov	r6, r3
 8017890:	da0d      	bge.n	80178ae <__swhatbuf_r+0x2e>
 8017892:	89a3      	ldrh	r3, [r4, #12]
 8017894:	f013 0f80 	tst.w	r3, #128	; 0x80
 8017898:	f04f 0100 	mov.w	r1, #0
 801789c:	bf0c      	ite	eq
 801789e:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 80178a2:	2340      	movne	r3, #64	; 0x40
 80178a4:	2000      	movs	r0, #0
 80178a6:	6031      	str	r1, [r6, #0]
 80178a8:	602b      	str	r3, [r5, #0]
 80178aa:	b016      	add	sp, #88	; 0x58
 80178ac:	bd70      	pop	{r4, r5, r6, pc}
 80178ae:	466a      	mov	r2, sp
 80178b0:	f000 f848 	bl	8017944 <_fstat_r>
 80178b4:	2800      	cmp	r0, #0
 80178b6:	dbec      	blt.n	8017892 <__swhatbuf_r+0x12>
 80178b8:	9901      	ldr	r1, [sp, #4]
 80178ba:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 80178be:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 80178c2:	4259      	negs	r1, r3
 80178c4:	4159      	adcs	r1, r3
 80178c6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80178ca:	e7eb      	b.n	80178a4 <__swhatbuf_r+0x24>

080178cc <__smakebuf_r>:
 80178cc:	898b      	ldrh	r3, [r1, #12]
 80178ce:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80178d0:	079d      	lsls	r5, r3, #30
 80178d2:	4606      	mov	r6, r0
 80178d4:	460c      	mov	r4, r1
 80178d6:	d507      	bpl.n	80178e8 <__smakebuf_r+0x1c>
 80178d8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80178dc:	6023      	str	r3, [r4, #0]
 80178de:	6123      	str	r3, [r4, #16]
 80178e0:	2301      	movs	r3, #1
 80178e2:	6163      	str	r3, [r4, #20]
 80178e4:	b002      	add	sp, #8
 80178e6:	bd70      	pop	{r4, r5, r6, pc}
 80178e8:	ab01      	add	r3, sp, #4
 80178ea:	466a      	mov	r2, sp
 80178ec:	f7ff ffc8 	bl	8017880 <__swhatbuf_r>
 80178f0:	9900      	ldr	r1, [sp, #0]
 80178f2:	4605      	mov	r5, r0
 80178f4:	4630      	mov	r0, r6
 80178f6:	f7fb fd0d 	bl	8013314 <_malloc_r>
 80178fa:	b948      	cbnz	r0, 8017910 <__smakebuf_r+0x44>
 80178fc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8017900:	059a      	lsls	r2, r3, #22
 8017902:	d4ef      	bmi.n	80178e4 <__smakebuf_r+0x18>
 8017904:	f023 0303 	bic.w	r3, r3, #3
 8017908:	f043 0302 	orr.w	r3, r3, #2
 801790c:	81a3      	strh	r3, [r4, #12]
 801790e:	e7e3      	b.n	80178d8 <__smakebuf_r+0xc>
 8017910:	89a3      	ldrh	r3, [r4, #12]
 8017912:	6020      	str	r0, [r4, #0]
 8017914:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8017918:	81a3      	strh	r3, [r4, #12]
 801791a:	9b00      	ldr	r3, [sp, #0]
 801791c:	6163      	str	r3, [r4, #20]
 801791e:	9b01      	ldr	r3, [sp, #4]
 8017920:	6120      	str	r0, [r4, #16]
 8017922:	b15b      	cbz	r3, 801793c <__smakebuf_r+0x70>
 8017924:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8017928:	4630      	mov	r0, r6
 801792a:	f000 f81d 	bl	8017968 <_isatty_r>
 801792e:	b128      	cbz	r0, 801793c <__smakebuf_r+0x70>
 8017930:	89a3      	ldrh	r3, [r4, #12]
 8017932:	f023 0303 	bic.w	r3, r3, #3
 8017936:	f043 0301 	orr.w	r3, r3, #1
 801793a:	81a3      	strh	r3, [r4, #12]
 801793c:	89a3      	ldrh	r3, [r4, #12]
 801793e:	431d      	orrs	r5, r3
 8017940:	81a5      	strh	r5, [r4, #12]
 8017942:	e7cf      	b.n	80178e4 <__smakebuf_r+0x18>

08017944 <_fstat_r>:
 8017944:	b538      	push	{r3, r4, r5, lr}
 8017946:	4d07      	ldr	r5, [pc, #28]	; (8017964 <_fstat_r+0x20>)
 8017948:	2300      	movs	r3, #0
 801794a:	4604      	mov	r4, r0
 801794c:	4608      	mov	r0, r1
 801794e:	4611      	mov	r1, r2
 8017950:	602b      	str	r3, [r5, #0]
 8017952:	f7eb ffa6 	bl	80038a2 <_fstat>
 8017956:	1c43      	adds	r3, r0, #1
 8017958:	d102      	bne.n	8017960 <_fstat_r+0x1c>
 801795a:	682b      	ldr	r3, [r5, #0]
 801795c:	b103      	cbz	r3, 8017960 <_fstat_r+0x1c>
 801795e:	6023      	str	r3, [r4, #0]
 8017960:	bd38      	pop	{r3, r4, r5, pc}
 8017962:	bf00      	nop
 8017964:	24005744 	.word	0x24005744

08017968 <_isatty_r>:
 8017968:	b538      	push	{r3, r4, r5, lr}
 801796a:	4d06      	ldr	r5, [pc, #24]	; (8017984 <_isatty_r+0x1c>)
 801796c:	2300      	movs	r3, #0
 801796e:	4604      	mov	r4, r0
 8017970:	4608      	mov	r0, r1
 8017972:	602b      	str	r3, [r5, #0]
 8017974:	f7eb ffa5 	bl	80038c2 <_isatty>
 8017978:	1c43      	adds	r3, r0, #1
 801797a:	d102      	bne.n	8017982 <_isatty_r+0x1a>
 801797c:	682b      	ldr	r3, [r5, #0]
 801797e:	b103      	cbz	r3, 8017982 <_isatty_r+0x1a>
 8017980:	6023      	str	r3, [r4, #0]
 8017982:	bd38      	pop	{r3, r4, r5, pc}
 8017984:	24005744 	.word	0x24005744

08017988 <_init>:
 8017988:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801798a:	bf00      	nop
 801798c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801798e:	bc08      	pop	{r3}
 8017990:	469e      	mov	lr, r3
 8017992:	4770      	bx	lr

08017994 <_fini>:
 8017994:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017996:	bf00      	nop
 8017998:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801799a:	bc08      	pop	{r3}
 801799c:	469e      	mov	lr, r3
 801799e:	4770      	bx	lr
