// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module rocev2_top_ipv4_generate_ipv4_64_3 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        local_ip_address_dout,
        local_ip_address_num_data_valid,
        local_ip_address_fifo_cap,
        local_ip_address_empty_n,
        local_ip_address_read,
        tx_shift2ipv4Fifo_dout,
        tx_shift2ipv4Fifo_num_data_valid,
        tx_shift2ipv4Fifo_fifo_cap,
        tx_shift2ipv4Fifo_empty_n,
        tx_shift2ipv4Fifo_read,
        tx_udp2ipMetaFifo_dout,
        tx_udp2ipMetaFifo_num_data_valid,
        tx_udp2ipMetaFifo_fifo_cap,
        tx_udp2ipMetaFifo_empty_n,
        tx_udp2ipMetaFifo_read,
        tx_ip2crcFifo_din,
        tx_ip2crcFifo_num_data_valid,
        tx_ip2crcFifo_fifo_cap,
        tx_ip2crcFifo_full_n,
        tx_ip2crcFifo_write
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;
parameter    ap_const_lv64_0 = 64'd0;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [127:0] local_ip_address_dout;
input  [2:0] local_ip_address_num_data_valid;
input  [2:0] local_ip_address_fifo_cap;
input   local_ip_address_empty_n;
output   local_ip_address_read;
input  [127:0] tx_shift2ipv4Fifo_dout;
input  [3:0] tx_shift2ipv4Fifo_num_data_valid;
input  [3:0] tx_shift2ipv4Fifo_fifo_cap;
input   tx_shift2ipv4Fifo_empty_n;
output   tx_shift2ipv4Fifo_read;
input  [63:0] tx_udp2ipMetaFifo_dout;
input  [1:0] tx_udp2ipMetaFifo_num_data_valid;
input  [1:0] tx_udp2ipMetaFifo_fifo_cap;
input   tx_udp2ipMetaFifo_empty_n;
output   tx_udp2ipMetaFifo_read;
output  [127:0] tx_ip2crcFifo_din;
input  [1:0] tx_ip2crcFifo_num_data_valid;
input  [1:0] tx_ip2crcFifo_fifo_cap;
input   tx_ip2crcFifo_full_n;
output   tx_ip2crcFifo_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg local_ip_address_read;
reg tx_shift2ipv4Fifo_read;
reg tx_udp2ipMetaFifo_read;
reg[127:0] tx_ip2crcFifo_din;
reg tx_ip2crcFifo_write;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire   [1:0] gi_state_load_load_fu_253_p1;
wire   [0:0] grp_nbreadreq_fu_164_p3;
reg    ap_predicate_op25_read_state1;
reg    ap_predicate_op105_read_state1;
wire   [0:0] tmp_i_i_nbreadreq_fu_178_p3;
reg    ap_predicate_op114_read_state1;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
reg   [1:0] gi_state_load_reg_780;
reg   [0:0] tmp_i_i_259_reg_784;
reg    ap_predicate_op133_write_state2;
reg   [0:0] tmp_177_i_i_reg_830;
reg    ap_predicate_op141_write_state2;
reg    ap_block_state2_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_subdone;
reg   [1:0] gi_state;
reg   [15:0] header_idx_2;
reg   [159:0] header_header_V_2;
reg    local_ip_address_blk_n;
wire    ap_block_pp0_stage0;
reg    tx_udp2ipMetaFifo_blk_n;
reg    tx_ip2crcFifo_blk_n;
reg    tx_shift2ipv4Fifo_blk_n;
reg    ap_block_pp0_stage0_11001;
wire   [63:0] currWord_data_V_14_fu_266_p1;
wire   [63:0] p_Result_30_fu_346_p5;
wire   [0:0] icmp_ln76_2_fu_296_p2;
wire   [0:0] icmp_ln82_2_fu_302_p2;
wire   [63:0] currWord_data_V_11_fu_382_p1;
reg   [8:0] tmp_reg_809;
wire   [63:0] p_Result_28_fu_498_p5;
wire   [0:0] icmp_ln76_fu_448_p2;
wire   [0:0] icmp_ln82_fu_454_p2;
wire   [63:0] currWord_data_V_fu_534_p1;
reg   [127:0] tx_shift2ipv4Fifo_read_reg_834;
reg   [0:0] ap_phi_mux_phi_ln1027_phi_fu_202_p6;
wire   [0:0] icmp_ln80_fu_624_p2;
wire   [0:0] ap_phi_reg_pp0_iter0_phi_ln1027_reg_199;
wire   [63:0] ap_phi_reg_pp0_iter0_currWord_data_V_13_reg_212;
reg   [63:0] ap_phi_reg_pp0_iter1_currWord_data_V_13_reg_212;
wire   [63:0] ap_phi_reg_pp0_iter0_currWord_data_V_10_reg_223;
reg   [63:0] ap_phi_reg_pp0_iter1_currWord_data_V_10_reg_223;
wire   [1:0] select_ln222_cast_i_i_fu_408_p3;
wire   [0:0] grp_fu_236_p3;
wire   [15:0] grp_fu_244_p2;
wire   [159:0] p_Result_13_fu_727_p5;
wire   [127:0] zext_ln219_fu_758_p1;
reg    ap_block_pp0_stage0_01001;
wire   [127:0] zext_ln210_fu_775_p1;
wire   [21:0] shl_ln76_2_fu_278_p3;
wire   [22:0] zext_ln76_2_fu_286_p1;
wire   [22:0] add_ln76_2_fu_290_p2;
wire   [1:0] trunc_ln76_6_fu_274_p1;
wire   [7:0] tmp_53_fu_308_p3;
wire   [159:0] zext_ln628_9_fu_316_p1;
wire   [159:0] zext_ln628_10_fu_320_p1;
wire   [159:0] lshr_ln628_9_fu_324_p2;
wire   [159:0] lshr_ln628_10_fu_330_p2;
wire   [159:0] p_Result_29_fu_336_p2;
wire   [31:0] trunc_ln368_2_fu_342_p1;
wire   [1:0] trunc_ln76_5_fu_270_p1;
wire   [7:0] tmp_52_fu_364_p3;
wire   [159:0] zext_ln628_8_fu_372_p1;
wire   [159:0] lshr_ln628_8_fu_376_p2;
wire   [0:0] xor_ln222_fu_402_p2;
wire   [21:0] shl_ln_fu_430_p3;
wire   [22:0] zext_ln76_fu_438_p1;
wire   [22:0] add_ln76_fu_442_p2;
wire   [1:0] trunc_ln76_4_fu_426_p1;
wire   [7:0] tmp_51_fu_460_p3;
wire   [159:0] zext_ln628_6_fu_468_p1;
wire   [159:0] zext_ln628_7_fu_472_p1;
wire   [159:0] lshr_ln628_6_fu_476_p2;
wire   [159:0] lshr_ln628_7_fu_482_p2;
wire   [159:0] p_Result_27_fu_488_p2;
wire   [31:0] trunc_ln368_fu_494_p1;
wire   [1:0] trunc_ln76_fu_422_p1;
wire   [7:0] tmp_46_fu_516_p3;
wire   [159:0] zext_ln628_fu_524_p1;
wire   [159:0] lshr_ln628_fu_528_p2;
wire   [21:0] shl_ln7_fu_544_p3;
wire   [22:0] zext_ln80_fu_552_p1;
wire   [22:0] sub_ln80_fu_556_p2;
wire   [10:0] trunc_ln80_fu_562_p1;
wire   [10:0] sub_ln80_3_fu_574_p2;
wire   [7:0] trunc_ln80_8_fu_580_p4;
wire   [7:0] sub_ln80_4_fu_590_p2;
wire   [0:0] tmp_47_fu_566_p3;
wire   [4:0] tmp_48_fu_596_p4;
wire   [4:0] tmp_49_fu_606_p4;
wire   [4:0] select_ln80_fu_616_p3;
wire   [15:0] meta_length_V_2_fu_647_p4;
wire   [15:0] len_V_fu_663_p2;
wire   [7:0] trunc_ln628_fu_679_p1;
wire   [7:0] tmp_178_i_i9_fu_669_p4;
wire   [15:0] p_Result_s_fu_683_p3;
wire   [159:0] p_Result_24_fu_691_p5;
wire   [31:0] meta_their_address_V_fu_643_p1;
wire   [159:0] p_Result_25_fu_703_p5;
wire   [31:0] trunc_ln186_fu_249_p1;
wire   [159:0] p_Result_26_fu_715_p5;
wire   [72:0] tmp_s_fu_751_p3;
wire   [64:0] or_ln_fu_763_p3;
wire  signed [71:0] sext_ln210_fu_771_p1;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to0;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_192;
reg    ap_condition_162;
reg    ap_condition_180;
reg    ap_condition_175;
reg    ap_condition_220;
reg    ap_condition_232;
reg    ap_condition_256;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_done_reg = 1'b0;
#0 gi_state = 2'd0;
#0 header_idx_2 = 16'd0;
#0 header_header_V_2 = 160'd1180591620717411303493;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_162)) begin
        if ((1'b1 == ap_condition_192)) begin
            ap_phi_reg_pp0_iter1_currWord_data_V_10_reg_223 <= p_Result_28_fu_498_p5;
        end else if (((gi_state_load_load_fu_253_p1 == 2'd1) & (icmp_ln76_fu_448_p2 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_currWord_data_V_10_reg_223 <= currWord_data_V_fu_534_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_currWord_data_V_10_reg_223 <= ap_phi_reg_pp0_iter0_currWord_data_V_10_reg_223;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_162)) begin
        if ((1'b1 == ap_condition_220)) begin
            ap_phi_reg_pp0_iter1_currWord_data_V_13_reg_212 <= currWord_data_V_14_fu_266_p1;
        end else if ((1'b1 == ap_condition_175)) begin
            ap_phi_reg_pp0_iter1_currWord_data_V_13_reg_212 <= p_Result_30_fu_346_p5;
        end else if ((1'b1 == ap_condition_180)) begin
            ap_phi_reg_pp0_iter1_currWord_data_V_13_reg_212 <= currWord_data_V_11_fu_382_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_currWord_data_V_13_reg_212 <= ap_phi_reg_pp0_iter0_currWord_data_V_13_reg_212;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_162)) begin
        if (((tmp_i_i_nbreadreq_fu_178_p3 == 1'd1) & (gi_state == 2'd0))) begin
            gi_state <= 2'd1;
        end else if ((1'b1 == ap_condition_232)) begin
            gi_state <= 2'd0;
        end else if (((gi_state_load_load_fu_253_p1 == 2'd1) & (ap_phi_mux_phi_ln1027_phi_fu_202_p6 == 1'd1))) begin
            gi_state <= 2'd2;
        end else if (((grp_nbreadreq_fu_164_p3 == 1'd1) & (gi_state == 2'd2))) begin
            gi_state <= select_ln222_cast_i_i_fu_408_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_i_nbreadreq_fu_178_p3 == 1'd1) & (gi_state == 2'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        header_idx_2 <= 16'd0;
    end else if ((((grp_nbreadreq_fu_164_p3 == 1'd1) & (gi_state == 2'd2) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln76_2_fu_296_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((grp_nbreadreq_fu_164_p3 == 1'd1) & (gi_state == 2'd2) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln82_2_fu_302_p2 == 1'd1) & (icmp_ln76_2_fu_296_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((gi_state_load_load_fu_253_p1 == 2'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln76_fu_448_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((gi_state_load_load_fu_253_p1 == 2'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln82_fu_454_p2 == 1'd1) & (icmp_ln76_fu_448_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        header_idx_2 <= grp_fu_244_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        gi_state_load_reg_780 <= gi_state;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_i_nbreadreq_fu_178_p3 == 1'd1) & (gi_state == 2'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        header_header_V_2 <= p_Result_13_fu_727_p5;
    end
end

always @ (posedge ap_clk) begin
    if (((gi_state == 2'd3) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_177_i_i_reg_830 <= grp_nbreadreq_fu_164_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((gi_state == 2'd2) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_i_i_259_reg_784 <= grp_nbreadreq_fu_164_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_nbreadreq_fu_164_p3 == 1'd1) & (gi_state == 2'd2) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_reg_809 <= {{tx_shift2ipv4Fifo_dout[72:64]}};
    end
end

always @ (posedge ap_clk) begin
    if (((ap_predicate_op105_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tx_shift2ipv4Fifo_read_reg_834 <= tx_shift2ipv4Fifo_dout;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if ((((gi_state_load_load_fu_253_p1 == 2'd1) & (icmp_ln82_fu_454_p2 == 1'd0) & (icmp_ln76_fu_448_p2 == 1'd0)) | ((gi_state_load_load_fu_253_p1 == 2'd1) & (icmp_ln82_fu_454_p2 == 1'd1) & (icmp_ln76_fu_448_p2 == 1'd0)))) begin
        ap_phi_mux_phi_ln1027_phi_fu_202_p6 = 1'd1;
    end else if (((gi_state_load_load_fu_253_p1 == 2'd1) & (icmp_ln76_fu_448_p2 == 1'd1))) begin
        ap_phi_mux_phi_ln1027_phi_fu_202_p6 = icmp_ln80_fu_624_p2;
    end else begin
        ap_phi_mux_phi_ln1027_phi_fu_202_p6 = ap_phi_reg_pp0_iter0_phi_ln1027_reg_199;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to0 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_done_reg == 1'b0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        local_ip_address_blk_n = local_ip_address_empty_n;
    end else begin
        local_ip_address_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        local_ip_address_read = 1'b1;
    end else begin
        local_ip_address_read = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_predicate_op133_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op141_write_state2 == 1'b1)) | ((gi_state_load_reg_780 == 2'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)))) begin
        tx_ip2crcFifo_blk_n = tx_ip2crcFifo_full_n;
    end else begin
        tx_ip2crcFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_256)) begin
        if ((ap_predicate_op141_write_state2 == 1'b1)) begin
            tx_ip2crcFifo_din = tx_shift2ipv4Fifo_read_reg_834;
        end else if ((gi_state_load_reg_780 == 2'd1)) begin
            tx_ip2crcFifo_din = zext_ln210_fu_775_p1;
        end else if ((ap_predicate_op133_write_state2 == 1'b1)) begin
            tx_ip2crcFifo_din = zext_ln219_fu_758_p1;
        end else begin
            tx_ip2crcFifo_din = 'bx;
        end
    end else begin
        tx_ip2crcFifo_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_predicate_op133_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op141_write_state2 == 1'b1)) | ((gi_state_load_reg_780 == 2'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        tx_ip2crcFifo_write = 1'b1;
    end else begin
        tx_ip2crcFifo_write = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_done_reg == 1'b0) & (ap_predicate_op105_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_done_reg == 1'b0) & (ap_predicate_op25_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)))) begin
        tx_shift2ipv4Fifo_blk_n = tx_shift2ipv4Fifo_empty_n;
    end else begin
        tx_shift2ipv4Fifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_predicate_op105_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_predicate_op25_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        tx_shift2ipv4Fifo_read = 1'b1;
    end else begin
        tx_shift2ipv4Fifo_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_done_reg == 1'b0) & (ap_predicate_op114_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        tx_udp2ipMetaFifo_blk_n = tx_udp2ipMetaFifo_empty_n;
    end else begin
        tx_udp2ipMetaFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op114_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tx_udp2ipMetaFifo_read = 1'b1;
    end else begin
        tx_udp2ipMetaFifo_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln76_2_fu_290_p2 = (zext_ln76_2_fu_286_p1 + 23'd64);

assign add_ln76_fu_442_p2 = (zext_ln76_fu_438_p1 + 23'd64);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | (local_ip_address_empty_n == 1'b0) | ((ap_predicate_op114_read_state1 == 1'b1) & (tx_udp2ipMetaFifo_empty_n == 1'b0)) | ((ap_predicate_op105_read_state1 == 1'b1) & (tx_shift2ipv4Fifo_empty_n == 1'b0)) | ((ap_predicate_op25_read_state1 == 1'b1) & (tx_shift2ipv4Fifo_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((ap_predicate_op133_write_state2 == 1'b1) & (tx_ip2crcFifo_full_n == 1'b0)) | ((tx_ip2crcFifo_full_n == 1'b0) & (ap_predicate_op141_write_state2 == 1'b1)) | ((gi_state_load_reg_780 == 2'd1) & (tx_ip2crcFifo_full_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | (local_ip_address_empty_n == 1'b0) | ((ap_predicate_op114_read_state1 == 1'b1) & (tx_udp2ipMetaFifo_empty_n == 1'b0)) | ((ap_predicate_op105_read_state1 == 1'b1) & (tx_shift2ipv4Fifo_empty_n == 1'b0)) | ((ap_predicate_op25_read_state1 == 1'b1) & (tx_shift2ipv4Fifo_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((ap_predicate_op133_write_state2 == 1'b1) & (tx_ip2crcFifo_full_n == 1'b0)) | ((tx_ip2crcFifo_full_n == 1'b0) & (ap_predicate_op141_write_state2 == 1'b1)) | ((gi_state_load_reg_780 == 2'd1) & (tx_ip2crcFifo_full_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | (local_ip_address_empty_n == 1'b0) | ((ap_predicate_op114_read_state1 == 1'b1) & (tx_udp2ipMetaFifo_empty_n == 1'b0)) | ((ap_predicate_op105_read_state1 == 1'b1) & (tx_shift2ipv4Fifo_empty_n == 1'b0)) | ((ap_predicate_op25_read_state1 == 1'b1) & (tx_shift2ipv4Fifo_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((ap_predicate_op133_write_state2 == 1'b1) & (tx_ip2crcFifo_full_n == 1'b0)) | ((tx_ip2crcFifo_full_n == 1'b0) & (ap_predicate_op141_write_state2 == 1'b1)) | ((gi_state_load_reg_780 == 2'd1) & (tx_ip2crcFifo_full_n == 1'b0)))));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_done_reg == 1'b1) | (local_ip_address_empty_n == 1'b0) | ((ap_predicate_op114_read_state1 == 1'b1) & (tx_udp2ipMetaFifo_empty_n == 1'b0)) | ((ap_predicate_op105_read_state1 == 1'b1) & (tx_shift2ipv4Fifo_empty_n == 1'b0)) | ((ap_predicate_op25_read_state1 == 1'b1) & (tx_shift2ipv4Fifo_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = (((ap_predicate_op133_write_state2 == 1'b1) & (tx_ip2crcFifo_full_n == 1'b0)) | ((tx_ip2crcFifo_full_n == 1'b0) & (ap_predicate_op141_write_state2 == 1'b1)) | ((gi_state_load_reg_780 == 2'd1) & (tx_ip2crcFifo_full_n == 1'b0)));
end

always @ (*) begin
    ap_condition_162 = ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_175 = ((grp_nbreadreq_fu_164_p3 == 1'd1) & (gi_state == 2'd2) & (icmp_ln82_2_fu_302_p2 == 1'd1) & (icmp_ln76_2_fu_296_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_180 = ((grp_nbreadreq_fu_164_p3 == 1'd1) & (gi_state == 2'd2) & (icmp_ln76_2_fu_296_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_192 = ((gi_state_load_load_fu_253_p1 == 2'd1) & (icmp_ln82_fu_454_p2 == 1'd1) & (icmp_ln76_fu_448_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_220 = ((grp_nbreadreq_fu_164_p3 == 1'd1) & (gi_state == 2'd2) & (icmp_ln82_2_fu_302_p2 == 1'd0) & (icmp_ln76_2_fu_296_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_232 = ((grp_nbreadreq_fu_164_p3 == 1'd1) & (gi_state == 2'd3) & (grp_fu_236_p3 == 1'd1));
end

always @ (*) begin
    ap_condition_256 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_01001));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_phi_reg_pp0_iter0_currWord_data_V_10_reg_223 = 'bx;

assign ap_phi_reg_pp0_iter0_currWord_data_V_13_reg_212 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln1027_reg_199 = 'bx;

always @ (*) begin
    ap_predicate_op105_read_state1 = ((grp_nbreadreq_fu_164_p3 == 1'd1) & (gi_state == 2'd3));
end

always @ (*) begin
    ap_predicate_op114_read_state1 = ((tmp_i_i_nbreadreq_fu_178_p3 == 1'd1) & (gi_state == 2'd0));
end

always @ (*) begin
    ap_predicate_op133_write_state2 = ((tmp_i_i_259_reg_784 == 1'd1) & (gi_state_load_reg_780 == 2'd2));
end

always @ (*) begin
    ap_predicate_op141_write_state2 = ((gi_state_load_reg_780 == 2'd3) & (tmp_177_i_i_reg_830 == 1'd1));
end

always @ (*) begin
    ap_predicate_op25_read_state1 = ((grp_nbreadreq_fu_164_p3 == 1'd1) & (gi_state == 2'd2));
end

assign currWord_data_V_11_fu_382_p1 = lshr_ln628_8_fu_376_p2[63:0];

assign currWord_data_V_14_fu_266_p1 = tx_shift2ipv4Fifo_dout[63:0];

assign currWord_data_V_fu_534_p1 = lshr_ln628_fu_528_p2[63:0];

assign gi_state_load_load_fu_253_p1 = gi_state;

assign grp_fu_236_p3 = tx_shift2ipv4Fifo_dout[128'd72];

assign grp_fu_244_p2 = (header_idx_2 + 16'd1);

assign grp_nbreadreq_fu_164_p3 = tx_shift2ipv4Fifo_empty_n;

assign icmp_ln76_2_fu_296_p2 = ((add_ln76_2_fu_290_p2 < 23'd161) ? 1'b1 : 1'b0);

assign icmp_ln76_fu_448_p2 = ((add_ln76_fu_442_p2 < 23'd161) ? 1'b1 : 1'b0);

assign icmp_ln80_fu_624_p2 = ((select_ln80_fu_616_p3 == 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln82_2_fu_302_p2 = ((shl_ln76_2_fu_278_p3 < 22'd160) ? 1'b1 : 1'b0);

assign icmp_ln82_fu_454_p2 = ((shl_ln_fu_430_p3 < 22'd160) ? 1'b1 : 1'b0);

assign len_V_fu_663_p2 = (meta_length_V_2_fu_647_p4 + 16'd20);

assign lshr_ln628_10_fu_330_p2 = 160'd1461501637330902918203684832716283019655932542975 >> zext_ln628_10_fu_320_p1;

assign lshr_ln628_6_fu_476_p2 = header_header_V_2 >> zext_ln628_6_fu_468_p1;

assign lshr_ln628_7_fu_482_p2 = 160'd1461501637330902918203684832716283019655932542975 >> zext_ln628_7_fu_472_p1;

assign lshr_ln628_8_fu_376_p2 = header_header_V_2 >> zext_ln628_8_fu_372_p1;

assign lshr_ln628_9_fu_324_p2 = header_header_V_2 >> zext_ln628_9_fu_316_p1;

assign lshr_ln628_fu_528_p2 = header_header_V_2 >> zext_ln628_fu_524_p1;

assign meta_length_V_2_fu_647_p4 = {{tx_udp2ipMetaFifo_dout[47:32]}};

assign meta_their_address_V_fu_643_p1 = tx_udp2ipMetaFifo_dout[31:0];

assign or_ln_fu_763_p3 = {{1'd1}, {ap_phi_reg_pp0_iter1_currWord_data_V_10_reg_223}};

assign p_Result_13_fu_727_p5 = {{p_Result_26_fu_715_p5[159:80]}, {8'd17}, {p_Result_26_fu_715_p5[71:0]}};

assign p_Result_24_fu_691_p5 = {{header_header_V_2[159:32]}, {p_Result_s_fu_683_p3}, {header_header_V_2[15:0]}};

assign p_Result_25_fu_703_p5 = {{meta_their_address_V_fu_643_p1}, {p_Result_24_fu_691_p5[127:0]}};

assign p_Result_26_fu_715_p5 = {{p_Result_25_fu_703_p5[159:128]}, {trunc_ln186_fu_249_p1}, {p_Result_25_fu_703_p5[95:0]}};

assign p_Result_27_fu_488_p2 = (lshr_ln628_7_fu_482_p2 & lshr_ln628_6_fu_476_p2);

assign p_Result_28_fu_498_p5 = {{ap_const_lv64_0[63:32]}, {trunc_ln368_fu_494_p1}};

assign p_Result_29_fu_336_p2 = (lshr_ln628_9_fu_324_p2 & lshr_ln628_10_fu_330_p2);

assign p_Result_30_fu_346_p5 = {{currWord_data_V_14_fu_266_p1[63:32]}, {trunc_ln368_2_fu_342_p1}};

assign p_Result_s_fu_683_p3 = {{trunc_ln628_fu_679_p1}, {tmp_178_i_i9_fu_669_p4}};

assign select_ln222_cast_i_i_fu_408_p3 = ((xor_ln222_fu_402_p2[0:0] == 1'b1) ? 2'd3 : 2'd0);

assign select_ln80_fu_616_p3 = ((tmp_47_fu_566_p3[0:0] == 1'b1) ? tmp_48_fu_596_p4 : tmp_49_fu_606_p4);

assign sext_ln210_fu_771_p1 = $signed(or_ln_fu_763_p3);

assign shl_ln76_2_fu_278_p3 = {{header_idx_2}, {6'd0}};

assign shl_ln7_fu_544_p3 = {{grp_fu_244_p2}, {6'd0}};

assign shl_ln_fu_430_p3 = {{header_idx_2}, {6'd0}};

assign sub_ln80_3_fu_574_p2 = (11'd0 - trunc_ln80_fu_562_p1);

assign sub_ln80_4_fu_590_p2 = (8'd0 - trunc_ln80_8_fu_580_p4);

assign sub_ln80_fu_556_p2 = (23'd160 - zext_ln80_fu_552_p1);

assign tmp_178_i_i9_fu_669_p4 = {{len_V_fu_663_p2[15:8]}};

assign tmp_46_fu_516_p3 = {{trunc_ln76_fu_422_p1}, {6'd0}};

assign tmp_47_fu_566_p3 = sub_ln80_fu_556_p2[32'd22];

assign tmp_48_fu_596_p4 = {{sub_ln80_4_fu_590_p2[7:3]}};

assign tmp_49_fu_606_p4 = {{sub_ln80_fu_556_p2[10:6]}};

assign tmp_51_fu_460_p3 = {{trunc_ln76_4_fu_426_p1}, {6'd0}};

assign tmp_52_fu_364_p3 = {{trunc_ln76_5_fu_270_p1}, {6'd0}};

assign tmp_53_fu_308_p3 = {{trunc_ln76_6_fu_274_p1}, {6'd0}};

assign tmp_i_i_nbreadreq_fu_178_p3 = tx_udp2ipMetaFifo_empty_n;

assign tmp_s_fu_751_p3 = {{tmp_reg_809}, {ap_phi_reg_pp0_iter1_currWord_data_V_13_reg_212}};

assign trunc_ln186_fu_249_p1 = local_ip_address_dout[31:0];

assign trunc_ln368_2_fu_342_p1 = p_Result_29_fu_336_p2[31:0];

assign trunc_ln368_fu_494_p1 = p_Result_27_fu_488_p2[31:0];

assign trunc_ln628_fu_679_p1 = len_V_fu_663_p2[7:0];

assign trunc_ln76_4_fu_426_p1 = header_idx_2[1:0];

assign trunc_ln76_5_fu_270_p1 = header_idx_2[1:0];

assign trunc_ln76_6_fu_274_p1 = header_idx_2[1:0];

assign trunc_ln76_fu_422_p1 = header_idx_2[1:0];

assign trunc_ln80_8_fu_580_p4 = {{sub_ln80_3_fu_574_p2[10:3]}};

assign trunc_ln80_fu_562_p1 = sub_ln80_fu_556_p2[10:0];

assign xor_ln222_fu_402_p2 = (grp_fu_236_p3 ^ 1'd1);

assign zext_ln210_fu_775_p1 = $unsigned(sext_ln210_fu_771_p1);

assign zext_ln219_fu_758_p1 = tmp_s_fu_751_p3;

assign zext_ln628_10_fu_320_p1 = tmp_53_fu_308_p3;

assign zext_ln628_6_fu_468_p1 = tmp_51_fu_460_p3;

assign zext_ln628_7_fu_472_p1 = tmp_51_fu_460_p3;

assign zext_ln628_8_fu_372_p1 = tmp_52_fu_364_p3;

assign zext_ln628_9_fu_316_p1 = tmp_53_fu_308_p3;

assign zext_ln628_fu_524_p1 = tmp_46_fu_516_p3;

assign zext_ln76_2_fu_286_p1 = shl_ln76_2_fu_278_p3;

assign zext_ln76_fu_438_p1 = shl_ln_fu_430_p3;

assign zext_ln80_fu_552_p1 = shl_ln7_fu_544_p3;

endmodule //rocev2_top_ipv4_generate_ipv4_64_3
