# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 790 0.000256 1024 270 540 46592 6.90253 3.52461 42.1278 104.728 157.426 157.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 930 0.000256 2048 220 7790 60160 9.36954 7.06963 972.102 209.216 1197.86 1197.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1980 0.000128 512 100 1210 152704 2.92707 3.41328 94.9267 108.342 209.681 209.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 16 10 1970 0.000256 4096 170 270 75072 13.9878 145.647 419.197 578.878 578.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1840 0.000128 4096 230 5200 147136 28.4242 2744.33 838.808 3611.62 3611.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1300 6.4e-05 512 70 610 301056 10.5104 6.71306 113.207 209.779 340.341 340.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 730 0.001024 4096 170 640 13824 2.72384 32.3424 104.687 139.797 139.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 16 10 1960 0.001024 4096 220 120 18176 2.73315 15.5105 104.962 123.247 123.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 490 0.000128 2048 125 3830 83968 32.9303 14.3929 792.781 418.186 1258.45 1258.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1350 0.000512 2048 460 1240 29952 2.88973 3.47293 70.8375 111.847 189.118 189.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 790 0.000256 1024 270 540 46656 6.91942 3.53299 49.2056 104.654 164.457 164.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 930 0.000256 2048 220 7790 60480 9.4249 7.05587 1186.36 209.841 1412.78 1412.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1980 0.000128 512 100 1210 152640 2.93478 3.41984 113.59 106.59 226.606 226.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1970 0.000256 4096 170 270 75096 13.9844 84.9627 419.377 518.368 518.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1840 0.000128 4096 230 5200 147096 28.4241 3258.65 838.645 4125.77 4125.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1300 6.4e-05 512 70 610 300672 10.5343 6.72768 130.867 209.702 357.961 358.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 730 0.001024 4096 170 640 13824 2.72547 36.7739 104.735 144.278 144.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1960 0.001024 4096 220 120 18144 2.72544 9.27917 104.835 116.882 116.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 490 0.000128 2048 125 3830 84096 32.9604 14.4486 940.964 417.875 1406.41 1406.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1350 0.000512 2048 460 1240 29952 2.89178 3.46554 81.3449 111.523 199.3 199.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 790 0.000256 1024 270 540 46080 6.87965 3.51027 51.1138 104.228 165.872 165.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 930 0.000256 2048 220 7790 60160 9.34714 7.01645 1227.39 209.065 1452.92 1453.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1980 0.000128 512 100 1210 152800 2.92989 3.41482 118.34 107.642 232.398 232.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1970 0.000256 4096 170 270 75040 13.9817 88.2268 419.078 521.331 521.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1840 0.000128 4096 230 5200 147120 28.4344 3388.59 838.73 4255.8 4255.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1300 6.4e-05 512 70 610 300800 10.5183 6.72451 137.23 209.772 364.382 364.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 730 0.001024 4096 170 640 13840 2.728 38.718 104.847 146.337 146.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1960 0.001024 4096 220 120 18160 2.72992 9.75744 104.951 117.48 117.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 490 0.000128 2048 125 3830 84480 32.9816 14.3644 985.241 419.499 1452.24 1452.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1350 0.000512 2048 460 1240 29920 2.88954 3.46362 85.1417 111.71 203.278 203.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 790 0.000256 1024 270 540 46080 6.89494 3.52051 47.3077 104.313 162.177 162.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 930 0.000256 2048 220 7790 60288 9.3705 7.05741 1149.61 209.41 1375.55 1375.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1980 0.000128 512 100 1210 152640 2.92675 3.40602 109.777 107.705 223.89 223.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1970 0.000256 4096 170 270 75072 13.986 82.605 418.902 515.539 515.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1840 0.000128 4096 230 5200 147072 28.4255 3154.54 837.694 4020.7 4020.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1300 6.4e-05 512 70 610 300288 10.4906 6.71347 126.834 209.223 353.391 353.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 730 0.001024 4096 170 640 13824 2.72794 35.9063 104.747 143.425 143.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1960 0.001024 4096 220 120 18144 2.73408 9.12547 105.711 117.613 117.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 490 0.000128 2048 125 3830 82944 32.9276 14.4486 900.829 416.37 1364.75 1364.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1350 0.000512 2048 460 1240 29760 2.87539 3.4584 78.8318 112.28 197.518 197.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 790 0.000256 1024 270 540 46400 6.94106 3.53219 48.3656 104.478 163.463 163.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 930 0.000256 2048 220 7790 60400 9.4312 7.05174 1165.28 209.788 1391.65 1391.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1980 0.000128 512 100 1210 152600 2.94941 3.41853 111.579 107.742 225.766 225.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1970 0.000256 4096 170 270 75000 13.9838 83.6275 419.015 516.67 516.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1840 0.000128 4096 230 5200 147100 28.4374 3203.16 838.875 4070.52 4070.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1300 6.4e-05 512 70 610 300800 10.5462 6.73251 129.192 209.587 356.19 356.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 730 0.001024 4096 170 640 13800 2.72794 36.3913 104.753 143.917 143.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1960 0.001024 4096 220 120 18100 2.71974 9.10816 104.755 116.627 116.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 490 0.000128 2048 125 3830 83200 33.0269 14.3775 915.638 417.019 1380.24 1380.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1350 0.000512 2048 460 1240 29800 2.89587 3.46666 80.1722 112.401 199.01 199.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 790 0.000256 1024 270 540 46592 6.92179 3.53424 49.5687 104.953 165.123 165.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 930 0.000256 2048 220 7790 60032 9.38291 7.04941 1188.26 209.663 1414.46 1414.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1980 0.000128 512 100 1210 152768 2.9345 3.41747 114.886 107.603 228.913 228.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1970 0.000256 4096 170 270 75040 13.992 85.9604 419.247 519.244 519.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1840 0.000128 4096 230 5200 147056 28.4126 3265.41 838.56 4132.43 4132.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1300 6.4e-05 512 70 610 300160 10.5206 6.72518 132.483 209.444 359.301 359.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 730 0.001024 4096 170 640 13776 2.72365 37.5107 104.675 144.952 145.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1960 0.001024 4096 220 120 18032 2.71597 9.48496 104.434 116.677 116.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 490 0.000128 2048 125 3830 84224 32.9656 14.3507 950.86 418.902 1417.27 1417.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1350 0.000512 2048 460 1240 29792 2.87526 3.45354 82.2063 110.281 198.886 198.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 790 0.000256 1024 270 540 46080 6.96787 3.5328 49.6804 104.72 165.047 165.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 930 0.000256 2048 220 7790 60000 9.39578 7.02186 1193.15 209.194 1418.87 1418.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1980 0.000128 512 100 1210 152640 2.93683 3.41811 115.443 107.562 229.435 229.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1970 0.000256 4096 170 270 75000 13.9844 86.0788 419.304 519.413 519.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1840 0.000128 4096 230 5200 147000 28.4153 3294.03 838.378 4160.87 4160.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1300 6.4e-05 512 70 610 300480 10.538 6.72688 133.745 209.602 360.737 360.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 730 0.001024 4096 170 640 13800 2.72589 37.7119 104.861 145.345 145.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1960 0.001024 4096 220 120 18120 2.73034 9.50067 104.959 117.233 117.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 490 0.000128 2048 125 3830 82560 33.2004 14.4159 936.224 417.931 1401.95 1402.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1350 0.000512 2048 460 1240 29760 2.89606 3.47149 82.7618 112.751 201.954 202.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 790 0.000256 1024 270 540 46080 6.95046 3.52723 48.4687 104.733 163.822 163.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 930 0.000256 2048 220 7790 59904 9.36224 7.01882 1151.51 209.222 1377.21 1377.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1980 0.000128 512 100 1210 152320 2.92454 3.40893 111.308 107.352 225.065 225.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1970 0.000256 4096 170 270 75008 13.9859 83.626 418.864 516.518 516.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1840 0.000128 4096 230 5200 147072 28.4255 3192.06 838.154 4058.69 4058.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1300 6.4e-05 512 70 610 301056 10.4995 6.71341 129.357 209.656 356.357 356.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 730 0.001024 4096 170 640 13696 2.71462 36.2144 104.26 143.231 143.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1960 0.001024 4096 220 120 18048 2.72182 9.09312 104.546 116.403 116.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 490 0.000128 2048 125 3830 83968 32.9393 14.338 922.83 417.96 1388.24 1388.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1350 0.000512 2048 460 1240 29952 2.89434 3.4816 80.4434 112.836 199.732 199.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 790 0.000256 1024 270 540 44544 6.90803 3.48365 46.6524 103.53 160.719 160.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 930 0.000256 2048 220 7790 59904 9.33181 7.00006 1167.92 208.868 1393.22 1393.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1980 0.000128 512 100 1210 152448 2.91917 3.41034 112.173 107.382 225.957 226.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1970 0.000256 4096 170 270 74880 13.9889 84.2837 418.861 517.176 517.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1840 0.000128 4096 230 5200 146880 28.4325 3218.36 838.13 4084.97 4085.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1300 6.4e-05 512 70 610 299520 10.522 6.71808 129.486 209.521 356.377 356.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 730 0.001024 4096 170 640 13632 2.71357 36.5526 104.342 143.651 143.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1960 0.001024 4096 220 120 18048 2.73613 9.32656 105.926 118.03 118.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 490 0.000128 2048 125 3830 79872 33.0391 14.3135 884.929 412.972 1345.43 1345.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1350 0.000512 2048 460 1240 29568 2.88483 3.46922 80.051 110.868 197.345 197.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 790 0.000256 1024 270 540 44800 6.9239 3.49213 50.285 103.541 164.386 164.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 930 0.000256 2048 220 7790 60000 9.36074 7.03955 1255.71 208.98 1481.2 1481.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1980 0.000128 512 100 1210 152400 2.93491 3.41811 120.151 107.379 233.954 234.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1970 0.000256 4096 170 270 74800 13.9837 89.5532 418.479 522.062 522.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1840 0.000128 4096 230 5200 147000 28.432 3437.33 838.82 4304.63 4304.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1300 6.4e-05 512 70 610 300800 10.5276 6.72768 139.461 209.664 366.512 366.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 730 0.001024 4096 170 640 13600 2.70979 39.0133 104.218 145.984 146.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1960 0.001024 4096 220 120 18000 2.71974 9.79606 104.747 117.305 117.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 490 0.000128 2048 125 3830 80000 33.112 14.3644 951.837 413.004 1412.49 1412.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1350 0.000512 2048 460 1240 29600 2.89587 3.47238 85.3298 110.942 202.711 202.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 790 0.000256 1024 270 540 45056 6.912 3.52938 57.2551 104.976 172.81 172.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 930 0.000256 2048 220 7790 59392 9.39725 7.02922 1437.14 209.703 1663.37 1663.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1980 0.000128 512 100 1210 152064 2.92806 3.41197 140.616 108.177 255.204 255.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1970 0.000256 4096 170 270 74752 13.9797 105.331 418.484 537.839 537.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1840 0.000128 4096 230 5200 146944 28.4263 4008.07 838.732 4875.28 4875.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1300 6.4e-05 512 70 610 299008 10.4814 6.7096 162.576 209.201 389.096 389.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 730 0.001024 4096 170 640 13568 2.71565 45.7974 104.335 152.891 152.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1960 0.001024 4096 220 120 17920 2.7177 11.673 104.61 119.041 119.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 490 0.000128 2048 125 3830 81920 33.216 14.3525 1131.14 418.595 1597.47 1597.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1350 0.000512 2048 460 1240 29184 2.85507 3.43187 99.0819 111.524 216.964 217.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 790 0.000256 1024 270 540 47104 6.68518 3.5369 68.6992 104.934 183.997 184.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 930 0.000256 2048 220 7800 60544 9.37763 7.03789 1014.62 209.62 1240.76 1240.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1980 0.000128 512 100 1215 152768 2.93238 3.41402 96.5842 109.485 212.486 212.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1970 0.000256 4096 170 270 75136 13.9887 140.784 418.974 573.789 573.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1840 0.000128 4096 230 5205 147168 28.4463 2799.41 838.057 3665.96 3666.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1300 6.4e-05 512 70 615 301056 10.5067 6.71744 113.126 209.701 340.183 340.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 730 0.001024 4096 170 645 13856 2.72998 59.3853 104.828 166.987 167.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1960 0.001024 4096 220 120 18208 2.73152 14.693 104.867 122.335 122.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 490 0.000128 2048 125 3825 84992 32.8712 14.4279 807.508 419.024 1273.99 1274.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1350 0.000512 2048 460 1245 29888 2.89053 3.46864 69.4501 114.466 190.347 190.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 790 0.000256 1024 270 540 47040 6.93856 3.54285 45.8742 104.941 161.439 161.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 930 0.000256 2048 220 7800 60480 9.43366 7.25696 1025.24 209.746 1251.79 1251.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1980 0.000128 512 100 1215 152800 2.94544 3.42058 98.1154 108.333 212.887 212.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 1970 0.000256 4096 170 270 75120 13.9828 151.258 418.934 584.217 584.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1840 0.000128 4096 230 5205 147160 28.4324 2819.56 838.059 3686.1 3686.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1300 6.4e-05 512 70 615 301120 10.5404 6.72883 114.402 209.615 341.414 341.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 730 0.001024 4096 170 645 13840 2.72998 63.6787 104.783 171.234 171.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 1960 0.001024 4096 220 120 18200 2.73677 15.5067 104.868 123.152 123.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 490 0.000128 2048 125 3825 84480 33.0868 14.377 813.148 419.127 1279.9 1280.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1350 0.000512 2048 460 1245 29840 2.90611 3.47136 70.6126 113.042 190.105 190.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 790 0.000256 1024 270 540 46848 6.89024 3.52819 42.0546 104.786 157.411 157.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 930 0.000256 2048 220 7800 60288 9.37763 7.03664 1014.76 209.324 1240.6 1240.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1980 0.000128 512 100 1215 152832 2.93597 3.4184 97.4497 107.007 210.887 210.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 15 1970 0.000256 4096 170 270 75120 13.9919 143.933 418.99 576.958 577.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1840 0.000128 4096 230 5205 147120 28.4294 2809.6 837.876 3675.96 3676.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1300 6.4e-05 512 70 615 300672 10.5155 6.72541 113.677 209.489 340.542 340.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 730 0.001024 4096 170 645 13824 2.72211 31.5106 104.741 139.016 139.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 15 1960 0.001024 4096 220 120 18192 2.72931 15.1839 104.866 122.822 122.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 490 0.000128 2048 125 3825 84480 32.9325 14.4489 808.378 418.486 1274.41 1274.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1350 0.000512 2048 460 1245 29856 2.88941 3.46864 69.7694 112.199 188.401 188.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 790 0.000256 1024 270 540 46592 6.96886 3.5345 42.3154 104.87 157.829 157.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 930 0.000256 2048 220 7800 60256 9.42682 7.04717 1040.27 209.498 1266.35 1266.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1980 0.000128 512 100 1215 152768 2.94944 3.41811 99.6513 108.056 214.15 214.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1970 0.000256 4096 170 270 75096 13.9895 75.4589 419.209 508.702 508.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1840 0.000128 4096 230 5205 147112 28.4458 2863.39 838.506 3730.39 3730.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1300 6.4e-05 512 70 615 301056 10.545 6.7303 116.877 209.691 343.975 344.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 730 0.001024 4096 170 645 13832 2.73142 32.915 104.901 140.591 140.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1960 0.001024 4096 220 120 18144 2.71568 8.32173 104.73 115.81 115.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 490 0.000128 2048 125 3825 84224 33.0809 14.3673 827.874 418.778 1294.26 1294.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1350 0.000512 2048 460 1245 29904 2.90374 3.47546 72.0828 113.076 191.608 191.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 790 0.000256 1024 270 540 46592 6.91203 3.52675 44.8267 104.633 160.044 160.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 930 0.000256 2048 220 7800 60160 9.36458 7.01341 1007.12 209.021 1232.62 1232.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1980 0.000128 512 100 1215 152704 2.93888 3.41568 98.5197 108.185 213.131 213.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1970 0.000256 4096 170 270 75072 13.9938 77.3025 418.806 510.149 510.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1840 0.000128 4096 230 5205 147136 28.4221 2829.04 838.115 3695.62 3695.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1300 6.4e-05 512 70 615 301056 10.5019 7.43747 118.404 209.583 346.054 346.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 730 0.001024 4096 170 645 13824 2.72998 33.6486 104.825 141.247 141.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1960 0.001024 4096 220 120 18176 2.73094 8.49741 104.864 116.134 116.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 490 0.000128 2048 125 3825 83968 32.9056 14.3442 820.189 417.865 1285.46 1285.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1350 0.000512 2048 460 1245 29824 2.8888 3.47117 73.4971 112.678 192.606 192.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 790 0.000256 1024 270 540 46656 6.92634 3.53485 49.845 104.533 164.989 165.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 930 0.000256 2048 220 7800 60480 9.41741 7.10038 1210.65 209.578 1436.86 1436.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1980 0.000128 512 100 1215 152640 2.93574 3.4184 115.895 106.468 228.796 228.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1970 0.000256 4096 170 270 75096 13.9842 86.8615 418.969 519.861 519.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1840 0.000128 4096 230 5205 147096 28.4286 3305.22 837.671 4171.37 4171.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1300 6.4e-05 512 70 615 300672 10.5388 6.73005 135.472 209.45 362.323 362.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 730 0.001024 4096 170 645 13824 2.73373 38.4509 104.847 146.075 146.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1960 0.001024 4096 220 120 18144 2.72595 9.5721 104.709 117.051 117.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 490 0.000128 2048 125 3825 84096 32.9471 14.3578 958.948 417.296 1423.72 1423.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1350 0.000512 2048 460 1245 29808 2.89005 3.46771 83.717 112.286 202.437 202.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 790 0.000256 1024 270 540 46080 6.87747 3.50986 48.5678 104.14 163.24 163.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 930 0.000256 2048 220 7800 60160 9.32781 7.01846 1176.93 208.89 1402.27 1402.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1980 0.000128 512 100 1215 152800 2.9303 3.41622 112.941 108.448 227.804 227.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1970 0.000256 4096 170 270 75040 13.9876 84.5207 418.713 517.263 517.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1840 0.000128 4096 230 5205 147120 28.4297 3221.43 838.066 4087.98 4088.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1300 6.4e-05 512 70 615 300800 10.5156 6.72803 131.962 209.592 358.925 359.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 730 0.001024 4096 170 645 13760 2.71776 37.1888 104.565 144.515 144.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1960 0.001024 4096 220 120 18160 2.72998 9.2929 105.351 117.415 117.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 490 0.000128 2048 125 3825 84480 32.975 14.4119 940.338 419.149 1407.04 1407.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1350 0.000512 2048 460 1245 29760 2.88195 3.46122 81.7546 113.638 201.808 201.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 790 0.000256 1024 270 540 46080 6.88218 3.52006 51.3648 104.409 166.318 166.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 930 0.000256 2048 220 7800 60288 9.35376 7.08278 1254.11 209.6 1480.25 1480.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1980 0.000128 512 100 1215 152640 2.9264 3.41018 120.349 108.639 235.398 235.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1970 0.000256 4096 170 270 75072 13.994 90.3516 419.297 523.687 523.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1840 0.000128 4096 230 5205 147072 28.4246 3422.33 838.519 4289.32 4289.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1300 6.4e-05 512 70 615 300288 10.4879 6.71539 140.472 209.411 367.214 367.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 730 0.001024 4096 170 645 13728 2.72144 0 104.561 107.292 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 790 0.000256 1024 270 540 46400 6.95574 3.53046 52.5533 104.48 167.663 167.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 930 0.000256 2048 220 7800 60400 9.41574 7.08035 1243.75 209.791 1470.14 1470.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1980 0.000128 512 100 1215 152600 2.9511 3.42186 119.726 107.297 233.468 233.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1970 0.000256 4096 170 270 75000 13.9822 89.3563 419.024 522.406 522.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1840 0.000128 4096 230 5205 147100 28.4303 3403.59 838.874 4270.94 4271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1300 6.4e-05 512 70 615 300800 10.5374 6.73392 140.03 209.595 367.023 367.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 730 0.001024 4096 170 645 13700 2.7177 39.3933 104.45 146.603 146.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1960 0.001024 4096 220 120 18100 2.71818 9.99088 104.747 117.5 117.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 490 0.000128 2048 125 3825 83200 33.0399 14.3574 978.086 417.039 1442.7 1442.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1350 0.000512 2048 460 1245 29600 2.89213 3.46842 85.9046 111.233 203.57 203.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 790 0.000256 1024 270 540 46592 6.91459 3.53658 52.2866 104.845 167.725 167.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 930 0.000256 2048 220 7800 60032 9.38858 7.03853 1247.34 209.437 1473.3 1473.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1980 0.000128 512 100 1215 152768 2.92867 3.41357 120.21 107.442 234.066 234.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1970 0.000256 4096 170 270 75040 13.9773 90.1098 418.799 522.93 522.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1840 0.000128 4096 230 5205 147056 28.426 3431.46 837.696 4297.63 4297.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1300 6.4e-05 512 70 615 300160 10.5041 6.71949 140.437 209.222 367.013 367.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 730 0.001024 4096 170 645 13776 2.74262 39.8684 104.8 147.454 147.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1960 0.001024 4096 220 120 18032 2.72058 9.85072 104.321 116.935 116.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 490 0.000128 2048 125 3825 84224 32.9484 14.3543 999.062 418.45 1464.99 1465.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1350 0.000512 2048 460 1245 29568 2.87203 3.45322 86.5838 112.149 205.134 205.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 790 0.000256 1024 270 540 46080 6.9711 3.53075 51.6239 104.624 166.896 167.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 930 0.000256 2048 220 7800 60000 9.39171 7.06317 1224.92 208.991 1450.48 1450.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1980 0.000128 512 100 1215 152640 2.94282 3.42016 118.204 106.333 230.974 231.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1970 0.000256 4096 170 270 75000 13.983 88.6292 418.727 521.381 521.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1840 0.000128 4096 230 5205 147000 28.3998 3387.47 837.622 4253.54 4253.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1300 6.4e-05 512 70 615 300480 10.541 6.7256 137.923 209.404 364.729 364.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 730 0.001024 4096 170 645 13680 2.7199 39.1446 104.352 146.262 146.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1960 0.001024 4096 220 120 18120 2.73037 9.82422 104.862 117.459 117.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 490 0.000128 2048 125 3825 82560 33.1843 14.365 963.276 417.541 1428.55 1428.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1350 0.000512 2048 460 1245 29760 2.89792 3.47328 85.495 111.41 203.35 203.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 790 0.000256 1024 270 540 46080 6.95341 3.53075 49.3274 104.806 164.764 164.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 930 0.000256 2048 220 7800 59904 9.36179 7.0144 1172.37 209.366 1398.22 1398.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1980 0.000128 512 100 1215 152320 2.92608 3.41331 113.017 107.462 226.891 226.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1970 0.000256 4096 170 270 75008 13.9882 84.9187 419.167 518.118 518.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1840 0.000128 4096 230 5205 147072 28.4303 3251.5 838.781 4118.76 4118.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1300 6.4e-05 512 70 615 301056 10.4935 6.71334 132.365 209.802 359.5 359.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 730 0.001024 4096 170 645 13696 2.72179 0 104.571 107.301 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 790 0.000256 1024 270 540 44544 6.91046 3.48182 51.829 103.435 165.8 165.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 930 0.000256 2048 220 7800 59904 9.32589 7.00416 1368.45 208.721 1593.6 1593.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1980 0.000128 512 100 1215 152448 2.92291 3.41149 132.526 106.967 245.899 245.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1970 0.000256 4096 170 270 74880 13.9788 99.0223 418.471 531.518 531.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1840 0.000128 4096 230 5205 146880 28.418 3751.91 837.392 4617.77 4617.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1300 6.4e-05 512 70 615 299520 10.5263 6.71354 154.439 209.326 381.136 381.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 730 0.001024 4096 170 645 13632 2.72234 0 104.481 107.213 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 790 0.000256 1024 270 540 44800 6.81574 3.49613 54.1165 103.506 168.076 168.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 930 0.000256 2048 220 7800 60000 9.3633 7.02464 1381.35 208.907 1606.75 1606.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1980 0.000128 512 100 1215 152400 2.93926 3.42221 133.594 107.135 247.163 247.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1970 0.000256 4096 170 270 74800 13.9837 99.3861 418.337 531.75 531.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1840 0.000128 4096 230 5205 147000 28.4488 3796.97 838.581 4664.05 4664.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1300 6.4e-05 512 70 615 300800 10.5205 6.72563 156.411 209.592 383.376 383.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 730 0.001024 4096 170 645 13600 2.7177 43.2804 104.418 150.458 150.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1960 0.001024 4096 220 120 18000 2.72384 10.9777 104.715 118.46 118.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 490 0.000128 2048 125 3825 80000 33.1124 14.2897 1046.3 414.45 1508.32 1508.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1350 0.000512 2048 460 1245 29600 2.89046 3.47782 95.0881 110.597 212.126 212.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 790 0.000256 1024 270 540 45056 7.01242 3.5287 51.9444 104.976 167.608 167.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 930 0.000256 2048 220 7800 59392 9.38832 7.03462 1239.33 209.705 1465.56 1465.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1980 0.000128 512 100 1215 152064 2.92973 3.41197 120.473 107.163 234.046 234.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1970 0.000256 4096 170 270 74752 13.9815 90.6177 418.474 523.115 523.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1840 0.000128 4096 230 5205 146944 28.4521 3461.94 838.766 4329.21 4329.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1300 6.4e-05 512 70 615 299008 10.498 6.70854 140.931 209.203 367.468 367.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 730 0.001024 4096 170 645 13568 2.72365 0 104.569 107.303 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 790 0.000256 1024 270 540 46080 6.74141 3.5368 64.3316 104.935 179.681 179.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 930 0.000256 2048 220 7800 60416 9.38406 7.07994 957.253 209.615 1183.45 1183.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1980 0.000128 512 100 1220 152704 2.93846 3.41418 92.3807 107.36 206.166 206.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1970 0.000256 4096 170 280 75040 13.9817 142.917 419.047 575.989 576.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1840 0.000128 4096 230 5200 147168 28.4374 2630.27 837.999 3496.75 3496.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1300 6.4e-05 512 70 620 301056 10.5288 6.71725 107.473 209.564 334.42 334.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 730 0.001024 4096 170 640 13888 2.72362 59.0341 104.763 166.567 166.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1960 0.001024 4096 220 120 18208 2.73686 14.3722 104.865 122.017 122.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 490 0.000128 2048 125 3840 84480 32.9487 14.338 765.826 419.02 1232.3 1232.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1350 0.000512 2048 460 1240 29888 2.89254 3.47546 66.0414 112.292 184.773 184.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 790 0.000256 1024 270 540 46080 7.00106 3.54714 47.5488 104.937 163.181 163.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 930 0.000256 2048 220 7800 60480 9.41619 7.04534 1079.12 209.634 1305.32 1305.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1980 0.000128 512 100 1220 152720 2.94336 3.41674 104.528 107.91 218.872 218.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 1970 0.000256 4096 170 280 75040 13.9914 158.367 419.097 591.501 591.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1840 0.000128 4096 230 5200 147160 28.4271 2954.48 838.011 3820.97 3821.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1300 6.4e-05 512 70 620 301120 10.5517 6.73357 121.739 209.568 348.724 348.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 730 0.001024 4096 170 640 13880 2.72765 65.3866 104.76 172.919 172.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 1960 0.001024 4096 220 120 18200 2.73558 16.1017 104.87 123.749 123.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 490 0.000128 2048 125 3840 84480 33.0729 14.3687 860.136 419.054 1326.79 1326.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1350 0.000512 2048 460 1240 29920 2.90358 3.47424 74.1196 112.493 193.063 193.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 790 0.000256 1024 270 540 46080 6.93715 3.53075 41.3292 104.884 156.825 156.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 930 0.000256 2048 220 7800 60288 9.3816 7.05802 1003.28 209.517 1229.34 1229.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1980 0.000128 512 100 1220 152736 2.93837 3.4193 97.0747 107.931 211.436 211.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 20 1970 0.000256 4096 170 280 75024 13.9899 140.769 419.446 574.249 574.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1840 0.000128 4096 230 5200 147168 28.4336 2750.54 838.908 3617.93 3617.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1300 6.4e-05 512 70 620 300672 10.504 9.19168 112.844 209.684 342.351 342.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 730 0.001024 4096 170 640 13872 2.72771 31.2362 104.861 138.867 138.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 20 1960 0.001024 4096 220 120 18192 2.73277 14.2194 104.966 121.961 122.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 490 0.000128 2048 125 3840 84480 32.9216 14.3811 801.589 418.855 1267.9 1268.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1350 0.000512 2048 460 1240 29856 2.89504 3.46726 69.1589 114.278 189.869 189.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 790 0.000256 1024 270 540 45696 7.00685 3.53469 42.0247 104.893 157.604 157.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 930 0.000256 2048 220 7800 60256 9.41392 7.03898 1016.91 209.536 1243 1243.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1980 0.000128 512 100 1220 152656 2.94502 3.41328 98.9327 108.049 213.411 213.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1970 0.000256 4096 170 280 74984 13.9787 76.9163 419.267 510.205 510.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1840 0.000128 4096 230 5200 147112 28.4201 2788.38 838.627 3655.47 3655.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1300 6.4e-05 512 70 620 301056 10.5422 6.72739 115.291 209.729 342.417 342.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 730 0.001024 4096 170 640 13832 2.72179 32.4034 104.69 139.859 139.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1960 0.001024 4096 220 120 18144 2.71974 8.17357 104.747 115.682 115.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 490 0.000128 2048 125 3840 84224 33.0701 14.3672 809.326 418.919 1275.84 1275.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1350 0.000512 2048 460 1240 29904 2.90691 3.47546 70.6863 114.232 191.373 191.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 790 0.000256 1024 270 540 45568 6.97677 3.52307 42.128 104.72 157.489 157.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 930 0.000256 2048 220 7800 60160 9.35104 7.01258 966.914 209.191 1192.57 1192.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1980 0.000128 512 100 1220 152704 2.93651 3.41197 96.0462 108.266 210.731 210.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1970 0.000256 4096 170 280 75008 13.9878 77.8015 419.406 511.237 511.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1840 0.000128 4096 230 5200 147136 28.4324 2730.72 838.713 3597.91 3597.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1300 6.4e-05 512 70 620 301056 10.5051 6.71776 115.37 209.757 342.479 342.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 730 0.001024 4096 170 640 13824 2.72454 32.596 104.675 140.04 140.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1960 0.001024 4096 220 120 18176 2.72768 8.40512 104.954 116.131 116.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 490 0.000128 2048 125 3840 83968 32.9104 14.3969 793.637 418.194 1259.29 1259.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1350 0.000512 2048 460 1240 29824 2.88582 3.45955 71.0553 115.374 192.847 192.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 790 0.000256 1024 270 540 45504 6.99014 3.5335 51.9899 104.657 167.312 167.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 930 0.000256 2048 220 7800 60192 9.4232 7.06118 1261.68 209.989 1488.26 1488.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1980 0.000128 512 100 1220 152640 2.93606 3.41443 122.776 107.561 236.76 236.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1970 0.000256 4096 170 280 74952 13.9855 94.2545 419.192 527.476 527.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1840 0.000128 4096 230 5200 147096 28.4187 3454.33 838.644 4321.44 4321.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1300 6.4e-05 512 70 620 300672 10.5323 8.4343 142.928 209.699 371.73 371.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 730 0.001024 4096 170 640 13824 2.72179 40.1367 104.732 147.633 147.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1960 0.001024 4096 220 120 18144 2.72422 10.2278 104.837 117.833 117.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 490 0.000128 2048 125 3840 84096 32.9296 14.4952 1007.1 417.811 1472.5 1472.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1350 0.000512 2048 460 1240 29808 2.88563 3.46883 87.6793 112.427 206.533 206.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 790 0.000256 1024 270 540 44928 6.90506 3.5017 36.6216 103.969 151.143 151.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 930 0.000256 2048 220 7800 59904 9.36371 7.02464 874.968 209.239 1100.71 1100.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1980 0.000128 512 100 1220 152640 2.9311 3.41267 85.9566 107.297 199.671 199.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1970 0.000256 4096 170 280 74880 13.9774 66.0398 419.144 499.206 499.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1840 0.000128 4096 230 5200 147024 28.414 2394.15 838.551 3261.16 3261.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1300 6.4e-05 512 70 620 300672 10.5063 6.72358 100.08 209.729 327.168 327.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 730 0.001024 4096 170 640 13680 2.71258 27.7502 104.333 134.839 134.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1960 0.001024 4096 220 120 18000 2.71706 7.38438 104.44 114.585 114.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 490 0.000128 2048 125 3840 82944 32.7417 14.3524 690.08 414.97 1152.32 1152.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1350 0.000512 2048 460 1240 29664 2.88973 3.47178 61.1264 111.073 178.634 178.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 790 0.000256 1024 270 540 45440 6.90406 3.50419 51.8403 104.238 166.629 166.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 930 0.000256 2048 220 7800 60160 9.33091 7.03542 1218.96 209.089 1444.52 1444.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1980 0.000128 512 100 1220 152640 2.9328 3.42016 118.335 107.371 232.134 232.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1970 0.000256 4096 170 280 74960 13.9763 90.1754 419.275 523.471 523.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1840 0.000128 4096 230 5200 147120 28.4425 3345.11 838.811 4212.41 4212.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1300 6.4e-05 512 70 620 300800 10.5079 6.7217 137.451 209.791 364.598 364.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 730 0.001024 4096 170 640 13840 2.72973 38.6462 104.869 146.287 146.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1960 0.001024 4096 220 120 18160 2.72771 9.93133 104.966 117.669 117.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 490 0.000128 2048 125 3840 84480 32.9639 14.3563 979.113 423.919 1450.53 1450.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1350 0.000512 2048 460 1240 29760 2.88259 3.46698 84.2393 111.874 202.534 202.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 790 0.000256 1024 270 540 44800 6.86144 3.48182 35.5039 103.402 149.395 149.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 930 0.000256 2048 220 7800 59520 9.32378 6.98022 840.957 208.277 1065.64 1065.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1980 0.000128 512 100 1220 152320 2.9184 3.40966 82.8481 106.847 196.095 196.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1970 0.000256 4096 170 280 74880 13.9756 63.5752 418.944 496.538 496.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1840 0.000128 4096 230 5200 147040 28.4408 2321.03 838.129 3187.64 3187.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1300 6.4e-05 512 70 620 300800 10.4886 6.71488 96.9635 209.679 323.974 324.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 730 0.001024 4096 170 640 13760 2.72589 27.1155 104.777 134.661 134.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1960 0.001024 4096 220 120 18080 2.73072 6.79619 104.876 114.446 114.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 490 0.000128 2048 125 3840 81920 32.6413 14.4153 659.483 412.667 1119.37 1119.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1350 0.000512 2048 460 1240 29440 2.87744 3.4575 58.8316 111.433 176.671 176.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 790 0.000256 1024 270 540 45312 6.93072 3.51542 47.63 104.417 162.637 162.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 930 0.000256 2048 220 7800 60288 9.35984 7.05946 1146.01 209.618 1372.15 1372.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1980 0.000128 512 100 1220 152640 2.92352 3.40685 110.336 107.688 224.429 224.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1970 0.000256 4096 170 280 74976 13.9819 85.4589 419.397 518.878 518.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1840 0.000128 4096 230 5200 147072 28.4303 3137.25 838.553 4004.28 4004.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1300 6.4e-05 512 70 620 300288 10.4906 6.71242 128.871 209.436 355.637 355.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 730 0.001024 4096 170 640 13824 2.73142 36.1885 104.849 143.811 143.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1960 0.001024 4096 220 120 18144 2.73024 9.09386 104.951 116.819 116.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 490 0.000128 2048 125 3840 82944 32.8756 14.3369 899.152 416.794 1363.33 1363.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1350 0.000512 2048 460 1240 29568 2.86845 3.45459 78.5211 113.326 198.24 198.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 790 0.000256 1024 270 540 44544 6.89763 3.48099 33.4485 103.452 147.424 147.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 930 0.000256 2048 220 7800 59904 9.33741 7.00006 813.121 208.705 1038.27 1038.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1980 0.000128 512 100 1220 152448 2.9184 3.41299 79.0876 106.974 192.464 192.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1970 0.000256 4096 170 280 74880 13.9878 61.3315 419.126 494.49 494.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1840 0.000128 4096 230 5200 146880 28.416 2218.84 837.466 3084.77 3084.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1300 6.4e-05 512 70 620 299520 10.5133 6.716 92.3364 209.369 319.068 319.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 730 0.001024 4096 170 640 13632 2.71565 25.9848 104.263 133.005 133.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1960 0.001024 4096 220 120 18048 2.73082 6.79117 104.88 114.445 114.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 490 0.000128 2048 125 3840 79872 33.0212 14.4363 617.789 412.781 1078.2 1078.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1350 0.000512 2048 460 1240 29568 2.88563 3.46845 56.438 112.746 175.61 175.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 790 0.000256 1024 270 540 45600 7.00429 3.53286 49.4683 104.37 164.521 164.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 930 0.000256 2048 220 7800 60400 9.41971 7.0439 1199.05 209.576 1425.2 1425.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1980 0.000128 512 100 1220 152400 2.95117 3.42224 115.91 107.364 229.719 229.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1970 0.000256 4096 170 280 74900 13.977 89.2722 418.633 521.926 521.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1840 0.000128 4096 230 5200 147100 28.4331 3267.57 837.968 4134.02 4134.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1300 6.4e-05 512 70 620 300800 10.5283 6.72851 134.654 209.377 361.418 361.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 730 0.001024 4096 170 640 13800 2.72589 37.7806 104.648 145.195 145.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1960 0.001024 4096 220 120 18100 2.7151 9.44227 104.64 116.838 116.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 490 0.000128 2048 125 3840 83200 33.0001 14.4057 941.203 416.661 1405.45 1405.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1350 0.000512 2048 460 1240 29600 2.89382 3.47165 82.3882 112.005 200.829 200.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 790 0.000256 1024 270 540 44800 6.92166 3.49293 34.7713 103.533 148.862 148.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 930 0.000256 2048 220 7800 60000 9.37024 7.01997 835.463 208.957 1060.91 1061.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1980 0.000128 512 100 1220 152400 2.93888 3.41789 81.7458 107.153 195.328 195.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1970 0.000256 4096 170 280 74800 13.9817 63.0625 419.03 496.116 496.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1840 0.000128 4096 230 5200 147000 28.4348 2287.22 838.73 3154.43 3154.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1300 6.4e-05 512 70 620 300800 10.5292 6.72768 95.4003 209.639 322.427 322.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 730 0.001024 4096 170 640 13600 2.7095 26.4929 104.209 133.453 133.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1960 0.001024 4096 220 120 18000 2.71514 6.66691 104.738 114.163 114.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 490 0.000128 2048 125 3840 80000 33.1217 14.3781 634.589 413.058 1095.32 1095.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1350 0.000512 2048 460 1240 29600 2.89654 3.4711 58.3508 112.885 177.675 177.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 790 0.000256 1024 270 540 45696 6.87517 3.53267 60.2544 104.865 175.67 175.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 930 0.000256 2048 220 7800 60032 9.38032 7.03517 1512.25 209.487 1738.26 1738.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1980 0.000128 512 100 1220 152544 2.93072 3.41402 147.596 107.282 261.298 261.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1970 0.000256 4096 170 280 74928 13.9778 113.857 418.882 546.76 546.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1840 0.000128 4096 230 5200 147056 28.4207 4142.17 837.86 5008.5 5008.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1300 6.4e-05 512 70 620 300160 10.5091 6.72768 171.674 209.272 398.314 398.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 730 0.001024 4096 170 640 13776 2.72061 47.9428 104.587 155.292 155.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1960 0.001024 4096 220 120 18032 2.71974 12.2348 104.348 119.344 119.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 490 0.000128 2048 125 3840 84224 32.937 14.3443 1208.96 418.56 1674.98 1675.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1350 0.000512 2048 460 1240 29568 2.87738 3.4553 104.37 112.151 222.924 222.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 790 0.000256 1024 270 540 44800 6.89344 3.49318 39.7066 103.893 154.132 154.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 930 0.000256 2048 220 7800 59136 9.27107 6.94893 971.191 207.539 1195.05 1195.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1980 0.000128 512 100 1220 152320 2.92381 3.41203 97.2455 106.75 210.405 210.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1970 0.000256 4096 170 280 74816 13.9809 74.299 419.191 507.512 507.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1840 0.000128 4096 230 5200 146944 28.426 2720.94 838.492 3587.9 3587.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1300 6.4e-05 512 70 620 299264 10.5206 6.71366 113.552 209.499 340.413 340.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 730 0.001024 4096 170 640 13664 2.71974 31.151 104.667 138.58 138.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1960 0.001024 4096 220 120 17920 2.71667 8.46701 104.425 115.654 115.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 490 0.000128 2048 125 3840 82432 32.7198 14.35 777.985 414.395 1239.62 1239.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1350 0.000512 2048 460 1240 29120 2.8687 3.44016 67.6997 111.348 185.429 185.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 790 0.000256 1024 270 540 45120 6.7945 3.53363 57.2798 104.623 172.373 172.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 930 0.000256 2048 220 7800 60000 9.37894 7.03098 1444.94 208.998 1670.45 1670.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1980 0.000128 512 100 1220 152400 2.93274 3.41811 141.758 107.181 255.361 255.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1970 0.000256 4096 170 280 74880 13.9776 108.704 418.662 541.386 541.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1840 0.000128 4096 230 5200 147000 28.4529 3983.52 837.595 4849.61 4849.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1300 6.4e-05 512 70 620 300480 10.5256 6.73184 165.486 209.405 392.282 392.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 730 0.001024 4096 170 640 13800 2.72643 46.2456 104.76 153.776 153.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1960 0.001024 4096 220 120 18120 2.72589 11.7024 104.86 119.332 119.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 490 0.000128 2048 125 3840 82560 33.1692 14.3974 1136.91 417.542 1602.2 1602.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1350 0.000512 2048 460 1240 29760 2.89587 3.47306 100.598 113.404 220.443 220.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 790 0.000256 1024 270 540 44160 6.91498 3.48954 39.4492 103.49 153.488 153.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 930 0.000256 2048 220 7800 59520 9.37392 7.03434 973.335 209.316 1199.16 1199.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1980 0.000128 512 100 1220 152160 2.93357 3.41616 95.7215 107.24 209.384 209.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1970 0.000256 4096 170 280 74640 13.9776 73.8673 418.009 505.9 505.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1840 0.000128 4096 230 5200 146880 28.4187 2692.38 837.556 3558.41 3558.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1300 6.4e-05 512 70 620 299520 10.4833 6.7113 111.375 208.839 337.538 337.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 730 0.001024 4096 170 640 13680 2.72982 31.347 104.757 138.878 138.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1960 0.001024 4096 220 120 18000 2.72794 8.12438 104.861 115.756 115.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 490 0.000128 2048 125 3840 80640 32.9088 14.2714 751.211 412.809 1211.38 1211.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1350 0.000512 2048 460 1240 29280 2.86352 3.41469 67.812 109.728 183.892 183.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 790 0.000256 1024 270 540 45056 6.93146 3.52666 57.4261 104.694 172.723 172.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 930 0.000256 2048 220 7800 59904 9.3671 7.02 1399.59 209.142 1625.22 1625.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1980 0.000128 512 100 1220 152320 2.9272 3.412 137.612 107.049 251.077 251.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1970 0.000256 4096 170 280 74880 13.9776 105.429 418.622 538.093 538.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1840 0.000128 4096 230 5200 147072 28.4275 3887.07 837.84 4753.38 4753.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1300 6.4e-05 512 70 620 301056 10.4991 6.71869 161.296 209.578 388.221 388.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 730 0.001024 4096 170 640 13696 2.71568 44.5947 104.224 151.576 151.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1960 0.001024 4096 220 120 18048 2.71981 11.3101 104.498 118.57 118.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 490 0.000128 2048 125 3840 83968 32.9151 14.3408 1124.89 417.809 1590.13 1590.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1350 0.000512 2048 460 1240 29696 2.89184 3.48515 97.8903 113.567 217.907 217.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 790 0.000256 1024 270 540 45056 7.00915 3.52813 39.6987 104.905 155.282 155.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 930 0.000256 2048 220 7800 59392 9.38688 7.02829 934.662 209.559 1160.74 1160.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1980 0.000128 512 100 1220 152064 2.93114 3.41402 92.1027 107.077 205.598 205.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1970 0.000256 4096 170 280 74752 13.9832 72.2537 418.767 505.047 505.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1840 0.000128 4096 230 5200 146944 28.4426 2601.33 838.138 3467.96 3468.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1300 6.4e-05 512 70 620 299008 10.4857 6.7113 107.26 209.059 333.642 333.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 730 0.001024 4096 170 640 13568 2.71155 29.9418 104.259 136.955 137.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1960 0.001024 4096 220 120 17920 2.71709 8.30054 104.536 115.598 115.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 490 0.000128 2048 125 3840 81920 33.2216 14.3296 734.991 418.301 1201.01 1201.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1350 0.000512 2048 460 1240 29184 2.85616 3.4304 65.0733 110.521 181.95 182.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 790 0.000256 1024 270 540 44544 6.90976 3.48736 50.6435 103.525 164.713 164.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 930 0.000256 2048 220 7800 59904 9.33088 7.00541 1233.57 208.873 1458.89 1458.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1980 0.000128 512 100 1220 152448 2.92272 3.41328 119.21 107.145 232.761 232.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1970 0.000256 4096 170 280 74880 13.988 92.6143 419.453 526.1 526.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1840 0.000128 4096 230 5200 146880 28.4189 3402.88 838.133 4269.48 4269.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1300 6.4e-05 512 70 620 299520 10.5137 6.71254 138.578 209.525 365.46 365.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 730 0.001024 4096 170 640 13632 2.71485 39.0127 104.345 146.115 146.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1960 0.001024 4096 220 120 18048 2.72589 10.0844 104.963 117.816 117.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 490 0.000128 2048 125 3840 79872 33.0288 14.3182 934.746 412.976 1395.24 1395.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1350 0.000512 2048 460 1240 29568 2.88333 3.46781 84.7886 112.837 204.052 204.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 790 0.000256 1024 270 540 43008 6.9967 3.49062 34.2794 103.661 148.572 148.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 930 0.000256 2048 220 7800 58368 9.28678 6.94797 842.377 207.076 1065.79 1065.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1980 0.000128 512 100 1220 151296 2.92454 3.40592 83.5727 106.205 196.18 196.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1970 0.000256 4096 170 280 74496 13.9806 64.3686 417.92 496.313 496.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1840 0.000128 4096 230 5200 146688 28.4112 2355.49 837.121 3221.07 3221.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1300 6.4e-05 512 70 620 297984 10.484 6.6961 97.7917 208.376 323.477 323.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 730 0.001024 4096 170 640 13440 2.71155 27.2408 104.223 134.218 134.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1960 0.001024 4096 220 120 17664 2.70502 7.73322 103.807 114.289 114.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 490 0.000128 2048 125 3840 79872 33.0561 14.2755 654.002 413.134 1114.64 1114.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1350 0.000512 2048 460 1240 29184 2.86515 3.44515 59.7813 111.373 177.538 177.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 790 0.000256 1024 270 540 44800 6.92058 3.48979 52.9275 103.441 166.926 167.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 930 0.000256 2048 220 7800 60000 9.3696 7.02874 1280.9 208.777 1506.18 1506.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1980 0.000128 512 100 1220 152400 2.93715 3.42138 124.918 108.116 239.465 239.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1970 0.000256 4096 170 280 74800 13.9776 95.7102 418.652 528.386 528.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1840 0.000128 4096 230 5200 147000 28.4358 3477.79 837.992 4344.27 4344.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1300 6.4e-05 512 70 620 300800 10.5245 6.73171 145.345 209.453 372.184 372.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 730 0.001024 4096 170 640 13600 2.70736 39.7987 104.114 146.662 146.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1960 0.001024 4096 220 120 18000 2.71974 9.96557 104.647 117.376 117.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 490 0.000128 2048 125 3840 80000 33.1112 14.3299 968.741 412.598 1428.96 1429.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1350 0.000512 2048 460 1240 29600 2.89546 3.47661 88.0894 112.789 207.319 207.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 790 0.000256 1024 270 540 44800 6.89117 3.49056 39.2852 103.709 153.52 153.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 930 0.000256 2048 220 7800 59200 9.26925 6.95146 915.057 207.167 1138.55 1138.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1980 0.000128 512 100 1220 151200 2.93005 3.41325 88.8242 106.284 201.521 201.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1970 0.000256 4096 170 280 74400 13.9571 68.1964 417.588 499.783 499.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1840 0.000128 4096 230 5200 146800 28.4306 2503.07 838.019 3369.57 3369.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1300 6.4e-05 512 70 620 297600 10.5058 6.70925 103.84 208.52 329.707 329.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 730 0.001024 4096 170 640 13200 2.68496 27.8876 103.041 133.657 133.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1960 0.001024 4096 220 120 17600 2.69872 7.04346 103.578 113.363 113.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 490 0.000128 2048 125 3840 76800 33.5008 14.2719 673.241 413.144 1134.33 1134.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1350 0.000512 2048 460 1240 28800 2.86989 3.44496 61.5504 111.244 179.181 179.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 790 0.000256 1024 270 552 46336 6.72746 3.53731 65.6245 105.029 181.058 181.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 930 0.000256 2048 220 7800 60544 9.38394 7.08595 947.459 209.81 1173.85 1173.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1980 0.000128 512 100 1224 152768 2.93155 3.41197 91.263 106.699 204.377 204.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1970 0.000256 4096 170 264 75200 13.9524 130.302 419.363 563.66 563.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1840 0.000128 4096 230 5208 147168 28.4205 2613.87 838.886 3481.22 3481.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1300 6.4e-05 512 70 624 300544 10.5204 6.71616 107.357 209.758 334.484 334.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 730 0.001024 4096 170 648 13824 2.72733 57.8355 104.899 165.503 165.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1960 0.001024 4096 220 120 18208 2.73613 13.9258 104.967 121.672 121.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 490 0.000128 2048 125 3840 84480 32.9468 14.3503 755.321 419.417 1222.19 1222.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1350 0.000512 2048 460 1248 29888 2.88502 3.47034 65.4645 113.402 185.293 185.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 790 0.000256 1024 270 552 46400 6.97958 3.54237 45.3571 105.028 161.046 161.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 930 0.000256 2048 220 7800 60480 9.42016 7.04768 1004.27 209.814 1230.66 1230.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1980 0.000128 512 100 1224 152720 2.94707 3.41894 96.7781 108.095 211.311 211.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 1970 0.000256 4096 170 264 75200 13.9735 131.596 419.369 564.983 565.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1840 0.000128 4096 230 5208 147160 28.457 2746.4 838.778 3613.68 3613.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1300 6.4e-05 512 70 624 300480 10.5581 6.72973 113.393 209.737 340.546 340.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 730 0.001024 4096 170 648 13800 2.72589 58.845 104.795 166.408 166.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 1960 0.001024 4096 220 120 18200 2.73482 14.0825 104.955 121.818 121.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 490 0.000128 2048 125 3840 84480 33.0807 14.3933 799.892 419.511 1267.03 1267.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1350 0.000512 2048 460 1248 29840 2.90413 3.4777 69.1651 112.114 187.735 187.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 790 0.000256 1024 270 552 46080 6.93581 3.5359 41.1979 104.882 156.696 156.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 930 0.000256 2048 220 7800 60288 9.38003 7.14342 986.777 209.519 1212.92 1213.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1980 0.000128 512 100 1224 152736 2.93475 3.41811 95.7951 108.031 210.251 210.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 24 1970 0.000256 4096 170 264 75168 13.9469 138.788 419.286 572.064 572.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1840 0.000128 4096 230 5208 147120 28.4364 2706.05 838.701 3573.23 3573.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1300 6.4e-05 512 70 624 300288 10.5231 6.724 112.679 209.688 339.743 339.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 730 0.001024 4096 170 648 13824 2.73251 31.4368 104.98 139.192 139.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 24 1960 0.001024 4096 220 120 18192 2.73392 14.8358 104.964 122.575 122.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 490 0.000128 2048 125 3840 83712 33.0253 14.3773 780.551 418.891 1247.01 1247.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1350 0.000512 2048 460 1248 29856 2.89302 3.47386 68.7187 114.03 189.186 189.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 790 0.000256 1024 270 552 45312 6.92966 3.51741 32.3961 104.41 147.393 147.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 930 0.000256 2048 220 7800 60288 9.36259 7.03328 634.964 209.592 861.057 861.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1980 0.000128 512 100 1224 152640 2.92454 3.40979 62.2469 107.67 176.326 176.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 1970 0.000256 4096 170 264 75072 13.954 137.964 418.945 570.907 570.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1840 0.000128 4096 230 5208 147072 28.4309 1744.68 838.525 2611.68 2611.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1300 6.4e-05 512 70 624 299520 10.4911 6.7151 73.1688 209.411 299.915 300.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 730 0.001024 4096 170 648 13728 2.71952 60.3348 104.695 167.792 167.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 1960 0.001024 4096 220 120 18144 2.73594 14.7781 104.951 122.506 122.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 490 0.000128 2048 125 3840 82944 32.9264 14.3169 499.806 416.872 964.082 964.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1350 0.000512 2048 460 1248 29568 2.8713 3.45219 43.8439 112.296 162.536 162.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 790 0.000256 1024 270 552 46144 6.97981 3.5369 47.8104 104.873 163.34 163.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 930 0.000256 2048 220 7800 60256 9.40557 7.06877 1142.44 209.491 1368.51 1368.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1980 0.000128 512 100 1224 152656 2.94502 3.41818 111.25 107.543 225.229 225.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1970 0.000256 4096 170 264 75152 13.9592 81.4101 419.154 514.566 514.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1840 0.000128 4096 230 5208 147112 28.4326 3145.03 838.574 4012.09 4012.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1300 6.4e-05 512 70 624 300608 10.5321 6.73379 130.935 209.685 358.015 358.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 730 0.001024 4096 170 648 13776 2.72512 36.6592 104.743 144.175 144.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1960 0.001024 4096 220 120 18144 2.72544 9.03008 104.728 116.526 116.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 490 0.000128 2048 125 3840 84224 33.0323 14.3973 910.834 420.28 1378.72 1378.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1350 0.000512 2048 460 1248 29792 2.9057 3.47741 79.4307 114.073 199.958 200.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 790 0.000256 1024 270 552 45696 6.96656 3.53075 31.2312 104.97 146.846 146.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 930 0.000256 2048 220 7800 60032 9.38883 7.04957 715.759 209.686 941.989 942.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1980 0.000128 512 100 1224 152544 2.93072 3.41414 70.2644 107.379 184.069 184.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 24 1970 0.000256 4096 170 264 75040 13.9381 164.395 418.954 597.333 597.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1840 0.000128 4096 230 5208 147056 28.4281 1976.1 838.71 2843.28 2843.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1300 6.4e-05 512 70 624 300160 10.5115 6.72538 82.9004 210.087 310.357 310.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 730 0.001024 4096 170 648 13664 2.72211 23.4614 104.462 130.69 130.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 24 1960 0.001024 4096 220 120 18032 2.71517 17.9282 104.445 125.133 125.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 490 0.000128 2048 125 3840 84224 32.9552 14.3872 575.736 419.037 1042.28 1042.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1350 0.000512 2048 460 1248 29568 2.87846 3.45827 50.2996 109.132 165.841 165.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 790 0.000256 1024 270 552 46080 6.94765 3.52662 46.3119 104.728 161.663 161.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 930 0.000256 2048 220 7800 60160 9.34832 7.07994 1040.86 209.276 1266.67 1266.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1980 0.000128 512 100 1224 152704 2.93062 3.41402 102.741 107.513 216.669 216.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1970 0.000256 4096 170 264 75136 13.9552 78.9811 419.209 512.189 512.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1840 0.000128 4096 230 5208 147136 28.4406 2928.22 838.896 3795.61 3795.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1300 6.4e-05 512 70 624 300544 10.5108 6.71715 124.405 209.787 351.551 351.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 730 0.001024 4096 170 648 13760 2.72179 35.7026 104.722 143.188 143.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1960 0.001024 4096 220 120 18176 2.73005 8.89283 104.964 116.63 116.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 490 0.000128 2048 125 3840 83968 32.895 14.3906 851.609 418.19 1317.26 1317.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1350 0.000512 2048 460 1248 29824 2.88973 3.47142 77.2887 113.906 197.63 197.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 790 0.000256 1024 270 552 46080 6.95523 3.52707 31.7651 104.808 147.203 147.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 930 0.000256 2048 220 7800 59904 9.3768 7.02054 664.724 209.364 890.589 890.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1980 0.000128 512 100 1224 152320 2.92522 3.40925 66.6746 106.206 179.291 179.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1970 0.000256 4096 170 264 75008 13.9565 53.0128 418.817 485.831 485.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1840 0.000128 4096 230 5208 147072 28.4354 1877.11 838.883 2744.48 2744.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1300 6.4e-05 512 70 624 300032 10.5216 6.71462 82.5417 209.8 309.71 309.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 730 0.001024 4096 170 648 13696 2.72266 24.0593 104.713 131.537 131.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1960 0.001024 4096 220 120 18048 2.71898 6.32832 104.615 113.705 113.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 490 0.000128 2048 125 3840 83968 32.8974 14.3348 554.094 418.252 1019.75 1019.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1350 0.000512 2048 460 1248 29696 2.88973 3.48464 51.1616 111.739 169.347 169.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 790 0.000256 1024 270 552 46080 6.95155 3.53306 51.0029 104.56 166.193 166.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 930 0.000256 2048 220 7800 60480 9.42013 7.04816 1216.85 209.645 1443.08 1443.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1980 0.000128 512 100 1224 152640 2.93274 3.41818 117.092 107.432 230.947 231.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1970 0.000256 4096 170 264 75168 13.9725 85.2967 419.038 518.349 518.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1840 0.000128 4096 230 5208 147096 28.435 3330.99 837.937 4197.41 4197.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1300 6.4e-05 512 70 624 300096 10.5464 6.72922 138.092 209.504 365.002 365.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 730 0.001024 4096 170 648 13752 2.71565 38.7656 104.634 146.156 146.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1960 0.001024 4096 220 120 18144 2.72544 9.73005 104.734 117.237 117.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 490 0.000128 2048 125 3840 82944 33.1396 14.4056 953.855 417.408 1418.99 1419.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1350 0.000512 2048 460 1248 29664 2.89069 3.46931 84.2437 112.562 203.237 203.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 790 0.000256 1024 270 552 44928 6.90515 3.50026 36.0387 103.885 150.47 150.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 930 0.000256 2048 220 7800 59904 9.36211 7.02272 843.684 209.056 1069.23 1069.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1980 0.000128 512 100 1224 152640 2.93062 3.41558 82.4894 106.157 195.065 195.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1970 0.000256 4096 170 264 75024 13.9469 60.0945 418.63 492.713 492.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1840 0.000128 4096 230 5208 147024 28.4279 2323.95 837.912 3190.34 3190.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1300 6.4e-05 512 70 624 299520 10.5323 6.72358 97.1063 209.549 324.04 324.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 730 0.001024 4096 170 648 13680 2.71882 27.1807 104.623 134.565 134.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1960 0.001024 4096 220 120 18000 2.71402 7.15571 104.346 114.259 114.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 490 0.000128 2048 125 3840 80640 33.0896 14.3196 648.127 414.619 1110.33 1110.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1350 0.000512 2048 460 1248 29664 2.88806 3.46931 59.127 110.983 176.538 176.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 790 0.000256 1024 270 552 45440 6.9095 3.50666 48.8344 104.214 163.614 163.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 930 0.000256 2048 220 7800 60160 9.33226 7.01235 1146.76 209.042 1372.25 1372.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1980 0.000128 512 100 1224 152640 2.93478 3.41914 111.237 106.212 223.876 223.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1970 0.000256 4096 170 264 75120 13.96 80.6052 419.112 513.722 513.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1840 0.000128 4096 230 5208 147120 28.4292 3162.52 839.053 4030.05 4030.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1300 6.4e-05 512 70 624 300160 10.5318 6.72032 130.752 209.749 357.885 358.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 730 0.001024 4096 170 648 13760 2.72576 36.7555 104.783 144.308 144.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1960 0.001024 4096 220 120 18160 2.73114 9.18688 104.94 116.898 116.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 490 0.000128 2048 125 3840 84480 32.9756 14.3937 920.958 421.178 1389.69 1389.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1350 0.000512 2048 460 1248 29760 2.88474 3.4679 79.8471 112.973 199.248 199.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 790 0.000256 1024 270 552 44800 6.86835 3.48134 34.5058 103.385 148.387 148.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 930 0.000256 2048 220 7800 59520 9.31805 6.98147 814.215 208.247 1038.87 1038.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1980 0.000128 512 100 1224 152320 2.9144 3.40989 79.7512 106.817 192.962 193.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1970 0.000256 4096 170 264 75040 13.9487 58.3108 418.81 491.112 491.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1840 0.000128 4096 230 5208 147040 28.4286 2249.27 838.091 3115.84 3115.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1300 6.4e-05 512 70 624 299520 10.5269 6.71414 94.0526 209.665 321.087 321.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 730 0.001024 4096 170 648 13600 2.7088 26.1544 104.277 133.181 133.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1960 0.001024 4096 220 120 18080 2.72925 6.85389 104.86 114.482 114.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 490 0.000128 2048 125 3840 81920 32.6205 14.2577 639.99 412.666 1099.71 1099.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1350 0.000512 2048 460 1248 29440 2.86925 3.45552 57.168 110.377 173.942 174.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 790 0.000256 1024 270 552 45312 6.83421 3.52067 57.8684 104.325 172.689 172.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 930 0.000256 2048 220 7800 60288 9.3521 7.04307 1472.84 209.42 1698.76 1698.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1980 0.000128 512 100 1224 152640 2.92131 3.41674 142.68 106.179 255.273 255.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1970 0.000256 4096 170 264 75072 13.9594 104.029 418.586 536.618 536.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1840 0.000128 4096 230 5208 147072 28.4324 4017.45 837.821 4883.76 4883.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1300 6.4e-05 512 70 624 299520 10.4916 6.71459 167.518 209.237 394.096 394.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 730 0.001024 4096 170 648 13728 2.71888 46.784 104.619 154.165 154.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1960 0.001024 4096 220 120 18144 2.73264 11.4734 104.85 119.1 119.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 490 0.000128 2048 125 3840 82944 32.8828 14.3083 1155.34 416.397 1619.1 1619.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1350 0.000512 2048 460 1248 29568 2.8807 3.45763 101.799 113.588 221.799 221.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 790 0.000256 1024 270 552 44544 6.90336 3.48368 38.4215 103.516 152.471 152.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 930 0.000256 2048 220 7800 59904 9.33104 7.01446 935.321 208.852 1160.62 1160.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1980 0.000128 512 100 1224 152448 2.92461 3.408 92.5833 105.994 204.983 205.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1970 0.000256 4096 170 264 74880 13.9387 66.3622 418.465 498.809 498.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1840 0.000128 4096 230 5208 146880 28.4274 2582.95 838.113 3449.54 3449.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1300 6.4e-05 512 70 624 299520 10.5086 6.71827 109.793 209.505 336.654 336.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 730 0.001024 4096 170 648 13632 2.71942 30.3636 104.709 137.839 137.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1960 0.001024 4096 220 120 18048 2.72643 7.39328 104.952 115.116 115.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 490 0.000128 2048 125 3840 79872 33.0327 14.3561 711.902 413.036 1172.5 1172.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1350 0.000512 2048 460 1248 29568 2.87744 3.46906 65.6874 111.768 183.877 183.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 790 0.000256 1024 270 552 45600 6.90381 3.53133 58.986 104.378 173.942 174.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 930 0.000256 2048 220 7800 60400 9.43328 7.06765 1448.48 209.586 1674.67 1674.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1980 0.000128 512 100 1224 152600 2.94707 3.42285 141.169 106.293 253.909 253.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1970 0.000256 4096 170 264 75100 13.9607 101.944 418.802 534.751 534.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1840 0.000128 4096 230 5208 147100 28.4441 3974.35 838.097 4840.94 4841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1300 6.4e-05 512 70 624 300000 10.5543 6.72909 166.189 209.458 393.062 393.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 730 0.001024 4096 170 648 13700 2.71958 46.1418 104.497 153.402 153.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1960 0.001024 4096 220 120 18100 2.71779 11.6204 104.658 119.037 119.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 490 0.000128 2048 125 3840 83200 33.0173 14.414 1140.62 416.634 1604.86 1604.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1350 0.000512 2048 460 1248 29600 2.8936 3.46813 100.181 110.958 217.575 217.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 790 0.000256 1024 270 552 44800 6.92579 3.4961 40.3256 103.442 154.332 154.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 930 0.000256 2048 220 7800 60000 9.36909 7.02266 977.863 208.776 1203.13 1203.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1980 0.000128 512 100 1224 152400 2.93709 3.4168 95.2653 107.06 208.752 208.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1970 0.000256 4096 170 264 75000 13.9478 70.2357 418.798 503.025 503.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1840 0.000128 4096 230 5208 147000 28.4426 2687.8 838.081 3554.37 3554.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1300 6.4e-05 512 70 624 299200 10.5629 6.72563 111.683 209.455 338.556 338.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 730 0.001024 4096 170 648 13600 2.72445 31.789 104.495 139.051 139.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1960 0.001024 4096 220 120 18000 2.7239 8.08979 104.646 115.504 115.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 490 0.000128 2048 125 3840 80000 33.1228 14.3341 743.68 412.599 1203.91 1204.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1350 0.000512 2048 460 1248 29600 2.89779 3.47459 68.4674 112.785 187.693 187.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 790 0.000256 1024 270 552 45696 6.87226 3.5369 56.3638 104.965 171.883 171.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 930 0.000256 2048 220 7800 60032 9.38291 7.07427 1413.43 209.686 1639.68 1639.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1980 0.000128 512 100 1224 152544 2.93322 3.4144 137.543 108.435 252.399 252.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1970 0.000256 4096 170 264 75040 13.9365 100.276 418.942 533.198 533.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1840 0.000128 4096 230 5208 147056 28.4361 3900.24 838.711 4767.44 4767.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1300 6.4e-05 512 70 624 300160 10.4931 6.72358 162.381 209.466 389.194 389.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 730 0.001024 4096 170 648 13664 2.71565 45.2506 104.46 152.469 152.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1960 0.001024 4096 220 120 18032 2.71616 11.157 104.446 118.362 118.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 490 0.000128 2048 125 3840 84224 32.9395 14.3729 1135.16 418.942 1601.58 1601.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1350 0.000512 2048 460 1248 29568 2.8759 3.45088 98.3798 112.42 217.197 217.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 790 0.000256 1024 270 552 44800 6.89686 3.49542 38.663 103.914 153.116 153.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 930 0.000256 2048 220 7800 59136 9.27254 6.96234 922.063 207.577 1145.98 1146.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1980 0.000128 512 100 1224 152320 2.92045 3.41389 91.2522 105.722 203.383 203.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1970 0.000256 4096 170 264 74816 13.9433 66.7572 418.345 499.091 499.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1840 0.000128 4096 230 5208 146944 28.4506 2564.27 838.696 3431.47 3431.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1300 6.4e-05 512 70 624 299264 10.5116 6.71853 107.445 209.54 334.343 334.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 730 0.001024 4096 170 648 13440 2.70166 29.2989 103.859 135.903 135.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1960 0.001024 4096 220 120 17920 2.71782 7.36294 104.446 114.572 114.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 490 0.000128 2048 125 3840 82432 32.7225 14.3427 732.54 414.532 1194.32 1194.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1350 0.000512 2048 460 1248 29120 2.86573 3.44835 64.3323 110.315 181.034 181.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 790 0.000256 1024 270 552 46080 6.88595 3.53155 54.9759 104.724 170.27 170.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 930 0.000256 2048 220 7800 60000 9.37994 7.03405 1367.27 209.202 1592.99 1593.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1980 0.000128 512 100 1224 152400 2.93507 3.41789 134.458 106.132 247.019 247.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1970 0.000256 4096 170 264 75120 13.9777 97.1298 419.423 530.575 530.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1840 0.000128 4096 230 5208 147000 28.416 3756.51 838.473 4623.44 4623.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1300 6.4e-05 512 70 624 299520 10.5569 6.72758 158.005 209.604 385.026 385.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 730 0.001024 4096 170 648 13680 2.71542 43.9643 104.596 151.32 151.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1960 0.001024 4096 220 120 18120 2.72803 11.4086 104.961 119.14 119.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 490 0.000128 2048 125 3840 82560 33.1468 14.3892 1074.95 417.944 1540.61 1540.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1350 0.000512 2048 460 1248 29760 2.89565 3.47136 96.1052 111.4 213.943 214.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 790 0.000256 1024 270 552 44160 6.91664 3.48739 37.3849 103.571 151.501 151.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 930 0.000256 2048 220 7800 59520 9.39526 7.02874 878.857 209.472 1104.86 1104.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1980 0.000128 512 100 1224 152160 2.92979 3.4184 87.0011 107.317 200.736 200.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1970 0.000256 4096 170 264 74880 13.9325 63.0764 418.679 495.731 495.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1840 0.000128 4096 230 5208 146880 28.4081 2422.26 838.291 3289.01 3289.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1300 6.4e-05 512 70 624 297600 10.5197 6.71261 101.802 208.993 328.154 328.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 730 0.001024 4096 170 648 13440 2.70563 28.2648 103.927 134.941 134.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1960 0.001024 4096 220 120 18000 2.73376 7.48394 104.94 115.201 115.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 490 0.000128 2048 125 3840 80640 32.9184 14.3949 678.156 413.111 1138.75 1138.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1350 0.000512 2048 460 1248 29280 2.86106 3.41034 61.3392 109.807 177.49 177.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 790 0.000256 1024 270 552 46080 6.90768 3.52611 53.0415 104.734 168.352 168.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 930 0.000256 2048 220 7800 59904 9.36307 7.04163 1307.48 209.221 1533.21 1533.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1980 0.000128 512 100 1224 152320 2.93683 3.41216 128.32 107.078 241.822 241.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1970 0.000256 4096 170 264 75008 13.95 92.801 418.53 525.322 525.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1840 0.000128 4096 230 5208 147072 28.4286 3598.59 838.216 4465.28 4465.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1300 6.4e-05 512 70 624 300032 10.5223 6.71523 150.224 209.662 377.25 377.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 730 0.001024 4096 170 648 13696 2.71811 42.0532 104.635 149.449 149.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1960 0.001024 4096 220 120 18048 2.71789 10.7684 104.542 118.072 118.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 490 0.000128 2048 125 3840 83968 32.891 14.3278 1046.55 418.029 1511.98 1512.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1350 0.000512 2048 460 1248 29696 2.89338 3.48752 91.5548 112.559 210.564 210.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 790 0.000256 1024 270 552 45056 7.01379 3.5287 36.9656 104.889 152.542 152.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 930 0.000256 2048 220 7800 59392 9.38854 7.02682 872.594 209.533 1098.65 1098.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1980 0.000128 512 100 1224 152064 2.93053 3.41197 86.715 107.058 200.187 200.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1970 0.000256 4096 170 264 74752 13.9379 62.6636 417.779 494.422 494.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1840 0.000128 4096 230 5208 146944 28.45 2437.9 838.093 3304.49 3304.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1300 6.4e-05 512 70 624 299008 10.4788 6.70522 102.642 209.027 328.983 329.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 730 0.001024 4096 170 648 13568 2.72042 28.6024 105.237 136.602 136.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1960 0.001024 4096 220 120 17920 2.72384 7.68342 104.525 114.973 115.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 490 0.000128 2048 125 3840 81920 33.2374 14.3488 687.751 418.413 1153.92 1154.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1350 0.000512 2048 460 1248 29184 2.85901 3.428 61.3211 110.506 178.187 178.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 790 0.000256 1024 270 550 45312 6.76182 3.53347 72.5635 105.931 188.931 189.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 930 0.000256 2048 220 7800 60416 9.37546 7.03779 1071.07 211.626 1299.23 1299.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1980 0.000128 512 100 1225 152704 2.93459 3.41757 104.432 108.063 218.922 218.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1970 0.000256 4096 170 275 75104 13.9776 153.887 423.125 591.034 591.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1840 0.000128 4096 230 5200 147168 28.4332 2939.61 846.064 3814.16 3814.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1300 6.4e-05 512 70 625 300800 10.4898 6.71738 121.003 211.576 349.916 350.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 730 0.001024 4096 170 650 13824 2.7305 65.4244 105.888 174.09 174.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1960 0.001024 4096 220 125 18144 2.73312 16.4084 105.808 124.994 125.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 490 0.000128 2048 125 3825 84480 32.9142 14.3408 854.141 423.051 1324.61 1324.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1350 0.000512 2048 460 1250 29760 2.88275 3.47581 74.6398 113.177 194.251 194.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 790 0.000256 1024 270 550 45120 7.05178 3.5439 43.0476 104.959 158.751 158.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 930 0.000256 2048 220 7800 60480 9.4385 7.05114 965.98 209.671 1192.25 1192.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1980 0.000128 512 100 1225 152720 2.944 3.42259 93.5031 107.279 207.224 207.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 1970 0.000256 4096 170 275 75080 13.9776 132.605 419.073 565.701 565.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1840 0.000128 4096 230 5200 147160 28.4285 2641.2 838.138 3507.81 3507.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1300 6.4e-05 512 70 625 300800 10.5614 6.73549 108.894 209.593 335.918 336.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 730 0.001024 4096 170 650 13800 2.73203 30.537 104.812 138.122 138.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 1960 0.001024 4096 220 125 18120 2.72784 13.8914 104.727 121.388 121.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 490 0.000128 2048 125 3825 84480 33.0664 14.4056 769.314 419.182 1236.14 1236.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1350 0.000512 2048 460 1250 29760 2.90237 3.47341 66.6772 113.006 186.132 186.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 790 0.000256 1024 270 550 44160 6.77594 3.51027 63.1853 104.225 177.836 177.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 930 0.000256 2048 220 7800 60160 9.33274 7.02874 620.551 209.066 846.089 846.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1980 0.000128 512 100 1225 152640 2.93315 3.41606 60.67 107.545 174.637 174.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1970 0.000256 4096 170 275 75040 13.9708 132.526 419.375 565.917 565.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1840 0.000128 4096 230 5200 147120 28.4488 1699 838.728 2566.23 2566.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1300 6.4e-05 512 70 625 300800 10.5246 6.71334 70.6603 209.768 297.793 297.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 730 0.001024 4096 170 650 13760 2.72998 56.4962 104.942 164.215 164.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1960 0.001024 4096 220 125 18080 2.72998 13.9344 104.812 121.518 121.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 490 0.000128 2048 125 3825 84480 32.9801 14.3544 495.322 419.673 962.498 962.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1350 0.000512 2048 460 1250 29600 2.88768 3.46806 43.002 111.678 161.11 161.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 790 0.000256 1024 270 550 44928 6.98733 3.53219 42.2831 104.802 157.748 157.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 930 0.000256 2048 220 7800 60288 9.37846 7.04515 1023.49 209.349 1249.37 1249.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1980 0.000128 512 100 1225 152736 2.93555 3.41686 100.203 107.749 214.379 214.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 25 1970 0.000256 4096 170 275 75072 13.9735 144.523 419.078 577.617 577.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1840 0.000128 4096 230 5200 147168 28.4302 2813.88 838.217 3680.57 3680.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1300 6.4e-05 512 70 625 300672 10.4986 6.72653 116.385 209.515 343.253 343.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 730 0.001024 4096 170 650 13776 2.72179 32.4361 104.735 139.933 139.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 25 1960 0.001024 4096 220 125 18096 2.71568 15.3272 104.648 122.734 122.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 490 0.000128 2048 125 3825 83712 33.056 14.5613 809.158 418.55 1275.48 1275.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1350 0.000512 2048 460 1250 29760 2.89744 3.4687 71.3147 112.98 190.733 190.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 790 0.000256 1024 270 550 44544 6.97555 3.51802 33.2214 104.307 148.166 148.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 930 0.000256 2048 220 7800 60288 9.35123 7.02998 659.935 209.387 885.808 885.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1980 0.000128 512 100 1225 152640 2.92381 3.41043 64.6548 107.516 178.579 178.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 1970 0.000256 4096 170 275 74976 13.9651 143.823 418.651 576.483 576.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1840 0.000128 4096 230 5200 147072 28.4303 1813.22 837.606 2679.31 2679.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1300 6.4e-05 512 70 625 300288 10.4982 6.7113 75.3561 209.209 301.904 302.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 730 0.001024 4096 170 650 13728 2.7256 60.7953 104.687 168.252 168.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 1960 0.001024 4096 220 125 18048 2.73155 15.3375 104.611 122.723 122.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 490 0.000128 2048 125 3825 82944 32.9104 14.346 518.018 416.439 981.879 982.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1350 0.000512 2048 460 1250 29568 2.87523 3.45709 45.7881 112.012 164.205 164.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 790 0.000256 1024 270 550 44800 7.04333 3.53834 45.0938 104.806 160.627 160.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 930 0.000256 2048 220 7800 60256 9.39507 7.09194 1101.94 209.373 1327.91 1328.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1980 0.000128 512 100 1225 152656 2.94131 3.42221 107.421 107.438 221.295 221.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1970 0.000256 4096 170 275 75040 13.9358 81.6712 418.949 514.601 514.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1840 0.000128 4096 230 5200 147112 28.4275 3019.46 837.956 3885.9 3885.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1300 6.4e-05 512 70 625 300608 10.5558 6.73075 124.787 209.568 351.77 351.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 730 0.001024 4096 170 650 13776 2.7329 35.5922 104.776 143.146 143.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1960 0.001024 4096 220 125 18088 2.72262 9.09242 104.656 116.513 116.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 490 0.000128 2048 125 3825 84224 33.0236 14.3745 877.038 418.533 1343.13 1343.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1350 0.000512 2048 460 1250 29792 2.89568 3.4745 76.5664 111.66 194.669 194.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 790 0.000256 1024 270 550 44800 7.0023 3.53482 29.6718 104.969 145.319 145.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 930 0.000256 2048 220 7800 60032 9.38506 7.09683 689.992 209.686 916.262 916.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1980 0.000128 512 100 1225 152544 2.93117 3.41606 68.0468 107.591 182.057 182.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 25 1970 0.000256 4096 170 275 74928 13.9663 164.684 419.004 597.699 597.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1840 0.000128 4096 230 5200 147056 28.418 1897.07 838.655 2764.18 2764.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1300 6.4e-05 512 70 625 300160 10.5075 6.7201 79.2327 209.471 306.061 306.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 730 0.001024 4096 170 650 13664 2.71478 22.6982 104.562 130.016 130.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 25 1960 0.001024 4096 220 125 18032 2.72003 17.8974 104.729 125.39 125.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 490 0.000128 2048 125 3825 84224 32.9534 14.4177 551.2 418.959 1017.69 1017.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1350 0.000512 2048 460 1250 29568 2.87539 3.45907 48.5563 112.296 167.258 167.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 790 0.000256 1024 270 550 45056 6.58544 3.52723 39.6033 104.645 154.502 154.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 930 0.000256 2048 220 7800 60160 9.34822 7.0529 1089.93 209.048 1315.49 1315.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1980 0.000128 512 100 1225 152704 2.92659 3.41334 108.124 107.541 222.077 222.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1970 0.000256 4096 170 275 75072 13.9705 84.1932 419.336 517.542 517.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1840 0.000128 4096 230 5200 147136 28.4494 3060.39 838.144 3927.03 3927.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1300 6.4e-05 512 70 625 300544 10.5069 6.71936 128.116 209.616 355.088 355.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 730 0.001024 4096 170 650 13760 2.7271 36.9054 104.731 144.405 144.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1960 0.001024 4096 220 125 18112 2.72794 9.43859 104.821 117.03 117.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 490 0.000128 2048 125 3825 83968 32.9054 14.3711 892.639 417.876 1357.97 1358.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1350 0.000512 2048 460 1250 29696 2.8872 3.46941 79.7139 112.577 198.722 198.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 790 0.000256 1024 270 550 45056 7.00685 3.52461 32.1193 104.823 147.616 147.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 930 0.000256 2048 220 7800 59904 9.36387 7.04307 689.423 209.386 915.32 915.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1980 0.000128 512 100 1225 152320 2.92778 3.41197 69.5835 107.278 183.269 183.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1970 0.000256 4096 170 275 75008 13.9694 56.7153 419.51 490.238 490.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1840 0.000128 4096 230 5200 147072 28.4339 1959.24 838.813 2826.53 2826.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1300 6.4e-05 512 70 625 300032 10.5176 6.71744 85.083 209.823 312.27 312.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 730 0.001024 4096 170 650 13696 2.72608 24.6076 104.818 132.195 132.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1960 0.001024 4096 220 125 18048 2.73085 6.75347 104.959 114.484 114.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 490 0.000128 2048 125 3825 83968 32.9191 14.3954 576.089 418.96 1042.54 1042.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1350 0.000512 2048 460 1250 29696 2.88947 3.48563 53.1033 104.933 164.483 164.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 790 0.000256 1024 270 550 44928 7.0239 3.53283 51.1047 104.562 166.367 166.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 930 0.000256 2048 220 7800 60192 9.42861 7.1496 1212.62 209.646 1438.96 1439.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1980 0.000128 512 100 1225 152640 2.93254 3.41811 118.305 108.51 233.238 233.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1970 0.000256 4096 170 275 75024 13.9443 0 418.887 432.839 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 790 0.000256 1024 270 550 43776 6.96643 3.50061 35.9379 103.858 150.406 150.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 930 0.000256 2048 220 7800 59904 9.35939 7.0903 865.343 209.006 1090.91 1091.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1980 0.000128 512 100 1225 152640 2.93478 3.41792 85.0796 106.124 197.629 197.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1970 0.000256 4096 170 275 74880 13.9653 63.9815 418.4 496.39 496.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1840 0.000128 4096 230 5200 147024 28.4224 2374.25 837.63 3240.35 3240.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1300 6.4e-05 512 70 625 300672 10.5072 6.72384 99.1425 209.496 326 326.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 730 0.001024 4096 170 650 13680 2.72176 27.9925 104.686 135.443 135.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1960 0.001024 4096 220 125 18000 2.72749 7.73011 104.607 115.107 115.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 490 0.000128 2048 125 3825 80640 33.1034 14.2906 664.15 414.515 1126.24 1126.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1350 0.000512 2048 460 1250 29664 2.89178 3.47331 60.6288 110.803 177.869 177.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 790 0.000256 1024 270 550 44160 6.98042 3.50688 48.3815 104.24 163.252 163.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 930 0.000256 2048 220 7800 60160 9.34406 7.00826 1177.63 209.087 1403.17 1403.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1980 0.000128 512 100 1225 152640 2.92902 3.41731 114.508 107.26 228.186 228.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1970 0.000256 4096 170 275 75040 13.9752 86.0653 419.414 519.496 519.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1840 0.000128 4096 230 5200 147120 28.4401 3224.41 838.813 4091.71 4091.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1300 6.4e-05 512 70 625 300800 10.4961 6.72243 133.261 209.795 360.405 360.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 730 0.001024 4096 170 650 13760 2.72672 37.7239 104.897 145.39 145.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1960 0.001024 4096 220 125 18080 2.7247 9.76669 104.828 117.361 117.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 490 0.000128 2048 125 3825 84480 32.9716 14.4279 942.662 419.545 1409.78 1409.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1350 0.000512 2048 460 1250 29600 2.88768 3.46522 81.9672 112.671 201.062 201.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 790 0.000256 1024 270 550 43520 6.94938 3.48266 34.0046 103.485 148.064 148.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 930 0.000256 2048 220 7800 59520 9.31171 7.00621 817.411 208.44 1042.27 1042.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1980 0.000128 512 100 1225 152320 2.9209 3.41066 80.6321 106.916 193.952 194.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1970 0.000256 4096 170 275 74880 13.9608 60.6125 418.993 493.609 493.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1840 0.000128 4096 230 5200 147040 28.443 2251.78 838.81 3119.08 3119.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1300 6.4e-05 512 70 625 300800 10.4854 6.71744 94.2862 209.851 321.466 321.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 730 0.001024 4096 170 650 13600 2.71565 26.585 104.47 133.811 133.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1960 0.001024 4096 220 125 17920 2.70746 7.16387 104.39 114.304 114.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 490 0.000128 2048 125 3825 81920 32.6284 14.3215 640.346 412.983 1100.45 1100.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1350 0.000512 2048 460 1250 29440 2.87334 3.45638 57.5479 111.337 175.285 175.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 790 0.000256 1024 270 550 44544 6.87856 3.51846 57.9621 104.305 172.804 172.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 930 0.000256 2048 220 7800 60288 9.35901 7.02874 1430.57 209.387 1656.45 1656.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1980 0.000128 512 100 1225 152640 2.9249 3.41251 140.344 107.219 253.971 254.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1970 0.000256 4096 170 275 74976 13.9612 104.942 418.656 537.603 537.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1840 0.000128 4096 230 5200 147072 28.4196 3910.7 837.644 4776.81 4776.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1300 6.4e-05 512 70 625 300288 10.4846 6.71539 163.322 209.261 389.914 390.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 730 0.001024 4096 170 650 13728 2.72448 45.7613 104.682 153.212 153.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1960 0.001024 4096 220 125 18048 2.7255 11.6695 104.607 119.044 119.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 490 0.000128 2048 125 3825 82944 32.8806 14.3234 1121.82 416.336 1585.54 1585.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1350 0.000512 2048 460 1250 29568 2.87747 3.45693 99.4653 111.745 217.618 217.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 790 0.000256 1024 270 550 43008 6.96896 3.48282 37.286 103.433 151.316 151.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 930 0.000256 2048 220 7800 59904 9.3351 7.04307 955.285 208.68 1180.45 1180.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1980 0.000128 512 100 1225 152448 2.92045 3.41197 93.8317 106.957 207.192 207.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1970 0.000256 4096 170 275 74880 13.9716 70.7117 418.769 503.5 503.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1840 0.000128 4096 230 5200 146880 28.4201 2619.51 837.339 3485.32 3485.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1300 6.4e-05 512 70 625 299520 10.5207 6.71251 109.489 209.327 336.179 336.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 730 0.001024 4096 170 650 13632 2.7256 31.109 104.715 138.592 138.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1960 0.001024 4096 220 125 17856 2.71059 7.8936 104.118 114.764 114.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 490 0.000128 2048 125 3825 79872 33.0285 14.2631 723.117 412.766 1183.35 1183.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1350 0.000512 2048 460 1250 29568 2.88365 3.46883 67.1043 111.52 185.05 185.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 790 0.000256 1024 270 550 44800 6.9456 3.53494 58.591 104.373 173.586 173.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 930 0.000256 2048 220 7800 60400 9.41821 7.05181 1431.53 209.569 1657.67 1657.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1980 0.000128 512 100 1225 152400 2.95139 3.41837 140.314 108.233 254.99 255.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1970 0.000256 4096 170 275 75000 13.989 105.046 418.896 537.976 538.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1840 0.000128 4096 230 5200 147100 28.4476 3944.19 837.979 4810.67 4810.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1300 6.4e-05 512 70 625 300000 10.5669 6.73469 163.726 209.377 390.531 390.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 730 0.001024 4096 170 650 13700 2.71984 45.8668 104.577 153.206 153.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1960 0.001024 4096 220 125 18000 2.72042 11.9808 104.387 119.13 119.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 490 0.000128 2048 125 3825 83200 33.0193 14.3567 1128 416.601 1592.15 1592.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1350 0.000512 2048 460 1250 29600 2.89363 3.46643 99.5142 112.899 218.844 218.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 790 0.000256 1024 270 550 43200 7.00634 3.49363 39.616 103.419 153.677 153.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 930 0.000256 2048 220 7800 60000 9.36586 7.02195 957.66 208.741 1182.89 1182.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1980 0.000128 512 100 1225 152400 2.93274 3.41866 93.924 107.042 207.391 207.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1970 0.000256 4096 170 275 74800 13.9322 70.9305 418.286 503.193 503.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1840 0.000128 4096 230 5200 147000 28.4376 2637.75 837.834 3504.07 3504.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1300 6.4e-05 512 70 625 299200 10.55 6.72358 109.094 209.414 335.912 336.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 730 0.001024 4096 170 650 13600 2.72253 31.4157 104.564 138.745 138.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1960 0.001024 4096 220 125 17800 2.7064 8.26778 103.84 114.859 114.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 490 0.000128 2048 125 3825 80000 33.1091 14.3124 725.388 412.651 1185.64 1185.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1350 0.000512 2048 460 1250 29600 2.89818 3.47421 67.186 112.614 186.243 186.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 790 0.000256 1024 270 550 44800 6.9175 3.5305 54.857 104.86 170.308 170.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 930 0.000256 2048 220 7800 60032 9.38406 7.03898 1381.58 209.461 1607.57 1607.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1980 0.000128 512 100 1225 152544 2.92944 3.41603 135.192 106.214 247.824 247.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1970 0.000256 4096 170 275 74928 13.9595 101.859 418.534 534.397 534.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1840 0.000128 4096 230 5200 147056 28.4099 3794.26 837.734 4660.45 4660.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1300 6.4e-05 512 70 625 300160 10.5014 6.72365 159.14 209.245 385.744 385.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 730 0.001024 4096 170 650 13664 2.71114 44.2336 104.439 151.426 151.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1960 0.001024 4096 220 125 18032 2.72538 11.3053 104.618 118.692 118.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 490 0.000128 2048 125 3825 84224 32.9347 14.3806 1106.49 418.493 1572.47 1572.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1350 0.000512 2048 460 1250 29568 2.87101 3.45568 96.4734 111.976 214.849 214.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 790 0.000256 1024 270 550 43008 6.98986 3.48973 36.4031 103.813 150.84 150.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 930 0.000256 2048 220 7800 59136 9.26755 6.94301 896.023 207.376 1119.71 1119.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1980 0.000128 512 100 1225 152320 2.92659 3.41104 89.5274 106.666 202.601 202.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1970 0.000256 4096 170 275 74816 13.9676 67.6372 418.578 500.227 500.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1840 0.000128 4096 230 5200 146944 28.4344 2482.07 837.819 3348.38 3348.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1300 6.4e-05 512 70 625 299264 10.5106 6.71539 103.634 209.338 330.324 330.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 730 0.001024 4096 170 650 13440 2.70589 28.3709 103.852 134.973 135.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1960 0.001024 4096 220 125 17920 2.72384 7.43424 104.633 114.834 114.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 490 0.000128 2048 125 3825 82432 32.7284 14.3009 709.223 414.207 1170.63 1170.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1350 0.000512 2048 460 1250 29120 2.86522 3.44064 62.4622 110.087 178.926 179.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 790 0.000256 1024 270 550 44160 7.06461 3.53302 52.2286 104.724 167.692 167.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 930 0.000256 2048 220 7800 60000 9.37885 7.06365 1337.97 209.361 1563.88 1563.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1980 0.000128 512 100 1225 152400 2.92874 3.4153 132.313 106.132 244.864 244.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1970 0.000256 4096 170 275 75000 13.9694 98.9244 419.414 532.353 532.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1840 0.000128 4096 230 5200 147000 28.4174 3666.45 838.389 4533.31 4533.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1300 6.4e-05 512 70 625 300480 10.5414 6.72528 153.682 209.6 380.681 380.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 730 0.001024 4096 170 650 13680 2.7177 42.8626 104.687 150.311 150.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1960 0.001024 4096 220 125 18000 2.71978 11.639 104.604 119.006 119.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 490 0.000128 2048 125 3825 82560 33.1328 14.3811 1048.43 417.935 1514.06 1514.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1350 0.000512 2048 460 1250 29520 2.89792 3.4671 93.5302 112.303 212.273 212.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 790 0.000256 1024 270 550 42240 6.99027 3.48944 35.5204 103.571 149.718 149.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 930 0.000256 2048 220 7800 59520 9.3888 7.09389 880.396 209.465 1106.44 1106.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1980 0.000128 512 100 1225 152160 2.93478 3.41811 87.8976 107.317 201.642 201.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1970 0.000256 4096 170 275 74880 13.9761 65.4119 419.322 498.754 498.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1840 0.000128 4096 230 5200 146880 28.4317 2435 838.194 3301.67 3301.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1300 6.4e-05 512 70 625 299520 10.4812 6.7112 102.776 208.996 329.093 329.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 730 0.001024 4096 170 650 13440 2.7111 28.2788 104.015 135.049 135.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1960 0.001024 4096 220 125 17760 2.70906 7.77216 103.936 114.46 114.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 490 0.000128 2048 125 3825 80640 32.9372 14.2711 679.554 413.172 1140.11 1140.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1350 0.000512 2048 460 1250 28800 2.85962 3.41837 61.0211 109.642 177.011 177.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 790 0.000256 1024 270 550 45056 7.00826 3.5287 53.8902 104.805 169.376 169.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 930 0.000256 2048 220 7800 59904 9.37222 7.02845 1279.03 209.365 1504.9 1505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1980 0.000128 512 100 1225 152320 2.93008 3.41776 126.331 107.159 239.912 239.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1970 0.000256 4096 170 275 75008 13.9776 94.4046 419.461 527.887 527.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1840 0.000128 4096 230 5200 147072 28.4383 3521.15 838.748 4388.38 4388.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1300 6.4e-05 512 70 625 300032 10.5344 6.71914 146.571 210.518 374.47 374.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 730 0.001024 4096 170 650 13696 2.72992 40.8299 104.802 148.404 148.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1960 0.001024 4096 220 125 18048 2.72794 10.8619 104.894 118.524 118.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 490 0.000128 2048 125 3825 83968 32.9085 14.337 1019.04 418.259 1484.71 1484.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1350 0.000512 2048 460 1250 29696 2.89216 3.4808 89.5732 112.47 208.486 208.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 790 0.000256 1024 270 550 45056 7.01267 3.52666 37.6986 104.904 153.288 153.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 930 0.000256 2048 220 7800 59392 9.38374 7.03693 893.8 209.568 1119.9 1120
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1980 0.000128 512 100 1225 152064 2.92643 3.41187 89.0818 107.075 202.569 202.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1970 0.000256 4096 170 275 74752 13.9711 66.9404 418.483 499.439 499.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1840 0.000128 4096 230 5200 146944 28.4365 2506.9 838.147 3373.53 3373.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1300 6.4e-05 512 70 625 299008 10.4886 6.70694 104.006 209.059 330.389 330.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 730 0.001024 4096 170 650 13568 2.72352 29.2644 104.732 136.763 136.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1960 0.001024 4096 220 125 17920 2.72794 8.43328 104.821 116.026 116.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 490 0.000128 2048 125 3825 81920 33.2412 14.3293 702.068 418.443 1168.25 1168.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1350 0.000512 2048 460 1250 29184 2.85702 3.42736 62.8523 111.418 180.626 180.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 790 0.000256 1024 270 544 45056 6.90595 3.53469 61.6989 105.023 177.298 177.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 930 0.000256 2048 220 7808 60416 9.37296 7.11699 941.128 209.792 1167.52 1167.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1980 0.000128 512 100 1216 152768 2.92861 3.40992 90.1882 108.217 204.814 204.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1970 0.000256 4096 170 288 74944 14.0022 135.328 419.355 568.731 568.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1840 0.000128 4096 230 5216 147136 28.4415 2579.52 838.689 3446.7 3446.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1300 6.4e-05 512 70 608 300800 10.5037 6.71402 103.727 209.737 330.809 330.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 730 0.001024 4096 170 640 13888 2.72998 52.8036 104.853 160.429 160.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1960 0.001024 4096 220 128 18112 2.73392 14.0595 104.897 121.732 121.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 490 0.000128 2048 125 3840 83968 33.0063 14.6248 745.233 419.454 1212.48 1212.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1350 0.000512 2048 460 1248 29760 2.88563 3.46726 65.4176 112.212 184.058 184.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 790 0.000256 1024 270 544 44544 6.80493 3.52426 60.3769 104.631 175.478 175.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 930 0.000256 2048 220 7808 60160 9.34013 7.0144 603.237 209.164 828.871 828.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1980 0.000128 512 100 1216 152704 2.932 3.40835 58.3689 107.492 172.274 172.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1970 0.000256 4096 170 288 74880 13.9872 135.675 418.83 568.534 568.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1840 0.000128 4096 230 5216 147072 28.4264 1656.07 837.814 2522.36 2522.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1300 6.4e-05 512 70 608 300544 10.5189 6.71539 67.3285 209.984 294.675 294.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 730 0.001024 4096 170 640 13824 2.72202 52.9613 104.589 160.314 160.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1960 0.001024 4096 220 128 18048 2.72794 14.0317 104.636 121.438 121.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 490 0.000128 2048 125 3840 82944 33.0597 14.4038 473.997 417.85 939.468 939.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1350 0.000512 2048 460 1248 29696 2.88563 3.46701 42.3633 111.681 160.47 160.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 32 790 0.000256 1024 270 544 45120 7.04435 3.54714 40.7813 105.037 156.553 156.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 930 0.000256 2048 220 7808 60480 9.42003 7.05331 962.761 209.817 1189.15 1189.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1980 0.000128 512 100 1216 152720 2.9417 3.41891 92.844 108.229 207.507 207.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 32 1970 0.000256 4096 170 288 74960 13.9981 139.604 419.49 573.137 573.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1840 0.000128 4096 230 5216 147120 28.4323 2639.93 838.663 3507.07 3507.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1300 6.4e-05 512 70 608 300800 10.5382 6.72986 106.807 209.748 333.952 334.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 730 0.001024 4096 170 640 13880 2.72829 30.378 104.855 138.003 138.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 32 1960 0.001024 4096 220 128 18080 2.72768 14.6794 104.765 122.213 122.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 490 0.000128 2048 125 3840 83840 33.1892 14.3969 760.512 419.503 1227.76 1227.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1350 0.000512 2048 460 1248 29760 2.90406 3.47341 66.571 113.143 186.162 186.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 790 0.000256 1024 270 544 44160 6.97501 3.50454 30.8487 105.157 146.632 146.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 930 0.000256 2048 220 7808 60160 9.33782 7.01926 615.868 210.934 843.267 843.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1980 0.000128 512 100 1216 152640 2.93888 3.42157 59.9143 108.565 174.912 174.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 1970 0.000256 4096 170 288 74880 13.9857 141.176 423.037 578.242 578.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1840 0.000128 4096 230 5216 147040 28.4177 1693.63 845.952 2568.04 2568.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1300 6.4e-05 512 70 608 300800 10.5057 6.72154 69.1515 211.646 298.152 298.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 730 0.001024 4096 170 640 13840 2.72794 54.2102 105.787 162.767 162.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 1960 0.001024 4096 220 128 18000 2.72138 14.6524 105.809 123.224 123.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 490 0.000128 2048 125 3840 83200 33.1665 14.3554 485.858 423.309 956.849 956.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1350 0.000512 2048 460 1248 29600 2.88307 3.46285 42.2334 112.44 161.092 161.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 790 0.000256 1024 270 544 44928 6.99597 3.53539 43.8087 104.779 159.264 159.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 930 0.000256 2048 220 7808 60288 9.35901 7.0575 1040.7 209.317 1266.54 1266.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1980 0.000128 512 100 1216 152736 2.93494 3.4168 100.481 106.502 213.41 213.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 32 1970 0.000256 4096 170 288 74928 13.9936 162.443 418.998 595.479 595.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1840 0.000128 4096 230 5216 147120 28.4345 2855.55 837.978 3722.01 3722.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1300 6.4e-05 512 70 608 300672 10.5082 6.72154 115.867 209.486 342.716 342.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 730 0.001024 4096 170 640 13872 2.73699 32.7905 104.761 140.331 140.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1960 0.001024 4096 220 128 18096 2.72675 9.05136 104.809 116.628 116.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 490 0.000128 2048 125 3840 83712 33.0078 14.3974 823.76 418.433 1289.78 1289.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1350 0.000512 2048 460 1248 29760 2.89114 3.47526 72.4171 111.85 190.709 190.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 790 0.000256 1024 270 544 44544 6.98029 3.52048 27.3567 104.325 142.323 142.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 930 0.000256 2048 220 7808 60288 9.35546 7.10256 666.015 209.416 891.996 892.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1980 0.000128 512 100 1216 152640 2.92454 3.41059 65.0139 107.324 178.75 178.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 32 1970 0.000256 4096 170 288 74880 13.9919 161.124 418.953 594.115 594.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1840 0.000128 4096 230 5216 147072 28.4412 1817.76 837.874 2684.13 2684.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1300 6.4e-05 512 70 608 300288 10.4786 6.71162 75.029 209.233 301.585 301.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 730 0.001024 4096 170 640 13824 2.7304 21.3852 104.743 128.902 128.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 32 1960 0.001024 4096 220 128 18048 2.73213 16.8899 104.795 124.46 124.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 490 0.000128 2048 125 3840 82944 32.8915 14.3399 522.055 416.512 985.96 986.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1350 0.000512 2048 460 1248 29568 2.87274 3.46064 46.4912 112.072 164.969 165.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 790 0.000256 1024 270 544 44800 7.05069 3.53894 41.5044 104.877 157.117 157.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 930 0.000256 2048 220 7808 60256 9.4143 7.04096 1023.28 209.517 1249.36 1249.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1980 0.000128 512 100 1216 152656 2.93923 3.41571 98.7341 107.566 212.727 212.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1970 0.000256 4096 170 288 74928 13.9844 79.3773 419.394 512.801 512.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1840 0.000128 4096 230 5216 147112 28.4411 2798 838.688 3665.18 3665.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1300 6.4e-05 512 70 608 300608 10.5434 6.72899 113.353 209.713 340.469 340.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 730 0.001024 4096 170 640 13832 2.7248 32.5012 104.677 139.947 140.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1960 0.001024 4096 220 128 18088 2.72998 8.58317 104.892 116.247 116.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 490 0.000128 2048 125 3840 83328 33.2063 14.3957 805.669 418.883 1272.32 1272.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1350 0.000512 2048 460 1248 29792 2.9048 3.48134 71.5026 111.913 189.874 189.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 790 0.000256 1024 270 544 44800 7.00653 3.53283 27.4198 104.84 142.939 143.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 930 0.000256 2048 220 7808 60032 9.3815 7.05667 652.405 209.429 878.379 878.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1980 0.000128 512 100 1216 152544 2.93475 3.41696 63.5892 107.479 177.493 177.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 32 1970 0.000256 4096 170 288 74816 13.9866 145.196 418.636 577.863 577.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1840 0.000128 4096 230 5216 147056 28.4467 1791.16 837.769 2657.43 2657.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1300 6.4e-05 512 70 608 300160 10.51 6.72358 72.9882 209.215 299.565 299.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 730 0.001024 4096 170 640 13776 2.72093 21.4982 104.559 128.82 128.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1960 0.001024 4096 220 128 18032 2.73018 6.00758 104.782 113.562 113.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 490 0.000128 2048 125 3840 82432 33.2261 14.3503 508.311 418.427 974.486 974.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1350 0.000512 2048 460 1248 29568 2.87334 3.45581 45.8145 104.328 156.544 156.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 32 790 0.000256 1024 270 544 44352 7.06371 3.54272 24.8691 104.96 140.576 140.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 930 0.000256 2048 220 7808 59808 9.41309 7.05613 531.556 209.668 757.798 757.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1980 0.000128 512 100 1216 152208 2.9448 3.42221 52.4441 108.419 167.302 167.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 32 1970 0.000256 4096 170 288 74760 13.9882 144.952 418.81 577.796 577.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1840 0.000128 4096 230 5216 147000 28.4479 1475.11 838.107 2341.71 2341.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1300 6.4e-05 512 70 608 299712 10.5552 6.73997 60.6771 209.38 287.482 287.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 730 0.001024 4096 170 640 13608 2.7136 17.5242 104.004 124.285 124.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 32 1960 0.001024 4096 220 128 17976 2.72938 15.03 104.815 122.615 122.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 490 0.000128 2048 125 3840 83328 33.1712 14.4428 423.01 418.759 889.544 889.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1350 0.000512 2048 460 1248 29232 2.88346 3.45088 37.3532 111.803 155.559 155.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 790 0.000256 1024 270 544 44544 7.01517 3.52678 43.0794 104.609 158.369 158.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 930 0.000256 2048 220 7808 60160 9.35907 7.01341 988.269 208.971 1213.72 1213.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1980 0.000128 512 100 1216 152704 2.93043 3.41133 97.0272 107.763 211.203 211.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1970 0.000256 4096 170 288 74880 13.9836 80.5663 418.724 513.318 513.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1840 0.000128 4096 230 5216 147072 28.4222 2755.52 837.624 3621.62 3621.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1300 6.4e-05 512 70 608 300544 10.5139 6.71475 114.731 209.533 341.617 341.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 730 0.001024 4096 170 640 13824 2.7247 33.1448 104.566 140.478 140.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1960 0.001024 4096 220 128 18048 2.72182 8.9479 104.604 116.318 116.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 490 0.000128 2048 125 3840 82944 33.0354 14.389 795.613 417.843 1261.05 1261.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1350 0.000512 2048 460 1248 29696 2.88438 3.46317 72.329 111.536 190.283 190.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 790 0.000256 1024 270 544 44032 7.0432 3.52822 29.1673 104.704 144.585 144.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 930 0.000256 2048 220 7808 59904 9.37094 7.01933 629.028 209.156 854.679 854.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1980 0.000128 512 100 1216 152320 2.9313 3.41382 62.548 107.356 176.321 176.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1970 0.000256 4096 170 288 74752 13.9796 55.1144 418.435 487.572 487.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1840 0.000128 4096 230 5216 146944 28.4204 1793.97 837.347 2659.79 2659.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1300 6.4e-05 512 70 608 300032 10.5349 6.71334 77.1314 209.59 304.099 304.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 730 0.001024 4096 170 640 13696 2.71318 22.741 104.231 129.727 129.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1960 0.001024 4096 220 128 17920 2.7177 6.52851 104.272 113.558 113.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 490 0.000128 2048 125 3840 81920 33.213 14.3818 513.768 417.846 979.382 979.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1350 0.000512 2048 460 1248 29696 2.89222 3.48502 49.084 112.715 168.246 168.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 790 0.000256 1024 270 544 43008 6.96861 3.48262 24.2086 103.406 138.212 138.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 930 0.000256 2048 220 7808 59904 9.32589 7.01475 526.02 208.624 751.085 751.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1980 0.000128 512 100 1216 152448 2.9263 3.40646 52.7408 107.146 166.293 166.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 16 32 1970 0.000256 4096 170 288 74688 13.9742 135.549 418.408 567.975 568.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1840 0.000128 4096 230 5216 146880 28.4221 1487.34 837.283 2353.09 2353.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1300 6.4e-05 512 70 608 299520 10.5246 6.71469 63.6363 209.277 290.281 290.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 730 0.001024 4096 170 640 13632 2.7095 18.7644 104.227 125.743 125.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 16 32 1960 0.001024 4096 220 128 17856 2.7095 13.8431 104.272 120.867 120.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 490 0.000128 2048 125 3840 79872 33.0241 14.3254 419.328 412.486 879.324 879.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1350 0.000512 2048 460 1248 29568 2.88397 3.46726 40.6804 110.281 157.383 157.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 790 0.000256 1024 270 544 44928 6.92253 3.53283 57.7763 104.731 173.108 173.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 930 0.000256 2048 220 7808 60192 9.39699 7.05187 1476.71 209.849 1703.11 1703.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1980 0.000128 512 100 1216 152640 2.93306 3.41994 142.099 107.424 255.951 256.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1970 0.000256 4096 170 288 74880 13.9858 113.171 419.284 546.485 546.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1840 0.000128 4096 230 5216 147096 28.4508 4026.69 838.829 4894.01 4894.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1300 6.4e-05 512 70 608 300672 10.5352 6.72813 163.703 209.714 390.813 390.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 730 0.001024 4096 170 640 13824 2.72179 46.8071 104.74 154.313 154.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1960 0.001024 4096 220 128 18072 2.7305 12.3054 104.907 119.987 120.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 490 0.000128 2048 125 3840 82944 33.1282 14.4957 1157.3 417.823 1622.93 1623.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1350 0.000512 2048 460 1248 29664 2.89149 3.46726 102.794 112.334 221.559 221.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 790 0.000256 1024 270 544 43776 6.9617 3.50099 37.7024 103.898 152.206 152.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 930 0.000256 2048 220 7808 59904 9.3728 7.02669 928 209.094 1153.6 1153.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1980 0.000128 512 100 1216 152640 2.93549 3.41811 92.5005 107.266 206.191 206.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1970 0.000256 4096 170 288 74736 13.9726 71.0142 418.549 503.579 503.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1840 0.000128 4096 230 5216 147024 28.4384 2597.72 838.127 3464.33 3464.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1300 6.4e-05 512 70 608 300672 10.5025 6.72259 107.329 209.58 334.26 334.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 730 0.001024 4096 170 640 13680 2.7095 30.0619 104.259 137.072 137.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1960 0.001024 4096 220 128 18000 2.72339 8.31181 104.818 115.896 115.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 490 0.000128 2048 125 3840 80640 33.1046 14.293 723.229 415.287 1186.09 1186.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1350 0.000512 2048 460 1248 29664 2.88973 3.47498 65.7346 111.034 183.205 183.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 790 0.000256 1024 270 544 44928 7.04349 3.54534 32.8886 104.768 148.39 148.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 930 0.000256 2048 220 7808 59616 9.40493 7.03136 763.933 209.284 989.757 989.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1980 0.000128 512 100 1216 152496 2.93206 3.4161 76.4088 107.26 190.087 190.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1970 0.000256 4096 170 288 74736 13.9768 58.8365 418.942 491.798 491.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1840 0.000128 4096 230 5216 146880 28.4114 2104.43 837.738 2970.63 2970.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1300 6.4e-05 512 70 608 298944 10.5051 6.71651 87.3672 208.862 313.576 313.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 730 0.001024 4096 170 640 13608 2.70742 24.0791 104.26 131.089 131.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1960 0.001024 4096 220 128 17928 2.72006 6.40614 104.821 113.991 114.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 490 0.000128 2048 125 3840 82944 33.15 14.3603 604.219 417.868 1069.77 1069.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1350 0.000512 2048 460 1248 28944 2.8672 3.43069 52.1704 110.068 168.608 168.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 790 0.000256 1024 270 544 44160 6.87747 3.51027 55.4304 104.216 170.174 170.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 930 0.000256 2048 220 7808 60160 9.3225 7.0103 1372.12 209.038 1597.59 1597.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1980 0.000128 512 100 1216 152640 2.92864 3.41594 133.716 107.284 247.417 247.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1970 0.000256 4096 170 288 74880 13.9896 105.434 419.218 538.683 538.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1840 0.000128 4096 230 5216 147040 28.4182 3781.43 838.338 4648.23 4648.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1300 6.4e-05 512 70 608 300800 10.5035 6.72099 154.703 209.748 381.803 381.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 730 0.001024 4096 170 640 13840 2.72794 43.4904 104.836 151.095 151.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1960 0.001024 4096 220 128 18000 2.72016 11.7836 104.534 119.081 119.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 490 0.000128 2048 125 3840 83200 33.1572 14.3677 1085.4 419.446 1552.54 1552.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1350 0.000512 2048 460 1248 29600 2.88339 3.46448 95.5753 111.538 213.531 213.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 790 0.000256 1024 270 544 43520 6.94304 3.48362 38.3902 103.363 152.324 152.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 930 0.000256 2048 220 7808 59520 9.312 7.00883 917.63 208.194 1142.25 1142.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1980 0.000128 512 100 1216 152320 2.9225 3.4129 89.2678 105.789 201.467 201.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1970 0.000256 4096 170 288 74720 13.9822 71.6145 418.391 504.031 504.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1840 0.000128 4096 230 5216 146880 28.4285 2546.28 837.098 3411.86 3411.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1300 6.4e-05 512 70 608 300800 10.4974 6.71725 102.95 209.594 329.888 329.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 730 0.001024 4096 170 640 13760 2.72384 29.8228 104.751 137.339 137.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1960 0.001024 4096 220 128 17920 2.71568 8.18448 104.437 115.382 115.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 490 0.000128 2048 125 3840 79360 33.0592 14.2602 695.2 412.461 1155.16 1155.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1350 0.000512 2048 460 1248 29440 2.87027 3.4552 64.337 104.381 175.117 175.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 790 0.000256 1024 270 544 42240 6.99283 3.48979 30.2897 103.581 144.498 144.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 930 0.000256 2048 220 7808 59520 9.37818 7.02829 768.367 209.491 994.373 994.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1980 0.000128 512 100 1216 152160 2.93427 3.41837 75.3047 106.322 188.051 188.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1970 0.000256 4096 170 288 74640 13.9814 59.8307 418.847 492.704 492.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1840 0.000128 4096 230 5216 146880 28.4067 2135.39 838.432 3002.28 3002.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1300 6.4e-05 512 70 608 299520 10.4846 6.7113 86.7639 209.025 313.114 313.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 730 0.001024 4096 170 640 13680 2.7265 24.5207 104.848 132.139 132.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1960 0.001024 4096 220 128 17760 2.712 7.19011 104.116 114.062 114.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 490 0.000128 2048 125 3840 80640 32.8966 14.2667 590.098 413.182 1050.62 1050.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1350 0.000512 2048 460 1248 28800 2.85949 3.42192 52.6916 109.382 168.428 168.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 790 0.000256 1024 270 544 44544 6.96522 3.51846 50.7017 104.429 165.757 165.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 930 0.000256 2048 220 7808 60288 9.36061 7.03898 1306.4 209.624 1532.53 1532.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1980 0.000128 512 100 1216 152640 2.92758 3.41437 127.443 106.332 240.191 240.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1970 0.000256 4096 170 288 74880 13.9934 100.19 419.354 533.583 533.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1840 0.000128 4096 230 5216 147072 28.4402 3564.48 838.76 4431.73 4431.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1300 6.4e-05 512 70 608 300288 10.4949 6.71347 144.814 209.446 371.602 371.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 730 0.001024 4096 170 640 13824 2.72794 41.6795 104.849 149.302 149.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1960 0.001024 4096 220 128 18048 2.7271 11.5643 104.895 119.233 119.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 490 0.000128 2048 125 3840 82944 32.8763 14.3164 1024.98 416.795 1489.15 1489.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1350 0.000512 2048 460 1248 29568 2.87478 3.45478 90.8944 112.008 209.308 209.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 790 0.000256 1024 270 544 43008 6.97059 3.48365 34.4891 103.53 148.615 148.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 930 0.000256 2048 220 7808 59904 9.33274 6.99597 844.719 208.874 1070.02 1070.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1980 0.000128 512 100 1216 152448 2.92595 3.41402 82.7175 107.143 196.271 196.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1970 0.000256 4096 170 288 74688 13.9766 65.1574 418.89 498.068 498.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1840 0.000128 4096 230 5216 146880 28.4254 2307.84 838.269 3174.58 3174.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1300 6.4e-05 512 70 608 299520 10.512 6.71315 95.8576 209.527 322.738 322.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 730 0.001024 4096 170 640 13632 2.71354 26.591 104.346 133.694 133.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1960 0.001024 4096 220 128 17856 2.71565 7.60451 104.389 114.751 114.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 490 0.000128 2048 125 3840 79872 33.0155 14.2682 641.034 413.077 1101.57 1101.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1350 0.000512 2048 460 1248 29568 2.88797 3.46986 59.511 111.779 177.722 177.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 790 0.000256 1024 270 544 41472 6.95648 3.45075 30.504 102.527 143.583 143.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 930 0.000256 2048 220 7808 58752 9.31709 6.97155 720.919 207.9 945.211 945.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1980 0.000128 512 100 1216 152064 2.92502 3.40758 71.4772 105.606 183.491 183.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1970 0.000256 4096 170 288 74592 13.9776 57.3508 418.487 489.858 489.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1840 0.000128 4096 230 5216 146880 28.459 2008.36 837.983 2874.85 2874.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1300 6.4e-05 512 70 608 299520 10.4585 6.71066 82.3465 208.874 308.517 308.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 730 0.001024 4096 170 640 13536 2.7136 23.0093 104.253 130.017 130.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1960 0.001024 4096 220 128 17856 2.72806 6.59517 104.802 114.167 114.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 490 0.000128 2048 125 3840 78336 32.8528 14.2131 546.729 408.717 1002.69 1002.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1350 0.000512 2048 460 1248 29376 2.87414 3.45341 50.989 110.455 167.845 167.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 790 0.000256 1024 270 544 44000 7.07046 3.53504 52.401 104.38 167.528 167.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 930 0.000256 2048 220 7808 60400 9.4183 7.04758 1289.4 209.584 1515.55 1515.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1980 0.000128 512 100 1216 152600 2.95322 3.42445 125.133 107.284 238.864 238.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1970 0.000256 4096 170 288 74900 13.9977 98.9594 419.125 532.127 532.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1840 0.000128 4096 230 5216 147000 28.4186 3519.2 837.637 4385.31 4385.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1300 6.4e-05 512 70 608 300000 10.5672 6.73178 143.552 209.402 370.385 370.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 730 0.001024 4096 170 640 13800 2.72634 40.6712 104.652 148.093 148.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1960 0.001024 4096 220 128 18000 2.71718 10.9302 104.569 118.258 118.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 490 0.000128 2048 125 3840 83200 33.0267 14.4015 1010.27 416.624 1474.5 1474.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1350 0.000512 2048 460 1248 29600 2.89622 3.46918 89.0737 112.007 207.522 207.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 790 0.000256 1024 270 544 43200 7.00464 3.49405 36.1421 103.532 150.318 150.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 930 0.000256 2048 220 7808 60000 9.38003 7.16186 889.139 208.956 1114.74 1114.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1980 0.000128 512 100 1216 152400 2.93946 3.41853 87.2494 106.145 199.828 199.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1970 0.000256 4096 170 288 74800 14 68.267 419.591 501.903 501.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1840 0.000128 4096 230 5216 146800 28.4324 2469.24 837.797 3335.51 3335.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1300 6.4e-05 512 70 608 299200 10.5749 6.72586 100.813 210.188 328.43 328.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 730 0.001024 4096 170 640 13600 2.71322 27.8725 104.206 134.834 134.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1960 0.001024 4096 220 128 17800 2.71334 8.30874 104.124 115.189 115.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 490 0.000128 2048 125 3840 80000 33.1261 14.2912 678.2 413.082 1138.88 1139.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1350 0.000512 2048 460 1248 29600 2.89539 3.47533 62.798 110.777 180.017 180.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 790 0.000256 1024 270 544 43200 7.03075 3.50378 32.0757 104.593 147.346 147.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 930 0.000256 2048 220 7808 58800 9.32557 7.02781 726.102 208.938 951.501 951.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1980 0.000128 512 100 1216 151800 2.94666 3.42314 72.3678 107.378 186.188 186.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1970 0.000256 4096 170 288 74700 13.9964 57.0131 423.244 494.299 494.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1840 0.000128 4096 230 5216 146700 28.4279 2035.32 845.348 2909.14 2909.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1300 6.4e-05 512 70 608 300000 10.5679 6.73219 83.9969 211.578 313.005 313.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 730 0.001024 4096 170 640 13500 2.71552 24.2196 105.135 132.116 132.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1960 0.001024 4096 220 128 17700 2.71261 6.99757 105.054 114.804 114.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 490 0.000128 2048 125 3840 81600 32.9006 14.4353 573.362 416.966 1037.85 1037.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1350 0.000512 2048 460 1248 28800 2.87648 3.43667 50.6188 111.56 168.564 168.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 790 0.000256 1024 270 544 44800 7.00755 3.5287 50.5365 104.865 166.084 166.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 930 0.000256 2048 220 7808 60032 9.39008 7.2192 1246.8 209.483 1473 1473.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1980 0.000128 512 100 1216 152544 2.93446 3.41306 121.22 106.281 233.924 234.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1970 0.000256 4096 170 288 74816 13.9837 95.6416 418.735 528.405 528.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1840 0.000128 4096 230 5216 147056 28.4424 3443.22 837.996 4309.71 4309.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1300 6.4e-05 512 70 608 300160 10.5135 6.72134 140.03 209.268 366.664 366.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 730 0.001024 4096 170 640 13776 2.72179 40.0793 104.591 147.435 147.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1960 0.001024 4096 220 128 18032 2.72925 10.8771 104.806 118.454 118.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 490 0.000128 2048 125 3840 82432 33.2127 14.3677 981.666 418.546 1447.97 1448.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1350 0.000512 2048 460 1248 29568 2.87542 3.46077 87.0949 112.15 205.657 205.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 790 0.000256 1024 270 544 43008 6.99014 3.49389 34.9557 103.816 149.404 149.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 930 0.000256 2048 220 7808 59136 9.28029 7.00502 857.231 207.383 1081.01 1081.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1980 0.000128 512 100 1216 152320 2.92797 3.41456 84.394 105.661 196.472 196.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1970 0.000256 4096 170 288 74592 13.9735 66.8663 418.142 499.03 499.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1840 0.000128 4096 230 5216 146944 28.4632 2400.92 837.977 3267.4 3267.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1300 6.4e-05 512 70 608 299264 10.5077 6.71731 98.1087 209.341 324.802 324.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 730 0.001024 4096 170 640 13664 2.72186 27.7709 104.587 135.126 135.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1960 0.001024 4096 220 128 17920 2.72787 7.68 104.807 115.259 115.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 490 0.000128 2048 125 3840 78848 33.2649 14.4524 650.019 414.152 1112.06 1112.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1350 0.000512 2048 460 1248 29120 2.86851 3.44883 60.1815 110.221 176.792 176.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 790 0.000256 1024 270 544 40320 6.92128 3.42304 28.7686 101.657 140.921 141.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 930 0.000256 2048 220 7808 57792 9.28883 6.94275 690.994 206.68 914.01 914.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1980 0.000128 512 100 1216 151872 2.92554 3.41658 69.8549 105.648 181.921 182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1970 0.000256 4096 170 288 74592 13.9828 55.6995 419.144 488.872 488.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1840 0.000128 4096 230 5216 146832 28.4401 1961.1 838.782 2828.37 2828.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1300 6.4e-05 512 70 608 298368 10.5604 6.72358 80.8241 209.619 307.854 307.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 730 0.001024 4096 170 640 13440 2.7111 22.5476 104.088 129.392 129.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1960 0.001024 4096 220 128 17808 2.73136 7.63107 104.904 115.309 115.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 490 0.000128 2048 125 3840 80640 33.4837 14.3688 547.367 419.637 1015.03 1015.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1350 0.000512 2048 460 1248 28896 2.85917 3.4176 49.7224 111.882 167.953 168.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 790 0.000256 1024 270 544 44160 7.0584 3.53162 51.1643 104.699 166.599 166.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 930 0.000256 2048 220 7808 60000 9.38646 7.02451 1218.93 209.143 1444.59 1444.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1980 0.000128 512 100 1216 152400 2.94211 3.41546 117.372 107.21 231.015 231.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1970 0.000256 4096 170 288 74880 13.9872 93.279 419.427 526.737 526.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1840 0.000128 4096 230 5216 147000 28.4426 3399.51 838.473 4266.48 4266.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1300 6.4e-05 512 70 608 300480 10.5377 6.72973 136.092 209.552 363.037 363.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 730 0.001024 4096 170 640 13800 2.72701 39.0802 104.833 146.681 146.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1960 0.001024 4096 220 128 18000 2.7225 10.2477 104.749 117.763 117.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 490 0.000128 2048 125 3840 82560 33.1646 14.3892 961.256 417.833 1426.82 1426.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1350 0.000512 2048 460 1248 29520 2.896 3.47136 84.996 112.438 203.872 203.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 790 0.000256 1024 270 544 42240 6.98614 3.4881 35.1272 103.508 149.254 149.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 930 0.000256 2048 220 7808 59520 9.39078 7.02931 868.293 209.343 1094.16 1094.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1980 0.000128 512 100 1216 152160 2.93478 3.4159 84.8607 107.302 198.584 198.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1970 0.000256 4096 170 288 74640 13.9777 68.0899 418.543 500.653 500.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1840 0.000128 4096 230 5216 146880 28.4201 2396.13 837.974 3262.57 3262.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1300 6.4e-05 512 70 608 299520 10.4808 6.71072 97.918 208.871 324.107 324.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 730 0.001024 4096 170 640 13680 2.7295 27.7609 104.774 135.307 135.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1960 0.001024 4096 220 128 17760 2.71018 8.15514 104.047 114.956 115.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 490 0.000128 2048 125 3840 80640 32.9133 14.3213 669.285 412.96 1129.65 1129.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1350 0.000512 2048 460 1248 28800 2.85683 3.4151 59.8049 110.792 176.937 177.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 790 0.000256 1024 270 544 43200 7.12982 3.54509 30.9034 105.027 146.748 146.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 930 0.000256 2048 220 7808 59040 9.43699 7.07619 712.614 209.794 939.025 939.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1980 0.000128 512 100 1216 151920 2.94646 3.41942 70.5739 107.207 184.219 184.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1970 0.000256 4096 170 288 74520 13.982 56.0782 418.8 488.906 488.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1840 0.000128 4096 230 5216 146520 28.4303 1993.23 837.071 2858.78 2858.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1300 6.4e-05 512 70 608 299520 10.5083 6.72611 81.9739 209.084 308.417 308.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 730 0.001024 4096 170 640 13320 2.70131 22.5676 103.559 128.869 128.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1960 0.001024 4096 220 128 17640 2.71251 6.1952 104.108 113.058 113.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 490 0.000128 2048 125 3840 80640 33.5142 14.3644 553.012 418.504 1019.56 1019.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1350 0.000512 2048 460 1248 28800 2.85696 3.40259 49.5393 110.84 166.709 166.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 790 0.000256 1024 270 544 44032 7.04659 3.52461 49.5538 104.738 165.009 165.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 930 0.000256 2048 220 7808 59904 9.3696 7.0199 1226.15 209.218 1451.86 1451.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1980 0.000128 512 100 1216 152320 2.93069 3.41402 119.046 106.089 231.552 231.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1970 0.000256 4096 170 288 74752 13.9788 94.8524 418.552 527.427 527.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1840 0.000128 4096 230 5216 146944 28.4278 3372.04 837.602 4238.11 4238.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1300 6.4e-05 512 70 608 300032 10.5221 6.71539 137.106 209.664 364.135 364.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 730 0.001024 4096 170 640 13696 2.71526 39.122 104.262 146.142 146.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1960 0.001024 4096 220 128 17920 2.7177 10.8212 104.304 117.884 117.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 490 0.000128 2048 125 3840 81920 33.2028 14.3932 957.403 417.967 1423.14 1423.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1350 0.000512 2048 460 1248 29696 2.88973 3.47715 86.1573 111.513 204.112 204.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 790 0.000256 1024 270 544 43008 7.12195 3.5287 35.9583 104.888 151.639 151.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 930 0.000256 2048 220 7808 59392 9.39315 7.03078 824.199 209.529 1050.25 1050.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1980 0.000128 512 100 1216 152064 2.92842 3.41338 81.2051 108.162 195.779 195.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1970 0.000256 4096 170 288 74496 13.9681 64.2109 417.796 496.017 496.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1840 0.000128 4096 230 5216 146688 28.4239 2281.01 836.772 3146.25 3146.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1300 6.4e-05 512 70 608 299008 10.488 6.70925 93.7764 209.024 320.128 320.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 730 0.001024 4096 170 640 13568 2.71709 26.4017 104.243 133.404 133.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1960 0.001024 4096 220 128 17664 2.69578 8.25139 103.599 114.59 114.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 490 0.000128 2048 125 3840 81920 33.2245 14.3712 647.854 418.413 1114.03 1114.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1350 0.000512 2048 460 1248 29184 2.85859 3.42368 58.1254 112.608 177.088 177.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 790 0.000256 1024 270 544 43008 7.00038 3.48986 30.9013 103.787 145.32 145.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 930 0.000256 2048 220 7808 58368 9.29485 6.95034 734.475 207.328 958.15 958.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1980 0.000128 512 100 1216 151296 2.92243 3.41264 72.5688 106.38 185.355 185.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1970 0.000256 4096 170 288 74496 13.9817 58.834 418.896 491.753 491.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1840 0.000128 4096 230 5216 146688 28.4221 2090.09 838.261 2956.82 2956.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1300 6.4e-05 512 70 608 297984 10.4901 6.69286 84.2878 208.864 310.465 310.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 730 0.001024 4096 170 640 13440 2.71693 24.7992 104.346 131.927 131.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1960 0.001024 4096 220 128 17664 2.71469 6.86112 104.387 114.004 114.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 490 0.000128 2048 125 3840 79872 33.043 14.4835 569.683 413.588 1030.98 1031.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1350 0.000512 2048 460 1248 29184 2.87402 3.44474 53.3025 107.051 166.743 166.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 790 0.000256 1024 270 560 44288 7.01667 3.53123 43.5168 105.006 159.214 159.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 930 0.000256 2048 220 7800 60416 9.36611 7.09222 954.997 209.772 1181.34 1181.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1980 0.000128 512 100 1240 152640 2.9344 3.41418 94.5295 108.088 209.039 209.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1970 0.000256 4096 170 280 75040 13.9916 139.065 419.352 572.452 572.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1840 0.000128 4096 230 5200 147168 28.4365 2617 838.622 3484.11 3484.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1300 6.4e-05 512 70 640 300544 10.5124 6.71619 112.575 209.715 339.652 339.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 730 0.001024 4096 170 640 13888 2.72589 54.9284 104.839 162.536 162.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1960 0.001024 4096 220 120 18208 2.73258 13.926 104.946 121.647 121.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 490 0.000128 2048 125 3840 83456 33.0574 14.3484 754.693 419.567 1221.84 1221.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1350 0.000512 2048 460 1240 29888 2.88912 3.47725 66.0215 113.271 185.731 185.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 790 0.000256 1024 270 560 44032 6.83549 3.52413 63.1443 104.629 178.286 178.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 930 0.000256 2048 220 7800 60160 9.34618 7.08512 610.009 209.017 835.565 835.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1980 0.000128 512 100 1240 152576 2.92864 3.40992 60.7954 106.429 173.637 173.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1970 0.000256 4096 170 280 75008 13.9817 138.266 419.065 571.357 571.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1840 0.000128 4096 230 5200 147136 28.4292 1677.29 838.017 2543.79 2543.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1300 6.4e-05 512 70 640 300544 10.5199 6.7176 72.3583 209.584 299.311 299.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 730 0.001024 4096 170 640 13824 2.72384 56.4032 104.592 163.763 163.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1960 0.001024 4096 220 120 18176 2.73203 13.9331 104.871 121.581 121.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 490 0.000128 2048 125 3840 82944 33.0651 14.334 481.05 417.842 946.452 946.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1350 0.000512 2048 460 1240 29824 2.88221 3.4697 42.5964 111.213 160.233 160.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 790 0.000256 1024 270 560 44160 7.07757 3.55082 44.1674 105.043 159.985 160.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 930 0.000256 2048 220 7800 60480 9.41459 7.05741 1079.8 209.84 1306.21 1306.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1980 0.000128 512 100 1240 152640 2.93955 3.4223 106.661 107.557 220.654 220.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 40 1970 0.000256 4096 170 280 75040 13.9857 153.028 419.5 586.559 586.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1840 0.000128 4096 230 5200 147160 28.4297 2988.48 838.819 3855.77 3855.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1300 6.4e-05 512 70 640 300480 10.55 6.73184 127.863 209.766 355.042 355.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 730 0.001024 4096 170 640 13880 2.7281 34.7892 104.863 142.423 142.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 40 1960 0.001024 4096 220 120 18200 2.73014 15.4183 104.967 123.158 123.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 490 0.000128 2048 125 3840 83200 33.2439 14.3954 863.283 419.727 1330.81 1330.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1350 0.000512 2048 460 1240 29920 2.89242 3.4728 75.8192 111.945 194.201 194.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 790 0.000256 1024 270 560 43520 6.98995 3.51027 34.3221 104.138 149.105 149.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 930 0.000256 2048 220 7800 60160 9.35203 7.0143 685.624 208.891 910.985 911.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1980 0.000128 512 100 1240 152640 2.93427 3.41718 68.9757 108.486 183.883 183.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 1970 0.000256 4096 170 280 74960 13.9828 155.493 418.897 588.415 588.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1840 0.000128 4096 230 5200 147120 28.4313 1885.67 838.033 2752.18 2752.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1300 6.4e-05 512 70 640 300160 10.5233 6.72563 81.9211 209.598 308.896 309.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 730 0.001024 4096 170 640 13840 2.72611 62.202 104.774 169.746 169.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 1960 0.001024 4096 220 120 18160 2.73613 15.2108 104.869 122.86 122.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 490 0.000128 2048 125 3840 83200 33.1598 14.493 544.926 419.279 1012.02 1012.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1350 0.000512 2048 460 1240 29760 2.88522 3.46458 48.0083 113.571 168.001 168.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 790 0.000256 1024 270 560 43200 6.87091 3.53485 70.672 104.62 185.84 185.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 930 0.000256 2048 220 7800 60000 9.37837 7.0231 561.004 208.999 786.512 786.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1980 0.000128 512 100 1240 152400 2.93581 3.41738 56.7692 107.067 170.257 170.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1970 0.000256 4096 170 280 74880 13.9796 151.481 418.667 584.172 584.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1840 0.000128 4096 230 5200 147000 28.4426 1537.01 837.582 2403.08 2403.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1300 6.4e-05 512 70 640 299520 10.5559 6.73101 67.3959 209.402 294.216 294.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 730 0.001024 4096 170 640 13800 2.72758 61.823 104.76 169.354 169.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1960 0.001024 4096 220 120 18120 2.73363 15.1751 104.868 122.82 122.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 490 0.000128 2048 125 3840 82560 33.1778 14.3995 441.514 417.66 906.915 907.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1350 0.000512 2048 460 1240 29760 2.89565 3.47904 39.6317 111.538 157.617 157.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 790 0.000256 1024 270 560 44160 7.02045 3.53168 41.8909 104.765 157.35 157.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 930 0.000256 2048 220 7800 60288 9.36448 7.06909 999.21 209.282 1225.03 1225.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1980 0.000128 512 100 1240 152640 2.93248 3.41811 99.0933 106.725 212.24 212.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1970 0.000256 4096 170 280 75024 13.9866 75.5899 418.951 508.572 508.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1840 0.000128 4096 230 5200 147168 28.4452 2740 837.906 3606.4 3606.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1300 6.4e-05 512 70 640 300288 10.5181 6.72592 117.63 209.443 344.443 344.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 730 0.001024 4096 170 640 13872 2.72854 31.5663 104.739 139.076 139.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1960 0.001024 4096 220 120 18192 2.72925 8.10042 104.843 115.714 115.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 490 0.000128 2048 125 3840 82944 33.1321 14.3751 786.699 418.475 1252.85 1252.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1350 0.000512 2048 460 1240 29856 2.8896 3.47978 69.2076 111.769 187.421 187.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 790 0.000256 1024 270 560 43776 7.00032 3.51616 27.4216 104.353 142.435 142.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 930 0.000256 2048 220 7800 60288 9.35443 7.0697 653.851 209.475 879.856 879.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1980 0.000128 512 100 1240 152448 2.92794 3.41302 64.7443 107.439 178.593 178.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 40 1970 0.000256 4096 170 280 74976 13.9878 135.417 419.179 568.626 568.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1840 0.000128 4096 230 5200 147072 28.4184 1783.91 838.234 2650.61 2650.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1300 6.4e-05 512 70 640 299520 10.5051 6.71203 76.8669 218.76 312.971 313.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 730 0.001024 4096 170 640 13824 2.72349 20.8493 104.778 128.395 128.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 40 1960 0.001024 4096 220 120 18144 2.72938 13.505 104.888 121.163 121.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 490 0.000128 2048 125 3840 81408 33.1101 14.3442 505.032 416.511 969.163 969.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1350 0.000512 2048 460 1240 29568 2.87286 3.45728 45.1826 104.417 156 156.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 790 0.000256 1024 270 560 42624 7.0041 3.50522 27.2944 103.981 141.927 142.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 930 0.000256 2048 220 7800 59904 9.3609 7.02086 532.083 209.254 757.824 757.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1980 0.000128 512 100 1240 152352 2.93517 3.41811 53.9145 106.217 166.56 166.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 1970 0.000256 4096 170 280 74880 13.9811 133.04 419.185 566.253 566.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1840 0.000128 4096 230 5200 147024 28.4148 1462.16 838.618 2329.23 2329.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1300 6.4e-05 512 70 640 299520 10.546 6.72102 63.9133 209.75 291.058 291.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 730 0.001024 4096 170 640 13680 2.71312 53.6288 104.344 160.727 160.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 1960 0.001024 4096 220 120 18000 2.71498 13.3255 104.451 120.534 120.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 490 0.000128 2048 125 3840 80640 33.0932 14.3159 411.588 414.918 874.074 874.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1350 0.000512 2048 460 1240 29664 2.89146 3.46886 37.3289 111.853 155.617 155.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 790 0.000256 1024 270 560 43904 6.9503 3.53578 54.6643 104.872 170.161 170.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 930 0.000256 2048 220 7800 60256 9.39638 7.04 1422.24 209.491 1648.28 1648.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1980 0.000128 512 100 1240 152544 2.94326 3.41811 139.991 107.256 253.685 253.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1970 0.000256 4096 170 280 74984 13.9774 106.939 419.186 540.146 540.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1840 0.000128 4096 230 5200 147112 28.4277 3886.88 838.461 4753.82 4753.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1300 6.4e-05 512 70 640 300608 10.546 6.73587 166.548 209.683 393.644 393.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 730 0.001024 4096 170 640 13832 2.72573 45.7593 104.665 153.194 153.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1960 0.001024 4096 220 120 18144 2.71939 11.6437 104.727 119.133 119.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 490 0.000128 2048 125 3840 82432 33.2933 14.414 1120.56 418.699 1587.15 1587.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1350 0.000512 2048 460 1240 29904 2.89664 3.47859 99.7929 111.62 217.858 217.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 790 0.000256 1024 270 560 43904 7.02458 3.53248 36.2516 104.883 151.836 151.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 930 0.000256 2048 220 7800 60032 9.37066 7.04618 894.442 209.518 1120.48 1120.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1980 0.000128 512 100 1240 152544 2.93082 3.41811 90.3523 107.274 204.049 204.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1970 0.000256 4096 170 280 74928 13.977 67.5349 418.946 500.501 500.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1840 0.000128 4096 230 5200 147056 28.4179 2444.53 837.982 3310.98 3311.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1300 6.4e-05 512 70 640 300160 10.5074 6.72154 107.004 209.307 333.666 333.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 730 0.001024 4096 170 640 13776 2.72221 28.4336 104.605 135.802 135.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1960 0.001024 4096 220 120 18032 2.71155 7.81619 104.363 114.934 114.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 490 0.000128 2048 125 3840 82432 33.2159 14.3943 702.863 419.874 1170.52 1170.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1350 0.000512 2048 460 1240 29568 2.87469 3.46157 62.1644 112.32 180.89 180.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 790 0.000256 1024 270 560 43008 7.15107 3.54589 30.3434 104.943 146.127 146.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 930 0.000256 2048 220 7800 59808 9.41354 7.05901 725.935 209.641 952.152 952.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1980 0.000128 512 100 1240 152208 2.93904 3.41402 73.828 107.18 187.433 187.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 40 1970 0.000256 4096 170 280 74760 13.9752 206.234 418.287 638.541 638.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1840 0.000128 4096 230 5200 147000 28.4273 1990.42 837.847 2856.75 2856.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1300 6.4e-05 512 70 640 299712 10.5518 6.72736 87.6195 209.31 314.339 314.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 730 0.001024 4096 170 640 13608 2.71053 23.9429 103.989 130.686 130.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 40 1960 0.001024 4096 220 120 17976 2.71763 21.5226 104.347 128.63 128.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 490 0.000128 2048 125 3840 80640 33.508 14.4449 558.008 418.819 1024.94 1025.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1350 0.000512 2048 460 1240 29568 2.88038 3.44838 50.5876 110.547 167.533 167.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 790 0.000256 1024 270 560 44032 7.04269 3.5287 54.565 104.634 169.912 170.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 930 0.000256 2048 220 7800 60160 9.34643 7.01373 1307.97 209.017 1533.44 1533.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1980 0.000128 512 100 1240 152576 2.92659 3.41328 131.458 108.184 246.052 246.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1970 0.000256 4096 170 280 75008 13.9866 99.4667 419.055 532.55 532.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1840 0.000128 4096 230 5200 147136 28.4415 3591.98 838.011 4458.48 4458.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1300 6.4e-05 512 70 640 300544 10.5104 6.71814 155.804 209.594 382.756 382.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 730 0.001024 4096 170 640 13824 2.72045 41.911 104.591 149.265 149.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1960 0.001024 4096 220 120 18176 2.7279 10.6988 104.857 118.327 118.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 490 0.000128 2048 125 3840 82944 33.0465 14.334 1041.21 417.737 1506.5 1506.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1350 0.000512 2048 460 1240 29824 2.88358 3.4713 92.0873 112.372 210.886 210.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 790 0.000256 1024 270 560 44032 7.04554 3.53075 35.7453 105.745 152.212 152.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 930 0.000256 2048 220 7800 59904 9.35981 7.0185 798.407 211.243 1026.13 1026.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1980 0.000128 512 100 1240 152320 2.92726 3.41405 82.2668 108.076 196.757 196.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1970 0.000256 4096 170 280 74880 13.9756 64.4098 422.824 501.256 501.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1840 0.000128 4096 230 5200 147072 28.4433 2212.83 846.246 3087.56 3087.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1300 6.4e-05 512 70 640 300032 10.5349 6.71472 100.467 211.691 329.543 329.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 730 0.001024 4096 170 640 13696 2.71264 27.4004 105.266 135.422 135.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1960 0.001024 4096 220 120 18048 2.71974 7.44899 105.547 115.759 115.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 490 0.000128 2048 125 3840 81920 33.2057 14.3289 640.014 422.092 1109.82 1109.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1350 0.000512 2048 460 1240 29696 2.89629 3.47997 59.0883 113.654 179.193 179.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 790 0.000256 1024 270 560 43008 6.96595 3.48378 28.4899 103.517 142.601 142.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 930 0.000256 2048 220 7800 59904 9.33622 7.00208 658.427 208.853 883.725 883.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1980 0.000128 512 100 1240 152064 2.91875 3.40733 66.4356 107.023 179.857 179.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1970 0.000256 4096 170 280 74880 13.9852 52.48 419.415 485.926 485.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1840 0.000128 4096 230 5200 146880 28.4283 1811.67 838.175 2678.32 2678.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1300 6.4e-05 512 70 640 299520 10.5151 6.71478 82.4084 209.503 309.27 309.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 730 0.001024 4096 170 640 13632 2.71942 22.0019 104.336 129.1 129.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1960 0.001024 4096 220 120 18048 2.7287 6.39053 104.95 114.112 114.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 490 0.000128 2048 125 3840 79872 32.9898 14.2741 510.878 413.027 971.35 971.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1350 0.000512 2048 460 1240 29568 2.88563 3.46726 47.748 110.281 164.453 164.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 790 0.000256 1024 270 560 43776 7.06621 3.53264 53.947 104.661 169.351 169.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 930 0.000256 2048 220 7800 60192 9.41626 7.08794 1359.99 209.849 1586.44 1586.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1980 0.000128 512 100 1240 152496 2.93584 3.41606 136.688 107.349 250.46 250.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1970 0.000256 4096 170 280 74952 13.9858 101.677 419.208 534.913 534.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1840 0.000128 4096 230 5200 147096 28.416 3716.74 838.707 4583.91 4583.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1300 6.4e-05 512 70 640 300096 10.5478 6.72538 162.084 209.707 389.192 389.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 730 0.001024 4096 170 640 13824 2.72019 43.4811 104.738 150.981 151.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1960 0.001024 4096 220 120 18144 2.72304 11.2827 104.841 118.89 118.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 490 0.000128 2048 125 3840 81792 33.2698 14.3611 1059.67 418.232 1525.71 1525.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1350 0.000512 2048 460 1240 29808 2.89306 3.46672 94.5128 112.331 213.276 213.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 790 0.000256 1024 270 560 42624 6.99702 3.50003 36.9128 103.896 151.45 151.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 930 0.000256 2048 220 7800 59904 9.37165 7.0289 882.885 209.088 1108.48 1108.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1980 0.000128 512 100 1240 152352 2.9321 3.41606 88.5612 107.187 202.169 202.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1970 0.000256 4096 170 280 74880 13.9837 66.6897 418.843 499.559 499.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1840 0.000128 4096 230 5200 147024 28.4368 2411.06 838.085 3277.63 3277.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1300 6.4e-05 512 70 640 299520 10.5435 6.72864 104.639 209.579 331.623 331.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 730 0.001024 4096 170 640 13680 2.7095 28.4596 104.256 135.467 135.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1960 0.001024 4096 220 120 18000 2.72064 7.43357 104.358 114.554 114.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 490 0.000128 2048 125 3840 80640 33.1076 14.3251 678.259 414.677 1140.55 1140.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1350 0.000512 2048 460 1240 29664 2.88614 3.47462 61.2718 112.048 179.751 179.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 790 0.000256 1024 270 560 43200 7.1151 3.5369 32.9607 104.82 148.577 148.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 930 0.000256 2048 220 7800 59616 9.3975 7.06349 775.778 209.388 1001.72 1001.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1980 0.000128 512 100 1240 152064 2.93578 3.41811 77.4925 107.238 191.156 191.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1970 0.000256 4096 170 280 74736 13.9779 58.9348 418.687 491.644 491.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1840 0.000128 4096 230 5200 146880 28.4119 2127.1 838.007 2993.57 2993.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1300 6.4e-05 512 70 640 298944 10.5148 7.04221 91.978 208.969 318.628 318.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 730 0.001024 4096 170 640 13608 2.71616 24.6039 104.311 131.673 131.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1960 0.001024 4096 220 120 17928 2.71914 6.65395 104.416 113.831 113.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 490 0.000128 2048 125 3840 79488 33.6039 14.3626 589.897 418.757 1056.8 1056.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1350 0.000512 2048 460 1240 29376 2.86931 3.42406 53.3005 111.174 170.841 170.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 790 0.000256 1024 270 560 41472 6.9585 3.4512 28.9654 102.609 142.127 142.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 930 0.000256 2048 220 7800 58752 9.3239 6.97165 681.045 208.05 905.495 905.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1980 0.000128 512 100 1240 151488 2.92454 3.40806 69.3597 105.614 181.379 181.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1970 0.000256 4096 170 280 74592 13.9754 52.2301 418.325 484.574 484.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1840 0.000128 4096 230 5200 146880 28.4186 1896.51 838.445 2763.42 2763.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1300 6.4e-05 512 70 640 297216 10.518 6.70816 81.9784 209.627 308.962 309.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 730 0.001024 4096 170 640 13536 2.70755 22.7635 104.321 129.837 129.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1960 0.001024 4096 220 120 17856 2.7103 5.84909 104.43 113.034 113.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 490 0.000128 2048 125 3840 78336 32.8448 14.1947 517.975 409.015 974.208 974.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1350 0.000512 2048 460 1240 29376 2.86925 3.45933 48.2745 109.475 164.151 164.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 790 0.000256 1024 270 560 43520 6.99824 3.50845 52.4228 104.146 167.219 167.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 930 0.000256 2048 220 7800 60160 9.33366 7.07322 1277.63 208.895 1503.04 1503.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1980 0.000128 512 100 1240 152640 2.92864 3.41811 127.535 108.187 242.139 242.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1970 0.000256 4096 170 280 74960 13.9773 95.8095 418.884 528.713 528.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1840 0.000128 4096 230 5200 147120 28.4381 3494 838.029 4360.51 4360.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1300 6.4e-05 512 70 640 300160 10.5186 6.72093 150.964 209.596 377.927 378.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 730 0.001024 4096 170 640 13840 2.72384 40.5417 104.756 148.066 148.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1960 0.001024 4096 220 120 18160 2.72947 10.8545 104.863 118.49 118.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 490 0.000128 2048 125 3840 83200 33.1507 14.3772 1009.96 419.15 1476.82 1476.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1350 0.000512 2048 460 1240 29760 2.87539 3.46419 88.6704 112.527 207.61 207.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 790 0.000256 1024 270 560 42240 6.98982 3.48493 35.2239 103.4 149.247 149.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 930 0.000256 2048 220 7800 59520 9.30304 6.97754 858.598 208.276 1083.26 1083.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1980 0.000128 512 100 1240 152320 2.92496 3.40976 87.1661 106.813 200.387 200.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1970 0.000256 4096 170 280 74880 13.9785 64.9576 418.945 497.925 497.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1840 0.000128 4096 230 5200 147040 28.4536 2377.8 838.142 3244.44 3244.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1300 6.4e-05 512 70 640 299520 10.517 6.71334 104.11 209.683 331.152 331.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 730 0.001024 4096 170 640 13760 2.72794 27.9829 104.782 135.533 135.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1960 0.001024 4096 220 120 18080 2.72714 6.75888 104.878 114.408 114.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 490 0.000128 2048 125 3840 79360 33.0584 14.2561 653.947 431.576 1133.03 1133.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1350 0.000512 2048 460 1240 29440 2.87334 3.45718 60.2933 109.342 176.04 176.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 790 0.000256 1024 270 560 42240 6.99069 3.4855 31.5103 103.496 145.629 145.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 930 0.000256 2048 220 7800 59520 9.39149 7.07318 722.144 209.312 948.023 948.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1980 0.000128 512 100 1240 152160 2.93738 3.42016 73.1817 107.21 186.819 186.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1970 0.000256 4096 170 280 74640 13.9796 54.9624 418.022 487.006 487.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1840 0.000128 4096 230 5200 146880 28.4242 1986.44 837.57 2852.48 2852.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1300 6.4e-05 512 70 640 297600 10.53 6.71334 86.7323 208.837 312.941 313.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 730 0.001024 4096 170 640 13680 2.7288 23.7436 104.771 131.286 131.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1960 0.001024 4096 220 120 18000 2.72931 6.82634 104.861 114.459 114.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 490 0.000128 2048 125 3840 80640 32.9064 14.5244 558.043 412.706 1018.35 1018.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1350 0.000512 2048 460 1240 29280 2.85901 3.42016 49.8001 109.297 165.445 165.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 790 0.000256 1024 270 560 40960 7.1039 3.48595 27.9112 103.605 142.25 142.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 930 0.000256 2048 220 7800 58880 9.26947 6.99453 706.985 206.955 930.307 930.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1980 0.000128 512 100 1240 151680 2.9289 3.41072 69.991 106.384 182.789 182.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1970 0.000256 4096 170 280 74560 13.9722 54.4888 418.032 486.537 486.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1840 0.000128 4096 230 5200 146880 28.4385 1986.37 838.017 2852.87 2852.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1300 6.4e-05 512 70 640 296960 10.4516 6.67318 82.7273 208.038 308.022 308.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 730 0.001024 4096 170 640 13440 2.70131 22.399 103.972 129.115 129.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1960 0.001024 4096 220 120 17920 2.72387 6.62291 104.863 114.252 114.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 490 0.000128 2048 125 3840 76800 33.4332 14.2718 526.046 412.932 986.859 986.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1350 0.000512 2048 460 1240 28800 2.86467 3.44003 48.6599 110.599 165.637 165.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 790 0.000256 1024 270 560 43776 6.99827 3.5175 51.3926 104.421 166.475 166.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 930 0.000256 2048 220 7800 60288 9.35149 7.03923 1205.5 209.625 1431.62 1431.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1980 0.000128 512 100 1240 152448 2.92218 3.41296 119.074 107.313 232.795 232.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1970 0.000256 4096 170 280 74976 13.9913 89.7951 419.406 523.237 523.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1840 0.000128 4096 230 5200 147072 28.4172 3319.47 838.556 4186.5 4186.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1300 6.4e-05 512 70 640 299520 10.4987 6.71523 141.073 209.437 367.852 367.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 730 0.001024 4096 170 640 13824 2.72998 38.1317 104.858 145.761 145.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1960 0.001024 4096 220 120 18144 2.72746 9.87373 104.954 117.597 117.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 490 0.000128 2048 125 3840 81408 33.1151 14.3218 932.87 416.798 1397.28 1397.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1350 0.000512 2048 460 1240 29568 2.87347 3.45587 82.731 112.007 201.14 201.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 790 0.000256 1024 270 560 43008 6.9816 3.48346 35.1483 103.419 149.175 149.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 930 0.000256 2048 220 7800 59904 9.32925 7.0081 855.863 208.653 1080.96 1081.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1980 0.000128 512 100 1240 152064 2.92563 3.40787 84.6767 106.923 198.005 198.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1970 0.000256 4096 170 280 74880 13.982 64.7844 419.006 497.816 497.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1840 0.000128 4096 230 5200 146880 28.4303 2339.73 837.257 3205.47 3205.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1300 6.4e-05 512 70 640 299520 10.5277 6.71261 101.366 209.312 328.049 328.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 730 0.001024 4096 170 640 13632 2.7136 27.3011 104.237 134.292 134.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1960 0.001024 4096 220 120 18048 2.73165 8.00166 104.852 115.629 115.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 490 0.000128 2048 125 3840 79872 33.0221 14.2776 649.783 412.672 1109.93 1110.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1350 0.000512 2048 460 1240 29568 2.88746 3.47136 59.9565 111.876 178.263 178.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 790 0.000256 1024 270 560 41472 6.9624 3.4529 29.7487 102.529 142.84 142.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 930 0.000256 2048 220 7800 58752 9.31856 6.98778 692.742 207.904 917.056 917.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1980 0.000128 512 100 1240 151488 2.92064 3.4079 70.2702 106.59 183.262 183.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1970 0.000256 4096 170 280 74592 13.9878 52.9552 418.031 485.017 485.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1840 0.000128 4096 230 5200 146880 28.423 1925.09 837.844 2791.4 2791.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1300 6.4e-05 512 70 640 297216 10.5278 6.70538 83.5877 208.883 309.828 309.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 730 0.001024 4096 170 640 13536 2.71155 23.6757 104.245 130.677 130.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1960 0.001024 4096 220 120 17856 2.72621 5.96013 104.348 113.077 113.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 490 0.000128 2048 125 3840 78336 32.8615 14.1871 528.051 408.729 984.006 984.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1350 0.000512 2048 460 1240 29376 2.87424 3.45747 49.2081 110.025 165.637 165.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 790 0.000256 1024 270 560 43008 7.00042 3.4897 29.0259 103.687 143.346 143.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 930 0.000256 2048 220 7800 58368 9.27539 6.95501 646.42 207.132 869.887 869.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1980 0.000128 512 100 1240 151296 2.93274 3.4095 65.9088 106.204 178.527 178.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1970 0.000256 4096 170 280 74496 13.9741 49.4435 418.029 481.493 481.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1840 0.000128 4096 230 5200 146688 28.416 1803.81 837.34 2669.62 2669.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1300 6.4e-05 512 70 640 297984 10.4876 6.69082 77.9249 208.426 303.663 303.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 730 0.001024 4096 170 640 13440 2.70486 22.2114 104.244 129.205 129.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1960 0.001024 4096 220 120 17664 2.69981 6.91334 103.835 113.491 113.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 490 0.000128 2048 125 3840 79872 33.0396 14.3548 504.788 413.102 965.46 965.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1350 0.000512 2048 460 1240 29184 2.86832 3.44838 45.7783 110.774 162.94 163.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 790 0.000256 1024 270 560 43200 7.0936 3.53206 51.2198 104.399 166.386 166.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 930 0.000256 2048 220 7800 60400 9.42454 7.05162 1253.24 209.615 1479.44 1479.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1980 0.000128 512 100 1240 152400 2.94598 3.42426 124.73 107.181 238.354 238.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1970 0.000256 4096 170 280 74900 13.9785 93.6652 418.732 526.419 526.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1840 0.000128 4096 230 5200 147100 28.4328 3417.43 838.148 4284.06 4284.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1300 6.4e-05 512 70 640 300000 10.5639 6.732 148.401 209.423 375.252 375.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 730 0.001024 4096 170 640 13800 2.72384 40.0507 104.672 147.49 147.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1960 0.001024 4096 220 120 18100 2.7193 9.72224 104.666 117.149 117.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 490 0.000128 2048 125 3840 81600 33.3471 14.3789 971.017 416.698 1435.62 1435.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1350 0.000512 2048 460 1240 29600 2.89382 3.46717 86.5996 112.026 205.06 205.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 790 0.000256 1024 270 560 41600 7.08096 3.48794 36.8776 103.457 151.053 151.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 930 0.000256 2048 220 7800 60000 9.36778 7.01821 849.43 208.806 1074.73 1074.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1980 0.000128 512 100 1240 152400 2.93363 3.41946 85 107.056 198.483 198.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1970 0.000256 4096 170 280 74800 13.9765 64.1907 418.723 496.934 496.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1840 0.000128 4096 230 5200 147000 28.4331 2319.29 838.139 3185.91 3185.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1300 6.4e-05 512 70 640 299200 10.5605 6.72787 100.776 209.539 327.735 327.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 730 0.001024 4096 170 640 13600 2.71126 26.409 104.132 133.296 133.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1960 0.001024 4096 220 120 18000 2.72106 6.59866 104.665 114.027 114.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 490 0.000128 2048 125 3840 80000 33.1296 14.4422 646.935 412.775 1107.46 1107.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1350 0.000512 2048 460 1240 29600 2.89226 3.47206 59.373 111.756 177.566 177.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 790 0.000256 1024 270 560 40800 7.15414 3.50003 29.7164 103.576 144.09 144.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 930 0.000256 2048 220 7800 58800 9.32003 6.96675 722.182 206.904 945.473 945.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1980 0.000128 512 100 1240 151800 2.94112 3.42099 73.4599 106.288 186.186 186.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1970 0.000256 4096 170 280 74700 13.9782 55.2776 418.666 487.965 488.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1840 0.000128 4096 230 5200 146700 28.4217 2066.02 836.939 2931.42 2931.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1300 6.4e-05 512 70 640 300000 10.5623 6.73574 88.2158 209.518 315.167 315.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 730 0.001024 4096 170 640 13500 2.70822 23.6312 104.12 130.503 130.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1960 0.001024 4096 220 120 17700 2.69722 6.46618 103.575 112.781 112.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 490 0.000128 2048 125 3840 76800 33.5741 14.4629 538.438 412.996 999.641 999.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1350 0.000512 2048 460 1240 28800 2.87949 3.4345 50.0447 110.543 166.973 167.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 790 0.000256 1024 270 560 41600 7.05462 3.49184 30.1395 103.708 144.537 144.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 930 0.000256 2048 220 7800 59200 9.26669 6.95338 668.246 207.168 891.735 891.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1980 0.000128 512 100 1240 151200 2.9264 3.41606 67.2289 106.254 179.898 179.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1970 0.000256 4096 170 280 74400 13.9612 52.3229 417.59 483.917 483.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1840 0.000128 4096 230 5200 146800 28.4447 1838.31 838.017 2704.81 2704.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1300 6.4e-05 512 70 640 297600 10.4962 6.70547 79.7015 208.518 305.546 305.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 730 0.001024 4096 170 640 13200 2.67699 21.1013 103.041 126.862 126.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1960 0.001024 4096 220 120 17600 2.69517 5.48659 103.57 111.794 111.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 490 0.000128 2048 125 3840 76800 33.4881 14.2759 496.077 413.14 957.149 957.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1350 0.000512 2048 460 1240 28800 2.86768 3.45078 46.1176 110.815 163.321 163.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 790 0.000256 1024 270 576 44032 7.03213 3.5353 48.6175 104.932 164.261 164.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 930 0.000256 2048 220 7824 60288 9.37331 7.03693 1026.95 209.62 1253.08 1253.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1980 0.000128 512 100 1248 152640 2.92045 3.40982 102.844 107.626 216.876 216.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1970 0.000256 4096 170 288 74944 13.9927 164.008 419.002 597.047 597.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1840 0.000128 4096 230 5232 147104 28.4292 2839.09 837.98 3705.55 3705.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1300 6.4e-05 512 70 624 299776 10.5093 6.71334 120.744 209.566 347.66 347.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 730 0.001024 4096 170 672 13632 2.7344 67.2768 104.882 174.938 174.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1960 0.001024 4096 220 144 17952 2.73514 18.7515 104.874 126.4 126.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 490 0.000128 2048 125 3840 83968 32.9857 14.4814 821.78 419.105 1288.51 1288.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1350 0.000512 2048 460 1248 29568 2.8895 3.47325 72.1442 111.812 190.395 190.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 790 0.000256 1024 270 576 43520 6.83427 3.5287 68.902 104.647 184.051 184.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 930 0.000256 2048 220 7824 59904 9.34912 7.01309 658.898 209.047 884.414 884.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1980 0.000128 512 100 1248 152576 2.92954 3.4111 65.9248 107.289 179.626 179.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1970 0.000256 4096 170 288 74880 13.9858 164.147 418.904 597.08 597.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1840 0.000128 4096 230 5232 147072 28.4365 1810.51 838.098 2677.09 2677.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1300 6.4e-05 512 70 624 299520 10.5276 6.71478 77.5192 209.619 304.51 304.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 730 0.001024 4096 170 672 13568 2.72144 66.2634 104.731 173.759 173.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1960 0.001024 4096 220 144 17920 2.73213 18.8581 104.884 126.516 126.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 490 0.000128 2048 125 3840 82944 33.0411 14.3333 519.485 417.93 984.952 985.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1350 0.000512 2048 460 1248 29440 2.88803 3.46902 46.5415 111.335 164.306 164.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 790 0.000256 1024 270 576 43008 6.81421 3.51904 68.8009 104.421 183.695 183.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 930 0.000256 2048 220 7824 59904 9.36611 7.03056 546.655 209.624 772.782 772.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1980 0.000128 512 100 1248 152448 2.92659 3.41245 54.4589 107.41 168.282 168.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1970 0.000256 4096 170 288 74880 13.9929 164.41 419.367 597.813 597.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1840 0.000128 4096 230 5232 146976 28.4128 1497.92 838.339 2364.71 2364.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1300 6.4e-05 512 70 624 298752 10.5292 6.7143 63.7979 209.436 290.605 290.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 730 0.001024 4096 170 672 13536 2.71728 65.9147 104.8 173.477 173.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1960 0.001024 4096 220 144 17856 2.72998 19.0124 104.788 126.575 126.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 490 0.000128 2048 125 3840 82944 32.8867 14.3123 429.486 416.91 893.75 893.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1350 0.000512 2048 460 1248 29376 2.87712 3.45741 38.5229 112.249 157.178 157.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 790 0.000256 1024 270 576 44160 7.07869 3.54685 42.7278 104.937 158.431 158.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 930 0.000256 2048 220 7824 60320 9.42912 7.07194 999.941 209.626 1226.18 1226.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1980 0.000128 512 100 1248 152640 2.93904 3.41501 99.1991 107.773 213.4 213.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 48 1970 0.000256 4096 170 288 74960 13.9974 139.608 419.109 572.757 572.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1840 0.000128 4096 230 5232 147120 28.4282 2746.48 838.136 3613.1 3613.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1300 6.4e-05 512 70 624 299520 10.5682 6.73219 116.049 209.555 343.031 343.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 730 0.001024 4096 170 672 13600 2.72813 32.686 104.747 140.206 140.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 48 1960 0.001024 4096 220 144 17920 2.72794 16.0809 104.734 123.586 123.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 490 0.000128 2048 125 3840 83840 33.1497 14.3831 791.806 419.189 1258.69 1258.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1350 0.000512 2048 460 1248 29520 2.89686 3.4775 69.4289 111.851 187.725 187.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 790 0.000256 1024 270 576 43520 6.99872 3.50822 32.1835 104.115 146.946 147.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 930 0.000256 2048 220 7824 59840 9.33629 7.00634 650.057 208.833 875.336 875.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1980 0.000128 512 100 1248 152640 2.9288 3.41923 64.8168 107.219 178.455 178.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 1970 0.000256 4096 170 288 74880 13.9893 139.615 418.82 572.467 572.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1840 0.000128 4096 230 5232 147040 28.4281 1790.14 837.675 2656.29 2656.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1300 6.4e-05 512 70 624 299520 10.5432 6.72426 76.0968 209.541 303.034 303.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 730 0.001024 4096 170 672 13520 2.72774 56.6459 104.515 163.931 163.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 1960 0.001024 4096 220 144 17840 2.72589 15.883 104.515 123.168 123.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 490 0.000128 2048 125 3840 83200 33.1733 14.3586 513.765 419.166 980.621 980.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1350 0.000512 2048 460 1248 29440 2.88768 3.45805 45.7343 112.713 164.864 164.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 790 0.000256 1024 270 576 43200 7.08544 3.53059 27.9747 104.714 143.445 143.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 930 0.000256 2048 220 7824 60000 9.38429 7.02115 533.527 209.171 759.205 759.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1980 0.000128 512 100 1248 152400 2.94093 3.42016 54.1491 107.44 168.02 168.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 1970 0.000256 4096 170 288 74880 13.9949 138.912 419.491 572.44 572.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1840 0.000128 4096 230 5232 147000 28.415 1463.98 838.597 2331.04 2331.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1300 6.4e-05 512 70 624 298560 10.5762 6.73293 63.6261 209.578 290.64 290.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 730 0.001024 4096 170 672 13440 2.71731 55.3492 104.417 162.526 162.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 1960 0.001024 4096 220 144 17760 2.72806 16.0129 104.405 123.188 123.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 490 0.000128 2048 125 3840 82560 33.1601 14.359 416.195 418.02 881.893 882.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1350 0.000512 2048 460 1248 29280 2.90134 3.4775 37.1009 112.012 155.561 155.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 790 0.000256 1024 270 576 43776 6.92685 3.53008 54.7067 104.872 170.18 170.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 930 0.000256 2048 220 7824 60096 9.3783 7.11267 1386.42 209.498 1612.5 1612.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1980 0.000128 512 100 1248 152640 2.93504 3.41827 135.928 108.496 250.852 250.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1970 0.000256 4096 170 288 74928 13.9929 106.77 419.367 540.172 540.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1840 0.000128 4096 230 5232 147072 28.4238 3795.76 838.601 4662.84 4662.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1300 6.4e-05 512 70 624 299520 10.5297 6.72154 159.704 209.67 386.754 386.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 730 0.001024 4096 170 672 13584 2.72557 45.3903 104.806 152.965 153.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1960 0.001024 4096 220 144 17904 2.72208 13.1393 104.789 120.69 120.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 490 0.000128 2048 125 3840 83712 33.0079 14.4318 1104.06 418.739 1570.42 1570.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1350 0.000512 2048 460 1248 29568 2.88442 3.47174 96.9299 113.714 217.073 217.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 790 0.000256 1024 270 576 43008 7.03091 3.51846 35.1914 104.406 150.287 150.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 930 0.000256 2048 220 7824 59904 9.3648 7.03376 870.952 209.604 1097.05 1097.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1980 0.000128 512 100 1248 152448 2.92496 3.4103 88.0897 107.403 201.901 201.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 48 1970 0.000256 4096 170 288 74880 13.9944 203.063 419.322 636.425 636.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1840 0.000128 4096 230 5232 146976 28.4064 2387.02 838.236 3253.71 3253.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1300 6.4e-05 512 70 624 298752 10.5138 6.71149 102.995 210.068 330.415 330.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 730 0.001024 4096 170 672 13536 2.72618 29.1531 104.788 136.713 136.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 48 1960 0.001024 4096 220 144 17856 2.72026 24.3516 104.775 131.891 131.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 490 0.000128 2048 125 3840 82944 32.8929 14.3895 686.67 416.751 1150.86 1150.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1350 0.000512 2048 460 1248 29376 2.872 3.45459 60.6447 110.946 177.988 178.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 790 0.000256 1024 270 576 42624 7.00125 3.50086 29.6814 103.972 144.305 144.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 930 0.000256 2048 220 7824 59904 9.37226 7.02464 703.57 209.237 929.312 929.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1980 0.000128 512 100 1248 152352 2.94298 3.41914 71.8027 107.377 185.615 185.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 48 1970 0.000256 4096 170 288 74736 13.9817 202.816 418.85 635.693 635.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1840 0.000128 4096 230 5232 146880 28.4211 1924.51 838.257 2791.23 2791.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1300 6.4e-05 512 70 624 299520 10.5283 6.72326 84.0113 209.727 311.118 311.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 730 0.001024 4096 170 672 13392 2.70522 23.4283 104.289 130.466 130.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 48 1960 0.001024 4096 220 144 17712 2.70656 24.0454 104.273 131.068 131.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 490 0.000128 2048 125 3840 80640 33.0875 14.3135 538.793 414.87 1001.23 1001.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1350 0.000512 2048 460 1248 29376 2.88922 3.47587 49.2341 111.688 167.363 167.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 790 0.000256 1024 270 576 41472 7.06493 3.48675 32.6376 103.448 146.777 146.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 930 0.000256 2048 220 7824 59136 9.34355 7.01683 588.149 208.705 813.319 813.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1980 0.000128 512 100 1248 152064 2.92957 3.41197 60.5468 107.089 174.048 174.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 1970 0.000256 4096 170 288 74688 13.9797 202.519 418.566 635.107 635.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1840 0.000128 4096 230 5232 146880 28.4201 1625.52 837.804 2491.79 2491.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1300 6.4e-05 512 70 624 297984 10.5566 6.71744 71.2893 209.355 298.049 298.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 730 0.001024 4096 170 672 13440 2.72461 86.0681 104.729 193.565 193.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 1960 0.001024 4096 220 144 17664 2.7177 24.1718 104.198 131.13 131.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 490 0.000128 2048 125 3840 79872 32.9973 14.2751 450.837 412.747 911.013 911.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1350 0.000512 2048 460 1248 29184 2.8839 3.47043 41.582 110.217 158.224 158.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 790 0.000256 1024 270 576 43904 6.976 3.53706 53.0553 104.889 168.604 168.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 930 0.000256 2048 220 7824 60032 9.40506 7.06554 1282.45 209.536 1508.57 1508.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1980 0.000128 512 100 1248 152544 2.94093 3.41622 126.741 106.366 239.539 239.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1970 0.000256 4096 170 288 74928 13.995 99.0445 419.443 532.528 532.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1840 0.000128 4096 230 5232 147056 28.4549 3504.07 838.646 4371.22 4371.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1300 6.4e-05 512 70 624 299712 10.5576 6.72944 148.775 209.741 375.936 376.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 730 0.001024 4096 170 672 13608 2.73008 42.4323 104.983 150.188 150.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1960 0.001024 4096 220 144 17920 2.73408 12.5344 104.924 120.237 120.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 490 0.000128 2048 125 3840 83328 33.1794 14.4056 1014.67 418.796 1481.22 1481.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1350 0.000512 2048 460 1248 29568 2.896 3.4775 89.3987 111.642 207.485 207.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 790 0.000256 1024 270 576 43904 7.03578 3.52906 35.1908 104.938 150.841 150.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 930 0.000256 2048 220 7824 60032 9.38394 7.04512 810.443 209.617 1036.6 1036.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1980 0.000128 512 100 1248 152544 2.93683 3.41408 83.3518 106.38 196.161 196.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1970 0.000256 4096 170 288 74816 13.9816 63.0373 419.023 496.083 496.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1840 0.000128 4096 230 5232 146944 28.4218 2217.53 838.081 3084.08 3084.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1300 6.4e-05 512 70 624 299264 10.5208 6.72358 98.0944 209.415 324.884 324.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 730 0.001024 4096 170 672 13552 2.73558 26.6873 104.953 134.418 134.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1960 0.001024 4096 220 144 17808 2.72179 8.55338 104.593 115.91 115.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 490 0.000128 2048 125 3840 82432 33.2197 14.3647 633.545 418.986 1100.29 1100.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1350 0.000512 2048 460 1248 29344 2.8713 3.46224 56.8545 112.357 175.616 175.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 790 0.000256 1024 270 576 43008 7.14976 3.54509 29.0184 105.017 144.879 144.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 930 0.000256 2048 220 7824 59808 9.4224 7.05712 664.903 209.789 891.275 891.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1980 0.000128 512 100 1248 152208 2.93875 3.41744 67.7134 107.365 181.505 181.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 48 1970 0.000256 4096 170 288 74760 13.9898 183.269 419.056 616.357 616.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1840 0.000128 4096 230 5232 146832 28.4201 1821.63 837.843 2687.94 2687.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1300 6.4e-05 512 70 624 298368 10.5865 6.72883 79.8776 209.457 306.784 306.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 730 0.001024 4096 170 672 13440 2.72378 22.3655 104.661 129.795 129.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1960 0.001024 4096 220 144 17808 2.73434 6.63757 104.901 114.316 114.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 490 0.000128 2048 125 3840 83328 33.1582 14.3667 525.525 419.085 992.316 992.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1350 0.000512 2048 460 1248 29232 2.87914 3.45165 46.1988 111.671 164.275 164.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 790 0.000256 1024 270 576 43008 6.976 3.49389 25.7666 103.796 140.18 140.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 930 0.000256 2048 220 7824 59136 9.27686 6.95078 592.519 207.35 816.201 816.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1980 0.000128 512 100 1248 152320 2.92365 3.41606 60.9431 105.716 173.073 173.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 48 1970 0.000256 4096 170 288 74592 13.974 183.13 418.067 615.216 615.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1840 0.000128 4096 230 5232 146720 28.4283 1641.08 836.785 2506.34 2506.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1300 6.4e-05 512 70 624 299264 10.5191 6.71744 71.5396 209.302 298.207 298.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 730 0.001024 4096 170 672 13440 2.72179 20.3977 104.865 128.027 128.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 48 1960 0.001024 4096 220 144 17696 2.7177 21.5236 104.51 128.793 128.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 490 0.000128 2048 125 3840 78848 33.2567 14.3585 447.722 413.965 909.463 909.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1350 0.000512 2048 460 1248 29120 2.8672 3.44483 41.5411 110.829 158.756 158.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 790 0.000256 1024 270 576 43520 7.05562 3.52896 51.2809 104.629 166.64 166.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 930 0.000256 2048 220 7824 59904 9.34954 7.03078 1196.04 209.007 1421.53 1421.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1980 0.000128 512 100 1248 152576 2.93683 3.4135 123.35 108.32 238.091 238.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1970 0.000256 4096 170 288 74880 13.9919 95.7768 418.81 528.622 528.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1840 0.000128 4096 230 5232 147072 28.4336 3334.95 837.989 4201.42 4201.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1300 6.4e-05 512 70 624 299520 10.5357 6.71334 147.166 209.572 374.116 374.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 730 0.001024 4096 170 672 13568 2.72179 40.7598 104.714 148.239 148.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1960 0.001024 4096 220 144 17920 2.72666 12.063 104.973 119.807 119.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 490 0.000128 2048 125 3840 82944 33.0254 14.3798 966.392 417.716 1431.69 1431.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1350 0.000512 2048 460 1248 29440 2.8872 3.47133 86.7405 112.379 205.548 205.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 790 0.000256 1024 270 576 43008 7.09213 3.52563 34.4005 104.733 149.896 150.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 930 0.000256 2048 220 7824 59904 9.35082 7.04666 757.442 209.216 983.16 983.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1980 0.000128 512 100 1248 152320 2.93318 3.41526 79.5885 107.254 193.262 193.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1970 0.000256 4096 170 288 74752 13.977 62.7906 418.554 495.364 495.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1840 0.000128 4096 230 5232 146944 28.4099 2128.65 837.736 2994.84 2994.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1300 6.4e-05 512 70 624 299008 10.5408 6.71472 93.8909 209.665 320.939 321.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 730 0.001024 4096 170 672 13440 2.71443 26.5994 104.387 133.746 133.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1960 0.001024 4096 220 144 17792 2.72346 8.39706 104.542 115.705 115.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 490 0.000128 2048 125 3840 81920 33.1957 14.3816 609.619 418.083 1075.46 1075.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1350 0.000512 2048 460 1248 29440 2.89178 3.48467 57.0107 111.606 175.062 175.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 790 0.000256 1024 270 576 41472 7.0679 3.48397 27.503 103.522 141.72 141.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 930 0.000256 2048 220 7824 59136 9.344 7.04429 616.545 208.844 841.879 841.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1980 0.000128 512 100 1248 152064 2.92326 3.4121 64.1048 107.16 177.673 177.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1970 0.000256 4096 170 288 74688 13.9902 53.4525 418.852 486.336 486.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1840 0.000128 4096 230 5232 146880 28.414 1756.2 838.346 2623.01 2623.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1300 6.4e-05 512 70 624 297984 10.5657 6.7191 79.346 209.504 306.262 306.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 730 0.001024 4096 170 672 13440 2.72589 22.9205 104.8 130.487 130.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1960 0.001024 4096 220 144 17664 2.71565 7.52179 104.272 114.551 114.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 490 0.000128 2048 125 3840 79872 33.0034 14.2936 490.93 413.045 951.442 951.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1350 0.000512 2048 460 1248 29184 2.87894 3.46883 47.1786 112.383 165.981 166.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 790 0.000256 1024 270 576 43008 7.10214 3.52762 26.8555 104.974 142.605 142.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 930 0.000256 2048 220 7824 59392 9.40077 7.03782 550.104 209.704 776.35 776.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1980 0.000128 512 100 1248 152064 2.92672 3.41402 56.2827 107.262 169.957 170.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1970 0.000256 4096 170 288 74496 13.9675 46.5811 418.156 478.746 478.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1840 0.000128 4096 230 5232 146688 28.4335 1545.63 837.633 2411.75 2411.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1300 6.4e-05 512 70 624 296960 10.5447 6.70848 68.6637 209.199 295.244 295.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 730 0.001024 4096 170 672 13312 2.70211 19.5558 104.455 126.756 126.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1960 0.001024 4096 220 144 17664 2.71386 7.00826 104.614 114.38 114.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 490 0.000128 2048 125 3840 81920 33.2327 14.4468 446.504 418.596 912.957 913.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1350 0.000512 2048 460 1248 28672 2.85757 3.42336 40.7332 112.261 159.345 159.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 790 0.000256 1024 270 576 43776 7.06026 3.528 52.3972 104.561 167.687 167.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 930 0.000256 2048 220 7824 60192 9.42058 7.07747 1219.85 209.638 1446.1 1446.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1980 0.000128 512 100 1248 152496 2.93683 3.4127 121.574 107.344 235.339 235.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1970 0.000256 4096 170 288 74880 13.9919 93.3095 418.864 526.21 526.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1840 0.000128 4096 230 5232 147024 28.4181 3376.43 837.753 4242.65 4242.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1300 6.4e-05 512 70 624 299520 10.5659 6.72618 143.879 209.5 370.799 370.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 730 0.001024 4096 170 672 13536 2.71744 39.9484 104.585 147.294 147.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1960 0.001024 4096 220 144 17856 2.7231 11.237 104.566 118.568 118.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 490 0.000128 2048 125 3840 82944 33.1089 14.3587 963.438 417.402 1428.49 1428.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1350 0.000512 2048 460 1248 29376 2.89178 3.46512 84.6475 113.061 204.138 204.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 790 0.000256 1024 270 576 42624 7.00378 3.50397 36.2282 103.984 150.861 150.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 930 0.000256 2048 220 7824 59904 9.36794 7.03283 846.822 209.264 1072.59 1072.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1980 0.000128 512 100 1248 152352 2.93478 3.41635 84.9519 108.437 199.81 199.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1970 0.000256 4096 170 288 74736 13.9797 64.9914 418.89 497.906 497.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1840 0.000128 4096 230 5232 146880 28.4305 2332.74 838.189 3199.41 3199.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1300 6.4e-05 512 70 624 299520 10.536 6.72563 100.054 209.758 327.203 327.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 730 0.001024 4096 170 672 13392 2.71565 28.166 104.298 135.222 135.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1960 0.001024 4096 220 144 17712 2.71952 8.59731 104.335 115.694 115.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 490 0.000128 2048 125 3840 80640 33.092 14.3259 648.697 415.08 1111.36 1111.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1350 0.000512 2048 460 1248 29376 2.89024 3.47002 59.5702 112.26 178.263 178.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 790 0.000256 1024 270 576 43200 7.11098 3.53302 31.7051 104.77 147.262 147.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 930 0.000256 2048 220 7824 59616 9.39472 7.04186 716.186 209.255 941.983 942.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1980 0.000128 512 100 1248 152064 2.93731 3.41626 71.8556 107.281 185.563 185.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1970 0.000256 4096 170 288 74736 13.9862 55.6052 419.028 488.662 488.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1840 0.000128 4096 230 5232 146880 28.4099 1969.43 837.766 2835.65 2835.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1300 6.4e-05 512 70 624 297216 10.5723 6.71984 84.3537 208.828 310.602 310.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 730 0.001024 4096 170 672 13392 2.7201 23.5315 104.597 130.892 130.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1960 0.001024 4096 220 144 17712 2.72179 7.3496 104.571 114.686 114.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 490 0.000128 2048 125 3840 82944 33.1461 14.3606 565.662 417.809 1031.15 1031.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1350 0.000512 2048 460 1248 28944 2.86131 3.42605 49.36 112.164 167.881 167.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 790 0.000256 1024 270 576 41472 6.95392 3.45581 29.5562 102.616 142.731 142.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 930 0.000256 2048 220 7824 58752 9.31024 6.9641 709.337 208.073 933.786 933.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1980 0.000128 512 100 1248 151488 2.91696 3.41011 70.9689 106.813 184.18 184.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1970 0.000256 4096 170 288 74592 13.978 55.9759 418.837 488.835 488.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1840 0.000128 4096 230 5232 146592 28.4239 1969.27 837.358 2835.1 2835.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1300 6.4e-05 512 70 624 297216 10.5175 6.70813 83.4213 209.048 309.826 309.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 730 0.001024 4096 170 672 13248 2.70746 23.9841 104.289 131.024 131.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1960 0.001024 4096 220 144 17568 2.71018 7.30726 104.266 114.326 114.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 490 0.000128 2048 125 3840 78336 32.8534 14.1985 535.702 409.057 991.98 992.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1350 0.000512 2048 460 1248 28800 2.87341 3.45907 50.2867 110.533 167.224 167.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 790 0.000256 1024 270 576 43520 6.99392 3.50413 51.6089 104.227 166.476 166.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 930 0.000256 2048 220 7824 59840 9.35322 7.04726 1201.79 209.061 1427.35 1427.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1980 0.000128 512 100 1248 152640 2.93069 3.41402 119.604 107.33 233.351 233.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1970 0.000256 4096 170 288 74880 13.9811 92.6044 419.273 525.899 525.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1840 0.000128 4096 230 5232 147040 28.4265 3351.66 838.602 4218.73 4218.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1300 6.4e-05 512 70 624 299520 10.5419 6.72003 140.58 209.767 367.737 367.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 730 0.001024 4096 170 672 13520 2.72013 39.2274 105.687 147.679 147.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1960 0.001024 4096 220 144 17840 2.72077 11.2118 104.614 118.586 118.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 490 0.000128 2048 125 3840 83200 33.1521 14.3666 953.959 419.503 1421.15 1421.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1350 0.000512 2048 460 1248 29440 2.88093 3.46605 84.3346 111.561 202.314 202.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 790 0.000256 1024 270 576 42240 6.98643 3.48474 35.5137 103.39 149.521 149.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 930 0.000256 2048 220 7824 59520 9.31539 6.9792 859.256 208.245 1083.9 1084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1980 0.000128 512 100 1248 152320 2.91987 3.40883 85.6096 106.929 198.94 199.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1970 0.000256 4096 170 288 74720 13.9781 66.5108 418.489 499.022 499.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1840 0.000128 4096 230 5232 146880 28.4126 2371.93 837.448 3237.84 3237.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1300 6.4e-05 512 70 624 299520 10.5217 6.71504 101.438 209.652 328.456 328.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 730 0.001024 4096 170 672 13440 2.72336 28.8338 104.542 136.142 136.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1960 0.001024 4096 220 144 17760 2.71888 8.05709 104.524 115.343 115.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 490 0.000128 2048 125 3840 79360 33.0463 14.2628 651.846 412.561 1111.89 1112.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1350 0.000512 2048 460 1248 29120 2.87302 3.46112 60.3694 111.484 178.258 178.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 790 0.000256 1024 270 576 42240 6.99965 3.48736 31.434 103.597 145.66 145.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 930 0.000256 2048 220 7824 59520 9.37984 7.04906 710.375 209.517 936.425 936.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1980 0.000128 512 100 1248 152160 2.93709 3.42128 71.51 107.465 185.402 185.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1970 0.000256 4096 170 288 74640 13.988 55.4292 418.904 488.365 488.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1840 0.000128 4096 230 5232 146880 28.4262 1947.48 838.701 2814.65 2814.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1300 6.4e-05 512 70 624 297600 10.5267 6.71091 84.0221 209.046 310.435 310.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 730 0.001024 4096 170 672 13200 2.69926 23.9004 103.789 130.431 130.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1960 0.001024 4096 220 144 17520 2.70541 7.97616 103.77 114.492 114.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 490 0.000128 2048 125 3840 80640 32.9259 14.2746 544.647 413.233 1005.25 1005.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1350 0.000512 2048 460 1248 28800 2.85901 3.41616 48.7343 110.449 165.53 165.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 790 0.000256 1024 270 576 40960 7.10106 3.48746 28.6385 103.606 142.977 143.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 930 0.000256 2048 220 7824 58880 9.26694 6.9896 655.692 206.96 879.012 879.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1980 0.000128 512 100 1248 151680 2.92691 3.41078 66.4087 107.534 180.353 180.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1970 0.000256 4096 170 288 74560 13.974 51.884 418.507 484.409 484.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1840 0.000128 4096 230 5232 146560 28.4226 1814.67 836.771 2679.91 2679.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1300 6.4e-05 512 70 624 296960 10.4542 6.66755 77.4181 208.042 302.711 302.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 730 0.001024 4096 170 672 13120 2.69658 22.2392 103.682 128.658 128.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1960 0.001024 4096 220 144 17600 2.71264 7.42698 104.526 114.707 114.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 490 0.000128 2048 125 3840 76800 33.4362 14.3319 486.265 412.945 947.157 947.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1350 0.000512 2048 460 1248 28800 2.86925 3.44064 45.7805 110.608 162.77 162.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 790 0.000256 1024 270 550 43008 7.09862 3.53485 46.5897 105.033 162.402 162.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 930 0.000256 2048 220 7800 60288 9.37718 7.03824 1078.86 209.816 1305.2 1305.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1980 0.000128 512 100 1250 152576 2.92352 3.41046 106.721 107.514 220.639 220.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1970 0.000256 4096 170 300 74816 13.988 161.913 419.412 595.357 595.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1840 0.000128 4096 230 5200 147168 28.4461 2958.76 838.819 3826.08 3826.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1300 6.4e-05 512 70 650 300544 10.4883 6.71594 126.141 209.762 353.235 353.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 730 0.001024 4096 170 650 13824 2.73005 62.9302 104.985 170.688 170.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1960 0.001024 4096 220 150 17888 2.73245 18.5688 104.977 126.321 126.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 490 0.000128 2048 125 3850 83456 33.0299 14.4426 858.651 419.459 1325.75 1325.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1350 0.000512 2048 460 1250 29504 2.88365 3.4736 75.5333 113.058 195.024 195.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 790 0.000256 1024 270 550 42496 6.89846 3.52464 66.2536 104.627 181.447 181.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 930 0.000256 2048 220 7800 59904 9.35504 7.01837 678.354 209.003 903.835 903.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1980 0.000128 512 100 1250 152576 2.92483 3.4104 69.0679 108.162 183.641 183.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1970 0.000256 4096 170 300 74752 13.9822 161.832 418.829 594.693 594.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1840 0.000128 4096 230 5200 147136 28.4344 1871.34 837.957 2737.78 2737.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1300 6.4e-05 512 70 650 300544 10.5048 6.71824 81.4791 209.57 308.4 308.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 730 0.001024 4096 170 650 13760 2.72691 62.1732 104.716 169.658 169.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1960 0.001024 4096 220 150 17856 2.74003 18.4935 104.861 126.138 126.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 490 0.000128 2048 125 3850 82944 33.0337 14.3544 539.532 417.891 1004.97 1005.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1350 0.000512 2048 460 1250 29440 2.88563 3.47299 48.5498 112.485 167.466 167.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 790 0.000256 1024 270 550 42240 6.86458 3.51846 66.3227 104.323 181.172 181.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 930 0.000256 2048 220 7800 59904 9.36614 7.0295 558.653 209.438 784.594 784.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1980 0.000128 512 100 1250 152448 2.9241 3.41376 57.0339 107.207 170.649 170.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1970 0.000256 4096 170 300 74688 13.9796 161.882 418.667 594.575 594.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1840 0.000128 4096 230 5200 147072 28.4369 1531.62 837.817 2397.92 2397.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1300 6.4e-05 512 70 650 299520 10.525 6.71478 66.9722 209.262 293.605 293.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 730 0.001024 4096 170 650 13728 2.72134 64.2644 104.711 171.744 171.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1960 0.001024 4096 220 150 17760 2.72707 18.3809 104.524 125.675 125.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 490 0.000128 2048 125 3850 81408 33.1021 14.3316 433.61 416.569 897.771 897.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1350 0.000512 2048 460 1250 29184 2.87162 3.45907 39.5981 112.215 158.214 158.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 790 0.000256 1024 270 550 42880 7.15978 3.54496 40.3856 104.956 156.194 156.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 930 0.000256 2048 220 7800 60320 9.42102 7.04726 1004.98 209.674 1231.22 1231.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1980 0.000128 512 100 1250 152560 2.94298 3.41853 100.735 107.704 214.873 214.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 50 1970 0.000256 4096 170 300 74800 13.9854 144.069 419.027 577.126 577.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1840 0.000128 4096 230 5200 147160 28.4373 2744.69 838.153 3611.33 3611.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1300 6.4e-05 512 70 650 300480 10.5649 6.73178 118.048 210.164 345.64 345.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 730 0.001024 4096 170 650 13800 2.72688 32.1536 104.821 139.744 139.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 50 1960 0.001024 4096 220 150 17880 2.73229 16.627 104.89 124.29 124.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 490 0.000128 2048 125 3850 83200 33.2458 14.4466 792.279 419.275 1259.41 1259.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1350 0.000512 2048 460 1250 29440 2.89792 3.47546 69.9843 111.959 188.39 188.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 790 0.000256 1024 270 550 42240 7.07117 3.50864 30.8057 104.234 145.762 145.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 930 0.000256 2048 220 7800 59840 9.34992 7.04208 639.804 209.08 865.376 865.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1980 0.000128 512 100 1250 152480 2.93453 3.41898 64.823 107.531 178.779 178.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 1970 0.000256 4096 170 300 74720 13.985 144.677 419.142 577.849 577.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1840 0.000128 4096 230 5200 147120 28.4421 1758.66 838.789 2625.93 2625.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1300 6.4e-05 512 70 650 300160 10.5344 6.72358 76.0757 209.787 303.251 303.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 730 0.001024 4096 170 650 13760 2.73302 55.5971 104.896 163.269 163.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 1960 0.001024 4096 220 150 17840 2.73181 16.6462 105.544 124.965 125.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 490 0.000128 2048 125 3850 83200 33.1696 14.422 509.72 419.537 977.005 977.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1350 0.000512 2048 460 1250 29280 2.88678 3.46534 45.0166 104.714 156.152 156.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 790 0.000256 1024 270 550 42240 7.14566 3.53094 26.9924 104.615 142.425 142.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 930 0.000256 2048 220 7800 60000 9.38742 7.02726 535.616 208.989 761.124 761.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1980 0.000128 512 100 1250 152400 2.93888 3.41866 54.6252 107.166 168.219 168.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 1970 0.000256 4096 170 300 74640 13.9853 142.912 418.533 575.473 575.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1840 0.000128 4096 230 5200 147000 28.4249 1464.08 837.555 2330.12 2330.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1300 6.4e-05 512 70 650 299520 10.5536 6.72973 64.2815 209.395 291.089 291.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 730 0.001024 4096 170 650 13680 2.72243 55.0543 104.635 162.454 162.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 1960 0.001024 4096 220 150 17760 2.73203 16.5449 104.653 123.97 124.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 490 0.000128 2048 125 3850 82560 33.156 14.3647 420.581 417.658 885.921 886.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1350 0.000512 2048 460 1250 29280 2.89792 3.47158 37.4863 111.55 155.475 155.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 790 0.000256 1024 270 550 40960 6.9512 3.47968 59.4174 103.387 173.373 173.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 930 0.000256 2048 220 7800 59520 9.31254 6.9865 456.027 208.242 680.673 680.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1980 0.000128 512 100 1250 152000 2.92304 3.41024 46.661 105.729 158.798 158.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1970 0.000256 4096 170 300 74560 13.9836 144.335 418.322 576.683 576.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1840 0.000128 4096 230 5200 147040 28.4472 1262.93 837.996 2129.42 2129.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1300 6.4e-05 512 70 650 299520 10.5372 6.71354 55.0824 209.645 282.102 282.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 730 0.001024 4096 170 650 13600 2.70541 54.6247 104.368 161.741 161.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1960 0.001024 4096 220 150 17760 2.72621 16.5521 104.866 124.189 124.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 490 0.000128 2048 125 3850 79360 33.0252 14.2766 347.383 412.486 807.328 807.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1350 0.000512 2048 460 1250 29120 2.87539 3.45834 32.34 110.051 148.795 148.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 790 0.000256 1024 270 550 43008 7.08234 3.80291 52.6788 104.949 169.098 169.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 930 0.000256 2048 220 7800 60096 9.37446 7.03443 1359.19 209.512 1585.22 1585.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1980 0.000128 512 100 1250 152544 2.93274 3.42006 134.561 107.301 248.287 248.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1970 0.000256 4096 170 300 74784 13.9828 109.226 419.329 542.581 542.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1840 0.000128 4096 230 5200 147168 28.4304 3721.54 838.905 4588.93 4588.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1300 6.4e-05 512 70 650 300288 10.5123 6.72563 158.345 209.686 385.397 385.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 730 0.001024 4096 170 650 13776 2.72336 43.373 104.813 150.953 151.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1960 0.001024 4096 220 150 17856 2.72838 13.4955 104.88 121.147 121.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 490 0.000128 2048 125 3850 82944 33.1169 14.3462 1078.58 418.774 1544.99 1545.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1350 0.000512 2048 460 1250 29472 2.88829 3.47648 95.4235 112.791 214.65 214.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 790 0.000256 1024 270 550 42240 7.08874 3.51987 33.5523 104.413 148.719 148.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 930 0.000256 2048 220 7800 59904 9.36253 7.04509 846.637 209.604 1072.75 1072.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1980 0.000128 512 100 1250 152448 2.9216 3.41398 86.2577 107.29 199.953 200.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 50 1970 0.000256 4096 170 300 74688 13.9877 204.534 418.992 637.557 637.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1840 0.000128 4096 230 5200 147072 28.4244 2312.71 838.466 3179.65 3179.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1300 6.4e-05 512 70 650 299520 10.5121 6.71072 100.833 209.416 327.601 327.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 730 0.001024 4096 170 650 13728 2.71955 27.6432 104.794 135.2 135.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 50 1960 0.001024 4096 220 150 17760 2.71802 24.2566 104.604 131.623 131.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 490 0.000128 2048 125 3850 81408 33.1191 14.3724 657.112 416.857 1121.62 1121.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1350 0.000512 2048 460 1250 29184 2.87232 3.45702 58.9602 104.479 169.839 169.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 790 0.000256 1024 270 550 41472 7.07395 3.50035 27.663 103.96 142.343 142.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 930 0.000256 2048 220 7800 59904 9.36589 7.02982 690.309 209.206 916.01 916.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1980 0.000128 512 100 1250 152352 2.93245 3.41603 70.5669 107.241 184.224 184.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 50 1970 0.000256 4096 170 300 74592 13.9829 205.089 418.712 637.826 637.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1840 0.000128 4096 230 5200 147024 28.423 1884.76 838.429 2751.65 2751.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1300 6.4e-05 512 70 650 299520 10.537 6.72269 82.4027 209.704 309.495 309.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 730 0.001024 4096 170 650 13680 2.71728 22.8046 104.794 130.357 130.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 50 1960 0.001024 4096 220 150 17712 2.7135 24.2054 104.599 131.563 131.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 490 0.000128 2048 125 3850 80640 33.055 14.4553 531.951 414.86 994.478 994.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1350 0.000512 2048 460 1250 29376 2.88918 3.468 48.2483 111.792 166.468 166.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 790 0.000256 1024 270 550 41472 7.0472 3.48534 31.4493 103.431 145.561 145.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 930 0.000256 2048 220 7800 59136 9.35286 6.9983 580.775 208.676 805.909 806.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1980 0.000128 512 100 1250 152064 2.92573 3.40851 60.2419 106.914 173.564 173.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 1970 0.000256 4096 170 300 74496 13.9677 205.476 418.169 637.658 637.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1840 0.000128 4096 230 5200 146880 28.4184 1600.99 837.337 2466.8 2466.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1300 6.4e-05 512 70 650 299520 10.5099 6.71507 70.5943 209.326 297.279 297.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 730 0.001024 4096 170 650 13632 2.71299 81.2088 104.718 188.685 188.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 1960 0.001024 4096 220 150 17664 2.70976 24.0487 104.524 131.326 131.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 490 0.000128 2048 125 3850 79872 33.0184 14.2805 447.222 412.586 907.259 907.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1350 0.000512 2048 460 1250 29184 2.88358 3.46707 41.0444 111.364 158.83 158.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 790 0.000256 1024 270 550 43008 7.13645 3.53834 51.3138 104.797 166.931 167.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 930 0.000256 2048 220 7800 60032 9.40989 7.05126 1244.28 209.337 1470.18 1470.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1980 0.000128 512 100 1250 152544 2.94298 3.42138 123.884 107.168 237.492 237.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1970 0.000256 4096 170 300 74760 13.9884 99.973 418.849 532.855 532.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1840 0.000128 4096 230 5200 147112 28.4447 3415.45 838.107 4282.05 4282.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1300 6.4e-05 512 70 650 300160 10.5504 6.73136 145.753 209.541 372.708 372.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 730 0.001024 4096 170 650 13776 2.72445 40.6964 104.758 148.223 148.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1960 0.001024 4096 220 150 17864 2.73043 12.8061 104.872 120.452 120.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 490 0.000128 2048 125 3850 83328 33.1741 14.3784 995.02 419.92 1462.67 1462.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1350 0.000512 2048 460 1250 29456 2.89974 3.4775 87.6677 111.661 205.776 205.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 790 0.000256 1024 270 550 43008 7.09718 3.5328 33.5556 105.878 150.203 150.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 930 0.000256 2048 220 7800 60032 9.3823 7.04867 792.89 211.498 1020.93 1021.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1980 0.000128 512 100 1250 152544 2.9304 3.4153 82.464 107.196 196.078 196.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1970 0.000256 4096 170 300 74704 14.0047 64.35 422.861 501.261 501.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1840 0.000128 4096 230 5200 147056 28.4344 2164.86 845.881 3039.22 3039.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1300 6.4e-05 512 70 650 299264 10.5254 6.72218 96.9203 211.284 325.584 325.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 730 0.001024 4096 170 650 13664 2.71363 26.0655 105.459 134.284 134.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1960 0.001024 4096 220 150 17808 2.72832 8.77363 105.871 117.418 117.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 490 0.000128 2048 125 3850 82432 33.2115 14.422 623.022 423.278 1094.11 1094.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1350 0.000512 2048 460 1250 29120 2.87744 3.45683 55.4307 112.403 174.243 174.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 790 0.000256 1024 270 550 43008 7.13853 3.5409 27.6998 104.96 143.485 143.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 930 0.000256 2048 220 7800 59808 9.41466 7.05331 649.37 209.677 875.62 875.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1980 0.000128 512 100 1250 152208 2.93706 3.41773 66.7844 107.263 180.473 180.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1970 0.000256 4096 170 300 74592 13.9735 53.8384 418.62 486.478 486.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1840 0.000128 4096 230 5200 147000 28.4236 1774.32 837.975 2640.77 2640.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1300 6.4e-05 512 70 650 299712 10.5447 6.732 78.3416 209.341 305.088 305.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 730 0.001024 4096 170 650 13608 2.71114 21.3031 104.469 128.526 128.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1960 0.001024 4096 220 150 17640 2.7095 6.72979 104.283 113.764 113.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 490 0.000128 2048 125 3850 83328 33.1538 14.3839 516.192 418.773 982.68 982.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1350 0.000512 2048 460 1250 28896 2.88563 3.44912 45.1242 111.733 163.265 163.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 790 0.000256 1024 270 550 41216 7.08352 3.49594 23.6963 103.903 138.322 138.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 930 0.000256 2048 220 7800 59136 9.26467 6.95296 578.537 207.561 802.417 802.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1980 0.000128 512 100 1250 152320 2.9223 3.41347 59.8528 105.667 171.929 172.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 50 1970 0.000256 4096 170 300 74592 13.989 183.644 419.202 616.883 616.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1840 0.000128 4096 230 5200 146944 28.4352 1598.39 838.54 2465.41 2465.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1300 6.4e-05 512 70 650 299264 10.5223 6.71245 70.1627 209.522 297.044 297.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 730 0.001024 4096 170 650 13440 2.70272 19.1555 103.942 125.847 125.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 50 1960 0.001024 4096 220 150 17696 2.72179 21.6399 104.958 129.364 129.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 490 0.000128 2048 125 3850 78848 33.2647 14.3044 440.527 414.399 902.658 902.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1350 0.000512 2048 460 1250 28672 2.86518 3.44096 40.7128 109.991 157.083 157.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 790 0.000256 1024 270 550 42496 7.1239 3.5287 48.6345 104.71 164.145 164.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 930 0.000256 2048 220 7800 59904 9.35053 7.04442 1193.01 209.167 1418.67 1418.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1980 0.000128 512 100 1250 152576 2.93069 3.41139 124.436 107.192 238.044 238.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1970 0.000256 4096 170 300 74752 13.9822 99.9281 419.138 533.09 533.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1840 0.000128 4096 230 5200 147136 28.4541 3323.19 838.646 4190.34 4190.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1300 6.4e-05 512 70 650 300544 10.5132 6.7136 147.506 209.735 374.592 374.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 730 0.001024 4096 170 650 13760 2.72186 40.5187 104.798 148.082 148.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1960 0.001024 4096 220 150 17856 2.73203 12.5177 104.942 120.234 120.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 490 0.000128 2048 125 3850 82944 33.0429 14.5596 968.004 418.03 1433.81 1433.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1350 0.000512 2048 460 1250 29440 2.88544 3.46714 87.4096 112.561 206.396 206.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 790 0.000256 1024 270 550 41984 7.14698 3.52845 33.5703 104.818 149.208 149.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 930 0.000256 2048 220 7800 59904 9.36998 7.05779 778.016 209.386 1003.94 1004.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1980 0.000128 512 100 1250 152320 2.92179 3.41158 79.7947 107.129 193.33 193.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1970 0.000256 4096 170 300 74624 13.9904 65.0813 418.909 498.026 498.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1840 0.000128 4096 230 5200 147072 28.4426 2151.84 838.814 3019.15 3019.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1300 6.4e-05 512 70 650 300032 10.5315 6.71965 96.4787 210.466 324.33 324.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 730 0.001024 4096 170 650 13696 2.72333 26.48 104.815 134.06 134.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1960 0.001024 4096 220 150 17792 2.72922 8.7696 104.97 116.512 116.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 490 0.000128 2048 125 3850 81920 33.2175 14.3831 619.278 418.4 1085.46 1085.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1350 0.000512 2048 460 1250 29440 2.88877 3.47715 56.9958 112.76 176.192 176.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 790 0.000256 1024 270 550 41472 7.06736 3.4825 27.6099 103.414 141.72 141.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 930 0.000256 2048 220 7800 59136 9.35933 7.00979 631.431 208.644 856.55 856.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1980 0.000128 512 100 1250 152064 2.92259 3.41312 67.275 105.842 179.527 179.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1970 0.000256 4096 170 300 74496 13.9789 56.1171 418.109 488.251 488.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1840 0.000128 4096 230 5200 146880 28.4236 1791.91 837.195 2657.58 2657.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1300 6.4e-05 512 70 650 299520 10.5172 6.7145 80.247 209.293 306.901 307.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 730 0.001024 4096 170 650 13632 2.71686 22.4012 104.701 129.865 129.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1960 0.001024 4096 220 150 17664 2.71395 7.8704 104.513 115.139 115.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 490 0.000128 2048 125 3850 79872 33.0179 14.3196 502.54 412.527 962.587 962.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1350 0.000512 2048 460 1250 29184 2.88182 3.47197 47.98 110.293 164.7 164.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 790 0.000256 1024 270 550 40960 7.20774 3.5305 24.5373 104.991 140.408 140.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 930 0.000256 2048 220 7800 59392 9.40048 7.0591 554.003 209.799 780.36 780.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1980 0.000128 512 100 1250 152064 2.92579 3.41885 58.2096 108.173 172.798 172.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1970 0.000256 4096 170 300 74496 13.9858 49.3059 418.898 482.233 482.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1840 0.000128 4096 230 5200 146944 28.4465 1566.34 838.814 2433.65 2433.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1300 6.4e-05 512 70 650 299008 10.4924 6.70918 70.7178 209.225 297.27 297.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 730 0.001024 4096 170 650 13568 2.71734 20.3987 104.812 127.97 128.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1960 0.001024 4096 220 150 17664 2.7257 7.35667 104.966 115.093 115.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 490 0.000128 2048 125 3850 81920 33.2356 14.3404 453.841 418.648 920.234 920.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1350 0.000512 2048 460 1250 28672 2.8592 3.42902 41.9604 111.332 159.653 159.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 790 0.000256 1024 270 550 42624 7.12563 3.53046 51.4386 104.56 166.799 166.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 930 0.000256 2048 220 7800 60192 9.42061 7.05331 1270.4 209.688 1496.67 1496.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1980 0.000128 512 100 1250 152496 2.93478 3.42029 127.737 107.233 241.396 241.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1970 0.000256 4096 170 300 74736 13.9984 101.218 418.798 534.059 534.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1840 0.000128 4096 230 5200 147096 28.4307 3490.77 837.841 4357.09 4357.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1300 6.4e-05 512 70 650 300096 10.5519 6.72992 149.733 209.497 376.642 376.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 730 0.001024 4096 170 650 13752 2.72384 40.8123 104.711 148.289 148.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1960 0.001024 4096 220 150 17784 2.7233 12.1857 104.525 119.476 119.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 490 0.000128 2048 125 3850 82944 33.1267 14.3844 1000.92 417.409 1466.01 1466.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1350 0.000512 2048 460 1250 29376 2.8903 3.46595 88.4238 110.238 205.091 205.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 790 0.000256 1024 270 550 41472 7.06547 3.49926 35.722 103.962 150.393 150.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 930 0.000256 2048 220 7800 59904 9.36406 7.04102 903.268 209.218 1129 1129.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1980 0.000128 512 100 1250 152352 2.93075 3.41504 91.1742 108.295 205.886 205.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1970 0.000256 4096 170 300 74592 13.9802 72.3046 418.728 505.056 505.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1840 0.000128 4096 230 5200 147024 28.425 2481.94 838.49 3348.9 3348.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1300 6.4e-05 512 70 650 299520 10.5379 6.81664 106.948 209.707 334.137 334.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 730 0.001024 4096 170 650 13680 2.72179 29.7431 104.792 137.301 137.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1960 0.001024 4096 220 150 17712 2.71974 9.55802 104.604 116.925 116.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 490 0.000128 2048 125 3850 80640 33.1169 14.3114 695.161 414.928 1157.69 1157.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1350 0.000512 2048 460 1250 29376 2.88733 3.47107 63.457 112.244 182.129 182.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 790 0.000256 1024 270 550 41472 7.20678 3.53702 31.3192 104.764 146.967 147.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 930 0.000256 2048 220 7800 59616 9.41238 7.03165 741.618 209.281 967.448 967.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1980 0.000128 512 100 1250 152064 2.94131 3.41386 75.288 107.168 188.886 188.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1970 0.000256 4096 170 300 74520 13.978 60.1006 418.491 492.613 492.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1840 0.000128 4096 230 5200 146880 28.426 2038.49 837.59 2904.56 2904.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1300 6.4e-05 512 70 650 298944 10.5152 6.71744 88.8258 208.861 315.046 315.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 730 0.001024 4096 170 650 13608 2.72518 25.0516 104.733 132.552 132.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1960 0.001024 4096 220 150 17496 2.70077 7.83226 103.77 114.344 114.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 490 0.000128 2048 125 3850 82944 33.1493 14.3809 587.938 417.976 1053.62 1053.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1350 0.000512 2048 460 1250 28944 2.87085 3.42432 51.2783 111.241 168.886 168.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 790 0.000256 1024 270 550 39168 7.06531 3.45565 27.2976 102.529 140.494 140.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 930 0.000256 2048 220 7800 58752 9.33091 6.97344 692.65 207.897 916.955 917.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1980 0.000128 512 100 1250 151488 2.91498 3.41197 70.9746 106.57 183.944 184.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1970 0.000256 4096 170 300 74304 13.9567 56.8567 417.651 488.508 488.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1840 0.000128 4096 230 5200 146880 28.4108 1924.61 837.841 2790.91 2790.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1300 6.4e-05 512 70 650 297216 10.5184 6.70954 82.7804 208.878 309.016 309.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 730 0.001024 4096 170 650 13536 2.71018 22.2239 104.901 129.878 129.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1960 0.001024 4096 220 150 17568 2.7136 7.41258 104.525 114.693 114.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 490 0.000128 2048 125 3850 78336 32.851 14.347 526.266 408.723 982.361 982.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1350 0.000512 2048 460 1250 28800 2.87539 3.45824 49.2016 110.564 166.168 166.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 790 0.000256 1024 270 550 40320 7.2784 3.54093 28.7582 104.959 144.68 144.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 930 0.000256 2048 220 7800 59040 9.45654 7.05261 638.429 209.668 864.706 864.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1980 0.000128 512 100 1250 151920 2.94742 3.41606 65.4106 107.196 179.042 179.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1970 0.000256 4096 170 300 74160 13.9614 53.4528 417.313 484.772 484.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1840 0.000128 4096 230 5200 146520 28.4182 1755.91 836.422 2620.8 2620.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1300 6.4e-05 512 70 650 296640 10.5866 6.71818 76.5025 208.953 302.888 302.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 730 0.001024 4096 170 650 13320 2.70333 22.62 103.955 129.322 129.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1960 0.001024 4096 220 150 17280 2.68698 8.49258 103.38 114.601 114.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 490 0.000128 2048 125 3850 80640 33.5032 14.3716 499.256 418.245 965.55 965.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1350 0.000512 2048 460 1250 28080 2.85901 3.40378 43.9049 109.835 160.076 160.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 790 0.000256 1024 270 550 42240 7.07229 3.50746 49.7697 104.132 164.626 164.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 930 0.000256 2048 220 7800 59840 9.35402 7.02394 1223.67 208.872 1449.03 1449.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1980 0.000128 512 100 1250 152480 2.94093 3.4201 124.227 107.313 237.974 238.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1970 0.000256 4096 170 300 74720 13.9779 98.4721 418.8 531.297 531.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1840 0.000128 4096 230 5200 147120 28.4354 3371.37 838.055 4237.91 4237.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1300 6.4e-05 512 70 650 300160 10.5259 6.7208 145.74 209.579 372.694 372.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 730 0.001024 4096 170 650 13760 2.72794 39.3621 104.786 146.918 146.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1960 0.001024 4096 220 150 17840 2.72627 11.9268 104.861 119.555 119.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 490 0.000128 2048 125 3850 83200 33.1555 14.375 976.03 420.713 1444.45 1444.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1350 0.000512 2048 460 1250 29280 2.88781 3.46819 86.1013 111.585 204.114 204.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 790 0.000256 1024 270 550 40960 7.05194 3.48349 35.1556 103.388 149.226 149.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 930 0.000256 2048 220 7800 59520 9.3177 6.99597 841.889 208.24 1066.55 1066.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1980 0.000128 512 100 1250 152000 2.92416 3.41197 85.2296 107.844 199.48 199.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1970 0.000256 4096 170 300 74560 13.9796 68.7596 418.328 501.109 501.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1840 0.000128 4096 230 5200 147040 28.4389 2313.54 838.017 3180.04 3180.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1300 6.4e-05 512 70 650 299520 10.53 6.71507 99.8825 209.648 326.903 327.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 730 0.001024 4096 170 650 13600 2.71347 27.9955 104.368 135.121 135.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1960 0.001024 4096 220 150 17760 2.72838 8.23738 104.868 115.878 115.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 490 0.000128 2048 125 3850 79360 33.0611 14.2672 640.568 412.723 1100.8 1100.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1350 0.000512 2048 460 1250 29120 2.87344 3.46144 59.222 111.541 177.174 177.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 790 0.000256 1024 270 550 40320 7.08941 3.48774 30.1133 103.463 144.299 144.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 930 0.000256 2048 220 7800 59520 9.38874 7.03965 715.966 209.255 941.756 941.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1980 0.000128 512 100 1250 152160 2.93379 3.41402 72.5559 104.849 183.823 183.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1970 0.000256 4096 170 300 74400 13.9739 57.9626 417.791 489.771 489.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1840 0.000128 4096 230 5200 146880 28.4214 1982.36 837.341 2848.17 2848.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1300 6.4e-05 512 70 650 297600 10.5301 6.7113 85.3789 208.776 311.527 311.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 730 0.001024 4096 170 650 13440 2.71158 23.042 103.916 129.713 129.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1960 0.001024 4096 220 150 17520 2.71107 8.33741 103.987 115.077 115.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 490 0.000128 2048 125 3850 80640 32.9108 14.3056 552.294 412.586 1012.27 1012.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1350 0.000512 2048 460 1250 28800 2.8599 3.41366 49.9965 109.388 165.73 165.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 790 0.000256 1024 270 550 40960 7.11181 3.49139 28.2003 103.703 142.65 142.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 930 0.000256 2048 220 7800 58880 9.26941 6.94576 653.758 207.155 877.236 877.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1980 0.000128 512 100 1250 151680 2.93066 3.41379 66.7563 105.404 178.578 178.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1970 0.000256 4096 170 300 74240 13.9668 53.5811 417.872 485.464 485.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1840 0.000128 4096 230 5200 146880 28.4508 1804.23 838.805 2671.53 2671.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1300 6.4e-05 512 70 650 296960 10.464 6.67402 77.9215 208.234 303.426 303.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 730 0.001024 4096 170 650 13440 2.7095 22.3427 104.468 129.563 129.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1960 0.001024 4096 220 150 17600 2.72202 7.71296 104.969 115.448 115.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 490 0.000128 2048 125 3850 76800 33.4505 14.4138 486.421 413.314 947.777 947.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1350 0.000512 2048 460 1250 28800 2.86506 3.43786 46.2236 109.764 162.36 162.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 790 0.000256 1024 270 550 41600 7.06304 3.49283 27.7092 103.797 142.205 142.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 930 0.000256 2048 220 7800 57600 9.32208 6.95091 614.497 207.342 838.218 838.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1980 0.000128 512 100 1250 151200 2.93142 3.41872 63.6219 105.275 175.321 175.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1970 0.000256 4096 170 300 74400 13.9817 52.0102 419.112 485.149 485.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1840 0.000128 4096 230 5200 146800 28.4501 1738.69 838.717 2605.91 2605.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1300 6.4e-05 512 70 650 297600 10.4966 6.70515 74.9234 208.695 300.945 301.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 730 0.001024 4096 170 650 13200 2.68928 21.4455 103.598 127.777 127.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1960 0.001024 4096 220 150 17200 2.67427 6.21632 103.237 112.171 112.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 490 0.000128 2048 125 3850 76800 33.4758 14.2943 467.874 413.487 929.306 929.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1350 0.000512 2048 460 1250 28800 2.8713 3.45088 44.792 109.959 161.145 161.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 790 0.000256 1024 270 540 44288 7.03347 3.53155 43.7224 105.034 159.466 159.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 930 0.000256 2048 220 7800 60288 9.36912 7.03792 991.741 209.819 1218.07 1218.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1980 0.000128 512 100 1260 152640 2.93274 3.41395 98.8365 106.512 211.766 211.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 1970 0.000256 4096 170 300 74816 13.9913 145.75 419.505 579.29 579.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1840 0.000128 4096 230 5220 147136 28.4021 2729.05 838.957 3596.46 3596.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1300 6.4e-05 512 70 660 299264 10.5296 6.71539 121.113 209.758 348.244 348.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 730 0.001024 4096 170 660 13728 2.73293 55.622 104.942 163.342 163.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 1960 0.001024 4096 220 120 18208 2.73472 13.6745 104.966 121.419 121.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 490 0.000128 2048 125 3840 83456 33.028 14.3448 785.363 419.489 1252.39 1252.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1350 0.000512 2048 460 1260 29760 2.888 3.47494 69.7718 112.933 189.141 189.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 790 0.000256 1024 270 540 44032 6.82925 3.52614 61.2952 104.634 176.429 176.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 930 0.000256 2048 220 7800 59904 9.35107 7.0144 645.233 209.014 870.721 870.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1980 0.000128 512 100 1260 152576 2.92934 3.41498 64.66 106.048 177.127 177.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1970 0.000256 4096 170 300 74752 13.9861 145.684 418.847 578.562 578.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1840 0.000128 4096 230 5220 147072 28.3873 1776.86 837.909 2643.21 2643.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1300 6.4e-05 512 70 660 299008 10.5425 6.71837 79.5086 209.586 306.483 306.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 730 0.001024 4096 170 660 13696 2.73101 56.478 104.841 164.093 164.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1960 0.001024 4096 220 120 18176 2.73821 13.6573 104.877 121.317 121.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 490 0.000128 2048 125 3840 82944 33.0434 14.4404 510.155 417.927 975.726 975.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1350 0.000512 2048 460 1260 29696 2.88563 3.47274 46.0054 111.47 163.906 163.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 790 0.000256 1024 270 540 43776 6.79712 3.52035 60.1489 104.344 174.953 175.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 930 0.000256 2048 220 7800 59904 9.36557 7.03488 522.257 209.475 748.241 748.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1980 0.000128 512 100 1260 152448 2.92659 3.41178 53.6035 106.155 166.169 166.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1970 0.000256 4096 170 300 74688 13.9735 145.715 418.733 578.467 578.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1840 0.000128 4096 230 5220 147072 28.4017 1435.3 838.142 2301.89 2301.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1300 6.4e-05 512 70 660 298752 10.5188 6.71046 66.4524 209.352 293.166 293.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 730 0.001024 4096 170 660 13632 2.72349 55.6517 104.684 163.103 163.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1960 0.001024 4096 220 120 18144 2.73402 13.5926 104.883 121.254 121.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 490 0.000128 2048 125 3840 81408 33.1186 14.4853 405.023 416.507 869.301 869.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1350 0.000512 2048 460 1260 29568 2.87539 3.45882 37.3513 111.504 155.263 155.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 790 0.000256 1024 270 540 44032 6.83363 3.5304 61.2574 104.723 176.49 176.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 930 0.000256 2048 220 7800 59904 9.37341 7.11843 453.109 209.192 678.903 679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1980 0.000128 512 100 1260 152320 2.93402 3.40867 46.1889 105.969 158.574 158.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1970 0.000256 4096 170 300 74624 13.977 146.225 418.516 578.762 578.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1840 0.000128 4096 230 5220 146944 28.3868 1248.13 837.528 2114.09 2114.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1300 6.4e-05 512 70 660 299008 10.5599 6.7135 56.7769 209.625 283.815 283.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 730 0.001024 4096 170 660 13568 2.7143 54.2638 104.496 161.518 161.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1960 0.001024 4096 220 120 18048 2.72179 13.4554 104.525 120.745 120.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 490 0.000128 2048 125 3840 81920 33.2041 14.3811 353.152 417.907 818.806 818.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1350 0.000512 2048 460 1260 29696 2.90602 3.4816 115.097 112.102 233.66 233.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 790 0.000256 1024 270 540 44160 6.9887 3.54262 53.3709 105.015 169.062 169.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 930 0.000256 2048 220 7800 60320 9.4208 7.05085 1367.16 209.783 1593.52 1593.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1980 0.000128 512 100 1260 152640 2.9432 3.42013 133.545 107.306 247.287 247.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 60 1970 0.000256 4096 170 300 74800 13.9837 207.901 419.257 641.186 641.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1840 0.000128 4096 230 5220 147120 28.3742 3733.04 838.567 4600.03 4600.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1300 6.4e-05 512 70 660 299200 10.5742 6.72915 164.114 209.71 391.25 391.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 730 0.001024 4096 170 660 13720 2.73203 44.4048 104.912 152.092 152.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 60 1960 0.001024 4096 220 120 18200 2.72589 20.1501 104.937 127.855 127.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 490 0.000128 2048 125 3840 83840 33.1311 14.452 1090.93 419.325 1557.99 1558.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1350 0.000512 2048 460 1260 29760 2.89389 3.47354 96.0069 111.651 214.098 214.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 60 790 0.000256 1024 270 540 43520 6.99958 3.50627 40.1364 104.234 155.02 155.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 930 0.000256 2048 220 7800 59840 9.3529 7.0105 846.105 209.08 1071.65 1071.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1980 0.000128 512 100 1260 152640 2.92982 3.41526 86.1347 108.258 200.81 200.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 60 1970 0.000256 4096 170 300 74720 13.9901 204.236 419.148 637.42 637.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1840 0.000128 4096 230 5220 147040 28.3935 2320.84 838.563 3187.85 3187.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1300 6.4e-05 512 70 660 298880 10.5564 6.72189 105.325 209.954 332.688 332.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 730 0.001024 4096 170 660 13680 2.72477 27.6613 104.944 135.371 135.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 60 1960 0.001024 4096 220 120 18160 2.72547 20.3095 104.966 128.047 128.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 490 0.000128 2048 125 3840 83200 33.1566 14.4019 670.053 419.638 1137.41 1137.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1350 0.000512 2048 460 1260 29600 2.88154 3.46621 60.0072 113.825 180.252 180.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 790 0.000256 1024 270 540 43200 7.09258 3.52947 35.3561 104.622 150.739 150.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 930 0.000256 2048 220 7800 60000 9.39626 7.02032 691.089 208.996 916.604 916.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1980 0.000128 512 100 1260 152400 2.93914 3.41917 70.6237 106.136 183.192 183.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 1970 0.000256 4096 170 300 74640 13.9858 206.8 418.546 639.372 639.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1840 0.000128 4096 230 5220 147000 28.3763 1888.22 837.767 2754.4 2754.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1300 6.4e-05 512 70 660 298560 10.5747 6.72563 86.4912 209.404 313.322 313.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 730 0.001024 4096 170 660 13560 2.71219 82.2313 104.417 189.402 189.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 1960 0.001024 4096 220 120 18120 2.72765 20.1937 104.865 127.829 127.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 490 0.000128 2048 125 3840 82560 33.1593 14.3676 541.843 417.665 1007.19 1007.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1350 0.000512 2048 460 1260 29520 2.89587 3.46912 48.2446 111.926 166.607 166.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 790 0.000256 1024 270 540 42240 6.97837 3.48163 31.4752 103.487 145.564 145.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 930 0.000256 2048 220 7800 59520 9.30822 6.99392 582.259 208.448 807.111 807.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1980 0.000128 512 100 1260 152320 2.92912 3.40883 60.0236 106.856 173.289 173.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1970 0.000256 4096 170 300 74560 13.9718 202.123 418.728 634.868 634.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1840 0.000128 4096 230 5220 146880 28.3886 1599.36 838.248 2466.05 2466.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1300 6.4e-05 512 70 660 298240 10.5668 6.71539 73.4144 209.848 300.67 300.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 730 0.001024 4096 170 660 13600 2.72547 81.4759 104.941 189.191 189.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1960 0.001024 4096 220 120 18080 2.71782 20.2691 104.964 127.993 128.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 490 0.000128 2048 125 3840 79360 33.0164 14.3355 441.805 412.881 902.192 902.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1350 0.000512 2048 460 1260 29440 2.87174 3.45776 40.8891 111.089 158.381 158.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 790 0.000256 1024 270 540 44160 7.02771 3.53066 51.1532 104.788 166.644 166.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 930 0.000256 2048 220 7800 60096 9.37802 7.03661 1246.87 209.323 1472.73 1472.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1980 0.000128 512 100 1260 152640 2.93258 3.41514 122.143 107.184 235.748 235.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1970 0.000256 4096 170 300 74784 13.9878 100.094 418.93 533.056 533.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1840 0.000128 4096 230 5220 147120 28.4204 3427.67 838.044 4294.18 4294.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1300 6.4e-05 512 70 660 299136 10.5437 6.72496 150.437 209.489 377.327 377.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 730 0.001024 4096 170 660 13680 2.72109 40.8091 104.672 148.246 148.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1960 0.001024 4096 220 120 18192 2.72794 10.5015 104.863 118.136 118.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 490 0.000128 2048 125 3840 82944 33.1228 14.3603 988.925 418.381 1454.97 1455.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1350 0.000512 2048 460 1260 29760 2.89315 3.47402 88.4119 113.627 208.48 208.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 790 0.000256 1024 270 540 43776 7.0009 3.5129 32.5042 104.35 147.517 147.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 930 0.000256 2048 220 7800 59904 9.36771 7.03082 783.681 209.476 1009.66 1009.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1980 0.000128 512 100 1260 152448 2.92874 3.41386 81.5535 106.158 194.128 194.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 60 1970 0.000256 4096 170 300 74688 13.9876 179.161 418.74 611.93 611.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1840 0.000128 4096 230 5220 147072 28.3972 2148.05 838.147 3014.65 3014.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1300 6.4e-05 512 70 660 298752 10.5246 6.71763 100.5 209.302 327.173 327.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 730 0.001024 4096 170 660 13632 2.72464 25.2703 104.688 132.727 132.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 60 1960 0.001024 4096 220 120 18144 2.72998 17.2707 104.877 124.921 124.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 490 0.000128 2048 125 3840 81408 33.1171 14.3987 607.833 417.109 1072.62 1072.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1350 0.000512 2048 460 1260 29568 2.87437 3.4552 55.6545 111.077 173.136 173.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 790 0.000256 1024 270 540 42624 6.99347 3.50003 26.6682 103.967 141.277 141.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 930 0.000256 2048 220 7800 59904 9.37462 7.03146 645.103 209.24 870.857 870.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1980 0.000128 512 100 1260 152352 2.93274 3.41379 66.0225 107.237 179.678 179.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 60 1970 0.000256 4096 170 300 74592 13.9837 179.633 418.778 612.441 612.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1840 0.000128 4096 230 5220 147024 28.4074 1767.87 838.738 2635.06 2635.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1300 6.4e-05 512 70 660 298368 10.5708 6.72461 81.376 209.729 308.526 308.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 730 0.001024 4096 170 660 13536 2.71424 21.5777 104.499 128.833 128.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 60 1960 0.001024 4096 220 120 18000 2.71974 17.2015 104.442 124.407 124.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 490 0.000128 2048 125 3840 80640 33.0937 14.2974 493.976 414.986 956.511 956.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1350 0.000512 2048 460 1260 29664 2.88557 3.47085 45.906 104.877 157.211 157.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 60 790 0.000256 1024 270 540 43008 6.96362 3.48109 25.8199 103.429 139.844 139.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 930 0.000256 2048 220 7800 59136 9.35811 7.00211 574.417 208.676 799.559 799.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1980 0.000128 512 100 1260 152064 2.92883 3.40624 58.747 105.845 171.001 171.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 60 1970 0.000256 4096 170 300 74496 13.9784 179.031 418.157 611.212 611.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1840 0.000128 4096 230 5220 146880 28.386 1591.35 837.526 2457.31 2457.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1300 6.4e-05 512 70 660 297984 10.5626 6.70928 72.1104 209.324 298.837 298.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 730 0.001024 4096 170 660 13440 2.70336 19.4419 104.153 126.341 126.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 60 1960 0.001024 4096 220 120 18048 2.71728 17.0999 104.866 124.727 124.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 490 0.000128 2048 125 3840 79872 33.0078 14.2846 442.39 412.593 902.439 902.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1350 0.000512 2048 460 1260 29568 2.88339 3.46634 41.4568 110.2 158.077 158.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 790 0.000256 1024 270 540 42240 6.98506 3.48774 27.7492 103.469 141.834 141.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 930 0.000256 2048 220 7800 59520 9.38429 7.0328 501.986 209.264 727.77 727.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1980 0.000128 512 100 1260 152160 2.93478 3.41763 51.4927 107.165 165.081 165.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 1970 0.000256 4096 170 300 74400 13.9715 178.401 417.806 610.224 610.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1840 0.000128 4096 230 5220 146880 28.4108 1378.16 837.569 2244.2 2244.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1300 6.4e-05 512 70 660 297600 10.5249 6.71622 62.8311 208.787 288.991 289.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 730 0.001024 4096 170 660 13440 2.71062 69.4436 104.391 176.587 176.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 1960 0.001024 4096 220 120 18000 2.7231 17.1527 104.835 124.754 124.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 490 0.000128 2048 125 3840 80640 32.9178 14.2721 386.888 412.619 846.851 846.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1350 0.000512 2048 460 1260 28800 2.85555 3.41613 34.9165 109.273 150.535 150.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 790 0.000256 1024 270 540 43904 7.06986 3.53485 47.501 104.881 163.131 163.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 930 0.000256 2048 220 7800 60032 9.41914 7.07261 1191.37 209.516 1417.48 1417.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1980 0.000128 512 100 1260 152656 2.93888 3.41629 120.877 107.459 234.765 234.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1970 0.000256 4096 170 300 74760 13.9899 96.7314 419.257 530.021 530.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1840 0.000128 4096 230 5220 147112 28.4078 3277.2 838.744 4144.41 4144.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1300 6.4e-05 512 70 660 299264 10.567 6.72422 148.28 210.419 376.121 376.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 730 0.001024 4096 170 660 13664 2.7151 39.0808 104.721 146.562 146.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1960 0.001024 4096 220 120 18144 2.71421 9.80512 104.737 117.299 117.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 490 0.000128 2048 125 3840 83328 33.1748 14.3684 947.739 418.752 1414.21 1414.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1350 0.000512 2048 460 1260 29792 2.90195 3.47962 84.5638 113.728 204.745 204.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 790 0.000256 1024 270 540 43904 7.03776 3.53117 31.3322 104.888 146.935 147.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 930 0.000256 2048 220 7800 60032 9.38224 7.14547 761.002 209.521 987.155 987.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1980 0.000128 512 100 1260 152544 2.93994 3.41568 77.3217 107.246 190.997 191.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1970 0.000256 4096 170 300 74704 13.9897 62.5867 418.912 495.53 495.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1840 0.000128 4096 230 5220 147056 28.4037 2077.86 838.157 2944.47 2944.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1300 6.4e-05 512 70 660 298368 10.5407 6.72096 94.5384 209.307 321.238 321.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 730 0.001024 4096 170 660 13552 2.71558 24.9631 104.341 132.062 132.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1960 0.001024 4096 220 120 18032 2.72179 6.31008 104.36 113.433 113.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 490 0.000128 2048 125 3840 82432 33.2285 14.3689 594.623 419.302 1061.71 1061.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1350 0.000512 2048 460 1260 29568 2.87552 3.45402 53.4636 111.315 171.179 171.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 790 0.000256 1024 270 540 43008 7.1361 3.54352 25.95 104.944 141.718 141.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 930 0.000256 2048 220 7800 59808 9.4216 7.10246 634.939 209.643 861.209 861.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1980 0.000128 512 100 1260 152208 2.93437 3.41952 65.1533 107.157 178.738 178.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1970 0.000256 4096 170 300 74592 13.9817 52.4902 418.552 485.066 485.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1840 0.000128 4096 230 5220 147000 28.4166 1741.35 838.034 2607.85 2607.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1300 6.4e-05 512 70 660 298368 10.5772 6.73021 79.9008 209.31 306.65 306.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 730 0.001024 4096 170 660 13440 2.70022 20.5066 104.027 127.278 127.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1960 0.001024 4096 220 120 17976 2.71661 6.27523 104.408 113.444 113.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 490 0.000128 2048 125 3840 83328 33.1574 14.5093 503.76 418.693 970.289 970.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1350 0.000512 2048 460 1260 29232 2.88358 3.45293 44.5141 112.656 163.58 163.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 790 0.000256 1024 270 540 43008 6.99597 3.49181 23.425 103.814 137.872 137.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 930 0.000256 2048 220 7800 59136 9.26704 6.9488 552.409 207.378 776.103 776.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1980 0.000128 512 100 1260 152320 2.92835 3.41606 56.904 106.61 169.93 170.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 60 1970 0.000256 4096 170 300 74592 13.9878 164.184 418.831 597.045 597.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1840 0.000128 4096 230 5220 146944 28.41 1528.81 838.001 2395.26 2395.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1300 6.4e-05 512 70 660 297472 10.5542 6.71782 69.3583 209.336 296.097 296.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 730 0.001024 4096 170 660 13440 2.70941 18.132 104.321 125.206 125.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 60 1960 0.001024 4096 220 120 17920 2.71155 15.3882 104.342 122.485 122.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 490 0.000128 2048 125 3840 78848 33.2753 14.3114 419.257 414.034 881.037 881.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1350 0.000512 2048 460 1260 29120 2.86576 3.44422 39.0787 110.84 156.301 156.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 790 0.000256 1024 270 540 40320 7.05901 3.46547 21.2744 102.775 134.718 134.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 930 0.000256 2048 220 7800 59360 9.368 6.97958 489.591 208.312 714.353 714.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1980 0.000128 512 100 1260 151760 2.94163 3.41606 50.2628 106.787 163.48 163.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 60 1970 0.000256 4096 170 300 74480 13.9764 159.992 418.902 592.916 592.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1840 0.000128 4096 230 5220 146720 28.3341 1347.62 837.833 2213.83 2213.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1300 6.4e-05 512 70 660 297920 10.5757 6.72691 61.8105 209.261 288.503 288.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 730 0.001024 4096 170 660 13440 2.71565 16.2897 104.716 123.765 123.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 60 1960 0.001024 4096 220 120 17920 2.71178 15.108 104.735 122.596 122.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 490 0.000128 2048 125 3840 76160 33.4231 14.3162 358.061 409.737 815.695 815.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1350 0.000512 2048 460 1260 29120 2.88893 3.46931 35.2501 110.762 152.442 152.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 790 0.000256 1024 270 540 44032 7.03296 3.52886 47.3467 105.636 163.687 163.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 930 0.000256 2048 220 7800 59904 9.35322 7.0216 1075.64 211.026 1303.14 1303.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1980 0.000128 512 100 1260 152576 2.93008 3.40992 113.506 108.226 228.141 228.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1970 0.000256 4096 170 300 74752 13.9812 91.4654 422.905 528.394 528.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1840 0.000128 4096 230 5220 147072 28.397 3020.05 845.905 3894.4 3894.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1300 6.4e-05 512 70 660 299008 10.5412 6.71584 141.961 211.598 370.945 371.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 730 0.001024 4096 170 660 13696 2.73328 37.1823 107.322 147.279 147.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1960 0.001024 4096 220 120 18176 2.7264 9.57946 105.871 118.219 118.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 490 0.000128 2048 125 3840 82944 33.0345 14.3396 878.766 421.752 1348.07 1348.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1350 0.000512 2048 460 1260 29696 2.88118 3.464 80.0727 112.317 198.808 198.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 790 0.000256 1024 270 540 44032 7.04646 3.52525 32.9504 104.809 148.477 148.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 930 0.000256 2048 220 7800 59904 9.36762 7.02576 723.373 209.365 949.237 949.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1980 0.000128 512 100 1260 152320 2.92701 3.41466 75.0118 107.111 188.537 188.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1970 0.000256 4096 170 300 74624 13.9837 62.5295 418.865 495.422 495.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1840 0.000128 4096 230 5220 146944 28.3786 2028.67 838.212 2895.31 2895.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1300 6.4e-05 512 70 660 299008 10.5485 6.7088 95.9114 209.803 323.099 323.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 730 0.001024 4096 170 660 13568 2.71933 26.1222 104.585 133.472 133.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1960 0.001024 4096 220 120 18048 2.71942 7.17126 104.61 114.542 114.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 490 0.000128 2048 125 3840 81920 33.1973 14.334 583.7 418.377 1049.79 1049.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1350 0.000512 2048 460 1260 29696 2.89539 3.47981 55.1624 112.64 174.247 174.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 790 0.000256 1024 270 540 43008 6.9617 3.48192 27.2319 103.431 141.248 141.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 930 0.000256 2048 220 7800 59136 9.35254 7.20762 590.805 208.685 816.151 816.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1980 0.000128 512 100 1260 152064 2.91805 3.40589 61.7355 106.907 175.037 175.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1970 0.000256 4096 170 300 74496 13.9763 52.6427 418.172 484.835 484.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1840 0.000128 4096 230 5220 146880 28.3791 1677.52 837.536 2543.48 2543.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1300 6.4e-05 512 70 660 297984 10.5481 6.71539 78.7392 209.332 305.462 305.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 730 0.001024 4096 170 660 13440 2.70336 21.4739 104.155 128.375 128.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1960 0.001024 4096 220 120 18048 2.72102 5.45584 104.858 113.076 113.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 490 0.000128 2048 125 3840 79872 33.0003 14.2669 472.247 412.604 932.29 932.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1350 0.000512 2048 460 1260 29568 2.8839 3.46317 45.7134 111.248 163.381 163.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 790 0.000256 1024 270 540 43008 7.10893 3.52982 25.1921 104.991 140.964 141.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 930 0.000256 2048 220 7800 59392 9.39213 7.04922 529.444 209.733 755.721 755.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1980 0.000128 512 100 1260 152064 2.93267 3.41402 55.4947 106.058 167.972 168.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1970 0.000256 4096 170 300 74496 13.9924 49.6985 418.912 482.646 482.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1840 0.000128 4096 230 5220 146688 28.4078 1511.82 837.62 2377.9 2377.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1300 6.4e-05 512 70 660 296960 10.555 6.71133 72.2966 209.227 298.925 299.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 730 0.001024 4096 170 660 13312 2.70336 20.0885 103.915 126.75 126.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1960 0.001024 4096 220 120 17920 2.71155 6.45917 104.621 113.834 113.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 490 0.000128 2048 125 3840 81920 33.2219 14.3357 439.975 418.654 906.361 906.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1350 0.000512 2048 460 1260 29184 2.85427 3.43053 41.9779 110.167 158.501 158.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 790 0.000256 1024 270 540 40960 7.08637 3.48752 21.3772 103.588 135.682 135.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 930 0.000256 2048 220 7800 58880 9.27059 6.98778 482.39 206.931 705.683 705.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1980 0.000128 512 100 1260 151680 2.92454 3.408 51.2037 105.287 162.896 162.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 16 60 1970 0.000256 4096 170 300 74240 13.9662 150.589 417.411 582.013 582.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1840 0.000128 4096 230 5220 146560 28.3967 1382.41 836.364 2247.21 2247.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1300 6.4e-05 512 70 660 294400 10.525 6.66432 65.3779 208.008 290.707 290.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 730 0.001024 4096 170 660 13440 2.72426 17.8115 104.825 125.405 125.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1960 0.001024 4096 220 120 17920 2.72214 5.17734 104.848 112.79 112.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 490 0.000128 2048 125 3840 76800 33.4454 14.2964 377.705 412.879 838.501 838.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1350 0.000512 2048 460 1260 28800 2.86358 3.4369 37.907 109.537 153.816 153.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 790 0.000256 1024 270 576 41984 7.152 3.53578 43.2878 104.939 159.061 159.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 930 0.000256 2048 220 7808 60416 9.36653 7.04512 979.554 209.615 1205.69 1205.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1980 0.000128 512 100 1216 152640 2.92627 3.40787 95.411 107.599 209.422 209.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 1970 0.000256 4096 170 320 74592 13.9581 152.615 418.961 585.578 585.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1840 0.000128 4096 230 5248 147104 28.3959 2698.08 838.108 3564.64 3564.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1300 6.4e-05 512 70 640 300032 10.5136 6.7113 113.311 209.564 340.226 340.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 730 0.001024 4096 170 640 13888 2.72371 54.2532 104.762 161.783 161.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 1960 0.001024 4096 220 128 18112 2.73325 14.399 104.805 121.978 122.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 490 0.000128 2048 125 3840 83456 33.0251 14.3518 773.923 419.01 1240.47 1240.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1350 0.000512 2048 460 1280 29568 2.88166 3.4713 69.5778 114.031 190.035 190.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 790 0.000256 1024 270 576 41472 6.95213 3.52691 59.9965 104.631 175.252 175.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 930 0.000256 2048 220 7808 60160 9.34115 7.0201 625.52 209.017 851.007 851.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1980 0.000128 512 100 1216 152576 2.92512 3.41037 61.4405 107.199 175.052 175.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1970 0.000256 4096 170 320 74560 13.9552 152.986 418.99 585.978 586.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1840 0.000128 4096 230 5248 147072 28.4047 1727.48 838.13 2594.07 2594.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1300 6.4e-05 512 70 640 300032 10.5243 6.71565 72.9473 209.585 299.901 300.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 730 0.001024 4096 170 640 13824 2.71974 54.6923 104.589 162.045 162.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1960 0.001024 4096 220 128 18048 2.72483 14.3688 104.645 121.782 121.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 490 0.000128 2048 125 3840 82944 33.0487 14.363 492.667 417.862 958.104 958.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1350 0.000512 2048 460 1280 29440 2.88144 3.46781 45.0513 112.37 163.841 163.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 790 0.000256 1024 270 576 41472 7.01603 3.51808 60.5012 104.435 175.616 175.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 930 0.000256 2048 220 7808 60288 9.35514 7.03488 516.744 209.643 742.887 742.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1980 0.000128 512 100 1216 152448 2.93152 3.41146 51.4318 107.41 165.256 165.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1970 0.000256 4096 170 320 74496 13.957 152.512 419.211 585.725 585.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1840 0.000128 4096 230 5248 146976 28.3896 1420.35 838.574 2287.36 2287.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1300 6.4e-05 512 70 640 299520 10.4891 6.71222 61.2496 209.466 288.043 288.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 730 0.001024 4096 170 640 13824 2.73005 54.6964 104.864 162.337 162.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1960 0.001024 4096 220 128 18048 2.73382 14.4016 104.911 122.088 122.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 490 0.000128 2048 125 3840 81408 33.1227 14.338 398.886 425.825 872.333 872.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1350 0.000512 2048 460 1280 29376 2.87494 3.45885 37.6533 112.277 156.338 156.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 790 0.000256 1024 270 576 40960 7.10563 3.53075 59.3335 104.732 174.839 174.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 930 0.000256 2048 220 7808 59904 9.37926 7.01235 444.56 209.223 670.286 670.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1980 0.000128 512 100 1216 152320 2.93072 3.41267 44.2117 107.129 157.755 157.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1970 0.000256 4096 170 320 74496 13.9607 152.537 419.067 585.609 585.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1840 0.000128 4096 230 5248 146944 28.3801 1227.11 837.915 2093.45 2093.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1300 6.4e-05 512 70 640 300032 10.5332 6.7113 52.8305 209.661 279.864 279.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 730 0.001024 4096 170 640 13696 2.71725 52.4744 104.266 159.501 159.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1960 0.001024 4096 220 128 17920 2.7153 14.1293 104.417 121.306 121.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 490 0.000128 2048 125 3840 81920 33.2067 14.3462 346.68 417.968 812.36 812.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1350 0.000512 2048 460 1280 29440 2.90611 3.4816 111.873 112.118 230.45 230.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 790 0.000256 1024 270 576 41920 7.20506 3.54541 52.5686 104.94 168.407 168.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 930 0.000256 2048 220 7808 60480 9.40822 7.14957 1320.91 209.63 1547.2 1547.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1980 0.000128 512 100 1216 152640 2.93699 3.42083 125.794 106.281 238.509 238.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 64 1970 0.000256 4096 170 320 74600 13.9567 209.992 419.053 643.045 643.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1840 0.000128 4096 230 5248 147080 28.3993 3615.67 838.006 4482.13 4482.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1300 6.4e-05 512 70 640 299840 10.5676 6.73002 149.374 209.56 376.364 376.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 730 0.001024 4096 170 640 13880 2.72624 42.4223 104.759 149.953 150.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 64 1960 0.001024 4096 220 128 18080 2.72694 20.5046 105.445 128.722 128.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 490 0.000128 2048 125 3840 83200 33.2276 14.4369 1041.8 419.042 1508.67 1508.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1350 0.000512 2048 460 1280 29520 2.89414 3.4703 93.6306 111.569 211.638 211.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 64 790 0.000256 1024 270 576 40960 7.12218 3.50618 39.1427 104.22 154.136 154.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 930 0.000256 2048 220 7808 60160 9.32912 7.03283 805.187 209.045 1030.7 1030.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1980 0.000128 512 100 1216 152640 2.93254 3.41478 80.896 106.238 193.552 193.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 64 1970 0.000256 4096 170 320 74560 13.9538 210.091 419.375 643.466 643.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1840 0.000128 4096 230 5248 147040 28.4058 2198.09 838.644 3065.19 3065.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1300 6.4e-05 512 70 640 299520 10.5466 6.73021 95.7723 209.747 322.929 323.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 730 0.001024 4096 170 640 13840 2.72454 25.8294 104.839 133.439 133.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 64 1960 0.001024 4096 220 128 18000 2.7177 20.0909 104.536 127.387 127.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 490 0.000128 2048 125 3840 83200 33.1693 14.379 634.022 419.556 1101.29 1101.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1350 0.000512 2048 460 1280 29440 2.88563 3.46554 57.3781 112.81 176.615 176.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 790 0.000256 1024 270 576 41280 7.20672 3.53382 34.4684 104.608 149.957 150.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 930 0.000256 2048 220 7808 60000 9.39014 7.02435 662.739 208.966 888.223 888.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1980 0.000128 512 100 1216 152400 2.93344 3.42016 65.7306 107.117 179.273 179.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 1970 0.000256 4096 170 320 74520 13.9469 209.837 419.011 642.837 642.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1840 0.000128 4096 230 5248 147000 28.4078 1821.04 837.908 2687.4 2687.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1300 6.4e-05 512 70 640 299520 10.5551 6.72339 77.7446 209.378 304.532 304.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 730 0.001024 4096 170 640 13800 2.71395 74.6394 104.744 182.143 182.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 1960 0.001024 4096 220 128 18000 2.72701 20.0702 104.662 127.503 127.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 490 0.000128 2048 125 3840 82560 33.1507 14.3954 520.173 417.538 985.419 985.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1350 0.000512 2048 460 1280 29280 2.89661 3.472 46.8903 111.906 165.237 165.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 790 0.000256 1024 270 576 39680 7.1016 3.48365 30.8993 103.478 145.106 145.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 930 0.000256 2048 220 7808 59520 9.32128 7.04611 563.821 208.44 788.729 788.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1980 0.000128 512 100 1216 152320 2.92435 3.41197 57.0087 106.962 170.378 170.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 1970 0.000256 4096 170 320 74400 13.9573 209.133 419.033 642.168 642.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1840 0.000128 4096 230 5248 146880 28.3783 1559.88 838.38 2426.69 2426.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1300 6.4e-05 512 70 640 299520 10.5169 6.71184 67.6807 209.846 294.884 294.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 730 0.001024 4096 170 640 13760 2.71917 73.7601 104.857 181.38 181.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 1960 0.001024 4096 220 128 17920 2.71155 20.0374 104.557 127.348 127.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 490 0.000128 2048 125 3840 79360 33.0198 14.2586 429.757 412.896 890.089 890.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1350 0.000512 2048 460 1280 29120 2.87744 3.45994 40.2022 110.035 156.646 156.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 790 0.000256 1024 270 576 40000 6.73011 3.48912 80.3982 103.454 194.21 194.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 930 0.000256 2048 220 7808 60000 9.37366 7.02931 519.228 208.815 744.562 744.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1980 0.000128 512 100 1216 152400 2.93779 3.41827 51.8138 107.124 165.367 165.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1970 0.000256 4096 170 320 74400 13.9657 205.289 418.918 638.218 638.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1840 0.000128 4096 230 5248 146800 28.3651 1424.12 837.512 2290.04 2290.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1300 6.4e-05 512 70 640 299200 10.5625 6.72563 60.8924 209.644 287.952 288.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 730 0.001024 4096 170 640 13600 2.70451 74.9179 104.135 181.8 181.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1960 0.001024 4096 220 128 17800 2.70902 19.8596 104.046 126.658 126.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 490 0.000128 2048 125 3840 80000 33.0999 14.2842 395.362 412.757 855.661 855.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1350 0.000512 2048 460 1280 29200 2.89731 3.47286 37.2584 111.327 155.028 155.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 790 0.000256 1024 270 576 41856 7.13539 3.53216 49.7799 104.797 165.387 165.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 930 0.000256 2048 220 7808 60288 9.36928 7.0536 1211.61 209.352 1437.49 1437.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1980 0.000128 512 100 1216 152640 2.93363 3.41606 115.818 108.354 230.598 230.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1970 0.000256 4096 170 320 74592 13.9505 103.442 419.124 536.559 536.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1840 0.000128 4096 230 5248 147072 28.4058 3330.91 838.154 4197.52 4197.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1300 6.4e-05 512 70 640 299904 10.525 6.72195 137.848 209.574 364.796 364.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 730 0.001024 4096 170 640 13872 2.72794 38.5761 104.785 146.132 146.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1960 0.001024 4096 220 128 18096 2.72179 10.8462 104.82 118.431 118.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 490 0.000128 2048 125 3840 82944 33.1432 14.4446 956.544 418.436 1422.74 1422.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1350 0.000512 2048 460 1280 29568 2.88749 3.46758 86.7107 112.597 205.736 205.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 790 0.000256 1024 270 576 41472 7.10909 3.52102 31.9245 104.431 147.128 147.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 930 0.000256 2048 220 7808 60288 9.35027 7.03776 758.446 209.653 984.588 984.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1980 0.000128 512 100 1216 152448 2.92861 4.25165 77.2255 107.403 191.879 191.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 64 1970 0.000256 4096 170 320 74496 13.953 181.21 419.218 614.425 614.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1840 0.000128 4096 230 5248 146976 28.3897 2077.49 838.882 2944.81 2944.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1300 6.4e-05 512 70 640 299520 10.5094 6.71133 91.8063 209.472 318.628 318.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 730 0.001024 4096 170 640 13824 2.72736 24.7439 104.87 132.386 132.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 64 1960 0.001024 4096 220 128 18048 2.72589 17.596 104.907 125.273 125.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 490 0.000128 2048 125 3840 81408 33.1039 14.343 585.657 417.009 1050.27 1050.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1350 0.000512 2048 460 1280 29376 2.87744 3.45795 53.9024 111.761 172.072 172.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 790 0.000256 1024 270 576 40320 7.13696 3.5016 26.4307 103.98 141.193 141.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 930 0.000256 2048 220 7808 59904 9.35936 7.02595 620.995 209.255 846.734 846.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1980 0.000128 512 100 1216 152352 2.93309 3.41958 62.2552 107.348 176.03 176.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 64 1970 0.000256 4096 170 320 74448 13.9554 180.986 419.211 614.198 614.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1840 0.000128 4096 230 5248 146880 28.3925 1709.22 838.313 2575.98 2576.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1300 6.4e-05 512 70 640 299520 10.5384 6.72333 74.1729 209.747 301.311 301.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 730 0.001024 4096 170 640 13680 2.71546 19.4806 104.345 126.585 126.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 64 1960 0.001024 4096 220 128 18000 2.72522 17.5509 104.901 125.222 125.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 490 0.000128 2048 125 3840 80640 33.098 14.342 476.483 414.906 938.987 939.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1350 0.000512 2048 460 1280 29376 2.88768 3.47597 43.7064 112.764 162.909 162.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 64 790 0.000256 1024 270 576 39936 7.11024 3.48186 25.2939 103.529 139.557 139.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 930 0.000256 2048 220 7808 59904 9.34333 6.99693 552.728 208.869 778.036 778.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1980 0.000128 512 100 1216 152064 2.92659 3.40656 54.5907 108.192 169.188 169.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 64 1970 0.000256 4096 170 320 74304 13.9479 180.569 418.696 613.255 613.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1840 0.000128 4096 230 5248 146880 28.3978 1518.64 838.577 2385.66 2385.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1300 6.4e-05 512 70 640 299520 10.5195 6.70925 64.5845 209.524 291.465 291.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 730 0.001024 4096 170 640 13632 2.70819 18.1172 104.339 125.207 125.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 64 1960 0.001024 4096 220 128 17856 2.71155 17.1708 104.428 124.353 124.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 490 0.000128 2048 125 3840 79872 33.015 14.3503 420.947 412.986 881.456 881.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1350 0.000512 2048 460 1280 29184 2.88192 3.46749 39.5781 112.4 158.401 158.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 790 0.000256 1024 270 576 40320 7.06858 3.48426 26.3896 103.6 140.686 140.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 930 0.000256 2048 220 7808 59520 9.38544 7.05946 482.936 209.516 708.996 709.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1980 0.000128 512 100 1216 152160 2.93469 3.4145 48.634 107.385 162.441 162.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 1970 0.000256 4096 170 320 74400 13.9489 181.168 419.466 614.625 614.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1840 0.000128 4096 230 5248 146880 28.4037 1333.76 838.811 2201.02 2201.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1300 6.4e-05 512 70 640 297600 10.5246 6.70941 57.3863 209.044 283.796 283.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 730 0.001024 4096 170 640 13680 2.72272 65.0871 104.86 172.716 172.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 1960 0.001024 4096 220 128 17760 2.70746 17.1697 104.134 124.053 124.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 490 0.000128 2048 125 3840 80640 32.9118 14.3302 372.862 413.113 833.374 833.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1350 0.000512 2048 460 1280 28800 2.86243 3.41606 34.1745 111.501 152.024 152.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 790 0.000256 1024 270 576 41664 7.20173 3.53728 46.2523 104.868 162.005 162.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 930 0.000256 2048 220 7808 60256 9.39654 7.04118 1142.03 209.493 1368.06 1368.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1980 0.000128 512 100 1216 152544 2.9328 3.41789 112.568 106.346 225.335 225.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1970 0.000256 4096 170 320 74592 13.9674 96.8479 419.418 530.277 530.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1840 0.000128 4096 230 5248 147056 28.3568 3130.61 838.616 3997.64 3997.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1300 6.4e-05 512 70 640 299712 10.5791 6.72768 133.128 209.688 360.247 360.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 730 0.001024 4096 170 640 13832 2.7159 36.6204 104.67 144.048 144.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1960 0.001024 4096 220 128 18088 2.72656 9.91344 104.882 117.565 117.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 490 0.000128 2048 125 3840 83328 33.1755 14.3852 902.375 418.71 1368.82 1368.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1350 0.000512 2048 460 1280 29568 2.90352 3.47558 81.2977 111.622 199.372 199.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 790 0.000256 1024 270 576 41216 7.17824 3.53274 30.2087 104.845 145.915 146.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 930 0.000256 2048 220 7808 60032 9.38525 7.09315 720.848 209.434 946.866 946.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1980 0.000128 512 100 1216 152544 2.93853 3.41811 72.4861 107.305 186.218 186.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1970 0.000256 4096 170 320 74480 13.9614 62.5586 418.71 495.274 495.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1840 0.000128 4096 230 5248 146944 28.3916 1987.35 837.839 2853.64 2853.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1300 6.4e-05 512 70 640 299264 10.5267 6.72147 86.1258 209.219 312.721 312.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 730 0.001024 4096 170 640 13776 2.72582 24.1126 104.57 131.451 131.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1960 0.001024 4096 220 128 18032 2.72762 6.4351 104.782 113.987 114.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 490 0.000128 2048 125 3840 82432 33.236 14.3881 566.596 418.567 1032.97 1033.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1350 0.000512 2048 460 1280 29344 2.87539 3.45645 51.7338 111.21 169.346 169.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 790 0.000256 1024 270 576 41664 7.21805 3.53952 25.958 104.96 141.817 141.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 930 0.000256 2048 220 7808 59808 9.42144 7.05104 608.239 209.729 834.55 834.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1980 0.000128 512 100 1216 152208 2.94093 3.41811 61.0652 107.273 174.769 174.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1970 0.000256 4096 170 320 74424 13.9493 53.3685 418.872 486.233 486.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1840 0.000128 4096 230 5248 146832 28.3622 1674.46 837.511 2540.38 2540.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1300 6.4e-05 512 70 640 298368 10.5759 6.72464 72.2229 209.34 298.991 299.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 730 0.001024 4096 170 640 13608 2.69946 19.2614 104.005 126.007 126.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1960 0.001024 4096 220 128 17976 2.71981 6.37744 104.82 113.959 114.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 490 0.000128 2048 125 3840 83328 33.1505 14.4159 484.51 418.847 951.095 951.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1350 0.000512 2048 460 1280 29232 2.87539 3.45075 43.8342 111.617 161.85 161.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 790 0.000256 1024 270 576 39424 7.15347 3.49126 22.6665 103.911 137.37 137.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 930 0.000256 2048 220 7808 59136 9.2679 6.95722 529.119 207.588 753.038 753.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1980 0.000128 512 100 1216 152320 2.9241 3.41581 53.5132 106.818 166.744 166.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 64 1970 0.000256 4096 170 320 74368 13.9537 162.951 419.214 596.165 596.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1840 0.000128 4096 230 5248 146720 28.3934 1470.21 837.894 2336.54 2336.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1300 6.4e-05 512 70 640 299264 10.5166 6.71347 63.694 209.601 290.657 290.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 730 0.001024 4096 170 640 13664 2.71098 16.7363 104.689 124.179 124.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 64 1960 0.001024 4096 220 128 17920 2.71974 15.4542 104.907 123.122 123.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 490 0.000128 2048 125 3840 78848 33.2644 14.3244 402.931 414.443 865.123 865.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1350 0.000512 2048 460 1280 29120 2.87094 3.43866 38.2344 111.981 156.597 156.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 790 0.000256 1024 270 576 38080 7.19677 3.46854 18.276 102.689 131.774 131.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 930 0.000256 2048 220 7808 59360 9.37104 6.98662 470.342 208.131 694.935 695.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1980 0.000128 512 100 1216 151760 2.9353 3.4263 47.299 106.838 160.571 160.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 64 1970 0.000256 4096 170 320 74200 13.9284 161.593 418.204 593.77 593.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1840 0.000128 4096 230 5248 146720 28.3613 1302.53 837.378 2168.32 2168.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1300 6.4e-05 512 70 640 297920 10.5642 6.7303 55.9998 209.08 282.503 282.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 730 0.001024 4096 170 640 13440 2.6944 16.6169 103.687 123.038 123.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 64 1960 0.001024 4096 220 128 17640 2.69286 15.4405 103.6 121.776 121.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 490 0.000128 2048 125 3840 76160 33.4149 14.2593 343.596 409.383 800.81 800.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1350 0.000512 2048 460 1280 29120 2.88922 3.46931 34.195 110.669 151.292 151.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 790 0.000256 1024 270 576 41472 7.1768 3.5287 46.5629 104.708 162.12 162.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 930 0.000256 2048 220 7808 60160 9.34154 7.01315 1081.76 209.171 1307.4 1307.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1980 0.000128 512 100 1216 152576 2.92979 3.41386 109.698 107.286 223.397 223.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1970 0.000256 4096 170 320 74560 13.9592 97.4354 419.279 530.717 530.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1840 0.000128 4096 230 5248 147072 28.4201 3019.77 838.718 3886.95 3887.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1300 6.4e-05 512 70 640 300032 10.5081 6.71894 133.264 209.736 360.348 360.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 730 0.001024 4096 170 640 13824 2.72144 35.9274 104.664 143.356 143.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1960 0.001024 4096 220 128 18048 2.7177 10.1274 104.708 117.595 117.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 490 0.000128 2048 125 3840 82944 33.0461 14.3324 872.736 418.036 1338.33 1338.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1350 0.000512 2048 460 1280 29440 2.87949 3.4665 80.1426 112.452 199.014 199.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 790 0.000256 1024 270 576 40960 7.20211 3.5272 31.7376 104.716 147.326 147.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 930 0.000256 2048 220 7808 59904 9.36621 7.01955 702.828 209.189 928.506 928.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1980 0.000128 512 100 1216 152320 2.93069 3.41517 71.6359 107.111 185.161 185.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1970 0.000256 4096 170 320 74496 13.9715 65.9812 418.982 498.979 499.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1840 0.000128 4096 230 5248 146944 28.3914 1984.7 837.771 2850.91 2850.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1300 6.4e-05 512 70 640 300032 10.5329 6.71354 88.626 209.627 315.628 315.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 730 0.001024 4096 170 640 13696 2.71526 24.4118 104.967 132.136 132.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1960 0.001024 4096 220 128 17920 2.71974 7.48509 104.29 114.535 114.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 490 0.000128 2048 125 3840 81920 33.2204 14.3318 568.128 417.901 1033.75 1033.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1350 0.000512 2048 460 1280 29440 2.89382 3.4849 54.4182 112.741 173.607 173.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 790 0.000256 1024 270 576 39936 7.13072 4.34963 26.8826 103.527 142.461 142.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 930 0.000256 2048 220 7808 59904 9.33581 7.04131 577.904 208.849 803.231 803.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1980 0.000128 512 100 1216 152064 2.92454 3.40851 58.5923 106.181 171.178 171.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1970 0.000256 4096 170 320 74304 13.9428 54.8883 418.643 487.52 487.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1840 0.000128 4096 230 5248 146880 28.3894 1638.75 838.478 2505.66 2505.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1300 6.4e-05 512 70 640 299520 10.5144 6.71334 73.3204 209.499 300.175 300.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 730 0.001024 4096 170 640 13632 2.71565 20.8118 104.333 127.903 127.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1960 0.001024 4096 220 128 17856 2.71565 5.74669 104.373 112.878 112.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 490 0.000128 2048 125 3840 79872 33.0255 14.3299 458.542 412.932 919 919.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1350 0.000512 2048 460 1280 29184 2.88765 3.46522 44.7624 112.395 163.58 163.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 790 0.000256 1024 270 576 40960 7.20442 3.52618 25.2854 104.877 141.039 141.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 930 0.000256 2048 220 7808 59392 9.40157 7.03488 512.769 209.513 738.822 738.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1980 0.000128 512 100 1216 152064 2.93069 3.41165 52.9676 106.043 165.424 165.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1970 0.000256 4096 170 320 74240 13.949 51.413 418.255 483.661 483.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1840 0.000128 4096 230 5248 146688 28.3905 1480.27 837.005 2345.71 2345.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1300 6.4e-05 512 70 640 299008 10.4964 6.71139 66.65 209.006 292.991 293.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 730 0.001024 4096 170 640 13568 2.7072 18.4684 104.236 125.453 125.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1960 0.001024 4096 220 128 17664 2.68912 6.66262 103.588 112.984 113.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 490 0.000128 2048 125 3840 81920 33.2284 14.3439 426.886 418.213 892.847 892.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1350 0.000512 2048 460 1280 28672 2.85965 3.42438 40.139 110.055 156.552 156.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 790 0.000256 1024 270 576 38400 7.20259 3.48563 21.3652 103.598 135.799 135.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 930 0.000256 2048 220 7808 58880 9.27402 6.93862 469.011 206.959 692.289 692.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1980 0.000128 512 100 1216 151680 2.93078 3.40992 48.5874 105.394 160.395 160.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1970 0.000256 4096 170 320 74240 13.9571 48.3766 418.632 481.01 481.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1840 0.000128 4096 230 5248 146560 28.3794 1351.94 836.745 2217.11 2217.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1300 6.4e-05 512 70 640 296960 10.4513 6.67034 61.0996 208.037 286.387 286.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 730 0.001024 4096 170 640 13440 2.70336 18.6779 103.902 125.325 125.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1960 0.001024 4096 220 128 17600 2.69194 5.40541 103.603 111.744 111.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 490 0.000128 2048 125 3840 76800 33.4495 14.5241 369.395 412.932 830.481 830.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1350 0.000512 2048 460 1280 28800 2.86406 3.43654 38.1241 110.609 155.106 155.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 790 0.000256 1024 270 576 39936 7.16531 3.488 22.3334 103.762 136.898 137.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 930 0.000256 2048 220 7808 58368 9.29482 6.95699 426.743 207.283 650.379 650.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1980 0.000128 512 100 1216 151296 2.93523 3.40829 45.0445 106.354 157.813 157.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 16 64 1970 0.000256 4096 170 320 74112 13.9512 149.696 418.599 582.291 582.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1840 0.000128 4096 230 5248 146688 28.3982 1262.92 838.394 2129.77 2129.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1300 6.4e-05 512 70 640 297984 10.4787 6.69296 57.8739 208.581 283.753 283.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 730 0.001024 4096 170 640 13440 2.7039 18.2927 104.326 125.366 125.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 16 64 1960 0.001024 4096 220 128 17664 2.70752 14.1153 104.367 121.234 121.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 490 0.000128 2048 125 3840 79872 33.0538 14.2868 358.921 413.407 819.83 819.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1350 0.000512 2048 460 1280 28416 2.87539 3.44925 35.7503 109.799 151.946 152.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 790 0.000256 1024 270 640 41728 6.94672 3.5328 64.1757 105.014 179.809 179.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 930 0.000256 2048 220 7808 60480 9.37661 7.03789 975.146 209.78 1201.45 1201.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1980 0.000128 512 100 1280 152352 2.93683 3.41942 100.63 107.637 214.697 214.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1970 0.000256 4096 170 384 73936 13.9919 218.828 419.555 652.418 652.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1840 0.000128 4096 230 5248 147120 28.4022 2684.76 838.944 3552.15 3552.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1300 6.4e-05 512 70 640 300160 10.5202 6.72515 112.299 209.842 339.514 339.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 730 0.001024 4096 170 640 13920 2.73766 62.7243 104.949 170.453 170.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1960 0.001024 4096 220 128 18128 2.72986 17.5039 104.907 125.183 125.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 490 0.000128 2048 125 3840 81408 33.3771 14.3483 751.048 419.394 1218.33 1218.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1350 0.000512 2048 460 1280 29664 2.9065 3.48394 115.015 112.037 233.518 233.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 790 0.000256 1024 270 640 41728 7.15734 3.53318 51.2233 105.008 167.068 167.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 930 0.000256 2048 220 7808 60416 9.35405 7.03923 1092.62 209.77 1318.89 1318.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1980 0.000128 512 100 1280 152256 2.92611 3.41155 109.797 107.484 223.69 223.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 1970 0.000256 4096 170 384 73920 13.986 193.322 419.453 626.808 626.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1840 0.000128 4096 230 5248 147104 28.4066 2994.08 838.744 3861.28 3861.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1300 6.4e-05 512 70 640 300032 10.5214 6.7233 122.679 209.713 349.764 349.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 730 0.001024 4096 170 640 13888 2.72963 57.3309 104.835 164.941 164.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 1960 0.001024 4096 220 128 18112 2.73203 15.4134 104.884 123.071 123.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 490 0.000128 2048 125 3840 81408 33.3381 14.3483 845.704 420.608 1314.16 1314.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1350 0.000512 2048 460 1280 29568 2.88563 3.46931 77.7462 111.633 195.806 195.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 790 0.000256 1024 270 640 41472 7.16262 3.52666 36.8693 104.642 152.343 152.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 930 0.000256 2048 220 7808 60160 9.34432 7.01379 705.261 209.022 930.747 930.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1980 0.000128 512 100 1280 152192 2.92806 3.41149 74.8636 107.099 188.375 188.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 1970 0.000256 4096 170 384 73856 13.9809 192.428 418.942 625.395 625.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1840 0.000128 4096 230 5248 147072 28.3968 1933.97 838.131 2800.55 2800.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1300 6.4e-05 512 70 640 300032 10.5262 6.71539 83.9053 209.59 310.864 310.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 730 0.001024 4096 170 640 13824 2.72243 57.5175 104.59 164.874 164.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 1960 0.001024 4096 220 128 18048 2.73661 15.3022 104.644 122.726 122.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 490 0.000128 2048 125 3840 80896 33.3244 14.3688 543.345 417.859 1009.06 1009.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1350 0.000512 2048 460 1280 29440 2.88512 3.47088 50.424 112.379 169.231 169.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 790 0.000256 1024 270 640 40704 6.95616 3.52051 60.9156 104.335 175.868 175.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 930 0.000256 2048 220 7808 60288 9.35709 7.04141 576.241 209.443 802.185 802.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1980 0.000128 512 100 1280 152064 2.92576 3.41584 61.3149 106.146 173.876 173.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1970 0.000256 4096 170 384 73824 13.9763 192.645 418.931 625.595 625.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1840 0.000128 4096 230 5248 146976 28.3842 1578.21 837.784 2444.42 2444.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1300 6.4e-05 512 70 640 299520 10.5009 6.71379 68.3526 209.261 294.955 295.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 730 0.001024 4096 170 640 13824 2.7279 57.613 104.761 165.147 165.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1960 0.001024 4096 220 128 18048 2.72922 15.4026 104.81 122.983 123.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 490 0.000128 2048 125 3840 79872 33.2812 14.314 434.892 416.557 899.199 899.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1350 0.000512 2048 460 1280 29376 2.87571 3.4553 41.5538 110.684 158.641 158.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 790 0.000256 1024 270 640 40960 6.97514 3.52442 64.9731 105.743 181.362 181.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 930 0.000256 2048 220 7808 59904 9.36467 7.01722 510.968 211.239 738.698 738.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1980 0.000128 512 100 1280 151808 2.93069 3.41181 54.3375 108.049 168.803 168.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1970 0.000256 4096 170 384 73728 13.9756 191.669 422.689 628.376 628.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1840 0.000128 4096 230 5248 146944 28.3938 1409.3 845.994 2283.74 2283.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1300 6.4e-05 512 70 640 300032 10.5281 6.71533 61.2683 211.682 290.326 290.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 730 0.001024 4096 170 640 13696 2.71712 56.2493 105.269 164.28 164.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1960 0.001024 4096 220 128 17920 2.71974 14.8931 105.311 122.967 123.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 490 0.000128 2048 125 3840 79872 33.4828 14.3317 390.682 422.066 860.722 860.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1350 0.000512 2048 460 1280 29440 2.89178 3.48342 36.833 113.122 156.402 156.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 790 0.000256 1024 270 640 39680 6.89808 3.48365 64.421 103.472 178.416 178.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 930 0.000256 2048 220 7808 59520 9.32634 6.99824 466.524 208.421 691.377 691.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1980 0.000128 512 100 1280 151680 2.92541 3.41392 50.0288 106.858 163.299 163.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1970 0.000256 4096 170 384 73760 13.9858 192.335 419.282 625.649 625.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1840 0.000128 4096 230 5248 146880 28.3827 1290.22 838.304 2156.95 2157.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1300 6.4e-05 512 70 640 299520 10.5254 6.71776 55.8119 209.822 283.004 283.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 730 0.001024 4096 170 640 13760 2.72179 56.4235 104.849 164.039 164.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1960 0.001024 4096 220 128 17920 2.71626 14.831 104.551 122.14 122.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 490 0.000128 2048 125 3840 76800 33.3755 14.2744 345.089 412.931 805.83 805.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1350 0.000512 2048 460 1280 29120 2.87539 3.45888 34.0029 110.022 150.431 150.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 790 0.000256 1024 270 640 39936 6.89635 3.48246 65.2472 103.502 179.27 179.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 930 0.000256 2048 220 7808 59904 9.3336 6.99802 433.749 208.824 659.009 659.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1980 0.000128 512 100 1280 151680 2.92675 3.40947 46.1352 107.018 159.56 159.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1970 0.000256 4096 170 384 73728 13.9858 192.273 419.236 625.537 625.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1840 0.000128 4096 230 5248 146880 28.3814 1191.91 838.391 2058.73 2058.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1300 6.4e-05 512 70 640 299520 10.5206 6.71344 51.1244 209.483 277.969 278.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 730 0.001024 4096 170 640 13632 2.7095 55.4561 104.329 162.537 162.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1960 0.001024 4096 220 128 17856 2.71085 14.8122 104.368 121.933 121.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 490 0.000128 2048 125 3840 76800 33.4336 14.3319 318.914 412.96 779.793 779.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1350 0.000512 2048 460 1280 29184 2.87926 3.46976 32.4547 111.325 150.199 150.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 790 0.000256 1024 270 640 39424 6.94054 3.49318 63.9462 103.829 178.347 178.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 930 0.000256 2048 220 7808 59136 9.27856 6.94499 402.35 207.424 626.109 626.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1980 0.000128 512 100 1280 151872 2.92592 3.41062 43.2128 106.643 156.263 156.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1970 0.000256 4096 170 384 73696 13.9886 192.314 418.991 625.339 625.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1840 0.000128 4096 230 5248 146720 28.3916 1117.62 837.228 1983.3 1983.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1300 6.4e-05 512 70 640 299264 10.5126 6.71574 48.2818 209.381 275.022 275.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 730 0.001024 4096 170 640 13664 2.71334 55.9343 104.608 163.297 163.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1960 0.001024 4096 220 128 17920 2.72909 14.879 104.824 122.475 122.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 490 0.000128 2048 125 3840 78848 33.2506 14.3018 310.072 414.17 771.95 772.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1350 0.000512 2048 460 1280 29120 2.8713 3.44349 30.0593 109.804 146.249 146.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 790 0.000256 1024 270 640 40960 6.97578 3.5304 65.6896 104.871 181.209 181.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 930 0.000256 2048 220 7808 59392 9.40435 7.03462 385.62 209.508 611.672 611.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1980 0.000128 512 100 1280 151552 2.92864 3.41347 41.3453 107.001 154.762 154.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1970 0.000256 4096 170 384 73472 13.9634 191.316 417.835 623.16 623.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1840 0.000128 4096 230 5248 146688 28.3874 1064.47 836.991 1929.9 1929.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1300 6.4e-05 512 70 640 299008 10.497 6.71024 46.1166 209.003 272.456 272.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 730 0.001024 4096 170 640 13568 2.70541 54.1291 104.231 161.106 161.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1960 0.001024 4096 220 128 17664 2.69936 14.9226 103.596 121.261 121.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 490 0.000128 2048 125 3840 77824 33.8375 14.3319 288.728 418.192 755.245 755.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1350 0.000512 2048 460 1280 28672 2.87405 3.42381 114.031 111.108 231.511 231.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 790 0.000256 1024 270 540 43008 6.8983 3.4912 60.1895 103.89 174.612 174.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 930 0.000256 2048 220 7800 59136 9.27107 6.96106 373.31 207.534 597.184 597.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1980 0.000128 512 100 1260 152320 2.92688 3.41395 38.1191 106.699 151.229 151.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1970 0.000256 4096 170 300 74592 13.9828 145.431 419.147 578.607 578.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1840 0.000128 4096 230 5220 146944 28.4043 1033.05 838.636 1900.14 1900.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1300 6.4e-05 512 70 660 297472 10.5801 6.7113 47.1124 209.558 274.091 274.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 730 0.001024 4096 170 660 13440 2.72042 54.6669 104.401 161.832 161.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1960 0.001024 4096 220 120 17920 2.72378 13.4648 104.429 120.66 120.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 490 0.000128 2048 125 3840 78848 33.2641 14.356 284.285 414.345 746.411 746.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1350 0.000512 2048 460 1260 29120 2.88864 3.44474 112.313 110.923 229.643 229.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 790 0.000256 1024 270 576 39424 7.07219 3.49389 58.0868 103.901 172.699 172.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 930 0.000256 2048 220 7808 59136 9.27542 6.94858 364.429 207.563 588.327 588.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1980 0.000128 512 100 1216 152320 2.92483 3.41213 36.6998 106.811 149.919 149.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1970 0.000256 4096 170 320 74368 13.9551 151.993 419.158 585.15 585.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1840 0.000128 4096 230 5248 146720 28.3892 1013.47 837.794 1879.69 1879.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1300 6.4e-05 512 70 640 299264 10.5195 6.71277 43.5033 209.522 270.388 270.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 730 0.001024 4096 170 640 13664 2.71347 53.8501 104.68 161.286 161.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1960 0.001024 4096 220 128 17920 2.72384 14.1431 104.896 121.805 121.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 490 0.000128 2048 125 3840 78848 33.6835 14.3588 278.431 414.386 741.021 741.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1350 0.000512 2048 460 1280 29120 2.8817 3.43917 111.151 110.939 228.484 228.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 790 0.000256 1024 270 550 40320 6.98067 3.46614 59.6444 102.912 173.146 173.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 930 0.000256 2048 220 7800 59360 9.37405 7.05162 376.128 208.285 600.95 601.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1980 0.000128 512 100 1250 151760 2.94298 3.42144 38.6662 105.727 150.831 150.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1970 0.000256 4096 170 300 74480 13.9796 142.878 418.833 575.733 575.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1840 0.000128 4096 230 5200 146720 28.4245 1032.49 837.526 1898.49 1898.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1300 6.4e-05 512 70 650 297920 10.578 6.72749 45.8087 209.296 272.546 272.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 730 0.001024 4096 170 650 13440 2.71424 54.6324 104.514 161.905 161.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1960 0.001024 4096 220 150 17640 2.73414 16.4222 104.945 124.142 124.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 490 0.000128 2048 125 3850 76160 33.4346 14.3073 275.476 409.679 733.06 733.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1350 0.000512 2048 460 1250 29120 2.90202 3.46832 117.688 109.822 233.953 234.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 790 0.000256 1024 270 576 40320 6.98118 3.46509 60.9089 102.774 174.275 174.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 930 0.000256 2048 220 7824 59360 9.3609 6.98307 375.799 208.31 600.562 600.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1980 0.000128 512 100 1248 151760 2.94003 3.4264 38.0054 105.896 150.337 150.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1970 0.000256 4096 170 288 74480 13.9796 135.502 418.264 567.791 567.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1840 0.000128 4096 230 5232 146720 28.4262 1034.22 837.947 1900.64 1900.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1300 6.4e-05 512 70 624 297920 10.5777 6.72854 44.7467 209.342 271.522 271.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 730 0.001024 4096 170 672 13160 2.69344 54.5755 103.77 161.085 161.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1960 0.001024 4096 220 144 17640 2.7177 15.5994 104.62 122.98 123.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 490 0.000128 2048 125 3840 76160 33.4142 14.2174 273.717 409.73 731.241 731.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1350 0.000512 2048 460 1248 29120 2.89587 3.46755 117.843 109.712 233.993 234.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 790 0.000256 1024 270 544 44032 6.94701 3.5287 60.0894 104.71 175.419 175.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 930 0.000256 2048 220 7808 59904 9.36557 7.01814 433.058 209.23 658.782 658.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1980 0.000128 512 100 1216 152320 2.9248 3.41302 42.0262 107.293 155.727 155.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1970 0.000256 4096 170 288 74752 13.9755 134.088 418.458 566.563 566.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1840 0.000128 4096 230 5216 146944 28.4218 1194.09 837.435 2060 2060.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1300 6.4e-05 512 70 608 300032 10.5227 6.71715 48.8582 209.679 275.906 276.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 730 0.001024 4096 170 640 13696 2.71494 51.874 104.237 158.87 158.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1960 0.001024 4096 220 128 17920 2.72118 13.6803 104.288 120.732 120.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 490 0.000128 2048 125 3840 81920 33.2115 14.3395 337.982 417.879 803.571 803.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1350 0.000512 2048 460 1248 29696 2.90406 3.48365 113.793 111.269 231.521 231.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 790 0.000256 1024 270 544 42240 6.63024 3.49322 77.8619 103.812 191.938 192.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 930 0.000256 2048 220 7808 57600 9.33814 6.95091 634.305 207.385 858.083 858.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1980 0.000128 512 100 1216 151680 2.92301 3.41162 64.0681 106.627 177.103 177.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1970 0.000256 4096 170 288 74400 13.9855 189.15 418.492 621.67 621.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1840 0.000128 4096 230 5216 146400 28.4267 1795.06 836.455 2659.99 2660.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1300 6.4e-05 512 70 608 299520 10.4757 6.7121 73.9845 209.002 300.301 300.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 730 0.001024 4096 170 640 13440 2.72179 75.7571 104.76 183.284 183.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1960 0.001024 4096 220 128 17280 2.66922 19.5053 102.742 124.96 125.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 490 0.000128 2048 125 3840 76800 33.4671 14.3146 482.277 413.349 943.562 943.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1350 0.000512 2048 460 1248 28800 2.86922 3.45702 162.966 111.065 280.425 280.5
