HelpInfo,C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:Controller
Implementation;Synthesis|| CL169 ||@W:Pruning unused register q0. Make sure that there are no unused intermediate registers.||Controller.srr(60);liberoaction://cross_probe/hdl/file/'N:\cubot\Controller\synthesis\Controller.srr'/linenumber/60||Read_buttons.v(20);liberoaction://cross_probe/hdl/file/'N:\cubot\Controller\hdl\Read_buttons.v'/linenumber/20
Implementation;Synthesis|| CL169 ||@W:Pruning unused register q1. Make sure that there are no unused intermediate registers.||Controller.srr(61);liberoaction://cross_probe/hdl/file/'N:\cubot\Controller\synthesis\Controller.srr'/linenumber/61||Read_buttons.v(20);liberoaction://cross_probe/hdl/file/'N:\cubot\Controller\hdl\Read_buttons.v'/linenumber/20
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 40 to 8 of button_read[40:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Controller.srr(62);liberoaction://cross_probe/hdl/file/'N:\cubot\Controller\synthesis\Controller.srr'/linenumber/62||Read_buttons.v(20);liberoaction://cross_probe/hdl/file/'N:\cubot\Controller\hdl\Read_buttons.v'/linenumber/20
Implementation;Synthesis|| CL169 ||@W:Pruning unused register direction. Make sure that there are no unused intermediate registers.||Controller.srr(65);liberoaction://cross_probe/hdl/file/'N:\cubot\Controller\synthesis\Controller.srr'/linenumber/65||Send_request.v(16);liberoaction://cross_probe/hdl/file/'N:\cubot\Controller\hdl\Send_request.v'/linenumber/16
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 0 of poll[35:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Controller.srr(69);liberoaction://cross_probe/hdl/file/'N:\cubot\Controller\synthesis\Controller.srr'/linenumber/69||Send_request.v(16);liberoaction://cross_probe/hdl/file/'N:\cubot\Controller\hdl\Send_request.v'/linenumber/16
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 1 of poll[35:1]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Controller.srr(71);liberoaction://cross_probe/hdl/file/'N:\cubot\Controller\synthesis\Controller.srr'/linenumber/71||Send_request.v(16);liberoaction://cross_probe/hdl/file/'N:\cubot\Controller\hdl\Send_request.v'/linenumber/16
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 2 of poll[35:2]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Controller.srr(73);liberoaction://cross_probe/hdl/file/'N:\cubot\Controller\synthesis\Controller.srr'/linenumber/73||Send_request.v(16);liberoaction://cross_probe/hdl/file/'N:\cubot\Controller\hdl\Send_request.v'/linenumber/16
Implementation;Synthesis|| CL157 ||@W:*Output RCOSC_CLKOUT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||Controller.srr(75);liberoaction://cross_probe/hdl/file/'N:\cubot\Controller\synthesis\Controller.srr'/linenumber/75||Controller_MSS_tmp_MSS_CCC_0_MSS_CCC.v(62);liberoaction://cross_probe/hdl/file/'N:\cubot\Controller\component\work\Controller_MSS\MSS_CCC_0\Controller_MSS_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/62
Implementation;Synthesis|| CL157 ||@W:*Output MAINXIN_CLKOUT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||Controller.srr(76);liberoaction://cross_probe/hdl/file/'N:\cubot\Controller\synthesis\Controller.srr'/linenumber/76||Controller_MSS_tmp_MSS_CCC_0_MSS_CCC.v(63);liberoaction://cross_probe/hdl/file/'N:\cubot\Controller\component\work\Controller_MSS\MSS_CCC_0\Controller_MSS_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/63
Implementation;Synthesis|| CL157 ||@W:*Output LPXIN_CLKOUT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||Controller.srr(77);liberoaction://cross_probe/hdl/file/'N:\cubot\Controller\synthesis\Controller.srr'/linenumber/77||Controller_MSS_tmp_MSS_CCC_0_MSS_CCC.v(64);liberoaction://cross_probe/hdl/file/'N:\cubot\Controller\component\work\Controller_MSS\MSS_CCC_0\Controller_MSS_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/64
Implementation;Synthesis|| MT462 ||@W:Net clock_divider_100_0.clk100 appears to be an unidentified clock source. Assuming default frequency. If this is a required clock, declare a clock constraint on this net in your constraint file.||Controller.srr(159);liberoaction://cross_probe/hdl/file/'N:\cubot\Controller\synthesis\Controller.srr'/linenumber/159||clock_divider_100.v(8);liberoaction://cross_probe/hdl/file/'n:\cubot\controller\hdl\clock_divider_100.v'/linenumber/8
Implementation;Synthesis|| MT462 ||@W:Net clock_divider_100_1.clk100 appears to be an unidentified clock source. Assuming default frequency. If this is a required clock, declare a clock constraint on this net in your constraint file.||Controller.srr(160);liberoaction://cross_probe/hdl/file/'N:\cubot\Controller\synthesis\Controller.srr'/linenumber/160||clock_divider_100.v(8);liberoaction://cross_probe/hdl/file/'n:\cubot\controller\hdl\clock_divider_100.v'/linenumber/8
Implementation;Synthesis|| MT532 ||@W:Found signal identified as System clock which controls 50 sequential elements including clock_divider_100_1.counter[6:0].  Using this clock, which has no specified timing constraint, can adversely impact design performance. ||Controller.srr(177);liberoaction://cross_probe/hdl/file/'N:\cubot\Controller\synthesis\Controller.srr'/linenumber/177||clock_divider_100.v(8);liberoaction://cross_probe/hdl/file/'n:\cubot\controller\hdl\clock_divider_100.v'/linenumber/8
Implementation;Synthesis|| MT462 ||@W:Net clock_divider_100_0.clk100 appears to be an unidentified clock source. Assuming default frequency. If this is a required clock, declare a clock constraint on this net in your constraint file.||Controller.srr(184);liberoaction://cross_probe/hdl/file/'N:\cubot\Controller\synthesis\Controller.srr'/linenumber/184||clock_divider_100.v(8);liberoaction://cross_probe/hdl/file/'n:\cubot\controller\hdl\clock_divider_100.v'/linenumber/8
Implementation;Synthesis|| MT462 ||@W:Net clock_divider_100_1.clk100 appears to be an unidentified clock source. Assuming default frequency. If this is a required clock, declare a clock constraint on this net in your constraint file.||Controller.srr(185);liberoaction://cross_probe/hdl/file/'N:\cubot\Controller\synthesis\Controller.srr'/linenumber/185||clock_divider_100.v(8);liberoaction://cross_probe/hdl/file/'n:\cubot\controller\hdl\clock_divider_100.v'/linenumber/8
Implementation;Synthesis|| MT462 ||@W:Net clock_divider_100_0.clk100 appears to be an unidentified clock source. Assuming default frequency. If this is a required clock, declare a clock constraint on this net in your constraint file.||Controller.srr(228);liberoaction://cross_probe/hdl/file/'N:\cubot\Controller\synthesis\Controller.srr'/linenumber/228||clock_divider_100.v(8);liberoaction://cross_probe/hdl/file/'n:\cubot\controller\hdl\clock_divider_100.v'/linenumber/8
Implementation;Synthesis|| MT462 ||@W:Net clock_divider_100_1.clk100 appears to be an unidentified clock source. Assuming default frequency. If this is a required clock, declare a clock constraint on this net in your constraint file.||Controller.srr(229);liberoaction://cross_probe/hdl/file/'N:\cubot\Controller\synthesis\Controller.srr'/linenumber/229||clock_divider_100.v(8);liberoaction://cross_probe/hdl/file/'n:\cubot\controller\hdl\clock_divider_100.v'/linenumber/8
Implementation;Synthesis|| MO231 ||@N: Found counter in view:work.clock_divider_100_2(verilog) instance counter[6:0] ||Controller.srr(233);liberoaction://cross_probe/hdl/file/'N:\cubot\Controller\synthesis\Controller.srr'/linenumber/233||clock_divider_100.v(8);liberoaction://cross_probe/hdl/file/'n:\cubot\controller\hdl\clock_divider_100.v'/linenumber/8
Implementation;Synthesis|| MO231 ||@N: Found counter in view:work.clock_divider_100_1(verilog) instance counter[6:0] ||Controller.srr(234);liberoaction://cross_probe/hdl/file/'N:\cubot\Controller\synthesis\Controller.srr'/linenumber/234||clock_divider_100.v(8);liberoaction://cross_probe/hdl/file/'n:\cubot\controller\hdl\clock_divider_100.v'/linenumber/8
Implementation;Synthesis|| MO231 ||@N: Found counter in view:work.clock_divider_100_0(verilog) instance counter[6:0] ||Controller.srr(235);liberoaction://cross_probe/hdl/file/'N:\cubot\Controller\synthesis\Controller.srr'/linenumber/235||clock_divider_100.v(8);liberoaction://cross_probe/hdl/file/'n:\cubot\controller\hdl\clock_divider_100.v'/linenumber/8
Implementation;Synthesis|| MO231 ||@N: Found counter in view:work.Read_buttons(verilog) instance state[8:0] ||Controller.srr(236);liberoaction://cross_probe/hdl/file/'N:\cubot\Controller\synthesis\Controller.srr'/linenumber/236||read_buttons.v(20);liberoaction://cross_probe/hdl/file/'n:\cubot\controller\hdl\read_buttons.v'/linenumber/20
Implementation;Synthesis|| MT615 ||@N: Found clock FCLK with period 10.00ns ||Controller.srr(328);liberoaction://cross_probe/hdl/file/'N:\cubot\Controller\synthesis\Controller.srr'/linenumber/328||null;null
Implementation;Synthesis|| MT615 ||@N: Found clock FAB_CLK with period 10.00ns ||Controller.srr(329);liberoaction://cross_probe/hdl/file/'N:\cubot\Controller\synthesis\Controller.srr'/linenumber/329||null;null
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||Controller.srr(346);liberoaction://cross_probe/hdl/file/'N:\cubot\Controller\synthesis\Controller.srr'/linenumber/346||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||Controller.srr(348);liberoaction://cross_probe/hdl/file/'N:\cubot\Controller\synthesis\Controller.srr'/linenumber/348||null;null
Implementation;Synthesis|| MT582 ||@N: Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack||Controller.srr(365);liberoaction://cross_probe/hdl/file/'N:\cubot\Controller\synthesis\Controller.srr'/linenumber/365||null;null
Implementation;Compile;RootName:Controller
Implementation;Compile||(null)||Please refer to the log file for details about 335 Warning(s) , 1 Info(s)||Controller_compile_log.rpt;liberoaction://open_report/file/Controller_compile_log.rpt||(null);(null)
Implementation;Place and Route||OnlineHelp;liberoaction://open_online_help/98304003||Info: I/O Bank Assigner detected (1) out of (6) I/O Bank(s) with locked I/O technologies.||(null);(null)||(null);(null)
Implementation;Place and Route;RootName:Controller
Implementation;Place and Route||(null)||Please refer to the log file for details about 2 Info(s)||Controller_placeroute_log.rpt;liberoaction://open_report/file/Controller_placeroute_log.rpt||(null);(null)
Implementation;Generate Bitstream;RootName:Controller
