{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1594725951209 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1594725951217 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 14 07:25:51 2020 " "Processing started: Tue Jul 14 07:25:51 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1594725951217 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594725951217 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Microcomputer -c Microcomputer " "Command: quartus_map --read_settings_files=on --write_settings_files=off Microcomputer -c Microcomputer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594725951217 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1594725952606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/sdcard/sd_controller_high_speed.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/sdcard/sd_controller_high_speed.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sd_controller-rtl " "Found design unit 1: sd_controller-rtl" {  } { { "../../../MultiComp (VHDL Template)/Components/SDCARD/sd_controller_High_Speed.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/SDCARD/sd_controller_High_Speed.vhd" 126 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594725965248 ""} { "Info" "ISGN_ENTITY_NAME" "1 sd_controller " "Found entity 1: sd_controller" {  } { { "../../../MultiComp (VHDL Template)/Components/SDCARD/sd_controller_High_Speed.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/SDCARD/sd_controller_High_Speed.vhd" 104 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594725965248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594725965248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/roms/z80/z80_cpm_basic_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/roms/z80/z80_cpm_basic_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 z80_cpm_basic_rom-SYN " "Found design unit 1: z80_cpm_basic_rom-SYN" {  } { { "../../../MultiComp (VHDL Template)/Components/ROMs/Z80/Z80_CPM_BASIC_ROM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/ROMs/Z80/Z80_CPM_BASIC_ROM.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594725965266 ""} { "Info" "ISGN_ENTITY_NAME" "1 Z80_CPM_BASIC_ROM " "Found entity 1: Z80_CPM_BASIC_ROM" {  } { { "../../../MultiComp (VHDL Template)/Components/ROMs/Z80/Z80_CPM_BASIC_ROM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/ROMs/Z80/Z80_CPM_BASIC_ROM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594725965266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594725965266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/uart/buffereduart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/uart/buffereduart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bufferedUART-rtl " "Found design unit 1: bufferedUART-rtl" {  } { { "../../../MultiComp (VHDL Template)/Components/UART/bufferedUART.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/UART/bufferedUART.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594725965282 ""} { "Info" "ISGN_ENTITY_NAME" "1 bufferedUART " "Found entity 1: bufferedUART" {  } { { "../../../MultiComp (VHDL Template)/Components/UART/bufferedUART.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/UART/bufferedUART.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594725965282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594725965282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/terminal/sbctextdisplayrgb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/terminal/sbctextdisplayrgb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SBCTextDisplayRGB-rtl " "Found design unit 1: SBCTextDisplayRGB-rtl" {  } { { "../../../MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd" 79 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594725965293 ""} { "Info" "ISGN_ENTITY_NAME" "1 SBCTextDisplayRGB " "Found entity 1: SBCTextDisplayRGB" {  } { { "../../../MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594725965293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594725965293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/io/outlatch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/io/outlatch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OutLatch-behv " "Found design unit 1: OutLatch-behv" {  } { { "../../../MultiComp (VHDL Template)/Components/IO/OutLatch.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/IO/OutLatch.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594725965302 ""} { "Info" "ISGN_ENTITY_NAME" "1 OutLatch " "Found entity 1: OutLatch" {  } { { "../../../MultiComp (VHDL Template)/Components/IO/OutLatch.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/IO/OutLatch.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594725965302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594725965302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/cpu/z80/t80s.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/cpu/z80/t80s.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80s-rtl " "Found design unit 1: T80s-rtl" {  } { { "../../../MultiComp (VHDL Template)/Components/CPU/Z80/T80s.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/Z80/T80s.vhd" 100 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594725965314 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80s " "Found entity 1: T80s" {  } { { "../../../MultiComp (VHDL Template)/Components/CPU/Z80/T80s.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/Z80/T80s.vhd" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594725965314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594725965314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/cpu/z80/t80_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/cpu/z80/t80_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80_Reg-rtl " "Found design unit 1: T80_Reg-rtl" {  } { { "../../../MultiComp (VHDL Template)/Components/CPU/Z80/T80_Reg.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/Z80/T80_Reg.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594725965326 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80_Reg " "Found entity 1: T80_Reg" {  } { { "../../../MultiComp (VHDL Template)/Components/CPU/Z80/T80_Reg.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/Z80/T80_Reg.vhd" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594725965326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594725965326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/cpu/z80/t80_pack.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/cpu/z80/t80_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80_Pack " "Found design unit 1: T80_Pack" {  } { { "../../../MultiComp (VHDL Template)/Components/CPU/Z80/T80_Pack.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/Z80/T80_Pack.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594725965337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594725965337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/cpu/z80/t80_mcode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/cpu/z80/t80_mcode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80_MCode-rtl " "Found design unit 1: T80_MCode-rtl" {  } { { "../../../MultiComp (VHDL Template)/Components/CPU/Z80/T80_MCode.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/Z80/T80_MCode.vhd" 137 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594725965347 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80_MCode " "Found entity 1: T80_MCode" {  } { { "../../../MultiComp (VHDL Template)/Components/CPU/Z80/T80_MCode.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/Z80/T80_MCode.vhd" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594725965347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594725965347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/cpu/z80/t80_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/cpu/z80/t80_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80_ALU-rtl " "Found design unit 1: T80_ALU-rtl" {  } { { "../../../MultiComp (VHDL Template)/Components/CPU/Z80/T80_ALU.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/Z80/T80_ALU.vhd" 88 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594725965356 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80_ALU " "Found entity 1: T80_ALU" {  } { { "../../../MultiComp (VHDL Template)/Components/CPU/Z80/T80_ALU.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/Z80/T80_ALU.vhd" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594725965356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594725965356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/cpu/z80/t80.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/cpu/z80/t80.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80-rtl " "Found design unit 1: T80-rtl" {  } { { "../../../MultiComp (VHDL Template)/Components/CPU/Z80/T80.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/Z80/T80.vhd" 115 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594725965368 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80 " "Found entity 1: T80" {  } { { "../../../MultiComp (VHDL Template)/Components/CPU/Z80/T80.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/Z80/T80.vhd" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594725965368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594725965368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/terminal/displayram2k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/terminal/displayram2k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 displayram2k-SYN " "Found design unit 1: displayram2k-SYN" {  } { { "../../../MultiComp (VHDL Template)/Components/TERMINAL/DisplayRam2K.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/DisplayRam2K.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594725965376 ""} { "Info" "ISGN_ENTITY_NAME" "1 DisplayRam2K " "Found entity 1: DisplayRam2K" {  } { { "../../../MultiComp (VHDL Template)/Components/TERMINAL/DisplayRam2K.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/DisplayRam2K.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594725965376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594725965376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/terminal/displayram1k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/terminal/displayram1k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 displayram1k-SYN " "Found design unit 1: displayram1k-SYN" {  } { { "../../../MultiComp (VHDL Template)/Components/TERMINAL/DisplayRam1K.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/DisplayRam1K.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594725965385 ""} { "Info" "ISGN_ENTITY_NAME" "1 DisplayRam1K " "Found entity 1: DisplayRam1K" {  } { { "../../../MultiComp (VHDL Template)/Components/TERMINAL/DisplayRam1K.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/DisplayRam1K.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594725965385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594725965385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/terminal/cgaboldromreduced.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/terminal/cgaboldromreduced.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cgaboldromreduced-SYN " "Found design unit 1: cgaboldromreduced-SYN" {  } { { "../../../MultiComp (VHDL Template)/Components/TERMINAL/CGABoldRomReduced.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/CGABoldRomReduced.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594725965394 ""} { "Info" "ISGN_ENTITY_NAME" "1 CGABoldRomReduced " "Found entity 1: CGABoldRomReduced" {  } { { "../../../MultiComp (VHDL Template)/Components/TERMINAL/CGABoldRomReduced.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/CGABoldRomReduced.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594725965394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594725965394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/terminal/cgaboldrom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/terminal/cgaboldrom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cgaboldrom-SYN " "Found design unit 1: cgaboldrom-SYN" {  } { { "../../../MultiComp (VHDL Template)/Components/TERMINAL/CGABoldRom.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/CGABoldRom.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594725965403 ""} { "Info" "ISGN_ENTITY_NAME" "1 CGABoldRom " "Found entity 1: CGABoldRom" {  } { { "../../../MultiComp (VHDL Template)/Components/TERMINAL/CGABoldRom.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/CGABoldRom.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594725965403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594725965403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/terminal/sansboldromreduced.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/terminal/sansboldromreduced.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sansboldromreduced-SYN " "Found design unit 1: sansboldromreduced-SYN" {  } { { "../../../MultiComp (VHDL Template)/Components/TERMINAL/SansBoldRomReduced.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SansBoldRomReduced.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594725965412 ""} { "Info" "ISGN_ENTITY_NAME" "1 SansBoldRomReduced " "Found entity 1: SansBoldRomReduced" {  } { { "../../../MultiComp (VHDL Template)/Components/TERMINAL/SansBoldRomReduced.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SansBoldRomReduced.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594725965412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594725965412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/terminal/sansboldrom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/terminal/sansboldrom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sansboldrom-SYN " "Found design unit 1: sansboldrom-SYN" {  } { { "../../../MultiComp (VHDL Template)/Components/TERMINAL/SansBoldRom.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SansBoldRom.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594725965420 ""} { "Info" "ISGN_ENTITY_NAME" "1 SansBoldRom " "Found entity 1: SansBoldRom" {  } { { "../../../MultiComp (VHDL Template)/Components/TERMINAL/SansBoldRom.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SansBoldRom.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594725965420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594725965420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microcomputer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file microcomputer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Microcomputer-struct " "Found design unit 1: Microcomputer-struct" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/Microcomputer.vhd" 83 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594725965429 ""} { "Info" "ISGN_ENTITY_NAME" "1 Microcomputer " "Found entity 1: Microcomputer" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/Microcomputer.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594725965429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594725965429 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Microcomputer " "Elaborating entity \"Microcomputer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1594725965585 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "n_sdRamCas Microcomputer.vhd(72) " "VHDL Signal Declaration warning at Microcomputer.vhd(72): used explicit default value for signal \"n_sdRamCas\" because signal was never assigned a value" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/Microcomputer.vhd" 72 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1594725965587 "|Microcomputer"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "n_sdRamRas Microcomputer.vhd(73) " "VHDL Signal Declaration warning at Microcomputer.vhd(73): used explicit default value for signal \"n_sdRamRas\" because signal was never assigned a value" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/Microcomputer.vhd" 73 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1594725965587 "|Microcomputer"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "n_sdRamWe Microcomputer.vhd(74) " "VHDL Signal Declaration warning at Microcomputer.vhd(74): used explicit default value for signal \"n_sdRamWe\" because signal was never assigned a value" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/Microcomputer.vhd" 74 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1594725965587 "|Microcomputer"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "n_sdRamCe Microcomputer.vhd(75) " "VHDL Signal Declaration warning at Microcomputer.vhd(75): used explicit default value for signal \"n_sdRamCe\" because signal was never assigned a value" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/Microcomputer.vhd" 75 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1594725965587 "|Microcomputer"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sdRamClk Microcomputer.vhd(76) " "VHDL Signal Declaration warning at Microcomputer.vhd(76): used explicit default value for signal \"sdRamClk\" because signal was never assigned a value" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/Microcomputer.vhd" 76 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1594725965587 "|Microcomputer"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sdRamClkEn Microcomputer.vhd(77) " "VHDL Signal Declaration warning at Microcomputer.vhd(77): used explicit default value for signal \"sdRamClkEn\" because signal was never assigned a value" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/Microcomputer.vhd" 77 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1594725965587 "|Microcomputer"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sdRamAddr Microcomputer.vhd(78) " "VHDL Signal Declaration warning at Microcomputer.vhd(78): used explicit default value for signal \"sdRamAddr\" because signal was never assigned a value" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/Microcomputer.vhd" 78 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1594725965588 "|Microcomputer"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "n_int1 Microcomputer.vhd(105) " "Verilog HDL or VHDL warning at Microcomputer.vhd(105): object \"n_int1\" assigned a value but never read" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/Microcomputer.vhd" 105 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1594725965588 "|Microcomputer"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "n_int2 Microcomputer.vhd(106) " "Verilog HDL or VHDL warning at Microcomputer.vhd(106): object \"n_int2\" assigned a value but never read" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/Microcomputer.vhd" 106 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1594725965588 "|Microcomputer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T80s T80s:cpu1 " "Elaborating entity \"T80s\" for hierarchy \"T80s:cpu1\"" {  } { { "Microcomputer.vhd" "cpu1" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/Microcomputer.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594725965667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T80 T80s:cpu1\|T80:u0 " "Elaborating entity \"T80\" for hierarchy \"T80s:cpu1\|T80:u0\"" {  } { { "../../../MultiComp (VHDL Template)/Components/CPU/Z80/T80s.vhd" "u0" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/Z80/T80s.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594725965693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T80_MCode T80s:cpu1\|T80:u0\|T80_MCode:mcode " "Elaborating entity \"T80_MCode\" for hierarchy \"T80s:cpu1\|T80:u0\|T80_MCode:mcode\"" {  } { { "../../../MultiComp (VHDL Template)/Components/CPU/Z80/T80.vhd" "mcode" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/Z80/T80.vhd" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594725965846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T80_ALU T80s:cpu1\|T80:u0\|T80_ALU:alu " "Elaborating entity \"T80_ALU\" for hierarchy \"T80s:cpu1\|T80:u0\|T80_ALU:alu\"" {  } { { "../../../MultiComp (VHDL Template)/Components/CPU/Z80/T80.vhd" "alu" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/Z80/T80.vhd" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594725966319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T80_Reg T80s:cpu1\|T80:u0\|T80_Reg:Regs " "Elaborating entity \"T80_Reg\" for hierarchy \"T80s:cpu1\|T80:u0\|T80_Reg:Regs\"" {  } { { "../../../MultiComp (VHDL Template)/Components/CPU/Z80/T80.vhd" "Regs" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/Z80/T80.vhd" 819 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594725966352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Z80_CPM_BASIC_ROM Z80_CPM_BASIC_ROM:rom1 " "Elaborating entity \"Z80_CPM_BASIC_ROM\" for hierarchy \"Z80_CPM_BASIC_ROM:rom1\"" {  } { { "Microcomputer.vhd" "rom1" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/Microcomputer.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594725966398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Z80_CPM_BASIC_ROM:rom1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Z80_CPM_BASIC_ROM:rom1\|altsyncram:altsyncram_component\"" {  } { { "../../../MultiComp (VHDL Template)/Components/ROMs/Z80/Z80_CPM_BASIC_ROM.vhd" "altsyncram_component" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/ROMs/Z80/Z80_CPM_BASIC_ROM.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594725966569 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Z80_CPM_BASIC_ROM:rom1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Z80_CPM_BASIC_ROM:rom1\|altsyncram:altsyncram_component\"" {  } { { "../../../MultiComp (VHDL Template)/Components/ROMs/Z80/Z80_CPM_BASIC_ROM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/ROMs/Z80/Z80_CPM_BASIC_ROM.vhd" 59 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594725966600 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Z80_CPM_BASIC_ROM:rom1\|altsyncram:altsyncram_component " "Instantiated megafunction \"Z80_CPM_BASIC_ROM:rom1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594725966600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594725966600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594725966600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594725966600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594725966600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594725966600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594725966600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594725966600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594725966600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594725966600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594725966600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594725966600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594725966600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594725966600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594725966600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594725966600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594725966600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594725966600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594725966600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594725966600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../../../../MultiComp (VHDL Template)/Components/ROMs/Z80/CPM_BASIC.HEX " "Parameter \"init_file\" = \"../../../../MultiComp (VHDL Template)/Components/ROMs/Z80/CPM_BASIC.HEX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594725966600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594725966600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594725966600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594725966600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594725966600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594725966600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594725966600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594725966600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594725966600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594725966600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594725966600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594725966600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594725966600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594725966600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594725966600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594725966600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594725966600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594725966600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594725966600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594725966600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594725966600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594725966600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594725966600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594725966600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594725966600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594725966600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594725966600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594725966600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594725966600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594725966600 ""}  } { { "../../../MultiComp (VHDL Template)/Components/ROMs/Z80/Z80_CPM_BASIC_ROM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/ROMs/Z80/Z80_CPM_BASIC_ROM.vhd" 59 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1594725966600 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[0\]\|INIT_FILE The value assigned is ../../../../MultiComp (VHDL Template)/Components/ROMs/Z80/CPM_BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp (VHDL Template)/Components/ROMs/Z80/CPM_BASIC.HEX " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[0\]\|INIT_FILE The value assigned is ../../../../MultiComp (VHDL Template)/Components/ROMs/Z80/CPM_BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp (VHDL Template)/Components/ROMs/Z80/CPM_BASIC.HEX" {  } { { "db/altsyncram_34v3.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/db/altsyncram_34v3.tdf" 210 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594725966689 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[1\]\|INIT_FILE The value assigned is ../../../../MultiComp (VHDL Template)/Components/ROMs/Z80/CPM_BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp (VHDL Template)/Components/ROMs/Z80/CPM_BASIC.HEX " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[1\]\|INIT_FILE The value assigned is ../../../../MultiComp (VHDL Template)/Components/ROMs/Z80/CPM_BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp (VHDL Template)/Components/ROMs/Z80/CPM_BASIC.HEX" {  } { { "db/altsyncram_34v3.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/db/altsyncram_34v3.tdf" 213 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594725966690 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[2\]\|INIT_FILE The value assigned is ../../../../MultiComp (VHDL Template)/Components/ROMs/Z80/CPM_BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp (VHDL Template)/Components/ROMs/Z80/CPM_BASIC.HEX " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[2\]\|INIT_FILE The value assigned is ../../../../MultiComp (VHDL Template)/Components/ROMs/Z80/CPM_BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp (VHDL Template)/Components/ROMs/Z80/CPM_BASIC.HEX" {  } { { "db/altsyncram_34v3.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/db/altsyncram_34v3.tdf" 216 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594725966690 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[3\]\|INIT_FILE The value assigned is ../../../../MultiComp (VHDL Template)/Components/ROMs/Z80/CPM_BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp (VHDL Template)/Components/ROMs/Z80/CPM_BASIC.HEX " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[3\]\|INIT_FILE The value assigned is ../../../../MultiComp (VHDL Template)/Components/ROMs/Z80/CPM_BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp (VHDL Template)/Components/ROMs/Z80/CPM_BASIC.HEX" {  } { { "db/altsyncram_34v3.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/db/altsyncram_34v3.tdf" 219 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594725966690 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[4\]\|INIT_FILE The value assigned is ../../../../MultiComp (VHDL Template)/Components/ROMs/Z80/CPM_BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp (VHDL Template)/Components/ROMs/Z80/CPM_BASIC.HEX " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[4\]\|INIT_FILE The value assigned is ../../../../MultiComp (VHDL Template)/Components/ROMs/Z80/CPM_BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp (VHDL Template)/Components/ROMs/Z80/CPM_BASIC.HEX" {  } { { "db/altsyncram_34v3.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/db/altsyncram_34v3.tdf" 222 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594725966690 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[5\]\|INIT_FILE The value assigned is ../../../../MultiComp (VHDL Template)/Components/ROMs/Z80/CPM_BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp (VHDL Template)/Components/ROMs/Z80/CPM_BASIC.HEX " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[5\]\|INIT_FILE The value assigned is ../../../../MultiComp (VHDL Template)/Components/ROMs/Z80/CPM_BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp (VHDL Template)/Components/ROMs/Z80/CPM_BASIC.HEX" {  } { { "db/altsyncram_34v3.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/db/altsyncram_34v3.tdf" 225 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594725966690 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[6\]\|INIT_FILE The value assigned is ../../../../MultiComp (VHDL Template)/Components/ROMs/Z80/CPM_BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp (VHDL Template)/Components/ROMs/Z80/CPM_BASIC.HEX " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[6\]\|INIT_FILE The value assigned is ../../../../MultiComp (VHDL Template)/Components/ROMs/Z80/CPM_BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp (VHDL Template)/Components/ROMs/Z80/CPM_BASIC.HEX" {  } { { "db/altsyncram_34v3.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/db/altsyncram_34v3.tdf" 228 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594725966690 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[7\]\|INIT_FILE The value assigned is ../../../../MultiComp (VHDL Template)/Components/ROMs/Z80/CPM_BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp (VHDL Template)/Components/ROMs/Z80/CPM_BASIC.HEX " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[7\]\|INIT_FILE The value assigned is ../../../../MultiComp (VHDL Template)/Components/ROMs/Z80/CPM_BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp (VHDL Template)/Components/ROMs/Z80/CPM_BASIC.HEX" {  } { { "db/altsyncram_34v3.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/db/altsyncram_34v3.tdf" 231 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594725966690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_34v3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_34v3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_34v3 " "Found entity 1: altsyncram_34v3" {  } { { "db/altsyncram_34v3.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/db/altsyncram_34v3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594725966692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594725966692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_34v3 Z80_CPM_BASIC_ROM:rom1\|altsyncram:altsyncram_component\|altsyncram_34v3:auto_generated " "Elaborating entity \"altsyncram_34v3\" for hierarchy \"Z80_CPM_BASIC_ROM:rom1\|altsyncram:altsyncram_component\|altsyncram_34v3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594725966695 ""}
{ "Warning" "WMIO_MIO_HEX_DATA_WRAPPING_HEAD" "CPM_BASIC.HEX 341 10 " "Width of data items in \"CPM_BASIC.HEX\" is greater than the memory width. Wrapping data items to subsequent addresses. Found 341 warnings, reporting 10" { { "Warning" "WMIO_MIO_DATA_WRAPPING" "1 CPM_BASIC.HEX " "Data at line (1) of memory initialization file \"CPM_BASIC.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/ROMs/Z80/CPM_BASIC.HEX" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/ROMs/Z80/CPM_BASIC.HEX" 1 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1594725966709 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "2 CPM_BASIC.HEX " "Data at line (2) of memory initialization file \"CPM_BASIC.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/ROMs/Z80/CPM_BASIC.HEX" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/ROMs/Z80/CPM_BASIC.HEX" 2 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1594725966709 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "3 CPM_BASIC.HEX " "Data at line (3) of memory initialization file \"CPM_BASIC.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/ROMs/Z80/CPM_BASIC.HEX" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/ROMs/Z80/CPM_BASIC.HEX" 3 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1594725966709 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "4 CPM_BASIC.HEX " "Data at line (4) of memory initialization file \"CPM_BASIC.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/ROMs/Z80/CPM_BASIC.HEX" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/ROMs/Z80/CPM_BASIC.HEX" 4 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1594725966709 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "5 CPM_BASIC.HEX " "Data at line (5) of memory initialization file \"CPM_BASIC.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/ROMs/Z80/CPM_BASIC.HEX" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/ROMs/Z80/CPM_BASIC.HEX" 5 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1594725966709 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "6 CPM_BASIC.HEX " "Data at line (6) of memory initialization file \"CPM_BASIC.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/ROMs/Z80/CPM_BASIC.HEX" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/ROMs/Z80/CPM_BASIC.HEX" 6 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1594725966709 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "7 CPM_BASIC.HEX " "Data at line (7) of memory initialization file \"CPM_BASIC.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/ROMs/Z80/CPM_BASIC.HEX" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/ROMs/Z80/CPM_BASIC.HEX" 7 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1594725966709 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "8 CPM_BASIC.HEX " "Data at line (8) of memory initialization file \"CPM_BASIC.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/ROMs/Z80/CPM_BASIC.HEX" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/ROMs/Z80/CPM_BASIC.HEX" 8 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1594725966709 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "9 CPM_BASIC.HEX " "Data at line (9) of memory initialization file \"CPM_BASIC.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/ROMs/Z80/CPM_BASIC.HEX" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/ROMs/Z80/CPM_BASIC.HEX" 9 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1594725966709 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "10 CPM_BASIC.HEX " "Data at line (10) of memory initialization file \"CPM_BASIC.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/ROMs/Z80/CPM_BASIC.HEX" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/ROMs/Z80/CPM_BASIC.HEX" 10 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1594725966709 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/ROMs/Z80/CPM_BASIC.HEX" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/ROMs/Z80/CPM_BASIC.HEX" 1 -1 0 } }  } 0 113015 "Width of data items in \"%1!s!\" is greater than the memory width. Wrapping data items to subsequent addresses. Found %2!u! warnings, reporting %3!u!" 0 0 "Analysis & Synthesis" 0 -1 1594725966709 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "8192 8184 C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/ROMs/Z80/CPM_BASIC.HEX " "Memory depth (8192) in the design file differs from memory depth (8184) in the Memory Initialization File \"C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/ROMs/Z80/CPM_BASIC.HEX\" -- setting initial value for remaining addresses to 0" {  } { { "../../../MultiComp (VHDL Template)/Components/ROMs/Z80/Z80_CPM_BASIC_ROM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/ROMs/Z80/Z80_CPM_BASIC_ROM.vhd" 59 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1594725966712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bufferedUART bufferedUART:io1 " "Elaborating entity \"bufferedUART\" for hierarchy \"bufferedUART:io1\"" {  } { { "Microcomputer.vhd" "io1" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/Microcomputer.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594725966840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SBCTextDisplayRGB SBCTextDisplayRGB:io2 " "Elaborating entity \"SBCTextDisplayRGB\" for hierarchy \"SBCTextDisplayRGB:io2\"" {  } { { "Microcomputer.vhd" "io2" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/Microcomputer.vhd" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594725966898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SansBoldRom SBCTextDisplayRGB:io2\|SansBoldRom:\\GEN_EXT_SCHARS:fontRom " "Elaborating entity \"SansBoldRom\" for hierarchy \"SBCTextDisplayRGB:io2\|SansBoldRom:\\GEN_EXT_SCHARS:fontRom\"" {  } { { "../../../MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd" "\\GEN_EXT_SCHARS:fontRom" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594725967178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SBCTextDisplayRGB:io2\|SansBoldRom:\\GEN_EXT_SCHARS:fontRom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"SBCTextDisplayRGB:io2\|SansBoldRom:\\GEN_EXT_SCHARS:fontRom\|altsyncram:altsyncram_component\"" {  } { { "../../../MultiComp (VHDL Template)/Components/TERMINAL/SansBoldRom.vhd" "altsyncram_component" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SansBoldRom.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594725967215 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SBCTextDisplayRGB:io2\|SansBoldRom:\\GEN_EXT_SCHARS:fontRom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"SBCTextDisplayRGB:io2\|SansBoldRom:\\GEN_EXT_SCHARS:fontRom\|altsyncram:altsyncram_component\"" {  } { { "../../../MultiComp (VHDL Template)/Components/TERMINAL/SansBoldRom.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SansBoldRom.vhd" 59 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594725967239 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SBCTextDisplayRGB:io2\|SansBoldRom:\\GEN_EXT_SCHARS:fontRom\|altsyncram:altsyncram_component " "Instantiated megafunction \"SBCTextDisplayRGB:io2\|SansBoldRom:\\GEN_EXT_SCHARS:fontRom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594725967240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594725967240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594725967240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594725967240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594725967240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594725967240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594725967240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594725967240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594725967240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594725967240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594725967240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594725967240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594725967240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594725967240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594725967240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594725967240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594725967240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594725967240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594725967240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594725967240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX " "Parameter \"init_file\" = \"../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594725967240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594725967240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594725967240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594725967240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594725967240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594725967240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594725967240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594725967240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594725967240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594725967240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594725967240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594725967240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594725967240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594725967240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594725967240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594725967240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594725967240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594725967240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594725967240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594725967240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594725967240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594725967240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594725967240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594725967240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594725967240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594725967240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594725967240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594725967240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594725967240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594725967240 ""}  } { { "../../../MultiComp (VHDL Template)/Components/TERMINAL/SansBoldRom.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SansBoldRom.vhd" 59 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1594725967240 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[0\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[0\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX" {  } { { "db/altsyncram_6fv3.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/db/altsyncram_6fv3.tdf" 210 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594725967330 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[1\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[1\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX" {  } { { "db/altsyncram_6fv3.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/db/altsyncram_6fv3.tdf" 213 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594725967331 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[2\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[2\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX" {  } { { "db/altsyncram_6fv3.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/db/altsyncram_6fv3.tdf" 216 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594725967331 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[3\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[3\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX" {  } { { "db/altsyncram_6fv3.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/db/altsyncram_6fv3.tdf" 219 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594725967331 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[4\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[4\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX" {  } { { "db/altsyncram_6fv3.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/db/altsyncram_6fv3.tdf" 222 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594725967331 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[5\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[5\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX" {  } { { "db/altsyncram_6fv3.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/db/altsyncram_6fv3.tdf" 225 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594725967331 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[6\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[6\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX" {  } { { "db/altsyncram_6fv3.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/db/altsyncram_6fv3.tdf" 228 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594725967331 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[7\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[7\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX" {  } { { "db/altsyncram_6fv3.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/db/altsyncram_6fv3.tdf" 231 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594725967331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6fv3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6fv3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6fv3 " "Found entity 1: altsyncram_6fv3" {  } { { "db/altsyncram_6fv3.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/db/altsyncram_6fv3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594725967333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594725967333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6fv3 SBCTextDisplayRGB:io2\|SansBoldRom:\\GEN_EXT_SCHARS:fontRom\|altsyncram:altsyncram_component\|altsyncram_6fv3:auto_generated " "Elaborating entity \"altsyncram_6fv3\" for hierarchy \"SBCTextDisplayRGB:io2\|SansBoldRom:\\GEN_EXT_SCHARS:fontRom\|altsyncram:altsyncram_component\|altsyncram_6fv3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594725967337 ""}
{ "Warning" "WMIO_MIO_HEX_DATA_WRAPPING_HEAD" "SansFontBold.HEX 64 10 " "Width of data items in \"SansFontBold.HEX\" is greater than the memory width. Wrapping data items to subsequent addresses. Found 64 warnings, reporting 10" { { "Warning" "WMIO_MIO_DATA_WRAPPING" "1 SansFontBold.HEX " "Data at line (1) of memory initialization file \"SansFontBold.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX" 1 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1594725967342 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "2 SansFontBold.HEX " "Data at line (2) of memory initialization file \"SansFontBold.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX" 2 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1594725967342 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "3 SansFontBold.HEX " "Data at line (3) of memory initialization file \"SansFontBold.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX" 3 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1594725967342 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "4 SansFontBold.HEX " "Data at line (4) of memory initialization file \"SansFontBold.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX" 4 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1594725967342 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "5 SansFontBold.HEX " "Data at line (5) of memory initialization file \"SansFontBold.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX" 5 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1594725967342 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "6 SansFontBold.HEX " "Data at line (6) of memory initialization file \"SansFontBold.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX" 6 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1594725967342 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "7 SansFontBold.HEX " "Data at line (7) of memory initialization file \"SansFontBold.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX" 7 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1594725967342 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "8 SansFontBold.HEX " "Data at line (8) of memory initialization file \"SansFontBold.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX" 8 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1594725967342 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "9 SansFontBold.HEX " "Data at line (9) of memory initialization file \"SansFontBold.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX" 9 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1594725967342 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "10 SansFontBold.HEX " "Data at line (10) of memory initialization file \"SansFontBold.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX" 10 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1594725967342 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX" 1 -1 0 } }  } 0 113015 "Width of data items in \"%1!s!\" is greater than the memory width. Wrapping data items to subsequent addresses. Found %2!u! warnings, reporting %3!u!" 0 0 "Analysis & Synthesis" 0 -1 1594725967342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DisplayRam2K SBCTextDisplayRGB:io2\|DisplayRam2K:\\GEN_2KRAM:dispCharRam " "Elaborating entity \"DisplayRam2K\" for hierarchy \"SBCTextDisplayRGB:io2\|DisplayRam2K:\\GEN_2KRAM:dispCharRam\"" {  } { { "../../../MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd" "\\GEN_2KRAM:dispCharRam" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594725967411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SBCTextDisplayRGB:io2\|DisplayRam2K:\\GEN_2KRAM:dispCharRam\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"SBCTextDisplayRGB:io2\|DisplayRam2K:\\GEN_2KRAM:dispCharRam\|altsyncram:altsyncram_component\"" {  } { { "../../../MultiComp (VHDL Template)/Components/TERMINAL/DisplayRam2K.vhd" "altsyncram_component" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/DisplayRam2K.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594725967465 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SBCTextDisplayRGB:io2\|DisplayRam2K:\\GEN_2KRAM:dispCharRam\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"SBCTextDisplayRGB:io2\|DisplayRam2K:\\GEN_2KRAM:dispCharRam\|altsyncram:altsyncram_component\"" {  } { { "../../../MultiComp (VHDL Template)/Components/TERMINAL/DisplayRam2K.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/DisplayRam2K.vhd" 111 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594725967495 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SBCTextDisplayRGB:io2\|DisplayRam2K:\\GEN_2KRAM:dispCharRam\|altsyncram:altsyncram_component " "Instantiated megafunction \"SBCTextDisplayRGB:io2\|DisplayRam2K:\\GEN_2KRAM:dispCharRam\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594725967495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594725967495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594725967495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594725967495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594725967495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594725967495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594725967495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594725967495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594725967495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2048 " "Parameter \"numwords_b\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594725967495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594725967495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594725967495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594725967495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594725967495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594725967495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594725967495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594725967495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594725967495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594725967495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594725967495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 11 " "Parameter \"widthad_b\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594725967495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594725967495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594725967495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594725967495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594725967495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594725967495 ""}  } { { "../../../MultiComp (VHDL Template)/Components/TERMINAL/DisplayRam2K.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/DisplayRam2K.vhd" 111 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1594725967495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_shh2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_shh2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_shh2 " "Found entity 1: altsyncram_shh2" {  } { { "db/altsyncram_shh2.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/db/altsyncram_shh2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594725967583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594725967583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_shh2 SBCTextDisplayRGB:io2\|DisplayRam2K:\\GEN_2KRAM:dispCharRam\|altsyncram:altsyncram_component\|altsyncram_shh2:auto_generated " "Elaborating entity \"altsyncram_shh2\" for hierarchy \"SBCTextDisplayRGB:io2\|DisplayRam2K:\\GEN_2KRAM:dispCharRam\|altsyncram:altsyncram_component\|altsyncram_shh2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594725967587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_controller sd_controller:sd1 " "Elaborating entity \"sd_controller\" for hierarchy \"sd_controller:sd1\"" {  } { { "Microcomputer.vhd" "sd1" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/Microcomputer.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594725967673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OutLatch OutLatch:outLat8 " "Elaborating entity \"OutLatch\" for hierarchy \"OutLatch:outLat8\"" {  } { { "Microcomputer.vhd" "outLat8" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/Microcomputer.vhd" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594725967828 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "bufferedUART:io1\|rxBuffer_rtl_0 " "Inferred dual-clock RAM node \"bufferedUART:io1\|rxBuffer_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1594725970148 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "SBCTextDisplayRGB:io2\|kbBuffer " "RAM logic \"SBCTextDisplayRGB:io2\|kbBuffer\" is uninferred due to inappropriate RAM size" {  } { { "../../../MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd" "kbBuffer" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd" 162 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1594725970148 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1594725970148 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "bufferedUART:io1\|rxBuffer_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"bufferedUART:io1\|rxBuffer_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1594725975265 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1594725975265 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1594725975265 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1594725975265 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1594725975265 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1594725975265 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1594725975265 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1594725975265 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1594725975265 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1594725975265 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1594725975265 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1594725975265 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1594725975265 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1594725975265 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1594725975265 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1594725975265 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SBCTextDisplayRGB:io2\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SBCTextDisplayRGB:io2\|Mod0\"" {  } { { "../../../MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd" "Mod0" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd" 409 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1594725975267 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SBCTextDisplayRGB:io2\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SBCTextDisplayRGB:io2\|Mod1\"" {  } { { "../../../MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd" "Mod1" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd" 410 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1594725975267 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1594725975267 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bufferedUART:io1\|altsyncram:rxBuffer_rtl_0 " "Elaborated megafunction instantiation \"bufferedUART:io1\|altsyncram:rxBuffer_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594725975352 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bufferedUART:io1\|altsyncram:rxBuffer_rtl_0 " "Instantiated megafunction \"bufferedUART:io1\|altsyncram:rxBuffer_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594725975352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594725975352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594725975352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594725975352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594725975352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594725975352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594725975352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594725975352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594725975352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594725975352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594725975352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594725975352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594725975352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594725975352 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1594725975352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3ce1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3ce1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3ce1 " "Found entity 1: altsyncram_3ce1" {  } { { "db/altsyncram_3ce1.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/db/altsyncram_3ce1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594725975462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594725975462 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SBCTextDisplayRGB:io2\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"SBCTextDisplayRGB:io2\|lpm_divide:Mod0\"" {  } { { "../../../MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd" 409 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594725975609 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SBCTextDisplayRGB:io2\|lpm_divide:Mod0 " "Instantiated megafunction \"SBCTextDisplayRGB:io2\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 13 " "Parameter \"LPM_WIDTHN\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594725975610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 13 " "Parameter \"LPM_WIDTHD\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594725975610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594725975610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594725975610 ""}  } { { "../../../MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd" 409 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1594725975610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_icm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_icm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_icm " "Found entity 1: lpm_divide_icm" {  } { { "db/lpm_divide_icm.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/db/lpm_divide_icm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594725975698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594725975698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7nh " "Found entity 1: sign_div_unsign_7nh" {  } { { "db/sign_div_unsign_7nh.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/db/sign_div_unsign_7nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594725975785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594725975785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_2af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_2af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_2af " "Found entity 1: alt_u_div_2af" {  } { { "db/alt_u_div_2af.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/db/alt_u_div_2af.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594725975869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594725975869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594725976029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594725976029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594725976144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594725976144 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../../../MultiComp (VHDL Template)/Components/CPU/Z80/T80s.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/Z80/T80s.vhd" 90 -1 0 } } { "../../../MultiComp (VHDL Template)/Components/CPU/Z80/T80s.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/Z80/T80s.vhd" 87 -1 0 } } { "../../../MultiComp (VHDL Template)/Components/CPU/Z80/T80s.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/Z80/T80s.vhd" 89 -1 0 } } { "../../../MultiComp (VHDL Template)/Components/SDCARD/sd_controller_High_Speed.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/SDCARD/sd_controller_High_Speed.vhd" 110 -1 0 } } { "../../../MultiComp (VHDL Template)/Components/CPU/Z80/T80.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/Z80/T80.vhd" 963 -1 0 } } { "../../../MultiComp (VHDL Template)/Components/CPU/Z80/T80.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/Z80/T80.vhd" 347 -1 0 } } { "../../../MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd" 866 -1 0 } } { "../../../MultiComp (VHDL Template)/Components/CPU/Z80/T80s.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/Z80/T80s.vhd" 88 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1594725977098 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1594725977098 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sramAddress\[16\] GND " "Pin \"sramAddress\[16\]\" is stuck at GND" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/Microcomputer.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594725984511 "|Microcomputer|sramAddress[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sramAddress\[17\] GND " "Pin \"sramAddress\[17\]\" is stuck at GND" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/Microcomputer.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594725984511 "|Microcomputer|sramAddress[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sramAddress\[18\] GND " "Pin \"sramAddress\[18\]\" is stuck at GND" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/Microcomputer.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594725984511 "|Microcomputer|sramAddress[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sramAddress\[19\] GND " "Pin \"sramAddress\[19\]\" is stuck at GND" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/Microcomputer.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594725984512 "|Microcomputer|sramAddress[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "n_sdRamCas VCC " "Pin \"n_sdRamCas\" is stuck at VCC" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/Microcomputer.vhd" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594725984512 "|Microcomputer|n_sdRamCas"} { "Warning" "WMLS_MLS_STUCK_PIN" "n_sdRamRas VCC " "Pin \"n_sdRamRas\" is stuck at VCC" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/Microcomputer.vhd" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594725984512 "|Microcomputer|n_sdRamRas"} { "Warning" "WMLS_MLS_STUCK_PIN" "n_sdRamWe VCC " "Pin \"n_sdRamWe\" is stuck at VCC" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/Microcomputer.vhd" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594725984512 "|Microcomputer|n_sdRamWe"} { "Warning" "WMLS_MLS_STUCK_PIN" "n_sdRamCe VCC " "Pin \"n_sdRamCe\" is stuck at VCC" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/Microcomputer.vhd" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594725984512 "|Microcomputer|n_sdRamCe"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdRamClk VCC " "Pin \"sdRamClk\" is stuck at VCC" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/Microcomputer.vhd" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594725984512 "|Microcomputer|sdRamClk"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdRamClkEn VCC " "Pin \"sdRamClkEn\" is stuck at VCC" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/Microcomputer.vhd" 77 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594725984512 "|Microcomputer|sdRamClkEn"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdRamAddr\[0\] GND " "Pin \"sdRamAddr\[0\]\" is stuck at GND" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/Microcomputer.vhd" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594725984512 "|Microcomputer|sdRamAddr[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdRamAddr\[1\] GND " "Pin \"sdRamAddr\[1\]\" is stuck at GND" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/Microcomputer.vhd" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594725984512 "|Microcomputer|sdRamAddr[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdRamAddr\[2\] GND " "Pin \"sdRamAddr\[2\]\" is stuck at GND" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/Microcomputer.vhd" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594725984512 "|Microcomputer|sdRamAddr[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdRamAddr\[3\] GND " "Pin \"sdRamAddr\[3\]\" is stuck at GND" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/Microcomputer.vhd" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594725984512 "|Microcomputer|sdRamAddr[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdRamAddr\[4\] GND " "Pin \"sdRamAddr\[4\]\" is stuck at GND" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/Microcomputer.vhd" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594725984512 "|Microcomputer|sdRamAddr[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdRamAddr\[5\] GND " "Pin \"sdRamAddr\[5\]\" is stuck at GND" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/Microcomputer.vhd" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594725984512 "|Microcomputer|sdRamAddr[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdRamAddr\[6\] GND " "Pin \"sdRamAddr\[6\]\" is stuck at GND" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/Microcomputer.vhd" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594725984512 "|Microcomputer|sdRamAddr[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdRamAddr\[7\] GND " "Pin \"sdRamAddr\[7\]\" is stuck at GND" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/Microcomputer.vhd" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594725984512 "|Microcomputer|sdRamAddr[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdRamAddr\[8\] GND " "Pin \"sdRamAddr\[8\]\" is stuck at GND" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/Microcomputer.vhd" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594725984512 "|Microcomputer|sdRamAddr[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdRamAddr\[9\] GND " "Pin \"sdRamAddr\[9\]\" is stuck at GND" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/Microcomputer.vhd" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594725984512 "|Microcomputer|sdRamAddr[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdRamAddr\[10\] GND " "Pin \"sdRamAddr\[10\]\" is stuck at GND" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/Microcomputer.vhd" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594725984512 "|Microcomputer|sdRamAddr[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdRamAddr\[11\] GND " "Pin \"sdRamAddr\[11\]\" is stuck at GND" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/Microcomputer.vhd" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594725984512 "|Microcomputer|sdRamAddr[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdRamAddr\[12\] GND " "Pin \"sdRamAddr\[12\]\" is stuck at GND" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/Microcomputer.vhd" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594725984512 "|Microcomputer|sdRamAddr[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdRamAddr\[13\] GND " "Pin \"sdRamAddr\[13\]\" is stuck at GND" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/Microcomputer.vhd" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594725984512 "|Microcomputer|sdRamAddr[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdRamAddr\[14\] GND " "Pin \"sdRamAddr\[14\]\" is stuck at GND" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/Microcomputer.vhd" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594725984512 "|Microcomputer|sdRamAddr[14]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1594725984511 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1594725984749 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "sd_controller:sd1\|driveLED Low " "Register sd_controller:sd1\|driveLED will power up to Low" {  } { { "../../../MultiComp (VHDL Template)/Components/SDCARD/sd_controller_High_Speed.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/SDCARD/sd_controller_High_Speed.vhd" 121 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1594725985008 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "sd_controller:sd1\|led_on_count\[7\] High " "Register sd_controller:sd1\|led_on_count\[7\] will power up to High" {  } { { "../../../MultiComp (VHDL Template)/Components/SDCARD/sd_controller_High_Speed.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/SDCARD/sd_controller_High_Speed.vhd" 559 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1594725985008 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "sd_controller:sd1\|led_on_count\[6\] High " "Register sd_controller:sd1\|led_on_count\[6\] will power up to High" {  } { { "../../../MultiComp (VHDL Template)/Components/SDCARD/sd_controller_High_Speed.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/SDCARD/sd_controller_High_Speed.vhd" 559 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1594725985008 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "sd_controller:sd1\|led_on_count\[3\] High " "Register sd_controller:sd1\|led_on_count\[3\] will power up to High" {  } { { "../../../MultiComp (VHDL Template)/Components/SDCARD/sd_controller_High_Speed.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/SDCARD/sd_controller_High_Speed.vhd" 559 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1594725985008 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1594725985008 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1594725994001 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1594725994698 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594725994698 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sdRamData\[0\] " "No output dependent on input pin \"sdRamData\[0\]\"" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/Microcomputer.vhd" 79 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1594725995117 "|Microcomputer|sdRamData[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sdRamData\[1\] " "No output dependent on input pin \"sdRamData\[1\]\"" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/Microcomputer.vhd" 79 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1594725995117 "|Microcomputer|sdRamData[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sdRamData\[2\] " "No output dependent on input pin \"sdRamData\[2\]\"" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/Microcomputer.vhd" 79 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1594725995117 "|Microcomputer|sdRamData[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sdRamData\[3\] " "No output dependent on input pin \"sdRamData\[3\]\"" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/Microcomputer.vhd" 79 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1594725995117 "|Microcomputer|sdRamData[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sdRamData\[4\] " "No output dependent on input pin \"sdRamData\[4\]\"" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/Microcomputer.vhd" 79 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1594725995117 "|Microcomputer|sdRamData[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sdRamData\[5\] " "No output dependent on input pin \"sdRamData\[5\]\"" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/Microcomputer.vhd" 79 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1594725995117 "|Microcomputer|sdRamData[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sdRamData\[6\] " "No output dependent on input pin \"sdRamData\[6\]\"" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/Microcomputer.vhd" 79 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1594725995117 "|Microcomputer|sdRamData[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sdRamData\[7\] " "No output dependent on input pin \"sdRamData\[7\]\"" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/Microcomputer.vhd" 79 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1594725995117 "|Microcomputer|sdRamData[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sdRamData\[8\] " "No output dependent on input pin \"sdRamData\[8\]\"" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/Microcomputer.vhd" 79 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1594725995117 "|Microcomputer|sdRamData[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sdRamData\[9\] " "No output dependent on input pin \"sdRamData\[9\]\"" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/Microcomputer.vhd" 79 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1594725995117 "|Microcomputer|sdRamData[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sdRamData\[10\] " "No output dependent on input pin \"sdRamData\[10\]\"" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/Microcomputer.vhd" 79 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1594725995117 "|Microcomputer|sdRamData[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sdRamData\[11\] " "No output dependent on input pin \"sdRamData\[11\]\"" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/Microcomputer.vhd" 79 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1594725995117 "|Microcomputer|sdRamData[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sdRamData\[12\] " "No output dependent on input pin \"sdRamData\[12\]\"" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/Microcomputer.vhd" 79 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1594725995117 "|Microcomputer|sdRamData[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sdRamData\[13\] " "No output dependent on input pin \"sdRamData\[13\]\"" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/Microcomputer.vhd" 79 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1594725995117 "|Microcomputer|sdRamData[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sdRamData\[14\] " "No output dependent on input pin \"sdRamData\[14\]\"" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/Microcomputer.vhd" 79 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1594725995117 "|Microcomputer|sdRamData[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sdRamData\[15\] " "No output dependent on input pin \"sdRamData\[15\]\"" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/Microcomputer.vhd" 79 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1594725995117 "|Microcomputer|sdRamData[15]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1594725995117 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4468 " "Implemented 4468 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1594725995118 ""} { "Info" "ICUT_CUT_TM_OPINS" "66 " "Implemented 66 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1594725995118 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "10 " "Implemented 10 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1594725995118 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4330 " "Implemented 4330 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1594725995118 ""} { "Info" "ICUT_CUT_TM_RAMS" "40 " "Implemented 40 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1594725995118 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1594725995118 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 97 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 97 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4847 " "Peak virtual memory: 4847 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1594725995202 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 14 07:26:35 2020 " "Processing ended: Tue Jul 14 07:26:35 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1594725995202 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:44 " "Elapsed time: 00:00:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1594725995202 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:59 " "Total CPU time (on all processors): 00:00:59" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1594725995202 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1594725995202 ""}
