// Seed: 3176683731
module module_0 (
    input supply1 id_0,
    input wand id_1,
    output wand module_0
);
  wire id_4 = 1;
  assign id_2 = {1'b0{id_0}};
endmodule
module module_1 (
    input tri1 id_0,
    output tri id_1,
    input wire id_2,
    output supply1 id_3,
    input wire id_4,
    output wire id_5,
    input wire id_6,
    output wor id_7,
    output tri0 id_8,
    output wire id_9,
    input tri1 id_10,
    input tri id_11,
    output tri0 id_12,
    input tri id_13,
    input supply1 id_14
);
  wire id_16;
  xor (id_5, id_11, id_16, id_13, id_6, id_4);
  module_0(
      id_6, id_10, id_5
  );
endmodule
