#-----------------------------------------------------------
# xsim v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Thu Mar 24 18:58:51 2022
# Process ID: 21800
# Current directory: D:/lab_A/Interface_Synthesis/lab1/adders_prj/solution2/sim/verilog
# Command line: xsim.exe -mode tcl -source {xsim.dir/adders/xsim_script.tcl}
# Log file: D:/lab_A/Interface_Synthesis/lab1/adders_prj/solution2/sim/verilog/xsim.log
# Journal file: D:/lab_A/Interface_Synthesis/lab1/adders_prj/solution2/sim/verilog\xsim.jou
# Running On: DESKTOP-UDH1BGJ, OS: Windows, CPU Frequency: 3593 MHz, CPU Physical cores: 12, Host memory: 17059 MB
#-----------------------------------------------------------
source xsim.dir/adders/xsim_script.tcl
# xsim {adders} -view {{adders_dataflow_ana.wcfg}} -tclbatch {adders.tcl} -protoinst {adders.protoinst}
INFO: [Wavedata 42-565] Reading protoinst file adders.protoinst
Time resolution is 1 ps
open_wave_config adders_dataflow_ana.wcfg
source adders.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set return_group [add_wave_group return(axi_slave) -into $coutputgroup]
## add_wave /apatb_adders_top/AESL_inst_adders/ap_return -into $return_group -radix hex
## add_wave /apatb_adders_top/AESL_inst_adders/ap_local_deadlock -into $return_group -radix hex
## add_wave /apatb_adders_top/AESL_inst_adders/ap_local_block -into $return_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set return_group [add_wave_group return(wire) -into $cinputgroup]
## add_wave /apatb_adders_top/AESL_inst_adders/in3 -into $return_group -radix hex
## add_wave /apatb_adders_top/AESL_inst_adders/in2 -into $return_group -radix hex
## add_wave /apatb_adders_top/AESL_inst_adders/in1 -into $return_group -radix hex
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_adders_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_adders_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_adders_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_adders_top/LENGTH_in1 -into $tb_portdepth_group -radix hex
## add_wave /apatb_adders_top/LENGTH_in2 -into $tb_portdepth_group -radix hex
## add_wave /apatb_adders_top/LENGTH_in3 -into $tb_portdepth_group -radix hex
## add_wave /apatb_adders_top/LENGTH_ap_return -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(axi_slave) -into $tbcoutputgroup]
## add_wave /apatb_adders_top/ap_return -into $tb_return_group -radix hex
## add_wave /apatb_adders_top/ap_local_deadlock -into $tb_return_group -radix hex
## add_wave /apatb_adders_top/ap_local_block -into $tb_return_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(wire) -into $tbcinputgroup]
## add_wave /apatb_adders_top/in3 -into $tb_return_group -radix hex
## add_wave /apatb_adders_top/in2 -into $tb_return_group -radix hex
## add_wave /apatb_adders_top/in1 -into $tb_return_group -radix hex
## save_wave_config adders.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 5 [n/a] @ "125000"
// RTL Simulation : 1 / 5 [n/a] @ "145000"
// RTL Simulation : 2 / 5 [n/a] @ "155000"
// RTL Simulation : 3 / 5 [n/a] @ "165000"
// RTL Simulation : 4 / 5 [n/a] @ "175000"
// RTL Simulation : 5 / 5 [n/a] @ "185000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 235 ns : File "D:/lab_A/Interface_Synthesis/lab1/adders_prj/solution2/sim/verilog/adders.autotb.v" Line 348
## quit
INFO: [Common 17-206] Exiting xsim at Thu Mar 24 18:58:53 2022...
