#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Sat May  4 12:16:14 2024
# Process ID: 151501
# Current directory: /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog
# Command line: vivado -mode batch -source run_vivado.tcl
# Log file: /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/vivado.log
# Journal file: /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/vivado.jou
# Running On: kd-laptop, OS: Linux, CPU Frequency: 2799.487 MHz, CPU Physical cores: 2, Host memory: 12333 MB
#-----------------------------------------------------------
source run_vivado.tcl
# source ./settings.tcl
## set top_module Filter2d_accel
## set language verilog
## set family zynq
## set device xc7z020
## set package -clg484
## set speed -2
## set clock ap_clk
## set fsm_ext "off"
## set add_io_buffers false ;
# source -notrace ./extraction.tcl
# set vivado_proj_name project
# set vivado_proj_dir .
# set target_device "${device}${package}${speed}"
# set target_clk_period_ns "3.300"
# set target_clk_freq_hz [expr {floor(1000 / $target_clk_period_ns) * 1000000}]
# set ip_vlnv xilinx.com:hls:Filter2d_accel:1.0
# set ip_repo_path ../ip
# set bd_design_name bd_0
# set bd_inst_name hls_inst
# set bd_props {}
# set has_synth true
# set synth_design_args {-directive sdx_optimization_effort_high}
# set synth_dcp ""
# set synth_props {}
# set has_impl 1
# set impl_props {}
# set report_options [dict create]
# dict set report_options report_level 2
# dict set report_options report_max_paths 10
# dict set report_options stdout_hls_reports 1
# dict set report_options stdout_vivado_reports 0
# dict set report_options hls_project customconv_ked.prj
# dict set report_options hls_solution sol1
# dict set report_options has_synth $has_synth
# dict set report_options has_impl $has_impl
# dict set report_options vivado_reportbasename $top_module
# dict set report_options vivado_reportdir ./report
# dict set report_options hls_impl_dir ..
# dict set report_options hls_reportdir ../report/$language
# dict set report_options target_clk_period $target_clk_period_ns
# dict set report_options target_device $target_device
# dict set report_options language $language
# dict set report_options clock_name $clock
# dict set report_options error_if_impl_timing_fails false
# dict set report_options bindmodules {Filter2d_accel_flow_control_loop_pipe_sequential_init Filter2d_accel_mul_15s_15s_15_3_1 Filter2d_accel_lshr_8ns_3ns_8_2_1 Filter2d_accel_shl_8ns_3ns_8_2_1 Filter2d_accel_mul_32s_32s_32_5_1 Filter2d_accel_fifo_w32_d3_S Filter2d_accel_fifo_w4_d2_S Filter2d_accel_fifo_w8_d2_S Filter2d_accel_fifo_w32_d2_S Filter2d_accel_start_for_AxiStream2Mat_U0 Filter2d_accel_mul_16s_8ns_24_4_0 Filter2d_accel_ashr_32s_8ns_32_7_0 Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0 Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0 Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0 Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0 Filter2d_accel_sparsemux_7_2_8_1_1 Filter2d_accel_xFFilter2Dkernel_Pipeline_COL_LOOP_k_buf_RAM_AUTO_2R1W Filter2d_accel_shl_8ns_4ns_8_2_1 Filter2d_accel_lshr_8ns_8ns_8_2_1 Filter2d_accel_mul_16ns_16ns_32_4_1 Filter2d_accel_fifo_w16_d3_S Filter2d_accel_fifo_w32_d3_S_x Filter2d_accel_fifo_w4_d2_S_x Filter2d_accel_fifo_w64_d4_S Filter2d_accel_fifo_w15_d2_S Filter2d_accel_fifo_w8_d2_S_x Filter2d_accel_add_64ns_64ns_64_2_1 Filter2d_accel_fifo_w64_d5_S Filter2d_accel_fifo_w64_d6_S Filter2d_accel_fifo_w32_d4_S Filter2d_accel_fifo_w32_d2_S_x Filter2d_accel_fifo_w8_d2_S_x0 Filter2d_accel_fifo_w64_d2_S Filter2d_accel_gmem0_m_axi Filter2d_accel_gmem1_m_axi Filter2d_accel_gmem2_m_axi Filter2d_accel_gmem3_m_axi Filter2d_accel_control_s_axi Filter2d_accel_control_r_s_axi}
# dict set report_options max_module_depth 10
# create_project $vivado_proj_name $vivado_proj_dir -part $target_device -force
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1310.418 ; gain = 0.023 ; free physical = 2130 ; free virtual = 7111
# set_property target_language $language [current_project]
# if { ![file exists $ip_repo_path] } {
#   error "Cannot find packaged HLS IP"
# }
# set_property ip_repo_paths [file normalize $ip_repo_path] [current_project]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.2/data/ip'.
# create_bd_design $bd_design_name
Wrote  : </home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
# set cell_inst [create_bd_cell -type ip -vlnv $ip_vlnv $bd_inst_name]
# if { [llength $bd_props] } { 
#   set_property -dict $bd_props $cell_inst 
# }
# make_bd_pins_external $cell_inst
# make_bd_intf_pins_external $cell_inst
# set bd_clk_ports [get_bd_ports -filter {TYPE==clk}]
# if { [llength $bd_clk_ports] && $target_clk_freq_hz ne "" } { 
#   set_property CONFIG.FREQ_HZ $target_clk_freq_hz $bd_clk_ports 
# }
# foreach bd_port [get_bd_intf_ports] {
#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port
# }
# foreach bd_port [get_bd_ports -filter {INTF!=TRUE}] {
#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port
# }
# set s_axi_addr_width_min 32
# foreach bd_port [get_bd_intf_ports -filter {MODE == "Slave" && VLNV =~ "xilinx.com:interface:aximm_rtl:*"}] {
#   set bd_port_addr_width [get_property CONFIG.ADDR_WIDTH $bd_port]
#   if { $bd_port_addr_width < $s_axi_addr_width_min } {
#     puts "INFO: Updating $bd_port CONFIG.ADDR_WIDTH to $s_axi_addr_width_min"
#     set_property CONFIG.ADDR_WIDTH $s_axi_addr_width_min $bd_port
#   }
# }
INFO: Updating /s_axi_control CONFIG.ADDR_WIDTH to 32
INFO: Updating /s_axi_control_r CONFIG.ADDR_WIDTH to 32
# set_msg_config -id {[BD 41-1265]} -severity {CRITICAL WARNING} -new_severity {INFO}
# assign_bd_address
Slave segment '/hls_inst/s_axi_control/Reg' is being assigned into address space '/s_axi_control' at <0x0000_0000 [ 64K ]>.
Slave segment '/hls_inst/s_axi_control_r/Reg' is being assigned into address space '/s_axi_control_r' at <0x0000_0000 [ 64K ]>.
Slave segment '/m_axi_gmem0/Reg' is being assigned into address space '/hls_inst/Data_m_axi_gmem0' at <0x44A0_0000 [ 64K ]>.
Slave segment '/m_axi_gmem1/Reg' is being assigned into address space '/hls_inst/Data_m_axi_gmem1' at <0x44A0_0000 [ 64K ]>.
Slave segment '/m_axi_gmem2/Reg' is being assigned into address space '/hls_inst/Data_m_axi_gmem2' at <0x44A0_0000 [ 64K ]>.
Slave segment '/m_axi_gmem3/Reg' is being assigned into address space '/hls_inst/Data_m_axi_gmem3' at <0x44A0_0000 [ 64K ]>.
Wrote  : </home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
Verilog Output written to : /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
Verilog Output written to : /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
Verilog Output written to : /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
# set toprtl [make_wrapper -files [get_files ${bd_design_name}.bd] -top]
# add_files -norecurse $toprtl
# set top_inst_name [file root [file tail $toprtl]]
# puts "Using BD top: $top_inst_name"
Using BD top: bd_0_wrapper
# set xdc_files [glob -nocomplain ./*.xdc]
# if { [llength $xdc_files] } {
#     add_files -fileset constrs_1 -norecurse $xdc_files
# }
# launch_runs synth_1 -scripts_only
INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
Verilog Output written to : /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
Verilog Output written to : /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .
Exporting to file /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/hw_handoff/bd_0.hwh
Generated Hardware Definition File /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.hwdef
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
launch_runs: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1588.137 ; gain = 0.004 ; free physical = 1952 ; free virtual = 6936
# foreach run [get_runs -filter {IS_SYNTHESIS == 1}] {
#   reset_run [get_runs $run]
# }
# set_property XPM_LIBRARIES {XPM_MEMORY XPM_FIFO} [current_project]
# hls_vivado_reports_setup $report_options
TIMESTAMP: HLS-REPORT: initialize report directories: 2024-05-04 12:16:39 PDT
# if { $has_synth || $has_impl } {
#   # synth properties setting
#   set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value {-mode out_of_context} -objects [get_runs synth_1]
#   set ip_inst [get_ips -quiet ${bd_design_name}*${bd_inst_name}*]
#   if { ![llength $ip_inst] } {
#       error "Cannot find HLS IP instance: ${bd_design_name}*${bd_inst_name}*"
#   }
#   set synth_run [get_runs -filter {IS_SYNTHESIS == 1} ${ip_inst}*]
#   if { ![llength $synth_run] } {
#       error "Cannot find synth run for HLS IP: ${ip_inst}*"
#   }
# 
#   if { [llength $synth_design_args] } {
#       set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value $synth_design_args -objects $synth_run
#   }
# 
#   if { [llength $synth_props] } {
#     set_property -dict $synth_props $synth_run
#   }
# 
#   # launch run synth
#   launch_runs synth_1
#   wait_on_run synth_1
#   # synth reports
#   hls_vivado_reports_synth synth_1 $report_options
#   if { $synth_dcp ne "" } {
#     file mkdir [file dirname $synth_dcp]
#     set run_dcp [glob -nocomplain [get_property DIRECTORY $synth_run]/*.dcp]
#     if { [llength $run_dcp] != 1 } { error "Cannot find single dcp file for run $synth_run" }
#     file copy -force $run_dcp $synth_dcp
#   }
# }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Sat May  4 12:16:39 2024] Launched bd_0_hls_inst_0_synth_1...
Run output will be captured here: /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log
[Sat May  4 12:16:39 2024] Launched synth_1...
Run output will be captured here: /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.runs/synth_1/runme.log
[Sat May  4 12:16:39 2024] Waiting for synth_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1313.383 ; gain = 0.023 ; free physical = 1596 ; free virtual = 6507
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.2/data/ip'.
Command: synth_design -top bd_0_wrapper -part xc7z020clg484-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 152276
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2038.566 ; gain = 405.684 ; free physical = 637 ; free virtual = 5549
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_0' [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.runs/synth_1/.Xil/Vivado-152267-kd-laptop/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (0#1) [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.runs/synth_1/.Xil/Vivado-152267-kd-laptop/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0' (0#1) [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (0#1) [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2118.535 ; gain = 485.652 ; free physical = 534 ; free virtual = 5446
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2133.379 ; gain = 500.496 ; free physical = 533 ; free virtual = 5445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2133.379 ; gain = 500.496 ; free physical = 532 ; free virtual = 5445
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2133.379 ; gain = 0.000 ; free physical = 532 ; free virtual = 5445
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/Filter2d_accel.xdc]
Finished Parsing XDC File [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/Filter2d_accel.xdc]
Parsing XDC File [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2158.293 ; gain = 0.000 ; free physical = 522 ; free virtual = 5434
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2158.328 ; gain = 0.000 ; free physical = 521 ; free virtual = 5433
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2158.328 ; gain = 525.445 ; free physical = 520 ; free virtual = 5432
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2158.328 ; gain = 525.445 ; free physical = 520 ; free virtual = 5432
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i/hls_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2158.328 ; gain = 525.445 ; free physical = 520 ; free virtual = 5432
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2158.328 ; gain = 525.445 ; free physical = 518 ; free virtual = 5431
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2158.328 ; gain = 525.445 ; free physical = 518 ; free virtual = 5431
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2158.328 ; gain = 525.445 ; free physical = 518 ; free virtual = 5431
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2158.328 ; gain = 525.445 ; free physical = 518 ; free virtual = 5431
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2158.328 ; gain = 525.445 ; free physical = 518 ; free virtual = 5431
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 2158.328 ; gain = 525.445 ; free physical = 518 ; free virtual = 5431
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 2158.328 ; gain = 525.445 ; free physical = 518 ; free virtual = 5431
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 2158.328 ; gain = 525.445 ; free physical = 518 ; free virtual = 5431
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 2158.328 ; gain = 525.445 ; free physical = 518 ; free virtual = 5431
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 2158.328 ; gain = 525.445 ; free physical = 518 ; free virtual = 5431
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 2158.328 ; gain = 525.445 ; free physical = 518 ; free virtual = 5431
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |bd_0_hls_inst |     1|
+------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 2158.328 ; gain = 525.445 ; free physical = 518 ; free virtual = 5431
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2158.328 ; gain = 500.496 ; free physical = 518 ; free virtual = 5431
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 2158.328 ; gain = 525.445 ; free physical = 518 ; free virtual = 5431
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2158.328 ; gain = 0.000 ; free physical = 518 ; free virtual = 5431
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2158.328 ; gain = 0.000 ; free physical = 778 ; free virtual = 5691
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 5b0a756c
INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:35 . Memory (MB): peak = 2158.328 ; gain = 844.945 ; free physical = 777 ; free virtual = 5690
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1790.400; main = 1484.844; forked = 352.114
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3128.766; main = 2158.297; forked = 970.469
INFO: [Common 17-1381] The checkpoint '/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat May  4 12:20:05 2024...
[Sat May  4 12:20:08 2024] synth_1 finished
wait_on_runs: Time (s): cpu = 00:03:29 ; elapsed = 00:03:29 . Memory (MB): peak = 1588.137 ; gain = 0.000 ; free physical = 2051 ; free virtual = 6963
TIMESTAMP: HLS-REPORT: synthesis open_run: 2024-05-04 12:20:08 PDT
INFO: HLS-REPORT: Opening synthesis design database: open_run synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-2
INFO: [Device 21-403] Loading part xc7z020clg484-2
INFO: [Project 1-454] Reading design checkpoint '/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0.dcp' for cell 'bd_0_i/hls_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1771.758 ; gain = 0.000 ; free physical = 1876 ; free virtual = 6788
INFO: [Netlist 29-17] Analyzing 597 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/Filter2d_accel.xdc]
Finished Parsing XDC File [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/Filter2d_accel.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1890.230 ; gain = 0.000 ; free physical = 1765 ; free virtual = 6677
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1890.266 ; gain = 302.129 ; free physical = 1765 ; free virtual = 6676
TIMESTAMP: HLS-REPORT: synthesis generate_reports_vivado: 2024-05-04 12:20:16 PDT
INFO: HLS-REPORT: Running report: report_utilization -file ./report/Filter2d_accel_utilization_synth.rpt
INFO: HLS-REPORT: Running report: report_utilization -hierarchical -hierarchical_depth 10 -file ./report/Filter2d_accel_utilization_hierarchical_synth.rpt
INFO: HLS-REPORT: Running report: report_timing_summary -file ./report/Filter2d_accel_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2422.062 ; gain = 531.797 ; free physical = 1274 ; free virtual = 6186
INFO: HLS-REPORT: Running report: report_timing -max_paths 10 -file ./report/Filter2d_accel_timing_paths_synth.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: HLS-REPORT: Running report: report_design_analysis -file ./report/Filter2d_accel_design_analysis_synth.rpt
INFO: [Implflow 30-839]  
INFO: HLS-REPORT: Running report: ::tclapp::xilinx::designutils::report_failfast -detailed_report synth -file ./report/Filter2d_accel_failfast_synth.rpt
 -I- design metrics completed in 1 seconds
 -I- DONT_TOUCH metric completed in 0 seconds
 -I- MARK_DEBUG metric completed in 0 seconds
 -I- utilization metrics completed in 2 seconds
 -I- control set metrics completed in 0 seconds
 -I- methodology check metrics completed in 2 seconds
 -I- average fanout metrics completed in 1 seconds (0 modules)
 -I- non-FD high fanout nets completed in 1 seconds
 -I- path budgeting metrics completed in 27 seconds
 -I- Generated file /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/report/synth.timing_budget_LUT.rpt
 -I- Generated file /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/report/synth.timing_budget_LUT.csv
 -I- Generated interactive report /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/report/synth.timing_budget_LUT.rpx
 -I- Generated file /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/report/synth.timing_budget_Net.rpt
 -I- Generated file /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/report/synth.timing_budget_Net.csv
 -I- Generated interactive report /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/report/synth.timing_budget_Net.rpx
#  +-----------------------------------------------------------------------------------------+
#  | Design Summary                                                                          |
#  | design_1                                                                                |
#  | xc7z020clg484-2                                                                         |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Criteria                                                  | Guideline | Actual | Status |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | LUT                                                       | 70%       | 12.78% | OK     |
#  | FD                                                        | 50%       | 8.56%  | OK     |
#  | LUTRAM+SRL                                                | 25%       | 6.44%  | OK     |
#  | MUXF7                                                     | 15%       | 0.13%  | OK     |
#  | DSP                                                       | 80%       | 6.82%  | OK     |
#  | RAMB/FIFO                                                 | 80%       | 2.86%  | OK     |
#  | DSP+RAMB+URAM (Avg)                                       | 70%       | 4.84%  | OK     |
#  | BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
#  | DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
#  | MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
#  | Control Sets                                              | 998       | 292    | OK     |
#  | Average Fanout for modules > 100k cells                   | 4         | 2.83   | OK     |
#  | Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
#  | Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
#  | TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
#  | TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
#  | TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
#  | TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Number of paths above max LUT budgeting (0.500ns)         | 0         | 94     | REVIEW |
#  | Number of paths above max Net budgeting (0.350ns)         | 0         | 100    | REVIEW |
#  +-----------------------------------------------------------+-----------+--------+--------+
 -I- Generated file /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/report/Filter2d_accel_failfast_synth.rpt
 -I- Number of criteria to review: 2
 -I- This report should be run before placing the design and uses conservative guidelines beyond which runtime and timing closure will likely be more challenging
 -I- report_failfast completed in 34 seconds
TIMESTAMP: HLS-REPORT: synthesis gen_data_dict_vivado: 2024-05-04 12:21:04 PDT
TIMESTAMP: HLS-REPORT: synth extract_util_hier: 2024-05-04 12:21:04 PDT
TIMESTAMP: HLS-REPORT: synth get_cell_hier_data: 2024-05-04 12:21:04 PDT
TIMESTAMP: HLS-REPORT: synth get_timing_paths: 2024-05-04 12:21:04 PDT
TIMESTAMP: HLS-REPORT: synth process timing paths: 2024-05-04 12:21:04 PDT
TIMESTAMP: HLS-REPORT: synth get_all_vv_rpt_files: 2024-05-04 12:21:04 PDT
TIMESTAMP: HLS-REPORT: synthesis write_reports_vivado: 2024-05-04 12:21:04 PDT
HLS EXTRACTION: synth area_totals:  0 53200 106400 220 280 0 0
HLS EXTRACTION: synth area_current: 0 6798 9107 15 8 0 1120 0 0 0
HLS EXTRACTION: synth resources_dict: AVAIL_LUT 53200 LUT 6798 AVAIL_FF 106400 FF 9107 AVAIL_DSP 220 DSP 15 AVAIL_BRAM 280 BRAM 8 AVAIL_URAM 0 URAM 0 LATCH 0 SRL 1120 AVAIL_CLB 0 CLB 0
INFO: HLS-REPORT: generated /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/report/vivado_syn.xml
INFO: HLS-REPORT: generated /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/report/verilog/Filter2d_accel_export.rpt


Implementation tool: Xilinx Vivado v.2023.2
Project:             customconv_ked.prj
Solution:            sol1
Device target:       xc7z020-clg484-2
Report date:         Sat May 04 12:21:04 PDT 2024

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:           6798
FF:            9107
DSP:             15
BRAM:             8
URAM:             0
LATCH:            0
SRL:           1120
CLB:              0

#=== Final timing ===
CP required:                     3.300
CP achieved post-synthesis:      5.694
Timing not met

TIMESTAMP: HLS-REPORT: synthesis end: 2024-05-04 12:21:05 PDT
# if { $has_impl } {
#   # launch run impl
#   if { [llength $impl_props] } {
#     set_property -dict $impl_props [get_runs impl_1]
#   }
#   launch_runs impl_1
#   wait_on_run impl_1
#   # impl reports
#   hls_vivado_reports_impl impl_1 $report_options
# }
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2658.172 ; gain = 0.000 ; free physical = 1133 ; free virtual = 6048
WARNING: [Common 17-210] 'write_hwdef' is deprecated.
[Sat May  4 12:21:07 2024] Launched impl_1...
Run output will be captured here: /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.runs/impl_1/runme.log
[Sat May  4 12:21:07 2024] Waiting for impl_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source bd_0_wrapper.tcl -notrace


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
Command: open_checkpoint /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.runs/impl_1/bd_0_wrapper.dcp
INFO: [Device 21-403] Loading part xc7z020clg484-2
Netlist sorting complete. Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1632.371 ; gain = 0.000 ; free physical = 365 ; free virtual = 5283
INFO: [Netlist 29-17] Analyzing 597 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1722.996 ; gain = 2.000 ; free physical = 272 ; free virtual = 5190
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2278.582 ; gain = 0.000 ; free physical = 233 ; free virtual = 4676
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2023.2 (64-bit) build 4029153
open_checkpoint: Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 2278.617 ; gain = 963.770 ; free physical = 227 ; free virtual = 4670
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.2/data/ip'.
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2332.215 ; gain = 43.727 ; free physical = 202 ; free virtual = 4646

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 99581cde

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2332.215 ; gain = 0.000 ; free physical = 202 ; free virtual = 4646

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 99581cde

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2612.113 ; gain = 0.000 ; free physical = 222 ; free virtual = 4463

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 99581cde

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2612.113 ; gain = 0.000 ; free physical = 222 ; free virtual = 4463
Phase 1 Initialization | Checksum: 99581cde

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2612.113 ; gain = 0.000 ; free physical = 222 ; free virtual = 4463

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 99581cde

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2612.113 ; gain = 0.000 ; free physical = 197 ; free virtual = 4438

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 99581cde

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2612.113 ; gain = 0.000 ; free physical = 197 ; free virtual = 4438
Phase 2 Timer Update And Timing Data Collection | Checksum: 99581cde

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2612.113 ; gain = 0.000 ; free physical = 197 ; free virtual = 4438

Phase 3 Retarget
INFO: [Opt 31-1566] Pulled 3 inverters resulting in an inversion of 29 pins
INFO: [Opt 31-138] Pushed 1 inverter(s) to 5 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: b646cb0b

Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2612.113 ; gain = 0.000 ; free physical = 197 ; free virtual = 4438
Retarget | Checksum: b646cb0b
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 3 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: e082b99d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.91 . Memory (MB): peak = 2612.113 ; gain = 0.000 ; free physical = 196 ; free virtual = 4437
Constant propagation | Checksum: e082b99d
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: a10fc0c9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2612.113 ; gain = 0.000 ; free physical = 196 ; free virtual = 4437
Sweep | Checksum: a10fc0c9
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: a10fc0c9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2628.121 ; gain = 16.008 ; free physical = 196 ; free virtual = 4437
BUFG optimization | Checksum: a10fc0c9
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15__0 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15__1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/conv_out_c11_U/U_Filter2d_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][0]_srl5 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/conv_out_c11_U/U_Filter2d_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][10]_srl5 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/conv_out_c11_U/U_Filter2d_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][11]_srl5 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/conv_out_c11_U/U_Filter2d_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][12]_srl5 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/conv_out_c11_U/U_Filter2d_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][13]_srl5 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/conv_out_c11_U/U_Filter2d_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][14]_srl5 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/conv_out_c11_U/U_Filter2d_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][15]_srl5 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/conv_out_c11_U/U_Filter2d_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][16]_srl5 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/conv_out_c11_U/U_Filter2d_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][17]_srl5 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/conv_out_c11_U/U_Filter2d_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][18]_srl5 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/conv_out_c11_U/U_Filter2d_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][19]_srl5 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/conv_out_c11_U/U_Filter2d_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][1]_srl5 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/conv_out_c11_U/U_Filter2d_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][20]_srl5 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/conv_out_c11_U/U_Filter2d_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][21]_srl5 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/conv_out_c11_U/U_Filter2d_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][22]_srl5 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/conv_out_c11_U/U_Filter2d_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][23]_srl5 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/conv_out_c11_U/U_Filter2d_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][24]_srl5 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/conv_out_c11_U/U_Filter2d_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][25]_srl5 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/conv_out_c11_U/U_Filter2d_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][26]_srl5 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/conv_out_c11_U/U_Filter2d_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][27]_srl5 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/conv_out_c11_U/U_Filter2d_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][28]_srl5 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/conv_out_c11_U/U_Filter2d_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][29]_srl5 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/conv_out_c11_U/U_Filter2d_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][2]_srl5 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/conv_out_c11_U/U_Filter2d_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][30]_srl5 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/conv_out_c11_U/U_Filter2d_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][31]_srl5 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/conv_out_c11_U/U_Filter2d_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][32]_srl5 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/conv_out_c11_U/U_Filter2d_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][33]_srl5 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/conv_out_c11_U/U_Filter2d_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][34]_srl5 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/conv_out_c11_U/U_Filter2d_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][35]_srl5 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/conv_out_c11_U/U_Filter2d_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][36]_srl5 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/conv_out_c11_U/U_Filter2d_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][37]_srl5 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/conv_out_c11_U/U_Filter2d_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][38]_srl5 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/conv_out_c11_U/U_Filter2d_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][39]_srl5 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/conv_out_c11_U/U_Filter2d_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][3]_srl5 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/conv_out_c11_U/U_Filter2d_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][40]_srl5 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/conv_out_c11_U/U_Filter2d_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][41]_srl5 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/conv_out_c11_U/U_Filter2d_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][42]_srl5 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/conv_out_c11_U/U_Filter2d_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][43]_srl5 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/conv_out_c11_U/U_Filter2d_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][44]_srl5 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/conv_out_c11_U/U_Filter2d_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][45]_srl5 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/conv_out_c11_U/U_Filter2d_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][46]_srl5 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/conv_out_c11_U/U_Filter2d_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][47]_srl5 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/conv_out_c11_U/U_Filter2d_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][48]_srl5 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/conv_out_c11_U/U_Filter2d_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][49]_srl5 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/conv_out_c11_U/U_Filter2d_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][4]_srl5 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/conv_out_c11_U/U_Filter2d_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][50]_srl5 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/conv_out_c11_U/U_Filter2d_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][51]_srl5 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/conv_out_c11_U/U_Filter2d_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][52]_srl5 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/conv_out_c11_U/U_Filter2d_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][53]_srl5 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/conv_out_c11_U/U_Filter2d_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][54]_srl5 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/conv_out_c11_U/U_Filter2d_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][55]_srl5 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/conv_out_c11_U/U_Filter2d_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][56]_srl5 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/conv_out_c11_U/U_Filter2d_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][57]_srl5 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/conv_out_c11_U/U_Filter2d_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][58]_srl5 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/conv_out_c11_U/U_Filter2d_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][59]_srl5 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/conv_out_c11_U/U_Filter2d_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][5]_srl5 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/conv_out_c11_U/U_Filter2d_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][60]_srl5 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/conv_out_c11_U/U_Filter2d_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][61]_srl5 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/conv_out_c11_U/U_Filter2d_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][62]_srl5 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/conv_out_c11_U/U_Filter2d_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][63]_srl5 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/conv_out_c11_U/U_Filter2d_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][6]_srl5 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/conv_out_c11_U/U_Filter2d_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][7]_srl5 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/conv_out_c11_U/U_Filter2d_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][8]_srl5 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/conv_out_c11_U/U_Filter2d_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][9]_srl5 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][0]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][10]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][11]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][12]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][13]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][14]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][15]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][16]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][17]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][18]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][19]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][1]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][20]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][21]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][22]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][23]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][24]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][25]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][26]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][27]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][28]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][29]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][2]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][30]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][31]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][3]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][4]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][5]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][6]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][7]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][8]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][9]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/imgOutput_rows_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][0]_srl4 due to none static srl address bits
INFO: [Common 17-14] Message 'Opt 31-1131' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 2c6c55f5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2628.121 ; gain = 16.008 ; free physical = 196 ; free virtual = 4437
Shift Register Optimization | Checksum: 2c6c55f5
INFO: [Opt 31-389] Phase Shift Register Optimization created 6 cells and removed 12 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 11afc5294

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2628.121 ; gain = 16.008 ; free physical = 196 ; free virtual = 4437
Post Processing Netlist | Checksum: 11afc5294
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: e5cb38e0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2628.121 ; gain = 16.008 ; free physical = 196 ; free virtual = 4437

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2628.121 ; gain = 0.000 ; free physical = 196 ; free virtual = 4437
Phase 9.2 Verifying Netlist Connectivity | Checksum: e5cb38e0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2628.121 ; gain = 16.008 ; free physical = 196 ; free virtual = 4437
Phase 9 Finalization | Checksum: e5cb38e0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2628.121 ; gain = 16.008 ; free physical = 196 ; free virtual = 4437
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               3  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               6  |              12  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: e5cb38e0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2628.121 ; gain = 16.008 ; free physical = 196 ; free virtual = 4437
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2628.121 ; gain = 0.000 ; free physical = 196 ; free virtual = 4437

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 8 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 3 newly gated: 3 Total Ports: 16
Ending PowerOpt Patch Enables Task | Checksum: 55efd5f8

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2738.914 ; gain = 0.000 ; free physical = 164 ; free virtual = 4409
Ending Power Optimization Task | Checksum: 55efd5f8

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2738.914 ; gain = 110.793 ; free physical = 164 ; free virtual = 4409

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 55efd5f8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2738.914 ; gain = 0.000 ; free physical = 164 ; free virtual = 4409

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2738.914 ; gain = 0.000 ; free physical = 164 ; free virtual = 4409
Ending Netlist Obfuscation Task | Checksum: ba06d387

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2738.914 ; gain = 0.000 ; free physical = 164 ; free virtual = 4409
INFO: [Common 17-83] Releasing license: Implementation
38 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2738.914 ; gain = 453.395 ; free physical = 164 ; free virtual = 4409
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
Command: report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2738.914 ; gain = 0.000 ; free physical = 186 ; free virtual = 4434
INFO: [Common 17-1381] The checkpoint '/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.runs/impl_1/bd_0_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2738.914 ; gain = 0.000 ; free physical = 156 ; free virtual = 4407
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 4458a952

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2738.914 ; gain = 0.000 ; free physical = 156 ; free virtual = 4407
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2738.914 ; gain = 0.000 ; free physical = 156 ; free virtual = 4407

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: da4182c3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2738.914 ; gain = 0.000 ; free physical = 156 ; free virtual = 4408

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1a9d16a72

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2738.914 ; gain = 0.000 ; free physical = 156 ; free virtual = 4409

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1a9d16a72

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2738.914 ; gain = 0.000 ; free physical = 156 ; free virtual = 4409
Phase 1 Placer Initialization | Checksum: 1a9d16a72

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2738.914 ; gain = 0.000 ; free physical = 156 ; free virtual = 4409

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 12eef190e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2738.914 ; gain = 0.000 ; free physical = 156 ; free virtual = 4410

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1cf72d8f2

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2738.914 ; gain = 0.000 ; free physical = 156 ; free virtual = 4410

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1cf72d8f2

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2738.914 ; gain = 0.000 ; free physical = 156 ; free virtual = 4410

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1fe11a5db

Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 2738.914 ; gain = 0.000 ; free physical = 148 ; free virtual = 4403

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 46 LUTNM shape to break, 367 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 24, two critical 22, total 46, new lutff created 2
INFO: [Physopt 32-1138] End 1 Pass. Optimized 199 nets or LUTs. Breaked 46 LUTs, combined 153 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-457] Pass 1. Identified 1 candidate cell for DSP register optimization.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/Array2xfMat_8_0_128_128_1_2_U0/grp_Axi2Mat_fu_84/Axi2AxiStream_U0/mul_rows_cols_reg_153_reg. 15 registers were pushed out.
INFO: [Physopt 32-775] End 2 Pass. Optimized 1 net or cell. Created 15 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2738.914 ; gain = 0.000 ; free physical = 147 ; free virtual = 4403
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2738.914 ; gain = 0.000 ; free physical = 147 ; free virtual = 4403

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           46  |            153  |                   199  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |           15  |              0  |                     1  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           61  |            153  |                   200  |           0  |           9  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 166344269

Time (s): cpu = 00:00:30 ; elapsed = 00:00:19 . Memory (MB): peak = 2738.914 ; gain = 0.000 ; free physical = 147 ; free virtual = 4403
Phase 2.4 Global Placement Core | Checksum: 103c10916

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 2738.914 ; gain = 0.000 ; free physical = 147 ; free virtual = 4403
Phase 2 Global Placement | Checksum: 103c10916

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 2738.914 ; gain = 0.000 ; free physical = 147 ; free virtual = 4403

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 182dfd55c

Time (s): cpu = 00:00:32 ; elapsed = 00:00:21 . Memory (MB): peak = 2738.914 ; gain = 0.000 ; free physical = 147 ; free virtual = 4402

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1ebc669da

Time (s): cpu = 00:00:35 ; elapsed = 00:00:22 . Memory (MB): peak = 2738.914 ; gain = 0.000 ; free physical = 146 ; free virtual = 4402

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1d05a23c0

Time (s): cpu = 00:00:35 ; elapsed = 00:00:23 . Memory (MB): peak = 2738.914 ; gain = 0.000 ; free physical = 146 ; free virtual = 4402

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 17257888f

Time (s): cpu = 00:00:35 ; elapsed = 00:00:23 . Memory (MB): peak = 2738.914 ; gain = 0.000 ; free physical = 146 ; free virtual = 4402

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 24676d2b1

Time (s): cpu = 00:00:42 ; elapsed = 00:00:27 . Memory (MB): peak = 2738.914 ; gain = 0.000 ; free physical = 146 ; free virtual = 4402

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 21c2864ac

Time (s): cpu = 00:00:45 ; elapsed = 00:00:31 . Memory (MB): peak = 2738.914 ; gain = 0.000 ; free physical = 144 ; free virtual = 4401

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 296a52f90

Time (s): cpu = 00:00:46 ; elapsed = 00:00:31 . Memory (MB): peak = 2738.914 ; gain = 0.000 ; free physical = 144 ; free virtual = 4401

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1730de208

Time (s): cpu = 00:00:46 ; elapsed = 00:00:31 . Memory (MB): peak = 2738.914 ; gain = 0.000 ; free physical = 144 ; free virtual = 4401

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 18b368ef7

Time (s): cpu = 00:00:57 ; elapsed = 00:00:40 . Memory (MB): peak = 2738.914 ; gain = 0.000 ; free physical = 144 ; free virtual = 4400
Phase 3 Detail Placement | Checksum: 18b368ef7

Time (s): cpu = 00:00:57 ; elapsed = 00:00:40 . Memory (MB): peak = 2738.914 ; gain = 0.000 ; free physical = 144 ; free virtual = 4400

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 22406967d

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.966 | TNS=-1460.847 |
Phase 1 Physical Synthesis Initialization | Checksum: 146285ee0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.88 . Memory (MB): peak = 2738.914 ; gain = 0.000 ; free physical = 142 ; free virtual = 4399
INFO: [Place 46-33] Processed net bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 146285ee0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2738.914 ; gain = 0.000 ; free physical = 142 ; free virtual = 4399
Phase 4.1.1.1 BUFG Insertion | Checksum: 22406967d

Time (s): cpu = 00:01:06 ; elapsed = 00:00:46 . Memory (MB): peak = 2738.914 ; gain = 0.000 ; free physical = 142 ; free virtual = 4399

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.724. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 212c8c3bb

Time (s): cpu = 00:01:31 ; elapsed = 00:01:09 . Memory (MB): peak = 2738.914 ; gain = 0.000 ; free physical = 140 ; free virtual = 4397

Time (s): cpu = 00:01:31 ; elapsed = 00:01:09 . Memory (MB): peak = 2738.914 ; gain = 0.000 ; free physical = 140 ; free virtual = 4397
Phase 4.1 Post Commit Optimization | Checksum: 212c8c3bb

Time (s): cpu = 00:01:31 ; elapsed = 00:01:09 . Memory (MB): peak = 2738.914 ; gain = 0.000 ; free physical = 140 ; free virtual = 4397

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 212c8c3bb

Time (s): cpu = 00:01:31 ; elapsed = 00:01:09 . Memory (MB): peak = 2738.914 ; gain = 0.000 ; free physical = 140 ; free virtual = 4397

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 212c8c3bb

Time (s): cpu = 00:01:31 ; elapsed = 00:01:10 . Memory (MB): peak = 2738.914 ; gain = 0.000 ; free physical = 140 ; free virtual = 4397
Phase 4.3 Placer Reporting | Checksum: 212c8c3bb

Time (s): cpu = 00:01:31 ; elapsed = 00:01:10 . Memory (MB): peak = 2738.914 ; gain = 0.000 ; free physical = 140 ; free virtual = 4397

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2738.914 ; gain = 0.000 ; free physical = 140 ; free virtual = 4397

Time (s): cpu = 00:01:31 ; elapsed = 00:01:10 . Memory (MB): peak = 2738.914 ; gain = 0.000 ; free physical = 140 ; free virtual = 4397
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 25c9293f2

Time (s): cpu = 00:01:31 ; elapsed = 00:01:10 . Memory (MB): peak = 2738.914 ; gain = 0.000 ; free physical = 140 ; free virtual = 4397
Ending Placer Task | Checksum: 1eb95ee6c

Time (s): cpu = 00:01:31 ; elapsed = 00:01:10 . Memory (MB): peak = 2738.914 ; gain = 0.000 ; free physical = 140 ; free virtual = 4397
83 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:35 ; elapsed = 00:01:12 . Memory (MB): peak = 2738.914 ; gain = 0.000 ; free physical = 140 ; free virtual = 4397
INFO: [runtcl-4] Executing : report_io -file bd_0_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2738.914 ; gain = 0.000 ; free physical = 186 ; free virtual = 4425
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_placed.rpt -pb bd_0_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2738.914 ; gain = 0.000 ; free physical = 244 ; free virtual = 4398
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2738.914 ; gain = 0.000 ; free physical = 244 ; free virtual = 4401
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2738.914 ; gain = 0.000 ; free physical = 222 ; free virtual = 4411
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2738.914 ; gain = 0.000 ; free physical = 222 ; free virtual = 4411
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2738.914 ; gain = 0.000 ; free physical = 221 ; free virtual = 4411
Wrote Netlist Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2738.914 ; gain = 0.000 ; free physical = 220 ; free virtual = 4411
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2738.914 ; gain = 0.000 ; free physical = 219 ; free virtual = 4411
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2738.914 ; gain = 0.000 ; free physical = 219 ; free virtual = 4411
INFO: [Common 17-1381] The checkpoint '/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.runs/impl_1/bd_0_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2778.934 ; gain = 0.000 ; free physical = 210 ; free virtual = 4369
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 5.29s |  WALL: 3.41s
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2778.934 ; gain = 0.000 ; free physical = 210 ; free virtual = 4369

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.724 | TNS=-1331.741 |
Phase 1 Physical Synthesis Initialization | Checksum: 14a9e9240

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2778.934 ; gain = 0.000 ; free physical = 210 ; free virtual = 4369
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.724 | TNS=-1331.741 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 14a9e9240

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2778.934 ; gain = 0.000 ; free physical = 210 ; free virtual = 4369

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.724 | TNS=-1331.741 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.rreq_offset/raddr_reg[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/buff_rdata/U_fifo_mem/dout[32]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/raddr_reg[1][0]. Critical path length was reduced through logic transformation on cell bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/raddr[3]_i_1__5_comp.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/raddr[3]_i_3__4_n_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.654 | TNS=-1331.461 |
INFO: [Physopt 32-710] Processed net bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/raddr_reg[1][0]. Critical path length was reduced through logic transformation on cell bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/raddr[3]_i_1__5_comp_1.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/p_8_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.627 | TNS=-1331.342 |
INFO: [Physopt 32-710] Processed net bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/raddr_reg[1][0]. Critical path length was reduced through logic transformation on cell bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/raddr[3]_i_1__5_comp.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/pop. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.420 | TNS=-1329.770 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/ap_rst_n_2. Critical path length was reduced through logic transformation on cell bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_1__0_comp.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout_reg[31]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.414 | TNS=-1328.544 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_i_1__2_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/dout_reg[1]_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/dout_reg[1]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.393 | TNS=-1325.083 |
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/mOutPtr_reg_n_3_[1].  Re-placed instance bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/mOutPtr_reg[1]
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/mOutPtr_reg_n_3_[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.393 | TNS=-1325.286 |
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/mOutPtr_reg_n_3_[3].  Re-placed instance bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/mOutPtr_reg[3]
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/mOutPtr_reg_n_3_[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.372 | TNS=-1325.496 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit/bus_wide_gen.rreq_offset/mOutPtr_reg_n_3_[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit/buff_rdata/U_fifo_mem/dout[32]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/mOutPtr_reg[4][1]. Critical path length was reduced through logic transformation on cell bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/mOutPtr[2]_i_1__25_comp.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/mOutPtr[4]_i_3_n_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.371 | TNS=-1325.120 |
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout_reg_n_3_[4].  Re-placed instance bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout_reg[4]
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout_reg_n_3_[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.364 | TNS=-1315.389 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.rreq_offset/raddr_reg[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/D[0]. Critical path length was reduced through logic transformation on cell bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/raddr[1]_i_1__4_comp.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/p_12_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.353 | TNS=-1315.049 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/buff_rdata/mOutPtr_reg_n_3_[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/buff_rdata/mOutPtr[8]_i_2__0_n_3. Critical path length was reduced through logic transformation on cell bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/buff_rdata/mOutPtr[8]_i_2__0_comp.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/buff_rdata/mOutPtr[8]_i_3_n_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.341 | TNS=-1315.026 |
INFO: [Physopt 32-710] Processed net bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/buff_rdata/mOutPtr[8]_i_2__0_n_3. Critical path length was reduced through logic transformation on cell bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/buff_rdata/mOutPtr[8]_i_2__0_comp_1.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/buff_rdata/mOutPtr[8]_i_4_n_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.327 | TNS=-1314.921 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/buff_rdata/mOutPtr_reg_n_3_[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/buff_rdata/mOutPtr[5]_i_1__0_n_3. Critical path length was reduced through logic transformation on cell bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/buff_rdata/mOutPtr[5]_i_1__0_comp.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/buff_rdata/mOutPtr[8]_i_3_n_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.325 | TNS=-1314.472 |
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/mOutPtr_reg_n_3_[1].  Re-placed instance bd_0_i/hls_inst/inst/gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/mOutPtr_reg[1]
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/mOutPtr_reg_n_3_[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.325 | TNS=-1314.691 |
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/mOutPtr_reg_n_3_[2].  Re-placed instance bd_0_i/hls_inst/inst/gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/mOutPtr_reg[2]
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/mOutPtr_reg_n_3_[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.322 | TNS=-1314.914 |
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/raddr_reg[1].  Re-placed instance bd_0_i/hls_inst/inst/gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/raddr_reg[1]
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/raddr_reg[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.322 | TNS=-1315.120 |
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/raddr_reg[2].  Re-placed instance bd_0_i/hls_inst/inst/gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/raddr_reg[2]
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/raddr_reg[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.322 | TNS=-1315.414 |
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/raddr_reg[3].  Re-placed instance bd_0_i/hls_inst/inst/gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/raddr_reg[3]
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/raddr_reg[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.313 | TNS=-1315.628 |
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_i_1__1_n_3.  Re-placed instance bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_i_1__1
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_i_1__1_n_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.312 | TNS=-1315.620 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/buff_rdata/mOutPtr_reg_n_3_[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/buff_rdata/mOutPtr[7]_i_1__0_n_3. Critical path length was reduced through logic transformation on cell bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/buff_rdata/mOutPtr[7]_i_1__0_comp.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/buff_rdata/mOutPtr[7]_i_2_n_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.305 | TNS=-1315.609 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 5 pins.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_i_1__1_n_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.302 | TNS=-1315.522 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.rreq_offset/empty_n_reg_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.rreq_offset/empty_n_i_1__0_n_3. Critical path length was reduced through logic transformation on cell bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.rreq_offset/empty_n_i_1__0_comp.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/p_8_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.301 | TNS=-1315.461 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_7_n_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.301 | TNS=-1314.231 |
INFO: [Physopt 32-710] Processed net bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/buff_rdata/mOutPtr[7]_i_1__0_n_3. Critical path length was reduced through logic transformation on cell bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/buff_rdata/mOutPtr[7]_i_1__0_comp_1.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/buff_rdata/mOutPtr[8]_i_3_n_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.296 | TNS=-1314.145 |
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.rreq_offset/mOutPtr_reg_n_3_[0].  Re-placed instance bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.rreq_offset/mOutPtr_reg[0]
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.rreq_offset/mOutPtr_reg_n_3_[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.296 | TNS=-1314.111 |
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.rreq_offset/mOutPtr_reg_n_3_[1].  Re-placed instance bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.rreq_offset/mOutPtr_reg[1]
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.rreq_offset/mOutPtr_reg_n_3_[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.296 | TNS=-1314.417 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.rreq_offset/mOutPtr_reg_n_3_[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/E[0]. Critical path length was reduced through logic transformation on cell bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/mOutPtr[4]_i_1__7_comp.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/pop. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.296 | TNS=-1314.101 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.rreq_offset/mOutPtr_reg_n_3_[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/mOutPtr_reg[0][1]. Critical path length was reduced through logic transformation on cell bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/mOutPtr[2]_i_1__6_comp.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/p_12_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.288 | TNS=-1313.625 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/dout_reg[1]_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.286 | TNS=-1311.627 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.rreq_offset/raddr_reg[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/D[2]. Critical path length was reduced through logic transformation on cell bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/raddr[3]_i_2__4_comp.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/p_12_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.283 | TNS=-1311.378 |
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/gmem2_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[12].  Re-placed instance bd_0_i/hls_inst/inst/gmem2_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[12]
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/gmem2_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.283 | TNS=-1311.248 |
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/gmem2_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[16].  Re-placed instance bd_0_i/hls_inst/inst/gmem2_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[16]
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/gmem2_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[16]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.283 | TNS=-1311.118 |
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/gmem2_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[17].  Re-placed instance bd_0_i/hls_inst/inst/gmem2_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[17]
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/gmem2_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[17]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.283 | TNS=-1311.104 |
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/gmem2_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[19].  Re-placed instance bd_0_i/hls_inst/inst/gmem2_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[19]
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/gmem2_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[19]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.281 | TNS=-1310.974 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/gmem2_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/gmem2_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[24].  Re-placed instance bd_0_i/hls_inst/inst/gmem2_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[24]
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/gmem2_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[24]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.278 | TNS=-1310.355 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/gmem2_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/gmem2_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[23].  Re-placed instance bd_0_i/hls_inst/inst/gmem2_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[23]
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/gmem2_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[23]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.276 | TNS=-1309.961 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/gmem2_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout_reg[31]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_2_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout_reg[33]_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/p_56_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_4_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_8_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/ap_rst_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.276 | TNS=-1309.961 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2778.934 ; gain = 0.000 ; free physical = 207 ; free virtual = 4367
Phase 3 Critical Path Optimization | Checksum: 17f45afe2

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2778.934 ; gain = 0.000 ; free physical = 207 ; free virtual = 4367

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.276 | TNS=-1309.961 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/gmem2_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/gmem2_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net bd_0_i/hls_inst/inst/gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/ap_rst_n_1. Critical path length was reduced through logic transformation on cell bd_0_i/hls_inst/inst/gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_1_comp.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout_reg[31]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.270 | TNS=-1308.733 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit/bus_wide_gen.rreq_offset/raddr_reg[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit/buff_rdata/U_fifo_mem/dout[32]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/mOutPtr[4]_i_3_n_3. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/mOutPtr[4]_i_3_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/pop. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/pop. Critical path length was reduced through logic transformation on cell bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/dout[3]_i_1_comp.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/dout_reg[1]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.270 | TNS=-1302.334 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.rreq_offset/raddr_reg[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/buff_rdata/U_fifo_mem/dout[32]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/D[1]. Critical path length was reduced through logic transformation on cell bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/raddr[2]_i_1__5_comp.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/p_12_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.269 | TNS=-1302.101 |
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/gmem1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/raddr_reg[3].  Re-placed instance bd_0_i/hls_inst/inst/gmem1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/raddr_reg_reg[3]
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/gmem1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/raddr_reg[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.260 | TNS=-1301.984 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout_reg_n_3_[2].  Re-placed instance bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout_reg[2]
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout_reg_n_3_[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.253 | TNS=-1298.659 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.rreq_offset/mOutPtr_reg_n_3_[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/mOutPtr_reg[0][3]. Critical path length was reduced through logic transformation on cell bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/mOutPtr[4]_i_2__5_comp.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/p_12_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.238 | TNS=-1298.209 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.rreq_offset/empty_n_reg_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.rreq_offset/empty_n_i_1__0_n_3. Critical path length was reduced through logic transformation on cell bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.rreq_offset/empty_n_i_1__0_comp_1.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/p_12_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.238 | TNS=-1298.081 |
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/gmem2_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27].  Re-placed instance bd_0_i/hls_inst/inst/gmem2_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/gmem2_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[27]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.234 | TNS=-1297.968 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_i_1__2_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_i_1__2_n_3. Critical path length was reduced through logic transformation on cell bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_i_1__2_comp.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/dout_reg[1]_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.234 | TNS=-1298.454 |
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.rreq_offset/mOutPtr_reg_n_3_[1].  Re-placed instance bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.rreq_offset/mOutPtr_reg[1]
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/gmem2_m_axi_U/load_unit/bus_wide_gen.rreq_offset/mOutPtr_reg_n_3_[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.232 | TNS=-1298.148 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/raddr_reg[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/gmem2_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[5].  Re-placed instance bd_0_i/hls_inst/inst/gmem2_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[5]
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/gmem2_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.227 | TNS=-1297.106 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_i_1__1_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/dout_reg[1]_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/dout_reg[1]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.223 | TNS=-1293.625 |
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[4]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.221 | TNS=-1295.751 |
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout_reg_n_3_[5].  Re-placed instance bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout_reg[5]
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout_reg_n_3_[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.218 | TNS=-1295.506 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_n_3. Critical path length was reduced through logic transformation on cell bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6__0_comp.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout[33]_i_7_n_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.218 | TNS=-1293.576 |
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout_reg_n_3_[14].  Re-placed instance bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout_reg[14]
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/gmem3_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout_reg_n_3_[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.217 | TNS=-1292.877 |
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/gmem2_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[6].  Re-placed instance bd_0_i/hls_inst/inst/gmem2_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[6]
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/gmem2_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.216 | TNS=-1292.424 |
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/gmem2_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[17].  Re-placed instance bd_0_i/hls_inst/inst/gmem2_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[17]
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/gmem2_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[17]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.216 | TNS=-1292.267 |
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/gmem2_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[20].  Re-placed instance bd_0_i/hls_inst/inst/gmem2_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[20]
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/gmem2_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[20]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.216 | TNS=-1292.110 |
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/gmem2_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[21].  Re-placed instance bd_0_i/hls_inst/inst/gmem2_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[21]
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/gmem2_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[21]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.216 | TNS=-1292.110 |
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/gmem2_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[22].  Re-placed instance bd_0_i/hls_inst/inst/gmem2_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[22]
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/gmem2_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[22]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.213 | TNS=-1292.124 |
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/ap_sync_reg_Block_entry1_proc_U0_ap_ready.  Re-placed instance bd_0_i/hls_inst/inst/ap_sync_reg_Block_entry1_proc_U0_ap_ready_reg
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/ap_sync_reg_Block_entry1_proc_U0_ap_ready. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.212 | TNS=-1291.839 |
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/raddr_reg[0].  Re-placed instance bd_0_i/hls_inst/inst/gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/raddr_reg[0]
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/raddr_reg[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.212 | TNS=-1291.814 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/raddr_reg[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/gmem2_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 17 pins.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/pop. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.212 | TNS=-1289.913 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/raddr_reg[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/gmem2_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[5].  Re-placed instance bd_0_i/hls_inst/inst/gmem2_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[5]
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/gmem2_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.209 | TNS=-1287.905 |
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/gmem2_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[0].  Re-placed instance bd_0_i/hls_inst/inst/gmem2_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[0]
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/gmem2_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.209 | TNS=-1287.826 |
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/gmem2_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[1].  Re-placed instance bd_0_i/hls_inst/inst/gmem2_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[1]
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/gmem2_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.209 | TNS=-1287.904 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/gmem2_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout_reg[31]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.206 | TNS=-1286.782 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.206 | TNS=-1286.782 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2778.934 ; gain = 0.000 ; free physical = 192 ; free virtual = 4352
Phase 4 Critical Path Optimization | Checksum: 10eb579c8

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 2778.934 ; gain = 0.000 ; free physical = 192 ; free virtual = 4352
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2778.934 ; gain = 0.000 ; free physical = 192 ; free virtual = 4352
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-1.206 | TNS=-1286.782 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.518  |         44.959  |            3  |              0  |                    64  |           0  |           2  |  00:00:13  |
|  Total          |          0.518  |         44.959  |            3  |              0  |                    64  |           0  |           3  |  00:00:13  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2778.934 ; gain = 0.000 ; free physical = 192 ; free virtual = 4352
Ending Physical Synthesis Task | Checksum: 14adc018e

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 2778.934 ; gain = 0.000 ; free physical = 192 ; free virtual = 4352
INFO: [Common 17-83] Releasing license: Implementation
339 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2778.934 ; gain = 0.000 ; free physical = 192 ; free virtual = 4352
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2778.934 ; gain = 0.000 ; free physical = 192 ; free virtual = 4354
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2778.934 ; gain = 0.000 ; free physical = 183 ; free virtual = 4377
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2778.934 ; gain = 0.000 ; free physical = 183 ; free virtual = 4377
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2778.934 ; gain = 0.000 ; free physical = 183 ; free virtual = 4378
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2778.934 ; gain = 0.000 ; free physical = 182 ; free virtual = 4378
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2778.934 ; gain = 0.000 ; free physical = 181 ; free virtual = 4378
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2778.934 ; gain = 0.000 ; free physical = 181 ; free virtual = 4378
INFO: [Common 17-1381] The checkpoint '/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.runs/impl_1/bd_0_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 8b86730d ConstDB: 0 ShapeSum: 7800dcca RouteDB: 0
WARNING: [Route 35-198] Port "m_axi_gmem0_bvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_bvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "m_axi_gmem1_bvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_bvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_rst_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem3_rvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem3_rvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rlast" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rlast". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_arready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_arready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_r_wdata[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_r_wdata[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_r_wstrb[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_r_wstrb[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_r_wdata[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_r_wdata[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_r_wdata[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_r_wdata[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_r_wstrb[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_r_wstrb[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_r_wdata[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_r_wdata[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_r_wdata[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_r_wdata[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_r_wdata[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_r_wdata[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_r_wdata[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_r_wdata[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_r_wdata[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_r_wdata[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_r_wdata[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_r_wdata[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_r_wdata[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_r_wdata[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_r_wdata[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_r_wdata[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_r_wdata[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_r_wdata[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_r_wdata[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_r_wdata[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_r_wdata[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_r_wdata[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_r_wdata[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_r_wdata[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_r_wstrb[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_r_wstrb[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_r_wdata[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_r_wdata[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_r_wstrb[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_r_wstrb[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_r_wdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_r_wdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_r_wdata[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_r_wdata[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_r_araddr[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_r_araddr[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_r_araddr[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_r_araddr[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_r_araddr[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_r_araddr[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_r_araddr[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_r_araddr[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_r_araddr[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_r_araddr[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_r_araddr[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_r_araddr[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_r_wdata[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_r_wdata[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_r_wdata[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_r_wdata[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_r_wdata[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_r_wdata[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_r_wdata[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_r_wdata[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_r_wdata[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_r_wdata[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_r_wdata[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_r_wdata[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_r_wdata[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_r_wdata[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_r_wdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_r_wdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_r_wdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_r_wdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_r_wdata[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_r_wdata[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_r_wdata[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_r_wdata[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_r_wdata[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_r_wdata[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_r_wdata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_r_wdata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_r_wdata[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_r_wdata[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_r_awaddr[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_r_awaddr[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_r_awaddr[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_r_awaddr[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_r_wvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_r_wvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_r_awvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_r_awvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_r_awaddr[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_r_awaddr[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_r_awaddr[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_r_awaddr[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_r_awaddr[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_r_awaddr[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_r_awaddr[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_r_awaddr[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_r_bready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_r_bready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_r_arvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_r_arvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_r_rready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_r_rready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem3_awready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem3_awready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem3_bvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem3_bvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem2_awready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem2_awready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem3_wready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem3_wready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_arready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_arready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem2_bvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem2_bvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem2_wready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem2_wready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_bready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_bready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Constraints 18-8777] Unable to split tiles. All required files are not available.
Post Restoration Checksum: NetGraph: 556ca253 | NumContArr: 289d2358 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2035bbae5

Time (s): cpu = 00:00:36 ; elapsed = 00:00:28 . Memory (MB): peak = 2835.402 ; gain = 56.469 ; free physical = 232 ; free virtual = 4303

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2035bbae5

Time (s): cpu = 00:00:36 ; elapsed = 00:00:28 . Memory (MB): peak = 2835.402 ; gain = 56.469 ; free physical = 232 ; free virtual = 4303

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2035bbae5

Time (s): cpu = 00:00:36 ; elapsed = 00:00:28 . Memory (MB): peak = 2835.402 ; gain = 56.469 ; free physical = 231 ; free virtual = 4303
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 2cdfee88e

Time (s): cpu = 00:00:45 ; elapsed = 00:00:34 . Memory (MB): peak = 2835.402 ; gain = 56.469 ; free physical = 214 ; free virtual = 4287
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.129 | TNS=-812.302| WHS=-0.009 | THS=-0.051 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 12160
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 12160
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2630f983a

Time (s): cpu = 00:00:49 ; elapsed = 00:00:36 . Memory (MB): peak = 2845.402 ; gain = 66.469 ; free physical = 203 ; free virtual = 4276

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 2630f983a

Time (s): cpu = 00:00:49 ; elapsed = 00:00:36 . Memory (MB): peak = 2845.402 ; gain = 66.469 ; free physical = 203 ; free virtual = 4276

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 169551aa8

Time (s): cpu = 00:00:52 ; elapsed = 00:00:38 . Memory (MB): peak = 2845.402 ; gain = 66.469 ; free physical = 202 ; free virtual = 4275
Phase 3 Initial Routing | Checksum: 169551aa8

Time (s): cpu = 00:00:52 ; elapsed = 00:00:38 . Memory (MB): peak = 2845.402 ; gain = 66.469 ; free physical = 202 ; free virtual = 4275

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 931
 Number of Nodes with overlaps = 172
 Number of Nodes with overlaps = 67
 Number of Nodes with overlaps = 37
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.439 | TNS=-1662.205| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 282e08871

Time (s): cpu = 00:01:04 ; elapsed = 00:00:48 . Memory (MB): peak = 2845.402 ; gain = 66.469 ; free physical = 167 ; free virtual = 4240

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 254
 Number of Nodes with overlaps = 68
 Number of Nodes with overlaps = 56
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.547 | TNS=-1648.713| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 21c4b48f6

Time (s): cpu = 00:01:11 ; elapsed = 00:00:54 . Memory (MB): peak = 2845.402 ; gain = 66.469 ; free physical = 168 ; free virtual = 4237
Phase 4 Rip-up And Reroute | Checksum: 21c4b48f6

Time (s): cpu = 00:01:11 ; elapsed = 00:00:54 . Memory (MB): peak = 2845.402 ; gain = 66.469 ; free physical = 168 ; free virtual = 4237

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 21c4b48f6

Time (s): cpu = 00:01:13 ; elapsed = 00:00:55 . Memory (MB): peak = 2845.402 ; gain = 66.469 ; free physical = 168 ; free virtual = 4237
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.439 | TNS=-1662.205| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1f6d6eecf

Time (s): cpu = 00:01:13 ; elapsed = 00:00:55 . Memory (MB): peak = 2845.402 ; gain = 66.469 ; free physical = 168 ; free virtual = 4237

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1f6d6eecf

Time (s): cpu = 00:01:13 ; elapsed = 00:00:55 . Memory (MB): peak = 2845.402 ; gain = 66.469 ; free physical = 168 ; free virtual = 4237
Phase 5 Delay and Skew Optimization | Checksum: 1f6d6eecf

Time (s): cpu = 00:01:13 ; elapsed = 00:00:55 . Memory (MB): peak = 2845.402 ; gain = 66.469 ; free physical = 168 ; free virtual = 4237

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2493ace57

Time (s): cpu = 00:01:15 ; elapsed = 00:00:57 . Memory (MB): peak = 2845.402 ; gain = 66.469 ; free physical = 168 ; free virtual = 4237
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.439 | TNS=-1666.005| WHS=0.040  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 2910c1166

Time (s): cpu = 00:01:15 ; elapsed = 00:00:57 . Memory (MB): peak = 2845.402 ; gain = 66.469 ; free physical = 168 ; free virtual = 4237
Phase 6 Post Hold Fix | Checksum: 2910c1166

Time (s): cpu = 00:01:15 ; elapsed = 00:00:57 . Memory (MB): peak = 2845.402 ; gain = 66.469 ; free physical = 168 ; free virtual = 4237

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.10718 %
  Global Horizontal Routing Utilization  = 2.91751 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 45.045%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 46.8468%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 51.4706%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 54.4118%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 2910c1166

Time (s): cpu = 00:01:15 ; elapsed = 00:00:57 . Memory (MB): peak = 2845.402 ; gain = 66.469 ; free physical = 168 ; free virtual = 4237

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2910c1166

Time (s): cpu = 00:01:15 ; elapsed = 00:00:57 . Memory (MB): peak = 2845.402 ; gain = 66.469 ; free physical = 168 ; free virtual = 4237

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 3580d96d0

Time (s): cpu = 00:01:17 ; elapsed = 00:00:58 . Memory (MB): peak = 2845.402 ; gain = 66.469 ; free physical = 168 ; free virtual = 4237

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.439 | TNS=-1666.005| WHS=0.040  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 3580d96d0

Time (s): cpu = 00:01:18 ; elapsed = 00:00:59 . Memory (MB): peak = 2845.402 ; gain = 66.469 ; free physical = 168 ; free virtual = 4237
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 12ca191a2

Time (s): cpu = 00:01:19 ; elapsed = 00:00:59 . Memory (MB): peak = 2845.402 ; gain = 66.469 ; free physical = 168 ; free virtual = 4237
Ending Routing Task | Checksum: 12ca191a2

Time (s): cpu = 00:01:19 ; elapsed = 00:01:00 . Memory (MB): peak = 2845.402 ; gain = 66.469 ; free physical = 168 ; free virtual = 4237

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
358 Infos, 204 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:24 ; elapsed = 00:01:03 . Memory (MB): peak = 2845.402 ; gain = 66.469 ; free physical = 165 ; free virtual = 4235
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
Command: report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.runs/impl_1/bd_0_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2889.391 ; gain = 0.000 ; free physical = 155 ; free virtual = 4225
INFO: [runtcl-4] Executing : report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
Command: report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
368 Infos, 205 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file bd_0_wrapper_route_status.rpt -pb bd_0_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file bd_0_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file bd_0_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file bd_0_wrapper_bus_skew_routed.rpt -pb bd_0_wrapper_bus_skew_routed.pb -rpx bd_0_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2889.391 ; gain = 0.000 ; free physical = 204 ; free virtual = 4245
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2889.391 ; gain = 0.000 ; free physical = 173 ; free virtual = 4245
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2889.391 ; gain = 0.000 ; free physical = 173 ; free virtual = 4245
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2889.391 ; gain = 0.000 ; free physical = 170 ; free virtual = 4244
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2889.391 ; gain = 0.000 ; free physical = 169 ; free virtual = 4245
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2889.391 ; gain = 0.000 ; free physical = 168 ; free virtual = 4245
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2889.391 ; gain = 0.000 ; free physical = 168 ; free virtual = 4245
INFO: [Common 17-1381] The checkpoint '/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/project.runs/impl_1/bd_0_wrapper_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Sat May  4 12:24:55 2024...
[Sat May  4 12:25:00 2024] impl_1 finished
wait_on_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:03:54 . Memory (MB): peak = 2658.172 ; gain = 0.000 ; free physical = 2123 ; free virtual = 6168
TIMESTAMP: HLS-REPORT: implementation open_run: 2024-05-04 12:25:00 PDT
INFO: HLS-REPORT: Opening implementation design database: open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2658.172 ; gain = 0.000 ; free physical = 2123 ; free virtual = 6168
INFO: [Netlist 29-17] Analyzing 597 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2667.156 ; gain = 3.000 ; free physical = 2072 ; free virtual = 6116
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2788.867 ; gain = 0.000 ; free physical = 2018 ; free virtual = 6063
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2788.867 ; gain = 0.000 ; free physical = 2016 ; free virtual = 6060
Read PlaceDB: Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.79 . Memory (MB): peak = 2789.867 ; gain = 1.000 ; free physical = 2006 ; free virtual = 6050
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2789.867 ; gain = 0.000 ; free physical = 2006 ; free virtual = 6050
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.3 . Memory (MB): peak = 2792.867 ; gain = 3.000 ; free physical = 2003 ; free virtual = 6047
Read Physdb Files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2792.867 ; gain = 4.000 ; free physical = 2003 ; free virtual = 6047
Restored from archive | CPU: 1.140000 secs | Memory: 15.877815 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2792.867 ; gain = 4.000 ; free physical = 2003 ; free virtual = 6047
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2792.867 ; gain = 0.000 ; free physical = 2003 ; free virtual = 6047
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

TIMESTAMP: HLS-REPORT: implementation generate_reports_vivado: 2024-05-04 12:25:04 PDT
INFO: HLS-REPORT: Running report: report_utilization -file ./report/Filter2d_accel_utilization_routed.rpt
INFO: HLS-REPORT: Running report: report_utilization -hierarchical -hierarchical_depth 10 -file ./report/Filter2d_accel_utilization_hierarchical_routed.rpt
INFO: HLS-REPORT: Running report: report_timing_summary -file ./report/Filter2d_accel_timing_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: HLS-REPORT: Running report: report_route_status -file ./report/Filter2d_accel_status_routed.rpt
INFO: HLS-REPORT: Running report: report_timing -max_paths 10 -file ./report/Filter2d_accel_timing_paths_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: HLS-REPORT: Running report: report_design_analysis -file ./report/Filter2d_accel_design_analysis_routed.rpt
INFO: HLS-REPORT: Running report: ::tclapp::xilinx::designutils::report_failfast -detailed_report impl -file ./report/Filter2d_accel_failfast_routed.rpt
 -I- design metrics completed in 1 seconds
 -I- DONT_TOUCH metric completed in 0 seconds
 -I- MARK_DEBUG metric completed in 1 seconds
 -I- utilization metrics completed in 1 seconds
 -I- control set metrics completed in 0 seconds
 -I- methodology check metrics completed in 3 seconds
 -I- average fanout metrics completed in 1 seconds (0 modules)
 -I- non-FD high fanout nets completed in 1 seconds
 -I- path budgeting metrics completed in 27 seconds
 -I- Generated file /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/report/impl.timing_budget_LUT.rpt
 -I- Generated file /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/report/impl.timing_budget_LUT.csv
 -I- Generated interactive report /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/report/impl.timing_budget_LUT.rpx
 -I- Generated file /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/report/impl.timing_budget_Net.rpt
 -I- Generated file /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/report/impl.timing_budget_Net.csv
 -I- Generated interactive report /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/report/impl.timing_budget_Net.rpx
#  +-----------------------------------------------------------------------------------------+
#  | Design Summary                                                                          |
#  | impl_1                                                                                  |
#  | xc7z020clg484-2                                                                         |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Criteria                                                  | Guideline | Actual | Status |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | LUT                                                       | 70%       | 11.64% | OK     |
#  | FD                                                        | 50%       | 8.57%  | OK     |
#  | LUTRAM+SRL                                                | 25%       | 3.44%  | OK     |
#  | MUXF7                                                     | 15%       | 0.13%  | OK     |
#  | DSP                                                       | 80%       | 6.82%  | OK     |
#  | RAMB/FIFO                                                 | 80%       | 2.86%  | OK     |
#  | DSP+RAMB+URAM (Avg)                                       | 70%       | 4.84%  | OK     |
#  | BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
#  | DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
#  | MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
#  | Control Sets                                              | 998       | 293    | OK     |
#  | Average Fanout for modules > 100k cells                   | 4         | 2.83   | OK     |
#  | Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
#  | Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
#  | TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
#  | TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
#  | TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
#  | TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Number of paths above max LUT budgeting (0.500ns)         | 0         | 69     | REVIEW |
#  | Number of paths above max Net budgeting (0.350ns)         | 0         | 98     | REVIEW |
#  +-----------------------------------------------------------+-----------+--------+--------+
 -I- Generated file /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/report/Filter2d_accel_failfast_routed.rpt
 -I- Number of criteria to review: 2
 -I- This report should be run before placing the design and uses conservative guidelines beyond which runtime and timing closure will likely be more challenging
 -I- report_failfast completed in 35 seconds
TIMESTAMP: HLS-REPORT: implementation gen_data_dict_vivado: 2024-05-04 12:25:47 PDT
TIMESTAMP: HLS-REPORT: impl extract_util_hier: 2024-05-04 12:25:47 PDT
TIMESTAMP: HLS-REPORT: impl get_cell_hier_data: 2024-05-04 12:25:48 PDT
TIMESTAMP: HLS-REPORT: impl get_timing_paths: 2024-05-04 12:25:48 PDT
TIMESTAMP: HLS-REPORT: impl process timing paths: 2024-05-04 12:25:48 PDT
TIMESTAMP: HLS-REPORT: impl get_all_vv_rpt_files: 2024-05-04 12:25:48 PDT
TIMESTAMP: HLS-REPORT: implementation write_reports_vivado: 2024-05-04 12:25:48 PDT
HLS EXTRACTION: impl area_totals:  13300 53200 106400 220 280 0 0
HLS EXTRACTION: impl area_current: 2836 6193 9123 15 8 0 599 0 0 0
HLS EXTRACTION: impl resources_dict: AVAIL_SLICE 13300 SLICE 2836 AVAIL_LUT 53200 LUT 6193 AVAIL_FF 106400 FF 9123 AVAIL_DSP 220 DSP 15 AVAIL_BRAM 280 BRAM 8 AVAIL_URAM 0 URAM 0 LATCH 0 SRL 599 AVAIL_CLB 0 CLB 0
INFO: HLS-REPORT: generated /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/verilog/report/vivado_impl.xml
INFO: HLS-REPORT: generated /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/impl/report/verilog/Filter2d_accel_export.rpt


Implementation tool: Xilinx Vivado v.2023.2
Project:             customconv_ked.prj
Solution:            sol1
Device target:       xc7z020-clg484-2
Report date:         Sat May 04 12:25:48 PDT 2024

#=== Post-Implementation Resource usage ===
SLICE:         2836
LUT:           6193
FF:            9123
DSP:             15
BRAM:             8
URAM:             0
LATCH:            0
SRL:            599
CLB:              0

#=== Final timing ===
CP required:                     3.300
CP achieved post-synthesis:      5.694
CP achieved post-implementation: 4.739
Timing not met

TIMESTAMP: HLS-REPORT: implementation end: 2024-05-04 12:25:48 PDT
INFO: HLS-REPORT: impl run complete: worst setup slack (WNS)=-1.439048, worst hold slack (WHS)=0.040639, total pulse width slack(TPWS)=0.000000, number of unrouted nets=0
Vivado implementation timing failed: WNS (-1.439048) is less than 0
# hls_vivado_reports_finalize $report_options
TIMESTAMP: HLS-REPORT: all reports complete: 2024-05-04 12:25:48 PDT
INFO: [Common 17-206] Exiting Vivado at Sat May  4 12:25:48 2024...
