
Nucleo Flight Software.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e5c4  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000770  0800e798  0800e798  0000f798  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ef08  0800ef08  0001021c  2**0
                  CONTENTS
  4 .ARM          00000008  0800ef08  0800ef08  0000ff08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ef10  0800ef10  0001021c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ef10  0800ef10  0000ff10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800ef14  0800ef14  0000ff14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000021c  20000000  0800ef18  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000009bc  2000021c  0800f134  0001021c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000bd8  0800f134  00010bd8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0001021c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00016590  00000000  00000000  0001024c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003468  00000000  00000000  000267dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001238  00000000  00000000  00029c48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000e31  00000000  00000000  0002ae80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00004a25  00000000  00000000  0002bcb1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00019efb  00000000  00000000  000306d6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c8c34  00000000  00000000  0004a5d1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00113205  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006748  00000000  00000000  00113248  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007b  00000000  00000000  00119990  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	2000021c 	.word	0x2000021c
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800e77c 	.word	0x0800e77c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000220 	.word	0x20000220
 800020c:	0800e77c 	.word	0x0800e77c

08000210 <strcmp>:
 8000210:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000214:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000218:	2a01      	cmp	r2, #1
 800021a:	bf28      	it	cs
 800021c:	429a      	cmpcs	r2, r3
 800021e:	d0f7      	beq.n	8000210 <strcmp>
 8000220:	1ad0      	subs	r0, r2, r3
 8000222:	4770      	bx	lr
	...

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <strlen>:
 80002d0:	4603      	mov	r3, r0
 80002d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002d6:	2a00      	cmp	r2, #0
 80002d8:	d1fb      	bne.n	80002d2 <strlen+0x2>
 80002da:	1a18      	subs	r0, r3, r0
 80002dc:	3801      	subs	r0, #1
 80002de:	4770      	bx	lr

080002e0 <__aeabi_drsub>:
 80002e0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002e4:	e002      	b.n	80002ec <__adddf3>
 80002e6:	bf00      	nop

080002e8 <__aeabi_dsub>:
 80002e8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002ec <__adddf3>:
 80002ec:	b530      	push	{r4, r5, lr}
 80002ee:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002f2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002f6:	ea94 0f05 	teq	r4, r5
 80002fa:	bf08      	it	eq
 80002fc:	ea90 0f02 	teqeq	r0, r2
 8000300:	bf1f      	itttt	ne
 8000302:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000306:	ea55 0c02 	orrsne.w	ip, r5, r2
 800030a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800030e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000312:	f000 80e2 	beq.w	80004da <__adddf3+0x1ee>
 8000316:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800031a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800031e:	bfb8      	it	lt
 8000320:	426d      	neglt	r5, r5
 8000322:	dd0c      	ble.n	800033e <__adddf3+0x52>
 8000324:	442c      	add	r4, r5
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	ea82 0000 	eor.w	r0, r2, r0
 8000332:	ea83 0101 	eor.w	r1, r3, r1
 8000336:	ea80 0202 	eor.w	r2, r0, r2
 800033a:	ea81 0303 	eor.w	r3, r1, r3
 800033e:	2d36      	cmp	r5, #54	@ 0x36
 8000340:	bf88      	it	hi
 8000342:	bd30      	pophi	{r4, r5, pc}
 8000344:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000348:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800034c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000350:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000354:	d002      	beq.n	800035c <__adddf3+0x70>
 8000356:	4240      	negs	r0, r0
 8000358:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800035c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000360:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000364:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000368:	d002      	beq.n	8000370 <__adddf3+0x84>
 800036a:	4252      	negs	r2, r2
 800036c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000370:	ea94 0f05 	teq	r4, r5
 8000374:	f000 80a7 	beq.w	80004c6 <__adddf3+0x1da>
 8000378:	f1a4 0401 	sub.w	r4, r4, #1
 800037c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000380:	db0d      	blt.n	800039e <__adddf3+0xb2>
 8000382:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000386:	fa22 f205 	lsr.w	r2, r2, r5
 800038a:	1880      	adds	r0, r0, r2
 800038c:	f141 0100 	adc.w	r1, r1, #0
 8000390:	fa03 f20e 	lsl.w	r2, r3, lr
 8000394:	1880      	adds	r0, r0, r2
 8000396:	fa43 f305 	asr.w	r3, r3, r5
 800039a:	4159      	adcs	r1, r3
 800039c:	e00e      	b.n	80003bc <__adddf3+0xd0>
 800039e:	f1a5 0520 	sub.w	r5, r5, #32
 80003a2:	f10e 0e20 	add.w	lr, lr, #32
 80003a6:	2a01      	cmp	r2, #1
 80003a8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003ac:	bf28      	it	cs
 80003ae:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003b2:	fa43 f305 	asr.w	r3, r3, r5
 80003b6:	18c0      	adds	r0, r0, r3
 80003b8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003bc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003c0:	d507      	bpl.n	80003d2 <__adddf3+0xe6>
 80003c2:	f04f 0e00 	mov.w	lr, #0
 80003c6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ca:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ce:	eb6e 0101 	sbc.w	r1, lr, r1
 80003d2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003d6:	d31b      	bcc.n	8000410 <__adddf3+0x124>
 80003d8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003dc:	d30c      	bcc.n	80003f8 <__adddf3+0x10c>
 80003de:	0849      	lsrs	r1, r1, #1
 80003e0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003e4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003e8:	f104 0401 	add.w	r4, r4, #1
 80003ec:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003f0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003f4:	f080 809a 	bcs.w	800052c <__adddf3+0x240>
 80003f8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003fc:	bf08      	it	eq
 80003fe:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000402:	f150 0000 	adcs.w	r0, r0, #0
 8000406:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800040a:	ea41 0105 	orr.w	r1, r1, r5
 800040e:	bd30      	pop	{r4, r5, pc}
 8000410:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000414:	4140      	adcs	r0, r0
 8000416:	eb41 0101 	adc.w	r1, r1, r1
 800041a:	3c01      	subs	r4, #1
 800041c:	bf28      	it	cs
 800041e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000422:	d2e9      	bcs.n	80003f8 <__adddf3+0x10c>
 8000424:	f091 0f00 	teq	r1, #0
 8000428:	bf04      	itt	eq
 800042a:	4601      	moveq	r1, r0
 800042c:	2000      	moveq	r0, #0
 800042e:	fab1 f381 	clz	r3, r1
 8000432:	bf08      	it	eq
 8000434:	3320      	addeq	r3, #32
 8000436:	f1a3 030b 	sub.w	r3, r3, #11
 800043a:	f1b3 0220 	subs.w	r2, r3, #32
 800043e:	da0c      	bge.n	800045a <__adddf3+0x16e>
 8000440:	320c      	adds	r2, #12
 8000442:	dd08      	ble.n	8000456 <__adddf3+0x16a>
 8000444:	f102 0c14 	add.w	ip, r2, #20
 8000448:	f1c2 020c 	rsb	r2, r2, #12
 800044c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000450:	fa21 f102 	lsr.w	r1, r1, r2
 8000454:	e00c      	b.n	8000470 <__adddf3+0x184>
 8000456:	f102 0214 	add.w	r2, r2, #20
 800045a:	bfd8      	it	le
 800045c:	f1c2 0c20 	rsble	ip, r2, #32
 8000460:	fa01 f102 	lsl.w	r1, r1, r2
 8000464:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000468:	bfdc      	itt	le
 800046a:	ea41 010c 	orrle.w	r1, r1, ip
 800046e:	4090      	lslle	r0, r2
 8000470:	1ae4      	subs	r4, r4, r3
 8000472:	bfa2      	ittt	ge
 8000474:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000478:	4329      	orrge	r1, r5
 800047a:	bd30      	popge	{r4, r5, pc}
 800047c:	ea6f 0404 	mvn.w	r4, r4
 8000480:	3c1f      	subs	r4, #31
 8000482:	da1c      	bge.n	80004be <__adddf3+0x1d2>
 8000484:	340c      	adds	r4, #12
 8000486:	dc0e      	bgt.n	80004a6 <__adddf3+0x1ba>
 8000488:	f104 0414 	add.w	r4, r4, #20
 800048c:	f1c4 0220 	rsb	r2, r4, #32
 8000490:	fa20 f004 	lsr.w	r0, r0, r4
 8000494:	fa01 f302 	lsl.w	r3, r1, r2
 8000498:	ea40 0003 	orr.w	r0, r0, r3
 800049c:	fa21 f304 	lsr.w	r3, r1, r4
 80004a0:	ea45 0103 	orr.w	r1, r5, r3
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f1c4 040c 	rsb	r4, r4, #12
 80004aa:	f1c4 0220 	rsb	r2, r4, #32
 80004ae:	fa20 f002 	lsr.w	r0, r0, r2
 80004b2:	fa01 f304 	lsl.w	r3, r1, r4
 80004b6:	ea40 0003 	orr.w	r0, r0, r3
 80004ba:	4629      	mov	r1, r5
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	fa21 f004 	lsr.w	r0, r1, r4
 80004c2:	4629      	mov	r1, r5
 80004c4:	bd30      	pop	{r4, r5, pc}
 80004c6:	f094 0f00 	teq	r4, #0
 80004ca:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ce:	bf06      	itte	eq
 80004d0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004d4:	3401      	addeq	r4, #1
 80004d6:	3d01      	subne	r5, #1
 80004d8:	e74e      	b.n	8000378 <__adddf3+0x8c>
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf18      	it	ne
 80004e0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004e4:	d029      	beq.n	800053a <__adddf3+0x24e>
 80004e6:	ea94 0f05 	teq	r4, r5
 80004ea:	bf08      	it	eq
 80004ec:	ea90 0f02 	teqeq	r0, r2
 80004f0:	d005      	beq.n	80004fe <__adddf3+0x212>
 80004f2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004f6:	bf04      	itt	eq
 80004f8:	4619      	moveq	r1, r3
 80004fa:	4610      	moveq	r0, r2
 80004fc:	bd30      	pop	{r4, r5, pc}
 80004fe:	ea91 0f03 	teq	r1, r3
 8000502:	bf1e      	ittt	ne
 8000504:	2100      	movne	r1, #0
 8000506:	2000      	movne	r0, #0
 8000508:	bd30      	popne	{r4, r5, pc}
 800050a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800050e:	d105      	bne.n	800051c <__adddf3+0x230>
 8000510:	0040      	lsls	r0, r0, #1
 8000512:	4149      	adcs	r1, r1
 8000514:	bf28      	it	cs
 8000516:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800051a:	bd30      	pop	{r4, r5, pc}
 800051c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000520:	bf3c      	itt	cc
 8000522:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000526:	bd30      	popcc	{r4, r5, pc}
 8000528:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800052c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000530:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000534:	f04f 0000 	mov.w	r0, #0
 8000538:	bd30      	pop	{r4, r5, pc}
 800053a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800053e:	bf1a      	itte	ne
 8000540:	4619      	movne	r1, r3
 8000542:	4610      	movne	r0, r2
 8000544:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000548:	bf1c      	itt	ne
 800054a:	460b      	movne	r3, r1
 800054c:	4602      	movne	r2, r0
 800054e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000552:	bf06      	itte	eq
 8000554:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000558:	ea91 0f03 	teqeq	r1, r3
 800055c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000560:	bd30      	pop	{r4, r5, pc}
 8000562:	bf00      	nop

08000564 <__aeabi_ui2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f04f 0500 	mov.w	r5, #0
 800057c:	f04f 0100 	mov.w	r1, #0
 8000580:	e750      	b.n	8000424 <__adddf3+0x138>
 8000582:	bf00      	nop

08000584 <__aeabi_i2d>:
 8000584:	f090 0f00 	teq	r0, #0
 8000588:	bf04      	itt	eq
 800058a:	2100      	moveq	r1, #0
 800058c:	4770      	bxeq	lr
 800058e:	b530      	push	{r4, r5, lr}
 8000590:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000594:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000598:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800059c:	bf48      	it	mi
 800059e:	4240      	negmi	r0, r0
 80005a0:	f04f 0100 	mov.w	r1, #0
 80005a4:	e73e      	b.n	8000424 <__adddf3+0x138>
 80005a6:	bf00      	nop

080005a8 <__aeabi_f2d>:
 80005a8:	0042      	lsls	r2, r0, #1
 80005aa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005ae:	ea4f 0131 	mov.w	r1, r1, rrx
 80005b2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005b6:	bf1f      	itttt	ne
 80005b8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005bc:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005c0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005c4:	4770      	bxne	lr
 80005c6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ca:	bf08      	it	eq
 80005cc:	4770      	bxeq	lr
 80005ce:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005d2:	bf04      	itt	eq
 80005d4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005d8:	4770      	bxeq	lr
 80005da:	b530      	push	{r4, r5, lr}
 80005dc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005e0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005e4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005e8:	e71c      	b.n	8000424 <__adddf3+0x138>
 80005ea:	bf00      	nop

080005ec <__aeabi_ul2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f04f 0500 	mov.w	r5, #0
 80005fa:	e00a      	b.n	8000612 <__aeabi_l2d+0x16>

080005fc <__aeabi_l2d>:
 80005fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000600:	bf08      	it	eq
 8000602:	4770      	bxeq	lr
 8000604:	b530      	push	{r4, r5, lr}
 8000606:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800060a:	d502      	bpl.n	8000612 <__aeabi_l2d+0x16>
 800060c:	4240      	negs	r0, r0
 800060e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000612:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000616:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800061a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800061e:	f43f aed8 	beq.w	80003d2 <__adddf3+0xe6>
 8000622:	f04f 0203 	mov.w	r2, #3
 8000626:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800062a:	bf18      	it	ne
 800062c:	3203      	addne	r2, #3
 800062e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000632:	bf18      	it	ne
 8000634:	3203      	addne	r2, #3
 8000636:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800063a:	f1c2 0320 	rsb	r3, r2, #32
 800063e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000642:	fa20 f002 	lsr.w	r0, r0, r2
 8000646:	fa01 fe03 	lsl.w	lr, r1, r3
 800064a:	ea40 000e 	orr.w	r0, r0, lr
 800064e:	fa21 f102 	lsr.w	r1, r1, r2
 8000652:	4414      	add	r4, r2
 8000654:	e6bd      	b.n	80003d2 <__adddf3+0xe6>
 8000656:	bf00      	nop

08000658 <__aeabi_dmul>:
 8000658:	b570      	push	{r4, r5, r6, lr}
 800065a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800065e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000662:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000666:	bf1d      	ittte	ne
 8000668:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800066c:	ea94 0f0c 	teqne	r4, ip
 8000670:	ea95 0f0c 	teqne	r5, ip
 8000674:	f000 f8de 	bleq	8000834 <__aeabi_dmul+0x1dc>
 8000678:	442c      	add	r4, r5
 800067a:	ea81 0603 	eor.w	r6, r1, r3
 800067e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000682:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000686:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800068a:	bf18      	it	ne
 800068c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000690:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000694:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000698:	d038      	beq.n	800070c <__aeabi_dmul+0xb4>
 800069a:	fba0 ce02 	umull	ip, lr, r0, r2
 800069e:	f04f 0500 	mov.w	r5, #0
 80006a2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80006a6:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80006aa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80006ae:	f04f 0600 	mov.w	r6, #0
 80006b2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006b6:	f09c 0f00 	teq	ip, #0
 80006ba:	bf18      	it	ne
 80006bc:	f04e 0e01 	orrne.w	lr, lr, #1
 80006c0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006c4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006c8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006cc:	d204      	bcs.n	80006d8 <__aeabi_dmul+0x80>
 80006ce:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006d2:	416d      	adcs	r5, r5
 80006d4:	eb46 0606 	adc.w	r6, r6, r6
 80006d8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006dc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006e0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006e4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006e8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ec:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006f0:	bf88      	it	hi
 80006f2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006f6:	d81e      	bhi.n	8000736 <__aeabi_dmul+0xde>
 80006f8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006fc:	bf08      	it	eq
 80006fe:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000702:	f150 0000 	adcs.w	r0, r0, #0
 8000706:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800070a:	bd70      	pop	{r4, r5, r6, pc}
 800070c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000710:	ea46 0101 	orr.w	r1, r6, r1
 8000714:	ea40 0002 	orr.w	r0, r0, r2
 8000718:	ea81 0103 	eor.w	r1, r1, r3
 800071c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000720:	bfc2      	ittt	gt
 8000722:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000726:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800072a:	bd70      	popgt	{r4, r5, r6, pc}
 800072c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000730:	f04f 0e00 	mov.w	lr, #0
 8000734:	3c01      	subs	r4, #1
 8000736:	f300 80ab 	bgt.w	8000890 <__aeabi_dmul+0x238>
 800073a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800073e:	bfde      	ittt	le
 8000740:	2000      	movle	r0, #0
 8000742:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000746:	bd70      	pople	{r4, r5, r6, pc}
 8000748:	f1c4 0400 	rsb	r4, r4, #0
 800074c:	3c20      	subs	r4, #32
 800074e:	da35      	bge.n	80007bc <__aeabi_dmul+0x164>
 8000750:	340c      	adds	r4, #12
 8000752:	dc1b      	bgt.n	800078c <__aeabi_dmul+0x134>
 8000754:	f104 0414 	add.w	r4, r4, #20
 8000758:	f1c4 0520 	rsb	r5, r4, #32
 800075c:	fa00 f305 	lsl.w	r3, r0, r5
 8000760:	fa20 f004 	lsr.w	r0, r0, r4
 8000764:	fa01 f205 	lsl.w	r2, r1, r5
 8000768:	ea40 0002 	orr.w	r0, r0, r2
 800076c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000770:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000774:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000778:	fa21 f604 	lsr.w	r6, r1, r4
 800077c:	eb42 0106 	adc.w	r1, r2, r6
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 040c 	rsb	r4, r4, #12
 8000790:	f1c4 0520 	rsb	r5, r4, #32
 8000794:	fa00 f304 	lsl.w	r3, r0, r4
 8000798:	fa20 f005 	lsr.w	r0, r0, r5
 800079c:	fa01 f204 	lsl.w	r2, r1, r4
 80007a0:	ea40 0002 	orr.w	r0, r0, r2
 80007a4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007a8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007ac:	f141 0100 	adc.w	r1, r1, #0
 80007b0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007b4:	bf08      	it	eq
 80007b6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ba:	bd70      	pop	{r4, r5, r6, pc}
 80007bc:	f1c4 0520 	rsb	r5, r4, #32
 80007c0:	fa00 f205 	lsl.w	r2, r0, r5
 80007c4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007c8:	fa20 f304 	lsr.w	r3, r0, r4
 80007cc:	fa01 f205 	lsl.w	r2, r1, r5
 80007d0:	ea43 0302 	orr.w	r3, r3, r2
 80007d4:	fa21 f004 	lsr.w	r0, r1, r4
 80007d8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007dc:	fa21 f204 	lsr.w	r2, r1, r4
 80007e0:	ea20 0002 	bic.w	r0, r0, r2
 80007e4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ec:	bf08      	it	eq
 80007ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007f2:	bd70      	pop	{r4, r5, r6, pc}
 80007f4:	f094 0f00 	teq	r4, #0
 80007f8:	d10f      	bne.n	800081a <__aeabi_dmul+0x1c2>
 80007fa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007fe:	0040      	lsls	r0, r0, #1
 8000800:	eb41 0101 	adc.w	r1, r1, r1
 8000804:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3c01      	subeq	r4, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1a6>
 800080e:	ea41 0106 	orr.w	r1, r1, r6
 8000812:	f095 0f00 	teq	r5, #0
 8000816:	bf18      	it	ne
 8000818:	4770      	bxne	lr
 800081a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800081e:	0052      	lsls	r2, r2, #1
 8000820:	eb43 0303 	adc.w	r3, r3, r3
 8000824:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000828:	bf08      	it	eq
 800082a:	3d01      	subeq	r5, #1
 800082c:	d0f7      	beq.n	800081e <__aeabi_dmul+0x1c6>
 800082e:	ea43 0306 	orr.w	r3, r3, r6
 8000832:	4770      	bx	lr
 8000834:	ea94 0f0c 	teq	r4, ip
 8000838:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800083c:	bf18      	it	ne
 800083e:	ea95 0f0c 	teqne	r5, ip
 8000842:	d00c      	beq.n	800085e <__aeabi_dmul+0x206>
 8000844:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000848:	bf18      	it	ne
 800084a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084e:	d1d1      	bne.n	80007f4 <__aeabi_dmul+0x19c>
 8000850:	ea81 0103 	eor.w	r1, r1, r3
 8000854:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000858:	f04f 0000 	mov.w	r0, #0
 800085c:	bd70      	pop	{r4, r5, r6, pc}
 800085e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000862:	bf06      	itte	eq
 8000864:	4610      	moveq	r0, r2
 8000866:	4619      	moveq	r1, r3
 8000868:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800086c:	d019      	beq.n	80008a2 <__aeabi_dmul+0x24a>
 800086e:	ea94 0f0c 	teq	r4, ip
 8000872:	d102      	bne.n	800087a <__aeabi_dmul+0x222>
 8000874:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000878:	d113      	bne.n	80008a2 <__aeabi_dmul+0x24a>
 800087a:	ea95 0f0c 	teq	r5, ip
 800087e:	d105      	bne.n	800088c <__aeabi_dmul+0x234>
 8000880:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000884:	bf1c      	itt	ne
 8000886:	4610      	movne	r0, r2
 8000888:	4619      	movne	r1, r3
 800088a:	d10a      	bne.n	80008a2 <__aeabi_dmul+0x24a>
 800088c:	ea81 0103 	eor.w	r1, r1, r3
 8000890:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000894:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000898:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800089c:	f04f 0000 	mov.w	r0, #0
 80008a0:	bd70      	pop	{r4, r5, r6, pc}
 80008a2:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80008a6:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80008aa:	bd70      	pop	{r4, r5, r6, pc}

080008ac <__aeabi_ddiv>:
 80008ac:	b570      	push	{r4, r5, r6, lr}
 80008ae:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008b2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008b6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008ba:	bf1d      	ittte	ne
 80008bc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008c0:	ea94 0f0c 	teqne	r4, ip
 80008c4:	ea95 0f0c 	teqne	r5, ip
 80008c8:	f000 f8a7 	bleq	8000a1a <__aeabi_ddiv+0x16e>
 80008cc:	eba4 0405 	sub.w	r4, r4, r5
 80008d0:	ea81 0e03 	eor.w	lr, r1, r3
 80008d4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008dc:	f000 8088 	beq.w	80009f0 <__aeabi_ddiv+0x144>
 80008e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008e4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008e8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ec:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008f0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008f4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008f8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008fc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000900:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000904:	429d      	cmp	r5, r3
 8000906:	bf08      	it	eq
 8000908:	4296      	cmpeq	r6, r2
 800090a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800090e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000912:	d202      	bcs.n	800091a <__aeabi_ddiv+0x6e>
 8000914:	085b      	lsrs	r3, r3, #1
 8000916:	ea4f 0232 	mov.w	r2, r2, rrx
 800091a:	1ab6      	subs	r6, r6, r2
 800091c:	eb65 0503 	sbc.w	r5, r5, r3
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800092a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000958:	085b      	lsrs	r3, r3, #1
 800095a:	ea4f 0232 	mov.w	r2, r2, rrx
 800095e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000962:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000966:	bf22      	ittt	cs
 8000968:	1ab6      	subcs	r6, r6, r2
 800096a:	4675      	movcs	r5, lr
 800096c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000970:	085b      	lsrs	r3, r3, #1
 8000972:	ea4f 0232 	mov.w	r2, r2, rrx
 8000976:	ebb6 0e02 	subs.w	lr, r6, r2
 800097a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800097e:	bf22      	ittt	cs
 8000980:	1ab6      	subcs	r6, r6, r2
 8000982:	4675      	movcs	r5, lr
 8000984:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000988:	ea55 0e06 	orrs.w	lr, r5, r6
 800098c:	d018      	beq.n	80009c0 <__aeabi_ddiv+0x114>
 800098e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000992:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000996:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800099a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800099e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80009a2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80009a6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80009aa:	d1c0      	bne.n	800092e <__aeabi_ddiv+0x82>
 80009ac:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b0:	d10b      	bne.n	80009ca <__aeabi_ddiv+0x11e>
 80009b2:	ea41 0100 	orr.w	r1, r1, r0
 80009b6:	f04f 0000 	mov.w	r0, #0
 80009ba:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009be:	e7b6      	b.n	800092e <__aeabi_ddiv+0x82>
 80009c0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009c4:	bf04      	itt	eq
 80009c6:	4301      	orreq	r1, r0
 80009c8:	2000      	moveq	r0, #0
 80009ca:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ce:	bf88      	it	hi
 80009d0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009d4:	f63f aeaf 	bhi.w	8000736 <__aeabi_dmul+0xde>
 80009d8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009dc:	bf04      	itt	eq
 80009de:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009e2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009e6:	f150 0000 	adcs.w	r0, r0, #0
 80009ea:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ee:	bd70      	pop	{r4, r5, r6, pc}
 80009f0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009f4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009f8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009fc:	bfc2      	ittt	gt
 80009fe:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000a02:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000a06:	bd70      	popgt	{r4, r5, r6, pc}
 8000a08:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a0c:	f04f 0e00 	mov.w	lr, #0
 8000a10:	3c01      	subs	r4, #1
 8000a12:	e690      	b.n	8000736 <__aeabi_dmul+0xde>
 8000a14:	ea45 0e06 	orr.w	lr, r5, r6
 8000a18:	e68d      	b.n	8000736 <__aeabi_dmul+0xde>
 8000a1a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a1e:	ea94 0f0c 	teq	r4, ip
 8000a22:	bf08      	it	eq
 8000a24:	ea95 0f0c 	teqeq	r5, ip
 8000a28:	f43f af3b 	beq.w	80008a2 <__aeabi_dmul+0x24a>
 8000a2c:	ea94 0f0c 	teq	r4, ip
 8000a30:	d10a      	bne.n	8000a48 <__aeabi_ddiv+0x19c>
 8000a32:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a36:	f47f af34 	bne.w	80008a2 <__aeabi_dmul+0x24a>
 8000a3a:	ea95 0f0c 	teq	r5, ip
 8000a3e:	f47f af25 	bne.w	800088c <__aeabi_dmul+0x234>
 8000a42:	4610      	mov	r0, r2
 8000a44:	4619      	mov	r1, r3
 8000a46:	e72c      	b.n	80008a2 <__aeabi_dmul+0x24a>
 8000a48:	ea95 0f0c 	teq	r5, ip
 8000a4c:	d106      	bne.n	8000a5c <__aeabi_ddiv+0x1b0>
 8000a4e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a52:	f43f aefd 	beq.w	8000850 <__aeabi_dmul+0x1f8>
 8000a56:	4610      	mov	r0, r2
 8000a58:	4619      	mov	r1, r3
 8000a5a:	e722      	b.n	80008a2 <__aeabi_dmul+0x24a>
 8000a5c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a66:	f47f aec5 	bne.w	80007f4 <__aeabi_dmul+0x19c>
 8000a6a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a6e:	f47f af0d 	bne.w	800088c <__aeabi_dmul+0x234>
 8000a72:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a76:	f47f aeeb 	bne.w	8000850 <__aeabi_dmul+0x1f8>
 8000a7a:	e712      	b.n	80008a2 <__aeabi_dmul+0x24a>

08000a7c <__gedf2>:
 8000a7c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a80:	e006      	b.n	8000a90 <__cmpdf2+0x4>
 8000a82:	bf00      	nop

08000a84 <__ledf2>:
 8000a84:	f04f 0c01 	mov.w	ip, #1
 8000a88:	e002      	b.n	8000a90 <__cmpdf2+0x4>
 8000a8a:	bf00      	nop

08000a8c <__cmpdf2>:
 8000a8c:	f04f 0c01 	mov.w	ip, #1
 8000a90:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a94:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a9c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa0:	bf18      	it	ne
 8000aa2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000aa6:	d01b      	beq.n	8000ae0 <__cmpdf2+0x54>
 8000aa8:	b001      	add	sp, #4
 8000aaa:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000aae:	bf0c      	ite	eq
 8000ab0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000ab4:	ea91 0f03 	teqne	r1, r3
 8000ab8:	bf02      	ittt	eq
 8000aba:	ea90 0f02 	teqeq	r0, r2
 8000abe:	2000      	moveq	r0, #0
 8000ac0:	4770      	bxeq	lr
 8000ac2:	f110 0f00 	cmn.w	r0, #0
 8000ac6:	ea91 0f03 	teq	r1, r3
 8000aca:	bf58      	it	pl
 8000acc:	4299      	cmppl	r1, r3
 8000ace:	bf08      	it	eq
 8000ad0:	4290      	cmpeq	r0, r2
 8000ad2:	bf2c      	ite	cs
 8000ad4:	17d8      	asrcs	r0, r3, #31
 8000ad6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000ada:	f040 0001 	orr.w	r0, r0, #1
 8000ade:	4770      	bx	lr
 8000ae0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d102      	bne.n	8000af0 <__cmpdf2+0x64>
 8000aea:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aee:	d107      	bne.n	8000b00 <__cmpdf2+0x74>
 8000af0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af8:	d1d6      	bne.n	8000aa8 <__cmpdf2+0x1c>
 8000afa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000afe:	d0d3      	beq.n	8000aa8 <__cmpdf2+0x1c>
 8000b00:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000b04:	4770      	bx	lr
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdrcmple>:
 8000b08:	4684      	mov	ip, r0
 8000b0a:	4610      	mov	r0, r2
 8000b0c:	4662      	mov	r2, ip
 8000b0e:	468c      	mov	ip, r1
 8000b10:	4619      	mov	r1, r3
 8000b12:	4663      	mov	r3, ip
 8000b14:	e000      	b.n	8000b18 <__aeabi_cdcmpeq>
 8000b16:	bf00      	nop

08000b18 <__aeabi_cdcmpeq>:
 8000b18:	b501      	push	{r0, lr}
 8000b1a:	f7ff ffb7 	bl	8000a8c <__cmpdf2>
 8000b1e:	2800      	cmp	r0, #0
 8000b20:	bf48      	it	mi
 8000b22:	f110 0f00 	cmnmi.w	r0, #0
 8000b26:	bd01      	pop	{r0, pc}

08000b28 <__aeabi_dcmpeq>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff fff4 	bl	8000b18 <__aeabi_cdcmpeq>
 8000b30:	bf0c      	ite	eq
 8000b32:	2001      	moveq	r0, #1
 8000b34:	2000      	movne	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmplt>:
 8000b3c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b40:	f7ff ffea 	bl	8000b18 <__aeabi_cdcmpeq>
 8000b44:	bf34      	ite	cc
 8000b46:	2001      	movcc	r0, #1
 8000b48:	2000      	movcs	r0, #0
 8000b4a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4e:	bf00      	nop

08000b50 <__aeabi_dcmple>:
 8000b50:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b54:	f7ff ffe0 	bl	8000b18 <__aeabi_cdcmpeq>
 8000b58:	bf94      	ite	ls
 8000b5a:	2001      	movls	r0, #1
 8000b5c:	2000      	movhi	r0, #0
 8000b5e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b62:	bf00      	nop

08000b64 <__aeabi_dcmpge>:
 8000b64:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b68:	f7ff ffce 	bl	8000b08 <__aeabi_cdrcmple>
 8000b6c:	bf94      	ite	ls
 8000b6e:	2001      	movls	r0, #1
 8000b70:	2000      	movhi	r0, #0
 8000b72:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b76:	bf00      	nop

08000b78 <__aeabi_dcmpgt>:
 8000b78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b7c:	f7ff ffc4 	bl	8000b08 <__aeabi_cdrcmple>
 8000b80:	bf34      	ite	cc
 8000b82:	2001      	movcc	r0, #1
 8000b84:	2000      	movcs	r0, #0
 8000b86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b8a:	bf00      	nop

08000b8c <__aeabi_dcmpun>:
 8000b8c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x10>
 8000b96:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b9a:	d10a      	bne.n	8000bb2 <__aeabi_dcmpun+0x26>
 8000b9c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ba0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ba4:	d102      	bne.n	8000bac <__aeabi_dcmpun+0x20>
 8000ba6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000baa:	d102      	bne.n	8000bb2 <__aeabi_dcmpun+0x26>
 8000bac:	f04f 0000 	mov.w	r0, #0
 8000bb0:	4770      	bx	lr
 8000bb2:	f04f 0001 	mov.w	r0, #1
 8000bb6:	4770      	bx	lr

08000bb8 <__aeabi_d2iz>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bc0:	d215      	bcs.n	8000bee <__aeabi_d2iz+0x36>
 8000bc2:	d511      	bpl.n	8000be8 <__aeabi_d2iz+0x30>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d912      	bls.n	8000bf4 <__aeabi_d2iz+0x3c>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bde:	fa23 f002 	lsr.w	r0, r3, r2
 8000be2:	bf18      	it	ne
 8000be4:	4240      	negne	r0, r0
 8000be6:	4770      	bx	lr
 8000be8:	f04f 0000 	mov.w	r0, #0
 8000bec:	4770      	bx	lr
 8000bee:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bf2:	d105      	bne.n	8000c00 <__aeabi_d2iz+0x48>
 8000bf4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bf8:	bf08      	it	eq
 8000bfa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bfe:	4770      	bx	lr
 8000c00:	f04f 0000 	mov.w	r0, #0
 8000c04:	4770      	bx	lr
 8000c06:	bf00      	nop

08000c08 <__aeabi_d2uiz>:
 8000c08:	004a      	lsls	r2, r1, #1
 8000c0a:	d211      	bcs.n	8000c30 <__aeabi_d2uiz+0x28>
 8000c0c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000c10:	d211      	bcs.n	8000c36 <__aeabi_d2uiz+0x2e>
 8000c12:	d50d      	bpl.n	8000c30 <__aeabi_d2uiz+0x28>
 8000c14:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000c18:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c1c:	d40e      	bmi.n	8000c3c <__aeabi_d2uiz+0x34>
 8000c1e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c22:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c26:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c2a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c2e:	4770      	bx	lr
 8000c30:	f04f 0000 	mov.w	r0, #0
 8000c34:	4770      	bx	lr
 8000c36:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c3a:	d102      	bne.n	8000c42 <__aeabi_d2uiz+0x3a>
 8000c3c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c40:	4770      	bx	lr
 8000c42:	f04f 0000 	mov.w	r0, #0
 8000c46:	4770      	bx	lr

08000c48 <__aeabi_d2f>:
 8000c48:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c4c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c50:	bf24      	itt	cs
 8000c52:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c56:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c5a:	d90d      	bls.n	8000c78 <__aeabi_d2f+0x30>
 8000c5c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c60:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c64:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c68:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c6c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c70:	bf08      	it	eq
 8000c72:	f020 0001 	biceq.w	r0, r0, #1
 8000c76:	4770      	bx	lr
 8000c78:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c7c:	d121      	bne.n	8000cc2 <__aeabi_d2f+0x7a>
 8000c7e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c82:	bfbc      	itt	lt
 8000c84:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c88:	4770      	bxlt	lr
 8000c8a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c8e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c92:	f1c2 0218 	rsb	r2, r2, #24
 8000c96:	f1c2 0c20 	rsb	ip, r2, #32
 8000c9a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c9e:	fa20 f002 	lsr.w	r0, r0, r2
 8000ca2:	bf18      	it	ne
 8000ca4:	f040 0001 	orrne.w	r0, r0, #1
 8000ca8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000cac:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000cb0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000cb4:	ea40 000c 	orr.w	r0, r0, ip
 8000cb8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cbc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cc0:	e7cc      	b.n	8000c5c <__aeabi_d2f+0x14>
 8000cc2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cc6:	d107      	bne.n	8000cd8 <__aeabi_d2f+0x90>
 8000cc8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000ccc:	bf1e      	ittt	ne
 8000cce:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cd2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cd6:	4770      	bxne	lr
 8000cd8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000cdc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ce0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ce4:	4770      	bx	lr
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_frsub>:
 8000ce8:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000cec:	e002      	b.n	8000cf4 <__addsf3>
 8000cee:	bf00      	nop

08000cf0 <__aeabi_fsub>:
 8000cf0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000cf4 <__addsf3>:
 8000cf4:	0042      	lsls	r2, r0, #1
 8000cf6:	bf1f      	itttt	ne
 8000cf8:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000cfc:	ea92 0f03 	teqne	r2, r3
 8000d00:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000d04:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000d08:	d06a      	beq.n	8000de0 <__addsf3+0xec>
 8000d0a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000d0e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000d12:	bfc1      	itttt	gt
 8000d14:	18d2      	addgt	r2, r2, r3
 8000d16:	4041      	eorgt	r1, r0
 8000d18:	4048      	eorgt	r0, r1
 8000d1a:	4041      	eorgt	r1, r0
 8000d1c:	bfb8      	it	lt
 8000d1e:	425b      	neglt	r3, r3
 8000d20:	2b19      	cmp	r3, #25
 8000d22:	bf88      	it	hi
 8000d24:	4770      	bxhi	lr
 8000d26:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000d2a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d2e:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000d32:	bf18      	it	ne
 8000d34:	4240      	negne	r0, r0
 8000d36:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000d3a:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000d3e:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000d42:	bf18      	it	ne
 8000d44:	4249      	negne	r1, r1
 8000d46:	ea92 0f03 	teq	r2, r3
 8000d4a:	d03f      	beq.n	8000dcc <__addsf3+0xd8>
 8000d4c:	f1a2 0201 	sub.w	r2, r2, #1
 8000d50:	fa41 fc03 	asr.w	ip, r1, r3
 8000d54:	eb10 000c 	adds.w	r0, r0, ip
 8000d58:	f1c3 0320 	rsb	r3, r3, #32
 8000d5c:	fa01 f103 	lsl.w	r1, r1, r3
 8000d60:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000d64:	d502      	bpl.n	8000d6c <__addsf3+0x78>
 8000d66:	4249      	negs	r1, r1
 8000d68:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000d6c:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000d70:	d313      	bcc.n	8000d9a <__addsf3+0xa6>
 8000d72:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000d76:	d306      	bcc.n	8000d86 <__addsf3+0x92>
 8000d78:	0840      	lsrs	r0, r0, #1
 8000d7a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000d7e:	f102 0201 	add.w	r2, r2, #1
 8000d82:	2afe      	cmp	r2, #254	@ 0xfe
 8000d84:	d251      	bcs.n	8000e2a <__addsf3+0x136>
 8000d86:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000d8a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d8e:	bf08      	it	eq
 8000d90:	f020 0001 	biceq.w	r0, r0, #1
 8000d94:	ea40 0003 	orr.w	r0, r0, r3
 8000d98:	4770      	bx	lr
 8000d9a:	0049      	lsls	r1, r1, #1
 8000d9c:	eb40 0000 	adc.w	r0, r0, r0
 8000da0:	3a01      	subs	r2, #1
 8000da2:	bf28      	it	cs
 8000da4:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000da8:	d2ed      	bcs.n	8000d86 <__addsf3+0x92>
 8000daa:	fab0 fc80 	clz	ip, r0
 8000dae:	f1ac 0c08 	sub.w	ip, ip, #8
 8000db2:	ebb2 020c 	subs.w	r2, r2, ip
 8000db6:	fa00 f00c 	lsl.w	r0, r0, ip
 8000dba:	bfaa      	itet	ge
 8000dbc:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000dc0:	4252      	neglt	r2, r2
 8000dc2:	4318      	orrge	r0, r3
 8000dc4:	bfbc      	itt	lt
 8000dc6:	40d0      	lsrlt	r0, r2
 8000dc8:	4318      	orrlt	r0, r3
 8000dca:	4770      	bx	lr
 8000dcc:	f092 0f00 	teq	r2, #0
 8000dd0:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000dd4:	bf06      	itte	eq
 8000dd6:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000dda:	3201      	addeq	r2, #1
 8000ddc:	3b01      	subne	r3, #1
 8000dde:	e7b5      	b.n	8000d4c <__addsf3+0x58>
 8000de0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000de4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000de8:	bf18      	it	ne
 8000dea:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000dee:	d021      	beq.n	8000e34 <__addsf3+0x140>
 8000df0:	ea92 0f03 	teq	r2, r3
 8000df4:	d004      	beq.n	8000e00 <__addsf3+0x10c>
 8000df6:	f092 0f00 	teq	r2, #0
 8000dfa:	bf08      	it	eq
 8000dfc:	4608      	moveq	r0, r1
 8000dfe:	4770      	bx	lr
 8000e00:	ea90 0f01 	teq	r0, r1
 8000e04:	bf1c      	itt	ne
 8000e06:	2000      	movne	r0, #0
 8000e08:	4770      	bxne	lr
 8000e0a:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000e0e:	d104      	bne.n	8000e1a <__addsf3+0x126>
 8000e10:	0040      	lsls	r0, r0, #1
 8000e12:	bf28      	it	cs
 8000e14:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000e18:	4770      	bx	lr
 8000e1a:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000e1e:	bf3c      	itt	cc
 8000e20:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000e24:	4770      	bxcc	lr
 8000e26:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000e2a:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000e2e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e32:	4770      	bx	lr
 8000e34:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000e38:	bf16      	itet	ne
 8000e3a:	4608      	movne	r0, r1
 8000e3c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000e40:	4601      	movne	r1, r0
 8000e42:	0242      	lsls	r2, r0, #9
 8000e44:	bf06      	itte	eq
 8000e46:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000e4a:	ea90 0f01 	teqeq	r0, r1
 8000e4e:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000e52:	4770      	bx	lr

08000e54 <__aeabi_ui2f>:
 8000e54:	f04f 0300 	mov.w	r3, #0
 8000e58:	e004      	b.n	8000e64 <__aeabi_i2f+0x8>
 8000e5a:	bf00      	nop

08000e5c <__aeabi_i2f>:
 8000e5c:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000e60:	bf48      	it	mi
 8000e62:	4240      	negmi	r0, r0
 8000e64:	ea5f 0c00 	movs.w	ip, r0
 8000e68:	bf08      	it	eq
 8000e6a:	4770      	bxeq	lr
 8000e6c:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000e70:	4601      	mov	r1, r0
 8000e72:	f04f 0000 	mov.w	r0, #0
 8000e76:	e01c      	b.n	8000eb2 <__aeabi_l2f+0x2a>

08000e78 <__aeabi_ul2f>:
 8000e78:	ea50 0201 	orrs.w	r2, r0, r1
 8000e7c:	bf08      	it	eq
 8000e7e:	4770      	bxeq	lr
 8000e80:	f04f 0300 	mov.w	r3, #0
 8000e84:	e00a      	b.n	8000e9c <__aeabi_l2f+0x14>
 8000e86:	bf00      	nop

08000e88 <__aeabi_l2f>:
 8000e88:	ea50 0201 	orrs.w	r2, r0, r1
 8000e8c:	bf08      	it	eq
 8000e8e:	4770      	bxeq	lr
 8000e90:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000e94:	d502      	bpl.n	8000e9c <__aeabi_l2f+0x14>
 8000e96:	4240      	negs	r0, r0
 8000e98:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000e9c:	ea5f 0c01 	movs.w	ip, r1
 8000ea0:	bf02      	ittt	eq
 8000ea2:	4684      	moveq	ip, r0
 8000ea4:	4601      	moveq	r1, r0
 8000ea6:	2000      	moveq	r0, #0
 8000ea8:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000eac:	bf08      	it	eq
 8000eae:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000eb2:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000eb6:	fabc f28c 	clz	r2, ip
 8000eba:	3a08      	subs	r2, #8
 8000ebc:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000ec0:	db10      	blt.n	8000ee4 <__aeabi_l2f+0x5c>
 8000ec2:	fa01 fc02 	lsl.w	ip, r1, r2
 8000ec6:	4463      	add	r3, ip
 8000ec8:	fa00 fc02 	lsl.w	ip, r0, r2
 8000ecc:	f1c2 0220 	rsb	r2, r2, #32
 8000ed0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000ed4:	fa20 f202 	lsr.w	r2, r0, r2
 8000ed8:	eb43 0002 	adc.w	r0, r3, r2
 8000edc:	bf08      	it	eq
 8000ede:	f020 0001 	biceq.w	r0, r0, #1
 8000ee2:	4770      	bx	lr
 8000ee4:	f102 0220 	add.w	r2, r2, #32
 8000ee8:	fa01 fc02 	lsl.w	ip, r1, r2
 8000eec:	f1c2 0220 	rsb	r2, r2, #32
 8000ef0:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000ef4:	fa21 f202 	lsr.w	r2, r1, r2
 8000ef8:	eb43 0002 	adc.w	r0, r3, r2
 8000efc:	bf08      	it	eq
 8000efe:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000f02:	4770      	bx	lr

08000f04 <__aeabi_ldivmod>:
 8000f04:	b97b      	cbnz	r3, 8000f26 <__aeabi_ldivmod+0x22>
 8000f06:	b972      	cbnz	r2, 8000f26 <__aeabi_ldivmod+0x22>
 8000f08:	2900      	cmp	r1, #0
 8000f0a:	bfbe      	ittt	lt
 8000f0c:	2000      	movlt	r0, #0
 8000f0e:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 8000f12:	e006      	blt.n	8000f22 <__aeabi_ldivmod+0x1e>
 8000f14:	bf08      	it	eq
 8000f16:	2800      	cmpeq	r0, #0
 8000f18:	bf1c      	itt	ne
 8000f1a:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 8000f1e:	f04f 30ff 	movne.w	r0, #4294967295
 8000f22:	f000 b9eb 	b.w	80012fc <__aeabi_idiv0>
 8000f26:	f1ad 0c08 	sub.w	ip, sp, #8
 8000f2a:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000f2e:	2900      	cmp	r1, #0
 8000f30:	db09      	blt.n	8000f46 <__aeabi_ldivmod+0x42>
 8000f32:	2b00      	cmp	r3, #0
 8000f34:	db1a      	blt.n	8000f6c <__aeabi_ldivmod+0x68>
 8000f36:	f000 f883 	bl	8001040 <__udivmoddi4>
 8000f3a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000f3e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000f42:	b004      	add	sp, #16
 8000f44:	4770      	bx	lr
 8000f46:	4240      	negs	r0, r0
 8000f48:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000f4c:	2b00      	cmp	r3, #0
 8000f4e:	db1b      	blt.n	8000f88 <__aeabi_ldivmod+0x84>
 8000f50:	f000 f876 	bl	8001040 <__udivmoddi4>
 8000f54:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000f58:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000f5c:	b004      	add	sp, #16
 8000f5e:	4240      	negs	r0, r0
 8000f60:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000f64:	4252      	negs	r2, r2
 8000f66:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000f6a:	4770      	bx	lr
 8000f6c:	4252      	negs	r2, r2
 8000f6e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000f72:	f000 f865 	bl	8001040 <__udivmoddi4>
 8000f76:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000f7a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000f7e:	b004      	add	sp, #16
 8000f80:	4240      	negs	r0, r0
 8000f82:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000f86:	4770      	bx	lr
 8000f88:	4252      	negs	r2, r2
 8000f8a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000f8e:	f000 f857 	bl	8001040 <__udivmoddi4>
 8000f92:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000f96:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000f9a:	b004      	add	sp, #16
 8000f9c:	4252      	negs	r2, r2
 8000f9e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000fa2:	4770      	bx	lr

08000fa4 <__aeabi_uldivmod>:
 8000fa4:	b953      	cbnz	r3, 8000fbc <__aeabi_uldivmod+0x18>
 8000fa6:	b94a      	cbnz	r2, 8000fbc <__aeabi_uldivmod+0x18>
 8000fa8:	2900      	cmp	r1, #0
 8000faa:	bf08      	it	eq
 8000fac:	2800      	cmpeq	r0, #0
 8000fae:	bf1c      	itt	ne
 8000fb0:	f04f 31ff 	movne.w	r1, #4294967295
 8000fb4:	f04f 30ff 	movne.w	r0, #4294967295
 8000fb8:	f000 b9a0 	b.w	80012fc <__aeabi_idiv0>
 8000fbc:	f1ad 0c08 	sub.w	ip, sp, #8
 8000fc0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000fc4:	f000 f83c 	bl	8001040 <__udivmoddi4>
 8000fc8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000fcc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000fd0:	b004      	add	sp, #16
 8000fd2:	4770      	bx	lr

08000fd4 <__aeabi_d2lz>:
 8000fd4:	b538      	push	{r3, r4, r5, lr}
 8000fd6:	2200      	movs	r2, #0
 8000fd8:	2300      	movs	r3, #0
 8000fda:	4604      	mov	r4, r0
 8000fdc:	460d      	mov	r5, r1
 8000fde:	f7ff fdad 	bl	8000b3c <__aeabi_dcmplt>
 8000fe2:	b928      	cbnz	r0, 8000ff0 <__aeabi_d2lz+0x1c>
 8000fe4:	4620      	mov	r0, r4
 8000fe6:	4629      	mov	r1, r5
 8000fe8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000fec:	f000 b80a 	b.w	8001004 <__aeabi_d2ulz>
 8000ff0:	4620      	mov	r0, r4
 8000ff2:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000ff6:	f000 f805 	bl	8001004 <__aeabi_d2ulz>
 8000ffa:	4240      	negs	r0, r0
 8000ffc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8001000:	bd38      	pop	{r3, r4, r5, pc}
 8001002:	bf00      	nop

08001004 <__aeabi_d2ulz>:
 8001004:	b5d0      	push	{r4, r6, r7, lr}
 8001006:	4b0c      	ldr	r3, [pc, #48]	@ (8001038 <__aeabi_d2ulz+0x34>)
 8001008:	2200      	movs	r2, #0
 800100a:	4606      	mov	r6, r0
 800100c:	460f      	mov	r7, r1
 800100e:	f7ff fb23 	bl	8000658 <__aeabi_dmul>
 8001012:	f7ff fdf9 	bl	8000c08 <__aeabi_d2uiz>
 8001016:	4604      	mov	r4, r0
 8001018:	f7ff faa4 	bl	8000564 <__aeabi_ui2d>
 800101c:	4b07      	ldr	r3, [pc, #28]	@ (800103c <__aeabi_d2ulz+0x38>)
 800101e:	2200      	movs	r2, #0
 8001020:	f7ff fb1a 	bl	8000658 <__aeabi_dmul>
 8001024:	4602      	mov	r2, r0
 8001026:	460b      	mov	r3, r1
 8001028:	4630      	mov	r0, r6
 800102a:	4639      	mov	r1, r7
 800102c:	f7ff f95c 	bl	80002e8 <__aeabi_dsub>
 8001030:	f7ff fdea 	bl	8000c08 <__aeabi_d2uiz>
 8001034:	4621      	mov	r1, r4
 8001036:	bdd0      	pop	{r4, r6, r7, pc}
 8001038:	3df00000 	.word	0x3df00000
 800103c:	41f00000 	.word	0x41f00000

08001040 <__udivmoddi4>:
 8001040:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001044:	9d08      	ldr	r5, [sp, #32]
 8001046:	460c      	mov	r4, r1
 8001048:	2b00      	cmp	r3, #0
 800104a:	d14e      	bne.n	80010ea <__udivmoddi4+0xaa>
 800104c:	4694      	mov	ip, r2
 800104e:	458c      	cmp	ip, r1
 8001050:	4686      	mov	lr, r0
 8001052:	fab2 f282 	clz	r2, r2
 8001056:	d962      	bls.n	800111e <__udivmoddi4+0xde>
 8001058:	b14a      	cbz	r2, 800106e <__udivmoddi4+0x2e>
 800105a:	f1c2 0320 	rsb	r3, r2, #32
 800105e:	4091      	lsls	r1, r2
 8001060:	fa20 f303 	lsr.w	r3, r0, r3
 8001064:	fa0c fc02 	lsl.w	ip, ip, r2
 8001068:	4319      	orrs	r1, r3
 800106a:	fa00 fe02 	lsl.w	lr, r0, r2
 800106e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8001072:	fa1f f68c 	uxth.w	r6, ip
 8001076:	fbb1 f4f7 	udiv	r4, r1, r7
 800107a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800107e:	fb07 1114 	mls	r1, r7, r4, r1
 8001082:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8001086:	fb04 f106 	mul.w	r1, r4, r6
 800108a:	4299      	cmp	r1, r3
 800108c:	d90a      	bls.n	80010a4 <__udivmoddi4+0x64>
 800108e:	eb1c 0303 	adds.w	r3, ip, r3
 8001092:	f104 30ff 	add.w	r0, r4, #4294967295
 8001096:	f080 8112 	bcs.w	80012be <__udivmoddi4+0x27e>
 800109a:	4299      	cmp	r1, r3
 800109c:	f240 810f 	bls.w	80012be <__udivmoddi4+0x27e>
 80010a0:	3c02      	subs	r4, #2
 80010a2:	4463      	add	r3, ip
 80010a4:	1a59      	subs	r1, r3, r1
 80010a6:	fa1f f38e 	uxth.w	r3, lr
 80010aa:	fbb1 f0f7 	udiv	r0, r1, r7
 80010ae:	fb07 1110 	mls	r1, r7, r0, r1
 80010b2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80010b6:	fb00 f606 	mul.w	r6, r0, r6
 80010ba:	429e      	cmp	r6, r3
 80010bc:	d90a      	bls.n	80010d4 <__udivmoddi4+0x94>
 80010be:	eb1c 0303 	adds.w	r3, ip, r3
 80010c2:	f100 31ff 	add.w	r1, r0, #4294967295
 80010c6:	f080 80fc 	bcs.w	80012c2 <__udivmoddi4+0x282>
 80010ca:	429e      	cmp	r6, r3
 80010cc:	f240 80f9 	bls.w	80012c2 <__udivmoddi4+0x282>
 80010d0:	4463      	add	r3, ip
 80010d2:	3802      	subs	r0, #2
 80010d4:	1b9b      	subs	r3, r3, r6
 80010d6:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80010da:	2100      	movs	r1, #0
 80010dc:	b11d      	cbz	r5, 80010e6 <__udivmoddi4+0xa6>
 80010de:	40d3      	lsrs	r3, r2
 80010e0:	2200      	movs	r2, #0
 80010e2:	e9c5 3200 	strd	r3, r2, [r5]
 80010e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80010ea:	428b      	cmp	r3, r1
 80010ec:	d905      	bls.n	80010fa <__udivmoddi4+0xba>
 80010ee:	b10d      	cbz	r5, 80010f4 <__udivmoddi4+0xb4>
 80010f0:	e9c5 0100 	strd	r0, r1, [r5]
 80010f4:	2100      	movs	r1, #0
 80010f6:	4608      	mov	r0, r1
 80010f8:	e7f5      	b.n	80010e6 <__udivmoddi4+0xa6>
 80010fa:	fab3 f183 	clz	r1, r3
 80010fe:	2900      	cmp	r1, #0
 8001100:	d146      	bne.n	8001190 <__udivmoddi4+0x150>
 8001102:	42a3      	cmp	r3, r4
 8001104:	d302      	bcc.n	800110c <__udivmoddi4+0xcc>
 8001106:	4290      	cmp	r0, r2
 8001108:	f0c0 80f0 	bcc.w	80012ec <__udivmoddi4+0x2ac>
 800110c:	1a86      	subs	r6, r0, r2
 800110e:	eb64 0303 	sbc.w	r3, r4, r3
 8001112:	2001      	movs	r0, #1
 8001114:	2d00      	cmp	r5, #0
 8001116:	d0e6      	beq.n	80010e6 <__udivmoddi4+0xa6>
 8001118:	e9c5 6300 	strd	r6, r3, [r5]
 800111c:	e7e3      	b.n	80010e6 <__udivmoddi4+0xa6>
 800111e:	2a00      	cmp	r2, #0
 8001120:	f040 8090 	bne.w	8001244 <__udivmoddi4+0x204>
 8001124:	eba1 040c 	sub.w	r4, r1, ip
 8001128:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800112c:	fa1f f78c 	uxth.w	r7, ip
 8001130:	2101      	movs	r1, #1
 8001132:	fbb4 f6f8 	udiv	r6, r4, r8
 8001136:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800113a:	fb08 4416 	mls	r4, r8, r6, r4
 800113e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8001142:	fb07 f006 	mul.w	r0, r7, r6
 8001146:	4298      	cmp	r0, r3
 8001148:	d908      	bls.n	800115c <__udivmoddi4+0x11c>
 800114a:	eb1c 0303 	adds.w	r3, ip, r3
 800114e:	f106 34ff 	add.w	r4, r6, #4294967295
 8001152:	d202      	bcs.n	800115a <__udivmoddi4+0x11a>
 8001154:	4298      	cmp	r0, r3
 8001156:	f200 80cd 	bhi.w	80012f4 <__udivmoddi4+0x2b4>
 800115a:	4626      	mov	r6, r4
 800115c:	1a1c      	subs	r4, r3, r0
 800115e:	fa1f f38e 	uxth.w	r3, lr
 8001162:	fbb4 f0f8 	udiv	r0, r4, r8
 8001166:	fb08 4410 	mls	r4, r8, r0, r4
 800116a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800116e:	fb00 f707 	mul.w	r7, r0, r7
 8001172:	429f      	cmp	r7, r3
 8001174:	d908      	bls.n	8001188 <__udivmoddi4+0x148>
 8001176:	eb1c 0303 	adds.w	r3, ip, r3
 800117a:	f100 34ff 	add.w	r4, r0, #4294967295
 800117e:	d202      	bcs.n	8001186 <__udivmoddi4+0x146>
 8001180:	429f      	cmp	r7, r3
 8001182:	f200 80b0 	bhi.w	80012e6 <__udivmoddi4+0x2a6>
 8001186:	4620      	mov	r0, r4
 8001188:	1bdb      	subs	r3, r3, r7
 800118a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800118e:	e7a5      	b.n	80010dc <__udivmoddi4+0x9c>
 8001190:	f1c1 0620 	rsb	r6, r1, #32
 8001194:	408b      	lsls	r3, r1
 8001196:	fa22 f706 	lsr.w	r7, r2, r6
 800119a:	431f      	orrs	r7, r3
 800119c:	fa20 fc06 	lsr.w	ip, r0, r6
 80011a0:	fa04 f301 	lsl.w	r3, r4, r1
 80011a4:	ea43 030c 	orr.w	r3, r3, ip
 80011a8:	40f4      	lsrs	r4, r6
 80011aa:	fa00 f801 	lsl.w	r8, r0, r1
 80011ae:	0c38      	lsrs	r0, r7, #16
 80011b0:	ea4f 4913 	mov.w	r9, r3, lsr #16
 80011b4:	fbb4 fef0 	udiv	lr, r4, r0
 80011b8:	fa1f fc87 	uxth.w	ip, r7
 80011bc:	fb00 441e 	mls	r4, r0, lr, r4
 80011c0:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80011c4:	fb0e f90c 	mul.w	r9, lr, ip
 80011c8:	45a1      	cmp	r9, r4
 80011ca:	fa02 f201 	lsl.w	r2, r2, r1
 80011ce:	d90a      	bls.n	80011e6 <__udivmoddi4+0x1a6>
 80011d0:	193c      	adds	r4, r7, r4
 80011d2:	f10e 3aff 	add.w	sl, lr, #4294967295
 80011d6:	f080 8084 	bcs.w	80012e2 <__udivmoddi4+0x2a2>
 80011da:	45a1      	cmp	r9, r4
 80011dc:	f240 8081 	bls.w	80012e2 <__udivmoddi4+0x2a2>
 80011e0:	f1ae 0e02 	sub.w	lr, lr, #2
 80011e4:	443c      	add	r4, r7
 80011e6:	eba4 0409 	sub.w	r4, r4, r9
 80011ea:	fa1f f983 	uxth.w	r9, r3
 80011ee:	fbb4 f3f0 	udiv	r3, r4, r0
 80011f2:	fb00 4413 	mls	r4, r0, r3, r4
 80011f6:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80011fa:	fb03 fc0c 	mul.w	ip, r3, ip
 80011fe:	45a4      	cmp	ip, r4
 8001200:	d907      	bls.n	8001212 <__udivmoddi4+0x1d2>
 8001202:	193c      	adds	r4, r7, r4
 8001204:	f103 30ff 	add.w	r0, r3, #4294967295
 8001208:	d267      	bcs.n	80012da <__udivmoddi4+0x29a>
 800120a:	45a4      	cmp	ip, r4
 800120c:	d965      	bls.n	80012da <__udivmoddi4+0x29a>
 800120e:	3b02      	subs	r3, #2
 8001210:	443c      	add	r4, r7
 8001212:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8001216:	fba0 9302 	umull	r9, r3, r0, r2
 800121a:	eba4 040c 	sub.w	r4, r4, ip
 800121e:	429c      	cmp	r4, r3
 8001220:	46ce      	mov	lr, r9
 8001222:	469c      	mov	ip, r3
 8001224:	d351      	bcc.n	80012ca <__udivmoddi4+0x28a>
 8001226:	d04e      	beq.n	80012c6 <__udivmoddi4+0x286>
 8001228:	b155      	cbz	r5, 8001240 <__udivmoddi4+0x200>
 800122a:	ebb8 030e 	subs.w	r3, r8, lr
 800122e:	eb64 040c 	sbc.w	r4, r4, ip
 8001232:	fa04 f606 	lsl.w	r6, r4, r6
 8001236:	40cb      	lsrs	r3, r1
 8001238:	431e      	orrs	r6, r3
 800123a:	40cc      	lsrs	r4, r1
 800123c:	e9c5 6400 	strd	r6, r4, [r5]
 8001240:	2100      	movs	r1, #0
 8001242:	e750      	b.n	80010e6 <__udivmoddi4+0xa6>
 8001244:	f1c2 0320 	rsb	r3, r2, #32
 8001248:	fa20 f103 	lsr.w	r1, r0, r3
 800124c:	fa0c fc02 	lsl.w	ip, ip, r2
 8001250:	fa24 f303 	lsr.w	r3, r4, r3
 8001254:	4094      	lsls	r4, r2
 8001256:	430c      	orrs	r4, r1
 8001258:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800125c:	fa00 fe02 	lsl.w	lr, r0, r2
 8001260:	fa1f f78c 	uxth.w	r7, ip
 8001264:	fbb3 f0f8 	udiv	r0, r3, r8
 8001268:	fb08 3110 	mls	r1, r8, r0, r3
 800126c:	0c23      	lsrs	r3, r4, #16
 800126e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8001272:	fb00 f107 	mul.w	r1, r0, r7
 8001276:	4299      	cmp	r1, r3
 8001278:	d908      	bls.n	800128c <__udivmoddi4+0x24c>
 800127a:	eb1c 0303 	adds.w	r3, ip, r3
 800127e:	f100 36ff 	add.w	r6, r0, #4294967295
 8001282:	d22c      	bcs.n	80012de <__udivmoddi4+0x29e>
 8001284:	4299      	cmp	r1, r3
 8001286:	d92a      	bls.n	80012de <__udivmoddi4+0x29e>
 8001288:	3802      	subs	r0, #2
 800128a:	4463      	add	r3, ip
 800128c:	1a5b      	subs	r3, r3, r1
 800128e:	b2a4      	uxth	r4, r4
 8001290:	fbb3 f1f8 	udiv	r1, r3, r8
 8001294:	fb08 3311 	mls	r3, r8, r1, r3
 8001298:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800129c:	fb01 f307 	mul.w	r3, r1, r7
 80012a0:	42a3      	cmp	r3, r4
 80012a2:	d908      	bls.n	80012b6 <__udivmoddi4+0x276>
 80012a4:	eb1c 0404 	adds.w	r4, ip, r4
 80012a8:	f101 36ff 	add.w	r6, r1, #4294967295
 80012ac:	d213      	bcs.n	80012d6 <__udivmoddi4+0x296>
 80012ae:	42a3      	cmp	r3, r4
 80012b0:	d911      	bls.n	80012d6 <__udivmoddi4+0x296>
 80012b2:	3902      	subs	r1, #2
 80012b4:	4464      	add	r4, ip
 80012b6:	1ae4      	subs	r4, r4, r3
 80012b8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80012bc:	e739      	b.n	8001132 <__udivmoddi4+0xf2>
 80012be:	4604      	mov	r4, r0
 80012c0:	e6f0      	b.n	80010a4 <__udivmoddi4+0x64>
 80012c2:	4608      	mov	r0, r1
 80012c4:	e706      	b.n	80010d4 <__udivmoddi4+0x94>
 80012c6:	45c8      	cmp	r8, r9
 80012c8:	d2ae      	bcs.n	8001228 <__udivmoddi4+0x1e8>
 80012ca:	ebb9 0e02 	subs.w	lr, r9, r2
 80012ce:	eb63 0c07 	sbc.w	ip, r3, r7
 80012d2:	3801      	subs	r0, #1
 80012d4:	e7a8      	b.n	8001228 <__udivmoddi4+0x1e8>
 80012d6:	4631      	mov	r1, r6
 80012d8:	e7ed      	b.n	80012b6 <__udivmoddi4+0x276>
 80012da:	4603      	mov	r3, r0
 80012dc:	e799      	b.n	8001212 <__udivmoddi4+0x1d2>
 80012de:	4630      	mov	r0, r6
 80012e0:	e7d4      	b.n	800128c <__udivmoddi4+0x24c>
 80012e2:	46d6      	mov	lr, sl
 80012e4:	e77f      	b.n	80011e6 <__udivmoddi4+0x1a6>
 80012e6:	4463      	add	r3, ip
 80012e8:	3802      	subs	r0, #2
 80012ea:	e74d      	b.n	8001188 <__udivmoddi4+0x148>
 80012ec:	4606      	mov	r6, r0
 80012ee:	4623      	mov	r3, r4
 80012f0:	4608      	mov	r0, r1
 80012f2:	e70f      	b.n	8001114 <__udivmoddi4+0xd4>
 80012f4:	3e02      	subs	r6, #2
 80012f6:	4463      	add	r3, ip
 80012f8:	e730      	b.n	800115c <__udivmoddi4+0x11c>
 80012fa:	bf00      	nop

080012fc <__aeabi_idiv0>:
 80012fc:	4770      	bx	lr
 80012fe:	bf00      	nop

08001300 <calculate_altitude>:
#include "baro.h"

static BMP280_CalibData bmp280_calib;
static int32_t t_fine;

float calculate_altitude(Telemetry_t *telemetry) {
 8001300:	b5b0      	push	{r4, r5, r7, lr}
 8001302:	b082      	sub	sp, #8
 8001304:	af00      	add	r7, sp, #0
 8001306:	6078      	str	r0, [r7, #4]
	return 44330.77 * (1 - powf(telemetry->pressure / 101.326, 0.1902632)) + telemetry->altitude_offset;
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	6a1b      	ldr	r3, [r3, #32]
 800130c:	4618      	mov	r0, r3
 800130e:	f7ff f94b 	bl	80005a8 <__aeabi_f2d>
 8001312:	a322      	add	r3, pc, #136	@ (adr r3, 800139c <calculate_altitude+0x9c>)
 8001314:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001318:	f7ff fac8 	bl	80008ac <__aeabi_ddiv>
 800131c:	4602      	mov	r2, r0
 800131e:	460b      	mov	r3, r1
 8001320:	4610      	mov	r0, r2
 8001322:	4619      	mov	r1, r3
 8001324:	f7ff fc90 	bl	8000c48 <__aeabi_d2f>
 8001328:	4603      	mov	r3, r0
 800132a:	eddf 0a1b 	vldr	s1, [pc, #108]	@ 8001398 <calculate_altitude+0x98>
 800132e:	ee00 3a10 	vmov	s0, r3
 8001332:	f00c fda1 	bl	800de78 <powf>
 8001336:	eef0 7a40 	vmov.f32	s15, s0
 800133a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800133e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001342:	ee17 0a90 	vmov	r0, s15
 8001346:	f7ff f92f 	bl	80005a8 <__aeabi_f2d>
 800134a:	a311      	add	r3, pc, #68	@ (adr r3, 8001390 <calculate_altitude+0x90>)
 800134c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001350:	f7ff f982 	bl	8000658 <__aeabi_dmul>
 8001354:	4602      	mov	r2, r0
 8001356:	460b      	mov	r3, r1
 8001358:	4614      	mov	r4, r2
 800135a:	461d      	mov	r5, r3
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8001362:	4618      	mov	r0, r3
 8001364:	f7ff f920 	bl	80005a8 <__aeabi_f2d>
 8001368:	4602      	mov	r2, r0
 800136a:	460b      	mov	r3, r1
 800136c:	4620      	mov	r0, r4
 800136e:	4629      	mov	r1, r5
 8001370:	f7fe ffbc 	bl	80002ec <__adddf3>
 8001374:	4602      	mov	r2, r0
 8001376:	460b      	mov	r3, r1
 8001378:	4610      	mov	r0, r2
 800137a:	4619      	mov	r1, r3
 800137c:	f7ff fc64 	bl	8000c48 <__aeabi_d2f>
 8001380:	4603      	mov	r3, r0
 8001382:	ee07 3a90 	vmov	s15, r3
}
 8001386:	eeb0 0a67 	vmov.f32	s0, s15
 800138a:	3708      	adds	r7, #8
 800138c:	46bd      	mov	sp, r7
 800138e:	bdb0      	pop	{r4, r5, r7, pc}
 8001390:	a3d70a3d 	.word	0xa3d70a3d
 8001394:	40e5a558 	.word	0x40e5a558
 8001398:	3e42d45b 	.word	0x3e42d45b
 800139c:	2f1a9fbe 	.word	0x2f1a9fbe
 80013a0:	405954dd 	.word	0x405954dd

080013a4 <BMP280_WriteReg>:

HAL_StatusTypeDef BMP280_WriteReg(I2C_HandleTypeDef *hi2c, uint8_t reg, uint8_t value)
{
 80013a4:	b580      	push	{r7, lr}
 80013a6:	b086      	sub	sp, #24
 80013a8:	af04      	add	r7, sp, #16
 80013aa:	6078      	str	r0, [r7, #4]
 80013ac:	460b      	mov	r3, r1
 80013ae:	70fb      	strb	r3, [r7, #3]
 80013b0:	4613      	mov	r3, r2
 80013b2:	70bb      	strb	r3, [r7, #2]
    return HAL_I2C_Mem_Write(hi2c, BMP280_ADDR, reg, I2C_MEMADD_SIZE_8BIT, &value, 1, HAL_MAX_DELAY);
 80013b4:	78fb      	ldrb	r3, [r7, #3]
 80013b6:	b29a      	uxth	r2, r3
 80013b8:	f04f 33ff 	mov.w	r3, #4294967295
 80013bc:	9302      	str	r3, [sp, #8]
 80013be:	2301      	movs	r3, #1
 80013c0:	9301      	str	r3, [sp, #4]
 80013c2:	1cbb      	adds	r3, r7, #2
 80013c4:	9300      	str	r3, [sp, #0]
 80013c6:	2301      	movs	r3, #1
 80013c8:	21ee      	movs	r1, #238	@ 0xee
 80013ca:	6878      	ldr	r0, [r7, #4]
 80013cc:	f003 feb8 	bl	8005140 <HAL_I2C_Mem_Write>
 80013d0:	4603      	mov	r3, r0
}
 80013d2:	4618      	mov	r0, r3
 80013d4:	3708      	adds	r7, #8
 80013d6:	46bd      	mov	sp, r7
 80013d8:	bd80      	pop	{r7, pc}

080013da <BMP280_ReadRegs>:

HAL_StatusTypeDef BMP280_ReadRegs(I2C_HandleTypeDef *hi2c, uint8_t reg, uint8_t *buffer, uint8_t length)
{
 80013da:	b580      	push	{r7, lr}
 80013dc:	b088      	sub	sp, #32
 80013de:	af04      	add	r7, sp, #16
 80013e0:	60f8      	str	r0, [r7, #12]
 80013e2:	607a      	str	r2, [r7, #4]
 80013e4:	461a      	mov	r2, r3
 80013e6:	460b      	mov	r3, r1
 80013e8:	72fb      	strb	r3, [r7, #11]
 80013ea:	4613      	mov	r3, r2
 80013ec:	72bb      	strb	r3, [r7, #10]
    return HAL_I2C_Mem_Read(hi2c, BMP280_ADDR, reg, I2C_MEMADD_SIZE_8BIT, buffer, length, HAL_MAX_DELAY);
 80013ee:	7afb      	ldrb	r3, [r7, #11]
 80013f0:	b29a      	uxth	r2, r3
 80013f2:	7abb      	ldrb	r3, [r7, #10]
 80013f4:	b29b      	uxth	r3, r3
 80013f6:	f04f 31ff 	mov.w	r1, #4294967295
 80013fa:	9102      	str	r1, [sp, #8]
 80013fc:	9301      	str	r3, [sp, #4]
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	9300      	str	r3, [sp, #0]
 8001402:	2301      	movs	r3, #1
 8001404:	21ee      	movs	r1, #238	@ 0xee
 8001406:	68f8      	ldr	r0, [r7, #12]
 8001408:	f003 ff94 	bl	8005334 <HAL_I2C_Mem_Read>
 800140c:	4603      	mov	r3, r0
}
 800140e:	4618      	mov	r0, r3
 8001410:	3710      	adds	r7, #16
 8001412:	46bd      	mov	sp, r7
 8001414:	bd80      	pop	{r7, pc}

08001416 <init_baro>:

HAL_StatusTypeDef init_baro(I2C_HandleTypeDef *hi2c, Telemetry_t *telemetry)
{
 8001416:	b580      	push	{r7, lr}
 8001418:	b084      	sub	sp, #16
 800141a:	af00      	add	r7, sp, #0
 800141c:	6078      	str	r0, [r7, #4]
 800141e:	6039      	str	r1, [r7, #0]
    uint8_t id;
    if (BMP280_ReadRegs(hi2c, BMP280_REG_ID, &id, 1) != HAL_OK) return HAL_ERROR;
 8001420:	f107 020f 	add.w	r2, r7, #15
 8001424:	2301      	movs	r3, #1
 8001426:	21d0      	movs	r1, #208	@ 0xd0
 8001428:	6878      	ldr	r0, [r7, #4]
 800142a:	f7ff ffd6 	bl	80013da <BMP280_ReadRegs>
 800142e:	4603      	mov	r3, r0
 8001430:	2b00      	cmp	r3, #0
 8001432:	d001      	beq.n	8001438 <init_baro+0x22>
 8001434:	2301      	movs	r3, #1
 8001436:	e020      	b.n	800147a <init_baro+0x64>
    if (id != BMP280_ID_VALUE) return HAL_ERROR;
 8001438:	7bfb      	ldrb	r3, [r7, #15]
 800143a:	2b58      	cmp	r3, #88	@ 0x58
 800143c:	d001      	beq.n	8001442 <init_baro+0x2c>
 800143e:	2301      	movs	r3, #1
 8001440:	e01b      	b.n	800147a <init_baro+0x64>

    // Reset sensor
    BMP280_WriteReg(hi2c, BMP280_REG_RESET, BMP280_RESET_VALUE);
 8001442:	22b6      	movs	r2, #182	@ 0xb6
 8001444:	21e0      	movs	r1, #224	@ 0xe0
 8001446:	6878      	ldr	r0, [r7, #4]
 8001448:	f7ff ffac 	bl	80013a4 <BMP280_WriteReg>
    HAL_Delay(100);
 800144c:	2064      	movs	r0, #100	@ 0x64
 800144e:	f002 fea7 	bl	80041a0 <HAL_Delay>

    // Read calibration
    if (read_baro(hi2c, telemetry) != HAL_OK) return HAL_ERROR;
 8001452:	6839      	ldr	r1, [r7, #0]
 8001454:	6878      	ldr	r0, [r7, #4]
 8001456:	f000 f815 	bl	8001484 <read_baro>
 800145a:	4603      	mov	r3, r0
 800145c:	2b00      	cmp	r3, #0
 800145e:	d001      	beq.n	8001464 <init_baro+0x4e>
 8001460:	2301      	movs	r3, #1
 8001462:	e00a      	b.n	800147a <init_baro+0x64>

    // Normal mode, temp & pressure oversampling x1
    BMP280_WriteReg(hi2c, BMP280_REG_CTRL_MEAS, (1 << 5) | (1 << 2) | 3);
 8001464:	2227      	movs	r2, #39	@ 0x27
 8001466:	21f4      	movs	r1, #244	@ 0xf4
 8001468:	6878      	ldr	r0, [r7, #4]
 800146a:	f7ff ff9b 	bl	80013a4 <BMP280_WriteReg>

    // Standby 500ms, filter off
    BMP280_WriteReg(hi2c, BMP280_REG_CONFIG, (5 << 5));
 800146e:	22a0      	movs	r2, #160	@ 0xa0
 8001470:	21f5      	movs	r1, #245	@ 0xf5
 8001472:	6878      	ldr	r0, [r7, #4]
 8001474:	f7ff ff96 	bl	80013a4 <BMP280_WriteReg>

    return HAL_OK;
 8001478:	2300      	movs	r3, #0
}
 800147a:	4618      	mov	r0, r3
 800147c:	3710      	adds	r7, #16
 800147e:	46bd      	mov	sp, r7
 8001480:	bd80      	pop	{r7, pc}
	...

08001484 <read_baro>:

HAL_StatusTypeDef read_baro(I2C_HandleTypeDef *hi2c, Telemetry_t *telemetry)
{
 8001484:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001488:	b0d0      	sub	sp, #320	@ 0x140
 800148a:	af00      	add	r7, sp, #0
 800148c:	f8c7 010c 	str.w	r0, [r7, #268]	@ 0x10c
 8001490:	f8c7 1108 	str.w	r1, [r7, #264]	@ 0x108
    uint8_t buf[6];
    if (BMP280_ReadRegs(hi2c, BMP280_REG_PRESS_MSB, buf, 6) != HAL_OK) return HAL_ERROR;
 8001494:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8001498:	2306      	movs	r3, #6
 800149a:	21f7      	movs	r1, #247	@ 0xf7
 800149c:	f8d7 010c 	ldr.w	r0, [r7, #268]	@ 0x10c
 80014a0:	f7ff ff9b 	bl	80013da <BMP280_ReadRegs>
 80014a4:	4603      	mov	r3, r0
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d001      	beq.n	80014ae <read_baro+0x2a>
 80014aa:	2301      	movs	r3, #1
 80014ac:	e327      	b.n	8001afe <read_baro+0x67a>

    int32_t adc_p = ((int32_t)buf[0] << 12) | ((int32_t)buf[1] << 4) | (buf[2] >> 4);
 80014ae:	f897 3110 	ldrb.w	r3, [r7, #272]	@ 0x110
 80014b2:	031a      	lsls	r2, r3, #12
 80014b4:	f897 3111 	ldrb.w	r3, [r7, #273]	@ 0x111
 80014b8:	011b      	lsls	r3, r3, #4
 80014ba:	431a      	orrs	r2, r3
 80014bc:	f897 3112 	ldrb.w	r3, [r7, #274]	@ 0x112
 80014c0:	091b      	lsrs	r3, r3, #4
 80014c2:	b2db      	uxtb	r3, r3
 80014c4:	4313      	orrs	r3, r2
 80014c6:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
    int32_t adc_t = ((int32_t)buf[3] << 12) | ((int32_t)buf[4] << 4) | (buf[5] >> 4);
 80014ca:	f897 3113 	ldrb.w	r3, [r7, #275]	@ 0x113
 80014ce:	031a      	lsls	r2, r3, #12
 80014d0:	f897 3114 	ldrb.w	r3, [r7, #276]	@ 0x114
 80014d4:	011b      	lsls	r3, r3, #4
 80014d6:	431a      	orrs	r2, r3
 80014d8:	f897 3115 	ldrb.w	r3, [r7, #277]	@ 0x115
 80014dc:	091b      	lsrs	r3, r3, #4
 80014de:	b2db      	uxtb	r3, r3
 80014e0:	4313      	orrs	r3, r2
 80014e2:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138

    // Temperature compensation
    int32_t var1 = ((((adc_t >> 3) - ((int32_t)bmp280_calib.dig_T1 << 1))) * ((int32_t)bmp280_calib.dig_T2)) >> 11;
 80014e6:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 80014ea:	10da      	asrs	r2, r3, #3
 80014ec:	4bcb      	ldr	r3, [pc, #812]	@ (800181c <read_baro+0x398>)
 80014ee:	881b      	ldrh	r3, [r3, #0]
 80014f0:	005b      	lsls	r3, r3, #1
 80014f2:	1ad2      	subs	r2, r2, r3
 80014f4:	4bc9      	ldr	r3, [pc, #804]	@ (800181c <read_baro+0x398>)
 80014f6:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80014fa:	fb02 f303 	mul.w	r3, r2, r3
 80014fe:	12db      	asrs	r3, r3, #11
 8001500:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
    int32_t var2 = (((((adc_t >> 4) - ((int32_t)bmp280_calib.dig_T1)) *
 8001504:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8001508:	111a      	asrs	r2, r3, #4
 800150a:	4bc4      	ldr	r3, [pc, #784]	@ (800181c <read_baro+0x398>)
 800150c:	881b      	ldrh	r3, [r3, #0]
 800150e:	1ad1      	subs	r1, r2, r3
                     ((adc_t >> 4) - ((int32_t)bmp280_calib.dig_T1))) >> 12) *
 8001510:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8001514:	111a      	asrs	r2, r3, #4
 8001516:	4bc1      	ldr	r3, [pc, #772]	@ (800181c <read_baro+0x398>)
 8001518:	881b      	ldrh	r3, [r3, #0]
 800151a:	1ad3      	subs	r3, r2, r3
    int32_t var2 = (((((adc_t >> 4) - ((int32_t)bmp280_calib.dig_T1)) *
 800151c:	fb01 f303 	mul.w	r3, r1, r3
                     ((adc_t >> 4) - ((int32_t)bmp280_calib.dig_T1))) >> 12) *
 8001520:	131a      	asrs	r2, r3, #12
                     ((int32_t)bmp280_calib.dig_T3)) >> 14;
 8001522:	4bbe      	ldr	r3, [pc, #760]	@ (800181c <read_baro+0x398>)
 8001524:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
                     ((adc_t >> 4) - ((int32_t)bmp280_calib.dig_T1))) >> 12) *
 8001528:	fb02 f303 	mul.w	r3, r2, r3
    int32_t var2 = (((((adc_t >> 4) - ((int32_t)bmp280_calib.dig_T1)) *
 800152c:	139b      	asrs	r3, r3, #14
 800152e:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    t_fine = var1 + var2;
 8001532:	f8d7 2134 	ldr.w	r2, [r7, #308]	@ 0x134
 8001536:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800153a:	441a      	add	r2, r3
 800153c:	4bb8      	ldr	r3, [pc, #736]	@ (8001820 <read_baro+0x39c>)
 800153e:	601a      	str	r2, [r3, #0]
    telemetry->temperature = (t_fine * 5 + 128) >> 8;
 8001540:	4bb7      	ldr	r3, [pc, #732]	@ (8001820 <read_baro+0x39c>)
 8001542:	681a      	ldr	r2, [r3, #0]
 8001544:	4613      	mov	r3, r2
 8001546:	009b      	lsls	r3, r3, #2
 8001548:	4413      	add	r3, r2
 800154a:	3380      	adds	r3, #128	@ 0x80
 800154c:	121b      	asrs	r3, r3, #8
 800154e:	ee07 3a90 	vmov	s15, r3
 8001552:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001556:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 800155a:	edc3 7a07 	vstr	s15, [r3, #28]
    telemetry->temperature /= 100.0f; // C
 800155e:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8001562:	ed93 7a07 	vldr	s14, [r3, #28]
 8001566:	eddf 6aaf 	vldr	s13, [pc, #700]	@ 8001824 <read_baro+0x3a0>
 800156a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800156e:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8001572:	edc3 7a07 	vstr	s15, [r3, #28]

    // Pressure compensation
    int64_t var1_p, var2_p, p;
    var1_p = ((int64_t)t_fine) - 128000;
 8001576:	4baa      	ldr	r3, [pc, #680]	@ (8001820 <read_baro+0x39c>)
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	17da      	asrs	r2, r3, #31
 800157c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8001580:	f8c7 20cc 	str.w	r2, [r7, #204]	@ 0xcc
 8001584:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8001588:	460b      	mov	r3, r1
 800158a:	f5b3 33fa 	subs.w	r3, r3, #128000	@ 0x1f400
 800158e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001590:	4613      	mov	r3, r2
 8001592:	f143 33ff 	adc.w	r3, r3, #4294967295
 8001596:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001598:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800159c:	e9c7 234a 	strd	r2, r3, [r7, #296]	@ 0x128
    var2_p = var1_p * var1_p * (int64_t)bmp280_calib.dig_P6;
 80015a0:	f8d7 212c 	ldr.w	r2, [r7, #300]	@ 0x12c
 80015a4:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80015a8:	fb03 f102 	mul.w	r1, r3, r2
 80015ac:	f8d7 212c 	ldr.w	r2, [r7, #300]	@ 0x12c
 80015b0:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80015b4:	fb02 f303 	mul.w	r3, r2, r3
 80015b8:	18ca      	adds	r2, r1, r3
 80015ba:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80015be:	fba3 4503 	umull	r4, r5, r3, r3
 80015c2:	1953      	adds	r3, r2, r5
 80015c4:	461d      	mov	r5, r3
 80015c6:	4b95      	ldr	r3, [pc, #596]	@ (800181c <read_baro+0x398>)
 80015c8:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 80015cc:	b21b      	sxth	r3, r3
 80015ce:	17da      	asrs	r2, r3, #31
 80015d0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80015d4:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80015d8:	e9d7 0130 	ldrd	r0, r1, [r7, #192]	@ 0xc0
 80015dc:	4603      	mov	r3, r0
 80015de:	fb03 f205 	mul.w	r2, r3, r5
 80015e2:	460b      	mov	r3, r1
 80015e4:	fb04 f303 	mul.w	r3, r4, r3
 80015e8:	4413      	add	r3, r2
 80015ea:	4602      	mov	r2, r0
 80015ec:	fba4 1202 	umull	r1, r2, r4, r2
 80015f0:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80015f4:	460a      	mov	r2, r1
 80015f6:	f8c7 20d0 	str.w	r2, [r7, #208]	@ 0xd0
 80015fa:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 80015fe:	4413      	add	r3, r2
 8001600:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8001604:	e9d7 3434 	ldrd	r3, r4, [r7, #208]	@ 0xd0
 8001608:	e9c7 3448 	strd	r3, r4, [r7, #288]	@ 0x120
 800160c:	e9c7 3448 	strd	r3, r4, [r7, #288]	@ 0x120
    var2_p += ((var1_p * (int64_t)bmp280_calib.dig_P5) << 17);
 8001610:	4b82      	ldr	r3, [pc, #520]	@ (800181c <read_baro+0x398>)
 8001612:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8001616:	b21b      	sxth	r3, r3
 8001618:	17da      	asrs	r2, r3, #31
 800161a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800161e:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8001622:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8001626:	e9d7 452e 	ldrd	r4, r5, [r7, #184]	@ 0xb8
 800162a:	462a      	mov	r2, r5
 800162c:	fb02 f203 	mul.w	r2, r2, r3
 8001630:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8001634:	4621      	mov	r1, r4
 8001636:	fb01 f303 	mul.w	r3, r1, r3
 800163a:	441a      	add	r2, r3
 800163c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8001640:	4621      	mov	r1, r4
 8001642:	fba3 ab01 	umull	sl, fp, r3, r1
 8001646:	eb02 030b 	add.w	r3, r2, fp
 800164a:	469b      	mov	fp, r3
 800164c:	f04f 0000 	mov.w	r0, #0
 8001650:	f04f 0100 	mov.w	r1, #0
 8001654:	ea4f 414b 	mov.w	r1, fp, lsl #17
 8001658:	ea41 31da 	orr.w	r1, r1, sl, lsr #15
 800165c:	ea4f 404a 	mov.w	r0, sl, lsl #17
 8001660:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 8001664:	1814      	adds	r4, r2, r0
 8001666:	643c      	str	r4, [r7, #64]	@ 0x40
 8001668:	414b      	adcs	r3, r1
 800166a:	647b      	str	r3, [r7, #68]	@ 0x44
 800166c:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	@ 0x40
 8001670:	e9c7 3448 	strd	r3, r4, [r7, #288]	@ 0x120
    var2_p += ((int64_t)bmp280_calib.dig_P4 << 35);
 8001674:	4b69      	ldr	r3, [pc, #420]	@ (800181c <read_baro+0x398>)
 8001676:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 800167a:	b21b      	sxth	r3, r3
 800167c:	17da      	asrs	r2, r3, #31
 800167e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8001682:	f8c7 20b4 	str.w	r2, [r7, #180]	@ 0xb4
 8001686:	f04f 0000 	mov.w	r0, #0
 800168a:	f04f 0100 	mov.w	r1, #0
 800168e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8001692:	00d9      	lsls	r1, r3, #3
 8001694:	2000      	movs	r0, #0
 8001696:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 800169a:	1814      	adds	r4, r2, r0
 800169c:	63bc      	str	r4, [r7, #56]	@ 0x38
 800169e:	414b      	adcs	r3, r1
 80016a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80016a2:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	@ 0x38
 80016a6:	e9c7 3448 	strd	r3, r4, [r7, #288]	@ 0x120
    var1_p = ((var1_p * var1_p * (int64_t)bmp280_calib.dig_P3) >> 8) + ((var1_p * (int64_t)bmp280_calib.dig_P2) << 12);
 80016aa:	f8d7 212c 	ldr.w	r2, [r7, #300]	@ 0x12c
 80016ae:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80016b2:	fb03 f102 	mul.w	r1, r3, r2
 80016b6:	f8d7 212c 	ldr.w	r2, [r7, #300]	@ 0x12c
 80016ba:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80016be:	fb02 f303 	mul.w	r3, r2, r3
 80016c2:	18ca      	adds	r2, r1, r3
 80016c4:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80016c8:	fba3 8903 	umull	r8, r9, r3, r3
 80016cc:	eb02 0309 	add.w	r3, r2, r9
 80016d0:	4699      	mov	r9, r3
 80016d2:	4b52      	ldr	r3, [pc, #328]	@ (800181c <read_baro+0x398>)
 80016d4:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 80016d8:	b21b      	sxth	r3, r3
 80016da:	17da      	asrs	r2, r3, #31
 80016dc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80016e0:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80016e4:	e9d7 012a 	ldrd	r0, r1, [r7, #168]	@ 0xa8
 80016e8:	4603      	mov	r3, r0
 80016ea:	fb03 f209 	mul.w	r2, r3, r9
 80016ee:	460b      	mov	r3, r1
 80016f0:	fb08 f303 	mul.w	r3, r8, r3
 80016f4:	4413      	add	r3, r2
 80016f6:	4602      	mov	r2, r0
 80016f8:	fba8 1202 	umull	r1, r2, r8, r2
 80016fc:	f8c7 2104 	str.w	r2, [r7, #260]	@ 0x104
 8001700:	460a      	mov	r2, r1
 8001702:	f8c7 2100 	str.w	r2, [r7, #256]	@ 0x100
 8001706:	f8d7 2104 	ldr.w	r2, [r7, #260]	@ 0x104
 800170a:	4413      	add	r3, r2
 800170c:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8001710:	f04f 0000 	mov.w	r0, #0
 8001714:	f04f 0100 	mov.w	r1, #0
 8001718:	e9d7 4540 	ldrd	r4, r5, [r7, #256]	@ 0x100
 800171c:	4623      	mov	r3, r4
 800171e:	0a18      	lsrs	r0, r3, #8
 8001720:	462b      	mov	r3, r5
 8001722:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 8001726:	462b      	mov	r3, r5
 8001728:	1219      	asrs	r1, r3, #8
 800172a:	4b3c      	ldr	r3, [pc, #240]	@ (800181c <read_baro+0x398>)
 800172c:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8001730:	b21b      	sxth	r3, r3
 8001732:	17da      	asrs	r2, r3, #31
 8001734:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8001738:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800173c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8001740:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8001744:	464a      	mov	r2, r9
 8001746:	fb02 f203 	mul.w	r2, r2, r3
 800174a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800174e:	4644      	mov	r4, r8
 8001750:	fb04 f303 	mul.w	r3, r4, r3
 8001754:	441a      	add	r2, r3
 8001756:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800175a:	4644      	mov	r4, r8
 800175c:	fba3 4304 	umull	r4, r3, r3, r4
 8001760:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8001764:	4623      	mov	r3, r4
 8001766:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800176a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800176e:	18d3      	adds	r3, r2, r3
 8001770:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8001774:	f04f 0200 	mov.w	r2, #0
 8001778:	f04f 0300 	mov.w	r3, #0
 800177c:	e9d7 893e 	ldrd	r8, r9, [r7, #248]	@ 0xf8
 8001780:	464c      	mov	r4, r9
 8001782:	0323      	lsls	r3, r4, #12
 8001784:	4644      	mov	r4, r8
 8001786:	ea43 5314 	orr.w	r3, r3, r4, lsr #20
 800178a:	4644      	mov	r4, r8
 800178c:	0322      	lsls	r2, r4, #12
 800178e:	1884      	adds	r4, r0, r2
 8001790:	633c      	str	r4, [r7, #48]	@ 0x30
 8001792:	eb41 0303 	adc.w	r3, r1, r3
 8001796:	637b      	str	r3, [r7, #52]	@ 0x34
 8001798:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	@ 0x30
 800179c:	e9c7 344a 	strd	r3, r4, [r7, #296]	@ 0x128
    var1_p = (((((int64_t)1) << 47) + var1_p) * ((int64_t)bmp280_calib.dig_P1)) >> 33;
 80017a0:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	@ 0x128
 80017a4:	f503 4100 	add.w	r1, r3, #32768	@ 0x8000
 80017a8:	f8c7 109c 	str.w	r1, [r7, #156]	@ 0x9c
 80017ac:	f8c7 2098 	str.w	r2, [r7, #152]	@ 0x98
 80017b0:	4b1a      	ldr	r3, [pc, #104]	@ (800181c <read_baro+0x398>)
 80017b2:	88db      	ldrh	r3, [r3, #6]
 80017b4:	b29b      	uxth	r3, r3
 80017b6:	2200      	movs	r2, #0
 80017b8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80017bc:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80017c0:	e9d7 4526 	ldrd	r4, r5, [r7, #152]	@ 0x98
 80017c4:	462b      	mov	r3, r5
 80017c6:	e9d7 8924 	ldrd	r8, r9, [r7, #144]	@ 0x90
 80017ca:	4642      	mov	r2, r8
 80017cc:	fb02 f203 	mul.w	r2, r2, r3
 80017d0:	464b      	mov	r3, r9
 80017d2:	4621      	mov	r1, r4
 80017d4:	fb01 f303 	mul.w	r3, r1, r3
 80017d8:	4413      	add	r3, r2
 80017da:	4622      	mov	r2, r4
 80017dc:	4641      	mov	r1, r8
 80017de:	fba2 1201 	umull	r1, r2, r2, r1
 80017e2:	f8c7 20f4 	str.w	r2, [r7, #244]	@ 0xf4
 80017e6:	460a      	mov	r2, r1
 80017e8:	f8c7 20f0 	str.w	r2, [r7, #240]	@ 0xf0
 80017ec:	f8d7 20f4 	ldr.w	r2, [r7, #244]	@ 0xf4
 80017f0:	4413      	add	r3, r2
 80017f2:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 80017f6:	f04f 0200 	mov.w	r2, #0
 80017fa:	f04f 0300 	mov.w	r3, #0
 80017fe:	e9d7 453c 	ldrd	r4, r5, [r7, #240]	@ 0xf0
 8001802:	4629      	mov	r1, r5
 8001804:	104a      	asrs	r2, r1, #1
 8001806:	4629      	mov	r1, r5
 8001808:	17cb      	asrs	r3, r1, #31
 800180a:	e9c7 234a 	strd	r2, r3, [r7, #296]	@ 0x128

    if (var1_p == 0) return HAL_ERROR; // avoid division by zero
 800180e:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	@ 0x128
 8001812:	4313      	orrs	r3, r2
 8001814:	d108      	bne.n	8001828 <read_baro+0x3a4>
 8001816:	2301      	movs	r3, #1
 8001818:	e171      	b.n	8001afe <read_baro+0x67a>
 800181a:	bf00      	nop
 800181c:	20000238 	.word	0x20000238
 8001820:	20000250 	.word	0x20000250
 8001824:	42c80000 	.word	0x42c80000

    p = 1048576 - adc_p;
 8001828:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 800182c:	f5c3 1380 	rsb	r3, r3, #1048576	@ 0x100000
 8001830:	17da      	asrs	r2, r3, #31
 8001832:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001834:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001836:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	@ 0x28
 800183a:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
    p = (((p << 31) - var2_p) * 3125) / var1_p;
 800183e:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8001842:	105b      	asrs	r3, r3, #1
 8001844:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8001848:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 800184c:	07db      	lsls	r3, r3, #31
 800184e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8001852:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 8001856:	e9d7 4522 	ldrd	r4, r5, [r7, #136]	@ 0x88
 800185a:	4621      	mov	r1, r4
 800185c:	1a89      	subs	r1, r1, r2
 800185e:	f8c7 1080 	str.w	r1, [r7, #128]	@ 0x80
 8001862:	4629      	mov	r1, r5
 8001864:	eb61 0303 	sbc.w	r3, r1, r3
 8001868:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800186c:	e9d7 4520 	ldrd	r4, r5, [r7, #128]	@ 0x80
 8001870:	4622      	mov	r2, r4
 8001872:	462b      	mov	r3, r5
 8001874:	1891      	adds	r1, r2, r2
 8001876:	6239      	str	r1, [r7, #32]
 8001878:	415b      	adcs	r3, r3
 800187a:	627b      	str	r3, [r7, #36]	@ 0x24
 800187c:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001880:	4621      	mov	r1, r4
 8001882:	1851      	adds	r1, r2, r1
 8001884:	61b9      	str	r1, [r7, #24]
 8001886:	4629      	mov	r1, r5
 8001888:	414b      	adcs	r3, r1
 800188a:	61fb      	str	r3, [r7, #28]
 800188c:	f04f 0200 	mov.w	r2, #0
 8001890:	f04f 0300 	mov.w	r3, #0
 8001894:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 8001898:	4649      	mov	r1, r9
 800189a:	018b      	lsls	r3, r1, #6
 800189c:	4641      	mov	r1, r8
 800189e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80018a2:	4641      	mov	r1, r8
 80018a4:	018a      	lsls	r2, r1, #6
 80018a6:	4641      	mov	r1, r8
 80018a8:	1889      	adds	r1, r1, r2
 80018aa:	6139      	str	r1, [r7, #16]
 80018ac:	4649      	mov	r1, r9
 80018ae:	eb43 0101 	adc.w	r1, r3, r1
 80018b2:	6179      	str	r1, [r7, #20]
 80018b4:	f04f 0200 	mov.w	r2, #0
 80018b8:	f04f 0300 	mov.w	r3, #0
 80018bc:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 80018c0:	4649      	mov	r1, r9
 80018c2:	008b      	lsls	r3, r1, #2
 80018c4:	4641      	mov	r1, r8
 80018c6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80018ca:	4641      	mov	r1, r8
 80018cc:	008a      	lsls	r2, r1, #2
 80018ce:	4610      	mov	r0, r2
 80018d0:	4619      	mov	r1, r3
 80018d2:	4603      	mov	r3, r0
 80018d4:	4622      	mov	r2, r4
 80018d6:	189b      	adds	r3, r3, r2
 80018d8:	60bb      	str	r3, [r7, #8]
 80018da:	460b      	mov	r3, r1
 80018dc:	462a      	mov	r2, r5
 80018de:	eb42 0303 	adc.w	r3, r2, r3
 80018e2:	60fb      	str	r3, [r7, #12]
 80018e4:	f04f 0200 	mov.w	r2, #0
 80018e8:	f04f 0300 	mov.w	r3, #0
 80018ec:	e9d7 8902 	ldrd	r8, r9, [r7, #8]
 80018f0:	4649      	mov	r1, r9
 80018f2:	008b      	lsls	r3, r1, #2
 80018f4:	4641      	mov	r1, r8
 80018f6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80018fa:	4641      	mov	r1, r8
 80018fc:	008a      	lsls	r2, r1, #2
 80018fe:	4610      	mov	r0, r2
 8001900:	4619      	mov	r1, r3
 8001902:	4603      	mov	r3, r0
 8001904:	4622      	mov	r2, r4
 8001906:	189b      	adds	r3, r3, r2
 8001908:	67bb      	str	r3, [r7, #120]	@ 0x78
 800190a:	462b      	mov	r3, r5
 800190c:	460a      	mov	r2, r1
 800190e:	eb42 0303 	adc.w	r3, r2, r3
 8001912:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8001914:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	@ 0x128
 8001918:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 800191c:	f7ff faf2 	bl	8000f04 <__aeabi_ldivmod>
 8001920:	4602      	mov	r2, r0
 8001922:	460b      	mov	r3, r1
 8001924:	e9c7 2346 	strd	r2, r3, [r7, #280]	@ 0x118
    var1_p = (((int64_t)bmp280_calib.dig_P9) * (p >> 13) * (p >> 13)) >> 25;
 8001928:	4b78      	ldr	r3, [pc, #480]	@ (8001b0c <read_baro+0x688>)
 800192a:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 800192e:	b21b      	sxth	r3, r3
 8001930:	17da      	asrs	r2, r3, #31
 8001932:	673b      	str	r3, [r7, #112]	@ 0x70
 8001934:	677a      	str	r2, [r7, #116]	@ 0x74
 8001936:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 800193a:	f04f 0000 	mov.w	r0, #0
 800193e:	f04f 0100 	mov.w	r1, #0
 8001942:	0b50      	lsrs	r0, r2, #13
 8001944:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 8001948:	1359      	asrs	r1, r3, #13
 800194a:	e9d7 451c 	ldrd	r4, r5, [r7, #112]	@ 0x70
 800194e:	462b      	mov	r3, r5
 8001950:	fb00 f203 	mul.w	r2, r0, r3
 8001954:	4623      	mov	r3, r4
 8001956:	fb03 f301 	mul.w	r3, r3, r1
 800195a:	4413      	add	r3, r2
 800195c:	4622      	mov	r2, r4
 800195e:	fba2 1200 	umull	r1, r2, r2, r0
 8001962:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8001966:	460a      	mov	r2, r1
 8001968:	f8c7 20e8 	str.w	r2, [r7, #232]	@ 0xe8
 800196c:	f8d7 20ec 	ldr.w	r2, [r7, #236]	@ 0xec
 8001970:	4413      	add	r3, r2
 8001972:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8001976:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 800197a:	f04f 0000 	mov.w	r0, #0
 800197e:	f04f 0100 	mov.w	r1, #0
 8001982:	0b50      	lsrs	r0, r2, #13
 8001984:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 8001988:	1359      	asrs	r1, r3, #13
 800198a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800198e:	462b      	mov	r3, r5
 8001990:	fb00 f203 	mul.w	r2, r0, r3
 8001994:	4623      	mov	r3, r4
 8001996:	fb03 f301 	mul.w	r3, r3, r1
 800199a:	4413      	add	r3, r2
 800199c:	4622      	mov	r2, r4
 800199e:	fba2 1200 	umull	r1, r2, r2, r0
 80019a2:	f8c7 20e4 	str.w	r2, [r7, #228]	@ 0xe4
 80019a6:	460a      	mov	r2, r1
 80019a8:	f8c7 20e0 	str.w	r2, [r7, #224]	@ 0xe0
 80019ac:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80019b0:	4413      	add	r3, r2
 80019b2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80019b6:	f04f 0200 	mov.w	r2, #0
 80019ba:	f04f 0300 	mov.w	r3, #0
 80019be:	e9d7 4538 	ldrd	r4, r5, [r7, #224]	@ 0xe0
 80019c2:	4621      	mov	r1, r4
 80019c4:	0e4a      	lsrs	r2, r1, #25
 80019c6:	4629      	mov	r1, r5
 80019c8:	ea42 12c1 	orr.w	r2, r2, r1, lsl #7
 80019cc:	4629      	mov	r1, r5
 80019ce:	164b      	asrs	r3, r1, #25
 80019d0:	e9c7 234a 	strd	r2, r3, [r7, #296]	@ 0x128
    var2_p = (((int64_t)bmp280_calib.dig_P8) * p) >> 19;
 80019d4:	4b4d      	ldr	r3, [pc, #308]	@ (8001b0c <read_baro+0x688>)
 80019d6:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 80019da:	b21b      	sxth	r3, r3
 80019dc:	17da      	asrs	r2, r3, #31
 80019de:	66bb      	str	r3, [r7, #104]	@ 0x68
 80019e0:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80019e2:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 80019e6:	e9d7 451a 	ldrd	r4, r5, [r7, #104]	@ 0x68
 80019ea:	462a      	mov	r2, r5
 80019ec:	fb02 f203 	mul.w	r2, r2, r3
 80019f0:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80019f4:	4621      	mov	r1, r4
 80019f6:	fb01 f303 	mul.w	r3, r1, r3
 80019fa:	4413      	add	r3, r2
 80019fc:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 8001a00:	4621      	mov	r1, r4
 8001a02:	fba2 1201 	umull	r1, r2, r2, r1
 8001a06:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8001a0a:	460a      	mov	r2, r1
 8001a0c:	f8c7 20d8 	str.w	r2, [r7, #216]	@ 0xd8
 8001a10:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8001a14:	4413      	add	r3, r2
 8001a16:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8001a1a:	f04f 0200 	mov.w	r2, #0
 8001a1e:	f04f 0300 	mov.w	r3, #0
 8001a22:	e9d7 4536 	ldrd	r4, r5, [r7, #216]	@ 0xd8
 8001a26:	4621      	mov	r1, r4
 8001a28:	0cca      	lsrs	r2, r1, #19
 8001a2a:	4629      	mov	r1, r5
 8001a2c:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
 8001a30:	4629      	mov	r1, r5
 8001a32:	14cb      	asrs	r3, r1, #19
 8001a34:	e9c7 2348 	strd	r2, r3, [r7, #288]	@ 0x120
    p = ((p + var1_p + var2_p) >> 8) + ((int64_t)bmp280_calib.dig_P7 << 4);
 8001a38:	e9d7 0146 	ldrd	r0, r1, [r7, #280]	@ 0x118
 8001a3c:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	@ 0x128
 8001a40:	1884      	adds	r4, r0, r2
 8001a42:	663c      	str	r4, [r7, #96]	@ 0x60
 8001a44:	eb41 0303 	adc.w	r3, r1, r3
 8001a48:	667b      	str	r3, [r7, #100]	@ 0x64
 8001a4a:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 8001a4e:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8001a52:	4621      	mov	r1, r4
 8001a54:	1889      	adds	r1, r1, r2
 8001a56:	65b9      	str	r1, [r7, #88]	@ 0x58
 8001a58:	4629      	mov	r1, r5
 8001a5a:	eb43 0101 	adc.w	r1, r3, r1
 8001a5e:	65f9      	str	r1, [r7, #92]	@ 0x5c
 8001a60:	f04f 0000 	mov.w	r0, #0
 8001a64:	f04f 0100 	mov.w	r1, #0
 8001a68:	e9d7 4516 	ldrd	r4, r5, [r7, #88]	@ 0x58
 8001a6c:	4623      	mov	r3, r4
 8001a6e:	0a18      	lsrs	r0, r3, #8
 8001a70:	462b      	mov	r3, r5
 8001a72:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 8001a76:	462b      	mov	r3, r5
 8001a78:	1219      	asrs	r1, r3, #8
 8001a7a:	4b24      	ldr	r3, [pc, #144]	@ (8001b0c <read_baro+0x688>)
 8001a7c:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8001a80:	b21b      	sxth	r3, r3
 8001a82:	17da      	asrs	r2, r3, #31
 8001a84:	653b      	str	r3, [r7, #80]	@ 0x50
 8001a86:	657a      	str	r2, [r7, #84]	@ 0x54
 8001a88:	f04f 0200 	mov.w	r2, #0
 8001a8c:	f04f 0300 	mov.w	r3, #0
 8001a90:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8001a94:	464c      	mov	r4, r9
 8001a96:	0123      	lsls	r3, r4, #4
 8001a98:	4644      	mov	r4, r8
 8001a9a:	ea43 7314 	orr.w	r3, r3, r4, lsr #28
 8001a9e:	4644      	mov	r4, r8
 8001aa0:	0122      	lsls	r2, r4, #4
 8001aa2:	1884      	adds	r4, r0, r2
 8001aa4:	603c      	str	r4, [r7, #0]
 8001aa6:	eb41 0303 	adc.w	r3, r1, r3
 8001aaa:	607b      	str	r3, [r7, #4]
 8001aac:	e9d7 3400 	ldrd	r3, r4, [r7]
 8001ab0:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118

    telemetry->pressure = p / 25600.0f; // hPa
 8001ab4:	e9d7 0146 	ldrd	r0, r1, [r7, #280]	@ 0x118
 8001ab8:	f7ff f9e6 	bl	8000e88 <__aeabi_l2f>
 8001abc:	ee06 0a90 	vmov	s13, r0
 8001ac0:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 8001b10 <read_baro+0x68c>
 8001ac4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001ac8:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8001acc:	edc3 7a08 	vstr	s15, [r3, #32]
    telemetry->pressure /= 10.0f;       // convert to kPa
 8001ad0:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8001ad4:	ed93 7a08 	vldr	s14, [r3, #32]
 8001ad8:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 8001adc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001ae0:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8001ae4:	edc3 7a08 	vstr	s15, [r3, #32]

    // Approximate altitude
    telemetry->altitude = calculate_altitude(telemetry);
 8001ae8:	f8d7 0108 	ldr.w	r0, [r7, #264]	@ 0x108
 8001aec:	f7ff fc08 	bl	8001300 <calculate_altitude>
 8001af0:	eef0 7a40 	vmov.f32	s15, s0
 8001af4:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8001af8:	edc3 7a06 	vstr	s15, [r3, #24]

    return HAL_OK;
 8001afc:	2300      	movs	r3, #0
}
 8001afe:	4618      	mov	r0, r3
 8001b00:	f507 77a0 	add.w	r7, r7, #320	@ 0x140
 8001b04:	46bd      	mov	sp, r7
 8001b06:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001b0a:	bf00      	nop
 8001b0c:	20000238 	.word	0x20000238
 8001b10:	46c80000 	.word	0x46c80000

08001b14 <init_commands>:
char glider_off_command[25];
char reset_state_command[14];
char set_coords_command[14];

void init_commands(void)
{
 8001b14:	b580      	push	{r7, lr}
 8001b16:	af00      	add	r7, sp, #0
	snprintf(sim_command, sizeof(sim_command), "CMD,%s,SIM,", TEAM_ID);
 8001b18:	4b2a      	ldr	r3, [pc, #168]	@ (8001bc4 <init_commands+0xb0>)
 8001b1a:	4a2b      	ldr	r2, [pc, #172]	@ (8001bc8 <init_commands+0xb4>)
 8001b1c:	210e      	movs	r1, #14
 8001b1e:	482b      	ldr	r0, [pc, #172]	@ (8001bcc <init_commands+0xb8>)
 8001b20:	f008 ff6c 	bl	800a9fc <sniprintf>
	snprintf(simp_command, sizeof(simp_command), "CMD,%s,SIMP,", TEAM_ID);
 8001b24:	4b27      	ldr	r3, [pc, #156]	@ (8001bc4 <init_commands+0xb0>)
 8001b26:	4a2a      	ldr	r2, [pc, #168]	@ (8001bd0 <init_commands+0xbc>)
 8001b28:	210f      	movs	r1, #15
 8001b2a:	482a      	ldr	r0, [pc, #168]	@ (8001bd4 <init_commands+0xc0>)
 8001b2c:	f008 ff66 	bl	800a9fc <sniprintf>
	snprintf(set_time_command, sizeof(set_time_command), "CMD,%s,ST,", TEAM_ID);
 8001b30:	4b24      	ldr	r3, [pc, #144]	@ (8001bc4 <init_commands+0xb0>)
 8001b32:	4a29      	ldr	r2, [pc, #164]	@ (8001bd8 <init_commands+0xc4>)
 8001b34:	210d      	movs	r1, #13
 8001b36:	4829      	ldr	r0, [pc, #164]	@ (8001bdc <init_commands+0xc8>)
 8001b38:	f008 ff60 	bl	800a9fc <sniprintf>
	snprintf(cal_alt_command, sizeof(cal_alt_command), "CMD,%s,CAL", TEAM_ID);
 8001b3c:	4b21      	ldr	r3, [pc, #132]	@ (8001bc4 <init_commands+0xb0>)
 8001b3e:	4a28      	ldr	r2, [pc, #160]	@ (8001be0 <init_commands+0xcc>)
 8001b40:	210e      	movs	r1, #14
 8001b42:	4828      	ldr	r0, [pc, #160]	@ (8001be4 <init_commands+0xd0>)
 8001b44:	f008 ff5a 	bl	800a9fc <sniprintf>
	snprintf(tel_on_command, sizeof(tel_on_command), "CMD,%s,CX,ON", TEAM_ID);\
 8001b48:	4b1e      	ldr	r3, [pc, #120]	@ (8001bc4 <init_commands+0xb0>)
 8001b4a:	4a27      	ldr	r2, [pc, #156]	@ (8001be8 <init_commands+0xd4>)
 8001b4c:	210f      	movs	r1, #15
 8001b4e:	4827      	ldr	r0, [pc, #156]	@ (8001bec <init_commands+0xd8>)
 8001b50:	f008 ff54 	bl	800a9fc <sniprintf>
	snprintf(tel_off_command, sizeof(tel_off_command), "CMD,%s,CX,OFF", TEAM_ID);
 8001b54:	4b1b      	ldr	r3, [pc, #108]	@ (8001bc4 <init_commands+0xb0>)
 8001b56:	4a26      	ldr	r2, [pc, #152]	@ (8001bf0 <init_commands+0xdc>)
 8001b58:	2110      	movs	r1, #16
 8001b5a:	4826      	ldr	r0, [pc, #152]	@ (8001bf4 <init_commands+0xe0>)
 8001b5c:	f008 ff4e 	bl	800a9fc <sniprintf>
	snprintf(release_payload_command, sizeof(release_payload_command), "CMD,%s,MEC,PAYLOAD,ON", TEAM_ID);
 8001b60:	4b18      	ldr	r3, [pc, #96]	@ (8001bc4 <init_commands+0xb0>)
 8001b62:	4a25      	ldr	r2, [pc, #148]	@ (8001bf8 <init_commands+0xe4>)
 8001b64:	2119      	movs	r1, #25
 8001b66:	4825      	ldr	r0, [pc, #148]	@ (8001bfc <init_commands+0xe8>)
 8001b68:	f008 ff48 	bl	800a9fc <sniprintf>
	snprintf(reset_release_payload_command, sizeof(reset_release_payload_command), "CMD,%s,MEC,PAYLOAD,OFF", TEAM_ID);
 8001b6c:	4b15      	ldr	r3, [pc, #84]	@ (8001bc4 <init_commands+0xb0>)
 8001b6e:	4a24      	ldr	r2, [pc, #144]	@ (8001c00 <init_commands+0xec>)
 8001b70:	211a      	movs	r1, #26
 8001b72:	4824      	ldr	r0, [pc, #144]	@ (8001c04 <init_commands+0xf0>)
 8001b74:	f008 ff42 	bl	800a9fc <sniprintf>
	snprintf(release_container_command, sizeof(release_container_command), "CMD,%s,MEC,CONTAINER,ON", TEAM_ID);
 8001b78:	4b12      	ldr	r3, [pc, #72]	@ (8001bc4 <init_commands+0xb0>)
 8001b7a:	4a23      	ldr	r2, [pc, #140]	@ (8001c08 <init_commands+0xf4>)
 8001b7c:	211b      	movs	r1, #27
 8001b7e:	4823      	ldr	r0, [pc, #140]	@ (8001c0c <init_commands+0xf8>)
 8001b80:	f008 ff3c 	bl	800a9fc <sniprintf>
	snprintf(reset_release_container_command, sizeof(reset_release_container_command), "CMD,%s,MEC,CONTAINER,OFF", TEAM_ID);
 8001b84:	4b0f      	ldr	r3, [pc, #60]	@ (8001bc4 <init_commands+0xb0>)
 8001b86:	4a22      	ldr	r2, [pc, #136]	@ (8001c10 <init_commands+0xfc>)
 8001b88:	211c      	movs	r1, #28
 8001b8a:	4822      	ldr	r0, [pc, #136]	@ (8001c14 <init_commands+0x100>)
 8001b8c:	f008 ff36 	bl	800a9fc <sniprintf>
	snprintf(glider_on_command, sizeof(glider_on_command), "CMD,%s,MEC,GLIDER,ON", TEAM_ID);
 8001b90:	4b0c      	ldr	r3, [pc, #48]	@ (8001bc4 <init_commands+0xb0>)
 8001b92:	4a21      	ldr	r2, [pc, #132]	@ (8001c18 <init_commands+0x104>)
 8001b94:	2118      	movs	r1, #24
 8001b96:	4821      	ldr	r0, [pc, #132]	@ (8001c1c <init_commands+0x108>)
 8001b98:	f008 ff30 	bl	800a9fc <sniprintf>
	snprintf(glider_off_command, sizeof(glider_off_command), "CMD,%s,MEC,GLIDER,OFF", TEAM_ID);
 8001b9c:	4b09      	ldr	r3, [pc, #36]	@ (8001bc4 <init_commands+0xb0>)
 8001b9e:	4a20      	ldr	r2, [pc, #128]	@ (8001c20 <init_commands+0x10c>)
 8001ba0:	2119      	movs	r1, #25
 8001ba2:	4820      	ldr	r0, [pc, #128]	@ (8001c24 <init_commands+0x110>)
 8001ba4:	f008 ff2a 	bl	800a9fc <sniprintf>
	snprintf(reset_state_command, sizeof(reset_state_command), "CMD,%s,RST", TEAM_ID);
 8001ba8:	4b06      	ldr	r3, [pc, #24]	@ (8001bc4 <init_commands+0xb0>)
 8001baa:	4a1f      	ldr	r2, [pc, #124]	@ (8001c28 <init_commands+0x114>)
 8001bac:	210e      	movs	r1, #14
 8001bae:	481f      	ldr	r0, [pc, #124]	@ (8001c2c <init_commands+0x118>)
 8001bb0:	f008 ff24 	bl	800a9fc <sniprintf>
	snprintf(set_coords_command, sizeof(set_coords_command), "CMD,%s,SC,", TEAM_ID);
 8001bb4:	4b03      	ldr	r3, [pc, #12]	@ (8001bc4 <init_commands+0xb0>)
 8001bb6:	4a1e      	ldr	r2, [pc, #120]	@ (8001c30 <init_commands+0x11c>)
 8001bb8:	210e      	movs	r1, #14
 8001bba:	481e      	ldr	r0, [pc, #120]	@ (8001c34 <init_commands+0x120>)
 8001bbc:	f008 ff1e 	bl	800a9fc <sniprintf>
}
 8001bc0:	bf00      	nop
 8001bc2:	bd80      	pop	{r7, pc}
 8001bc4:	0800e798 	.word	0x0800e798
 8001bc8:	0800e7a0 	.word	0x0800e7a0
 8001bcc:	20000254 	.word	0x20000254
 8001bd0:	0800e7ac 	.word	0x0800e7ac
 8001bd4:	20000264 	.word	0x20000264
 8001bd8:	0800e7bc 	.word	0x0800e7bc
 8001bdc:	20000274 	.word	0x20000274
 8001be0:	0800e7c8 	.word	0x0800e7c8
 8001be4:	20000284 	.word	0x20000284
 8001be8:	0800e7d4 	.word	0x0800e7d4
 8001bec:	20000294 	.word	0x20000294
 8001bf0:	0800e7e4 	.word	0x0800e7e4
 8001bf4:	200002a4 	.word	0x200002a4
 8001bf8:	0800e7f4 	.word	0x0800e7f4
 8001bfc:	200002b4 	.word	0x200002b4
 8001c00:	0800e80c 	.word	0x0800e80c
 8001c04:	200002d0 	.word	0x200002d0
 8001c08:	0800e824 	.word	0x0800e824
 8001c0c:	200002ec 	.word	0x200002ec
 8001c10:	0800e83c 	.word	0x0800e83c
 8001c14:	20000308 	.word	0x20000308
 8001c18:	0800e858 	.word	0x0800e858
 8001c1c:	20000324 	.word	0x20000324
 8001c20:	0800e870 	.word	0x0800e870
 8001c24:	2000033c 	.word	0x2000033c
 8001c28:	0800e888 	.word	0x0800e888
 8001c2c:	20000358 	.word	0x20000358
 8001c30:	0800e894 	.word	0x0800e894
 8001c34:	20000368 	.word	0x20000368

08001c38 <handle_command>:

char pressure_str[7];

void handle_command(const char *cmd) {
 8001c38:	b580      	push	{r7, lr}
 8001c3a:	b088      	sub	sp, #32
 8001c3c:	af02      	add	r7, sp, #8
 8001c3e:	6078      	str	r0, [r7, #4]

	// SIM command
	if (strncmp(cmd, sim_command, strlen(sim_command)) == 0) {
 8001c40:	48bb      	ldr	r0, [pc, #748]	@ (8001f30 <handle_command+0x2f8>)
 8001c42:	f7fe fb45 	bl	80002d0 <strlen>
 8001c46:	4603      	mov	r3, r0
 8001c48:	461a      	mov	r2, r3
 8001c4a:	49b9      	ldr	r1, [pc, #740]	@ (8001f30 <handle_command+0x2f8>)
 8001c4c:	6878      	ldr	r0, [r7, #4]
 8001c4e:	f008 ffaf 	bl	800abb0 <strncmp>
 8001c52:	4603      	mov	r3, r0
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d138      	bne.n	8001cca <handle_command+0x92>

		// disable
		if (cmd[13] == 'D'){
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	330d      	adds	r3, #13
 8001c5c:	781b      	ldrb	r3, [r3, #0]
 8001c5e:	2b44      	cmp	r3, #68	@ 0x44
 8001c60:	d110      	bne.n	8001c84 <handle_command+0x4c>
			set_cmd_echo("SIMDISABLE", &telemetry);
 8001c62:	49b4      	ldr	r1, [pc, #720]	@ (8001f34 <handle_command+0x2fc>)
 8001c64:	48b4      	ldr	r0, [pc, #720]	@ (8001f38 <handle_command+0x300>)
 8001c66:	f001 fec5 	bl	80039f4 <set_cmd_echo>
			// Reset the altitude buffer if changing from sim to flight mode
			if (telemetry.mode == 'S'){
 8001c6a:	4bb2      	ldr	r3, [pc, #712]	@ (8001f34 <handle_command+0x2fc>)
 8001c6c:	799b      	ldrb	r3, [r3, #6]
 8001c6e:	2b53      	cmp	r3, #83	@ 0x53
 8001c70:	d101      	bne.n	8001c76 <handle_command+0x3e>
				reset_alt_dif_buf();
 8001c72:	f000 fb31 	bl	80022d8 <reset_alt_dif_buf>
			}
			telemetry.mode = 'F';
 8001c76:	4baf      	ldr	r3, [pc, #700]	@ (8001f34 <handle_command+0x2fc>)
 8001c78:	2246      	movs	r2, #70	@ 0x46
 8001c7a:	719a      	strb	r2, [r3, #6]
			telemetry.sim_enabled = 0;
 8001c7c:	4bad      	ldr	r3, [pc, #692]	@ (8001f34 <handle_command+0x2fc>)
 8001c7e:	2200      	movs	r2, #0
 8001c80:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
		}

		// enable
		if (cmd[13] == 'E'){
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	330d      	adds	r3, #13
 8001c88:	781b      	ldrb	r3, [r3, #0]
 8001c8a:	2b45      	cmp	r3, #69	@ 0x45
 8001c8c:	d107      	bne.n	8001c9e <handle_command+0x66>
			set_cmd_echo("SIMENABLE", &telemetry);
 8001c8e:	49a9      	ldr	r1, [pc, #676]	@ (8001f34 <handle_command+0x2fc>)
 8001c90:	48aa      	ldr	r0, [pc, #680]	@ (8001f3c <handle_command+0x304>)
 8001c92:	f001 feaf 	bl	80039f4 <set_cmd_echo>
			telemetry.sim_enabled = 1;
 8001c96:	4ba7      	ldr	r3, [pc, #668]	@ (8001f34 <handle_command+0x2fc>)
 8001c98:	2201      	movs	r2, #1
 8001c9a:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
		}

		// activate
		if (cmd[13] == 'A' && telemetry.sim_enabled == 1){
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	330d      	adds	r3, #13
 8001ca2:	781b      	ldrb	r3, [r3, #0]
 8001ca4:	2b41      	cmp	r3, #65	@ 0x41
 8001ca6:	f040 8252 	bne.w	800214e <handle_command+0x516>
 8001caa:	4ba2      	ldr	r3, [pc, #648]	@ (8001f34 <handle_command+0x2fc>)
 8001cac:	f893 30a0 	ldrb.w	r3, [r3, #160]	@ 0xa0
 8001cb0:	2b01      	cmp	r3, #1
 8001cb2:	f040 824c 	bne.w	800214e <handle_command+0x516>
			telemetry.mode = 'S';
 8001cb6:	4b9f      	ldr	r3, [pc, #636]	@ (8001f34 <handle_command+0x2fc>)
 8001cb8:	2253      	movs	r2, #83	@ 0x53
 8001cba:	719a      	strb	r2, [r3, #6]
			set_cmd_echo("SIMACTIVATE", &telemetry);
 8001cbc:	499d      	ldr	r1, [pc, #628]	@ (8001f34 <handle_command+0x2fc>)
 8001cbe:	48a0      	ldr	r0, [pc, #640]	@ (8001f40 <handle_command+0x308>)
 8001cc0:	f001 fe98 	bl	80039f4 <set_cmd_echo>
			reset_alt_dif_buf();
 8001cc4:	f000 fb08 	bl	80022d8 <reset_alt_dif_buf>
		// Update variable
		set_cmd_echo("SC", &telemetry);
		sscanf(&cmd[12], "%f,%f", &telemetry.target_latitude, &telemetry.target_longitude);
		telemetry.sim_enabled = 0;
	}
}
 8001cc8:	e241      	b.n	800214e <handle_command+0x516>
	else if (strncmp(cmd, simp_command, strlen(simp_command)) == 0) {
 8001cca:	489e      	ldr	r0, [pc, #632]	@ (8001f44 <handle_command+0x30c>)
 8001ccc:	f7fe fb00 	bl	80002d0 <strlen>
 8001cd0:	4603      	mov	r3, r0
 8001cd2:	461a      	mov	r2, r3
 8001cd4:	499b      	ldr	r1, [pc, #620]	@ (8001f44 <handle_command+0x30c>)
 8001cd6:	6878      	ldr	r0, [r7, #4]
 8001cd8:	f008 ff6a 	bl	800abb0 <strncmp>
 8001cdc:	4603      	mov	r3, r0
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d15d      	bne.n	8001d9e <handle_command+0x166>
		if (telemetry.mode == 'S') {
 8001ce2:	4b94      	ldr	r3, [pc, #592]	@ (8001f34 <handle_command+0x2fc>)
 8001ce4:	799b      	ldrb	r3, [r3, #6]
 8001ce6:	2b53      	cmp	r3, #83	@ 0x53
 8001ce8:	f040 8231 	bne.w	800214e <handle_command+0x516>
			strncpy(pressure_str, &cmd[14], 6);
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	330e      	adds	r3, #14
 8001cf0:	2206      	movs	r2, #6
 8001cf2:	4619      	mov	r1, r3
 8001cf4:	4894      	ldr	r0, [pc, #592]	@ (8001f48 <handle_command+0x310>)
 8001cf6:	f008 ff6d 	bl	800abd4 <strncpy>
			pressure_str[6] = '\0';
 8001cfa:	4b93      	ldr	r3, [pc, #588]	@ (8001f48 <handle_command+0x310>)
 8001cfc:	2200      	movs	r2, #0
 8001cfe:	719a      	strb	r2, [r3, #6]
			telemetry.pressure = atof(pressure_str)/1000;
 8001d00:	4891      	ldr	r0, [pc, #580]	@ (8001f48 <handle_command+0x310>)
 8001d02:	f007 f8ab 	bl	8008e5c <atof>
 8001d06:	ec51 0b10 	vmov	r0, r1, d0
 8001d0a:	f04f 0200 	mov.w	r2, #0
 8001d0e:	4b8f      	ldr	r3, [pc, #572]	@ (8001f4c <handle_command+0x314>)
 8001d10:	f7fe fdcc 	bl	80008ac <__aeabi_ddiv>
 8001d14:	4602      	mov	r2, r0
 8001d16:	460b      	mov	r3, r1
 8001d18:	4610      	mov	r0, r2
 8001d1a:	4619      	mov	r1, r3
 8001d1c:	f7fe ff94 	bl	8000c48 <__aeabi_d2f>
 8001d20:	4603      	mov	r3, r0
 8001d22:	4a84      	ldr	r2, [pc, #528]	@ (8001f34 <handle_command+0x2fc>)
 8001d24:	6213      	str	r3, [r2, #32]
			telemetry.altitude = calculate_altitude(&telemetry);
 8001d26:	4883      	ldr	r0, [pc, #524]	@ (8001f34 <handle_command+0x2fc>)
 8001d28:	f7ff faea 	bl	8001300 <calculate_altitude>
 8001d2c:	eef0 7a40 	vmov.f32	s15, s0
 8001d30:	4b80      	ldr	r3, [pc, #512]	@ (8001f34 <handle_command+0x2fc>)
 8001d32:	edc3 7a06 	vstr	s15, [r3, #24]
			update_alt_dif_buf(&telemetry);
 8001d36:	487f      	ldr	r0, [pc, #508]	@ (8001f34 <handle_command+0x2fc>)
 8001d38:	f000 fb68 	bl	800240c <update_alt_dif_buf>
			telemetry.max_altitude = fmaxf(telemetry.max_altitude, telemetry.altitude);
 8001d3c:	4b7d      	ldr	r3, [pc, #500]	@ (8001f34 <handle_command+0x2fc>)
 8001d3e:	edd3 7a2a 	vldr	s15, [r3, #168]	@ 0xa8
 8001d42:	4b7c      	ldr	r3, [pc, #496]	@ (8001f34 <handle_command+0x2fc>)
 8001d44:	ed93 7a06 	vldr	s14, [r3, #24]
 8001d48:	eef0 0a47 	vmov.f32	s1, s14
 8001d4c:	eeb0 0a67 	vmov.f32	s0, s15
 8001d50:	f00c f972 	bl	800e038 <fmaxf>
 8001d54:	eef0 7a40 	vmov.f32	s15, s0
 8001d58:	4b76      	ldr	r3, [pc, #472]	@ (8001f34 <handle_command+0x2fc>)
 8001d5a:	edc3 7a2a 	vstr	s15, [r3, #168]	@ 0xa8
			char temp[12] = "SIMP";
 8001d5e:	4a7c      	ldr	r2, [pc, #496]	@ (8001f50 <handle_command+0x318>)
 8001d60:	f107 030c 	add.w	r3, r7, #12
 8001d64:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001d68:	6018      	str	r0, [r3, #0]
 8001d6a:	3304      	adds	r3, #4
 8001d6c:	7019      	strb	r1, [r3, #0]
 8001d6e:	f107 0311 	add.w	r3, r7, #17
 8001d72:	2200      	movs	r2, #0
 8001d74:	601a      	str	r2, [r3, #0]
 8001d76:	f8c3 2003 	str.w	r2, [r3, #3]
			strcat(temp, pressure_str);
 8001d7a:	f107 030c 	add.w	r3, r7, #12
 8001d7e:	4972      	ldr	r1, [pc, #456]	@ (8001f48 <handle_command+0x310>)
 8001d80:	4618      	mov	r0, r3
 8001d82:	f008 ff06 	bl	800ab92 <strcat>
			set_cmd_echo(temp, &telemetry);
 8001d86:	f107 030c 	add.w	r3, r7, #12
 8001d8a:	496a      	ldr	r1, [pc, #424]	@ (8001f34 <handle_command+0x2fc>)
 8001d8c:	4618      	mov	r0, r3
 8001d8e:	f001 fe31 	bl	80039f4 <set_cmd_echo>
			memset(pressure_str, '\0', sizeof(pressure_str));
 8001d92:	2207      	movs	r2, #7
 8001d94:	2100      	movs	r1, #0
 8001d96:	486c      	ldr	r0, [pc, #432]	@ (8001f48 <handle_command+0x310>)
 8001d98:	f008 fef3 	bl	800ab82 <memset>
}
 8001d9c:	e1d7      	b.n	800214e <handle_command+0x516>
	else if (strncmp(cmd, set_time_command, strlen(set_time_command)) == 0) {
 8001d9e:	486d      	ldr	r0, [pc, #436]	@ (8001f54 <handle_command+0x31c>)
 8001da0:	f7fe fa96 	bl	80002d0 <strlen>
 8001da4:	4603      	mov	r3, r0
 8001da6:	461a      	mov	r2, r3
 8001da8:	496a      	ldr	r1, [pc, #424]	@ (8001f54 <handle_command+0x31c>)
 8001daa:	6878      	ldr	r0, [r7, #4]
 8001dac:	f008 ff00 	bl	800abb0 <strncmp>
 8001db0:	4603      	mov	r3, r0
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d17c      	bne.n	8001eb0 <handle_command+0x278>
		if (cmd[12]=='G') {
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	330c      	adds	r3, #12
 8001dba:	781b      	ldrb	r3, [r3, #0]
 8001dbc:	2b47      	cmp	r3, #71	@ 0x47
 8001dbe:	d116      	bne.n	8001dee <handle_command+0x1b6>
			telemetry.mission_time_hr = telemetry.gps_time_hr;
 8001dc0:	4b5c      	ldr	r3, [pc, #368]	@ (8001f34 <handle_command+0x2fc>)
 8001dc2:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8001dc6:	b25a      	sxtb	r2, r3
 8001dc8:	4b5a      	ldr	r3, [pc, #360]	@ (8001f34 <handle_command+0x2fc>)
 8001dca:	701a      	strb	r2, [r3, #0]
			telemetry.mission_time_min = telemetry.gps_time_min;
 8001dcc:	4b59      	ldr	r3, [pc, #356]	@ (8001f34 <handle_command+0x2fc>)
 8001dce:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8001dd2:	b25a      	sxtb	r2, r3
 8001dd4:	4b57      	ldr	r3, [pc, #348]	@ (8001f34 <handle_command+0x2fc>)
 8001dd6:	705a      	strb	r2, [r3, #1]
			telemetry.mission_time_sec = telemetry.gps_time_sec;
 8001dd8:	4b56      	ldr	r3, [pc, #344]	@ (8001f34 <handle_command+0x2fc>)
 8001dda:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8001dde:	b25a      	sxtb	r2, r3
 8001de0:	4b54      	ldr	r3, [pc, #336]	@ (8001f34 <handle_command+0x2fc>)
 8001de2:	709a      	strb	r2, [r3, #2]
			set_cmd_echo("STGPS", &telemetry);
 8001de4:	4953      	ldr	r1, [pc, #332]	@ (8001f34 <handle_command+0x2fc>)
 8001de6:	485c      	ldr	r0, [pc, #368]	@ (8001f58 <handle_command+0x320>)
 8001de8:	f001 fe04 	bl	80039f4 <set_cmd_echo>
}
 8001dec:	e1af      	b.n	800214e <handle_command+0x516>
			memset(temp, 0, sizeof(temp));
 8001dee:	f107 0308 	add.w	r3, r7, #8
 8001df2:	2203      	movs	r2, #3
 8001df4:	2100      	movs	r1, #0
 8001df6:	4618      	mov	r0, r3
 8001df8:	f008 fec3 	bl	800ab82 <memset>
			temp[0] = cmd[12];
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	330c      	adds	r3, #12
 8001e00:	781b      	ldrb	r3, [r3, #0]
 8001e02:	723b      	strb	r3, [r7, #8]
			temp[1] = cmd[13];
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	330d      	adds	r3, #13
 8001e08:	781b      	ldrb	r3, [r3, #0]
 8001e0a:	727b      	strb	r3, [r7, #9]
			telemetry.mission_time_hr = atoi(temp);
 8001e0c:	f107 0308 	add.w	r3, r7, #8
 8001e10:	4618      	mov	r0, r3
 8001e12:	f007 f826 	bl	8008e62 <atoi>
 8001e16:	4603      	mov	r3, r0
 8001e18:	b25a      	sxtb	r2, r3
 8001e1a:	4b46      	ldr	r3, [pc, #280]	@ (8001f34 <handle_command+0x2fc>)
 8001e1c:	701a      	strb	r2, [r3, #0]
			memset(temp, 0, sizeof(temp));
 8001e1e:	f107 0308 	add.w	r3, r7, #8
 8001e22:	2203      	movs	r2, #3
 8001e24:	2100      	movs	r1, #0
 8001e26:	4618      	mov	r0, r3
 8001e28:	f008 feab 	bl	800ab82 <memset>
			temp[0] = cmd[15];
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	330f      	adds	r3, #15
 8001e30:	781b      	ldrb	r3, [r3, #0]
 8001e32:	723b      	strb	r3, [r7, #8]
			temp[1] = cmd[16];
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	3310      	adds	r3, #16
 8001e38:	781b      	ldrb	r3, [r3, #0]
 8001e3a:	727b      	strb	r3, [r7, #9]
			telemetry.mission_time_min = atoi(temp);
 8001e3c:	f107 0308 	add.w	r3, r7, #8
 8001e40:	4618      	mov	r0, r3
 8001e42:	f007 f80e 	bl	8008e62 <atoi>
 8001e46:	4603      	mov	r3, r0
 8001e48:	b25a      	sxtb	r2, r3
 8001e4a:	4b3a      	ldr	r3, [pc, #232]	@ (8001f34 <handle_command+0x2fc>)
 8001e4c:	705a      	strb	r2, [r3, #1]
			memset(temp, 0, sizeof(temp));
 8001e4e:	f107 0308 	add.w	r3, r7, #8
 8001e52:	2203      	movs	r2, #3
 8001e54:	2100      	movs	r1, #0
 8001e56:	4618      	mov	r0, r3
 8001e58:	f008 fe93 	bl	800ab82 <memset>
			temp[0] = cmd[18];
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	3312      	adds	r3, #18
 8001e60:	781b      	ldrb	r3, [r3, #0]
 8001e62:	723b      	strb	r3, [r7, #8]
			temp[1] = cmd[19];
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	3313      	adds	r3, #19
 8001e68:	781b      	ldrb	r3, [r3, #0]
 8001e6a:	727b      	strb	r3, [r7, #9]
			telemetry.mission_time_sec = atoi(temp);
 8001e6c:	f107 0308 	add.w	r3, r7, #8
 8001e70:	4618      	mov	r0, r3
 8001e72:	f006 fff6 	bl	8008e62 <atoi>
 8001e76:	4603      	mov	r3, r0
 8001e78:	b25a      	sxtb	r2, r3
 8001e7a:	4b2e      	ldr	r3, [pc, #184]	@ (8001f34 <handle_command+0x2fc>)
 8001e7c:	709a      	strb	r2, [r3, #2]
			memset(telemetry.cmd_echo, '\0', sizeof(telemetry.cmd_echo));
 8001e7e:	2240      	movs	r2, #64	@ 0x40
 8001e80:	2100      	movs	r1, #0
 8001e82:	4836      	ldr	r0, [pc, #216]	@ (8001f5c <handle_command+0x324>)
 8001e84:	f008 fe7d 	bl	800ab82 <memset>
			snprintf(telemetry.cmd_echo, 11, "ST%02d:%02d:%02d", telemetry.mission_time_hr, telemetry.mission_time_min, telemetry.mission_time_sec);
 8001e88:	4b2a      	ldr	r3, [pc, #168]	@ (8001f34 <handle_command+0x2fc>)
 8001e8a:	f993 3000 	ldrsb.w	r3, [r3]
 8001e8e:	4619      	mov	r1, r3
 8001e90:	4b28      	ldr	r3, [pc, #160]	@ (8001f34 <handle_command+0x2fc>)
 8001e92:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8001e96:	461a      	mov	r2, r3
 8001e98:	4b26      	ldr	r3, [pc, #152]	@ (8001f34 <handle_command+0x2fc>)
 8001e9a:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8001e9e:	9301      	str	r3, [sp, #4]
 8001ea0:	9200      	str	r2, [sp, #0]
 8001ea2:	460b      	mov	r3, r1
 8001ea4:	4a2e      	ldr	r2, [pc, #184]	@ (8001f60 <handle_command+0x328>)
 8001ea6:	210b      	movs	r1, #11
 8001ea8:	482c      	ldr	r0, [pc, #176]	@ (8001f5c <handle_command+0x324>)
 8001eaa:	f008 fda7 	bl	800a9fc <sniprintf>
}
 8001eae:	e14e      	b.n	800214e <handle_command+0x516>
	else if (strncmp(cmd, cal_alt_command, strlen(cal_alt_command)) == 0) {
 8001eb0:	482c      	ldr	r0, [pc, #176]	@ (8001f64 <handle_command+0x32c>)
 8001eb2:	f7fe fa0d 	bl	80002d0 <strlen>
 8001eb6:	4603      	mov	r3, r0
 8001eb8:	461a      	mov	r2, r3
 8001eba:	492a      	ldr	r1, [pc, #168]	@ (8001f64 <handle_command+0x32c>)
 8001ebc:	6878      	ldr	r0, [r7, #4]
 8001ebe:	f008 fe77 	bl	800abb0 <strncmp>
 8001ec2:	4603      	mov	r3, r0
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d115      	bne.n	8001ef4 <handle_command+0x2bc>
		telemetry.altitude_offset -= telemetry.altitude;
 8001ec8:	4b1a      	ldr	r3, [pc, #104]	@ (8001f34 <handle_command+0x2fc>)
 8001eca:	ed93 7a29 	vldr	s14, [r3, #164]	@ 0xa4
 8001ece:	4b19      	ldr	r3, [pc, #100]	@ (8001f34 <handle_command+0x2fc>)
 8001ed0:	edd3 7a06 	vldr	s15, [r3, #24]
 8001ed4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001ed8:	4b16      	ldr	r3, [pc, #88]	@ (8001f34 <handle_command+0x2fc>)
 8001eda:	edc3 7a29 	vstr	s15, [r3, #164]	@ 0xa4
		set_cmd_echo("CAL", &telemetry);
 8001ede:	4915      	ldr	r1, [pc, #84]	@ (8001f34 <handle_command+0x2fc>)
 8001ee0:	4821      	ldr	r0, [pc, #132]	@ (8001f68 <handle_command+0x330>)
 8001ee2:	f001 fd87 	bl	80039f4 <set_cmd_echo>
		reset_alt_dif_buf();
 8001ee6:	f000 f9f7 	bl	80022d8 <reset_alt_dif_buf>
		telemetry.sim_enabled = 0;
 8001eea:	4b12      	ldr	r3, [pc, #72]	@ (8001f34 <handle_command+0x2fc>)
 8001eec:	2200      	movs	r2, #0
 8001eee:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
}
 8001ef2:	e12c      	b.n	800214e <handle_command+0x516>
	else if (strncmp(cmd, tel_on_command, strlen(tel_on_command)) == 0) {
 8001ef4:	481d      	ldr	r0, [pc, #116]	@ (8001f6c <handle_command+0x334>)
 8001ef6:	f7fe f9eb 	bl	80002d0 <strlen>
 8001efa:	4603      	mov	r3, r0
 8001efc:	461a      	mov	r2, r3
 8001efe:	491b      	ldr	r1, [pc, #108]	@ (8001f6c <handle_command+0x334>)
 8001f00:	6878      	ldr	r0, [r7, #4]
 8001f02:	f008 fe55 	bl	800abb0 <strncmp>
 8001f06:	4603      	mov	r3, r0
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d135      	bne.n	8001f78 <handle_command+0x340>
		telemetry.telemetry_status = 1;
 8001f0c:	4b09      	ldr	r3, [pc, #36]	@ (8001f34 <handle_command+0x2fc>)
 8001f0e:	2201      	movs	r2, #1
 8001f10:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1
		set_cmd_echo("CXON", &telemetry);
 8001f14:	4907      	ldr	r1, [pc, #28]	@ (8001f34 <handle_command+0x2fc>)
 8001f16:	4816      	ldr	r0, [pc, #88]	@ (8001f70 <handle_command+0x338>)
 8001f18:	f001 fd6c 	bl	80039f4 <set_cmd_echo>
		telemetry.sim_enabled = 0;
 8001f1c:	4b05      	ldr	r3, [pc, #20]	@ (8001f34 <handle_command+0x2fc>)
 8001f1e:	2200      	movs	r2, #0
 8001f20:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
		flush_gps(&hi2c1, &telemetry);
 8001f24:	4903      	ldr	r1, [pc, #12]	@ (8001f34 <handle_command+0x2fc>)
 8001f26:	4813      	ldr	r0, [pc, #76]	@ (8001f74 <handle_command+0x33c>)
 8001f28:	f000 fdc6 	bl	8002ab8 <flush_gps>
}
 8001f2c:	e10f      	b.n	800214e <handle_command+0x516>
 8001f2e:	bf00      	nop
 8001f30:	20000254 	.word	0x20000254
 8001f34:	200006d0 	.word	0x200006d0
 8001f38:	0800e8a0 	.word	0x0800e8a0
 8001f3c:	0800e8ac 	.word	0x0800e8ac
 8001f40:	0800e8b8 	.word	0x0800e8b8
 8001f44:	20000264 	.word	0x20000264
 8001f48:	20000378 	.word	0x20000378
 8001f4c:	408f4000 	.word	0x408f4000
 8001f50:	0800e958 	.word	0x0800e958
 8001f54:	20000274 	.word	0x20000274
 8001f58:	0800e8c4 	.word	0x0800e8c4
 8001f5c:	20000725 	.word	0x20000725
 8001f60:	0800e8cc 	.word	0x0800e8cc
 8001f64:	20000284 	.word	0x20000284
 8001f68:	0800e8e0 	.word	0x0800e8e0
 8001f6c:	20000294 	.word	0x20000294
 8001f70:	0800e8e4 	.word	0x0800e8e4
 8001f74:	200005a4 	.word	0x200005a4
	else if (strncmp(cmd, tel_off_command, strlen(tel_off_command)) == 0) {
 8001f78:	4877      	ldr	r0, [pc, #476]	@ (8002158 <handle_command+0x520>)
 8001f7a:	f7fe f9a9 	bl	80002d0 <strlen>
 8001f7e:	4603      	mov	r3, r0
 8001f80:	461a      	mov	r2, r3
 8001f82:	4975      	ldr	r1, [pc, #468]	@ (8002158 <handle_command+0x520>)
 8001f84:	6878      	ldr	r0, [r7, #4]
 8001f86:	f008 fe13 	bl	800abb0 <strncmp>
 8001f8a:	4603      	mov	r3, r0
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	d10c      	bne.n	8001faa <handle_command+0x372>
		telemetry.telemetry_status = 0;
 8001f90:	4b72      	ldr	r3, [pc, #456]	@ (800215c <handle_command+0x524>)
 8001f92:	2200      	movs	r2, #0
 8001f94:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1
		set_cmd_echo("CXOFF", &telemetry);
 8001f98:	4970      	ldr	r1, [pc, #448]	@ (800215c <handle_command+0x524>)
 8001f9a:	4871      	ldr	r0, [pc, #452]	@ (8002160 <handle_command+0x528>)
 8001f9c:	f001 fd2a 	bl	80039f4 <set_cmd_echo>
		telemetry.sim_enabled = 0;
 8001fa0:	4b6e      	ldr	r3, [pc, #440]	@ (800215c <handle_command+0x524>)
 8001fa2:	2200      	movs	r2, #0
 8001fa4:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
}
 8001fa8:	e0d1      	b.n	800214e <handle_command+0x516>
	else if (strncmp(cmd, release_payload_command, strlen(release_payload_command)) == 0) {
 8001faa:	486e      	ldr	r0, [pc, #440]	@ (8002164 <handle_command+0x52c>)
 8001fac:	f7fe f990 	bl	80002d0 <strlen>
 8001fb0:	4603      	mov	r3, r0
 8001fb2:	461a      	mov	r2, r3
 8001fb4:	496b      	ldr	r1, [pc, #428]	@ (8002164 <handle_command+0x52c>)
 8001fb6:	6878      	ldr	r0, [r7, #4]
 8001fb8:	f008 fdfa 	bl	800abb0 <strncmp>
 8001fbc:	4603      	mov	r3, r0
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d10e      	bne.n	8001fe0 <handle_command+0x3a8>
		set_cmd_echo("MECPAYLOADON", &telemetry);
 8001fc2:	4966      	ldr	r1, [pc, #408]	@ (800215c <handle_command+0x524>)
 8001fc4:	4868      	ldr	r0, [pc, #416]	@ (8002168 <handle_command+0x530>)
 8001fc6:	f001 fd15 	bl	80039f4 <set_cmd_echo>
		Release_Payload();
 8001fca:	f001 f9d7 	bl	800337c <Release_Payload>
		telemetry.payload_released = 1;
 8001fce:	4b63      	ldr	r3, [pc, #396]	@ (800215c <handle_command+0x524>)
 8001fd0:	2201      	movs	r2, #1
 8001fd2:	f883 2096 	strb.w	r2, [r3, #150]	@ 0x96
		telemetry.sim_enabled = 0;
 8001fd6:	4b61      	ldr	r3, [pc, #388]	@ (800215c <handle_command+0x524>)
 8001fd8:	2200      	movs	r2, #0
 8001fda:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
}
 8001fde:	e0b6      	b.n	800214e <handle_command+0x516>
	else if (strncmp(cmd, reset_release_payload_command, strlen(reset_release_payload_command)) == 0) {
 8001fe0:	4862      	ldr	r0, [pc, #392]	@ (800216c <handle_command+0x534>)
 8001fe2:	f7fe f975 	bl	80002d0 <strlen>
 8001fe6:	4603      	mov	r3, r0
 8001fe8:	461a      	mov	r2, r3
 8001fea:	4960      	ldr	r1, [pc, #384]	@ (800216c <handle_command+0x534>)
 8001fec:	6878      	ldr	r0, [r7, #4]
 8001fee:	f008 fddf 	bl	800abb0 <strncmp>
 8001ff2:	4603      	mov	r3, r0
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	d10e      	bne.n	8002016 <handle_command+0x3de>
		set_cmd_echo("MECPAYLOADOFF", &telemetry);
 8001ff8:	4958      	ldr	r1, [pc, #352]	@ (800215c <handle_command+0x524>)
 8001ffa:	485d      	ldr	r0, [pc, #372]	@ (8002170 <handle_command+0x538>)
 8001ffc:	f001 fcfa 	bl	80039f4 <set_cmd_echo>
		Reset_Payload();
 8002000:	f001 f9e6 	bl	80033d0 <Reset_Payload>
		telemetry.payload_released = 0;
 8002004:	4b55      	ldr	r3, [pc, #340]	@ (800215c <handle_command+0x524>)
 8002006:	2200      	movs	r2, #0
 8002008:	f883 2096 	strb.w	r2, [r3, #150]	@ 0x96
		telemetry.sim_enabled = 0;
 800200c:	4b53      	ldr	r3, [pc, #332]	@ (800215c <handle_command+0x524>)
 800200e:	2200      	movs	r2, #0
 8002010:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
}
 8002014:	e09b      	b.n	800214e <handle_command+0x516>
	else if (strncmp(cmd, release_container_command, strlen(release_container_command)) == 0) {
 8002016:	4857      	ldr	r0, [pc, #348]	@ (8002174 <handle_command+0x53c>)
 8002018:	f7fe f95a 	bl	80002d0 <strlen>
 800201c:	4603      	mov	r3, r0
 800201e:	461a      	mov	r2, r3
 8002020:	4954      	ldr	r1, [pc, #336]	@ (8002174 <handle_command+0x53c>)
 8002022:	6878      	ldr	r0, [r7, #4]
 8002024:	f008 fdc4 	bl	800abb0 <strncmp>
 8002028:	4603      	mov	r3, r0
 800202a:	2b00      	cmp	r3, #0
 800202c:	d10e      	bne.n	800204c <handle_command+0x414>
		set_cmd_echo("MECCONTON", &telemetry);
 800202e:	494b      	ldr	r1, [pc, #300]	@ (800215c <handle_command+0x524>)
 8002030:	4851      	ldr	r0, [pc, #324]	@ (8002178 <handle_command+0x540>)
 8002032:	f001 fcdf 	bl	80039f4 <set_cmd_echo>
		Release_Container();
 8002036:	f001 f9f3 	bl	8003420 <Release_Container>
		telemetry.container_released = 1;
 800203a:	4b48      	ldr	r3, [pc, #288]	@ (800215c <handle_command+0x524>)
 800203c:	2201      	movs	r2, #1
 800203e:	f883 2095 	strb.w	r2, [r3, #149]	@ 0x95
		telemetry.sim_enabled = 0;
 8002042:	4b46      	ldr	r3, [pc, #280]	@ (800215c <handle_command+0x524>)
 8002044:	2200      	movs	r2, #0
 8002046:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
}
 800204a:	e080      	b.n	800214e <handle_command+0x516>
	else if (strncmp(cmd, reset_release_container_command, strlen(reset_release_container_command)) == 0) {
 800204c:	484b      	ldr	r0, [pc, #300]	@ (800217c <handle_command+0x544>)
 800204e:	f7fe f93f 	bl	80002d0 <strlen>
 8002052:	4603      	mov	r3, r0
 8002054:	461a      	mov	r2, r3
 8002056:	4949      	ldr	r1, [pc, #292]	@ (800217c <handle_command+0x544>)
 8002058:	6878      	ldr	r0, [r7, #4]
 800205a:	f008 fda9 	bl	800abb0 <strncmp>
 800205e:	4603      	mov	r3, r0
 8002060:	2b00      	cmp	r3, #0
 8002062:	d10e      	bne.n	8002082 <handle_command+0x44a>
		set_cmd_echo("MECCONTOFF", &telemetry);
 8002064:	493d      	ldr	r1, [pc, #244]	@ (800215c <handle_command+0x524>)
 8002066:	4846      	ldr	r0, [pc, #280]	@ (8002180 <handle_command+0x548>)
 8002068:	f001 fcc4 	bl	80039f4 <set_cmd_echo>
		Reset_Container();
 800206c:	f001 fa02 	bl	8003474 <Reset_Container>
		telemetry.container_released = 0;
 8002070:	4b3a      	ldr	r3, [pc, #232]	@ (800215c <handle_command+0x524>)
 8002072:	2200      	movs	r2, #0
 8002074:	f883 2095 	strb.w	r2, [r3, #149]	@ 0x95
		telemetry.sim_enabled = 0;
 8002078:	4b38      	ldr	r3, [pc, #224]	@ (800215c <handle_command+0x524>)
 800207a:	2200      	movs	r2, #0
 800207c:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
}
 8002080:	e065      	b.n	800214e <handle_command+0x516>
	else if (strncmp(cmd, glider_on_command, strlen(glider_on_command)) == 0) {
 8002082:	4840      	ldr	r0, [pc, #256]	@ (8002184 <handle_command+0x54c>)
 8002084:	f7fe f924 	bl	80002d0 <strlen>
 8002088:	4603      	mov	r3, r0
 800208a:	461a      	mov	r2, r3
 800208c:	493d      	ldr	r1, [pc, #244]	@ (8002184 <handle_command+0x54c>)
 800208e:	6878      	ldr	r0, [r7, #4]
 8002090:	f008 fd8e 	bl	800abb0 <strncmp>
 8002094:	4603      	mov	r3, r0
 8002096:	2b00      	cmp	r3, #0
 8002098:	d10c      	bne.n	80020b4 <handle_command+0x47c>
		set_cmd_echo("MECGLIDERON", &telemetry);
 800209a:	4930      	ldr	r1, [pc, #192]	@ (800215c <handle_command+0x524>)
 800209c:	483a      	ldr	r0, [pc, #232]	@ (8002188 <handle_command+0x550>)
 800209e:	f001 fca9 	bl	80039f4 <set_cmd_echo>
		telemetry.paraglider_active = 1;
 80020a2:	4b2e      	ldr	r3, [pc, #184]	@ (800215c <handle_command+0x524>)
 80020a4:	2201      	movs	r2, #1
 80020a6:	f883 2097 	strb.w	r2, [r3, #151]	@ 0x97
		telemetry.sim_enabled = 0;
 80020aa:	4b2c      	ldr	r3, [pc, #176]	@ (800215c <handle_command+0x524>)
 80020ac:	2200      	movs	r2, #0
 80020ae:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
}
 80020b2:	e04c      	b.n	800214e <handle_command+0x516>
	else if (strncmp(cmd, glider_off_command, strlen(glider_off_command)) == 0) {
 80020b4:	4835      	ldr	r0, [pc, #212]	@ (800218c <handle_command+0x554>)
 80020b6:	f7fe f90b 	bl	80002d0 <strlen>
 80020ba:	4603      	mov	r3, r0
 80020bc:	461a      	mov	r2, r3
 80020be:	4933      	ldr	r1, [pc, #204]	@ (800218c <handle_command+0x554>)
 80020c0:	6878      	ldr	r0, [r7, #4]
 80020c2:	f008 fd75 	bl	800abb0 <strncmp>
 80020c6:	4603      	mov	r3, r0
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	d10c      	bne.n	80020e6 <handle_command+0x4ae>
		set_cmd_echo("MECGLIDEROFF", &telemetry);
 80020cc:	4923      	ldr	r1, [pc, #140]	@ (800215c <handle_command+0x524>)
 80020ce:	4830      	ldr	r0, [pc, #192]	@ (8002190 <handle_command+0x558>)
 80020d0:	f001 fc90 	bl	80039f4 <set_cmd_echo>
		telemetry.paraglider_active = 0;
 80020d4:	4b21      	ldr	r3, [pc, #132]	@ (800215c <handle_command+0x524>)
 80020d6:	2200      	movs	r2, #0
 80020d8:	f883 2097 	strb.w	r2, [r3, #151]	@ 0x97
		telemetry.sim_enabled = 0;
 80020dc:	4b1f      	ldr	r3, [pc, #124]	@ (800215c <handle_command+0x524>)
 80020de:	2200      	movs	r2, #0
 80020e0:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
}
 80020e4:	e033      	b.n	800214e <handle_command+0x516>
	else if (strncmp(cmd, reset_state_command, strlen(reset_state_command)) == 0) {
 80020e6:	482b      	ldr	r0, [pc, #172]	@ (8002194 <handle_command+0x55c>)
 80020e8:	f7fe f8f2 	bl	80002d0 <strlen>
 80020ec:	4603      	mov	r3, r0
 80020ee:	461a      	mov	r2, r3
 80020f0:	4928      	ldr	r1, [pc, #160]	@ (8002194 <handle_command+0x55c>)
 80020f2:	6878      	ldr	r0, [r7, #4]
 80020f4:	f008 fd5c 	bl	800abb0 <strncmp>
 80020f8:	4603      	mov	r3, r0
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d10b      	bne.n	8002116 <handle_command+0x4de>
		set_cmd_echo("RST", &telemetry);
 80020fe:	4917      	ldr	r1, [pc, #92]	@ (800215c <handle_command+0x524>)
 8002100:	4825      	ldr	r0, [pc, #148]	@ (8002198 <handle_command+0x560>)
 8002102:	f001 fc77 	bl	80039f4 <set_cmd_echo>
		reset_state(&telemetry);
 8002106:	4815      	ldr	r0, [pc, #84]	@ (800215c <handle_command+0x524>)
 8002108:	f001 fc40 	bl	800398c <reset_state>
		telemetry.sim_enabled = 0;
 800210c:	4b13      	ldr	r3, [pc, #76]	@ (800215c <handle_command+0x524>)
 800210e:	2200      	movs	r2, #0
 8002110:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
}
 8002114:	e01b      	b.n	800214e <handle_command+0x516>
	else if (strncmp(cmd, set_coords_command, strlen(set_coords_command)) == 0) {
 8002116:	4821      	ldr	r0, [pc, #132]	@ (800219c <handle_command+0x564>)
 8002118:	f7fe f8da 	bl	80002d0 <strlen>
 800211c:	4603      	mov	r3, r0
 800211e:	461a      	mov	r2, r3
 8002120:	491e      	ldr	r1, [pc, #120]	@ (800219c <handle_command+0x564>)
 8002122:	6878      	ldr	r0, [r7, #4]
 8002124:	f008 fd44 	bl	800abb0 <strncmp>
 8002128:	4603      	mov	r3, r0
 800212a:	2b00      	cmp	r3, #0
 800212c:	d10f      	bne.n	800214e <handle_command+0x516>
		set_cmd_echo("SC", &telemetry);
 800212e:	490b      	ldr	r1, [pc, #44]	@ (800215c <handle_command+0x524>)
 8002130:	481b      	ldr	r0, [pc, #108]	@ (80021a0 <handle_command+0x568>)
 8002132:	f001 fc5f 	bl	80039f4 <set_cmd_echo>
		sscanf(&cmd[12], "%f,%f", &telemetry.target_latitude, &telemetry.target_longitude);
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	f103 000c 	add.w	r0, r3, #12
 800213c:	4b19      	ldr	r3, [pc, #100]	@ (80021a4 <handle_command+0x56c>)
 800213e:	4a1a      	ldr	r2, [pc, #104]	@ (80021a8 <handle_command+0x570>)
 8002140:	491a      	ldr	r1, [pc, #104]	@ (80021ac <handle_command+0x574>)
 8002142:	f008 fcaf 	bl	800aaa4 <siscanf>
		telemetry.sim_enabled = 0;
 8002146:	4b05      	ldr	r3, [pc, #20]	@ (800215c <handle_command+0x524>)
 8002148:	2200      	movs	r2, #0
 800214a:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
}
 800214e:	bf00      	nop
 8002150:	3718      	adds	r7, #24
 8002152:	46bd      	mov	sp, r7
 8002154:	bd80      	pop	{r7, pc}
 8002156:	bf00      	nop
 8002158:	200002a4 	.word	0x200002a4
 800215c:	200006d0 	.word	0x200006d0
 8002160:	0800e8ec 	.word	0x0800e8ec
 8002164:	200002b4 	.word	0x200002b4
 8002168:	0800e8f4 	.word	0x0800e8f4
 800216c:	200002d0 	.word	0x200002d0
 8002170:	0800e904 	.word	0x0800e904
 8002174:	200002ec 	.word	0x200002ec
 8002178:	0800e914 	.word	0x0800e914
 800217c:	20000308 	.word	0x20000308
 8002180:	0800e920 	.word	0x0800e920
 8002184:	20000324 	.word	0x20000324
 8002188:	0800e92c 	.word	0x0800e92c
 800218c:	2000033c 	.word	0x2000033c
 8002190:	0800e938 	.word	0x0800e938
 8002194:	20000358 	.word	0x20000358
 8002198:	0800e948 	.word	0x0800e948
 800219c:	20000368 	.word	0x20000368
 80021a0:	0800e94c 	.word	0x0800e94c
 80021a4:	2000076c 	.word	0x2000076c
 80021a8:	20000768 	.word	0x20000768
 80021ac:	0800e950 	.word	0x0800e950

080021b0 <init_current>:
#define INA219_REG_POWER        0x03
#define INA219_REG_CURRENT      0x04
#define INA219_REG_CALIBRATION  0x05

void init_current(I2C_HandleTypeDef *hi2c)
{
 80021b0:	b580      	push	{r7, lr}
 80021b2:	b08a      	sub	sp, #40	@ 0x28
 80021b4:	af04      	add	r7, sp, #16
 80021b6:	6078      	str	r0, [r7, #4]
//	uint8_t ina_config[2] = {0x01, 0x9F};  // Example: 32V, 2A, 12-bit ADCs
//	HAL_I2C_Mem_Write(&hi2c1, INA219_ADDRESS, 0x00, 1, ina_config, 2, 1000);

	// NEW CODE --------------------------------------------------------------------------
	// Calibration for 0.1 shunt, 2A max
	uint16_t calib = 0x1A36;  // 6710 decimal
 80021b8:	f641 2336 	movw	r3, #6710	@ 0x1a36
 80021bc:	82fb      	strh	r3, [r7, #22]
	uint8_t calib_buf[2] = { calib >> 8, calib & 0xFF };
 80021be:	8afb      	ldrh	r3, [r7, #22]
 80021c0:	0a1b      	lsrs	r3, r3, #8
 80021c2:	b29b      	uxth	r3, r3
 80021c4:	b2db      	uxtb	r3, r3
 80021c6:	743b      	strb	r3, [r7, #16]
 80021c8:	8afb      	ldrh	r3, [r7, #22]
 80021ca:	b2db      	uxtb	r3, r3
 80021cc:	747b      	strb	r3, [r7, #17]

	HAL_I2C_Mem_Write(hi2c, INA219_ADDRESS,
 80021ce:	f04f 33ff 	mov.w	r3, #4294967295
 80021d2:	9302      	str	r3, [sp, #8]
 80021d4:	2302      	movs	r3, #2
 80021d6:	9301      	str	r3, [sp, #4]
 80021d8:	f107 0310 	add.w	r3, r7, #16
 80021dc:	9300      	str	r3, [sp, #0]
 80021de:	2301      	movs	r3, #1
 80021e0:	2205      	movs	r2, #5
 80021e2:	2180      	movs	r1, #128	@ 0x80
 80021e4:	6878      	ldr	r0, [r7, #4]
 80021e6:	f002 ffab 	bl	8005140 <HAL_I2C_Mem_Write>
					  INA219_REG_CALIBRATION,
					  I2C_MEMADD_SIZE_8BIT,
					  calib_buf, 2, HAL_MAX_DELAY);

	// Config: 32V range, 320mV shunt, 12-bit ADCs, continuous
	uint16_t config = 0x019F;
 80021ea:	f240 139f 	movw	r3, #415	@ 0x19f
 80021ee:	82bb      	strh	r3, [r7, #20]
	uint8_t config_buf[2] = { config >> 8, config & 0xFF };
 80021f0:	8abb      	ldrh	r3, [r7, #20]
 80021f2:	0a1b      	lsrs	r3, r3, #8
 80021f4:	b29b      	uxth	r3, r3
 80021f6:	b2db      	uxtb	r3, r3
 80021f8:	733b      	strb	r3, [r7, #12]
 80021fa:	8abb      	ldrh	r3, [r7, #20]
 80021fc:	b2db      	uxtb	r3, r3
 80021fe:	737b      	strb	r3, [r7, #13]

	HAL_I2C_Mem_Write(hi2c, INA219_ADDRESS,
 8002200:	f04f 33ff 	mov.w	r3, #4294967295
 8002204:	9302      	str	r3, [sp, #8]
 8002206:	2302      	movs	r3, #2
 8002208:	9301      	str	r3, [sp, #4]
 800220a:	f107 030c 	add.w	r3, r7, #12
 800220e:	9300      	str	r3, [sp, #0]
 8002210:	2301      	movs	r3, #1
 8002212:	2200      	movs	r2, #0
 8002214:	2180      	movs	r1, #128	@ 0x80
 8002216:	6878      	ldr	r0, [r7, #4]
 8002218:	f002 ff92 	bl	8005140 <HAL_I2C_Mem_Write>
					  INA219_REG_CONFIG,
					  I2C_MEMADD_SIZE_8BIT,
					  config_buf, 2, HAL_MAX_DELAY);
}
 800221c:	bf00      	nop
 800221e:	3718      	adds	r7, #24
 8002220:	46bd      	mov	sp, r7
 8002222:	bd80      	pop	{r7, pc}

08002224 <read_current>:

void read_current(I2C_HandleTypeDef *hi2c, Telemetry_t *telemetry) {
 8002224:	b580      	push	{r7, lr}
 8002226:	b088      	sub	sp, #32
 8002228:	af04      	add	r7, sp, #16
 800222a:	6078      	str	r0, [r7, #4]
 800222c:	6039      	str	r1, [r7, #0]

	// NEW CODE ----------------------------------------------------------------------------
	uint8_t buf[2];

	// ---------------- Bus Voltage ----------------
	if (HAL_I2C_Mem_Read(hi2c, INA219_ADDRESS,
 800222e:	f04f 33ff 	mov.w	r3, #4294967295
 8002232:	9302      	str	r3, [sp, #8]
 8002234:	2302      	movs	r3, #2
 8002236:	9301      	str	r3, [sp, #4]
 8002238:	f107 0308 	add.w	r3, r7, #8
 800223c:	9300      	str	r3, [sp, #0]
 800223e:	2301      	movs	r3, #1
 8002240:	2202      	movs	r2, #2
 8002242:	2180      	movs	r1, #128	@ 0x80
 8002244:	6878      	ldr	r0, [r7, #4]
 8002246:	f003 f875 	bl	8005334 <HAL_I2C_Mem_Read>
 800224a:	4603      	mov	r3, r0
 800224c:	2b00      	cmp	r3, #0
 800224e:	d116      	bne.n	800227e <read_current+0x5a>
						 INA219_REG_BUS_VOLT,
						 I2C_MEMADD_SIZE_8BIT,
						 buf, 2, HAL_MAX_DELAY) == HAL_OK)
	{
		uint16_t raw_bus = (buf[0] << 8) | buf[1];
 8002250:	7a3b      	ldrb	r3, [r7, #8]
 8002252:	021b      	lsls	r3, r3, #8
 8002254:	b21a      	sxth	r2, r3
 8002256:	7a7b      	ldrb	r3, [r7, #9]
 8002258:	b21b      	sxth	r3, r3
 800225a:	4313      	orrs	r3, r2
 800225c:	b21b      	sxth	r3, r3
 800225e:	81fb      	strh	r3, [r7, #14]
		raw_bus >>= 3; // remove CNVR + OVF bits
 8002260:	89fb      	ldrh	r3, [r7, #14]
 8002262:	08db      	lsrs	r3, r3, #3
 8002264:	81fb      	strh	r3, [r7, #14]

		telemetry->voltage = raw_bus * 0.004f; // 4 mV per bit
 8002266:	89fb      	ldrh	r3, [r7, #14]
 8002268:	ee07 3a90 	vmov	s15, r3
 800226c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002270:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 80022d0 <read_current+0xac>
 8002274:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002278:	683b      	ldr	r3, [r7, #0]
 800227a:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
	}

	// ---------------- Current ----------------
	if (HAL_I2C_Mem_Read(hi2c, INA219_ADDRESS,
 800227e:	f04f 33ff 	mov.w	r3, #4294967295
 8002282:	9302      	str	r3, [sp, #8]
 8002284:	2302      	movs	r3, #2
 8002286:	9301      	str	r3, [sp, #4]
 8002288:	f107 0308 	add.w	r3, r7, #8
 800228c:	9300      	str	r3, [sp, #0]
 800228e:	2301      	movs	r3, #1
 8002290:	2204      	movs	r2, #4
 8002292:	2180      	movs	r1, #128	@ 0x80
 8002294:	6878      	ldr	r0, [r7, #4]
 8002296:	f003 f84d 	bl	8005334 <HAL_I2C_Mem_Read>
 800229a:	4603      	mov	r3, r0
 800229c:	2b00      	cmp	r3, #0
 800229e:	d113      	bne.n	80022c8 <read_current+0xa4>
						 INA219_REG_CURRENT,
						 I2C_MEMADD_SIZE_8BIT,
						 buf, 2, HAL_MAX_DELAY) == HAL_OK)
	{
		int16_t raw_current = (int16_t)((buf[0] << 8) | buf[1]);
 80022a0:	7a3b      	ldrb	r3, [r7, #8]
 80022a2:	021b      	lsls	r3, r3, #8
 80022a4:	b21a      	sxth	r2, r3
 80022a6:	7a7b      	ldrb	r3, [r7, #9]
 80022a8:	b21b      	sxth	r3, r3
 80022aa:	4313      	orrs	r3, r2
 80022ac:	81bb      	strh	r3, [r7, #12]

		// Current LSB = 61 A
		telemetry->current = raw_current * 0.000061f; // Amps
 80022ae:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80022b2:	ee07 3a90 	vmov	s15, r3
 80022b6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80022ba:	ed9f 7a06 	vldr	s14, [pc, #24]	@ 80022d4 <read_current+0xb0>
 80022be:	ee67 7a87 	vmul.f32	s15, s15, s14
 80022c2:	683b      	ldr	r3, [r7, #0]
 80022c4:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28
	}
}
 80022c8:	bf00      	nop
 80022ca:	3710      	adds	r7, #16
 80022cc:	46bd      	mov	sp, r7
 80022ce:	bd80      	pop	{r7, pc}
 80022d0:	3b83126f 	.word	0x3b83126f
 80022d4:	387fda40 	.word	0x387fda40

080022d8 <reset_alt_dif_buf>:
float alt_dif_buffer[ALT_DIF_BUF_SIZE];
int alt_dif_buffer_idx = 0;
int prev_alt_time = 0;
float prev_alt;

void reset_alt_dif_buf(Telemetry_t *telemetry){
 80022d8:	b580      	push	{r7, lr}
 80022da:	b084      	sub	sp, #16
 80022dc:	af00      	add	r7, sp, #0
 80022de:	6078      	str	r0, [r7, #4]
	prev_alt_time = HAL_GetTick();
 80022e0:	f001 ff52 	bl	8004188 <HAL_GetTick>
 80022e4:	4603      	mov	r3, r0
 80022e6:	461a      	mov	r2, r3
 80022e8:	4b0c      	ldr	r3, [pc, #48]	@ (800231c <reset_alt_dif_buf+0x44>)
 80022ea:	601a      	str	r2, [r3, #0]
	for (int i = 0; i < ALT_DIF_BUF_SIZE; ++i){
 80022ec:	2300      	movs	r3, #0
 80022ee:	60fb      	str	r3, [r7, #12]
 80022f0:	e009      	b.n	8002306 <reset_alt_dif_buf+0x2e>
		alt_dif_buffer[i] = 0;
 80022f2:	4a0b      	ldr	r2, [pc, #44]	@ (8002320 <reset_alt_dif_buf+0x48>)
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	009b      	lsls	r3, r3, #2
 80022f8:	4413      	add	r3, r2
 80022fa:	f04f 0200 	mov.w	r2, #0
 80022fe:	601a      	str	r2, [r3, #0]
	for (int i = 0; i < ALT_DIF_BUF_SIZE; ++i){
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	3301      	adds	r3, #1
 8002304:	60fb      	str	r3, [r7, #12]
 8002306:	68fb      	ldr	r3, [r7, #12]
 8002308:	2b04      	cmp	r3, #4
 800230a:	ddf2      	ble.n	80022f2 <reset_alt_dif_buf+0x1a>
	}
	prev_alt = telemetry->altitude;
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	699b      	ldr	r3, [r3, #24]
 8002310:	4a04      	ldr	r2, [pc, #16]	@ (8002324 <reset_alt_dif_buf+0x4c>)
 8002312:	6013      	str	r3, [r2, #0]
}
 8002314:	bf00      	nop
 8002316:	3710      	adds	r7, #16
 8002318:	46bd      	mov	sp, r7
 800231a:	bd80      	pop	{r7, pc}
 800231c:	20000398 	.word	0x20000398
 8002320:	20000380 	.word	0x20000380
 8002324:	2000039c 	.word	0x2000039c

08002328 <get_avg_alt_dif>:

float get_avg_alt_dif() {
 8002328:	b5b0      	push	{r4, r5, r7, lr}
 800232a:	b084      	sub	sp, #16
 800232c:	af00      	add	r7, sp, #0
	float sum = 0;
 800232e:	f04f 0300 	mov.w	r3, #0
 8002332:	60fb      	str	r3, [r7, #12]
    float largest = alt_dif_buffer[0];
 8002334:	4b34      	ldr	r3, [pc, #208]	@ (8002408 <get_avg_alt_dif+0xe0>)
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	60bb      	str	r3, [r7, #8]
    float smallest = alt_dif_buffer[0];
 800233a:	4b33      	ldr	r3, [pc, #204]	@ (8002408 <get_avg_alt_dif+0xe0>)
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	607b      	str	r3, [r7, #4]
    for (int i = 0; i < ALT_DIF_BUF_SIZE; ++i){
 8002340:	2300      	movs	r3, #0
 8002342:	603b      	str	r3, [r7, #0]
 8002344:	e048      	b.n	80023d8 <get_avg_alt_dif+0xb0>
    	sum += alt_dif_buffer[i];
 8002346:	4a30      	ldr	r2, [pc, #192]	@ (8002408 <get_avg_alt_dif+0xe0>)
 8002348:	683b      	ldr	r3, [r7, #0]
 800234a:	009b      	lsls	r3, r3, #2
 800234c:	4413      	add	r3, r2
 800234e:	edd3 7a00 	vldr	s15, [r3]
 8002352:	ed97 7a03 	vldr	s14, [r7, #12]
 8002356:	ee77 7a27 	vadd.f32	s15, s14, s15
 800235a:	edc7 7a03 	vstr	s15, [r7, #12]
    	largest = fmax(largest, alt_dif_buffer[i]);
 800235e:	68b8      	ldr	r0, [r7, #8]
 8002360:	f7fe f922 	bl	80005a8 <__aeabi_f2d>
 8002364:	4604      	mov	r4, r0
 8002366:	460d      	mov	r5, r1
 8002368:	4a27      	ldr	r2, [pc, #156]	@ (8002408 <get_avg_alt_dif+0xe0>)
 800236a:	683b      	ldr	r3, [r7, #0]
 800236c:	009b      	lsls	r3, r3, #2
 800236e:	4413      	add	r3, r2
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	4618      	mov	r0, r3
 8002374:	f7fe f918 	bl	80005a8 <__aeabi_f2d>
 8002378:	4602      	mov	r2, r0
 800237a:	460b      	mov	r3, r1
 800237c:	ec43 2b11 	vmov	d1, r2, r3
 8002380:	ec45 4b10 	vmov	d0, r4, r5
 8002384:	f00b fdcf 	bl	800df26 <fmax>
 8002388:	ec53 2b10 	vmov	r2, r3, d0
 800238c:	4610      	mov	r0, r2
 800238e:	4619      	mov	r1, r3
 8002390:	f7fe fc5a 	bl	8000c48 <__aeabi_d2f>
 8002394:	4603      	mov	r3, r0
 8002396:	60bb      	str	r3, [r7, #8]
    	smallest = fmin (smallest, alt_dif_buffer[i]);
 8002398:	6878      	ldr	r0, [r7, #4]
 800239a:	f7fe f905 	bl	80005a8 <__aeabi_f2d>
 800239e:	4604      	mov	r4, r0
 80023a0:	460d      	mov	r5, r1
 80023a2:	4a19      	ldr	r2, [pc, #100]	@ (8002408 <get_avg_alt_dif+0xe0>)
 80023a4:	683b      	ldr	r3, [r7, #0]
 80023a6:	009b      	lsls	r3, r3, #2
 80023a8:	4413      	add	r3, r2
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	4618      	mov	r0, r3
 80023ae:	f7fe f8fb 	bl	80005a8 <__aeabi_f2d>
 80023b2:	4602      	mov	r2, r0
 80023b4:	460b      	mov	r3, r1
 80023b6:	ec43 2b11 	vmov	d1, r2, r3
 80023ba:	ec45 4b10 	vmov	d0, r4, r5
 80023be:	f00b fddc 	bl	800df7a <fmin>
 80023c2:	ec53 2b10 	vmov	r2, r3, d0
 80023c6:	4610      	mov	r0, r2
 80023c8:	4619      	mov	r1, r3
 80023ca:	f7fe fc3d 	bl	8000c48 <__aeabi_d2f>
 80023ce:	4603      	mov	r3, r0
 80023d0:	607b      	str	r3, [r7, #4]
    for (int i = 0; i < ALT_DIF_BUF_SIZE; ++i){
 80023d2:	683b      	ldr	r3, [r7, #0]
 80023d4:	3301      	adds	r3, #1
 80023d6:	603b      	str	r3, [r7, #0]
 80023d8:	683b      	ldr	r3, [r7, #0]
 80023da:	2b04      	cmp	r3, #4
 80023dc:	ddb3      	ble.n	8002346 <get_avg_alt_dif+0x1e>
    }
    return (sum - largest - smallest) / (ALT_DIF_BUF_SIZE - 2);
 80023de:	ed97 7a03 	vldr	s14, [r7, #12]
 80023e2:	edd7 7a02 	vldr	s15, [r7, #8]
 80023e6:	ee37 7a67 	vsub.f32	s14, s14, s15
 80023ea:	edd7 7a01 	vldr	s15, [r7, #4]
 80023ee:	ee77 7a67 	vsub.f32	s15, s14, s15
 80023f2:	eeb0 7a08 	vmov.f32	s14, #8	@ 0x40400000  3.0
 80023f6:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80023fa:	eef0 7a66 	vmov.f32	s15, s13
}
 80023fe:	eeb0 0a67 	vmov.f32	s0, s15
 8002402:	3710      	adds	r7, #16
 8002404:	46bd      	mov	sp, r7
 8002406:	bdb0      	pop	{r4, r5, r7, pc}
 8002408:	20000380 	.word	0x20000380

0800240c <update_alt_dif_buf>:

void update_alt_dif_buf(Telemetry_t *telemetry) {
 800240c:	b580      	push	{r7, lr}
 800240e:	b084      	sub	sp, #16
 8002410:	af00      	add	r7, sp, #0
 8002412:	6078      	str	r0, [r7, #4]
    float cur_time = HAL_GetTick();
 8002414:	f001 feb8 	bl	8004188 <HAL_GetTick>
 8002418:	ee07 0a90 	vmov	s15, r0
 800241c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002420:	edc7 7a03 	vstr	s15, [r7, #12]
    if (cur_time == prev_alt_time){
 8002424:	4b25      	ldr	r3, [pc, #148]	@ (80024bc <update_alt_dif_buf+0xb0>)
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	ee07 3a90 	vmov	s15, r3
 800242c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002430:	ed97 7a03 	vldr	s14, [r7, #12]
 8002434:	eeb4 7a67 	vcmp.f32	s14, s15
 8002438:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800243c:	d03a      	beq.n	80024b4 <update_alt_dif_buf+0xa8>
    	return;
    }
    alt_dif_buffer[alt_dif_buffer_idx] = (telemetry->altitude - prev_alt) / (cur_time - prev_alt_time) * 1000;
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	ed93 7a06 	vldr	s14, [r3, #24]
 8002444:	4b1e      	ldr	r3, [pc, #120]	@ (80024c0 <update_alt_dif_buf+0xb4>)
 8002446:	edd3 7a00 	vldr	s15, [r3]
 800244a:	ee77 6a67 	vsub.f32	s13, s14, s15
 800244e:	4b1b      	ldr	r3, [pc, #108]	@ (80024bc <update_alt_dif_buf+0xb0>)
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	ee07 3a90 	vmov	s15, r3
 8002456:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800245a:	ed97 7a03 	vldr	s14, [r7, #12]
 800245e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002462:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002466:	4b17      	ldr	r3, [pc, #92]	@ (80024c4 <update_alt_dif_buf+0xb8>)
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 80024c8 <update_alt_dif_buf+0xbc>
 800246e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002472:	4a16      	ldr	r2, [pc, #88]	@ (80024cc <update_alt_dif_buf+0xc0>)
 8002474:	009b      	lsls	r3, r3, #2
 8002476:	4413      	add	r3, r2
 8002478:	edc3 7a00 	vstr	s15, [r3]
	alt_dif_buffer_idx = (alt_dif_buffer_idx + 1) % ALT_DIF_BUF_SIZE;
 800247c:	4b11      	ldr	r3, [pc, #68]	@ (80024c4 <update_alt_dif_buf+0xb8>)
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	1c59      	adds	r1, r3, #1
 8002482:	4b13      	ldr	r3, [pc, #76]	@ (80024d0 <update_alt_dif_buf+0xc4>)
 8002484:	fb83 2301 	smull	r2, r3, r3, r1
 8002488:	105a      	asrs	r2, r3, #1
 800248a:	17cb      	asrs	r3, r1, #31
 800248c:	1ad2      	subs	r2, r2, r3
 800248e:	4613      	mov	r3, r2
 8002490:	009b      	lsls	r3, r3, #2
 8002492:	4413      	add	r3, r2
 8002494:	1aca      	subs	r2, r1, r3
 8002496:	4b0b      	ldr	r3, [pc, #44]	@ (80024c4 <update_alt_dif_buf+0xb8>)
 8002498:	601a      	str	r2, [r3, #0]
	prev_alt_time = cur_time;
 800249a:	edd7 7a03 	vldr	s15, [r7, #12]
 800249e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80024a2:	ee17 2a90 	vmov	r2, s15
 80024a6:	4b05      	ldr	r3, [pc, #20]	@ (80024bc <update_alt_dif_buf+0xb0>)
 80024a8:	601a      	str	r2, [r3, #0]
	prev_alt = telemetry->altitude;
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	699b      	ldr	r3, [r3, #24]
 80024ae:	4a04      	ldr	r2, [pc, #16]	@ (80024c0 <update_alt_dif_buf+0xb4>)
 80024b0:	6013      	str	r3, [r2, #0]
 80024b2:	e000      	b.n	80024b6 <update_alt_dif_buf+0xaa>
    	return;
 80024b4:	bf00      	nop
}
 80024b6:	3710      	adds	r7, #16
 80024b8:	46bd      	mov	sp, r7
 80024ba:	bd80      	pop	{r7, pc}
 80024bc:	20000398 	.word	0x20000398
 80024c0:	2000039c 	.word	0x2000039c
 80024c4:	20000394 	.word	0x20000394
 80024c8:	447a0000 	.word	0x447a0000
 80024cc:	20000380 	.word	0x20000380
 80024d0:	66666667 	.word	0x66666667
 80024d4:	00000000 	.word	0x00000000

080024d8 <update_fsm>:

void update_fsm(Telemetry_t *telemetry){
 80024d8:	b5b0      	push	{r4, r5, r7, lr}
 80024da:	b082      	sub	sp, #8
 80024dc:	af00      	add	r7, sp, #0
 80024de:	6078      	str	r0, [r7, #4]
	if (strcmp(telemetry->state, "LAUNCH_PAD") == 0){
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	3307      	adds	r3, #7
 80024e4:	497c      	ldr	r1, [pc, #496]	@ (80026d8 <update_fsm+0x200>)
 80024e6:	4618      	mov	r0, r3
 80024e8:	f7fd fe92 	bl	8000210 <strcmp>
 80024ec:	4603      	mov	r3, r0
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d115      	bne.n	800251e <update_fsm+0x46>
		if (get_avg_alt_dif() > LAUNCH_THRESHOLD){
 80024f2:	f7ff ff19 	bl	8002328 <get_avg_alt_dif>
 80024f6:	eef0 7a40 	vmov.f32	s15, s0
 80024fa:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 80024fe:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002502:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002506:	dc00      	bgt.n	800250a <update_fsm+0x32>
		if (get_avg_alt_dif() > LANDED_THRESHOLD && telemetry->sent_payload_release == 1){
			strcpy(telemetry->state, "LANDED");
			telemetry->paraglider_active = 0;
		}
	}
}
 8002508:	e0da      	b.n	80026c0 <update_fsm+0x1e8>
			strcpy(telemetry->state, "ASCENT");
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	3307      	adds	r3, #7
 800250e:	4a73      	ldr	r2, [pc, #460]	@ (80026dc <update_fsm+0x204>)
 8002510:	6810      	ldr	r0, [r2, #0]
 8002512:	6018      	str	r0, [r3, #0]
 8002514:	8891      	ldrh	r1, [r2, #4]
 8002516:	7992      	ldrb	r2, [r2, #6]
 8002518:	8099      	strh	r1, [r3, #4]
 800251a:	719a      	strb	r2, [r3, #6]
}
 800251c:	e0d0      	b.n	80026c0 <update_fsm+0x1e8>
	else if (strcmp(telemetry->state, "ASCENT") == 0){
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	3307      	adds	r3, #7
 8002522:	496e      	ldr	r1, [pc, #440]	@ (80026dc <update_fsm+0x204>)
 8002524:	4618      	mov	r0, r3
 8002526:	f7fd fe73 	bl	8000210 <strcmp>
 800252a:	4603      	mov	r3, r0
 800252c:	2b00      	cmp	r3, #0
 800252e:	d115      	bne.n	800255c <update_fsm+0x84>
		if (get_avg_alt_dif() < APOGEE_THRESHOLD){
 8002530:	f7ff fefa 	bl	8002328 <get_avg_alt_dif>
 8002534:	eef0 7a40 	vmov.f32	s15, s0
 8002538:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 800253c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002540:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002544:	d400      	bmi.n	8002548 <update_fsm+0x70>
}
 8002546:	e0bb      	b.n	80026c0 <update_fsm+0x1e8>
			strcpy(telemetry->state, "APOGEE");
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	3307      	adds	r3, #7
 800254c:	4a64      	ldr	r2, [pc, #400]	@ (80026e0 <update_fsm+0x208>)
 800254e:	6810      	ldr	r0, [r2, #0]
 8002550:	6018      	str	r0, [r3, #0]
 8002552:	8891      	ldrh	r1, [r2, #4]
 8002554:	7992      	ldrb	r2, [r2, #6]
 8002556:	8099      	strh	r1, [r3, #4]
 8002558:	719a      	strb	r2, [r3, #6]
}
 800255a:	e0b1      	b.n	80026c0 <update_fsm+0x1e8>
	else if (strcmp(telemetry->state, "APOGEE") == 0){
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	3307      	adds	r3, #7
 8002560:	495f      	ldr	r1, [pc, #380]	@ (80026e0 <update_fsm+0x208>)
 8002562:	4618      	mov	r0, r3
 8002564:	f7fd fe54 	bl	8000210 <strcmp>
 8002568:	4603      	mov	r3, r0
 800256a:	2b00      	cmp	r3, #0
 800256c:	d10e      	bne.n	800258c <update_fsm+0xb4>
		if (telemetry->sent_apogee == 1){
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	f893 30ac 	ldrb.w	r3, [r3, #172]	@ 0xac
 8002574:	2b01      	cmp	r3, #1
 8002576:	f040 80a3 	bne.w	80026c0 <update_fsm+0x1e8>
			strcpy(telemetry->state, "DESCENT");
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	3307      	adds	r3, #7
 800257e:	4959      	ldr	r1, [pc, #356]	@ (80026e4 <update_fsm+0x20c>)
 8002580:	461a      	mov	r2, r3
 8002582:	460b      	mov	r3, r1
 8002584:	cb03      	ldmia	r3!, {r0, r1}
 8002586:	6010      	str	r0, [r2, #0]
 8002588:	6051      	str	r1, [r2, #4]
}
 800258a:	e099      	b.n	80026c0 <update_fsm+0x1e8>
	else if (strcmp(telemetry->state, "DESCENT") == 0){
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	3307      	adds	r3, #7
 8002590:	4954      	ldr	r1, [pc, #336]	@ (80026e4 <update_fsm+0x20c>)
 8002592:	4618      	mov	r0, r3
 8002594:	f7fd fe3c 	bl	8000210 <strcmp>
 8002598:	4603      	mov	r3, r0
 800259a:	2b00      	cmp	r3, #0
 800259c:	d131      	bne.n	8002602 <update_fsm+0x12a>
		if (telemetry->altitude <= CONTAINER_RELEASE_ALT_PERCENTAGE * telemetry->max_altitude){
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	699b      	ldr	r3, [r3, #24]
 80025a2:	4618      	mov	r0, r3
 80025a4:	f7fe f800 	bl	80005a8 <__aeabi_f2d>
 80025a8:	4604      	mov	r4, r0
 80025aa:	460d      	mov	r5, r1
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80025b2:	4618      	mov	r0, r3
 80025b4:	f7fd fff8 	bl	80005a8 <__aeabi_f2d>
 80025b8:	a343      	add	r3, pc, #268	@ (adr r3, 80026c8 <update_fsm+0x1f0>)
 80025ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025be:	f7fe f84b 	bl	8000658 <__aeabi_dmul>
 80025c2:	4602      	mov	r2, r0
 80025c4:	460b      	mov	r3, r1
 80025c6:	4620      	mov	r0, r4
 80025c8:	4629      	mov	r1, r5
 80025ca:	f7fe fac1 	bl	8000b50 <__aeabi_dcmple>
 80025ce:	4603      	mov	r3, r0
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d100      	bne.n	80025d6 <update_fsm+0xfe>
}
 80025d4:	e074      	b.n	80026c0 <update_fsm+0x1e8>
			strcpy(telemetry->state, "PROBE_RELEASE");
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	3307      	adds	r3, #7
 80025da:	4a43      	ldr	r2, [pc, #268]	@ (80026e8 <update_fsm+0x210>)
 80025dc:	461c      	mov	r4, r3
 80025de:	4613      	mov	r3, r2
 80025e0:	cb07      	ldmia	r3!, {r0, r1, r2}
 80025e2:	6020      	str	r0, [r4, #0]
 80025e4:	6061      	str	r1, [r4, #4]
 80025e6:	60a2      	str	r2, [r4, #8]
 80025e8:	881b      	ldrh	r3, [r3, #0]
 80025ea:	81a3      	strh	r3, [r4, #12]
			Release_Container();
 80025ec:	f000 ff18 	bl	8003420 <Release_Container>
			telemetry->container_released = 1;
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	2201      	movs	r2, #1
 80025f4:	f883 2095 	strb.w	r2, [r3, #149]	@ 0x95
			telemetry->paraglider_active = 1;
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	2201      	movs	r2, #1
 80025fc:	f883 2097 	strb.w	r2, [r3, #151]	@ 0x97
}
 8002600:	e05e      	b.n	80026c0 <update_fsm+0x1e8>
	else if (strcmp(telemetry->state, "PROBE_RELEASE") == 0){
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	3307      	adds	r3, #7
 8002606:	4938      	ldr	r1, [pc, #224]	@ (80026e8 <update_fsm+0x210>)
 8002608:	4618      	mov	r0, r3
 800260a:	f7fd fe01 	bl	8000210 <strcmp>
 800260e:	4603      	mov	r3, r0
 8002610:	2b00      	cmp	r3, #0
 8002612:	d12a      	bne.n	800266a <update_fsm+0x192>
		if (telemetry->altitude <= PAYLOAD_RELEASE_ALT || get_avg_alt_dif() > LANDED_THRESHOLD){
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	edd3 7a06 	vldr	s15, [r3, #24]
 800261a:	eeb0 7a08 	vmov.f32	s14, #8	@ 0x40400000  3.0
 800261e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002622:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002626:	d90f      	bls.n	8002648 <update_fsm+0x170>
 8002628:	f7ff fe7e 	bl	8002328 <get_avg_alt_dif>
 800262c:	ee10 3a10 	vmov	r3, s0
 8002630:	4618      	mov	r0, r3
 8002632:	f7fd ffb9 	bl	80005a8 <__aeabi_f2d>
 8002636:	a326      	add	r3, pc, #152	@ (adr r3, 80026d0 <update_fsm+0x1f8>)
 8002638:	e9d3 2300 	ldrd	r2, r3, [r3]
 800263c:	f7fe fa9c 	bl	8000b78 <__aeabi_dcmpgt>
 8002640:	4603      	mov	r3, r0
 8002642:	2b00      	cmp	r3, #0
 8002644:	d100      	bne.n	8002648 <update_fsm+0x170>
}
 8002646:	e03b      	b.n	80026c0 <update_fsm+0x1e8>
			strcpy(telemetry->state, "PAYLOAD_RELEASE");
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	3307      	adds	r3, #7
 800264c:	4a27      	ldr	r2, [pc, #156]	@ (80026ec <update_fsm+0x214>)
 800264e:	461c      	mov	r4, r3
 8002650:	4615      	mov	r5, r2
 8002652:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002654:	6020      	str	r0, [r4, #0]
 8002656:	6061      	str	r1, [r4, #4]
 8002658:	60a2      	str	r2, [r4, #8]
 800265a:	60e3      	str	r3, [r4, #12]
			Release_Payload();
 800265c:	f000 fe8e 	bl	800337c <Release_Payload>
			telemetry->payload_released = 1;
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	2201      	movs	r2, #1
 8002664:	f883 2096 	strb.w	r2, [r3, #150]	@ 0x96
}
 8002668:	e02a      	b.n	80026c0 <update_fsm+0x1e8>
	else if (strcmp(telemetry->state, "PAYLOAD_RELEASE") == 0){
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	3307      	adds	r3, #7
 800266e:	491f      	ldr	r1, [pc, #124]	@ (80026ec <update_fsm+0x214>)
 8002670:	4618      	mov	r0, r3
 8002672:	f7fd fdcd 	bl	8000210 <strcmp>
 8002676:	4603      	mov	r3, r0
 8002678:	2b00      	cmp	r3, #0
 800267a:	d121      	bne.n	80026c0 <update_fsm+0x1e8>
		if (get_avg_alt_dif() > LANDED_THRESHOLD && telemetry->sent_payload_release == 1){
 800267c:	f7ff fe54 	bl	8002328 <get_avg_alt_dif>
 8002680:	ee10 3a10 	vmov	r3, s0
 8002684:	4618      	mov	r0, r3
 8002686:	f7fd ff8f 	bl	80005a8 <__aeabi_f2d>
 800268a:	a311      	add	r3, pc, #68	@ (adr r3, 80026d0 <update_fsm+0x1f8>)
 800268c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002690:	f7fe fa72 	bl	8000b78 <__aeabi_dcmpgt>
 8002694:	4603      	mov	r3, r0
 8002696:	2b00      	cmp	r3, #0
 8002698:	d100      	bne.n	800269c <update_fsm+0x1c4>
}
 800269a:	e011      	b.n	80026c0 <update_fsm+0x1e8>
		if (get_avg_alt_dif() > LANDED_THRESHOLD && telemetry->sent_payload_release == 1){
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	f893 30ad 	ldrb.w	r3, [r3, #173]	@ 0xad
 80026a2:	2b01      	cmp	r3, #1
 80026a4:	d10c      	bne.n	80026c0 <update_fsm+0x1e8>
			strcpy(telemetry->state, "LANDED");
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	3307      	adds	r3, #7
 80026aa:	4a11      	ldr	r2, [pc, #68]	@ (80026f0 <update_fsm+0x218>)
 80026ac:	6810      	ldr	r0, [r2, #0]
 80026ae:	6018      	str	r0, [r3, #0]
 80026b0:	8891      	ldrh	r1, [r2, #4]
 80026b2:	7992      	ldrb	r2, [r2, #6]
 80026b4:	8099      	strh	r1, [r3, #4]
 80026b6:	719a      	strb	r2, [r3, #6]
			telemetry->paraglider_active = 0;
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	2200      	movs	r2, #0
 80026bc:	f883 2097 	strb.w	r2, [r3, #151]	@ 0x97
}
 80026c0:	bf00      	nop
 80026c2:	3708      	adds	r7, #8
 80026c4:	46bd      	mov	sp, r7
 80026c6:	bdb0      	pop	{r4, r5, r7, pc}
 80026c8:	9999999a 	.word	0x9999999a
 80026cc:	3fe99999 	.word	0x3fe99999
 80026d0:	9999999a 	.word	0x9999999a
 80026d4:	bfc99999 	.word	0xbfc99999
 80026d8:	0800e964 	.word	0x0800e964
 80026dc:	0800e970 	.word	0x0800e970
 80026e0:	0800e978 	.word	0x0800e978
 80026e4:	0800e980 	.word	0x0800e980
 80026e8:	0800e988 	.word	0x0800e988
 80026ec:	0800e998 	.word	0x0800e998
 80026f0:	0800e9a8 	.word	0x0800e9a8

080026f4 <set_gps>:
char parse_buf[255];
char gps_lat_dir;
char gps_long_dir;
uint32_t time_dif;

uint8_t set_gps(char* buf, uint8_t order, Telemetry_t *telemetry){
 80026f4:	b580      	push	{r7, lr}
 80026f6:	b086      	sub	sp, #24
 80026f8:	af00      	add	r7, sp, #0
 80026fa:	60f8      	str	r0, [r7, #12]
 80026fc:	460b      	mov	r3, r1
 80026fe:	607a      	str	r2, [r7, #4]
 8002700:	72fb      	strb	r3, [r7, #11]
	char tmp[2];

	if(strlen(buf)==0)
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	781b      	ldrb	r3, [r3, #0]
 8002706:	2b00      	cmp	r3, #0
 8002708:	d101      	bne.n	800270e <set_gps+0x1a>
		return 0;
 800270a:	2300      	movs	r3, #0
 800270c:	e0cb      	b.n	80028a6 <set_gps+0x1b2>

	switch(order) {
 800270e:	7afb      	ldrb	r3, [r7, #11]
 8002710:	2b09      	cmp	r3, #9
 8002712:	f200 80c0 	bhi.w	8002896 <set_gps+0x1a2>
 8002716:	a201      	add	r2, pc, #4	@ (adr r2, 800271c <set_gps+0x28>)
 8002718:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800271c:	08002745 	.word	0x08002745
 8002720:	0800277d 	.word	0x0800277d
 8002724:	080027d7 	.word	0x080027d7
 8002728:	080027ff 	.word	0x080027ff
 800272c:	08002821 	.word	0x08002821
 8002730:	08002849 	.word	0x08002849
 8002734:	08002897 	.word	0x08002897
 8002738:	0800286b 	.word	0x0800286b
 800273c:	08002897 	.word	0x08002897
 8002740:	0800287d 	.word	0x0800287d
	case 0: //STATUS
		if (strlen(buf)<5 || buf[0] != 'G' || buf[2] != 'G' || buf[3] != 'G' || buf[4] != 'A'){
 8002744:	68f8      	ldr	r0, [r7, #12]
 8002746:	f7fd fdc3 	bl	80002d0 <strlen>
 800274a:	4603      	mov	r3, r0
 800274c:	2b04      	cmp	r3, #4
 800274e:	d913      	bls.n	8002778 <set_gps+0x84>
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	781b      	ldrb	r3, [r3, #0]
 8002754:	2b47      	cmp	r3, #71	@ 0x47
 8002756:	d10f      	bne.n	8002778 <set_gps+0x84>
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	3302      	adds	r3, #2
 800275c:	781b      	ldrb	r3, [r3, #0]
 800275e:	2b47      	cmp	r3, #71	@ 0x47
 8002760:	d10a      	bne.n	8002778 <set_gps+0x84>
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	3303      	adds	r3, #3
 8002766:	781b      	ldrb	r3, [r3, #0]
 8002768:	2b47      	cmp	r3, #71	@ 0x47
 800276a:	d105      	bne.n	8002778 <set_gps+0x84>
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	3304      	adds	r3, #4
 8002770:	781b      	ldrb	r3, [r3, #0]
 8002772:	2b41      	cmp	r3, #65	@ 0x41
 8002774:	f000 8091 	beq.w	800289a <set_gps+0x1a6>
			return 1;
 8002778:	2301      	movs	r3, #1
 800277a:	e094      	b.n	80028a6 <set_gps+0x1b2>
		}
		break;
	case 1: //TIME
		memcpy(tmp, &buf[0], 2);
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	881b      	ldrh	r3, [r3, #0]
 8002780:	b29b      	uxth	r3, r3
 8002782:	82bb      	strh	r3, [r7, #20]
		telemetry->gps_time_hr = atoi(tmp);
 8002784:	f107 0314 	add.w	r3, r7, #20
 8002788:	4618      	mov	r0, r3
 800278a:	f006 fb6a 	bl	8008e62 <atoi>
 800278e:	4603      	mov	r3, r0
 8002790:	b2da      	uxtb	r2, r3
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		memcpy(tmp, &buf[2], 2);
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	3302      	adds	r3, #2
 800279c:	881b      	ldrh	r3, [r3, #0]
 800279e:	b29b      	uxth	r3, r3
 80027a0:	82bb      	strh	r3, [r7, #20]
		telemetry->gps_time_min = atoi(tmp);
 80027a2:	f107 0314 	add.w	r3, r7, #20
 80027a6:	4618      	mov	r0, r3
 80027a8:	f006 fb5b 	bl	8008e62 <atoi>
 80027ac:	4603      	mov	r3, r0
 80027ae:	b2da      	uxtb	r2, r3
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
		memcpy(tmp, &buf[4], 2);
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	3304      	adds	r3, #4
 80027ba:	881b      	ldrh	r3, [r3, #0]
 80027bc:	b29b      	uxth	r3, r3
 80027be:	82bb      	strh	r3, [r7, #20]
		telemetry->gps_time_sec = atoi(tmp);
 80027c0:	f107 0314 	add.w	r3, r7, #20
 80027c4:	4618      	mov	r0, r3
 80027c6:	f006 fb4c 	bl	8008e62 <atoi>
 80027ca:	4603      	mov	r3, r0
 80027cc:	b2da      	uxtb	r2, r3
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

		break;
 80027d4:	e066      	b.n	80028a4 <set_gps+0x1b0>
	case 2: //LATITUDE
		telemetry->gps_latitude = atof(buf) / 100;
 80027d6:	68f8      	ldr	r0, [r7, #12]
 80027d8:	f006 fb40 	bl	8008e5c <atof>
 80027dc:	ec51 0b10 	vmov	r0, r1, d0
 80027e0:	f04f 0200 	mov.w	r2, #0
 80027e4:	4b32      	ldr	r3, [pc, #200]	@ (80028b0 <set_gps+0x1bc>)
 80027e6:	f7fe f861 	bl	80008ac <__aeabi_ddiv>
 80027ea:	4602      	mov	r2, r0
 80027ec:	460b      	mov	r3, r1
 80027ee:	4610      	mov	r0, r2
 80027f0:	4619      	mov	r1, r3
 80027f2:	f7fe fa29 	bl	8000c48 <__aeabi_d2f>
 80027f6:	4602      	mov	r2, r0
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	64da      	str	r2, [r3, #76]	@ 0x4c
		break;
 80027fc:	e052      	b.n	80028a4 <set_gps+0x1b0>
	case 3: //LATITUDE_DIR
		gps_lat_dir = *buf;
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	781a      	ldrb	r2, [r3, #0]
 8002802:	4b2c      	ldr	r3, [pc, #176]	@ (80028b4 <set_gps+0x1c0>)
 8002804:	701a      	strb	r2, [r3, #0]
		if (gps_lat_dir == 'S') {
 8002806:	4b2b      	ldr	r3, [pc, #172]	@ (80028b4 <set_gps+0x1c0>)
 8002808:	781b      	ldrb	r3, [r3, #0]
 800280a:	2b53      	cmp	r3, #83	@ 0x53
 800280c:	d147      	bne.n	800289e <set_gps+0x1aa>
			telemetry->gps_latitude*= -1;
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	edd3 7a13 	vldr	s15, [r3, #76]	@ 0x4c
 8002814:	eef1 7a67 	vneg.f32	s15, s15
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	edc3 7a13 	vstr	s15, [r3, #76]	@ 0x4c
		}
		break;
 800281e:	e03e      	b.n	800289e <set_gps+0x1aa>
	case 4: //LONGITUDE
		telemetry->gps_longitude = atof(buf) / 100;
 8002820:	68f8      	ldr	r0, [r7, #12]
 8002822:	f006 fb1b 	bl	8008e5c <atof>
 8002826:	ec51 0b10 	vmov	r0, r1, d0
 800282a:	f04f 0200 	mov.w	r2, #0
 800282e:	4b20      	ldr	r3, [pc, #128]	@ (80028b0 <set_gps+0x1bc>)
 8002830:	f7fe f83c 	bl	80008ac <__aeabi_ddiv>
 8002834:	4602      	mov	r2, r0
 8002836:	460b      	mov	r3, r1
 8002838:	4610      	mov	r0, r2
 800283a:	4619      	mov	r1, r3
 800283c:	f7fe fa04 	bl	8000c48 <__aeabi_d2f>
 8002840:	4602      	mov	r2, r0
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	651a      	str	r2, [r3, #80]	@ 0x50
		break;
 8002846:	e02d      	b.n	80028a4 <set_gps+0x1b0>
	case 5: //LONGITUDE DIR
		gps_long_dir = *buf;
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	781a      	ldrb	r2, [r3, #0]
 800284c:	4b1a      	ldr	r3, [pc, #104]	@ (80028b8 <set_gps+0x1c4>)
 800284e:	701a      	strb	r2, [r3, #0]
		if (gps_long_dir == 'W') {
 8002850:	4b19      	ldr	r3, [pc, #100]	@ (80028b8 <set_gps+0x1c4>)
 8002852:	781b      	ldrb	r3, [r3, #0]
 8002854:	2b57      	cmp	r3, #87	@ 0x57
 8002856:	d124      	bne.n	80028a2 <set_gps+0x1ae>
			telemetry->gps_longitude*= -1;
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	edd3 7a14 	vldr	s15, [r3, #80]	@ 0x50
 800285e:	eef1 7a67 	vneg.f32	s15, s15
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	edc3 7a14 	vstr	s15, [r3, #80]	@ 0x50
		}
		break;
 8002868:	e01b      	b.n	80028a2 <set_gps+0x1ae>
	case 7: //SATS
		telemetry->gps_sats = atoi(buf);
 800286a:	68f8      	ldr	r0, [r7, #12]
 800286c:	f006 faf9 	bl	8008e62 <atoi>
 8002870:	4603      	mov	r3, r0
 8002872:	b2da      	uxtb	r2, r3
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
		break;
 800287a:	e013      	b.n	80028a4 <set_gps+0x1b0>
	case 9: //ALTITUDE
		telemetry->gps_altitude = atof(buf);
 800287c:	68f8      	ldr	r0, [r7, #12]
 800287e:	f006 faed 	bl	8008e5c <atof>
 8002882:	ec53 2b10 	vmov	r2, r3, d0
 8002886:	4610      	mov	r0, r2
 8002888:	4619      	mov	r1, r3
 800288a:	f7fe f9dd 	bl	8000c48 <__aeabi_d2f>
 800288e:	4602      	mov	r2, r0
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	649a      	str	r2, [r3, #72]	@ 0x48
		break;
 8002894:	e006      	b.n	80028a4 <set_gps+0x1b0>
	default:
		break;
 8002896:	bf00      	nop
 8002898:	e004      	b.n	80028a4 <set_gps+0x1b0>
		break;
 800289a:	bf00      	nop
 800289c:	e002      	b.n	80028a4 <set_gps+0x1b0>
		break;
 800289e:	bf00      	nop
 80028a0:	e000      	b.n	80028a4 <set_gps+0x1b0>
		break;
 80028a2:	bf00      	nop
	}

	return 0;
 80028a4:	2300      	movs	r3, #0
}
 80028a6:	4618      	mov	r0, r3
 80028a8:	3718      	adds	r7, #24
 80028aa:	46bd      	mov	sp, r7
 80028ac:	bd80      	pop	{r7, pc}
 80028ae:	bf00      	nop
 80028b0:	40590000 	.word	0x40590000
 80028b4:	2000059f 	.word	0x2000059f
 80028b8:	200005a0 	.word	0x200005a0

080028bc <parse_nmea>:

bool parse_nmea(char *buf, Telemetry_t *telemetry){
 80028bc:	b580      	push	{r7, lr}
 80028be:	b084      	sub	sp, #16
 80028c0:	af00      	add	r7, sp, #0
 80028c2:	6078      	str	r0, [r7, #4]
 80028c4:	6039      	str	r1, [r7, #0]
	uint8_t i;
	uint8_t last = 0;
 80028c6:	2300      	movs	r3, #0
 80028c8:	73bb      	strb	r3, [r7, #14]
	uint8_t order = 0;
 80028ca:	2300      	movs	r3, #0
 80028cc:	737b      	strb	r3, [r7, #13]

	for(i=0; i<255;i++){
 80028ce:	2300      	movs	r3, #0
 80028d0:	73fb      	strb	r3, [r7, #15]
 80028d2:	e033      	b.n	800293c <parse_nmea+0x80>
		if ( buf[i] == 44 ){
 80028d4:	7bfb      	ldrb	r3, [r7, #15]
 80028d6:	687a      	ldr	r2, [r7, #4]
 80028d8:	4413      	add	r3, r2
 80028da:	781b      	ldrb	r3, [r3, #0]
 80028dc:	2b2c      	cmp	r3, #44	@ 0x2c
 80028de:	d124      	bne.n	800292a <parse_nmea+0x6e>
			if (last != i){
 80028e0:	7bba      	ldrb	r2, [r7, #14]
 80028e2:	7bfb      	ldrb	r3, [r7, #15]
 80028e4:	429a      	cmp	r2, r3
 80028e6:	d019      	beq.n	800291c <parse_nmea+0x60>
				memset(parse_buf, '\000', sizeof parse_buf);
 80028e8:	22ff      	movs	r2, #255	@ 0xff
 80028ea:	2100      	movs	r1, #0
 80028ec:	4818      	ldr	r0, [pc, #96]	@ (8002950 <parse_nmea+0x94>)
 80028ee:	f008 f948 	bl	800ab82 <memset>
				memcpy(parse_buf, &buf[last], i-last);
 80028f2:	7bbb      	ldrb	r3, [r7, #14]
 80028f4:	687a      	ldr	r2, [r7, #4]
 80028f6:	18d1      	adds	r1, r2, r3
 80028f8:	7bfa      	ldrb	r2, [r7, #15]
 80028fa:	7bbb      	ldrb	r3, [r7, #14]
 80028fc:	1ad3      	subs	r3, r2, r3
 80028fe:	461a      	mov	r2, r3
 8002900:	4813      	ldr	r0, [pc, #76]	@ (8002950 <parse_nmea+0x94>)
 8002902:	f008 f9fa 	bl	800acfa <memcpy>
				if(set_gps(parse_buf, order, telemetry)){
 8002906:	7b7b      	ldrb	r3, [r7, #13]
 8002908:	683a      	ldr	r2, [r7, #0]
 800290a:	4619      	mov	r1, r3
 800290c:	4810      	ldr	r0, [pc, #64]	@ (8002950 <parse_nmea+0x94>)
 800290e:	f7ff fef1 	bl	80026f4 <set_gps>
 8002912:	4603      	mov	r3, r0
 8002914:	2b00      	cmp	r3, #0
 8002916:	d001      	beq.n	800291c <parse_nmea+0x60>
					return false;
 8002918:	2300      	movs	r3, #0
 800291a:	e015      	b.n	8002948 <parse_nmea+0x8c>
				}
			}
			last = i + 1;
 800291c:	7bfb      	ldrb	r3, [r7, #15]
 800291e:	3301      	adds	r3, #1
 8002920:	73bb      	strb	r3, [r7, #14]
			order = order + 1;
 8002922:	7b7b      	ldrb	r3, [r7, #13]
 8002924:	3301      	adds	r3, #1
 8002926:	737b      	strb	r3, [r7, #13]
 8002928:	e005      	b.n	8002936 <parse_nmea+0x7a>
		} else if (buf[i] == 42) {
 800292a:	7bfb      	ldrb	r3, [r7, #15]
 800292c:	687a      	ldr	r2, [r7, #4]
 800292e:	4413      	add	r3, r2
 8002930:	781b      	ldrb	r3, [r3, #0]
 8002932:	2b2a      	cmp	r3, #42	@ 0x2a
 8002934:	d006      	beq.n	8002944 <parse_nmea+0x88>
	for(i=0; i<255;i++){
 8002936:	7bfb      	ldrb	r3, [r7, #15]
 8002938:	3301      	adds	r3, #1
 800293a:	73fb      	strb	r3, [r7, #15]
 800293c:	7bfb      	ldrb	r3, [r7, #15]
 800293e:	2bff      	cmp	r3, #255	@ 0xff
 8002940:	d1c8      	bne.n	80028d4 <parse_nmea+0x18>
 8002942:	e000      	b.n	8002946 <parse_nmea+0x8a>
			break;
 8002944:	bf00      	nop
		}
	}

	return true;
 8002946:	2301      	movs	r3, #1
}
 8002948:	4618      	mov	r0, r3
 800294a:	3710      	adds	r7, #16
 800294c:	46bd      	mov	sp, r7
 800294e:	bd80      	pop	{r7, pc}
 8002950:	200004a0 	.word	0x200004a0

08002954 <init_gps>:

void init_gps(I2C_HandleTypeDef *hi2c, Telemetry_t *telemetry)
{
 8002954:	b580      	push	{r7, lr}
 8002956:	b088      	sub	sp, #32
 8002958:	af02      	add	r7, sp, #8
 800295a:	6078      	str	r0, [r7, #4]
 800295c:	6039      	str	r1, [r7, #0]
	if (HAL_I2C_IsDeviceReady(hi2c, PA1010D_ADDRESS, 3, 5) != HAL_OK) return;
 800295e:	2305      	movs	r3, #5
 8002960:	2203      	movs	r2, #3
 8002962:	2120      	movs	r1, #32
 8002964:	6878      	ldr	r0, [r7, #4]
 8002966:	f002 ff17 	bl	8005798 <HAL_I2C_IsDeviceReady>
 800296a:	4603      	mov	r3, r0
 800296c:	2b00      	cmp	r3, #0
 800296e:	d150      	bne.n	8002a12 <init_gps+0xbe>
	uint8_t pa1010d_bytebuf;

	HAL_I2C_Master_Transmit(hi2c, PA1010D_ADDRESS, PA1010D_MODE, strlen( (char *)PA1010D_MODE), 1000);
 8002970:	482a      	ldr	r0, [pc, #168]	@ (8002a1c <init_gps+0xc8>)
 8002972:	f7fd fcad 	bl	80002d0 <strlen>
 8002976:	4603      	mov	r3, r0
 8002978:	b29b      	uxth	r3, r3
 800297a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800297e:	9200      	str	r2, [sp, #0]
 8002980:	4a26      	ldr	r2, [pc, #152]	@ (8002a1c <init_gps+0xc8>)
 8002982:	2120      	movs	r1, #32
 8002984:	6878      	ldr	r0, [r7, #4]
 8002986:	f002 f8ab 	bl	8004ae0 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Transmit(hi2c, PA1010D_ADDRESS, PA1010D_RATE, strlen( (char *)PA1010D_RATE), 1000);
 800298a:	4825      	ldr	r0, [pc, #148]	@ (8002a20 <init_gps+0xcc>)
 800298c:	f7fd fca0 	bl	80002d0 <strlen>
 8002990:	4603      	mov	r3, r0
 8002992:	b29b      	uxth	r3, r3
 8002994:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002998:	9200      	str	r2, [sp, #0]
 800299a:	4a21      	ldr	r2, [pc, #132]	@ (8002a20 <init_gps+0xcc>)
 800299c:	2120      	movs	r1, #32
 800299e:	6878      	ldr	r0, [r7, #4]
 80029a0:	f002 f89e 	bl	8004ae0 <HAL_I2C_Master_Transmit>
//	pa_init_ret[2] = HAL_I2C_Master_Transmit(hi2c, PA1010D_ADDRESS, PA1010D_SAT, strlen( (char *)PA1010D_SAT), 1000);
//	pa_init_ret[3] = HAL_I2C_Master_Transmit(hi2c, PA1010D_ADDRESS, PA1010D_CFG, strlen( (char *)PA1010D_CFG), 1000);

//	HAL_Delay(10000);
	//Wait for stabilization
	for(int j=0; j<10; j++){
 80029a4:	2300      	movs	r3, #0
 80029a6:	617b      	str	r3, [r7, #20]
 80029a8:	e02b      	b.n	8002a02 <init_gps+0xae>
		for(int i=0; i<255; i++){
 80029aa:	2300      	movs	r3, #0
 80029ac:	613b      	str	r3, [r7, #16]
 80029ae:	e015      	b.n	80029dc <init_gps+0x88>
			HAL_I2C_Master_Receive(hi2c, PA1010D_ADDRESS, &pa1010d_bytebuf, 1, HAL_MAX_DELAY);
 80029b0:	f107 020f 	add.w	r2, r7, #15
 80029b4:	f04f 33ff 	mov.w	r3, #4294967295
 80029b8:	9300      	str	r3, [sp, #0]
 80029ba:	2301      	movs	r3, #1
 80029bc:	2120      	movs	r1, #32
 80029be:	6878      	ldr	r0, [r7, #4]
 80029c0:	f002 f98c 	bl	8004cdc <HAL_I2C_Master_Receive>
			if (pa1010d_bytebuf == '$'){
 80029c4:	7bfb      	ldrb	r3, [r7, #15]
 80029c6:	2b24      	cmp	r3, #36	@ 0x24
 80029c8:	d00c      	beq.n	80029e4 <init_gps+0x90>
				break;
			}
			pa_buf[i] = pa1010d_bytebuf;
 80029ca:	7bf9      	ldrb	r1, [r7, #15]
 80029cc:	4a15      	ldr	r2, [pc, #84]	@ (8002a24 <init_gps+0xd0>)
 80029ce:	693b      	ldr	r3, [r7, #16]
 80029d0:	4413      	add	r3, r2
 80029d2:	460a      	mov	r2, r1
 80029d4:	701a      	strb	r2, [r3, #0]
		for(int i=0; i<255; i++){
 80029d6:	693b      	ldr	r3, [r7, #16]
 80029d8:	3301      	adds	r3, #1
 80029da:	613b      	str	r3, [r7, #16]
 80029dc:	693b      	ldr	r3, [r7, #16]
 80029de:	2bfe      	cmp	r3, #254	@ 0xfe
 80029e0:	dde6      	ble.n	80029b0 <init_gps+0x5c>
 80029e2:	e000      	b.n	80029e6 <init_gps+0x92>
				break;
 80029e4:	bf00      	nop
		}
		if (j>5){
 80029e6:	697b      	ldr	r3, [r7, #20]
 80029e8:	2b05      	cmp	r3, #5
 80029ea:	dd03      	ble.n	80029f4 <init_gps+0xa0>
			parse_nmea(pa_buf, telemetry);
 80029ec:	6839      	ldr	r1, [r7, #0]
 80029ee:	480d      	ldr	r0, [pc, #52]	@ (8002a24 <init_gps+0xd0>)
 80029f0:	f7ff ff64 	bl	80028bc <parse_nmea>
		}
		HAL_Delay(500);
 80029f4:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80029f8:	f001 fbd2 	bl	80041a0 <HAL_Delay>
	for(int j=0; j<10; j++){
 80029fc:	697b      	ldr	r3, [r7, #20]
 80029fe:	3301      	adds	r3, #1
 8002a00:	617b      	str	r3, [r7, #20]
 8002a02:	697b      	ldr	r3, [r7, #20]
 8002a04:	2b09      	cmp	r3, #9
 8002a06:	ddd0      	ble.n	80029aa <init_gps+0x56>
	}

	flush_gps(hi2c, telemetry);
 8002a08:	6839      	ldr	r1, [r7, #0]
 8002a0a:	6878      	ldr	r0, [r7, #4]
 8002a0c:	f000 f854 	bl	8002ab8 <flush_gps>
 8002a10:	e000      	b.n	8002a14 <init_gps+0xc0>
	if (HAL_I2C_IsDeviceReady(hi2c, PA1010D_ADDRESS, 3, 5) != HAL_OK) return;
 8002a12:	bf00      	nop
}
 8002a14:	3718      	adds	r7, #24
 8002a16:	46bd      	mov	sp, r7
 8002a18:	bd80      	pop	{r7, pc}
 8002a1a:	bf00      	nop
 8002a1c:	20000014 	.word	0x20000014
 8002a20:	20000000 	.word	0x20000000
 8002a24:	200003a0 	.word	0x200003a0

08002a28 <read_gps>:

bool read_gps(I2C_HandleTypeDef *hi2c, Telemetry_t *telemetry)
{
 8002a28:	b580      	push	{r7, lr}
 8002a2a:	b086      	sub	sp, #24
 8002a2c:	af02      	add	r7, sp, #8
 8002a2e:	6078      	str	r0, [r7, #4]
 8002a30:	6039      	str	r1, [r7, #0]
	if (HAL_I2C_IsDeviceReady(hi2c, PA1010D_ADDRESS, 3, 5) != HAL_OK) return false;
 8002a32:	2305      	movs	r3, #5
 8002a34:	2203      	movs	r2, #3
 8002a36:	2120      	movs	r1, #32
 8002a38:	6878      	ldr	r0, [r7, #4]
 8002a3a:	f002 fead 	bl	8005798 <HAL_I2C_IsDeviceReady>
 8002a3e:	4603      	mov	r3, r0
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d001      	beq.n	8002a48 <read_gps+0x20>
 8002a44:	2300      	movs	r3, #0
 8002a46:	e031      	b.n	8002aac <read_gps+0x84>

	uint8_t pa_buf_index = 0;
 8002a48:	2300      	movs	r3, #0
 8002a4a:	73fb      	strb	r3, [r7, #15]
	uint8_t pa_bytebuf = 0;
 8002a4c:	2300      	movs	r3, #0
 8002a4e:	737b      	strb	r3, [r7, #13]
    bool ret = false;
 8002a50:	2300      	movs	r3, #0
 8002a52:	73bb      	strb	r3, [r7, #14]

	/* PA1010D (GPS) */
	if (HAL_I2C_IsDeviceReady(hi2c, PA1010D_ADDRESS, 3, HAL_MAX_DELAY) == HAL_OK){
 8002a54:	f04f 33ff 	mov.w	r3, #4294967295
 8002a58:	2203      	movs	r2, #3
 8002a5a:	2120      	movs	r1, #32
 8002a5c:	6878      	ldr	r0, [r7, #4]
 8002a5e:	f002 fe9b 	bl	8005798 <HAL_I2C_IsDeviceReady>
 8002a62:	4603      	mov	r3, r0
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d120      	bne.n	8002aaa <read_gps+0x82>
		for(pa_buf_index=0; pa_buf_index<255; pa_buf_index++){
 8002a68:	2300      	movs	r3, #0
 8002a6a:	73fb      	strb	r3, [r7, #15]
 8002a6c:	e016      	b.n	8002a9c <read_gps+0x74>
			HAL_I2C_Master_Receive(hi2c, PA1010D_ADDRESS, &pa_bytebuf, 1, HAL_MAX_DELAY);
 8002a6e:	f107 020d 	add.w	r2, r7, #13
 8002a72:	f04f 33ff 	mov.w	r3, #4294967295
 8002a76:	9300      	str	r3, [sp, #0]
 8002a78:	2301      	movs	r3, #1
 8002a7a:	2120      	movs	r1, #32
 8002a7c:	6878      	ldr	r0, [r7, #4]
 8002a7e:	f002 f92d 	bl	8004cdc <HAL_I2C_Master_Receive>
			if (pa_bytebuf == '$'){
 8002a82:	7b7b      	ldrb	r3, [r7, #13]
 8002a84:	2b24      	cmp	r3, #36	@ 0x24
 8002a86:	d102      	bne.n	8002a8e <read_gps+0x66>
				ret = true;
 8002a88:	2301      	movs	r3, #1
 8002a8a:	73bb      	strb	r3, [r7, #14]
				break; // Idea: take away break statement and see what the whole sentence looks like
 8002a8c:	e009      	b.n	8002aa2 <read_gps+0x7a>
			}
			pa_buf[pa_buf_index] = pa_bytebuf;
 8002a8e:	7bfb      	ldrb	r3, [r7, #15]
 8002a90:	7b79      	ldrb	r1, [r7, #13]
 8002a92:	4a08      	ldr	r2, [pc, #32]	@ (8002ab4 <read_gps+0x8c>)
 8002a94:	54d1      	strb	r1, [r2, r3]
		for(pa_buf_index=0; pa_buf_index<255; pa_buf_index++){
 8002a96:	7bfb      	ldrb	r3, [r7, #15]
 8002a98:	3301      	adds	r3, #1
 8002a9a:	73fb      	strb	r3, [r7, #15]
 8002a9c:	7bfb      	ldrb	r3, [r7, #15]
 8002a9e:	2bff      	cmp	r3, #255	@ 0xff
 8002aa0:	d1e5      	bne.n	8002a6e <read_gps+0x46>
		}
		parse_nmea(pa_buf, telemetry);
 8002aa2:	6839      	ldr	r1, [r7, #0]
 8002aa4:	4803      	ldr	r0, [pc, #12]	@ (8002ab4 <read_gps+0x8c>)
 8002aa6:	f7ff ff09 	bl	80028bc <parse_nmea>
	}
	return ret;
 8002aaa:	7bbb      	ldrb	r3, [r7, #14]
}
 8002aac:	4618      	mov	r0, r3
 8002aae:	3710      	adds	r7, #16
 8002ab0:	46bd      	mov	sp, r7
 8002ab2:	bd80      	pop	{r7, pc}
 8002ab4:	200003a0 	.word	0x200003a0

08002ab8 <flush_gps>:

void flush_gps(I2C_HandleTypeDef *hi2c, Telemetry_t *telemetry){
 8002ab8:	b580      	push	{r7, lr}
 8002aba:	b082      	sub	sp, #8
 8002abc:	af00      	add	r7, sp, #0
 8002abe:	6078      	str	r0, [r7, #4]
 8002ac0:	6039      	str	r1, [r7, #0]
	while(read_gps(hi2c, telemetry));
 8002ac2:	bf00      	nop
 8002ac4:	6839      	ldr	r1, [r7, #0]
 8002ac6:	6878      	ldr	r0, [r7, #4]
 8002ac8:	f7ff ffae 	bl	8002a28 <read_gps>
 8002acc:	4603      	mov	r3, r0
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d1f8      	bne.n	8002ac4 <flush_gps+0xc>
}
 8002ad2:	bf00      	nop
 8002ad4:	bf00      	nop
 8002ad6:	3708      	adds	r7, #8
 8002ad8:	46bd      	mov	sp, r7
 8002ada:	bd80      	pop	{r7, pc}

08002adc <BNO055_WriteReg>:
#include "imu.h"

HAL_StatusTypeDef BNO055_WriteReg(I2C_HandleTypeDef *hi2c, uint8_t reg, uint8_t value)
{
 8002adc:	b580      	push	{r7, lr}
 8002ade:	b086      	sub	sp, #24
 8002ae0:	af04      	add	r7, sp, #16
 8002ae2:	6078      	str	r0, [r7, #4]
 8002ae4:	460b      	mov	r3, r1
 8002ae6:	70fb      	strb	r3, [r7, #3]
 8002ae8:	4613      	mov	r3, r2
 8002aea:	70bb      	strb	r3, [r7, #2]
    return HAL_I2C_Mem_Write(hi2c, BNO055_ADDR, reg, I2C_MEMADD_SIZE_8BIT, &value, 1, HAL_MAX_DELAY);
 8002aec:	78fb      	ldrb	r3, [r7, #3]
 8002aee:	b29a      	uxth	r2, r3
 8002af0:	f04f 33ff 	mov.w	r3, #4294967295
 8002af4:	9302      	str	r3, [sp, #8]
 8002af6:	2301      	movs	r3, #1
 8002af8:	9301      	str	r3, [sp, #4]
 8002afa:	1cbb      	adds	r3, r7, #2
 8002afc:	9300      	str	r3, [sp, #0]
 8002afe:	2301      	movs	r3, #1
 8002b00:	2150      	movs	r1, #80	@ 0x50
 8002b02:	6878      	ldr	r0, [r7, #4]
 8002b04:	f002 fb1c 	bl	8005140 <HAL_I2C_Mem_Write>
 8002b08:	4603      	mov	r3, r0
}
 8002b0a:	4618      	mov	r0, r3
 8002b0c:	3708      	adds	r7, #8
 8002b0e:	46bd      	mov	sp, r7
 8002b10:	bd80      	pop	{r7, pc}

08002b12 <BNO055_ReadRegs>:

HAL_StatusTypeDef BNO055_ReadRegs(I2C_HandleTypeDef *hi2c, uint8_t reg, uint8_t *buffer, uint8_t length)
{
 8002b12:	b580      	push	{r7, lr}
 8002b14:	b088      	sub	sp, #32
 8002b16:	af04      	add	r7, sp, #16
 8002b18:	60f8      	str	r0, [r7, #12]
 8002b1a:	607a      	str	r2, [r7, #4]
 8002b1c:	461a      	mov	r2, r3
 8002b1e:	460b      	mov	r3, r1
 8002b20:	72fb      	strb	r3, [r7, #11]
 8002b22:	4613      	mov	r3, r2
 8002b24:	72bb      	strb	r3, [r7, #10]
    return HAL_I2C_Mem_Read(hi2c, BNO055_ADDR, reg, I2C_MEMADD_SIZE_8BIT, buffer, length, HAL_MAX_DELAY);
 8002b26:	7afb      	ldrb	r3, [r7, #11]
 8002b28:	b29a      	uxth	r2, r3
 8002b2a:	7abb      	ldrb	r3, [r7, #10]
 8002b2c:	b29b      	uxth	r3, r3
 8002b2e:	f04f 31ff 	mov.w	r1, #4294967295
 8002b32:	9102      	str	r1, [sp, #8]
 8002b34:	9301      	str	r3, [sp, #4]
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	9300      	str	r3, [sp, #0]
 8002b3a:	2301      	movs	r3, #1
 8002b3c:	2150      	movs	r1, #80	@ 0x50
 8002b3e:	68f8      	ldr	r0, [r7, #12]
 8002b40:	f002 fbf8 	bl	8005334 <HAL_I2C_Mem_Read>
 8002b44:	4603      	mov	r3, r0
}
 8002b46:	4618      	mov	r0, r3
 8002b48:	3710      	adds	r7, #16
 8002b4a:	46bd      	mov	sp, r7
 8002b4c:	bd80      	pop	{r7, pc}

08002b4e <init_imu>:

HAL_StatusTypeDef init_imu(I2C_HandleTypeDef *hi2c)
{
 8002b4e:	b580      	push	{r7, lr}
 8002b50:	b084      	sub	sp, #16
 8002b52:	af00      	add	r7, sp, #0
 8002b54:	6078      	str	r0, [r7, #4]
    uint8_t id = 0;
 8002b56:	2300      	movs	r3, #0
 8002b58:	73fb      	strb	r3, [r7, #15]
    if (BNO055_ReadRegs(hi2c, BNO055_CHIP_ID_ADDR, &id, 1) != HAL_OK) return HAL_ERROR;
 8002b5a:	f107 020f 	add.w	r2, r7, #15
 8002b5e:	2301      	movs	r3, #1
 8002b60:	2100      	movs	r1, #0
 8002b62:	6878      	ldr	r0, [r7, #4]
 8002b64:	f7ff ffd5 	bl	8002b12 <BNO055_ReadRegs>
 8002b68:	4603      	mov	r3, r0
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d001      	beq.n	8002b72 <init_imu+0x24>
 8002b6e:	2301      	movs	r3, #1
 8002b70:	e022      	b.n	8002bb8 <init_imu+0x6a>
    if (id != BNO055_CHIP_ID) return HAL_ERROR;
 8002b72:	7bfb      	ldrb	r3, [r7, #15]
 8002b74:	2ba0      	cmp	r3, #160	@ 0xa0
 8002b76:	d001      	beq.n	8002b7c <init_imu+0x2e>
 8002b78:	2301      	movs	r3, #1
 8002b7a:	e01d      	b.n	8002bb8 <init_imu+0x6a>

    // Config mode
    BNO055_WriteReg(hi2c, BNO055_OPR_MODE_ADDR, BNO055_OPR_MODE_CONFIG);
 8002b7c:	2200      	movs	r2, #0
 8002b7e:	213d      	movs	r1, #61	@ 0x3d
 8002b80:	6878      	ldr	r0, [r7, #4]
 8002b82:	f7ff ffab 	bl	8002adc <BNO055_WriteReg>
    HAL_Delay(25);
 8002b86:	2019      	movs	r0, #25
 8002b88:	f001 fb0a 	bl	80041a0 <HAL_Delay>

    // Units: degrees, m/s
    BNO055_WriteReg(hi2c, BNO055_UNIT_SEL_ADDR, BNO055_UNIT_SEL_DEFAULT);
 8002b8c:	2200      	movs	r2, #0
 8002b8e:	213b      	movs	r1, #59	@ 0x3b
 8002b90:	6878      	ldr	r0, [r7, #4]
 8002b92:	f7ff ffa3 	bl	8002adc <BNO055_WriteReg>

    // Normal power mode
    BNO055_WriteReg(hi2c, BNO055_PWR_MODE_ADDR, BNO055_PWR_MODE_NORMAL);
 8002b96:	2200      	movs	r2, #0
 8002b98:	213e      	movs	r1, #62	@ 0x3e
 8002b9a:	6878      	ldr	r0, [r7, #4]
 8002b9c:	f7ff ff9e 	bl	8002adc <BNO055_WriteReg>
    HAL_Delay(10);
 8002ba0:	200a      	movs	r0, #10
 8002ba2:	f001 fafd 	bl	80041a0 <HAL_Delay>

    // NDOF mode
    BNO055_WriteReg(hi2c, BNO055_OPR_MODE_ADDR, BNO055_OPR_MODE_NDOF);
 8002ba6:	220c      	movs	r2, #12
 8002ba8:	213d      	movs	r1, #61	@ 0x3d
 8002baa:	6878      	ldr	r0, [r7, #4]
 8002bac:	f7ff ff96 	bl	8002adc <BNO055_WriteReg>
    HAL_Delay(20);
 8002bb0:	2014      	movs	r0, #20
 8002bb2:	f001 faf5 	bl	80041a0 <HAL_Delay>

    return HAL_OK;
 8002bb6:	2300      	movs	r3, #0
}
 8002bb8:	4618      	mov	r0, r3
 8002bba:	3710      	adds	r7, #16
 8002bbc:	46bd      	mov	sp, r7
 8002bbe:	bd80      	pop	{r7, pc}

08002bc0 <read_imu>:

HAL_StatusTypeDef read_imu(I2C_HandleTypeDef *hi2c, Telemetry_t *telemetry)
{
 8002bc0:	b580      	push	{r7, lr}
 8002bc2:	b084      	sub	sp, #16
 8002bc4:	af00      	add	r7, sp, #0
 8002bc6:	6078      	str	r0, [r7, #4]
 8002bc8:	6039      	str	r1, [r7, #0]
    uint8_t buf[6];

    // Accelerometer
    if (BNO055_ReadRegs(hi2c, BNO055_ACC_DATA_X_LSB, buf, 6) != HAL_OK) return HAL_ERROR;
 8002bca:	f107 0208 	add.w	r2, r7, #8
 8002bce:	2306      	movs	r3, #6
 8002bd0:	2108      	movs	r1, #8
 8002bd2:	6878      	ldr	r0, [r7, #4]
 8002bd4:	f7ff ff9d 	bl	8002b12 <BNO055_ReadRegs>
 8002bd8:	4603      	mov	r3, r0
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d001      	beq.n	8002be2 <read_imu+0x22>
 8002bde:	2301      	movs	r3, #1
 8002be0:	e078      	b.n	8002cd4 <read_imu+0x114>
    telemetry->accel_x = (int16_t)(buf[1] << 8 | buf[0]) / 100.0f; // m/s
 8002be2:	7a7b      	ldrb	r3, [r7, #9]
 8002be4:	021b      	lsls	r3, r3, #8
 8002be6:	b21a      	sxth	r2, r3
 8002be8:	7a3b      	ldrb	r3, [r7, #8]
 8002bea:	b21b      	sxth	r3, r3
 8002bec:	4313      	orrs	r3, r2
 8002bee:	b21b      	sxth	r3, r3
 8002bf0:	ee07 3a90 	vmov	s15, r3
 8002bf4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002bf8:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8002cdc <read_imu+0x11c>
 8002bfc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002c00:	683b      	ldr	r3, [r7, #0]
 8002c02:	edc3 7a0e 	vstr	s15, [r3, #56]	@ 0x38
    telemetry->accel_y = (int16_t)(buf[3] << 8 | buf[2]) / 100.0f;
 8002c06:	7afb      	ldrb	r3, [r7, #11]
 8002c08:	021b      	lsls	r3, r3, #8
 8002c0a:	b21a      	sxth	r2, r3
 8002c0c:	7abb      	ldrb	r3, [r7, #10]
 8002c0e:	b21b      	sxth	r3, r3
 8002c10:	4313      	orrs	r3, r2
 8002c12:	b21b      	sxth	r3, r3
 8002c14:	ee07 3a90 	vmov	s15, r3
 8002c18:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002c1c:	eddf 6a2f 	vldr	s13, [pc, #188]	@ 8002cdc <read_imu+0x11c>
 8002c20:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002c24:	683b      	ldr	r3, [r7, #0]
 8002c26:	edc3 7a0f 	vstr	s15, [r3, #60]	@ 0x3c
    telemetry->accel_z = (int16_t)(buf[5] << 8 | buf[4]) / 100.0f;
 8002c2a:	7b7b      	ldrb	r3, [r7, #13]
 8002c2c:	021b      	lsls	r3, r3, #8
 8002c2e:	b21a      	sxth	r2, r3
 8002c30:	7b3b      	ldrb	r3, [r7, #12]
 8002c32:	b21b      	sxth	r3, r3
 8002c34:	4313      	orrs	r3, r2
 8002c36:	b21b      	sxth	r3, r3
 8002c38:	ee07 3a90 	vmov	s15, r3
 8002c3c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002c40:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8002cdc <read_imu+0x11c>
 8002c44:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002c48:	683b      	ldr	r3, [r7, #0]
 8002c4a:	edc3 7a10 	vstr	s15, [r3, #64]	@ 0x40

    // Gyroscope
    if (BNO055_ReadRegs(hi2c, BNO055_GYR_DATA_X_LSB, buf, 6) != HAL_OK) return HAL_ERROR;
 8002c4e:	f107 0208 	add.w	r2, r7, #8
 8002c52:	2306      	movs	r3, #6
 8002c54:	2114      	movs	r1, #20
 8002c56:	6878      	ldr	r0, [r7, #4]
 8002c58:	f7ff ff5b 	bl	8002b12 <BNO055_ReadRegs>
 8002c5c:	4603      	mov	r3, r0
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d001      	beq.n	8002c66 <read_imu+0xa6>
 8002c62:	2301      	movs	r3, #1
 8002c64:	e036      	b.n	8002cd4 <read_imu+0x114>
    telemetry->gyro_x = (int16_t)(buf[1] << 8 | buf[0]) / 16.0f; // /s
 8002c66:	7a7b      	ldrb	r3, [r7, #9]
 8002c68:	021b      	lsls	r3, r3, #8
 8002c6a:	b21a      	sxth	r2, r3
 8002c6c:	7a3b      	ldrb	r3, [r7, #8]
 8002c6e:	b21b      	sxth	r3, r3
 8002c70:	4313      	orrs	r3, r2
 8002c72:	b21b      	sxth	r3, r3
 8002c74:	ee07 3a90 	vmov	s15, r3
 8002c78:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002c7c:	eef3 6a00 	vmov.f32	s13, #48	@ 0x41800000  16.0
 8002c80:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002c84:	683b      	ldr	r3, [r7, #0]
 8002c86:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c
    telemetry->gyro_y = (int16_t)(buf[3] << 8 | buf[2]) / 16.0f;
 8002c8a:	7afb      	ldrb	r3, [r7, #11]
 8002c8c:	021b      	lsls	r3, r3, #8
 8002c8e:	b21a      	sxth	r2, r3
 8002c90:	7abb      	ldrb	r3, [r7, #10]
 8002c92:	b21b      	sxth	r3, r3
 8002c94:	4313      	orrs	r3, r2
 8002c96:	b21b      	sxth	r3, r3
 8002c98:	ee07 3a90 	vmov	s15, r3
 8002c9c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002ca0:	eef3 6a00 	vmov.f32	s13, #48	@ 0x41800000  16.0
 8002ca4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002ca8:	683b      	ldr	r3, [r7, #0]
 8002caa:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30
    telemetry->gyro_z = (int16_t)(buf[5] << 8 | buf[4]) / 16.0f;
 8002cae:	7b7b      	ldrb	r3, [r7, #13]
 8002cb0:	021b      	lsls	r3, r3, #8
 8002cb2:	b21a      	sxth	r2, r3
 8002cb4:	7b3b      	ldrb	r3, [r7, #12]
 8002cb6:	b21b      	sxth	r3, r3
 8002cb8:	4313      	orrs	r3, r2
 8002cba:	b21b      	sxth	r3, r3
 8002cbc:	ee07 3a90 	vmov	s15, r3
 8002cc0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002cc4:	eef3 6a00 	vmov.f32	s13, #48	@ 0x41800000  16.0
 8002cc8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002ccc:	683b      	ldr	r3, [r7, #0]
 8002cce:	edc3 7a0d 	vstr	s15, [r3, #52]	@ 0x34
//    if (BNO055_ReadRegs(hi2c, BNO055_LIA_DATA_X_LSB, buf, 6) != HAL_OK) return HAL_ERROR;
//    data->linear_accel.x = (int16_t)(buf[1] << 8 | buf[0]) / 100.0f; // m/s
//    data->linear_accel.y = (int16_t)(buf[3] << 8 | buf[2]) / 100.0f;
//    data->linear_accel.z = (int16_t)(buf[5] << 8 | buf[4]) / 100.0f;

    return HAL_OK;
 8002cd2:	2300      	movs	r3, #0
}
 8002cd4:	4618      	mov	r0, r3
 8002cd6:	3710      	adds	r7, #16
 8002cd8:	46bd      	mov	sp, r7
 8002cda:	bd80      	pop	{r7, pc}
 8002cdc:	42c80000 	.word	0x42c80000

08002ce0 <USART2_IRQHandler>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

//Set up Interrupt handler to invoke data transmit from xbee to the board.
void USART2_IRQHandler(void) {
 8002ce0:	b580      	push	{r7, lr}
 8002ce2:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&huart2);
 8002ce4:	4802      	ldr	r0, [pc, #8]	@ (8002cf0 <USART2_IRQHandler+0x10>)
 8002ce6:	f005 f94f 	bl	8007f88 <HAL_UART_IRQHandler>
}
 8002cea:	bf00      	nop
 8002cec:	bd80      	pop	{r7, pc}
 8002cee:	bf00      	nop
 8002cf0:	20000688 	.word	0x20000688

08002cf4 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002cf4:	b480      	push	{r7}
 8002cf6:	b083      	sub	sp, #12
 8002cf8:	af00      	add	r7, sp, #0
 8002cfa:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM3)
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	4a28      	ldr	r2, [pc, #160]	@ (8002da4 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 8002d02:	4293      	cmp	r3, r2
 8002d04:	d147      	bne.n	8002d96 <HAL_TIM_PeriodElapsedCallback+0xa2>
    {
    	// 1 Hz Interrupt
        packet_ready = 1;
 8002d06:	4b28      	ldr	r3, [pc, #160]	@ (8002da8 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 8002d08:	2201      	movs	r2, #1
 8002d0a:	701a      	strb	r2, [r3, #0]

        // Handle Mission Time
        telemetry.mission_time_sec++;
 8002d0c:	4b27      	ldr	r3, [pc, #156]	@ (8002dac <HAL_TIM_PeriodElapsedCallback+0xb8>)
 8002d0e:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8002d12:	b2db      	uxtb	r3, r3
 8002d14:	3301      	adds	r3, #1
 8002d16:	b2db      	uxtb	r3, r3
 8002d18:	b25a      	sxtb	r2, r3
 8002d1a:	4b24      	ldr	r3, [pc, #144]	@ (8002dac <HAL_TIM_PeriodElapsedCallback+0xb8>)
 8002d1c:	709a      	strb	r2, [r3, #2]
        if (telemetry.mission_time_sec >= 60){
 8002d1e:	4b23      	ldr	r3, [pc, #140]	@ (8002dac <HAL_TIM_PeriodElapsedCallback+0xb8>)
 8002d20:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8002d24:	2b3b      	cmp	r3, #59	@ 0x3b
 8002d26:	dd11      	ble.n	8002d4c <HAL_TIM_PeriodElapsedCallback+0x58>
        	telemetry.mission_time_sec -= 60;
 8002d28:	4b20      	ldr	r3, [pc, #128]	@ (8002dac <HAL_TIM_PeriodElapsedCallback+0xb8>)
 8002d2a:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8002d2e:	b2db      	uxtb	r3, r3
 8002d30:	3b3c      	subs	r3, #60	@ 0x3c
 8002d32:	b2db      	uxtb	r3, r3
 8002d34:	b25a      	sxtb	r2, r3
 8002d36:	4b1d      	ldr	r3, [pc, #116]	@ (8002dac <HAL_TIM_PeriodElapsedCallback+0xb8>)
 8002d38:	709a      	strb	r2, [r3, #2]
        	telemetry.mission_time_min += 1;
 8002d3a:	4b1c      	ldr	r3, [pc, #112]	@ (8002dac <HAL_TIM_PeriodElapsedCallback+0xb8>)
 8002d3c:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8002d40:	b2db      	uxtb	r3, r3
 8002d42:	3301      	adds	r3, #1
 8002d44:	b2db      	uxtb	r3, r3
 8002d46:	b25a      	sxtb	r2, r3
 8002d48:	4b18      	ldr	r3, [pc, #96]	@ (8002dac <HAL_TIM_PeriodElapsedCallback+0xb8>)
 8002d4a:	705a      	strb	r2, [r3, #1]
        }
        if (telemetry.mission_time_min >= 60){
 8002d4c:	4b17      	ldr	r3, [pc, #92]	@ (8002dac <HAL_TIM_PeriodElapsedCallback+0xb8>)
 8002d4e:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8002d52:	2b3b      	cmp	r3, #59	@ 0x3b
 8002d54:	dd11      	ble.n	8002d7a <HAL_TIM_PeriodElapsedCallback+0x86>
        	telemetry.mission_time_min -= 60;
 8002d56:	4b15      	ldr	r3, [pc, #84]	@ (8002dac <HAL_TIM_PeriodElapsedCallback+0xb8>)
 8002d58:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8002d5c:	b2db      	uxtb	r3, r3
 8002d5e:	3b3c      	subs	r3, #60	@ 0x3c
 8002d60:	b2db      	uxtb	r3, r3
 8002d62:	b25a      	sxtb	r2, r3
 8002d64:	4b11      	ldr	r3, [pc, #68]	@ (8002dac <HAL_TIM_PeriodElapsedCallback+0xb8>)
 8002d66:	705a      	strb	r2, [r3, #1]
        	telemetry.mission_time_hr += 1;
 8002d68:	4b10      	ldr	r3, [pc, #64]	@ (8002dac <HAL_TIM_PeriodElapsedCallback+0xb8>)
 8002d6a:	f993 3000 	ldrsb.w	r3, [r3]
 8002d6e:	b2db      	uxtb	r3, r3
 8002d70:	3301      	adds	r3, #1
 8002d72:	b2db      	uxtb	r3, r3
 8002d74:	b25a      	sxtb	r2, r3
 8002d76:	4b0d      	ldr	r3, [pc, #52]	@ (8002dac <HAL_TIM_PeriodElapsedCallback+0xb8>)
 8002d78:	701a      	strb	r2, [r3, #0]
        }
        if (telemetry.mission_time_hr >= 24){
 8002d7a:	4b0c      	ldr	r3, [pc, #48]	@ (8002dac <HAL_TIM_PeriodElapsedCallback+0xb8>)
 8002d7c:	f993 3000 	ldrsb.w	r3, [r3]
 8002d80:	2b17      	cmp	r3, #23
 8002d82:	dd08      	ble.n	8002d96 <HAL_TIM_PeriodElapsedCallback+0xa2>
        	telemetry.mission_time_hr -= 24;
 8002d84:	4b09      	ldr	r3, [pc, #36]	@ (8002dac <HAL_TIM_PeriodElapsedCallback+0xb8>)
 8002d86:	f993 3000 	ldrsb.w	r3, [r3]
 8002d8a:	b2db      	uxtb	r3, r3
 8002d8c:	3b18      	subs	r3, #24
 8002d8e:	b2db      	uxtb	r3, r3
 8002d90:	b25a      	sxtb	r2, r3
 8002d92:	4b06      	ldr	r3, [pc, #24]	@ (8002dac <HAL_TIM_PeriodElapsedCallback+0xb8>)
 8002d94:	701a      	strb	r2, [r3, #0]
        }
    }
}
 8002d96:	bf00      	nop
 8002d98:	370c      	adds	r7, #12
 8002d9a:	46bd      	mov	sp, r7
 8002d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da0:	4770      	bx	lr
 8002da2:	bf00      	nop
 8002da4:	40000400 	.word	0x40000400
 8002da8:	20000780 	.word	0x20000780
 8002dac:	200006d0 	.word	0x200006d0

08002db0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002db0:	b580      	push	{r7, lr}
 8002db2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002db4:	f001 f982 	bl	80040bc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002db8:	f000 f88e 	bl	8002ed8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002dbc:	f000 fa06 	bl	80031cc <MX_GPIO_Init>
  MX_I2C1_Init();
 8002dc0:	f000 f8e8 	bl	8002f94 <MX_I2C1_Init>
  MX_USART2_UART_Init();
 8002dc4:	f000 f9d8 	bl	8003178 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 8002dc8:	f000 f912 	bl	8002ff0 <MX_TIM2_Init>
  MX_TIM3_Init();
 8002dcc:	f000 f986 	bl	80030dc <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */

  init_xbee(&huart2, USART2_IRQn);
 8002dd0:	2126      	movs	r1, #38	@ 0x26
 8002dd2:	483a      	ldr	r0, [pc, #232]	@ (8002ebc <main+0x10c>)
 8002dd4:	f000 fe2a 	bl	8003a2c <init_xbee>
  Init_Servos();
 8002dd8:	f000 fab0 	bl	800333c <Init_Servos>
  init_baro(&hi2c1, &telemetry);
 8002ddc:	4938      	ldr	r1, [pc, #224]	@ (8002ec0 <main+0x110>)
 8002dde:	4839      	ldr	r0, [pc, #228]	@ (8002ec4 <main+0x114>)
 8002de0:	f7fe fb19 	bl	8001416 <init_baro>
  init_gps(&hi2c1, &telemetry);
 8002de4:	4936      	ldr	r1, [pc, #216]	@ (8002ec0 <main+0x110>)
 8002de6:	4837      	ldr	r0, [pc, #220]	@ (8002ec4 <main+0x114>)
 8002de8:	f7ff fdb4 	bl	8002954 <init_gps>
  init_imu(&hi2c1);
 8002dec:	4835      	ldr	r0, [pc, #212]	@ (8002ec4 <main+0x114>)
 8002dee:	f7ff feae 	bl	8002b4e <init_imu>
  init_current(&hi2c1);
 8002df2:	4834      	ldr	r0, [pc, #208]	@ (8002ec4 <main+0x114>)
 8002df4:	f7ff f9dc 	bl	80021b0 <init_current>
  init_telemetry(&telemetry);
 8002df8:	4831      	ldr	r0, [pc, #196]	@ (8002ec0 <main+0x110>)
 8002dfa:	f000 fda1 	bl	8003940 <init_telemetry>

  read_baro(&hi2c1, &telemetry);
 8002dfe:	4930      	ldr	r1, [pc, #192]	@ (8002ec0 <main+0x110>)
 8002e00:	4830      	ldr	r0, [pc, #192]	@ (8002ec4 <main+0x114>)
 8002e02:	f7fe fb3f 	bl	8001484 <read_baro>
  reset_alt_dif_buf(&telemetry);
 8002e06:	482e      	ldr	r0, [pc, #184]	@ (8002ec0 <main+0x110>)
 8002e08:	f7ff fa66 	bl	80022d8 <reset_alt_dif_buf>

  HAL_Delay(10);
 8002e0c:	200a      	movs	r0, #10
 8002e0e:	f001 f9c7 	bl	80041a0 <HAL_Delay>

  // Start 1 Hz interrupt
  HAL_TIM_Base_Start_IT(&htim3);
 8002e12:	482d      	ldr	r0, [pc, #180]	@ (8002ec8 <main+0x118>)
 8002e14:	f003 ffa6 	bl	8006d64 <HAL_TIM_Base_Start_IT>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  // Read sensors
	  read_gps(&hi2c1, &telemetry);
 8002e18:	4929      	ldr	r1, [pc, #164]	@ (8002ec0 <main+0x110>)
 8002e1a:	482a      	ldr	r0, [pc, #168]	@ (8002ec4 <main+0x114>)
 8002e1c:	f7ff fe04 	bl	8002a28 <read_gps>
	  read_imu(&hi2c1, &telemetry);
 8002e20:	4927      	ldr	r1, [pc, #156]	@ (8002ec0 <main+0x110>)
 8002e22:	4828      	ldr	r0, [pc, #160]	@ (8002ec4 <main+0x114>)
 8002e24:	f7ff fecc 	bl	8002bc0 <read_imu>
	  read_current(&hi2c1, &telemetry);
 8002e28:	4925      	ldr	r1, [pc, #148]	@ (8002ec0 <main+0x110>)
 8002e2a:	4826      	ldr	r0, [pc, #152]	@ (8002ec4 <main+0x114>)
 8002e2c:	f7ff f9fa 	bl	8002224 <read_current>
	  if (telemetry.mode == 'F'){
 8002e30:	4b23      	ldr	r3, [pc, #140]	@ (8002ec0 <main+0x110>)
 8002e32:	799b      	ldrb	r3, [r3, #6]
 8002e34:	2b46      	cmp	r3, #70	@ 0x46
 8002e36:	d117      	bne.n	8002e68 <main+0xb8>
		  read_baro(&hi2c1, &telemetry);
 8002e38:	4921      	ldr	r1, [pc, #132]	@ (8002ec0 <main+0x110>)
 8002e3a:	4822      	ldr	r0, [pc, #136]	@ (8002ec4 <main+0x114>)
 8002e3c:	f7fe fb22 	bl	8001484 <read_baro>
		  update_alt_dif_buf(&telemetry);
 8002e40:	481f      	ldr	r0, [pc, #124]	@ (8002ec0 <main+0x110>)
 8002e42:	f7ff fae3 	bl	800240c <update_alt_dif_buf>
		  telemetry.max_altitude = fmaxf(telemetry.max_altitude, telemetry.altitude);
 8002e46:	4b1e      	ldr	r3, [pc, #120]	@ (8002ec0 <main+0x110>)
 8002e48:	edd3 7a2a 	vldr	s15, [r3, #168]	@ 0xa8
 8002e4c:	4b1c      	ldr	r3, [pc, #112]	@ (8002ec0 <main+0x110>)
 8002e4e:	ed93 7a06 	vldr	s14, [r3, #24]
 8002e52:	eef0 0a47 	vmov.f32	s1, s14
 8002e56:	eeb0 0a67 	vmov.f32	s0, s15
 8002e5a:	f00b f8ed 	bl	800e038 <fmaxf>
 8002e5e:	eef0 7a40 	vmov.f32	s15, s0
 8002e62:	4b17      	ldr	r3, [pc, #92]	@ (8002ec0 <main+0x110>)
 8002e64:	edc3 7a2a 	vstr	s15, [r3, #168]	@ 0xa8
	  }

	  // Updated FSM
	  update_fsm(&telemetry);
 8002e68:	4815      	ldr	r0, [pc, #84]	@ (8002ec0 <main+0x110>)
 8002e6a:	f7ff fb35 	bl	80024d8 <update_fsm>

	  // Perform Paraglider control alg if it's on
	  if (telemetry.paraglider_active){
 8002e6e:	4b14      	ldr	r3, [pc, #80]	@ (8002ec0 <main+0x110>)
 8002e70:	f893 3097 	ldrb.w	r3, [r3, #151]	@ 0x97
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d002      	beq.n	8002e7e <main+0xce>
		  control_paraglider(&telemetry);
 8002e78:	4811      	ldr	r0, [pc, #68]	@ (8002ec0 <main+0x110>)
 8002e7a:	f000 f9fb 	bl	8003274 <control_paraglider>
	  }

	  if (command_ready == 1){
 8002e7e:	4b13      	ldr	r3, [pc, #76]	@ (8002ecc <main+0x11c>)
 8002e80:	781b      	ldrb	r3, [r3, #0]
 8002e82:	2b01      	cmp	r3, #1
 8002e84:	d105      	bne.n	8002e92 <main+0xe2>
		  handle_command(command_buffer);
 8002e86:	4812      	ldr	r0, [pc, #72]	@ (8002ed0 <main+0x120>)
 8002e88:	f7fe fed6 	bl	8001c38 <handle_command>
		  command_ready = 0;
 8002e8c:	4b0f      	ldr	r3, [pc, #60]	@ (8002ecc <main+0x11c>)
 8002e8e:	2200      	movs	r2, #0
 8002e90:	701a      	strb	r2, [r3, #0]
	  }

	  // Send data at 1 Hz
	  if (packet_ready == 1 && telemetry.telemetry_status == 1){
 8002e92:	4b10      	ldr	r3, [pc, #64]	@ (8002ed4 <main+0x124>)
 8002e94:	781b      	ldrb	r3, [r3, #0]
 8002e96:	2b01      	cmp	r3, #1
 8002e98:	d10b      	bne.n	8002eb2 <main+0x102>
 8002e9a:	4b09      	ldr	r3, [pc, #36]	@ (8002ec0 <main+0x110>)
 8002e9c:	f893 30a1 	ldrb.w	r3, [r3, #161]	@ 0xa1
 8002ea0:	2b01      	cmp	r3, #1
 8002ea2:	d106      	bne.n	8002eb2 <main+0x102>
		  send_packet(&huart2, &telemetry);
 8002ea4:	4906      	ldr	r1, [pc, #24]	@ (8002ec0 <main+0x110>)
 8002ea6:	4805      	ldr	r0, [pc, #20]	@ (8002ebc <main+0x10c>)
 8002ea8:	f000 fdf2 	bl	8003a90 <send_packet>
		  packet_ready = 0;
 8002eac:	4b09      	ldr	r3, [pc, #36]	@ (8002ed4 <main+0x124>)
 8002eae:	2200      	movs	r2, #0
 8002eb0:	701a      	strb	r2, [r3, #0]

    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    /* small delay so we aren't hammering I2C too hard */
	HAL_Delay(10);
 8002eb2:	200a      	movs	r0, #10
 8002eb4:	f001 f974 	bl	80041a0 <HAL_Delay>
	  read_gps(&hi2c1, &telemetry);
 8002eb8:	e7ae      	b.n	8002e18 <main+0x68>
 8002eba:	bf00      	nop
 8002ebc:	20000688 	.word	0x20000688
 8002ec0:	200006d0 	.word	0x200006d0
 8002ec4:	200005a4 	.word	0x200005a4
 8002ec8:	20000640 	.word	0x20000640
 8002ecc:	20000781 	.word	0x20000781
 8002ed0:	20000784 	.word	0x20000784
 8002ed4:	20000780 	.word	0x20000780

08002ed8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002ed8:	b580      	push	{r7, lr}
 8002eda:	b094      	sub	sp, #80	@ 0x50
 8002edc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002ede:	f107 031c 	add.w	r3, r7, #28
 8002ee2:	2234      	movs	r2, #52	@ 0x34
 8002ee4:	2100      	movs	r1, #0
 8002ee6:	4618      	mov	r0, r3
 8002ee8:	f007 fe4b 	bl	800ab82 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002eec:	f107 0308 	add.w	r3, r7, #8
 8002ef0:	2200      	movs	r2, #0
 8002ef2:	601a      	str	r2, [r3, #0]
 8002ef4:	605a      	str	r2, [r3, #4]
 8002ef6:	609a      	str	r2, [r3, #8]
 8002ef8:	60da      	str	r2, [r3, #12]
 8002efa:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002efc:	2300      	movs	r3, #0
 8002efe:	607b      	str	r3, [r7, #4]
 8002f00:	4b22      	ldr	r3, [pc, #136]	@ (8002f8c <SystemClock_Config+0xb4>)
 8002f02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f04:	4a21      	ldr	r2, [pc, #132]	@ (8002f8c <SystemClock_Config+0xb4>)
 8002f06:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002f0a:	6413      	str	r3, [r2, #64]	@ 0x40
 8002f0c:	4b1f      	ldr	r3, [pc, #124]	@ (8002f8c <SystemClock_Config+0xb4>)
 8002f0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f10:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002f14:	607b      	str	r3, [r7, #4]
 8002f16:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002f18:	2300      	movs	r3, #0
 8002f1a:	603b      	str	r3, [r7, #0]
 8002f1c:	4b1c      	ldr	r3, [pc, #112]	@ (8002f90 <SystemClock_Config+0xb8>)
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	4a1b      	ldr	r2, [pc, #108]	@ (8002f90 <SystemClock_Config+0xb8>)
 8002f22:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002f26:	6013      	str	r3, [r2, #0]
 8002f28:	4b19      	ldr	r3, [pc, #100]	@ (8002f90 <SystemClock_Config+0xb8>)
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8002f30:	603b      	str	r3, [r7, #0]
 8002f32:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002f34:	2302      	movs	r3, #2
 8002f36:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002f38:	2301      	movs	r3, #1
 8002f3a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002f3c:	2310      	movs	r3, #16
 8002f3e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8002f40:	2300      	movs	r3, #0
 8002f42:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002f44:	f107 031c 	add.w	r3, r7, #28
 8002f48:	4618      	mov	r0, r3
 8002f4a:	f003 fc37 	bl	80067bc <HAL_RCC_OscConfig>
 8002f4e:	4603      	mov	r3, r0
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d001      	beq.n	8002f58 <SystemClock_Config+0x80>
  {
    Error_Handler();
 8002f54:	f000 f988 	bl	8003268 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002f58:	230f      	movs	r3, #15
 8002f5a:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8002f5c:	2300      	movs	r3, #0
 8002f5e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002f60:	2300      	movs	r3, #0
 8002f62:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002f64:	2300      	movs	r3, #0
 8002f66:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002f68:	2300      	movs	r3, #0
 8002f6a:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8002f6c:	f107 0308 	add.w	r3, r7, #8
 8002f70:	2100      	movs	r1, #0
 8002f72:	4618      	mov	r0, r3
 8002f74:	f003 fa42 	bl	80063fc <HAL_RCC_ClockConfig>
 8002f78:	4603      	mov	r3, r0
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d001      	beq.n	8002f82 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8002f7e:	f000 f973 	bl	8003268 <Error_Handler>
  }
}
 8002f82:	bf00      	nop
 8002f84:	3750      	adds	r7, #80	@ 0x50
 8002f86:	46bd      	mov	sp, r7
 8002f88:	bd80      	pop	{r7, pc}
 8002f8a:	bf00      	nop
 8002f8c:	40023800 	.word	0x40023800
 8002f90:	40007000 	.word	0x40007000

08002f94 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002f94:	b580      	push	{r7, lr}
 8002f96:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002f98:	4b12      	ldr	r3, [pc, #72]	@ (8002fe4 <MX_I2C1_Init+0x50>)
 8002f9a:	4a13      	ldr	r2, [pc, #76]	@ (8002fe8 <MX_I2C1_Init+0x54>)
 8002f9c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8002f9e:	4b11      	ldr	r3, [pc, #68]	@ (8002fe4 <MX_I2C1_Init+0x50>)
 8002fa0:	4a12      	ldr	r2, [pc, #72]	@ (8002fec <MX_I2C1_Init+0x58>)
 8002fa2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002fa4:	4b0f      	ldr	r3, [pc, #60]	@ (8002fe4 <MX_I2C1_Init+0x50>)
 8002fa6:	2200      	movs	r2, #0
 8002fa8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8002faa:	4b0e      	ldr	r3, [pc, #56]	@ (8002fe4 <MX_I2C1_Init+0x50>)
 8002fac:	2200      	movs	r2, #0
 8002fae:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002fb0:	4b0c      	ldr	r3, [pc, #48]	@ (8002fe4 <MX_I2C1_Init+0x50>)
 8002fb2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002fb6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002fb8:	4b0a      	ldr	r3, [pc, #40]	@ (8002fe4 <MX_I2C1_Init+0x50>)
 8002fba:	2200      	movs	r2, #0
 8002fbc:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8002fbe:	4b09      	ldr	r3, [pc, #36]	@ (8002fe4 <MX_I2C1_Init+0x50>)
 8002fc0:	2200      	movs	r2, #0
 8002fc2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002fc4:	4b07      	ldr	r3, [pc, #28]	@ (8002fe4 <MX_I2C1_Init+0x50>)
 8002fc6:	2200      	movs	r2, #0
 8002fc8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002fca:	4b06      	ldr	r3, [pc, #24]	@ (8002fe4 <MX_I2C1_Init+0x50>)
 8002fcc:	2200      	movs	r2, #0
 8002fce:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002fd0:	4804      	ldr	r0, [pc, #16]	@ (8002fe4 <MX_I2C1_Init+0x50>)
 8002fd2:	f001 fc41 	bl	8004858 <HAL_I2C_Init>
 8002fd6:	4603      	mov	r3, r0
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d001      	beq.n	8002fe0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8002fdc:	f000 f944 	bl	8003268 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002fe0:	bf00      	nop
 8002fe2:	bd80      	pop	{r7, pc}
 8002fe4:	200005a4 	.word	0x200005a4
 8002fe8:	40005400 	.word	0x40005400
 8002fec:	000186a0 	.word	0x000186a0

08002ff0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002ff0:	b580      	push	{r7, lr}
 8002ff2:	b08e      	sub	sp, #56	@ 0x38
 8002ff4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002ff6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002ffa:	2200      	movs	r2, #0
 8002ffc:	601a      	str	r2, [r3, #0]
 8002ffe:	605a      	str	r2, [r3, #4]
 8003000:	609a      	str	r2, [r3, #8]
 8003002:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003004:	f107 0320 	add.w	r3, r7, #32
 8003008:	2200      	movs	r2, #0
 800300a:	601a      	str	r2, [r3, #0]
 800300c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800300e:	1d3b      	adds	r3, r7, #4
 8003010:	2200      	movs	r2, #0
 8003012:	601a      	str	r2, [r3, #0]
 8003014:	605a      	str	r2, [r3, #4]
 8003016:	609a      	str	r2, [r3, #8]
 8003018:	60da      	str	r2, [r3, #12]
 800301a:	611a      	str	r2, [r3, #16]
 800301c:	615a      	str	r2, [r3, #20]
 800301e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8003020:	4b2d      	ldr	r3, [pc, #180]	@ (80030d8 <MX_TIM2_Init+0xe8>)
 8003022:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8003026:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 15;
 8003028:	4b2b      	ldr	r3, [pc, #172]	@ (80030d8 <MX_TIM2_Init+0xe8>)
 800302a:	220f      	movs	r2, #15
 800302c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800302e:	4b2a      	ldr	r3, [pc, #168]	@ (80030d8 <MX_TIM2_Init+0xe8>)
 8003030:	2200      	movs	r2, #0
 8003032:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 20000-1;
 8003034:	4b28      	ldr	r3, [pc, #160]	@ (80030d8 <MX_TIM2_Init+0xe8>)
 8003036:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 800303a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800303c:	4b26      	ldr	r3, [pc, #152]	@ (80030d8 <MX_TIM2_Init+0xe8>)
 800303e:	2200      	movs	r2, #0
 8003040:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003042:	4b25      	ldr	r3, [pc, #148]	@ (80030d8 <MX_TIM2_Init+0xe8>)
 8003044:	2200      	movs	r2, #0
 8003046:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8003048:	4823      	ldr	r0, [pc, #140]	@ (80030d8 <MX_TIM2_Init+0xe8>)
 800304a:	f003 fe3b 	bl	8006cc4 <HAL_TIM_Base_Init>
 800304e:	4603      	mov	r3, r0
 8003050:	2b00      	cmp	r3, #0
 8003052:	d001      	beq.n	8003058 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8003054:	f000 f908 	bl	8003268 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003058:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800305c:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800305e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8003062:	4619      	mov	r1, r3
 8003064:	481c      	ldr	r0, [pc, #112]	@ (80030d8 <MX_TIM2_Init+0xe8>)
 8003066:	f004 f9c1 	bl	80073ec <HAL_TIM_ConfigClockSource>
 800306a:	4603      	mov	r3, r0
 800306c:	2b00      	cmp	r3, #0
 800306e:	d001      	beq.n	8003074 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8003070:	f000 f8fa 	bl	8003268 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8003074:	4818      	ldr	r0, [pc, #96]	@ (80030d8 <MX_TIM2_Init+0xe8>)
 8003076:	f003 fee5 	bl	8006e44 <HAL_TIM_PWM_Init>
 800307a:	4603      	mov	r3, r0
 800307c:	2b00      	cmp	r3, #0
 800307e:	d001      	beq.n	8003084 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8003080:	f000 f8f2 	bl	8003268 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003084:	2300      	movs	r3, #0
 8003086:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003088:	2300      	movs	r3, #0
 800308a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800308c:	f107 0320 	add.w	r3, r7, #32
 8003090:	4619      	mov	r1, r3
 8003092:	4811      	ldr	r0, [pc, #68]	@ (80030d8 <MX_TIM2_Init+0xe8>)
 8003094:	f004 fdb0 	bl	8007bf8 <HAL_TIMEx_MasterConfigSynchronization>
 8003098:	4603      	mov	r3, r0
 800309a:	2b00      	cmp	r3, #0
 800309c:	d001      	beq.n	80030a2 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 800309e:	f000 f8e3 	bl	8003268 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80030a2:	2360      	movs	r3, #96	@ 0x60
 80030a4:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80030a6:	2300      	movs	r3, #0
 80030a8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80030aa:	2300      	movs	r3, #0
 80030ac:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80030ae:	2300      	movs	r3, #0
 80030b0:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80030b2:	1d3b      	adds	r3, r7, #4
 80030b4:	2200      	movs	r2, #0
 80030b6:	4619      	mov	r1, r3
 80030b8:	4807      	ldr	r0, [pc, #28]	@ (80030d8 <MX_TIM2_Init+0xe8>)
 80030ba:	f004 f8d5 	bl	8007268 <HAL_TIM_PWM_ConfigChannel>
 80030be:	4603      	mov	r3, r0
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d001      	beq.n	80030c8 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 80030c4:	f000 f8d0 	bl	8003268 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80030c8:	4803      	ldr	r0, [pc, #12]	@ (80030d8 <MX_TIM2_Init+0xe8>)
 80030ca:	f000 faa7 	bl	800361c <HAL_TIM_MspPostInit>

}
 80030ce:	bf00      	nop
 80030d0:	3738      	adds	r7, #56	@ 0x38
 80030d2:	46bd      	mov	sp, r7
 80030d4:	bd80      	pop	{r7, pc}
 80030d6:	bf00      	nop
 80030d8:	200005f8 	.word	0x200005f8

080030dc <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80030dc:	b580      	push	{r7, lr}
 80030de:	b086      	sub	sp, #24
 80030e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80030e2:	f107 0308 	add.w	r3, r7, #8
 80030e6:	2200      	movs	r2, #0
 80030e8:	601a      	str	r2, [r3, #0]
 80030ea:	605a      	str	r2, [r3, #4]
 80030ec:	609a      	str	r2, [r3, #8]
 80030ee:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80030f0:	463b      	mov	r3, r7
 80030f2:	2200      	movs	r2, #0
 80030f4:	601a      	str	r2, [r3, #0]
 80030f6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80030f8:	4b1d      	ldr	r3, [pc, #116]	@ (8003170 <MX_TIM3_Init+0x94>)
 80030fa:	4a1e      	ldr	r2, [pc, #120]	@ (8003174 <MX_TIM3_Init+0x98>)
 80030fc:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 16000-1;
 80030fe:	4b1c      	ldr	r3, [pc, #112]	@ (8003170 <MX_TIM3_Init+0x94>)
 8003100:	f643 627f 	movw	r2, #15999	@ 0x3e7f
 8003104:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003106:	4b1a      	ldr	r3, [pc, #104]	@ (8003170 <MX_TIM3_Init+0x94>)
 8003108:	2200      	movs	r2, #0
 800310a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 999;
 800310c:	4b18      	ldr	r3, [pc, #96]	@ (8003170 <MX_TIM3_Init+0x94>)
 800310e:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8003112:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003114:	4b16      	ldr	r3, [pc, #88]	@ (8003170 <MX_TIM3_Init+0x94>)
 8003116:	2200      	movs	r2, #0
 8003118:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800311a:	4b15      	ldr	r3, [pc, #84]	@ (8003170 <MX_TIM3_Init+0x94>)
 800311c:	2200      	movs	r2, #0
 800311e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8003120:	4813      	ldr	r0, [pc, #76]	@ (8003170 <MX_TIM3_Init+0x94>)
 8003122:	f003 fdcf 	bl	8006cc4 <HAL_TIM_Base_Init>
 8003126:	4603      	mov	r3, r0
 8003128:	2b00      	cmp	r3, #0
 800312a:	d001      	beq.n	8003130 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 800312c:	f000 f89c 	bl	8003268 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003130:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003134:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8003136:	f107 0308 	add.w	r3, r7, #8
 800313a:	4619      	mov	r1, r3
 800313c:	480c      	ldr	r0, [pc, #48]	@ (8003170 <MX_TIM3_Init+0x94>)
 800313e:	f004 f955 	bl	80073ec <HAL_TIM_ConfigClockSource>
 8003142:	4603      	mov	r3, r0
 8003144:	2b00      	cmp	r3, #0
 8003146:	d001      	beq.n	800314c <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8003148:	f000 f88e 	bl	8003268 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800314c:	2300      	movs	r3, #0
 800314e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003150:	2300      	movs	r3, #0
 8003152:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003154:	463b      	mov	r3, r7
 8003156:	4619      	mov	r1, r3
 8003158:	4805      	ldr	r0, [pc, #20]	@ (8003170 <MX_TIM3_Init+0x94>)
 800315a:	f004 fd4d 	bl	8007bf8 <HAL_TIMEx_MasterConfigSynchronization>
 800315e:	4603      	mov	r3, r0
 8003160:	2b00      	cmp	r3, #0
 8003162:	d001      	beq.n	8003168 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8003164:	f000 f880 	bl	8003268 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8003168:	bf00      	nop
 800316a:	3718      	adds	r7, #24
 800316c:	46bd      	mov	sp, r7
 800316e:	bd80      	pop	{r7, pc}
 8003170:	20000640 	.word	0x20000640
 8003174:	40000400 	.word	0x40000400

08003178 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8003178:	b580      	push	{r7, lr}
 800317a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800317c:	4b11      	ldr	r3, [pc, #68]	@ (80031c4 <MX_USART2_UART_Init+0x4c>)
 800317e:	4a12      	ldr	r2, [pc, #72]	@ (80031c8 <MX_USART2_UART_Init+0x50>)
 8003180:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8003182:	4b10      	ldr	r3, [pc, #64]	@ (80031c4 <MX_USART2_UART_Init+0x4c>)
 8003184:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8003188:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800318a:	4b0e      	ldr	r3, [pc, #56]	@ (80031c4 <MX_USART2_UART_Init+0x4c>)
 800318c:	2200      	movs	r2, #0
 800318e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003190:	4b0c      	ldr	r3, [pc, #48]	@ (80031c4 <MX_USART2_UART_Init+0x4c>)
 8003192:	2200      	movs	r2, #0
 8003194:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8003196:	4b0b      	ldr	r3, [pc, #44]	@ (80031c4 <MX_USART2_UART_Init+0x4c>)
 8003198:	2200      	movs	r2, #0
 800319a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800319c:	4b09      	ldr	r3, [pc, #36]	@ (80031c4 <MX_USART2_UART_Init+0x4c>)
 800319e:	220c      	movs	r2, #12
 80031a0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80031a2:	4b08      	ldr	r3, [pc, #32]	@ (80031c4 <MX_USART2_UART_Init+0x4c>)
 80031a4:	2200      	movs	r2, #0
 80031a6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80031a8:	4b06      	ldr	r3, [pc, #24]	@ (80031c4 <MX_USART2_UART_Init+0x4c>)
 80031aa:	2200      	movs	r2, #0
 80031ac:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80031ae:	4805      	ldr	r0, [pc, #20]	@ (80031c4 <MX_USART2_UART_Init+0x4c>)
 80031b0:	f004 fdb2 	bl	8007d18 <HAL_UART_Init>
 80031b4:	4603      	mov	r3, r0
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d001      	beq.n	80031be <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80031ba:	f000 f855 	bl	8003268 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80031be:	bf00      	nop
 80031c0:	bd80      	pop	{r7, pc}
 80031c2:	bf00      	nop
 80031c4:	20000688 	.word	0x20000688
 80031c8:	40004400 	.word	0x40004400

080031cc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80031cc:	b580      	push	{r7, lr}
 80031ce:	b088      	sub	sp, #32
 80031d0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80031d2:	f107 030c 	add.w	r3, r7, #12
 80031d6:	2200      	movs	r2, #0
 80031d8:	601a      	str	r2, [r3, #0]
 80031da:	605a      	str	r2, [r3, #4]
 80031dc:	609a      	str	r2, [r3, #8]
 80031de:	60da      	str	r2, [r3, #12]
 80031e0:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80031e2:	2300      	movs	r3, #0
 80031e4:	60bb      	str	r3, [r7, #8]
 80031e6:	4b1e      	ldr	r3, [pc, #120]	@ (8003260 <MX_GPIO_Init+0x94>)
 80031e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031ea:	4a1d      	ldr	r2, [pc, #116]	@ (8003260 <MX_GPIO_Init+0x94>)
 80031ec:	f043 0301 	orr.w	r3, r3, #1
 80031f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80031f2:	4b1b      	ldr	r3, [pc, #108]	@ (8003260 <MX_GPIO_Init+0x94>)
 80031f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031f6:	f003 0301 	and.w	r3, r3, #1
 80031fa:	60bb      	str	r3, [r7, #8]
 80031fc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80031fe:	2300      	movs	r3, #0
 8003200:	607b      	str	r3, [r7, #4]
 8003202:	4b17      	ldr	r3, [pc, #92]	@ (8003260 <MX_GPIO_Init+0x94>)
 8003204:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003206:	4a16      	ldr	r2, [pc, #88]	@ (8003260 <MX_GPIO_Init+0x94>)
 8003208:	f043 0308 	orr.w	r3, r3, #8
 800320c:	6313      	str	r3, [r2, #48]	@ 0x30
 800320e:	4b14      	ldr	r3, [pc, #80]	@ (8003260 <MX_GPIO_Init+0x94>)
 8003210:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003212:	f003 0308 	and.w	r3, r3, #8
 8003216:	607b      	str	r3, [r7, #4]
 8003218:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800321a:	2300      	movs	r3, #0
 800321c:	603b      	str	r3, [r7, #0]
 800321e:	4b10      	ldr	r3, [pc, #64]	@ (8003260 <MX_GPIO_Init+0x94>)
 8003220:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003222:	4a0f      	ldr	r2, [pc, #60]	@ (8003260 <MX_GPIO_Init+0x94>)
 8003224:	f043 0302 	orr.w	r3, r3, #2
 8003228:	6313      	str	r3, [r2, #48]	@ 0x30
 800322a:	4b0d      	ldr	r3, [pc, #52]	@ (8003260 <MX_GPIO_Init+0x94>)
 800322c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800322e:	f003 0302 	and.w	r3, r3, #2
 8003232:	603b      	str	r3, [r7, #0]
 8003234:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8003236:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800323a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800323c:	2302      	movs	r3, #2
 800323e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003240:	2300      	movs	r3, #0
 8003242:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003244:	2300      	movs	r3, #0
 8003246:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8003248:	2301      	movs	r3, #1
 800324a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800324c:	f107 030c 	add.w	r3, r7, #12
 8003250:	4619      	mov	r1, r3
 8003252:	4804      	ldr	r0, [pc, #16]	@ (8003264 <MX_GPIO_Init+0x98>)
 8003254:	f001 f96c 	bl	8004530 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8003258:	bf00      	nop
 800325a:	3720      	adds	r7, #32
 800325c:	46bd      	mov	sp, r7
 800325e:	bd80      	pop	{r7, pc}
 8003260:	40023800 	.word	0x40023800
 8003264:	40020000 	.word	0x40020000

08003268 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003268:	b480      	push	{r7}
 800326a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800326c:	b672      	cpsid	i
}
 800326e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003270:	bf00      	nop
 8003272:	e7fd      	b.n	8003270 <Error_Handler+0x8>

08003274 <control_paraglider>:
#include "paraglider.h"

void control_paraglider(Telemetry_t *telemetry){
 8003274:	b480      	push	{r7}
 8003276:	b083      	sub	sp, #12
 8003278:	af00      	add	r7, sp, #0
 800327a:	6078      	str	r0, [r7, #4]

}
 800327c:	bf00      	nop
 800327e:	370c      	adds	r7, #12
 8003280:	46bd      	mov	sp, r7
 8003282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003286:	4770      	bx	lr

08003288 <Set_Servo_Angle>:
#include "servos.h"

void Set_Servo_Angle(TIM_HandleTypeDef *htim, uint32_t channel, uint8_t angle) {
 8003288:	b480      	push	{r7}
 800328a:	b089      	sub	sp, #36	@ 0x24
 800328c:	af00      	add	r7, sp, #0
 800328e:	60f8      	str	r0, [r7, #12]
 8003290:	60b9      	str	r1, [r7, #8]
 8003292:	4613      	mov	r3, r2
 8003294:	71fb      	strb	r3, [r7, #7]
    // Limit the angle between 0 and 180
    if (angle > 180) {
 8003296:	79fb      	ldrb	r3, [r7, #7]
 8003298:	2bb4      	cmp	r3, #180	@ 0xb4
 800329a:	d901      	bls.n	80032a0 <Set_Servo_Angle+0x18>
        angle = 180;
 800329c:	23b4      	movs	r3, #180	@ 0xb4
 800329e:	71fb      	strb	r3, [r7, #7]
    // Map the angle to the pulse width
//    uint32_t pulse_width = SERVO_MIN_PULSE_WIDTH +
//                           ((SERVO_MAX_PULSE_WIDTH - SERVO_MIN_PULSE_WIDTH) * angle) / 180;

    // Calculate the duty cycle for the given pulse width
    uint32_t tim_period = __HAL_TIM_GET_AUTORELOAD(htim) + 1;   // Get the timer period
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80032a6:	3301      	adds	r3, #1
 80032a8:	61fb      	str	r3, [r7, #28]
    uint32_t minPulse = (tim_period * SERVO_MIN_PULSE_WIDTH) / (1000000 / SERVO_FREQUENCY);
 80032aa:	69fb      	ldr	r3, [r7, #28]
 80032ac:	f44f 722f 	mov.w	r2, #700	@ 0x2bc
 80032b0:	fb02 f303 	mul.w	r3, r2, r3
 80032b4:	4a1f      	ldr	r2, [pc, #124]	@ (8003334 <Set_Servo_Angle+0xac>)
 80032b6:	fba2 2303 	umull	r2, r3, r2, r3
 80032ba:	0b9b      	lsrs	r3, r3, #14
 80032bc:	61bb      	str	r3, [r7, #24]
    uint32_t maxPulse = (tim_period * SERVO_MAX_PULSE_WIDTH) / (1000000 / SERVO_FREQUENCY);
 80032be:	69fb      	ldr	r3, [r7, #28]
 80032c0:	f640 12c4 	movw	r2, #2500	@ 0x9c4
 80032c4:	fb02 f303 	mul.w	r3, r2, r3
 80032c8:	4a1a      	ldr	r2, [pc, #104]	@ (8003334 <Set_Servo_Angle+0xac>)
 80032ca:	fba2 2303 	umull	r2, r3, r2, r3
 80032ce:	0b9b      	lsrs	r3, r3, #14
 80032d0:	617b      	str	r3, [r7, #20]
    uint32_t pulse = minPulse + (angle * (maxPulse - minPulse)) / 180;
 80032d2:	79fb      	ldrb	r3, [r7, #7]
 80032d4:	6979      	ldr	r1, [r7, #20]
 80032d6:	69ba      	ldr	r2, [r7, #24]
 80032d8:	1a8a      	subs	r2, r1, r2
 80032da:	fb02 f303 	mul.w	r3, r2, r3
 80032de:	089b      	lsrs	r3, r3, #2
 80032e0:	4a15      	ldr	r2, [pc, #84]	@ (8003338 <Set_Servo_Angle+0xb0>)
 80032e2:	fba2 2303 	umull	r2, r3, r2, r3
 80032e6:	089b      	lsrs	r3, r3, #2
 80032e8:	69ba      	ldr	r2, [r7, #24]
 80032ea:	4413      	add	r3, r2
 80032ec:	613b      	str	r3, [r7, #16]

    // Set the pulse width to TIM2 Channel 3
    __HAL_TIM_SET_COMPARE(htim, channel, pulse);
 80032ee:	68bb      	ldr	r3, [r7, #8]
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d104      	bne.n	80032fe <Set_Servo_Angle+0x76>
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	693a      	ldr	r2, [r7, #16]
 80032fa:	635a      	str	r2, [r3, #52]	@ 0x34
}
 80032fc:	e013      	b.n	8003326 <Set_Servo_Angle+0x9e>
    __HAL_TIM_SET_COMPARE(htim, channel, pulse);
 80032fe:	68bb      	ldr	r3, [r7, #8]
 8003300:	2b04      	cmp	r3, #4
 8003302:	d104      	bne.n	800330e <Set_Servo_Angle+0x86>
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	681a      	ldr	r2, [r3, #0]
 8003308:	693b      	ldr	r3, [r7, #16]
 800330a:	6393      	str	r3, [r2, #56]	@ 0x38
}
 800330c:	e00b      	b.n	8003326 <Set_Servo_Angle+0x9e>
    __HAL_TIM_SET_COMPARE(htim, channel, pulse);
 800330e:	68bb      	ldr	r3, [r7, #8]
 8003310:	2b08      	cmp	r3, #8
 8003312:	d104      	bne.n	800331e <Set_Servo_Angle+0x96>
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	681a      	ldr	r2, [r3, #0]
 8003318:	693b      	ldr	r3, [r7, #16]
 800331a:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 800331c:	e003      	b.n	8003326 <Set_Servo_Angle+0x9e>
    __HAL_TIM_SET_COMPARE(htim, channel, pulse);
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	681a      	ldr	r2, [r3, #0]
 8003322:	693b      	ldr	r3, [r7, #16]
 8003324:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8003326:	bf00      	nop
 8003328:	3724      	adds	r7, #36	@ 0x24
 800332a:	46bd      	mov	sp, r7
 800332c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003330:	4770      	bx	lr
 8003332:	bf00      	nop
 8003334:	d1b71759 	.word	0xd1b71759
 8003338:	16c16c17 	.word	0x16c16c17

0800333c <Init_Servos>:

void Init_Servos() {
 800333c:	b580      	push	{r7, lr}
 800333e:	af00      	add	r7, sp, #0
    HAL_TIM_PWM_Start(&PAYLOAD_TIM, PAYLOAD_CHANNEL);
 8003340:	2100      	movs	r1, #0
 8003342:	480d      	ldr	r0, [pc, #52]	@ (8003378 <Init_Servos+0x3c>)
 8003344:	f003 fdd8 	bl	8006ef8 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&CONTAINER_TIM, CONTAINER_CHANNEL);
 8003348:	2100      	movs	r1, #0
 800334a:	480b      	ldr	r0, [pc, #44]	@ (8003378 <Init_Servos+0x3c>)
 800334c:	f003 fdd4 	bl	8006ef8 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&LEFT_SERVO_TIM, LEFT_SERVO_CHANNEL);
 8003350:	2100      	movs	r1, #0
 8003352:	4809      	ldr	r0, [pc, #36]	@ (8003378 <Init_Servos+0x3c>)
 8003354:	f003 fdd0 	bl	8006ef8 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&RIGHT_SERVO_TIM, RIGHT_SERVO_CHANNEL);
 8003358:	2100      	movs	r1, #0
 800335a:	4807      	ldr	r0, [pc, #28]	@ (8003378 <Init_Servos+0x3c>)
 800335c:	f003 fdcc 	bl	8006ef8 <HAL_TIM_PWM_Start>

    Set_Servo_Angle(&PAYLOAD_TIM, PAYLOAD_CHANNEL, PAYLOAD_ANGLE_CLOSED);
 8003360:	2280      	movs	r2, #128	@ 0x80
 8003362:	2100      	movs	r1, #0
 8003364:	4804      	ldr	r0, [pc, #16]	@ (8003378 <Init_Servos+0x3c>)
 8003366:	f7ff ff8f 	bl	8003288 <Set_Servo_Angle>
    Set_Servo_Angle(&CONTAINER_TIM, CONTAINER_CHANNEL, CONTAINER_ANGLE_CLOSED);
 800336a:	2280      	movs	r2, #128	@ 0x80
 800336c:	2100      	movs	r1, #0
 800336e:	4802      	ldr	r0, [pc, #8]	@ (8003378 <Init_Servos+0x3c>)
 8003370:	f7ff ff8a 	bl	8003288 <Set_Servo_Angle>
}
 8003374:	bf00      	nop
 8003376:	bd80      	pop	{r7, pc}
 8003378:	200005f8 	.word	0x200005f8

0800337c <Release_Payload>:

void Release_Payload(){
 800337c:	b580      	push	{r7, lr}
 800337e:	b082      	sub	sp, #8
 8003380:	af00      	add	r7, sp, #0
//	Set_Servo_Angle(&PAYLOAD_TIM, PAYLOAD_CHANNEL, PAYLOAD_ANGLE_OPEN);
	unsigned char num_partitions = 20;
 8003382:	2314      	movs	r3, #20
 8003384:	70fb      	strb	r3, [r7, #3]
	for (int i = 1; i <= num_partitions; ++i){
 8003386:	2301      	movs	r3, #1
 8003388:	607b      	str	r3, [r7, #4]
 800338a:	e015      	b.n	80033b8 <Release_Payload+0x3c>
		Set_Servo_Angle(&PAYLOAD_TIM, PAYLOAD_CHANNEL, PAYLOAD_ANGLE_CLOSED + i * (PAYLOAD_ANGLE_OPEN - PAYLOAD_ANGLE_CLOSED) / num_partitions);
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	f06f 022a 	mvn.w	r2, #42	@ 0x2a
 8003392:	fb03 f202 	mul.w	r2, r3, r2
 8003396:	78fb      	ldrb	r3, [r7, #3]
 8003398:	fb92 f3f3 	sdiv	r3, r2, r3
 800339c:	b2db      	uxtb	r3, r3
 800339e:	3b80      	subs	r3, #128	@ 0x80
 80033a0:	b2db      	uxtb	r3, r3
 80033a2:	461a      	mov	r2, r3
 80033a4:	2100      	movs	r1, #0
 80033a6:	4809      	ldr	r0, [pc, #36]	@ (80033cc <Release_Payload+0x50>)
 80033a8:	f7ff ff6e 	bl	8003288 <Set_Servo_Angle>
		HAL_Delay(25);
 80033ac:	2019      	movs	r0, #25
 80033ae:	f000 fef7 	bl	80041a0 <HAL_Delay>
	for (int i = 1; i <= num_partitions; ++i){
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	3301      	adds	r3, #1
 80033b6:	607b      	str	r3, [r7, #4]
 80033b8:	78fb      	ldrb	r3, [r7, #3]
 80033ba:	687a      	ldr	r2, [r7, #4]
 80033bc:	429a      	cmp	r2, r3
 80033be:	dde5      	ble.n	800338c <Release_Payload+0x10>
	}
}
 80033c0:	bf00      	nop
 80033c2:	bf00      	nop
 80033c4:	3708      	adds	r7, #8
 80033c6:	46bd      	mov	sp, r7
 80033c8:	bd80      	pop	{r7, pc}
 80033ca:	bf00      	nop
 80033cc:	200005f8 	.word	0x200005f8

080033d0 <Reset_Payload>:

void Reset_Payload(){
 80033d0:	b580      	push	{r7, lr}
 80033d2:	b082      	sub	sp, #8
 80033d4:	af00      	add	r7, sp, #0
//	Set_Servo_Angle(&PAYLOAD_TIM, PAYLOAD_CHANNEL, SERVO_ANGLE_CLOSED);
	unsigned char num_partitions = 20;
 80033d6:	2314      	movs	r3, #20
 80033d8:	70fb      	strb	r3, [r7, #3]
	for (int i = 1; i <= num_partitions; ++i){
 80033da:	2301      	movs	r3, #1
 80033dc:	607b      	str	r3, [r7, #4]
 80033de:	e014      	b.n	800340a <Reset_Payload+0x3a>
		Set_Servo_Angle(&PAYLOAD_TIM, PAYLOAD_CHANNEL, PAYLOAD_ANGLE_OPEN + i * (PAYLOAD_ANGLE_CLOSED - PAYLOAD_ANGLE_OPEN) / num_partitions);
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	222b      	movs	r2, #43	@ 0x2b
 80033e4:	fb03 f202 	mul.w	r2, r3, r2
 80033e8:	78fb      	ldrb	r3, [r7, #3]
 80033ea:	fb92 f3f3 	sdiv	r3, r2, r3
 80033ee:	b2db      	uxtb	r3, r3
 80033f0:	3355      	adds	r3, #85	@ 0x55
 80033f2:	b2db      	uxtb	r3, r3
 80033f4:	461a      	mov	r2, r3
 80033f6:	2100      	movs	r1, #0
 80033f8:	4808      	ldr	r0, [pc, #32]	@ (800341c <Reset_Payload+0x4c>)
 80033fa:	f7ff ff45 	bl	8003288 <Set_Servo_Angle>
		HAL_Delay(25);
 80033fe:	2019      	movs	r0, #25
 8003400:	f000 fece 	bl	80041a0 <HAL_Delay>
	for (int i = 1; i <= num_partitions; ++i){
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	3301      	adds	r3, #1
 8003408:	607b      	str	r3, [r7, #4]
 800340a:	78fb      	ldrb	r3, [r7, #3]
 800340c:	687a      	ldr	r2, [r7, #4]
 800340e:	429a      	cmp	r2, r3
 8003410:	dde6      	ble.n	80033e0 <Reset_Payload+0x10>
	}
}
 8003412:	bf00      	nop
 8003414:	bf00      	nop
 8003416:	3708      	adds	r7, #8
 8003418:	46bd      	mov	sp, r7
 800341a:	bd80      	pop	{r7, pc}
 800341c:	200005f8 	.word	0x200005f8

08003420 <Release_Container>:

void Release_Container(){
 8003420:	b580      	push	{r7, lr}
 8003422:	b082      	sub	sp, #8
 8003424:	af00      	add	r7, sp, #0
//	Set_Servo_Angle(&CONTAINER_TIM, CONTAINER_CHANNEL, CONTAINER_ANGLE_OPEN);
	unsigned char num_partitions = 20;
 8003426:	2314      	movs	r3, #20
 8003428:	70fb      	strb	r3, [r7, #3]
	for (int i = 1; i <= num_partitions; ++i){
 800342a:	2301      	movs	r3, #1
 800342c:	607b      	str	r3, [r7, #4]
 800342e:	e015      	b.n	800345c <Release_Container+0x3c>
		Set_Servo_Angle(&CONTAINER_TIM, CONTAINER_CHANNEL, CONTAINER_ANGLE_CLOSED + i * (CONTAINER_ANGLE_OPEN - CONTAINER_ANGLE_CLOSED) / num_partitions);
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	f06f 022a 	mvn.w	r2, #42	@ 0x2a
 8003436:	fb03 f202 	mul.w	r2, r3, r2
 800343a:	78fb      	ldrb	r3, [r7, #3]
 800343c:	fb92 f3f3 	sdiv	r3, r2, r3
 8003440:	b2db      	uxtb	r3, r3
 8003442:	3b80      	subs	r3, #128	@ 0x80
 8003444:	b2db      	uxtb	r3, r3
 8003446:	461a      	mov	r2, r3
 8003448:	2100      	movs	r1, #0
 800344a:	4809      	ldr	r0, [pc, #36]	@ (8003470 <Release_Container+0x50>)
 800344c:	f7ff ff1c 	bl	8003288 <Set_Servo_Angle>
		HAL_Delay(25);
 8003450:	2019      	movs	r0, #25
 8003452:	f000 fea5 	bl	80041a0 <HAL_Delay>
	for (int i = 1; i <= num_partitions; ++i){
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	3301      	adds	r3, #1
 800345a:	607b      	str	r3, [r7, #4]
 800345c:	78fb      	ldrb	r3, [r7, #3]
 800345e:	687a      	ldr	r2, [r7, #4]
 8003460:	429a      	cmp	r2, r3
 8003462:	dde5      	ble.n	8003430 <Release_Container+0x10>
	}
}
 8003464:	bf00      	nop
 8003466:	bf00      	nop
 8003468:	3708      	adds	r7, #8
 800346a:	46bd      	mov	sp, r7
 800346c:	bd80      	pop	{r7, pc}
 800346e:	bf00      	nop
 8003470:	200005f8 	.word	0x200005f8

08003474 <Reset_Container>:

void Reset_Container(){
 8003474:	b580      	push	{r7, lr}
 8003476:	b082      	sub	sp, #8
 8003478:	af00      	add	r7, sp, #0
//	Set_Servo_Angle(&CONTAINER_TIM, CONTAINER_CHANNEL, CONTAINER_ANGLE_CLOSED);
	unsigned char num_partitions = 20;
 800347a:	2314      	movs	r3, #20
 800347c:	70fb      	strb	r3, [r7, #3]
	for (int i = 1; i <= num_partitions; ++i){
 800347e:	2301      	movs	r3, #1
 8003480:	607b      	str	r3, [r7, #4]
 8003482:	e014      	b.n	80034ae <Reset_Container+0x3a>
		Set_Servo_Angle(&CONTAINER_TIM, CONTAINER_CHANNEL, CONTAINER_ANGLE_OPEN + i * (CONTAINER_ANGLE_CLOSED - CONTAINER_ANGLE_OPEN) / num_partitions);
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	222b      	movs	r2, #43	@ 0x2b
 8003488:	fb03 f202 	mul.w	r2, r3, r2
 800348c:	78fb      	ldrb	r3, [r7, #3]
 800348e:	fb92 f3f3 	sdiv	r3, r2, r3
 8003492:	b2db      	uxtb	r3, r3
 8003494:	3355      	adds	r3, #85	@ 0x55
 8003496:	b2db      	uxtb	r3, r3
 8003498:	461a      	mov	r2, r3
 800349a:	2100      	movs	r1, #0
 800349c:	4808      	ldr	r0, [pc, #32]	@ (80034c0 <Reset_Container+0x4c>)
 800349e:	f7ff fef3 	bl	8003288 <Set_Servo_Angle>
		HAL_Delay(25);
 80034a2:	2019      	movs	r0, #25
 80034a4:	f000 fe7c 	bl	80041a0 <HAL_Delay>
	for (int i = 1; i <= num_partitions; ++i){
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	3301      	adds	r3, #1
 80034ac:	607b      	str	r3, [r7, #4]
 80034ae:	78fb      	ldrb	r3, [r7, #3]
 80034b0:	687a      	ldr	r2, [r7, #4]
 80034b2:	429a      	cmp	r2, r3
 80034b4:	dde6      	ble.n	8003484 <Reset_Container+0x10>
	}
}
 80034b6:	bf00      	nop
 80034b8:	bf00      	nop
 80034ba:	3708      	adds	r7, #8
 80034bc:	46bd      	mov	sp, r7
 80034be:	bd80      	pop	{r7, pc}
 80034c0:	200005f8 	.word	0x200005f8

080034c4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80034c4:	b480      	push	{r7}
 80034c6:	b083      	sub	sp, #12
 80034c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80034ca:	2300      	movs	r3, #0
 80034cc:	607b      	str	r3, [r7, #4]
 80034ce:	4b10      	ldr	r3, [pc, #64]	@ (8003510 <HAL_MspInit+0x4c>)
 80034d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80034d2:	4a0f      	ldr	r2, [pc, #60]	@ (8003510 <HAL_MspInit+0x4c>)
 80034d4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80034d8:	6453      	str	r3, [r2, #68]	@ 0x44
 80034da:	4b0d      	ldr	r3, [pc, #52]	@ (8003510 <HAL_MspInit+0x4c>)
 80034dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80034de:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80034e2:	607b      	str	r3, [r7, #4]
 80034e4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80034e6:	2300      	movs	r3, #0
 80034e8:	603b      	str	r3, [r7, #0]
 80034ea:	4b09      	ldr	r3, [pc, #36]	@ (8003510 <HAL_MspInit+0x4c>)
 80034ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034ee:	4a08      	ldr	r2, [pc, #32]	@ (8003510 <HAL_MspInit+0x4c>)
 80034f0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80034f4:	6413      	str	r3, [r2, #64]	@ 0x40
 80034f6:	4b06      	ldr	r3, [pc, #24]	@ (8003510 <HAL_MspInit+0x4c>)
 80034f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034fa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80034fe:	603b      	str	r3, [r7, #0]
 8003500:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003502:	bf00      	nop
 8003504:	370c      	adds	r7, #12
 8003506:	46bd      	mov	sp, r7
 8003508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800350c:	4770      	bx	lr
 800350e:	bf00      	nop
 8003510:	40023800 	.word	0x40023800

08003514 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003514:	b580      	push	{r7, lr}
 8003516:	b08a      	sub	sp, #40	@ 0x28
 8003518:	af00      	add	r7, sp, #0
 800351a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800351c:	f107 0314 	add.w	r3, r7, #20
 8003520:	2200      	movs	r2, #0
 8003522:	601a      	str	r2, [r3, #0]
 8003524:	605a      	str	r2, [r3, #4]
 8003526:	609a      	str	r2, [r3, #8]
 8003528:	60da      	str	r2, [r3, #12]
 800352a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	4a19      	ldr	r2, [pc, #100]	@ (8003598 <HAL_I2C_MspInit+0x84>)
 8003532:	4293      	cmp	r3, r2
 8003534:	d12c      	bne.n	8003590 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003536:	2300      	movs	r3, #0
 8003538:	613b      	str	r3, [r7, #16]
 800353a:	4b18      	ldr	r3, [pc, #96]	@ (800359c <HAL_I2C_MspInit+0x88>)
 800353c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800353e:	4a17      	ldr	r2, [pc, #92]	@ (800359c <HAL_I2C_MspInit+0x88>)
 8003540:	f043 0302 	orr.w	r3, r3, #2
 8003544:	6313      	str	r3, [r2, #48]	@ 0x30
 8003546:	4b15      	ldr	r3, [pc, #84]	@ (800359c <HAL_I2C_MspInit+0x88>)
 8003548:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800354a:	f003 0302 	and.w	r3, r3, #2
 800354e:	613b      	str	r3, [r7, #16]
 8003550:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8003552:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8003556:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003558:	2312      	movs	r3, #18
 800355a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800355c:	2300      	movs	r3, #0
 800355e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003560:	2303      	movs	r3, #3
 8003562:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003564:	2304      	movs	r3, #4
 8003566:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003568:	f107 0314 	add.w	r3, r7, #20
 800356c:	4619      	mov	r1, r3
 800356e:	480c      	ldr	r0, [pc, #48]	@ (80035a0 <HAL_I2C_MspInit+0x8c>)
 8003570:	f000 ffde 	bl	8004530 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003574:	2300      	movs	r3, #0
 8003576:	60fb      	str	r3, [r7, #12]
 8003578:	4b08      	ldr	r3, [pc, #32]	@ (800359c <HAL_I2C_MspInit+0x88>)
 800357a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800357c:	4a07      	ldr	r2, [pc, #28]	@ (800359c <HAL_I2C_MspInit+0x88>)
 800357e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8003582:	6413      	str	r3, [r2, #64]	@ 0x40
 8003584:	4b05      	ldr	r3, [pc, #20]	@ (800359c <HAL_I2C_MspInit+0x88>)
 8003586:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003588:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800358c:	60fb      	str	r3, [r7, #12]
 800358e:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 8003590:	bf00      	nop
 8003592:	3728      	adds	r7, #40	@ 0x28
 8003594:	46bd      	mov	sp, r7
 8003596:	bd80      	pop	{r7, pc}
 8003598:	40005400 	.word	0x40005400
 800359c:	40023800 	.word	0x40023800
 80035a0:	40020400 	.word	0x40020400

080035a4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80035a4:	b580      	push	{r7, lr}
 80035a6:	b084      	sub	sp, #16
 80035a8:	af00      	add	r7, sp, #0
 80035aa:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80035b4:	d10e      	bne.n	80035d4 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80035b6:	2300      	movs	r3, #0
 80035b8:	60fb      	str	r3, [r7, #12]
 80035ba:	4b16      	ldr	r3, [pc, #88]	@ (8003614 <HAL_TIM_Base_MspInit+0x70>)
 80035bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035be:	4a15      	ldr	r2, [pc, #84]	@ (8003614 <HAL_TIM_Base_MspInit+0x70>)
 80035c0:	f043 0301 	orr.w	r3, r3, #1
 80035c4:	6413      	str	r3, [r2, #64]	@ 0x40
 80035c6:	4b13      	ldr	r3, [pc, #76]	@ (8003614 <HAL_TIM_Base_MspInit+0x70>)
 80035c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035ca:	f003 0301 	and.w	r3, r3, #1
 80035ce:	60fb      	str	r3, [r7, #12]
 80035d0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80035d2:	e01a      	b.n	800360a <HAL_TIM_Base_MspInit+0x66>
  else if(htim_base->Instance==TIM3)
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	4a0f      	ldr	r2, [pc, #60]	@ (8003618 <HAL_TIM_Base_MspInit+0x74>)
 80035da:	4293      	cmp	r3, r2
 80035dc:	d115      	bne.n	800360a <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80035de:	2300      	movs	r3, #0
 80035e0:	60bb      	str	r3, [r7, #8]
 80035e2:	4b0c      	ldr	r3, [pc, #48]	@ (8003614 <HAL_TIM_Base_MspInit+0x70>)
 80035e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035e6:	4a0b      	ldr	r2, [pc, #44]	@ (8003614 <HAL_TIM_Base_MspInit+0x70>)
 80035e8:	f043 0302 	orr.w	r3, r3, #2
 80035ec:	6413      	str	r3, [r2, #64]	@ 0x40
 80035ee:	4b09      	ldr	r3, [pc, #36]	@ (8003614 <HAL_TIM_Base_MspInit+0x70>)
 80035f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035f2:	f003 0302 	and.w	r3, r3, #2
 80035f6:	60bb      	str	r3, [r7, #8]
 80035f8:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80035fa:	2200      	movs	r2, #0
 80035fc:	2100      	movs	r1, #0
 80035fe:	201d      	movs	r0, #29
 8003600:	f000 fecd 	bl	800439e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8003604:	201d      	movs	r0, #29
 8003606:	f000 fee6 	bl	80043d6 <HAL_NVIC_EnableIRQ>
}
 800360a:	bf00      	nop
 800360c:	3710      	adds	r7, #16
 800360e:	46bd      	mov	sp, r7
 8003610:	bd80      	pop	{r7, pc}
 8003612:	bf00      	nop
 8003614:	40023800 	.word	0x40023800
 8003618:	40000400 	.word	0x40000400

0800361c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800361c:	b580      	push	{r7, lr}
 800361e:	b088      	sub	sp, #32
 8003620:	af00      	add	r7, sp, #0
 8003622:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003624:	f107 030c 	add.w	r3, r7, #12
 8003628:	2200      	movs	r2, #0
 800362a:	601a      	str	r2, [r3, #0]
 800362c:	605a      	str	r2, [r3, #4]
 800362e:	609a      	str	r2, [r3, #8]
 8003630:	60da      	str	r2, [r3, #12]
 8003632:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800363c:	d11d      	bne.n	800367a <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800363e:	2300      	movs	r3, #0
 8003640:	60bb      	str	r3, [r7, #8]
 8003642:	4b10      	ldr	r3, [pc, #64]	@ (8003684 <HAL_TIM_MspPostInit+0x68>)
 8003644:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003646:	4a0f      	ldr	r2, [pc, #60]	@ (8003684 <HAL_TIM_MspPostInit+0x68>)
 8003648:	f043 0301 	orr.w	r3, r3, #1
 800364c:	6313      	str	r3, [r2, #48]	@ 0x30
 800364e:	4b0d      	ldr	r3, [pc, #52]	@ (8003684 <HAL_TIM_MspPostInit+0x68>)
 8003650:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003652:	f003 0301 	and.w	r3, r3, #1
 8003656:	60bb      	str	r3, [r7, #8]
 8003658:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800365a:	2301      	movs	r3, #1
 800365c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800365e:	2302      	movs	r3, #2
 8003660:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003662:	2300      	movs	r3, #0
 8003664:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003666:	2300      	movs	r3, #0
 8003668:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800366a:	2301      	movs	r3, #1
 800366c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800366e:	f107 030c 	add.w	r3, r7, #12
 8003672:	4619      	mov	r1, r3
 8003674:	4804      	ldr	r0, [pc, #16]	@ (8003688 <HAL_TIM_MspPostInit+0x6c>)
 8003676:	f000 ff5b 	bl	8004530 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 800367a:	bf00      	nop
 800367c:	3720      	adds	r7, #32
 800367e:	46bd      	mov	sp, r7
 8003680:	bd80      	pop	{r7, pc}
 8003682:	bf00      	nop
 8003684:	40023800 	.word	0x40023800
 8003688:	40020000 	.word	0x40020000

0800368c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800368c:	b580      	push	{r7, lr}
 800368e:	b08a      	sub	sp, #40	@ 0x28
 8003690:	af00      	add	r7, sp, #0
 8003692:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003694:	f107 0314 	add.w	r3, r7, #20
 8003698:	2200      	movs	r2, #0
 800369a:	601a      	str	r2, [r3, #0]
 800369c:	605a      	str	r2, [r3, #4]
 800369e:	609a      	str	r2, [r3, #8]
 80036a0:	60da      	str	r2, [r3, #12]
 80036a2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	4a19      	ldr	r2, [pc, #100]	@ (8003710 <HAL_UART_MspInit+0x84>)
 80036aa:	4293      	cmp	r3, r2
 80036ac:	d12b      	bne.n	8003706 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80036ae:	2300      	movs	r3, #0
 80036b0:	613b      	str	r3, [r7, #16]
 80036b2:	4b18      	ldr	r3, [pc, #96]	@ (8003714 <HAL_UART_MspInit+0x88>)
 80036b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036b6:	4a17      	ldr	r2, [pc, #92]	@ (8003714 <HAL_UART_MspInit+0x88>)
 80036b8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80036bc:	6413      	str	r3, [r2, #64]	@ 0x40
 80036be:	4b15      	ldr	r3, [pc, #84]	@ (8003714 <HAL_UART_MspInit+0x88>)
 80036c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80036c6:	613b      	str	r3, [r7, #16]
 80036c8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80036ca:	2300      	movs	r3, #0
 80036cc:	60fb      	str	r3, [r7, #12]
 80036ce:	4b11      	ldr	r3, [pc, #68]	@ (8003714 <HAL_UART_MspInit+0x88>)
 80036d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036d2:	4a10      	ldr	r2, [pc, #64]	@ (8003714 <HAL_UART_MspInit+0x88>)
 80036d4:	f043 0308 	orr.w	r3, r3, #8
 80036d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80036da:	4b0e      	ldr	r3, [pc, #56]	@ (8003714 <HAL_UART_MspInit+0x88>)
 80036dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036de:	f003 0308 	and.w	r3, r3, #8
 80036e2:	60fb      	str	r3, [r7, #12]
 80036e4:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PD5     ------> USART2_TX
    PD6     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 80036e6:	2360      	movs	r3, #96	@ 0x60
 80036e8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80036ea:	2302      	movs	r3, #2
 80036ec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036ee:	2300      	movs	r3, #0
 80036f0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80036f2:	2303      	movs	r3, #3
 80036f4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80036f6:	2307      	movs	r3, #7
 80036f8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80036fa:	f107 0314 	add.w	r3, r7, #20
 80036fe:	4619      	mov	r1, r3
 8003700:	4805      	ldr	r0, [pc, #20]	@ (8003718 <HAL_UART_MspInit+0x8c>)
 8003702:	f000 ff15 	bl	8004530 <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8003706:	bf00      	nop
 8003708:	3728      	adds	r7, #40	@ 0x28
 800370a:	46bd      	mov	sp, r7
 800370c:	bd80      	pop	{r7, pc}
 800370e:	bf00      	nop
 8003710:	40004400 	.word	0x40004400
 8003714:	40023800 	.word	0x40023800
 8003718:	40020c00 	.word	0x40020c00

0800371c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800371c:	b480      	push	{r7}
 800371e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003720:	bf00      	nop
 8003722:	e7fd      	b.n	8003720 <NMI_Handler+0x4>

08003724 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003724:	b480      	push	{r7}
 8003726:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003728:	bf00      	nop
 800372a:	e7fd      	b.n	8003728 <HardFault_Handler+0x4>

0800372c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800372c:	b480      	push	{r7}
 800372e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003730:	bf00      	nop
 8003732:	e7fd      	b.n	8003730 <MemManage_Handler+0x4>

08003734 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003734:	b480      	push	{r7}
 8003736:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003738:	bf00      	nop
 800373a:	e7fd      	b.n	8003738 <BusFault_Handler+0x4>

0800373c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800373c:	b480      	push	{r7}
 800373e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003740:	bf00      	nop
 8003742:	e7fd      	b.n	8003740 <UsageFault_Handler+0x4>

08003744 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003744:	b480      	push	{r7}
 8003746:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003748:	bf00      	nop
 800374a:	46bd      	mov	sp, r7
 800374c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003750:	4770      	bx	lr

08003752 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003752:	b480      	push	{r7}
 8003754:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003756:	bf00      	nop
 8003758:	46bd      	mov	sp, r7
 800375a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800375e:	4770      	bx	lr

08003760 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003760:	b480      	push	{r7}
 8003762:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003764:	bf00      	nop
 8003766:	46bd      	mov	sp, r7
 8003768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800376c:	4770      	bx	lr

0800376e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800376e:	b580      	push	{r7, lr}
 8003770:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003772:	f000 fcf5 	bl	8004160 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003776:	bf00      	nop
 8003778:	bd80      	pop	{r7, pc}
	...

0800377c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 800377c:	b580      	push	{r7, lr}
 800377e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8003780:	4802      	ldr	r0, [pc, #8]	@ (800378c <TIM3_IRQHandler+0x10>)
 8003782:	f003 fc81 	bl	8007088 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8003786:	bf00      	nop
 8003788:	bd80      	pop	{r7, pc}
 800378a:	bf00      	nop
 800378c:	20000640 	.word	0x20000640

08003790 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003790:	b480      	push	{r7}
 8003792:	af00      	add	r7, sp, #0
  return 1;
 8003794:	2301      	movs	r3, #1
}
 8003796:	4618      	mov	r0, r3
 8003798:	46bd      	mov	sp, r7
 800379a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800379e:	4770      	bx	lr

080037a0 <_kill>:

int _kill(int pid, int sig)
{
 80037a0:	b580      	push	{r7, lr}
 80037a2:	b082      	sub	sp, #8
 80037a4:	af00      	add	r7, sp, #0
 80037a6:	6078      	str	r0, [r7, #4]
 80037a8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80037aa:	f007 fa71 	bl	800ac90 <__errno>
 80037ae:	4603      	mov	r3, r0
 80037b0:	2216      	movs	r2, #22
 80037b2:	601a      	str	r2, [r3, #0]
  return -1;
 80037b4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80037b8:	4618      	mov	r0, r3
 80037ba:	3708      	adds	r7, #8
 80037bc:	46bd      	mov	sp, r7
 80037be:	bd80      	pop	{r7, pc}

080037c0 <_exit>:

void _exit (int status)
{
 80037c0:	b580      	push	{r7, lr}
 80037c2:	b082      	sub	sp, #8
 80037c4:	af00      	add	r7, sp, #0
 80037c6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80037c8:	f04f 31ff 	mov.w	r1, #4294967295
 80037cc:	6878      	ldr	r0, [r7, #4]
 80037ce:	f7ff ffe7 	bl	80037a0 <_kill>
  while (1) {}    /* Make sure we hang here */
 80037d2:	bf00      	nop
 80037d4:	e7fd      	b.n	80037d2 <_exit+0x12>

080037d6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80037d6:	b580      	push	{r7, lr}
 80037d8:	b086      	sub	sp, #24
 80037da:	af00      	add	r7, sp, #0
 80037dc:	60f8      	str	r0, [r7, #12]
 80037de:	60b9      	str	r1, [r7, #8]
 80037e0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80037e2:	2300      	movs	r3, #0
 80037e4:	617b      	str	r3, [r7, #20]
 80037e6:	e00a      	b.n	80037fe <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80037e8:	f3af 8000 	nop.w
 80037ec:	4601      	mov	r1, r0
 80037ee:	68bb      	ldr	r3, [r7, #8]
 80037f0:	1c5a      	adds	r2, r3, #1
 80037f2:	60ba      	str	r2, [r7, #8]
 80037f4:	b2ca      	uxtb	r2, r1
 80037f6:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80037f8:	697b      	ldr	r3, [r7, #20]
 80037fa:	3301      	adds	r3, #1
 80037fc:	617b      	str	r3, [r7, #20]
 80037fe:	697a      	ldr	r2, [r7, #20]
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	429a      	cmp	r2, r3
 8003804:	dbf0      	blt.n	80037e8 <_read+0x12>
  }

  return len;
 8003806:	687b      	ldr	r3, [r7, #4]
}
 8003808:	4618      	mov	r0, r3
 800380a:	3718      	adds	r7, #24
 800380c:	46bd      	mov	sp, r7
 800380e:	bd80      	pop	{r7, pc}

08003810 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003810:	b580      	push	{r7, lr}
 8003812:	b086      	sub	sp, #24
 8003814:	af00      	add	r7, sp, #0
 8003816:	60f8      	str	r0, [r7, #12]
 8003818:	60b9      	str	r1, [r7, #8]
 800381a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800381c:	2300      	movs	r3, #0
 800381e:	617b      	str	r3, [r7, #20]
 8003820:	e009      	b.n	8003836 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003822:	68bb      	ldr	r3, [r7, #8]
 8003824:	1c5a      	adds	r2, r3, #1
 8003826:	60ba      	str	r2, [r7, #8]
 8003828:	781b      	ldrb	r3, [r3, #0]
 800382a:	4618      	mov	r0, r3
 800382c:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003830:	697b      	ldr	r3, [r7, #20]
 8003832:	3301      	adds	r3, #1
 8003834:	617b      	str	r3, [r7, #20]
 8003836:	697a      	ldr	r2, [r7, #20]
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	429a      	cmp	r2, r3
 800383c:	dbf1      	blt.n	8003822 <_write+0x12>
  }
  return len;
 800383e:	687b      	ldr	r3, [r7, #4]
}
 8003840:	4618      	mov	r0, r3
 8003842:	3718      	adds	r7, #24
 8003844:	46bd      	mov	sp, r7
 8003846:	bd80      	pop	{r7, pc}

08003848 <_close>:

int _close(int file)
{
 8003848:	b480      	push	{r7}
 800384a:	b083      	sub	sp, #12
 800384c:	af00      	add	r7, sp, #0
 800384e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003850:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003854:	4618      	mov	r0, r3
 8003856:	370c      	adds	r7, #12
 8003858:	46bd      	mov	sp, r7
 800385a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800385e:	4770      	bx	lr

08003860 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003860:	b480      	push	{r7}
 8003862:	b083      	sub	sp, #12
 8003864:	af00      	add	r7, sp, #0
 8003866:	6078      	str	r0, [r7, #4]
 8003868:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800386a:	683b      	ldr	r3, [r7, #0]
 800386c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003870:	605a      	str	r2, [r3, #4]
  return 0;
 8003872:	2300      	movs	r3, #0
}
 8003874:	4618      	mov	r0, r3
 8003876:	370c      	adds	r7, #12
 8003878:	46bd      	mov	sp, r7
 800387a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800387e:	4770      	bx	lr

08003880 <_isatty>:

int _isatty(int file)
{
 8003880:	b480      	push	{r7}
 8003882:	b083      	sub	sp, #12
 8003884:	af00      	add	r7, sp, #0
 8003886:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003888:	2301      	movs	r3, #1
}
 800388a:	4618      	mov	r0, r3
 800388c:	370c      	adds	r7, #12
 800388e:	46bd      	mov	sp, r7
 8003890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003894:	4770      	bx	lr

08003896 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003896:	b480      	push	{r7}
 8003898:	b085      	sub	sp, #20
 800389a:	af00      	add	r7, sp, #0
 800389c:	60f8      	str	r0, [r7, #12]
 800389e:	60b9      	str	r1, [r7, #8]
 80038a0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80038a2:	2300      	movs	r3, #0
}
 80038a4:	4618      	mov	r0, r3
 80038a6:	3714      	adds	r7, #20
 80038a8:	46bd      	mov	sp, r7
 80038aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ae:	4770      	bx	lr

080038b0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80038b0:	b580      	push	{r7, lr}
 80038b2:	b086      	sub	sp, #24
 80038b4:	af00      	add	r7, sp, #0
 80038b6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80038b8:	4a14      	ldr	r2, [pc, #80]	@ (800390c <_sbrk+0x5c>)
 80038ba:	4b15      	ldr	r3, [pc, #84]	@ (8003910 <_sbrk+0x60>)
 80038bc:	1ad3      	subs	r3, r2, r3
 80038be:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80038c0:	697b      	ldr	r3, [r7, #20]
 80038c2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80038c4:	4b13      	ldr	r3, [pc, #76]	@ (8003914 <_sbrk+0x64>)
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d102      	bne.n	80038d2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80038cc:	4b11      	ldr	r3, [pc, #68]	@ (8003914 <_sbrk+0x64>)
 80038ce:	4a12      	ldr	r2, [pc, #72]	@ (8003918 <_sbrk+0x68>)
 80038d0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80038d2:	4b10      	ldr	r3, [pc, #64]	@ (8003914 <_sbrk+0x64>)
 80038d4:	681a      	ldr	r2, [r3, #0]
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	4413      	add	r3, r2
 80038da:	693a      	ldr	r2, [r7, #16]
 80038dc:	429a      	cmp	r2, r3
 80038de:	d207      	bcs.n	80038f0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80038e0:	f007 f9d6 	bl	800ac90 <__errno>
 80038e4:	4603      	mov	r3, r0
 80038e6:	220c      	movs	r2, #12
 80038e8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80038ea:	f04f 33ff 	mov.w	r3, #4294967295
 80038ee:	e009      	b.n	8003904 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80038f0:	4b08      	ldr	r3, [pc, #32]	@ (8003914 <_sbrk+0x64>)
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80038f6:	4b07      	ldr	r3, [pc, #28]	@ (8003914 <_sbrk+0x64>)
 80038f8:	681a      	ldr	r2, [r3, #0]
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	4413      	add	r3, r2
 80038fe:	4a05      	ldr	r2, [pc, #20]	@ (8003914 <_sbrk+0x64>)
 8003900:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003902:	68fb      	ldr	r3, [r7, #12]
}
 8003904:	4618      	mov	r0, r3
 8003906:	3718      	adds	r7, #24
 8003908:	46bd      	mov	sp, r7
 800390a:	bd80      	pop	{r7, pc}
 800390c:	20040000 	.word	0x20040000
 8003910:	00000400 	.word	0x00000400
 8003914:	20000884 	.word	0x20000884
 8003918:	20000bd8 	.word	0x20000bd8

0800391c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800391c:	b480      	push	{r7}
 800391e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003920:	4b06      	ldr	r3, [pc, #24]	@ (800393c <SystemInit+0x20>)
 8003922:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003926:	4a05      	ldr	r2, [pc, #20]	@ (800393c <SystemInit+0x20>)
 8003928:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800392c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003930:	bf00      	nop
 8003932:	46bd      	mov	sp, r7
 8003934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003938:	4770      	bx	lr
 800393a:	bf00      	nop
 800393c:	e000ed00 	.word	0xe000ed00

08003940 <init_telemetry>:
#include "telemetry.h"
#include <string.h>

void init_telemetry(Telemetry_t *telemetry){
 8003940:	b480      	push	{r7}
 8003942:	b083      	sub	sp, #12
 8003944:	af00      	add	r7, sp, #0
 8003946:	6078      	str	r0, [r7, #4]
	// Initialize telemtry values if they should not start as 0
	telemetry->mode = 'F';
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	2246      	movs	r2, #70	@ 0x46
 800394c:	719a      	strb	r2, [r3, #6]
	strcpy(telemetry->state, "LAUNCH_PAD");
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	3307      	adds	r3, #7
 8003952:	490c      	ldr	r1, [pc, #48]	@ (8003984 <init_telemetry+0x44>)
 8003954:	461a      	mov	r2, r3
 8003956:	460b      	mov	r3, r1
 8003958:	cb03      	ldmia	r3!, {r0, r1}
 800395a:	6010      	str	r0, [r2, #0]
 800395c:	6051      	str	r1, [r2, #4]
 800395e:	8819      	ldrh	r1, [r3, #0]
 8003960:	789b      	ldrb	r3, [r3, #2]
 8003962:	8111      	strh	r1, [r2, #8]
 8003964:	7293      	strb	r3, [r2, #10]
	telemetry->telemetry_status = 1;
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	2201      	movs	r2, #1
 800396a:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1
	strcpy(telemetry->cmd_echo, "N/A");
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	3355      	adds	r3, #85	@ 0x55
 8003972:	4a05      	ldr	r2, [pc, #20]	@ (8003988 <init_telemetry+0x48>)
 8003974:	6810      	ldr	r0, [r2, #0]
 8003976:	6018      	str	r0, [r3, #0]
}
 8003978:	bf00      	nop
 800397a:	370c      	adds	r7, #12
 800397c:	46bd      	mov	sp, r7
 800397e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003982:	4770      	bx	lr
 8003984:	0800e9b0 	.word	0x0800e9b0
 8003988:	0800e9bc 	.word	0x0800e9bc

0800398c <reset_state>:

void reset_state(Telemetry_t *telemetry){
 800398c:	b480      	push	{r7}
 800398e:	b083      	sub	sp, #12
 8003990:	af00      	add	r7, sp, #0
 8003992:	6078      	str	r0, [r7, #4]
	strcpy(telemetry->state, "LAUNCH_PAD");
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	3307      	adds	r3, #7
 8003998:	4915      	ldr	r1, [pc, #84]	@ (80039f0 <reset_state+0x64>)
 800399a:	461a      	mov	r2, r3
 800399c:	460b      	mov	r3, r1
 800399e:	cb03      	ldmia	r3!, {r0, r1}
 80039a0:	6010      	str	r0, [r2, #0]
 80039a2:	6051      	str	r1, [r2, #4]
 80039a4:	8819      	ldrh	r1, [r3, #0]
 80039a6:	789b      	ldrb	r3, [r3, #2]
 80039a8:	8111      	strh	r1, [r2, #8]
 80039aa:	7293      	strb	r3, [r2, #10]
	telemetry->max_altitude = 0;
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	f04f 0200 	mov.w	r2, #0
 80039b2:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
	telemetry->sent_apogee = 0;
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	2200      	movs	r2, #0
 80039ba:	f883 20ac 	strb.w	r2, [r3, #172]	@ 0xac
	telemetry->sent_payload_release = 0;
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	2200      	movs	r2, #0
 80039c2:	f883 20ad 	strb.w	r2, [r3, #173]	@ 0xad
	telemetry->container_released = 0;
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	2200      	movs	r2, #0
 80039ca:	f883 2095 	strb.w	r2, [r3, #149]	@ 0x95
	telemetry->payload_released = 0;
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	2200      	movs	r2, #0
 80039d2:	f883 2096 	strb.w	r2, [r3, #150]	@ 0x96
	telemetry->paraglider_active = 0;
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	2200      	movs	r2, #0
 80039da:	f883 2097 	strb.w	r2, [r3, #151]	@ 0x97
	telemetry->packet_count = 0;
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	2200      	movs	r2, #0
 80039e2:	809a      	strh	r2, [r3, #4]
}
 80039e4:	bf00      	nop
 80039e6:	370c      	adds	r7, #12
 80039e8:	46bd      	mov	sp, r7
 80039ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ee:	4770      	bx	lr
 80039f0:	0800e9b0 	.word	0x0800e9b0

080039f4 <set_cmd_echo>:

void set_cmd_echo(const char *cmd, Telemetry_t *telemetry)
{
 80039f4:	b590      	push	{r4, r7, lr}
 80039f6:	b083      	sub	sp, #12
 80039f8:	af00      	add	r7, sp, #0
 80039fa:	6078      	str	r0, [r7, #4]
 80039fc:	6039      	str	r1, [r7, #0]
	memset(telemetry->cmd_echo, '\0', sizeof(telemetry->cmd_echo));
 80039fe:	683b      	ldr	r3, [r7, #0]
 8003a00:	3355      	adds	r3, #85	@ 0x55
 8003a02:	2240      	movs	r2, #64	@ 0x40
 8003a04:	2100      	movs	r1, #0
 8003a06:	4618      	mov	r0, r3
 8003a08:	f007 f8bb 	bl	800ab82 <memset>
	strncpy(telemetry->cmd_echo, cmd, strlen(cmd));
 8003a0c:	683b      	ldr	r3, [r7, #0]
 8003a0e:	f103 0455 	add.w	r4, r3, #85	@ 0x55
 8003a12:	6878      	ldr	r0, [r7, #4]
 8003a14:	f7fc fc5c 	bl	80002d0 <strlen>
 8003a18:	4603      	mov	r3, r0
 8003a1a:	461a      	mov	r2, r3
 8003a1c:	6879      	ldr	r1, [r7, #4]
 8003a1e:	4620      	mov	r0, r4
 8003a20:	f007 f8d8 	bl	800abd4 <strncpy>
}
 8003a24:	bf00      	nop
 8003a26:	370c      	adds	r7, #12
 8003a28:	46bd      	mov	sp, r7
 8003a2a:	bd90      	pop	{r4, r7, pc}

08003a2c <init_xbee>:
volatile int32_t last_command_count = -1;

extern uint8_t command_ready;
extern char command_buffer[RX_BFR_SIZE-1];

void init_xbee(UART_HandleTypeDef *huart, IRQn_Type IRQn){
 8003a2c:	b580      	push	{r7, lr}
 8003a2e:	b082      	sub	sp, #8
 8003a30:	af00      	add	r7, sp, #0
 8003a32:	6078      	str	r0, [r7, #4]
 8003a34:	460b      	mov	r3, r1
 8003a36:	70fb      	strb	r3, [r7, #3]
	init_commands();
 8003a38:	f7fe f86c 	bl	8001b14 <init_commands>

	HAL_NVIC_EnableIRQ(IRQn);
 8003a3c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003a40:	4618      	mov	r0, r3
 8003a42:	f000 fcc8 	bl	80043d6 <HAL_NVIC_EnableIRQ>
	HAL_UARTEx_ReceiveToIdle_IT(huart, rx_data, RX_BFR_SIZE);
 8003a46:	22ff      	movs	r2, #255	@ 0xff
 8003a48:	4903      	ldr	r1, [pc, #12]	@ (8003a58 <init_xbee+0x2c>)
 8003a4a:	6878      	ldr	r0, [r7, #4]
 8003a4c:	f004 fa3f 	bl	8007ece <HAL_UARTEx_ReceiveToIdle_IT>
}
 8003a50:	bf00      	nop
 8003a52:	3708      	adds	r7, #8
 8003a54:	46bd      	mov	sp, r7
 8003a56:	bd80      	pop	{r7, pc}
 8003a58:	20000988 	.word	0x20000988

08003a5c <calculate_checksum>:

uint8_t calculate_checksum(const char *data) {
 8003a5c:	b480      	push	{r7}
 8003a5e:	b085      	sub	sp, #20
 8003a60:	af00      	add	r7, sp, #0
 8003a62:	6078      	str	r0, [r7, #4]
	uint8_t checksum = 0;
 8003a64:	2300      	movs	r3, #0
 8003a66:	73fb      	strb	r3, [r7, #15]
	while (*data) {
 8003a68:	e006      	b.n	8003a78 <calculate_checksum+0x1c>
		checksum += *data++;
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	1c5a      	adds	r2, r3, #1
 8003a6e:	607a      	str	r2, [r7, #4]
 8003a70:	781a      	ldrb	r2, [r3, #0]
 8003a72:	7bfb      	ldrb	r3, [r7, #15]
 8003a74:	4413      	add	r3, r2
 8003a76:	73fb      	strb	r3, [r7, #15]
	while (*data) {
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	781b      	ldrb	r3, [r3, #0]
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d1f4      	bne.n	8003a6a <calculate_checksum+0xe>
	}
	return checksum % 256;
 8003a80:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a82:	4618      	mov	r0, r3
 8003a84:	3714      	adds	r7, #20
 8003a86:	46bd      	mov	sp, r7
 8003a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a8c:	4770      	bx	lr
	...

08003a90 <send_packet>:

void send_packet(UART_HandleTypeDef *huart, Telemetry_t *telemetry){
 8003a90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003a94:	f2ad 5d6c 	subw	sp, sp, #1388	@ 0x56c
 8003a98:	af32      	add	r7, sp, #200	@ 0xc8
 8003a9a:	f507 6394 	add.w	r3, r7, #1184	@ 0x4a0
 8003a9e:	f5a3 737f 	sub.w	r3, r3, #1020	@ 0x3fc
 8003aa2:	6018      	str	r0, [r3, #0]
 8003aa4:	f507 6394 	add.w	r3, r7, #1184	@ 0x4a0
 8003aa8:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8003aac:	6019      	str	r1, [r3, #0]

	char packet[512];  // Buffer for packet
	char data[480];    // Buffer for data without checksum

	telemetry->packet_count += 1;
 8003aae:	f507 6394 	add.w	r3, r7, #1184	@ 0x4a0
 8003ab2:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8003abc:	b29b      	uxth	r3, r3
 8003abe:	3301      	adds	r3, #1
 8003ac0:	b29b      	uxth	r3, r3
 8003ac2:	b21a      	sxth	r2, r3
 8003ac4:	f507 6394 	add.w	r3, r7, #1184	@ 0x4a0
 8003ac8:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	809a      	strh	r2, [r3, #4]

	snprintf(data, sizeof(data),
		"%s,%02d:%02d:%02d,%d,%c,%s,%.1f,%.1f,%.1f,%.1f,%.1f,%.1f,%.1f,%.1f,%.1f,%.1f,%.1f,%02d:%02d:%02d,%.1f,%.1f,%.1f,%u,%s,%.1f,%s,%s,%s,%.1f,%.1f",
		 TEAM_ID, telemetry->mission_time_hr, telemetry->mission_time_min, telemetry->mission_time_sec, telemetry->packet_count,
 8003ad0:	f507 6394 	add.w	r3, r7, #1184	@ 0x4a0
 8003ad4:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	f993 3000 	ldrsb.w	r3, [r3]
	snprintf(data, sizeof(data),
 8003ade:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
		 TEAM_ID, telemetry->mission_time_hr, telemetry->mission_time_min, telemetry->mission_time_sec, telemetry->packet_count,
 8003ae2:	f507 6394 	add.w	r3, r7, #1184	@ 0x4a0
 8003ae6:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	f993 3001 	ldrsb.w	r3, [r3, #1]
	snprintf(data, sizeof(data),
 8003af0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
		 TEAM_ID, telemetry->mission_time_hr, telemetry->mission_time_min, telemetry->mission_time_sec, telemetry->packet_count,
 8003af4:	f507 6394 	add.w	r3, r7, #1184	@ 0x4a0
 8003af8:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	f993 3002 	ldrsb.w	r3, [r3, #2]
	snprintf(data, sizeof(data),
 8003b02:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
		 TEAM_ID, telemetry->mission_time_hr, telemetry->mission_time_min, telemetry->mission_time_sec, telemetry->packet_count,
 8003b06:	f507 6394 	add.w	r3, r7, #1184	@ 0x4a0
 8003b0a:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
	snprintf(data, sizeof(data),
 8003b14:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
		 telemetry->mode, telemetry->state, telemetry->altitude, telemetry->temperature, telemetry->pressure, telemetry->voltage,
 8003b18:	f507 6394 	add.w	r3, r7, #1184	@ 0x4a0
 8003b1c:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	799b      	ldrb	r3, [r3, #6]
	snprintf(data, sizeof(data),
 8003b24:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
		 telemetry->mode, telemetry->state, telemetry->altitude, telemetry->temperature, telemetry->pressure, telemetry->voltage,
 8003b28:	f507 6394 	add.w	r3, r7, #1184	@ 0x4a0
 8003b2c:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	3307      	adds	r3, #7
 8003b34:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003b38:	f507 6394 	add.w	r3, r7, #1184	@ 0x4a0
 8003b3c:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	699b      	ldr	r3, [r3, #24]
	snprintf(data, sizeof(data),
 8003b44:	4618      	mov	r0, r3
 8003b46:	f7fc fd2f 	bl	80005a8 <__aeabi_f2d>
 8003b4a:	e9c7 011e 	strd	r0, r1, [r7, #120]	@ 0x78
		 telemetry->mode, telemetry->state, telemetry->altitude, telemetry->temperature, telemetry->pressure, telemetry->voltage,
 8003b4e:	f507 6394 	add.w	r3, r7, #1184	@ 0x4a0
 8003b52:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	69db      	ldr	r3, [r3, #28]
	snprintf(data, sizeof(data),
 8003b5a:	4618      	mov	r0, r3
 8003b5c:	f7fc fd24 	bl	80005a8 <__aeabi_f2d>
 8003b60:	e9c7 011c 	strd	r0, r1, [r7, #112]	@ 0x70
		 telemetry->mode, telemetry->state, telemetry->altitude, telemetry->temperature, telemetry->pressure, telemetry->voltage,
 8003b64:	f507 6394 	add.w	r3, r7, #1184	@ 0x4a0
 8003b68:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	6a1b      	ldr	r3, [r3, #32]
	snprintf(data, sizeof(data),
 8003b70:	4618      	mov	r0, r3
 8003b72:	f7fc fd19 	bl	80005a8 <__aeabi_f2d>
 8003b76:	e9c7 011a 	strd	r0, r1, [r7, #104]	@ 0x68
		 telemetry->mode, telemetry->state, telemetry->altitude, telemetry->temperature, telemetry->pressure, telemetry->voltage,
 8003b7a:	f507 6394 	add.w	r3, r7, #1184	@ 0x4a0
 8003b7e:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
	snprintf(data, sizeof(data),
 8003b86:	4618      	mov	r0, r3
 8003b88:	f7fc fd0e 	bl	80005a8 <__aeabi_f2d>
 8003b8c:	e9c7 0118 	strd	r0, r1, [r7, #96]	@ 0x60
		 telemetry->current, -telemetry->gyro_z, telemetry->gyro_x, -telemetry->gyro_y, -telemetry->accel_z, telemetry->accel_x, -telemetry->accel_y,
 8003b90:	f507 6394 	add.w	r3, r7, #1184	@ 0x4a0
 8003b94:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
	snprintf(data, sizeof(data),
 8003b9c:	4618      	mov	r0, r3
 8003b9e:	f7fc fd03 	bl	80005a8 <__aeabi_f2d>
 8003ba2:	e9c7 0116 	strd	r0, r1, [r7, #88]	@ 0x58
		 telemetry->current, -telemetry->gyro_z, telemetry->gyro_x, -telemetry->gyro_y, -telemetry->accel_z, telemetry->accel_x, -telemetry->accel_y,
 8003ba6:	f507 6394 	add.w	r3, r7, #1184	@ 0x4a0
 8003baa:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 8003bb4:	eef1 7a67 	vneg.f32	s15, s15
 8003bb8:	ee17 3a90 	vmov	r3, s15
	snprintf(data, sizeof(data),
 8003bbc:	4618      	mov	r0, r3
 8003bbe:	f7fc fcf3 	bl	80005a8 <__aeabi_f2d>
 8003bc2:	e9c7 0114 	strd	r0, r1, [r7, #80]	@ 0x50
		 telemetry->current, -telemetry->gyro_z, telemetry->gyro_x, -telemetry->gyro_y, -telemetry->accel_z, telemetry->accel_x, -telemetry->accel_y,
 8003bc6:	f507 6394 	add.w	r3, r7, #1184	@ 0x4a0
 8003bca:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
	snprintf(data, sizeof(data),
 8003bd2:	4618      	mov	r0, r3
 8003bd4:	f7fc fce8 	bl	80005a8 <__aeabi_f2d>
 8003bd8:	e9c7 0112 	strd	r0, r1, [r7, #72]	@ 0x48
		 telemetry->current, -telemetry->gyro_z, telemetry->gyro_x, -telemetry->gyro_y, -telemetry->accel_z, telemetry->accel_x, -telemetry->accel_y,
 8003bdc:	f507 6394 	add.w	r3, r7, #1184	@ 0x4a0
 8003be0:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 8003bea:	eef1 7a67 	vneg.f32	s15, s15
 8003bee:	ee17 3a90 	vmov	r3, s15
	snprintf(data, sizeof(data),
 8003bf2:	4618      	mov	r0, r3
 8003bf4:	f7fc fcd8 	bl	80005a8 <__aeabi_f2d>
 8003bf8:	e9c7 0110 	strd	r0, r1, [r7, #64]	@ 0x40
		 telemetry->current, -telemetry->gyro_z, telemetry->gyro_x, -telemetry->gyro_y, -telemetry->accel_z, telemetry->accel_x, -telemetry->accel_y,
 8003bfc:	f507 6394 	add.w	r3, r7, #1184	@ 0x4a0
 8003c00:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	edd3 7a10 	vldr	s15, [r3, #64]	@ 0x40
 8003c0a:	eef1 7a67 	vneg.f32	s15, s15
 8003c0e:	ee17 3a90 	vmov	r3, s15
	snprintf(data, sizeof(data),
 8003c12:	4618      	mov	r0, r3
 8003c14:	f7fc fcc8 	bl	80005a8 <__aeabi_f2d>
 8003c18:	e9c7 010e 	strd	r0, r1, [r7, #56]	@ 0x38
		 telemetry->current, -telemetry->gyro_z, telemetry->gyro_x, -telemetry->gyro_y, -telemetry->accel_z, telemetry->accel_x, -telemetry->accel_y,
 8003c1c:	f507 6394 	add.w	r3, r7, #1184	@ 0x4a0
 8003c20:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
	snprintf(data, sizeof(data),
 8003c28:	4618      	mov	r0, r3
 8003c2a:	f7fc fcbd 	bl	80005a8 <__aeabi_f2d>
 8003c2e:	e9c7 010c 	strd	r0, r1, [r7, #48]	@ 0x30
		 telemetry->current, -telemetry->gyro_z, telemetry->gyro_x, -telemetry->gyro_y, -telemetry->accel_z, telemetry->accel_x, -telemetry->accel_y,
 8003c32:	f507 6394 	add.w	r3, r7, #1184	@ 0x4a0
 8003c36:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	edd3 7a0f 	vldr	s15, [r3, #60]	@ 0x3c
 8003c40:	eef1 7a67 	vneg.f32	s15, s15
 8003c44:	ee17 3a90 	vmov	r3, s15
	snprintf(data, sizeof(data),
 8003c48:	4618      	mov	r0, r3
 8003c4a:	f7fc fcad 	bl	80005a8 <__aeabi_f2d>
 8003c4e:	e9c7 010a 	strd	r0, r1, [r7, #40]	@ 0x28
		 telemetry->gps_time_hr, telemetry->gps_time_min, telemetry->gps_time_sec,
 8003c52:	f507 6394 	add.w	r3, r7, #1184	@ 0x4a0
 8003c56:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
	snprintf(data, sizeof(data),
 8003c60:	627b      	str	r3, [r7, #36]	@ 0x24
		 telemetry->gps_time_hr, telemetry->gps_time_min, telemetry->gps_time_sec,
 8003c62:	f507 6394 	add.w	r3, r7, #1184	@ 0x4a0
 8003c66:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
	snprintf(data, sizeof(data),
 8003c70:	623b      	str	r3, [r7, #32]
		 telemetry->gps_time_hr, telemetry->gps_time_min, telemetry->gps_time_sec,
 8003c72:	f507 6394 	add.w	r3, r7, #1184	@ 0x4a0
 8003c76:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
	snprintf(data, sizeof(data),
 8003c80:	61fb      	str	r3, [r7, #28]
		 telemetry->gps_altitude, telemetry->gps_latitude, telemetry->gps_longitude, telemetry->gps_sats, telemetry->cmd_echo,
 8003c82:	f507 6394 	add.w	r3, r7, #1184	@ 0x4a0
 8003c86:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
	snprintf(data, sizeof(data),
 8003c8e:	4618      	mov	r0, r3
 8003c90:	f7fc fc8a 	bl	80005a8 <__aeabi_f2d>
 8003c94:	e9c7 0104 	strd	r0, r1, [r7, #16]
		 telemetry->gps_altitude, telemetry->gps_latitude, telemetry->gps_longitude, telemetry->gps_sats, telemetry->cmd_echo,
 8003c98:	f507 6394 	add.w	r3, r7, #1184	@ 0x4a0
 8003c9c:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
	snprintf(data, sizeof(data),
 8003ca4:	4618      	mov	r0, r3
 8003ca6:	f7fc fc7f 	bl	80005a8 <__aeabi_f2d>
 8003caa:	e9c7 0102 	strd	r0, r1, [r7, #8]
		 telemetry->gps_altitude, telemetry->gps_latitude, telemetry->gps_longitude, telemetry->gps_sats, telemetry->cmd_echo,
 8003cae:	f507 6394 	add.w	r3, r7, #1184	@ 0x4a0
 8003cb2:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
	snprintf(data, sizeof(data),
 8003cba:	4618      	mov	r0, r3
 8003cbc:	f7fc fc74 	bl	80005a8 <__aeabi_f2d>
 8003cc0:	4682      	mov	sl, r0
 8003cc2:	468b      	mov	fp, r1
		 telemetry->gps_altitude, telemetry->gps_latitude, telemetry->gps_longitude, telemetry->gps_sats, telemetry->cmd_echo,
 8003cc4:	f507 6394 	add.w	r3, r7, #1184	@ 0x4a0
 8003cc8:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
	snprintf(data, sizeof(data),
 8003cd2:	61bb      	str	r3, [r7, #24]
		 telemetry->gps_altitude, telemetry->gps_latitude, telemetry->gps_longitude, telemetry->gps_sats, telemetry->cmd_echo,
 8003cd4:	f507 6394 	add.w	r3, r7, #1184	@ 0x4a0
 8003cd8:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	3355      	adds	r3, #85	@ 0x55
 8003ce0:	607b      	str	r3, [r7, #4]
		 telemetry->max_altitude, (telemetry->container_released == 1) ? "TRUE" : "FALSE", (telemetry->payload_released == 1) ? "TRUE" : "FALSE",
 8003ce2:	f507 6394 	add.w	r3, r7, #1184	@ 0x4a0
 8003ce6:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
	snprintf(data, sizeof(data),
 8003cf0:	4618      	mov	r0, r3
 8003cf2:	f7fc fc59 	bl	80005a8 <__aeabi_f2d>
 8003cf6:	4680      	mov	r8, r0
 8003cf8:	4689      	mov	r9, r1
		 telemetry->max_altitude, (telemetry->container_released == 1) ? "TRUE" : "FALSE", (telemetry->payload_released == 1) ? "TRUE" : "FALSE",
 8003cfa:	f507 6394 	add.w	r3, r7, #1184	@ 0x4a0
 8003cfe:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	f893 3095 	ldrb.w	r3, [r3, #149]	@ 0x95
	snprintf(data, sizeof(data),
 8003d08:	2b01      	cmp	r3, #1
 8003d0a:	d103      	bne.n	8003d14 <send_packet+0x284>
 8003d0c:	4ba3      	ldr	r3, [pc, #652]	@ (8003f9c <send_packet+0x50c>)
 8003d0e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8003d12:	e002      	b.n	8003d1a <send_packet+0x28a>
 8003d14:	4ba2      	ldr	r3, [pc, #648]	@ (8003fa0 <send_packet+0x510>)
 8003d16:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
		 telemetry->max_altitude, (telemetry->container_released == 1) ? "TRUE" : "FALSE", (telemetry->payload_released == 1) ? "TRUE" : "FALSE",
 8003d1a:	f507 6394 	add.w	r3, r7, #1184	@ 0x4a0
 8003d1e:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	f893 3096 	ldrb.w	r3, [r3, #150]	@ 0x96
	snprintf(data, sizeof(data),
 8003d28:	2b01      	cmp	r3, #1
 8003d2a:	d103      	bne.n	8003d34 <send_packet+0x2a4>
 8003d2c:	4b9b      	ldr	r3, [pc, #620]	@ (8003f9c <send_packet+0x50c>)
 8003d2e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003d32:	e002      	b.n	8003d3a <send_packet+0x2aa>
 8003d34:	4b9a      	ldr	r3, [pc, #616]	@ (8003fa0 <send_packet+0x510>)
 8003d36:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
		 (telemetry->paraglider_active == 1) ? "TRUE" : "FALSE", telemetry->target_latitude, telemetry->target_longitude);
 8003d3a:	f507 6394 	add.w	r3, r7, #1184	@ 0x4a0
 8003d3e:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	f893 3097 	ldrb.w	r3, [r3, #151]	@ 0x97
	snprintf(data, sizeof(data),
 8003d48:	2b01      	cmp	r3, #1
 8003d4a:	d101      	bne.n	8003d50 <send_packet+0x2c0>
 8003d4c:	4e93      	ldr	r6, [pc, #588]	@ (8003f9c <send_packet+0x50c>)
 8003d4e:	e000      	b.n	8003d52 <send_packet+0x2c2>
 8003d50:	4e93      	ldr	r6, [pc, #588]	@ (8003fa0 <send_packet+0x510>)
		 (telemetry->paraglider_active == 1) ? "TRUE" : "FALSE", telemetry->target_latitude, telemetry->target_longitude);
 8003d52:	f507 6394 	add.w	r3, r7, #1184	@ 0x4a0
 8003d56:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
	snprintf(data, sizeof(data),
 8003d60:	4618      	mov	r0, r3
 8003d62:	f7fc fc21 	bl	80005a8 <__aeabi_f2d>
 8003d66:	4604      	mov	r4, r0
 8003d68:	460d      	mov	r5, r1
		 (telemetry->paraglider_active == 1) ? "TRUE" : "FALSE", telemetry->target_latitude, telemetry->target_longitude);
 8003d6a:	f507 6394 	add.w	r3, r7, #1184	@ 0x4a0
 8003d6e:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
	snprintf(data, sizeof(data),
 8003d78:	4618      	mov	r0, r3
 8003d7a:	f7fc fc15 	bl	80005a8 <__aeabi_f2d>
 8003d7e:	4602      	mov	r2, r0
 8003d80:	460b      	mov	r3, r1
 8003d82:	f107 00a8 	add.w	r0, r7, #168	@ 0xa8
 8003d86:	e9cd 2330 	strd	r2, r3, [sp, #192]	@ 0xc0
 8003d8a:	e9cd 452e 	strd	r4, r5, [sp, #184]	@ 0xb8
 8003d8e:	962c      	str	r6, [sp, #176]	@ 0xb0
 8003d90:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003d94:	932b      	str	r3, [sp, #172]	@ 0xac
 8003d96:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003d9a:	932a      	str	r3, [sp, #168]	@ 0xa8
 8003d9c:	e9cd 8928 	strd	r8, r9, [sp, #160]	@ 0xa0
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	9327      	str	r3, [sp, #156]	@ 0x9c
 8003da4:	69bb      	ldr	r3, [r7, #24]
 8003da6:	9326      	str	r3, [sp, #152]	@ 0x98
 8003da8:	e9cd ab24 	strd	sl, fp, [sp, #144]	@ 0x90
 8003dac:	ed97 7b02 	vldr	d7, [r7, #8]
 8003db0:	ed8d 7b22 	vstr	d7, [sp, #136]	@ 0x88
 8003db4:	ed97 7b04 	vldr	d7, [r7, #16]
 8003db8:	ed8d 7b20 	vstr	d7, [sp, #128]	@ 0x80
 8003dbc:	69fb      	ldr	r3, [r7, #28]
 8003dbe:	931e      	str	r3, [sp, #120]	@ 0x78
 8003dc0:	6a3b      	ldr	r3, [r7, #32]
 8003dc2:	931d      	str	r3, [sp, #116]	@ 0x74
 8003dc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003dc6:	931c      	str	r3, [sp, #112]	@ 0x70
 8003dc8:	ed97 7b0a 	vldr	d7, [r7, #40]	@ 0x28
 8003dcc:	ed8d 7b1a 	vstr	d7, [sp, #104]	@ 0x68
 8003dd0:	ed97 7b0c 	vldr	d7, [r7, #48]	@ 0x30
 8003dd4:	ed8d 7b18 	vstr	d7, [sp, #96]	@ 0x60
 8003dd8:	ed97 7b0e 	vldr	d7, [r7, #56]	@ 0x38
 8003ddc:	ed8d 7b16 	vstr	d7, [sp, #88]	@ 0x58
 8003de0:	ed97 7b10 	vldr	d7, [r7, #64]	@ 0x40
 8003de4:	ed8d 7b14 	vstr	d7, [sp, #80]	@ 0x50
 8003de8:	ed97 7b12 	vldr	d7, [r7, #72]	@ 0x48
 8003dec:	ed8d 7b12 	vstr	d7, [sp, #72]	@ 0x48
 8003df0:	ed97 7b14 	vldr	d7, [r7, #80]	@ 0x50
 8003df4:	ed8d 7b10 	vstr	d7, [sp, #64]	@ 0x40
 8003df8:	ed97 7b16 	vldr	d7, [r7, #88]	@ 0x58
 8003dfc:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8003e00:	ed97 7b18 	vldr	d7, [r7, #96]	@ 0x60
 8003e04:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8003e08:	ed97 7b1a 	vldr	d7, [r7, #104]	@ 0x68
 8003e0c:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8003e10:	ed97 7b1c 	vldr	d7, [r7, #112]	@ 0x70
 8003e14:	ed8d 7b08 	vstr	d7, [sp, #32]
 8003e18:	ed97 7b1e 	vldr	d7, [r7, #120]	@ 0x78
 8003e1c:	ed8d 7b06 	vstr	d7, [sp, #24]
 8003e20:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003e24:	9305      	str	r3, [sp, #20]
 8003e26:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003e2a:	9304      	str	r3, [sp, #16]
 8003e2c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003e30:	9303      	str	r3, [sp, #12]
 8003e32:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003e36:	9302      	str	r3, [sp, #8]
 8003e38:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003e3c:	9301      	str	r3, [sp, #4]
 8003e3e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003e42:	9300      	str	r3, [sp, #0]
 8003e44:	4b57      	ldr	r3, [pc, #348]	@ (8003fa4 <send_packet+0x514>)
 8003e46:	4a58      	ldr	r2, [pc, #352]	@ (8003fa8 <send_packet+0x518>)
 8003e48:	f44f 71f0 	mov.w	r1, #480	@ 0x1e0
 8003e4c:	f006 fdd6 	bl	800a9fc <sniprintf>

	uint8_t checksum = calculate_checksum(data);
 8003e50:	f107 03a8 	add.w	r3, r7, #168	@ 0xa8
 8003e54:	4618      	mov	r0, r3
 8003e56:	f7ff fe01 	bl	8003a5c <calculate_checksum>
 8003e5a:	4603      	mov	r3, r0
 8003e5c:	f887 349b 	strb.w	r3, [r7, #1179]	@ 0x49b
	snprintf(packet, sizeof(packet), "~%s,%u\n", data, checksum);
 8003e60:	f897 349b 	ldrb.w	r3, [r7, #1179]	@ 0x49b
 8003e64:	f107 02a8 	add.w	r2, r7, #168	@ 0xa8
 8003e68:	f507 7022 	add.w	r0, r7, #648	@ 0x288
 8003e6c:	9300      	str	r3, [sp, #0]
 8003e6e:	4613      	mov	r3, r2
 8003e70:	4a4e      	ldr	r2, [pc, #312]	@ (8003fac <send_packet+0x51c>)
 8003e72:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8003e76:	f006 fdc1 	bl	800a9fc <sniprintf>

	// Send the packet using HAL_UART_Transmit
//	HAL_UART_Transmit(huart, (uint8_t*)packet, strlen(packet), HAL_MAX_DELAY);

	int packet_len = strlen(packet);
 8003e7a:	f507 7322 	add.w	r3, r7, #648	@ 0x288
 8003e7e:	4618      	mov	r0, r3
 8003e80:	f7fc fa26 	bl	80002d0 <strlen>
 8003e84:	4603      	mov	r3, r0
 8003e86:	f8c7 3494 	str.w	r3, [r7, #1172]	@ 0x494
	int chunk_size = 73;
 8003e8a:	2349      	movs	r3, #73	@ 0x49
 8003e8c:	f8c7 3490 	str.w	r3, [r7, #1168]	@ 0x490

	for (int i = 0; i < packet_len; i += chunk_size) {
 8003e90:	2300      	movs	r3, #0
 8003e92:	f8c7 349c 	str.w	r3, [r7, #1180]	@ 0x49c
 8003e96:	e033      	b.n	8003f00 <send_packet+0x470>
	    int remaining = packet_len - i;
 8003e98:	f8d7 2494 	ldr.w	r2, [r7, #1172]	@ 0x494
 8003e9c:	f8d7 349c 	ldr.w	r3, [r7, #1180]	@ 0x49c
 8003ea0:	1ad3      	subs	r3, r2, r3
 8003ea2:	f8c7 348c 	str.w	r3, [r7, #1164]	@ 0x48c
	    int send_len = remaining < chunk_size ? remaining : chunk_size;
 8003ea6:	f8d7 2490 	ldr.w	r2, [r7, #1168]	@ 0x490
 8003eaa:	f8d7 348c 	ldr.w	r3, [r7, #1164]	@ 0x48c
 8003eae:	4293      	cmp	r3, r2
 8003eb0:	bfa8      	it	ge
 8003eb2:	4613      	movge	r3, r2
 8003eb4:	f8c7 3488 	str.w	r3, [r7, #1160]	@ 0x488

	    HAL_UART_Transmit(huart, (uint8_t*)&packet[i], send_len, HAL_MAX_DELAY);
 8003eb8:	f507 7222 	add.w	r2, r7, #648	@ 0x288
 8003ebc:	f8d7 349c 	ldr.w	r3, [r7, #1180]	@ 0x49c
 8003ec0:	18d1      	adds	r1, r2, r3
 8003ec2:	f8d7 3488 	ldr.w	r3, [r7, #1160]	@ 0x488
 8003ec6:	b29a      	uxth	r2, r3
 8003ec8:	f507 6394 	add.w	r3, r7, #1184	@ 0x4a0
 8003ecc:	f5a3 707f 	sub.w	r0, r3, #1020	@ 0x3fc
 8003ed0:	f04f 33ff 	mov.w	r3, #4294967295
 8003ed4:	6800      	ldr	r0, [r0, #0]
 8003ed6:	f003 ff6f 	bl	8007db8 <HAL_UART_Transmit>

	    if (i + chunk_size < packet_len) {
 8003eda:	f8d7 249c 	ldr.w	r2, [r7, #1180]	@ 0x49c
 8003ede:	f8d7 3490 	ldr.w	r3, [r7, #1168]	@ 0x490
 8003ee2:	4413      	add	r3, r2
 8003ee4:	f8d7 2494 	ldr.w	r2, [r7, #1172]	@ 0x494
 8003ee8:	429a      	cmp	r2, r3
 8003eea:	dd02      	ble.n	8003ef2 <send_packet+0x462>
	        HAL_Delay(40);  // Wait 40ms only if more data remains
 8003eec:	2028      	movs	r0, #40	@ 0x28
 8003eee:	f000 f957 	bl	80041a0 <HAL_Delay>
	for (int i = 0; i < packet_len; i += chunk_size) {
 8003ef2:	f8d7 249c 	ldr.w	r2, [r7, #1180]	@ 0x49c
 8003ef6:	f8d7 3490 	ldr.w	r3, [r7, #1168]	@ 0x490
 8003efa:	4413      	add	r3, r2
 8003efc:	f8c7 349c 	str.w	r3, [r7, #1180]	@ 0x49c
 8003f00:	f8d7 249c 	ldr.w	r2, [r7, #1180]	@ 0x49c
 8003f04:	f8d7 3494 	ldr.w	r3, [r7, #1172]	@ 0x494
 8003f08:	429a      	cmp	r2, r3
 8003f0a:	dbc5      	blt.n	8003e98 <send_packet+0x408>
	    }
	}

	if (strncmp(telemetry->state, "APOGEE", strlen(telemetry->state)) == 0){
 8003f0c:	f507 6394 	add.w	r3, r7, #1184	@ 0x4a0
 8003f10:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	1ddc      	adds	r4, r3, #7
 8003f18:	f507 6394 	add.w	r3, r7, #1184	@ 0x4a0
 8003f1c:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	3307      	adds	r3, #7
 8003f24:	4618      	mov	r0, r3
 8003f26:	f7fc f9d3 	bl	80002d0 <strlen>
 8003f2a:	4603      	mov	r3, r0
 8003f2c:	461a      	mov	r2, r3
 8003f2e:	4920      	ldr	r1, [pc, #128]	@ (8003fb0 <send_packet+0x520>)
 8003f30:	4620      	mov	r0, r4
 8003f32:	f006 fe3d 	bl	800abb0 <strncmp>
 8003f36:	4603      	mov	r3, r0
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d108      	bne.n	8003f4e <send_packet+0x4be>
		telemetry->sent_apogee = 1;
 8003f3c:	f507 6394 	add.w	r3, r7, #1184	@ 0x4a0
 8003f40:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	2201      	movs	r2, #1
 8003f48:	f883 20ac 	strb.w	r2, [r3, #172]	@ 0xac
	}
	else if (strncmp(telemetry->state, "PAYLOAD_RELEASE", strlen(telemetry->state)) == 0){
		telemetry->sent_payload_release = 1;
	}
}
 8003f4c:	e01f      	b.n	8003f8e <send_packet+0x4fe>
	else if (strncmp(telemetry->state, "PAYLOAD_RELEASE", strlen(telemetry->state)) == 0){
 8003f4e:	f507 6394 	add.w	r3, r7, #1184	@ 0x4a0
 8003f52:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	1ddc      	adds	r4, r3, #7
 8003f5a:	f507 6394 	add.w	r3, r7, #1184	@ 0x4a0
 8003f5e:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	3307      	adds	r3, #7
 8003f66:	4618      	mov	r0, r3
 8003f68:	f7fc f9b2 	bl	80002d0 <strlen>
 8003f6c:	4603      	mov	r3, r0
 8003f6e:	461a      	mov	r2, r3
 8003f70:	4910      	ldr	r1, [pc, #64]	@ (8003fb4 <send_packet+0x524>)
 8003f72:	4620      	mov	r0, r4
 8003f74:	f006 fe1c 	bl	800abb0 <strncmp>
 8003f78:	4603      	mov	r3, r0
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d107      	bne.n	8003f8e <send_packet+0x4fe>
		telemetry->sent_payload_release = 1;
 8003f7e:	f507 6394 	add.w	r3, r7, #1184	@ 0x4a0
 8003f82:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	2201      	movs	r2, #1
 8003f8a:	f883 20ad 	strb.w	r2, [r3, #173]	@ 0xad
}
 8003f8e:	bf00      	nop
 8003f90:	f207 47a4 	addw	r7, r7, #1188	@ 0x4a4
 8003f94:	46bd      	mov	sp, r7
 8003f96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003f9a:	bf00      	nop
 8003f9c:	0800e9c0 	.word	0x0800e9c0
 8003fa0:	0800e9c8 	.word	0x0800e9c8
 8003fa4:	0800e9d0 	.word	0x0800e9d0
 8003fa8:	0800e9d8 	.word	0x0800e9d8
 8003fac:	0800ea68 	.word	0x0800ea68
 8003fb0:	0800ea70 	.word	0x0800ea70
 8003fb4:	0800ea78 	.word	0x0800ea78

08003fb8 <HAL_UARTEx_RxEventCallback>:


void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size){
 8003fb8:	b580      	push	{r7, lr}
 8003fba:	b084      	sub	sp, #16
 8003fbc:	af00      	add	r7, sp, #0
 8003fbe:	6078      	str	r0, [r7, #4]
 8003fc0:	460b      	mov	r3, r1
 8003fc2:	807b      	strh	r3, [r7, #2]
	memcpy(rx_packet, rx_data, Size);
 8003fc4:	887b      	ldrh	r3, [r7, #2]
 8003fc6:	461a      	mov	r2, r3
 8003fc8:	4922      	ldr	r1, [pc, #136]	@ (8004054 <HAL_UARTEx_RxEventCallback+0x9c>)
 8003fca:	4823      	ldr	r0, [pc, #140]	@ (8004058 <HAL_UARTEx_RxEventCallback+0xa0>)
 8003fcc:	f006 fe95 	bl	800acfa <memcpy>
	rx_packet[Size] = '\0';
 8003fd0:	887b      	ldrh	r3, [r7, #2]
 8003fd2:	4a21      	ldr	r2, [pc, #132]	@ (8004058 <HAL_UARTEx_RxEventCallback+0xa0>)
 8003fd4:	2100      	movs	r1, #0
 8003fd6:	54d1      	strb	r1, [r2, r3]
	memset(rx_data, 0, sizeof(rx_data));
 8003fd8:	22ff      	movs	r2, #255	@ 0xff
 8003fda:	2100      	movs	r1, #0
 8003fdc:	481d      	ldr	r0, [pc, #116]	@ (8004054 <HAL_UARTEx_RxEventCallback+0x9c>)
 8003fde:	f006 fdd0 	bl	800ab82 <memset>

	if (rx_packet[0] == '~') {
 8003fe2:	4b1d      	ldr	r3, [pc, #116]	@ (8004058 <HAL_UARTEx_RxEventCallback+0xa0>)
 8003fe4:	781b      	ldrb	r3, [r3, #0]
 8003fe6:	2b7e      	cmp	r3, #126	@ 0x7e
 8003fe8:	d12a      	bne.n	8004040 <HAL_UARTEx_RxEventCallback+0x88>
		// Calculate where the comma and checksum should be
		char *last_comma = &rx_packet[Size - 3];  // Comma is 3 characters from the end (2 for checksum, 1 for comma)
 8003fea:	887b      	ldrh	r3, [r7, #2]
 8003fec:	3b03      	subs	r3, #3
 8003fee:	4a1a      	ldr	r2, [pc, #104]	@ (8004058 <HAL_UARTEx_RxEventCallback+0xa0>)
 8003ff0:	4413      	add	r3, r2
 8003ff2:	60fb      	str	r3, [r7, #12]

		// Ensure the expected comma is at the right position
		if (*last_comma == ',') {
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	781b      	ldrb	r3, [r3, #0]
 8003ff8:	2b2c      	cmp	r3, #44	@ 0x2c
 8003ffa:	d121      	bne.n	8004040 <HAL_UARTEx_RxEventCallback+0x88>
			*last_comma = '\0'; // Null-terminate before checksum
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	2200      	movs	r2, #0
 8004000:	701a      	strb	r2, [r3, #0]

			// Extract and convert the received checksum (2 characters after the comma)
			uint8_t received_checksum = (uint8_t)strtol(&rx_packet[Size - 2], NULL, 16);  // Convert checksum to integer
 8004002:	887b      	ldrh	r3, [r7, #2]
 8004004:	3b02      	subs	r3, #2
 8004006:	4a14      	ldr	r2, [pc, #80]	@ (8004058 <HAL_UARTEx_RxEventCallback+0xa0>)
 8004008:	4413      	add	r3, r2
 800400a:	2210      	movs	r2, #16
 800400c:	2100      	movs	r1, #0
 800400e:	4618      	mov	r0, r3
 8004010:	f005 fdbc 	bl	8009b8c <strtol>
 8004014:	4603      	mov	r3, r0
 8004016:	72fb      	strb	r3, [r7, #11]
			// Calculate checksum of the data part (after '~' and before comma)
			uint8_t calculated_checksum = calculate_checksum(&rx_packet[1]);
 8004018:	4810      	ldr	r0, [pc, #64]	@ (800405c <HAL_UARTEx_RxEventCallback+0xa4>)
 800401a:	f7ff fd1f 	bl	8003a5c <calculate_checksum>
 800401e:	4603      	mov	r3, r0
 8004020:	72bb      	strb	r3, [r7, #10]

			// Compare calculated checksum with the received one
			if (calculated_checksum == received_checksum && command_ready == 0) {
 8004022:	7aba      	ldrb	r2, [r7, #10]
 8004024:	7afb      	ldrb	r3, [r7, #11]
 8004026:	429a      	cmp	r2, r3
 8004028:	d10a      	bne.n	8004040 <HAL_UARTEx_RxEventCallback+0x88>
 800402a:	4b0d      	ldr	r3, [pc, #52]	@ (8004060 <HAL_UARTEx_RxEventCallback+0xa8>)
 800402c:	781b      	ldrb	r3, [r3, #0]
 800402e:	2b00      	cmp	r3, #0
 8004030:	d106      	bne.n	8004040 <HAL_UARTEx_RxEventCallback+0x88>
				// Checksum is valid, and this is new command. Process the command
				strcpy(command_buffer, &rx_packet[1]);
 8004032:	490a      	ldr	r1, [pc, #40]	@ (800405c <HAL_UARTEx_RxEventCallback+0xa4>)
 8004034:	480b      	ldr	r0, [pc, #44]	@ (8004064 <HAL_UARTEx_RxEventCallback+0xac>)
 8004036:	f006 fe58 	bl	800acea <strcpy>
				command_ready = 1;
 800403a:	4b09      	ldr	r3, [pc, #36]	@ (8004060 <HAL_UARTEx_RxEventCallback+0xa8>)
 800403c:	2201      	movs	r2, #1
 800403e:	701a      	strb	r2, [r3, #0]
			}
		}
	}

	HAL_UARTEx_ReceiveToIdle_IT(huart, rx_data, RX_BFR_SIZE);
 8004040:	22ff      	movs	r2, #255	@ 0xff
 8004042:	4904      	ldr	r1, [pc, #16]	@ (8004054 <HAL_UARTEx_RxEventCallback+0x9c>)
 8004044:	6878      	ldr	r0, [r7, #4]
 8004046:	f003 ff42 	bl	8007ece <HAL_UARTEx_ReceiveToIdle_IT>
}
 800404a:	bf00      	nop
 800404c:	3710      	adds	r7, #16
 800404e:	46bd      	mov	sp, r7
 8004050:	bd80      	pop	{r7, pc}
 8004052:	bf00      	nop
 8004054:	20000988 	.word	0x20000988
 8004058:	20000888 	.word	0x20000888
 800405c:	20000889 	.word	0x20000889
 8004060:	20000781 	.word	0x20000781
 8004064:	20000784 	.word	0x20000784

08004068 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack       /* set stack pointer */
 8004068:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80040a0 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 800406c:	f7ff fc56 	bl	800391c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004070:	480c      	ldr	r0, [pc, #48]	@ (80040a4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8004072:	490d      	ldr	r1, [pc, #52]	@ (80040a8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8004074:	4a0d      	ldr	r2, [pc, #52]	@ (80040ac <LoopFillZerobss+0x1a>)
  movs r3, #0
 8004076:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004078:	e002      	b.n	8004080 <LoopCopyDataInit>

0800407a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800407a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800407c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800407e:	3304      	adds	r3, #4

08004080 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004080:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004082:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004084:	d3f9      	bcc.n	800407a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004086:	4a0a      	ldr	r2, [pc, #40]	@ (80040b0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8004088:	4c0a      	ldr	r4, [pc, #40]	@ (80040b4 <LoopFillZerobss+0x22>)
  movs r3, #0
 800408a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800408c:	e001      	b.n	8004092 <LoopFillZerobss>

0800408e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800408e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004090:	3204      	adds	r2, #4

08004092 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004092:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004094:	d3fb      	bcc.n	800408e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8004096:	f006 fe01 	bl	800ac9c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800409a:	f7fe fe89 	bl	8002db0 <main>
  bx  lr    
 800409e:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 80040a0:	20040000 	.word	0x20040000
  ldr r0, =_sdata
 80040a4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80040a8:	2000021c 	.word	0x2000021c
  ldr r2, =_sidata
 80040ac:	0800ef18 	.word	0x0800ef18
  ldr r2, =_sbss
 80040b0:	2000021c 	.word	0x2000021c
  ldr r4, =_ebss
 80040b4:	20000bd8 	.word	0x20000bd8

080040b8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80040b8:	e7fe      	b.n	80040b8 <ADC_IRQHandler>
	...

080040bc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80040bc:	b580      	push	{r7, lr}
 80040be:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80040c0:	4b0e      	ldr	r3, [pc, #56]	@ (80040fc <HAL_Init+0x40>)
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	4a0d      	ldr	r2, [pc, #52]	@ (80040fc <HAL_Init+0x40>)
 80040c6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80040ca:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80040cc:	4b0b      	ldr	r3, [pc, #44]	@ (80040fc <HAL_Init+0x40>)
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	4a0a      	ldr	r2, [pc, #40]	@ (80040fc <HAL_Init+0x40>)
 80040d2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80040d6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80040d8:	4b08      	ldr	r3, [pc, #32]	@ (80040fc <HAL_Init+0x40>)
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	4a07      	ldr	r2, [pc, #28]	@ (80040fc <HAL_Init+0x40>)
 80040de:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80040e2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80040e4:	2003      	movs	r0, #3
 80040e6:	f000 f94f 	bl	8004388 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80040ea:	200f      	movs	r0, #15
 80040ec:	f000 f808 	bl	8004100 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80040f0:	f7ff f9e8 	bl	80034c4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80040f4:	2300      	movs	r3, #0
}
 80040f6:	4618      	mov	r0, r3
 80040f8:	bd80      	pop	{r7, pc}
 80040fa:	bf00      	nop
 80040fc:	40023c00 	.word	0x40023c00

08004100 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004100:	b580      	push	{r7, lr}
 8004102:	b082      	sub	sp, #8
 8004104:	af00      	add	r7, sp, #0
 8004106:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004108:	4b12      	ldr	r3, [pc, #72]	@ (8004154 <HAL_InitTick+0x54>)
 800410a:	681a      	ldr	r2, [r3, #0]
 800410c:	4b12      	ldr	r3, [pc, #72]	@ (8004158 <HAL_InitTick+0x58>)
 800410e:	781b      	ldrb	r3, [r3, #0]
 8004110:	4619      	mov	r1, r3
 8004112:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004116:	fbb3 f3f1 	udiv	r3, r3, r1
 800411a:	fbb2 f3f3 	udiv	r3, r2, r3
 800411e:	4618      	mov	r0, r3
 8004120:	f000 f967 	bl	80043f2 <HAL_SYSTICK_Config>
 8004124:	4603      	mov	r3, r0
 8004126:	2b00      	cmp	r3, #0
 8004128:	d001      	beq.n	800412e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800412a:	2301      	movs	r3, #1
 800412c:	e00e      	b.n	800414c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	2b0f      	cmp	r3, #15
 8004132:	d80a      	bhi.n	800414a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004134:	2200      	movs	r2, #0
 8004136:	6879      	ldr	r1, [r7, #4]
 8004138:	f04f 30ff 	mov.w	r0, #4294967295
 800413c:	f000 f92f 	bl	800439e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004140:	4a06      	ldr	r2, [pc, #24]	@ (800415c <HAL_InitTick+0x5c>)
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004146:	2300      	movs	r3, #0
 8004148:	e000      	b.n	800414c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800414a:	2301      	movs	r3, #1
}
 800414c:	4618      	mov	r0, r3
 800414e:	3708      	adds	r7, #8
 8004150:	46bd      	mov	sp, r7
 8004152:	bd80      	pop	{r7, pc}
 8004154:	20000048 	.word	0x20000048
 8004158:	20000050 	.word	0x20000050
 800415c:	2000004c 	.word	0x2000004c

08004160 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004160:	b480      	push	{r7}
 8004162:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004164:	4b06      	ldr	r3, [pc, #24]	@ (8004180 <HAL_IncTick+0x20>)
 8004166:	781b      	ldrb	r3, [r3, #0]
 8004168:	461a      	mov	r2, r3
 800416a:	4b06      	ldr	r3, [pc, #24]	@ (8004184 <HAL_IncTick+0x24>)
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	4413      	add	r3, r2
 8004170:	4a04      	ldr	r2, [pc, #16]	@ (8004184 <HAL_IncTick+0x24>)
 8004172:	6013      	str	r3, [r2, #0]
}
 8004174:	bf00      	nop
 8004176:	46bd      	mov	sp, r7
 8004178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800417c:	4770      	bx	lr
 800417e:	bf00      	nop
 8004180:	20000050 	.word	0x20000050
 8004184:	20000a88 	.word	0x20000a88

08004188 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004188:	b480      	push	{r7}
 800418a:	af00      	add	r7, sp, #0
  return uwTick;
 800418c:	4b03      	ldr	r3, [pc, #12]	@ (800419c <HAL_GetTick+0x14>)
 800418e:	681b      	ldr	r3, [r3, #0]
}
 8004190:	4618      	mov	r0, r3
 8004192:	46bd      	mov	sp, r7
 8004194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004198:	4770      	bx	lr
 800419a:	bf00      	nop
 800419c:	20000a88 	.word	0x20000a88

080041a0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80041a0:	b580      	push	{r7, lr}
 80041a2:	b084      	sub	sp, #16
 80041a4:	af00      	add	r7, sp, #0
 80041a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80041a8:	f7ff ffee 	bl	8004188 <HAL_GetTick>
 80041ac:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041b8:	d005      	beq.n	80041c6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80041ba:	4b0a      	ldr	r3, [pc, #40]	@ (80041e4 <HAL_Delay+0x44>)
 80041bc:	781b      	ldrb	r3, [r3, #0]
 80041be:	461a      	mov	r2, r3
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	4413      	add	r3, r2
 80041c4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80041c6:	bf00      	nop
 80041c8:	f7ff ffde 	bl	8004188 <HAL_GetTick>
 80041cc:	4602      	mov	r2, r0
 80041ce:	68bb      	ldr	r3, [r7, #8]
 80041d0:	1ad3      	subs	r3, r2, r3
 80041d2:	68fa      	ldr	r2, [r7, #12]
 80041d4:	429a      	cmp	r2, r3
 80041d6:	d8f7      	bhi.n	80041c8 <HAL_Delay+0x28>
  {
  }
}
 80041d8:	bf00      	nop
 80041da:	bf00      	nop
 80041dc:	3710      	adds	r7, #16
 80041de:	46bd      	mov	sp, r7
 80041e0:	bd80      	pop	{r7, pc}
 80041e2:	bf00      	nop
 80041e4:	20000050 	.word	0x20000050

080041e8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80041e8:	b480      	push	{r7}
 80041ea:	b085      	sub	sp, #20
 80041ec:	af00      	add	r7, sp, #0
 80041ee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	f003 0307 	and.w	r3, r3, #7
 80041f6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80041f8:	4b0c      	ldr	r3, [pc, #48]	@ (800422c <__NVIC_SetPriorityGrouping+0x44>)
 80041fa:	68db      	ldr	r3, [r3, #12]
 80041fc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80041fe:	68ba      	ldr	r2, [r7, #8]
 8004200:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004204:	4013      	ands	r3, r2
 8004206:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800420c:	68bb      	ldr	r3, [r7, #8]
 800420e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004210:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8004214:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004218:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800421a:	4a04      	ldr	r2, [pc, #16]	@ (800422c <__NVIC_SetPriorityGrouping+0x44>)
 800421c:	68bb      	ldr	r3, [r7, #8]
 800421e:	60d3      	str	r3, [r2, #12]
}
 8004220:	bf00      	nop
 8004222:	3714      	adds	r7, #20
 8004224:	46bd      	mov	sp, r7
 8004226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800422a:	4770      	bx	lr
 800422c:	e000ed00 	.word	0xe000ed00

08004230 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004230:	b480      	push	{r7}
 8004232:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004234:	4b04      	ldr	r3, [pc, #16]	@ (8004248 <__NVIC_GetPriorityGrouping+0x18>)
 8004236:	68db      	ldr	r3, [r3, #12]
 8004238:	0a1b      	lsrs	r3, r3, #8
 800423a:	f003 0307 	and.w	r3, r3, #7
}
 800423e:	4618      	mov	r0, r3
 8004240:	46bd      	mov	sp, r7
 8004242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004246:	4770      	bx	lr
 8004248:	e000ed00 	.word	0xe000ed00

0800424c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800424c:	b480      	push	{r7}
 800424e:	b083      	sub	sp, #12
 8004250:	af00      	add	r7, sp, #0
 8004252:	4603      	mov	r3, r0
 8004254:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004256:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800425a:	2b00      	cmp	r3, #0
 800425c:	db0b      	blt.n	8004276 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800425e:	79fb      	ldrb	r3, [r7, #7]
 8004260:	f003 021f 	and.w	r2, r3, #31
 8004264:	4907      	ldr	r1, [pc, #28]	@ (8004284 <__NVIC_EnableIRQ+0x38>)
 8004266:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800426a:	095b      	lsrs	r3, r3, #5
 800426c:	2001      	movs	r0, #1
 800426e:	fa00 f202 	lsl.w	r2, r0, r2
 8004272:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8004276:	bf00      	nop
 8004278:	370c      	adds	r7, #12
 800427a:	46bd      	mov	sp, r7
 800427c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004280:	4770      	bx	lr
 8004282:	bf00      	nop
 8004284:	e000e100 	.word	0xe000e100

08004288 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004288:	b480      	push	{r7}
 800428a:	b083      	sub	sp, #12
 800428c:	af00      	add	r7, sp, #0
 800428e:	4603      	mov	r3, r0
 8004290:	6039      	str	r1, [r7, #0]
 8004292:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004294:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004298:	2b00      	cmp	r3, #0
 800429a:	db0a      	blt.n	80042b2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800429c:	683b      	ldr	r3, [r7, #0]
 800429e:	b2da      	uxtb	r2, r3
 80042a0:	490c      	ldr	r1, [pc, #48]	@ (80042d4 <__NVIC_SetPriority+0x4c>)
 80042a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80042a6:	0112      	lsls	r2, r2, #4
 80042a8:	b2d2      	uxtb	r2, r2
 80042aa:	440b      	add	r3, r1
 80042ac:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80042b0:	e00a      	b.n	80042c8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80042b2:	683b      	ldr	r3, [r7, #0]
 80042b4:	b2da      	uxtb	r2, r3
 80042b6:	4908      	ldr	r1, [pc, #32]	@ (80042d8 <__NVIC_SetPriority+0x50>)
 80042b8:	79fb      	ldrb	r3, [r7, #7]
 80042ba:	f003 030f 	and.w	r3, r3, #15
 80042be:	3b04      	subs	r3, #4
 80042c0:	0112      	lsls	r2, r2, #4
 80042c2:	b2d2      	uxtb	r2, r2
 80042c4:	440b      	add	r3, r1
 80042c6:	761a      	strb	r2, [r3, #24]
}
 80042c8:	bf00      	nop
 80042ca:	370c      	adds	r7, #12
 80042cc:	46bd      	mov	sp, r7
 80042ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042d2:	4770      	bx	lr
 80042d4:	e000e100 	.word	0xe000e100
 80042d8:	e000ed00 	.word	0xe000ed00

080042dc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80042dc:	b480      	push	{r7}
 80042de:	b089      	sub	sp, #36	@ 0x24
 80042e0:	af00      	add	r7, sp, #0
 80042e2:	60f8      	str	r0, [r7, #12]
 80042e4:	60b9      	str	r1, [r7, #8]
 80042e6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	f003 0307 	and.w	r3, r3, #7
 80042ee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80042f0:	69fb      	ldr	r3, [r7, #28]
 80042f2:	f1c3 0307 	rsb	r3, r3, #7
 80042f6:	2b04      	cmp	r3, #4
 80042f8:	bf28      	it	cs
 80042fa:	2304      	movcs	r3, #4
 80042fc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80042fe:	69fb      	ldr	r3, [r7, #28]
 8004300:	3304      	adds	r3, #4
 8004302:	2b06      	cmp	r3, #6
 8004304:	d902      	bls.n	800430c <NVIC_EncodePriority+0x30>
 8004306:	69fb      	ldr	r3, [r7, #28]
 8004308:	3b03      	subs	r3, #3
 800430a:	e000      	b.n	800430e <NVIC_EncodePriority+0x32>
 800430c:	2300      	movs	r3, #0
 800430e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004310:	f04f 32ff 	mov.w	r2, #4294967295
 8004314:	69bb      	ldr	r3, [r7, #24]
 8004316:	fa02 f303 	lsl.w	r3, r2, r3
 800431a:	43da      	mvns	r2, r3
 800431c:	68bb      	ldr	r3, [r7, #8]
 800431e:	401a      	ands	r2, r3
 8004320:	697b      	ldr	r3, [r7, #20]
 8004322:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004324:	f04f 31ff 	mov.w	r1, #4294967295
 8004328:	697b      	ldr	r3, [r7, #20]
 800432a:	fa01 f303 	lsl.w	r3, r1, r3
 800432e:	43d9      	mvns	r1, r3
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004334:	4313      	orrs	r3, r2
         );
}
 8004336:	4618      	mov	r0, r3
 8004338:	3724      	adds	r7, #36	@ 0x24
 800433a:	46bd      	mov	sp, r7
 800433c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004340:	4770      	bx	lr
	...

08004344 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004344:	b580      	push	{r7, lr}
 8004346:	b082      	sub	sp, #8
 8004348:	af00      	add	r7, sp, #0
 800434a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	3b01      	subs	r3, #1
 8004350:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004354:	d301      	bcc.n	800435a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004356:	2301      	movs	r3, #1
 8004358:	e00f      	b.n	800437a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800435a:	4a0a      	ldr	r2, [pc, #40]	@ (8004384 <SysTick_Config+0x40>)
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	3b01      	subs	r3, #1
 8004360:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004362:	210f      	movs	r1, #15
 8004364:	f04f 30ff 	mov.w	r0, #4294967295
 8004368:	f7ff ff8e 	bl	8004288 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800436c:	4b05      	ldr	r3, [pc, #20]	@ (8004384 <SysTick_Config+0x40>)
 800436e:	2200      	movs	r2, #0
 8004370:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004372:	4b04      	ldr	r3, [pc, #16]	@ (8004384 <SysTick_Config+0x40>)
 8004374:	2207      	movs	r2, #7
 8004376:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004378:	2300      	movs	r3, #0
}
 800437a:	4618      	mov	r0, r3
 800437c:	3708      	adds	r7, #8
 800437e:	46bd      	mov	sp, r7
 8004380:	bd80      	pop	{r7, pc}
 8004382:	bf00      	nop
 8004384:	e000e010 	.word	0xe000e010

08004388 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004388:	b580      	push	{r7, lr}
 800438a:	b082      	sub	sp, #8
 800438c:	af00      	add	r7, sp, #0
 800438e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004390:	6878      	ldr	r0, [r7, #4]
 8004392:	f7ff ff29 	bl	80041e8 <__NVIC_SetPriorityGrouping>
}
 8004396:	bf00      	nop
 8004398:	3708      	adds	r7, #8
 800439a:	46bd      	mov	sp, r7
 800439c:	bd80      	pop	{r7, pc}

0800439e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800439e:	b580      	push	{r7, lr}
 80043a0:	b086      	sub	sp, #24
 80043a2:	af00      	add	r7, sp, #0
 80043a4:	4603      	mov	r3, r0
 80043a6:	60b9      	str	r1, [r7, #8]
 80043a8:	607a      	str	r2, [r7, #4]
 80043aa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80043ac:	2300      	movs	r3, #0
 80043ae:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80043b0:	f7ff ff3e 	bl	8004230 <__NVIC_GetPriorityGrouping>
 80043b4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80043b6:	687a      	ldr	r2, [r7, #4]
 80043b8:	68b9      	ldr	r1, [r7, #8]
 80043ba:	6978      	ldr	r0, [r7, #20]
 80043bc:	f7ff ff8e 	bl	80042dc <NVIC_EncodePriority>
 80043c0:	4602      	mov	r2, r0
 80043c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80043c6:	4611      	mov	r1, r2
 80043c8:	4618      	mov	r0, r3
 80043ca:	f7ff ff5d 	bl	8004288 <__NVIC_SetPriority>
}
 80043ce:	bf00      	nop
 80043d0:	3718      	adds	r7, #24
 80043d2:	46bd      	mov	sp, r7
 80043d4:	bd80      	pop	{r7, pc}

080043d6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80043d6:	b580      	push	{r7, lr}
 80043d8:	b082      	sub	sp, #8
 80043da:	af00      	add	r7, sp, #0
 80043dc:	4603      	mov	r3, r0
 80043de:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80043e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80043e4:	4618      	mov	r0, r3
 80043e6:	f7ff ff31 	bl	800424c <__NVIC_EnableIRQ>
}
 80043ea:	bf00      	nop
 80043ec:	3708      	adds	r7, #8
 80043ee:	46bd      	mov	sp, r7
 80043f0:	bd80      	pop	{r7, pc}

080043f2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80043f2:	b580      	push	{r7, lr}
 80043f4:	b082      	sub	sp, #8
 80043f6:	af00      	add	r7, sp, #0
 80043f8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80043fa:	6878      	ldr	r0, [r7, #4]
 80043fc:	f7ff ffa2 	bl	8004344 <SysTick_Config>
 8004400:	4603      	mov	r3, r0
}
 8004402:	4618      	mov	r0, r3
 8004404:	3708      	adds	r7, #8
 8004406:	46bd      	mov	sp, r7
 8004408:	bd80      	pop	{r7, pc}

0800440a <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800440a:	b580      	push	{r7, lr}
 800440c:	b084      	sub	sp, #16
 800440e:	af00      	add	r7, sp, #0
 8004410:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004416:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8004418:	f7ff feb6 	bl	8004188 <HAL_GetTick>
 800441c:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004424:	b2db      	uxtb	r3, r3
 8004426:	2b02      	cmp	r3, #2
 8004428:	d008      	beq.n	800443c <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	2280      	movs	r2, #128	@ 0x80
 800442e:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	2200      	movs	r2, #0
 8004434:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8004438:	2301      	movs	r3, #1
 800443a:	e052      	b.n	80044e2 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	681a      	ldr	r2, [r3, #0]
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	f022 0216 	bic.w	r2, r2, #22
 800444a:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	695a      	ldr	r2, [r3, #20]
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800445a:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004460:	2b00      	cmp	r3, #0
 8004462:	d103      	bne.n	800446c <HAL_DMA_Abort+0x62>
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004468:	2b00      	cmp	r3, #0
 800446a:	d007      	beq.n	800447c <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	681a      	ldr	r2, [r3, #0]
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	f022 0208 	bic.w	r2, r2, #8
 800447a:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	681a      	ldr	r2, [r3, #0]
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	f022 0201 	bic.w	r2, r2, #1
 800448a:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800448c:	e013      	b.n	80044b6 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800448e:	f7ff fe7b 	bl	8004188 <HAL_GetTick>
 8004492:	4602      	mov	r2, r0
 8004494:	68bb      	ldr	r3, [r7, #8]
 8004496:	1ad3      	subs	r3, r2, r3
 8004498:	2b05      	cmp	r3, #5
 800449a:	d90c      	bls.n	80044b6 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	2220      	movs	r2, #32
 80044a0:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	2203      	movs	r2, #3
 80044a6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	2200      	movs	r2, #0
 80044ae:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 80044b2:	2303      	movs	r3, #3
 80044b4:	e015      	b.n	80044e2 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	f003 0301 	and.w	r3, r3, #1
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	d1e4      	bne.n	800448e <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80044c8:	223f      	movs	r2, #63	@ 0x3f
 80044ca:	409a      	lsls	r2, r3
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	2201      	movs	r2, #1
 80044d4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	2200      	movs	r2, #0
 80044dc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 80044e0:	2300      	movs	r3, #0
}
 80044e2:	4618      	mov	r0, r3
 80044e4:	3710      	adds	r7, #16
 80044e6:	46bd      	mov	sp, r7
 80044e8:	bd80      	pop	{r7, pc}

080044ea <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80044ea:	b480      	push	{r7}
 80044ec:	b083      	sub	sp, #12
 80044ee:	af00      	add	r7, sp, #0
 80044f0:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80044f8:	b2db      	uxtb	r3, r3
 80044fa:	2b02      	cmp	r3, #2
 80044fc:	d004      	beq.n	8004508 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	2280      	movs	r2, #128	@ 0x80
 8004502:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8004504:	2301      	movs	r3, #1
 8004506:	e00c      	b.n	8004522 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	2205      	movs	r2, #5
 800450c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	681a      	ldr	r2, [r3, #0]
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	f022 0201 	bic.w	r2, r2, #1
 800451e:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8004520:	2300      	movs	r3, #0
}
 8004522:	4618      	mov	r0, r3
 8004524:	370c      	adds	r7, #12
 8004526:	46bd      	mov	sp, r7
 8004528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800452c:	4770      	bx	lr
	...

08004530 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004530:	b480      	push	{r7}
 8004532:	b089      	sub	sp, #36	@ 0x24
 8004534:	af00      	add	r7, sp, #0
 8004536:	6078      	str	r0, [r7, #4]
 8004538:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800453a:	2300      	movs	r3, #0
 800453c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800453e:	2300      	movs	r3, #0
 8004540:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004542:	2300      	movs	r3, #0
 8004544:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004546:	2300      	movs	r3, #0
 8004548:	61fb      	str	r3, [r7, #28]
 800454a:	e165      	b.n	8004818 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800454c:	2201      	movs	r2, #1
 800454e:	69fb      	ldr	r3, [r7, #28]
 8004550:	fa02 f303 	lsl.w	r3, r2, r3
 8004554:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004556:	683b      	ldr	r3, [r7, #0]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	697a      	ldr	r2, [r7, #20]
 800455c:	4013      	ands	r3, r2
 800455e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004560:	693a      	ldr	r2, [r7, #16]
 8004562:	697b      	ldr	r3, [r7, #20]
 8004564:	429a      	cmp	r2, r3
 8004566:	f040 8154 	bne.w	8004812 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800456a:	683b      	ldr	r3, [r7, #0]
 800456c:	685b      	ldr	r3, [r3, #4]
 800456e:	f003 0303 	and.w	r3, r3, #3
 8004572:	2b01      	cmp	r3, #1
 8004574:	d005      	beq.n	8004582 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004576:	683b      	ldr	r3, [r7, #0]
 8004578:	685b      	ldr	r3, [r3, #4]
 800457a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800457e:	2b02      	cmp	r3, #2
 8004580:	d130      	bne.n	80045e4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	689b      	ldr	r3, [r3, #8]
 8004586:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004588:	69fb      	ldr	r3, [r7, #28]
 800458a:	005b      	lsls	r3, r3, #1
 800458c:	2203      	movs	r2, #3
 800458e:	fa02 f303 	lsl.w	r3, r2, r3
 8004592:	43db      	mvns	r3, r3
 8004594:	69ba      	ldr	r2, [r7, #24]
 8004596:	4013      	ands	r3, r2
 8004598:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800459a:	683b      	ldr	r3, [r7, #0]
 800459c:	68da      	ldr	r2, [r3, #12]
 800459e:	69fb      	ldr	r3, [r7, #28]
 80045a0:	005b      	lsls	r3, r3, #1
 80045a2:	fa02 f303 	lsl.w	r3, r2, r3
 80045a6:	69ba      	ldr	r2, [r7, #24]
 80045a8:	4313      	orrs	r3, r2
 80045aa:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	69ba      	ldr	r2, [r7, #24]
 80045b0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	685b      	ldr	r3, [r3, #4]
 80045b6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80045b8:	2201      	movs	r2, #1
 80045ba:	69fb      	ldr	r3, [r7, #28]
 80045bc:	fa02 f303 	lsl.w	r3, r2, r3
 80045c0:	43db      	mvns	r3, r3
 80045c2:	69ba      	ldr	r2, [r7, #24]
 80045c4:	4013      	ands	r3, r2
 80045c6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80045c8:	683b      	ldr	r3, [r7, #0]
 80045ca:	685b      	ldr	r3, [r3, #4]
 80045cc:	091b      	lsrs	r3, r3, #4
 80045ce:	f003 0201 	and.w	r2, r3, #1
 80045d2:	69fb      	ldr	r3, [r7, #28]
 80045d4:	fa02 f303 	lsl.w	r3, r2, r3
 80045d8:	69ba      	ldr	r2, [r7, #24]
 80045da:	4313      	orrs	r3, r2
 80045dc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	69ba      	ldr	r2, [r7, #24]
 80045e2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80045e4:	683b      	ldr	r3, [r7, #0]
 80045e6:	685b      	ldr	r3, [r3, #4]
 80045e8:	f003 0303 	and.w	r3, r3, #3
 80045ec:	2b03      	cmp	r3, #3
 80045ee:	d017      	beq.n	8004620 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	68db      	ldr	r3, [r3, #12]
 80045f4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80045f6:	69fb      	ldr	r3, [r7, #28]
 80045f8:	005b      	lsls	r3, r3, #1
 80045fa:	2203      	movs	r2, #3
 80045fc:	fa02 f303 	lsl.w	r3, r2, r3
 8004600:	43db      	mvns	r3, r3
 8004602:	69ba      	ldr	r2, [r7, #24]
 8004604:	4013      	ands	r3, r2
 8004606:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004608:	683b      	ldr	r3, [r7, #0]
 800460a:	689a      	ldr	r2, [r3, #8]
 800460c:	69fb      	ldr	r3, [r7, #28]
 800460e:	005b      	lsls	r3, r3, #1
 8004610:	fa02 f303 	lsl.w	r3, r2, r3
 8004614:	69ba      	ldr	r2, [r7, #24]
 8004616:	4313      	orrs	r3, r2
 8004618:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	69ba      	ldr	r2, [r7, #24]
 800461e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004620:	683b      	ldr	r3, [r7, #0]
 8004622:	685b      	ldr	r3, [r3, #4]
 8004624:	f003 0303 	and.w	r3, r3, #3
 8004628:	2b02      	cmp	r3, #2
 800462a:	d123      	bne.n	8004674 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800462c:	69fb      	ldr	r3, [r7, #28]
 800462e:	08da      	lsrs	r2, r3, #3
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	3208      	adds	r2, #8
 8004634:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004638:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800463a:	69fb      	ldr	r3, [r7, #28]
 800463c:	f003 0307 	and.w	r3, r3, #7
 8004640:	009b      	lsls	r3, r3, #2
 8004642:	220f      	movs	r2, #15
 8004644:	fa02 f303 	lsl.w	r3, r2, r3
 8004648:	43db      	mvns	r3, r3
 800464a:	69ba      	ldr	r2, [r7, #24]
 800464c:	4013      	ands	r3, r2
 800464e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004650:	683b      	ldr	r3, [r7, #0]
 8004652:	691a      	ldr	r2, [r3, #16]
 8004654:	69fb      	ldr	r3, [r7, #28]
 8004656:	f003 0307 	and.w	r3, r3, #7
 800465a:	009b      	lsls	r3, r3, #2
 800465c:	fa02 f303 	lsl.w	r3, r2, r3
 8004660:	69ba      	ldr	r2, [r7, #24]
 8004662:	4313      	orrs	r3, r2
 8004664:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004666:	69fb      	ldr	r3, [r7, #28]
 8004668:	08da      	lsrs	r2, r3, #3
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	3208      	adds	r2, #8
 800466e:	69b9      	ldr	r1, [r7, #24]
 8004670:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800467a:	69fb      	ldr	r3, [r7, #28]
 800467c:	005b      	lsls	r3, r3, #1
 800467e:	2203      	movs	r2, #3
 8004680:	fa02 f303 	lsl.w	r3, r2, r3
 8004684:	43db      	mvns	r3, r3
 8004686:	69ba      	ldr	r2, [r7, #24]
 8004688:	4013      	ands	r3, r2
 800468a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800468c:	683b      	ldr	r3, [r7, #0]
 800468e:	685b      	ldr	r3, [r3, #4]
 8004690:	f003 0203 	and.w	r2, r3, #3
 8004694:	69fb      	ldr	r3, [r7, #28]
 8004696:	005b      	lsls	r3, r3, #1
 8004698:	fa02 f303 	lsl.w	r3, r2, r3
 800469c:	69ba      	ldr	r2, [r7, #24]
 800469e:	4313      	orrs	r3, r2
 80046a0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	69ba      	ldr	r2, [r7, #24]
 80046a6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80046a8:	683b      	ldr	r3, [r7, #0]
 80046aa:	685b      	ldr	r3, [r3, #4]
 80046ac:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	f000 80ae 	beq.w	8004812 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80046b6:	2300      	movs	r3, #0
 80046b8:	60fb      	str	r3, [r7, #12]
 80046ba:	4b5d      	ldr	r3, [pc, #372]	@ (8004830 <HAL_GPIO_Init+0x300>)
 80046bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80046be:	4a5c      	ldr	r2, [pc, #368]	@ (8004830 <HAL_GPIO_Init+0x300>)
 80046c0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80046c4:	6453      	str	r3, [r2, #68]	@ 0x44
 80046c6:	4b5a      	ldr	r3, [pc, #360]	@ (8004830 <HAL_GPIO_Init+0x300>)
 80046c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80046ca:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80046ce:	60fb      	str	r3, [r7, #12]
 80046d0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80046d2:	4a58      	ldr	r2, [pc, #352]	@ (8004834 <HAL_GPIO_Init+0x304>)
 80046d4:	69fb      	ldr	r3, [r7, #28]
 80046d6:	089b      	lsrs	r3, r3, #2
 80046d8:	3302      	adds	r3, #2
 80046da:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80046de:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80046e0:	69fb      	ldr	r3, [r7, #28]
 80046e2:	f003 0303 	and.w	r3, r3, #3
 80046e6:	009b      	lsls	r3, r3, #2
 80046e8:	220f      	movs	r2, #15
 80046ea:	fa02 f303 	lsl.w	r3, r2, r3
 80046ee:	43db      	mvns	r3, r3
 80046f0:	69ba      	ldr	r2, [r7, #24]
 80046f2:	4013      	ands	r3, r2
 80046f4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	4a4f      	ldr	r2, [pc, #316]	@ (8004838 <HAL_GPIO_Init+0x308>)
 80046fa:	4293      	cmp	r3, r2
 80046fc:	d025      	beq.n	800474a <HAL_GPIO_Init+0x21a>
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	4a4e      	ldr	r2, [pc, #312]	@ (800483c <HAL_GPIO_Init+0x30c>)
 8004702:	4293      	cmp	r3, r2
 8004704:	d01f      	beq.n	8004746 <HAL_GPIO_Init+0x216>
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	4a4d      	ldr	r2, [pc, #308]	@ (8004840 <HAL_GPIO_Init+0x310>)
 800470a:	4293      	cmp	r3, r2
 800470c:	d019      	beq.n	8004742 <HAL_GPIO_Init+0x212>
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	4a4c      	ldr	r2, [pc, #304]	@ (8004844 <HAL_GPIO_Init+0x314>)
 8004712:	4293      	cmp	r3, r2
 8004714:	d013      	beq.n	800473e <HAL_GPIO_Init+0x20e>
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	4a4b      	ldr	r2, [pc, #300]	@ (8004848 <HAL_GPIO_Init+0x318>)
 800471a:	4293      	cmp	r3, r2
 800471c:	d00d      	beq.n	800473a <HAL_GPIO_Init+0x20a>
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	4a4a      	ldr	r2, [pc, #296]	@ (800484c <HAL_GPIO_Init+0x31c>)
 8004722:	4293      	cmp	r3, r2
 8004724:	d007      	beq.n	8004736 <HAL_GPIO_Init+0x206>
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	4a49      	ldr	r2, [pc, #292]	@ (8004850 <HAL_GPIO_Init+0x320>)
 800472a:	4293      	cmp	r3, r2
 800472c:	d101      	bne.n	8004732 <HAL_GPIO_Init+0x202>
 800472e:	2306      	movs	r3, #6
 8004730:	e00c      	b.n	800474c <HAL_GPIO_Init+0x21c>
 8004732:	2307      	movs	r3, #7
 8004734:	e00a      	b.n	800474c <HAL_GPIO_Init+0x21c>
 8004736:	2305      	movs	r3, #5
 8004738:	e008      	b.n	800474c <HAL_GPIO_Init+0x21c>
 800473a:	2304      	movs	r3, #4
 800473c:	e006      	b.n	800474c <HAL_GPIO_Init+0x21c>
 800473e:	2303      	movs	r3, #3
 8004740:	e004      	b.n	800474c <HAL_GPIO_Init+0x21c>
 8004742:	2302      	movs	r3, #2
 8004744:	e002      	b.n	800474c <HAL_GPIO_Init+0x21c>
 8004746:	2301      	movs	r3, #1
 8004748:	e000      	b.n	800474c <HAL_GPIO_Init+0x21c>
 800474a:	2300      	movs	r3, #0
 800474c:	69fa      	ldr	r2, [r7, #28]
 800474e:	f002 0203 	and.w	r2, r2, #3
 8004752:	0092      	lsls	r2, r2, #2
 8004754:	4093      	lsls	r3, r2
 8004756:	69ba      	ldr	r2, [r7, #24]
 8004758:	4313      	orrs	r3, r2
 800475a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800475c:	4935      	ldr	r1, [pc, #212]	@ (8004834 <HAL_GPIO_Init+0x304>)
 800475e:	69fb      	ldr	r3, [r7, #28]
 8004760:	089b      	lsrs	r3, r3, #2
 8004762:	3302      	adds	r3, #2
 8004764:	69ba      	ldr	r2, [r7, #24]
 8004766:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800476a:	4b3a      	ldr	r3, [pc, #232]	@ (8004854 <HAL_GPIO_Init+0x324>)
 800476c:	689b      	ldr	r3, [r3, #8]
 800476e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004770:	693b      	ldr	r3, [r7, #16]
 8004772:	43db      	mvns	r3, r3
 8004774:	69ba      	ldr	r2, [r7, #24]
 8004776:	4013      	ands	r3, r2
 8004778:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800477a:	683b      	ldr	r3, [r7, #0]
 800477c:	685b      	ldr	r3, [r3, #4]
 800477e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004782:	2b00      	cmp	r3, #0
 8004784:	d003      	beq.n	800478e <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8004786:	69ba      	ldr	r2, [r7, #24]
 8004788:	693b      	ldr	r3, [r7, #16]
 800478a:	4313      	orrs	r3, r2
 800478c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800478e:	4a31      	ldr	r2, [pc, #196]	@ (8004854 <HAL_GPIO_Init+0x324>)
 8004790:	69bb      	ldr	r3, [r7, #24]
 8004792:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004794:	4b2f      	ldr	r3, [pc, #188]	@ (8004854 <HAL_GPIO_Init+0x324>)
 8004796:	68db      	ldr	r3, [r3, #12]
 8004798:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800479a:	693b      	ldr	r3, [r7, #16]
 800479c:	43db      	mvns	r3, r3
 800479e:	69ba      	ldr	r2, [r7, #24]
 80047a0:	4013      	ands	r3, r2
 80047a2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80047a4:	683b      	ldr	r3, [r7, #0]
 80047a6:	685b      	ldr	r3, [r3, #4]
 80047a8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	d003      	beq.n	80047b8 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80047b0:	69ba      	ldr	r2, [r7, #24]
 80047b2:	693b      	ldr	r3, [r7, #16]
 80047b4:	4313      	orrs	r3, r2
 80047b6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80047b8:	4a26      	ldr	r2, [pc, #152]	@ (8004854 <HAL_GPIO_Init+0x324>)
 80047ba:	69bb      	ldr	r3, [r7, #24]
 80047bc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80047be:	4b25      	ldr	r3, [pc, #148]	@ (8004854 <HAL_GPIO_Init+0x324>)
 80047c0:	685b      	ldr	r3, [r3, #4]
 80047c2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80047c4:	693b      	ldr	r3, [r7, #16]
 80047c6:	43db      	mvns	r3, r3
 80047c8:	69ba      	ldr	r2, [r7, #24]
 80047ca:	4013      	ands	r3, r2
 80047cc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80047ce:	683b      	ldr	r3, [r7, #0]
 80047d0:	685b      	ldr	r3, [r3, #4]
 80047d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d003      	beq.n	80047e2 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80047da:	69ba      	ldr	r2, [r7, #24]
 80047dc:	693b      	ldr	r3, [r7, #16]
 80047de:	4313      	orrs	r3, r2
 80047e0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80047e2:	4a1c      	ldr	r2, [pc, #112]	@ (8004854 <HAL_GPIO_Init+0x324>)
 80047e4:	69bb      	ldr	r3, [r7, #24]
 80047e6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80047e8:	4b1a      	ldr	r3, [pc, #104]	@ (8004854 <HAL_GPIO_Init+0x324>)
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80047ee:	693b      	ldr	r3, [r7, #16]
 80047f0:	43db      	mvns	r3, r3
 80047f2:	69ba      	ldr	r2, [r7, #24]
 80047f4:	4013      	ands	r3, r2
 80047f6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80047f8:	683b      	ldr	r3, [r7, #0]
 80047fa:	685b      	ldr	r3, [r3, #4]
 80047fc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004800:	2b00      	cmp	r3, #0
 8004802:	d003      	beq.n	800480c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8004804:	69ba      	ldr	r2, [r7, #24]
 8004806:	693b      	ldr	r3, [r7, #16]
 8004808:	4313      	orrs	r3, r2
 800480a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800480c:	4a11      	ldr	r2, [pc, #68]	@ (8004854 <HAL_GPIO_Init+0x324>)
 800480e:	69bb      	ldr	r3, [r7, #24]
 8004810:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004812:	69fb      	ldr	r3, [r7, #28]
 8004814:	3301      	adds	r3, #1
 8004816:	61fb      	str	r3, [r7, #28]
 8004818:	69fb      	ldr	r3, [r7, #28]
 800481a:	2b0f      	cmp	r3, #15
 800481c:	f67f ae96 	bls.w	800454c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004820:	bf00      	nop
 8004822:	bf00      	nop
 8004824:	3724      	adds	r7, #36	@ 0x24
 8004826:	46bd      	mov	sp, r7
 8004828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800482c:	4770      	bx	lr
 800482e:	bf00      	nop
 8004830:	40023800 	.word	0x40023800
 8004834:	40013800 	.word	0x40013800
 8004838:	40020000 	.word	0x40020000
 800483c:	40020400 	.word	0x40020400
 8004840:	40020800 	.word	0x40020800
 8004844:	40020c00 	.word	0x40020c00
 8004848:	40021000 	.word	0x40021000
 800484c:	40021400 	.word	0x40021400
 8004850:	40021800 	.word	0x40021800
 8004854:	40013c00 	.word	0x40013c00

08004858 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004858:	b580      	push	{r7, lr}
 800485a:	b084      	sub	sp, #16
 800485c:	af00      	add	r7, sp, #0
 800485e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	2b00      	cmp	r3, #0
 8004864:	d101      	bne.n	800486a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004866:	2301      	movs	r3, #1
 8004868:	e12b      	b.n	8004ac2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004870:	b2db      	uxtb	r3, r3
 8004872:	2b00      	cmp	r3, #0
 8004874:	d106      	bne.n	8004884 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	2200      	movs	r2, #0
 800487a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800487e:	6878      	ldr	r0, [r7, #4]
 8004880:	f7fe fe48 	bl	8003514 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	2224      	movs	r2, #36	@ 0x24
 8004888:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	681a      	ldr	r2, [r3, #0]
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	f022 0201 	bic.w	r2, r2, #1
 800489a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	681a      	ldr	r2, [r3, #0]
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80048aa:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	681a      	ldr	r2, [r3, #0]
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80048ba:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80048bc:	f001 ff56 	bl	800676c <HAL_RCC_GetPCLK1Freq>
 80048c0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	685b      	ldr	r3, [r3, #4]
 80048c6:	4a81      	ldr	r2, [pc, #516]	@ (8004acc <HAL_I2C_Init+0x274>)
 80048c8:	4293      	cmp	r3, r2
 80048ca:	d807      	bhi.n	80048dc <HAL_I2C_Init+0x84>
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	4a80      	ldr	r2, [pc, #512]	@ (8004ad0 <HAL_I2C_Init+0x278>)
 80048d0:	4293      	cmp	r3, r2
 80048d2:	bf94      	ite	ls
 80048d4:	2301      	movls	r3, #1
 80048d6:	2300      	movhi	r3, #0
 80048d8:	b2db      	uxtb	r3, r3
 80048da:	e006      	b.n	80048ea <HAL_I2C_Init+0x92>
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	4a7d      	ldr	r2, [pc, #500]	@ (8004ad4 <HAL_I2C_Init+0x27c>)
 80048e0:	4293      	cmp	r3, r2
 80048e2:	bf94      	ite	ls
 80048e4:	2301      	movls	r3, #1
 80048e6:	2300      	movhi	r3, #0
 80048e8:	b2db      	uxtb	r3, r3
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	d001      	beq.n	80048f2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80048ee:	2301      	movs	r3, #1
 80048f0:	e0e7      	b.n	8004ac2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	4a78      	ldr	r2, [pc, #480]	@ (8004ad8 <HAL_I2C_Init+0x280>)
 80048f6:	fba2 2303 	umull	r2, r3, r2, r3
 80048fa:	0c9b      	lsrs	r3, r3, #18
 80048fc:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	685b      	ldr	r3, [r3, #4]
 8004904:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	68ba      	ldr	r2, [r7, #8]
 800490e:	430a      	orrs	r2, r1
 8004910:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	6a1b      	ldr	r3, [r3, #32]
 8004918:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	685b      	ldr	r3, [r3, #4]
 8004920:	4a6a      	ldr	r2, [pc, #424]	@ (8004acc <HAL_I2C_Init+0x274>)
 8004922:	4293      	cmp	r3, r2
 8004924:	d802      	bhi.n	800492c <HAL_I2C_Init+0xd4>
 8004926:	68bb      	ldr	r3, [r7, #8]
 8004928:	3301      	adds	r3, #1
 800492a:	e009      	b.n	8004940 <HAL_I2C_Init+0xe8>
 800492c:	68bb      	ldr	r3, [r7, #8]
 800492e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8004932:	fb02 f303 	mul.w	r3, r2, r3
 8004936:	4a69      	ldr	r2, [pc, #420]	@ (8004adc <HAL_I2C_Init+0x284>)
 8004938:	fba2 2303 	umull	r2, r3, r2, r3
 800493c:	099b      	lsrs	r3, r3, #6
 800493e:	3301      	adds	r3, #1
 8004940:	687a      	ldr	r2, [r7, #4]
 8004942:	6812      	ldr	r2, [r2, #0]
 8004944:	430b      	orrs	r3, r1
 8004946:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	69db      	ldr	r3, [r3, #28]
 800494e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8004952:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	685b      	ldr	r3, [r3, #4]
 800495a:	495c      	ldr	r1, [pc, #368]	@ (8004acc <HAL_I2C_Init+0x274>)
 800495c:	428b      	cmp	r3, r1
 800495e:	d819      	bhi.n	8004994 <HAL_I2C_Init+0x13c>
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	1e59      	subs	r1, r3, #1
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	685b      	ldr	r3, [r3, #4]
 8004968:	005b      	lsls	r3, r3, #1
 800496a:	fbb1 f3f3 	udiv	r3, r1, r3
 800496e:	1c59      	adds	r1, r3, #1
 8004970:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8004974:	400b      	ands	r3, r1
 8004976:	2b00      	cmp	r3, #0
 8004978:	d00a      	beq.n	8004990 <HAL_I2C_Init+0x138>
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	1e59      	subs	r1, r3, #1
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	685b      	ldr	r3, [r3, #4]
 8004982:	005b      	lsls	r3, r3, #1
 8004984:	fbb1 f3f3 	udiv	r3, r1, r3
 8004988:	3301      	adds	r3, #1
 800498a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800498e:	e051      	b.n	8004a34 <HAL_I2C_Init+0x1dc>
 8004990:	2304      	movs	r3, #4
 8004992:	e04f      	b.n	8004a34 <HAL_I2C_Init+0x1dc>
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	689b      	ldr	r3, [r3, #8]
 8004998:	2b00      	cmp	r3, #0
 800499a:	d111      	bne.n	80049c0 <HAL_I2C_Init+0x168>
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	1e58      	subs	r0, r3, #1
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	6859      	ldr	r1, [r3, #4]
 80049a4:	460b      	mov	r3, r1
 80049a6:	005b      	lsls	r3, r3, #1
 80049a8:	440b      	add	r3, r1
 80049aa:	fbb0 f3f3 	udiv	r3, r0, r3
 80049ae:	3301      	adds	r3, #1
 80049b0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	bf0c      	ite	eq
 80049b8:	2301      	moveq	r3, #1
 80049ba:	2300      	movne	r3, #0
 80049bc:	b2db      	uxtb	r3, r3
 80049be:	e012      	b.n	80049e6 <HAL_I2C_Init+0x18e>
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	1e58      	subs	r0, r3, #1
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	6859      	ldr	r1, [r3, #4]
 80049c8:	460b      	mov	r3, r1
 80049ca:	009b      	lsls	r3, r3, #2
 80049cc:	440b      	add	r3, r1
 80049ce:	0099      	lsls	r1, r3, #2
 80049d0:	440b      	add	r3, r1
 80049d2:	fbb0 f3f3 	udiv	r3, r0, r3
 80049d6:	3301      	adds	r3, #1
 80049d8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80049dc:	2b00      	cmp	r3, #0
 80049de:	bf0c      	ite	eq
 80049e0:	2301      	moveq	r3, #1
 80049e2:	2300      	movne	r3, #0
 80049e4:	b2db      	uxtb	r3, r3
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d001      	beq.n	80049ee <HAL_I2C_Init+0x196>
 80049ea:	2301      	movs	r3, #1
 80049ec:	e022      	b.n	8004a34 <HAL_I2C_Init+0x1dc>
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	689b      	ldr	r3, [r3, #8]
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	d10e      	bne.n	8004a14 <HAL_I2C_Init+0x1bc>
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	1e58      	subs	r0, r3, #1
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	6859      	ldr	r1, [r3, #4]
 80049fe:	460b      	mov	r3, r1
 8004a00:	005b      	lsls	r3, r3, #1
 8004a02:	440b      	add	r3, r1
 8004a04:	fbb0 f3f3 	udiv	r3, r0, r3
 8004a08:	3301      	adds	r3, #1
 8004a0a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004a0e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004a12:	e00f      	b.n	8004a34 <HAL_I2C_Init+0x1dc>
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	1e58      	subs	r0, r3, #1
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	6859      	ldr	r1, [r3, #4]
 8004a1c:	460b      	mov	r3, r1
 8004a1e:	009b      	lsls	r3, r3, #2
 8004a20:	440b      	add	r3, r1
 8004a22:	0099      	lsls	r1, r3, #2
 8004a24:	440b      	add	r3, r1
 8004a26:	fbb0 f3f3 	udiv	r3, r0, r3
 8004a2a:	3301      	adds	r3, #1
 8004a2c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004a30:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004a34:	6879      	ldr	r1, [r7, #4]
 8004a36:	6809      	ldr	r1, [r1, #0]
 8004a38:	4313      	orrs	r3, r2
 8004a3a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	69da      	ldr	r2, [r3, #28]
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	6a1b      	ldr	r3, [r3, #32]
 8004a4e:	431a      	orrs	r2, r3
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	430a      	orrs	r2, r1
 8004a56:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	689b      	ldr	r3, [r3, #8]
 8004a5e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8004a62:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8004a66:	687a      	ldr	r2, [r7, #4]
 8004a68:	6911      	ldr	r1, [r2, #16]
 8004a6a:	687a      	ldr	r2, [r7, #4]
 8004a6c:	68d2      	ldr	r2, [r2, #12]
 8004a6e:	4311      	orrs	r1, r2
 8004a70:	687a      	ldr	r2, [r7, #4]
 8004a72:	6812      	ldr	r2, [r2, #0]
 8004a74:	430b      	orrs	r3, r1
 8004a76:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	68db      	ldr	r3, [r3, #12]
 8004a7e:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	695a      	ldr	r2, [r3, #20]
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	699b      	ldr	r3, [r3, #24]
 8004a8a:	431a      	orrs	r2, r3
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	430a      	orrs	r2, r1
 8004a92:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	681a      	ldr	r2, [r3, #0]
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	f042 0201 	orr.w	r2, r2, #1
 8004aa2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	2200      	movs	r2, #0
 8004aa8:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	2220      	movs	r2, #32
 8004aae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	2200      	movs	r2, #0
 8004ab6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	2200      	movs	r2, #0
 8004abc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8004ac0:	2300      	movs	r3, #0
}
 8004ac2:	4618      	mov	r0, r3
 8004ac4:	3710      	adds	r7, #16
 8004ac6:	46bd      	mov	sp, r7
 8004ac8:	bd80      	pop	{r7, pc}
 8004aca:	bf00      	nop
 8004acc:	000186a0 	.word	0x000186a0
 8004ad0:	001e847f 	.word	0x001e847f
 8004ad4:	003d08ff 	.word	0x003d08ff
 8004ad8:	431bde83 	.word	0x431bde83
 8004adc:	10624dd3 	.word	0x10624dd3

08004ae0 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004ae0:	b580      	push	{r7, lr}
 8004ae2:	b088      	sub	sp, #32
 8004ae4:	af02      	add	r7, sp, #8
 8004ae6:	60f8      	str	r0, [r7, #12]
 8004ae8:	607a      	str	r2, [r7, #4]
 8004aea:	461a      	mov	r2, r3
 8004aec:	460b      	mov	r3, r1
 8004aee:	817b      	strh	r3, [r7, #10]
 8004af0:	4613      	mov	r3, r2
 8004af2:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004af4:	f7ff fb48 	bl	8004188 <HAL_GetTick>
 8004af8:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004b00:	b2db      	uxtb	r3, r3
 8004b02:	2b20      	cmp	r3, #32
 8004b04:	f040 80e0 	bne.w	8004cc8 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004b08:	697b      	ldr	r3, [r7, #20]
 8004b0a:	9300      	str	r3, [sp, #0]
 8004b0c:	2319      	movs	r3, #25
 8004b0e:	2201      	movs	r2, #1
 8004b10:	4970      	ldr	r1, [pc, #448]	@ (8004cd4 <HAL_I2C_Master_Transmit+0x1f4>)
 8004b12:	68f8      	ldr	r0, [r7, #12]
 8004b14:	f001 fa3c 	bl	8005f90 <I2C_WaitOnFlagUntilTimeout>
 8004b18:	4603      	mov	r3, r0
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d001      	beq.n	8004b22 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8004b1e:	2302      	movs	r3, #2
 8004b20:	e0d3      	b.n	8004cca <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004b28:	2b01      	cmp	r3, #1
 8004b2a:	d101      	bne.n	8004b30 <HAL_I2C_Master_Transmit+0x50>
 8004b2c:	2302      	movs	r3, #2
 8004b2e:	e0cc      	b.n	8004cca <HAL_I2C_Master_Transmit+0x1ea>
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	2201      	movs	r2, #1
 8004b34:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	f003 0301 	and.w	r3, r3, #1
 8004b42:	2b01      	cmp	r3, #1
 8004b44:	d007      	beq.n	8004b56 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	681a      	ldr	r2, [r3, #0]
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	f042 0201 	orr.w	r2, r2, #1
 8004b54:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	681a      	ldr	r2, [r3, #0]
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004b64:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	2221      	movs	r2, #33	@ 0x21
 8004b6a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	2210      	movs	r2, #16
 8004b72:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	2200      	movs	r2, #0
 8004b7a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	687a      	ldr	r2, [r7, #4]
 8004b80:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	893a      	ldrh	r2, [r7, #8]
 8004b86:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b8c:	b29a      	uxth	r2, r3
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	4a50      	ldr	r2, [pc, #320]	@ (8004cd8 <HAL_I2C_Master_Transmit+0x1f8>)
 8004b96:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004b98:	8979      	ldrh	r1, [r7, #10]
 8004b9a:	697b      	ldr	r3, [r7, #20]
 8004b9c:	6a3a      	ldr	r2, [r7, #32]
 8004b9e:	68f8      	ldr	r0, [r7, #12]
 8004ba0:	f000 ff28 	bl	80059f4 <I2C_MasterRequestWrite>
 8004ba4:	4603      	mov	r3, r0
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	d001      	beq.n	8004bae <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8004baa:	2301      	movs	r3, #1
 8004bac:	e08d      	b.n	8004cca <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004bae:	2300      	movs	r3, #0
 8004bb0:	613b      	str	r3, [r7, #16]
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	695b      	ldr	r3, [r3, #20]
 8004bb8:	613b      	str	r3, [r7, #16]
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	699b      	ldr	r3, [r3, #24]
 8004bc0:	613b      	str	r3, [r7, #16]
 8004bc2:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8004bc4:	e066      	b.n	8004c94 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004bc6:	697a      	ldr	r2, [r7, #20]
 8004bc8:	6a39      	ldr	r1, [r7, #32]
 8004bca:	68f8      	ldr	r0, [r7, #12]
 8004bcc:	f001 fafa 	bl	80061c4 <I2C_WaitOnTXEFlagUntilTimeout>
 8004bd0:	4603      	mov	r3, r0
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d00d      	beq.n	8004bf2 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bda:	2b04      	cmp	r3, #4
 8004bdc:	d107      	bne.n	8004bee <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	681a      	ldr	r2, [r3, #0]
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004bec:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004bee:	2301      	movs	r3, #1
 8004bf0:	e06b      	b.n	8004cca <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bf6:	781a      	ldrb	r2, [r3, #0]
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c02:	1c5a      	adds	r2, r3, #1
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c0c:	b29b      	uxth	r3, r3
 8004c0e:	3b01      	subs	r3, #1
 8004c10:	b29a      	uxth	r2, r3
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004c1a:	3b01      	subs	r3, #1
 8004c1c:	b29a      	uxth	r2, r3
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	695b      	ldr	r3, [r3, #20]
 8004c28:	f003 0304 	and.w	r3, r3, #4
 8004c2c:	2b04      	cmp	r3, #4
 8004c2e:	d11b      	bne.n	8004c68 <HAL_I2C_Master_Transmit+0x188>
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d017      	beq.n	8004c68 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c3c:	781a      	ldrb	r2, [r3, #0]
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c48:	1c5a      	adds	r2, r3, #1
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c52:	b29b      	uxth	r3, r3
 8004c54:	3b01      	subs	r3, #1
 8004c56:	b29a      	uxth	r2, r3
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004c60:	3b01      	subs	r3, #1
 8004c62:	b29a      	uxth	r2, r3
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004c68:	697a      	ldr	r2, [r7, #20]
 8004c6a:	6a39      	ldr	r1, [r7, #32]
 8004c6c:	68f8      	ldr	r0, [r7, #12]
 8004c6e:	f001 faf1 	bl	8006254 <I2C_WaitOnBTFFlagUntilTimeout>
 8004c72:	4603      	mov	r3, r0
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	d00d      	beq.n	8004c94 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c7c:	2b04      	cmp	r3, #4
 8004c7e:	d107      	bne.n	8004c90 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	681a      	ldr	r2, [r3, #0]
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004c8e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004c90:	2301      	movs	r3, #1
 8004c92:	e01a      	b.n	8004cca <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	d194      	bne.n	8004bc6 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	681a      	ldr	r2, [r3, #0]
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004caa:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	2220      	movs	r2, #32
 8004cb0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	2200      	movs	r2, #0
 8004cb8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	2200      	movs	r2, #0
 8004cc0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8004cc4:	2300      	movs	r3, #0
 8004cc6:	e000      	b.n	8004cca <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8004cc8:	2302      	movs	r3, #2
  }
}
 8004cca:	4618      	mov	r0, r3
 8004ccc:	3718      	adds	r7, #24
 8004cce:	46bd      	mov	sp, r7
 8004cd0:	bd80      	pop	{r7, pc}
 8004cd2:	bf00      	nop
 8004cd4:	00100002 	.word	0x00100002
 8004cd8:	ffff0000 	.word	0xffff0000

08004cdc <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004cdc:	b580      	push	{r7, lr}
 8004cde:	b08c      	sub	sp, #48	@ 0x30
 8004ce0:	af02      	add	r7, sp, #8
 8004ce2:	60f8      	str	r0, [r7, #12]
 8004ce4:	607a      	str	r2, [r7, #4]
 8004ce6:	461a      	mov	r2, r3
 8004ce8:	460b      	mov	r3, r1
 8004cea:	817b      	strh	r3, [r7, #10]
 8004cec:	4613      	mov	r3, r2
 8004cee:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004cf0:	f7ff fa4a 	bl	8004188 <HAL_GetTick>
 8004cf4:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004cfc:	b2db      	uxtb	r3, r3
 8004cfe:	2b20      	cmp	r3, #32
 8004d00:	f040 8217 	bne.w	8005132 <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004d04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d06:	9300      	str	r3, [sp, #0]
 8004d08:	2319      	movs	r3, #25
 8004d0a:	2201      	movs	r2, #1
 8004d0c:	497c      	ldr	r1, [pc, #496]	@ (8004f00 <HAL_I2C_Master_Receive+0x224>)
 8004d0e:	68f8      	ldr	r0, [r7, #12]
 8004d10:	f001 f93e 	bl	8005f90 <I2C_WaitOnFlagUntilTimeout>
 8004d14:	4603      	mov	r3, r0
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	d001      	beq.n	8004d1e <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8004d1a:	2302      	movs	r3, #2
 8004d1c:	e20a      	b.n	8005134 <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004d24:	2b01      	cmp	r3, #1
 8004d26:	d101      	bne.n	8004d2c <HAL_I2C_Master_Receive+0x50>
 8004d28:	2302      	movs	r3, #2
 8004d2a:	e203      	b.n	8005134 <HAL_I2C_Master_Receive+0x458>
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	2201      	movs	r2, #1
 8004d30:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	f003 0301 	and.w	r3, r3, #1
 8004d3e:	2b01      	cmp	r3, #1
 8004d40:	d007      	beq.n	8004d52 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	681a      	ldr	r2, [r3, #0]
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	f042 0201 	orr.w	r2, r2, #1
 8004d50:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	681a      	ldr	r2, [r3, #0]
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004d60:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	2222      	movs	r2, #34	@ 0x22
 8004d66:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	2210      	movs	r2, #16
 8004d6e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	2200      	movs	r2, #0
 8004d76:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	687a      	ldr	r2, [r7, #4]
 8004d7c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	893a      	ldrh	r2, [r7, #8]
 8004d82:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d88:	b29a      	uxth	r2, r3
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	4a5c      	ldr	r2, [pc, #368]	@ (8004f04 <HAL_I2C_Master_Receive+0x228>)
 8004d92:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004d94:	8979      	ldrh	r1, [r7, #10]
 8004d96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d98:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004d9a:	68f8      	ldr	r0, [r7, #12]
 8004d9c:	f000 feac 	bl	8005af8 <I2C_MasterRequestRead>
 8004da0:	4603      	mov	r3, r0
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d001      	beq.n	8004daa <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8004da6:	2301      	movs	r3, #1
 8004da8:	e1c4      	b.n	8005134 <HAL_I2C_Master_Receive+0x458>
    }

    if (hi2c->XferSize == 0U)
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d113      	bne.n	8004dda <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004db2:	2300      	movs	r3, #0
 8004db4:	623b      	str	r3, [r7, #32]
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	695b      	ldr	r3, [r3, #20]
 8004dbc:	623b      	str	r3, [r7, #32]
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	699b      	ldr	r3, [r3, #24]
 8004dc4:	623b      	str	r3, [r7, #32]
 8004dc6:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	681a      	ldr	r2, [r3, #0]
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004dd6:	601a      	str	r2, [r3, #0]
 8004dd8:	e198      	b.n	800510c <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004dde:	2b01      	cmp	r3, #1
 8004de0:	d11b      	bne.n	8004e1a <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	681a      	ldr	r2, [r3, #0]
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004df0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004df2:	2300      	movs	r3, #0
 8004df4:	61fb      	str	r3, [r7, #28]
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	695b      	ldr	r3, [r3, #20]
 8004dfc:	61fb      	str	r3, [r7, #28]
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	699b      	ldr	r3, [r3, #24]
 8004e04:	61fb      	str	r3, [r7, #28]
 8004e06:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	681a      	ldr	r2, [r3, #0]
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004e16:	601a      	str	r2, [r3, #0]
 8004e18:	e178      	b.n	800510c <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004e1e:	2b02      	cmp	r3, #2
 8004e20:	d11b      	bne.n	8004e5a <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	681a      	ldr	r2, [r3, #0]
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004e30:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	681a      	ldr	r2, [r3, #0]
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004e40:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004e42:	2300      	movs	r3, #0
 8004e44:	61bb      	str	r3, [r7, #24]
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	695b      	ldr	r3, [r3, #20]
 8004e4c:	61bb      	str	r3, [r7, #24]
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	699b      	ldr	r3, [r3, #24]
 8004e54:	61bb      	str	r3, [r7, #24]
 8004e56:	69bb      	ldr	r3, [r7, #24]
 8004e58:	e158      	b.n	800510c <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	681a      	ldr	r2, [r3, #0]
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004e68:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004e6a:	2300      	movs	r3, #0
 8004e6c:	617b      	str	r3, [r7, #20]
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	695b      	ldr	r3, [r3, #20]
 8004e74:	617b      	str	r3, [r7, #20]
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	699b      	ldr	r3, [r3, #24]
 8004e7c:	617b      	str	r3, [r7, #20]
 8004e7e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8004e80:	e144      	b.n	800510c <HAL_I2C_Master_Receive+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004e86:	2b03      	cmp	r3, #3
 8004e88:	f200 80f1 	bhi.w	800506e <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004e90:	2b01      	cmp	r3, #1
 8004e92:	d123      	bne.n	8004edc <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004e94:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004e96:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004e98:	68f8      	ldr	r0, [r7, #12]
 8004e9a:	f001 fa23 	bl	80062e4 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004e9e:	4603      	mov	r3, r0
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d001      	beq.n	8004ea8 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8004ea4:	2301      	movs	r3, #1
 8004ea6:	e145      	b.n	8005134 <HAL_I2C_Master_Receive+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	691a      	ldr	r2, [r3, #16]
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004eb2:	b2d2      	uxtb	r2, r2
 8004eb4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004eba:	1c5a      	adds	r2, r3, #1
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004ec4:	3b01      	subs	r3, #1
 8004ec6:	b29a      	uxth	r2, r3
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ed0:	b29b      	uxth	r3, r3
 8004ed2:	3b01      	subs	r3, #1
 8004ed4:	b29a      	uxth	r2, r3
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004eda:	e117      	b.n	800510c <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004ee0:	2b02      	cmp	r3, #2
 8004ee2:	d14e      	bne.n	8004f82 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004ee4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ee6:	9300      	str	r3, [sp, #0]
 8004ee8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004eea:	2200      	movs	r2, #0
 8004eec:	4906      	ldr	r1, [pc, #24]	@ (8004f08 <HAL_I2C_Master_Receive+0x22c>)
 8004eee:	68f8      	ldr	r0, [r7, #12]
 8004ef0:	f001 f84e 	bl	8005f90 <I2C_WaitOnFlagUntilTimeout>
 8004ef4:	4603      	mov	r3, r0
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d008      	beq.n	8004f0c <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8004efa:	2301      	movs	r3, #1
 8004efc:	e11a      	b.n	8005134 <HAL_I2C_Master_Receive+0x458>
 8004efe:	bf00      	nop
 8004f00:	00100002 	.word	0x00100002
 8004f04:	ffff0000 	.word	0xffff0000
 8004f08:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	681a      	ldr	r2, [r3, #0]
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004f1a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	691a      	ldr	r2, [r3, #16]
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f26:	b2d2      	uxtb	r2, r2
 8004f28:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f2e:	1c5a      	adds	r2, r3, #1
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004f38:	3b01      	subs	r3, #1
 8004f3a:	b29a      	uxth	r2, r3
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f44:	b29b      	uxth	r3, r3
 8004f46:	3b01      	subs	r3, #1
 8004f48:	b29a      	uxth	r2, r3
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	691a      	ldr	r2, [r3, #16]
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f58:	b2d2      	uxtb	r2, r2
 8004f5a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f60:	1c5a      	adds	r2, r3, #1
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004f6a:	3b01      	subs	r3, #1
 8004f6c:	b29a      	uxth	r2, r3
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f76:	b29b      	uxth	r3, r3
 8004f78:	3b01      	subs	r3, #1
 8004f7a:	b29a      	uxth	r2, r3
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004f80:	e0c4      	b.n	800510c <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004f82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f84:	9300      	str	r3, [sp, #0]
 8004f86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f88:	2200      	movs	r2, #0
 8004f8a:	496c      	ldr	r1, [pc, #432]	@ (800513c <HAL_I2C_Master_Receive+0x460>)
 8004f8c:	68f8      	ldr	r0, [r7, #12]
 8004f8e:	f000 ffff 	bl	8005f90 <I2C_WaitOnFlagUntilTimeout>
 8004f92:	4603      	mov	r3, r0
 8004f94:	2b00      	cmp	r3, #0
 8004f96:	d001      	beq.n	8004f9c <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8004f98:	2301      	movs	r3, #1
 8004f9a:	e0cb      	b.n	8005134 <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	681a      	ldr	r2, [r3, #0]
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004faa:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	691a      	ldr	r2, [r3, #16]
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fb6:	b2d2      	uxtb	r2, r2
 8004fb8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fbe:	1c5a      	adds	r2, r3, #1
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004fc8:	3b01      	subs	r3, #1
 8004fca:	b29a      	uxth	r2, r3
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004fd4:	b29b      	uxth	r3, r3
 8004fd6:	3b01      	subs	r3, #1
 8004fd8:	b29a      	uxth	r2, r3
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004fde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fe0:	9300      	str	r3, [sp, #0]
 8004fe2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004fe4:	2200      	movs	r2, #0
 8004fe6:	4955      	ldr	r1, [pc, #340]	@ (800513c <HAL_I2C_Master_Receive+0x460>)
 8004fe8:	68f8      	ldr	r0, [r7, #12]
 8004fea:	f000 ffd1 	bl	8005f90 <I2C_WaitOnFlagUntilTimeout>
 8004fee:	4603      	mov	r3, r0
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	d001      	beq.n	8004ff8 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8004ff4:	2301      	movs	r3, #1
 8004ff6:	e09d      	b.n	8005134 <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	681a      	ldr	r2, [r3, #0]
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005006:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	691a      	ldr	r2, [r3, #16]
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005012:	b2d2      	uxtb	r2, r2
 8005014:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800501a:	1c5a      	adds	r2, r3, #1
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005024:	3b01      	subs	r3, #1
 8005026:	b29a      	uxth	r2, r3
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005030:	b29b      	uxth	r3, r3
 8005032:	3b01      	subs	r3, #1
 8005034:	b29a      	uxth	r2, r3
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	691a      	ldr	r2, [r3, #16]
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005044:	b2d2      	uxtb	r2, r2
 8005046:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800504c:	1c5a      	adds	r2, r3, #1
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005056:	3b01      	subs	r3, #1
 8005058:	b29a      	uxth	r2, r3
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005062:	b29b      	uxth	r3, r3
 8005064:	3b01      	subs	r3, #1
 8005066:	b29a      	uxth	r2, r3
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800506c:	e04e      	b.n	800510c <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800506e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005070:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005072:	68f8      	ldr	r0, [r7, #12]
 8005074:	f001 f936 	bl	80062e4 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005078:	4603      	mov	r3, r0
 800507a:	2b00      	cmp	r3, #0
 800507c:	d001      	beq.n	8005082 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 800507e:	2301      	movs	r3, #1
 8005080:	e058      	b.n	8005134 <HAL_I2C_Master_Receive+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	691a      	ldr	r2, [r3, #16]
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800508c:	b2d2      	uxtb	r2, r2
 800508e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005094:	1c5a      	adds	r2, r3, #1
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800509e:	3b01      	subs	r3, #1
 80050a0:	b29a      	uxth	r2, r3
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80050aa:	b29b      	uxth	r3, r3
 80050ac:	3b01      	subs	r3, #1
 80050ae:	b29a      	uxth	r2, r3
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	695b      	ldr	r3, [r3, #20]
 80050ba:	f003 0304 	and.w	r3, r3, #4
 80050be:	2b04      	cmp	r3, #4
 80050c0:	d124      	bne.n	800510c <HAL_I2C_Master_Receive+0x430>
        {

          if (hi2c->XferSize == 3U)
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80050c6:	2b03      	cmp	r3, #3
 80050c8:	d107      	bne.n	80050da <HAL_I2C_Master_Receive+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	681a      	ldr	r2, [r3, #0]
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80050d8:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	691a      	ldr	r2, [r3, #16]
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050e4:	b2d2      	uxtb	r2, r2
 80050e6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050ec:	1c5a      	adds	r2, r3, #1
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80050f6:	3b01      	subs	r3, #1
 80050f8:	b29a      	uxth	r2, r3
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005102:	b29b      	uxth	r3, r3
 8005104:	3b01      	subs	r3, #1
 8005106:	b29a      	uxth	r2, r3
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005110:	2b00      	cmp	r3, #0
 8005112:	f47f aeb6 	bne.w	8004e82 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	2220      	movs	r2, #32
 800511a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	2200      	movs	r2, #0
 8005122:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	2200      	movs	r2, #0
 800512a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800512e:	2300      	movs	r3, #0
 8005130:	e000      	b.n	8005134 <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 8005132:	2302      	movs	r3, #2
  }
}
 8005134:	4618      	mov	r0, r3
 8005136:	3728      	adds	r7, #40	@ 0x28
 8005138:	46bd      	mov	sp, r7
 800513a:	bd80      	pop	{r7, pc}
 800513c:	00010004 	.word	0x00010004

08005140 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005140:	b580      	push	{r7, lr}
 8005142:	b088      	sub	sp, #32
 8005144:	af02      	add	r7, sp, #8
 8005146:	60f8      	str	r0, [r7, #12]
 8005148:	4608      	mov	r0, r1
 800514a:	4611      	mov	r1, r2
 800514c:	461a      	mov	r2, r3
 800514e:	4603      	mov	r3, r0
 8005150:	817b      	strh	r3, [r7, #10]
 8005152:	460b      	mov	r3, r1
 8005154:	813b      	strh	r3, [r7, #8]
 8005156:	4613      	mov	r3, r2
 8005158:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800515a:	f7ff f815 	bl	8004188 <HAL_GetTick>
 800515e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005166:	b2db      	uxtb	r3, r3
 8005168:	2b20      	cmp	r3, #32
 800516a:	f040 80d9 	bne.w	8005320 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800516e:	697b      	ldr	r3, [r7, #20]
 8005170:	9300      	str	r3, [sp, #0]
 8005172:	2319      	movs	r3, #25
 8005174:	2201      	movs	r2, #1
 8005176:	496d      	ldr	r1, [pc, #436]	@ (800532c <HAL_I2C_Mem_Write+0x1ec>)
 8005178:	68f8      	ldr	r0, [r7, #12]
 800517a:	f000 ff09 	bl	8005f90 <I2C_WaitOnFlagUntilTimeout>
 800517e:	4603      	mov	r3, r0
 8005180:	2b00      	cmp	r3, #0
 8005182:	d001      	beq.n	8005188 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8005184:	2302      	movs	r3, #2
 8005186:	e0cc      	b.n	8005322 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800518e:	2b01      	cmp	r3, #1
 8005190:	d101      	bne.n	8005196 <HAL_I2C_Mem_Write+0x56>
 8005192:	2302      	movs	r3, #2
 8005194:	e0c5      	b.n	8005322 <HAL_I2C_Mem_Write+0x1e2>
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	2201      	movs	r2, #1
 800519a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	f003 0301 	and.w	r3, r3, #1
 80051a8:	2b01      	cmp	r3, #1
 80051aa:	d007      	beq.n	80051bc <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	681a      	ldr	r2, [r3, #0]
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	f042 0201 	orr.w	r2, r2, #1
 80051ba:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	681a      	ldr	r2, [r3, #0]
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80051ca:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	2221      	movs	r2, #33	@ 0x21
 80051d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	2240      	movs	r2, #64	@ 0x40
 80051d8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	2200      	movs	r2, #0
 80051e0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	6a3a      	ldr	r2, [r7, #32]
 80051e6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80051ec:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80051f2:	b29a      	uxth	r2, r3
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	4a4d      	ldr	r2, [pc, #308]	@ (8005330 <HAL_I2C_Mem_Write+0x1f0>)
 80051fc:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80051fe:	88f8      	ldrh	r0, [r7, #6]
 8005200:	893a      	ldrh	r2, [r7, #8]
 8005202:	8979      	ldrh	r1, [r7, #10]
 8005204:	697b      	ldr	r3, [r7, #20]
 8005206:	9301      	str	r3, [sp, #4]
 8005208:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800520a:	9300      	str	r3, [sp, #0]
 800520c:	4603      	mov	r3, r0
 800520e:	68f8      	ldr	r0, [r7, #12]
 8005210:	f000 fd40 	bl	8005c94 <I2C_RequestMemoryWrite>
 8005214:	4603      	mov	r3, r0
 8005216:	2b00      	cmp	r3, #0
 8005218:	d052      	beq.n	80052c0 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800521a:	2301      	movs	r3, #1
 800521c:	e081      	b.n	8005322 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800521e:	697a      	ldr	r2, [r7, #20]
 8005220:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005222:	68f8      	ldr	r0, [r7, #12]
 8005224:	f000 ffce 	bl	80061c4 <I2C_WaitOnTXEFlagUntilTimeout>
 8005228:	4603      	mov	r3, r0
 800522a:	2b00      	cmp	r3, #0
 800522c:	d00d      	beq.n	800524a <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005232:	2b04      	cmp	r3, #4
 8005234:	d107      	bne.n	8005246 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	681a      	ldr	r2, [r3, #0]
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005244:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005246:	2301      	movs	r3, #1
 8005248:	e06b      	b.n	8005322 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800524e:	781a      	ldrb	r2, [r3, #0]
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800525a:	1c5a      	adds	r2, r3, #1
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005264:	3b01      	subs	r3, #1
 8005266:	b29a      	uxth	r2, r3
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005270:	b29b      	uxth	r3, r3
 8005272:	3b01      	subs	r3, #1
 8005274:	b29a      	uxth	r2, r3
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	695b      	ldr	r3, [r3, #20]
 8005280:	f003 0304 	and.w	r3, r3, #4
 8005284:	2b04      	cmp	r3, #4
 8005286:	d11b      	bne.n	80052c0 <HAL_I2C_Mem_Write+0x180>
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800528c:	2b00      	cmp	r3, #0
 800528e:	d017      	beq.n	80052c0 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005294:	781a      	ldrb	r2, [r3, #0]
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052a0:	1c5a      	adds	r2, r3, #1
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80052aa:	3b01      	subs	r3, #1
 80052ac:	b29a      	uxth	r2, r3
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80052b6:	b29b      	uxth	r3, r3
 80052b8:	3b01      	subs	r3, #1
 80052ba:	b29a      	uxth	r2, r3
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80052c4:	2b00      	cmp	r3, #0
 80052c6:	d1aa      	bne.n	800521e <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80052c8:	697a      	ldr	r2, [r7, #20]
 80052ca:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80052cc:	68f8      	ldr	r0, [r7, #12]
 80052ce:	f000 ffc1 	bl	8006254 <I2C_WaitOnBTFFlagUntilTimeout>
 80052d2:	4603      	mov	r3, r0
 80052d4:	2b00      	cmp	r3, #0
 80052d6:	d00d      	beq.n	80052f4 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052dc:	2b04      	cmp	r3, #4
 80052de:	d107      	bne.n	80052f0 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	681a      	ldr	r2, [r3, #0]
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80052ee:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80052f0:	2301      	movs	r3, #1
 80052f2:	e016      	b.n	8005322 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	681a      	ldr	r2, [r3, #0]
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005302:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	2220      	movs	r2, #32
 8005308:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	2200      	movs	r2, #0
 8005310:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	2200      	movs	r2, #0
 8005318:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800531c:	2300      	movs	r3, #0
 800531e:	e000      	b.n	8005322 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8005320:	2302      	movs	r3, #2
  }
}
 8005322:	4618      	mov	r0, r3
 8005324:	3718      	adds	r7, #24
 8005326:	46bd      	mov	sp, r7
 8005328:	bd80      	pop	{r7, pc}
 800532a:	bf00      	nop
 800532c:	00100002 	.word	0x00100002
 8005330:	ffff0000 	.word	0xffff0000

08005334 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005334:	b580      	push	{r7, lr}
 8005336:	b08c      	sub	sp, #48	@ 0x30
 8005338:	af02      	add	r7, sp, #8
 800533a:	60f8      	str	r0, [r7, #12]
 800533c:	4608      	mov	r0, r1
 800533e:	4611      	mov	r1, r2
 8005340:	461a      	mov	r2, r3
 8005342:	4603      	mov	r3, r0
 8005344:	817b      	strh	r3, [r7, #10]
 8005346:	460b      	mov	r3, r1
 8005348:	813b      	strh	r3, [r7, #8]
 800534a:	4613      	mov	r3, r2
 800534c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800534e:	f7fe ff1b 	bl	8004188 <HAL_GetTick>
 8005352:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800535a:	b2db      	uxtb	r3, r3
 800535c:	2b20      	cmp	r3, #32
 800535e:	f040 8214 	bne.w	800578a <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005362:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005364:	9300      	str	r3, [sp, #0]
 8005366:	2319      	movs	r3, #25
 8005368:	2201      	movs	r2, #1
 800536a:	497b      	ldr	r1, [pc, #492]	@ (8005558 <HAL_I2C_Mem_Read+0x224>)
 800536c:	68f8      	ldr	r0, [r7, #12]
 800536e:	f000 fe0f 	bl	8005f90 <I2C_WaitOnFlagUntilTimeout>
 8005372:	4603      	mov	r3, r0
 8005374:	2b00      	cmp	r3, #0
 8005376:	d001      	beq.n	800537c <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8005378:	2302      	movs	r3, #2
 800537a:	e207      	b.n	800578c <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005382:	2b01      	cmp	r3, #1
 8005384:	d101      	bne.n	800538a <HAL_I2C_Mem_Read+0x56>
 8005386:	2302      	movs	r3, #2
 8005388:	e200      	b.n	800578c <HAL_I2C_Mem_Read+0x458>
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	2201      	movs	r2, #1
 800538e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	f003 0301 	and.w	r3, r3, #1
 800539c:	2b01      	cmp	r3, #1
 800539e:	d007      	beq.n	80053b0 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	681a      	ldr	r2, [r3, #0]
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	f042 0201 	orr.w	r2, r2, #1
 80053ae:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	681a      	ldr	r2, [r3, #0]
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80053be:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	2222      	movs	r2, #34	@ 0x22
 80053c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	2240      	movs	r2, #64	@ 0x40
 80053cc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	2200      	movs	r2, #0
 80053d4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80053da:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 80053e0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80053e6:	b29a      	uxth	r2, r3
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	4a5b      	ldr	r2, [pc, #364]	@ (800555c <HAL_I2C_Mem_Read+0x228>)
 80053f0:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80053f2:	88f8      	ldrh	r0, [r7, #6]
 80053f4:	893a      	ldrh	r2, [r7, #8]
 80053f6:	8979      	ldrh	r1, [r7, #10]
 80053f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053fa:	9301      	str	r3, [sp, #4]
 80053fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80053fe:	9300      	str	r3, [sp, #0]
 8005400:	4603      	mov	r3, r0
 8005402:	68f8      	ldr	r0, [r7, #12]
 8005404:	f000 fcdc 	bl	8005dc0 <I2C_RequestMemoryRead>
 8005408:	4603      	mov	r3, r0
 800540a:	2b00      	cmp	r3, #0
 800540c:	d001      	beq.n	8005412 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 800540e:	2301      	movs	r3, #1
 8005410:	e1bc      	b.n	800578c <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005416:	2b00      	cmp	r3, #0
 8005418:	d113      	bne.n	8005442 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800541a:	2300      	movs	r3, #0
 800541c:	623b      	str	r3, [r7, #32]
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	695b      	ldr	r3, [r3, #20]
 8005424:	623b      	str	r3, [r7, #32]
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	699b      	ldr	r3, [r3, #24]
 800542c:	623b      	str	r3, [r7, #32]
 800542e:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	681a      	ldr	r2, [r3, #0]
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800543e:	601a      	str	r2, [r3, #0]
 8005440:	e190      	b.n	8005764 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005446:	2b01      	cmp	r3, #1
 8005448:	d11b      	bne.n	8005482 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	681a      	ldr	r2, [r3, #0]
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005458:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800545a:	2300      	movs	r3, #0
 800545c:	61fb      	str	r3, [r7, #28]
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	695b      	ldr	r3, [r3, #20]
 8005464:	61fb      	str	r3, [r7, #28]
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	699b      	ldr	r3, [r3, #24]
 800546c:	61fb      	str	r3, [r7, #28]
 800546e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	681a      	ldr	r2, [r3, #0]
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800547e:	601a      	str	r2, [r3, #0]
 8005480:	e170      	b.n	8005764 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005486:	2b02      	cmp	r3, #2
 8005488:	d11b      	bne.n	80054c2 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	681a      	ldr	r2, [r3, #0]
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005498:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	681a      	ldr	r2, [r3, #0]
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80054a8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80054aa:	2300      	movs	r3, #0
 80054ac:	61bb      	str	r3, [r7, #24]
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	695b      	ldr	r3, [r3, #20]
 80054b4:	61bb      	str	r3, [r7, #24]
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	699b      	ldr	r3, [r3, #24]
 80054bc:	61bb      	str	r3, [r7, #24]
 80054be:	69bb      	ldr	r3, [r7, #24]
 80054c0:	e150      	b.n	8005764 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80054c2:	2300      	movs	r3, #0
 80054c4:	617b      	str	r3, [r7, #20]
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	695b      	ldr	r3, [r3, #20]
 80054cc:	617b      	str	r3, [r7, #20]
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	699b      	ldr	r3, [r3, #24]
 80054d4:	617b      	str	r3, [r7, #20]
 80054d6:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80054d8:	e144      	b.n	8005764 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80054de:	2b03      	cmp	r3, #3
 80054e0:	f200 80f1 	bhi.w	80056c6 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80054e8:	2b01      	cmp	r3, #1
 80054ea:	d123      	bne.n	8005534 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80054ec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80054ee:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80054f0:	68f8      	ldr	r0, [r7, #12]
 80054f2:	f000 fef7 	bl	80062e4 <I2C_WaitOnRXNEFlagUntilTimeout>
 80054f6:	4603      	mov	r3, r0
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	d001      	beq.n	8005500 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 80054fc:	2301      	movs	r3, #1
 80054fe:	e145      	b.n	800578c <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	691a      	ldr	r2, [r3, #16]
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800550a:	b2d2      	uxtb	r2, r2
 800550c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005512:	1c5a      	adds	r2, r3, #1
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800551c:	3b01      	subs	r3, #1
 800551e:	b29a      	uxth	r2, r3
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005528:	b29b      	uxth	r3, r3
 800552a:	3b01      	subs	r3, #1
 800552c:	b29a      	uxth	r2, r3
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005532:	e117      	b.n	8005764 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005538:	2b02      	cmp	r3, #2
 800553a:	d14e      	bne.n	80055da <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800553c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800553e:	9300      	str	r3, [sp, #0]
 8005540:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005542:	2200      	movs	r2, #0
 8005544:	4906      	ldr	r1, [pc, #24]	@ (8005560 <HAL_I2C_Mem_Read+0x22c>)
 8005546:	68f8      	ldr	r0, [r7, #12]
 8005548:	f000 fd22 	bl	8005f90 <I2C_WaitOnFlagUntilTimeout>
 800554c:	4603      	mov	r3, r0
 800554e:	2b00      	cmp	r3, #0
 8005550:	d008      	beq.n	8005564 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8005552:	2301      	movs	r3, #1
 8005554:	e11a      	b.n	800578c <HAL_I2C_Mem_Read+0x458>
 8005556:	bf00      	nop
 8005558:	00100002 	.word	0x00100002
 800555c:	ffff0000 	.word	0xffff0000
 8005560:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	681a      	ldr	r2, [r3, #0]
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005572:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	691a      	ldr	r2, [r3, #16]
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800557e:	b2d2      	uxtb	r2, r2
 8005580:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005586:	1c5a      	adds	r2, r3, #1
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005590:	3b01      	subs	r3, #1
 8005592:	b29a      	uxth	r2, r3
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800559c:	b29b      	uxth	r3, r3
 800559e:	3b01      	subs	r3, #1
 80055a0:	b29a      	uxth	r2, r3
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	691a      	ldr	r2, [r3, #16]
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055b0:	b2d2      	uxtb	r2, r2
 80055b2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055b8:	1c5a      	adds	r2, r3, #1
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80055c2:	3b01      	subs	r3, #1
 80055c4:	b29a      	uxth	r2, r3
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80055ce:	b29b      	uxth	r3, r3
 80055d0:	3b01      	subs	r3, #1
 80055d2:	b29a      	uxth	r2, r3
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80055d8:	e0c4      	b.n	8005764 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80055da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055dc:	9300      	str	r3, [sp, #0]
 80055de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80055e0:	2200      	movs	r2, #0
 80055e2:	496c      	ldr	r1, [pc, #432]	@ (8005794 <HAL_I2C_Mem_Read+0x460>)
 80055e4:	68f8      	ldr	r0, [r7, #12]
 80055e6:	f000 fcd3 	bl	8005f90 <I2C_WaitOnFlagUntilTimeout>
 80055ea:	4603      	mov	r3, r0
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d001      	beq.n	80055f4 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 80055f0:	2301      	movs	r3, #1
 80055f2:	e0cb      	b.n	800578c <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	681a      	ldr	r2, [r3, #0]
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005602:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	691a      	ldr	r2, [r3, #16]
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800560e:	b2d2      	uxtb	r2, r2
 8005610:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005616:	1c5a      	adds	r2, r3, #1
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005620:	3b01      	subs	r3, #1
 8005622:	b29a      	uxth	r2, r3
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800562c:	b29b      	uxth	r3, r3
 800562e:	3b01      	subs	r3, #1
 8005630:	b29a      	uxth	r2, r3
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005636:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005638:	9300      	str	r3, [sp, #0]
 800563a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800563c:	2200      	movs	r2, #0
 800563e:	4955      	ldr	r1, [pc, #340]	@ (8005794 <HAL_I2C_Mem_Read+0x460>)
 8005640:	68f8      	ldr	r0, [r7, #12]
 8005642:	f000 fca5 	bl	8005f90 <I2C_WaitOnFlagUntilTimeout>
 8005646:	4603      	mov	r3, r0
 8005648:	2b00      	cmp	r3, #0
 800564a:	d001      	beq.n	8005650 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 800564c:	2301      	movs	r3, #1
 800564e:	e09d      	b.n	800578c <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	681a      	ldr	r2, [r3, #0]
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800565e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	691a      	ldr	r2, [r3, #16]
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800566a:	b2d2      	uxtb	r2, r2
 800566c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005672:	1c5a      	adds	r2, r3, #1
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800567c:	3b01      	subs	r3, #1
 800567e:	b29a      	uxth	r2, r3
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005688:	b29b      	uxth	r3, r3
 800568a:	3b01      	subs	r3, #1
 800568c:	b29a      	uxth	r2, r3
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	691a      	ldr	r2, [r3, #16]
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800569c:	b2d2      	uxtb	r2, r2
 800569e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056a4:	1c5a      	adds	r2, r3, #1
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80056ae:	3b01      	subs	r3, #1
 80056b0:	b29a      	uxth	r2, r3
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80056ba:	b29b      	uxth	r3, r3
 80056bc:	3b01      	subs	r3, #1
 80056be:	b29a      	uxth	r2, r3
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80056c4:	e04e      	b.n	8005764 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80056c6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80056c8:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80056ca:	68f8      	ldr	r0, [r7, #12]
 80056cc:	f000 fe0a 	bl	80062e4 <I2C_WaitOnRXNEFlagUntilTimeout>
 80056d0:	4603      	mov	r3, r0
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d001      	beq.n	80056da <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 80056d6:	2301      	movs	r3, #1
 80056d8:	e058      	b.n	800578c <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	691a      	ldr	r2, [r3, #16]
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056e4:	b2d2      	uxtb	r2, r2
 80056e6:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056ec:	1c5a      	adds	r2, r3, #1
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80056f6:	3b01      	subs	r3, #1
 80056f8:	b29a      	uxth	r2, r3
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005702:	b29b      	uxth	r3, r3
 8005704:	3b01      	subs	r3, #1
 8005706:	b29a      	uxth	r2, r3
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	695b      	ldr	r3, [r3, #20]
 8005712:	f003 0304 	and.w	r3, r3, #4
 8005716:	2b04      	cmp	r3, #4
 8005718:	d124      	bne.n	8005764 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800571e:	2b03      	cmp	r3, #3
 8005720:	d107      	bne.n	8005732 <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	681a      	ldr	r2, [r3, #0]
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005730:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	691a      	ldr	r2, [r3, #16]
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800573c:	b2d2      	uxtb	r2, r2
 800573e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005744:	1c5a      	adds	r2, r3, #1
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800574e:	3b01      	subs	r3, #1
 8005750:	b29a      	uxth	r2, r3
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800575a:	b29b      	uxth	r3, r3
 800575c:	3b01      	subs	r3, #1
 800575e:	b29a      	uxth	r2, r3
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005768:	2b00      	cmp	r3, #0
 800576a:	f47f aeb6 	bne.w	80054da <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	2220      	movs	r2, #32
 8005772:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	2200      	movs	r2, #0
 800577a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	2200      	movs	r2, #0
 8005782:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8005786:	2300      	movs	r3, #0
 8005788:	e000      	b.n	800578c <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 800578a:	2302      	movs	r3, #2
  }
}
 800578c:	4618      	mov	r0, r3
 800578e:	3728      	adds	r7, #40	@ 0x28
 8005790:	46bd      	mov	sp, r7
 8005792:	bd80      	pop	{r7, pc}
 8005794:	00010004 	.word	0x00010004

08005798 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8005798:	b580      	push	{r7, lr}
 800579a:	b08a      	sub	sp, #40	@ 0x28
 800579c:	af02      	add	r7, sp, #8
 800579e:	60f8      	str	r0, [r7, #12]
 80057a0:	607a      	str	r2, [r7, #4]
 80057a2:	603b      	str	r3, [r7, #0]
 80057a4:	460b      	mov	r3, r1
 80057a6:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 80057a8:	f7fe fcee 	bl	8004188 <HAL_GetTick>
 80057ac:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 80057ae:	2300      	movs	r3, #0
 80057b0:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80057b8:	b2db      	uxtb	r3, r3
 80057ba:	2b20      	cmp	r3, #32
 80057bc:	f040 8111 	bne.w	80059e2 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80057c0:	69fb      	ldr	r3, [r7, #28]
 80057c2:	9300      	str	r3, [sp, #0]
 80057c4:	2319      	movs	r3, #25
 80057c6:	2201      	movs	r2, #1
 80057c8:	4988      	ldr	r1, [pc, #544]	@ (80059ec <HAL_I2C_IsDeviceReady+0x254>)
 80057ca:	68f8      	ldr	r0, [r7, #12]
 80057cc:	f000 fbe0 	bl	8005f90 <I2C_WaitOnFlagUntilTimeout>
 80057d0:	4603      	mov	r3, r0
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d001      	beq.n	80057da <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 80057d6:	2302      	movs	r3, #2
 80057d8:	e104      	b.n	80059e4 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80057e0:	2b01      	cmp	r3, #1
 80057e2:	d101      	bne.n	80057e8 <HAL_I2C_IsDeviceReady+0x50>
 80057e4:	2302      	movs	r3, #2
 80057e6:	e0fd      	b.n	80059e4 <HAL_I2C_IsDeviceReady+0x24c>
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	2201      	movs	r2, #1
 80057ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	f003 0301 	and.w	r3, r3, #1
 80057fa:	2b01      	cmp	r3, #1
 80057fc:	d007      	beq.n	800580e <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	681a      	ldr	r2, [r3, #0]
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	f042 0201 	orr.w	r2, r2, #1
 800580c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	681a      	ldr	r2, [r3, #0]
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800581c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	2224      	movs	r2, #36	@ 0x24
 8005822:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	2200      	movs	r2, #0
 800582a:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	4a70      	ldr	r2, [pc, #448]	@ (80059f0 <HAL_I2C_IsDeviceReady+0x258>)
 8005830:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	681a      	ldr	r2, [r3, #0]
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005840:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8005842:	69fb      	ldr	r3, [r7, #28]
 8005844:	9300      	str	r3, [sp, #0]
 8005846:	683b      	ldr	r3, [r7, #0]
 8005848:	2200      	movs	r2, #0
 800584a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800584e:	68f8      	ldr	r0, [r7, #12]
 8005850:	f000 fb9e 	bl	8005f90 <I2C_WaitOnFlagUntilTimeout>
 8005854:	4603      	mov	r3, r0
 8005856:	2b00      	cmp	r3, #0
 8005858:	d00d      	beq.n	8005876 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005864:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005868:	d103      	bne.n	8005872 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005870:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 8005872:	2303      	movs	r3, #3
 8005874:	e0b6      	b.n	80059e4 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005876:	897b      	ldrh	r3, [r7, #10]
 8005878:	b2db      	uxtb	r3, r3
 800587a:	461a      	mov	r2, r3
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005884:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8005886:	f7fe fc7f 	bl	8004188 <HAL_GetTick>
 800588a:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	695b      	ldr	r3, [r3, #20]
 8005892:	f003 0302 	and.w	r3, r3, #2
 8005896:	2b02      	cmp	r3, #2
 8005898:	bf0c      	ite	eq
 800589a:	2301      	moveq	r3, #1
 800589c:	2300      	movne	r3, #0
 800589e:	b2db      	uxtb	r3, r3
 80058a0:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	695b      	ldr	r3, [r3, #20]
 80058a8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80058ac:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80058b0:	bf0c      	ite	eq
 80058b2:	2301      	moveq	r3, #1
 80058b4:	2300      	movne	r3, #0
 80058b6:	b2db      	uxtb	r3, r3
 80058b8:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80058ba:	e025      	b.n	8005908 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80058bc:	f7fe fc64 	bl	8004188 <HAL_GetTick>
 80058c0:	4602      	mov	r2, r0
 80058c2:	69fb      	ldr	r3, [r7, #28]
 80058c4:	1ad3      	subs	r3, r2, r3
 80058c6:	683a      	ldr	r2, [r7, #0]
 80058c8:	429a      	cmp	r2, r3
 80058ca:	d302      	bcc.n	80058d2 <HAL_I2C_IsDeviceReady+0x13a>
 80058cc:	683b      	ldr	r3, [r7, #0]
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	d103      	bne.n	80058da <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	22a0      	movs	r2, #160	@ 0xa0
 80058d6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	695b      	ldr	r3, [r3, #20]
 80058e0:	f003 0302 	and.w	r3, r3, #2
 80058e4:	2b02      	cmp	r3, #2
 80058e6:	bf0c      	ite	eq
 80058e8:	2301      	moveq	r3, #1
 80058ea:	2300      	movne	r3, #0
 80058ec:	b2db      	uxtb	r3, r3
 80058ee:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	695b      	ldr	r3, [r3, #20]
 80058f6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80058fa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80058fe:	bf0c      	ite	eq
 8005900:	2301      	moveq	r3, #1
 8005902:	2300      	movne	r3, #0
 8005904:	b2db      	uxtb	r3, r3
 8005906:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800590e:	b2db      	uxtb	r3, r3
 8005910:	2ba0      	cmp	r3, #160	@ 0xa0
 8005912:	d005      	beq.n	8005920 <HAL_I2C_IsDeviceReady+0x188>
 8005914:	7dfb      	ldrb	r3, [r7, #23]
 8005916:	2b00      	cmp	r3, #0
 8005918:	d102      	bne.n	8005920 <HAL_I2C_IsDeviceReady+0x188>
 800591a:	7dbb      	ldrb	r3, [r7, #22]
 800591c:	2b00      	cmp	r3, #0
 800591e:	d0cd      	beq.n	80058bc <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	2220      	movs	r2, #32
 8005924:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	695b      	ldr	r3, [r3, #20]
 800592e:	f003 0302 	and.w	r3, r3, #2
 8005932:	2b02      	cmp	r3, #2
 8005934:	d129      	bne.n	800598a <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	681a      	ldr	r2, [r3, #0]
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005944:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005946:	2300      	movs	r3, #0
 8005948:	613b      	str	r3, [r7, #16]
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	695b      	ldr	r3, [r3, #20]
 8005950:	613b      	str	r3, [r7, #16]
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	699b      	ldr	r3, [r3, #24]
 8005958:	613b      	str	r3, [r7, #16]
 800595a:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800595c:	69fb      	ldr	r3, [r7, #28]
 800595e:	9300      	str	r3, [sp, #0]
 8005960:	2319      	movs	r3, #25
 8005962:	2201      	movs	r2, #1
 8005964:	4921      	ldr	r1, [pc, #132]	@ (80059ec <HAL_I2C_IsDeviceReady+0x254>)
 8005966:	68f8      	ldr	r0, [r7, #12]
 8005968:	f000 fb12 	bl	8005f90 <I2C_WaitOnFlagUntilTimeout>
 800596c:	4603      	mov	r3, r0
 800596e:	2b00      	cmp	r3, #0
 8005970:	d001      	beq.n	8005976 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8005972:	2301      	movs	r3, #1
 8005974:	e036      	b.n	80059e4 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	2220      	movs	r2, #32
 800597a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	2200      	movs	r2, #0
 8005982:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 8005986:	2300      	movs	r3, #0
 8005988:	e02c      	b.n	80059e4 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	681a      	ldr	r2, [r3, #0]
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005998:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80059a2:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80059a4:	69fb      	ldr	r3, [r7, #28]
 80059a6:	9300      	str	r3, [sp, #0]
 80059a8:	2319      	movs	r3, #25
 80059aa:	2201      	movs	r2, #1
 80059ac:	490f      	ldr	r1, [pc, #60]	@ (80059ec <HAL_I2C_IsDeviceReady+0x254>)
 80059ae:	68f8      	ldr	r0, [r7, #12]
 80059b0:	f000 faee 	bl	8005f90 <I2C_WaitOnFlagUntilTimeout>
 80059b4:	4603      	mov	r3, r0
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	d001      	beq.n	80059be <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 80059ba:	2301      	movs	r3, #1
 80059bc:	e012      	b.n	80059e4 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 80059be:	69bb      	ldr	r3, [r7, #24]
 80059c0:	3301      	adds	r3, #1
 80059c2:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 80059c4:	69ba      	ldr	r2, [r7, #24]
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	429a      	cmp	r2, r3
 80059ca:	f4ff af32 	bcc.w	8005832 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	2220      	movs	r2, #32
 80059d2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	2200      	movs	r2, #0
 80059da:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80059de:	2301      	movs	r3, #1
 80059e0:	e000      	b.n	80059e4 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 80059e2:	2302      	movs	r3, #2
  }
}
 80059e4:	4618      	mov	r0, r3
 80059e6:	3720      	adds	r7, #32
 80059e8:	46bd      	mov	sp, r7
 80059ea:	bd80      	pop	{r7, pc}
 80059ec:	00100002 	.word	0x00100002
 80059f0:	ffff0000 	.word	0xffff0000

080059f4 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80059f4:	b580      	push	{r7, lr}
 80059f6:	b088      	sub	sp, #32
 80059f8:	af02      	add	r7, sp, #8
 80059fa:	60f8      	str	r0, [r7, #12]
 80059fc:	607a      	str	r2, [r7, #4]
 80059fe:	603b      	str	r3, [r7, #0]
 8005a00:	460b      	mov	r3, r1
 8005a02:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a08:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8005a0a:	697b      	ldr	r3, [r7, #20]
 8005a0c:	2b08      	cmp	r3, #8
 8005a0e:	d006      	beq.n	8005a1e <I2C_MasterRequestWrite+0x2a>
 8005a10:	697b      	ldr	r3, [r7, #20]
 8005a12:	2b01      	cmp	r3, #1
 8005a14:	d003      	beq.n	8005a1e <I2C_MasterRequestWrite+0x2a>
 8005a16:	697b      	ldr	r3, [r7, #20]
 8005a18:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005a1c:	d108      	bne.n	8005a30 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	681a      	ldr	r2, [r3, #0]
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005a2c:	601a      	str	r2, [r3, #0]
 8005a2e:	e00b      	b.n	8005a48 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a34:	2b12      	cmp	r3, #18
 8005a36:	d107      	bne.n	8005a48 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	681a      	ldr	r2, [r3, #0]
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005a46:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005a48:	683b      	ldr	r3, [r7, #0]
 8005a4a:	9300      	str	r3, [sp, #0]
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	2200      	movs	r2, #0
 8005a50:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005a54:	68f8      	ldr	r0, [r7, #12]
 8005a56:	f000 fa9b 	bl	8005f90 <I2C_WaitOnFlagUntilTimeout>
 8005a5a:	4603      	mov	r3, r0
 8005a5c:	2b00      	cmp	r3, #0
 8005a5e:	d00d      	beq.n	8005a7c <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005a6a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005a6e:	d103      	bne.n	8005a78 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005a76:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005a78:	2303      	movs	r3, #3
 8005a7a:	e035      	b.n	8005ae8 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	691b      	ldr	r3, [r3, #16]
 8005a80:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005a84:	d108      	bne.n	8005a98 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005a86:	897b      	ldrh	r3, [r7, #10]
 8005a88:	b2db      	uxtb	r3, r3
 8005a8a:	461a      	mov	r2, r3
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005a94:	611a      	str	r2, [r3, #16]
 8005a96:	e01b      	b.n	8005ad0 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8005a98:	897b      	ldrh	r3, [r7, #10]
 8005a9a:	11db      	asrs	r3, r3, #7
 8005a9c:	b2db      	uxtb	r3, r3
 8005a9e:	f003 0306 	and.w	r3, r3, #6
 8005aa2:	b2db      	uxtb	r3, r3
 8005aa4:	f063 030f 	orn	r3, r3, #15
 8005aa8:	b2da      	uxtb	r2, r3
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8005ab0:	683b      	ldr	r3, [r7, #0]
 8005ab2:	687a      	ldr	r2, [r7, #4]
 8005ab4:	490e      	ldr	r1, [pc, #56]	@ (8005af0 <I2C_MasterRequestWrite+0xfc>)
 8005ab6:	68f8      	ldr	r0, [r7, #12]
 8005ab8:	f000 fae4 	bl	8006084 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005abc:	4603      	mov	r3, r0
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d001      	beq.n	8005ac6 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8005ac2:	2301      	movs	r3, #1
 8005ac4:	e010      	b.n	8005ae8 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8005ac6:	897b      	ldrh	r3, [r7, #10]
 8005ac8:	b2da      	uxtb	r2, r3
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005ad0:	683b      	ldr	r3, [r7, #0]
 8005ad2:	687a      	ldr	r2, [r7, #4]
 8005ad4:	4907      	ldr	r1, [pc, #28]	@ (8005af4 <I2C_MasterRequestWrite+0x100>)
 8005ad6:	68f8      	ldr	r0, [r7, #12]
 8005ad8:	f000 fad4 	bl	8006084 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005adc:	4603      	mov	r3, r0
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	d001      	beq.n	8005ae6 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8005ae2:	2301      	movs	r3, #1
 8005ae4:	e000      	b.n	8005ae8 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8005ae6:	2300      	movs	r3, #0
}
 8005ae8:	4618      	mov	r0, r3
 8005aea:	3718      	adds	r7, #24
 8005aec:	46bd      	mov	sp, r7
 8005aee:	bd80      	pop	{r7, pc}
 8005af0:	00010008 	.word	0x00010008
 8005af4:	00010002 	.word	0x00010002

08005af8 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8005af8:	b580      	push	{r7, lr}
 8005afa:	b088      	sub	sp, #32
 8005afc:	af02      	add	r7, sp, #8
 8005afe:	60f8      	str	r0, [r7, #12]
 8005b00:	607a      	str	r2, [r7, #4]
 8005b02:	603b      	str	r3, [r7, #0]
 8005b04:	460b      	mov	r3, r1
 8005b06:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b0c:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	681a      	ldr	r2, [r3, #0]
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005b1c:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8005b1e:	697b      	ldr	r3, [r7, #20]
 8005b20:	2b08      	cmp	r3, #8
 8005b22:	d006      	beq.n	8005b32 <I2C_MasterRequestRead+0x3a>
 8005b24:	697b      	ldr	r3, [r7, #20]
 8005b26:	2b01      	cmp	r3, #1
 8005b28:	d003      	beq.n	8005b32 <I2C_MasterRequestRead+0x3a>
 8005b2a:	697b      	ldr	r3, [r7, #20]
 8005b2c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005b30:	d108      	bne.n	8005b44 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	681a      	ldr	r2, [r3, #0]
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005b40:	601a      	str	r2, [r3, #0]
 8005b42:	e00b      	b.n	8005b5c <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b48:	2b11      	cmp	r3, #17
 8005b4a:	d107      	bne.n	8005b5c <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	681a      	ldr	r2, [r3, #0]
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005b5a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005b5c:	683b      	ldr	r3, [r7, #0]
 8005b5e:	9300      	str	r3, [sp, #0]
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	2200      	movs	r2, #0
 8005b64:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005b68:	68f8      	ldr	r0, [r7, #12]
 8005b6a:	f000 fa11 	bl	8005f90 <I2C_WaitOnFlagUntilTimeout>
 8005b6e:	4603      	mov	r3, r0
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	d00d      	beq.n	8005b90 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005b7e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005b82:	d103      	bne.n	8005b8c <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005b8a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005b8c:	2303      	movs	r3, #3
 8005b8e:	e079      	b.n	8005c84 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	691b      	ldr	r3, [r3, #16]
 8005b94:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005b98:	d108      	bne.n	8005bac <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8005b9a:	897b      	ldrh	r3, [r7, #10]
 8005b9c:	b2db      	uxtb	r3, r3
 8005b9e:	f043 0301 	orr.w	r3, r3, #1
 8005ba2:	b2da      	uxtb	r2, r3
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	611a      	str	r2, [r3, #16]
 8005baa:	e05f      	b.n	8005c6c <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8005bac:	897b      	ldrh	r3, [r7, #10]
 8005bae:	11db      	asrs	r3, r3, #7
 8005bb0:	b2db      	uxtb	r3, r3
 8005bb2:	f003 0306 	and.w	r3, r3, #6
 8005bb6:	b2db      	uxtb	r3, r3
 8005bb8:	f063 030f 	orn	r3, r3, #15
 8005bbc:	b2da      	uxtb	r2, r3
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8005bc4:	683b      	ldr	r3, [r7, #0]
 8005bc6:	687a      	ldr	r2, [r7, #4]
 8005bc8:	4930      	ldr	r1, [pc, #192]	@ (8005c8c <I2C_MasterRequestRead+0x194>)
 8005bca:	68f8      	ldr	r0, [r7, #12]
 8005bcc:	f000 fa5a 	bl	8006084 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005bd0:	4603      	mov	r3, r0
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	d001      	beq.n	8005bda <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8005bd6:	2301      	movs	r3, #1
 8005bd8:	e054      	b.n	8005c84 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8005bda:	897b      	ldrh	r3, [r7, #10]
 8005bdc:	b2da      	uxtb	r2, r3
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005be4:	683b      	ldr	r3, [r7, #0]
 8005be6:	687a      	ldr	r2, [r7, #4]
 8005be8:	4929      	ldr	r1, [pc, #164]	@ (8005c90 <I2C_MasterRequestRead+0x198>)
 8005bea:	68f8      	ldr	r0, [r7, #12]
 8005bec:	f000 fa4a 	bl	8006084 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005bf0:	4603      	mov	r3, r0
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	d001      	beq.n	8005bfa <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8005bf6:	2301      	movs	r3, #1
 8005bf8:	e044      	b.n	8005c84 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005bfa:	2300      	movs	r3, #0
 8005bfc:	613b      	str	r3, [r7, #16]
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	695b      	ldr	r3, [r3, #20]
 8005c04:	613b      	str	r3, [r7, #16]
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	699b      	ldr	r3, [r3, #24]
 8005c0c:	613b      	str	r3, [r7, #16]
 8005c0e:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	681a      	ldr	r2, [r3, #0]
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005c1e:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005c20:	683b      	ldr	r3, [r7, #0]
 8005c22:	9300      	str	r3, [sp, #0]
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	2200      	movs	r2, #0
 8005c28:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005c2c:	68f8      	ldr	r0, [r7, #12]
 8005c2e:	f000 f9af 	bl	8005f90 <I2C_WaitOnFlagUntilTimeout>
 8005c32:	4603      	mov	r3, r0
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	d00d      	beq.n	8005c54 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005c42:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005c46:	d103      	bne.n	8005c50 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005c4e:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 8005c50:	2303      	movs	r3, #3
 8005c52:	e017      	b.n	8005c84 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8005c54:	897b      	ldrh	r3, [r7, #10]
 8005c56:	11db      	asrs	r3, r3, #7
 8005c58:	b2db      	uxtb	r3, r3
 8005c5a:	f003 0306 	and.w	r3, r3, #6
 8005c5e:	b2db      	uxtb	r3, r3
 8005c60:	f063 030e 	orn	r3, r3, #14
 8005c64:	b2da      	uxtb	r2, r3
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005c6c:	683b      	ldr	r3, [r7, #0]
 8005c6e:	687a      	ldr	r2, [r7, #4]
 8005c70:	4907      	ldr	r1, [pc, #28]	@ (8005c90 <I2C_MasterRequestRead+0x198>)
 8005c72:	68f8      	ldr	r0, [r7, #12]
 8005c74:	f000 fa06 	bl	8006084 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005c78:	4603      	mov	r3, r0
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	d001      	beq.n	8005c82 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8005c7e:	2301      	movs	r3, #1
 8005c80:	e000      	b.n	8005c84 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8005c82:	2300      	movs	r3, #0
}
 8005c84:	4618      	mov	r0, r3
 8005c86:	3718      	adds	r7, #24
 8005c88:	46bd      	mov	sp, r7
 8005c8a:	bd80      	pop	{r7, pc}
 8005c8c:	00010008 	.word	0x00010008
 8005c90:	00010002 	.word	0x00010002

08005c94 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005c94:	b580      	push	{r7, lr}
 8005c96:	b088      	sub	sp, #32
 8005c98:	af02      	add	r7, sp, #8
 8005c9a:	60f8      	str	r0, [r7, #12]
 8005c9c:	4608      	mov	r0, r1
 8005c9e:	4611      	mov	r1, r2
 8005ca0:	461a      	mov	r2, r3
 8005ca2:	4603      	mov	r3, r0
 8005ca4:	817b      	strh	r3, [r7, #10]
 8005ca6:	460b      	mov	r3, r1
 8005ca8:	813b      	strh	r3, [r7, #8]
 8005caa:	4613      	mov	r3, r2
 8005cac:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	681a      	ldr	r2, [r3, #0]
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005cbc:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005cbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cc0:	9300      	str	r3, [sp, #0]
 8005cc2:	6a3b      	ldr	r3, [r7, #32]
 8005cc4:	2200      	movs	r2, #0
 8005cc6:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005cca:	68f8      	ldr	r0, [r7, #12]
 8005ccc:	f000 f960 	bl	8005f90 <I2C_WaitOnFlagUntilTimeout>
 8005cd0:	4603      	mov	r3, r0
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d00d      	beq.n	8005cf2 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005ce0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005ce4:	d103      	bne.n	8005cee <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005cec:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005cee:	2303      	movs	r3, #3
 8005cf0:	e05f      	b.n	8005db2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005cf2:	897b      	ldrh	r3, [r7, #10]
 8005cf4:	b2db      	uxtb	r3, r3
 8005cf6:	461a      	mov	r2, r3
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005d00:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005d02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d04:	6a3a      	ldr	r2, [r7, #32]
 8005d06:	492d      	ldr	r1, [pc, #180]	@ (8005dbc <I2C_RequestMemoryWrite+0x128>)
 8005d08:	68f8      	ldr	r0, [r7, #12]
 8005d0a:	f000 f9bb 	bl	8006084 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005d0e:	4603      	mov	r3, r0
 8005d10:	2b00      	cmp	r3, #0
 8005d12:	d001      	beq.n	8005d18 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8005d14:	2301      	movs	r3, #1
 8005d16:	e04c      	b.n	8005db2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005d18:	2300      	movs	r3, #0
 8005d1a:	617b      	str	r3, [r7, #20]
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	695b      	ldr	r3, [r3, #20]
 8005d22:	617b      	str	r3, [r7, #20]
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	699b      	ldr	r3, [r3, #24]
 8005d2a:	617b      	str	r3, [r7, #20]
 8005d2c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005d2e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005d30:	6a39      	ldr	r1, [r7, #32]
 8005d32:	68f8      	ldr	r0, [r7, #12]
 8005d34:	f000 fa46 	bl	80061c4 <I2C_WaitOnTXEFlagUntilTimeout>
 8005d38:	4603      	mov	r3, r0
 8005d3a:	2b00      	cmp	r3, #0
 8005d3c:	d00d      	beq.n	8005d5a <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d42:	2b04      	cmp	r3, #4
 8005d44:	d107      	bne.n	8005d56 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	681a      	ldr	r2, [r3, #0]
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005d54:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005d56:	2301      	movs	r3, #1
 8005d58:	e02b      	b.n	8005db2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005d5a:	88fb      	ldrh	r3, [r7, #6]
 8005d5c:	2b01      	cmp	r3, #1
 8005d5e:	d105      	bne.n	8005d6c <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005d60:	893b      	ldrh	r3, [r7, #8]
 8005d62:	b2da      	uxtb	r2, r3
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	611a      	str	r2, [r3, #16]
 8005d6a:	e021      	b.n	8005db0 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005d6c:	893b      	ldrh	r3, [r7, #8]
 8005d6e:	0a1b      	lsrs	r3, r3, #8
 8005d70:	b29b      	uxth	r3, r3
 8005d72:	b2da      	uxtb	r2, r3
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005d7a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005d7c:	6a39      	ldr	r1, [r7, #32]
 8005d7e:	68f8      	ldr	r0, [r7, #12]
 8005d80:	f000 fa20 	bl	80061c4 <I2C_WaitOnTXEFlagUntilTimeout>
 8005d84:	4603      	mov	r3, r0
 8005d86:	2b00      	cmp	r3, #0
 8005d88:	d00d      	beq.n	8005da6 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d8e:	2b04      	cmp	r3, #4
 8005d90:	d107      	bne.n	8005da2 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	681a      	ldr	r2, [r3, #0]
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005da0:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005da2:	2301      	movs	r3, #1
 8005da4:	e005      	b.n	8005db2 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005da6:	893b      	ldrh	r3, [r7, #8]
 8005da8:	b2da      	uxtb	r2, r3
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8005db0:	2300      	movs	r3, #0
}
 8005db2:	4618      	mov	r0, r3
 8005db4:	3718      	adds	r7, #24
 8005db6:	46bd      	mov	sp, r7
 8005db8:	bd80      	pop	{r7, pc}
 8005dba:	bf00      	nop
 8005dbc:	00010002 	.word	0x00010002

08005dc0 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005dc0:	b580      	push	{r7, lr}
 8005dc2:	b088      	sub	sp, #32
 8005dc4:	af02      	add	r7, sp, #8
 8005dc6:	60f8      	str	r0, [r7, #12]
 8005dc8:	4608      	mov	r0, r1
 8005dca:	4611      	mov	r1, r2
 8005dcc:	461a      	mov	r2, r3
 8005dce:	4603      	mov	r3, r0
 8005dd0:	817b      	strh	r3, [r7, #10]
 8005dd2:	460b      	mov	r3, r1
 8005dd4:	813b      	strh	r3, [r7, #8]
 8005dd6:	4613      	mov	r3, r2
 8005dd8:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	681a      	ldr	r2, [r3, #0]
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005de8:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	681a      	ldr	r2, [r3, #0]
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005df8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005dfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005dfc:	9300      	str	r3, [sp, #0]
 8005dfe:	6a3b      	ldr	r3, [r7, #32]
 8005e00:	2200      	movs	r2, #0
 8005e02:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005e06:	68f8      	ldr	r0, [r7, #12]
 8005e08:	f000 f8c2 	bl	8005f90 <I2C_WaitOnFlagUntilTimeout>
 8005e0c:	4603      	mov	r3, r0
 8005e0e:	2b00      	cmp	r3, #0
 8005e10:	d00d      	beq.n	8005e2e <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005e1c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005e20:	d103      	bne.n	8005e2a <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005e28:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005e2a:	2303      	movs	r3, #3
 8005e2c:	e0aa      	b.n	8005f84 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005e2e:	897b      	ldrh	r3, [r7, #10]
 8005e30:	b2db      	uxtb	r3, r3
 8005e32:	461a      	mov	r2, r3
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005e3c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005e3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e40:	6a3a      	ldr	r2, [r7, #32]
 8005e42:	4952      	ldr	r1, [pc, #328]	@ (8005f8c <I2C_RequestMemoryRead+0x1cc>)
 8005e44:	68f8      	ldr	r0, [r7, #12]
 8005e46:	f000 f91d 	bl	8006084 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005e4a:	4603      	mov	r3, r0
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	d001      	beq.n	8005e54 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8005e50:	2301      	movs	r3, #1
 8005e52:	e097      	b.n	8005f84 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005e54:	2300      	movs	r3, #0
 8005e56:	617b      	str	r3, [r7, #20]
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	695b      	ldr	r3, [r3, #20]
 8005e5e:	617b      	str	r3, [r7, #20]
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	699b      	ldr	r3, [r3, #24]
 8005e66:	617b      	str	r3, [r7, #20]
 8005e68:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005e6a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005e6c:	6a39      	ldr	r1, [r7, #32]
 8005e6e:	68f8      	ldr	r0, [r7, #12]
 8005e70:	f000 f9a8 	bl	80061c4 <I2C_WaitOnTXEFlagUntilTimeout>
 8005e74:	4603      	mov	r3, r0
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d00d      	beq.n	8005e96 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e7e:	2b04      	cmp	r3, #4
 8005e80:	d107      	bne.n	8005e92 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	681a      	ldr	r2, [r3, #0]
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005e90:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005e92:	2301      	movs	r3, #1
 8005e94:	e076      	b.n	8005f84 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005e96:	88fb      	ldrh	r3, [r7, #6]
 8005e98:	2b01      	cmp	r3, #1
 8005e9a:	d105      	bne.n	8005ea8 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005e9c:	893b      	ldrh	r3, [r7, #8]
 8005e9e:	b2da      	uxtb	r2, r3
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	611a      	str	r2, [r3, #16]
 8005ea6:	e021      	b.n	8005eec <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005ea8:	893b      	ldrh	r3, [r7, #8]
 8005eaa:	0a1b      	lsrs	r3, r3, #8
 8005eac:	b29b      	uxth	r3, r3
 8005eae:	b2da      	uxtb	r2, r3
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005eb6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005eb8:	6a39      	ldr	r1, [r7, #32]
 8005eba:	68f8      	ldr	r0, [r7, #12]
 8005ebc:	f000 f982 	bl	80061c4 <I2C_WaitOnTXEFlagUntilTimeout>
 8005ec0:	4603      	mov	r3, r0
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	d00d      	beq.n	8005ee2 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005eca:	2b04      	cmp	r3, #4
 8005ecc:	d107      	bne.n	8005ede <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	681a      	ldr	r2, [r3, #0]
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005edc:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005ede:	2301      	movs	r3, #1
 8005ee0:	e050      	b.n	8005f84 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005ee2:	893b      	ldrh	r3, [r7, #8]
 8005ee4:	b2da      	uxtb	r2, r3
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005eec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005eee:	6a39      	ldr	r1, [r7, #32]
 8005ef0:	68f8      	ldr	r0, [r7, #12]
 8005ef2:	f000 f967 	bl	80061c4 <I2C_WaitOnTXEFlagUntilTimeout>
 8005ef6:	4603      	mov	r3, r0
 8005ef8:	2b00      	cmp	r3, #0
 8005efa:	d00d      	beq.n	8005f18 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f00:	2b04      	cmp	r3, #4
 8005f02:	d107      	bne.n	8005f14 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	681a      	ldr	r2, [r3, #0]
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005f12:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005f14:	2301      	movs	r3, #1
 8005f16:	e035      	b.n	8005f84 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	681a      	ldr	r2, [r3, #0]
 8005f1e:	68fb      	ldr	r3, [r7, #12]
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005f26:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005f28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f2a:	9300      	str	r3, [sp, #0]
 8005f2c:	6a3b      	ldr	r3, [r7, #32]
 8005f2e:	2200      	movs	r2, #0
 8005f30:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005f34:	68f8      	ldr	r0, [r7, #12]
 8005f36:	f000 f82b 	bl	8005f90 <I2C_WaitOnFlagUntilTimeout>
 8005f3a:	4603      	mov	r3, r0
 8005f3c:	2b00      	cmp	r3, #0
 8005f3e:	d00d      	beq.n	8005f5c <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005f4a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005f4e:	d103      	bne.n	8005f58 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005f56:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005f58:	2303      	movs	r3, #3
 8005f5a:	e013      	b.n	8005f84 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8005f5c:	897b      	ldrh	r3, [r7, #10]
 8005f5e:	b2db      	uxtb	r3, r3
 8005f60:	f043 0301 	orr.w	r3, r3, #1
 8005f64:	b2da      	uxtb	r2, r3
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005f6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f6e:	6a3a      	ldr	r2, [r7, #32]
 8005f70:	4906      	ldr	r1, [pc, #24]	@ (8005f8c <I2C_RequestMemoryRead+0x1cc>)
 8005f72:	68f8      	ldr	r0, [r7, #12]
 8005f74:	f000 f886 	bl	8006084 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005f78:	4603      	mov	r3, r0
 8005f7a:	2b00      	cmp	r3, #0
 8005f7c:	d001      	beq.n	8005f82 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8005f7e:	2301      	movs	r3, #1
 8005f80:	e000      	b.n	8005f84 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8005f82:	2300      	movs	r3, #0
}
 8005f84:	4618      	mov	r0, r3
 8005f86:	3718      	adds	r7, #24
 8005f88:	46bd      	mov	sp, r7
 8005f8a:	bd80      	pop	{r7, pc}
 8005f8c:	00010002 	.word	0x00010002

08005f90 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005f90:	b580      	push	{r7, lr}
 8005f92:	b084      	sub	sp, #16
 8005f94:	af00      	add	r7, sp, #0
 8005f96:	60f8      	str	r0, [r7, #12]
 8005f98:	60b9      	str	r1, [r7, #8]
 8005f9a:	603b      	str	r3, [r7, #0]
 8005f9c:	4613      	mov	r3, r2
 8005f9e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005fa0:	e048      	b.n	8006034 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005fa2:	683b      	ldr	r3, [r7, #0]
 8005fa4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005fa8:	d044      	beq.n	8006034 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005faa:	f7fe f8ed 	bl	8004188 <HAL_GetTick>
 8005fae:	4602      	mov	r2, r0
 8005fb0:	69bb      	ldr	r3, [r7, #24]
 8005fb2:	1ad3      	subs	r3, r2, r3
 8005fb4:	683a      	ldr	r2, [r7, #0]
 8005fb6:	429a      	cmp	r2, r3
 8005fb8:	d302      	bcc.n	8005fc0 <I2C_WaitOnFlagUntilTimeout+0x30>
 8005fba:	683b      	ldr	r3, [r7, #0]
 8005fbc:	2b00      	cmp	r3, #0
 8005fbe:	d139      	bne.n	8006034 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8005fc0:	68bb      	ldr	r3, [r7, #8]
 8005fc2:	0c1b      	lsrs	r3, r3, #16
 8005fc4:	b2db      	uxtb	r3, r3
 8005fc6:	2b01      	cmp	r3, #1
 8005fc8:	d10d      	bne.n	8005fe6 <I2C_WaitOnFlagUntilTimeout+0x56>
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	695b      	ldr	r3, [r3, #20]
 8005fd0:	43da      	mvns	r2, r3
 8005fd2:	68bb      	ldr	r3, [r7, #8]
 8005fd4:	4013      	ands	r3, r2
 8005fd6:	b29b      	uxth	r3, r3
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	bf0c      	ite	eq
 8005fdc:	2301      	moveq	r3, #1
 8005fde:	2300      	movne	r3, #0
 8005fe0:	b2db      	uxtb	r3, r3
 8005fe2:	461a      	mov	r2, r3
 8005fe4:	e00c      	b.n	8006000 <I2C_WaitOnFlagUntilTimeout+0x70>
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	699b      	ldr	r3, [r3, #24]
 8005fec:	43da      	mvns	r2, r3
 8005fee:	68bb      	ldr	r3, [r7, #8]
 8005ff0:	4013      	ands	r3, r2
 8005ff2:	b29b      	uxth	r3, r3
 8005ff4:	2b00      	cmp	r3, #0
 8005ff6:	bf0c      	ite	eq
 8005ff8:	2301      	moveq	r3, #1
 8005ffa:	2300      	movne	r3, #0
 8005ffc:	b2db      	uxtb	r3, r3
 8005ffe:	461a      	mov	r2, r3
 8006000:	79fb      	ldrb	r3, [r7, #7]
 8006002:	429a      	cmp	r2, r3
 8006004:	d116      	bne.n	8006034 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8006006:	68fb      	ldr	r3, [r7, #12]
 8006008:	2200      	movs	r2, #0
 800600a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	2220      	movs	r2, #32
 8006010:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	2200      	movs	r2, #0
 8006018:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006020:	f043 0220 	orr.w	r2, r3, #32
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	2200      	movs	r2, #0
 800602c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8006030:	2301      	movs	r3, #1
 8006032:	e023      	b.n	800607c <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006034:	68bb      	ldr	r3, [r7, #8]
 8006036:	0c1b      	lsrs	r3, r3, #16
 8006038:	b2db      	uxtb	r3, r3
 800603a:	2b01      	cmp	r3, #1
 800603c:	d10d      	bne.n	800605a <I2C_WaitOnFlagUntilTimeout+0xca>
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	695b      	ldr	r3, [r3, #20]
 8006044:	43da      	mvns	r2, r3
 8006046:	68bb      	ldr	r3, [r7, #8]
 8006048:	4013      	ands	r3, r2
 800604a:	b29b      	uxth	r3, r3
 800604c:	2b00      	cmp	r3, #0
 800604e:	bf0c      	ite	eq
 8006050:	2301      	moveq	r3, #1
 8006052:	2300      	movne	r3, #0
 8006054:	b2db      	uxtb	r3, r3
 8006056:	461a      	mov	r2, r3
 8006058:	e00c      	b.n	8006074 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	699b      	ldr	r3, [r3, #24]
 8006060:	43da      	mvns	r2, r3
 8006062:	68bb      	ldr	r3, [r7, #8]
 8006064:	4013      	ands	r3, r2
 8006066:	b29b      	uxth	r3, r3
 8006068:	2b00      	cmp	r3, #0
 800606a:	bf0c      	ite	eq
 800606c:	2301      	moveq	r3, #1
 800606e:	2300      	movne	r3, #0
 8006070:	b2db      	uxtb	r3, r3
 8006072:	461a      	mov	r2, r3
 8006074:	79fb      	ldrb	r3, [r7, #7]
 8006076:	429a      	cmp	r2, r3
 8006078:	d093      	beq.n	8005fa2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800607a:	2300      	movs	r3, #0
}
 800607c:	4618      	mov	r0, r3
 800607e:	3710      	adds	r7, #16
 8006080:	46bd      	mov	sp, r7
 8006082:	bd80      	pop	{r7, pc}

08006084 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8006084:	b580      	push	{r7, lr}
 8006086:	b084      	sub	sp, #16
 8006088:	af00      	add	r7, sp, #0
 800608a:	60f8      	str	r0, [r7, #12]
 800608c:	60b9      	str	r1, [r7, #8]
 800608e:	607a      	str	r2, [r7, #4]
 8006090:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006092:	e071      	b.n	8006178 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006094:	68fb      	ldr	r3, [r7, #12]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	695b      	ldr	r3, [r3, #20]
 800609a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800609e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80060a2:	d123      	bne.n	80060ec <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80060a4:	68fb      	ldr	r3, [r7, #12]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	681a      	ldr	r2, [r3, #0]
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80060b2:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80060bc:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80060be:	68fb      	ldr	r3, [r7, #12]
 80060c0:	2200      	movs	r2, #0
 80060c2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	2220      	movs	r2, #32
 80060c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	2200      	movs	r2, #0
 80060d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80060d8:	f043 0204 	orr.w	r2, r3, #4
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	2200      	movs	r2, #0
 80060e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80060e8:	2301      	movs	r3, #1
 80060ea:	e067      	b.n	80061bc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80060f2:	d041      	beq.n	8006178 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80060f4:	f7fe f848 	bl	8004188 <HAL_GetTick>
 80060f8:	4602      	mov	r2, r0
 80060fa:	683b      	ldr	r3, [r7, #0]
 80060fc:	1ad3      	subs	r3, r2, r3
 80060fe:	687a      	ldr	r2, [r7, #4]
 8006100:	429a      	cmp	r2, r3
 8006102:	d302      	bcc.n	800610a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	2b00      	cmp	r3, #0
 8006108:	d136      	bne.n	8006178 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800610a:	68bb      	ldr	r3, [r7, #8]
 800610c:	0c1b      	lsrs	r3, r3, #16
 800610e:	b2db      	uxtb	r3, r3
 8006110:	2b01      	cmp	r3, #1
 8006112:	d10c      	bne.n	800612e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	695b      	ldr	r3, [r3, #20]
 800611a:	43da      	mvns	r2, r3
 800611c:	68bb      	ldr	r3, [r7, #8]
 800611e:	4013      	ands	r3, r2
 8006120:	b29b      	uxth	r3, r3
 8006122:	2b00      	cmp	r3, #0
 8006124:	bf14      	ite	ne
 8006126:	2301      	movne	r3, #1
 8006128:	2300      	moveq	r3, #0
 800612a:	b2db      	uxtb	r3, r3
 800612c:	e00b      	b.n	8006146 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	699b      	ldr	r3, [r3, #24]
 8006134:	43da      	mvns	r2, r3
 8006136:	68bb      	ldr	r3, [r7, #8]
 8006138:	4013      	ands	r3, r2
 800613a:	b29b      	uxth	r3, r3
 800613c:	2b00      	cmp	r3, #0
 800613e:	bf14      	ite	ne
 8006140:	2301      	movne	r3, #1
 8006142:	2300      	moveq	r3, #0
 8006144:	b2db      	uxtb	r3, r3
 8006146:	2b00      	cmp	r3, #0
 8006148:	d016      	beq.n	8006178 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	2200      	movs	r2, #0
 800614e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	2220      	movs	r2, #32
 8006154:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	2200      	movs	r2, #0
 800615c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006164:	f043 0220 	orr.w	r2, r3, #32
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	2200      	movs	r2, #0
 8006170:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8006174:	2301      	movs	r3, #1
 8006176:	e021      	b.n	80061bc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006178:	68bb      	ldr	r3, [r7, #8]
 800617a:	0c1b      	lsrs	r3, r3, #16
 800617c:	b2db      	uxtb	r3, r3
 800617e:	2b01      	cmp	r3, #1
 8006180:	d10c      	bne.n	800619c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	695b      	ldr	r3, [r3, #20]
 8006188:	43da      	mvns	r2, r3
 800618a:	68bb      	ldr	r3, [r7, #8]
 800618c:	4013      	ands	r3, r2
 800618e:	b29b      	uxth	r3, r3
 8006190:	2b00      	cmp	r3, #0
 8006192:	bf14      	ite	ne
 8006194:	2301      	movne	r3, #1
 8006196:	2300      	moveq	r3, #0
 8006198:	b2db      	uxtb	r3, r3
 800619a:	e00b      	b.n	80061b4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	699b      	ldr	r3, [r3, #24]
 80061a2:	43da      	mvns	r2, r3
 80061a4:	68bb      	ldr	r3, [r7, #8]
 80061a6:	4013      	ands	r3, r2
 80061a8:	b29b      	uxth	r3, r3
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	bf14      	ite	ne
 80061ae:	2301      	movne	r3, #1
 80061b0:	2300      	moveq	r3, #0
 80061b2:	b2db      	uxtb	r3, r3
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	f47f af6d 	bne.w	8006094 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80061ba:	2300      	movs	r3, #0
}
 80061bc:	4618      	mov	r0, r3
 80061be:	3710      	adds	r7, #16
 80061c0:	46bd      	mov	sp, r7
 80061c2:	bd80      	pop	{r7, pc}

080061c4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80061c4:	b580      	push	{r7, lr}
 80061c6:	b084      	sub	sp, #16
 80061c8:	af00      	add	r7, sp, #0
 80061ca:	60f8      	str	r0, [r7, #12]
 80061cc:	60b9      	str	r1, [r7, #8]
 80061ce:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80061d0:	e034      	b.n	800623c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80061d2:	68f8      	ldr	r0, [r7, #12]
 80061d4:	f000 f8e3 	bl	800639e <I2C_IsAcknowledgeFailed>
 80061d8:	4603      	mov	r3, r0
 80061da:	2b00      	cmp	r3, #0
 80061dc:	d001      	beq.n	80061e2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80061de:	2301      	movs	r3, #1
 80061e0:	e034      	b.n	800624c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80061e2:	68bb      	ldr	r3, [r7, #8]
 80061e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80061e8:	d028      	beq.n	800623c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80061ea:	f7fd ffcd 	bl	8004188 <HAL_GetTick>
 80061ee:	4602      	mov	r2, r0
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	1ad3      	subs	r3, r2, r3
 80061f4:	68ba      	ldr	r2, [r7, #8]
 80061f6:	429a      	cmp	r2, r3
 80061f8:	d302      	bcc.n	8006200 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80061fa:	68bb      	ldr	r3, [r7, #8]
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	d11d      	bne.n	800623c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	695b      	ldr	r3, [r3, #20]
 8006206:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800620a:	2b80      	cmp	r3, #128	@ 0x80
 800620c:	d016      	beq.n	800623c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800620e:	68fb      	ldr	r3, [r7, #12]
 8006210:	2200      	movs	r2, #0
 8006212:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006214:	68fb      	ldr	r3, [r7, #12]
 8006216:	2220      	movs	r2, #32
 8006218:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	2200      	movs	r2, #0
 8006220:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006228:	f043 0220 	orr.w	r2, r3, #32
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	2200      	movs	r2, #0
 8006234:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8006238:	2301      	movs	r3, #1
 800623a:	e007      	b.n	800624c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	695b      	ldr	r3, [r3, #20]
 8006242:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006246:	2b80      	cmp	r3, #128	@ 0x80
 8006248:	d1c3      	bne.n	80061d2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800624a:	2300      	movs	r3, #0
}
 800624c:	4618      	mov	r0, r3
 800624e:	3710      	adds	r7, #16
 8006250:	46bd      	mov	sp, r7
 8006252:	bd80      	pop	{r7, pc}

08006254 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006254:	b580      	push	{r7, lr}
 8006256:	b084      	sub	sp, #16
 8006258:	af00      	add	r7, sp, #0
 800625a:	60f8      	str	r0, [r7, #12]
 800625c:	60b9      	str	r1, [r7, #8]
 800625e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006260:	e034      	b.n	80062cc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006262:	68f8      	ldr	r0, [r7, #12]
 8006264:	f000 f89b 	bl	800639e <I2C_IsAcknowledgeFailed>
 8006268:	4603      	mov	r3, r0
 800626a:	2b00      	cmp	r3, #0
 800626c:	d001      	beq.n	8006272 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800626e:	2301      	movs	r3, #1
 8006270:	e034      	b.n	80062dc <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006272:	68bb      	ldr	r3, [r7, #8]
 8006274:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006278:	d028      	beq.n	80062cc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800627a:	f7fd ff85 	bl	8004188 <HAL_GetTick>
 800627e:	4602      	mov	r2, r0
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	1ad3      	subs	r3, r2, r3
 8006284:	68ba      	ldr	r2, [r7, #8]
 8006286:	429a      	cmp	r2, r3
 8006288:	d302      	bcc.n	8006290 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800628a:	68bb      	ldr	r3, [r7, #8]
 800628c:	2b00      	cmp	r3, #0
 800628e:	d11d      	bne.n	80062cc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8006290:	68fb      	ldr	r3, [r7, #12]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	695b      	ldr	r3, [r3, #20]
 8006296:	f003 0304 	and.w	r3, r3, #4
 800629a:	2b04      	cmp	r3, #4
 800629c:	d016      	beq.n	80062cc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800629e:	68fb      	ldr	r3, [r7, #12]
 80062a0:	2200      	movs	r2, #0
 80062a2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	2220      	movs	r2, #32
 80062a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	2200      	movs	r2, #0
 80062b0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80062b8:	f043 0220 	orr.w	r2, r3, #32
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	2200      	movs	r2, #0
 80062c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80062c8:	2301      	movs	r3, #1
 80062ca:	e007      	b.n	80062dc <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	695b      	ldr	r3, [r3, #20]
 80062d2:	f003 0304 	and.w	r3, r3, #4
 80062d6:	2b04      	cmp	r3, #4
 80062d8:	d1c3      	bne.n	8006262 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80062da:	2300      	movs	r3, #0
}
 80062dc:	4618      	mov	r0, r3
 80062de:	3710      	adds	r7, #16
 80062e0:	46bd      	mov	sp, r7
 80062e2:	bd80      	pop	{r7, pc}

080062e4 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80062e4:	b580      	push	{r7, lr}
 80062e6:	b084      	sub	sp, #16
 80062e8:	af00      	add	r7, sp, #0
 80062ea:	60f8      	str	r0, [r7, #12]
 80062ec:	60b9      	str	r1, [r7, #8]
 80062ee:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80062f0:	e049      	b.n	8006386 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80062f2:	68fb      	ldr	r3, [r7, #12]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	695b      	ldr	r3, [r3, #20]
 80062f8:	f003 0310 	and.w	r3, r3, #16
 80062fc:	2b10      	cmp	r3, #16
 80062fe:	d119      	bne.n	8006334 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	f06f 0210 	mvn.w	r2, #16
 8006308:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	2200      	movs	r2, #0
 800630e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006310:	68fb      	ldr	r3, [r7, #12]
 8006312:	2220      	movs	r2, #32
 8006314:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	2200      	movs	r2, #0
 800631c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	2200      	movs	r2, #0
 800632c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8006330:	2301      	movs	r3, #1
 8006332:	e030      	b.n	8006396 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006334:	f7fd ff28 	bl	8004188 <HAL_GetTick>
 8006338:	4602      	mov	r2, r0
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	1ad3      	subs	r3, r2, r3
 800633e:	68ba      	ldr	r2, [r7, #8]
 8006340:	429a      	cmp	r2, r3
 8006342:	d302      	bcc.n	800634a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8006344:	68bb      	ldr	r3, [r7, #8]
 8006346:	2b00      	cmp	r3, #0
 8006348:	d11d      	bne.n	8006386 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	695b      	ldr	r3, [r3, #20]
 8006350:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006354:	2b40      	cmp	r3, #64	@ 0x40
 8006356:	d016      	beq.n	8006386 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	2200      	movs	r2, #0
 800635c:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800635e:	68fb      	ldr	r3, [r7, #12]
 8006360:	2220      	movs	r2, #32
 8006362:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	2200      	movs	r2, #0
 800636a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800636e:	68fb      	ldr	r3, [r7, #12]
 8006370:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006372:	f043 0220 	orr.w	r2, r3, #32
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	2200      	movs	r2, #0
 800637e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8006382:	2301      	movs	r3, #1
 8006384:	e007      	b.n	8006396 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	695b      	ldr	r3, [r3, #20]
 800638c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006390:	2b40      	cmp	r3, #64	@ 0x40
 8006392:	d1ae      	bne.n	80062f2 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006394:	2300      	movs	r3, #0
}
 8006396:	4618      	mov	r0, r3
 8006398:	3710      	adds	r7, #16
 800639a:	46bd      	mov	sp, r7
 800639c:	bd80      	pop	{r7, pc}

0800639e <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800639e:	b480      	push	{r7}
 80063a0:	b083      	sub	sp, #12
 80063a2:	af00      	add	r7, sp, #0
 80063a4:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	695b      	ldr	r3, [r3, #20]
 80063ac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80063b0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80063b4:	d11b      	bne.n	80063ee <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80063be:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	2200      	movs	r2, #0
 80063c4:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	2220      	movs	r2, #32
 80063ca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	2200      	movs	r2, #0
 80063d2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80063da:	f043 0204 	orr.w	r2, r3, #4
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	2200      	movs	r2, #0
 80063e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80063ea:	2301      	movs	r3, #1
 80063ec:	e000      	b.n	80063f0 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80063ee:	2300      	movs	r3, #0
}
 80063f0:	4618      	mov	r0, r3
 80063f2:	370c      	adds	r7, #12
 80063f4:	46bd      	mov	sp, r7
 80063f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063fa:	4770      	bx	lr

080063fc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80063fc:	b580      	push	{r7, lr}
 80063fe:	b084      	sub	sp, #16
 8006400:	af00      	add	r7, sp, #0
 8006402:	6078      	str	r0, [r7, #4]
 8006404:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	2b00      	cmp	r3, #0
 800640a:	d101      	bne.n	8006410 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800640c:	2301      	movs	r3, #1
 800640e:	e0cc      	b.n	80065aa <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006410:	4b68      	ldr	r3, [pc, #416]	@ (80065b4 <HAL_RCC_ClockConfig+0x1b8>)
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	f003 0307 	and.w	r3, r3, #7
 8006418:	683a      	ldr	r2, [r7, #0]
 800641a:	429a      	cmp	r2, r3
 800641c:	d90c      	bls.n	8006438 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800641e:	4b65      	ldr	r3, [pc, #404]	@ (80065b4 <HAL_RCC_ClockConfig+0x1b8>)
 8006420:	683a      	ldr	r2, [r7, #0]
 8006422:	b2d2      	uxtb	r2, r2
 8006424:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006426:	4b63      	ldr	r3, [pc, #396]	@ (80065b4 <HAL_RCC_ClockConfig+0x1b8>)
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	f003 0307 	and.w	r3, r3, #7
 800642e:	683a      	ldr	r2, [r7, #0]
 8006430:	429a      	cmp	r2, r3
 8006432:	d001      	beq.n	8006438 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006434:	2301      	movs	r3, #1
 8006436:	e0b8      	b.n	80065aa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	f003 0302 	and.w	r3, r3, #2
 8006440:	2b00      	cmp	r3, #0
 8006442:	d020      	beq.n	8006486 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	f003 0304 	and.w	r3, r3, #4
 800644c:	2b00      	cmp	r3, #0
 800644e:	d005      	beq.n	800645c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006450:	4b59      	ldr	r3, [pc, #356]	@ (80065b8 <HAL_RCC_ClockConfig+0x1bc>)
 8006452:	689b      	ldr	r3, [r3, #8]
 8006454:	4a58      	ldr	r2, [pc, #352]	@ (80065b8 <HAL_RCC_ClockConfig+0x1bc>)
 8006456:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800645a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	f003 0308 	and.w	r3, r3, #8
 8006464:	2b00      	cmp	r3, #0
 8006466:	d005      	beq.n	8006474 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006468:	4b53      	ldr	r3, [pc, #332]	@ (80065b8 <HAL_RCC_ClockConfig+0x1bc>)
 800646a:	689b      	ldr	r3, [r3, #8]
 800646c:	4a52      	ldr	r2, [pc, #328]	@ (80065b8 <HAL_RCC_ClockConfig+0x1bc>)
 800646e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8006472:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006474:	4b50      	ldr	r3, [pc, #320]	@ (80065b8 <HAL_RCC_ClockConfig+0x1bc>)
 8006476:	689b      	ldr	r3, [r3, #8]
 8006478:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	689b      	ldr	r3, [r3, #8]
 8006480:	494d      	ldr	r1, [pc, #308]	@ (80065b8 <HAL_RCC_ClockConfig+0x1bc>)
 8006482:	4313      	orrs	r3, r2
 8006484:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	f003 0301 	and.w	r3, r3, #1
 800648e:	2b00      	cmp	r3, #0
 8006490:	d044      	beq.n	800651c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	685b      	ldr	r3, [r3, #4]
 8006496:	2b01      	cmp	r3, #1
 8006498:	d107      	bne.n	80064aa <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800649a:	4b47      	ldr	r3, [pc, #284]	@ (80065b8 <HAL_RCC_ClockConfig+0x1bc>)
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	d119      	bne.n	80064da <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80064a6:	2301      	movs	r3, #1
 80064a8:	e07f      	b.n	80065aa <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	685b      	ldr	r3, [r3, #4]
 80064ae:	2b02      	cmp	r3, #2
 80064b0:	d003      	beq.n	80064ba <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80064b6:	2b03      	cmp	r3, #3
 80064b8:	d107      	bne.n	80064ca <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80064ba:	4b3f      	ldr	r3, [pc, #252]	@ (80065b8 <HAL_RCC_ClockConfig+0x1bc>)
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	d109      	bne.n	80064da <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80064c6:	2301      	movs	r3, #1
 80064c8:	e06f      	b.n	80065aa <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80064ca:	4b3b      	ldr	r3, [pc, #236]	@ (80065b8 <HAL_RCC_ClockConfig+0x1bc>)
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	f003 0302 	and.w	r3, r3, #2
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	d101      	bne.n	80064da <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80064d6:	2301      	movs	r3, #1
 80064d8:	e067      	b.n	80065aa <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80064da:	4b37      	ldr	r3, [pc, #220]	@ (80065b8 <HAL_RCC_ClockConfig+0x1bc>)
 80064dc:	689b      	ldr	r3, [r3, #8]
 80064de:	f023 0203 	bic.w	r2, r3, #3
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	685b      	ldr	r3, [r3, #4]
 80064e6:	4934      	ldr	r1, [pc, #208]	@ (80065b8 <HAL_RCC_ClockConfig+0x1bc>)
 80064e8:	4313      	orrs	r3, r2
 80064ea:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80064ec:	f7fd fe4c 	bl	8004188 <HAL_GetTick>
 80064f0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80064f2:	e00a      	b.n	800650a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80064f4:	f7fd fe48 	bl	8004188 <HAL_GetTick>
 80064f8:	4602      	mov	r2, r0
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	1ad3      	subs	r3, r2, r3
 80064fe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006502:	4293      	cmp	r3, r2
 8006504:	d901      	bls.n	800650a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006506:	2303      	movs	r3, #3
 8006508:	e04f      	b.n	80065aa <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800650a:	4b2b      	ldr	r3, [pc, #172]	@ (80065b8 <HAL_RCC_ClockConfig+0x1bc>)
 800650c:	689b      	ldr	r3, [r3, #8]
 800650e:	f003 020c 	and.w	r2, r3, #12
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	685b      	ldr	r3, [r3, #4]
 8006516:	009b      	lsls	r3, r3, #2
 8006518:	429a      	cmp	r2, r3
 800651a:	d1eb      	bne.n	80064f4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800651c:	4b25      	ldr	r3, [pc, #148]	@ (80065b4 <HAL_RCC_ClockConfig+0x1b8>)
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	f003 0307 	and.w	r3, r3, #7
 8006524:	683a      	ldr	r2, [r7, #0]
 8006526:	429a      	cmp	r2, r3
 8006528:	d20c      	bcs.n	8006544 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800652a:	4b22      	ldr	r3, [pc, #136]	@ (80065b4 <HAL_RCC_ClockConfig+0x1b8>)
 800652c:	683a      	ldr	r2, [r7, #0]
 800652e:	b2d2      	uxtb	r2, r2
 8006530:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006532:	4b20      	ldr	r3, [pc, #128]	@ (80065b4 <HAL_RCC_ClockConfig+0x1b8>)
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	f003 0307 	and.w	r3, r3, #7
 800653a:	683a      	ldr	r2, [r7, #0]
 800653c:	429a      	cmp	r2, r3
 800653e:	d001      	beq.n	8006544 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006540:	2301      	movs	r3, #1
 8006542:	e032      	b.n	80065aa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	f003 0304 	and.w	r3, r3, #4
 800654c:	2b00      	cmp	r3, #0
 800654e:	d008      	beq.n	8006562 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006550:	4b19      	ldr	r3, [pc, #100]	@ (80065b8 <HAL_RCC_ClockConfig+0x1bc>)
 8006552:	689b      	ldr	r3, [r3, #8]
 8006554:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	68db      	ldr	r3, [r3, #12]
 800655c:	4916      	ldr	r1, [pc, #88]	@ (80065b8 <HAL_RCC_ClockConfig+0x1bc>)
 800655e:	4313      	orrs	r3, r2
 8006560:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	f003 0308 	and.w	r3, r3, #8
 800656a:	2b00      	cmp	r3, #0
 800656c:	d009      	beq.n	8006582 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800656e:	4b12      	ldr	r3, [pc, #72]	@ (80065b8 <HAL_RCC_ClockConfig+0x1bc>)
 8006570:	689b      	ldr	r3, [r3, #8]
 8006572:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	691b      	ldr	r3, [r3, #16]
 800657a:	00db      	lsls	r3, r3, #3
 800657c:	490e      	ldr	r1, [pc, #56]	@ (80065b8 <HAL_RCC_ClockConfig+0x1bc>)
 800657e:	4313      	orrs	r3, r2
 8006580:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8006582:	f000 f821 	bl	80065c8 <HAL_RCC_GetSysClockFreq>
 8006586:	4602      	mov	r2, r0
 8006588:	4b0b      	ldr	r3, [pc, #44]	@ (80065b8 <HAL_RCC_ClockConfig+0x1bc>)
 800658a:	689b      	ldr	r3, [r3, #8]
 800658c:	091b      	lsrs	r3, r3, #4
 800658e:	f003 030f 	and.w	r3, r3, #15
 8006592:	490a      	ldr	r1, [pc, #40]	@ (80065bc <HAL_RCC_ClockConfig+0x1c0>)
 8006594:	5ccb      	ldrb	r3, [r1, r3]
 8006596:	fa22 f303 	lsr.w	r3, r2, r3
 800659a:	4a09      	ldr	r2, [pc, #36]	@ (80065c0 <HAL_RCC_ClockConfig+0x1c4>)
 800659c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800659e:	4b09      	ldr	r3, [pc, #36]	@ (80065c4 <HAL_RCC_ClockConfig+0x1c8>)
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	4618      	mov	r0, r3
 80065a4:	f7fd fdac 	bl	8004100 <HAL_InitTick>

  return HAL_OK;
 80065a8:	2300      	movs	r3, #0
}
 80065aa:	4618      	mov	r0, r3
 80065ac:	3710      	adds	r7, #16
 80065ae:	46bd      	mov	sp, r7
 80065b0:	bd80      	pop	{r7, pc}
 80065b2:	bf00      	nop
 80065b4:	40023c00 	.word	0x40023c00
 80065b8:	40023800 	.word	0x40023800
 80065bc:	0800ea94 	.word	0x0800ea94
 80065c0:	20000048 	.word	0x20000048
 80065c4:	2000004c 	.word	0x2000004c

080065c8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80065c8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80065cc:	b090      	sub	sp, #64	@ 0x40
 80065ce:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80065d0:	2300      	movs	r3, #0
 80065d2:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 80065d4:	2300      	movs	r3, #0
 80065d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 80065d8:	2300      	movs	r3, #0
 80065da:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 80065dc:	2300      	movs	r3, #0
 80065de:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80065e0:	4b59      	ldr	r3, [pc, #356]	@ (8006748 <HAL_RCC_GetSysClockFreq+0x180>)
 80065e2:	689b      	ldr	r3, [r3, #8]
 80065e4:	f003 030c 	and.w	r3, r3, #12
 80065e8:	2b08      	cmp	r3, #8
 80065ea:	d00d      	beq.n	8006608 <HAL_RCC_GetSysClockFreq+0x40>
 80065ec:	2b08      	cmp	r3, #8
 80065ee:	f200 80a1 	bhi.w	8006734 <HAL_RCC_GetSysClockFreq+0x16c>
 80065f2:	2b00      	cmp	r3, #0
 80065f4:	d002      	beq.n	80065fc <HAL_RCC_GetSysClockFreq+0x34>
 80065f6:	2b04      	cmp	r3, #4
 80065f8:	d003      	beq.n	8006602 <HAL_RCC_GetSysClockFreq+0x3a>
 80065fa:	e09b      	b.n	8006734 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80065fc:	4b53      	ldr	r3, [pc, #332]	@ (800674c <HAL_RCC_GetSysClockFreq+0x184>)
 80065fe:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006600:	e09b      	b.n	800673a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006602:	4b53      	ldr	r3, [pc, #332]	@ (8006750 <HAL_RCC_GetSysClockFreq+0x188>)
 8006604:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006606:	e098      	b.n	800673a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006608:	4b4f      	ldr	r3, [pc, #316]	@ (8006748 <HAL_RCC_GetSysClockFreq+0x180>)
 800660a:	685b      	ldr	r3, [r3, #4]
 800660c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006610:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006612:	4b4d      	ldr	r3, [pc, #308]	@ (8006748 <HAL_RCC_GetSysClockFreq+0x180>)
 8006614:	685b      	ldr	r3, [r3, #4]
 8006616:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800661a:	2b00      	cmp	r3, #0
 800661c:	d028      	beq.n	8006670 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800661e:	4b4a      	ldr	r3, [pc, #296]	@ (8006748 <HAL_RCC_GetSysClockFreq+0x180>)
 8006620:	685b      	ldr	r3, [r3, #4]
 8006622:	099b      	lsrs	r3, r3, #6
 8006624:	2200      	movs	r2, #0
 8006626:	623b      	str	r3, [r7, #32]
 8006628:	627a      	str	r2, [r7, #36]	@ 0x24
 800662a:	6a3b      	ldr	r3, [r7, #32]
 800662c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8006630:	2100      	movs	r1, #0
 8006632:	4b47      	ldr	r3, [pc, #284]	@ (8006750 <HAL_RCC_GetSysClockFreq+0x188>)
 8006634:	fb03 f201 	mul.w	r2, r3, r1
 8006638:	2300      	movs	r3, #0
 800663a:	fb00 f303 	mul.w	r3, r0, r3
 800663e:	4413      	add	r3, r2
 8006640:	4a43      	ldr	r2, [pc, #268]	@ (8006750 <HAL_RCC_GetSysClockFreq+0x188>)
 8006642:	fba0 1202 	umull	r1, r2, r0, r2
 8006646:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006648:	460a      	mov	r2, r1
 800664a:	62ba      	str	r2, [r7, #40]	@ 0x28
 800664c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800664e:	4413      	add	r3, r2
 8006650:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006652:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006654:	2200      	movs	r2, #0
 8006656:	61bb      	str	r3, [r7, #24]
 8006658:	61fa      	str	r2, [r7, #28]
 800665a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800665e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8006662:	f7fa fc9f 	bl	8000fa4 <__aeabi_uldivmod>
 8006666:	4602      	mov	r2, r0
 8006668:	460b      	mov	r3, r1
 800666a:	4613      	mov	r3, r2
 800666c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800666e:	e053      	b.n	8006718 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006670:	4b35      	ldr	r3, [pc, #212]	@ (8006748 <HAL_RCC_GetSysClockFreq+0x180>)
 8006672:	685b      	ldr	r3, [r3, #4]
 8006674:	099b      	lsrs	r3, r3, #6
 8006676:	2200      	movs	r2, #0
 8006678:	613b      	str	r3, [r7, #16]
 800667a:	617a      	str	r2, [r7, #20]
 800667c:	693b      	ldr	r3, [r7, #16]
 800667e:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8006682:	f04f 0b00 	mov.w	fp, #0
 8006686:	4652      	mov	r2, sl
 8006688:	465b      	mov	r3, fp
 800668a:	f04f 0000 	mov.w	r0, #0
 800668e:	f04f 0100 	mov.w	r1, #0
 8006692:	0159      	lsls	r1, r3, #5
 8006694:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006698:	0150      	lsls	r0, r2, #5
 800669a:	4602      	mov	r2, r0
 800669c:	460b      	mov	r3, r1
 800669e:	ebb2 080a 	subs.w	r8, r2, sl
 80066a2:	eb63 090b 	sbc.w	r9, r3, fp
 80066a6:	f04f 0200 	mov.w	r2, #0
 80066aa:	f04f 0300 	mov.w	r3, #0
 80066ae:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80066b2:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80066b6:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80066ba:	ebb2 0408 	subs.w	r4, r2, r8
 80066be:	eb63 0509 	sbc.w	r5, r3, r9
 80066c2:	f04f 0200 	mov.w	r2, #0
 80066c6:	f04f 0300 	mov.w	r3, #0
 80066ca:	00eb      	lsls	r3, r5, #3
 80066cc:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80066d0:	00e2      	lsls	r2, r4, #3
 80066d2:	4614      	mov	r4, r2
 80066d4:	461d      	mov	r5, r3
 80066d6:	eb14 030a 	adds.w	r3, r4, sl
 80066da:	603b      	str	r3, [r7, #0]
 80066dc:	eb45 030b 	adc.w	r3, r5, fp
 80066e0:	607b      	str	r3, [r7, #4]
 80066e2:	f04f 0200 	mov.w	r2, #0
 80066e6:	f04f 0300 	mov.w	r3, #0
 80066ea:	e9d7 4500 	ldrd	r4, r5, [r7]
 80066ee:	4629      	mov	r1, r5
 80066f0:	028b      	lsls	r3, r1, #10
 80066f2:	4621      	mov	r1, r4
 80066f4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80066f8:	4621      	mov	r1, r4
 80066fa:	028a      	lsls	r2, r1, #10
 80066fc:	4610      	mov	r0, r2
 80066fe:	4619      	mov	r1, r3
 8006700:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006702:	2200      	movs	r2, #0
 8006704:	60bb      	str	r3, [r7, #8]
 8006706:	60fa      	str	r2, [r7, #12]
 8006708:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800670c:	f7fa fc4a 	bl	8000fa4 <__aeabi_uldivmod>
 8006710:	4602      	mov	r2, r0
 8006712:	460b      	mov	r3, r1
 8006714:	4613      	mov	r3, r2
 8006716:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8006718:	4b0b      	ldr	r3, [pc, #44]	@ (8006748 <HAL_RCC_GetSysClockFreq+0x180>)
 800671a:	685b      	ldr	r3, [r3, #4]
 800671c:	0c1b      	lsrs	r3, r3, #16
 800671e:	f003 0303 	and.w	r3, r3, #3
 8006722:	3301      	adds	r3, #1
 8006724:	005b      	lsls	r3, r3, #1
 8006726:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8006728:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800672a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800672c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006730:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006732:	e002      	b.n	800673a <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006734:	4b05      	ldr	r3, [pc, #20]	@ (800674c <HAL_RCC_GetSysClockFreq+0x184>)
 8006736:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006738:	bf00      	nop
    }
  }
  return sysclockfreq;
 800673a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 800673c:	4618      	mov	r0, r3
 800673e:	3740      	adds	r7, #64	@ 0x40
 8006740:	46bd      	mov	sp, r7
 8006742:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006746:	bf00      	nop
 8006748:	40023800 	.word	0x40023800
 800674c:	00f42400 	.word	0x00f42400
 8006750:	017d7840 	.word	0x017d7840

08006754 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006754:	b480      	push	{r7}
 8006756:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006758:	4b03      	ldr	r3, [pc, #12]	@ (8006768 <HAL_RCC_GetHCLKFreq+0x14>)
 800675a:	681b      	ldr	r3, [r3, #0]
}
 800675c:	4618      	mov	r0, r3
 800675e:	46bd      	mov	sp, r7
 8006760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006764:	4770      	bx	lr
 8006766:	bf00      	nop
 8006768:	20000048 	.word	0x20000048

0800676c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800676c:	b580      	push	{r7, lr}
 800676e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006770:	f7ff fff0 	bl	8006754 <HAL_RCC_GetHCLKFreq>
 8006774:	4602      	mov	r2, r0
 8006776:	4b05      	ldr	r3, [pc, #20]	@ (800678c <HAL_RCC_GetPCLK1Freq+0x20>)
 8006778:	689b      	ldr	r3, [r3, #8]
 800677a:	0a9b      	lsrs	r3, r3, #10
 800677c:	f003 0307 	and.w	r3, r3, #7
 8006780:	4903      	ldr	r1, [pc, #12]	@ (8006790 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006782:	5ccb      	ldrb	r3, [r1, r3]
 8006784:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006788:	4618      	mov	r0, r3
 800678a:	bd80      	pop	{r7, pc}
 800678c:	40023800 	.word	0x40023800
 8006790:	0800eaa4 	.word	0x0800eaa4

08006794 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006794:	b580      	push	{r7, lr}
 8006796:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8006798:	f7ff ffdc 	bl	8006754 <HAL_RCC_GetHCLKFreq>
 800679c:	4602      	mov	r2, r0
 800679e:	4b05      	ldr	r3, [pc, #20]	@ (80067b4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80067a0:	689b      	ldr	r3, [r3, #8]
 80067a2:	0b5b      	lsrs	r3, r3, #13
 80067a4:	f003 0307 	and.w	r3, r3, #7
 80067a8:	4903      	ldr	r1, [pc, #12]	@ (80067b8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80067aa:	5ccb      	ldrb	r3, [r1, r3]
 80067ac:	fa22 f303 	lsr.w	r3, r2, r3
}
 80067b0:	4618      	mov	r0, r3
 80067b2:	bd80      	pop	{r7, pc}
 80067b4:	40023800 	.word	0x40023800
 80067b8:	0800eaa4 	.word	0x0800eaa4

080067bc <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80067bc:	b580      	push	{r7, lr}
 80067be:	b086      	sub	sp, #24
 80067c0:	af00      	add	r7, sp, #0
 80067c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	2b00      	cmp	r3, #0
 80067c8:	d101      	bne.n	80067ce <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80067ca:	2301      	movs	r3, #1
 80067cc:	e273      	b.n	8006cb6 <HAL_RCC_OscConfig+0x4fa>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	f003 0301 	and.w	r3, r3, #1
 80067d6:	2b00      	cmp	r3, #0
 80067d8:	d075      	beq.n	80068c6 <HAL_RCC_OscConfig+0x10a>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#else
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80067da:	4b88      	ldr	r3, [pc, #544]	@ (80069fc <HAL_RCC_OscConfig+0x240>)
 80067dc:	689b      	ldr	r3, [r3, #8]
 80067de:	f003 030c 	and.w	r3, r3, #12
 80067e2:	2b04      	cmp	r3, #4
 80067e4:	d00c      	beq.n	8006800 <HAL_RCC_OscConfig+0x44>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80067e6:	4b85      	ldr	r3, [pc, #532]	@ (80069fc <HAL_RCC_OscConfig+0x240>)
 80067e8:	689b      	ldr	r3, [r3, #8]
 80067ea:	f003 030c 	and.w	r3, r3, #12
        || \
 80067ee:	2b08      	cmp	r3, #8
 80067f0:	d112      	bne.n	8006818 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80067f2:	4b82      	ldr	r3, [pc, #520]	@ (80069fc <HAL_RCC_OscConfig+0x240>)
 80067f4:	685b      	ldr	r3, [r3, #4]
 80067f6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80067fa:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80067fe:	d10b      	bne.n	8006818 <HAL_RCC_OscConfig+0x5c>
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006800:	4b7e      	ldr	r3, [pc, #504]	@ (80069fc <HAL_RCC_OscConfig+0x240>)
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006808:	2b00      	cmp	r3, #0
 800680a:	d05b      	beq.n	80068c4 <HAL_RCC_OscConfig+0x108>
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	685b      	ldr	r3, [r3, #4]
 8006810:	2b00      	cmp	r3, #0
 8006812:	d157      	bne.n	80068c4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006814:	2301      	movs	r3, #1
 8006816:	e24e      	b.n	8006cb6 <HAL_RCC_OscConfig+0x4fa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	685b      	ldr	r3, [r3, #4]
 800681c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006820:	d106      	bne.n	8006830 <HAL_RCC_OscConfig+0x74>
 8006822:	4b76      	ldr	r3, [pc, #472]	@ (80069fc <HAL_RCC_OscConfig+0x240>)
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	4a75      	ldr	r2, [pc, #468]	@ (80069fc <HAL_RCC_OscConfig+0x240>)
 8006828:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800682c:	6013      	str	r3, [r2, #0]
 800682e:	e01d      	b.n	800686c <HAL_RCC_OscConfig+0xb0>
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	685b      	ldr	r3, [r3, #4]
 8006834:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006838:	d10c      	bne.n	8006854 <HAL_RCC_OscConfig+0x98>
 800683a:	4b70      	ldr	r3, [pc, #448]	@ (80069fc <HAL_RCC_OscConfig+0x240>)
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	4a6f      	ldr	r2, [pc, #444]	@ (80069fc <HAL_RCC_OscConfig+0x240>)
 8006840:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006844:	6013      	str	r3, [r2, #0]
 8006846:	4b6d      	ldr	r3, [pc, #436]	@ (80069fc <HAL_RCC_OscConfig+0x240>)
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	4a6c      	ldr	r2, [pc, #432]	@ (80069fc <HAL_RCC_OscConfig+0x240>)
 800684c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006850:	6013      	str	r3, [r2, #0]
 8006852:	e00b      	b.n	800686c <HAL_RCC_OscConfig+0xb0>
 8006854:	4b69      	ldr	r3, [pc, #420]	@ (80069fc <HAL_RCC_OscConfig+0x240>)
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	4a68      	ldr	r2, [pc, #416]	@ (80069fc <HAL_RCC_OscConfig+0x240>)
 800685a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800685e:	6013      	str	r3, [r2, #0]
 8006860:	4b66      	ldr	r3, [pc, #408]	@ (80069fc <HAL_RCC_OscConfig+0x240>)
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	4a65      	ldr	r2, [pc, #404]	@ (80069fc <HAL_RCC_OscConfig+0x240>)
 8006866:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800686a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	685b      	ldr	r3, [r3, #4]
 8006870:	2b00      	cmp	r3, #0
 8006872:	d013      	beq.n	800689c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006874:	f7fd fc88 	bl	8004188 <HAL_GetTick>
 8006878:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800687a:	e008      	b.n	800688e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800687c:	f7fd fc84 	bl	8004188 <HAL_GetTick>
 8006880:	4602      	mov	r2, r0
 8006882:	693b      	ldr	r3, [r7, #16]
 8006884:	1ad3      	subs	r3, r2, r3
 8006886:	2b64      	cmp	r3, #100	@ 0x64
 8006888:	d901      	bls.n	800688e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800688a:	2303      	movs	r3, #3
 800688c:	e213      	b.n	8006cb6 <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800688e:	4b5b      	ldr	r3, [pc, #364]	@ (80069fc <HAL_RCC_OscConfig+0x240>)
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006896:	2b00      	cmp	r3, #0
 8006898:	d0f0      	beq.n	800687c <HAL_RCC_OscConfig+0xc0>
 800689a:	e014      	b.n	80068c6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800689c:	f7fd fc74 	bl	8004188 <HAL_GetTick>
 80068a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80068a2:	e008      	b.n	80068b6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80068a4:	f7fd fc70 	bl	8004188 <HAL_GetTick>
 80068a8:	4602      	mov	r2, r0
 80068aa:	693b      	ldr	r3, [r7, #16]
 80068ac:	1ad3      	subs	r3, r2, r3
 80068ae:	2b64      	cmp	r3, #100	@ 0x64
 80068b0:	d901      	bls.n	80068b6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80068b2:	2303      	movs	r3, #3
 80068b4:	e1ff      	b.n	8006cb6 <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80068b6:	4b51      	ldr	r3, [pc, #324]	@ (80069fc <HAL_RCC_OscConfig+0x240>)
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80068be:	2b00      	cmp	r3, #0
 80068c0:	d1f0      	bne.n	80068a4 <HAL_RCC_OscConfig+0xe8>
 80068c2:	e000      	b.n	80068c6 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80068c4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	f003 0302 	and.w	r3, r3, #2
 80068ce:	2b00      	cmp	r3, #0
 80068d0:	d063      	beq.n	800699a <HAL_RCC_OscConfig+0x1de>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#else
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80068d2:	4b4a      	ldr	r3, [pc, #296]	@ (80069fc <HAL_RCC_OscConfig+0x240>)
 80068d4:	689b      	ldr	r3, [r3, #8]
 80068d6:	f003 030c 	and.w	r3, r3, #12
 80068da:	2b00      	cmp	r3, #0
 80068dc:	d00b      	beq.n	80068f6 <HAL_RCC_OscConfig+0x13a>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80068de:	4b47      	ldr	r3, [pc, #284]	@ (80069fc <HAL_RCC_OscConfig+0x240>)
 80068e0:	689b      	ldr	r3, [r3, #8]
 80068e2:	f003 030c 	and.w	r3, r3, #12
        || \
 80068e6:	2b08      	cmp	r3, #8
 80068e8:	d11c      	bne.n	8006924 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80068ea:	4b44      	ldr	r3, [pc, #272]	@ (80069fc <HAL_RCC_OscConfig+0x240>)
 80068ec:	685b      	ldr	r3, [r3, #4]
 80068ee:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80068f2:	2b00      	cmp	r3, #0
 80068f4:	d116      	bne.n	8006924 <HAL_RCC_OscConfig+0x168>
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80068f6:	4b41      	ldr	r3, [pc, #260]	@ (80069fc <HAL_RCC_OscConfig+0x240>)
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	f003 0302 	and.w	r3, r3, #2
 80068fe:	2b00      	cmp	r3, #0
 8006900:	d005      	beq.n	800690e <HAL_RCC_OscConfig+0x152>
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	68db      	ldr	r3, [r3, #12]
 8006906:	2b01      	cmp	r3, #1
 8006908:	d001      	beq.n	800690e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800690a:	2301      	movs	r3, #1
 800690c:	e1d3      	b.n	8006cb6 <HAL_RCC_OscConfig+0x4fa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800690e:	4b3b      	ldr	r3, [pc, #236]	@ (80069fc <HAL_RCC_OscConfig+0x240>)
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	691b      	ldr	r3, [r3, #16]
 800691a:	00db      	lsls	r3, r3, #3
 800691c:	4937      	ldr	r1, [pc, #220]	@ (80069fc <HAL_RCC_OscConfig+0x240>)
 800691e:	4313      	orrs	r3, r2
 8006920:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006922:	e03a      	b.n	800699a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	68db      	ldr	r3, [r3, #12]
 8006928:	2b00      	cmp	r3, #0
 800692a:	d020      	beq.n	800696e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800692c:	4b34      	ldr	r3, [pc, #208]	@ (8006a00 <HAL_RCC_OscConfig+0x244>)
 800692e:	2201      	movs	r2, #1
 8006930:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006932:	f7fd fc29 	bl	8004188 <HAL_GetTick>
 8006936:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006938:	e008      	b.n	800694c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800693a:	f7fd fc25 	bl	8004188 <HAL_GetTick>
 800693e:	4602      	mov	r2, r0
 8006940:	693b      	ldr	r3, [r7, #16]
 8006942:	1ad3      	subs	r3, r2, r3
 8006944:	2b02      	cmp	r3, #2
 8006946:	d901      	bls.n	800694c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8006948:	2303      	movs	r3, #3
 800694a:	e1b4      	b.n	8006cb6 <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800694c:	4b2b      	ldr	r3, [pc, #172]	@ (80069fc <HAL_RCC_OscConfig+0x240>)
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	f003 0302 	and.w	r3, r3, #2
 8006954:	2b00      	cmp	r3, #0
 8006956:	d0f0      	beq.n	800693a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006958:	4b28      	ldr	r3, [pc, #160]	@ (80069fc <HAL_RCC_OscConfig+0x240>)
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	691b      	ldr	r3, [r3, #16]
 8006964:	00db      	lsls	r3, r3, #3
 8006966:	4925      	ldr	r1, [pc, #148]	@ (80069fc <HAL_RCC_OscConfig+0x240>)
 8006968:	4313      	orrs	r3, r2
 800696a:	600b      	str	r3, [r1, #0]
 800696c:	e015      	b.n	800699a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800696e:	4b24      	ldr	r3, [pc, #144]	@ (8006a00 <HAL_RCC_OscConfig+0x244>)
 8006970:	2200      	movs	r2, #0
 8006972:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006974:	f7fd fc08 	bl	8004188 <HAL_GetTick>
 8006978:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800697a:	e008      	b.n	800698e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800697c:	f7fd fc04 	bl	8004188 <HAL_GetTick>
 8006980:	4602      	mov	r2, r0
 8006982:	693b      	ldr	r3, [r7, #16]
 8006984:	1ad3      	subs	r3, r2, r3
 8006986:	2b02      	cmp	r3, #2
 8006988:	d901      	bls.n	800698e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800698a:	2303      	movs	r3, #3
 800698c:	e193      	b.n	8006cb6 <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800698e:	4b1b      	ldr	r3, [pc, #108]	@ (80069fc <HAL_RCC_OscConfig+0x240>)
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	f003 0302 	and.w	r3, r3, #2
 8006996:	2b00      	cmp	r3, #0
 8006998:	d1f0      	bne.n	800697c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	f003 0308 	and.w	r3, r3, #8
 80069a2:	2b00      	cmp	r3, #0
 80069a4:	d036      	beq.n	8006a14 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	695b      	ldr	r3, [r3, #20]
 80069aa:	2b00      	cmp	r3, #0
 80069ac:	d016      	beq.n	80069dc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80069ae:	4b15      	ldr	r3, [pc, #84]	@ (8006a04 <HAL_RCC_OscConfig+0x248>)
 80069b0:	2201      	movs	r2, #1
 80069b2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80069b4:	f7fd fbe8 	bl	8004188 <HAL_GetTick>
 80069b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80069ba:	e008      	b.n	80069ce <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80069bc:	f7fd fbe4 	bl	8004188 <HAL_GetTick>
 80069c0:	4602      	mov	r2, r0
 80069c2:	693b      	ldr	r3, [r7, #16]
 80069c4:	1ad3      	subs	r3, r2, r3
 80069c6:	2b02      	cmp	r3, #2
 80069c8:	d901      	bls.n	80069ce <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80069ca:	2303      	movs	r3, #3
 80069cc:	e173      	b.n	8006cb6 <HAL_RCC_OscConfig+0x4fa>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80069ce:	4b0b      	ldr	r3, [pc, #44]	@ (80069fc <HAL_RCC_OscConfig+0x240>)
 80069d0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80069d2:	f003 0302 	and.w	r3, r3, #2
 80069d6:	2b00      	cmp	r3, #0
 80069d8:	d0f0      	beq.n	80069bc <HAL_RCC_OscConfig+0x200>
 80069da:	e01b      	b.n	8006a14 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80069dc:	4b09      	ldr	r3, [pc, #36]	@ (8006a04 <HAL_RCC_OscConfig+0x248>)
 80069de:	2200      	movs	r2, #0
 80069e0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80069e2:	f7fd fbd1 	bl	8004188 <HAL_GetTick>
 80069e6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80069e8:	e00e      	b.n	8006a08 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80069ea:	f7fd fbcd 	bl	8004188 <HAL_GetTick>
 80069ee:	4602      	mov	r2, r0
 80069f0:	693b      	ldr	r3, [r7, #16]
 80069f2:	1ad3      	subs	r3, r2, r3
 80069f4:	2b02      	cmp	r3, #2
 80069f6:	d907      	bls.n	8006a08 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80069f8:	2303      	movs	r3, #3
 80069fa:	e15c      	b.n	8006cb6 <HAL_RCC_OscConfig+0x4fa>
 80069fc:	40023800 	.word	0x40023800
 8006a00:	42470000 	.word	0x42470000
 8006a04:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006a08:	4b8a      	ldr	r3, [pc, #552]	@ (8006c34 <HAL_RCC_OscConfig+0x478>)
 8006a0a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006a0c:	f003 0302 	and.w	r3, r3, #2
 8006a10:	2b00      	cmp	r3, #0
 8006a12:	d1ea      	bne.n	80069ea <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	f003 0304 	and.w	r3, r3, #4
 8006a1c:	2b00      	cmp	r3, #0
 8006a1e:	f000 8097 	beq.w	8006b50 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006a22:	2300      	movs	r3, #0
 8006a24:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006a26:	4b83      	ldr	r3, [pc, #524]	@ (8006c34 <HAL_RCC_OscConfig+0x478>)
 8006a28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a2a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006a2e:	2b00      	cmp	r3, #0
 8006a30:	d10f      	bne.n	8006a52 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006a32:	2300      	movs	r3, #0
 8006a34:	60bb      	str	r3, [r7, #8]
 8006a36:	4b7f      	ldr	r3, [pc, #508]	@ (8006c34 <HAL_RCC_OscConfig+0x478>)
 8006a38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a3a:	4a7e      	ldr	r2, [pc, #504]	@ (8006c34 <HAL_RCC_OscConfig+0x478>)
 8006a3c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006a40:	6413      	str	r3, [r2, #64]	@ 0x40
 8006a42:	4b7c      	ldr	r3, [pc, #496]	@ (8006c34 <HAL_RCC_OscConfig+0x478>)
 8006a44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a46:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006a4a:	60bb      	str	r3, [r7, #8]
 8006a4c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006a4e:	2301      	movs	r3, #1
 8006a50:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006a52:	4b79      	ldr	r3, [pc, #484]	@ (8006c38 <HAL_RCC_OscConfig+0x47c>)
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006a5a:	2b00      	cmp	r3, #0
 8006a5c:	d118      	bne.n	8006a90 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006a5e:	4b76      	ldr	r3, [pc, #472]	@ (8006c38 <HAL_RCC_OscConfig+0x47c>)
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	4a75      	ldr	r2, [pc, #468]	@ (8006c38 <HAL_RCC_OscConfig+0x47c>)
 8006a64:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006a68:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006a6a:	f7fd fb8d 	bl	8004188 <HAL_GetTick>
 8006a6e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006a70:	e008      	b.n	8006a84 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006a72:	f7fd fb89 	bl	8004188 <HAL_GetTick>
 8006a76:	4602      	mov	r2, r0
 8006a78:	693b      	ldr	r3, [r7, #16]
 8006a7a:	1ad3      	subs	r3, r2, r3
 8006a7c:	2b02      	cmp	r3, #2
 8006a7e:	d901      	bls.n	8006a84 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8006a80:	2303      	movs	r3, #3
 8006a82:	e118      	b.n	8006cb6 <HAL_RCC_OscConfig+0x4fa>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006a84:	4b6c      	ldr	r3, [pc, #432]	@ (8006c38 <HAL_RCC_OscConfig+0x47c>)
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006a8c:	2b00      	cmp	r3, #0
 8006a8e:	d0f0      	beq.n	8006a72 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	689b      	ldr	r3, [r3, #8]
 8006a94:	2b01      	cmp	r3, #1
 8006a96:	d106      	bne.n	8006aa6 <HAL_RCC_OscConfig+0x2ea>
 8006a98:	4b66      	ldr	r3, [pc, #408]	@ (8006c34 <HAL_RCC_OscConfig+0x478>)
 8006a9a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006a9c:	4a65      	ldr	r2, [pc, #404]	@ (8006c34 <HAL_RCC_OscConfig+0x478>)
 8006a9e:	f043 0301 	orr.w	r3, r3, #1
 8006aa2:	6713      	str	r3, [r2, #112]	@ 0x70
 8006aa4:	e01c      	b.n	8006ae0 <HAL_RCC_OscConfig+0x324>
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	689b      	ldr	r3, [r3, #8]
 8006aaa:	2b05      	cmp	r3, #5
 8006aac:	d10c      	bne.n	8006ac8 <HAL_RCC_OscConfig+0x30c>
 8006aae:	4b61      	ldr	r3, [pc, #388]	@ (8006c34 <HAL_RCC_OscConfig+0x478>)
 8006ab0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006ab2:	4a60      	ldr	r2, [pc, #384]	@ (8006c34 <HAL_RCC_OscConfig+0x478>)
 8006ab4:	f043 0304 	orr.w	r3, r3, #4
 8006ab8:	6713      	str	r3, [r2, #112]	@ 0x70
 8006aba:	4b5e      	ldr	r3, [pc, #376]	@ (8006c34 <HAL_RCC_OscConfig+0x478>)
 8006abc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006abe:	4a5d      	ldr	r2, [pc, #372]	@ (8006c34 <HAL_RCC_OscConfig+0x478>)
 8006ac0:	f043 0301 	orr.w	r3, r3, #1
 8006ac4:	6713      	str	r3, [r2, #112]	@ 0x70
 8006ac6:	e00b      	b.n	8006ae0 <HAL_RCC_OscConfig+0x324>
 8006ac8:	4b5a      	ldr	r3, [pc, #360]	@ (8006c34 <HAL_RCC_OscConfig+0x478>)
 8006aca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006acc:	4a59      	ldr	r2, [pc, #356]	@ (8006c34 <HAL_RCC_OscConfig+0x478>)
 8006ace:	f023 0301 	bic.w	r3, r3, #1
 8006ad2:	6713      	str	r3, [r2, #112]	@ 0x70
 8006ad4:	4b57      	ldr	r3, [pc, #348]	@ (8006c34 <HAL_RCC_OscConfig+0x478>)
 8006ad6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006ad8:	4a56      	ldr	r2, [pc, #344]	@ (8006c34 <HAL_RCC_OscConfig+0x478>)
 8006ada:	f023 0304 	bic.w	r3, r3, #4
 8006ade:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	689b      	ldr	r3, [r3, #8]
 8006ae4:	2b00      	cmp	r3, #0
 8006ae6:	d015      	beq.n	8006b14 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006ae8:	f7fd fb4e 	bl	8004188 <HAL_GetTick>
 8006aec:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006aee:	e00a      	b.n	8006b06 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006af0:	f7fd fb4a 	bl	8004188 <HAL_GetTick>
 8006af4:	4602      	mov	r2, r0
 8006af6:	693b      	ldr	r3, [r7, #16]
 8006af8:	1ad3      	subs	r3, r2, r3
 8006afa:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006afe:	4293      	cmp	r3, r2
 8006b00:	d901      	bls.n	8006b06 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8006b02:	2303      	movs	r3, #3
 8006b04:	e0d7      	b.n	8006cb6 <HAL_RCC_OscConfig+0x4fa>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006b06:	4b4b      	ldr	r3, [pc, #300]	@ (8006c34 <HAL_RCC_OscConfig+0x478>)
 8006b08:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006b0a:	f003 0302 	and.w	r3, r3, #2
 8006b0e:	2b00      	cmp	r3, #0
 8006b10:	d0ee      	beq.n	8006af0 <HAL_RCC_OscConfig+0x334>
 8006b12:	e014      	b.n	8006b3e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006b14:	f7fd fb38 	bl	8004188 <HAL_GetTick>
 8006b18:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006b1a:	e00a      	b.n	8006b32 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006b1c:	f7fd fb34 	bl	8004188 <HAL_GetTick>
 8006b20:	4602      	mov	r2, r0
 8006b22:	693b      	ldr	r3, [r7, #16]
 8006b24:	1ad3      	subs	r3, r2, r3
 8006b26:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006b2a:	4293      	cmp	r3, r2
 8006b2c:	d901      	bls.n	8006b32 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8006b2e:	2303      	movs	r3, #3
 8006b30:	e0c1      	b.n	8006cb6 <HAL_RCC_OscConfig+0x4fa>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006b32:	4b40      	ldr	r3, [pc, #256]	@ (8006c34 <HAL_RCC_OscConfig+0x478>)
 8006b34:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006b36:	f003 0302 	and.w	r3, r3, #2
 8006b3a:	2b00      	cmp	r3, #0
 8006b3c:	d1ee      	bne.n	8006b1c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8006b3e:	7dfb      	ldrb	r3, [r7, #23]
 8006b40:	2b01      	cmp	r3, #1
 8006b42:	d105      	bne.n	8006b50 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006b44:	4b3b      	ldr	r3, [pc, #236]	@ (8006c34 <HAL_RCC_OscConfig+0x478>)
 8006b46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b48:	4a3a      	ldr	r2, [pc, #232]	@ (8006c34 <HAL_RCC_OscConfig+0x478>)
 8006b4a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006b4e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	699b      	ldr	r3, [r3, #24]
 8006b54:	2b00      	cmp	r3, #0
 8006b56:	f000 80ad 	beq.w	8006cb4 <HAL_RCC_OscConfig+0x4f8>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006b5a:	4b36      	ldr	r3, [pc, #216]	@ (8006c34 <HAL_RCC_OscConfig+0x478>)
 8006b5c:	689b      	ldr	r3, [r3, #8]
 8006b5e:	f003 030c 	and.w	r3, r3, #12
 8006b62:	2b08      	cmp	r3, #8
 8006b64:	d060      	beq.n	8006c28 <HAL_RCC_OscConfig+0x46c>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	699b      	ldr	r3, [r3, #24]
 8006b6a:	2b02      	cmp	r3, #2
 8006b6c:	d145      	bne.n	8006bfa <HAL_RCC_OscConfig+0x43e>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006b6e:	4b33      	ldr	r3, [pc, #204]	@ (8006c3c <HAL_RCC_OscConfig+0x480>)
 8006b70:	2200      	movs	r2, #0
 8006b72:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006b74:	f7fd fb08 	bl	8004188 <HAL_GetTick>
 8006b78:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006b7a:	e008      	b.n	8006b8e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006b7c:	f7fd fb04 	bl	8004188 <HAL_GetTick>
 8006b80:	4602      	mov	r2, r0
 8006b82:	693b      	ldr	r3, [r7, #16]
 8006b84:	1ad3      	subs	r3, r2, r3
 8006b86:	2b02      	cmp	r3, #2
 8006b88:	d901      	bls.n	8006b8e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8006b8a:	2303      	movs	r3, #3
 8006b8c:	e093      	b.n	8006cb6 <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006b8e:	4b29      	ldr	r3, [pc, #164]	@ (8006c34 <HAL_RCC_OscConfig+0x478>)
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006b96:	2b00      	cmp	r3, #0
 8006b98:	d1f0      	bne.n	8006b7c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	69da      	ldr	r2, [r3, #28]
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	6a1b      	ldr	r3, [r3, #32]
 8006ba2:	431a      	orrs	r2, r3
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ba8:	019b      	lsls	r3, r3, #6
 8006baa:	431a      	orrs	r2, r3
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006bb0:	085b      	lsrs	r3, r3, #1
 8006bb2:	3b01      	subs	r3, #1
 8006bb4:	041b      	lsls	r3, r3, #16
 8006bb6:	431a      	orrs	r2, r3
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006bbc:	061b      	lsls	r3, r3, #24
 8006bbe:	431a      	orrs	r2, r3
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006bc4:	071b      	lsls	r3, r3, #28
 8006bc6:	491b      	ldr	r1, [pc, #108]	@ (8006c34 <HAL_RCC_OscConfig+0x478>)
 8006bc8:	4313      	orrs	r3, r2
 8006bca:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006bcc:	4b1b      	ldr	r3, [pc, #108]	@ (8006c3c <HAL_RCC_OscConfig+0x480>)
 8006bce:	2201      	movs	r2, #1
 8006bd0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006bd2:	f7fd fad9 	bl	8004188 <HAL_GetTick>
 8006bd6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006bd8:	e008      	b.n	8006bec <HAL_RCC_OscConfig+0x430>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006bda:	f7fd fad5 	bl	8004188 <HAL_GetTick>
 8006bde:	4602      	mov	r2, r0
 8006be0:	693b      	ldr	r3, [r7, #16]
 8006be2:	1ad3      	subs	r3, r2, r3
 8006be4:	2b02      	cmp	r3, #2
 8006be6:	d901      	bls.n	8006bec <HAL_RCC_OscConfig+0x430>
          {
            return HAL_TIMEOUT;
 8006be8:	2303      	movs	r3, #3
 8006bea:	e064      	b.n	8006cb6 <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006bec:	4b11      	ldr	r3, [pc, #68]	@ (8006c34 <HAL_RCC_OscConfig+0x478>)
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006bf4:	2b00      	cmp	r3, #0
 8006bf6:	d0f0      	beq.n	8006bda <HAL_RCC_OscConfig+0x41e>
 8006bf8:	e05c      	b.n	8006cb4 <HAL_RCC_OscConfig+0x4f8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006bfa:	4b10      	ldr	r3, [pc, #64]	@ (8006c3c <HAL_RCC_OscConfig+0x480>)
 8006bfc:	2200      	movs	r2, #0
 8006bfe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006c00:	f7fd fac2 	bl	8004188 <HAL_GetTick>
 8006c04:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006c06:	e008      	b.n	8006c1a <HAL_RCC_OscConfig+0x45e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006c08:	f7fd fabe 	bl	8004188 <HAL_GetTick>
 8006c0c:	4602      	mov	r2, r0
 8006c0e:	693b      	ldr	r3, [r7, #16]
 8006c10:	1ad3      	subs	r3, r2, r3
 8006c12:	2b02      	cmp	r3, #2
 8006c14:	d901      	bls.n	8006c1a <HAL_RCC_OscConfig+0x45e>
          {
            return HAL_TIMEOUT;
 8006c16:	2303      	movs	r3, #3
 8006c18:	e04d      	b.n	8006cb6 <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006c1a:	4b06      	ldr	r3, [pc, #24]	@ (8006c34 <HAL_RCC_OscConfig+0x478>)
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006c22:	2b00      	cmp	r3, #0
 8006c24:	d1f0      	bne.n	8006c08 <HAL_RCC_OscConfig+0x44c>
 8006c26:	e045      	b.n	8006cb4 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	699b      	ldr	r3, [r3, #24]
 8006c2c:	2b01      	cmp	r3, #1
 8006c2e:	d107      	bne.n	8006c40 <HAL_RCC_OscConfig+0x484>
      {
        return HAL_ERROR;
 8006c30:	2301      	movs	r3, #1
 8006c32:	e040      	b.n	8006cb6 <HAL_RCC_OscConfig+0x4fa>
 8006c34:	40023800 	.word	0x40023800
 8006c38:	40007000 	.word	0x40007000
 8006c3c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006c40:	4b1f      	ldr	r3, [pc, #124]	@ (8006cc0 <HAL_RCC_OscConfig+0x504>)
 8006c42:	685b      	ldr	r3, [r3, #4]
 8006c44:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	699b      	ldr	r3, [r3, #24]
 8006c4a:	2b01      	cmp	r3, #1
 8006c4c:	d030      	beq.n	8006cb0 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006c4e:	68fb      	ldr	r3, [r7, #12]
 8006c50:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006c58:	429a      	cmp	r2, r3
 8006c5a:	d129      	bne.n	8006cb0 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006c5c:	68fb      	ldr	r3, [r7, #12]
 8006c5e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006c66:	429a      	cmp	r2, r3
 8006c68:	d122      	bne.n	8006cb0 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006c6a:	68fa      	ldr	r2, [r7, #12]
 8006c6c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8006c70:	4013      	ands	r3, r2
 8006c72:	687a      	ldr	r2, [r7, #4]
 8006c74:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8006c76:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006c78:	4293      	cmp	r3, r2
 8006c7a:	d119      	bne.n	8006cb0 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006c7c:	68fb      	ldr	r3, [r7, #12]
 8006c7e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c86:	085b      	lsrs	r3, r3, #1
 8006c88:	3b01      	subs	r3, #1
 8006c8a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006c8c:	429a      	cmp	r2, r3
 8006c8e:	d10f      	bne.n	8006cb0 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006c90:	68fb      	ldr	r3, [r7, #12]
 8006c92:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c9a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006c9c:	429a      	cmp	r2, r3
 8006c9e:	d107      	bne.n	8006cb0 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8006ca0:	68fb      	ldr	r3, [r7, #12]
 8006ca2:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006caa:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006cac:	429a      	cmp	r2, r3
 8006cae:	d001      	beq.n	8006cb4 <HAL_RCC_OscConfig+0x4f8>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8006cb0:	2301      	movs	r3, #1
 8006cb2:	e000      	b.n	8006cb6 <HAL_RCC_OscConfig+0x4fa>
        }
      }
    }
  }
  return HAL_OK;
 8006cb4:	2300      	movs	r3, #0
}
 8006cb6:	4618      	mov	r0, r3
 8006cb8:	3718      	adds	r7, #24
 8006cba:	46bd      	mov	sp, r7
 8006cbc:	bd80      	pop	{r7, pc}
 8006cbe:	bf00      	nop
 8006cc0:	40023800 	.word	0x40023800

08006cc4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006cc4:	b580      	push	{r7, lr}
 8006cc6:	b082      	sub	sp, #8
 8006cc8:	af00      	add	r7, sp, #0
 8006cca:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	2b00      	cmp	r3, #0
 8006cd0:	d101      	bne.n	8006cd6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006cd2:	2301      	movs	r3, #1
 8006cd4:	e041      	b.n	8006d5a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006cdc:	b2db      	uxtb	r3, r3
 8006cde:	2b00      	cmp	r3, #0
 8006ce0:	d106      	bne.n	8006cf0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	2200      	movs	r2, #0
 8006ce6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006cea:	6878      	ldr	r0, [r7, #4]
 8006cec:	f7fc fc5a 	bl	80035a4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	2202      	movs	r2, #2
 8006cf4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	681a      	ldr	r2, [r3, #0]
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	3304      	adds	r3, #4
 8006d00:	4619      	mov	r1, r3
 8006d02:	4610      	mov	r0, r2
 8006d04:	f000 fc62 	bl	80075cc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	2201      	movs	r2, #1
 8006d0c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	2201      	movs	r2, #1
 8006d14:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	2201      	movs	r2, #1
 8006d1c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	2201      	movs	r2, #1
 8006d24:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	2201      	movs	r2, #1
 8006d2c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	2201      	movs	r2, #1
 8006d34:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	2201      	movs	r2, #1
 8006d3c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	2201      	movs	r2, #1
 8006d44:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	2201      	movs	r2, #1
 8006d4c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	2201      	movs	r2, #1
 8006d54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006d58:	2300      	movs	r3, #0
}
 8006d5a:	4618      	mov	r0, r3
 8006d5c:	3708      	adds	r7, #8
 8006d5e:	46bd      	mov	sp, r7
 8006d60:	bd80      	pop	{r7, pc}
	...

08006d64 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006d64:	b480      	push	{r7}
 8006d66:	b085      	sub	sp, #20
 8006d68:	af00      	add	r7, sp, #0
 8006d6a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006d72:	b2db      	uxtb	r3, r3
 8006d74:	2b01      	cmp	r3, #1
 8006d76:	d001      	beq.n	8006d7c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006d78:	2301      	movs	r3, #1
 8006d7a:	e04e      	b.n	8006e1a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	2202      	movs	r2, #2
 8006d80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	68da      	ldr	r2, [r3, #12]
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	f042 0201 	orr.w	r2, r2, #1
 8006d92:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	4a23      	ldr	r2, [pc, #140]	@ (8006e28 <HAL_TIM_Base_Start_IT+0xc4>)
 8006d9a:	4293      	cmp	r3, r2
 8006d9c:	d022      	beq.n	8006de4 <HAL_TIM_Base_Start_IT+0x80>
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006da6:	d01d      	beq.n	8006de4 <HAL_TIM_Base_Start_IT+0x80>
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	4a1f      	ldr	r2, [pc, #124]	@ (8006e2c <HAL_TIM_Base_Start_IT+0xc8>)
 8006dae:	4293      	cmp	r3, r2
 8006db0:	d018      	beq.n	8006de4 <HAL_TIM_Base_Start_IT+0x80>
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	4a1e      	ldr	r2, [pc, #120]	@ (8006e30 <HAL_TIM_Base_Start_IT+0xcc>)
 8006db8:	4293      	cmp	r3, r2
 8006dba:	d013      	beq.n	8006de4 <HAL_TIM_Base_Start_IT+0x80>
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	4a1c      	ldr	r2, [pc, #112]	@ (8006e34 <HAL_TIM_Base_Start_IT+0xd0>)
 8006dc2:	4293      	cmp	r3, r2
 8006dc4:	d00e      	beq.n	8006de4 <HAL_TIM_Base_Start_IT+0x80>
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	4a1b      	ldr	r2, [pc, #108]	@ (8006e38 <HAL_TIM_Base_Start_IT+0xd4>)
 8006dcc:	4293      	cmp	r3, r2
 8006dce:	d009      	beq.n	8006de4 <HAL_TIM_Base_Start_IT+0x80>
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	4a19      	ldr	r2, [pc, #100]	@ (8006e3c <HAL_TIM_Base_Start_IT+0xd8>)
 8006dd6:	4293      	cmp	r3, r2
 8006dd8:	d004      	beq.n	8006de4 <HAL_TIM_Base_Start_IT+0x80>
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	4a18      	ldr	r2, [pc, #96]	@ (8006e40 <HAL_TIM_Base_Start_IT+0xdc>)
 8006de0:	4293      	cmp	r3, r2
 8006de2:	d111      	bne.n	8006e08 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	689b      	ldr	r3, [r3, #8]
 8006dea:	f003 0307 	and.w	r3, r3, #7
 8006dee:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	2b06      	cmp	r3, #6
 8006df4:	d010      	beq.n	8006e18 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	681a      	ldr	r2, [r3, #0]
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	f042 0201 	orr.w	r2, r2, #1
 8006e04:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006e06:	e007      	b.n	8006e18 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	681a      	ldr	r2, [r3, #0]
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	f042 0201 	orr.w	r2, r2, #1
 8006e16:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006e18:	2300      	movs	r3, #0
}
 8006e1a:	4618      	mov	r0, r3
 8006e1c:	3714      	adds	r7, #20
 8006e1e:	46bd      	mov	sp, r7
 8006e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e24:	4770      	bx	lr
 8006e26:	bf00      	nop
 8006e28:	40010000 	.word	0x40010000
 8006e2c:	40000400 	.word	0x40000400
 8006e30:	40000800 	.word	0x40000800
 8006e34:	40000c00 	.word	0x40000c00
 8006e38:	40010400 	.word	0x40010400
 8006e3c:	40014000 	.word	0x40014000
 8006e40:	40001800 	.word	0x40001800

08006e44 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006e44:	b580      	push	{r7, lr}
 8006e46:	b082      	sub	sp, #8
 8006e48:	af00      	add	r7, sp, #0
 8006e4a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	2b00      	cmp	r3, #0
 8006e50:	d101      	bne.n	8006e56 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006e52:	2301      	movs	r3, #1
 8006e54:	e041      	b.n	8006eda <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006e5c:	b2db      	uxtb	r3, r3
 8006e5e:	2b00      	cmp	r3, #0
 8006e60:	d106      	bne.n	8006e70 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	2200      	movs	r2, #0
 8006e66:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006e6a:	6878      	ldr	r0, [r7, #4]
 8006e6c:	f000 f839 	bl	8006ee2 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	2202      	movs	r2, #2
 8006e74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	681a      	ldr	r2, [r3, #0]
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	3304      	adds	r3, #4
 8006e80:	4619      	mov	r1, r3
 8006e82:	4610      	mov	r0, r2
 8006e84:	f000 fba2 	bl	80075cc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	2201      	movs	r2, #1
 8006e8c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	2201      	movs	r2, #1
 8006e94:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	2201      	movs	r2, #1
 8006e9c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	2201      	movs	r2, #1
 8006ea4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	2201      	movs	r2, #1
 8006eac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	2201      	movs	r2, #1
 8006eb4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	2201      	movs	r2, #1
 8006ebc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	2201      	movs	r2, #1
 8006ec4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	2201      	movs	r2, #1
 8006ecc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	2201      	movs	r2, #1
 8006ed4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006ed8:	2300      	movs	r3, #0
}
 8006eda:	4618      	mov	r0, r3
 8006edc:	3708      	adds	r7, #8
 8006ede:	46bd      	mov	sp, r7
 8006ee0:	bd80      	pop	{r7, pc}

08006ee2 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8006ee2:	b480      	push	{r7}
 8006ee4:	b083      	sub	sp, #12
 8006ee6:	af00      	add	r7, sp, #0
 8006ee8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006eea:	bf00      	nop
 8006eec:	370c      	adds	r7, #12
 8006eee:	46bd      	mov	sp, r7
 8006ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ef4:	4770      	bx	lr
	...

08006ef8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006ef8:	b580      	push	{r7, lr}
 8006efa:	b084      	sub	sp, #16
 8006efc:	af00      	add	r7, sp, #0
 8006efe:	6078      	str	r0, [r7, #4]
 8006f00:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006f02:	683b      	ldr	r3, [r7, #0]
 8006f04:	2b00      	cmp	r3, #0
 8006f06:	d109      	bne.n	8006f1c <HAL_TIM_PWM_Start+0x24>
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006f0e:	b2db      	uxtb	r3, r3
 8006f10:	2b01      	cmp	r3, #1
 8006f12:	bf14      	ite	ne
 8006f14:	2301      	movne	r3, #1
 8006f16:	2300      	moveq	r3, #0
 8006f18:	b2db      	uxtb	r3, r3
 8006f1a:	e022      	b.n	8006f62 <HAL_TIM_PWM_Start+0x6a>
 8006f1c:	683b      	ldr	r3, [r7, #0]
 8006f1e:	2b04      	cmp	r3, #4
 8006f20:	d109      	bne.n	8006f36 <HAL_TIM_PWM_Start+0x3e>
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8006f28:	b2db      	uxtb	r3, r3
 8006f2a:	2b01      	cmp	r3, #1
 8006f2c:	bf14      	ite	ne
 8006f2e:	2301      	movne	r3, #1
 8006f30:	2300      	moveq	r3, #0
 8006f32:	b2db      	uxtb	r3, r3
 8006f34:	e015      	b.n	8006f62 <HAL_TIM_PWM_Start+0x6a>
 8006f36:	683b      	ldr	r3, [r7, #0]
 8006f38:	2b08      	cmp	r3, #8
 8006f3a:	d109      	bne.n	8006f50 <HAL_TIM_PWM_Start+0x58>
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006f42:	b2db      	uxtb	r3, r3
 8006f44:	2b01      	cmp	r3, #1
 8006f46:	bf14      	ite	ne
 8006f48:	2301      	movne	r3, #1
 8006f4a:	2300      	moveq	r3, #0
 8006f4c:	b2db      	uxtb	r3, r3
 8006f4e:	e008      	b.n	8006f62 <HAL_TIM_PWM_Start+0x6a>
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006f56:	b2db      	uxtb	r3, r3
 8006f58:	2b01      	cmp	r3, #1
 8006f5a:	bf14      	ite	ne
 8006f5c:	2301      	movne	r3, #1
 8006f5e:	2300      	moveq	r3, #0
 8006f60:	b2db      	uxtb	r3, r3
 8006f62:	2b00      	cmp	r3, #0
 8006f64:	d001      	beq.n	8006f6a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8006f66:	2301      	movs	r3, #1
 8006f68:	e07c      	b.n	8007064 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006f6a:	683b      	ldr	r3, [r7, #0]
 8006f6c:	2b00      	cmp	r3, #0
 8006f6e:	d104      	bne.n	8006f7a <HAL_TIM_PWM_Start+0x82>
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	2202      	movs	r2, #2
 8006f74:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006f78:	e013      	b.n	8006fa2 <HAL_TIM_PWM_Start+0xaa>
 8006f7a:	683b      	ldr	r3, [r7, #0]
 8006f7c:	2b04      	cmp	r3, #4
 8006f7e:	d104      	bne.n	8006f8a <HAL_TIM_PWM_Start+0x92>
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	2202      	movs	r2, #2
 8006f84:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006f88:	e00b      	b.n	8006fa2 <HAL_TIM_PWM_Start+0xaa>
 8006f8a:	683b      	ldr	r3, [r7, #0]
 8006f8c:	2b08      	cmp	r3, #8
 8006f8e:	d104      	bne.n	8006f9a <HAL_TIM_PWM_Start+0xa2>
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	2202      	movs	r2, #2
 8006f94:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006f98:	e003      	b.n	8006fa2 <HAL_TIM_PWM_Start+0xaa>
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	2202      	movs	r2, #2
 8006f9e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	2201      	movs	r2, #1
 8006fa8:	6839      	ldr	r1, [r7, #0]
 8006faa:	4618      	mov	r0, r3
 8006fac:	f000 fdfe 	bl	8007bac <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	681b      	ldr	r3, [r3, #0]
 8006fb4:	4a2d      	ldr	r2, [pc, #180]	@ (800706c <HAL_TIM_PWM_Start+0x174>)
 8006fb6:	4293      	cmp	r3, r2
 8006fb8:	d004      	beq.n	8006fc4 <HAL_TIM_PWM_Start+0xcc>
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	4a2c      	ldr	r2, [pc, #176]	@ (8007070 <HAL_TIM_PWM_Start+0x178>)
 8006fc0:	4293      	cmp	r3, r2
 8006fc2:	d101      	bne.n	8006fc8 <HAL_TIM_PWM_Start+0xd0>
 8006fc4:	2301      	movs	r3, #1
 8006fc6:	e000      	b.n	8006fca <HAL_TIM_PWM_Start+0xd2>
 8006fc8:	2300      	movs	r3, #0
 8006fca:	2b00      	cmp	r3, #0
 8006fcc:	d007      	beq.n	8006fde <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006fdc:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	4a22      	ldr	r2, [pc, #136]	@ (800706c <HAL_TIM_PWM_Start+0x174>)
 8006fe4:	4293      	cmp	r3, r2
 8006fe6:	d022      	beq.n	800702e <HAL_TIM_PWM_Start+0x136>
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006ff0:	d01d      	beq.n	800702e <HAL_TIM_PWM_Start+0x136>
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	4a1f      	ldr	r2, [pc, #124]	@ (8007074 <HAL_TIM_PWM_Start+0x17c>)
 8006ff8:	4293      	cmp	r3, r2
 8006ffa:	d018      	beq.n	800702e <HAL_TIM_PWM_Start+0x136>
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	4a1d      	ldr	r2, [pc, #116]	@ (8007078 <HAL_TIM_PWM_Start+0x180>)
 8007002:	4293      	cmp	r3, r2
 8007004:	d013      	beq.n	800702e <HAL_TIM_PWM_Start+0x136>
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	4a1c      	ldr	r2, [pc, #112]	@ (800707c <HAL_TIM_PWM_Start+0x184>)
 800700c:	4293      	cmp	r3, r2
 800700e:	d00e      	beq.n	800702e <HAL_TIM_PWM_Start+0x136>
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	4a16      	ldr	r2, [pc, #88]	@ (8007070 <HAL_TIM_PWM_Start+0x178>)
 8007016:	4293      	cmp	r3, r2
 8007018:	d009      	beq.n	800702e <HAL_TIM_PWM_Start+0x136>
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	4a18      	ldr	r2, [pc, #96]	@ (8007080 <HAL_TIM_PWM_Start+0x188>)
 8007020:	4293      	cmp	r3, r2
 8007022:	d004      	beq.n	800702e <HAL_TIM_PWM_Start+0x136>
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	4a16      	ldr	r2, [pc, #88]	@ (8007084 <HAL_TIM_PWM_Start+0x18c>)
 800702a:	4293      	cmp	r3, r2
 800702c:	d111      	bne.n	8007052 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	689b      	ldr	r3, [r3, #8]
 8007034:	f003 0307 	and.w	r3, r3, #7
 8007038:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800703a:	68fb      	ldr	r3, [r7, #12]
 800703c:	2b06      	cmp	r3, #6
 800703e:	d010      	beq.n	8007062 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	681a      	ldr	r2, [r3, #0]
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	f042 0201 	orr.w	r2, r2, #1
 800704e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007050:	e007      	b.n	8007062 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	681a      	ldr	r2, [r3, #0]
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	f042 0201 	orr.w	r2, r2, #1
 8007060:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007062:	2300      	movs	r3, #0
}
 8007064:	4618      	mov	r0, r3
 8007066:	3710      	adds	r7, #16
 8007068:	46bd      	mov	sp, r7
 800706a:	bd80      	pop	{r7, pc}
 800706c:	40010000 	.word	0x40010000
 8007070:	40010400 	.word	0x40010400
 8007074:	40000400 	.word	0x40000400
 8007078:	40000800 	.word	0x40000800
 800707c:	40000c00 	.word	0x40000c00
 8007080:	40014000 	.word	0x40014000
 8007084:	40001800 	.word	0x40001800

08007088 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007088:	b580      	push	{r7, lr}
 800708a:	b084      	sub	sp, #16
 800708c:	af00      	add	r7, sp, #0
 800708e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	68db      	ldr	r3, [r3, #12]
 8007096:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	691b      	ldr	r3, [r3, #16]
 800709e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80070a0:	68bb      	ldr	r3, [r7, #8]
 80070a2:	f003 0302 	and.w	r3, r3, #2
 80070a6:	2b00      	cmp	r3, #0
 80070a8:	d020      	beq.n	80070ec <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80070aa:	68fb      	ldr	r3, [r7, #12]
 80070ac:	f003 0302 	and.w	r3, r3, #2
 80070b0:	2b00      	cmp	r3, #0
 80070b2:	d01b      	beq.n	80070ec <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	f06f 0202 	mvn.w	r2, #2
 80070bc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	2201      	movs	r2, #1
 80070c2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	699b      	ldr	r3, [r3, #24]
 80070ca:	f003 0303 	and.w	r3, r3, #3
 80070ce:	2b00      	cmp	r3, #0
 80070d0:	d003      	beq.n	80070da <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80070d2:	6878      	ldr	r0, [r7, #4]
 80070d4:	f000 fa5b 	bl	800758e <HAL_TIM_IC_CaptureCallback>
 80070d8:	e005      	b.n	80070e6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80070da:	6878      	ldr	r0, [r7, #4]
 80070dc:	f000 fa4d 	bl	800757a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80070e0:	6878      	ldr	r0, [r7, #4]
 80070e2:	f000 fa5e 	bl	80075a2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	2200      	movs	r2, #0
 80070ea:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80070ec:	68bb      	ldr	r3, [r7, #8]
 80070ee:	f003 0304 	and.w	r3, r3, #4
 80070f2:	2b00      	cmp	r3, #0
 80070f4:	d020      	beq.n	8007138 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	f003 0304 	and.w	r3, r3, #4
 80070fc:	2b00      	cmp	r3, #0
 80070fe:	d01b      	beq.n	8007138 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	f06f 0204 	mvn.w	r2, #4
 8007108:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	2202      	movs	r2, #2
 800710e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	699b      	ldr	r3, [r3, #24]
 8007116:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800711a:	2b00      	cmp	r3, #0
 800711c:	d003      	beq.n	8007126 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800711e:	6878      	ldr	r0, [r7, #4]
 8007120:	f000 fa35 	bl	800758e <HAL_TIM_IC_CaptureCallback>
 8007124:	e005      	b.n	8007132 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007126:	6878      	ldr	r0, [r7, #4]
 8007128:	f000 fa27 	bl	800757a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800712c:	6878      	ldr	r0, [r7, #4]
 800712e:	f000 fa38 	bl	80075a2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	2200      	movs	r2, #0
 8007136:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8007138:	68bb      	ldr	r3, [r7, #8]
 800713a:	f003 0308 	and.w	r3, r3, #8
 800713e:	2b00      	cmp	r3, #0
 8007140:	d020      	beq.n	8007184 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8007142:	68fb      	ldr	r3, [r7, #12]
 8007144:	f003 0308 	and.w	r3, r3, #8
 8007148:	2b00      	cmp	r3, #0
 800714a:	d01b      	beq.n	8007184 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	f06f 0208 	mvn.w	r2, #8
 8007154:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	2204      	movs	r2, #4
 800715a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	69db      	ldr	r3, [r3, #28]
 8007162:	f003 0303 	and.w	r3, r3, #3
 8007166:	2b00      	cmp	r3, #0
 8007168:	d003      	beq.n	8007172 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800716a:	6878      	ldr	r0, [r7, #4]
 800716c:	f000 fa0f 	bl	800758e <HAL_TIM_IC_CaptureCallback>
 8007170:	e005      	b.n	800717e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007172:	6878      	ldr	r0, [r7, #4]
 8007174:	f000 fa01 	bl	800757a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007178:	6878      	ldr	r0, [r7, #4]
 800717a:	f000 fa12 	bl	80075a2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	2200      	movs	r2, #0
 8007182:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8007184:	68bb      	ldr	r3, [r7, #8]
 8007186:	f003 0310 	and.w	r3, r3, #16
 800718a:	2b00      	cmp	r3, #0
 800718c:	d020      	beq.n	80071d0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800718e:	68fb      	ldr	r3, [r7, #12]
 8007190:	f003 0310 	and.w	r3, r3, #16
 8007194:	2b00      	cmp	r3, #0
 8007196:	d01b      	beq.n	80071d0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	f06f 0210 	mvn.w	r2, #16
 80071a0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	2208      	movs	r2, #8
 80071a6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	681b      	ldr	r3, [r3, #0]
 80071ac:	69db      	ldr	r3, [r3, #28]
 80071ae:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80071b2:	2b00      	cmp	r3, #0
 80071b4:	d003      	beq.n	80071be <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80071b6:	6878      	ldr	r0, [r7, #4]
 80071b8:	f000 f9e9 	bl	800758e <HAL_TIM_IC_CaptureCallback>
 80071bc:	e005      	b.n	80071ca <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80071be:	6878      	ldr	r0, [r7, #4]
 80071c0:	f000 f9db 	bl	800757a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80071c4:	6878      	ldr	r0, [r7, #4]
 80071c6:	f000 f9ec 	bl	80075a2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	2200      	movs	r2, #0
 80071ce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80071d0:	68bb      	ldr	r3, [r7, #8]
 80071d2:	f003 0301 	and.w	r3, r3, #1
 80071d6:	2b00      	cmp	r3, #0
 80071d8:	d00c      	beq.n	80071f4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80071da:	68fb      	ldr	r3, [r7, #12]
 80071dc:	f003 0301 	and.w	r3, r3, #1
 80071e0:	2b00      	cmp	r3, #0
 80071e2:	d007      	beq.n	80071f4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	f06f 0201 	mvn.w	r2, #1
 80071ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80071ee:	6878      	ldr	r0, [r7, #4]
 80071f0:	f7fb fd80 	bl	8002cf4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80071f4:	68bb      	ldr	r3, [r7, #8]
 80071f6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80071fa:	2b00      	cmp	r3, #0
 80071fc:	d00c      	beq.n	8007218 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80071fe:	68fb      	ldr	r3, [r7, #12]
 8007200:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007204:	2b00      	cmp	r3, #0
 8007206:	d007      	beq.n	8007218 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8007210:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007212:	6878      	ldr	r0, [r7, #4]
 8007214:	f000 fd76 	bl	8007d04 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8007218:	68bb      	ldr	r3, [r7, #8]
 800721a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800721e:	2b00      	cmp	r3, #0
 8007220:	d00c      	beq.n	800723c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8007222:	68fb      	ldr	r3, [r7, #12]
 8007224:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007228:	2b00      	cmp	r3, #0
 800722a:	d007      	beq.n	800723c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8007234:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007236:	6878      	ldr	r0, [r7, #4]
 8007238:	f000 f9bd 	bl	80075b6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800723c:	68bb      	ldr	r3, [r7, #8]
 800723e:	f003 0320 	and.w	r3, r3, #32
 8007242:	2b00      	cmp	r3, #0
 8007244:	d00c      	beq.n	8007260 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8007246:	68fb      	ldr	r3, [r7, #12]
 8007248:	f003 0320 	and.w	r3, r3, #32
 800724c:	2b00      	cmp	r3, #0
 800724e:	d007      	beq.n	8007260 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	f06f 0220 	mvn.w	r2, #32
 8007258:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800725a:	6878      	ldr	r0, [r7, #4]
 800725c:	f000 fd48 	bl	8007cf0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007260:	bf00      	nop
 8007262:	3710      	adds	r7, #16
 8007264:	46bd      	mov	sp, r7
 8007266:	bd80      	pop	{r7, pc}

08007268 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007268:	b580      	push	{r7, lr}
 800726a:	b086      	sub	sp, #24
 800726c:	af00      	add	r7, sp, #0
 800726e:	60f8      	str	r0, [r7, #12]
 8007270:	60b9      	str	r1, [r7, #8]
 8007272:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007274:	2300      	movs	r3, #0
 8007276:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007278:	68fb      	ldr	r3, [r7, #12]
 800727a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800727e:	2b01      	cmp	r3, #1
 8007280:	d101      	bne.n	8007286 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8007282:	2302      	movs	r3, #2
 8007284:	e0ae      	b.n	80073e4 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8007286:	68fb      	ldr	r3, [r7, #12]
 8007288:	2201      	movs	r2, #1
 800728a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	2b0c      	cmp	r3, #12
 8007292:	f200 809f 	bhi.w	80073d4 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8007296:	a201      	add	r2, pc, #4	@ (adr r2, 800729c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8007298:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800729c:	080072d1 	.word	0x080072d1
 80072a0:	080073d5 	.word	0x080073d5
 80072a4:	080073d5 	.word	0x080073d5
 80072a8:	080073d5 	.word	0x080073d5
 80072ac:	08007311 	.word	0x08007311
 80072b0:	080073d5 	.word	0x080073d5
 80072b4:	080073d5 	.word	0x080073d5
 80072b8:	080073d5 	.word	0x080073d5
 80072bc:	08007353 	.word	0x08007353
 80072c0:	080073d5 	.word	0x080073d5
 80072c4:	080073d5 	.word	0x080073d5
 80072c8:	080073d5 	.word	0x080073d5
 80072cc:	08007393 	.word	0x08007393
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80072d0:	68fb      	ldr	r3, [r7, #12]
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	68b9      	ldr	r1, [r7, #8]
 80072d6:	4618      	mov	r0, r3
 80072d8:	f000 fa1e 	bl	8007718 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80072dc:	68fb      	ldr	r3, [r7, #12]
 80072de:	681b      	ldr	r3, [r3, #0]
 80072e0:	699a      	ldr	r2, [r3, #24]
 80072e2:	68fb      	ldr	r3, [r7, #12]
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	f042 0208 	orr.w	r2, r2, #8
 80072ea:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80072ec:	68fb      	ldr	r3, [r7, #12]
 80072ee:	681b      	ldr	r3, [r3, #0]
 80072f0:	699a      	ldr	r2, [r3, #24]
 80072f2:	68fb      	ldr	r3, [r7, #12]
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	f022 0204 	bic.w	r2, r2, #4
 80072fa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80072fc:	68fb      	ldr	r3, [r7, #12]
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	6999      	ldr	r1, [r3, #24]
 8007302:	68bb      	ldr	r3, [r7, #8]
 8007304:	691a      	ldr	r2, [r3, #16]
 8007306:	68fb      	ldr	r3, [r7, #12]
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	430a      	orrs	r2, r1
 800730c:	619a      	str	r2, [r3, #24]
      break;
 800730e:	e064      	b.n	80073da <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007310:	68fb      	ldr	r3, [r7, #12]
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	68b9      	ldr	r1, [r7, #8]
 8007316:	4618      	mov	r0, r3
 8007318:	f000 fa6e 	bl	80077f8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800731c:	68fb      	ldr	r3, [r7, #12]
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	699a      	ldr	r2, [r3, #24]
 8007322:	68fb      	ldr	r3, [r7, #12]
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800732a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800732c:	68fb      	ldr	r3, [r7, #12]
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	699a      	ldr	r2, [r3, #24]
 8007332:	68fb      	ldr	r3, [r7, #12]
 8007334:	681b      	ldr	r3, [r3, #0]
 8007336:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800733a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800733c:	68fb      	ldr	r3, [r7, #12]
 800733e:	681b      	ldr	r3, [r3, #0]
 8007340:	6999      	ldr	r1, [r3, #24]
 8007342:	68bb      	ldr	r3, [r7, #8]
 8007344:	691b      	ldr	r3, [r3, #16]
 8007346:	021a      	lsls	r2, r3, #8
 8007348:	68fb      	ldr	r3, [r7, #12]
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	430a      	orrs	r2, r1
 800734e:	619a      	str	r2, [r3, #24]
      break;
 8007350:	e043      	b.n	80073da <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007352:	68fb      	ldr	r3, [r7, #12]
 8007354:	681b      	ldr	r3, [r3, #0]
 8007356:	68b9      	ldr	r1, [r7, #8]
 8007358:	4618      	mov	r0, r3
 800735a:	f000 fac3 	bl	80078e4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800735e:	68fb      	ldr	r3, [r7, #12]
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	69da      	ldr	r2, [r3, #28]
 8007364:	68fb      	ldr	r3, [r7, #12]
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	f042 0208 	orr.w	r2, r2, #8
 800736c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800736e:	68fb      	ldr	r3, [r7, #12]
 8007370:	681b      	ldr	r3, [r3, #0]
 8007372:	69da      	ldr	r2, [r3, #28]
 8007374:	68fb      	ldr	r3, [r7, #12]
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	f022 0204 	bic.w	r2, r2, #4
 800737c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800737e:	68fb      	ldr	r3, [r7, #12]
 8007380:	681b      	ldr	r3, [r3, #0]
 8007382:	69d9      	ldr	r1, [r3, #28]
 8007384:	68bb      	ldr	r3, [r7, #8]
 8007386:	691a      	ldr	r2, [r3, #16]
 8007388:	68fb      	ldr	r3, [r7, #12]
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	430a      	orrs	r2, r1
 800738e:	61da      	str	r2, [r3, #28]
      break;
 8007390:	e023      	b.n	80073da <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007392:	68fb      	ldr	r3, [r7, #12]
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	68b9      	ldr	r1, [r7, #8]
 8007398:	4618      	mov	r0, r3
 800739a:	f000 fb17 	bl	80079cc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800739e:	68fb      	ldr	r3, [r7, #12]
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	69da      	ldr	r2, [r3, #28]
 80073a4:	68fb      	ldr	r3, [r7, #12]
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80073ac:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80073ae:	68fb      	ldr	r3, [r7, #12]
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	69da      	ldr	r2, [r3, #28]
 80073b4:	68fb      	ldr	r3, [r7, #12]
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80073bc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80073be:	68fb      	ldr	r3, [r7, #12]
 80073c0:	681b      	ldr	r3, [r3, #0]
 80073c2:	69d9      	ldr	r1, [r3, #28]
 80073c4:	68bb      	ldr	r3, [r7, #8]
 80073c6:	691b      	ldr	r3, [r3, #16]
 80073c8:	021a      	lsls	r2, r3, #8
 80073ca:	68fb      	ldr	r3, [r7, #12]
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	430a      	orrs	r2, r1
 80073d0:	61da      	str	r2, [r3, #28]
      break;
 80073d2:	e002      	b.n	80073da <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80073d4:	2301      	movs	r3, #1
 80073d6:	75fb      	strb	r3, [r7, #23]
      break;
 80073d8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80073da:	68fb      	ldr	r3, [r7, #12]
 80073dc:	2200      	movs	r2, #0
 80073de:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80073e2:	7dfb      	ldrb	r3, [r7, #23]
}
 80073e4:	4618      	mov	r0, r3
 80073e6:	3718      	adds	r7, #24
 80073e8:	46bd      	mov	sp, r7
 80073ea:	bd80      	pop	{r7, pc}

080073ec <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80073ec:	b580      	push	{r7, lr}
 80073ee:	b084      	sub	sp, #16
 80073f0:	af00      	add	r7, sp, #0
 80073f2:	6078      	str	r0, [r7, #4]
 80073f4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80073f6:	2300      	movs	r3, #0
 80073f8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007400:	2b01      	cmp	r3, #1
 8007402:	d101      	bne.n	8007408 <HAL_TIM_ConfigClockSource+0x1c>
 8007404:	2302      	movs	r3, #2
 8007406:	e0b4      	b.n	8007572 <HAL_TIM_ConfigClockSource+0x186>
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	2201      	movs	r2, #1
 800740c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	2202      	movs	r2, #2
 8007414:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	689b      	ldr	r3, [r3, #8]
 800741e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007420:	68bb      	ldr	r3, [r7, #8]
 8007422:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8007426:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007428:	68bb      	ldr	r3, [r7, #8]
 800742a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800742e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	68ba      	ldr	r2, [r7, #8]
 8007436:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007438:	683b      	ldr	r3, [r7, #0]
 800743a:	681b      	ldr	r3, [r3, #0]
 800743c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007440:	d03e      	beq.n	80074c0 <HAL_TIM_ConfigClockSource+0xd4>
 8007442:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007446:	f200 8087 	bhi.w	8007558 <HAL_TIM_ConfigClockSource+0x16c>
 800744a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800744e:	f000 8086 	beq.w	800755e <HAL_TIM_ConfigClockSource+0x172>
 8007452:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007456:	d87f      	bhi.n	8007558 <HAL_TIM_ConfigClockSource+0x16c>
 8007458:	2b70      	cmp	r3, #112	@ 0x70
 800745a:	d01a      	beq.n	8007492 <HAL_TIM_ConfigClockSource+0xa6>
 800745c:	2b70      	cmp	r3, #112	@ 0x70
 800745e:	d87b      	bhi.n	8007558 <HAL_TIM_ConfigClockSource+0x16c>
 8007460:	2b60      	cmp	r3, #96	@ 0x60
 8007462:	d050      	beq.n	8007506 <HAL_TIM_ConfigClockSource+0x11a>
 8007464:	2b60      	cmp	r3, #96	@ 0x60
 8007466:	d877      	bhi.n	8007558 <HAL_TIM_ConfigClockSource+0x16c>
 8007468:	2b50      	cmp	r3, #80	@ 0x50
 800746a:	d03c      	beq.n	80074e6 <HAL_TIM_ConfigClockSource+0xfa>
 800746c:	2b50      	cmp	r3, #80	@ 0x50
 800746e:	d873      	bhi.n	8007558 <HAL_TIM_ConfigClockSource+0x16c>
 8007470:	2b40      	cmp	r3, #64	@ 0x40
 8007472:	d058      	beq.n	8007526 <HAL_TIM_ConfigClockSource+0x13a>
 8007474:	2b40      	cmp	r3, #64	@ 0x40
 8007476:	d86f      	bhi.n	8007558 <HAL_TIM_ConfigClockSource+0x16c>
 8007478:	2b30      	cmp	r3, #48	@ 0x30
 800747a:	d064      	beq.n	8007546 <HAL_TIM_ConfigClockSource+0x15a>
 800747c:	2b30      	cmp	r3, #48	@ 0x30
 800747e:	d86b      	bhi.n	8007558 <HAL_TIM_ConfigClockSource+0x16c>
 8007480:	2b20      	cmp	r3, #32
 8007482:	d060      	beq.n	8007546 <HAL_TIM_ConfigClockSource+0x15a>
 8007484:	2b20      	cmp	r3, #32
 8007486:	d867      	bhi.n	8007558 <HAL_TIM_ConfigClockSource+0x16c>
 8007488:	2b00      	cmp	r3, #0
 800748a:	d05c      	beq.n	8007546 <HAL_TIM_ConfigClockSource+0x15a>
 800748c:	2b10      	cmp	r3, #16
 800748e:	d05a      	beq.n	8007546 <HAL_TIM_ConfigClockSource+0x15a>
 8007490:	e062      	b.n	8007558 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007496:	683b      	ldr	r3, [r7, #0]
 8007498:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800749a:	683b      	ldr	r3, [r7, #0]
 800749c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800749e:	683b      	ldr	r3, [r7, #0]
 80074a0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80074a2:	f000 fb63 	bl	8007b6c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	689b      	ldr	r3, [r3, #8]
 80074ac:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80074ae:	68bb      	ldr	r3, [r7, #8]
 80074b0:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80074b4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	68ba      	ldr	r2, [r7, #8]
 80074bc:	609a      	str	r2, [r3, #8]
      break;
 80074be:	e04f      	b.n	8007560 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80074c4:	683b      	ldr	r3, [r7, #0]
 80074c6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80074c8:	683b      	ldr	r3, [r7, #0]
 80074ca:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80074cc:	683b      	ldr	r3, [r7, #0]
 80074ce:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80074d0:	f000 fb4c 	bl	8007b6c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	689a      	ldr	r2, [r3, #8]
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	681b      	ldr	r3, [r3, #0]
 80074de:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80074e2:	609a      	str	r2, [r3, #8]
      break;
 80074e4:	e03c      	b.n	8007560 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80074ea:	683b      	ldr	r3, [r7, #0]
 80074ec:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80074ee:	683b      	ldr	r3, [r7, #0]
 80074f0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80074f2:	461a      	mov	r2, r3
 80074f4:	f000 fac0 	bl	8007a78 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	2150      	movs	r1, #80	@ 0x50
 80074fe:	4618      	mov	r0, r3
 8007500:	f000 fb19 	bl	8007b36 <TIM_ITRx_SetConfig>
      break;
 8007504:	e02c      	b.n	8007560 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800750a:	683b      	ldr	r3, [r7, #0]
 800750c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800750e:	683b      	ldr	r3, [r7, #0]
 8007510:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007512:	461a      	mov	r2, r3
 8007514:	f000 fadf 	bl	8007ad6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	2160      	movs	r1, #96	@ 0x60
 800751e:	4618      	mov	r0, r3
 8007520:	f000 fb09 	bl	8007b36 <TIM_ITRx_SetConfig>
      break;
 8007524:	e01c      	b.n	8007560 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800752a:	683b      	ldr	r3, [r7, #0]
 800752c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800752e:	683b      	ldr	r3, [r7, #0]
 8007530:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007532:	461a      	mov	r2, r3
 8007534:	f000 faa0 	bl	8007a78 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	2140      	movs	r1, #64	@ 0x40
 800753e:	4618      	mov	r0, r3
 8007540:	f000 faf9 	bl	8007b36 <TIM_ITRx_SetConfig>
      break;
 8007544:	e00c      	b.n	8007560 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	681a      	ldr	r2, [r3, #0]
 800754a:	683b      	ldr	r3, [r7, #0]
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	4619      	mov	r1, r3
 8007550:	4610      	mov	r0, r2
 8007552:	f000 faf0 	bl	8007b36 <TIM_ITRx_SetConfig>
      break;
 8007556:	e003      	b.n	8007560 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8007558:	2301      	movs	r3, #1
 800755a:	73fb      	strb	r3, [r7, #15]
      break;
 800755c:	e000      	b.n	8007560 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800755e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	2201      	movs	r2, #1
 8007564:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	2200      	movs	r2, #0
 800756c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007570:	7bfb      	ldrb	r3, [r7, #15]
}
 8007572:	4618      	mov	r0, r3
 8007574:	3710      	adds	r7, #16
 8007576:	46bd      	mov	sp, r7
 8007578:	bd80      	pop	{r7, pc}

0800757a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800757a:	b480      	push	{r7}
 800757c:	b083      	sub	sp, #12
 800757e:	af00      	add	r7, sp, #0
 8007580:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007582:	bf00      	nop
 8007584:	370c      	adds	r7, #12
 8007586:	46bd      	mov	sp, r7
 8007588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800758c:	4770      	bx	lr

0800758e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800758e:	b480      	push	{r7}
 8007590:	b083      	sub	sp, #12
 8007592:	af00      	add	r7, sp, #0
 8007594:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007596:	bf00      	nop
 8007598:	370c      	adds	r7, #12
 800759a:	46bd      	mov	sp, r7
 800759c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075a0:	4770      	bx	lr

080075a2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80075a2:	b480      	push	{r7}
 80075a4:	b083      	sub	sp, #12
 80075a6:	af00      	add	r7, sp, #0
 80075a8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80075aa:	bf00      	nop
 80075ac:	370c      	adds	r7, #12
 80075ae:	46bd      	mov	sp, r7
 80075b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075b4:	4770      	bx	lr

080075b6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80075b6:	b480      	push	{r7}
 80075b8:	b083      	sub	sp, #12
 80075ba:	af00      	add	r7, sp, #0
 80075bc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80075be:	bf00      	nop
 80075c0:	370c      	adds	r7, #12
 80075c2:	46bd      	mov	sp, r7
 80075c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075c8:	4770      	bx	lr
	...

080075cc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80075cc:	b480      	push	{r7}
 80075ce:	b085      	sub	sp, #20
 80075d0:	af00      	add	r7, sp, #0
 80075d2:	6078      	str	r0, [r7, #4]
 80075d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	681b      	ldr	r3, [r3, #0]
 80075da:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	4a43      	ldr	r2, [pc, #268]	@ (80076ec <TIM_Base_SetConfig+0x120>)
 80075e0:	4293      	cmp	r3, r2
 80075e2:	d013      	beq.n	800760c <TIM_Base_SetConfig+0x40>
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80075ea:	d00f      	beq.n	800760c <TIM_Base_SetConfig+0x40>
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	4a40      	ldr	r2, [pc, #256]	@ (80076f0 <TIM_Base_SetConfig+0x124>)
 80075f0:	4293      	cmp	r3, r2
 80075f2:	d00b      	beq.n	800760c <TIM_Base_SetConfig+0x40>
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	4a3f      	ldr	r2, [pc, #252]	@ (80076f4 <TIM_Base_SetConfig+0x128>)
 80075f8:	4293      	cmp	r3, r2
 80075fa:	d007      	beq.n	800760c <TIM_Base_SetConfig+0x40>
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	4a3e      	ldr	r2, [pc, #248]	@ (80076f8 <TIM_Base_SetConfig+0x12c>)
 8007600:	4293      	cmp	r3, r2
 8007602:	d003      	beq.n	800760c <TIM_Base_SetConfig+0x40>
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	4a3d      	ldr	r2, [pc, #244]	@ (80076fc <TIM_Base_SetConfig+0x130>)
 8007608:	4293      	cmp	r3, r2
 800760a:	d108      	bne.n	800761e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800760c:	68fb      	ldr	r3, [r7, #12]
 800760e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007612:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007614:	683b      	ldr	r3, [r7, #0]
 8007616:	685b      	ldr	r3, [r3, #4]
 8007618:	68fa      	ldr	r2, [r7, #12]
 800761a:	4313      	orrs	r3, r2
 800761c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	4a32      	ldr	r2, [pc, #200]	@ (80076ec <TIM_Base_SetConfig+0x120>)
 8007622:	4293      	cmp	r3, r2
 8007624:	d02b      	beq.n	800767e <TIM_Base_SetConfig+0xb2>
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800762c:	d027      	beq.n	800767e <TIM_Base_SetConfig+0xb2>
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	4a2f      	ldr	r2, [pc, #188]	@ (80076f0 <TIM_Base_SetConfig+0x124>)
 8007632:	4293      	cmp	r3, r2
 8007634:	d023      	beq.n	800767e <TIM_Base_SetConfig+0xb2>
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	4a2e      	ldr	r2, [pc, #184]	@ (80076f4 <TIM_Base_SetConfig+0x128>)
 800763a:	4293      	cmp	r3, r2
 800763c:	d01f      	beq.n	800767e <TIM_Base_SetConfig+0xb2>
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	4a2d      	ldr	r2, [pc, #180]	@ (80076f8 <TIM_Base_SetConfig+0x12c>)
 8007642:	4293      	cmp	r3, r2
 8007644:	d01b      	beq.n	800767e <TIM_Base_SetConfig+0xb2>
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	4a2c      	ldr	r2, [pc, #176]	@ (80076fc <TIM_Base_SetConfig+0x130>)
 800764a:	4293      	cmp	r3, r2
 800764c:	d017      	beq.n	800767e <TIM_Base_SetConfig+0xb2>
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	4a2b      	ldr	r2, [pc, #172]	@ (8007700 <TIM_Base_SetConfig+0x134>)
 8007652:	4293      	cmp	r3, r2
 8007654:	d013      	beq.n	800767e <TIM_Base_SetConfig+0xb2>
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	4a2a      	ldr	r2, [pc, #168]	@ (8007704 <TIM_Base_SetConfig+0x138>)
 800765a:	4293      	cmp	r3, r2
 800765c:	d00f      	beq.n	800767e <TIM_Base_SetConfig+0xb2>
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	4a29      	ldr	r2, [pc, #164]	@ (8007708 <TIM_Base_SetConfig+0x13c>)
 8007662:	4293      	cmp	r3, r2
 8007664:	d00b      	beq.n	800767e <TIM_Base_SetConfig+0xb2>
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	4a28      	ldr	r2, [pc, #160]	@ (800770c <TIM_Base_SetConfig+0x140>)
 800766a:	4293      	cmp	r3, r2
 800766c:	d007      	beq.n	800767e <TIM_Base_SetConfig+0xb2>
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	4a27      	ldr	r2, [pc, #156]	@ (8007710 <TIM_Base_SetConfig+0x144>)
 8007672:	4293      	cmp	r3, r2
 8007674:	d003      	beq.n	800767e <TIM_Base_SetConfig+0xb2>
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	4a26      	ldr	r2, [pc, #152]	@ (8007714 <TIM_Base_SetConfig+0x148>)
 800767a:	4293      	cmp	r3, r2
 800767c:	d108      	bne.n	8007690 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800767e:	68fb      	ldr	r3, [r7, #12]
 8007680:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007684:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007686:	683b      	ldr	r3, [r7, #0]
 8007688:	68db      	ldr	r3, [r3, #12]
 800768a:	68fa      	ldr	r2, [r7, #12]
 800768c:	4313      	orrs	r3, r2
 800768e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007690:	68fb      	ldr	r3, [r7, #12]
 8007692:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8007696:	683b      	ldr	r3, [r7, #0]
 8007698:	695b      	ldr	r3, [r3, #20]
 800769a:	4313      	orrs	r3, r2
 800769c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800769e:	683b      	ldr	r3, [r7, #0]
 80076a0:	689a      	ldr	r2, [r3, #8]
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80076a6:	683b      	ldr	r3, [r7, #0]
 80076a8:	681a      	ldr	r2, [r3, #0]
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	4a0e      	ldr	r2, [pc, #56]	@ (80076ec <TIM_Base_SetConfig+0x120>)
 80076b2:	4293      	cmp	r3, r2
 80076b4:	d003      	beq.n	80076be <TIM_Base_SetConfig+0xf2>
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	4a10      	ldr	r2, [pc, #64]	@ (80076fc <TIM_Base_SetConfig+0x130>)
 80076ba:	4293      	cmp	r3, r2
 80076bc:	d103      	bne.n	80076c6 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80076be:	683b      	ldr	r3, [r7, #0]
 80076c0:	691a      	ldr	r2, [r3, #16]
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	681b      	ldr	r3, [r3, #0]
 80076ca:	f043 0204 	orr.w	r2, r3, #4
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	2201      	movs	r2, #1
 80076d6:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	68fa      	ldr	r2, [r7, #12]
 80076dc:	601a      	str	r2, [r3, #0]
}
 80076de:	bf00      	nop
 80076e0:	3714      	adds	r7, #20
 80076e2:	46bd      	mov	sp, r7
 80076e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076e8:	4770      	bx	lr
 80076ea:	bf00      	nop
 80076ec:	40010000 	.word	0x40010000
 80076f0:	40000400 	.word	0x40000400
 80076f4:	40000800 	.word	0x40000800
 80076f8:	40000c00 	.word	0x40000c00
 80076fc:	40010400 	.word	0x40010400
 8007700:	40014000 	.word	0x40014000
 8007704:	40014400 	.word	0x40014400
 8007708:	40014800 	.word	0x40014800
 800770c:	40001800 	.word	0x40001800
 8007710:	40001c00 	.word	0x40001c00
 8007714:	40002000 	.word	0x40002000

08007718 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007718:	b480      	push	{r7}
 800771a:	b087      	sub	sp, #28
 800771c:	af00      	add	r7, sp, #0
 800771e:	6078      	str	r0, [r7, #4]
 8007720:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	6a1b      	ldr	r3, [r3, #32]
 8007726:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	6a1b      	ldr	r3, [r3, #32]
 800772c:	f023 0201 	bic.w	r2, r3, #1
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	685b      	ldr	r3, [r3, #4]
 8007738:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	699b      	ldr	r3, [r3, #24]
 800773e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007740:	68fb      	ldr	r3, [r7, #12]
 8007742:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007746:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007748:	68fb      	ldr	r3, [r7, #12]
 800774a:	f023 0303 	bic.w	r3, r3, #3
 800774e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007750:	683b      	ldr	r3, [r7, #0]
 8007752:	681b      	ldr	r3, [r3, #0]
 8007754:	68fa      	ldr	r2, [r7, #12]
 8007756:	4313      	orrs	r3, r2
 8007758:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800775a:	697b      	ldr	r3, [r7, #20]
 800775c:	f023 0302 	bic.w	r3, r3, #2
 8007760:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007762:	683b      	ldr	r3, [r7, #0]
 8007764:	689b      	ldr	r3, [r3, #8]
 8007766:	697a      	ldr	r2, [r7, #20]
 8007768:	4313      	orrs	r3, r2
 800776a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	4a20      	ldr	r2, [pc, #128]	@ (80077f0 <TIM_OC1_SetConfig+0xd8>)
 8007770:	4293      	cmp	r3, r2
 8007772:	d003      	beq.n	800777c <TIM_OC1_SetConfig+0x64>
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	4a1f      	ldr	r2, [pc, #124]	@ (80077f4 <TIM_OC1_SetConfig+0xdc>)
 8007778:	4293      	cmp	r3, r2
 800777a:	d10c      	bne.n	8007796 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800777c:	697b      	ldr	r3, [r7, #20]
 800777e:	f023 0308 	bic.w	r3, r3, #8
 8007782:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007784:	683b      	ldr	r3, [r7, #0]
 8007786:	68db      	ldr	r3, [r3, #12]
 8007788:	697a      	ldr	r2, [r7, #20]
 800778a:	4313      	orrs	r3, r2
 800778c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800778e:	697b      	ldr	r3, [r7, #20]
 8007790:	f023 0304 	bic.w	r3, r3, #4
 8007794:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	4a15      	ldr	r2, [pc, #84]	@ (80077f0 <TIM_OC1_SetConfig+0xd8>)
 800779a:	4293      	cmp	r3, r2
 800779c:	d003      	beq.n	80077a6 <TIM_OC1_SetConfig+0x8e>
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	4a14      	ldr	r2, [pc, #80]	@ (80077f4 <TIM_OC1_SetConfig+0xdc>)
 80077a2:	4293      	cmp	r3, r2
 80077a4:	d111      	bne.n	80077ca <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80077a6:	693b      	ldr	r3, [r7, #16]
 80077a8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80077ac:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80077ae:	693b      	ldr	r3, [r7, #16]
 80077b0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80077b4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80077b6:	683b      	ldr	r3, [r7, #0]
 80077b8:	695b      	ldr	r3, [r3, #20]
 80077ba:	693a      	ldr	r2, [r7, #16]
 80077bc:	4313      	orrs	r3, r2
 80077be:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80077c0:	683b      	ldr	r3, [r7, #0]
 80077c2:	699b      	ldr	r3, [r3, #24]
 80077c4:	693a      	ldr	r2, [r7, #16]
 80077c6:	4313      	orrs	r3, r2
 80077c8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	693a      	ldr	r2, [r7, #16]
 80077ce:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	68fa      	ldr	r2, [r7, #12]
 80077d4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80077d6:	683b      	ldr	r3, [r7, #0]
 80077d8:	685a      	ldr	r2, [r3, #4]
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	697a      	ldr	r2, [r7, #20]
 80077e2:	621a      	str	r2, [r3, #32]
}
 80077e4:	bf00      	nop
 80077e6:	371c      	adds	r7, #28
 80077e8:	46bd      	mov	sp, r7
 80077ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077ee:	4770      	bx	lr
 80077f0:	40010000 	.word	0x40010000
 80077f4:	40010400 	.word	0x40010400

080077f8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80077f8:	b480      	push	{r7}
 80077fa:	b087      	sub	sp, #28
 80077fc:	af00      	add	r7, sp, #0
 80077fe:	6078      	str	r0, [r7, #4]
 8007800:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	6a1b      	ldr	r3, [r3, #32]
 8007806:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	6a1b      	ldr	r3, [r3, #32]
 800780c:	f023 0210 	bic.w	r2, r3, #16
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	685b      	ldr	r3, [r3, #4]
 8007818:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	699b      	ldr	r3, [r3, #24]
 800781e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007820:	68fb      	ldr	r3, [r7, #12]
 8007822:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007826:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007828:	68fb      	ldr	r3, [r7, #12]
 800782a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800782e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007830:	683b      	ldr	r3, [r7, #0]
 8007832:	681b      	ldr	r3, [r3, #0]
 8007834:	021b      	lsls	r3, r3, #8
 8007836:	68fa      	ldr	r2, [r7, #12]
 8007838:	4313      	orrs	r3, r2
 800783a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800783c:	697b      	ldr	r3, [r7, #20]
 800783e:	f023 0320 	bic.w	r3, r3, #32
 8007842:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007844:	683b      	ldr	r3, [r7, #0]
 8007846:	689b      	ldr	r3, [r3, #8]
 8007848:	011b      	lsls	r3, r3, #4
 800784a:	697a      	ldr	r2, [r7, #20]
 800784c:	4313      	orrs	r3, r2
 800784e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	4a22      	ldr	r2, [pc, #136]	@ (80078dc <TIM_OC2_SetConfig+0xe4>)
 8007854:	4293      	cmp	r3, r2
 8007856:	d003      	beq.n	8007860 <TIM_OC2_SetConfig+0x68>
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	4a21      	ldr	r2, [pc, #132]	@ (80078e0 <TIM_OC2_SetConfig+0xe8>)
 800785c:	4293      	cmp	r3, r2
 800785e:	d10d      	bne.n	800787c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007860:	697b      	ldr	r3, [r7, #20]
 8007862:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007866:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007868:	683b      	ldr	r3, [r7, #0]
 800786a:	68db      	ldr	r3, [r3, #12]
 800786c:	011b      	lsls	r3, r3, #4
 800786e:	697a      	ldr	r2, [r7, #20]
 8007870:	4313      	orrs	r3, r2
 8007872:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007874:	697b      	ldr	r3, [r7, #20]
 8007876:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800787a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	4a17      	ldr	r2, [pc, #92]	@ (80078dc <TIM_OC2_SetConfig+0xe4>)
 8007880:	4293      	cmp	r3, r2
 8007882:	d003      	beq.n	800788c <TIM_OC2_SetConfig+0x94>
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	4a16      	ldr	r2, [pc, #88]	@ (80078e0 <TIM_OC2_SetConfig+0xe8>)
 8007888:	4293      	cmp	r3, r2
 800788a:	d113      	bne.n	80078b4 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800788c:	693b      	ldr	r3, [r7, #16]
 800788e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007892:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007894:	693b      	ldr	r3, [r7, #16]
 8007896:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800789a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800789c:	683b      	ldr	r3, [r7, #0]
 800789e:	695b      	ldr	r3, [r3, #20]
 80078a0:	009b      	lsls	r3, r3, #2
 80078a2:	693a      	ldr	r2, [r7, #16]
 80078a4:	4313      	orrs	r3, r2
 80078a6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80078a8:	683b      	ldr	r3, [r7, #0]
 80078aa:	699b      	ldr	r3, [r3, #24]
 80078ac:	009b      	lsls	r3, r3, #2
 80078ae:	693a      	ldr	r2, [r7, #16]
 80078b0:	4313      	orrs	r3, r2
 80078b2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	693a      	ldr	r2, [r7, #16]
 80078b8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	68fa      	ldr	r2, [r7, #12]
 80078be:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80078c0:	683b      	ldr	r3, [r7, #0]
 80078c2:	685a      	ldr	r2, [r3, #4]
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	697a      	ldr	r2, [r7, #20]
 80078cc:	621a      	str	r2, [r3, #32]
}
 80078ce:	bf00      	nop
 80078d0:	371c      	adds	r7, #28
 80078d2:	46bd      	mov	sp, r7
 80078d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078d8:	4770      	bx	lr
 80078da:	bf00      	nop
 80078dc:	40010000 	.word	0x40010000
 80078e0:	40010400 	.word	0x40010400

080078e4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80078e4:	b480      	push	{r7}
 80078e6:	b087      	sub	sp, #28
 80078e8:	af00      	add	r7, sp, #0
 80078ea:	6078      	str	r0, [r7, #4]
 80078ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	6a1b      	ldr	r3, [r3, #32]
 80078f2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	6a1b      	ldr	r3, [r3, #32]
 80078f8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	685b      	ldr	r3, [r3, #4]
 8007904:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	69db      	ldr	r3, [r3, #28]
 800790a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800790c:	68fb      	ldr	r3, [r7, #12]
 800790e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007912:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007914:	68fb      	ldr	r3, [r7, #12]
 8007916:	f023 0303 	bic.w	r3, r3, #3
 800791a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800791c:	683b      	ldr	r3, [r7, #0]
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	68fa      	ldr	r2, [r7, #12]
 8007922:	4313      	orrs	r3, r2
 8007924:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007926:	697b      	ldr	r3, [r7, #20]
 8007928:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800792c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800792e:	683b      	ldr	r3, [r7, #0]
 8007930:	689b      	ldr	r3, [r3, #8]
 8007932:	021b      	lsls	r3, r3, #8
 8007934:	697a      	ldr	r2, [r7, #20]
 8007936:	4313      	orrs	r3, r2
 8007938:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	4a21      	ldr	r2, [pc, #132]	@ (80079c4 <TIM_OC3_SetConfig+0xe0>)
 800793e:	4293      	cmp	r3, r2
 8007940:	d003      	beq.n	800794a <TIM_OC3_SetConfig+0x66>
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	4a20      	ldr	r2, [pc, #128]	@ (80079c8 <TIM_OC3_SetConfig+0xe4>)
 8007946:	4293      	cmp	r3, r2
 8007948:	d10d      	bne.n	8007966 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800794a:	697b      	ldr	r3, [r7, #20]
 800794c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007950:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007952:	683b      	ldr	r3, [r7, #0]
 8007954:	68db      	ldr	r3, [r3, #12]
 8007956:	021b      	lsls	r3, r3, #8
 8007958:	697a      	ldr	r2, [r7, #20]
 800795a:	4313      	orrs	r3, r2
 800795c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800795e:	697b      	ldr	r3, [r7, #20]
 8007960:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007964:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	4a16      	ldr	r2, [pc, #88]	@ (80079c4 <TIM_OC3_SetConfig+0xe0>)
 800796a:	4293      	cmp	r3, r2
 800796c:	d003      	beq.n	8007976 <TIM_OC3_SetConfig+0x92>
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	4a15      	ldr	r2, [pc, #84]	@ (80079c8 <TIM_OC3_SetConfig+0xe4>)
 8007972:	4293      	cmp	r3, r2
 8007974:	d113      	bne.n	800799e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007976:	693b      	ldr	r3, [r7, #16]
 8007978:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800797c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800797e:	693b      	ldr	r3, [r7, #16]
 8007980:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007984:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007986:	683b      	ldr	r3, [r7, #0]
 8007988:	695b      	ldr	r3, [r3, #20]
 800798a:	011b      	lsls	r3, r3, #4
 800798c:	693a      	ldr	r2, [r7, #16]
 800798e:	4313      	orrs	r3, r2
 8007990:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007992:	683b      	ldr	r3, [r7, #0]
 8007994:	699b      	ldr	r3, [r3, #24]
 8007996:	011b      	lsls	r3, r3, #4
 8007998:	693a      	ldr	r2, [r7, #16]
 800799a:	4313      	orrs	r3, r2
 800799c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	693a      	ldr	r2, [r7, #16]
 80079a2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	68fa      	ldr	r2, [r7, #12]
 80079a8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80079aa:	683b      	ldr	r3, [r7, #0]
 80079ac:	685a      	ldr	r2, [r3, #4]
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	697a      	ldr	r2, [r7, #20]
 80079b6:	621a      	str	r2, [r3, #32]
}
 80079b8:	bf00      	nop
 80079ba:	371c      	adds	r7, #28
 80079bc:	46bd      	mov	sp, r7
 80079be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079c2:	4770      	bx	lr
 80079c4:	40010000 	.word	0x40010000
 80079c8:	40010400 	.word	0x40010400

080079cc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80079cc:	b480      	push	{r7}
 80079ce:	b087      	sub	sp, #28
 80079d0:	af00      	add	r7, sp, #0
 80079d2:	6078      	str	r0, [r7, #4]
 80079d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	6a1b      	ldr	r3, [r3, #32]
 80079da:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	6a1b      	ldr	r3, [r3, #32]
 80079e0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	685b      	ldr	r3, [r3, #4]
 80079ec:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	69db      	ldr	r3, [r3, #28]
 80079f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80079f4:	68fb      	ldr	r3, [r7, #12]
 80079f6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80079fa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80079fc:	68fb      	ldr	r3, [r7, #12]
 80079fe:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007a02:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007a04:	683b      	ldr	r3, [r7, #0]
 8007a06:	681b      	ldr	r3, [r3, #0]
 8007a08:	021b      	lsls	r3, r3, #8
 8007a0a:	68fa      	ldr	r2, [r7, #12]
 8007a0c:	4313      	orrs	r3, r2
 8007a0e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007a10:	693b      	ldr	r3, [r7, #16]
 8007a12:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007a16:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007a18:	683b      	ldr	r3, [r7, #0]
 8007a1a:	689b      	ldr	r3, [r3, #8]
 8007a1c:	031b      	lsls	r3, r3, #12
 8007a1e:	693a      	ldr	r2, [r7, #16]
 8007a20:	4313      	orrs	r3, r2
 8007a22:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	4a12      	ldr	r2, [pc, #72]	@ (8007a70 <TIM_OC4_SetConfig+0xa4>)
 8007a28:	4293      	cmp	r3, r2
 8007a2a:	d003      	beq.n	8007a34 <TIM_OC4_SetConfig+0x68>
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	4a11      	ldr	r2, [pc, #68]	@ (8007a74 <TIM_OC4_SetConfig+0xa8>)
 8007a30:	4293      	cmp	r3, r2
 8007a32:	d109      	bne.n	8007a48 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007a34:	697b      	ldr	r3, [r7, #20]
 8007a36:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007a3a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007a3c:	683b      	ldr	r3, [r7, #0]
 8007a3e:	695b      	ldr	r3, [r3, #20]
 8007a40:	019b      	lsls	r3, r3, #6
 8007a42:	697a      	ldr	r2, [r7, #20]
 8007a44:	4313      	orrs	r3, r2
 8007a46:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	697a      	ldr	r2, [r7, #20]
 8007a4c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	68fa      	ldr	r2, [r7, #12]
 8007a52:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007a54:	683b      	ldr	r3, [r7, #0]
 8007a56:	685a      	ldr	r2, [r3, #4]
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	693a      	ldr	r2, [r7, #16]
 8007a60:	621a      	str	r2, [r3, #32]
}
 8007a62:	bf00      	nop
 8007a64:	371c      	adds	r7, #28
 8007a66:	46bd      	mov	sp, r7
 8007a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a6c:	4770      	bx	lr
 8007a6e:	bf00      	nop
 8007a70:	40010000 	.word	0x40010000
 8007a74:	40010400 	.word	0x40010400

08007a78 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007a78:	b480      	push	{r7}
 8007a7a:	b087      	sub	sp, #28
 8007a7c:	af00      	add	r7, sp, #0
 8007a7e:	60f8      	str	r0, [r7, #12]
 8007a80:	60b9      	str	r1, [r7, #8]
 8007a82:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007a84:	68fb      	ldr	r3, [r7, #12]
 8007a86:	6a1b      	ldr	r3, [r3, #32]
 8007a88:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007a8a:	68fb      	ldr	r3, [r7, #12]
 8007a8c:	6a1b      	ldr	r3, [r3, #32]
 8007a8e:	f023 0201 	bic.w	r2, r3, #1
 8007a92:	68fb      	ldr	r3, [r7, #12]
 8007a94:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007a96:	68fb      	ldr	r3, [r7, #12]
 8007a98:	699b      	ldr	r3, [r3, #24]
 8007a9a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007a9c:	693b      	ldr	r3, [r7, #16]
 8007a9e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007aa2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	011b      	lsls	r3, r3, #4
 8007aa8:	693a      	ldr	r2, [r7, #16]
 8007aaa:	4313      	orrs	r3, r2
 8007aac:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007aae:	697b      	ldr	r3, [r7, #20]
 8007ab0:	f023 030a 	bic.w	r3, r3, #10
 8007ab4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007ab6:	697a      	ldr	r2, [r7, #20]
 8007ab8:	68bb      	ldr	r3, [r7, #8]
 8007aba:	4313      	orrs	r3, r2
 8007abc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007abe:	68fb      	ldr	r3, [r7, #12]
 8007ac0:	693a      	ldr	r2, [r7, #16]
 8007ac2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007ac4:	68fb      	ldr	r3, [r7, #12]
 8007ac6:	697a      	ldr	r2, [r7, #20]
 8007ac8:	621a      	str	r2, [r3, #32]
}
 8007aca:	bf00      	nop
 8007acc:	371c      	adds	r7, #28
 8007ace:	46bd      	mov	sp, r7
 8007ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ad4:	4770      	bx	lr

08007ad6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007ad6:	b480      	push	{r7}
 8007ad8:	b087      	sub	sp, #28
 8007ada:	af00      	add	r7, sp, #0
 8007adc:	60f8      	str	r0, [r7, #12]
 8007ade:	60b9      	str	r1, [r7, #8]
 8007ae0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8007ae2:	68fb      	ldr	r3, [r7, #12]
 8007ae4:	6a1b      	ldr	r3, [r3, #32]
 8007ae6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007ae8:	68fb      	ldr	r3, [r7, #12]
 8007aea:	6a1b      	ldr	r3, [r3, #32]
 8007aec:	f023 0210 	bic.w	r2, r3, #16
 8007af0:	68fb      	ldr	r3, [r7, #12]
 8007af2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007af4:	68fb      	ldr	r3, [r7, #12]
 8007af6:	699b      	ldr	r3, [r3, #24]
 8007af8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007afa:	693b      	ldr	r3, [r7, #16]
 8007afc:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007b00:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	031b      	lsls	r3, r3, #12
 8007b06:	693a      	ldr	r2, [r7, #16]
 8007b08:	4313      	orrs	r3, r2
 8007b0a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007b0c:	697b      	ldr	r3, [r7, #20]
 8007b0e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8007b12:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007b14:	68bb      	ldr	r3, [r7, #8]
 8007b16:	011b      	lsls	r3, r3, #4
 8007b18:	697a      	ldr	r2, [r7, #20]
 8007b1a:	4313      	orrs	r3, r2
 8007b1c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007b1e:	68fb      	ldr	r3, [r7, #12]
 8007b20:	693a      	ldr	r2, [r7, #16]
 8007b22:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007b24:	68fb      	ldr	r3, [r7, #12]
 8007b26:	697a      	ldr	r2, [r7, #20]
 8007b28:	621a      	str	r2, [r3, #32]
}
 8007b2a:	bf00      	nop
 8007b2c:	371c      	adds	r7, #28
 8007b2e:	46bd      	mov	sp, r7
 8007b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b34:	4770      	bx	lr

08007b36 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007b36:	b480      	push	{r7}
 8007b38:	b085      	sub	sp, #20
 8007b3a:	af00      	add	r7, sp, #0
 8007b3c:	6078      	str	r0, [r7, #4]
 8007b3e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	689b      	ldr	r3, [r3, #8]
 8007b44:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007b46:	68fb      	ldr	r3, [r7, #12]
 8007b48:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007b4c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007b4e:	683a      	ldr	r2, [r7, #0]
 8007b50:	68fb      	ldr	r3, [r7, #12]
 8007b52:	4313      	orrs	r3, r2
 8007b54:	f043 0307 	orr.w	r3, r3, #7
 8007b58:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	68fa      	ldr	r2, [r7, #12]
 8007b5e:	609a      	str	r2, [r3, #8]
}
 8007b60:	bf00      	nop
 8007b62:	3714      	adds	r7, #20
 8007b64:	46bd      	mov	sp, r7
 8007b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b6a:	4770      	bx	lr

08007b6c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007b6c:	b480      	push	{r7}
 8007b6e:	b087      	sub	sp, #28
 8007b70:	af00      	add	r7, sp, #0
 8007b72:	60f8      	str	r0, [r7, #12]
 8007b74:	60b9      	str	r1, [r7, #8]
 8007b76:	607a      	str	r2, [r7, #4]
 8007b78:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007b7a:	68fb      	ldr	r3, [r7, #12]
 8007b7c:	689b      	ldr	r3, [r3, #8]
 8007b7e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007b80:	697b      	ldr	r3, [r7, #20]
 8007b82:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007b86:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007b88:	683b      	ldr	r3, [r7, #0]
 8007b8a:	021a      	lsls	r2, r3, #8
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	431a      	orrs	r2, r3
 8007b90:	68bb      	ldr	r3, [r7, #8]
 8007b92:	4313      	orrs	r3, r2
 8007b94:	697a      	ldr	r2, [r7, #20]
 8007b96:	4313      	orrs	r3, r2
 8007b98:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007b9a:	68fb      	ldr	r3, [r7, #12]
 8007b9c:	697a      	ldr	r2, [r7, #20]
 8007b9e:	609a      	str	r2, [r3, #8]
}
 8007ba0:	bf00      	nop
 8007ba2:	371c      	adds	r7, #28
 8007ba4:	46bd      	mov	sp, r7
 8007ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007baa:	4770      	bx	lr

08007bac <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007bac:	b480      	push	{r7}
 8007bae:	b087      	sub	sp, #28
 8007bb0:	af00      	add	r7, sp, #0
 8007bb2:	60f8      	str	r0, [r7, #12]
 8007bb4:	60b9      	str	r1, [r7, #8]
 8007bb6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007bb8:	68bb      	ldr	r3, [r7, #8]
 8007bba:	f003 031f 	and.w	r3, r3, #31
 8007bbe:	2201      	movs	r2, #1
 8007bc0:	fa02 f303 	lsl.w	r3, r2, r3
 8007bc4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007bc6:	68fb      	ldr	r3, [r7, #12]
 8007bc8:	6a1a      	ldr	r2, [r3, #32]
 8007bca:	697b      	ldr	r3, [r7, #20]
 8007bcc:	43db      	mvns	r3, r3
 8007bce:	401a      	ands	r2, r3
 8007bd0:	68fb      	ldr	r3, [r7, #12]
 8007bd2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007bd4:	68fb      	ldr	r3, [r7, #12]
 8007bd6:	6a1a      	ldr	r2, [r3, #32]
 8007bd8:	68bb      	ldr	r3, [r7, #8]
 8007bda:	f003 031f 	and.w	r3, r3, #31
 8007bde:	6879      	ldr	r1, [r7, #4]
 8007be0:	fa01 f303 	lsl.w	r3, r1, r3
 8007be4:	431a      	orrs	r2, r3
 8007be6:	68fb      	ldr	r3, [r7, #12]
 8007be8:	621a      	str	r2, [r3, #32]
}
 8007bea:	bf00      	nop
 8007bec:	371c      	adds	r7, #28
 8007bee:	46bd      	mov	sp, r7
 8007bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bf4:	4770      	bx	lr
	...

08007bf8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007bf8:	b480      	push	{r7}
 8007bfa:	b085      	sub	sp, #20
 8007bfc:	af00      	add	r7, sp, #0
 8007bfe:	6078      	str	r0, [r7, #4]
 8007c00:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007c08:	2b01      	cmp	r3, #1
 8007c0a:	d101      	bne.n	8007c10 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007c0c:	2302      	movs	r3, #2
 8007c0e:	e05a      	b.n	8007cc6 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	2201      	movs	r2, #1
 8007c14:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	2202      	movs	r2, #2
 8007c1c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	681b      	ldr	r3, [r3, #0]
 8007c24:	685b      	ldr	r3, [r3, #4]
 8007c26:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	681b      	ldr	r3, [r3, #0]
 8007c2c:	689b      	ldr	r3, [r3, #8]
 8007c2e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007c30:	68fb      	ldr	r3, [r7, #12]
 8007c32:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007c36:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007c38:	683b      	ldr	r3, [r7, #0]
 8007c3a:	681b      	ldr	r3, [r3, #0]
 8007c3c:	68fa      	ldr	r2, [r7, #12]
 8007c3e:	4313      	orrs	r3, r2
 8007c40:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	681b      	ldr	r3, [r3, #0]
 8007c46:	68fa      	ldr	r2, [r7, #12]
 8007c48:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	681b      	ldr	r3, [r3, #0]
 8007c4e:	4a21      	ldr	r2, [pc, #132]	@ (8007cd4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8007c50:	4293      	cmp	r3, r2
 8007c52:	d022      	beq.n	8007c9a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	681b      	ldr	r3, [r3, #0]
 8007c58:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007c5c:	d01d      	beq.n	8007c9a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	681b      	ldr	r3, [r3, #0]
 8007c62:	4a1d      	ldr	r2, [pc, #116]	@ (8007cd8 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8007c64:	4293      	cmp	r3, r2
 8007c66:	d018      	beq.n	8007c9a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	681b      	ldr	r3, [r3, #0]
 8007c6c:	4a1b      	ldr	r2, [pc, #108]	@ (8007cdc <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8007c6e:	4293      	cmp	r3, r2
 8007c70:	d013      	beq.n	8007c9a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	681b      	ldr	r3, [r3, #0]
 8007c76:	4a1a      	ldr	r2, [pc, #104]	@ (8007ce0 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8007c78:	4293      	cmp	r3, r2
 8007c7a:	d00e      	beq.n	8007c9a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	681b      	ldr	r3, [r3, #0]
 8007c80:	4a18      	ldr	r2, [pc, #96]	@ (8007ce4 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8007c82:	4293      	cmp	r3, r2
 8007c84:	d009      	beq.n	8007c9a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	681b      	ldr	r3, [r3, #0]
 8007c8a:	4a17      	ldr	r2, [pc, #92]	@ (8007ce8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007c8c:	4293      	cmp	r3, r2
 8007c8e:	d004      	beq.n	8007c9a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	681b      	ldr	r3, [r3, #0]
 8007c94:	4a15      	ldr	r2, [pc, #84]	@ (8007cec <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8007c96:	4293      	cmp	r3, r2
 8007c98:	d10c      	bne.n	8007cb4 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007c9a:	68bb      	ldr	r3, [r7, #8]
 8007c9c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007ca0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007ca2:	683b      	ldr	r3, [r7, #0]
 8007ca4:	685b      	ldr	r3, [r3, #4]
 8007ca6:	68ba      	ldr	r2, [r7, #8]
 8007ca8:	4313      	orrs	r3, r2
 8007caa:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	681b      	ldr	r3, [r3, #0]
 8007cb0:	68ba      	ldr	r2, [r7, #8]
 8007cb2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	2201      	movs	r2, #1
 8007cb8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	2200      	movs	r2, #0
 8007cc0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007cc4:	2300      	movs	r3, #0
}
 8007cc6:	4618      	mov	r0, r3
 8007cc8:	3714      	adds	r7, #20
 8007cca:	46bd      	mov	sp, r7
 8007ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cd0:	4770      	bx	lr
 8007cd2:	bf00      	nop
 8007cd4:	40010000 	.word	0x40010000
 8007cd8:	40000400 	.word	0x40000400
 8007cdc:	40000800 	.word	0x40000800
 8007ce0:	40000c00 	.word	0x40000c00
 8007ce4:	40010400 	.word	0x40010400
 8007ce8:	40014000 	.word	0x40014000
 8007cec:	40001800 	.word	0x40001800

08007cf0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007cf0:	b480      	push	{r7}
 8007cf2:	b083      	sub	sp, #12
 8007cf4:	af00      	add	r7, sp, #0
 8007cf6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007cf8:	bf00      	nop
 8007cfa:	370c      	adds	r7, #12
 8007cfc:	46bd      	mov	sp, r7
 8007cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d02:	4770      	bx	lr

08007d04 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007d04:	b480      	push	{r7}
 8007d06:	b083      	sub	sp, #12
 8007d08:	af00      	add	r7, sp, #0
 8007d0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007d0c:	bf00      	nop
 8007d0e:	370c      	adds	r7, #12
 8007d10:	46bd      	mov	sp, r7
 8007d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d16:	4770      	bx	lr

08007d18 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007d18:	b580      	push	{r7, lr}
 8007d1a:	b082      	sub	sp, #8
 8007d1c:	af00      	add	r7, sp, #0
 8007d1e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	2b00      	cmp	r3, #0
 8007d24:	d101      	bne.n	8007d2a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007d26:	2301      	movs	r3, #1
 8007d28:	e042      	b.n	8007db0 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007d30:	b2db      	uxtb	r3, r3
 8007d32:	2b00      	cmp	r3, #0
 8007d34:	d106      	bne.n	8007d44 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	2200      	movs	r2, #0
 8007d3a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007d3e:	6878      	ldr	r0, [r7, #4]
 8007d40:	f7fb fca4 	bl	800368c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	2224      	movs	r2, #36	@ 0x24
 8007d48:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	681b      	ldr	r3, [r3, #0]
 8007d50:	68da      	ldr	r2, [r3, #12]
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	681b      	ldr	r3, [r3, #0]
 8007d56:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007d5a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007d5c:	6878      	ldr	r0, [r7, #4]
 8007d5e:	f000 fe09 	bl	8008974 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	681b      	ldr	r3, [r3, #0]
 8007d66:	691a      	ldr	r2, [r3, #16]
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007d70:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	681b      	ldr	r3, [r3, #0]
 8007d76:	695a      	ldr	r2, [r3, #20]
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	681b      	ldr	r3, [r3, #0]
 8007d7c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007d80:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	681b      	ldr	r3, [r3, #0]
 8007d86:	68da      	ldr	r2, [r3, #12]
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	681b      	ldr	r3, [r3, #0]
 8007d8c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007d90:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	2200      	movs	r2, #0
 8007d96:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	2220      	movs	r2, #32
 8007d9c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	2220      	movs	r2, #32
 8007da4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	2200      	movs	r2, #0
 8007dac:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8007dae:	2300      	movs	r3, #0
}
 8007db0:	4618      	mov	r0, r3
 8007db2:	3708      	adds	r7, #8
 8007db4:	46bd      	mov	sp, r7
 8007db6:	bd80      	pop	{r7, pc}

08007db8 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007db8:	b580      	push	{r7, lr}
 8007dba:	b08a      	sub	sp, #40	@ 0x28
 8007dbc:	af02      	add	r7, sp, #8
 8007dbe:	60f8      	str	r0, [r7, #12]
 8007dc0:	60b9      	str	r1, [r7, #8]
 8007dc2:	603b      	str	r3, [r7, #0]
 8007dc4:	4613      	mov	r3, r2
 8007dc6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8007dc8:	2300      	movs	r3, #0
 8007dca:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007dcc:	68fb      	ldr	r3, [r7, #12]
 8007dce:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007dd2:	b2db      	uxtb	r3, r3
 8007dd4:	2b20      	cmp	r3, #32
 8007dd6:	d175      	bne.n	8007ec4 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8007dd8:	68bb      	ldr	r3, [r7, #8]
 8007dda:	2b00      	cmp	r3, #0
 8007ddc:	d002      	beq.n	8007de4 <HAL_UART_Transmit+0x2c>
 8007dde:	88fb      	ldrh	r3, [r7, #6]
 8007de0:	2b00      	cmp	r3, #0
 8007de2:	d101      	bne.n	8007de8 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8007de4:	2301      	movs	r3, #1
 8007de6:	e06e      	b.n	8007ec6 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007de8:	68fb      	ldr	r3, [r7, #12]
 8007dea:	2200      	movs	r2, #0
 8007dec:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007dee:	68fb      	ldr	r3, [r7, #12]
 8007df0:	2221      	movs	r2, #33	@ 0x21
 8007df2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007df6:	f7fc f9c7 	bl	8004188 <HAL_GetTick>
 8007dfa:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8007dfc:	68fb      	ldr	r3, [r7, #12]
 8007dfe:	88fa      	ldrh	r2, [r7, #6]
 8007e00:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8007e02:	68fb      	ldr	r3, [r7, #12]
 8007e04:	88fa      	ldrh	r2, [r7, #6]
 8007e06:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007e08:	68fb      	ldr	r3, [r7, #12]
 8007e0a:	689b      	ldr	r3, [r3, #8]
 8007e0c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007e10:	d108      	bne.n	8007e24 <HAL_UART_Transmit+0x6c>
 8007e12:	68fb      	ldr	r3, [r7, #12]
 8007e14:	691b      	ldr	r3, [r3, #16]
 8007e16:	2b00      	cmp	r3, #0
 8007e18:	d104      	bne.n	8007e24 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8007e1a:	2300      	movs	r3, #0
 8007e1c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007e1e:	68bb      	ldr	r3, [r7, #8]
 8007e20:	61bb      	str	r3, [r7, #24]
 8007e22:	e003      	b.n	8007e2c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8007e24:	68bb      	ldr	r3, [r7, #8]
 8007e26:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007e28:	2300      	movs	r3, #0
 8007e2a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8007e2c:	e02e      	b.n	8007e8c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007e2e:	683b      	ldr	r3, [r7, #0]
 8007e30:	9300      	str	r3, [sp, #0]
 8007e32:	697b      	ldr	r3, [r7, #20]
 8007e34:	2200      	movs	r2, #0
 8007e36:	2180      	movs	r1, #128	@ 0x80
 8007e38:	68f8      	ldr	r0, [r7, #12]
 8007e3a:	f000 fb6d 	bl	8008518 <UART_WaitOnFlagUntilTimeout>
 8007e3e:	4603      	mov	r3, r0
 8007e40:	2b00      	cmp	r3, #0
 8007e42:	d005      	beq.n	8007e50 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8007e44:	68fb      	ldr	r3, [r7, #12]
 8007e46:	2220      	movs	r2, #32
 8007e48:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8007e4c:	2303      	movs	r3, #3
 8007e4e:	e03a      	b.n	8007ec6 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8007e50:	69fb      	ldr	r3, [r7, #28]
 8007e52:	2b00      	cmp	r3, #0
 8007e54:	d10b      	bne.n	8007e6e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007e56:	69bb      	ldr	r3, [r7, #24]
 8007e58:	881b      	ldrh	r3, [r3, #0]
 8007e5a:	461a      	mov	r2, r3
 8007e5c:	68fb      	ldr	r3, [r7, #12]
 8007e5e:	681b      	ldr	r3, [r3, #0]
 8007e60:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007e64:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8007e66:	69bb      	ldr	r3, [r7, #24]
 8007e68:	3302      	adds	r3, #2
 8007e6a:	61bb      	str	r3, [r7, #24]
 8007e6c:	e007      	b.n	8007e7e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8007e6e:	69fb      	ldr	r3, [r7, #28]
 8007e70:	781a      	ldrb	r2, [r3, #0]
 8007e72:	68fb      	ldr	r3, [r7, #12]
 8007e74:	681b      	ldr	r3, [r3, #0]
 8007e76:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8007e78:	69fb      	ldr	r3, [r7, #28]
 8007e7a:	3301      	adds	r3, #1
 8007e7c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007e7e:	68fb      	ldr	r3, [r7, #12]
 8007e80:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8007e82:	b29b      	uxth	r3, r3
 8007e84:	3b01      	subs	r3, #1
 8007e86:	b29a      	uxth	r2, r3
 8007e88:	68fb      	ldr	r3, [r7, #12]
 8007e8a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8007e8c:	68fb      	ldr	r3, [r7, #12]
 8007e8e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8007e90:	b29b      	uxth	r3, r3
 8007e92:	2b00      	cmp	r3, #0
 8007e94:	d1cb      	bne.n	8007e2e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007e96:	683b      	ldr	r3, [r7, #0]
 8007e98:	9300      	str	r3, [sp, #0]
 8007e9a:	697b      	ldr	r3, [r7, #20]
 8007e9c:	2200      	movs	r2, #0
 8007e9e:	2140      	movs	r1, #64	@ 0x40
 8007ea0:	68f8      	ldr	r0, [r7, #12]
 8007ea2:	f000 fb39 	bl	8008518 <UART_WaitOnFlagUntilTimeout>
 8007ea6:	4603      	mov	r3, r0
 8007ea8:	2b00      	cmp	r3, #0
 8007eaa:	d005      	beq.n	8007eb8 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8007eac:	68fb      	ldr	r3, [r7, #12]
 8007eae:	2220      	movs	r2, #32
 8007eb0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8007eb4:	2303      	movs	r3, #3
 8007eb6:	e006      	b.n	8007ec6 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007eb8:	68fb      	ldr	r3, [r7, #12]
 8007eba:	2220      	movs	r2, #32
 8007ebc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8007ec0:	2300      	movs	r3, #0
 8007ec2:	e000      	b.n	8007ec6 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8007ec4:	2302      	movs	r3, #2
  }
}
 8007ec6:	4618      	mov	r0, r3
 8007ec8:	3720      	adds	r7, #32
 8007eca:	46bd      	mov	sp, r7
 8007ecc:	bd80      	pop	{r7, pc}

08007ece <HAL_UARTEx_ReceiveToIdle_IT>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007ece:	b580      	push	{r7, lr}
 8007ed0:	b08c      	sub	sp, #48	@ 0x30
 8007ed2:	af00      	add	r7, sp, #0
 8007ed4:	60f8      	str	r0, [r7, #12]
 8007ed6:	60b9      	str	r1, [r7, #8]
 8007ed8:	4613      	mov	r3, r2
 8007eda:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007edc:	68fb      	ldr	r3, [r7, #12]
 8007ede:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007ee2:	b2db      	uxtb	r3, r3
 8007ee4:	2b20      	cmp	r3, #32
 8007ee6:	d14a      	bne.n	8007f7e <HAL_UARTEx_ReceiveToIdle_IT+0xb0>
  {
    if ((pData == NULL) || (Size == 0U))
 8007ee8:	68bb      	ldr	r3, [r7, #8]
 8007eea:	2b00      	cmp	r3, #0
 8007eec:	d002      	beq.n	8007ef4 <HAL_UARTEx_ReceiveToIdle_IT+0x26>
 8007eee:	88fb      	ldrh	r3, [r7, #6]
 8007ef0:	2b00      	cmp	r3, #0
 8007ef2:	d101      	bne.n	8007ef8 <HAL_UARTEx_ReceiveToIdle_IT+0x2a>
    {
      return HAL_ERROR;
 8007ef4:	2301      	movs	r3, #1
 8007ef6:	e043      	b.n	8007f80 <HAL_UARTEx_ReceiveToIdle_IT+0xb2>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8007ef8:	68fb      	ldr	r3, [r7, #12]
 8007efa:	2201      	movs	r2, #1
 8007efc:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007efe:	68fb      	ldr	r3, [r7, #12]
 8007f00:	2200      	movs	r2, #0
 8007f02:	635a      	str	r2, [r3, #52]	@ 0x34

    status =  UART_Start_Receive_IT(huart, pData, Size);
 8007f04:	88fb      	ldrh	r3, [r7, #6]
 8007f06:	461a      	mov	r2, r3
 8007f08:	68b9      	ldr	r1, [r7, #8]
 8007f0a:	68f8      	ldr	r0, [r7, #12]
 8007f0c:	f000 fb5d 	bl	80085ca <UART_Start_Receive_IT>
 8007f10:	4603      	mov	r3, r0
 8007f12:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8007f16:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8007f1a:	2b00      	cmp	r3, #0
 8007f1c:	d12c      	bne.n	8007f78 <HAL_UARTEx_ReceiveToIdle_IT+0xaa>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007f1e:	68fb      	ldr	r3, [r7, #12]
 8007f20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007f22:	2b01      	cmp	r3, #1
 8007f24:	d125      	bne.n	8007f72 <HAL_UARTEx_ReceiveToIdle_IT+0xa4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007f26:	2300      	movs	r3, #0
 8007f28:	613b      	str	r3, [r7, #16]
 8007f2a:	68fb      	ldr	r3, [r7, #12]
 8007f2c:	681b      	ldr	r3, [r3, #0]
 8007f2e:	681b      	ldr	r3, [r3, #0]
 8007f30:	613b      	str	r3, [r7, #16]
 8007f32:	68fb      	ldr	r3, [r7, #12]
 8007f34:	681b      	ldr	r3, [r3, #0]
 8007f36:	685b      	ldr	r3, [r3, #4]
 8007f38:	613b      	str	r3, [r7, #16]
 8007f3a:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007f3c:	68fb      	ldr	r3, [r7, #12]
 8007f3e:	681b      	ldr	r3, [r3, #0]
 8007f40:	330c      	adds	r3, #12
 8007f42:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f44:	69bb      	ldr	r3, [r7, #24]
 8007f46:	e853 3f00 	ldrex	r3, [r3]
 8007f4a:	617b      	str	r3, [r7, #20]
   return(result);
 8007f4c:	697b      	ldr	r3, [r7, #20]
 8007f4e:	f043 0310 	orr.w	r3, r3, #16
 8007f52:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007f54:	68fb      	ldr	r3, [r7, #12]
 8007f56:	681b      	ldr	r3, [r3, #0]
 8007f58:	330c      	adds	r3, #12
 8007f5a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007f5c:	627a      	str	r2, [r7, #36]	@ 0x24
 8007f5e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f60:	6a39      	ldr	r1, [r7, #32]
 8007f62:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007f64:	e841 2300 	strex	r3, r2, [r1]
 8007f68:	61fb      	str	r3, [r7, #28]
   return(result);
 8007f6a:	69fb      	ldr	r3, [r7, #28]
 8007f6c:	2b00      	cmp	r3, #0
 8007f6e:	d1e5      	bne.n	8007f3c <HAL_UARTEx_ReceiveToIdle_IT+0x6e>
 8007f70:	e002      	b.n	8007f78 <HAL_UARTEx_ReceiveToIdle_IT+0xaa>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8007f72:	2301      	movs	r3, #1
 8007f74:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 8007f78:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8007f7c:	e000      	b.n	8007f80 <HAL_UARTEx_ReceiveToIdle_IT+0xb2>
  }
  else
  {
    return HAL_BUSY;
 8007f7e:	2302      	movs	r3, #2
  }
}
 8007f80:	4618      	mov	r0, r3
 8007f82:	3730      	adds	r7, #48	@ 0x30
 8007f84:	46bd      	mov	sp, r7
 8007f86:	bd80      	pop	{r7, pc}

08007f88 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007f88:	b580      	push	{r7, lr}
 8007f8a:	b0ba      	sub	sp, #232	@ 0xe8
 8007f8c:	af00      	add	r7, sp, #0
 8007f8e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	681b      	ldr	r3, [r3, #0]
 8007f96:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	681b      	ldr	r3, [r3, #0]
 8007f9e:	68db      	ldr	r3, [r3, #12]
 8007fa0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	681b      	ldr	r3, [r3, #0]
 8007fa8:	695b      	ldr	r3, [r3, #20]
 8007faa:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8007fae:	2300      	movs	r3, #0
 8007fb0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8007fb4:	2300      	movs	r3, #0
 8007fb6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8007fba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007fbe:	f003 030f 	and.w	r3, r3, #15
 8007fc2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8007fc6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007fca:	2b00      	cmp	r3, #0
 8007fcc:	d10f      	bne.n	8007fee <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007fce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007fd2:	f003 0320 	and.w	r3, r3, #32
 8007fd6:	2b00      	cmp	r3, #0
 8007fd8:	d009      	beq.n	8007fee <HAL_UART_IRQHandler+0x66>
 8007fda:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007fde:	f003 0320 	and.w	r3, r3, #32
 8007fe2:	2b00      	cmp	r3, #0
 8007fe4:	d003      	beq.n	8007fee <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8007fe6:	6878      	ldr	r0, [r7, #4]
 8007fe8:	f000 fc05 	bl	80087f6 <UART_Receive_IT>
      return;
 8007fec:	e273      	b.n	80084d6 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8007fee:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007ff2:	2b00      	cmp	r3, #0
 8007ff4:	f000 80de 	beq.w	80081b4 <HAL_UART_IRQHandler+0x22c>
 8007ff8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007ffc:	f003 0301 	and.w	r3, r3, #1
 8008000:	2b00      	cmp	r3, #0
 8008002:	d106      	bne.n	8008012 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8008004:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008008:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 800800c:	2b00      	cmp	r3, #0
 800800e:	f000 80d1 	beq.w	80081b4 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8008012:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008016:	f003 0301 	and.w	r3, r3, #1
 800801a:	2b00      	cmp	r3, #0
 800801c:	d00b      	beq.n	8008036 <HAL_UART_IRQHandler+0xae>
 800801e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008022:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008026:	2b00      	cmp	r3, #0
 8008028:	d005      	beq.n	8008036 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800802e:	f043 0201 	orr.w	r2, r3, #1
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008036:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800803a:	f003 0304 	and.w	r3, r3, #4
 800803e:	2b00      	cmp	r3, #0
 8008040:	d00b      	beq.n	800805a <HAL_UART_IRQHandler+0xd2>
 8008042:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008046:	f003 0301 	and.w	r3, r3, #1
 800804a:	2b00      	cmp	r3, #0
 800804c:	d005      	beq.n	800805a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008052:	f043 0202 	orr.w	r2, r3, #2
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800805a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800805e:	f003 0302 	and.w	r3, r3, #2
 8008062:	2b00      	cmp	r3, #0
 8008064:	d00b      	beq.n	800807e <HAL_UART_IRQHandler+0xf6>
 8008066:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800806a:	f003 0301 	and.w	r3, r3, #1
 800806e:	2b00      	cmp	r3, #0
 8008070:	d005      	beq.n	800807e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008076:	f043 0204 	orr.w	r2, r3, #4
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800807e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008082:	f003 0308 	and.w	r3, r3, #8
 8008086:	2b00      	cmp	r3, #0
 8008088:	d011      	beq.n	80080ae <HAL_UART_IRQHandler+0x126>
 800808a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800808e:	f003 0320 	and.w	r3, r3, #32
 8008092:	2b00      	cmp	r3, #0
 8008094:	d105      	bne.n	80080a2 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8008096:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800809a:	f003 0301 	and.w	r3, r3, #1
 800809e:	2b00      	cmp	r3, #0
 80080a0:	d005      	beq.n	80080ae <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80080a6:	f043 0208 	orr.w	r2, r3, #8
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80080b2:	2b00      	cmp	r3, #0
 80080b4:	f000 820a 	beq.w	80084cc <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80080b8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80080bc:	f003 0320 	and.w	r3, r3, #32
 80080c0:	2b00      	cmp	r3, #0
 80080c2:	d008      	beq.n	80080d6 <HAL_UART_IRQHandler+0x14e>
 80080c4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80080c8:	f003 0320 	and.w	r3, r3, #32
 80080cc:	2b00      	cmp	r3, #0
 80080ce:	d002      	beq.n	80080d6 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80080d0:	6878      	ldr	r0, [r7, #4]
 80080d2:	f000 fb90 	bl	80087f6 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	681b      	ldr	r3, [r3, #0]
 80080da:	695b      	ldr	r3, [r3, #20]
 80080dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80080e0:	2b40      	cmp	r3, #64	@ 0x40
 80080e2:	bf0c      	ite	eq
 80080e4:	2301      	moveq	r3, #1
 80080e6:	2300      	movne	r3, #0
 80080e8:	b2db      	uxtb	r3, r3
 80080ea:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80080f2:	f003 0308 	and.w	r3, r3, #8
 80080f6:	2b00      	cmp	r3, #0
 80080f8:	d103      	bne.n	8008102 <HAL_UART_IRQHandler+0x17a>
 80080fa:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80080fe:	2b00      	cmp	r3, #0
 8008100:	d04f      	beq.n	80081a2 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008102:	6878      	ldr	r0, [r7, #4]
 8008104:	f000 fa9b 	bl	800863e <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	681b      	ldr	r3, [r3, #0]
 800810c:	695b      	ldr	r3, [r3, #20]
 800810e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008112:	2b40      	cmp	r3, #64	@ 0x40
 8008114:	d141      	bne.n	800819a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	681b      	ldr	r3, [r3, #0]
 800811a:	3314      	adds	r3, #20
 800811c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008120:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008124:	e853 3f00 	ldrex	r3, [r3]
 8008128:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800812c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008130:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008134:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	681b      	ldr	r3, [r3, #0]
 800813c:	3314      	adds	r3, #20
 800813e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8008142:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8008146:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800814a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800814e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8008152:	e841 2300 	strex	r3, r2, [r1]
 8008156:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800815a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800815e:	2b00      	cmp	r3, #0
 8008160:	d1d9      	bne.n	8008116 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008166:	2b00      	cmp	r3, #0
 8008168:	d013      	beq.n	8008192 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800816e:	4a8a      	ldr	r2, [pc, #552]	@ (8008398 <HAL_UART_IRQHandler+0x410>)
 8008170:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008176:	4618      	mov	r0, r3
 8008178:	f7fc f9b7 	bl	80044ea <HAL_DMA_Abort_IT>
 800817c:	4603      	mov	r3, r0
 800817e:	2b00      	cmp	r3, #0
 8008180:	d016      	beq.n	80081b0 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008186:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008188:	687a      	ldr	r2, [r7, #4]
 800818a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800818c:	4610      	mov	r0, r2
 800818e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008190:	e00e      	b.n	80081b0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008192:	6878      	ldr	r0, [r7, #4]
 8008194:	f000 f9b6 	bl	8008504 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008198:	e00a      	b.n	80081b0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800819a:	6878      	ldr	r0, [r7, #4]
 800819c:	f000 f9b2 	bl	8008504 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80081a0:	e006      	b.n	80081b0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80081a2:	6878      	ldr	r0, [r7, #4]
 80081a4:	f000 f9ae 	bl	8008504 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	2200      	movs	r2, #0
 80081ac:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80081ae:	e18d      	b.n	80084cc <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80081b0:	bf00      	nop
    return;
 80081b2:	e18b      	b.n	80084cc <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80081b8:	2b01      	cmp	r3, #1
 80081ba:	f040 8167 	bne.w	800848c <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80081be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80081c2:	f003 0310 	and.w	r3, r3, #16
 80081c6:	2b00      	cmp	r3, #0
 80081c8:	f000 8160 	beq.w	800848c <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 80081cc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80081d0:	f003 0310 	and.w	r3, r3, #16
 80081d4:	2b00      	cmp	r3, #0
 80081d6:	f000 8159 	beq.w	800848c <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80081da:	2300      	movs	r3, #0
 80081dc:	60bb      	str	r3, [r7, #8]
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	681b      	ldr	r3, [r3, #0]
 80081e2:	681b      	ldr	r3, [r3, #0]
 80081e4:	60bb      	str	r3, [r7, #8]
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	681b      	ldr	r3, [r3, #0]
 80081ea:	685b      	ldr	r3, [r3, #4]
 80081ec:	60bb      	str	r3, [r7, #8]
 80081ee:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	681b      	ldr	r3, [r3, #0]
 80081f4:	695b      	ldr	r3, [r3, #20]
 80081f6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80081fa:	2b40      	cmp	r3, #64	@ 0x40
 80081fc:	f040 80ce 	bne.w	800839c <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008204:	681b      	ldr	r3, [r3, #0]
 8008206:	685b      	ldr	r3, [r3, #4]
 8008208:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800820c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8008210:	2b00      	cmp	r3, #0
 8008212:	f000 80a9 	beq.w	8008368 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800821a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800821e:	429a      	cmp	r2, r3
 8008220:	f080 80a2 	bcs.w	8008368 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800822a:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008230:	69db      	ldr	r3, [r3, #28]
 8008232:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008236:	f000 8088 	beq.w	800834a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	681b      	ldr	r3, [r3, #0]
 800823e:	330c      	adds	r3, #12
 8008240:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008244:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008248:	e853 3f00 	ldrex	r3, [r3]
 800824c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8008250:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008254:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008258:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	681b      	ldr	r3, [r3, #0]
 8008260:	330c      	adds	r3, #12
 8008262:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8008266:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800826a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800826e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8008272:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8008276:	e841 2300 	strex	r3, r2, [r1]
 800827a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800827e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008282:	2b00      	cmp	r3, #0
 8008284:	d1d9      	bne.n	800823a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	681b      	ldr	r3, [r3, #0]
 800828a:	3314      	adds	r3, #20
 800828c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800828e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008290:	e853 3f00 	ldrex	r3, [r3]
 8008294:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8008296:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008298:	f023 0301 	bic.w	r3, r3, #1
 800829c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	681b      	ldr	r3, [r3, #0]
 80082a4:	3314      	adds	r3, #20
 80082a6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80082aa:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80082ae:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082b0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80082b2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80082b6:	e841 2300 	strex	r3, r2, [r1]
 80082ba:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80082bc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80082be:	2b00      	cmp	r3, #0
 80082c0:	d1e1      	bne.n	8008286 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	681b      	ldr	r3, [r3, #0]
 80082c6:	3314      	adds	r3, #20
 80082c8:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082ca:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80082cc:	e853 3f00 	ldrex	r3, [r3]
 80082d0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80082d2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80082d4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80082d8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	681b      	ldr	r3, [r3, #0]
 80082e0:	3314      	adds	r3, #20
 80082e2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80082e6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80082e8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082ea:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80082ec:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80082ee:	e841 2300 	strex	r3, r2, [r1]
 80082f2:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80082f4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80082f6:	2b00      	cmp	r3, #0
 80082f8:	d1e3      	bne.n	80082c2 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	2220      	movs	r2, #32
 80082fe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	2200      	movs	r2, #0
 8008306:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	681b      	ldr	r3, [r3, #0]
 800830c:	330c      	adds	r3, #12
 800830e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008310:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008312:	e853 3f00 	ldrex	r3, [r3]
 8008316:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008318:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800831a:	f023 0310 	bic.w	r3, r3, #16
 800831e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	681b      	ldr	r3, [r3, #0]
 8008326:	330c      	adds	r3, #12
 8008328:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800832c:	65ba      	str	r2, [r7, #88]	@ 0x58
 800832e:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008330:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008332:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008334:	e841 2300 	strex	r3, r2, [r1]
 8008338:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800833a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800833c:	2b00      	cmp	r3, #0
 800833e:	d1e3      	bne.n	8008308 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008344:	4618      	mov	r0, r3
 8008346:	f7fc f860 	bl	800440a <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	2202      	movs	r2, #2
 800834e:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008358:	b29b      	uxth	r3, r3
 800835a:	1ad3      	subs	r3, r2, r3
 800835c:	b29b      	uxth	r3, r3
 800835e:	4619      	mov	r1, r3
 8008360:	6878      	ldr	r0, [r7, #4]
 8008362:	f7fb fe29 	bl	8003fb8 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8008366:	e0b3      	b.n	80084d0 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800836c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008370:	429a      	cmp	r2, r3
 8008372:	f040 80ad 	bne.w	80084d0 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800837a:	69db      	ldr	r3, [r3, #28]
 800837c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008380:	f040 80a6 	bne.w	80084d0 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	2202      	movs	r2, #2
 8008388:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800838e:	4619      	mov	r1, r3
 8008390:	6878      	ldr	r0, [r7, #4]
 8008392:	f7fb fe11 	bl	8003fb8 <HAL_UARTEx_RxEventCallback>
      return;
 8008396:	e09b      	b.n	80084d0 <HAL_UART_IRQHandler+0x548>
 8008398:	08008705 	.word	0x08008705
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80083a4:	b29b      	uxth	r3, r3
 80083a6:	1ad3      	subs	r3, r2, r3
 80083a8:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80083b0:	b29b      	uxth	r3, r3
 80083b2:	2b00      	cmp	r3, #0
 80083b4:	f000 808e 	beq.w	80084d4 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 80083b8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80083bc:	2b00      	cmp	r3, #0
 80083be:	f000 8089 	beq.w	80084d4 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	681b      	ldr	r3, [r3, #0]
 80083c6:	330c      	adds	r3, #12
 80083c8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80083cc:	e853 3f00 	ldrex	r3, [r3]
 80083d0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80083d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80083d4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80083d8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	681b      	ldr	r3, [r3, #0]
 80083e0:	330c      	adds	r3, #12
 80083e2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80083e6:	647a      	str	r2, [r7, #68]	@ 0x44
 80083e8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083ea:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80083ec:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80083ee:	e841 2300 	strex	r3, r2, [r1]
 80083f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80083f4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80083f6:	2b00      	cmp	r3, #0
 80083f8:	d1e3      	bne.n	80083c2 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	681b      	ldr	r3, [r3, #0]
 80083fe:	3314      	adds	r3, #20
 8008400:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008402:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008404:	e853 3f00 	ldrex	r3, [r3]
 8008408:	623b      	str	r3, [r7, #32]
   return(result);
 800840a:	6a3b      	ldr	r3, [r7, #32]
 800840c:	f023 0301 	bic.w	r3, r3, #1
 8008410:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	681b      	ldr	r3, [r3, #0]
 8008418:	3314      	adds	r3, #20
 800841a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800841e:	633a      	str	r2, [r7, #48]	@ 0x30
 8008420:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008422:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008424:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008426:	e841 2300 	strex	r3, r2, [r1]
 800842a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800842c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800842e:	2b00      	cmp	r3, #0
 8008430:	d1e3      	bne.n	80083fa <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	2220      	movs	r2, #32
 8008436:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	2200      	movs	r2, #0
 800843e:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	681b      	ldr	r3, [r3, #0]
 8008444:	330c      	adds	r3, #12
 8008446:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008448:	693b      	ldr	r3, [r7, #16]
 800844a:	e853 3f00 	ldrex	r3, [r3]
 800844e:	60fb      	str	r3, [r7, #12]
   return(result);
 8008450:	68fb      	ldr	r3, [r7, #12]
 8008452:	f023 0310 	bic.w	r3, r3, #16
 8008456:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	681b      	ldr	r3, [r3, #0]
 800845e:	330c      	adds	r3, #12
 8008460:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8008464:	61fa      	str	r2, [r7, #28]
 8008466:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008468:	69b9      	ldr	r1, [r7, #24]
 800846a:	69fa      	ldr	r2, [r7, #28]
 800846c:	e841 2300 	strex	r3, r2, [r1]
 8008470:	617b      	str	r3, [r7, #20]
   return(result);
 8008472:	697b      	ldr	r3, [r7, #20]
 8008474:	2b00      	cmp	r3, #0
 8008476:	d1e3      	bne.n	8008440 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	2202      	movs	r2, #2
 800847c:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800847e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008482:	4619      	mov	r1, r3
 8008484:	6878      	ldr	r0, [r7, #4]
 8008486:	f7fb fd97 	bl	8003fb8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800848a:	e023      	b.n	80084d4 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800848c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008490:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008494:	2b00      	cmp	r3, #0
 8008496:	d009      	beq.n	80084ac <HAL_UART_IRQHandler+0x524>
 8008498:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800849c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80084a0:	2b00      	cmp	r3, #0
 80084a2:	d003      	beq.n	80084ac <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 80084a4:	6878      	ldr	r0, [r7, #4]
 80084a6:	f000 f93e 	bl	8008726 <UART_Transmit_IT>
    return;
 80084aa:	e014      	b.n	80084d6 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80084ac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80084b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80084b4:	2b00      	cmp	r3, #0
 80084b6:	d00e      	beq.n	80084d6 <HAL_UART_IRQHandler+0x54e>
 80084b8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80084bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80084c0:	2b00      	cmp	r3, #0
 80084c2:	d008      	beq.n	80084d6 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 80084c4:	6878      	ldr	r0, [r7, #4]
 80084c6:	f000 f97e 	bl	80087c6 <UART_EndTransmit_IT>
    return;
 80084ca:	e004      	b.n	80084d6 <HAL_UART_IRQHandler+0x54e>
    return;
 80084cc:	bf00      	nop
 80084ce:	e002      	b.n	80084d6 <HAL_UART_IRQHandler+0x54e>
      return;
 80084d0:	bf00      	nop
 80084d2:	e000      	b.n	80084d6 <HAL_UART_IRQHandler+0x54e>
      return;
 80084d4:	bf00      	nop
  }
}
 80084d6:	37e8      	adds	r7, #232	@ 0xe8
 80084d8:	46bd      	mov	sp, r7
 80084da:	bd80      	pop	{r7, pc}

080084dc <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80084dc:	b480      	push	{r7}
 80084de:	b083      	sub	sp, #12
 80084e0:	af00      	add	r7, sp, #0
 80084e2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80084e4:	bf00      	nop
 80084e6:	370c      	adds	r7, #12
 80084e8:	46bd      	mov	sp, r7
 80084ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084ee:	4770      	bx	lr

080084f0 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80084f0:	b480      	push	{r7}
 80084f2:	b083      	sub	sp, #12
 80084f4:	af00      	add	r7, sp, #0
 80084f6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80084f8:	bf00      	nop
 80084fa:	370c      	adds	r7, #12
 80084fc:	46bd      	mov	sp, r7
 80084fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008502:	4770      	bx	lr

08008504 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008504:	b480      	push	{r7}
 8008506:	b083      	sub	sp, #12
 8008508:	af00      	add	r7, sp, #0
 800850a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800850c:	bf00      	nop
 800850e:	370c      	adds	r7, #12
 8008510:	46bd      	mov	sp, r7
 8008512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008516:	4770      	bx	lr

08008518 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8008518:	b580      	push	{r7, lr}
 800851a:	b086      	sub	sp, #24
 800851c:	af00      	add	r7, sp, #0
 800851e:	60f8      	str	r0, [r7, #12]
 8008520:	60b9      	str	r1, [r7, #8]
 8008522:	603b      	str	r3, [r7, #0]
 8008524:	4613      	mov	r3, r2
 8008526:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008528:	e03b      	b.n	80085a2 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800852a:	6a3b      	ldr	r3, [r7, #32]
 800852c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008530:	d037      	beq.n	80085a2 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008532:	f7fb fe29 	bl	8004188 <HAL_GetTick>
 8008536:	4602      	mov	r2, r0
 8008538:	683b      	ldr	r3, [r7, #0]
 800853a:	1ad3      	subs	r3, r2, r3
 800853c:	6a3a      	ldr	r2, [r7, #32]
 800853e:	429a      	cmp	r2, r3
 8008540:	d302      	bcc.n	8008548 <UART_WaitOnFlagUntilTimeout+0x30>
 8008542:	6a3b      	ldr	r3, [r7, #32]
 8008544:	2b00      	cmp	r3, #0
 8008546:	d101      	bne.n	800854c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008548:	2303      	movs	r3, #3
 800854a:	e03a      	b.n	80085c2 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800854c:	68fb      	ldr	r3, [r7, #12]
 800854e:	681b      	ldr	r3, [r3, #0]
 8008550:	68db      	ldr	r3, [r3, #12]
 8008552:	f003 0304 	and.w	r3, r3, #4
 8008556:	2b00      	cmp	r3, #0
 8008558:	d023      	beq.n	80085a2 <UART_WaitOnFlagUntilTimeout+0x8a>
 800855a:	68bb      	ldr	r3, [r7, #8]
 800855c:	2b80      	cmp	r3, #128	@ 0x80
 800855e:	d020      	beq.n	80085a2 <UART_WaitOnFlagUntilTimeout+0x8a>
 8008560:	68bb      	ldr	r3, [r7, #8]
 8008562:	2b40      	cmp	r3, #64	@ 0x40
 8008564:	d01d      	beq.n	80085a2 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008566:	68fb      	ldr	r3, [r7, #12]
 8008568:	681b      	ldr	r3, [r3, #0]
 800856a:	681b      	ldr	r3, [r3, #0]
 800856c:	f003 0308 	and.w	r3, r3, #8
 8008570:	2b08      	cmp	r3, #8
 8008572:	d116      	bne.n	80085a2 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8008574:	2300      	movs	r3, #0
 8008576:	617b      	str	r3, [r7, #20]
 8008578:	68fb      	ldr	r3, [r7, #12]
 800857a:	681b      	ldr	r3, [r3, #0]
 800857c:	681b      	ldr	r3, [r3, #0]
 800857e:	617b      	str	r3, [r7, #20]
 8008580:	68fb      	ldr	r3, [r7, #12]
 8008582:	681b      	ldr	r3, [r3, #0]
 8008584:	685b      	ldr	r3, [r3, #4]
 8008586:	617b      	str	r3, [r7, #20]
 8008588:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800858a:	68f8      	ldr	r0, [r7, #12]
 800858c:	f000 f857 	bl	800863e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008590:	68fb      	ldr	r3, [r7, #12]
 8008592:	2208      	movs	r2, #8
 8008594:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008596:	68fb      	ldr	r3, [r7, #12]
 8008598:	2200      	movs	r2, #0
 800859a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800859e:	2301      	movs	r3, #1
 80085a0:	e00f      	b.n	80085c2 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80085a2:	68fb      	ldr	r3, [r7, #12]
 80085a4:	681b      	ldr	r3, [r3, #0]
 80085a6:	681a      	ldr	r2, [r3, #0]
 80085a8:	68bb      	ldr	r3, [r7, #8]
 80085aa:	4013      	ands	r3, r2
 80085ac:	68ba      	ldr	r2, [r7, #8]
 80085ae:	429a      	cmp	r2, r3
 80085b0:	bf0c      	ite	eq
 80085b2:	2301      	moveq	r3, #1
 80085b4:	2300      	movne	r3, #0
 80085b6:	b2db      	uxtb	r3, r3
 80085b8:	461a      	mov	r2, r3
 80085ba:	79fb      	ldrb	r3, [r7, #7]
 80085bc:	429a      	cmp	r2, r3
 80085be:	d0b4      	beq.n	800852a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80085c0:	2300      	movs	r3, #0
}
 80085c2:	4618      	mov	r0, r3
 80085c4:	3718      	adds	r7, #24
 80085c6:	46bd      	mov	sp, r7
 80085c8:	bd80      	pop	{r7, pc}

080085ca <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80085ca:	b480      	push	{r7}
 80085cc:	b085      	sub	sp, #20
 80085ce:	af00      	add	r7, sp, #0
 80085d0:	60f8      	str	r0, [r7, #12]
 80085d2:	60b9      	str	r1, [r7, #8]
 80085d4:	4613      	mov	r3, r2
 80085d6:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80085d8:	68fb      	ldr	r3, [r7, #12]
 80085da:	68ba      	ldr	r2, [r7, #8]
 80085dc:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80085de:	68fb      	ldr	r3, [r7, #12]
 80085e0:	88fa      	ldrh	r2, [r7, #6]
 80085e2:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 80085e4:	68fb      	ldr	r3, [r7, #12]
 80085e6:	88fa      	ldrh	r2, [r7, #6]
 80085e8:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80085ea:	68fb      	ldr	r3, [r7, #12]
 80085ec:	2200      	movs	r2, #0
 80085ee:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80085f0:	68fb      	ldr	r3, [r7, #12]
 80085f2:	2222      	movs	r2, #34	@ 0x22
 80085f4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 80085f8:	68fb      	ldr	r3, [r7, #12]
 80085fa:	691b      	ldr	r3, [r3, #16]
 80085fc:	2b00      	cmp	r3, #0
 80085fe:	d007      	beq.n	8008610 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8008600:	68fb      	ldr	r3, [r7, #12]
 8008602:	681b      	ldr	r3, [r3, #0]
 8008604:	68da      	ldr	r2, [r3, #12]
 8008606:	68fb      	ldr	r3, [r7, #12]
 8008608:	681b      	ldr	r3, [r3, #0]
 800860a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800860e:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8008610:	68fb      	ldr	r3, [r7, #12]
 8008612:	681b      	ldr	r3, [r3, #0]
 8008614:	695a      	ldr	r2, [r3, #20]
 8008616:	68fb      	ldr	r3, [r7, #12]
 8008618:	681b      	ldr	r3, [r3, #0]
 800861a:	f042 0201 	orr.w	r2, r2, #1
 800861e:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8008620:	68fb      	ldr	r3, [r7, #12]
 8008622:	681b      	ldr	r3, [r3, #0]
 8008624:	68da      	ldr	r2, [r3, #12]
 8008626:	68fb      	ldr	r3, [r7, #12]
 8008628:	681b      	ldr	r3, [r3, #0]
 800862a:	f042 0220 	orr.w	r2, r2, #32
 800862e:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8008630:	2300      	movs	r3, #0
}
 8008632:	4618      	mov	r0, r3
 8008634:	3714      	adds	r7, #20
 8008636:	46bd      	mov	sp, r7
 8008638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800863c:	4770      	bx	lr

0800863e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800863e:	b480      	push	{r7}
 8008640:	b095      	sub	sp, #84	@ 0x54
 8008642:	af00      	add	r7, sp, #0
 8008644:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	681b      	ldr	r3, [r3, #0]
 800864a:	330c      	adds	r3, #12
 800864c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800864e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008650:	e853 3f00 	ldrex	r3, [r3]
 8008654:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008656:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008658:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800865c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	681b      	ldr	r3, [r3, #0]
 8008662:	330c      	adds	r3, #12
 8008664:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8008666:	643a      	str	r2, [r7, #64]	@ 0x40
 8008668:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800866a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800866c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800866e:	e841 2300 	strex	r3, r2, [r1]
 8008672:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008674:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008676:	2b00      	cmp	r3, #0
 8008678:	d1e5      	bne.n	8008646 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	681b      	ldr	r3, [r3, #0]
 800867e:	3314      	adds	r3, #20
 8008680:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008682:	6a3b      	ldr	r3, [r7, #32]
 8008684:	e853 3f00 	ldrex	r3, [r3]
 8008688:	61fb      	str	r3, [r7, #28]
   return(result);
 800868a:	69fb      	ldr	r3, [r7, #28]
 800868c:	f023 0301 	bic.w	r3, r3, #1
 8008690:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	681b      	ldr	r3, [r3, #0]
 8008696:	3314      	adds	r3, #20
 8008698:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800869a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800869c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800869e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80086a0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80086a2:	e841 2300 	strex	r3, r2, [r1]
 80086a6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80086a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086aa:	2b00      	cmp	r3, #0
 80086ac:	d1e5      	bne.n	800867a <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80086b2:	2b01      	cmp	r3, #1
 80086b4:	d119      	bne.n	80086ea <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	681b      	ldr	r3, [r3, #0]
 80086ba:	330c      	adds	r3, #12
 80086bc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086be:	68fb      	ldr	r3, [r7, #12]
 80086c0:	e853 3f00 	ldrex	r3, [r3]
 80086c4:	60bb      	str	r3, [r7, #8]
   return(result);
 80086c6:	68bb      	ldr	r3, [r7, #8]
 80086c8:	f023 0310 	bic.w	r3, r3, #16
 80086cc:	647b      	str	r3, [r7, #68]	@ 0x44
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	681b      	ldr	r3, [r3, #0]
 80086d2:	330c      	adds	r3, #12
 80086d4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80086d6:	61ba      	str	r2, [r7, #24]
 80086d8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086da:	6979      	ldr	r1, [r7, #20]
 80086dc:	69ba      	ldr	r2, [r7, #24]
 80086de:	e841 2300 	strex	r3, r2, [r1]
 80086e2:	613b      	str	r3, [r7, #16]
   return(result);
 80086e4:	693b      	ldr	r3, [r7, #16]
 80086e6:	2b00      	cmp	r3, #0
 80086e8:	d1e5      	bne.n	80086b6 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	2220      	movs	r2, #32
 80086ee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	2200      	movs	r2, #0
 80086f6:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80086f8:	bf00      	nop
 80086fa:	3754      	adds	r7, #84	@ 0x54
 80086fc:	46bd      	mov	sp, r7
 80086fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008702:	4770      	bx	lr

08008704 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008704:	b580      	push	{r7, lr}
 8008706:	b084      	sub	sp, #16
 8008708:	af00      	add	r7, sp, #0
 800870a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008710:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8008712:	68fb      	ldr	r3, [r7, #12]
 8008714:	2200      	movs	r2, #0
 8008716:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008718:	68f8      	ldr	r0, [r7, #12]
 800871a:	f7ff fef3 	bl	8008504 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800871e:	bf00      	nop
 8008720:	3710      	adds	r7, #16
 8008722:	46bd      	mov	sp, r7
 8008724:	bd80      	pop	{r7, pc}

08008726 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8008726:	b480      	push	{r7}
 8008728:	b085      	sub	sp, #20
 800872a:	af00      	add	r7, sp, #0
 800872c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008734:	b2db      	uxtb	r3, r3
 8008736:	2b21      	cmp	r3, #33	@ 0x21
 8008738:	d13e      	bne.n	80087b8 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	689b      	ldr	r3, [r3, #8]
 800873e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008742:	d114      	bne.n	800876e <UART_Transmit_IT+0x48>
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	691b      	ldr	r3, [r3, #16]
 8008748:	2b00      	cmp	r3, #0
 800874a:	d110      	bne.n	800876e <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	6a1b      	ldr	r3, [r3, #32]
 8008750:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8008752:	68fb      	ldr	r3, [r7, #12]
 8008754:	881b      	ldrh	r3, [r3, #0]
 8008756:	461a      	mov	r2, r3
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	681b      	ldr	r3, [r3, #0]
 800875c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008760:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	6a1b      	ldr	r3, [r3, #32]
 8008766:	1c9a      	adds	r2, r3, #2
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	621a      	str	r2, [r3, #32]
 800876c:	e008      	b.n	8008780 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	6a1b      	ldr	r3, [r3, #32]
 8008772:	1c59      	adds	r1, r3, #1
 8008774:	687a      	ldr	r2, [r7, #4]
 8008776:	6211      	str	r1, [r2, #32]
 8008778:	781a      	ldrb	r2, [r3, #0]
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	681b      	ldr	r3, [r3, #0]
 800877e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8008784:	b29b      	uxth	r3, r3
 8008786:	3b01      	subs	r3, #1
 8008788:	b29b      	uxth	r3, r3
 800878a:	687a      	ldr	r2, [r7, #4]
 800878c:	4619      	mov	r1, r3
 800878e:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8008790:	2b00      	cmp	r3, #0
 8008792:	d10f      	bne.n	80087b4 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	681b      	ldr	r3, [r3, #0]
 8008798:	68da      	ldr	r2, [r3, #12]
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	681b      	ldr	r3, [r3, #0]
 800879e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80087a2:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	681b      	ldr	r3, [r3, #0]
 80087a8:	68da      	ldr	r2, [r3, #12]
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	681b      	ldr	r3, [r3, #0]
 80087ae:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80087b2:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80087b4:	2300      	movs	r3, #0
 80087b6:	e000      	b.n	80087ba <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80087b8:	2302      	movs	r3, #2
  }
}
 80087ba:	4618      	mov	r0, r3
 80087bc:	3714      	adds	r7, #20
 80087be:	46bd      	mov	sp, r7
 80087c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087c4:	4770      	bx	lr

080087c6 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80087c6:	b580      	push	{r7, lr}
 80087c8:	b082      	sub	sp, #8
 80087ca:	af00      	add	r7, sp, #0
 80087cc:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	681b      	ldr	r3, [r3, #0]
 80087d2:	68da      	ldr	r2, [r3, #12]
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	681b      	ldr	r3, [r3, #0]
 80087d8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80087dc:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	2220      	movs	r2, #32
 80087e2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80087e6:	6878      	ldr	r0, [r7, #4]
 80087e8:	f7ff fe78 	bl	80084dc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80087ec:	2300      	movs	r3, #0
}
 80087ee:	4618      	mov	r0, r3
 80087f0:	3708      	adds	r7, #8
 80087f2:	46bd      	mov	sp, r7
 80087f4:	bd80      	pop	{r7, pc}

080087f6 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80087f6:	b580      	push	{r7, lr}
 80087f8:	b08c      	sub	sp, #48	@ 0x30
 80087fa:	af00      	add	r7, sp, #0
 80087fc:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 80087fe:	2300      	movs	r3, #0
 8008800:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8008802:	2300      	movs	r3, #0
 8008804:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800880c:	b2db      	uxtb	r3, r3
 800880e:	2b22      	cmp	r3, #34	@ 0x22
 8008810:	f040 80aa 	bne.w	8008968 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	689b      	ldr	r3, [r3, #8]
 8008818:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800881c:	d115      	bne.n	800884a <UART_Receive_IT+0x54>
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	691b      	ldr	r3, [r3, #16]
 8008822:	2b00      	cmp	r3, #0
 8008824:	d111      	bne.n	800884a <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800882a:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	681b      	ldr	r3, [r3, #0]
 8008830:	685b      	ldr	r3, [r3, #4]
 8008832:	b29b      	uxth	r3, r3
 8008834:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008838:	b29a      	uxth	r2, r3
 800883a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800883c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008842:	1c9a      	adds	r2, r3, #2
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	629a      	str	r2, [r3, #40]	@ 0x28
 8008848:	e024      	b.n	8008894 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800884e:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	689b      	ldr	r3, [r3, #8]
 8008854:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008858:	d007      	beq.n	800886a <UART_Receive_IT+0x74>
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	689b      	ldr	r3, [r3, #8]
 800885e:	2b00      	cmp	r3, #0
 8008860:	d10a      	bne.n	8008878 <UART_Receive_IT+0x82>
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	691b      	ldr	r3, [r3, #16]
 8008866:	2b00      	cmp	r3, #0
 8008868:	d106      	bne.n	8008878 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	681b      	ldr	r3, [r3, #0]
 800886e:	685b      	ldr	r3, [r3, #4]
 8008870:	b2da      	uxtb	r2, r3
 8008872:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008874:	701a      	strb	r2, [r3, #0]
 8008876:	e008      	b.n	800888a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	681b      	ldr	r3, [r3, #0]
 800887c:	685b      	ldr	r3, [r3, #4]
 800887e:	b2db      	uxtb	r3, r3
 8008880:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008884:	b2da      	uxtb	r2, r3
 8008886:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008888:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800888e:	1c5a      	adds	r2, r3, #1
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008898:	b29b      	uxth	r3, r3
 800889a:	3b01      	subs	r3, #1
 800889c:	b29b      	uxth	r3, r3
 800889e:	687a      	ldr	r2, [r7, #4]
 80088a0:	4619      	mov	r1, r3
 80088a2:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80088a4:	2b00      	cmp	r3, #0
 80088a6:	d15d      	bne.n	8008964 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	681b      	ldr	r3, [r3, #0]
 80088ac:	68da      	ldr	r2, [r3, #12]
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	681b      	ldr	r3, [r3, #0]
 80088b2:	f022 0220 	bic.w	r2, r2, #32
 80088b6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	681b      	ldr	r3, [r3, #0]
 80088bc:	68da      	ldr	r2, [r3, #12]
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	681b      	ldr	r3, [r3, #0]
 80088c2:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80088c6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	681b      	ldr	r3, [r3, #0]
 80088cc:	695a      	ldr	r2, [r3, #20]
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	681b      	ldr	r3, [r3, #0]
 80088d2:	f022 0201 	bic.w	r2, r2, #1
 80088d6:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	2220      	movs	r2, #32
 80088dc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	2200      	movs	r2, #0
 80088e4:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80088ea:	2b01      	cmp	r3, #1
 80088ec:	d135      	bne.n	800895a <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	2200      	movs	r2, #0
 80088f2:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	681b      	ldr	r3, [r3, #0]
 80088f8:	330c      	adds	r3, #12
 80088fa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088fc:	697b      	ldr	r3, [r7, #20]
 80088fe:	e853 3f00 	ldrex	r3, [r3]
 8008902:	613b      	str	r3, [r7, #16]
   return(result);
 8008904:	693b      	ldr	r3, [r7, #16]
 8008906:	f023 0310 	bic.w	r3, r3, #16
 800890a:	627b      	str	r3, [r7, #36]	@ 0x24
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	681b      	ldr	r3, [r3, #0]
 8008910:	330c      	adds	r3, #12
 8008912:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008914:	623a      	str	r2, [r7, #32]
 8008916:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008918:	69f9      	ldr	r1, [r7, #28]
 800891a:	6a3a      	ldr	r2, [r7, #32]
 800891c:	e841 2300 	strex	r3, r2, [r1]
 8008920:	61bb      	str	r3, [r7, #24]
   return(result);
 8008922:	69bb      	ldr	r3, [r7, #24]
 8008924:	2b00      	cmp	r3, #0
 8008926:	d1e5      	bne.n	80088f4 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	681b      	ldr	r3, [r3, #0]
 800892c:	681b      	ldr	r3, [r3, #0]
 800892e:	f003 0310 	and.w	r3, r3, #16
 8008932:	2b10      	cmp	r3, #16
 8008934:	d10a      	bne.n	800894c <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008936:	2300      	movs	r3, #0
 8008938:	60fb      	str	r3, [r7, #12]
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	681b      	ldr	r3, [r3, #0]
 800893e:	681b      	ldr	r3, [r3, #0]
 8008940:	60fb      	str	r3, [r7, #12]
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	681b      	ldr	r3, [r3, #0]
 8008946:	685b      	ldr	r3, [r3, #4]
 8008948:	60fb      	str	r3, [r7, #12]
 800894a:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008950:	4619      	mov	r1, r3
 8008952:	6878      	ldr	r0, [r7, #4]
 8008954:	f7fb fb30 	bl	8003fb8 <HAL_UARTEx_RxEventCallback>
 8008958:	e002      	b.n	8008960 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800895a:	6878      	ldr	r0, [r7, #4]
 800895c:	f7ff fdc8 	bl	80084f0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8008960:	2300      	movs	r3, #0
 8008962:	e002      	b.n	800896a <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8008964:	2300      	movs	r3, #0
 8008966:	e000      	b.n	800896a <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8008968:	2302      	movs	r3, #2
  }
}
 800896a:	4618      	mov	r0, r3
 800896c:	3730      	adds	r7, #48	@ 0x30
 800896e:	46bd      	mov	sp, r7
 8008970:	bd80      	pop	{r7, pc}
	...

08008974 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008974:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008978:	b0c0      	sub	sp, #256	@ 0x100
 800897a:	af00      	add	r7, sp, #0
 800897c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008980:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008984:	681b      	ldr	r3, [r3, #0]
 8008986:	691b      	ldr	r3, [r3, #16]
 8008988:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800898c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008990:	68d9      	ldr	r1, [r3, #12]
 8008992:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008996:	681a      	ldr	r2, [r3, #0]
 8008998:	ea40 0301 	orr.w	r3, r0, r1
 800899c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800899e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80089a2:	689a      	ldr	r2, [r3, #8]
 80089a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80089a8:	691b      	ldr	r3, [r3, #16]
 80089aa:	431a      	orrs	r2, r3
 80089ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80089b0:	695b      	ldr	r3, [r3, #20]
 80089b2:	431a      	orrs	r2, r3
 80089b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80089b8:	69db      	ldr	r3, [r3, #28]
 80089ba:	4313      	orrs	r3, r2
 80089bc:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80089c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80089c4:	681b      	ldr	r3, [r3, #0]
 80089c6:	68db      	ldr	r3, [r3, #12]
 80089c8:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80089cc:	f021 010c 	bic.w	r1, r1, #12
 80089d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80089d4:	681a      	ldr	r2, [r3, #0]
 80089d6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80089da:	430b      	orrs	r3, r1
 80089dc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80089de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80089e2:	681b      	ldr	r3, [r3, #0]
 80089e4:	695b      	ldr	r3, [r3, #20]
 80089e6:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80089ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80089ee:	6999      	ldr	r1, [r3, #24]
 80089f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80089f4:	681a      	ldr	r2, [r3, #0]
 80089f6:	ea40 0301 	orr.w	r3, r0, r1
 80089fa:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80089fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008a00:	681a      	ldr	r2, [r3, #0]
 8008a02:	4b8f      	ldr	r3, [pc, #572]	@ (8008c40 <UART_SetConfig+0x2cc>)
 8008a04:	429a      	cmp	r2, r3
 8008a06:	d005      	beq.n	8008a14 <UART_SetConfig+0xa0>
 8008a08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008a0c:	681a      	ldr	r2, [r3, #0]
 8008a0e:	4b8d      	ldr	r3, [pc, #564]	@ (8008c44 <UART_SetConfig+0x2d0>)
 8008a10:	429a      	cmp	r2, r3
 8008a12:	d104      	bne.n	8008a1e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8008a14:	f7fd febe 	bl	8006794 <HAL_RCC_GetPCLK2Freq>
 8008a18:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8008a1c:	e003      	b.n	8008a26 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8008a1e:	f7fd fea5 	bl	800676c <HAL_RCC_GetPCLK1Freq>
 8008a22:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008a26:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008a2a:	69db      	ldr	r3, [r3, #28]
 8008a2c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008a30:	f040 810c 	bne.w	8008c4c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8008a34:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008a38:	2200      	movs	r2, #0
 8008a3a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8008a3e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8008a42:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8008a46:	4622      	mov	r2, r4
 8008a48:	462b      	mov	r3, r5
 8008a4a:	1891      	adds	r1, r2, r2
 8008a4c:	65b9      	str	r1, [r7, #88]	@ 0x58
 8008a4e:	415b      	adcs	r3, r3
 8008a50:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008a52:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8008a56:	4621      	mov	r1, r4
 8008a58:	eb12 0801 	adds.w	r8, r2, r1
 8008a5c:	4629      	mov	r1, r5
 8008a5e:	eb43 0901 	adc.w	r9, r3, r1
 8008a62:	f04f 0200 	mov.w	r2, #0
 8008a66:	f04f 0300 	mov.w	r3, #0
 8008a6a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8008a6e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8008a72:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8008a76:	4690      	mov	r8, r2
 8008a78:	4699      	mov	r9, r3
 8008a7a:	4623      	mov	r3, r4
 8008a7c:	eb18 0303 	adds.w	r3, r8, r3
 8008a80:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8008a84:	462b      	mov	r3, r5
 8008a86:	eb49 0303 	adc.w	r3, r9, r3
 8008a8a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8008a8e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008a92:	685b      	ldr	r3, [r3, #4]
 8008a94:	2200      	movs	r2, #0
 8008a96:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8008a9a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8008a9e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8008aa2:	460b      	mov	r3, r1
 8008aa4:	18db      	adds	r3, r3, r3
 8008aa6:	653b      	str	r3, [r7, #80]	@ 0x50
 8008aa8:	4613      	mov	r3, r2
 8008aaa:	eb42 0303 	adc.w	r3, r2, r3
 8008aae:	657b      	str	r3, [r7, #84]	@ 0x54
 8008ab0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8008ab4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8008ab8:	f7f8 fa74 	bl	8000fa4 <__aeabi_uldivmod>
 8008abc:	4602      	mov	r2, r0
 8008abe:	460b      	mov	r3, r1
 8008ac0:	4b61      	ldr	r3, [pc, #388]	@ (8008c48 <UART_SetConfig+0x2d4>)
 8008ac2:	fba3 2302 	umull	r2, r3, r3, r2
 8008ac6:	095b      	lsrs	r3, r3, #5
 8008ac8:	011c      	lsls	r4, r3, #4
 8008aca:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008ace:	2200      	movs	r2, #0
 8008ad0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008ad4:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8008ad8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8008adc:	4642      	mov	r2, r8
 8008ade:	464b      	mov	r3, r9
 8008ae0:	1891      	adds	r1, r2, r2
 8008ae2:	64b9      	str	r1, [r7, #72]	@ 0x48
 8008ae4:	415b      	adcs	r3, r3
 8008ae6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008ae8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8008aec:	4641      	mov	r1, r8
 8008aee:	eb12 0a01 	adds.w	sl, r2, r1
 8008af2:	4649      	mov	r1, r9
 8008af4:	eb43 0b01 	adc.w	fp, r3, r1
 8008af8:	f04f 0200 	mov.w	r2, #0
 8008afc:	f04f 0300 	mov.w	r3, #0
 8008b00:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8008b04:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8008b08:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008b0c:	4692      	mov	sl, r2
 8008b0e:	469b      	mov	fp, r3
 8008b10:	4643      	mov	r3, r8
 8008b12:	eb1a 0303 	adds.w	r3, sl, r3
 8008b16:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008b1a:	464b      	mov	r3, r9
 8008b1c:	eb4b 0303 	adc.w	r3, fp, r3
 8008b20:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8008b24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008b28:	685b      	ldr	r3, [r3, #4]
 8008b2a:	2200      	movs	r2, #0
 8008b2c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008b30:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8008b34:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8008b38:	460b      	mov	r3, r1
 8008b3a:	18db      	adds	r3, r3, r3
 8008b3c:	643b      	str	r3, [r7, #64]	@ 0x40
 8008b3e:	4613      	mov	r3, r2
 8008b40:	eb42 0303 	adc.w	r3, r2, r3
 8008b44:	647b      	str	r3, [r7, #68]	@ 0x44
 8008b46:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8008b4a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8008b4e:	f7f8 fa29 	bl	8000fa4 <__aeabi_uldivmod>
 8008b52:	4602      	mov	r2, r0
 8008b54:	460b      	mov	r3, r1
 8008b56:	4611      	mov	r1, r2
 8008b58:	4b3b      	ldr	r3, [pc, #236]	@ (8008c48 <UART_SetConfig+0x2d4>)
 8008b5a:	fba3 2301 	umull	r2, r3, r3, r1
 8008b5e:	095b      	lsrs	r3, r3, #5
 8008b60:	2264      	movs	r2, #100	@ 0x64
 8008b62:	fb02 f303 	mul.w	r3, r2, r3
 8008b66:	1acb      	subs	r3, r1, r3
 8008b68:	00db      	lsls	r3, r3, #3
 8008b6a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8008b6e:	4b36      	ldr	r3, [pc, #216]	@ (8008c48 <UART_SetConfig+0x2d4>)
 8008b70:	fba3 2302 	umull	r2, r3, r3, r2
 8008b74:	095b      	lsrs	r3, r3, #5
 8008b76:	005b      	lsls	r3, r3, #1
 8008b78:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8008b7c:	441c      	add	r4, r3
 8008b7e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008b82:	2200      	movs	r2, #0
 8008b84:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008b88:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8008b8c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8008b90:	4642      	mov	r2, r8
 8008b92:	464b      	mov	r3, r9
 8008b94:	1891      	adds	r1, r2, r2
 8008b96:	63b9      	str	r1, [r7, #56]	@ 0x38
 8008b98:	415b      	adcs	r3, r3
 8008b9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008b9c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8008ba0:	4641      	mov	r1, r8
 8008ba2:	1851      	adds	r1, r2, r1
 8008ba4:	6339      	str	r1, [r7, #48]	@ 0x30
 8008ba6:	4649      	mov	r1, r9
 8008ba8:	414b      	adcs	r3, r1
 8008baa:	637b      	str	r3, [r7, #52]	@ 0x34
 8008bac:	f04f 0200 	mov.w	r2, #0
 8008bb0:	f04f 0300 	mov.w	r3, #0
 8008bb4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8008bb8:	4659      	mov	r1, fp
 8008bba:	00cb      	lsls	r3, r1, #3
 8008bbc:	4651      	mov	r1, sl
 8008bbe:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008bc2:	4651      	mov	r1, sl
 8008bc4:	00ca      	lsls	r2, r1, #3
 8008bc6:	4610      	mov	r0, r2
 8008bc8:	4619      	mov	r1, r3
 8008bca:	4603      	mov	r3, r0
 8008bcc:	4642      	mov	r2, r8
 8008bce:	189b      	adds	r3, r3, r2
 8008bd0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008bd4:	464b      	mov	r3, r9
 8008bd6:	460a      	mov	r2, r1
 8008bd8:	eb42 0303 	adc.w	r3, r2, r3
 8008bdc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008be0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008be4:	685b      	ldr	r3, [r3, #4]
 8008be6:	2200      	movs	r2, #0
 8008be8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8008bec:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8008bf0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8008bf4:	460b      	mov	r3, r1
 8008bf6:	18db      	adds	r3, r3, r3
 8008bf8:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008bfa:	4613      	mov	r3, r2
 8008bfc:	eb42 0303 	adc.w	r3, r2, r3
 8008c00:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008c02:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8008c06:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8008c0a:	f7f8 f9cb 	bl	8000fa4 <__aeabi_uldivmod>
 8008c0e:	4602      	mov	r2, r0
 8008c10:	460b      	mov	r3, r1
 8008c12:	4b0d      	ldr	r3, [pc, #52]	@ (8008c48 <UART_SetConfig+0x2d4>)
 8008c14:	fba3 1302 	umull	r1, r3, r3, r2
 8008c18:	095b      	lsrs	r3, r3, #5
 8008c1a:	2164      	movs	r1, #100	@ 0x64
 8008c1c:	fb01 f303 	mul.w	r3, r1, r3
 8008c20:	1ad3      	subs	r3, r2, r3
 8008c22:	00db      	lsls	r3, r3, #3
 8008c24:	3332      	adds	r3, #50	@ 0x32
 8008c26:	4a08      	ldr	r2, [pc, #32]	@ (8008c48 <UART_SetConfig+0x2d4>)
 8008c28:	fba2 2303 	umull	r2, r3, r2, r3
 8008c2c:	095b      	lsrs	r3, r3, #5
 8008c2e:	f003 0207 	and.w	r2, r3, #7
 8008c32:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008c36:	681b      	ldr	r3, [r3, #0]
 8008c38:	4422      	add	r2, r4
 8008c3a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8008c3c:	e106      	b.n	8008e4c <UART_SetConfig+0x4d8>
 8008c3e:	bf00      	nop
 8008c40:	40011000 	.word	0x40011000
 8008c44:	40011400 	.word	0x40011400
 8008c48:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008c4c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008c50:	2200      	movs	r2, #0
 8008c52:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8008c56:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8008c5a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8008c5e:	4642      	mov	r2, r8
 8008c60:	464b      	mov	r3, r9
 8008c62:	1891      	adds	r1, r2, r2
 8008c64:	6239      	str	r1, [r7, #32]
 8008c66:	415b      	adcs	r3, r3
 8008c68:	627b      	str	r3, [r7, #36]	@ 0x24
 8008c6a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8008c6e:	4641      	mov	r1, r8
 8008c70:	1854      	adds	r4, r2, r1
 8008c72:	4649      	mov	r1, r9
 8008c74:	eb43 0501 	adc.w	r5, r3, r1
 8008c78:	f04f 0200 	mov.w	r2, #0
 8008c7c:	f04f 0300 	mov.w	r3, #0
 8008c80:	00eb      	lsls	r3, r5, #3
 8008c82:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8008c86:	00e2      	lsls	r2, r4, #3
 8008c88:	4614      	mov	r4, r2
 8008c8a:	461d      	mov	r5, r3
 8008c8c:	4643      	mov	r3, r8
 8008c8e:	18e3      	adds	r3, r4, r3
 8008c90:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8008c94:	464b      	mov	r3, r9
 8008c96:	eb45 0303 	adc.w	r3, r5, r3
 8008c9a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8008c9e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008ca2:	685b      	ldr	r3, [r3, #4]
 8008ca4:	2200      	movs	r2, #0
 8008ca6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8008caa:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8008cae:	f04f 0200 	mov.w	r2, #0
 8008cb2:	f04f 0300 	mov.w	r3, #0
 8008cb6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8008cba:	4629      	mov	r1, r5
 8008cbc:	008b      	lsls	r3, r1, #2
 8008cbe:	4621      	mov	r1, r4
 8008cc0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008cc4:	4621      	mov	r1, r4
 8008cc6:	008a      	lsls	r2, r1, #2
 8008cc8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8008ccc:	f7f8 f96a 	bl	8000fa4 <__aeabi_uldivmod>
 8008cd0:	4602      	mov	r2, r0
 8008cd2:	460b      	mov	r3, r1
 8008cd4:	4b60      	ldr	r3, [pc, #384]	@ (8008e58 <UART_SetConfig+0x4e4>)
 8008cd6:	fba3 2302 	umull	r2, r3, r3, r2
 8008cda:	095b      	lsrs	r3, r3, #5
 8008cdc:	011c      	lsls	r4, r3, #4
 8008cde:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008ce2:	2200      	movs	r2, #0
 8008ce4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8008ce8:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8008cec:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8008cf0:	4642      	mov	r2, r8
 8008cf2:	464b      	mov	r3, r9
 8008cf4:	1891      	adds	r1, r2, r2
 8008cf6:	61b9      	str	r1, [r7, #24]
 8008cf8:	415b      	adcs	r3, r3
 8008cfa:	61fb      	str	r3, [r7, #28]
 8008cfc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008d00:	4641      	mov	r1, r8
 8008d02:	1851      	adds	r1, r2, r1
 8008d04:	6139      	str	r1, [r7, #16]
 8008d06:	4649      	mov	r1, r9
 8008d08:	414b      	adcs	r3, r1
 8008d0a:	617b      	str	r3, [r7, #20]
 8008d0c:	f04f 0200 	mov.w	r2, #0
 8008d10:	f04f 0300 	mov.w	r3, #0
 8008d14:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8008d18:	4659      	mov	r1, fp
 8008d1a:	00cb      	lsls	r3, r1, #3
 8008d1c:	4651      	mov	r1, sl
 8008d1e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008d22:	4651      	mov	r1, sl
 8008d24:	00ca      	lsls	r2, r1, #3
 8008d26:	4610      	mov	r0, r2
 8008d28:	4619      	mov	r1, r3
 8008d2a:	4603      	mov	r3, r0
 8008d2c:	4642      	mov	r2, r8
 8008d2e:	189b      	adds	r3, r3, r2
 8008d30:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008d34:	464b      	mov	r3, r9
 8008d36:	460a      	mov	r2, r1
 8008d38:	eb42 0303 	adc.w	r3, r2, r3
 8008d3c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008d40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008d44:	685b      	ldr	r3, [r3, #4]
 8008d46:	2200      	movs	r2, #0
 8008d48:	67bb      	str	r3, [r7, #120]	@ 0x78
 8008d4a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8008d4c:	f04f 0200 	mov.w	r2, #0
 8008d50:	f04f 0300 	mov.w	r3, #0
 8008d54:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8008d58:	4649      	mov	r1, r9
 8008d5a:	008b      	lsls	r3, r1, #2
 8008d5c:	4641      	mov	r1, r8
 8008d5e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008d62:	4641      	mov	r1, r8
 8008d64:	008a      	lsls	r2, r1, #2
 8008d66:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8008d6a:	f7f8 f91b 	bl	8000fa4 <__aeabi_uldivmod>
 8008d6e:	4602      	mov	r2, r0
 8008d70:	460b      	mov	r3, r1
 8008d72:	4611      	mov	r1, r2
 8008d74:	4b38      	ldr	r3, [pc, #224]	@ (8008e58 <UART_SetConfig+0x4e4>)
 8008d76:	fba3 2301 	umull	r2, r3, r3, r1
 8008d7a:	095b      	lsrs	r3, r3, #5
 8008d7c:	2264      	movs	r2, #100	@ 0x64
 8008d7e:	fb02 f303 	mul.w	r3, r2, r3
 8008d82:	1acb      	subs	r3, r1, r3
 8008d84:	011b      	lsls	r3, r3, #4
 8008d86:	3332      	adds	r3, #50	@ 0x32
 8008d88:	4a33      	ldr	r2, [pc, #204]	@ (8008e58 <UART_SetConfig+0x4e4>)
 8008d8a:	fba2 2303 	umull	r2, r3, r2, r3
 8008d8e:	095b      	lsrs	r3, r3, #5
 8008d90:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8008d94:	441c      	add	r4, r3
 8008d96:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008d9a:	2200      	movs	r2, #0
 8008d9c:	673b      	str	r3, [r7, #112]	@ 0x70
 8008d9e:	677a      	str	r2, [r7, #116]	@ 0x74
 8008da0:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8008da4:	4642      	mov	r2, r8
 8008da6:	464b      	mov	r3, r9
 8008da8:	1891      	adds	r1, r2, r2
 8008daa:	60b9      	str	r1, [r7, #8]
 8008dac:	415b      	adcs	r3, r3
 8008dae:	60fb      	str	r3, [r7, #12]
 8008db0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8008db4:	4641      	mov	r1, r8
 8008db6:	1851      	adds	r1, r2, r1
 8008db8:	6039      	str	r1, [r7, #0]
 8008dba:	4649      	mov	r1, r9
 8008dbc:	414b      	adcs	r3, r1
 8008dbe:	607b      	str	r3, [r7, #4]
 8008dc0:	f04f 0200 	mov.w	r2, #0
 8008dc4:	f04f 0300 	mov.w	r3, #0
 8008dc8:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8008dcc:	4659      	mov	r1, fp
 8008dce:	00cb      	lsls	r3, r1, #3
 8008dd0:	4651      	mov	r1, sl
 8008dd2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008dd6:	4651      	mov	r1, sl
 8008dd8:	00ca      	lsls	r2, r1, #3
 8008dda:	4610      	mov	r0, r2
 8008ddc:	4619      	mov	r1, r3
 8008dde:	4603      	mov	r3, r0
 8008de0:	4642      	mov	r2, r8
 8008de2:	189b      	adds	r3, r3, r2
 8008de4:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008de6:	464b      	mov	r3, r9
 8008de8:	460a      	mov	r2, r1
 8008dea:	eb42 0303 	adc.w	r3, r2, r3
 8008dee:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8008df0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008df4:	685b      	ldr	r3, [r3, #4]
 8008df6:	2200      	movs	r2, #0
 8008df8:	663b      	str	r3, [r7, #96]	@ 0x60
 8008dfa:	667a      	str	r2, [r7, #100]	@ 0x64
 8008dfc:	f04f 0200 	mov.w	r2, #0
 8008e00:	f04f 0300 	mov.w	r3, #0
 8008e04:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8008e08:	4649      	mov	r1, r9
 8008e0a:	008b      	lsls	r3, r1, #2
 8008e0c:	4641      	mov	r1, r8
 8008e0e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008e12:	4641      	mov	r1, r8
 8008e14:	008a      	lsls	r2, r1, #2
 8008e16:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8008e1a:	f7f8 f8c3 	bl	8000fa4 <__aeabi_uldivmod>
 8008e1e:	4602      	mov	r2, r0
 8008e20:	460b      	mov	r3, r1
 8008e22:	4b0d      	ldr	r3, [pc, #52]	@ (8008e58 <UART_SetConfig+0x4e4>)
 8008e24:	fba3 1302 	umull	r1, r3, r3, r2
 8008e28:	095b      	lsrs	r3, r3, #5
 8008e2a:	2164      	movs	r1, #100	@ 0x64
 8008e2c:	fb01 f303 	mul.w	r3, r1, r3
 8008e30:	1ad3      	subs	r3, r2, r3
 8008e32:	011b      	lsls	r3, r3, #4
 8008e34:	3332      	adds	r3, #50	@ 0x32
 8008e36:	4a08      	ldr	r2, [pc, #32]	@ (8008e58 <UART_SetConfig+0x4e4>)
 8008e38:	fba2 2303 	umull	r2, r3, r2, r3
 8008e3c:	095b      	lsrs	r3, r3, #5
 8008e3e:	f003 020f 	and.w	r2, r3, #15
 8008e42:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008e46:	681b      	ldr	r3, [r3, #0]
 8008e48:	4422      	add	r2, r4
 8008e4a:	609a      	str	r2, [r3, #8]
}
 8008e4c:	bf00      	nop
 8008e4e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8008e52:	46bd      	mov	sp, r7
 8008e54:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008e58:	51eb851f 	.word	0x51eb851f

08008e5c <atof>:
 8008e5c:	2100      	movs	r1, #0
 8008e5e:	f000 be0d 	b.w	8009a7c <strtod>

08008e62 <atoi>:
 8008e62:	220a      	movs	r2, #10
 8008e64:	2100      	movs	r1, #0
 8008e66:	f000 be91 	b.w	8009b8c <strtol>

08008e6a <sulp>:
 8008e6a:	b570      	push	{r4, r5, r6, lr}
 8008e6c:	4604      	mov	r4, r0
 8008e6e:	460d      	mov	r5, r1
 8008e70:	ec45 4b10 	vmov	d0, r4, r5
 8008e74:	4616      	mov	r6, r2
 8008e76:	f003 fd6b 	bl	800c950 <__ulp>
 8008e7a:	ec51 0b10 	vmov	r0, r1, d0
 8008e7e:	b17e      	cbz	r6, 8008ea0 <sulp+0x36>
 8008e80:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8008e84:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8008e88:	2b00      	cmp	r3, #0
 8008e8a:	dd09      	ble.n	8008ea0 <sulp+0x36>
 8008e8c:	051b      	lsls	r3, r3, #20
 8008e8e:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8008e92:	2400      	movs	r4, #0
 8008e94:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8008e98:	4622      	mov	r2, r4
 8008e9a:	462b      	mov	r3, r5
 8008e9c:	f7f7 fbdc 	bl	8000658 <__aeabi_dmul>
 8008ea0:	ec41 0b10 	vmov	d0, r0, r1
 8008ea4:	bd70      	pop	{r4, r5, r6, pc}
	...

08008ea8 <_strtod_l>:
 8008ea8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008eac:	b09f      	sub	sp, #124	@ 0x7c
 8008eae:	460c      	mov	r4, r1
 8008eb0:	9217      	str	r2, [sp, #92]	@ 0x5c
 8008eb2:	2200      	movs	r2, #0
 8008eb4:	921a      	str	r2, [sp, #104]	@ 0x68
 8008eb6:	9005      	str	r0, [sp, #20]
 8008eb8:	f04f 0a00 	mov.w	sl, #0
 8008ebc:	f04f 0b00 	mov.w	fp, #0
 8008ec0:	460a      	mov	r2, r1
 8008ec2:	9219      	str	r2, [sp, #100]	@ 0x64
 8008ec4:	7811      	ldrb	r1, [r2, #0]
 8008ec6:	292b      	cmp	r1, #43	@ 0x2b
 8008ec8:	d04a      	beq.n	8008f60 <_strtod_l+0xb8>
 8008eca:	d838      	bhi.n	8008f3e <_strtod_l+0x96>
 8008ecc:	290d      	cmp	r1, #13
 8008ece:	d832      	bhi.n	8008f36 <_strtod_l+0x8e>
 8008ed0:	2908      	cmp	r1, #8
 8008ed2:	d832      	bhi.n	8008f3a <_strtod_l+0x92>
 8008ed4:	2900      	cmp	r1, #0
 8008ed6:	d03b      	beq.n	8008f50 <_strtod_l+0xa8>
 8008ed8:	2200      	movs	r2, #0
 8008eda:	920b      	str	r2, [sp, #44]	@ 0x2c
 8008edc:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8008ede:	782a      	ldrb	r2, [r5, #0]
 8008ee0:	2a30      	cmp	r2, #48	@ 0x30
 8008ee2:	f040 80b3 	bne.w	800904c <_strtod_l+0x1a4>
 8008ee6:	786a      	ldrb	r2, [r5, #1]
 8008ee8:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8008eec:	2a58      	cmp	r2, #88	@ 0x58
 8008eee:	d16e      	bne.n	8008fce <_strtod_l+0x126>
 8008ef0:	9302      	str	r3, [sp, #8]
 8008ef2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008ef4:	9301      	str	r3, [sp, #4]
 8008ef6:	ab1a      	add	r3, sp, #104	@ 0x68
 8008ef8:	9300      	str	r3, [sp, #0]
 8008efa:	4a8e      	ldr	r2, [pc, #568]	@ (8009134 <_strtod_l+0x28c>)
 8008efc:	9805      	ldr	r0, [sp, #20]
 8008efe:	ab1b      	add	r3, sp, #108	@ 0x6c
 8008f00:	a919      	add	r1, sp, #100	@ 0x64
 8008f02:	f002 fe17 	bl	800bb34 <__gethex>
 8008f06:	f010 060f 	ands.w	r6, r0, #15
 8008f0a:	4604      	mov	r4, r0
 8008f0c:	d005      	beq.n	8008f1a <_strtod_l+0x72>
 8008f0e:	2e06      	cmp	r6, #6
 8008f10:	d128      	bne.n	8008f64 <_strtod_l+0xbc>
 8008f12:	3501      	adds	r5, #1
 8008f14:	2300      	movs	r3, #0
 8008f16:	9519      	str	r5, [sp, #100]	@ 0x64
 8008f18:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008f1a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8008f1c:	2b00      	cmp	r3, #0
 8008f1e:	f040 858e 	bne.w	8009a3e <_strtod_l+0xb96>
 8008f22:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008f24:	b1cb      	cbz	r3, 8008f5a <_strtod_l+0xb2>
 8008f26:	4652      	mov	r2, sl
 8008f28:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 8008f2c:	ec43 2b10 	vmov	d0, r2, r3
 8008f30:	b01f      	add	sp, #124	@ 0x7c
 8008f32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008f36:	2920      	cmp	r1, #32
 8008f38:	d1ce      	bne.n	8008ed8 <_strtod_l+0x30>
 8008f3a:	3201      	adds	r2, #1
 8008f3c:	e7c1      	b.n	8008ec2 <_strtod_l+0x1a>
 8008f3e:	292d      	cmp	r1, #45	@ 0x2d
 8008f40:	d1ca      	bne.n	8008ed8 <_strtod_l+0x30>
 8008f42:	2101      	movs	r1, #1
 8008f44:	910b      	str	r1, [sp, #44]	@ 0x2c
 8008f46:	1c51      	adds	r1, r2, #1
 8008f48:	9119      	str	r1, [sp, #100]	@ 0x64
 8008f4a:	7852      	ldrb	r2, [r2, #1]
 8008f4c:	2a00      	cmp	r2, #0
 8008f4e:	d1c5      	bne.n	8008edc <_strtod_l+0x34>
 8008f50:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8008f52:	9419      	str	r4, [sp, #100]	@ 0x64
 8008f54:	2b00      	cmp	r3, #0
 8008f56:	f040 8570 	bne.w	8009a3a <_strtod_l+0xb92>
 8008f5a:	4652      	mov	r2, sl
 8008f5c:	465b      	mov	r3, fp
 8008f5e:	e7e5      	b.n	8008f2c <_strtod_l+0x84>
 8008f60:	2100      	movs	r1, #0
 8008f62:	e7ef      	b.n	8008f44 <_strtod_l+0x9c>
 8008f64:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8008f66:	b13a      	cbz	r2, 8008f78 <_strtod_l+0xd0>
 8008f68:	2135      	movs	r1, #53	@ 0x35
 8008f6a:	a81c      	add	r0, sp, #112	@ 0x70
 8008f6c:	f003 fdea 	bl	800cb44 <__copybits>
 8008f70:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008f72:	9805      	ldr	r0, [sp, #20]
 8008f74:	f003 f9b8 	bl	800c2e8 <_Bfree>
 8008f78:	3e01      	subs	r6, #1
 8008f7a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8008f7c:	2e04      	cmp	r6, #4
 8008f7e:	d806      	bhi.n	8008f8e <_strtod_l+0xe6>
 8008f80:	e8df f006 	tbb	[pc, r6]
 8008f84:	201d0314 	.word	0x201d0314
 8008f88:	14          	.byte	0x14
 8008f89:	00          	.byte	0x00
 8008f8a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8008f8e:	05e1      	lsls	r1, r4, #23
 8008f90:	bf48      	it	mi
 8008f92:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8008f96:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008f9a:	0d1b      	lsrs	r3, r3, #20
 8008f9c:	051b      	lsls	r3, r3, #20
 8008f9e:	2b00      	cmp	r3, #0
 8008fa0:	d1bb      	bne.n	8008f1a <_strtod_l+0x72>
 8008fa2:	f001 fe75 	bl	800ac90 <__errno>
 8008fa6:	2322      	movs	r3, #34	@ 0x22
 8008fa8:	6003      	str	r3, [r0, #0]
 8008faa:	e7b6      	b.n	8008f1a <_strtod_l+0x72>
 8008fac:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8008fb0:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8008fb4:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8008fb8:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8008fbc:	e7e7      	b.n	8008f8e <_strtod_l+0xe6>
 8008fbe:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 800913c <_strtod_l+0x294>
 8008fc2:	e7e4      	b.n	8008f8e <_strtod_l+0xe6>
 8008fc4:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8008fc8:	f04f 3aff 	mov.w	sl, #4294967295
 8008fcc:	e7df      	b.n	8008f8e <_strtod_l+0xe6>
 8008fce:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008fd0:	1c5a      	adds	r2, r3, #1
 8008fd2:	9219      	str	r2, [sp, #100]	@ 0x64
 8008fd4:	785b      	ldrb	r3, [r3, #1]
 8008fd6:	2b30      	cmp	r3, #48	@ 0x30
 8008fd8:	d0f9      	beq.n	8008fce <_strtod_l+0x126>
 8008fda:	2b00      	cmp	r3, #0
 8008fdc:	d09d      	beq.n	8008f1a <_strtod_l+0x72>
 8008fde:	2301      	movs	r3, #1
 8008fe0:	9309      	str	r3, [sp, #36]	@ 0x24
 8008fe2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008fe4:	930c      	str	r3, [sp, #48]	@ 0x30
 8008fe6:	2300      	movs	r3, #0
 8008fe8:	9308      	str	r3, [sp, #32]
 8008fea:	930a      	str	r3, [sp, #40]	@ 0x28
 8008fec:	461f      	mov	r7, r3
 8008fee:	220a      	movs	r2, #10
 8008ff0:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8008ff2:	7805      	ldrb	r5, [r0, #0]
 8008ff4:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8008ff8:	b2d9      	uxtb	r1, r3
 8008ffa:	2909      	cmp	r1, #9
 8008ffc:	d928      	bls.n	8009050 <_strtod_l+0x1a8>
 8008ffe:	494e      	ldr	r1, [pc, #312]	@ (8009138 <_strtod_l+0x290>)
 8009000:	2201      	movs	r2, #1
 8009002:	f001 fdd5 	bl	800abb0 <strncmp>
 8009006:	2800      	cmp	r0, #0
 8009008:	d032      	beq.n	8009070 <_strtod_l+0x1c8>
 800900a:	2000      	movs	r0, #0
 800900c:	462a      	mov	r2, r5
 800900e:	4681      	mov	r9, r0
 8009010:	463d      	mov	r5, r7
 8009012:	4603      	mov	r3, r0
 8009014:	2a65      	cmp	r2, #101	@ 0x65
 8009016:	d001      	beq.n	800901c <_strtod_l+0x174>
 8009018:	2a45      	cmp	r2, #69	@ 0x45
 800901a:	d114      	bne.n	8009046 <_strtod_l+0x19e>
 800901c:	b91d      	cbnz	r5, 8009026 <_strtod_l+0x17e>
 800901e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009020:	4302      	orrs	r2, r0
 8009022:	d095      	beq.n	8008f50 <_strtod_l+0xa8>
 8009024:	2500      	movs	r5, #0
 8009026:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8009028:	1c62      	adds	r2, r4, #1
 800902a:	9219      	str	r2, [sp, #100]	@ 0x64
 800902c:	7862      	ldrb	r2, [r4, #1]
 800902e:	2a2b      	cmp	r2, #43	@ 0x2b
 8009030:	d077      	beq.n	8009122 <_strtod_l+0x27a>
 8009032:	2a2d      	cmp	r2, #45	@ 0x2d
 8009034:	d07b      	beq.n	800912e <_strtod_l+0x286>
 8009036:	f04f 0c00 	mov.w	ip, #0
 800903a:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800903e:	2909      	cmp	r1, #9
 8009040:	f240 8082 	bls.w	8009148 <_strtod_l+0x2a0>
 8009044:	9419      	str	r4, [sp, #100]	@ 0x64
 8009046:	f04f 0800 	mov.w	r8, #0
 800904a:	e0a2      	b.n	8009192 <_strtod_l+0x2ea>
 800904c:	2300      	movs	r3, #0
 800904e:	e7c7      	b.n	8008fe0 <_strtod_l+0x138>
 8009050:	2f08      	cmp	r7, #8
 8009052:	bfd5      	itete	le
 8009054:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 8009056:	9908      	ldrgt	r1, [sp, #32]
 8009058:	fb02 3301 	mlale	r3, r2, r1, r3
 800905c:	fb02 3301 	mlagt	r3, r2, r1, r3
 8009060:	f100 0001 	add.w	r0, r0, #1
 8009064:	bfd4      	ite	le
 8009066:	930a      	strle	r3, [sp, #40]	@ 0x28
 8009068:	9308      	strgt	r3, [sp, #32]
 800906a:	3701      	adds	r7, #1
 800906c:	9019      	str	r0, [sp, #100]	@ 0x64
 800906e:	e7bf      	b.n	8008ff0 <_strtod_l+0x148>
 8009070:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009072:	1c5a      	adds	r2, r3, #1
 8009074:	9219      	str	r2, [sp, #100]	@ 0x64
 8009076:	785a      	ldrb	r2, [r3, #1]
 8009078:	b37f      	cbz	r7, 80090da <_strtod_l+0x232>
 800907a:	4681      	mov	r9, r0
 800907c:	463d      	mov	r5, r7
 800907e:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8009082:	2b09      	cmp	r3, #9
 8009084:	d912      	bls.n	80090ac <_strtod_l+0x204>
 8009086:	2301      	movs	r3, #1
 8009088:	e7c4      	b.n	8009014 <_strtod_l+0x16c>
 800908a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800908c:	1c5a      	adds	r2, r3, #1
 800908e:	9219      	str	r2, [sp, #100]	@ 0x64
 8009090:	785a      	ldrb	r2, [r3, #1]
 8009092:	3001      	adds	r0, #1
 8009094:	2a30      	cmp	r2, #48	@ 0x30
 8009096:	d0f8      	beq.n	800908a <_strtod_l+0x1e2>
 8009098:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800909c:	2b08      	cmp	r3, #8
 800909e:	f200 84d3 	bhi.w	8009a48 <_strtod_l+0xba0>
 80090a2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80090a4:	930c      	str	r3, [sp, #48]	@ 0x30
 80090a6:	4681      	mov	r9, r0
 80090a8:	2000      	movs	r0, #0
 80090aa:	4605      	mov	r5, r0
 80090ac:	3a30      	subs	r2, #48	@ 0x30
 80090ae:	f100 0301 	add.w	r3, r0, #1
 80090b2:	d02a      	beq.n	800910a <_strtod_l+0x262>
 80090b4:	4499      	add	r9, r3
 80090b6:	eb00 0c05 	add.w	ip, r0, r5
 80090ba:	462b      	mov	r3, r5
 80090bc:	210a      	movs	r1, #10
 80090be:	4563      	cmp	r3, ip
 80090c0:	d10d      	bne.n	80090de <_strtod_l+0x236>
 80090c2:	1c69      	adds	r1, r5, #1
 80090c4:	4401      	add	r1, r0
 80090c6:	4428      	add	r0, r5
 80090c8:	2808      	cmp	r0, #8
 80090ca:	dc16      	bgt.n	80090fa <_strtod_l+0x252>
 80090cc:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80090ce:	230a      	movs	r3, #10
 80090d0:	fb03 2300 	mla	r3, r3, r0, r2
 80090d4:	930a      	str	r3, [sp, #40]	@ 0x28
 80090d6:	2300      	movs	r3, #0
 80090d8:	e018      	b.n	800910c <_strtod_l+0x264>
 80090da:	4638      	mov	r0, r7
 80090dc:	e7da      	b.n	8009094 <_strtod_l+0x1ec>
 80090de:	2b08      	cmp	r3, #8
 80090e0:	f103 0301 	add.w	r3, r3, #1
 80090e4:	dc03      	bgt.n	80090ee <_strtod_l+0x246>
 80090e6:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 80090e8:	434e      	muls	r6, r1
 80090ea:	960a      	str	r6, [sp, #40]	@ 0x28
 80090ec:	e7e7      	b.n	80090be <_strtod_l+0x216>
 80090ee:	2b10      	cmp	r3, #16
 80090f0:	bfde      	ittt	le
 80090f2:	9e08      	ldrle	r6, [sp, #32]
 80090f4:	434e      	mulle	r6, r1
 80090f6:	9608      	strle	r6, [sp, #32]
 80090f8:	e7e1      	b.n	80090be <_strtod_l+0x216>
 80090fa:	280f      	cmp	r0, #15
 80090fc:	dceb      	bgt.n	80090d6 <_strtod_l+0x22e>
 80090fe:	9808      	ldr	r0, [sp, #32]
 8009100:	230a      	movs	r3, #10
 8009102:	fb03 2300 	mla	r3, r3, r0, r2
 8009106:	9308      	str	r3, [sp, #32]
 8009108:	e7e5      	b.n	80090d6 <_strtod_l+0x22e>
 800910a:	4629      	mov	r1, r5
 800910c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800910e:	1c50      	adds	r0, r2, #1
 8009110:	9019      	str	r0, [sp, #100]	@ 0x64
 8009112:	7852      	ldrb	r2, [r2, #1]
 8009114:	4618      	mov	r0, r3
 8009116:	460d      	mov	r5, r1
 8009118:	e7b1      	b.n	800907e <_strtod_l+0x1d6>
 800911a:	f04f 0900 	mov.w	r9, #0
 800911e:	2301      	movs	r3, #1
 8009120:	e77d      	b.n	800901e <_strtod_l+0x176>
 8009122:	f04f 0c00 	mov.w	ip, #0
 8009126:	1ca2      	adds	r2, r4, #2
 8009128:	9219      	str	r2, [sp, #100]	@ 0x64
 800912a:	78a2      	ldrb	r2, [r4, #2]
 800912c:	e785      	b.n	800903a <_strtod_l+0x192>
 800912e:	f04f 0c01 	mov.w	ip, #1
 8009132:	e7f8      	b.n	8009126 <_strtod_l+0x27e>
 8009134:	0800eac4 	.word	0x0800eac4
 8009138:	0800eaac 	.word	0x0800eaac
 800913c:	7ff00000 	.word	0x7ff00000
 8009140:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009142:	1c51      	adds	r1, r2, #1
 8009144:	9119      	str	r1, [sp, #100]	@ 0x64
 8009146:	7852      	ldrb	r2, [r2, #1]
 8009148:	2a30      	cmp	r2, #48	@ 0x30
 800914a:	d0f9      	beq.n	8009140 <_strtod_l+0x298>
 800914c:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8009150:	2908      	cmp	r1, #8
 8009152:	f63f af78 	bhi.w	8009046 <_strtod_l+0x19e>
 8009156:	3a30      	subs	r2, #48	@ 0x30
 8009158:	920e      	str	r2, [sp, #56]	@ 0x38
 800915a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800915c:	920f      	str	r2, [sp, #60]	@ 0x3c
 800915e:	f04f 080a 	mov.w	r8, #10
 8009162:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009164:	1c56      	adds	r6, r2, #1
 8009166:	9619      	str	r6, [sp, #100]	@ 0x64
 8009168:	7852      	ldrb	r2, [r2, #1]
 800916a:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800916e:	f1be 0f09 	cmp.w	lr, #9
 8009172:	d939      	bls.n	80091e8 <_strtod_l+0x340>
 8009174:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8009176:	1a76      	subs	r6, r6, r1
 8009178:	2e08      	cmp	r6, #8
 800917a:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800917e:	dc03      	bgt.n	8009188 <_strtod_l+0x2e0>
 8009180:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8009182:	4588      	cmp	r8, r1
 8009184:	bfa8      	it	ge
 8009186:	4688      	movge	r8, r1
 8009188:	f1bc 0f00 	cmp.w	ip, #0
 800918c:	d001      	beq.n	8009192 <_strtod_l+0x2ea>
 800918e:	f1c8 0800 	rsb	r8, r8, #0
 8009192:	2d00      	cmp	r5, #0
 8009194:	d14e      	bne.n	8009234 <_strtod_l+0x38c>
 8009196:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009198:	4308      	orrs	r0, r1
 800919a:	f47f aebe 	bne.w	8008f1a <_strtod_l+0x72>
 800919e:	2b00      	cmp	r3, #0
 80091a0:	f47f aed6 	bne.w	8008f50 <_strtod_l+0xa8>
 80091a4:	2a69      	cmp	r2, #105	@ 0x69
 80091a6:	d028      	beq.n	80091fa <_strtod_l+0x352>
 80091a8:	dc25      	bgt.n	80091f6 <_strtod_l+0x34e>
 80091aa:	2a49      	cmp	r2, #73	@ 0x49
 80091ac:	d025      	beq.n	80091fa <_strtod_l+0x352>
 80091ae:	2a4e      	cmp	r2, #78	@ 0x4e
 80091b0:	f47f aece 	bne.w	8008f50 <_strtod_l+0xa8>
 80091b4:	499b      	ldr	r1, [pc, #620]	@ (8009424 <_strtod_l+0x57c>)
 80091b6:	a819      	add	r0, sp, #100	@ 0x64
 80091b8:	f002 fede 	bl	800bf78 <__match>
 80091bc:	2800      	cmp	r0, #0
 80091be:	f43f aec7 	beq.w	8008f50 <_strtod_l+0xa8>
 80091c2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80091c4:	781b      	ldrb	r3, [r3, #0]
 80091c6:	2b28      	cmp	r3, #40	@ 0x28
 80091c8:	d12e      	bne.n	8009228 <_strtod_l+0x380>
 80091ca:	4997      	ldr	r1, [pc, #604]	@ (8009428 <_strtod_l+0x580>)
 80091cc:	aa1c      	add	r2, sp, #112	@ 0x70
 80091ce:	a819      	add	r0, sp, #100	@ 0x64
 80091d0:	f002 fee6 	bl	800bfa0 <__hexnan>
 80091d4:	2805      	cmp	r0, #5
 80091d6:	d127      	bne.n	8009228 <_strtod_l+0x380>
 80091d8:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80091da:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 80091de:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 80091e2:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 80091e6:	e698      	b.n	8008f1a <_strtod_l+0x72>
 80091e8:	990e      	ldr	r1, [sp, #56]	@ 0x38
 80091ea:	fb08 2101 	mla	r1, r8, r1, r2
 80091ee:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 80091f2:	920e      	str	r2, [sp, #56]	@ 0x38
 80091f4:	e7b5      	b.n	8009162 <_strtod_l+0x2ba>
 80091f6:	2a6e      	cmp	r2, #110	@ 0x6e
 80091f8:	e7da      	b.n	80091b0 <_strtod_l+0x308>
 80091fa:	498c      	ldr	r1, [pc, #560]	@ (800942c <_strtod_l+0x584>)
 80091fc:	a819      	add	r0, sp, #100	@ 0x64
 80091fe:	f002 febb 	bl	800bf78 <__match>
 8009202:	2800      	cmp	r0, #0
 8009204:	f43f aea4 	beq.w	8008f50 <_strtod_l+0xa8>
 8009208:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800920a:	4989      	ldr	r1, [pc, #548]	@ (8009430 <_strtod_l+0x588>)
 800920c:	3b01      	subs	r3, #1
 800920e:	a819      	add	r0, sp, #100	@ 0x64
 8009210:	9319      	str	r3, [sp, #100]	@ 0x64
 8009212:	f002 feb1 	bl	800bf78 <__match>
 8009216:	b910      	cbnz	r0, 800921e <_strtod_l+0x376>
 8009218:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800921a:	3301      	adds	r3, #1
 800921c:	9319      	str	r3, [sp, #100]	@ 0x64
 800921e:	f8df b220 	ldr.w	fp, [pc, #544]	@ 8009440 <_strtod_l+0x598>
 8009222:	f04f 0a00 	mov.w	sl, #0
 8009226:	e678      	b.n	8008f1a <_strtod_l+0x72>
 8009228:	4882      	ldr	r0, [pc, #520]	@ (8009434 <_strtod_l+0x58c>)
 800922a:	f001 fd75 	bl	800ad18 <nan>
 800922e:	ec5b ab10 	vmov	sl, fp, d0
 8009232:	e672      	b.n	8008f1a <_strtod_l+0x72>
 8009234:	eba8 0309 	sub.w	r3, r8, r9
 8009238:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800923a:	9309      	str	r3, [sp, #36]	@ 0x24
 800923c:	2f00      	cmp	r7, #0
 800923e:	bf08      	it	eq
 8009240:	462f      	moveq	r7, r5
 8009242:	2d10      	cmp	r5, #16
 8009244:	462c      	mov	r4, r5
 8009246:	bfa8      	it	ge
 8009248:	2410      	movge	r4, #16
 800924a:	f7f7 f98b 	bl	8000564 <__aeabi_ui2d>
 800924e:	2d09      	cmp	r5, #9
 8009250:	4682      	mov	sl, r0
 8009252:	468b      	mov	fp, r1
 8009254:	dc13      	bgt.n	800927e <_strtod_l+0x3d6>
 8009256:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009258:	2b00      	cmp	r3, #0
 800925a:	f43f ae5e 	beq.w	8008f1a <_strtod_l+0x72>
 800925e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009260:	dd78      	ble.n	8009354 <_strtod_l+0x4ac>
 8009262:	2b16      	cmp	r3, #22
 8009264:	dc5f      	bgt.n	8009326 <_strtod_l+0x47e>
 8009266:	4974      	ldr	r1, [pc, #464]	@ (8009438 <_strtod_l+0x590>)
 8009268:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800926c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009270:	4652      	mov	r2, sl
 8009272:	465b      	mov	r3, fp
 8009274:	f7f7 f9f0 	bl	8000658 <__aeabi_dmul>
 8009278:	4682      	mov	sl, r0
 800927a:	468b      	mov	fp, r1
 800927c:	e64d      	b.n	8008f1a <_strtod_l+0x72>
 800927e:	4b6e      	ldr	r3, [pc, #440]	@ (8009438 <_strtod_l+0x590>)
 8009280:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8009284:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8009288:	f7f7 f9e6 	bl	8000658 <__aeabi_dmul>
 800928c:	4682      	mov	sl, r0
 800928e:	9808      	ldr	r0, [sp, #32]
 8009290:	468b      	mov	fp, r1
 8009292:	f7f7 f967 	bl	8000564 <__aeabi_ui2d>
 8009296:	4602      	mov	r2, r0
 8009298:	460b      	mov	r3, r1
 800929a:	4650      	mov	r0, sl
 800929c:	4659      	mov	r1, fp
 800929e:	f7f7 f825 	bl	80002ec <__adddf3>
 80092a2:	2d0f      	cmp	r5, #15
 80092a4:	4682      	mov	sl, r0
 80092a6:	468b      	mov	fp, r1
 80092a8:	ddd5      	ble.n	8009256 <_strtod_l+0x3ae>
 80092aa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80092ac:	1b2c      	subs	r4, r5, r4
 80092ae:	441c      	add	r4, r3
 80092b0:	2c00      	cmp	r4, #0
 80092b2:	f340 8096 	ble.w	80093e2 <_strtod_l+0x53a>
 80092b6:	f014 030f 	ands.w	r3, r4, #15
 80092ba:	d00a      	beq.n	80092d2 <_strtod_l+0x42a>
 80092bc:	495e      	ldr	r1, [pc, #376]	@ (8009438 <_strtod_l+0x590>)
 80092be:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80092c2:	4652      	mov	r2, sl
 80092c4:	465b      	mov	r3, fp
 80092c6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80092ca:	f7f7 f9c5 	bl	8000658 <__aeabi_dmul>
 80092ce:	4682      	mov	sl, r0
 80092d0:	468b      	mov	fp, r1
 80092d2:	f034 040f 	bics.w	r4, r4, #15
 80092d6:	d073      	beq.n	80093c0 <_strtod_l+0x518>
 80092d8:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 80092dc:	dd48      	ble.n	8009370 <_strtod_l+0x4c8>
 80092de:	2400      	movs	r4, #0
 80092e0:	46a0      	mov	r8, r4
 80092e2:	940a      	str	r4, [sp, #40]	@ 0x28
 80092e4:	46a1      	mov	r9, r4
 80092e6:	9a05      	ldr	r2, [sp, #20]
 80092e8:	f8df b154 	ldr.w	fp, [pc, #340]	@ 8009440 <_strtod_l+0x598>
 80092ec:	2322      	movs	r3, #34	@ 0x22
 80092ee:	6013      	str	r3, [r2, #0]
 80092f0:	f04f 0a00 	mov.w	sl, #0
 80092f4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80092f6:	2b00      	cmp	r3, #0
 80092f8:	f43f ae0f 	beq.w	8008f1a <_strtod_l+0x72>
 80092fc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80092fe:	9805      	ldr	r0, [sp, #20]
 8009300:	f002 fff2 	bl	800c2e8 <_Bfree>
 8009304:	9805      	ldr	r0, [sp, #20]
 8009306:	4649      	mov	r1, r9
 8009308:	f002 ffee 	bl	800c2e8 <_Bfree>
 800930c:	9805      	ldr	r0, [sp, #20]
 800930e:	4641      	mov	r1, r8
 8009310:	f002 ffea 	bl	800c2e8 <_Bfree>
 8009314:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009316:	9805      	ldr	r0, [sp, #20]
 8009318:	f002 ffe6 	bl	800c2e8 <_Bfree>
 800931c:	9805      	ldr	r0, [sp, #20]
 800931e:	4621      	mov	r1, r4
 8009320:	f002 ffe2 	bl	800c2e8 <_Bfree>
 8009324:	e5f9      	b.n	8008f1a <_strtod_l+0x72>
 8009326:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009328:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800932c:	4293      	cmp	r3, r2
 800932e:	dbbc      	blt.n	80092aa <_strtod_l+0x402>
 8009330:	4c41      	ldr	r4, [pc, #260]	@ (8009438 <_strtod_l+0x590>)
 8009332:	f1c5 050f 	rsb	r5, r5, #15
 8009336:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800933a:	4652      	mov	r2, sl
 800933c:	465b      	mov	r3, fp
 800933e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009342:	f7f7 f989 	bl	8000658 <__aeabi_dmul>
 8009346:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009348:	1b5d      	subs	r5, r3, r5
 800934a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800934e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8009352:	e78f      	b.n	8009274 <_strtod_l+0x3cc>
 8009354:	3316      	adds	r3, #22
 8009356:	dba8      	blt.n	80092aa <_strtod_l+0x402>
 8009358:	4b37      	ldr	r3, [pc, #220]	@ (8009438 <_strtod_l+0x590>)
 800935a:	eba9 0808 	sub.w	r8, r9, r8
 800935e:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8009362:	e9d8 2300 	ldrd	r2, r3, [r8]
 8009366:	4650      	mov	r0, sl
 8009368:	4659      	mov	r1, fp
 800936a:	f7f7 fa9f 	bl	80008ac <__aeabi_ddiv>
 800936e:	e783      	b.n	8009278 <_strtod_l+0x3d0>
 8009370:	4b32      	ldr	r3, [pc, #200]	@ (800943c <_strtod_l+0x594>)
 8009372:	9308      	str	r3, [sp, #32]
 8009374:	2300      	movs	r3, #0
 8009376:	1124      	asrs	r4, r4, #4
 8009378:	4650      	mov	r0, sl
 800937a:	4659      	mov	r1, fp
 800937c:	461e      	mov	r6, r3
 800937e:	2c01      	cmp	r4, #1
 8009380:	dc21      	bgt.n	80093c6 <_strtod_l+0x51e>
 8009382:	b10b      	cbz	r3, 8009388 <_strtod_l+0x4e0>
 8009384:	4682      	mov	sl, r0
 8009386:	468b      	mov	fp, r1
 8009388:	492c      	ldr	r1, [pc, #176]	@ (800943c <_strtod_l+0x594>)
 800938a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800938e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8009392:	4652      	mov	r2, sl
 8009394:	465b      	mov	r3, fp
 8009396:	e9d1 0100 	ldrd	r0, r1, [r1]
 800939a:	f7f7 f95d 	bl	8000658 <__aeabi_dmul>
 800939e:	4b28      	ldr	r3, [pc, #160]	@ (8009440 <_strtod_l+0x598>)
 80093a0:	460a      	mov	r2, r1
 80093a2:	400b      	ands	r3, r1
 80093a4:	4927      	ldr	r1, [pc, #156]	@ (8009444 <_strtod_l+0x59c>)
 80093a6:	428b      	cmp	r3, r1
 80093a8:	4682      	mov	sl, r0
 80093aa:	d898      	bhi.n	80092de <_strtod_l+0x436>
 80093ac:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 80093b0:	428b      	cmp	r3, r1
 80093b2:	bf86      	itte	hi
 80093b4:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 8009448 <_strtod_l+0x5a0>
 80093b8:	f04f 3aff 	movhi.w	sl, #4294967295
 80093bc:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 80093c0:	2300      	movs	r3, #0
 80093c2:	9308      	str	r3, [sp, #32]
 80093c4:	e07a      	b.n	80094bc <_strtod_l+0x614>
 80093c6:	07e2      	lsls	r2, r4, #31
 80093c8:	d505      	bpl.n	80093d6 <_strtod_l+0x52e>
 80093ca:	9b08      	ldr	r3, [sp, #32]
 80093cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80093d0:	f7f7 f942 	bl	8000658 <__aeabi_dmul>
 80093d4:	2301      	movs	r3, #1
 80093d6:	9a08      	ldr	r2, [sp, #32]
 80093d8:	3208      	adds	r2, #8
 80093da:	3601      	adds	r6, #1
 80093dc:	1064      	asrs	r4, r4, #1
 80093de:	9208      	str	r2, [sp, #32]
 80093e0:	e7cd      	b.n	800937e <_strtod_l+0x4d6>
 80093e2:	d0ed      	beq.n	80093c0 <_strtod_l+0x518>
 80093e4:	4264      	negs	r4, r4
 80093e6:	f014 020f 	ands.w	r2, r4, #15
 80093ea:	d00a      	beq.n	8009402 <_strtod_l+0x55a>
 80093ec:	4b12      	ldr	r3, [pc, #72]	@ (8009438 <_strtod_l+0x590>)
 80093ee:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80093f2:	4650      	mov	r0, sl
 80093f4:	4659      	mov	r1, fp
 80093f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80093fa:	f7f7 fa57 	bl	80008ac <__aeabi_ddiv>
 80093fe:	4682      	mov	sl, r0
 8009400:	468b      	mov	fp, r1
 8009402:	1124      	asrs	r4, r4, #4
 8009404:	d0dc      	beq.n	80093c0 <_strtod_l+0x518>
 8009406:	2c1f      	cmp	r4, #31
 8009408:	dd20      	ble.n	800944c <_strtod_l+0x5a4>
 800940a:	2400      	movs	r4, #0
 800940c:	46a0      	mov	r8, r4
 800940e:	940a      	str	r4, [sp, #40]	@ 0x28
 8009410:	46a1      	mov	r9, r4
 8009412:	9a05      	ldr	r2, [sp, #20]
 8009414:	2322      	movs	r3, #34	@ 0x22
 8009416:	f04f 0a00 	mov.w	sl, #0
 800941a:	f04f 0b00 	mov.w	fp, #0
 800941e:	6013      	str	r3, [r2, #0]
 8009420:	e768      	b.n	80092f4 <_strtod_l+0x44c>
 8009422:	bf00      	nop
 8009424:	0800ec0e 	.word	0x0800ec0e
 8009428:	0800eab0 	.word	0x0800eab0
 800942c:	0800ec06 	.word	0x0800ec06
 8009430:	0800ec43 	.word	0x0800ec43
 8009434:	0800eeef 	.word	0x0800eeef
 8009438:	0800edc0 	.word	0x0800edc0
 800943c:	0800ed98 	.word	0x0800ed98
 8009440:	7ff00000 	.word	0x7ff00000
 8009444:	7ca00000 	.word	0x7ca00000
 8009448:	7fefffff 	.word	0x7fefffff
 800944c:	f014 0310 	ands.w	r3, r4, #16
 8009450:	bf18      	it	ne
 8009452:	236a      	movne	r3, #106	@ 0x6a
 8009454:	4ea9      	ldr	r6, [pc, #676]	@ (80096fc <_strtod_l+0x854>)
 8009456:	9308      	str	r3, [sp, #32]
 8009458:	4650      	mov	r0, sl
 800945a:	4659      	mov	r1, fp
 800945c:	2300      	movs	r3, #0
 800945e:	07e2      	lsls	r2, r4, #31
 8009460:	d504      	bpl.n	800946c <_strtod_l+0x5c4>
 8009462:	e9d6 2300 	ldrd	r2, r3, [r6]
 8009466:	f7f7 f8f7 	bl	8000658 <__aeabi_dmul>
 800946a:	2301      	movs	r3, #1
 800946c:	1064      	asrs	r4, r4, #1
 800946e:	f106 0608 	add.w	r6, r6, #8
 8009472:	d1f4      	bne.n	800945e <_strtod_l+0x5b6>
 8009474:	b10b      	cbz	r3, 800947a <_strtod_l+0x5d2>
 8009476:	4682      	mov	sl, r0
 8009478:	468b      	mov	fp, r1
 800947a:	9b08      	ldr	r3, [sp, #32]
 800947c:	b1b3      	cbz	r3, 80094ac <_strtod_l+0x604>
 800947e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8009482:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8009486:	2b00      	cmp	r3, #0
 8009488:	4659      	mov	r1, fp
 800948a:	dd0f      	ble.n	80094ac <_strtod_l+0x604>
 800948c:	2b1f      	cmp	r3, #31
 800948e:	dd55      	ble.n	800953c <_strtod_l+0x694>
 8009490:	2b34      	cmp	r3, #52	@ 0x34
 8009492:	bfde      	ittt	le
 8009494:	f04f 33ff 	movle.w	r3, #4294967295
 8009498:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800949c:	4093      	lslle	r3, r2
 800949e:	f04f 0a00 	mov.w	sl, #0
 80094a2:	bfcc      	ite	gt
 80094a4:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 80094a8:	ea03 0b01 	andle.w	fp, r3, r1
 80094ac:	2200      	movs	r2, #0
 80094ae:	2300      	movs	r3, #0
 80094b0:	4650      	mov	r0, sl
 80094b2:	4659      	mov	r1, fp
 80094b4:	f7f7 fb38 	bl	8000b28 <__aeabi_dcmpeq>
 80094b8:	2800      	cmp	r0, #0
 80094ba:	d1a6      	bne.n	800940a <_strtod_l+0x562>
 80094bc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80094be:	9300      	str	r3, [sp, #0]
 80094c0:	990c      	ldr	r1, [sp, #48]	@ 0x30
 80094c2:	9805      	ldr	r0, [sp, #20]
 80094c4:	462b      	mov	r3, r5
 80094c6:	463a      	mov	r2, r7
 80094c8:	f002 ff76 	bl	800c3b8 <__s2b>
 80094cc:	900a      	str	r0, [sp, #40]	@ 0x28
 80094ce:	2800      	cmp	r0, #0
 80094d0:	f43f af05 	beq.w	80092de <_strtod_l+0x436>
 80094d4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80094d6:	2a00      	cmp	r2, #0
 80094d8:	eba9 0308 	sub.w	r3, r9, r8
 80094dc:	bfa8      	it	ge
 80094de:	2300      	movge	r3, #0
 80094e0:	9312      	str	r3, [sp, #72]	@ 0x48
 80094e2:	2400      	movs	r4, #0
 80094e4:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80094e8:	9316      	str	r3, [sp, #88]	@ 0x58
 80094ea:	46a0      	mov	r8, r4
 80094ec:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80094ee:	9805      	ldr	r0, [sp, #20]
 80094f0:	6859      	ldr	r1, [r3, #4]
 80094f2:	f002 feb9 	bl	800c268 <_Balloc>
 80094f6:	4681      	mov	r9, r0
 80094f8:	2800      	cmp	r0, #0
 80094fa:	f43f aef4 	beq.w	80092e6 <_strtod_l+0x43e>
 80094fe:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009500:	691a      	ldr	r2, [r3, #16]
 8009502:	3202      	adds	r2, #2
 8009504:	f103 010c 	add.w	r1, r3, #12
 8009508:	0092      	lsls	r2, r2, #2
 800950a:	300c      	adds	r0, #12
 800950c:	f001 fbf5 	bl	800acfa <memcpy>
 8009510:	ec4b ab10 	vmov	d0, sl, fp
 8009514:	9805      	ldr	r0, [sp, #20]
 8009516:	aa1c      	add	r2, sp, #112	@ 0x70
 8009518:	a91b      	add	r1, sp, #108	@ 0x6c
 800951a:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800951e:	f003 fa87 	bl	800ca30 <__d2b>
 8009522:	901a      	str	r0, [sp, #104]	@ 0x68
 8009524:	2800      	cmp	r0, #0
 8009526:	f43f aede 	beq.w	80092e6 <_strtod_l+0x43e>
 800952a:	9805      	ldr	r0, [sp, #20]
 800952c:	2101      	movs	r1, #1
 800952e:	f002 ffd9 	bl	800c4e4 <__i2b>
 8009532:	4680      	mov	r8, r0
 8009534:	b948      	cbnz	r0, 800954a <_strtod_l+0x6a2>
 8009536:	f04f 0800 	mov.w	r8, #0
 800953a:	e6d4      	b.n	80092e6 <_strtod_l+0x43e>
 800953c:	f04f 32ff 	mov.w	r2, #4294967295
 8009540:	fa02 f303 	lsl.w	r3, r2, r3
 8009544:	ea03 0a0a 	and.w	sl, r3, sl
 8009548:	e7b0      	b.n	80094ac <_strtod_l+0x604>
 800954a:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800954c:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800954e:	2d00      	cmp	r5, #0
 8009550:	bfab      	itete	ge
 8009552:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8009554:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8009556:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8009558:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800955a:	bfac      	ite	ge
 800955c:	18ef      	addge	r7, r5, r3
 800955e:	1b5e      	sublt	r6, r3, r5
 8009560:	9b08      	ldr	r3, [sp, #32]
 8009562:	1aed      	subs	r5, r5, r3
 8009564:	4415      	add	r5, r2
 8009566:	4b66      	ldr	r3, [pc, #408]	@ (8009700 <_strtod_l+0x858>)
 8009568:	3d01      	subs	r5, #1
 800956a:	429d      	cmp	r5, r3
 800956c:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8009570:	da50      	bge.n	8009614 <_strtod_l+0x76c>
 8009572:	1b5b      	subs	r3, r3, r5
 8009574:	2b1f      	cmp	r3, #31
 8009576:	eba2 0203 	sub.w	r2, r2, r3
 800957a:	f04f 0101 	mov.w	r1, #1
 800957e:	dc3d      	bgt.n	80095fc <_strtod_l+0x754>
 8009580:	fa01 f303 	lsl.w	r3, r1, r3
 8009584:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009586:	2300      	movs	r3, #0
 8009588:	9310      	str	r3, [sp, #64]	@ 0x40
 800958a:	18bd      	adds	r5, r7, r2
 800958c:	9b08      	ldr	r3, [sp, #32]
 800958e:	42af      	cmp	r7, r5
 8009590:	4416      	add	r6, r2
 8009592:	441e      	add	r6, r3
 8009594:	463b      	mov	r3, r7
 8009596:	bfa8      	it	ge
 8009598:	462b      	movge	r3, r5
 800959a:	42b3      	cmp	r3, r6
 800959c:	bfa8      	it	ge
 800959e:	4633      	movge	r3, r6
 80095a0:	2b00      	cmp	r3, #0
 80095a2:	bfc2      	ittt	gt
 80095a4:	1aed      	subgt	r5, r5, r3
 80095a6:	1af6      	subgt	r6, r6, r3
 80095a8:	1aff      	subgt	r7, r7, r3
 80095aa:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80095ac:	2b00      	cmp	r3, #0
 80095ae:	dd16      	ble.n	80095de <_strtod_l+0x736>
 80095b0:	4641      	mov	r1, r8
 80095b2:	9805      	ldr	r0, [sp, #20]
 80095b4:	461a      	mov	r2, r3
 80095b6:	f003 f855 	bl	800c664 <__pow5mult>
 80095ba:	4680      	mov	r8, r0
 80095bc:	2800      	cmp	r0, #0
 80095be:	d0ba      	beq.n	8009536 <_strtod_l+0x68e>
 80095c0:	4601      	mov	r1, r0
 80095c2:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80095c4:	9805      	ldr	r0, [sp, #20]
 80095c6:	f002 ffa3 	bl	800c510 <__multiply>
 80095ca:	900e      	str	r0, [sp, #56]	@ 0x38
 80095cc:	2800      	cmp	r0, #0
 80095ce:	f43f ae8a 	beq.w	80092e6 <_strtod_l+0x43e>
 80095d2:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80095d4:	9805      	ldr	r0, [sp, #20]
 80095d6:	f002 fe87 	bl	800c2e8 <_Bfree>
 80095da:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80095dc:	931a      	str	r3, [sp, #104]	@ 0x68
 80095de:	2d00      	cmp	r5, #0
 80095e0:	dc1d      	bgt.n	800961e <_strtod_l+0x776>
 80095e2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80095e4:	2b00      	cmp	r3, #0
 80095e6:	dd23      	ble.n	8009630 <_strtod_l+0x788>
 80095e8:	4649      	mov	r1, r9
 80095ea:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 80095ec:	9805      	ldr	r0, [sp, #20]
 80095ee:	f003 f839 	bl	800c664 <__pow5mult>
 80095f2:	4681      	mov	r9, r0
 80095f4:	b9e0      	cbnz	r0, 8009630 <_strtod_l+0x788>
 80095f6:	f04f 0900 	mov.w	r9, #0
 80095fa:	e674      	b.n	80092e6 <_strtod_l+0x43e>
 80095fc:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8009600:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8009604:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8009608:	35e2      	adds	r5, #226	@ 0xe2
 800960a:	fa01 f305 	lsl.w	r3, r1, r5
 800960e:	9310      	str	r3, [sp, #64]	@ 0x40
 8009610:	9113      	str	r1, [sp, #76]	@ 0x4c
 8009612:	e7ba      	b.n	800958a <_strtod_l+0x6e2>
 8009614:	2300      	movs	r3, #0
 8009616:	9310      	str	r3, [sp, #64]	@ 0x40
 8009618:	2301      	movs	r3, #1
 800961a:	9313      	str	r3, [sp, #76]	@ 0x4c
 800961c:	e7b5      	b.n	800958a <_strtod_l+0x6e2>
 800961e:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009620:	9805      	ldr	r0, [sp, #20]
 8009622:	462a      	mov	r2, r5
 8009624:	f003 f878 	bl	800c718 <__lshift>
 8009628:	901a      	str	r0, [sp, #104]	@ 0x68
 800962a:	2800      	cmp	r0, #0
 800962c:	d1d9      	bne.n	80095e2 <_strtod_l+0x73a>
 800962e:	e65a      	b.n	80092e6 <_strtod_l+0x43e>
 8009630:	2e00      	cmp	r6, #0
 8009632:	dd07      	ble.n	8009644 <_strtod_l+0x79c>
 8009634:	4649      	mov	r1, r9
 8009636:	9805      	ldr	r0, [sp, #20]
 8009638:	4632      	mov	r2, r6
 800963a:	f003 f86d 	bl	800c718 <__lshift>
 800963e:	4681      	mov	r9, r0
 8009640:	2800      	cmp	r0, #0
 8009642:	d0d8      	beq.n	80095f6 <_strtod_l+0x74e>
 8009644:	2f00      	cmp	r7, #0
 8009646:	dd08      	ble.n	800965a <_strtod_l+0x7b2>
 8009648:	4641      	mov	r1, r8
 800964a:	9805      	ldr	r0, [sp, #20]
 800964c:	463a      	mov	r2, r7
 800964e:	f003 f863 	bl	800c718 <__lshift>
 8009652:	4680      	mov	r8, r0
 8009654:	2800      	cmp	r0, #0
 8009656:	f43f ae46 	beq.w	80092e6 <_strtod_l+0x43e>
 800965a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800965c:	9805      	ldr	r0, [sp, #20]
 800965e:	464a      	mov	r2, r9
 8009660:	f003 f8e2 	bl	800c828 <__mdiff>
 8009664:	4604      	mov	r4, r0
 8009666:	2800      	cmp	r0, #0
 8009668:	f43f ae3d 	beq.w	80092e6 <_strtod_l+0x43e>
 800966c:	68c3      	ldr	r3, [r0, #12]
 800966e:	930f      	str	r3, [sp, #60]	@ 0x3c
 8009670:	2300      	movs	r3, #0
 8009672:	60c3      	str	r3, [r0, #12]
 8009674:	4641      	mov	r1, r8
 8009676:	f003 f8bb 	bl	800c7f0 <__mcmp>
 800967a:	2800      	cmp	r0, #0
 800967c:	da46      	bge.n	800970c <_strtod_l+0x864>
 800967e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009680:	ea53 030a 	orrs.w	r3, r3, sl
 8009684:	d16c      	bne.n	8009760 <_strtod_l+0x8b8>
 8009686:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800968a:	2b00      	cmp	r3, #0
 800968c:	d168      	bne.n	8009760 <_strtod_l+0x8b8>
 800968e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009692:	0d1b      	lsrs	r3, r3, #20
 8009694:	051b      	lsls	r3, r3, #20
 8009696:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800969a:	d961      	bls.n	8009760 <_strtod_l+0x8b8>
 800969c:	6963      	ldr	r3, [r4, #20]
 800969e:	b913      	cbnz	r3, 80096a6 <_strtod_l+0x7fe>
 80096a0:	6923      	ldr	r3, [r4, #16]
 80096a2:	2b01      	cmp	r3, #1
 80096a4:	dd5c      	ble.n	8009760 <_strtod_l+0x8b8>
 80096a6:	4621      	mov	r1, r4
 80096a8:	2201      	movs	r2, #1
 80096aa:	9805      	ldr	r0, [sp, #20]
 80096ac:	f003 f834 	bl	800c718 <__lshift>
 80096b0:	4641      	mov	r1, r8
 80096b2:	4604      	mov	r4, r0
 80096b4:	f003 f89c 	bl	800c7f0 <__mcmp>
 80096b8:	2800      	cmp	r0, #0
 80096ba:	dd51      	ble.n	8009760 <_strtod_l+0x8b8>
 80096bc:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80096c0:	9a08      	ldr	r2, [sp, #32]
 80096c2:	0d1b      	lsrs	r3, r3, #20
 80096c4:	051b      	lsls	r3, r3, #20
 80096c6:	2a00      	cmp	r2, #0
 80096c8:	d06b      	beq.n	80097a2 <_strtod_l+0x8fa>
 80096ca:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80096ce:	d868      	bhi.n	80097a2 <_strtod_l+0x8fa>
 80096d0:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 80096d4:	f67f ae9d 	bls.w	8009412 <_strtod_l+0x56a>
 80096d8:	4b0a      	ldr	r3, [pc, #40]	@ (8009704 <_strtod_l+0x85c>)
 80096da:	4650      	mov	r0, sl
 80096dc:	4659      	mov	r1, fp
 80096de:	2200      	movs	r2, #0
 80096e0:	f7f6 ffba 	bl	8000658 <__aeabi_dmul>
 80096e4:	4b08      	ldr	r3, [pc, #32]	@ (8009708 <_strtod_l+0x860>)
 80096e6:	400b      	ands	r3, r1
 80096e8:	4682      	mov	sl, r0
 80096ea:	468b      	mov	fp, r1
 80096ec:	2b00      	cmp	r3, #0
 80096ee:	f47f ae05 	bne.w	80092fc <_strtod_l+0x454>
 80096f2:	9a05      	ldr	r2, [sp, #20]
 80096f4:	2322      	movs	r3, #34	@ 0x22
 80096f6:	6013      	str	r3, [r2, #0]
 80096f8:	e600      	b.n	80092fc <_strtod_l+0x454>
 80096fa:	bf00      	nop
 80096fc:	0800ead8 	.word	0x0800ead8
 8009700:	fffffc02 	.word	0xfffffc02
 8009704:	39500000 	.word	0x39500000
 8009708:	7ff00000 	.word	0x7ff00000
 800970c:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8009710:	d165      	bne.n	80097de <_strtod_l+0x936>
 8009712:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8009714:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009718:	b35a      	cbz	r2, 8009772 <_strtod_l+0x8ca>
 800971a:	4a9f      	ldr	r2, [pc, #636]	@ (8009998 <_strtod_l+0xaf0>)
 800971c:	4293      	cmp	r3, r2
 800971e:	d12b      	bne.n	8009778 <_strtod_l+0x8d0>
 8009720:	9b08      	ldr	r3, [sp, #32]
 8009722:	4651      	mov	r1, sl
 8009724:	b303      	cbz	r3, 8009768 <_strtod_l+0x8c0>
 8009726:	4b9d      	ldr	r3, [pc, #628]	@ (800999c <_strtod_l+0xaf4>)
 8009728:	465a      	mov	r2, fp
 800972a:	4013      	ands	r3, r2
 800972c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8009730:	f04f 32ff 	mov.w	r2, #4294967295
 8009734:	d81b      	bhi.n	800976e <_strtod_l+0x8c6>
 8009736:	0d1b      	lsrs	r3, r3, #20
 8009738:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800973c:	fa02 f303 	lsl.w	r3, r2, r3
 8009740:	4299      	cmp	r1, r3
 8009742:	d119      	bne.n	8009778 <_strtod_l+0x8d0>
 8009744:	4b96      	ldr	r3, [pc, #600]	@ (80099a0 <_strtod_l+0xaf8>)
 8009746:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009748:	429a      	cmp	r2, r3
 800974a:	d102      	bne.n	8009752 <_strtod_l+0x8aa>
 800974c:	3101      	adds	r1, #1
 800974e:	f43f adca 	beq.w	80092e6 <_strtod_l+0x43e>
 8009752:	4b92      	ldr	r3, [pc, #584]	@ (800999c <_strtod_l+0xaf4>)
 8009754:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009756:	401a      	ands	r2, r3
 8009758:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800975c:	f04f 0a00 	mov.w	sl, #0
 8009760:	9b08      	ldr	r3, [sp, #32]
 8009762:	2b00      	cmp	r3, #0
 8009764:	d1b8      	bne.n	80096d8 <_strtod_l+0x830>
 8009766:	e5c9      	b.n	80092fc <_strtod_l+0x454>
 8009768:	f04f 33ff 	mov.w	r3, #4294967295
 800976c:	e7e8      	b.n	8009740 <_strtod_l+0x898>
 800976e:	4613      	mov	r3, r2
 8009770:	e7e6      	b.n	8009740 <_strtod_l+0x898>
 8009772:	ea53 030a 	orrs.w	r3, r3, sl
 8009776:	d0a1      	beq.n	80096bc <_strtod_l+0x814>
 8009778:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800977a:	b1db      	cbz	r3, 80097b4 <_strtod_l+0x90c>
 800977c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800977e:	4213      	tst	r3, r2
 8009780:	d0ee      	beq.n	8009760 <_strtod_l+0x8b8>
 8009782:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009784:	9a08      	ldr	r2, [sp, #32]
 8009786:	4650      	mov	r0, sl
 8009788:	4659      	mov	r1, fp
 800978a:	b1bb      	cbz	r3, 80097bc <_strtod_l+0x914>
 800978c:	f7ff fb6d 	bl	8008e6a <sulp>
 8009790:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009794:	ec53 2b10 	vmov	r2, r3, d0
 8009798:	f7f6 fda8 	bl	80002ec <__adddf3>
 800979c:	4682      	mov	sl, r0
 800979e:	468b      	mov	fp, r1
 80097a0:	e7de      	b.n	8009760 <_strtod_l+0x8b8>
 80097a2:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 80097a6:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 80097aa:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 80097ae:	f04f 3aff 	mov.w	sl, #4294967295
 80097b2:	e7d5      	b.n	8009760 <_strtod_l+0x8b8>
 80097b4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80097b6:	ea13 0f0a 	tst.w	r3, sl
 80097ba:	e7e1      	b.n	8009780 <_strtod_l+0x8d8>
 80097bc:	f7ff fb55 	bl	8008e6a <sulp>
 80097c0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80097c4:	ec53 2b10 	vmov	r2, r3, d0
 80097c8:	f7f6 fd8e 	bl	80002e8 <__aeabi_dsub>
 80097cc:	2200      	movs	r2, #0
 80097ce:	2300      	movs	r3, #0
 80097d0:	4682      	mov	sl, r0
 80097d2:	468b      	mov	fp, r1
 80097d4:	f7f7 f9a8 	bl	8000b28 <__aeabi_dcmpeq>
 80097d8:	2800      	cmp	r0, #0
 80097da:	d0c1      	beq.n	8009760 <_strtod_l+0x8b8>
 80097dc:	e619      	b.n	8009412 <_strtod_l+0x56a>
 80097de:	4641      	mov	r1, r8
 80097e0:	4620      	mov	r0, r4
 80097e2:	f003 f97d 	bl	800cae0 <__ratio>
 80097e6:	ec57 6b10 	vmov	r6, r7, d0
 80097ea:	2200      	movs	r2, #0
 80097ec:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80097f0:	4630      	mov	r0, r6
 80097f2:	4639      	mov	r1, r7
 80097f4:	f7f7 f9ac 	bl	8000b50 <__aeabi_dcmple>
 80097f8:	2800      	cmp	r0, #0
 80097fa:	d06f      	beq.n	80098dc <_strtod_l+0xa34>
 80097fc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80097fe:	2b00      	cmp	r3, #0
 8009800:	d17a      	bne.n	80098f8 <_strtod_l+0xa50>
 8009802:	f1ba 0f00 	cmp.w	sl, #0
 8009806:	d158      	bne.n	80098ba <_strtod_l+0xa12>
 8009808:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800980a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800980e:	2b00      	cmp	r3, #0
 8009810:	d15a      	bne.n	80098c8 <_strtod_l+0xa20>
 8009812:	4b64      	ldr	r3, [pc, #400]	@ (80099a4 <_strtod_l+0xafc>)
 8009814:	2200      	movs	r2, #0
 8009816:	4630      	mov	r0, r6
 8009818:	4639      	mov	r1, r7
 800981a:	f7f7 f98f 	bl	8000b3c <__aeabi_dcmplt>
 800981e:	2800      	cmp	r0, #0
 8009820:	d159      	bne.n	80098d6 <_strtod_l+0xa2e>
 8009822:	4630      	mov	r0, r6
 8009824:	4639      	mov	r1, r7
 8009826:	4b60      	ldr	r3, [pc, #384]	@ (80099a8 <_strtod_l+0xb00>)
 8009828:	2200      	movs	r2, #0
 800982a:	f7f6 ff15 	bl	8000658 <__aeabi_dmul>
 800982e:	4606      	mov	r6, r0
 8009830:	460f      	mov	r7, r1
 8009832:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8009836:	9606      	str	r6, [sp, #24]
 8009838:	9307      	str	r3, [sp, #28]
 800983a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800983e:	4d57      	ldr	r5, [pc, #348]	@ (800999c <_strtod_l+0xaf4>)
 8009840:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8009844:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009846:	401d      	ands	r5, r3
 8009848:	4b58      	ldr	r3, [pc, #352]	@ (80099ac <_strtod_l+0xb04>)
 800984a:	429d      	cmp	r5, r3
 800984c:	f040 80b2 	bne.w	80099b4 <_strtod_l+0xb0c>
 8009850:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009852:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8009856:	ec4b ab10 	vmov	d0, sl, fp
 800985a:	f003 f879 	bl	800c950 <__ulp>
 800985e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009862:	ec51 0b10 	vmov	r0, r1, d0
 8009866:	f7f6 fef7 	bl	8000658 <__aeabi_dmul>
 800986a:	4652      	mov	r2, sl
 800986c:	465b      	mov	r3, fp
 800986e:	f7f6 fd3d 	bl	80002ec <__adddf3>
 8009872:	460b      	mov	r3, r1
 8009874:	4949      	ldr	r1, [pc, #292]	@ (800999c <_strtod_l+0xaf4>)
 8009876:	4a4e      	ldr	r2, [pc, #312]	@ (80099b0 <_strtod_l+0xb08>)
 8009878:	4019      	ands	r1, r3
 800987a:	4291      	cmp	r1, r2
 800987c:	4682      	mov	sl, r0
 800987e:	d942      	bls.n	8009906 <_strtod_l+0xa5e>
 8009880:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8009882:	4b47      	ldr	r3, [pc, #284]	@ (80099a0 <_strtod_l+0xaf8>)
 8009884:	429a      	cmp	r2, r3
 8009886:	d103      	bne.n	8009890 <_strtod_l+0x9e8>
 8009888:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800988a:	3301      	adds	r3, #1
 800988c:	f43f ad2b 	beq.w	80092e6 <_strtod_l+0x43e>
 8009890:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 80099a0 <_strtod_l+0xaf8>
 8009894:	f04f 3aff 	mov.w	sl, #4294967295
 8009898:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800989a:	9805      	ldr	r0, [sp, #20]
 800989c:	f002 fd24 	bl	800c2e8 <_Bfree>
 80098a0:	9805      	ldr	r0, [sp, #20]
 80098a2:	4649      	mov	r1, r9
 80098a4:	f002 fd20 	bl	800c2e8 <_Bfree>
 80098a8:	9805      	ldr	r0, [sp, #20]
 80098aa:	4641      	mov	r1, r8
 80098ac:	f002 fd1c 	bl	800c2e8 <_Bfree>
 80098b0:	9805      	ldr	r0, [sp, #20]
 80098b2:	4621      	mov	r1, r4
 80098b4:	f002 fd18 	bl	800c2e8 <_Bfree>
 80098b8:	e618      	b.n	80094ec <_strtod_l+0x644>
 80098ba:	f1ba 0f01 	cmp.w	sl, #1
 80098be:	d103      	bne.n	80098c8 <_strtod_l+0xa20>
 80098c0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80098c2:	2b00      	cmp	r3, #0
 80098c4:	f43f ada5 	beq.w	8009412 <_strtod_l+0x56a>
 80098c8:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8009978 <_strtod_l+0xad0>
 80098cc:	4f35      	ldr	r7, [pc, #212]	@ (80099a4 <_strtod_l+0xafc>)
 80098ce:	ed8d 7b06 	vstr	d7, [sp, #24]
 80098d2:	2600      	movs	r6, #0
 80098d4:	e7b1      	b.n	800983a <_strtod_l+0x992>
 80098d6:	4f34      	ldr	r7, [pc, #208]	@ (80099a8 <_strtod_l+0xb00>)
 80098d8:	2600      	movs	r6, #0
 80098da:	e7aa      	b.n	8009832 <_strtod_l+0x98a>
 80098dc:	4b32      	ldr	r3, [pc, #200]	@ (80099a8 <_strtod_l+0xb00>)
 80098de:	4630      	mov	r0, r6
 80098e0:	4639      	mov	r1, r7
 80098e2:	2200      	movs	r2, #0
 80098e4:	f7f6 feb8 	bl	8000658 <__aeabi_dmul>
 80098e8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80098ea:	4606      	mov	r6, r0
 80098ec:	460f      	mov	r7, r1
 80098ee:	2b00      	cmp	r3, #0
 80098f0:	d09f      	beq.n	8009832 <_strtod_l+0x98a>
 80098f2:	e9cd 6706 	strd	r6, r7, [sp, #24]
 80098f6:	e7a0      	b.n	800983a <_strtod_l+0x992>
 80098f8:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8009980 <_strtod_l+0xad8>
 80098fc:	ed8d 7b06 	vstr	d7, [sp, #24]
 8009900:	ec57 6b17 	vmov	r6, r7, d7
 8009904:	e799      	b.n	800983a <_strtod_l+0x992>
 8009906:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800990a:	9b08      	ldr	r3, [sp, #32]
 800990c:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8009910:	2b00      	cmp	r3, #0
 8009912:	d1c1      	bne.n	8009898 <_strtod_l+0x9f0>
 8009914:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009918:	0d1b      	lsrs	r3, r3, #20
 800991a:	051b      	lsls	r3, r3, #20
 800991c:	429d      	cmp	r5, r3
 800991e:	d1bb      	bne.n	8009898 <_strtod_l+0x9f0>
 8009920:	4630      	mov	r0, r6
 8009922:	4639      	mov	r1, r7
 8009924:	f7f7 fb56 	bl	8000fd4 <__aeabi_d2lz>
 8009928:	f7f6 fe68 	bl	80005fc <__aeabi_l2d>
 800992c:	4602      	mov	r2, r0
 800992e:	460b      	mov	r3, r1
 8009930:	4630      	mov	r0, r6
 8009932:	4639      	mov	r1, r7
 8009934:	f7f6 fcd8 	bl	80002e8 <__aeabi_dsub>
 8009938:	460b      	mov	r3, r1
 800993a:	4602      	mov	r2, r0
 800993c:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8009940:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8009944:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009946:	ea46 060a 	orr.w	r6, r6, sl
 800994a:	431e      	orrs	r6, r3
 800994c:	d06f      	beq.n	8009a2e <_strtod_l+0xb86>
 800994e:	a30e      	add	r3, pc, #56	@ (adr r3, 8009988 <_strtod_l+0xae0>)
 8009950:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009954:	f7f7 f8f2 	bl	8000b3c <__aeabi_dcmplt>
 8009958:	2800      	cmp	r0, #0
 800995a:	f47f accf 	bne.w	80092fc <_strtod_l+0x454>
 800995e:	a30c      	add	r3, pc, #48	@ (adr r3, 8009990 <_strtod_l+0xae8>)
 8009960:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009964:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009968:	f7f7 f906 	bl	8000b78 <__aeabi_dcmpgt>
 800996c:	2800      	cmp	r0, #0
 800996e:	d093      	beq.n	8009898 <_strtod_l+0x9f0>
 8009970:	e4c4      	b.n	80092fc <_strtod_l+0x454>
 8009972:	bf00      	nop
 8009974:	f3af 8000 	nop.w
 8009978:	00000000 	.word	0x00000000
 800997c:	bff00000 	.word	0xbff00000
 8009980:	00000000 	.word	0x00000000
 8009984:	3ff00000 	.word	0x3ff00000
 8009988:	94a03595 	.word	0x94a03595
 800998c:	3fdfffff 	.word	0x3fdfffff
 8009990:	35afe535 	.word	0x35afe535
 8009994:	3fe00000 	.word	0x3fe00000
 8009998:	000fffff 	.word	0x000fffff
 800999c:	7ff00000 	.word	0x7ff00000
 80099a0:	7fefffff 	.word	0x7fefffff
 80099a4:	3ff00000 	.word	0x3ff00000
 80099a8:	3fe00000 	.word	0x3fe00000
 80099ac:	7fe00000 	.word	0x7fe00000
 80099b0:	7c9fffff 	.word	0x7c9fffff
 80099b4:	9b08      	ldr	r3, [sp, #32]
 80099b6:	b323      	cbz	r3, 8009a02 <_strtod_l+0xb5a>
 80099b8:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 80099bc:	d821      	bhi.n	8009a02 <_strtod_l+0xb5a>
 80099be:	a328      	add	r3, pc, #160	@ (adr r3, 8009a60 <_strtod_l+0xbb8>)
 80099c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099c4:	4630      	mov	r0, r6
 80099c6:	4639      	mov	r1, r7
 80099c8:	f7f7 f8c2 	bl	8000b50 <__aeabi_dcmple>
 80099cc:	b1a0      	cbz	r0, 80099f8 <_strtod_l+0xb50>
 80099ce:	4639      	mov	r1, r7
 80099d0:	4630      	mov	r0, r6
 80099d2:	f7f7 f919 	bl	8000c08 <__aeabi_d2uiz>
 80099d6:	2801      	cmp	r0, #1
 80099d8:	bf38      	it	cc
 80099da:	2001      	movcc	r0, #1
 80099dc:	f7f6 fdc2 	bl	8000564 <__aeabi_ui2d>
 80099e0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80099e2:	4606      	mov	r6, r0
 80099e4:	460f      	mov	r7, r1
 80099e6:	b9fb      	cbnz	r3, 8009a28 <_strtod_l+0xb80>
 80099e8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80099ec:	9014      	str	r0, [sp, #80]	@ 0x50
 80099ee:	9315      	str	r3, [sp, #84]	@ 0x54
 80099f0:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 80099f4:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80099f8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80099fa:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 80099fe:	1b5b      	subs	r3, r3, r5
 8009a00:	9311      	str	r3, [sp, #68]	@ 0x44
 8009a02:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8009a06:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8009a0a:	f002 ffa1 	bl	800c950 <__ulp>
 8009a0e:	4650      	mov	r0, sl
 8009a10:	ec53 2b10 	vmov	r2, r3, d0
 8009a14:	4659      	mov	r1, fp
 8009a16:	f7f6 fe1f 	bl	8000658 <__aeabi_dmul>
 8009a1a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8009a1e:	f7f6 fc65 	bl	80002ec <__adddf3>
 8009a22:	4682      	mov	sl, r0
 8009a24:	468b      	mov	fp, r1
 8009a26:	e770      	b.n	800990a <_strtod_l+0xa62>
 8009a28:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8009a2c:	e7e0      	b.n	80099f0 <_strtod_l+0xb48>
 8009a2e:	a30e      	add	r3, pc, #56	@ (adr r3, 8009a68 <_strtod_l+0xbc0>)
 8009a30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a34:	f7f7 f882 	bl	8000b3c <__aeabi_dcmplt>
 8009a38:	e798      	b.n	800996c <_strtod_l+0xac4>
 8009a3a:	2300      	movs	r3, #0
 8009a3c:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009a3e:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8009a40:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009a42:	6013      	str	r3, [r2, #0]
 8009a44:	f7ff ba6d 	b.w	8008f22 <_strtod_l+0x7a>
 8009a48:	2a65      	cmp	r2, #101	@ 0x65
 8009a4a:	f43f ab66 	beq.w	800911a <_strtod_l+0x272>
 8009a4e:	2a45      	cmp	r2, #69	@ 0x45
 8009a50:	f43f ab63 	beq.w	800911a <_strtod_l+0x272>
 8009a54:	2301      	movs	r3, #1
 8009a56:	f7ff bb9e 	b.w	8009196 <_strtod_l+0x2ee>
 8009a5a:	bf00      	nop
 8009a5c:	f3af 8000 	nop.w
 8009a60:	ffc00000 	.word	0xffc00000
 8009a64:	41dfffff 	.word	0x41dfffff
 8009a68:	94a03595 	.word	0x94a03595
 8009a6c:	3fcfffff 	.word	0x3fcfffff

08009a70 <_strtod_r>:
 8009a70:	4b01      	ldr	r3, [pc, #4]	@ (8009a78 <_strtod_r+0x8>)
 8009a72:	f7ff ba19 	b.w	8008ea8 <_strtod_l>
 8009a76:	bf00      	nop
 8009a78:	20000060 	.word	0x20000060

08009a7c <strtod>:
 8009a7c:	460a      	mov	r2, r1
 8009a7e:	4601      	mov	r1, r0
 8009a80:	4802      	ldr	r0, [pc, #8]	@ (8009a8c <strtod+0x10>)
 8009a82:	4b03      	ldr	r3, [pc, #12]	@ (8009a90 <strtod+0x14>)
 8009a84:	6800      	ldr	r0, [r0, #0]
 8009a86:	f7ff ba0f 	b.w	8008ea8 <_strtod_l>
 8009a8a:	bf00      	nop
 8009a8c:	200001cc 	.word	0x200001cc
 8009a90:	20000060 	.word	0x20000060

08009a94 <_strtol_l.constprop.0>:
 8009a94:	2b24      	cmp	r3, #36	@ 0x24
 8009a96:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009a9a:	4686      	mov	lr, r0
 8009a9c:	4690      	mov	r8, r2
 8009a9e:	d801      	bhi.n	8009aa4 <_strtol_l.constprop.0+0x10>
 8009aa0:	2b01      	cmp	r3, #1
 8009aa2:	d106      	bne.n	8009ab2 <_strtol_l.constprop.0+0x1e>
 8009aa4:	f001 f8f4 	bl	800ac90 <__errno>
 8009aa8:	2316      	movs	r3, #22
 8009aaa:	6003      	str	r3, [r0, #0]
 8009aac:	2000      	movs	r0, #0
 8009aae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009ab2:	4834      	ldr	r0, [pc, #208]	@ (8009b84 <_strtol_l.constprop.0+0xf0>)
 8009ab4:	460d      	mov	r5, r1
 8009ab6:	462a      	mov	r2, r5
 8009ab8:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009abc:	5d06      	ldrb	r6, [r0, r4]
 8009abe:	f016 0608 	ands.w	r6, r6, #8
 8009ac2:	d1f8      	bne.n	8009ab6 <_strtol_l.constprop.0+0x22>
 8009ac4:	2c2d      	cmp	r4, #45	@ 0x2d
 8009ac6:	d12d      	bne.n	8009b24 <_strtol_l.constprop.0+0x90>
 8009ac8:	782c      	ldrb	r4, [r5, #0]
 8009aca:	2601      	movs	r6, #1
 8009acc:	1c95      	adds	r5, r2, #2
 8009ace:	f033 0210 	bics.w	r2, r3, #16
 8009ad2:	d109      	bne.n	8009ae8 <_strtol_l.constprop.0+0x54>
 8009ad4:	2c30      	cmp	r4, #48	@ 0x30
 8009ad6:	d12a      	bne.n	8009b2e <_strtol_l.constprop.0+0x9a>
 8009ad8:	782a      	ldrb	r2, [r5, #0]
 8009ada:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8009ade:	2a58      	cmp	r2, #88	@ 0x58
 8009ae0:	d125      	bne.n	8009b2e <_strtol_l.constprop.0+0x9a>
 8009ae2:	786c      	ldrb	r4, [r5, #1]
 8009ae4:	2310      	movs	r3, #16
 8009ae6:	3502      	adds	r5, #2
 8009ae8:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8009aec:	f10c 3cff 	add.w	ip, ip, #4294967295
 8009af0:	2200      	movs	r2, #0
 8009af2:	fbbc f9f3 	udiv	r9, ip, r3
 8009af6:	4610      	mov	r0, r2
 8009af8:	fb03 ca19 	mls	sl, r3, r9, ip
 8009afc:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8009b00:	2f09      	cmp	r7, #9
 8009b02:	d81b      	bhi.n	8009b3c <_strtol_l.constprop.0+0xa8>
 8009b04:	463c      	mov	r4, r7
 8009b06:	42a3      	cmp	r3, r4
 8009b08:	dd27      	ble.n	8009b5a <_strtol_l.constprop.0+0xc6>
 8009b0a:	1c57      	adds	r7, r2, #1
 8009b0c:	d007      	beq.n	8009b1e <_strtol_l.constprop.0+0x8a>
 8009b0e:	4581      	cmp	r9, r0
 8009b10:	d320      	bcc.n	8009b54 <_strtol_l.constprop.0+0xc0>
 8009b12:	d101      	bne.n	8009b18 <_strtol_l.constprop.0+0x84>
 8009b14:	45a2      	cmp	sl, r4
 8009b16:	db1d      	blt.n	8009b54 <_strtol_l.constprop.0+0xc0>
 8009b18:	fb00 4003 	mla	r0, r0, r3, r4
 8009b1c:	2201      	movs	r2, #1
 8009b1e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009b22:	e7eb      	b.n	8009afc <_strtol_l.constprop.0+0x68>
 8009b24:	2c2b      	cmp	r4, #43	@ 0x2b
 8009b26:	bf04      	itt	eq
 8009b28:	782c      	ldrbeq	r4, [r5, #0]
 8009b2a:	1c95      	addeq	r5, r2, #2
 8009b2c:	e7cf      	b.n	8009ace <_strtol_l.constprop.0+0x3a>
 8009b2e:	2b00      	cmp	r3, #0
 8009b30:	d1da      	bne.n	8009ae8 <_strtol_l.constprop.0+0x54>
 8009b32:	2c30      	cmp	r4, #48	@ 0x30
 8009b34:	bf0c      	ite	eq
 8009b36:	2308      	moveq	r3, #8
 8009b38:	230a      	movne	r3, #10
 8009b3a:	e7d5      	b.n	8009ae8 <_strtol_l.constprop.0+0x54>
 8009b3c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8009b40:	2f19      	cmp	r7, #25
 8009b42:	d801      	bhi.n	8009b48 <_strtol_l.constprop.0+0xb4>
 8009b44:	3c37      	subs	r4, #55	@ 0x37
 8009b46:	e7de      	b.n	8009b06 <_strtol_l.constprop.0+0x72>
 8009b48:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8009b4c:	2f19      	cmp	r7, #25
 8009b4e:	d804      	bhi.n	8009b5a <_strtol_l.constprop.0+0xc6>
 8009b50:	3c57      	subs	r4, #87	@ 0x57
 8009b52:	e7d8      	b.n	8009b06 <_strtol_l.constprop.0+0x72>
 8009b54:	f04f 32ff 	mov.w	r2, #4294967295
 8009b58:	e7e1      	b.n	8009b1e <_strtol_l.constprop.0+0x8a>
 8009b5a:	1c53      	adds	r3, r2, #1
 8009b5c:	d108      	bne.n	8009b70 <_strtol_l.constprop.0+0xdc>
 8009b5e:	2322      	movs	r3, #34	@ 0x22
 8009b60:	f8ce 3000 	str.w	r3, [lr]
 8009b64:	4660      	mov	r0, ip
 8009b66:	f1b8 0f00 	cmp.w	r8, #0
 8009b6a:	d0a0      	beq.n	8009aae <_strtol_l.constprop.0+0x1a>
 8009b6c:	1e69      	subs	r1, r5, #1
 8009b6e:	e006      	b.n	8009b7e <_strtol_l.constprop.0+0xea>
 8009b70:	b106      	cbz	r6, 8009b74 <_strtol_l.constprop.0+0xe0>
 8009b72:	4240      	negs	r0, r0
 8009b74:	f1b8 0f00 	cmp.w	r8, #0
 8009b78:	d099      	beq.n	8009aae <_strtol_l.constprop.0+0x1a>
 8009b7a:	2a00      	cmp	r2, #0
 8009b7c:	d1f6      	bne.n	8009b6c <_strtol_l.constprop.0+0xd8>
 8009b7e:	f8c8 1000 	str.w	r1, [r8]
 8009b82:	e794      	b.n	8009aae <_strtol_l.constprop.0+0x1a>
 8009b84:	0800eb01 	.word	0x0800eb01

08009b88 <_strtol_r>:
 8009b88:	f7ff bf84 	b.w	8009a94 <_strtol_l.constprop.0>

08009b8c <strtol>:
 8009b8c:	4613      	mov	r3, r2
 8009b8e:	460a      	mov	r2, r1
 8009b90:	4601      	mov	r1, r0
 8009b92:	4802      	ldr	r0, [pc, #8]	@ (8009b9c <strtol+0x10>)
 8009b94:	6800      	ldr	r0, [r0, #0]
 8009b96:	f7ff bf7d 	b.w	8009a94 <_strtol_l.constprop.0>
 8009b9a:	bf00      	nop
 8009b9c:	200001cc 	.word	0x200001cc

08009ba0 <__cvt>:
 8009ba0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009ba4:	ec57 6b10 	vmov	r6, r7, d0
 8009ba8:	2f00      	cmp	r7, #0
 8009baa:	460c      	mov	r4, r1
 8009bac:	4619      	mov	r1, r3
 8009bae:	463b      	mov	r3, r7
 8009bb0:	bfbb      	ittet	lt
 8009bb2:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8009bb6:	461f      	movlt	r7, r3
 8009bb8:	2300      	movge	r3, #0
 8009bba:	232d      	movlt	r3, #45	@ 0x2d
 8009bbc:	700b      	strb	r3, [r1, #0]
 8009bbe:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009bc0:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8009bc4:	4691      	mov	r9, r2
 8009bc6:	f023 0820 	bic.w	r8, r3, #32
 8009bca:	bfbc      	itt	lt
 8009bcc:	4632      	movlt	r2, r6
 8009bce:	4616      	movlt	r6, r2
 8009bd0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8009bd4:	d005      	beq.n	8009be2 <__cvt+0x42>
 8009bd6:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8009bda:	d100      	bne.n	8009bde <__cvt+0x3e>
 8009bdc:	3401      	adds	r4, #1
 8009bde:	2102      	movs	r1, #2
 8009be0:	e000      	b.n	8009be4 <__cvt+0x44>
 8009be2:	2103      	movs	r1, #3
 8009be4:	ab03      	add	r3, sp, #12
 8009be6:	9301      	str	r3, [sp, #4]
 8009be8:	ab02      	add	r3, sp, #8
 8009bea:	9300      	str	r3, [sp, #0]
 8009bec:	ec47 6b10 	vmov	d0, r6, r7
 8009bf0:	4653      	mov	r3, sl
 8009bf2:	4622      	mov	r2, r4
 8009bf4:	f001 f928 	bl	800ae48 <_dtoa_r>
 8009bf8:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8009bfc:	4605      	mov	r5, r0
 8009bfe:	d119      	bne.n	8009c34 <__cvt+0x94>
 8009c00:	f019 0f01 	tst.w	r9, #1
 8009c04:	d00e      	beq.n	8009c24 <__cvt+0x84>
 8009c06:	eb00 0904 	add.w	r9, r0, r4
 8009c0a:	2200      	movs	r2, #0
 8009c0c:	2300      	movs	r3, #0
 8009c0e:	4630      	mov	r0, r6
 8009c10:	4639      	mov	r1, r7
 8009c12:	f7f6 ff89 	bl	8000b28 <__aeabi_dcmpeq>
 8009c16:	b108      	cbz	r0, 8009c1c <__cvt+0x7c>
 8009c18:	f8cd 900c 	str.w	r9, [sp, #12]
 8009c1c:	2230      	movs	r2, #48	@ 0x30
 8009c1e:	9b03      	ldr	r3, [sp, #12]
 8009c20:	454b      	cmp	r3, r9
 8009c22:	d31e      	bcc.n	8009c62 <__cvt+0xc2>
 8009c24:	9b03      	ldr	r3, [sp, #12]
 8009c26:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009c28:	1b5b      	subs	r3, r3, r5
 8009c2a:	4628      	mov	r0, r5
 8009c2c:	6013      	str	r3, [r2, #0]
 8009c2e:	b004      	add	sp, #16
 8009c30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009c34:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8009c38:	eb00 0904 	add.w	r9, r0, r4
 8009c3c:	d1e5      	bne.n	8009c0a <__cvt+0x6a>
 8009c3e:	7803      	ldrb	r3, [r0, #0]
 8009c40:	2b30      	cmp	r3, #48	@ 0x30
 8009c42:	d10a      	bne.n	8009c5a <__cvt+0xba>
 8009c44:	2200      	movs	r2, #0
 8009c46:	2300      	movs	r3, #0
 8009c48:	4630      	mov	r0, r6
 8009c4a:	4639      	mov	r1, r7
 8009c4c:	f7f6 ff6c 	bl	8000b28 <__aeabi_dcmpeq>
 8009c50:	b918      	cbnz	r0, 8009c5a <__cvt+0xba>
 8009c52:	f1c4 0401 	rsb	r4, r4, #1
 8009c56:	f8ca 4000 	str.w	r4, [sl]
 8009c5a:	f8da 3000 	ldr.w	r3, [sl]
 8009c5e:	4499      	add	r9, r3
 8009c60:	e7d3      	b.n	8009c0a <__cvt+0x6a>
 8009c62:	1c59      	adds	r1, r3, #1
 8009c64:	9103      	str	r1, [sp, #12]
 8009c66:	701a      	strb	r2, [r3, #0]
 8009c68:	e7d9      	b.n	8009c1e <__cvt+0x7e>

08009c6a <__exponent>:
 8009c6a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009c6c:	2900      	cmp	r1, #0
 8009c6e:	bfba      	itte	lt
 8009c70:	4249      	neglt	r1, r1
 8009c72:	232d      	movlt	r3, #45	@ 0x2d
 8009c74:	232b      	movge	r3, #43	@ 0x2b
 8009c76:	2909      	cmp	r1, #9
 8009c78:	7002      	strb	r2, [r0, #0]
 8009c7a:	7043      	strb	r3, [r0, #1]
 8009c7c:	dd29      	ble.n	8009cd2 <__exponent+0x68>
 8009c7e:	f10d 0307 	add.w	r3, sp, #7
 8009c82:	461d      	mov	r5, r3
 8009c84:	270a      	movs	r7, #10
 8009c86:	461a      	mov	r2, r3
 8009c88:	fbb1 f6f7 	udiv	r6, r1, r7
 8009c8c:	fb07 1416 	mls	r4, r7, r6, r1
 8009c90:	3430      	adds	r4, #48	@ 0x30
 8009c92:	f802 4c01 	strb.w	r4, [r2, #-1]
 8009c96:	460c      	mov	r4, r1
 8009c98:	2c63      	cmp	r4, #99	@ 0x63
 8009c9a:	f103 33ff 	add.w	r3, r3, #4294967295
 8009c9e:	4631      	mov	r1, r6
 8009ca0:	dcf1      	bgt.n	8009c86 <__exponent+0x1c>
 8009ca2:	3130      	adds	r1, #48	@ 0x30
 8009ca4:	1e94      	subs	r4, r2, #2
 8009ca6:	f803 1c01 	strb.w	r1, [r3, #-1]
 8009caa:	1c41      	adds	r1, r0, #1
 8009cac:	4623      	mov	r3, r4
 8009cae:	42ab      	cmp	r3, r5
 8009cb0:	d30a      	bcc.n	8009cc8 <__exponent+0x5e>
 8009cb2:	f10d 0309 	add.w	r3, sp, #9
 8009cb6:	1a9b      	subs	r3, r3, r2
 8009cb8:	42ac      	cmp	r4, r5
 8009cba:	bf88      	it	hi
 8009cbc:	2300      	movhi	r3, #0
 8009cbe:	3302      	adds	r3, #2
 8009cc0:	4403      	add	r3, r0
 8009cc2:	1a18      	subs	r0, r3, r0
 8009cc4:	b003      	add	sp, #12
 8009cc6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009cc8:	f813 6b01 	ldrb.w	r6, [r3], #1
 8009ccc:	f801 6f01 	strb.w	r6, [r1, #1]!
 8009cd0:	e7ed      	b.n	8009cae <__exponent+0x44>
 8009cd2:	2330      	movs	r3, #48	@ 0x30
 8009cd4:	3130      	adds	r1, #48	@ 0x30
 8009cd6:	7083      	strb	r3, [r0, #2]
 8009cd8:	70c1      	strb	r1, [r0, #3]
 8009cda:	1d03      	adds	r3, r0, #4
 8009cdc:	e7f1      	b.n	8009cc2 <__exponent+0x58>
	...

08009ce0 <_printf_float>:
 8009ce0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009ce4:	b08d      	sub	sp, #52	@ 0x34
 8009ce6:	460c      	mov	r4, r1
 8009ce8:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8009cec:	4616      	mov	r6, r2
 8009cee:	461f      	mov	r7, r3
 8009cf0:	4605      	mov	r5, r0
 8009cf2:	f000 ff83 	bl	800abfc <_localeconv_r>
 8009cf6:	6803      	ldr	r3, [r0, #0]
 8009cf8:	9304      	str	r3, [sp, #16]
 8009cfa:	4618      	mov	r0, r3
 8009cfc:	f7f6 fae8 	bl	80002d0 <strlen>
 8009d00:	2300      	movs	r3, #0
 8009d02:	930a      	str	r3, [sp, #40]	@ 0x28
 8009d04:	f8d8 3000 	ldr.w	r3, [r8]
 8009d08:	9005      	str	r0, [sp, #20]
 8009d0a:	3307      	adds	r3, #7
 8009d0c:	f023 0307 	bic.w	r3, r3, #7
 8009d10:	f103 0208 	add.w	r2, r3, #8
 8009d14:	f894 a018 	ldrb.w	sl, [r4, #24]
 8009d18:	f8d4 b000 	ldr.w	fp, [r4]
 8009d1c:	f8c8 2000 	str.w	r2, [r8]
 8009d20:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009d24:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8009d28:	9307      	str	r3, [sp, #28]
 8009d2a:	f8cd 8018 	str.w	r8, [sp, #24]
 8009d2e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8009d32:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009d36:	4b9c      	ldr	r3, [pc, #624]	@ (8009fa8 <_printf_float+0x2c8>)
 8009d38:	f04f 32ff 	mov.w	r2, #4294967295
 8009d3c:	f7f6 ff26 	bl	8000b8c <__aeabi_dcmpun>
 8009d40:	bb70      	cbnz	r0, 8009da0 <_printf_float+0xc0>
 8009d42:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009d46:	4b98      	ldr	r3, [pc, #608]	@ (8009fa8 <_printf_float+0x2c8>)
 8009d48:	f04f 32ff 	mov.w	r2, #4294967295
 8009d4c:	f7f6 ff00 	bl	8000b50 <__aeabi_dcmple>
 8009d50:	bb30      	cbnz	r0, 8009da0 <_printf_float+0xc0>
 8009d52:	2200      	movs	r2, #0
 8009d54:	2300      	movs	r3, #0
 8009d56:	4640      	mov	r0, r8
 8009d58:	4649      	mov	r1, r9
 8009d5a:	f7f6 feef 	bl	8000b3c <__aeabi_dcmplt>
 8009d5e:	b110      	cbz	r0, 8009d66 <_printf_float+0x86>
 8009d60:	232d      	movs	r3, #45	@ 0x2d
 8009d62:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009d66:	4a91      	ldr	r2, [pc, #580]	@ (8009fac <_printf_float+0x2cc>)
 8009d68:	4b91      	ldr	r3, [pc, #580]	@ (8009fb0 <_printf_float+0x2d0>)
 8009d6a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8009d6e:	bf94      	ite	ls
 8009d70:	4690      	movls	r8, r2
 8009d72:	4698      	movhi	r8, r3
 8009d74:	2303      	movs	r3, #3
 8009d76:	6123      	str	r3, [r4, #16]
 8009d78:	f02b 0304 	bic.w	r3, fp, #4
 8009d7c:	6023      	str	r3, [r4, #0]
 8009d7e:	f04f 0900 	mov.w	r9, #0
 8009d82:	9700      	str	r7, [sp, #0]
 8009d84:	4633      	mov	r3, r6
 8009d86:	aa0b      	add	r2, sp, #44	@ 0x2c
 8009d88:	4621      	mov	r1, r4
 8009d8a:	4628      	mov	r0, r5
 8009d8c:	f000 f9d2 	bl	800a134 <_printf_common>
 8009d90:	3001      	adds	r0, #1
 8009d92:	f040 808d 	bne.w	8009eb0 <_printf_float+0x1d0>
 8009d96:	f04f 30ff 	mov.w	r0, #4294967295
 8009d9a:	b00d      	add	sp, #52	@ 0x34
 8009d9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009da0:	4642      	mov	r2, r8
 8009da2:	464b      	mov	r3, r9
 8009da4:	4640      	mov	r0, r8
 8009da6:	4649      	mov	r1, r9
 8009da8:	f7f6 fef0 	bl	8000b8c <__aeabi_dcmpun>
 8009dac:	b140      	cbz	r0, 8009dc0 <_printf_float+0xe0>
 8009dae:	464b      	mov	r3, r9
 8009db0:	2b00      	cmp	r3, #0
 8009db2:	bfbc      	itt	lt
 8009db4:	232d      	movlt	r3, #45	@ 0x2d
 8009db6:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8009dba:	4a7e      	ldr	r2, [pc, #504]	@ (8009fb4 <_printf_float+0x2d4>)
 8009dbc:	4b7e      	ldr	r3, [pc, #504]	@ (8009fb8 <_printf_float+0x2d8>)
 8009dbe:	e7d4      	b.n	8009d6a <_printf_float+0x8a>
 8009dc0:	6863      	ldr	r3, [r4, #4]
 8009dc2:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8009dc6:	9206      	str	r2, [sp, #24]
 8009dc8:	1c5a      	adds	r2, r3, #1
 8009dca:	d13b      	bne.n	8009e44 <_printf_float+0x164>
 8009dcc:	2306      	movs	r3, #6
 8009dce:	6063      	str	r3, [r4, #4]
 8009dd0:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8009dd4:	2300      	movs	r3, #0
 8009dd6:	6022      	str	r2, [r4, #0]
 8009dd8:	9303      	str	r3, [sp, #12]
 8009dda:	ab0a      	add	r3, sp, #40	@ 0x28
 8009ddc:	e9cd a301 	strd	sl, r3, [sp, #4]
 8009de0:	ab09      	add	r3, sp, #36	@ 0x24
 8009de2:	9300      	str	r3, [sp, #0]
 8009de4:	6861      	ldr	r1, [r4, #4]
 8009de6:	ec49 8b10 	vmov	d0, r8, r9
 8009dea:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8009dee:	4628      	mov	r0, r5
 8009df0:	f7ff fed6 	bl	8009ba0 <__cvt>
 8009df4:	9b06      	ldr	r3, [sp, #24]
 8009df6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009df8:	2b47      	cmp	r3, #71	@ 0x47
 8009dfa:	4680      	mov	r8, r0
 8009dfc:	d129      	bne.n	8009e52 <_printf_float+0x172>
 8009dfe:	1cc8      	adds	r0, r1, #3
 8009e00:	db02      	blt.n	8009e08 <_printf_float+0x128>
 8009e02:	6863      	ldr	r3, [r4, #4]
 8009e04:	4299      	cmp	r1, r3
 8009e06:	dd41      	ble.n	8009e8c <_printf_float+0x1ac>
 8009e08:	f1aa 0a02 	sub.w	sl, sl, #2
 8009e0c:	fa5f fa8a 	uxtb.w	sl, sl
 8009e10:	3901      	subs	r1, #1
 8009e12:	4652      	mov	r2, sl
 8009e14:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8009e18:	9109      	str	r1, [sp, #36]	@ 0x24
 8009e1a:	f7ff ff26 	bl	8009c6a <__exponent>
 8009e1e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009e20:	1813      	adds	r3, r2, r0
 8009e22:	2a01      	cmp	r2, #1
 8009e24:	4681      	mov	r9, r0
 8009e26:	6123      	str	r3, [r4, #16]
 8009e28:	dc02      	bgt.n	8009e30 <_printf_float+0x150>
 8009e2a:	6822      	ldr	r2, [r4, #0]
 8009e2c:	07d2      	lsls	r2, r2, #31
 8009e2e:	d501      	bpl.n	8009e34 <_printf_float+0x154>
 8009e30:	3301      	adds	r3, #1
 8009e32:	6123      	str	r3, [r4, #16]
 8009e34:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8009e38:	2b00      	cmp	r3, #0
 8009e3a:	d0a2      	beq.n	8009d82 <_printf_float+0xa2>
 8009e3c:	232d      	movs	r3, #45	@ 0x2d
 8009e3e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009e42:	e79e      	b.n	8009d82 <_printf_float+0xa2>
 8009e44:	9a06      	ldr	r2, [sp, #24]
 8009e46:	2a47      	cmp	r2, #71	@ 0x47
 8009e48:	d1c2      	bne.n	8009dd0 <_printf_float+0xf0>
 8009e4a:	2b00      	cmp	r3, #0
 8009e4c:	d1c0      	bne.n	8009dd0 <_printf_float+0xf0>
 8009e4e:	2301      	movs	r3, #1
 8009e50:	e7bd      	b.n	8009dce <_printf_float+0xee>
 8009e52:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8009e56:	d9db      	bls.n	8009e10 <_printf_float+0x130>
 8009e58:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8009e5c:	d118      	bne.n	8009e90 <_printf_float+0x1b0>
 8009e5e:	2900      	cmp	r1, #0
 8009e60:	6863      	ldr	r3, [r4, #4]
 8009e62:	dd0b      	ble.n	8009e7c <_printf_float+0x19c>
 8009e64:	6121      	str	r1, [r4, #16]
 8009e66:	b913      	cbnz	r3, 8009e6e <_printf_float+0x18e>
 8009e68:	6822      	ldr	r2, [r4, #0]
 8009e6a:	07d0      	lsls	r0, r2, #31
 8009e6c:	d502      	bpl.n	8009e74 <_printf_float+0x194>
 8009e6e:	3301      	adds	r3, #1
 8009e70:	440b      	add	r3, r1
 8009e72:	6123      	str	r3, [r4, #16]
 8009e74:	65a1      	str	r1, [r4, #88]	@ 0x58
 8009e76:	f04f 0900 	mov.w	r9, #0
 8009e7a:	e7db      	b.n	8009e34 <_printf_float+0x154>
 8009e7c:	b913      	cbnz	r3, 8009e84 <_printf_float+0x1a4>
 8009e7e:	6822      	ldr	r2, [r4, #0]
 8009e80:	07d2      	lsls	r2, r2, #31
 8009e82:	d501      	bpl.n	8009e88 <_printf_float+0x1a8>
 8009e84:	3302      	adds	r3, #2
 8009e86:	e7f4      	b.n	8009e72 <_printf_float+0x192>
 8009e88:	2301      	movs	r3, #1
 8009e8a:	e7f2      	b.n	8009e72 <_printf_float+0x192>
 8009e8c:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8009e90:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009e92:	4299      	cmp	r1, r3
 8009e94:	db05      	blt.n	8009ea2 <_printf_float+0x1c2>
 8009e96:	6823      	ldr	r3, [r4, #0]
 8009e98:	6121      	str	r1, [r4, #16]
 8009e9a:	07d8      	lsls	r0, r3, #31
 8009e9c:	d5ea      	bpl.n	8009e74 <_printf_float+0x194>
 8009e9e:	1c4b      	adds	r3, r1, #1
 8009ea0:	e7e7      	b.n	8009e72 <_printf_float+0x192>
 8009ea2:	2900      	cmp	r1, #0
 8009ea4:	bfd4      	ite	le
 8009ea6:	f1c1 0202 	rsble	r2, r1, #2
 8009eaa:	2201      	movgt	r2, #1
 8009eac:	4413      	add	r3, r2
 8009eae:	e7e0      	b.n	8009e72 <_printf_float+0x192>
 8009eb0:	6823      	ldr	r3, [r4, #0]
 8009eb2:	055a      	lsls	r2, r3, #21
 8009eb4:	d407      	bmi.n	8009ec6 <_printf_float+0x1e6>
 8009eb6:	6923      	ldr	r3, [r4, #16]
 8009eb8:	4642      	mov	r2, r8
 8009eba:	4631      	mov	r1, r6
 8009ebc:	4628      	mov	r0, r5
 8009ebe:	47b8      	blx	r7
 8009ec0:	3001      	adds	r0, #1
 8009ec2:	d12b      	bne.n	8009f1c <_printf_float+0x23c>
 8009ec4:	e767      	b.n	8009d96 <_printf_float+0xb6>
 8009ec6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8009eca:	f240 80dd 	bls.w	800a088 <_printf_float+0x3a8>
 8009ece:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8009ed2:	2200      	movs	r2, #0
 8009ed4:	2300      	movs	r3, #0
 8009ed6:	f7f6 fe27 	bl	8000b28 <__aeabi_dcmpeq>
 8009eda:	2800      	cmp	r0, #0
 8009edc:	d033      	beq.n	8009f46 <_printf_float+0x266>
 8009ede:	4a37      	ldr	r2, [pc, #220]	@ (8009fbc <_printf_float+0x2dc>)
 8009ee0:	2301      	movs	r3, #1
 8009ee2:	4631      	mov	r1, r6
 8009ee4:	4628      	mov	r0, r5
 8009ee6:	47b8      	blx	r7
 8009ee8:	3001      	adds	r0, #1
 8009eea:	f43f af54 	beq.w	8009d96 <_printf_float+0xb6>
 8009eee:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8009ef2:	4543      	cmp	r3, r8
 8009ef4:	db02      	blt.n	8009efc <_printf_float+0x21c>
 8009ef6:	6823      	ldr	r3, [r4, #0]
 8009ef8:	07d8      	lsls	r0, r3, #31
 8009efa:	d50f      	bpl.n	8009f1c <_printf_float+0x23c>
 8009efc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009f00:	4631      	mov	r1, r6
 8009f02:	4628      	mov	r0, r5
 8009f04:	47b8      	blx	r7
 8009f06:	3001      	adds	r0, #1
 8009f08:	f43f af45 	beq.w	8009d96 <_printf_float+0xb6>
 8009f0c:	f04f 0900 	mov.w	r9, #0
 8009f10:	f108 38ff 	add.w	r8, r8, #4294967295
 8009f14:	f104 0a1a 	add.w	sl, r4, #26
 8009f18:	45c8      	cmp	r8, r9
 8009f1a:	dc09      	bgt.n	8009f30 <_printf_float+0x250>
 8009f1c:	6823      	ldr	r3, [r4, #0]
 8009f1e:	079b      	lsls	r3, r3, #30
 8009f20:	f100 8103 	bmi.w	800a12a <_printf_float+0x44a>
 8009f24:	68e0      	ldr	r0, [r4, #12]
 8009f26:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009f28:	4298      	cmp	r0, r3
 8009f2a:	bfb8      	it	lt
 8009f2c:	4618      	movlt	r0, r3
 8009f2e:	e734      	b.n	8009d9a <_printf_float+0xba>
 8009f30:	2301      	movs	r3, #1
 8009f32:	4652      	mov	r2, sl
 8009f34:	4631      	mov	r1, r6
 8009f36:	4628      	mov	r0, r5
 8009f38:	47b8      	blx	r7
 8009f3a:	3001      	adds	r0, #1
 8009f3c:	f43f af2b 	beq.w	8009d96 <_printf_float+0xb6>
 8009f40:	f109 0901 	add.w	r9, r9, #1
 8009f44:	e7e8      	b.n	8009f18 <_printf_float+0x238>
 8009f46:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009f48:	2b00      	cmp	r3, #0
 8009f4a:	dc39      	bgt.n	8009fc0 <_printf_float+0x2e0>
 8009f4c:	4a1b      	ldr	r2, [pc, #108]	@ (8009fbc <_printf_float+0x2dc>)
 8009f4e:	2301      	movs	r3, #1
 8009f50:	4631      	mov	r1, r6
 8009f52:	4628      	mov	r0, r5
 8009f54:	47b8      	blx	r7
 8009f56:	3001      	adds	r0, #1
 8009f58:	f43f af1d 	beq.w	8009d96 <_printf_float+0xb6>
 8009f5c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8009f60:	ea59 0303 	orrs.w	r3, r9, r3
 8009f64:	d102      	bne.n	8009f6c <_printf_float+0x28c>
 8009f66:	6823      	ldr	r3, [r4, #0]
 8009f68:	07d9      	lsls	r1, r3, #31
 8009f6a:	d5d7      	bpl.n	8009f1c <_printf_float+0x23c>
 8009f6c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009f70:	4631      	mov	r1, r6
 8009f72:	4628      	mov	r0, r5
 8009f74:	47b8      	blx	r7
 8009f76:	3001      	adds	r0, #1
 8009f78:	f43f af0d 	beq.w	8009d96 <_printf_float+0xb6>
 8009f7c:	f04f 0a00 	mov.w	sl, #0
 8009f80:	f104 0b1a 	add.w	fp, r4, #26
 8009f84:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009f86:	425b      	negs	r3, r3
 8009f88:	4553      	cmp	r3, sl
 8009f8a:	dc01      	bgt.n	8009f90 <_printf_float+0x2b0>
 8009f8c:	464b      	mov	r3, r9
 8009f8e:	e793      	b.n	8009eb8 <_printf_float+0x1d8>
 8009f90:	2301      	movs	r3, #1
 8009f92:	465a      	mov	r2, fp
 8009f94:	4631      	mov	r1, r6
 8009f96:	4628      	mov	r0, r5
 8009f98:	47b8      	blx	r7
 8009f9a:	3001      	adds	r0, #1
 8009f9c:	f43f aefb 	beq.w	8009d96 <_printf_float+0xb6>
 8009fa0:	f10a 0a01 	add.w	sl, sl, #1
 8009fa4:	e7ee      	b.n	8009f84 <_printf_float+0x2a4>
 8009fa6:	bf00      	nop
 8009fa8:	7fefffff 	.word	0x7fefffff
 8009fac:	0800ec01 	.word	0x0800ec01
 8009fb0:	0800ec05 	.word	0x0800ec05
 8009fb4:	0800ec09 	.word	0x0800ec09
 8009fb8:	0800ec0d 	.word	0x0800ec0d
 8009fbc:	0800eeaf 	.word	0x0800eeaf
 8009fc0:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8009fc2:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8009fc6:	4553      	cmp	r3, sl
 8009fc8:	bfa8      	it	ge
 8009fca:	4653      	movge	r3, sl
 8009fcc:	2b00      	cmp	r3, #0
 8009fce:	4699      	mov	r9, r3
 8009fd0:	dc36      	bgt.n	800a040 <_printf_float+0x360>
 8009fd2:	f04f 0b00 	mov.w	fp, #0
 8009fd6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009fda:	f104 021a 	add.w	r2, r4, #26
 8009fde:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8009fe0:	9306      	str	r3, [sp, #24]
 8009fe2:	eba3 0309 	sub.w	r3, r3, r9
 8009fe6:	455b      	cmp	r3, fp
 8009fe8:	dc31      	bgt.n	800a04e <_printf_float+0x36e>
 8009fea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009fec:	459a      	cmp	sl, r3
 8009fee:	dc3a      	bgt.n	800a066 <_printf_float+0x386>
 8009ff0:	6823      	ldr	r3, [r4, #0]
 8009ff2:	07da      	lsls	r2, r3, #31
 8009ff4:	d437      	bmi.n	800a066 <_printf_float+0x386>
 8009ff6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009ff8:	ebaa 0903 	sub.w	r9, sl, r3
 8009ffc:	9b06      	ldr	r3, [sp, #24]
 8009ffe:	ebaa 0303 	sub.w	r3, sl, r3
 800a002:	4599      	cmp	r9, r3
 800a004:	bfa8      	it	ge
 800a006:	4699      	movge	r9, r3
 800a008:	f1b9 0f00 	cmp.w	r9, #0
 800a00c:	dc33      	bgt.n	800a076 <_printf_float+0x396>
 800a00e:	f04f 0800 	mov.w	r8, #0
 800a012:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a016:	f104 0b1a 	add.w	fp, r4, #26
 800a01a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a01c:	ebaa 0303 	sub.w	r3, sl, r3
 800a020:	eba3 0309 	sub.w	r3, r3, r9
 800a024:	4543      	cmp	r3, r8
 800a026:	f77f af79 	ble.w	8009f1c <_printf_float+0x23c>
 800a02a:	2301      	movs	r3, #1
 800a02c:	465a      	mov	r2, fp
 800a02e:	4631      	mov	r1, r6
 800a030:	4628      	mov	r0, r5
 800a032:	47b8      	blx	r7
 800a034:	3001      	adds	r0, #1
 800a036:	f43f aeae 	beq.w	8009d96 <_printf_float+0xb6>
 800a03a:	f108 0801 	add.w	r8, r8, #1
 800a03e:	e7ec      	b.n	800a01a <_printf_float+0x33a>
 800a040:	4642      	mov	r2, r8
 800a042:	4631      	mov	r1, r6
 800a044:	4628      	mov	r0, r5
 800a046:	47b8      	blx	r7
 800a048:	3001      	adds	r0, #1
 800a04a:	d1c2      	bne.n	8009fd2 <_printf_float+0x2f2>
 800a04c:	e6a3      	b.n	8009d96 <_printf_float+0xb6>
 800a04e:	2301      	movs	r3, #1
 800a050:	4631      	mov	r1, r6
 800a052:	4628      	mov	r0, r5
 800a054:	9206      	str	r2, [sp, #24]
 800a056:	47b8      	blx	r7
 800a058:	3001      	adds	r0, #1
 800a05a:	f43f ae9c 	beq.w	8009d96 <_printf_float+0xb6>
 800a05e:	9a06      	ldr	r2, [sp, #24]
 800a060:	f10b 0b01 	add.w	fp, fp, #1
 800a064:	e7bb      	b.n	8009fde <_printf_float+0x2fe>
 800a066:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a06a:	4631      	mov	r1, r6
 800a06c:	4628      	mov	r0, r5
 800a06e:	47b8      	blx	r7
 800a070:	3001      	adds	r0, #1
 800a072:	d1c0      	bne.n	8009ff6 <_printf_float+0x316>
 800a074:	e68f      	b.n	8009d96 <_printf_float+0xb6>
 800a076:	9a06      	ldr	r2, [sp, #24]
 800a078:	464b      	mov	r3, r9
 800a07a:	4442      	add	r2, r8
 800a07c:	4631      	mov	r1, r6
 800a07e:	4628      	mov	r0, r5
 800a080:	47b8      	blx	r7
 800a082:	3001      	adds	r0, #1
 800a084:	d1c3      	bne.n	800a00e <_printf_float+0x32e>
 800a086:	e686      	b.n	8009d96 <_printf_float+0xb6>
 800a088:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800a08c:	f1ba 0f01 	cmp.w	sl, #1
 800a090:	dc01      	bgt.n	800a096 <_printf_float+0x3b6>
 800a092:	07db      	lsls	r3, r3, #31
 800a094:	d536      	bpl.n	800a104 <_printf_float+0x424>
 800a096:	2301      	movs	r3, #1
 800a098:	4642      	mov	r2, r8
 800a09a:	4631      	mov	r1, r6
 800a09c:	4628      	mov	r0, r5
 800a09e:	47b8      	blx	r7
 800a0a0:	3001      	adds	r0, #1
 800a0a2:	f43f ae78 	beq.w	8009d96 <_printf_float+0xb6>
 800a0a6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a0aa:	4631      	mov	r1, r6
 800a0ac:	4628      	mov	r0, r5
 800a0ae:	47b8      	blx	r7
 800a0b0:	3001      	adds	r0, #1
 800a0b2:	f43f ae70 	beq.w	8009d96 <_printf_float+0xb6>
 800a0b6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800a0ba:	2200      	movs	r2, #0
 800a0bc:	2300      	movs	r3, #0
 800a0be:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a0c2:	f7f6 fd31 	bl	8000b28 <__aeabi_dcmpeq>
 800a0c6:	b9c0      	cbnz	r0, 800a0fa <_printf_float+0x41a>
 800a0c8:	4653      	mov	r3, sl
 800a0ca:	f108 0201 	add.w	r2, r8, #1
 800a0ce:	4631      	mov	r1, r6
 800a0d0:	4628      	mov	r0, r5
 800a0d2:	47b8      	blx	r7
 800a0d4:	3001      	adds	r0, #1
 800a0d6:	d10c      	bne.n	800a0f2 <_printf_float+0x412>
 800a0d8:	e65d      	b.n	8009d96 <_printf_float+0xb6>
 800a0da:	2301      	movs	r3, #1
 800a0dc:	465a      	mov	r2, fp
 800a0de:	4631      	mov	r1, r6
 800a0e0:	4628      	mov	r0, r5
 800a0e2:	47b8      	blx	r7
 800a0e4:	3001      	adds	r0, #1
 800a0e6:	f43f ae56 	beq.w	8009d96 <_printf_float+0xb6>
 800a0ea:	f108 0801 	add.w	r8, r8, #1
 800a0ee:	45d0      	cmp	r8, sl
 800a0f0:	dbf3      	blt.n	800a0da <_printf_float+0x3fa>
 800a0f2:	464b      	mov	r3, r9
 800a0f4:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800a0f8:	e6df      	b.n	8009eba <_printf_float+0x1da>
 800a0fa:	f04f 0800 	mov.w	r8, #0
 800a0fe:	f104 0b1a 	add.w	fp, r4, #26
 800a102:	e7f4      	b.n	800a0ee <_printf_float+0x40e>
 800a104:	2301      	movs	r3, #1
 800a106:	4642      	mov	r2, r8
 800a108:	e7e1      	b.n	800a0ce <_printf_float+0x3ee>
 800a10a:	2301      	movs	r3, #1
 800a10c:	464a      	mov	r2, r9
 800a10e:	4631      	mov	r1, r6
 800a110:	4628      	mov	r0, r5
 800a112:	47b8      	blx	r7
 800a114:	3001      	adds	r0, #1
 800a116:	f43f ae3e 	beq.w	8009d96 <_printf_float+0xb6>
 800a11a:	f108 0801 	add.w	r8, r8, #1
 800a11e:	68e3      	ldr	r3, [r4, #12]
 800a120:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a122:	1a5b      	subs	r3, r3, r1
 800a124:	4543      	cmp	r3, r8
 800a126:	dcf0      	bgt.n	800a10a <_printf_float+0x42a>
 800a128:	e6fc      	b.n	8009f24 <_printf_float+0x244>
 800a12a:	f04f 0800 	mov.w	r8, #0
 800a12e:	f104 0919 	add.w	r9, r4, #25
 800a132:	e7f4      	b.n	800a11e <_printf_float+0x43e>

0800a134 <_printf_common>:
 800a134:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a138:	4616      	mov	r6, r2
 800a13a:	4698      	mov	r8, r3
 800a13c:	688a      	ldr	r2, [r1, #8]
 800a13e:	690b      	ldr	r3, [r1, #16]
 800a140:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800a144:	4293      	cmp	r3, r2
 800a146:	bfb8      	it	lt
 800a148:	4613      	movlt	r3, r2
 800a14a:	6033      	str	r3, [r6, #0]
 800a14c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800a150:	4607      	mov	r7, r0
 800a152:	460c      	mov	r4, r1
 800a154:	b10a      	cbz	r2, 800a15a <_printf_common+0x26>
 800a156:	3301      	adds	r3, #1
 800a158:	6033      	str	r3, [r6, #0]
 800a15a:	6823      	ldr	r3, [r4, #0]
 800a15c:	0699      	lsls	r1, r3, #26
 800a15e:	bf42      	ittt	mi
 800a160:	6833      	ldrmi	r3, [r6, #0]
 800a162:	3302      	addmi	r3, #2
 800a164:	6033      	strmi	r3, [r6, #0]
 800a166:	6825      	ldr	r5, [r4, #0]
 800a168:	f015 0506 	ands.w	r5, r5, #6
 800a16c:	d106      	bne.n	800a17c <_printf_common+0x48>
 800a16e:	f104 0a19 	add.w	sl, r4, #25
 800a172:	68e3      	ldr	r3, [r4, #12]
 800a174:	6832      	ldr	r2, [r6, #0]
 800a176:	1a9b      	subs	r3, r3, r2
 800a178:	42ab      	cmp	r3, r5
 800a17a:	dc26      	bgt.n	800a1ca <_printf_common+0x96>
 800a17c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800a180:	6822      	ldr	r2, [r4, #0]
 800a182:	3b00      	subs	r3, #0
 800a184:	bf18      	it	ne
 800a186:	2301      	movne	r3, #1
 800a188:	0692      	lsls	r2, r2, #26
 800a18a:	d42b      	bmi.n	800a1e4 <_printf_common+0xb0>
 800a18c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800a190:	4641      	mov	r1, r8
 800a192:	4638      	mov	r0, r7
 800a194:	47c8      	blx	r9
 800a196:	3001      	adds	r0, #1
 800a198:	d01e      	beq.n	800a1d8 <_printf_common+0xa4>
 800a19a:	6823      	ldr	r3, [r4, #0]
 800a19c:	6922      	ldr	r2, [r4, #16]
 800a19e:	f003 0306 	and.w	r3, r3, #6
 800a1a2:	2b04      	cmp	r3, #4
 800a1a4:	bf02      	ittt	eq
 800a1a6:	68e5      	ldreq	r5, [r4, #12]
 800a1a8:	6833      	ldreq	r3, [r6, #0]
 800a1aa:	1aed      	subeq	r5, r5, r3
 800a1ac:	68a3      	ldr	r3, [r4, #8]
 800a1ae:	bf0c      	ite	eq
 800a1b0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a1b4:	2500      	movne	r5, #0
 800a1b6:	4293      	cmp	r3, r2
 800a1b8:	bfc4      	itt	gt
 800a1ba:	1a9b      	subgt	r3, r3, r2
 800a1bc:	18ed      	addgt	r5, r5, r3
 800a1be:	2600      	movs	r6, #0
 800a1c0:	341a      	adds	r4, #26
 800a1c2:	42b5      	cmp	r5, r6
 800a1c4:	d11a      	bne.n	800a1fc <_printf_common+0xc8>
 800a1c6:	2000      	movs	r0, #0
 800a1c8:	e008      	b.n	800a1dc <_printf_common+0xa8>
 800a1ca:	2301      	movs	r3, #1
 800a1cc:	4652      	mov	r2, sl
 800a1ce:	4641      	mov	r1, r8
 800a1d0:	4638      	mov	r0, r7
 800a1d2:	47c8      	blx	r9
 800a1d4:	3001      	adds	r0, #1
 800a1d6:	d103      	bne.n	800a1e0 <_printf_common+0xac>
 800a1d8:	f04f 30ff 	mov.w	r0, #4294967295
 800a1dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a1e0:	3501      	adds	r5, #1
 800a1e2:	e7c6      	b.n	800a172 <_printf_common+0x3e>
 800a1e4:	18e1      	adds	r1, r4, r3
 800a1e6:	1c5a      	adds	r2, r3, #1
 800a1e8:	2030      	movs	r0, #48	@ 0x30
 800a1ea:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800a1ee:	4422      	add	r2, r4
 800a1f0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800a1f4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800a1f8:	3302      	adds	r3, #2
 800a1fa:	e7c7      	b.n	800a18c <_printf_common+0x58>
 800a1fc:	2301      	movs	r3, #1
 800a1fe:	4622      	mov	r2, r4
 800a200:	4641      	mov	r1, r8
 800a202:	4638      	mov	r0, r7
 800a204:	47c8      	blx	r9
 800a206:	3001      	adds	r0, #1
 800a208:	d0e6      	beq.n	800a1d8 <_printf_common+0xa4>
 800a20a:	3601      	adds	r6, #1
 800a20c:	e7d9      	b.n	800a1c2 <_printf_common+0x8e>
	...

0800a210 <_printf_i>:
 800a210:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a214:	7e0f      	ldrb	r7, [r1, #24]
 800a216:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800a218:	2f78      	cmp	r7, #120	@ 0x78
 800a21a:	4691      	mov	r9, r2
 800a21c:	4680      	mov	r8, r0
 800a21e:	460c      	mov	r4, r1
 800a220:	469a      	mov	sl, r3
 800a222:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800a226:	d807      	bhi.n	800a238 <_printf_i+0x28>
 800a228:	2f62      	cmp	r7, #98	@ 0x62
 800a22a:	d80a      	bhi.n	800a242 <_printf_i+0x32>
 800a22c:	2f00      	cmp	r7, #0
 800a22e:	f000 80d2 	beq.w	800a3d6 <_printf_i+0x1c6>
 800a232:	2f58      	cmp	r7, #88	@ 0x58
 800a234:	f000 80b9 	beq.w	800a3aa <_printf_i+0x19a>
 800a238:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a23c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800a240:	e03a      	b.n	800a2b8 <_printf_i+0xa8>
 800a242:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800a246:	2b15      	cmp	r3, #21
 800a248:	d8f6      	bhi.n	800a238 <_printf_i+0x28>
 800a24a:	a101      	add	r1, pc, #4	@ (adr r1, 800a250 <_printf_i+0x40>)
 800a24c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a250:	0800a2a9 	.word	0x0800a2a9
 800a254:	0800a2bd 	.word	0x0800a2bd
 800a258:	0800a239 	.word	0x0800a239
 800a25c:	0800a239 	.word	0x0800a239
 800a260:	0800a239 	.word	0x0800a239
 800a264:	0800a239 	.word	0x0800a239
 800a268:	0800a2bd 	.word	0x0800a2bd
 800a26c:	0800a239 	.word	0x0800a239
 800a270:	0800a239 	.word	0x0800a239
 800a274:	0800a239 	.word	0x0800a239
 800a278:	0800a239 	.word	0x0800a239
 800a27c:	0800a3bd 	.word	0x0800a3bd
 800a280:	0800a2e7 	.word	0x0800a2e7
 800a284:	0800a377 	.word	0x0800a377
 800a288:	0800a239 	.word	0x0800a239
 800a28c:	0800a239 	.word	0x0800a239
 800a290:	0800a3df 	.word	0x0800a3df
 800a294:	0800a239 	.word	0x0800a239
 800a298:	0800a2e7 	.word	0x0800a2e7
 800a29c:	0800a239 	.word	0x0800a239
 800a2a0:	0800a239 	.word	0x0800a239
 800a2a4:	0800a37f 	.word	0x0800a37f
 800a2a8:	6833      	ldr	r3, [r6, #0]
 800a2aa:	1d1a      	adds	r2, r3, #4
 800a2ac:	681b      	ldr	r3, [r3, #0]
 800a2ae:	6032      	str	r2, [r6, #0]
 800a2b0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a2b4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800a2b8:	2301      	movs	r3, #1
 800a2ba:	e09d      	b.n	800a3f8 <_printf_i+0x1e8>
 800a2bc:	6833      	ldr	r3, [r6, #0]
 800a2be:	6820      	ldr	r0, [r4, #0]
 800a2c0:	1d19      	adds	r1, r3, #4
 800a2c2:	6031      	str	r1, [r6, #0]
 800a2c4:	0606      	lsls	r6, r0, #24
 800a2c6:	d501      	bpl.n	800a2cc <_printf_i+0xbc>
 800a2c8:	681d      	ldr	r5, [r3, #0]
 800a2ca:	e003      	b.n	800a2d4 <_printf_i+0xc4>
 800a2cc:	0645      	lsls	r5, r0, #25
 800a2ce:	d5fb      	bpl.n	800a2c8 <_printf_i+0xb8>
 800a2d0:	f9b3 5000 	ldrsh.w	r5, [r3]
 800a2d4:	2d00      	cmp	r5, #0
 800a2d6:	da03      	bge.n	800a2e0 <_printf_i+0xd0>
 800a2d8:	232d      	movs	r3, #45	@ 0x2d
 800a2da:	426d      	negs	r5, r5
 800a2dc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a2e0:	4859      	ldr	r0, [pc, #356]	@ (800a448 <_printf_i+0x238>)
 800a2e2:	230a      	movs	r3, #10
 800a2e4:	e011      	b.n	800a30a <_printf_i+0xfa>
 800a2e6:	6821      	ldr	r1, [r4, #0]
 800a2e8:	6833      	ldr	r3, [r6, #0]
 800a2ea:	0608      	lsls	r0, r1, #24
 800a2ec:	f853 5b04 	ldr.w	r5, [r3], #4
 800a2f0:	d402      	bmi.n	800a2f8 <_printf_i+0xe8>
 800a2f2:	0649      	lsls	r1, r1, #25
 800a2f4:	bf48      	it	mi
 800a2f6:	b2ad      	uxthmi	r5, r5
 800a2f8:	2f6f      	cmp	r7, #111	@ 0x6f
 800a2fa:	4853      	ldr	r0, [pc, #332]	@ (800a448 <_printf_i+0x238>)
 800a2fc:	6033      	str	r3, [r6, #0]
 800a2fe:	bf14      	ite	ne
 800a300:	230a      	movne	r3, #10
 800a302:	2308      	moveq	r3, #8
 800a304:	2100      	movs	r1, #0
 800a306:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800a30a:	6866      	ldr	r6, [r4, #4]
 800a30c:	60a6      	str	r6, [r4, #8]
 800a30e:	2e00      	cmp	r6, #0
 800a310:	bfa2      	ittt	ge
 800a312:	6821      	ldrge	r1, [r4, #0]
 800a314:	f021 0104 	bicge.w	r1, r1, #4
 800a318:	6021      	strge	r1, [r4, #0]
 800a31a:	b90d      	cbnz	r5, 800a320 <_printf_i+0x110>
 800a31c:	2e00      	cmp	r6, #0
 800a31e:	d04b      	beq.n	800a3b8 <_printf_i+0x1a8>
 800a320:	4616      	mov	r6, r2
 800a322:	fbb5 f1f3 	udiv	r1, r5, r3
 800a326:	fb03 5711 	mls	r7, r3, r1, r5
 800a32a:	5dc7      	ldrb	r7, [r0, r7]
 800a32c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a330:	462f      	mov	r7, r5
 800a332:	42bb      	cmp	r3, r7
 800a334:	460d      	mov	r5, r1
 800a336:	d9f4      	bls.n	800a322 <_printf_i+0x112>
 800a338:	2b08      	cmp	r3, #8
 800a33a:	d10b      	bne.n	800a354 <_printf_i+0x144>
 800a33c:	6823      	ldr	r3, [r4, #0]
 800a33e:	07df      	lsls	r7, r3, #31
 800a340:	d508      	bpl.n	800a354 <_printf_i+0x144>
 800a342:	6923      	ldr	r3, [r4, #16]
 800a344:	6861      	ldr	r1, [r4, #4]
 800a346:	4299      	cmp	r1, r3
 800a348:	bfde      	ittt	le
 800a34a:	2330      	movle	r3, #48	@ 0x30
 800a34c:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a350:	f106 36ff 	addle.w	r6, r6, #4294967295
 800a354:	1b92      	subs	r2, r2, r6
 800a356:	6122      	str	r2, [r4, #16]
 800a358:	f8cd a000 	str.w	sl, [sp]
 800a35c:	464b      	mov	r3, r9
 800a35e:	aa03      	add	r2, sp, #12
 800a360:	4621      	mov	r1, r4
 800a362:	4640      	mov	r0, r8
 800a364:	f7ff fee6 	bl	800a134 <_printf_common>
 800a368:	3001      	adds	r0, #1
 800a36a:	d14a      	bne.n	800a402 <_printf_i+0x1f2>
 800a36c:	f04f 30ff 	mov.w	r0, #4294967295
 800a370:	b004      	add	sp, #16
 800a372:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a376:	6823      	ldr	r3, [r4, #0]
 800a378:	f043 0320 	orr.w	r3, r3, #32
 800a37c:	6023      	str	r3, [r4, #0]
 800a37e:	4833      	ldr	r0, [pc, #204]	@ (800a44c <_printf_i+0x23c>)
 800a380:	2778      	movs	r7, #120	@ 0x78
 800a382:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800a386:	6823      	ldr	r3, [r4, #0]
 800a388:	6831      	ldr	r1, [r6, #0]
 800a38a:	061f      	lsls	r7, r3, #24
 800a38c:	f851 5b04 	ldr.w	r5, [r1], #4
 800a390:	d402      	bmi.n	800a398 <_printf_i+0x188>
 800a392:	065f      	lsls	r7, r3, #25
 800a394:	bf48      	it	mi
 800a396:	b2ad      	uxthmi	r5, r5
 800a398:	6031      	str	r1, [r6, #0]
 800a39a:	07d9      	lsls	r1, r3, #31
 800a39c:	bf44      	itt	mi
 800a39e:	f043 0320 	orrmi.w	r3, r3, #32
 800a3a2:	6023      	strmi	r3, [r4, #0]
 800a3a4:	b11d      	cbz	r5, 800a3ae <_printf_i+0x19e>
 800a3a6:	2310      	movs	r3, #16
 800a3a8:	e7ac      	b.n	800a304 <_printf_i+0xf4>
 800a3aa:	4827      	ldr	r0, [pc, #156]	@ (800a448 <_printf_i+0x238>)
 800a3ac:	e7e9      	b.n	800a382 <_printf_i+0x172>
 800a3ae:	6823      	ldr	r3, [r4, #0]
 800a3b0:	f023 0320 	bic.w	r3, r3, #32
 800a3b4:	6023      	str	r3, [r4, #0]
 800a3b6:	e7f6      	b.n	800a3a6 <_printf_i+0x196>
 800a3b8:	4616      	mov	r6, r2
 800a3ba:	e7bd      	b.n	800a338 <_printf_i+0x128>
 800a3bc:	6833      	ldr	r3, [r6, #0]
 800a3be:	6825      	ldr	r5, [r4, #0]
 800a3c0:	6961      	ldr	r1, [r4, #20]
 800a3c2:	1d18      	adds	r0, r3, #4
 800a3c4:	6030      	str	r0, [r6, #0]
 800a3c6:	062e      	lsls	r6, r5, #24
 800a3c8:	681b      	ldr	r3, [r3, #0]
 800a3ca:	d501      	bpl.n	800a3d0 <_printf_i+0x1c0>
 800a3cc:	6019      	str	r1, [r3, #0]
 800a3ce:	e002      	b.n	800a3d6 <_printf_i+0x1c6>
 800a3d0:	0668      	lsls	r0, r5, #25
 800a3d2:	d5fb      	bpl.n	800a3cc <_printf_i+0x1bc>
 800a3d4:	8019      	strh	r1, [r3, #0]
 800a3d6:	2300      	movs	r3, #0
 800a3d8:	6123      	str	r3, [r4, #16]
 800a3da:	4616      	mov	r6, r2
 800a3dc:	e7bc      	b.n	800a358 <_printf_i+0x148>
 800a3de:	6833      	ldr	r3, [r6, #0]
 800a3e0:	1d1a      	adds	r2, r3, #4
 800a3e2:	6032      	str	r2, [r6, #0]
 800a3e4:	681e      	ldr	r6, [r3, #0]
 800a3e6:	6862      	ldr	r2, [r4, #4]
 800a3e8:	2100      	movs	r1, #0
 800a3ea:	4630      	mov	r0, r6
 800a3ec:	f7f5 ff20 	bl	8000230 <memchr>
 800a3f0:	b108      	cbz	r0, 800a3f6 <_printf_i+0x1e6>
 800a3f2:	1b80      	subs	r0, r0, r6
 800a3f4:	6060      	str	r0, [r4, #4]
 800a3f6:	6863      	ldr	r3, [r4, #4]
 800a3f8:	6123      	str	r3, [r4, #16]
 800a3fa:	2300      	movs	r3, #0
 800a3fc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a400:	e7aa      	b.n	800a358 <_printf_i+0x148>
 800a402:	6923      	ldr	r3, [r4, #16]
 800a404:	4632      	mov	r2, r6
 800a406:	4649      	mov	r1, r9
 800a408:	4640      	mov	r0, r8
 800a40a:	47d0      	blx	sl
 800a40c:	3001      	adds	r0, #1
 800a40e:	d0ad      	beq.n	800a36c <_printf_i+0x15c>
 800a410:	6823      	ldr	r3, [r4, #0]
 800a412:	079b      	lsls	r3, r3, #30
 800a414:	d413      	bmi.n	800a43e <_printf_i+0x22e>
 800a416:	68e0      	ldr	r0, [r4, #12]
 800a418:	9b03      	ldr	r3, [sp, #12]
 800a41a:	4298      	cmp	r0, r3
 800a41c:	bfb8      	it	lt
 800a41e:	4618      	movlt	r0, r3
 800a420:	e7a6      	b.n	800a370 <_printf_i+0x160>
 800a422:	2301      	movs	r3, #1
 800a424:	4632      	mov	r2, r6
 800a426:	4649      	mov	r1, r9
 800a428:	4640      	mov	r0, r8
 800a42a:	47d0      	blx	sl
 800a42c:	3001      	adds	r0, #1
 800a42e:	d09d      	beq.n	800a36c <_printf_i+0x15c>
 800a430:	3501      	adds	r5, #1
 800a432:	68e3      	ldr	r3, [r4, #12]
 800a434:	9903      	ldr	r1, [sp, #12]
 800a436:	1a5b      	subs	r3, r3, r1
 800a438:	42ab      	cmp	r3, r5
 800a43a:	dcf2      	bgt.n	800a422 <_printf_i+0x212>
 800a43c:	e7eb      	b.n	800a416 <_printf_i+0x206>
 800a43e:	2500      	movs	r5, #0
 800a440:	f104 0619 	add.w	r6, r4, #25
 800a444:	e7f5      	b.n	800a432 <_printf_i+0x222>
 800a446:	bf00      	nop
 800a448:	0800ec11 	.word	0x0800ec11
 800a44c:	0800ec22 	.word	0x0800ec22

0800a450 <_scanf_float>:
 800a450:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a454:	b087      	sub	sp, #28
 800a456:	4617      	mov	r7, r2
 800a458:	9303      	str	r3, [sp, #12]
 800a45a:	688b      	ldr	r3, [r1, #8]
 800a45c:	1e5a      	subs	r2, r3, #1
 800a45e:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800a462:	bf81      	itttt	hi
 800a464:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800a468:	eb03 0b05 	addhi.w	fp, r3, r5
 800a46c:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800a470:	608b      	strhi	r3, [r1, #8]
 800a472:	680b      	ldr	r3, [r1, #0]
 800a474:	460a      	mov	r2, r1
 800a476:	f04f 0500 	mov.w	r5, #0
 800a47a:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800a47e:	f842 3b1c 	str.w	r3, [r2], #28
 800a482:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800a486:	4680      	mov	r8, r0
 800a488:	460c      	mov	r4, r1
 800a48a:	bf98      	it	ls
 800a48c:	f04f 0b00 	movls.w	fp, #0
 800a490:	9201      	str	r2, [sp, #4]
 800a492:	4616      	mov	r6, r2
 800a494:	46aa      	mov	sl, r5
 800a496:	46a9      	mov	r9, r5
 800a498:	9502      	str	r5, [sp, #8]
 800a49a:	68a2      	ldr	r2, [r4, #8]
 800a49c:	b152      	cbz	r2, 800a4b4 <_scanf_float+0x64>
 800a49e:	683b      	ldr	r3, [r7, #0]
 800a4a0:	781b      	ldrb	r3, [r3, #0]
 800a4a2:	2b4e      	cmp	r3, #78	@ 0x4e
 800a4a4:	d864      	bhi.n	800a570 <_scanf_float+0x120>
 800a4a6:	2b40      	cmp	r3, #64	@ 0x40
 800a4a8:	d83c      	bhi.n	800a524 <_scanf_float+0xd4>
 800a4aa:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800a4ae:	b2c8      	uxtb	r0, r1
 800a4b0:	280e      	cmp	r0, #14
 800a4b2:	d93a      	bls.n	800a52a <_scanf_float+0xda>
 800a4b4:	f1b9 0f00 	cmp.w	r9, #0
 800a4b8:	d003      	beq.n	800a4c2 <_scanf_float+0x72>
 800a4ba:	6823      	ldr	r3, [r4, #0]
 800a4bc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a4c0:	6023      	str	r3, [r4, #0]
 800a4c2:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a4c6:	f1ba 0f01 	cmp.w	sl, #1
 800a4ca:	f200 8117 	bhi.w	800a6fc <_scanf_float+0x2ac>
 800a4ce:	9b01      	ldr	r3, [sp, #4]
 800a4d0:	429e      	cmp	r6, r3
 800a4d2:	f200 8108 	bhi.w	800a6e6 <_scanf_float+0x296>
 800a4d6:	2001      	movs	r0, #1
 800a4d8:	b007      	add	sp, #28
 800a4da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a4de:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800a4e2:	2a0d      	cmp	r2, #13
 800a4e4:	d8e6      	bhi.n	800a4b4 <_scanf_float+0x64>
 800a4e6:	a101      	add	r1, pc, #4	@ (adr r1, 800a4ec <_scanf_float+0x9c>)
 800a4e8:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800a4ec:	0800a633 	.word	0x0800a633
 800a4f0:	0800a4b5 	.word	0x0800a4b5
 800a4f4:	0800a4b5 	.word	0x0800a4b5
 800a4f8:	0800a4b5 	.word	0x0800a4b5
 800a4fc:	0800a693 	.word	0x0800a693
 800a500:	0800a66b 	.word	0x0800a66b
 800a504:	0800a4b5 	.word	0x0800a4b5
 800a508:	0800a4b5 	.word	0x0800a4b5
 800a50c:	0800a641 	.word	0x0800a641
 800a510:	0800a4b5 	.word	0x0800a4b5
 800a514:	0800a4b5 	.word	0x0800a4b5
 800a518:	0800a4b5 	.word	0x0800a4b5
 800a51c:	0800a4b5 	.word	0x0800a4b5
 800a520:	0800a5f9 	.word	0x0800a5f9
 800a524:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800a528:	e7db      	b.n	800a4e2 <_scanf_float+0x92>
 800a52a:	290e      	cmp	r1, #14
 800a52c:	d8c2      	bhi.n	800a4b4 <_scanf_float+0x64>
 800a52e:	a001      	add	r0, pc, #4	@ (adr r0, 800a534 <_scanf_float+0xe4>)
 800a530:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800a534:	0800a5e9 	.word	0x0800a5e9
 800a538:	0800a4b5 	.word	0x0800a4b5
 800a53c:	0800a5e9 	.word	0x0800a5e9
 800a540:	0800a67f 	.word	0x0800a67f
 800a544:	0800a4b5 	.word	0x0800a4b5
 800a548:	0800a591 	.word	0x0800a591
 800a54c:	0800a5cf 	.word	0x0800a5cf
 800a550:	0800a5cf 	.word	0x0800a5cf
 800a554:	0800a5cf 	.word	0x0800a5cf
 800a558:	0800a5cf 	.word	0x0800a5cf
 800a55c:	0800a5cf 	.word	0x0800a5cf
 800a560:	0800a5cf 	.word	0x0800a5cf
 800a564:	0800a5cf 	.word	0x0800a5cf
 800a568:	0800a5cf 	.word	0x0800a5cf
 800a56c:	0800a5cf 	.word	0x0800a5cf
 800a570:	2b6e      	cmp	r3, #110	@ 0x6e
 800a572:	d809      	bhi.n	800a588 <_scanf_float+0x138>
 800a574:	2b60      	cmp	r3, #96	@ 0x60
 800a576:	d8b2      	bhi.n	800a4de <_scanf_float+0x8e>
 800a578:	2b54      	cmp	r3, #84	@ 0x54
 800a57a:	d07b      	beq.n	800a674 <_scanf_float+0x224>
 800a57c:	2b59      	cmp	r3, #89	@ 0x59
 800a57e:	d199      	bne.n	800a4b4 <_scanf_float+0x64>
 800a580:	2d07      	cmp	r5, #7
 800a582:	d197      	bne.n	800a4b4 <_scanf_float+0x64>
 800a584:	2508      	movs	r5, #8
 800a586:	e02c      	b.n	800a5e2 <_scanf_float+0x192>
 800a588:	2b74      	cmp	r3, #116	@ 0x74
 800a58a:	d073      	beq.n	800a674 <_scanf_float+0x224>
 800a58c:	2b79      	cmp	r3, #121	@ 0x79
 800a58e:	e7f6      	b.n	800a57e <_scanf_float+0x12e>
 800a590:	6821      	ldr	r1, [r4, #0]
 800a592:	05c8      	lsls	r0, r1, #23
 800a594:	d51b      	bpl.n	800a5ce <_scanf_float+0x17e>
 800a596:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800a59a:	6021      	str	r1, [r4, #0]
 800a59c:	f109 0901 	add.w	r9, r9, #1
 800a5a0:	f1bb 0f00 	cmp.w	fp, #0
 800a5a4:	d003      	beq.n	800a5ae <_scanf_float+0x15e>
 800a5a6:	3201      	adds	r2, #1
 800a5a8:	f10b 3bff 	add.w	fp, fp, #4294967295
 800a5ac:	60a2      	str	r2, [r4, #8]
 800a5ae:	68a3      	ldr	r3, [r4, #8]
 800a5b0:	3b01      	subs	r3, #1
 800a5b2:	60a3      	str	r3, [r4, #8]
 800a5b4:	6923      	ldr	r3, [r4, #16]
 800a5b6:	3301      	adds	r3, #1
 800a5b8:	6123      	str	r3, [r4, #16]
 800a5ba:	687b      	ldr	r3, [r7, #4]
 800a5bc:	3b01      	subs	r3, #1
 800a5be:	2b00      	cmp	r3, #0
 800a5c0:	607b      	str	r3, [r7, #4]
 800a5c2:	f340 8087 	ble.w	800a6d4 <_scanf_float+0x284>
 800a5c6:	683b      	ldr	r3, [r7, #0]
 800a5c8:	3301      	adds	r3, #1
 800a5ca:	603b      	str	r3, [r7, #0]
 800a5cc:	e765      	b.n	800a49a <_scanf_float+0x4a>
 800a5ce:	eb1a 0105 	adds.w	r1, sl, r5
 800a5d2:	f47f af6f 	bne.w	800a4b4 <_scanf_float+0x64>
 800a5d6:	6822      	ldr	r2, [r4, #0]
 800a5d8:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800a5dc:	6022      	str	r2, [r4, #0]
 800a5de:	460d      	mov	r5, r1
 800a5e0:	468a      	mov	sl, r1
 800a5e2:	f806 3b01 	strb.w	r3, [r6], #1
 800a5e6:	e7e2      	b.n	800a5ae <_scanf_float+0x15e>
 800a5e8:	6822      	ldr	r2, [r4, #0]
 800a5ea:	0610      	lsls	r0, r2, #24
 800a5ec:	f57f af62 	bpl.w	800a4b4 <_scanf_float+0x64>
 800a5f0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800a5f4:	6022      	str	r2, [r4, #0]
 800a5f6:	e7f4      	b.n	800a5e2 <_scanf_float+0x192>
 800a5f8:	f1ba 0f00 	cmp.w	sl, #0
 800a5fc:	d10e      	bne.n	800a61c <_scanf_float+0x1cc>
 800a5fe:	f1b9 0f00 	cmp.w	r9, #0
 800a602:	d10e      	bne.n	800a622 <_scanf_float+0x1d2>
 800a604:	6822      	ldr	r2, [r4, #0]
 800a606:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800a60a:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800a60e:	d108      	bne.n	800a622 <_scanf_float+0x1d2>
 800a610:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800a614:	6022      	str	r2, [r4, #0]
 800a616:	f04f 0a01 	mov.w	sl, #1
 800a61a:	e7e2      	b.n	800a5e2 <_scanf_float+0x192>
 800a61c:	f1ba 0f02 	cmp.w	sl, #2
 800a620:	d055      	beq.n	800a6ce <_scanf_float+0x27e>
 800a622:	2d01      	cmp	r5, #1
 800a624:	d002      	beq.n	800a62c <_scanf_float+0x1dc>
 800a626:	2d04      	cmp	r5, #4
 800a628:	f47f af44 	bne.w	800a4b4 <_scanf_float+0x64>
 800a62c:	3501      	adds	r5, #1
 800a62e:	b2ed      	uxtb	r5, r5
 800a630:	e7d7      	b.n	800a5e2 <_scanf_float+0x192>
 800a632:	f1ba 0f01 	cmp.w	sl, #1
 800a636:	f47f af3d 	bne.w	800a4b4 <_scanf_float+0x64>
 800a63a:	f04f 0a02 	mov.w	sl, #2
 800a63e:	e7d0      	b.n	800a5e2 <_scanf_float+0x192>
 800a640:	b97d      	cbnz	r5, 800a662 <_scanf_float+0x212>
 800a642:	f1b9 0f00 	cmp.w	r9, #0
 800a646:	f47f af38 	bne.w	800a4ba <_scanf_float+0x6a>
 800a64a:	6822      	ldr	r2, [r4, #0]
 800a64c:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800a650:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800a654:	f040 8108 	bne.w	800a868 <_scanf_float+0x418>
 800a658:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800a65c:	6022      	str	r2, [r4, #0]
 800a65e:	2501      	movs	r5, #1
 800a660:	e7bf      	b.n	800a5e2 <_scanf_float+0x192>
 800a662:	2d03      	cmp	r5, #3
 800a664:	d0e2      	beq.n	800a62c <_scanf_float+0x1dc>
 800a666:	2d05      	cmp	r5, #5
 800a668:	e7de      	b.n	800a628 <_scanf_float+0x1d8>
 800a66a:	2d02      	cmp	r5, #2
 800a66c:	f47f af22 	bne.w	800a4b4 <_scanf_float+0x64>
 800a670:	2503      	movs	r5, #3
 800a672:	e7b6      	b.n	800a5e2 <_scanf_float+0x192>
 800a674:	2d06      	cmp	r5, #6
 800a676:	f47f af1d 	bne.w	800a4b4 <_scanf_float+0x64>
 800a67a:	2507      	movs	r5, #7
 800a67c:	e7b1      	b.n	800a5e2 <_scanf_float+0x192>
 800a67e:	6822      	ldr	r2, [r4, #0]
 800a680:	0591      	lsls	r1, r2, #22
 800a682:	f57f af17 	bpl.w	800a4b4 <_scanf_float+0x64>
 800a686:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800a68a:	6022      	str	r2, [r4, #0]
 800a68c:	f8cd 9008 	str.w	r9, [sp, #8]
 800a690:	e7a7      	b.n	800a5e2 <_scanf_float+0x192>
 800a692:	6822      	ldr	r2, [r4, #0]
 800a694:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800a698:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800a69c:	d006      	beq.n	800a6ac <_scanf_float+0x25c>
 800a69e:	0550      	lsls	r0, r2, #21
 800a6a0:	f57f af08 	bpl.w	800a4b4 <_scanf_float+0x64>
 800a6a4:	f1b9 0f00 	cmp.w	r9, #0
 800a6a8:	f000 80de 	beq.w	800a868 <_scanf_float+0x418>
 800a6ac:	0591      	lsls	r1, r2, #22
 800a6ae:	bf58      	it	pl
 800a6b0:	9902      	ldrpl	r1, [sp, #8]
 800a6b2:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800a6b6:	bf58      	it	pl
 800a6b8:	eba9 0101 	subpl.w	r1, r9, r1
 800a6bc:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800a6c0:	bf58      	it	pl
 800a6c2:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800a6c6:	6022      	str	r2, [r4, #0]
 800a6c8:	f04f 0900 	mov.w	r9, #0
 800a6cc:	e789      	b.n	800a5e2 <_scanf_float+0x192>
 800a6ce:	f04f 0a03 	mov.w	sl, #3
 800a6d2:	e786      	b.n	800a5e2 <_scanf_float+0x192>
 800a6d4:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800a6d8:	4639      	mov	r1, r7
 800a6da:	4640      	mov	r0, r8
 800a6dc:	4798      	blx	r3
 800a6de:	2800      	cmp	r0, #0
 800a6e0:	f43f aedb 	beq.w	800a49a <_scanf_float+0x4a>
 800a6e4:	e6e6      	b.n	800a4b4 <_scanf_float+0x64>
 800a6e6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a6ea:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800a6ee:	463a      	mov	r2, r7
 800a6f0:	4640      	mov	r0, r8
 800a6f2:	4798      	blx	r3
 800a6f4:	6923      	ldr	r3, [r4, #16]
 800a6f6:	3b01      	subs	r3, #1
 800a6f8:	6123      	str	r3, [r4, #16]
 800a6fa:	e6e8      	b.n	800a4ce <_scanf_float+0x7e>
 800a6fc:	1e6b      	subs	r3, r5, #1
 800a6fe:	2b06      	cmp	r3, #6
 800a700:	d824      	bhi.n	800a74c <_scanf_float+0x2fc>
 800a702:	2d02      	cmp	r5, #2
 800a704:	d836      	bhi.n	800a774 <_scanf_float+0x324>
 800a706:	9b01      	ldr	r3, [sp, #4]
 800a708:	429e      	cmp	r6, r3
 800a70a:	f67f aee4 	bls.w	800a4d6 <_scanf_float+0x86>
 800a70e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a712:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800a716:	463a      	mov	r2, r7
 800a718:	4640      	mov	r0, r8
 800a71a:	4798      	blx	r3
 800a71c:	6923      	ldr	r3, [r4, #16]
 800a71e:	3b01      	subs	r3, #1
 800a720:	6123      	str	r3, [r4, #16]
 800a722:	e7f0      	b.n	800a706 <_scanf_float+0x2b6>
 800a724:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a728:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800a72c:	463a      	mov	r2, r7
 800a72e:	4640      	mov	r0, r8
 800a730:	4798      	blx	r3
 800a732:	6923      	ldr	r3, [r4, #16]
 800a734:	3b01      	subs	r3, #1
 800a736:	6123      	str	r3, [r4, #16]
 800a738:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a73c:	fa5f fa8a 	uxtb.w	sl, sl
 800a740:	f1ba 0f02 	cmp.w	sl, #2
 800a744:	d1ee      	bne.n	800a724 <_scanf_float+0x2d4>
 800a746:	3d03      	subs	r5, #3
 800a748:	b2ed      	uxtb	r5, r5
 800a74a:	1b76      	subs	r6, r6, r5
 800a74c:	6823      	ldr	r3, [r4, #0]
 800a74e:	05da      	lsls	r2, r3, #23
 800a750:	d530      	bpl.n	800a7b4 <_scanf_float+0x364>
 800a752:	055b      	lsls	r3, r3, #21
 800a754:	d511      	bpl.n	800a77a <_scanf_float+0x32a>
 800a756:	9b01      	ldr	r3, [sp, #4]
 800a758:	429e      	cmp	r6, r3
 800a75a:	f67f aebc 	bls.w	800a4d6 <_scanf_float+0x86>
 800a75e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a762:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800a766:	463a      	mov	r2, r7
 800a768:	4640      	mov	r0, r8
 800a76a:	4798      	blx	r3
 800a76c:	6923      	ldr	r3, [r4, #16]
 800a76e:	3b01      	subs	r3, #1
 800a770:	6123      	str	r3, [r4, #16]
 800a772:	e7f0      	b.n	800a756 <_scanf_float+0x306>
 800a774:	46aa      	mov	sl, r5
 800a776:	46b3      	mov	fp, r6
 800a778:	e7de      	b.n	800a738 <_scanf_float+0x2e8>
 800a77a:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800a77e:	6923      	ldr	r3, [r4, #16]
 800a780:	2965      	cmp	r1, #101	@ 0x65
 800a782:	f103 33ff 	add.w	r3, r3, #4294967295
 800a786:	f106 35ff 	add.w	r5, r6, #4294967295
 800a78a:	6123      	str	r3, [r4, #16]
 800a78c:	d00c      	beq.n	800a7a8 <_scanf_float+0x358>
 800a78e:	2945      	cmp	r1, #69	@ 0x45
 800a790:	d00a      	beq.n	800a7a8 <_scanf_float+0x358>
 800a792:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a796:	463a      	mov	r2, r7
 800a798:	4640      	mov	r0, r8
 800a79a:	4798      	blx	r3
 800a79c:	6923      	ldr	r3, [r4, #16]
 800a79e:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800a7a2:	3b01      	subs	r3, #1
 800a7a4:	1eb5      	subs	r5, r6, #2
 800a7a6:	6123      	str	r3, [r4, #16]
 800a7a8:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a7ac:	463a      	mov	r2, r7
 800a7ae:	4640      	mov	r0, r8
 800a7b0:	4798      	blx	r3
 800a7b2:	462e      	mov	r6, r5
 800a7b4:	6822      	ldr	r2, [r4, #0]
 800a7b6:	f012 0210 	ands.w	r2, r2, #16
 800a7ba:	d001      	beq.n	800a7c0 <_scanf_float+0x370>
 800a7bc:	2000      	movs	r0, #0
 800a7be:	e68b      	b.n	800a4d8 <_scanf_float+0x88>
 800a7c0:	7032      	strb	r2, [r6, #0]
 800a7c2:	6823      	ldr	r3, [r4, #0]
 800a7c4:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800a7c8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a7cc:	d11c      	bne.n	800a808 <_scanf_float+0x3b8>
 800a7ce:	9b02      	ldr	r3, [sp, #8]
 800a7d0:	454b      	cmp	r3, r9
 800a7d2:	eba3 0209 	sub.w	r2, r3, r9
 800a7d6:	d123      	bne.n	800a820 <_scanf_float+0x3d0>
 800a7d8:	9901      	ldr	r1, [sp, #4]
 800a7da:	2200      	movs	r2, #0
 800a7dc:	4640      	mov	r0, r8
 800a7de:	f7ff f947 	bl	8009a70 <_strtod_r>
 800a7e2:	9b03      	ldr	r3, [sp, #12]
 800a7e4:	6821      	ldr	r1, [r4, #0]
 800a7e6:	681b      	ldr	r3, [r3, #0]
 800a7e8:	f011 0f02 	tst.w	r1, #2
 800a7ec:	ec57 6b10 	vmov	r6, r7, d0
 800a7f0:	f103 0204 	add.w	r2, r3, #4
 800a7f4:	d01f      	beq.n	800a836 <_scanf_float+0x3e6>
 800a7f6:	9903      	ldr	r1, [sp, #12]
 800a7f8:	600a      	str	r2, [r1, #0]
 800a7fa:	681b      	ldr	r3, [r3, #0]
 800a7fc:	e9c3 6700 	strd	r6, r7, [r3]
 800a800:	68e3      	ldr	r3, [r4, #12]
 800a802:	3301      	adds	r3, #1
 800a804:	60e3      	str	r3, [r4, #12]
 800a806:	e7d9      	b.n	800a7bc <_scanf_float+0x36c>
 800a808:	9b04      	ldr	r3, [sp, #16]
 800a80a:	2b00      	cmp	r3, #0
 800a80c:	d0e4      	beq.n	800a7d8 <_scanf_float+0x388>
 800a80e:	9905      	ldr	r1, [sp, #20]
 800a810:	230a      	movs	r3, #10
 800a812:	3101      	adds	r1, #1
 800a814:	4640      	mov	r0, r8
 800a816:	f7ff f9b7 	bl	8009b88 <_strtol_r>
 800a81a:	9b04      	ldr	r3, [sp, #16]
 800a81c:	9e05      	ldr	r6, [sp, #20]
 800a81e:	1ac2      	subs	r2, r0, r3
 800a820:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800a824:	429e      	cmp	r6, r3
 800a826:	bf28      	it	cs
 800a828:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800a82c:	4910      	ldr	r1, [pc, #64]	@ (800a870 <_scanf_float+0x420>)
 800a82e:	4630      	mov	r0, r6
 800a830:	f000 f918 	bl	800aa64 <siprintf>
 800a834:	e7d0      	b.n	800a7d8 <_scanf_float+0x388>
 800a836:	f011 0f04 	tst.w	r1, #4
 800a83a:	9903      	ldr	r1, [sp, #12]
 800a83c:	600a      	str	r2, [r1, #0]
 800a83e:	d1dc      	bne.n	800a7fa <_scanf_float+0x3aa>
 800a840:	681d      	ldr	r5, [r3, #0]
 800a842:	4632      	mov	r2, r6
 800a844:	463b      	mov	r3, r7
 800a846:	4630      	mov	r0, r6
 800a848:	4639      	mov	r1, r7
 800a84a:	f7f6 f99f 	bl	8000b8c <__aeabi_dcmpun>
 800a84e:	b128      	cbz	r0, 800a85c <_scanf_float+0x40c>
 800a850:	4808      	ldr	r0, [pc, #32]	@ (800a874 <_scanf_float+0x424>)
 800a852:	f000 fa69 	bl	800ad28 <nanf>
 800a856:	ed85 0a00 	vstr	s0, [r5]
 800a85a:	e7d1      	b.n	800a800 <_scanf_float+0x3b0>
 800a85c:	4630      	mov	r0, r6
 800a85e:	4639      	mov	r1, r7
 800a860:	f7f6 f9f2 	bl	8000c48 <__aeabi_d2f>
 800a864:	6028      	str	r0, [r5, #0]
 800a866:	e7cb      	b.n	800a800 <_scanf_float+0x3b0>
 800a868:	f04f 0900 	mov.w	r9, #0
 800a86c:	e629      	b.n	800a4c2 <_scanf_float+0x72>
 800a86e:	bf00      	nop
 800a870:	0800ec33 	.word	0x0800ec33
 800a874:	0800eeef 	.word	0x0800eeef

0800a878 <std>:
 800a878:	2300      	movs	r3, #0
 800a87a:	b510      	push	{r4, lr}
 800a87c:	4604      	mov	r4, r0
 800a87e:	e9c0 3300 	strd	r3, r3, [r0]
 800a882:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a886:	6083      	str	r3, [r0, #8]
 800a888:	8181      	strh	r1, [r0, #12]
 800a88a:	6643      	str	r3, [r0, #100]	@ 0x64
 800a88c:	81c2      	strh	r2, [r0, #14]
 800a88e:	6183      	str	r3, [r0, #24]
 800a890:	4619      	mov	r1, r3
 800a892:	2208      	movs	r2, #8
 800a894:	305c      	adds	r0, #92	@ 0x5c
 800a896:	f000 f974 	bl	800ab82 <memset>
 800a89a:	4b0d      	ldr	r3, [pc, #52]	@ (800a8d0 <std+0x58>)
 800a89c:	6263      	str	r3, [r4, #36]	@ 0x24
 800a89e:	4b0d      	ldr	r3, [pc, #52]	@ (800a8d4 <std+0x5c>)
 800a8a0:	62a3      	str	r3, [r4, #40]	@ 0x28
 800a8a2:	4b0d      	ldr	r3, [pc, #52]	@ (800a8d8 <std+0x60>)
 800a8a4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800a8a6:	4b0d      	ldr	r3, [pc, #52]	@ (800a8dc <std+0x64>)
 800a8a8:	6323      	str	r3, [r4, #48]	@ 0x30
 800a8aa:	4b0d      	ldr	r3, [pc, #52]	@ (800a8e0 <std+0x68>)
 800a8ac:	6224      	str	r4, [r4, #32]
 800a8ae:	429c      	cmp	r4, r3
 800a8b0:	d006      	beq.n	800a8c0 <std+0x48>
 800a8b2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800a8b6:	4294      	cmp	r4, r2
 800a8b8:	d002      	beq.n	800a8c0 <std+0x48>
 800a8ba:	33d0      	adds	r3, #208	@ 0xd0
 800a8bc:	429c      	cmp	r4, r3
 800a8be:	d105      	bne.n	800a8cc <std+0x54>
 800a8c0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800a8c4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a8c8:	f000 ba0c 	b.w	800ace4 <__retarget_lock_init_recursive>
 800a8cc:	bd10      	pop	{r4, pc}
 800a8ce:	bf00      	nop
 800a8d0:	0800aaf9 	.word	0x0800aaf9
 800a8d4:	0800ab1f 	.word	0x0800ab1f
 800a8d8:	0800ab57 	.word	0x0800ab57
 800a8dc:	0800ab7b 	.word	0x0800ab7b
 800a8e0:	20000a8c 	.word	0x20000a8c

0800a8e4 <stdio_exit_handler>:
 800a8e4:	4a02      	ldr	r2, [pc, #8]	@ (800a8f0 <stdio_exit_handler+0xc>)
 800a8e6:	4903      	ldr	r1, [pc, #12]	@ (800a8f4 <stdio_exit_handler+0x10>)
 800a8e8:	4803      	ldr	r0, [pc, #12]	@ (800a8f8 <stdio_exit_handler+0x14>)
 800a8ea:	f000 b869 	b.w	800a9c0 <_fwalk_sglue>
 800a8ee:	bf00      	nop
 800a8f0:	20000054 	.word	0x20000054
 800a8f4:	0800d5d1 	.word	0x0800d5d1
 800a8f8:	200001d0 	.word	0x200001d0

0800a8fc <cleanup_stdio>:
 800a8fc:	6841      	ldr	r1, [r0, #4]
 800a8fe:	4b0c      	ldr	r3, [pc, #48]	@ (800a930 <cleanup_stdio+0x34>)
 800a900:	4299      	cmp	r1, r3
 800a902:	b510      	push	{r4, lr}
 800a904:	4604      	mov	r4, r0
 800a906:	d001      	beq.n	800a90c <cleanup_stdio+0x10>
 800a908:	f002 fe62 	bl	800d5d0 <_fflush_r>
 800a90c:	68a1      	ldr	r1, [r4, #8]
 800a90e:	4b09      	ldr	r3, [pc, #36]	@ (800a934 <cleanup_stdio+0x38>)
 800a910:	4299      	cmp	r1, r3
 800a912:	d002      	beq.n	800a91a <cleanup_stdio+0x1e>
 800a914:	4620      	mov	r0, r4
 800a916:	f002 fe5b 	bl	800d5d0 <_fflush_r>
 800a91a:	68e1      	ldr	r1, [r4, #12]
 800a91c:	4b06      	ldr	r3, [pc, #24]	@ (800a938 <cleanup_stdio+0x3c>)
 800a91e:	4299      	cmp	r1, r3
 800a920:	d004      	beq.n	800a92c <cleanup_stdio+0x30>
 800a922:	4620      	mov	r0, r4
 800a924:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a928:	f002 be52 	b.w	800d5d0 <_fflush_r>
 800a92c:	bd10      	pop	{r4, pc}
 800a92e:	bf00      	nop
 800a930:	20000a8c 	.word	0x20000a8c
 800a934:	20000af4 	.word	0x20000af4
 800a938:	20000b5c 	.word	0x20000b5c

0800a93c <global_stdio_init.part.0>:
 800a93c:	b510      	push	{r4, lr}
 800a93e:	4b0b      	ldr	r3, [pc, #44]	@ (800a96c <global_stdio_init.part.0+0x30>)
 800a940:	4c0b      	ldr	r4, [pc, #44]	@ (800a970 <global_stdio_init.part.0+0x34>)
 800a942:	4a0c      	ldr	r2, [pc, #48]	@ (800a974 <global_stdio_init.part.0+0x38>)
 800a944:	601a      	str	r2, [r3, #0]
 800a946:	4620      	mov	r0, r4
 800a948:	2200      	movs	r2, #0
 800a94a:	2104      	movs	r1, #4
 800a94c:	f7ff ff94 	bl	800a878 <std>
 800a950:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800a954:	2201      	movs	r2, #1
 800a956:	2109      	movs	r1, #9
 800a958:	f7ff ff8e 	bl	800a878 <std>
 800a95c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800a960:	2202      	movs	r2, #2
 800a962:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a966:	2112      	movs	r1, #18
 800a968:	f7ff bf86 	b.w	800a878 <std>
 800a96c:	20000bc4 	.word	0x20000bc4
 800a970:	20000a8c 	.word	0x20000a8c
 800a974:	0800a8e5 	.word	0x0800a8e5

0800a978 <__sfp_lock_acquire>:
 800a978:	4801      	ldr	r0, [pc, #4]	@ (800a980 <__sfp_lock_acquire+0x8>)
 800a97a:	f000 b9b4 	b.w	800ace6 <__retarget_lock_acquire_recursive>
 800a97e:	bf00      	nop
 800a980:	20000bcd 	.word	0x20000bcd

0800a984 <__sfp_lock_release>:
 800a984:	4801      	ldr	r0, [pc, #4]	@ (800a98c <__sfp_lock_release+0x8>)
 800a986:	f000 b9af 	b.w	800ace8 <__retarget_lock_release_recursive>
 800a98a:	bf00      	nop
 800a98c:	20000bcd 	.word	0x20000bcd

0800a990 <__sinit>:
 800a990:	b510      	push	{r4, lr}
 800a992:	4604      	mov	r4, r0
 800a994:	f7ff fff0 	bl	800a978 <__sfp_lock_acquire>
 800a998:	6a23      	ldr	r3, [r4, #32]
 800a99a:	b11b      	cbz	r3, 800a9a4 <__sinit+0x14>
 800a99c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a9a0:	f7ff bff0 	b.w	800a984 <__sfp_lock_release>
 800a9a4:	4b04      	ldr	r3, [pc, #16]	@ (800a9b8 <__sinit+0x28>)
 800a9a6:	6223      	str	r3, [r4, #32]
 800a9a8:	4b04      	ldr	r3, [pc, #16]	@ (800a9bc <__sinit+0x2c>)
 800a9aa:	681b      	ldr	r3, [r3, #0]
 800a9ac:	2b00      	cmp	r3, #0
 800a9ae:	d1f5      	bne.n	800a99c <__sinit+0xc>
 800a9b0:	f7ff ffc4 	bl	800a93c <global_stdio_init.part.0>
 800a9b4:	e7f2      	b.n	800a99c <__sinit+0xc>
 800a9b6:	bf00      	nop
 800a9b8:	0800a8fd 	.word	0x0800a8fd
 800a9bc:	20000bc4 	.word	0x20000bc4

0800a9c0 <_fwalk_sglue>:
 800a9c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a9c4:	4607      	mov	r7, r0
 800a9c6:	4688      	mov	r8, r1
 800a9c8:	4614      	mov	r4, r2
 800a9ca:	2600      	movs	r6, #0
 800a9cc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a9d0:	f1b9 0901 	subs.w	r9, r9, #1
 800a9d4:	d505      	bpl.n	800a9e2 <_fwalk_sglue+0x22>
 800a9d6:	6824      	ldr	r4, [r4, #0]
 800a9d8:	2c00      	cmp	r4, #0
 800a9da:	d1f7      	bne.n	800a9cc <_fwalk_sglue+0xc>
 800a9dc:	4630      	mov	r0, r6
 800a9de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a9e2:	89ab      	ldrh	r3, [r5, #12]
 800a9e4:	2b01      	cmp	r3, #1
 800a9e6:	d907      	bls.n	800a9f8 <_fwalk_sglue+0x38>
 800a9e8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a9ec:	3301      	adds	r3, #1
 800a9ee:	d003      	beq.n	800a9f8 <_fwalk_sglue+0x38>
 800a9f0:	4629      	mov	r1, r5
 800a9f2:	4638      	mov	r0, r7
 800a9f4:	47c0      	blx	r8
 800a9f6:	4306      	orrs	r6, r0
 800a9f8:	3568      	adds	r5, #104	@ 0x68
 800a9fa:	e7e9      	b.n	800a9d0 <_fwalk_sglue+0x10>

0800a9fc <sniprintf>:
 800a9fc:	b40c      	push	{r2, r3}
 800a9fe:	b530      	push	{r4, r5, lr}
 800aa00:	4b17      	ldr	r3, [pc, #92]	@ (800aa60 <sniprintf+0x64>)
 800aa02:	1e0c      	subs	r4, r1, #0
 800aa04:	681d      	ldr	r5, [r3, #0]
 800aa06:	b09d      	sub	sp, #116	@ 0x74
 800aa08:	da08      	bge.n	800aa1c <sniprintf+0x20>
 800aa0a:	238b      	movs	r3, #139	@ 0x8b
 800aa0c:	602b      	str	r3, [r5, #0]
 800aa0e:	f04f 30ff 	mov.w	r0, #4294967295
 800aa12:	b01d      	add	sp, #116	@ 0x74
 800aa14:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800aa18:	b002      	add	sp, #8
 800aa1a:	4770      	bx	lr
 800aa1c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800aa20:	f8ad 3014 	strh.w	r3, [sp, #20]
 800aa24:	bf14      	ite	ne
 800aa26:	f104 33ff 	addne.w	r3, r4, #4294967295
 800aa2a:	4623      	moveq	r3, r4
 800aa2c:	9304      	str	r3, [sp, #16]
 800aa2e:	9307      	str	r3, [sp, #28]
 800aa30:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800aa34:	9002      	str	r0, [sp, #8]
 800aa36:	9006      	str	r0, [sp, #24]
 800aa38:	f8ad 3016 	strh.w	r3, [sp, #22]
 800aa3c:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800aa3e:	ab21      	add	r3, sp, #132	@ 0x84
 800aa40:	a902      	add	r1, sp, #8
 800aa42:	4628      	mov	r0, r5
 800aa44:	9301      	str	r3, [sp, #4]
 800aa46:	f002 f929 	bl	800cc9c <_svfiprintf_r>
 800aa4a:	1c43      	adds	r3, r0, #1
 800aa4c:	bfbc      	itt	lt
 800aa4e:	238b      	movlt	r3, #139	@ 0x8b
 800aa50:	602b      	strlt	r3, [r5, #0]
 800aa52:	2c00      	cmp	r4, #0
 800aa54:	d0dd      	beq.n	800aa12 <sniprintf+0x16>
 800aa56:	9b02      	ldr	r3, [sp, #8]
 800aa58:	2200      	movs	r2, #0
 800aa5a:	701a      	strb	r2, [r3, #0]
 800aa5c:	e7d9      	b.n	800aa12 <sniprintf+0x16>
 800aa5e:	bf00      	nop
 800aa60:	200001cc 	.word	0x200001cc

0800aa64 <siprintf>:
 800aa64:	b40e      	push	{r1, r2, r3}
 800aa66:	b500      	push	{lr}
 800aa68:	b09c      	sub	sp, #112	@ 0x70
 800aa6a:	ab1d      	add	r3, sp, #116	@ 0x74
 800aa6c:	9002      	str	r0, [sp, #8]
 800aa6e:	9006      	str	r0, [sp, #24]
 800aa70:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800aa74:	4809      	ldr	r0, [pc, #36]	@ (800aa9c <siprintf+0x38>)
 800aa76:	9107      	str	r1, [sp, #28]
 800aa78:	9104      	str	r1, [sp, #16]
 800aa7a:	4909      	ldr	r1, [pc, #36]	@ (800aaa0 <siprintf+0x3c>)
 800aa7c:	f853 2b04 	ldr.w	r2, [r3], #4
 800aa80:	9105      	str	r1, [sp, #20]
 800aa82:	6800      	ldr	r0, [r0, #0]
 800aa84:	9301      	str	r3, [sp, #4]
 800aa86:	a902      	add	r1, sp, #8
 800aa88:	f002 f908 	bl	800cc9c <_svfiprintf_r>
 800aa8c:	9b02      	ldr	r3, [sp, #8]
 800aa8e:	2200      	movs	r2, #0
 800aa90:	701a      	strb	r2, [r3, #0]
 800aa92:	b01c      	add	sp, #112	@ 0x70
 800aa94:	f85d eb04 	ldr.w	lr, [sp], #4
 800aa98:	b003      	add	sp, #12
 800aa9a:	4770      	bx	lr
 800aa9c:	200001cc 	.word	0x200001cc
 800aaa0:	ffff0208 	.word	0xffff0208

0800aaa4 <siscanf>:
 800aaa4:	b40e      	push	{r1, r2, r3}
 800aaa6:	b530      	push	{r4, r5, lr}
 800aaa8:	b09c      	sub	sp, #112	@ 0x70
 800aaaa:	ac1f      	add	r4, sp, #124	@ 0x7c
 800aaac:	f44f 7201 	mov.w	r2, #516	@ 0x204
 800aab0:	f854 5b04 	ldr.w	r5, [r4], #4
 800aab4:	f8ad 2014 	strh.w	r2, [sp, #20]
 800aab8:	9002      	str	r0, [sp, #8]
 800aaba:	9006      	str	r0, [sp, #24]
 800aabc:	f7f5 fc08 	bl	80002d0 <strlen>
 800aac0:	4b0b      	ldr	r3, [pc, #44]	@ (800aaf0 <siscanf+0x4c>)
 800aac2:	9003      	str	r0, [sp, #12]
 800aac4:	9007      	str	r0, [sp, #28]
 800aac6:	930b      	str	r3, [sp, #44]	@ 0x2c
 800aac8:	480a      	ldr	r0, [pc, #40]	@ (800aaf4 <siscanf+0x50>)
 800aaca:	9401      	str	r4, [sp, #4]
 800aacc:	2300      	movs	r3, #0
 800aace:	930f      	str	r3, [sp, #60]	@ 0x3c
 800aad0:	9314      	str	r3, [sp, #80]	@ 0x50
 800aad2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800aad6:	f8ad 3016 	strh.w	r3, [sp, #22]
 800aada:	462a      	mov	r2, r5
 800aadc:	4623      	mov	r3, r4
 800aade:	a902      	add	r1, sp, #8
 800aae0:	6800      	ldr	r0, [r0, #0]
 800aae2:	f002 fa2f 	bl	800cf44 <__ssvfiscanf_r>
 800aae6:	b01c      	add	sp, #112	@ 0x70
 800aae8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800aaec:	b003      	add	sp, #12
 800aaee:	4770      	bx	lr
 800aaf0:	0800ab1b 	.word	0x0800ab1b
 800aaf4:	200001cc 	.word	0x200001cc

0800aaf8 <__sread>:
 800aaf8:	b510      	push	{r4, lr}
 800aafa:	460c      	mov	r4, r1
 800aafc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ab00:	f000 f8a2 	bl	800ac48 <_read_r>
 800ab04:	2800      	cmp	r0, #0
 800ab06:	bfab      	itete	ge
 800ab08:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800ab0a:	89a3      	ldrhlt	r3, [r4, #12]
 800ab0c:	181b      	addge	r3, r3, r0
 800ab0e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800ab12:	bfac      	ite	ge
 800ab14:	6563      	strge	r3, [r4, #84]	@ 0x54
 800ab16:	81a3      	strhlt	r3, [r4, #12]
 800ab18:	bd10      	pop	{r4, pc}

0800ab1a <__seofread>:
 800ab1a:	2000      	movs	r0, #0
 800ab1c:	4770      	bx	lr

0800ab1e <__swrite>:
 800ab1e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ab22:	461f      	mov	r7, r3
 800ab24:	898b      	ldrh	r3, [r1, #12]
 800ab26:	05db      	lsls	r3, r3, #23
 800ab28:	4605      	mov	r5, r0
 800ab2a:	460c      	mov	r4, r1
 800ab2c:	4616      	mov	r6, r2
 800ab2e:	d505      	bpl.n	800ab3c <__swrite+0x1e>
 800ab30:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ab34:	2302      	movs	r3, #2
 800ab36:	2200      	movs	r2, #0
 800ab38:	f000 f874 	bl	800ac24 <_lseek_r>
 800ab3c:	89a3      	ldrh	r3, [r4, #12]
 800ab3e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ab42:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800ab46:	81a3      	strh	r3, [r4, #12]
 800ab48:	4632      	mov	r2, r6
 800ab4a:	463b      	mov	r3, r7
 800ab4c:	4628      	mov	r0, r5
 800ab4e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ab52:	f000 b88b 	b.w	800ac6c <_write_r>

0800ab56 <__sseek>:
 800ab56:	b510      	push	{r4, lr}
 800ab58:	460c      	mov	r4, r1
 800ab5a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ab5e:	f000 f861 	bl	800ac24 <_lseek_r>
 800ab62:	1c43      	adds	r3, r0, #1
 800ab64:	89a3      	ldrh	r3, [r4, #12]
 800ab66:	bf15      	itete	ne
 800ab68:	6560      	strne	r0, [r4, #84]	@ 0x54
 800ab6a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800ab6e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800ab72:	81a3      	strheq	r3, [r4, #12]
 800ab74:	bf18      	it	ne
 800ab76:	81a3      	strhne	r3, [r4, #12]
 800ab78:	bd10      	pop	{r4, pc}

0800ab7a <__sclose>:
 800ab7a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ab7e:	f000 b841 	b.w	800ac04 <_close_r>

0800ab82 <memset>:
 800ab82:	4402      	add	r2, r0
 800ab84:	4603      	mov	r3, r0
 800ab86:	4293      	cmp	r3, r2
 800ab88:	d100      	bne.n	800ab8c <memset+0xa>
 800ab8a:	4770      	bx	lr
 800ab8c:	f803 1b01 	strb.w	r1, [r3], #1
 800ab90:	e7f9      	b.n	800ab86 <memset+0x4>

0800ab92 <strcat>:
 800ab92:	b510      	push	{r4, lr}
 800ab94:	4602      	mov	r2, r0
 800ab96:	7814      	ldrb	r4, [r2, #0]
 800ab98:	4613      	mov	r3, r2
 800ab9a:	3201      	adds	r2, #1
 800ab9c:	2c00      	cmp	r4, #0
 800ab9e:	d1fa      	bne.n	800ab96 <strcat+0x4>
 800aba0:	3b01      	subs	r3, #1
 800aba2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800aba6:	f803 2f01 	strb.w	r2, [r3, #1]!
 800abaa:	2a00      	cmp	r2, #0
 800abac:	d1f9      	bne.n	800aba2 <strcat+0x10>
 800abae:	bd10      	pop	{r4, pc}

0800abb0 <strncmp>:
 800abb0:	b510      	push	{r4, lr}
 800abb2:	b16a      	cbz	r2, 800abd0 <strncmp+0x20>
 800abb4:	3901      	subs	r1, #1
 800abb6:	1884      	adds	r4, r0, r2
 800abb8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800abbc:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800abc0:	429a      	cmp	r2, r3
 800abc2:	d103      	bne.n	800abcc <strncmp+0x1c>
 800abc4:	42a0      	cmp	r0, r4
 800abc6:	d001      	beq.n	800abcc <strncmp+0x1c>
 800abc8:	2a00      	cmp	r2, #0
 800abca:	d1f5      	bne.n	800abb8 <strncmp+0x8>
 800abcc:	1ad0      	subs	r0, r2, r3
 800abce:	bd10      	pop	{r4, pc}
 800abd0:	4610      	mov	r0, r2
 800abd2:	e7fc      	b.n	800abce <strncmp+0x1e>

0800abd4 <strncpy>:
 800abd4:	b510      	push	{r4, lr}
 800abd6:	3901      	subs	r1, #1
 800abd8:	4603      	mov	r3, r0
 800abda:	b132      	cbz	r2, 800abea <strncpy+0x16>
 800abdc:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800abe0:	f803 4b01 	strb.w	r4, [r3], #1
 800abe4:	3a01      	subs	r2, #1
 800abe6:	2c00      	cmp	r4, #0
 800abe8:	d1f7      	bne.n	800abda <strncpy+0x6>
 800abea:	441a      	add	r2, r3
 800abec:	2100      	movs	r1, #0
 800abee:	4293      	cmp	r3, r2
 800abf0:	d100      	bne.n	800abf4 <strncpy+0x20>
 800abf2:	bd10      	pop	{r4, pc}
 800abf4:	f803 1b01 	strb.w	r1, [r3], #1
 800abf8:	e7f9      	b.n	800abee <strncpy+0x1a>
	...

0800abfc <_localeconv_r>:
 800abfc:	4800      	ldr	r0, [pc, #0]	@ (800ac00 <_localeconv_r+0x4>)
 800abfe:	4770      	bx	lr
 800ac00:	20000150 	.word	0x20000150

0800ac04 <_close_r>:
 800ac04:	b538      	push	{r3, r4, r5, lr}
 800ac06:	4d06      	ldr	r5, [pc, #24]	@ (800ac20 <_close_r+0x1c>)
 800ac08:	2300      	movs	r3, #0
 800ac0a:	4604      	mov	r4, r0
 800ac0c:	4608      	mov	r0, r1
 800ac0e:	602b      	str	r3, [r5, #0]
 800ac10:	f7f8 fe1a 	bl	8003848 <_close>
 800ac14:	1c43      	adds	r3, r0, #1
 800ac16:	d102      	bne.n	800ac1e <_close_r+0x1a>
 800ac18:	682b      	ldr	r3, [r5, #0]
 800ac1a:	b103      	cbz	r3, 800ac1e <_close_r+0x1a>
 800ac1c:	6023      	str	r3, [r4, #0]
 800ac1e:	bd38      	pop	{r3, r4, r5, pc}
 800ac20:	20000bc8 	.word	0x20000bc8

0800ac24 <_lseek_r>:
 800ac24:	b538      	push	{r3, r4, r5, lr}
 800ac26:	4d07      	ldr	r5, [pc, #28]	@ (800ac44 <_lseek_r+0x20>)
 800ac28:	4604      	mov	r4, r0
 800ac2a:	4608      	mov	r0, r1
 800ac2c:	4611      	mov	r1, r2
 800ac2e:	2200      	movs	r2, #0
 800ac30:	602a      	str	r2, [r5, #0]
 800ac32:	461a      	mov	r2, r3
 800ac34:	f7f8 fe2f 	bl	8003896 <_lseek>
 800ac38:	1c43      	adds	r3, r0, #1
 800ac3a:	d102      	bne.n	800ac42 <_lseek_r+0x1e>
 800ac3c:	682b      	ldr	r3, [r5, #0]
 800ac3e:	b103      	cbz	r3, 800ac42 <_lseek_r+0x1e>
 800ac40:	6023      	str	r3, [r4, #0]
 800ac42:	bd38      	pop	{r3, r4, r5, pc}
 800ac44:	20000bc8 	.word	0x20000bc8

0800ac48 <_read_r>:
 800ac48:	b538      	push	{r3, r4, r5, lr}
 800ac4a:	4d07      	ldr	r5, [pc, #28]	@ (800ac68 <_read_r+0x20>)
 800ac4c:	4604      	mov	r4, r0
 800ac4e:	4608      	mov	r0, r1
 800ac50:	4611      	mov	r1, r2
 800ac52:	2200      	movs	r2, #0
 800ac54:	602a      	str	r2, [r5, #0]
 800ac56:	461a      	mov	r2, r3
 800ac58:	f7f8 fdbd 	bl	80037d6 <_read>
 800ac5c:	1c43      	adds	r3, r0, #1
 800ac5e:	d102      	bne.n	800ac66 <_read_r+0x1e>
 800ac60:	682b      	ldr	r3, [r5, #0]
 800ac62:	b103      	cbz	r3, 800ac66 <_read_r+0x1e>
 800ac64:	6023      	str	r3, [r4, #0]
 800ac66:	bd38      	pop	{r3, r4, r5, pc}
 800ac68:	20000bc8 	.word	0x20000bc8

0800ac6c <_write_r>:
 800ac6c:	b538      	push	{r3, r4, r5, lr}
 800ac6e:	4d07      	ldr	r5, [pc, #28]	@ (800ac8c <_write_r+0x20>)
 800ac70:	4604      	mov	r4, r0
 800ac72:	4608      	mov	r0, r1
 800ac74:	4611      	mov	r1, r2
 800ac76:	2200      	movs	r2, #0
 800ac78:	602a      	str	r2, [r5, #0]
 800ac7a:	461a      	mov	r2, r3
 800ac7c:	f7f8 fdc8 	bl	8003810 <_write>
 800ac80:	1c43      	adds	r3, r0, #1
 800ac82:	d102      	bne.n	800ac8a <_write_r+0x1e>
 800ac84:	682b      	ldr	r3, [r5, #0]
 800ac86:	b103      	cbz	r3, 800ac8a <_write_r+0x1e>
 800ac88:	6023      	str	r3, [r4, #0]
 800ac8a:	bd38      	pop	{r3, r4, r5, pc}
 800ac8c:	20000bc8 	.word	0x20000bc8

0800ac90 <__errno>:
 800ac90:	4b01      	ldr	r3, [pc, #4]	@ (800ac98 <__errno+0x8>)
 800ac92:	6818      	ldr	r0, [r3, #0]
 800ac94:	4770      	bx	lr
 800ac96:	bf00      	nop
 800ac98:	200001cc 	.word	0x200001cc

0800ac9c <__libc_init_array>:
 800ac9c:	b570      	push	{r4, r5, r6, lr}
 800ac9e:	4d0d      	ldr	r5, [pc, #52]	@ (800acd4 <__libc_init_array+0x38>)
 800aca0:	4c0d      	ldr	r4, [pc, #52]	@ (800acd8 <__libc_init_array+0x3c>)
 800aca2:	1b64      	subs	r4, r4, r5
 800aca4:	10a4      	asrs	r4, r4, #2
 800aca6:	2600      	movs	r6, #0
 800aca8:	42a6      	cmp	r6, r4
 800acaa:	d109      	bne.n	800acc0 <__libc_init_array+0x24>
 800acac:	4d0b      	ldr	r5, [pc, #44]	@ (800acdc <__libc_init_array+0x40>)
 800acae:	4c0c      	ldr	r4, [pc, #48]	@ (800ace0 <__libc_init_array+0x44>)
 800acb0:	f003 fd64 	bl	800e77c <_init>
 800acb4:	1b64      	subs	r4, r4, r5
 800acb6:	10a4      	asrs	r4, r4, #2
 800acb8:	2600      	movs	r6, #0
 800acba:	42a6      	cmp	r6, r4
 800acbc:	d105      	bne.n	800acca <__libc_init_array+0x2e>
 800acbe:	bd70      	pop	{r4, r5, r6, pc}
 800acc0:	f855 3b04 	ldr.w	r3, [r5], #4
 800acc4:	4798      	blx	r3
 800acc6:	3601      	adds	r6, #1
 800acc8:	e7ee      	b.n	800aca8 <__libc_init_array+0xc>
 800acca:	f855 3b04 	ldr.w	r3, [r5], #4
 800acce:	4798      	blx	r3
 800acd0:	3601      	adds	r6, #1
 800acd2:	e7f2      	b.n	800acba <__libc_init_array+0x1e>
 800acd4:	0800ef10 	.word	0x0800ef10
 800acd8:	0800ef10 	.word	0x0800ef10
 800acdc:	0800ef10 	.word	0x0800ef10
 800ace0:	0800ef14 	.word	0x0800ef14

0800ace4 <__retarget_lock_init_recursive>:
 800ace4:	4770      	bx	lr

0800ace6 <__retarget_lock_acquire_recursive>:
 800ace6:	4770      	bx	lr

0800ace8 <__retarget_lock_release_recursive>:
 800ace8:	4770      	bx	lr

0800acea <strcpy>:
 800acea:	4603      	mov	r3, r0
 800acec:	f811 2b01 	ldrb.w	r2, [r1], #1
 800acf0:	f803 2b01 	strb.w	r2, [r3], #1
 800acf4:	2a00      	cmp	r2, #0
 800acf6:	d1f9      	bne.n	800acec <strcpy+0x2>
 800acf8:	4770      	bx	lr

0800acfa <memcpy>:
 800acfa:	440a      	add	r2, r1
 800acfc:	4291      	cmp	r1, r2
 800acfe:	f100 33ff 	add.w	r3, r0, #4294967295
 800ad02:	d100      	bne.n	800ad06 <memcpy+0xc>
 800ad04:	4770      	bx	lr
 800ad06:	b510      	push	{r4, lr}
 800ad08:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ad0c:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ad10:	4291      	cmp	r1, r2
 800ad12:	d1f9      	bne.n	800ad08 <memcpy+0xe>
 800ad14:	bd10      	pop	{r4, pc}
	...

0800ad18 <nan>:
 800ad18:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800ad20 <nan+0x8>
 800ad1c:	4770      	bx	lr
 800ad1e:	bf00      	nop
 800ad20:	00000000 	.word	0x00000000
 800ad24:	7ff80000 	.word	0x7ff80000

0800ad28 <nanf>:
 800ad28:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800ad30 <nanf+0x8>
 800ad2c:	4770      	bx	lr
 800ad2e:	bf00      	nop
 800ad30:	7fc00000 	.word	0x7fc00000

0800ad34 <quorem>:
 800ad34:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ad38:	6903      	ldr	r3, [r0, #16]
 800ad3a:	690c      	ldr	r4, [r1, #16]
 800ad3c:	42a3      	cmp	r3, r4
 800ad3e:	4607      	mov	r7, r0
 800ad40:	db7e      	blt.n	800ae40 <quorem+0x10c>
 800ad42:	3c01      	subs	r4, #1
 800ad44:	f101 0814 	add.w	r8, r1, #20
 800ad48:	00a3      	lsls	r3, r4, #2
 800ad4a:	f100 0514 	add.w	r5, r0, #20
 800ad4e:	9300      	str	r3, [sp, #0]
 800ad50:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ad54:	9301      	str	r3, [sp, #4]
 800ad56:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800ad5a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ad5e:	3301      	adds	r3, #1
 800ad60:	429a      	cmp	r2, r3
 800ad62:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800ad66:	fbb2 f6f3 	udiv	r6, r2, r3
 800ad6a:	d32e      	bcc.n	800adca <quorem+0x96>
 800ad6c:	f04f 0a00 	mov.w	sl, #0
 800ad70:	46c4      	mov	ip, r8
 800ad72:	46ae      	mov	lr, r5
 800ad74:	46d3      	mov	fp, sl
 800ad76:	f85c 3b04 	ldr.w	r3, [ip], #4
 800ad7a:	b298      	uxth	r0, r3
 800ad7c:	fb06 a000 	mla	r0, r6, r0, sl
 800ad80:	0c02      	lsrs	r2, r0, #16
 800ad82:	0c1b      	lsrs	r3, r3, #16
 800ad84:	fb06 2303 	mla	r3, r6, r3, r2
 800ad88:	f8de 2000 	ldr.w	r2, [lr]
 800ad8c:	b280      	uxth	r0, r0
 800ad8e:	b292      	uxth	r2, r2
 800ad90:	1a12      	subs	r2, r2, r0
 800ad92:	445a      	add	r2, fp
 800ad94:	f8de 0000 	ldr.w	r0, [lr]
 800ad98:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800ad9c:	b29b      	uxth	r3, r3
 800ad9e:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800ada2:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800ada6:	b292      	uxth	r2, r2
 800ada8:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800adac:	45e1      	cmp	r9, ip
 800adae:	f84e 2b04 	str.w	r2, [lr], #4
 800adb2:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800adb6:	d2de      	bcs.n	800ad76 <quorem+0x42>
 800adb8:	9b00      	ldr	r3, [sp, #0]
 800adba:	58eb      	ldr	r3, [r5, r3]
 800adbc:	b92b      	cbnz	r3, 800adca <quorem+0x96>
 800adbe:	9b01      	ldr	r3, [sp, #4]
 800adc0:	3b04      	subs	r3, #4
 800adc2:	429d      	cmp	r5, r3
 800adc4:	461a      	mov	r2, r3
 800adc6:	d32f      	bcc.n	800ae28 <quorem+0xf4>
 800adc8:	613c      	str	r4, [r7, #16]
 800adca:	4638      	mov	r0, r7
 800adcc:	f001 fd10 	bl	800c7f0 <__mcmp>
 800add0:	2800      	cmp	r0, #0
 800add2:	db25      	blt.n	800ae20 <quorem+0xec>
 800add4:	4629      	mov	r1, r5
 800add6:	2000      	movs	r0, #0
 800add8:	f858 2b04 	ldr.w	r2, [r8], #4
 800addc:	f8d1 c000 	ldr.w	ip, [r1]
 800ade0:	fa1f fe82 	uxth.w	lr, r2
 800ade4:	fa1f f38c 	uxth.w	r3, ip
 800ade8:	eba3 030e 	sub.w	r3, r3, lr
 800adec:	4403      	add	r3, r0
 800adee:	0c12      	lsrs	r2, r2, #16
 800adf0:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800adf4:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800adf8:	b29b      	uxth	r3, r3
 800adfa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800adfe:	45c1      	cmp	r9, r8
 800ae00:	f841 3b04 	str.w	r3, [r1], #4
 800ae04:	ea4f 4022 	mov.w	r0, r2, asr #16
 800ae08:	d2e6      	bcs.n	800add8 <quorem+0xa4>
 800ae0a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ae0e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ae12:	b922      	cbnz	r2, 800ae1e <quorem+0xea>
 800ae14:	3b04      	subs	r3, #4
 800ae16:	429d      	cmp	r5, r3
 800ae18:	461a      	mov	r2, r3
 800ae1a:	d30b      	bcc.n	800ae34 <quorem+0x100>
 800ae1c:	613c      	str	r4, [r7, #16]
 800ae1e:	3601      	adds	r6, #1
 800ae20:	4630      	mov	r0, r6
 800ae22:	b003      	add	sp, #12
 800ae24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ae28:	6812      	ldr	r2, [r2, #0]
 800ae2a:	3b04      	subs	r3, #4
 800ae2c:	2a00      	cmp	r2, #0
 800ae2e:	d1cb      	bne.n	800adc8 <quorem+0x94>
 800ae30:	3c01      	subs	r4, #1
 800ae32:	e7c6      	b.n	800adc2 <quorem+0x8e>
 800ae34:	6812      	ldr	r2, [r2, #0]
 800ae36:	3b04      	subs	r3, #4
 800ae38:	2a00      	cmp	r2, #0
 800ae3a:	d1ef      	bne.n	800ae1c <quorem+0xe8>
 800ae3c:	3c01      	subs	r4, #1
 800ae3e:	e7ea      	b.n	800ae16 <quorem+0xe2>
 800ae40:	2000      	movs	r0, #0
 800ae42:	e7ee      	b.n	800ae22 <quorem+0xee>
 800ae44:	0000      	movs	r0, r0
	...

0800ae48 <_dtoa_r>:
 800ae48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ae4c:	69c7      	ldr	r7, [r0, #28]
 800ae4e:	b099      	sub	sp, #100	@ 0x64
 800ae50:	ed8d 0b02 	vstr	d0, [sp, #8]
 800ae54:	ec55 4b10 	vmov	r4, r5, d0
 800ae58:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800ae5a:	9109      	str	r1, [sp, #36]	@ 0x24
 800ae5c:	4683      	mov	fp, r0
 800ae5e:	920e      	str	r2, [sp, #56]	@ 0x38
 800ae60:	9313      	str	r3, [sp, #76]	@ 0x4c
 800ae62:	b97f      	cbnz	r7, 800ae84 <_dtoa_r+0x3c>
 800ae64:	2010      	movs	r0, #16
 800ae66:	f001 f937 	bl	800c0d8 <malloc>
 800ae6a:	4602      	mov	r2, r0
 800ae6c:	f8cb 001c 	str.w	r0, [fp, #28]
 800ae70:	b920      	cbnz	r0, 800ae7c <_dtoa_r+0x34>
 800ae72:	4ba7      	ldr	r3, [pc, #668]	@ (800b110 <_dtoa_r+0x2c8>)
 800ae74:	21ef      	movs	r1, #239	@ 0xef
 800ae76:	48a7      	ldr	r0, [pc, #668]	@ (800b114 <_dtoa_r+0x2cc>)
 800ae78:	f002 fc70 	bl	800d75c <__assert_func>
 800ae7c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800ae80:	6007      	str	r7, [r0, #0]
 800ae82:	60c7      	str	r7, [r0, #12]
 800ae84:	f8db 301c 	ldr.w	r3, [fp, #28]
 800ae88:	6819      	ldr	r1, [r3, #0]
 800ae8a:	b159      	cbz	r1, 800aea4 <_dtoa_r+0x5c>
 800ae8c:	685a      	ldr	r2, [r3, #4]
 800ae8e:	604a      	str	r2, [r1, #4]
 800ae90:	2301      	movs	r3, #1
 800ae92:	4093      	lsls	r3, r2
 800ae94:	608b      	str	r3, [r1, #8]
 800ae96:	4658      	mov	r0, fp
 800ae98:	f001 fa26 	bl	800c2e8 <_Bfree>
 800ae9c:	f8db 301c 	ldr.w	r3, [fp, #28]
 800aea0:	2200      	movs	r2, #0
 800aea2:	601a      	str	r2, [r3, #0]
 800aea4:	1e2b      	subs	r3, r5, #0
 800aea6:	bfb9      	ittee	lt
 800aea8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800aeac:	9303      	strlt	r3, [sp, #12]
 800aeae:	2300      	movge	r3, #0
 800aeb0:	6033      	strge	r3, [r6, #0]
 800aeb2:	9f03      	ldr	r7, [sp, #12]
 800aeb4:	4b98      	ldr	r3, [pc, #608]	@ (800b118 <_dtoa_r+0x2d0>)
 800aeb6:	bfbc      	itt	lt
 800aeb8:	2201      	movlt	r2, #1
 800aeba:	6032      	strlt	r2, [r6, #0]
 800aebc:	43bb      	bics	r3, r7
 800aebe:	d112      	bne.n	800aee6 <_dtoa_r+0x9e>
 800aec0:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800aec2:	f242 730f 	movw	r3, #9999	@ 0x270f
 800aec6:	6013      	str	r3, [r2, #0]
 800aec8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800aecc:	4323      	orrs	r3, r4
 800aece:	f000 854d 	beq.w	800b96c <_dtoa_r+0xb24>
 800aed2:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800aed4:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800b12c <_dtoa_r+0x2e4>
 800aed8:	2b00      	cmp	r3, #0
 800aeda:	f000 854f 	beq.w	800b97c <_dtoa_r+0xb34>
 800aede:	f10a 0303 	add.w	r3, sl, #3
 800aee2:	f000 bd49 	b.w	800b978 <_dtoa_r+0xb30>
 800aee6:	ed9d 7b02 	vldr	d7, [sp, #8]
 800aeea:	2200      	movs	r2, #0
 800aeec:	ec51 0b17 	vmov	r0, r1, d7
 800aef0:	2300      	movs	r3, #0
 800aef2:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800aef6:	f7f5 fe17 	bl	8000b28 <__aeabi_dcmpeq>
 800aefa:	4680      	mov	r8, r0
 800aefc:	b158      	cbz	r0, 800af16 <_dtoa_r+0xce>
 800aefe:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800af00:	2301      	movs	r3, #1
 800af02:	6013      	str	r3, [r2, #0]
 800af04:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800af06:	b113      	cbz	r3, 800af0e <_dtoa_r+0xc6>
 800af08:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800af0a:	4b84      	ldr	r3, [pc, #528]	@ (800b11c <_dtoa_r+0x2d4>)
 800af0c:	6013      	str	r3, [r2, #0]
 800af0e:	f8df a220 	ldr.w	sl, [pc, #544]	@ 800b130 <_dtoa_r+0x2e8>
 800af12:	f000 bd33 	b.w	800b97c <_dtoa_r+0xb34>
 800af16:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800af1a:	aa16      	add	r2, sp, #88	@ 0x58
 800af1c:	a917      	add	r1, sp, #92	@ 0x5c
 800af1e:	4658      	mov	r0, fp
 800af20:	f001 fd86 	bl	800ca30 <__d2b>
 800af24:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800af28:	4681      	mov	r9, r0
 800af2a:	2e00      	cmp	r6, #0
 800af2c:	d077      	beq.n	800b01e <_dtoa_r+0x1d6>
 800af2e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800af30:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800af34:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800af38:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800af3c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800af40:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800af44:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800af48:	4619      	mov	r1, r3
 800af4a:	2200      	movs	r2, #0
 800af4c:	4b74      	ldr	r3, [pc, #464]	@ (800b120 <_dtoa_r+0x2d8>)
 800af4e:	f7f5 f9cb 	bl	80002e8 <__aeabi_dsub>
 800af52:	a369      	add	r3, pc, #420	@ (adr r3, 800b0f8 <_dtoa_r+0x2b0>)
 800af54:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af58:	f7f5 fb7e 	bl	8000658 <__aeabi_dmul>
 800af5c:	a368      	add	r3, pc, #416	@ (adr r3, 800b100 <_dtoa_r+0x2b8>)
 800af5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af62:	f7f5 f9c3 	bl	80002ec <__adddf3>
 800af66:	4604      	mov	r4, r0
 800af68:	4630      	mov	r0, r6
 800af6a:	460d      	mov	r5, r1
 800af6c:	f7f5 fb0a 	bl	8000584 <__aeabi_i2d>
 800af70:	a365      	add	r3, pc, #404	@ (adr r3, 800b108 <_dtoa_r+0x2c0>)
 800af72:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af76:	f7f5 fb6f 	bl	8000658 <__aeabi_dmul>
 800af7a:	4602      	mov	r2, r0
 800af7c:	460b      	mov	r3, r1
 800af7e:	4620      	mov	r0, r4
 800af80:	4629      	mov	r1, r5
 800af82:	f7f5 f9b3 	bl	80002ec <__adddf3>
 800af86:	4604      	mov	r4, r0
 800af88:	460d      	mov	r5, r1
 800af8a:	f7f5 fe15 	bl	8000bb8 <__aeabi_d2iz>
 800af8e:	2200      	movs	r2, #0
 800af90:	4607      	mov	r7, r0
 800af92:	2300      	movs	r3, #0
 800af94:	4620      	mov	r0, r4
 800af96:	4629      	mov	r1, r5
 800af98:	f7f5 fdd0 	bl	8000b3c <__aeabi_dcmplt>
 800af9c:	b140      	cbz	r0, 800afb0 <_dtoa_r+0x168>
 800af9e:	4638      	mov	r0, r7
 800afa0:	f7f5 faf0 	bl	8000584 <__aeabi_i2d>
 800afa4:	4622      	mov	r2, r4
 800afa6:	462b      	mov	r3, r5
 800afa8:	f7f5 fdbe 	bl	8000b28 <__aeabi_dcmpeq>
 800afac:	b900      	cbnz	r0, 800afb0 <_dtoa_r+0x168>
 800afae:	3f01      	subs	r7, #1
 800afb0:	2f16      	cmp	r7, #22
 800afb2:	d851      	bhi.n	800b058 <_dtoa_r+0x210>
 800afb4:	4b5b      	ldr	r3, [pc, #364]	@ (800b124 <_dtoa_r+0x2dc>)
 800afb6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800afba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800afbe:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800afc2:	f7f5 fdbb 	bl	8000b3c <__aeabi_dcmplt>
 800afc6:	2800      	cmp	r0, #0
 800afc8:	d048      	beq.n	800b05c <_dtoa_r+0x214>
 800afca:	3f01      	subs	r7, #1
 800afcc:	2300      	movs	r3, #0
 800afce:	9312      	str	r3, [sp, #72]	@ 0x48
 800afd0:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800afd2:	1b9b      	subs	r3, r3, r6
 800afd4:	1e5a      	subs	r2, r3, #1
 800afd6:	bf44      	itt	mi
 800afd8:	f1c3 0801 	rsbmi	r8, r3, #1
 800afdc:	2300      	movmi	r3, #0
 800afde:	9208      	str	r2, [sp, #32]
 800afe0:	bf54      	ite	pl
 800afe2:	f04f 0800 	movpl.w	r8, #0
 800afe6:	9308      	strmi	r3, [sp, #32]
 800afe8:	2f00      	cmp	r7, #0
 800afea:	db39      	blt.n	800b060 <_dtoa_r+0x218>
 800afec:	9b08      	ldr	r3, [sp, #32]
 800afee:	970f      	str	r7, [sp, #60]	@ 0x3c
 800aff0:	443b      	add	r3, r7
 800aff2:	9308      	str	r3, [sp, #32]
 800aff4:	2300      	movs	r3, #0
 800aff6:	930a      	str	r3, [sp, #40]	@ 0x28
 800aff8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800affa:	2b09      	cmp	r3, #9
 800affc:	d864      	bhi.n	800b0c8 <_dtoa_r+0x280>
 800affe:	2b05      	cmp	r3, #5
 800b000:	bfc4      	itt	gt
 800b002:	3b04      	subgt	r3, #4
 800b004:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800b006:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b008:	f1a3 0302 	sub.w	r3, r3, #2
 800b00c:	bfcc      	ite	gt
 800b00e:	2400      	movgt	r4, #0
 800b010:	2401      	movle	r4, #1
 800b012:	2b03      	cmp	r3, #3
 800b014:	d863      	bhi.n	800b0de <_dtoa_r+0x296>
 800b016:	e8df f003 	tbb	[pc, r3]
 800b01a:	372a      	.short	0x372a
 800b01c:	5535      	.short	0x5535
 800b01e:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800b022:	441e      	add	r6, r3
 800b024:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800b028:	2b20      	cmp	r3, #32
 800b02a:	bfc1      	itttt	gt
 800b02c:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800b030:	409f      	lslgt	r7, r3
 800b032:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800b036:	fa24 f303 	lsrgt.w	r3, r4, r3
 800b03a:	bfd6      	itet	le
 800b03c:	f1c3 0320 	rsble	r3, r3, #32
 800b040:	ea47 0003 	orrgt.w	r0, r7, r3
 800b044:	fa04 f003 	lslle.w	r0, r4, r3
 800b048:	f7f5 fa8c 	bl	8000564 <__aeabi_ui2d>
 800b04c:	2201      	movs	r2, #1
 800b04e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800b052:	3e01      	subs	r6, #1
 800b054:	9214      	str	r2, [sp, #80]	@ 0x50
 800b056:	e777      	b.n	800af48 <_dtoa_r+0x100>
 800b058:	2301      	movs	r3, #1
 800b05a:	e7b8      	b.n	800afce <_dtoa_r+0x186>
 800b05c:	9012      	str	r0, [sp, #72]	@ 0x48
 800b05e:	e7b7      	b.n	800afd0 <_dtoa_r+0x188>
 800b060:	427b      	negs	r3, r7
 800b062:	930a      	str	r3, [sp, #40]	@ 0x28
 800b064:	2300      	movs	r3, #0
 800b066:	eba8 0807 	sub.w	r8, r8, r7
 800b06a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800b06c:	e7c4      	b.n	800aff8 <_dtoa_r+0x1b0>
 800b06e:	2300      	movs	r3, #0
 800b070:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b072:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b074:	2b00      	cmp	r3, #0
 800b076:	dc35      	bgt.n	800b0e4 <_dtoa_r+0x29c>
 800b078:	2301      	movs	r3, #1
 800b07a:	9300      	str	r3, [sp, #0]
 800b07c:	9307      	str	r3, [sp, #28]
 800b07e:	461a      	mov	r2, r3
 800b080:	920e      	str	r2, [sp, #56]	@ 0x38
 800b082:	e00b      	b.n	800b09c <_dtoa_r+0x254>
 800b084:	2301      	movs	r3, #1
 800b086:	e7f3      	b.n	800b070 <_dtoa_r+0x228>
 800b088:	2300      	movs	r3, #0
 800b08a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b08c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b08e:	18fb      	adds	r3, r7, r3
 800b090:	9300      	str	r3, [sp, #0]
 800b092:	3301      	adds	r3, #1
 800b094:	2b01      	cmp	r3, #1
 800b096:	9307      	str	r3, [sp, #28]
 800b098:	bfb8      	it	lt
 800b09a:	2301      	movlt	r3, #1
 800b09c:	f8db 001c 	ldr.w	r0, [fp, #28]
 800b0a0:	2100      	movs	r1, #0
 800b0a2:	2204      	movs	r2, #4
 800b0a4:	f102 0514 	add.w	r5, r2, #20
 800b0a8:	429d      	cmp	r5, r3
 800b0aa:	d91f      	bls.n	800b0ec <_dtoa_r+0x2a4>
 800b0ac:	6041      	str	r1, [r0, #4]
 800b0ae:	4658      	mov	r0, fp
 800b0b0:	f001 f8da 	bl	800c268 <_Balloc>
 800b0b4:	4682      	mov	sl, r0
 800b0b6:	2800      	cmp	r0, #0
 800b0b8:	d13c      	bne.n	800b134 <_dtoa_r+0x2ec>
 800b0ba:	4b1b      	ldr	r3, [pc, #108]	@ (800b128 <_dtoa_r+0x2e0>)
 800b0bc:	4602      	mov	r2, r0
 800b0be:	f240 11af 	movw	r1, #431	@ 0x1af
 800b0c2:	e6d8      	b.n	800ae76 <_dtoa_r+0x2e>
 800b0c4:	2301      	movs	r3, #1
 800b0c6:	e7e0      	b.n	800b08a <_dtoa_r+0x242>
 800b0c8:	2401      	movs	r4, #1
 800b0ca:	2300      	movs	r3, #0
 800b0cc:	9309      	str	r3, [sp, #36]	@ 0x24
 800b0ce:	940b      	str	r4, [sp, #44]	@ 0x2c
 800b0d0:	f04f 33ff 	mov.w	r3, #4294967295
 800b0d4:	9300      	str	r3, [sp, #0]
 800b0d6:	9307      	str	r3, [sp, #28]
 800b0d8:	2200      	movs	r2, #0
 800b0da:	2312      	movs	r3, #18
 800b0dc:	e7d0      	b.n	800b080 <_dtoa_r+0x238>
 800b0de:	2301      	movs	r3, #1
 800b0e0:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b0e2:	e7f5      	b.n	800b0d0 <_dtoa_r+0x288>
 800b0e4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b0e6:	9300      	str	r3, [sp, #0]
 800b0e8:	9307      	str	r3, [sp, #28]
 800b0ea:	e7d7      	b.n	800b09c <_dtoa_r+0x254>
 800b0ec:	3101      	adds	r1, #1
 800b0ee:	0052      	lsls	r2, r2, #1
 800b0f0:	e7d8      	b.n	800b0a4 <_dtoa_r+0x25c>
 800b0f2:	bf00      	nop
 800b0f4:	f3af 8000 	nop.w
 800b0f8:	636f4361 	.word	0x636f4361
 800b0fc:	3fd287a7 	.word	0x3fd287a7
 800b100:	8b60c8b3 	.word	0x8b60c8b3
 800b104:	3fc68a28 	.word	0x3fc68a28
 800b108:	509f79fb 	.word	0x509f79fb
 800b10c:	3fd34413 	.word	0x3fd34413
 800b110:	0800ec4d 	.word	0x0800ec4d
 800b114:	0800ec64 	.word	0x0800ec64
 800b118:	7ff00000 	.word	0x7ff00000
 800b11c:	0800eeb0 	.word	0x0800eeb0
 800b120:	3ff80000 	.word	0x3ff80000
 800b124:	0800edc0 	.word	0x0800edc0
 800b128:	0800ecbc 	.word	0x0800ecbc
 800b12c:	0800ec49 	.word	0x0800ec49
 800b130:	0800eeaf 	.word	0x0800eeaf
 800b134:	f8db 301c 	ldr.w	r3, [fp, #28]
 800b138:	6018      	str	r0, [r3, #0]
 800b13a:	9b07      	ldr	r3, [sp, #28]
 800b13c:	2b0e      	cmp	r3, #14
 800b13e:	f200 80a4 	bhi.w	800b28a <_dtoa_r+0x442>
 800b142:	2c00      	cmp	r4, #0
 800b144:	f000 80a1 	beq.w	800b28a <_dtoa_r+0x442>
 800b148:	2f00      	cmp	r7, #0
 800b14a:	dd33      	ble.n	800b1b4 <_dtoa_r+0x36c>
 800b14c:	4bad      	ldr	r3, [pc, #692]	@ (800b404 <_dtoa_r+0x5bc>)
 800b14e:	f007 020f 	and.w	r2, r7, #15
 800b152:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b156:	ed93 7b00 	vldr	d7, [r3]
 800b15a:	05f8      	lsls	r0, r7, #23
 800b15c:	ed8d 7b04 	vstr	d7, [sp, #16]
 800b160:	ea4f 1427 	mov.w	r4, r7, asr #4
 800b164:	d516      	bpl.n	800b194 <_dtoa_r+0x34c>
 800b166:	4ba8      	ldr	r3, [pc, #672]	@ (800b408 <_dtoa_r+0x5c0>)
 800b168:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b16c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800b170:	f7f5 fb9c 	bl	80008ac <__aeabi_ddiv>
 800b174:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b178:	f004 040f 	and.w	r4, r4, #15
 800b17c:	2603      	movs	r6, #3
 800b17e:	4da2      	ldr	r5, [pc, #648]	@ (800b408 <_dtoa_r+0x5c0>)
 800b180:	b954      	cbnz	r4, 800b198 <_dtoa_r+0x350>
 800b182:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b186:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b18a:	f7f5 fb8f 	bl	80008ac <__aeabi_ddiv>
 800b18e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b192:	e028      	b.n	800b1e6 <_dtoa_r+0x39e>
 800b194:	2602      	movs	r6, #2
 800b196:	e7f2      	b.n	800b17e <_dtoa_r+0x336>
 800b198:	07e1      	lsls	r1, r4, #31
 800b19a:	d508      	bpl.n	800b1ae <_dtoa_r+0x366>
 800b19c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b1a0:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b1a4:	f7f5 fa58 	bl	8000658 <__aeabi_dmul>
 800b1a8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b1ac:	3601      	adds	r6, #1
 800b1ae:	1064      	asrs	r4, r4, #1
 800b1b0:	3508      	adds	r5, #8
 800b1b2:	e7e5      	b.n	800b180 <_dtoa_r+0x338>
 800b1b4:	f000 80d2 	beq.w	800b35c <_dtoa_r+0x514>
 800b1b8:	427c      	negs	r4, r7
 800b1ba:	4b92      	ldr	r3, [pc, #584]	@ (800b404 <_dtoa_r+0x5bc>)
 800b1bc:	4d92      	ldr	r5, [pc, #584]	@ (800b408 <_dtoa_r+0x5c0>)
 800b1be:	f004 020f 	and.w	r2, r4, #15
 800b1c2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b1c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b1ca:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b1ce:	f7f5 fa43 	bl	8000658 <__aeabi_dmul>
 800b1d2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b1d6:	1124      	asrs	r4, r4, #4
 800b1d8:	2300      	movs	r3, #0
 800b1da:	2602      	movs	r6, #2
 800b1dc:	2c00      	cmp	r4, #0
 800b1de:	f040 80b2 	bne.w	800b346 <_dtoa_r+0x4fe>
 800b1e2:	2b00      	cmp	r3, #0
 800b1e4:	d1d3      	bne.n	800b18e <_dtoa_r+0x346>
 800b1e6:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800b1e8:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800b1ec:	2b00      	cmp	r3, #0
 800b1ee:	f000 80b7 	beq.w	800b360 <_dtoa_r+0x518>
 800b1f2:	4b86      	ldr	r3, [pc, #536]	@ (800b40c <_dtoa_r+0x5c4>)
 800b1f4:	2200      	movs	r2, #0
 800b1f6:	4620      	mov	r0, r4
 800b1f8:	4629      	mov	r1, r5
 800b1fa:	f7f5 fc9f 	bl	8000b3c <__aeabi_dcmplt>
 800b1fe:	2800      	cmp	r0, #0
 800b200:	f000 80ae 	beq.w	800b360 <_dtoa_r+0x518>
 800b204:	9b07      	ldr	r3, [sp, #28]
 800b206:	2b00      	cmp	r3, #0
 800b208:	f000 80aa 	beq.w	800b360 <_dtoa_r+0x518>
 800b20c:	9b00      	ldr	r3, [sp, #0]
 800b20e:	2b00      	cmp	r3, #0
 800b210:	dd37      	ble.n	800b282 <_dtoa_r+0x43a>
 800b212:	1e7b      	subs	r3, r7, #1
 800b214:	9304      	str	r3, [sp, #16]
 800b216:	4620      	mov	r0, r4
 800b218:	4b7d      	ldr	r3, [pc, #500]	@ (800b410 <_dtoa_r+0x5c8>)
 800b21a:	2200      	movs	r2, #0
 800b21c:	4629      	mov	r1, r5
 800b21e:	f7f5 fa1b 	bl	8000658 <__aeabi_dmul>
 800b222:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b226:	9c00      	ldr	r4, [sp, #0]
 800b228:	3601      	adds	r6, #1
 800b22a:	4630      	mov	r0, r6
 800b22c:	f7f5 f9aa 	bl	8000584 <__aeabi_i2d>
 800b230:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b234:	f7f5 fa10 	bl	8000658 <__aeabi_dmul>
 800b238:	4b76      	ldr	r3, [pc, #472]	@ (800b414 <_dtoa_r+0x5cc>)
 800b23a:	2200      	movs	r2, #0
 800b23c:	f7f5 f856 	bl	80002ec <__adddf3>
 800b240:	4605      	mov	r5, r0
 800b242:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800b246:	2c00      	cmp	r4, #0
 800b248:	f040 808d 	bne.w	800b366 <_dtoa_r+0x51e>
 800b24c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b250:	4b71      	ldr	r3, [pc, #452]	@ (800b418 <_dtoa_r+0x5d0>)
 800b252:	2200      	movs	r2, #0
 800b254:	f7f5 f848 	bl	80002e8 <__aeabi_dsub>
 800b258:	4602      	mov	r2, r0
 800b25a:	460b      	mov	r3, r1
 800b25c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800b260:	462a      	mov	r2, r5
 800b262:	4633      	mov	r3, r6
 800b264:	f7f5 fc88 	bl	8000b78 <__aeabi_dcmpgt>
 800b268:	2800      	cmp	r0, #0
 800b26a:	f040 828b 	bne.w	800b784 <_dtoa_r+0x93c>
 800b26e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b272:	462a      	mov	r2, r5
 800b274:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800b278:	f7f5 fc60 	bl	8000b3c <__aeabi_dcmplt>
 800b27c:	2800      	cmp	r0, #0
 800b27e:	f040 8128 	bne.w	800b4d2 <_dtoa_r+0x68a>
 800b282:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800b286:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800b28a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800b28c:	2b00      	cmp	r3, #0
 800b28e:	f2c0 815a 	blt.w	800b546 <_dtoa_r+0x6fe>
 800b292:	2f0e      	cmp	r7, #14
 800b294:	f300 8157 	bgt.w	800b546 <_dtoa_r+0x6fe>
 800b298:	4b5a      	ldr	r3, [pc, #360]	@ (800b404 <_dtoa_r+0x5bc>)
 800b29a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800b29e:	ed93 7b00 	vldr	d7, [r3]
 800b2a2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b2a4:	2b00      	cmp	r3, #0
 800b2a6:	ed8d 7b00 	vstr	d7, [sp]
 800b2aa:	da03      	bge.n	800b2b4 <_dtoa_r+0x46c>
 800b2ac:	9b07      	ldr	r3, [sp, #28]
 800b2ae:	2b00      	cmp	r3, #0
 800b2b0:	f340 8101 	ble.w	800b4b6 <_dtoa_r+0x66e>
 800b2b4:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800b2b8:	4656      	mov	r6, sl
 800b2ba:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b2be:	4620      	mov	r0, r4
 800b2c0:	4629      	mov	r1, r5
 800b2c2:	f7f5 faf3 	bl	80008ac <__aeabi_ddiv>
 800b2c6:	f7f5 fc77 	bl	8000bb8 <__aeabi_d2iz>
 800b2ca:	4680      	mov	r8, r0
 800b2cc:	f7f5 f95a 	bl	8000584 <__aeabi_i2d>
 800b2d0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b2d4:	f7f5 f9c0 	bl	8000658 <__aeabi_dmul>
 800b2d8:	4602      	mov	r2, r0
 800b2da:	460b      	mov	r3, r1
 800b2dc:	4620      	mov	r0, r4
 800b2de:	4629      	mov	r1, r5
 800b2e0:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800b2e4:	f7f5 f800 	bl	80002e8 <__aeabi_dsub>
 800b2e8:	f806 4b01 	strb.w	r4, [r6], #1
 800b2ec:	9d07      	ldr	r5, [sp, #28]
 800b2ee:	eba6 040a 	sub.w	r4, r6, sl
 800b2f2:	42a5      	cmp	r5, r4
 800b2f4:	4602      	mov	r2, r0
 800b2f6:	460b      	mov	r3, r1
 800b2f8:	f040 8117 	bne.w	800b52a <_dtoa_r+0x6e2>
 800b2fc:	f7f4 fff6 	bl	80002ec <__adddf3>
 800b300:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b304:	4604      	mov	r4, r0
 800b306:	460d      	mov	r5, r1
 800b308:	f7f5 fc36 	bl	8000b78 <__aeabi_dcmpgt>
 800b30c:	2800      	cmp	r0, #0
 800b30e:	f040 80f9 	bne.w	800b504 <_dtoa_r+0x6bc>
 800b312:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b316:	4620      	mov	r0, r4
 800b318:	4629      	mov	r1, r5
 800b31a:	f7f5 fc05 	bl	8000b28 <__aeabi_dcmpeq>
 800b31e:	b118      	cbz	r0, 800b328 <_dtoa_r+0x4e0>
 800b320:	f018 0f01 	tst.w	r8, #1
 800b324:	f040 80ee 	bne.w	800b504 <_dtoa_r+0x6bc>
 800b328:	4649      	mov	r1, r9
 800b32a:	4658      	mov	r0, fp
 800b32c:	f000 ffdc 	bl	800c2e8 <_Bfree>
 800b330:	2300      	movs	r3, #0
 800b332:	7033      	strb	r3, [r6, #0]
 800b334:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800b336:	3701      	adds	r7, #1
 800b338:	601f      	str	r7, [r3, #0]
 800b33a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800b33c:	2b00      	cmp	r3, #0
 800b33e:	f000 831d 	beq.w	800b97c <_dtoa_r+0xb34>
 800b342:	601e      	str	r6, [r3, #0]
 800b344:	e31a      	b.n	800b97c <_dtoa_r+0xb34>
 800b346:	07e2      	lsls	r2, r4, #31
 800b348:	d505      	bpl.n	800b356 <_dtoa_r+0x50e>
 800b34a:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b34e:	f7f5 f983 	bl	8000658 <__aeabi_dmul>
 800b352:	3601      	adds	r6, #1
 800b354:	2301      	movs	r3, #1
 800b356:	1064      	asrs	r4, r4, #1
 800b358:	3508      	adds	r5, #8
 800b35a:	e73f      	b.n	800b1dc <_dtoa_r+0x394>
 800b35c:	2602      	movs	r6, #2
 800b35e:	e742      	b.n	800b1e6 <_dtoa_r+0x39e>
 800b360:	9c07      	ldr	r4, [sp, #28]
 800b362:	9704      	str	r7, [sp, #16]
 800b364:	e761      	b.n	800b22a <_dtoa_r+0x3e2>
 800b366:	4b27      	ldr	r3, [pc, #156]	@ (800b404 <_dtoa_r+0x5bc>)
 800b368:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800b36a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800b36e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800b372:	4454      	add	r4, sl
 800b374:	2900      	cmp	r1, #0
 800b376:	d053      	beq.n	800b420 <_dtoa_r+0x5d8>
 800b378:	4928      	ldr	r1, [pc, #160]	@ (800b41c <_dtoa_r+0x5d4>)
 800b37a:	2000      	movs	r0, #0
 800b37c:	f7f5 fa96 	bl	80008ac <__aeabi_ddiv>
 800b380:	4633      	mov	r3, r6
 800b382:	462a      	mov	r2, r5
 800b384:	f7f4 ffb0 	bl	80002e8 <__aeabi_dsub>
 800b388:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800b38c:	4656      	mov	r6, sl
 800b38e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b392:	f7f5 fc11 	bl	8000bb8 <__aeabi_d2iz>
 800b396:	4605      	mov	r5, r0
 800b398:	f7f5 f8f4 	bl	8000584 <__aeabi_i2d>
 800b39c:	4602      	mov	r2, r0
 800b39e:	460b      	mov	r3, r1
 800b3a0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b3a4:	f7f4 ffa0 	bl	80002e8 <__aeabi_dsub>
 800b3a8:	3530      	adds	r5, #48	@ 0x30
 800b3aa:	4602      	mov	r2, r0
 800b3ac:	460b      	mov	r3, r1
 800b3ae:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800b3b2:	f806 5b01 	strb.w	r5, [r6], #1
 800b3b6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800b3ba:	f7f5 fbbf 	bl	8000b3c <__aeabi_dcmplt>
 800b3be:	2800      	cmp	r0, #0
 800b3c0:	d171      	bne.n	800b4a6 <_dtoa_r+0x65e>
 800b3c2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b3c6:	4911      	ldr	r1, [pc, #68]	@ (800b40c <_dtoa_r+0x5c4>)
 800b3c8:	2000      	movs	r0, #0
 800b3ca:	f7f4 ff8d 	bl	80002e8 <__aeabi_dsub>
 800b3ce:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800b3d2:	f7f5 fbb3 	bl	8000b3c <__aeabi_dcmplt>
 800b3d6:	2800      	cmp	r0, #0
 800b3d8:	f040 8095 	bne.w	800b506 <_dtoa_r+0x6be>
 800b3dc:	42a6      	cmp	r6, r4
 800b3de:	f43f af50 	beq.w	800b282 <_dtoa_r+0x43a>
 800b3e2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800b3e6:	4b0a      	ldr	r3, [pc, #40]	@ (800b410 <_dtoa_r+0x5c8>)
 800b3e8:	2200      	movs	r2, #0
 800b3ea:	f7f5 f935 	bl	8000658 <__aeabi_dmul>
 800b3ee:	4b08      	ldr	r3, [pc, #32]	@ (800b410 <_dtoa_r+0x5c8>)
 800b3f0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800b3f4:	2200      	movs	r2, #0
 800b3f6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b3fa:	f7f5 f92d 	bl	8000658 <__aeabi_dmul>
 800b3fe:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b402:	e7c4      	b.n	800b38e <_dtoa_r+0x546>
 800b404:	0800edc0 	.word	0x0800edc0
 800b408:	0800ed98 	.word	0x0800ed98
 800b40c:	3ff00000 	.word	0x3ff00000
 800b410:	40240000 	.word	0x40240000
 800b414:	401c0000 	.word	0x401c0000
 800b418:	40140000 	.word	0x40140000
 800b41c:	3fe00000 	.word	0x3fe00000
 800b420:	4631      	mov	r1, r6
 800b422:	4628      	mov	r0, r5
 800b424:	f7f5 f918 	bl	8000658 <__aeabi_dmul>
 800b428:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800b42c:	9415      	str	r4, [sp, #84]	@ 0x54
 800b42e:	4656      	mov	r6, sl
 800b430:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b434:	f7f5 fbc0 	bl	8000bb8 <__aeabi_d2iz>
 800b438:	4605      	mov	r5, r0
 800b43a:	f7f5 f8a3 	bl	8000584 <__aeabi_i2d>
 800b43e:	4602      	mov	r2, r0
 800b440:	460b      	mov	r3, r1
 800b442:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b446:	f7f4 ff4f 	bl	80002e8 <__aeabi_dsub>
 800b44a:	3530      	adds	r5, #48	@ 0x30
 800b44c:	f806 5b01 	strb.w	r5, [r6], #1
 800b450:	4602      	mov	r2, r0
 800b452:	460b      	mov	r3, r1
 800b454:	42a6      	cmp	r6, r4
 800b456:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800b45a:	f04f 0200 	mov.w	r2, #0
 800b45e:	d124      	bne.n	800b4aa <_dtoa_r+0x662>
 800b460:	4bac      	ldr	r3, [pc, #688]	@ (800b714 <_dtoa_r+0x8cc>)
 800b462:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800b466:	f7f4 ff41 	bl	80002ec <__adddf3>
 800b46a:	4602      	mov	r2, r0
 800b46c:	460b      	mov	r3, r1
 800b46e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b472:	f7f5 fb81 	bl	8000b78 <__aeabi_dcmpgt>
 800b476:	2800      	cmp	r0, #0
 800b478:	d145      	bne.n	800b506 <_dtoa_r+0x6be>
 800b47a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800b47e:	49a5      	ldr	r1, [pc, #660]	@ (800b714 <_dtoa_r+0x8cc>)
 800b480:	2000      	movs	r0, #0
 800b482:	f7f4 ff31 	bl	80002e8 <__aeabi_dsub>
 800b486:	4602      	mov	r2, r0
 800b488:	460b      	mov	r3, r1
 800b48a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b48e:	f7f5 fb55 	bl	8000b3c <__aeabi_dcmplt>
 800b492:	2800      	cmp	r0, #0
 800b494:	f43f aef5 	beq.w	800b282 <_dtoa_r+0x43a>
 800b498:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800b49a:	1e73      	subs	r3, r6, #1
 800b49c:	9315      	str	r3, [sp, #84]	@ 0x54
 800b49e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800b4a2:	2b30      	cmp	r3, #48	@ 0x30
 800b4a4:	d0f8      	beq.n	800b498 <_dtoa_r+0x650>
 800b4a6:	9f04      	ldr	r7, [sp, #16]
 800b4a8:	e73e      	b.n	800b328 <_dtoa_r+0x4e0>
 800b4aa:	4b9b      	ldr	r3, [pc, #620]	@ (800b718 <_dtoa_r+0x8d0>)
 800b4ac:	f7f5 f8d4 	bl	8000658 <__aeabi_dmul>
 800b4b0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b4b4:	e7bc      	b.n	800b430 <_dtoa_r+0x5e8>
 800b4b6:	d10c      	bne.n	800b4d2 <_dtoa_r+0x68a>
 800b4b8:	4b98      	ldr	r3, [pc, #608]	@ (800b71c <_dtoa_r+0x8d4>)
 800b4ba:	2200      	movs	r2, #0
 800b4bc:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b4c0:	f7f5 f8ca 	bl	8000658 <__aeabi_dmul>
 800b4c4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b4c8:	f7f5 fb4c 	bl	8000b64 <__aeabi_dcmpge>
 800b4cc:	2800      	cmp	r0, #0
 800b4ce:	f000 8157 	beq.w	800b780 <_dtoa_r+0x938>
 800b4d2:	2400      	movs	r4, #0
 800b4d4:	4625      	mov	r5, r4
 800b4d6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b4d8:	43db      	mvns	r3, r3
 800b4da:	9304      	str	r3, [sp, #16]
 800b4dc:	4656      	mov	r6, sl
 800b4de:	2700      	movs	r7, #0
 800b4e0:	4621      	mov	r1, r4
 800b4e2:	4658      	mov	r0, fp
 800b4e4:	f000 ff00 	bl	800c2e8 <_Bfree>
 800b4e8:	2d00      	cmp	r5, #0
 800b4ea:	d0dc      	beq.n	800b4a6 <_dtoa_r+0x65e>
 800b4ec:	b12f      	cbz	r7, 800b4fa <_dtoa_r+0x6b2>
 800b4ee:	42af      	cmp	r7, r5
 800b4f0:	d003      	beq.n	800b4fa <_dtoa_r+0x6b2>
 800b4f2:	4639      	mov	r1, r7
 800b4f4:	4658      	mov	r0, fp
 800b4f6:	f000 fef7 	bl	800c2e8 <_Bfree>
 800b4fa:	4629      	mov	r1, r5
 800b4fc:	4658      	mov	r0, fp
 800b4fe:	f000 fef3 	bl	800c2e8 <_Bfree>
 800b502:	e7d0      	b.n	800b4a6 <_dtoa_r+0x65e>
 800b504:	9704      	str	r7, [sp, #16]
 800b506:	4633      	mov	r3, r6
 800b508:	461e      	mov	r6, r3
 800b50a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b50e:	2a39      	cmp	r2, #57	@ 0x39
 800b510:	d107      	bne.n	800b522 <_dtoa_r+0x6da>
 800b512:	459a      	cmp	sl, r3
 800b514:	d1f8      	bne.n	800b508 <_dtoa_r+0x6c0>
 800b516:	9a04      	ldr	r2, [sp, #16]
 800b518:	3201      	adds	r2, #1
 800b51a:	9204      	str	r2, [sp, #16]
 800b51c:	2230      	movs	r2, #48	@ 0x30
 800b51e:	f88a 2000 	strb.w	r2, [sl]
 800b522:	781a      	ldrb	r2, [r3, #0]
 800b524:	3201      	adds	r2, #1
 800b526:	701a      	strb	r2, [r3, #0]
 800b528:	e7bd      	b.n	800b4a6 <_dtoa_r+0x65e>
 800b52a:	4b7b      	ldr	r3, [pc, #492]	@ (800b718 <_dtoa_r+0x8d0>)
 800b52c:	2200      	movs	r2, #0
 800b52e:	f7f5 f893 	bl	8000658 <__aeabi_dmul>
 800b532:	2200      	movs	r2, #0
 800b534:	2300      	movs	r3, #0
 800b536:	4604      	mov	r4, r0
 800b538:	460d      	mov	r5, r1
 800b53a:	f7f5 faf5 	bl	8000b28 <__aeabi_dcmpeq>
 800b53e:	2800      	cmp	r0, #0
 800b540:	f43f aebb 	beq.w	800b2ba <_dtoa_r+0x472>
 800b544:	e6f0      	b.n	800b328 <_dtoa_r+0x4e0>
 800b546:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800b548:	2a00      	cmp	r2, #0
 800b54a:	f000 80db 	beq.w	800b704 <_dtoa_r+0x8bc>
 800b54e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b550:	2a01      	cmp	r2, #1
 800b552:	f300 80bf 	bgt.w	800b6d4 <_dtoa_r+0x88c>
 800b556:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800b558:	2a00      	cmp	r2, #0
 800b55a:	f000 80b7 	beq.w	800b6cc <_dtoa_r+0x884>
 800b55e:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800b562:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800b564:	4646      	mov	r6, r8
 800b566:	9a08      	ldr	r2, [sp, #32]
 800b568:	2101      	movs	r1, #1
 800b56a:	441a      	add	r2, r3
 800b56c:	4658      	mov	r0, fp
 800b56e:	4498      	add	r8, r3
 800b570:	9208      	str	r2, [sp, #32]
 800b572:	f000 ffb7 	bl	800c4e4 <__i2b>
 800b576:	4605      	mov	r5, r0
 800b578:	b15e      	cbz	r6, 800b592 <_dtoa_r+0x74a>
 800b57a:	9b08      	ldr	r3, [sp, #32]
 800b57c:	2b00      	cmp	r3, #0
 800b57e:	dd08      	ble.n	800b592 <_dtoa_r+0x74a>
 800b580:	42b3      	cmp	r3, r6
 800b582:	9a08      	ldr	r2, [sp, #32]
 800b584:	bfa8      	it	ge
 800b586:	4633      	movge	r3, r6
 800b588:	eba8 0803 	sub.w	r8, r8, r3
 800b58c:	1af6      	subs	r6, r6, r3
 800b58e:	1ad3      	subs	r3, r2, r3
 800b590:	9308      	str	r3, [sp, #32]
 800b592:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b594:	b1f3      	cbz	r3, 800b5d4 <_dtoa_r+0x78c>
 800b596:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b598:	2b00      	cmp	r3, #0
 800b59a:	f000 80b7 	beq.w	800b70c <_dtoa_r+0x8c4>
 800b59e:	b18c      	cbz	r4, 800b5c4 <_dtoa_r+0x77c>
 800b5a0:	4629      	mov	r1, r5
 800b5a2:	4622      	mov	r2, r4
 800b5a4:	4658      	mov	r0, fp
 800b5a6:	f001 f85d 	bl	800c664 <__pow5mult>
 800b5aa:	464a      	mov	r2, r9
 800b5ac:	4601      	mov	r1, r0
 800b5ae:	4605      	mov	r5, r0
 800b5b0:	4658      	mov	r0, fp
 800b5b2:	f000 ffad 	bl	800c510 <__multiply>
 800b5b6:	4649      	mov	r1, r9
 800b5b8:	9004      	str	r0, [sp, #16]
 800b5ba:	4658      	mov	r0, fp
 800b5bc:	f000 fe94 	bl	800c2e8 <_Bfree>
 800b5c0:	9b04      	ldr	r3, [sp, #16]
 800b5c2:	4699      	mov	r9, r3
 800b5c4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b5c6:	1b1a      	subs	r2, r3, r4
 800b5c8:	d004      	beq.n	800b5d4 <_dtoa_r+0x78c>
 800b5ca:	4649      	mov	r1, r9
 800b5cc:	4658      	mov	r0, fp
 800b5ce:	f001 f849 	bl	800c664 <__pow5mult>
 800b5d2:	4681      	mov	r9, r0
 800b5d4:	2101      	movs	r1, #1
 800b5d6:	4658      	mov	r0, fp
 800b5d8:	f000 ff84 	bl	800c4e4 <__i2b>
 800b5dc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b5de:	4604      	mov	r4, r0
 800b5e0:	2b00      	cmp	r3, #0
 800b5e2:	f000 81cf 	beq.w	800b984 <_dtoa_r+0xb3c>
 800b5e6:	461a      	mov	r2, r3
 800b5e8:	4601      	mov	r1, r0
 800b5ea:	4658      	mov	r0, fp
 800b5ec:	f001 f83a 	bl	800c664 <__pow5mult>
 800b5f0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b5f2:	2b01      	cmp	r3, #1
 800b5f4:	4604      	mov	r4, r0
 800b5f6:	f300 8095 	bgt.w	800b724 <_dtoa_r+0x8dc>
 800b5fa:	9b02      	ldr	r3, [sp, #8]
 800b5fc:	2b00      	cmp	r3, #0
 800b5fe:	f040 8087 	bne.w	800b710 <_dtoa_r+0x8c8>
 800b602:	9b03      	ldr	r3, [sp, #12]
 800b604:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b608:	2b00      	cmp	r3, #0
 800b60a:	f040 8089 	bne.w	800b720 <_dtoa_r+0x8d8>
 800b60e:	9b03      	ldr	r3, [sp, #12]
 800b610:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800b614:	0d1b      	lsrs	r3, r3, #20
 800b616:	051b      	lsls	r3, r3, #20
 800b618:	b12b      	cbz	r3, 800b626 <_dtoa_r+0x7de>
 800b61a:	9b08      	ldr	r3, [sp, #32]
 800b61c:	3301      	adds	r3, #1
 800b61e:	9308      	str	r3, [sp, #32]
 800b620:	f108 0801 	add.w	r8, r8, #1
 800b624:	2301      	movs	r3, #1
 800b626:	930a      	str	r3, [sp, #40]	@ 0x28
 800b628:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b62a:	2b00      	cmp	r3, #0
 800b62c:	f000 81b0 	beq.w	800b990 <_dtoa_r+0xb48>
 800b630:	6923      	ldr	r3, [r4, #16]
 800b632:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800b636:	6918      	ldr	r0, [r3, #16]
 800b638:	f000 ff08 	bl	800c44c <__hi0bits>
 800b63c:	f1c0 0020 	rsb	r0, r0, #32
 800b640:	9b08      	ldr	r3, [sp, #32]
 800b642:	4418      	add	r0, r3
 800b644:	f010 001f 	ands.w	r0, r0, #31
 800b648:	d077      	beq.n	800b73a <_dtoa_r+0x8f2>
 800b64a:	f1c0 0320 	rsb	r3, r0, #32
 800b64e:	2b04      	cmp	r3, #4
 800b650:	dd6b      	ble.n	800b72a <_dtoa_r+0x8e2>
 800b652:	9b08      	ldr	r3, [sp, #32]
 800b654:	f1c0 001c 	rsb	r0, r0, #28
 800b658:	4403      	add	r3, r0
 800b65a:	4480      	add	r8, r0
 800b65c:	4406      	add	r6, r0
 800b65e:	9308      	str	r3, [sp, #32]
 800b660:	f1b8 0f00 	cmp.w	r8, #0
 800b664:	dd05      	ble.n	800b672 <_dtoa_r+0x82a>
 800b666:	4649      	mov	r1, r9
 800b668:	4642      	mov	r2, r8
 800b66a:	4658      	mov	r0, fp
 800b66c:	f001 f854 	bl	800c718 <__lshift>
 800b670:	4681      	mov	r9, r0
 800b672:	9b08      	ldr	r3, [sp, #32]
 800b674:	2b00      	cmp	r3, #0
 800b676:	dd05      	ble.n	800b684 <_dtoa_r+0x83c>
 800b678:	4621      	mov	r1, r4
 800b67a:	461a      	mov	r2, r3
 800b67c:	4658      	mov	r0, fp
 800b67e:	f001 f84b 	bl	800c718 <__lshift>
 800b682:	4604      	mov	r4, r0
 800b684:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800b686:	2b00      	cmp	r3, #0
 800b688:	d059      	beq.n	800b73e <_dtoa_r+0x8f6>
 800b68a:	4621      	mov	r1, r4
 800b68c:	4648      	mov	r0, r9
 800b68e:	f001 f8af 	bl	800c7f0 <__mcmp>
 800b692:	2800      	cmp	r0, #0
 800b694:	da53      	bge.n	800b73e <_dtoa_r+0x8f6>
 800b696:	1e7b      	subs	r3, r7, #1
 800b698:	9304      	str	r3, [sp, #16]
 800b69a:	4649      	mov	r1, r9
 800b69c:	2300      	movs	r3, #0
 800b69e:	220a      	movs	r2, #10
 800b6a0:	4658      	mov	r0, fp
 800b6a2:	f000 fe43 	bl	800c32c <__multadd>
 800b6a6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b6a8:	4681      	mov	r9, r0
 800b6aa:	2b00      	cmp	r3, #0
 800b6ac:	f000 8172 	beq.w	800b994 <_dtoa_r+0xb4c>
 800b6b0:	2300      	movs	r3, #0
 800b6b2:	4629      	mov	r1, r5
 800b6b4:	220a      	movs	r2, #10
 800b6b6:	4658      	mov	r0, fp
 800b6b8:	f000 fe38 	bl	800c32c <__multadd>
 800b6bc:	9b00      	ldr	r3, [sp, #0]
 800b6be:	2b00      	cmp	r3, #0
 800b6c0:	4605      	mov	r5, r0
 800b6c2:	dc67      	bgt.n	800b794 <_dtoa_r+0x94c>
 800b6c4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b6c6:	2b02      	cmp	r3, #2
 800b6c8:	dc41      	bgt.n	800b74e <_dtoa_r+0x906>
 800b6ca:	e063      	b.n	800b794 <_dtoa_r+0x94c>
 800b6cc:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800b6ce:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800b6d2:	e746      	b.n	800b562 <_dtoa_r+0x71a>
 800b6d4:	9b07      	ldr	r3, [sp, #28]
 800b6d6:	1e5c      	subs	r4, r3, #1
 800b6d8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b6da:	42a3      	cmp	r3, r4
 800b6dc:	bfbf      	itttt	lt
 800b6de:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800b6e0:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800b6e2:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800b6e4:	1ae3      	sublt	r3, r4, r3
 800b6e6:	bfb4      	ite	lt
 800b6e8:	18d2      	addlt	r2, r2, r3
 800b6ea:	1b1c      	subge	r4, r3, r4
 800b6ec:	9b07      	ldr	r3, [sp, #28]
 800b6ee:	bfbc      	itt	lt
 800b6f0:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800b6f2:	2400      	movlt	r4, #0
 800b6f4:	2b00      	cmp	r3, #0
 800b6f6:	bfb5      	itete	lt
 800b6f8:	eba8 0603 	sublt.w	r6, r8, r3
 800b6fc:	9b07      	ldrge	r3, [sp, #28]
 800b6fe:	2300      	movlt	r3, #0
 800b700:	4646      	movge	r6, r8
 800b702:	e730      	b.n	800b566 <_dtoa_r+0x71e>
 800b704:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800b706:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800b708:	4646      	mov	r6, r8
 800b70a:	e735      	b.n	800b578 <_dtoa_r+0x730>
 800b70c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b70e:	e75c      	b.n	800b5ca <_dtoa_r+0x782>
 800b710:	2300      	movs	r3, #0
 800b712:	e788      	b.n	800b626 <_dtoa_r+0x7de>
 800b714:	3fe00000 	.word	0x3fe00000
 800b718:	40240000 	.word	0x40240000
 800b71c:	40140000 	.word	0x40140000
 800b720:	9b02      	ldr	r3, [sp, #8]
 800b722:	e780      	b.n	800b626 <_dtoa_r+0x7de>
 800b724:	2300      	movs	r3, #0
 800b726:	930a      	str	r3, [sp, #40]	@ 0x28
 800b728:	e782      	b.n	800b630 <_dtoa_r+0x7e8>
 800b72a:	d099      	beq.n	800b660 <_dtoa_r+0x818>
 800b72c:	9a08      	ldr	r2, [sp, #32]
 800b72e:	331c      	adds	r3, #28
 800b730:	441a      	add	r2, r3
 800b732:	4498      	add	r8, r3
 800b734:	441e      	add	r6, r3
 800b736:	9208      	str	r2, [sp, #32]
 800b738:	e792      	b.n	800b660 <_dtoa_r+0x818>
 800b73a:	4603      	mov	r3, r0
 800b73c:	e7f6      	b.n	800b72c <_dtoa_r+0x8e4>
 800b73e:	9b07      	ldr	r3, [sp, #28]
 800b740:	9704      	str	r7, [sp, #16]
 800b742:	2b00      	cmp	r3, #0
 800b744:	dc20      	bgt.n	800b788 <_dtoa_r+0x940>
 800b746:	9300      	str	r3, [sp, #0]
 800b748:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b74a:	2b02      	cmp	r3, #2
 800b74c:	dd1e      	ble.n	800b78c <_dtoa_r+0x944>
 800b74e:	9b00      	ldr	r3, [sp, #0]
 800b750:	2b00      	cmp	r3, #0
 800b752:	f47f aec0 	bne.w	800b4d6 <_dtoa_r+0x68e>
 800b756:	4621      	mov	r1, r4
 800b758:	2205      	movs	r2, #5
 800b75a:	4658      	mov	r0, fp
 800b75c:	f000 fde6 	bl	800c32c <__multadd>
 800b760:	4601      	mov	r1, r0
 800b762:	4604      	mov	r4, r0
 800b764:	4648      	mov	r0, r9
 800b766:	f001 f843 	bl	800c7f0 <__mcmp>
 800b76a:	2800      	cmp	r0, #0
 800b76c:	f77f aeb3 	ble.w	800b4d6 <_dtoa_r+0x68e>
 800b770:	4656      	mov	r6, sl
 800b772:	2331      	movs	r3, #49	@ 0x31
 800b774:	f806 3b01 	strb.w	r3, [r6], #1
 800b778:	9b04      	ldr	r3, [sp, #16]
 800b77a:	3301      	adds	r3, #1
 800b77c:	9304      	str	r3, [sp, #16]
 800b77e:	e6ae      	b.n	800b4de <_dtoa_r+0x696>
 800b780:	9c07      	ldr	r4, [sp, #28]
 800b782:	9704      	str	r7, [sp, #16]
 800b784:	4625      	mov	r5, r4
 800b786:	e7f3      	b.n	800b770 <_dtoa_r+0x928>
 800b788:	9b07      	ldr	r3, [sp, #28]
 800b78a:	9300      	str	r3, [sp, #0]
 800b78c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b78e:	2b00      	cmp	r3, #0
 800b790:	f000 8104 	beq.w	800b99c <_dtoa_r+0xb54>
 800b794:	2e00      	cmp	r6, #0
 800b796:	dd05      	ble.n	800b7a4 <_dtoa_r+0x95c>
 800b798:	4629      	mov	r1, r5
 800b79a:	4632      	mov	r2, r6
 800b79c:	4658      	mov	r0, fp
 800b79e:	f000 ffbb 	bl	800c718 <__lshift>
 800b7a2:	4605      	mov	r5, r0
 800b7a4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b7a6:	2b00      	cmp	r3, #0
 800b7a8:	d05a      	beq.n	800b860 <_dtoa_r+0xa18>
 800b7aa:	6869      	ldr	r1, [r5, #4]
 800b7ac:	4658      	mov	r0, fp
 800b7ae:	f000 fd5b 	bl	800c268 <_Balloc>
 800b7b2:	4606      	mov	r6, r0
 800b7b4:	b928      	cbnz	r0, 800b7c2 <_dtoa_r+0x97a>
 800b7b6:	4b84      	ldr	r3, [pc, #528]	@ (800b9c8 <_dtoa_r+0xb80>)
 800b7b8:	4602      	mov	r2, r0
 800b7ba:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800b7be:	f7ff bb5a 	b.w	800ae76 <_dtoa_r+0x2e>
 800b7c2:	692a      	ldr	r2, [r5, #16]
 800b7c4:	3202      	adds	r2, #2
 800b7c6:	0092      	lsls	r2, r2, #2
 800b7c8:	f105 010c 	add.w	r1, r5, #12
 800b7cc:	300c      	adds	r0, #12
 800b7ce:	f7ff fa94 	bl	800acfa <memcpy>
 800b7d2:	2201      	movs	r2, #1
 800b7d4:	4631      	mov	r1, r6
 800b7d6:	4658      	mov	r0, fp
 800b7d8:	f000 ff9e 	bl	800c718 <__lshift>
 800b7dc:	f10a 0301 	add.w	r3, sl, #1
 800b7e0:	9307      	str	r3, [sp, #28]
 800b7e2:	9b00      	ldr	r3, [sp, #0]
 800b7e4:	4453      	add	r3, sl
 800b7e6:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b7e8:	9b02      	ldr	r3, [sp, #8]
 800b7ea:	f003 0301 	and.w	r3, r3, #1
 800b7ee:	462f      	mov	r7, r5
 800b7f0:	930a      	str	r3, [sp, #40]	@ 0x28
 800b7f2:	4605      	mov	r5, r0
 800b7f4:	9b07      	ldr	r3, [sp, #28]
 800b7f6:	4621      	mov	r1, r4
 800b7f8:	3b01      	subs	r3, #1
 800b7fa:	4648      	mov	r0, r9
 800b7fc:	9300      	str	r3, [sp, #0]
 800b7fe:	f7ff fa99 	bl	800ad34 <quorem>
 800b802:	4639      	mov	r1, r7
 800b804:	9002      	str	r0, [sp, #8]
 800b806:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800b80a:	4648      	mov	r0, r9
 800b80c:	f000 fff0 	bl	800c7f0 <__mcmp>
 800b810:	462a      	mov	r2, r5
 800b812:	9008      	str	r0, [sp, #32]
 800b814:	4621      	mov	r1, r4
 800b816:	4658      	mov	r0, fp
 800b818:	f001 f806 	bl	800c828 <__mdiff>
 800b81c:	68c2      	ldr	r2, [r0, #12]
 800b81e:	4606      	mov	r6, r0
 800b820:	bb02      	cbnz	r2, 800b864 <_dtoa_r+0xa1c>
 800b822:	4601      	mov	r1, r0
 800b824:	4648      	mov	r0, r9
 800b826:	f000 ffe3 	bl	800c7f0 <__mcmp>
 800b82a:	4602      	mov	r2, r0
 800b82c:	4631      	mov	r1, r6
 800b82e:	4658      	mov	r0, fp
 800b830:	920e      	str	r2, [sp, #56]	@ 0x38
 800b832:	f000 fd59 	bl	800c2e8 <_Bfree>
 800b836:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b838:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b83a:	9e07      	ldr	r6, [sp, #28]
 800b83c:	ea43 0102 	orr.w	r1, r3, r2
 800b840:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b842:	4319      	orrs	r1, r3
 800b844:	d110      	bne.n	800b868 <_dtoa_r+0xa20>
 800b846:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800b84a:	d029      	beq.n	800b8a0 <_dtoa_r+0xa58>
 800b84c:	9b08      	ldr	r3, [sp, #32]
 800b84e:	2b00      	cmp	r3, #0
 800b850:	dd02      	ble.n	800b858 <_dtoa_r+0xa10>
 800b852:	9b02      	ldr	r3, [sp, #8]
 800b854:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800b858:	9b00      	ldr	r3, [sp, #0]
 800b85a:	f883 8000 	strb.w	r8, [r3]
 800b85e:	e63f      	b.n	800b4e0 <_dtoa_r+0x698>
 800b860:	4628      	mov	r0, r5
 800b862:	e7bb      	b.n	800b7dc <_dtoa_r+0x994>
 800b864:	2201      	movs	r2, #1
 800b866:	e7e1      	b.n	800b82c <_dtoa_r+0x9e4>
 800b868:	9b08      	ldr	r3, [sp, #32]
 800b86a:	2b00      	cmp	r3, #0
 800b86c:	db04      	blt.n	800b878 <_dtoa_r+0xa30>
 800b86e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b870:	430b      	orrs	r3, r1
 800b872:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b874:	430b      	orrs	r3, r1
 800b876:	d120      	bne.n	800b8ba <_dtoa_r+0xa72>
 800b878:	2a00      	cmp	r2, #0
 800b87a:	dded      	ble.n	800b858 <_dtoa_r+0xa10>
 800b87c:	4649      	mov	r1, r9
 800b87e:	2201      	movs	r2, #1
 800b880:	4658      	mov	r0, fp
 800b882:	f000 ff49 	bl	800c718 <__lshift>
 800b886:	4621      	mov	r1, r4
 800b888:	4681      	mov	r9, r0
 800b88a:	f000 ffb1 	bl	800c7f0 <__mcmp>
 800b88e:	2800      	cmp	r0, #0
 800b890:	dc03      	bgt.n	800b89a <_dtoa_r+0xa52>
 800b892:	d1e1      	bne.n	800b858 <_dtoa_r+0xa10>
 800b894:	f018 0f01 	tst.w	r8, #1
 800b898:	d0de      	beq.n	800b858 <_dtoa_r+0xa10>
 800b89a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800b89e:	d1d8      	bne.n	800b852 <_dtoa_r+0xa0a>
 800b8a0:	9a00      	ldr	r2, [sp, #0]
 800b8a2:	2339      	movs	r3, #57	@ 0x39
 800b8a4:	7013      	strb	r3, [r2, #0]
 800b8a6:	4633      	mov	r3, r6
 800b8a8:	461e      	mov	r6, r3
 800b8aa:	3b01      	subs	r3, #1
 800b8ac:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800b8b0:	2a39      	cmp	r2, #57	@ 0x39
 800b8b2:	d052      	beq.n	800b95a <_dtoa_r+0xb12>
 800b8b4:	3201      	adds	r2, #1
 800b8b6:	701a      	strb	r2, [r3, #0]
 800b8b8:	e612      	b.n	800b4e0 <_dtoa_r+0x698>
 800b8ba:	2a00      	cmp	r2, #0
 800b8bc:	dd07      	ble.n	800b8ce <_dtoa_r+0xa86>
 800b8be:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800b8c2:	d0ed      	beq.n	800b8a0 <_dtoa_r+0xa58>
 800b8c4:	9a00      	ldr	r2, [sp, #0]
 800b8c6:	f108 0301 	add.w	r3, r8, #1
 800b8ca:	7013      	strb	r3, [r2, #0]
 800b8cc:	e608      	b.n	800b4e0 <_dtoa_r+0x698>
 800b8ce:	9b07      	ldr	r3, [sp, #28]
 800b8d0:	9a07      	ldr	r2, [sp, #28]
 800b8d2:	f803 8c01 	strb.w	r8, [r3, #-1]
 800b8d6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b8d8:	4293      	cmp	r3, r2
 800b8da:	d028      	beq.n	800b92e <_dtoa_r+0xae6>
 800b8dc:	4649      	mov	r1, r9
 800b8de:	2300      	movs	r3, #0
 800b8e0:	220a      	movs	r2, #10
 800b8e2:	4658      	mov	r0, fp
 800b8e4:	f000 fd22 	bl	800c32c <__multadd>
 800b8e8:	42af      	cmp	r7, r5
 800b8ea:	4681      	mov	r9, r0
 800b8ec:	f04f 0300 	mov.w	r3, #0
 800b8f0:	f04f 020a 	mov.w	r2, #10
 800b8f4:	4639      	mov	r1, r7
 800b8f6:	4658      	mov	r0, fp
 800b8f8:	d107      	bne.n	800b90a <_dtoa_r+0xac2>
 800b8fa:	f000 fd17 	bl	800c32c <__multadd>
 800b8fe:	4607      	mov	r7, r0
 800b900:	4605      	mov	r5, r0
 800b902:	9b07      	ldr	r3, [sp, #28]
 800b904:	3301      	adds	r3, #1
 800b906:	9307      	str	r3, [sp, #28]
 800b908:	e774      	b.n	800b7f4 <_dtoa_r+0x9ac>
 800b90a:	f000 fd0f 	bl	800c32c <__multadd>
 800b90e:	4629      	mov	r1, r5
 800b910:	4607      	mov	r7, r0
 800b912:	2300      	movs	r3, #0
 800b914:	220a      	movs	r2, #10
 800b916:	4658      	mov	r0, fp
 800b918:	f000 fd08 	bl	800c32c <__multadd>
 800b91c:	4605      	mov	r5, r0
 800b91e:	e7f0      	b.n	800b902 <_dtoa_r+0xaba>
 800b920:	9b00      	ldr	r3, [sp, #0]
 800b922:	2b00      	cmp	r3, #0
 800b924:	bfcc      	ite	gt
 800b926:	461e      	movgt	r6, r3
 800b928:	2601      	movle	r6, #1
 800b92a:	4456      	add	r6, sl
 800b92c:	2700      	movs	r7, #0
 800b92e:	4649      	mov	r1, r9
 800b930:	2201      	movs	r2, #1
 800b932:	4658      	mov	r0, fp
 800b934:	f000 fef0 	bl	800c718 <__lshift>
 800b938:	4621      	mov	r1, r4
 800b93a:	4681      	mov	r9, r0
 800b93c:	f000 ff58 	bl	800c7f0 <__mcmp>
 800b940:	2800      	cmp	r0, #0
 800b942:	dcb0      	bgt.n	800b8a6 <_dtoa_r+0xa5e>
 800b944:	d102      	bne.n	800b94c <_dtoa_r+0xb04>
 800b946:	f018 0f01 	tst.w	r8, #1
 800b94a:	d1ac      	bne.n	800b8a6 <_dtoa_r+0xa5e>
 800b94c:	4633      	mov	r3, r6
 800b94e:	461e      	mov	r6, r3
 800b950:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b954:	2a30      	cmp	r2, #48	@ 0x30
 800b956:	d0fa      	beq.n	800b94e <_dtoa_r+0xb06>
 800b958:	e5c2      	b.n	800b4e0 <_dtoa_r+0x698>
 800b95a:	459a      	cmp	sl, r3
 800b95c:	d1a4      	bne.n	800b8a8 <_dtoa_r+0xa60>
 800b95e:	9b04      	ldr	r3, [sp, #16]
 800b960:	3301      	adds	r3, #1
 800b962:	9304      	str	r3, [sp, #16]
 800b964:	2331      	movs	r3, #49	@ 0x31
 800b966:	f88a 3000 	strb.w	r3, [sl]
 800b96a:	e5b9      	b.n	800b4e0 <_dtoa_r+0x698>
 800b96c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800b96e:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800b9cc <_dtoa_r+0xb84>
 800b972:	b11b      	cbz	r3, 800b97c <_dtoa_r+0xb34>
 800b974:	f10a 0308 	add.w	r3, sl, #8
 800b978:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800b97a:	6013      	str	r3, [r2, #0]
 800b97c:	4650      	mov	r0, sl
 800b97e:	b019      	add	sp, #100	@ 0x64
 800b980:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b984:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b986:	2b01      	cmp	r3, #1
 800b988:	f77f ae37 	ble.w	800b5fa <_dtoa_r+0x7b2>
 800b98c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b98e:	930a      	str	r3, [sp, #40]	@ 0x28
 800b990:	2001      	movs	r0, #1
 800b992:	e655      	b.n	800b640 <_dtoa_r+0x7f8>
 800b994:	9b00      	ldr	r3, [sp, #0]
 800b996:	2b00      	cmp	r3, #0
 800b998:	f77f aed6 	ble.w	800b748 <_dtoa_r+0x900>
 800b99c:	4656      	mov	r6, sl
 800b99e:	4621      	mov	r1, r4
 800b9a0:	4648      	mov	r0, r9
 800b9a2:	f7ff f9c7 	bl	800ad34 <quorem>
 800b9a6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800b9aa:	f806 8b01 	strb.w	r8, [r6], #1
 800b9ae:	9b00      	ldr	r3, [sp, #0]
 800b9b0:	eba6 020a 	sub.w	r2, r6, sl
 800b9b4:	4293      	cmp	r3, r2
 800b9b6:	ddb3      	ble.n	800b920 <_dtoa_r+0xad8>
 800b9b8:	4649      	mov	r1, r9
 800b9ba:	2300      	movs	r3, #0
 800b9bc:	220a      	movs	r2, #10
 800b9be:	4658      	mov	r0, fp
 800b9c0:	f000 fcb4 	bl	800c32c <__multadd>
 800b9c4:	4681      	mov	r9, r0
 800b9c6:	e7ea      	b.n	800b99e <_dtoa_r+0xb56>
 800b9c8:	0800ecbc 	.word	0x0800ecbc
 800b9cc:	0800ec40 	.word	0x0800ec40

0800b9d0 <_free_r>:
 800b9d0:	b538      	push	{r3, r4, r5, lr}
 800b9d2:	4605      	mov	r5, r0
 800b9d4:	2900      	cmp	r1, #0
 800b9d6:	d041      	beq.n	800ba5c <_free_r+0x8c>
 800b9d8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b9dc:	1f0c      	subs	r4, r1, #4
 800b9de:	2b00      	cmp	r3, #0
 800b9e0:	bfb8      	it	lt
 800b9e2:	18e4      	addlt	r4, r4, r3
 800b9e4:	f000 fc34 	bl	800c250 <__malloc_lock>
 800b9e8:	4a1d      	ldr	r2, [pc, #116]	@ (800ba60 <_free_r+0x90>)
 800b9ea:	6813      	ldr	r3, [r2, #0]
 800b9ec:	b933      	cbnz	r3, 800b9fc <_free_r+0x2c>
 800b9ee:	6063      	str	r3, [r4, #4]
 800b9f0:	6014      	str	r4, [r2, #0]
 800b9f2:	4628      	mov	r0, r5
 800b9f4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b9f8:	f000 bc30 	b.w	800c25c <__malloc_unlock>
 800b9fc:	42a3      	cmp	r3, r4
 800b9fe:	d908      	bls.n	800ba12 <_free_r+0x42>
 800ba00:	6820      	ldr	r0, [r4, #0]
 800ba02:	1821      	adds	r1, r4, r0
 800ba04:	428b      	cmp	r3, r1
 800ba06:	bf01      	itttt	eq
 800ba08:	6819      	ldreq	r1, [r3, #0]
 800ba0a:	685b      	ldreq	r3, [r3, #4]
 800ba0c:	1809      	addeq	r1, r1, r0
 800ba0e:	6021      	streq	r1, [r4, #0]
 800ba10:	e7ed      	b.n	800b9ee <_free_r+0x1e>
 800ba12:	461a      	mov	r2, r3
 800ba14:	685b      	ldr	r3, [r3, #4]
 800ba16:	b10b      	cbz	r3, 800ba1c <_free_r+0x4c>
 800ba18:	42a3      	cmp	r3, r4
 800ba1a:	d9fa      	bls.n	800ba12 <_free_r+0x42>
 800ba1c:	6811      	ldr	r1, [r2, #0]
 800ba1e:	1850      	adds	r0, r2, r1
 800ba20:	42a0      	cmp	r0, r4
 800ba22:	d10b      	bne.n	800ba3c <_free_r+0x6c>
 800ba24:	6820      	ldr	r0, [r4, #0]
 800ba26:	4401      	add	r1, r0
 800ba28:	1850      	adds	r0, r2, r1
 800ba2a:	4283      	cmp	r3, r0
 800ba2c:	6011      	str	r1, [r2, #0]
 800ba2e:	d1e0      	bne.n	800b9f2 <_free_r+0x22>
 800ba30:	6818      	ldr	r0, [r3, #0]
 800ba32:	685b      	ldr	r3, [r3, #4]
 800ba34:	6053      	str	r3, [r2, #4]
 800ba36:	4408      	add	r0, r1
 800ba38:	6010      	str	r0, [r2, #0]
 800ba3a:	e7da      	b.n	800b9f2 <_free_r+0x22>
 800ba3c:	d902      	bls.n	800ba44 <_free_r+0x74>
 800ba3e:	230c      	movs	r3, #12
 800ba40:	602b      	str	r3, [r5, #0]
 800ba42:	e7d6      	b.n	800b9f2 <_free_r+0x22>
 800ba44:	6820      	ldr	r0, [r4, #0]
 800ba46:	1821      	adds	r1, r4, r0
 800ba48:	428b      	cmp	r3, r1
 800ba4a:	bf04      	itt	eq
 800ba4c:	6819      	ldreq	r1, [r3, #0]
 800ba4e:	685b      	ldreq	r3, [r3, #4]
 800ba50:	6063      	str	r3, [r4, #4]
 800ba52:	bf04      	itt	eq
 800ba54:	1809      	addeq	r1, r1, r0
 800ba56:	6021      	streq	r1, [r4, #0]
 800ba58:	6054      	str	r4, [r2, #4]
 800ba5a:	e7ca      	b.n	800b9f2 <_free_r+0x22>
 800ba5c:	bd38      	pop	{r3, r4, r5, pc}
 800ba5e:	bf00      	nop
 800ba60:	20000bd4 	.word	0x20000bd4

0800ba64 <rshift>:
 800ba64:	6903      	ldr	r3, [r0, #16]
 800ba66:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800ba6a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800ba6e:	ea4f 1261 	mov.w	r2, r1, asr #5
 800ba72:	f100 0414 	add.w	r4, r0, #20
 800ba76:	dd45      	ble.n	800bb04 <rshift+0xa0>
 800ba78:	f011 011f 	ands.w	r1, r1, #31
 800ba7c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800ba80:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800ba84:	d10c      	bne.n	800baa0 <rshift+0x3c>
 800ba86:	f100 0710 	add.w	r7, r0, #16
 800ba8a:	4629      	mov	r1, r5
 800ba8c:	42b1      	cmp	r1, r6
 800ba8e:	d334      	bcc.n	800bafa <rshift+0x96>
 800ba90:	1a9b      	subs	r3, r3, r2
 800ba92:	009b      	lsls	r3, r3, #2
 800ba94:	1eea      	subs	r2, r5, #3
 800ba96:	4296      	cmp	r6, r2
 800ba98:	bf38      	it	cc
 800ba9a:	2300      	movcc	r3, #0
 800ba9c:	4423      	add	r3, r4
 800ba9e:	e015      	b.n	800bacc <rshift+0x68>
 800baa0:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800baa4:	f1c1 0820 	rsb	r8, r1, #32
 800baa8:	40cf      	lsrs	r7, r1
 800baaa:	f105 0e04 	add.w	lr, r5, #4
 800baae:	46a1      	mov	r9, r4
 800bab0:	4576      	cmp	r6, lr
 800bab2:	46f4      	mov	ip, lr
 800bab4:	d815      	bhi.n	800bae2 <rshift+0x7e>
 800bab6:	1a9a      	subs	r2, r3, r2
 800bab8:	0092      	lsls	r2, r2, #2
 800baba:	3a04      	subs	r2, #4
 800babc:	3501      	adds	r5, #1
 800babe:	42ae      	cmp	r6, r5
 800bac0:	bf38      	it	cc
 800bac2:	2200      	movcc	r2, #0
 800bac4:	18a3      	adds	r3, r4, r2
 800bac6:	50a7      	str	r7, [r4, r2]
 800bac8:	b107      	cbz	r7, 800bacc <rshift+0x68>
 800baca:	3304      	adds	r3, #4
 800bacc:	1b1a      	subs	r2, r3, r4
 800bace:	42a3      	cmp	r3, r4
 800bad0:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800bad4:	bf08      	it	eq
 800bad6:	2300      	moveq	r3, #0
 800bad8:	6102      	str	r2, [r0, #16]
 800bada:	bf08      	it	eq
 800badc:	6143      	streq	r3, [r0, #20]
 800bade:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800bae2:	f8dc c000 	ldr.w	ip, [ip]
 800bae6:	fa0c fc08 	lsl.w	ip, ip, r8
 800baea:	ea4c 0707 	orr.w	r7, ip, r7
 800baee:	f849 7b04 	str.w	r7, [r9], #4
 800baf2:	f85e 7b04 	ldr.w	r7, [lr], #4
 800baf6:	40cf      	lsrs	r7, r1
 800baf8:	e7da      	b.n	800bab0 <rshift+0x4c>
 800bafa:	f851 cb04 	ldr.w	ip, [r1], #4
 800bafe:	f847 cf04 	str.w	ip, [r7, #4]!
 800bb02:	e7c3      	b.n	800ba8c <rshift+0x28>
 800bb04:	4623      	mov	r3, r4
 800bb06:	e7e1      	b.n	800bacc <rshift+0x68>

0800bb08 <__hexdig_fun>:
 800bb08:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800bb0c:	2b09      	cmp	r3, #9
 800bb0e:	d802      	bhi.n	800bb16 <__hexdig_fun+0xe>
 800bb10:	3820      	subs	r0, #32
 800bb12:	b2c0      	uxtb	r0, r0
 800bb14:	4770      	bx	lr
 800bb16:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800bb1a:	2b05      	cmp	r3, #5
 800bb1c:	d801      	bhi.n	800bb22 <__hexdig_fun+0x1a>
 800bb1e:	3847      	subs	r0, #71	@ 0x47
 800bb20:	e7f7      	b.n	800bb12 <__hexdig_fun+0xa>
 800bb22:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800bb26:	2b05      	cmp	r3, #5
 800bb28:	d801      	bhi.n	800bb2e <__hexdig_fun+0x26>
 800bb2a:	3827      	subs	r0, #39	@ 0x27
 800bb2c:	e7f1      	b.n	800bb12 <__hexdig_fun+0xa>
 800bb2e:	2000      	movs	r0, #0
 800bb30:	4770      	bx	lr
	...

0800bb34 <__gethex>:
 800bb34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bb38:	b085      	sub	sp, #20
 800bb3a:	468a      	mov	sl, r1
 800bb3c:	9302      	str	r3, [sp, #8]
 800bb3e:	680b      	ldr	r3, [r1, #0]
 800bb40:	9001      	str	r0, [sp, #4]
 800bb42:	4690      	mov	r8, r2
 800bb44:	1c9c      	adds	r4, r3, #2
 800bb46:	46a1      	mov	r9, r4
 800bb48:	f814 0b01 	ldrb.w	r0, [r4], #1
 800bb4c:	2830      	cmp	r0, #48	@ 0x30
 800bb4e:	d0fa      	beq.n	800bb46 <__gethex+0x12>
 800bb50:	eba9 0303 	sub.w	r3, r9, r3
 800bb54:	f1a3 0b02 	sub.w	fp, r3, #2
 800bb58:	f7ff ffd6 	bl	800bb08 <__hexdig_fun>
 800bb5c:	4605      	mov	r5, r0
 800bb5e:	2800      	cmp	r0, #0
 800bb60:	d168      	bne.n	800bc34 <__gethex+0x100>
 800bb62:	49a0      	ldr	r1, [pc, #640]	@ (800bde4 <__gethex+0x2b0>)
 800bb64:	2201      	movs	r2, #1
 800bb66:	4648      	mov	r0, r9
 800bb68:	f7ff f822 	bl	800abb0 <strncmp>
 800bb6c:	4607      	mov	r7, r0
 800bb6e:	2800      	cmp	r0, #0
 800bb70:	d167      	bne.n	800bc42 <__gethex+0x10e>
 800bb72:	f899 0001 	ldrb.w	r0, [r9, #1]
 800bb76:	4626      	mov	r6, r4
 800bb78:	f7ff ffc6 	bl	800bb08 <__hexdig_fun>
 800bb7c:	2800      	cmp	r0, #0
 800bb7e:	d062      	beq.n	800bc46 <__gethex+0x112>
 800bb80:	4623      	mov	r3, r4
 800bb82:	7818      	ldrb	r0, [r3, #0]
 800bb84:	2830      	cmp	r0, #48	@ 0x30
 800bb86:	4699      	mov	r9, r3
 800bb88:	f103 0301 	add.w	r3, r3, #1
 800bb8c:	d0f9      	beq.n	800bb82 <__gethex+0x4e>
 800bb8e:	f7ff ffbb 	bl	800bb08 <__hexdig_fun>
 800bb92:	fab0 f580 	clz	r5, r0
 800bb96:	096d      	lsrs	r5, r5, #5
 800bb98:	f04f 0b01 	mov.w	fp, #1
 800bb9c:	464a      	mov	r2, r9
 800bb9e:	4616      	mov	r6, r2
 800bba0:	3201      	adds	r2, #1
 800bba2:	7830      	ldrb	r0, [r6, #0]
 800bba4:	f7ff ffb0 	bl	800bb08 <__hexdig_fun>
 800bba8:	2800      	cmp	r0, #0
 800bbaa:	d1f8      	bne.n	800bb9e <__gethex+0x6a>
 800bbac:	498d      	ldr	r1, [pc, #564]	@ (800bde4 <__gethex+0x2b0>)
 800bbae:	2201      	movs	r2, #1
 800bbb0:	4630      	mov	r0, r6
 800bbb2:	f7fe fffd 	bl	800abb0 <strncmp>
 800bbb6:	2800      	cmp	r0, #0
 800bbb8:	d13f      	bne.n	800bc3a <__gethex+0x106>
 800bbba:	b944      	cbnz	r4, 800bbce <__gethex+0x9a>
 800bbbc:	1c74      	adds	r4, r6, #1
 800bbbe:	4622      	mov	r2, r4
 800bbc0:	4616      	mov	r6, r2
 800bbc2:	3201      	adds	r2, #1
 800bbc4:	7830      	ldrb	r0, [r6, #0]
 800bbc6:	f7ff ff9f 	bl	800bb08 <__hexdig_fun>
 800bbca:	2800      	cmp	r0, #0
 800bbcc:	d1f8      	bne.n	800bbc0 <__gethex+0x8c>
 800bbce:	1ba4      	subs	r4, r4, r6
 800bbd0:	00a7      	lsls	r7, r4, #2
 800bbd2:	7833      	ldrb	r3, [r6, #0]
 800bbd4:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800bbd8:	2b50      	cmp	r3, #80	@ 0x50
 800bbda:	d13e      	bne.n	800bc5a <__gethex+0x126>
 800bbdc:	7873      	ldrb	r3, [r6, #1]
 800bbde:	2b2b      	cmp	r3, #43	@ 0x2b
 800bbe0:	d033      	beq.n	800bc4a <__gethex+0x116>
 800bbe2:	2b2d      	cmp	r3, #45	@ 0x2d
 800bbe4:	d034      	beq.n	800bc50 <__gethex+0x11c>
 800bbe6:	1c71      	adds	r1, r6, #1
 800bbe8:	2400      	movs	r4, #0
 800bbea:	7808      	ldrb	r0, [r1, #0]
 800bbec:	f7ff ff8c 	bl	800bb08 <__hexdig_fun>
 800bbf0:	1e43      	subs	r3, r0, #1
 800bbf2:	b2db      	uxtb	r3, r3
 800bbf4:	2b18      	cmp	r3, #24
 800bbf6:	d830      	bhi.n	800bc5a <__gethex+0x126>
 800bbf8:	f1a0 0210 	sub.w	r2, r0, #16
 800bbfc:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800bc00:	f7ff ff82 	bl	800bb08 <__hexdig_fun>
 800bc04:	f100 3cff 	add.w	ip, r0, #4294967295
 800bc08:	fa5f fc8c 	uxtb.w	ip, ip
 800bc0c:	f1bc 0f18 	cmp.w	ip, #24
 800bc10:	f04f 030a 	mov.w	r3, #10
 800bc14:	d91e      	bls.n	800bc54 <__gethex+0x120>
 800bc16:	b104      	cbz	r4, 800bc1a <__gethex+0xe6>
 800bc18:	4252      	negs	r2, r2
 800bc1a:	4417      	add	r7, r2
 800bc1c:	f8ca 1000 	str.w	r1, [sl]
 800bc20:	b1ed      	cbz	r5, 800bc5e <__gethex+0x12a>
 800bc22:	f1bb 0f00 	cmp.w	fp, #0
 800bc26:	bf0c      	ite	eq
 800bc28:	2506      	moveq	r5, #6
 800bc2a:	2500      	movne	r5, #0
 800bc2c:	4628      	mov	r0, r5
 800bc2e:	b005      	add	sp, #20
 800bc30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bc34:	2500      	movs	r5, #0
 800bc36:	462c      	mov	r4, r5
 800bc38:	e7b0      	b.n	800bb9c <__gethex+0x68>
 800bc3a:	2c00      	cmp	r4, #0
 800bc3c:	d1c7      	bne.n	800bbce <__gethex+0x9a>
 800bc3e:	4627      	mov	r7, r4
 800bc40:	e7c7      	b.n	800bbd2 <__gethex+0x9e>
 800bc42:	464e      	mov	r6, r9
 800bc44:	462f      	mov	r7, r5
 800bc46:	2501      	movs	r5, #1
 800bc48:	e7c3      	b.n	800bbd2 <__gethex+0x9e>
 800bc4a:	2400      	movs	r4, #0
 800bc4c:	1cb1      	adds	r1, r6, #2
 800bc4e:	e7cc      	b.n	800bbea <__gethex+0xb6>
 800bc50:	2401      	movs	r4, #1
 800bc52:	e7fb      	b.n	800bc4c <__gethex+0x118>
 800bc54:	fb03 0002 	mla	r0, r3, r2, r0
 800bc58:	e7ce      	b.n	800bbf8 <__gethex+0xc4>
 800bc5a:	4631      	mov	r1, r6
 800bc5c:	e7de      	b.n	800bc1c <__gethex+0xe8>
 800bc5e:	eba6 0309 	sub.w	r3, r6, r9
 800bc62:	3b01      	subs	r3, #1
 800bc64:	4629      	mov	r1, r5
 800bc66:	2b07      	cmp	r3, #7
 800bc68:	dc0a      	bgt.n	800bc80 <__gethex+0x14c>
 800bc6a:	9801      	ldr	r0, [sp, #4]
 800bc6c:	f000 fafc 	bl	800c268 <_Balloc>
 800bc70:	4604      	mov	r4, r0
 800bc72:	b940      	cbnz	r0, 800bc86 <__gethex+0x152>
 800bc74:	4b5c      	ldr	r3, [pc, #368]	@ (800bde8 <__gethex+0x2b4>)
 800bc76:	4602      	mov	r2, r0
 800bc78:	21e4      	movs	r1, #228	@ 0xe4
 800bc7a:	485c      	ldr	r0, [pc, #368]	@ (800bdec <__gethex+0x2b8>)
 800bc7c:	f001 fd6e 	bl	800d75c <__assert_func>
 800bc80:	3101      	adds	r1, #1
 800bc82:	105b      	asrs	r3, r3, #1
 800bc84:	e7ef      	b.n	800bc66 <__gethex+0x132>
 800bc86:	f100 0a14 	add.w	sl, r0, #20
 800bc8a:	2300      	movs	r3, #0
 800bc8c:	4655      	mov	r5, sl
 800bc8e:	469b      	mov	fp, r3
 800bc90:	45b1      	cmp	r9, r6
 800bc92:	d337      	bcc.n	800bd04 <__gethex+0x1d0>
 800bc94:	f845 bb04 	str.w	fp, [r5], #4
 800bc98:	eba5 050a 	sub.w	r5, r5, sl
 800bc9c:	10ad      	asrs	r5, r5, #2
 800bc9e:	6125      	str	r5, [r4, #16]
 800bca0:	4658      	mov	r0, fp
 800bca2:	f000 fbd3 	bl	800c44c <__hi0bits>
 800bca6:	016d      	lsls	r5, r5, #5
 800bca8:	f8d8 6000 	ldr.w	r6, [r8]
 800bcac:	1a2d      	subs	r5, r5, r0
 800bcae:	42b5      	cmp	r5, r6
 800bcb0:	dd54      	ble.n	800bd5c <__gethex+0x228>
 800bcb2:	1bad      	subs	r5, r5, r6
 800bcb4:	4629      	mov	r1, r5
 800bcb6:	4620      	mov	r0, r4
 800bcb8:	f000 ff67 	bl	800cb8a <__any_on>
 800bcbc:	4681      	mov	r9, r0
 800bcbe:	b178      	cbz	r0, 800bce0 <__gethex+0x1ac>
 800bcc0:	1e6b      	subs	r3, r5, #1
 800bcc2:	1159      	asrs	r1, r3, #5
 800bcc4:	f003 021f 	and.w	r2, r3, #31
 800bcc8:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800bccc:	f04f 0901 	mov.w	r9, #1
 800bcd0:	fa09 f202 	lsl.w	r2, r9, r2
 800bcd4:	420a      	tst	r2, r1
 800bcd6:	d003      	beq.n	800bce0 <__gethex+0x1ac>
 800bcd8:	454b      	cmp	r3, r9
 800bcda:	dc36      	bgt.n	800bd4a <__gethex+0x216>
 800bcdc:	f04f 0902 	mov.w	r9, #2
 800bce0:	4629      	mov	r1, r5
 800bce2:	4620      	mov	r0, r4
 800bce4:	f7ff febe 	bl	800ba64 <rshift>
 800bce8:	442f      	add	r7, r5
 800bcea:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800bcee:	42bb      	cmp	r3, r7
 800bcf0:	da42      	bge.n	800bd78 <__gethex+0x244>
 800bcf2:	9801      	ldr	r0, [sp, #4]
 800bcf4:	4621      	mov	r1, r4
 800bcf6:	f000 faf7 	bl	800c2e8 <_Bfree>
 800bcfa:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800bcfc:	2300      	movs	r3, #0
 800bcfe:	6013      	str	r3, [r2, #0]
 800bd00:	25a3      	movs	r5, #163	@ 0xa3
 800bd02:	e793      	b.n	800bc2c <__gethex+0xf8>
 800bd04:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800bd08:	2a2e      	cmp	r2, #46	@ 0x2e
 800bd0a:	d012      	beq.n	800bd32 <__gethex+0x1fe>
 800bd0c:	2b20      	cmp	r3, #32
 800bd0e:	d104      	bne.n	800bd1a <__gethex+0x1e6>
 800bd10:	f845 bb04 	str.w	fp, [r5], #4
 800bd14:	f04f 0b00 	mov.w	fp, #0
 800bd18:	465b      	mov	r3, fp
 800bd1a:	7830      	ldrb	r0, [r6, #0]
 800bd1c:	9303      	str	r3, [sp, #12]
 800bd1e:	f7ff fef3 	bl	800bb08 <__hexdig_fun>
 800bd22:	9b03      	ldr	r3, [sp, #12]
 800bd24:	f000 000f 	and.w	r0, r0, #15
 800bd28:	4098      	lsls	r0, r3
 800bd2a:	ea4b 0b00 	orr.w	fp, fp, r0
 800bd2e:	3304      	adds	r3, #4
 800bd30:	e7ae      	b.n	800bc90 <__gethex+0x15c>
 800bd32:	45b1      	cmp	r9, r6
 800bd34:	d8ea      	bhi.n	800bd0c <__gethex+0x1d8>
 800bd36:	492b      	ldr	r1, [pc, #172]	@ (800bde4 <__gethex+0x2b0>)
 800bd38:	9303      	str	r3, [sp, #12]
 800bd3a:	2201      	movs	r2, #1
 800bd3c:	4630      	mov	r0, r6
 800bd3e:	f7fe ff37 	bl	800abb0 <strncmp>
 800bd42:	9b03      	ldr	r3, [sp, #12]
 800bd44:	2800      	cmp	r0, #0
 800bd46:	d1e1      	bne.n	800bd0c <__gethex+0x1d8>
 800bd48:	e7a2      	b.n	800bc90 <__gethex+0x15c>
 800bd4a:	1ea9      	subs	r1, r5, #2
 800bd4c:	4620      	mov	r0, r4
 800bd4e:	f000 ff1c 	bl	800cb8a <__any_on>
 800bd52:	2800      	cmp	r0, #0
 800bd54:	d0c2      	beq.n	800bcdc <__gethex+0x1a8>
 800bd56:	f04f 0903 	mov.w	r9, #3
 800bd5a:	e7c1      	b.n	800bce0 <__gethex+0x1ac>
 800bd5c:	da09      	bge.n	800bd72 <__gethex+0x23e>
 800bd5e:	1b75      	subs	r5, r6, r5
 800bd60:	4621      	mov	r1, r4
 800bd62:	9801      	ldr	r0, [sp, #4]
 800bd64:	462a      	mov	r2, r5
 800bd66:	f000 fcd7 	bl	800c718 <__lshift>
 800bd6a:	1b7f      	subs	r7, r7, r5
 800bd6c:	4604      	mov	r4, r0
 800bd6e:	f100 0a14 	add.w	sl, r0, #20
 800bd72:	f04f 0900 	mov.w	r9, #0
 800bd76:	e7b8      	b.n	800bcea <__gethex+0x1b6>
 800bd78:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800bd7c:	42bd      	cmp	r5, r7
 800bd7e:	dd6f      	ble.n	800be60 <__gethex+0x32c>
 800bd80:	1bed      	subs	r5, r5, r7
 800bd82:	42ae      	cmp	r6, r5
 800bd84:	dc34      	bgt.n	800bdf0 <__gethex+0x2bc>
 800bd86:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800bd8a:	2b02      	cmp	r3, #2
 800bd8c:	d022      	beq.n	800bdd4 <__gethex+0x2a0>
 800bd8e:	2b03      	cmp	r3, #3
 800bd90:	d024      	beq.n	800bddc <__gethex+0x2a8>
 800bd92:	2b01      	cmp	r3, #1
 800bd94:	d115      	bne.n	800bdc2 <__gethex+0x28e>
 800bd96:	42ae      	cmp	r6, r5
 800bd98:	d113      	bne.n	800bdc2 <__gethex+0x28e>
 800bd9a:	2e01      	cmp	r6, #1
 800bd9c:	d10b      	bne.n	800bdb6 <__gethex+0x282>
 800bd9e:	9a02      	ldr	r2, [sp, #8]
 800bda0:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800bda4:	6013      	str	r3, [r2, #0]
 800bda6:	2301      	movs	r3, #1
 800bda8:	6123      	str	r3, [r4, #16]
 800bdaa:	f8ca 3000 	str.w	r3, [sl]
 800bdae:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800bdb0:	2562      	movs	r5, #98	@ 0x62
 800bdb2:	601c      	str	r4, [r3, #0]
 800bdb4:	e73a      	b.n	800bc2c <__gethex+0xf8>
 800bdb6:	1e71      	subs	r1, r6, #1
 800bdb8:	4620      	mov	r0, r4
 800bdba:	f000 fee6 	bl	800cb8a <__any_on>
 800bdbe:	2800      	cmp	r0, #0
 800bdc0:	d1ed      	bne.n	800bd9e <__gethex+0x26a>
 800bdc2:	9801      	ldr	r0, [sp, #4]
 800bdc4:	4621      	mov	r1, r4
 800bdc6:	f000 fa8f 	bl	800c2e8 <_Bfree>
 800bdca:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800bdcc:	2300      	movs	r3, #0
 800bdce:	6013      	str	r3, [r2, #0]
 800bdd0:	2550      	movs	r5, #80	@ 0x50
 800bdd2:	e72b      	b.n	800bc2c <__gethex+0xf8>
 800bdd4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bdd6:	2b00      	cmp	r3, #0
 800bdd8:	d1f3      	bne.n	800bdc2 <__gethex+0x28e>
 800bdda:	e7e0      	b.n	800bd9e <__gethex+0x26a>
 800bddc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bdde:	2b00      	cmp	r3, #0
 800bde0:	d1dd      	bne.n	800bd9e <__gethex+0x26a>
 800bde2:	e7ee      	b.n	800bdc2 <__gethex+0x28e>
 800bde4:	0800eaac 	.word	0x0800eaac
 800bde8:	0800ecbc 	.word	0x0800ecbc
 800bdec:	0800eccd 	.word	0x0800eccd
 800bdf0:	1e6f      	subs	r7, r5, #1
 800bdf2:	f1b9 0f00 	cmp.w	r9, #0
 800bdf6:	d130      	bne.n	800be5a <__gethex+0x326>
 800bdf8:	b127      	cbz	r7, 800be04 <__gethex+0x2d0>
 800bdfa:	4639      	mov	r1, r7
 800bdfc:	4620      	mov	r0, r4
 800bdfe:	f000 fec4 	bl	800cb8a <__any_on>
 800be02:	4681      	mov	r9, r0
 800be04:	117a      	asrs	r2, r7, #5
 800be06:	2301      	movs	r3, #1
 800be08:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800be0c:	f007 071f 	and.w	r7, r7, #31
 800be10:	40bb      	lsls	r3, r7
 800be12:	4213      	tst	r3, r2
 800be14:	4629      	mov	r1, r5
 800be16:	4620      	mov	r0, r4
 800be18:	bf18      	it	ne
 800be1a:	f049 0902 	orrne.w	r9, r9, #2
 800be1e:	f7ff fe21 	bl	800ba64 <rshift>
 800be22:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800be26:	1b76      	subs	r6, r6, r5
 800be28:	2502      	movs	r5, #2
 800be2a:	f1b9 0f00 	cmp.w	r9, #0
 800be2e:	d047      	beq.n	800bec0 <__gethex+0x38c>
 800be30:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800be34:	2b02      	cmp	r3, #2
 800be36:	d015      	beq.n	800be64 <__gethex+0x330>
 800be38:	2b03      	cmp	r3, #3
 800be3a:	d017      	beq.n	800be6c <__gethex+0x338>
 800be3c:	2b01      	cmp	r3, #1
 800be3e:	d109      	bne.n	800be54 <__gethex+0x320>
 800be40:	f019 0f02 	tst.w	r9, #2
 800be44:	d006      	beq.n	800be54 <__gethex+0x320>
 800be46:	f8da 3000 	ldr.w	r3, [sl]
 800be4a:	ea49 0903 	orr.w	r9, r9, r3
 800be4e:	f019 0f01 	tst.w	r9, #1
 800be52:	d10e      	bne.n	800be72 <__gethex+0x33e>
 800be54:	f045 0510 	orr.w	r5, r5, #16
 800be58:	e032      	b.n	800bec0 <__gethex+0x38c>
 800be5a:	f04f 0901 	mov.w	r9, #1
 800be5e:	e7d1      	b.n	800be04 <__gethex+0x2d0>
 800be60:	2501      	movs	r5, #1
 800be62:	e7e2      	b.n	800be2a <__gethex+0x2f6>
 800be64:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800be66:	f1c3 0301 	rsb	r3, r3, #1
 800be6a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800be6c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800be6e:	2b00      	cmp	r3, #0
 800be70:	d0f0      	beq.n	800be54 <__gethex+0x320>
 800be72:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800be76:	f104 0314 	add.w	r3, r4, #20
 800be7a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800be7e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800be82:	f04f 0c00 	mov.w	ip, #0
 800be86:	4618      	mov	r0, r3
 800be88:	f853 2b04 	ldr.w	r2, [r3], #4
 800be8c:	f1b2 3fff 	cmp.w	r2, #4294967295
 800be90:	d01b      	beq.n	800beca <__gethex+0x396>
 800be92:	3201      	adds	r2, #1
 800be94:	6002      	str	r2, [r0, #0]
 800be96:	2d02      	cmp	r5, #2
 800be98:	f104 0314 	add.w	r3, r4, #20
 800be9c:	d13c      	bne.n	800bf18 <__gethex+0x3e4>
 800be9e:	f8d8 2000 	ldr.w	r2, [r8]
 800bea2:	3a01      	subs	r2, #1
 800bea4:	42b2      	cmp	r2, r6
 800bea6:	d109      	bne.n	800bebc <__gethex+0x388>
 800bea8:	1171      	asrs	r1, r6, #5
 800beaa:	2201      	movs	r2, #1
 800beac:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800beb0:	f006 061f 	and.w	r6, r6, #31
 800beb4:	fa02 f606 	lsl.w	r6, r2, r6
 800beb8:	421e      	tst	r6, r3
 800beba:	d13a      	bne.n	800bf32 <__gethex+0x3fe>
 800bebc:	f045 0520 	orr.w	r5, r5, #32
 800bec0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800bec2:	601c      	str	r4, [r3, #0]
 800bec4:	9b02      	ldr	r3, [sp, #8]
 800bec6:	601f      	str	r7, [r3, #0]
 800bec8:	e6b0      	b.n	800bc2c <__gethex+0xf8>
 800beca:	4299      	cmp	r1, r3
 800becc:	f843 cc04 	str.w	ip, [r3, #-4]
 800bed0:	d8d9      	bhi.n	800be86 <__gethex+0x352>
 800bed2:	68a3      	ldr	r3, [r4, #8]
 800bed4:	459b      	cmp	fp, r3
 800bed6:	db17      	blt.n	800bf08 <__gethex+0x3d4>
 800bed8:	6861      	ldr	r1, [r4, #4]
 800beda:	9801      	ldr	r0, [sp, #4]
 800bedc:	3101      	adds	r1, #1
 800bede:	f000 f9c3 	bl	800c268 <_Balloc>
 800bee2:	4681      	mov	r9, r0
 800bee4:	b918      	cbnz	r0, 800beee <__gethex+0x3ba>
 800bee6:	4b1a      	ldr	r3, [pc, #104]	@ (800bf50 <__gethex+0x41c>)
 800bee8:	4602      	mov	r2, r0
 800beea:	2184      	movs	r1, #132	@ 0x84
 800beec:	e6c5      	b.n	800bc7a <__gethex+0x146>
 800beee:	6922      	ldr	r2, [r4, #16]
 800bef0:	3202      	adds	r2, #2
 800bef2:	f104 010c 	add.w	r1, r4, #12
 800bef6:	0092      	lsls	r2, r2, #2
 800bef8:	300c      	adds	r0, #12
 800befa:	f7fe fefe 	bl	800acfa <memcpy>
 800befe:	4621      	mov	r1, r4
 800bf00:	9801      	ldr	r0, [sp, #4]
 800bf02:	f000 f9f1 	bl	800c2e8 <_Bfree>
 800bf06:	464c      	mov	r4, r9
 800bf08:	6923      	ldr	r3, [r4, #16]
 800bf0a:	1c5a      	adds	r2, r3, #1
 800bf0c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800bf10:	6122      	str	r2, [r4, #16]
 800bf12:	2201      	movs	r2, #1
 800bf14:	615a      	str	r2, [r3, #20]
 800bf16:	e7be      	b.n	800be96 <__gethex+0x362>
 800bf18:	6922      	ldr	r2, [r4, #16]
 800bf1a:	455a      	cmp	r2, fp
 800bf1c:	dd0b      	ble.n	800bf36 <__gethex+0x402>
 800bf1e:	2101      	movs	r1, #1
 800bf20:	4620      	mov	r0, r4
 800bf22:	f7ff fd9f 	bl	800ba64 <rshift>
 800bf26:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800bf2a:	3701      	adds	r7, #1
 800bf2c:	42bb      	cmp	r3, r7
 800bf2e:	f6ff aee0 	blt.w	800bcf2 <__gethex+0x1be>
 800bf32:	2501      	movs	r5, #1
 800bf34:	e7c2      	b.n	800bebc <__gethex+0x388>
 800bf36:	f016 061f 	ands.w	r6, r6, #31
 800bf3a:	d0fa      	beq.n	800bf32 <__gethex+0x3fe>
 800bf3c:	4453      	add	r3, sl
 800bf3e:	f1c6 0620 	rsb	r6, r6, #32
 800bf42:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800bf46:	f000 fa81 	bl	800c44c <__hi0bits>
 800bf4a:	42b0      	cmp	r0, r6
 800bf4c:	dbe7      	blt.n	800bf1e <__gethex+0x3ea>
 800bf4e:	e7f0      	b.n	800bf32 <__gethex+0x3fe>
 800bf50:	0800ecbc 	.word	0x0800ecbc

0800bf54 <L_shift>:
 800bf54:	f1c2 0208 	rsb	r2, r2, #8
 800bf58:	0092      	lsls	r2, r2, #2
 800bf5a:	b570      	push	{r4, r5, r6, lr}
 800bf5c:	f1c2 0620 	rsb	r6, r2, #32
 800bf60:	6843      	ldr	r3, [r0, #4]
 800bf62:	6804      	ldr	r4, [r0, #0]
 800bf64:	fa03 f506 	lsl.w	r5, r3, r6
 800bf68:	432c      	orrs	r4, r5
 800bf6a:	40d3      	lsrs	r3, r2
 800bf6c:	6004      	str	r4, [r0, #0]
 800bf6e:	f840 3f04 	str.w	r3, [r0, #4]!
 800bf72:	4288      	cmp	r0, r1
 800bf74:	d3f4      	bcc.n	800bf60 <L_shift+0xc>
 800bf76:	bd70      	pop	{r4, r5, r6, pc}

0800bf78 <__match>:
 800bf78:	b530      	push	{r4, r5, lr}
 800bf7a:	6803      	ldr	r3, [r0, #0]
 800bf7c:	3301      	adds	r3, #1
 800bf7e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bf82:	b914      	cbnz	r4, 800bf8a <__match+0x12>
 800bf84:	6003      	str	r3, [r0, #0]
 800bf86:	2001      	movs	r0, #1
 800bf88:	bd30      	pop	{r4, r5, pc}
 800bf8a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bf8e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800bf92:	2d19      	cmp	r5, #25
 800bf94:	bf98      	it	ls
 800bf96:	3220      	addls	r2, #32
 800bf98:	42a2      	cmp	r2, r4
 800bf9a:	d0f0      	beq.n	800bf7e <__match+0x6>
 800bf9c:	2000      	movs	r0, #0
 800bf9e:	e7f3      	b.n	800bf88 <__match+0x10>

0800bfa0 <__hexnan>:
 800bfa0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bfa4:	680b      	ldr	r3, [r1, #0]
 800bfa6:	6801      	ldr	r1, [r0, #0]
 800bfa8:	115e      	asrs	r6, r3, #5
 800bfaa:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800bfae:	f013 031f 	ands.w	r3, r3, #31
 800bfb2:	b087      	sub	sp, #28
 800bfb4:	bf18      	it	ne
 800bfb6:	3604      	addne	r6, #4
 800bfb8:	2500      	movs	r5, #0
 800bfba:	1f37      	subs	r7, r6, #4
 800bfbc:	4682      	mov	sl, r0
 800bfbe:	4690      	mov	r8, r2
 800bfc0:	9301      	str	r3, [sp, #4]
 800bfc2:	f846 5c04 	str.w	r5, [r6, #-4]
 800bfc6:	46b9      	mov	r9, r7
 800bfc8:	463c      	mov	r4, r7
 800bfca:	9502      	str	r5, [sp, #8]
 800bfcc:	46ab      	mov	fp, r5
 800bfce:	784a      	ldrb	r2, [r1, #1]
 800bfd0:	1c4b      	adds	r3, r1, #1
 800bfd2:	9303      	str	r3, [sp, #12]
 800bfd4:	b342      	cbz	r2, 800c028 <__hexnan+0x88>
 800bfd6:	4610      	mov	r0, r2
 800bfd8:	9105      	str	r1, [sp, #20]
 800bfda:	9204      	str	r2, [sp, #16]
 800bfdc:	f7ff fd94 	bl	800bb08 <__hexdig_fun>
 800bfe0:	2800      	cmp	r0, #0
 800bfe2:	d151      	bne.n	800c088 <__hexnan+0xe8>
 800bfe4:	9a04      	ldr	r2, [sp, #16]
 800bfe6:	9905      	ldr	r1, [sp, #20]
 800bfe8:	2a20      	cmp	r2, #32
 800bfea:	d818      	bhi.n	800c01e <__hexnan+0x7e>
 800bfec:	9b02      	ldr	r3, [sp, #8]
 800bfee:	459b      	cmp	fp, r3
 800bff0:	dd13      	ble.n	800c01a <__hexnan+0x7a>
 800bff2:	454c      	cmp	r4, r9
 800bff4:	d206      	bcs.n	800c004 <__hexnan+0x64>
 800bff6:	2d07      	cmp	r5, #7
 800bff8:	dc04      	bgt.n	800c004 <__hexnan+0x64>
 800bffa:	462a      	mov	r2, r5
 800bffc:	4649      	mov	r1, r9
 800bffe:	4620      	mov	r0, r4
 800c000:	f7ff ffa8 	bl	800bf54 <L_shift>
 800c004:	4544      	cmp	r4, r8
 800c006:	d952      	bls.n	800c0ae <__hexnan+0x10e>
 800c008:	2300      	movs	r3, #0
 800c00a:	f1a4 0904 	sub.w	r9, r4, #4
 800c00e:	f844 3c04 	str.w	r3, [r4, #-4]
 800c012:	f8cd b008 	str.w	fp, [sp, #8]
 800c016:	464c      	mov	r4, r9
 800c018:	461d      	mov	r5, r3
 800c01a:	9903      	ldr	r1, [sp, #12]
 800c01c:	e7d7      	b.n	800bfce <__hexnan+0x2e>
 800c01e:	2a29      	cmp	r2, #41	@ 0x29
 800c020:	d157      	bne.n	800c0d2 <__hexnan+0x132>
 800c022:	3102      	adds	r1, #2
 800c024:	f8ca 1000 	str.w	r1, [sl]
 800c028:	f1bb 0f00 	cmp.w	fp, #0
 800c02c:	d051      	beq.n	800c0d2 <__hexnan+0x132>
 800c02e:	454c      	cmp	r4, r9
 800c030:	d206      	bcs.n	800c040 <__hexnan+0xa0>
 800c032:	2d07      	cmp	r5, #7
 800c034:	dc04      	bgt.n	800c040 <__hexnan+0xa0>
 800c036:	462a      	mov	r2, r5
 800c038:	4649      	mov	r1, r9
 800c03a:	4620      	mov	r0, r4
 800c03c:	f7ff ff8a 	bl	800bf54 <L_shift>
 800c040:	4544      	cmp	r4, r8
 800c042:	d936      	bls.n	800c0b2 <__hexnan+0x112>
 800c044:	f1a8 0204 	sub.w	r2, r8, #4
 800c048:	4623      	mov	r3, r4
 800c04a:	f853 1b04 	ldr.w	r1, [r3], #4
 800c04e:	f842 1f04 	str.w	r1, [r2, #4]!
 800c052:	429f      	cmp	r7, r3
 800c054:	d2f9      	bcs.n	800c04a <__hexnan+0xaa>
 800c056:	1b3b      	subs	r3, r7, r4
 800c058:	f023 0303 	bic.w	r3, r3, #3
 800c05c:	3304      	adds	r3, #4
 800c05e:	3401      	adds	r4, #1
 800c060:	3e03      	subs	r6, #3
 800c062:	42b4      	cmp	r4, r6
 800c064:	bf88      	it	hi
 800c066:	2304      	movhi	r3, #4
 800c068:	4443      	add	r3, r8
 800c06a:	2200      	movs	r2, #0
 800c06c:	f843 2b04 	str.w	r2, [r3], #4
 800c070:	429f      	cmp	r7, r3
 800c072:	d2fb      	bcs.n	800c06c <__hexnan+0xcc>
 800c074:	683b      	ldr	r3, [r7, #0]
 800c076:	b91b      	cbnz	r3, 800c080 <__hexnan+0xe0>
 800c078:	4547      	cmp	r7, r8
 800c07a:	d128      	bne.n	800c0ce <__hexnan+0x12e>
 800c07c:	2301      	movs	r3, #1
 800c07e:	603b      	str	r3, [r7, #0]
 800c080:	2005      	movs	r0, #5
 800c082:	b007      	add	sp, #28
 800c084:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c088:	3501      	adds	r5, #1
 800c08a:	2d08      	cmp	r5, #8
 800c08c:	f10b 0b01 	add.w	fp, fp, #1
 800c090:	dd06      	ble.n	800c0a0 <__hexnan+0x100>
 800c092:	4544      	cmp	r4, r8
 800c094:	d9c1      	bls.n	800c01a <__hexnan+0x7a>
 800c096:	2300      	movs	r3, #0
 800c098:	f844 3c04 	str.w	r3, [r4, #-4]
 800c09c:	2501      	movs	r5, #1
 800c09e:	3c04      	subs	r4, #4
 800c0a0:	6822      	ldr	r2, [r4, #0]
 800c0a2:	f000 000f 	and.w	r0, r0, #15
 800c0a6:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800c0aa:	6020      	str	r0, [r4, #0]
 800c0ac:	e7b5      	b.n	800c01a <__hexnan+0x7a>
 800c0ae:	2508      	movs	r5, #8
 800c0b0:	e7b3      	b.n	800c01a <__hexnan+0x7a>
 800c0b2:	9b01      	ldr	r3, [sp, #4]
 800c0b4:	2b00      	cmp	r3, #0
 800c0b6:	d0dd      	beq.n	800c074 <__hexnan+0xd4>
 800c0b8:	f1c3 0320 	rsb	r3, r3, #32
 800c0bc:	f04f 32ff 	mov.w	r2, #4294967295
 800c0c0:	40da      	lsrs	r2, r3
 800c0c2:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800c0c6:	4013      	ands	r3, r2
 800c0c8:	f846 3c04 	str.w	r3, [r6, #-4]
 800c0cc:	e7d2      	b.n	800c074 <__hexnan+0xd4>
 800c0ce:	3f04      	subs	r7, #4
 800c0d0:	e7d0      	b.n	800c074 <__hexnan+0xd4>
 800c0d2:	2004      	movs	r0, #4
 800c0d4:	e7d5      	b.n	800c082 <__hexnan+0xe2>
	...

0800c0d8 <malloc>:
 800c0d8:	4b02      	ldr	r3, [pc, #8]	@ (800c0e4 <malloc+0xc>)
 800c0da:	4601      	mov	r1, r0
 800c0dc:	6818      	ldr	r0, [r3, #0]
 800c0de:	f000 b825 	b.w	800c12c <_malloc_r>
 800c0e2:	bf00      	nop
 800c0e4:	200001cc 	.word	0x200001cc

0800c0e8 <sbrk_aligned>:
 800c0e8:	b570      	push	{r4, r5, r6, lr}
 800c0ea:	4e0f      	ldr	r6, [pc, #60]	@ (800c128 <sbrk_aligned+0x40>)
 800c0ec:	460c      	mov	r4, r1
 800c0ee:	6831      	ldr	r1, [r6, #0]
 800c0f0:	4605      	mov	r5, r0
 800c0f2:	b911      	cbnz	r1, 800c0fa <sbrk_aligned+0x12>
 800c0f4:	f001 fb22 	bl	800d73c <_sbrk_r>
 800c0f8:	6030      	str	r0, [r6, #0]
 800c0fa:	4621      	mov	r1, r4
 800c0fc:	4628      	mov	r0, r5
 800c0fe:	f001 fb1d 	bl	800d73c <_sbrk_r>
 800c102:	1c43      	adds	r3, r0, #1
 800c104:	d103      	bne.n	800c10e <sbrk_aligned+0x26>
 800c106:	f04f 34ff 	mov.w	r4, #4294967295
 800c10a:	4620      	mov	r0, r4
 800c10c:	bd70      	pop	{r4, r5, r6, pc}
 800c10e:	1cc4      	adds	r4, r0, #3
 800c110:	f024 0403 	bic.w	r4, r4, #3
 800c114:	42a0      	cmp	r0, r4
 800c116:	d0f8      	beq.n	800c10a <sbrk_aligned+0x22>
 800c118:	1a21      	subs	r1, r4, r0
 800c11a:	4628      	mov	r0, r5
 800c11c:	f001 fb0e 	bl	800d73c <_sbrk_r>
 800c120:	3001      	adds	r0, #1
 800c122:	d1f2      	bne.n	800c10a <sbrk_aligned+0x22>
 800c124:	e7ef      	b.n	800c106 <sbrk_aligned+0x1e>
 800c126:	bf00      	nop
 800c128:	20000bd0 	.word	0x20000bd0

0800c12c <_malloc_r>:
 800c12c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c130:	1ccd      	adds	r5, r1, #3
 800c132:	f025 0503 	bic.w	r5, r5, #3
 800c136:	3508      	adds	r5, #8
 800c138:	2d0c      	cmp	r5, #12
 800c13a:	bf38      	it	cc
 800c13c:	250c      	movcc	r5, #12
 800c13e:	2d00      	cmp	r5, #0
 800c140:	4606      	mov	r6, r0
 800c142:	db01      	blt.n	800c148 <_malloc_r+0x1c>
 800c144:	42a9      	cmp	r1, r5
 800c146:	d904      	bls.n	800c152 <_malloc_r+0x26>
 800c148:	230c      	movs	r3, #12
 800c14a:	6033      	str	r3, [r6, #0]
 800c14c:	2000      	movs	r0, #0
 800c14e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c152:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800c228 <_malloc_r+0xfc>
 800c156:	f000 f87b 	bl	800c250 <__malloc_lock>
 800c15a:	f8d8 3000 	ldr.w	r3, [r8]
 800c15e:	461c      	mov	r4, r3
 800c160:	bb44      	cbnz	r4, 800c1b4 <_malloc_r+0x88>
 800c162:	4629      	mov	r1, r5
 800c164:	4630      	mov	r0, r6
 800c166:	f7ff ffbf 	bl	800c0e8 <sbrk_aligned>
 800c16a:	1c43      	adds	r3, r0, #1
 800c16c:	4604      	mov	r4, r0
 800c16e:	d158      	bne.n	800c222 <_malloc_r+0xf6>
 800c170:	f8d8 4000 	ldr.w	r4, [r8]
 800c174:	4627      	mov	r7, r4
 800c176:	2f00      	cmp	r7, #0
 800c178:	d143      	bne.n	800c202 <_malloc_r+0xd6>
 800c17a:	2c00      	cmp	r4, #0
 800c17c:	d04b      	beq.n	800c216 <_malloc_r+0xea>
 800c17e:	6823      	ldr	r3, [r4, #0]
 800c180:	4639      	mov	r1, r7
 800c182:	4630      	mov	r0, r6
 800c184:	eb04 0903 	add.w	r9, r4, r3
 800c188:	f001 fad8 	bl	800d73c <_sbrk_r>
 800c18c:	4581      	cmp	r9, r0
 800c18e:	d142      	bne.n	800c216 <_malloc_r+0xea>
 800c190:	6821      	ldr	r1, [r4, #0]
 800c192:	1a6d      	subs	r5, r5, r1
 800c194:	4629      	mov	r1, r5
 800c196:	4630      	mov	r0, r6
 800c198:	f7ff ffa6 	bl	800c0e8 <sbrk_aligned>
 800c19c:	3001      	adds	r0, #1
 800c19e:	d03a      	beq.n	800c216 <_malloc_r+0xea>
 800c1a0:	6823      	ldr	r3, [r4, #0]
 800c1a2:	442b      	add	r3, r5
 800c1a4:	6023      	str	r3, [r4, #0]
 800c1a6:	f8d8 3000 	ldr.w	r3, [r8]
 800c1aa:	685a      	ldr	r2, [r3, #4]
 800c1ac:	bb62      	cbnz	r2, 800c208 <_malloc_r+0xdc>
 800c1ae:	f8c8 7000 	str.w	r7, [r8]
 800c1b2:	e00f      	b.n	800c1d4 <_malloc_r+0xa8>
 800c1b4:	6822      	ldr	r2, [r4, #0]
 800c1b6:	1b52      	subs	r2, r2, r5
 800c1b8:	d420      	bmi.n	800c1fc <_malloc_r+0xd0>
 800c1ba:	2a0b      	cmp	r2, #11
 800c1bc:	d917      	bls.n	800c1ee <_malloc_r+0xc2>
 800c1be:	1961      	adds	r1, r4, r5
 800c1c0:	42a3      	cmp	r3, r4
 800c1c2:	6025      	str	r5, [r4, #0]
 800c1c4:	bf18      	it	ne
 800c1c6:	6059      	strne	r1, [r3, #4]
 800c1c8:	6863      	ldr	r3, [r4, #4]
 800c1ca:	bf08      	it	eq
 800c1cc:	f8c8 1000 	streq.w	r1, [r8]
 800c1d0:	5162      	str	r2, [r4, r5]
 800c1d2:	604b      	str	r3, [r1, #4]
 800c1d4:	4630      	mov	r0, r6
 800c1d6:	f000 f841 	bl	800c25c <__malloc_unlock>
 800c1da:	f104 000b 	add.w	r0, r4, #11
 800c1de:	1d23      	adds	r3, r4, #4
 800c1e0:	f020 0007 	bic.w	r0, r0, #7
 800c1e4:	1ac2      	subs	r2, r0, r3
 800c1e6:	bf1c      	itt	ne
 800c1e8:	1a1b      	subne	r3, r3, r0
 800c1ea:	50a3      	strne	r3, [r4, r2]
 800c1ec:	e7af      	b.n	800c14e <_malloc_r+0x22>
 800c1ee:	6862      	ldr	r2, [r4, #4]
 800c1f0:	42a3      	cmp	r3, r4
 800c1f2:	bf0c      	ite	eq
 800c1f4:	f8c8 2000 	streq.w	r2, [r8]
 800c1f8:	605a      	strne	r2, [r3, #4]
 800c1fa:	e7eb      	b.n	800c1d4 <_malloc_r+0xa8>
 800c1fc:	4623      	mov	r3, r4
 800c1fe:	6864      	ldr	r4, [r4, #4]
 800c200:	e7ae      	b.n	800c160 <_malloc_r+0x34>
 800c202:	463c      	mov	r4, r7
 800c204:	687f      	ldr	r7, [r7, #4]
 800c206:	e7b6      	b.n	800c176 <_malloc_r+0x4a>
 800c208:	461a      	mov	r2, r3
 800c20a:	685b      	ldr	r3, [r3, #4]
 800c20c:	42a3      	cmp	r3, r4
 800c20e:	d1fb      	bne.n	800c208 <_malloc_r+0xdc>
 800c210:	2300      	movs	r3, #0
 800c212:	6053      	str	r3, [r2, #4]
 800c214:	e7de      	b.n	800c1d4 <_malloc_r+0xa8>
 800c216:	230c      	movs	r3, #12
 800c218:	6033      	str	r3, [r6, #0]
 800c21a:	4630      	mov	r0, r6
 800c21c:	f000 f81e 	bl	800c25c <__malloc_unlock>
 800c220:	e794      	b.n	800c14c <_malloc_r+0x20>
 800c222:	6005      	str	r5, [r0, #0]
 800c224:	e7d6      	b.n	800c1d4 <_malloc_r+0xa8>
 800c226:	bf00      	nop
 800c228:	20000bd4 	.word	0x20000bd4

0800c22c <__ascii_mbtowc>:
 800c22c:	b082      	sub	sp, #8
 800c22e:	b901      	cbnz	r1, 800c232 <__ascii_mbtowc+0x6>
 800c230:	a901      	add	r1, sp, #4
 800c232:	b142      	cbz	r2, 800c246 <__ascii_mbtowc+0x1a>
 800c234:	b14b      	cbz	r3, 800c24a <__ascii_mbtowc+0x1e>
 800c236:	7813      	ldrb	r3, [r2, #0]
 800c238:	600b      	str	r3, [r1, #0]
 800c23a:	7812      	ldrb	r2, [r2, #0]
 800c23c:	1e10      	subs	r0, r2, #0
 800c23e:	bf18      	it	ne
 800c240:	2001      	movne	r0, #1
 800c242:	b002      	add	sp, #8
 800c244:	4770      	bx	lr
 800c246:	4610      	mov	r0, r2
 800c248:	e7fb      	b.n	800c242 <__ascii_mbtowc+0x16>
 800c24a:	f06f 0001 	mvn.w	r0, #1
 800c24e:	e7f8      	b.n	800c242 <__ascii_mbtowc+0x16>

0800c250 <__malloc_lock>:
 800c250:	4801      	ldr	r0, [pc, #4]	@ (800c258 <__malloc_lock+0x8>)
 800c252:	f7fe bd48 	b.w	800ace6 <__retarget_lock_acquire_recursive>
 800c256:	bf00      	nop
 800c258:	20000bcc 	.word	0x20000bcc

0800c25c <__malloc_unlock>:
 800c25c:	4801      	ldr	r0, [pc, #4]	@ (800c264 <__malloc_unlock+0x8>)
 800c25e:	f7fe bd43 	b.w	800ace8 <__retarget_lock_release_recursive>
 800c262:	bf00      	nop
 800c264:	20000bcc 	.word	0x20000bcc

0800c268 <_Balloc>:
 800c268:	b570      	push	{r4, r5, r6, lr}
 800c26a:	69c6      	ldr	r6, [r0, #28]
 800c26c:	4604      	mov	r4, r0
 800c26e:	460d      	mov	r5, r1
 800c270:	b976      	cbnz	r6, 800c290 <_Balloc+0x28>
 800c272:	2010      	movs	r0, #16
 800c274:	f7ff ff30 	bl	800c0d8 <malloc>
 800c278:	4602      	mov	r2, r0
 800c27a:	61e0      	str	r0, [r4, #28]
 800c27c:	b920      	cbnz	r0, 800c288 <_Balloc+0x20>
 800c27e:	4b18      	ldr	r3, [pc, #96]	@ (800c2e0 <_Balloc+0x78>)
 800c280:	4818      	ldr	r0, [pc, #96]	@ (800c2e4 <_Balloc+0x7c>)
 800c282:	216b      	movs	r1, #107	@ 0x6b
 800c284:	f001 fa6a 	bl	800d75c <__assert_func>
 800c288:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c28c:	6006      	str	r6, [r0, #0]
 800c28e:	60c6      	str	r6, [r0, #12]
 800c290:	69e6      	ldr	r6, [r4, #28]
 800c292:	68f3      	ldr	r3, [r6, #12]
 800c294:	b183      	cbz	r3, 800c2b8 <_Balloc+0x50>
 800c296:	69e3      	ldr	r3, [r4, #28]
 800c298:	68db      	ldr	r3, [r3, #12]
 800c29a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800c29e:	b9b8      	cbnz	r0, 800c2d0 <_Balloc+0x68>
 800c2a0:	2101      	movs	r1, #1
 800c2a2:	fa01 f605 	lsl.w	r6, r1, r5
 800c2a6:	1d72      	adds	r2, r6, #5
 800c2a8:	0092      	lsls	r2, r2, #2
 800c2aa:	4620      	mov	r0, r4
 800c2ac:	f001 fa74 	bl	800d798 <_calloc_r>
 800c2b0:	b160      	cbz	r0, 800c2cc <_Balloc+0x64>
 800c2b2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800c2b6:	e00e      	b.n	800c2d6 <_Balloc+0x6e>
 800c2b8:	2221      	movs	r2, #33	@ 0x21
 800c2ba:	2104      	movs	r1, #4
 800c2bc:	4620      	mov	r0, r4
 800c2be:	f001 fa6b 	bl	800d798 <_calloc_r>
 800c2c2:	69e3      	ldr	r3, [r4, #28]
 800c2c4:	60f0      	str	r0, [r6, #12]
 800c2c6:	68db      	ldr	r3, [r3, #12]
 800c2c8:	2b00      	cmp	r3, #0
 800c2ca:	d1e4      	bne.n	800c296 <_Balloc+0x2e>
 800c2cc:	2000      	movs	r0, #0
 800c2ce:	bd70      	pop	{r4, r5, r6, pc}
 800c2d0:	6802      	ldr	r2, [r0, #0]
 800c2d2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800c2d6:	2300      	movs	r3, #0
 800c2d8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800c2dc:	e7f7      	b.n	800c2ce <_Balloc+0x66>
 800c2de:	bf00      	nop
 800c2e0:	0800ec4d 	.word	0x0800ec4d
 800c2e4:	0800ed2d 	.word	0x0800ed2d

0800c2e8 <_Bfree>:
 800c2e8:	b570      	push	{r4, r5, r6, lr}
 800c2ea:	69c6      	ldr	r6, [r0, #28]
 800c2ec:	4605      	mov	r5, r0
 800c2ee:	460c      	mov	r4, r1
 800c2f0:	b976      	cbnz	r6, 800c310 <_Bfree+0x28>
 800c2f2:	2010      	movs	r0, #16
 800c2f4:	f7ff fef0 	bl	800c0d8 <malloc>
 800c2f8:	4602      	mov	r2, r0
 800c2fa:	61e8      	str	r0, [r5, #28]
 800c2fc:	b920      	cbnz	r0, 800c308 <_Bfree+0x20>
 800c2fe:	4b09      	ldr	r3, [pc, #36]	@ (800c324 <_Bfree+0x3c>)
 800c300:	4809      	ldr	r0, [pc, #36]	@ (800c328 <_Bfree+0x40>)
 800c302:	218f      	movs	r1, #143	@ 0x8f
 800c304:	f001 fa2a 	bl	800d75c <__assert_func>
 800c308:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c30c:	6006      	str	r6, [r0, #0]
 800c30e:	60c6      	str	r6, [r0, #12]
 800c310:	b13c      	cbz	r4, 800c322 <_Bfree+0x3a>
 800c312:	69eb      	ldr	r3, [r5, #28]
 800c314:	6862      	ldr	r2, [r4, #4]
 800c316:	68db      	ldr	r3, [r3, #12]
 800c318:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800c31c:	6021      	str	r1, [r4, #0]
 800c31e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800c322:	bd70      	pop	{r4, r5, r6, pc}
 800c324:	0800ec4d 	.word	0x0800ec4d
 800c328:	0800ed2d 	.word	0x0800ed2d

0800c32c <__multadd>:
 800c32c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c330:	690d      	ldr	r5, [r1, #16]
 800c332:	4607      	mov	r7, r0
 800c334:	460c      	mov	r4, r1
 800c336:	461e      	mov	r6, r3
 800c338:	f101 0c14 	add.w	ip, r1, #20
 800c33c:	2000      	movs	r0, #0
 800c33e:	f8dc 3000 	ldr.w	r3, [ip]
 800c342:	b299      	uxth	r1, r3
 800c344:	fb02 6101 	mla	r1, r2, r1, r6
 800c348:	0c1e      	lsrs	r6, r3, #16
 800c34a:	0c0b      	lsrs	r3, r1, #16
 800c34c:	fb02 3306 	mla	r3, r2, r6, r3
 800c350:	b289      	uxth	r1, r1
 800c352:	3001      	adds	r0, #1
 800c354:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800c358:	4285      	cmp	r5, r0
 800c35a:	f84c 1b04 	str.w	r1, [ip], #4
 800c35e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800c362:	dcec      	bgt.n	800c33e <__multadd+0x12>
 800c364:	b30e      	cbz	r6, 800c3aa <__multadd+0x7e>
 800c366:	68a3      	ldr	r3, [r4, #8]
 800c368:	42ab      	cmp	r3, r5
 800c36a:	dc19      	bgt.n	800c3a0 <__multadd+0x74>
 800c36c:	6861      	ldr	r1, [r4, #4]
 800c36e:	4638      	mov	r0, r7
 800c370:	3101      	adds	r1, #1
 800c372:	f7ff ff79 	bl	800c268 <_Balloc>
 800c376:	4680      	mov	r8, r0
 800c378:	b928      	cbnz	r0, 800c386 <__multadd+0x5a>
 800c37a:	4602      	mov	r2, r0
 800c37c:	4b0c      	ldr	r3, [pc, #48]	@ (800c3b0 <__multadd+0x84>)
 800c37e:	480d      	ldr	r0, [pc, #52]	@ (800c3b4 <__multadd+0x88>)
 800c380:	21ba      	movs	r1, #186	@ 0xba
 800c382:	f001 f9eb 	bl	800d75c <__assert_func>
 800c386:	6922      	ldr	r2, [r4, #16]
 800c388:	3202      	adds	r2, #2
 800c38a:	f104 010c 	add.w	r1, r4, #12
 800c38e:	0092      	lsls	r2, r2, #2
 800c390:	300c      	adds	r0, #12
 800c392:	f7fe fcb2 	bl	800acfa <memcpy>
 800c396:	4621      	mov	r1, r4
 800c398:	4638      	mov	r0, r7
 800c39a:	f7ff ffa5 	bl	800c2e8 <_Bfree>
 800c39e:	4644      	mov	r4, r8
 800c3a0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800c3a4:	3501      	adds	r5, #1
 800c3a6:	615e      	str	r6, [r3, #20]
 800c3a8:	6125      	str	r5, [r4, #16]
 800c3aa:	4620      	mov	r0, r4
 800c3ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c3b0:	0800ecbc 	.word	0x0800ecbc
 800c3b4:	0800ed2d 	.word	0x0800ed2d

0800c3b8 <__s2b>:
 800c3b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c3bc:	460c      	mov	r4, r1
 800c3be:	4615      	mov	r5, r2
 800c3c0:	461f      	mov	r7, r3
 800c3c2:	2209      	movs	r2, #9
 800c3c4:	3308      	adds	r3, #8
 800c3c6:	4606      	mov	r6, r0
 800c3c8:	fb93 f3f2 	sdiv	r3, r3, r2
 800c3cc:	2100      	movs	r1, #0
 800c3ce:	2201      	movs	r2, #1
 800c3d0:	429a      	cmp	r2, r3
 800c3d2:	db09      	blt.n	800c3e8 <__s2b+0x30>
 800c3d4:	4630      	mov	r0, r6
 800c3d6:	f7ff ff47 	bl	800c268 <_Balloc>
 800c3da:	b940      	cbnz	r0, 800c3ee <__s2b+0x36>
 800c3dc:	4602      	mov	r2, r0
 800c3de:	4b19      	ldr	r3, [pc, #100]	@ (800c444 <__s2b+0x8c>)
 800c3e0:	4819      	ldr	r0, [pc, #100]	@ (800c448 <__s2b+0x90>)
 800c3e2:	21d3      	movs	r1, #211	@ 0xd3
 800c3e4:	f001 f9ba 	bl	800d75c <__assert_func>
 800c3e8:	0052      	lsls	r2, r2, #1
 800c3ea:	3101      	adds	r1, #1
 800c3ec:	e7f0      	b.n	800c3d0 <__s2b+0x18>
 800c3ee:	9b08      	ldr	r3, [sp, #32]
 800c3f0:	6143      	str	r3, [r0, #20]
 800c3f2:	2d09      	cmp	r5, #9
 800c3f4:	f04f 0301 	mov.w	r3, #1
 800c3f8:	6103      	str	r3, [r0, #16]
 800c3fa:	dd16      	ble.n	800c42a <__s2b+0x72>
 800c3fc:	f104 0909 	add.w	r9, r4, #9
 800c400:	46c8      	mov	r8, r9
 800c402:	442c      	add	r4, r5
 800c404:	f818 3b01 	ldrb.w	r3, [r8], #1
 800c408:	4601      	mov	r1, r0
 800c40a:	3b30      	subs	r3, #48	@ 0x30
 800c40c:	220a      	movs	r2, #10
 800c40e:	4630      	mov	r0, r6
 800c410:	f7ff ff8c 	bl	800c32c <__multadd>
 800c414:	45a0      	cmp	r8, r4
 800c416:	d1f5      	bne.n	800c404 <__s2b+0x4c>
 800c418:	f1a5 0408 	sub.w	r4, r5, #8
 800c41c:	444c      	add	r4, r9
 800c41e:	1b2d      	subs	r5, r5, r4
 800c420:	1963      	adds	r3, r4, r5
 800c422:	42bb      	cmp	r3, r7
 800c424:	db04      	blt.n	800c430 <__s2b+0x78>
 800c426:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c42a:	340a      	adds	r4, #10
 800c42c:	2509      	movs	r5, #9
 800c42e:	e7f6      	b.n	800c41e <__s2b+0x66>
 800c430:	f814 3b01 	ldrb.w	r3, [r4], #1
 800c434:	4601      	mov	r1, r0
 800c436:	3b30      	subs	r3, #48	@ 0x30
 800c438:	220a      	movs	r2, #10
 800c43a:	4630      	mov	r0, r6
 800c43c:	f7ff ff76 	bl	800c32c <__multadd>
 800c440:	e7ee      	b.n	800c420 <__s2b+0x68>
 800c442:	bf00      	nop
 800c444:	0800ecbc 	.word	0x0800ecbc
 800c448:	0800ed2d 	.word	0x0800ed2d

0800c44c <__hi0bits>:
 800c44c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800c450:	4603      	mov	r3, r0
 800c452:	bf36      	itet	cc
 800c454:	0403      	lslcc	r3, r0, #16
 800c456:	2000      	movcs	r0, #0
 800c458:	2010      	movcc	r0, #16
 800c45a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800c45e:	bf3c      	itt	cc
 800c460:	021b      	lslcc	r3, r3, #8
 800c462:	3008      	addcc	r0, #8
 800c464:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c468:	bf3c      	itt	cc
 800c46a:	011b      	lslcc	r3, r3, #4
 800c46c:	3004      	addcc	r0, #4
 800c46e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c472:	bf3c      	itt	cc
 800c474:	009b      	lslcc	r3, r3, #2
 800c476:	3002      	addcc	r0, #2
 800c478:	2b00      	cmp	r3, #0
 800c47a:	db05      	blt.n	800c488 <__hi0bits+0x3c>
 800c47c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800c480:	f100 0001 	add.w	r0, r0, #1
 800c484:	bf08      	it	eq
 800c486:	2020      	moveq	r0, #32
 800c488:	4770      	bx	lr

0800c48a <__lo0bits>:
 800c48a:	6803      	ldr	r3, [r0, #0]
 800c48c:	4602      	mov	r2, r0
 800c48e:	f013 0007 	ands.w	r0, r3, #7
 800c492:	d00b      	beq.n	800c4ac <__lo0bits+0x22>
 800c494:	07d9      	lsls	r1, r3, #31
 800c496:	d421      	bmi.n	800c4dc <__lo0bits+0x52>
 800c498:	0798      	lsls	r0, r3, #30
 800c49a:	bf49      	itett	mi
 800c49c:	085b      	lsrmi	r3, r3, #1
 800c49e:	089b      	lsrpl	r3, r3, #2
 800c4a0:	2001      	movmi	r0, #1
 800c4a2:	6013      	strmi	r3, [r2, #0]
 800c4a4:	bf5c      	itt	pl
 800c4a6:	6013      	strpl	r3, [r2, #0]
 800c4a8:	2002      	movpl	r0, #2
 800c4aa:	4770      	bx	lr
 800c4ac:	b299      	uxth	r1, r3
 800c4ae:	b909      	cbnz	r1, 800c4b4 <__lo0bits+0x2a>
 800c4b0:	0c1b      	lsrs	r3, r3, #16
 800c4b2:	2010      	movs	r0, #16
 800c4b4:	b2d9      	uxtb	r1, r3
 800c4b6:	b909      	cbnz	r1, 800c4bc <__lo0bits+0x32>
 800c4b8:	3008      	adds	r0, #8
 800c4ba:	0a1b      	lsrs	r3, r3, #8
 800c4bc:	0719      	lsls	r1, r3, #28
 800c4be:	bf04      	itt	eq
 800c4c0:	091b      	lsreq	r3, r3, #4
 800c4c2:	3004      	addeq	r0, #4
 800c4c4:	0799      	lsls	r1, r3, #30
 800c4c6:	bf04      	itt	eq
 800c4c8:	089b      	lsreq	r3, r3, #2
 800c4ca:	3002      	addeq	r0, #2
 800c4cc:	07d9      	lsls	r1, r3, #31
 800c4ce:	d403      	bmi.n	800c4d8 <__lo0bits+0x4e>
 800c4d0:	085b      	lsrs	r3, r3, #1
 800c4d2:	f100 0001 	add.w	r0, r0, #1
 800c4d6:	d003      	beq.n	800c4e0 <__lo0bits+0x56>
 800c4d8:	6013      	str	r3, [r2, #0]
 800c4da:	4770      	bx	lr
 800c4dc:	2000      	movs	r0, #0
 800c4de:	4770      	bx	lr
 800c4e0:	2020      	movs	r0, #32
 800c4e2:	4770      	bx	lr

0800c4e4 <__i2b>:
 800c4e4:	b510      	push	{r4, lr}
 800c4e6:	460c      	mov	r4, r1
 800c4e8:	2101      	movs	r1, #1
 800c4ea:	f7ff febd 	bl	800c268 <_Balloc>
 800c4ee:	4602      	mov	r2, r0
 800c4f0:	b928      	cbnz	r0, 800c4fe <__i2b+0x1a>
 800c4f2:	4b05      	ldr	r3, [pc, #20]	@ (800c508 <__i2b+0x24>)
 800c4f4:	4805      	ldr	r0, [pc, #20]	@ (800c50c <__i2b+0x28>)
 800c4f6:	f240 1145 	movw	r1, #325	@ 0x145
 800c4fa:	f001 f92f 	bl	800d75c <__assert_func>
 800c4fe:	2301      	movs	r3, #1
 800c500:	6144      	str	r4, [r0, #20]
 800c502:	6103      	str	r3, [r0, #16]
 800c504:	bd10      	pop	{r4, pc}
 800c506:	bf00      	nop
 800c508:	0800ecbc 	.word	0x0800ecbc
 800c50c:	0800ed2d 	.word	0x0800ed2d

0800c510 <__multiply>:
 800c510:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c514:	4614      	mov	r4, r2
 800c516:	690a      	ldr	r2, [r1, #16]
 800c518:	6923      	ldr	r3, [r4, #16]
 800c51a:	429a      	cmp	r2, r3
 800c51c:	bfa8      	it	ge
 800c51e:	4623      	movge	r3, r4
 800c520:	460f      	mov	r7, r1
 800c522:	bfa4      	itt	ge
 800c524:	460c      	movge	r4, r1
 800c526:	461f      	movge	r7, r3
 800c528:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800c52c:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800c530:	68a3      	ldr	r3, [r4, #8]
 800c532:	6861      	ldr	r1, [r4, #4]
 800c534:	eb0a 0609 	add.w	r6, sl, r9
 800c538:	42b3      	cmp	r3, r6
 800c53a:	b085      	sub	sp, #20
 800c53c:	bfb8      	it	lt
 800c53e:	3101      	addlt	r1, #1
 800c540:	f7ff fe92 	bl	800c268 <_Balloc>
 800c544:	b930      	cbnz	r0, 800c554 <__multiply+0x44>
 800c546:	4602      	mov	r2, r0
 800c548:	4b44      	ldr	r3, [pc, #272]	@ (800c65c <__multiply+0x14c>)
 800c54a:	4845      	ldr	r0, [pc, #276]	@ (800c660 <__multiply+0x150>)
 800c54c:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800c550:	f001 f904 	bl	800d75c <__assert_func>
 800c554:	f100 0514 	add.w	r5, r0, #20
 800c558:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800c55c:	462b      	mov	r3, r5
 800c55e:	2200      	movs	r2, #0
 800c560:	4543      	cmp	r3, r8
 800c562:	d321      	bcc.n	800c5a8 <__multiply+0x98>
 800c564:	f107 0114 	add.w	r1, r7, #20
 800c568:	f104 0214 	add.w	r2, r4, #20
 800c56c:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800c570:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800c574:	9302      	str	r3, [sp, #8]
 800c576:	1b13      	subs	r3, r2, r4
 800c578:	3b15      	subs	r3, #21
 800c57a:	f023 0303 	bic.w	r3, r3, #3
 800c57e:	3304      	adds	r3, #4
 800c580:	f104 0715 	add.w	r7, r4, #21
 800c584:	42ba      	cmp	r2, r7
 800c586:	bf38      	it	cc
 800c588:	2304      	movcc	r3, #4
 800c58a:	9301      	str	r3, [sp, #4]
 800c58c:	9b02      	ldr	r3, [sp, #8]
 800c58e:	9103      	str	r1, [sp, #12]
 800c590:	428b      	cmp	r3, r1
 800c592:	d80c      	bhi.n	800c5ae <__multiply+0x9e>
 800c594:	2e00      	cmp	r6, #0
 800c596:	dd03      	ble.n	800c5a0 <__multiply+0x90>
 800c598:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800c59c:	2b00      	cmp	r3, #0
 800c59e:	d05b      	beq.n	800c658 <__multiply+0x148>
 800c5a0:	6106      	str	r6, [r0, #16]
 800c5a2:	b005      	add	sp, #20
 800c5a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c5a8:	f843 2b04 	str.w	r2, [r3], #4
 800c5ac:	e7d8      	b.n	800c560 <__multiply+0x50>
 800c5ae:	f8b1 a000 	ldrh.w	sl, [r1]
 800c5b2:	f1ba 0f00 	cmp.w	sl, #0
 800c5b6:	d024      	beq.n	800c602 <__multiply+0xf2>
 800c5b8:	f104 0e14 	add.w	lr, r4, #20
 800c5bc:	46a9      	mov	r9, r5
 800c5be:	f04f 0c00 	mov.w	ip, #0
 800c5c2:	f85e 7b04 	ldr.w	r7, [lr], #4
 800c5c6:	f8d9 3000 	ldr.w	r3, [r9]
 800c5ca:	fa1f fb87 	uxth.w	fp, r7
 800c5ce:	b29b      	uxth	r3, r3
 800c5d0:	fb0a 330b 	mla	r3, sl, fp, r3
 800c5d4:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800c5d8:	f8d9 7000 	ldr.w	r7, [r9]
 800c5dc:	4463      	add	r3, ip
 800c5de:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800c5e2:	fb0a c70b 	mla	r7, sl, fp, ip
 800c5e6:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800c5ea:	b29b      	uxth	r3, r3
 800c5ec:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800c5f0:	4572      	cmp	r2, lr
 800c5f2:	f849 3b04 	str.w	r3, [r9], #4
 800c5f6:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800c5fa:	d8e2      	bhi.n	800c5c2 <__multiply+0xb2>
 800c5fc:	9b01      	ldr	r3, [sp, #4]
 800c5fe:	f845 c003 	str.w	ip, [r5, r3]
 800c602:	9b03      	ldr	r3, [sp, #12]
 800c604:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800c608:	3104      	adds	r1, #4
 800c60a:	f1b9 0f00 	cmp.w	r9, #0
 800c60e:	d021      	beq.n	800c654 <__multiply+0x144>
 800c610:	682b      	ldr	r3, [r5, #0]
 800c612:	f104 0c14 	add.w	ip, r4, #20
 800c616:	46ae      	mov	lr, r5
 800c618:	f04f 0a00 	mov.w	sl, #0
 800c61c:	f8bc b000 	ldrh.w	fp, [ip]
 800c620:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800c624:	fb09 770b 	mla	r7, r9, fp, r7
 800c628:	4457      	add	r7, sl
 800c62a:	b29b      	uxth	r3, r3
 800c62c:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800c630:	f84e 3b04 	str.w	r3, [lr], #4
 800c634:	f85c 3b04 	ldr.w	r3, [ip], #4
 800c638:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c63c:	f8be 3000 	ldrh.w	r3, [lr]
 800c640:	fb09 330a 	mla	r3, r9, sl, r3
 800c644:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800c648:	4562      	cmp	r2, ip
 800c64a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c64e:	d8e5      	bhi.n	800c61c <__multiply+0x10c>
 800c650:	9f01      	ldr	r7, [sp, #4]
 800c652:	51eb      	str	r3, [r5, r7]
 800c654:	3504      	adds	r5, #4
 800c656:	e799      	b.n	800c58c <__multiply+0x7c>
 800c658:	3e01      	subs	r6, #1
 800c65a:	e79b      	b.n	800c594 <__multiply+0x84>
 800c65c:	0800ecbc 	.word	0x0800ecbc
 800c660:	0800ed2d 	.word	0x0800ed2d

0800c664 <__pow5mult>:
 800c664:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c668:	4615      	mov	r5, r2
 800c66a:	f012 0203 	ands.w	r2, r2, #3
 800c66e:	4607      	mov	r7, r0
 800c670:	460e      	mov	r6, r1
 800c672:	d007      	beq.n	800c684 <__pow5mult+0x20>
 800c674:	4c25      	ldr	r4, [pc, #148]	@ (800c70c <__pow5mult+0xa8>)
 800c676:	3a01      	subs	r2, #1
 800c678:	2300      	movs	r3, #0
 800c67a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800c67e:	f7ff fe55 	bl	800c32c <__multadd>
 800c682:	4606      	mov	r6, r0
 800c684:	10ad      	asrs	r5, r5, #2
 800c686:	d03d      	beq.n	800c704 <__pow5mult+0xa0>
 800c688:	69fc      	ldr	r4, [r7, #28]
 800c68a:	b97c      	cbnz	r4, 800c6ac <__pow5mult+0x48>
 800c68c:	2010      	movs	r0, #16
 800c68e:	f7ff fd23 	bl	800c0d8 <malloc>
 800c692:	4602      	mov	r2, r0
 800c694:	61f8      	str	r0, [r7, #28]
 800c696:	b928      	cbnz	r0, 800c6a4 <__pow5mult+0x40>
 800c698:	4b1d      	ldr	r3, [pc, #116]	@ (800c710 <__pow5mult+0xac>)
 800c69a:	481e      	ldr	r0, [pc, #120]	@ (800c714 <__pow5mult+0xb0>)
 800c69c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800c6a0:	f001 f85c 	bl	800d75c <__assert_func>
 800c6a4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800c6a8:	6004      	str	r4, [r0, #0]
 800c6aa:	60c4      	str	r4, [r0, #12]
 800c6ac:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800c6b0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800c6b4:	b94c      	cbnz	r4, 800c6ca <__pow5mult+0x66>
 800c6b6:	f240 2171 	movw	r1, #625	@ 0x271
 800c6ba:	4638      	mov	r0, r7
 800c6bc:	f7ff ff12 	bl	800c4e4 <__i2b>
 800c6c0:	2300      	movs	r3, #0
 800c6c2:	f8c8 0008 	str.w	r0, [r8, #8]
 800c6c6:	4604      	mov	r4, r0
 800c6c8:	6003      	str	r3, [r0, #0]
 800c6ca:	f04f 0900 	mov.w	r9, #0
 800c6ce:	07eb      	lsls	r3, r5, #31
 800c6d0:	d50a      	bpl.n	800c6e8 <__pow5mult+0x84>
 800c6d2:	4631      	mov	r1, r6
 800c6d4:	4622      	mov	r2, r4
 800c6d6:	4638      	mov	r0, r7
 800c6d8:	f7ff ff1a 	bl	800c510 <__multiply>
 800c6dc:	4631      	mov	r1, r6
 800c6de:	4680      	mov	r8, r0
 800c6e0:	4638      	mov	r0, r7
 800c6e2:	f7ff fe01 	bl	800c2e8 <_Bfree>
 800c6e6:	4646      	mov	r6, r8
 800c6e8:	106d      	asrs	r5, r5, #1
 800c6ea:	d00b      	beq.n	800c704 <__pow5mult+0xa0>
 800c6ec:	6820      	ldr	r0, [r4, #0]
 800c6ee:	b938      	cbnz	r0, 800c700 <__pow5mult+0x9c>
 800c6f0:	4622      	mov	r2, r4
 800c6f2:	4621      	mov	r1, r4
 800c6f4:	4638      	mov	r0, r7
 800c6f6:	f7ff ff0b 	bl	800c510 <__multiply>
 800c6fa:	6020      	str	r0, [r4, #0]
 800c6fc:	f8c0 9000 	str.w	r9, [r0]
 800c700:	4604      	mov	r4, r0
 800c702:	e7e4      	b.n	800c6ce <__pow5mult+0x6a>
 800c704:	4630      	mov	r0, r6
 800c706:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c70a:	bf00      	nop
 800c70c:	0800ed88 	.word	0x0800ed88
 800c710:	0800ec4d 	.word	0x0800ec4d
 800c714:	0800ed2d 	.word	0x0800ed2d

0800c718 <__lshift>:
 800c718:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c71c:	460c      	mov	r4, r1
 800c71e:	6849      	ldr	r1, [r1, #4]
 800c720:	6923      	ldr	r3, [r4, #16]
 800c722:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800c726:	68a3      	ldr	r3, [r4, #8]
 800c728:	4607      	mov	r7, r0
 800c72a:	4691      	mov	r9, r2
 800c72c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800c730:	f108 0601 	add.w	r6, r8, #1
 800c734:	42b3      	cmp	r3, r6
 800c736:	db0b      	blt.n	800c750 <__lshift+0x38>
 800c738:	4638      	mov	r0, r7
 800c73a:	f7ff fd95 	bl	800c268 <_Balloc>
 800c73e:	4605      	mov	r5, r0
 800c740:	b948      	cbnz	r0, 800c756 <__lshift+0x3e>
 800c742:	4602      	mov	r2, r0
 800c744:	4b28      	ldr	r3, [pc, #160]	@ (800c7e8 <__lshift+0xd0>)
 800c746:	4829      	ldr	r0, [pc, #164]	@ (800c7ec <__lshift+0xd4>)
 800c748:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800c74c:	f001 f806 	bl	800d75c <__assert_func>
 800c750:	3101      	adds	r1, #1
 800c752:	005b      	lsls	r3, r3, #1
 800c754:	e7ee      	b.n	800c734 <__lshift+0x1c>
 800c756:	2300      	movs	r3, #0
 800c758:	f100 0114 	add.w	r1, r0, #20
 800c75c:	f100 0210 	add.w	r2, r0, #16
 800c760:	4618      	mov	r0, r3
 800c762:	4553      	cmp	r3, sl
 800c764:	db33      	blt.n	800c7ce <__lshift+0xb6>
 800c766:	6920      	ldr	r0, [r4, #16]
 800c768:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800c76c:	f104 0314 	add.w	r3, r4, #20
 800c770:	f019 091f 	ands.w	r9, r9, #31
 800c774:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800c778:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800c77c:	d02b      	beq.n	800c7d6 <__lshift+0xbe>
 800c77e:	f1c9 0e20 	rsb	lr, r9, #32
 800c782:	468a      	mov	sl, r1
 800c784:	2200      	movs	r2, #0
 800c786:	6818      	ldr	r0, [r3, #0]
 800c788:	fa00 f009 	lsl.w	r0, r0, r9
 800c78c:	4310      	orrs	r0, r2
 800c78e:	f84a 0b04 	str.w	r0, [sl], #4
 800c792:	f853 2b04 	ldr.w	r2, [r3], #4
 800c796:	459c      	cmp	ip, r3
 800c798:	fa22 f20e 	lsr.w	r2, r2, lr
 800c79c:	d8f3      	bhi.n	800c786 <__lshift+0x6e>
 800c79e:	ebac 0304 	sub.w	r3, ip, r4
 800c7a2:	3b15      	subs	r3, #21
 800c7a4:	f023 0303 	bic.w	r3, r3, #3
 800c7a8:	3304      	adds	r3, #4
 800c7aa:	f104 0015 	add.w	r0, r4, #21
 800c7ae:	4584      	cmp	ip, r0
 800c7b0:	bf38      	it	cc
 800c7b2:	2304      	movcc	r3, #4
 800c7b4:	50ca      	str	r2, [r1, r3]
 800c7b6:	b10a      	cbz	r2, 800c7bc <__lshift+0xa4>
 800c7b8:	f108 0602 	add.w	r6, r8, #2
 800c7bc:	3e01      	subs	r6, #1
 800c7be:	4638      	mov	r0, r7
 800c7c0:	612e      	str	r6, [r5, #16]
 800c7c2:	4621      	mov	r1, r4
 800c7c4:	f7ff fd90 	bl	800c2e8 <_Bfree>
 800c7c8:	4628      	mov	r0, r5
 800c7ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c7ce:	f842 0f04 	str.w	r0, [r2, #4]!
 800c7d2:	3301      	adds	r3, #1
 800c7d4:	e7c5      	b.n	800c762 <__lshift+0x4a>
 800c7d6:	3904      	subs	r1, #4
 800c7d8:	f853 2b04 	ldr.w	r2, [r3], #4
 800c7dc:	f841 2f04 	str.w	r2, [r1, #4]!
 800c7e0:	459c      	cmp	ip, r3
 800c7e2:	d8f9      	bhi.n	800c7d8 <__lshift+0xc0>
 800c7e4:	e7ea      	b.n	800c7bc <__lshift+0xa4>
 800c7e6:	bf00      	nop
 800c7e8:	0800ecbc 	.word	0x0800ecbc
 800c7ec:	0800ed2d 	.word	0x0800ed2d

0800c7f0 <__mcmp>:
 800c7f0:	690a      	ldr	r2, [r1, #16]
 800c7f2:	4603      	mov	r3, r0
 800c7f4:	6900      	ldr	r0, [r0, #16]
 800c7f6:	1a80      	subs	r0, r0, r2
 800c7f8:	b530      	push	{r4, r5, lr}
 800c7fa:	d10e      	bne.n	800c81a <__mcmp+0x2a>
 800c7fc:	3314      	adds	r3, #20
 800c7fe:	3114      	adds	r1, #20
 800c800:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800c804:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800c808:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800c80c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800c810:	4295      	cmp	r5, r2
 800c812:	d003      	beq.n	800c81c <__mcmp+0x2c>
 800c814:	d205      	bcs.n	800c822 <__mcmp+0x32>
 800c816:	f04f 30ff 	mov.w	r0, #4294967295
 800c81a:	bd30      	pop	{r4, r5, pc}
 800c81c:	42a3      	cmp	r3, r4
 800c81e:	d3f3      	bcc.n	800c808 <__mcmp+0x18>
 800c820:	e7fb      	b.n	800c81a <__mcmp+0x2a>
 800c822:	2001      	movs	r0, #1
 800c824:	e7f9      	b.n	800c81a <__mcmp+0x2a>
	...

0800c828 <__mdiff>:
 800c828:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c82c:	4689      	mov	r9, r1
 800c82e:	4606      	mov	r6, r0
 800c830:	4611      	mov	r1, r2
 800c832:	4648      	mov	r0, r9
 800c834:	4614      	mov	r4, r2
 800c836:	f7ff ffdb 	bl	800c7f0 <__mcmp>
 800c83a:	1e05      	subs	r5, r0, #0
 800c83c:	d112      	bne.n	800c864 <__mdiff+0x3c>
 800c83e:	4629      	mov	r1, r5
 800c840:	4630      	mov	r0, r6
 800c842:	f7ff fd11 	bl	800c268 <_Balloc>
 800c846:	4602      	mov	r2, r0
 800c848:	b928      	cbnz	r0, 800c856 <__mdiff+0x2e>
 800c84a:	4b3f      	ldr	r3, [pc, #252]	@ (800c948 <__mdiff+0x120>)
 800c84c:	f240 2137 	movw	r1, #567	@ 0x237
 800c850:	483e      	ldr	r0, [pc, #248]	@ (800c94c <__mdiff+0x124>)
 800c852:	f000 ff83 	bl	800d75c <__assert_func>
 800c856:	2301      	movs	r3, #1
 800c858:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800c85c:	4610      	mov	r0, r2
 800c85e:	b003      	add	sp, #12
 800c860:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c864:	bfbc      	itt	lt
 800c866:	464b      	movlt	r3, r9
 800c868:	46a1      	movlt	r9, r4
 800c86a:	4630      	mov	r0, r6
 800c86c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800c870:	bfba      	itte	lt
 800c872:	461c      	movlt	r4, r3
 800c874:	2501      	movlt	r5, #1
 800c876:	2500      	movge	r5, #0
 800c878:	f7ff fcf6 	bl	800c268 <_Balloc>
 800c87c:	4602      	mov	r2, r0
 800c87e:	b918      	cbnz	r0, 800c888 <__mdiff+0x60>
 800c880:	4b31      	ldr	r3, [pc, #196]	@ (800c948 <__mdiff+0x120>)
 800c882:	f240 2145 	movw	r1, #581	@ 0x245
 800c886:	e7e3      	b.n	800c850 <__mdiff+0x28>
 800c888:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800c88c:	6926      	ldr	r6, [r4, #16]
 800c88e:	60c5      	str	r5, [r0, #12]
 800c890:	f109 0310 	add.w	r3, r9, #16
 800c894:	f109 0514 	add.w	r5, r9, #20
 800c898:	f104 0e14 	add.w	lr, r4, #20
 800c89c:	f100 0b14 	add.w	fp, r0, #20
 800c8a0:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800c8a4:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800c8a8:	9301      	str	r3, [sp, #4]
 800c8aa:	46d9      	mov	r9, fp
 800c8ac:	f04f 0c00 	mov.w	ip, #0
 800c8b0:	9b01      	ldr	r3, [sp, #4]
 800c8b2:	f85e 0b04 	ldr.w	r0, [lr], #4
 800c8b6:	f853 af04 	ldr.w	sl, [r3, #4]!
 800c8ba:	9301      	str	r3, [sp, #4]
 800c8bc:	fa1f f38a 	uxth.w	r3, sl
 800c8c0:	4619      	mov	r1, r3
 800c8c2:	b283      	uxth	r3, r0
 800c8c4:	1acb      	subs	r3, r1, r3
 800c8c6:	0c00      	lsrs	r0, r0, #16
 800c8c8:	4463      	add	r3, ip
 800c8ca:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800c8ce:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800c8d2:	b29b      	uxth	r3, r3
 800c8d4:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800c8d8:	4576      	cmp	r6, lr
 800c8da:	f849 3b04 	str.w	r3, [r9], #4
 800c8de:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800c8e2:	d8e5      	bhi.n	800c8b0 <__mdiff+0x88>
 800c8e4:	1b33      	subs	r3, r6, r4
 800c8e6:	3b15      	subs	r3, #21
 800c8e8:	f023 0303 	bic.w	r3, r3, #3
 800c8ec:	3415      	adds	r4, #21
 800c8ee:	3304      	adds	r3, #4
 800c8f0:	42a6      	cmp	r6, r4
 800c8f2:	bf38      	it	cc
 800c8f4:	2304      	movcc	r3, #4
 800c8f6:	441d      	add	r5, r3
 800c8f8:	445b      	add	r3, fp
 800c8fa:	461e      	mov	r6, r3
 800c8fc:	462c      	mov	r4, r5
 800c8fe:	4544      	cmp	r4, r8
 800c900:	d30e      	bcc.n	800c920 <__mdiff+0xf8>
 800c902:	f108 0103 	add.w	r1, r8, #3
 800c906:	1b49      	subs	r1, r1, r5
 800c908:	f021 0103 	bic.w	r1, r1, #3
 800c90c:	3d03      	subs	r5, #3
 800c90e:	45a8      	cmp	r8, r5
 800c910:	bf38      	it	cc
 800c912:	2100      	movcc	r1, #0
 800c914:	440b      	add	r3, r1
 800c916:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800c91a:	b191      	cbz	r1, 800c942 <__mdiff+0x11a>
 800c91c:	6117      	str	r7, [r2, #16]
 800c91e:	e79d      	b.n	800c85c <__mdiff+0x34>
 800c920:	f854 1b04 	ldr.w	r1, [r4], #4
 800c924:	46e6      	mov	lr, ip
 800c926:	0c08      	lsrs	r0, r1, #16
 800c928:	fa1c fc81 	uxtah	ip, ip, r1
 800c92c:	4471      	add	r1, lr
 800c92e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800c932:	b289      	uxth	r1, r1
 800c934:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800c938:	f846 1b04 	str.w	r1, [r6], #4
 800c93c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800c940:	e7dd      	b.n	800c8fe <__mdiff+0xd6>
 800c942:	3f01      	subs	r7, #1
 800c944:	e7e7      	b.n	800c916 <__mdiff+0xee>
 800c946:	bf00      	nop
 800c948:	0800ecbc 	.word	0x0800ecbc
 800c94c:	0800ed2d 	.word	0x0800ed2d

0800c950 <__ulp>:
 800c950:	b082      	sub	sp, #8
 800c952:	ed8d 0b00 	vstr	d0, [sp]
 800c956:	9a01      	ldr	r2, [sp, #4]
 800c958:	4b0f      	ldr	r3, [pc, #60]	@ (800c998 <__ulp+0x48>)
 800c95a:	4013      	ands	r3, r2
 800c95c:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800c960:	2b00      	cmp	r3, #0
 800c962:	dc08      	bgt.n	800c976 <__ulp+0x26>
 800c964:	425b      	negs	r3, r3
 800c966:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800c96a:	ea4f 5223 	mov.w	r2, r3, asr #20
 800c96e:	da04      	bge.n	800c97a <__ulp+0x2a>
 800c970:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800c974:	4113      	asrs	r3, r2
 800c976:	2200      	movs	r2, #0
 800c978:	e008      	b.n	800c98c <__ulp+0x3c>
 800c97a:	f1a2 0314 	sub.w	r3, r2, #20
 800c97e:	2b1e      	cmp	r3, #30
 800c980:	bfda      	itte	le
 800c982:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800c986:	40da      	lsrle	r2, r3
 800c988:	2201      	movgt	r2, #1
 800c98a:	2300      	movs	r3, #0
 800c98c:	4619      	mov	r1, r3
 800c98e:	4610      	mov	r0, r2
 800c990:	ec41 0b10 	vmov	d0, r0, r1
 800c994:	b002      	add	sp, #8
 800c996:	4770      	bx	lr
 800c998:	7ff00000 	.word	0x7ff00000

0800c99c <__b2d>:
 800c99c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c9a0:	6906      	ldr	r6, [r0, #16]
 800c9a2:	f100 0814 	add.w	r8, r0, #20
 800c9a6:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800c9aa:	1f37      	subs	r7, r6, #4
 800c9ac:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800c9b0:	4610      	mov	r0, r2
 800c9b2:	f7ff fd4b 	bl	800c44c <__hi0bits>
 800c9b6:	f1c0 0320 	rsb	r3, r0, #32
 800c9ba:	280a      	cmp	r0, #10
 800c9bc:	600b      	str	r3, [r1, #0]
 800c9be:	491b      	ldr	r1, [pc, #108]	@ (800ca2c <__b2d+0x90>)
 800c9c0:	dc15      	bgt.n	800c9ee <__b2d+0x52>
 800c9c2:	f1c0 0c0b 	rsb	ip, r0, #11
 800c9c6:	fa22 f30c 	lsr.w	r3, r2, ip
 800c9ca:	45b8      	cmp	r8, r7
 800c9cc:	ea43 0501 	orr.w	r5, r3, r1
 800c9d0:	bf34      	ite	cc
 800c9d2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800c9d6:	2300      	movcs	r3, #0
 800c9d8:	3015      	adds	r0, #21
 800c9da:	fa02 f000 	lsl.w	r0, r2, r0
 800c9de:	fa23 f30c 	lsr.w	r3, r3, ip
 800c9e2:	4303      	orrs	r3, r0
 800c9e4:	461c      	mov	r4, r3
 800c9e6:	ec45 4b10 	vmov	d0, r4, r5
 800c9ea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c9ee:	45b8      	cmp	r8, r7
 800c9f0:	bf3a      	itte	cc
 800c9f2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800c9f6:	f1a6 0708 	subcc.w	r7, r6, #8
 800c9fa:	2300      	movcs	r3, #0
 800c9fc:	380b      	subs	r0, #11
 800c9fe:	d012      	beq.n	800ca26 <__b2d+0x8a>
 800ca00:	f1c0 0120 	rsb	r1, r0, #32
 800ca04:	fa23 f401 	lsr.w	r4, r3, r1
 800ca08:	4082      	lsls	r2, r0
 800ca0a:	4322      	orrs	r2, r4
 800ca0c:	4547      	cmp	r7, r8
 800ca0e:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800ca12:	bf8c      	ite	hi
 800ca14:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800ca18:	2200      	movls	r2, #0
 800ca1a:	4083      	lsls	r3, r0
 800ca1c:	40ca      	lsrs	r2, r1
 800ca1e:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800ca22:	4313      	orrs	r3, r2
 800ca24:	e7de      	b.n	800c9e4 <__b2d+0x48>
 800ca26:	ea42 0501 	orr.w	r5, r2, r1
 800ca2a:	e7db      	b.n	800c9e4 <__b2d+0x48>
 800ca2c:	3ff00000 	.word	0x3ff00000

0800ca30 <__d2b>:
 800ca30:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800ca34:	460f      	mov	r7, r1
 800ca36:	2101      	movs	r1, #1
 800ca38:	ec59 8b10 	vmov	r8, r9, d0
 800ca3c:	4616      	mov	r6, r2
 800ca3e:	f7ff fc13 	bl	800c268 <_Balloc>
 800ca42:	4604      	mov	r4, r0
 800ca44:	b930      	cbnz	r0, 800ca54 <__d2b+0x24>
 800ca46:	4602      	mov	r2, r0
 800ca48:	4b23      	ldr	r3, [pc, #140]	@ (800cad8 <__d2b+0xa8>)
 800ca4a:	4824      	ldr	r0, [pc, #144]	@ (800cadc <__d2b+0xac>)
 800ca4c:	f240 310f 	movw	r1, #783	@ 0x30f
 800ca50:	f000 fe84 	bl	800d75c <__assert_func>
 800ca54:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800ca58:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800ca5c:	b10d      	cbz	r5, 800ca62 <__d2b+0x32>
 800ca5e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800ca62:	9301      	str	r3, [sp, #4]
 800ca64:	f1b8 0300 	subs.w	r3, r8, #0
 800ca68:	d023      	beq.n	800cab2 <__d2b+0x82>
 800ca6a:	4668      	mov	r0, sp
 800ca6c:	9300      	str	r3, [sp, #0]
 800ca6e:	f7ff fd0c 	bl	800c48a <__lo0bits>
 800ca72:	e9dd 1200 	ldrd	r1, r2, [sp]
 800ca76:	b1d0      	cbz	r0, 800caae <__d2b+0x7e>
 800ca78:	f1c0 0320 	rsb	r3, r0, #32
 800ca7c:	fa02 f303 	lsl.w	r3, r2, r3
 800ca80:	430b      	orrs	r3, r1
 800ca82:	40c2      	lsrs	r2, r0
 800ca84:	6163      	str	r3, [r4, #20]
 800ca86:	9201      	str	r2, [sp, #4]
 800ca88:	9b01      	ldr	r3, [sp, #4]
 800ca8a:	61a3      	str	r3, [r4, #24]
 800ca8c:	2b00      	cmp	r3, #0
 800ca8e:	bf0c      	ite	eq
 800ca90:	2201      	moveq	r2, #1
 800ca92:	2202      	movne	r2, #2
 800ca94:	6122      	str	r2, [r4, #16]
 800ca96:	b1a5      	cbz	r5, 800cac2 <__d2b+0x92>
 800ca98:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800ca9c:	4405      	add	r5, r0
 800ca9e:	603d      	str	r5, [r7, #0]
 800caa0:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800caa4:	6030      	str	r0, [r6, #0]
 800caa6:	4620      	mov	r0, r4
 800caa8:	b003      	add	sp, #12
 800caaa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800caae:	6161      	str	r1, [r4, #20]
 800cab0:	e7ea      	b.n	800ca88 <__d2b+0x58>
 800cab2:	a801      	add	r0, sp, #4
 800cab4:	f7ff fce9 	bl	800c48a <__lo0bits>
 800cab8:	9b01      	ldr	r3, [sp, #4]
 800caba:	6163      	str	r3, [r4, #20]
 800cabc:	3020      	adds	r0, #32
 800cabe:	2201      	movs	r2, #1
 800cac0:	e7e8      	b.n	800ca94 <__d2b+0x64>
 800cac2:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800cac6:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800caca:	6038      	str	r0, [r7, #0]
 800cacc:	6918      	ldr	r0, [r3, #16]
 800cace:	f7ff fcbd 	bl	800c44c <__hi0bits>
 800cad2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800cad6:	e7e5      	b.n	800caa4 <__d2b+0x74>
 800cad8:	0800ecbc 	.word	0x0800ecbc
 800cadc:	0800ed2d 	.word	0x0800ed2d

0800cae0 <__ratio>:
 800cae0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cae4:	b085      	sub	sp, #20
 800cae6:	e9cd 1000 	strd	r1, r0, [sp]
 800caea:	a902      	add	r1, sp, #8
 800caec:	f7ff ff56 	bl	800c99c <__b2d>
 800caf0:	9800      	ldr	r0, [sp, #0]
 800caf2:	a903      	add	r1, sp, #12
 800caf4:	ec55 4b10 	vmov	r4, r5, d0
 800caf8:	f7ff ff50 	bl	800c99c <__b2d>
 800cafc:	9b01      	ldr	r3, [sp, #4]
 800cafe:	6919      	ldr	r1, [r3, #16]
 800cb00:	9b00      	ldr	r3, [sp, #0]
 800cb02:	691b      	ldr	r3, [r3, #16]
 800cb04:	1ac9      	subs	r1, r1, r3
 800cb06:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800cb0a:	1a9b      	subs	r3, r3, r2
 800cb0c:	ec5b ab10 	vmov	sl, fp, d0
 800cb10:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800cb14:	2b00      	cmp	r3, #0
 800cb16:	bfce      	itee	gt
 800cb18:	462a      	movgt	r2, r5
 800cb1a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800cb1e:	465a      	movle	r2, fp
 800cb20:	462f      	mov	r7, r5
 800cb22:	46d9      	mov	r9, fp
 800cb24:	bfcc      	ite	gt
 800cb26:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800cb2a:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800cb2e:	464b      	mov	r3, r9
 800cb30:	4652      	mov	r2, sl
 800cb32:	4620      	mov	r0, r4
 800cb34:	4639      	mov	r1, r7
 800cb36:	f7f3 feb9 	bl	80008ac <__aeabi_ddiv>
 800cb3a:	ec41 0b10 	vmov	d0, r0, r1
 800cb3e:	b005      	add	sp, #20
 800cb40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800cb44 <__copybits>:
 800cb44:	3901      	subs	r1, #1
 800cb46:	b570      	push	{r4, r5, r6, lr}
 800cb48:	1149      	asrs	r1, r1, #5
 800cb4a:	6914      	ldr	r4, [r2, #16]
 800cb4c:	3101      	adds	r1, #1
 800cb4e:	f102 0314 	add.w	r3, r2, #20
 800cb52:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800cb56:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800cb5a:	1f05      	subs	r5, r0, #4
 800cb5c:	42a3      	cmp	r3, r4
 800cb5e:	d30c      	bcc.n	800cb7a <__copybits+0x36>
 800cb60:	1aa3      	subs	r3, r4, r2
 800cb62:	3b11      	subs	r3, #17
 800cb64:	f023 0303 	bic.w	r3, r3, #3
 800cb68:	3211      	adds	r2, #17
 800cb6a:	42a2      	cmp	r2, r4
 800cb6c:	bf88      	it	hi
 800cb6e:	2300      	movhi	r3, #0
 800cb70:	4418      	add	r0, r3
 800cb72:	2300      	movs	r3, #0
 800cb74:	4288      	cmp	r0, r1
 800cb76:	d305      	bcc.n	800cb84 <__copybits+0x40>
 800cb78:	bd70      	pop	{r4, r5, r6, pc}
 800cb7a:	f853 6b04 	ldr.w	r6, [r3], #4
 800cb7e:	f845 6f04 	str.w	r6, [r5, #4]!
 800cb82:	e7eb      	b.n	800cb5c <__copybits+0x18>
 800cb84:	f840 3b04 	str.w	r3, [r0], #4
 800cb88:	e7f4      	b.n	800cb74 <__copybits+0x30>

0800cb8a <__any_on>:
 800cb8a:	f100 0214 	add.w	r2, r0, #20
 800cb8e:	6900      	ldr	r0, [r0, #16]
 800cb90:	114b      	asrs	r3, r1, #5
 800cb92:	4298      	cmp	r0, r3
 800cb94:	b510      	push	{r4, lr}
 800cb96:	db11      	blt.n	800cbbc <__any_on+0x32>
 800cb98:	dd0a      	ble.n	800cbb0 <__any_on+0x26>
 800cb9a:	f011 011f 	ands.w	r1, r1, #31
 800cb9e:	d007      	beq.n	800cbb0 <__any_on+0x26>
 800cba0:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800cba4:	fa24 f001 	lsr.w	r0, r4, r1
 800cba8:	fa00 f101 	lsl.w	r1, r0, r1
 800cbac:	428c      	cmp	r4, r1
 800cbae:	d10b      	bne.n	800cbc8 <__any_on+0x3e>
 800cbb0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800cbb4:	4293      	cmp	r3, r2
 800cbb6:	d803      	bhi.n	800cbc0 <__any_on+0x36>
 800cbb8:	2000      	movs	r0, #0
 800cbba:	bd10      	pop	{r4, pc}
 800cbbc:	4603      	mov	r3, r0
 800cbbe:	e7f7      	b.n	800cbb0 <__any_on+0x26>
 800cbc0:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800cbc4:	2900      	cmp	r1, #0
 800cbc6:	d0f5      	beq.n	800cbb4 <__any_on+0x2a>
 800cbc8:	2001      	movs	r0, #1
 800cbca:	e7f6      	b.n	800cbba <__any_on+0x30>

0800cbcc <__ascii_wctomb>:
 800cbcc:	4603      	mov	r3, r0
 800cbce:	4608      	mov	r0, r1
 800cbd0:	b141      	cbz	r1, 800cbe4 <__ascii_wctomb+0x18>
 800cbd2:	2aff      	cmp	r2, #255	@ 0xff
 800cbd4:	d904      	bls.n	800cbe0 <__ascii_wctomb+0x14>
 800cbd6:	228a      	movs	r2, #138	@ 0x8a
 800cbd8:	601a      	str	r2, [r3, #0]
 800cbda:	f04f 30ff 	mov.w	r0, #4294967295
 800cbde:	4770      	bx	lr
 800cbe0:	700a      	strb	r2, [r1, #0]
 800cbe2:	2001      	movs	r0, #1
 800cbe4:	4770      	bx	lr

0800cbe6 <__ssputs_r>:
 800cbe6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cbea:	688e      	ldr	r6, [r1, #8]
 800cbec:	461f      	mov	r7, r3
 800cbee:	42be      	cmp	r6, r7
 800cbf0:	680b      	ldr	r3, [r1, #0]
 800cbf2:	4682      	mov	sl, r0
 800cbf4:	460c      	mov	r4, r1
 800cbf6:	4690      	mov	r8, r2
 800cbf8:	d82d      	bhi.n	800cc56 <__ssputs_r+0x70>
 800cbfa:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800cbfe:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800cc02:	d026      	beq.n	800cc52 <__ssputs_r+0x6c>
 800cc04:	6965      	ldr	r5, [r4, #20]
 800cc06:	6909      	ldr	r1, [r1, #16]
 800cc08:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800cc0c:	eba3 0901 	sub.w	r9, r3, r1
 800cc10:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800cc14:	1c7b      	adds	r3, r7, #1
 800cc16:	444b      	add	r3, r9
 800cc18:	106d      	asrs	r5, r5, #1
 800cc1a:	429d      	cmp	r5, r3
 800cc1c:	bf38      	it	cc
 800cc1e:	461d      	movcc	r5, r3
 800cc20:	0553      	lsls	r3, r2, #21
 800cc22:	d527      	bpl.n	800cc74 <__ssputs_r+0x8e>
 800cc24:	4629      	mov	r1, r5
 800cc26:	f7ff fa81 	bl	800c12c <_malloc_r>
 800cc2a:	4606      	mov	r6, r0
 800cc2c:	b360      	cbz	r0, 800cc88 <__ssputs_r+0xa2>
 800cc2e:	6921      	ldr	r1, [r4, #16]
 800cc30:	464a      	mov	r2, r9
 800cc32:	f7fe f862 	bl	800acfa <memcpy>
 800cc36:	89a3      	ldrh	r3, [r4, #12]
 800cc38:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800cc3c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cc40:	81a3      	strh	r3, [r4, #12]
 800cc42:	6126      	str	r6, [r4, #16]
 800cc44:	6165      	str	r5, [r4, #20]
 800cc46:	444e      	add	r6, r9
 800cc48:	eba5 0509 	sub.w	r5, r5, r9
 800cc4c:	6026      	str	r6, [r4, #0]
 800cc4e:	60a5      	str	r5, [r4, #8]
 800cc50:	463e      	mov	r6, r7
 800cc52:	42be      	cmp	r6, r7
 800cc54:	d900      	bls.n	800cc58 <__ssputs_r+0x72>
 800cc56:	463e      	mov	r6, r7
 800cc58:	6820      	ldr	r0, [r4, #0]
 800cc5a:	4632      	mov	r2, r6
 800cc5c:	4641      	mov	r1, r8
 800cc5e:	f000 fd52 	bl	800d706 <memmove>
 800cc62:	68a3      	ldr	r3, [r4, #8]
 800cc64:	1b9b      	subs	r3, r3, r6
 800cc66:	60a3      	str	r3, [r4, #8]
 800cc68:	6823      	ldr	r3, [r4, #0]
 800cc6a:	4433      	add	r3, r6
 800cc6c:	6023      	str	r3, [r4, #0]
 800cc6e:	2000      	movs	r0, #0
 800cc70:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cc74:	462a      	mov	r2, r5
 800cc76:	f000 fda3 	bl	800d7c0 <_realloc_r>
 800cc7a:	4606      	mov	r6, r0
 800cc7c:	2800      	cmp	r0, #0
 800cc7e:	d1e0      	bne.n	800cc42 <__ssputs_r+0x5c>
 800cc80:	6921      	ldr	r1, [r4, #16]
 800cc82:	4650      	mov	r0, sl
 800cc84:	f7fe fea4 	bl	800b9d0 <_free_r>
 800cc88:	230c      	movs	r3, #12
 800cc8a:	f8ca 3000 	str.w	r3, [sl]
 800cc8e:	89a3      	ldrh	r3, [r4, #12]
 800cc90:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800cc94:	81a3      	strh	r3, [r4, #12]
 800cc96:	f04f 30ff 	mov.w	r0, #4294967295
 800cc9a:	e7e9      	b.n	800cc70 <__ssputs_r+0x8a>

0800cc9c <_svfiprintf_r>:
 800cc9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cca0:	4698      	mov	r8, r3
 800cca2:	898b      	ldrh	r3, [r1, #12]
 800cca4:	061b      	lsls	r3, r3, #24
 800cca6:	b09d      	sub	sp, #116	@ 0x74
 800cca8:	4607      	mov	r7, r0
 800ccaa:	460d      	mov	r5, r1
 800ccac:	4614      	mov	r4, r2
 800ccae:	d510      	bpl.n	800ccd2 <_svfiprintf_r+0x36>
 800ccb0:	690b      	ldr	r3, [r1, #16]
 800ccb2:	b973      	cbnz	r3, 800ccd2 <_svfiprintf_r+0x36>
 800ccb4:	2140      	movs	r1, #64	@ 0x40
 800ccb6:	f7ff fa39 	bl	800c12c <_malloc_r>
 800ccba:	6028      	str	r0, [r5, #0]
 800ccbc:	6128      	str	r0, [r5, #16]
 800ccbe:	b930      	cbnz	r0, 800ccce <_svfiprintf_r+0x32>
 800ccc0:	230c      	movs	r3, #12
 800ccc2:	603b      	str	r3, [r7, #0]
 800ccc4:	f04f 30ff 	mov.w	r0, #4294967295
 800ccc8:	b01d      	add	sp, #116	@ 0x74
 800ccca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ccce:	2340      	movs	r3, #64	@ 0x40
 800ccd0:	616b      	str	r3, [r5, #20]
 800ccd2:	2300      	movs	r3, #0
 800ccd4:	9309      	str	r3, [sp, #36]	@ 0x24
 800ccd6:	2320      	movs	r3, #32
 800ccd8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800ccdc:	f8cd 800c 	str.w	r8, [sp, #12]
 800cce0:	2330      	movs	r3, #48	@ 0x30
 800cce2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800ce80 <_svfiprintf_r+0x1e4>
 800cce6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800ccea:	f04f 0901 	mov.w	r9, #1
 800ccee:	4623      	mov	r3, r4
 800ccf0:	469a      	mov	sl, r3
 800ccf2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ccf6:	b10a      	cbz	r2, 800ccfc <_svfiprintf_r+0x60>
 800ccf8:	2a25      	cmp	r2, #37	@ 0x25
 800ccfa:	d1f9      	bne.n	800ccf0 <_svfiprintf_r+0x54>
 800ccfc:	ebba 0b04 	subs.w	fp, sl, r4
 800cd00:	d00b      	beq.n	800cd1a <_svfiprintf_r+0x7e>
 800cd02:	465b      	mov	r3, fp
 800cd04:	4622      	mov	r2, r4
 800cd06:	4629      	mov	r1, r5
 800cd08:	4638      	mov	r0, r7
 800cd0a:	f7ff ff6c 	bl	800cbe6 <__ssputs_r>
 800cd0e:	3001      	adds	r0, #1
 800cd10:	f000 80a7 	beq.w	800ce62 <_svfiprintf_r+0x1c6>
 800cd14:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800cd16:	445a      	add	r2, fp
 800cd18:	9209      	str	r2, [sp, #36]	@ 0x24
 800cd1a:	f89a 3000 	ldrb.w	r3, [sl]
 800cd1e:	2b00      	cmp	r3, #0
 800cd20:	f000 809f 	beq.w	800ce62 <_svfiprintf_r+0x1c6>
 800cd24:	2300      	movs	r3, #0
 800cd26:	f04f 32ff 	mov.w	r2, #4294967295
 800cd2a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800cd2e:	f10a 0a01 	add.w	sl, sl, #1
 800cd32:	9304      	str	r3, [sp, #16]
 800cd34:	9307      	str	r3, [sp, #28]
 800cd36:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800cd3a:	931a      	str	r3, [sp, #104]	@ 0x68
 800cd3c:	4654      	mov	r4, sl
 800cd3e:	2205      	movs	r2, #5
 800cd40:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cd44:	484e      	ldr	r0, [pc, #312]	@ (800ce80 <_svfiprintf_r+0x1e4>)
 800cd46:	f7f3 fa73 	bl	8000230 <memchr>
 800cd4a:	9a04      	ldr	r2, [sp, #16]
 800cd4c:	b9d8      	cbnz	r0, 800cd86 <_svfiprintf_r+0xea>
 800cd4e:	06d0      	lsls	r0, r2, #27
 800cd50:	bf44      	itt	mi
 800cd52:	2320      	movmi	r3, #32
 800cd54:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800cd58:	0711      	lsls	r1, r2, #28
 800cd5a:	bf44      	itt	mi
 800cd5c:	232b      	movmi	r3, #43	@ 0x2b
 800cd5e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800cd62:	f89a 3000 	ldrb.w	r3, [sl]
 800cd66:	2b2a      	cmp	r3, #42	@ 0x2a
 800cd68:	d015      	beq.n	800cd96 <_svfiprintf_r+0xfa>
 800cd6a:	9a07      	ldr	r2, [sp, #28]
 800cd6c:	4654      	mov	r4, sl
 800cd6e:	2000      	movs	r0, #0
 800cd70:	f04f 0c0a 	mov.w	ip, #10
 800cd74:	4621      	mov	r1, r4
 800cd76:	f811 3b01 	ldrb.w	r3, [r1], #1
 800cd7a:	3b30      	subs	r3, #48	@ 0x30
 800cd7c:	2b09      	cmp	r3, #9
 800cd7e:	d94b      	bls.n	800ce18 <_svfiprintf_r+0x17c>
 800cd80:	b1b0      	cbz	r0, 800cdb0 <_svfiprintf_r+0x114>
 800cd82:	9207      	str	r2, [sp, #28]
 800cd84:	e014      	b.n	800cdb0 <_svfiprintf_r+0x114>
 800cd86:	eba0 0308 	sub.w	r3, r0, r8
 800cd8a:	fa09 f303 	lsl.w	r3, r9, r3
 800cd8e:	4313      	orrs	r3, r2
 800cd90:	9304      	str	r3, [sp, #16]
 800cd92:	46a2      	mov	sl, r4
 800cd94:	e7d2      	b.n	800cd3c <_svfiprintf_r+0xa0>
 800cd96:	9b03      	ldr	r3, [sp, #12]
 800cd98:	1d19      	adds	r1, r3, #4
 800cd9a:	681b      	ldr	r3, [r3, #0]
 800cd9c:	9103      	str	r1, [sp, #12]
 800cd9e:	2b00      	cmp	r3, #0
 800cda0:	bfbb      	ittet	lt
 800cda2:	425b      	neglt	r3, r3
 800cda4:	f042 0202 	orrlt.w	r2, r2, #2
 800cda8:	9307      	strge	r3, [sp, #28]
 800cdaa:	9307      	strlt	r3, [sp, #28]
 800cdac:	bfb8      	it	lt
 800cdae:	9204      	strlt	r2, [sp, #16]
 800cdb0:	7823      	ldrb	r3, [r4, #0]
 800cdb2:	2b2e      	cmp	r3, #46	@ 0x2e
 800cdb4:	d10a      	bne.n	800cdcc <_svfiprintf_r+0x130>
 800cdb6:	7863      	ldrb	r3, [r4, #1]
 800cdb8:	2b2a      	cmp	r3, #42	@ 0x2a
 800cdba:	d132      	bne.n	800ce22 <_svfiprintf_r+0x186>
 800cdbc:	9b03      	ldr	r3, [sp, #12]
 800cdbe:	1d1a      	adds	r2, r3, #4
 800cdc0:	681b      	ldr	r3, [r3, #0]
 800cdc2:	9203      	str	r2, [sp, #12]
 800cdc4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800cdc8:	3402      	adds	r4, #2
 800cdca:	9305      	str	r3, [sp, #20]
 800cdcc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800ce90 <_svfiprintf_r+0x1f4>
 800cdd0:	7821      	ldrb	r1, [r4, #0]
 800cdd2:	2203      	movs	r2, #3
 800cdd4:	4650      	mov	r0, sl
 800cdd6:	f7f3 fa2b 	bl	8000230 <memchr>
 800cdda:	b138      	cbz	r0, 800cdec <_svfiprintf_r+0x150>
 800cddc:	9b04      	ldr	r3, [sp, #16]
 800cdde:	eba0 000a 	sub.w	r0, r0, sl
 800cde2:	2240      	movs	r2, #64	@ 0x40
 800cde4:	4082      	lsls	r2, r0
 800cde6:	4313      	orrs	r3, r2
 800cde8:	3401      	adds	r4, #1
 800cdea:	9304      	str	r3, [sp, #16]
 800cdec:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cdf0:	4824      	ldr	r0, [pc, #144]	@ (800ce84 <_svfiprintf_r+0x1e8>)
 800cdf2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800cdf6:	2206      	movs	r2, #6
 800cdf8:	f7f3 fa1a 	bl	8000230 <memchr>
 800cdfc:	2800      	cmp	r0, #0
 800cdfe:	d036      	beq.n	800ce6e <_svfiprintf_r+0x1d2>
 800ce00:	4b21      	ldr	r3, [pc, #132]	@ (800ce88 <_svfiprintf_r+0x1ec>)
 800ce02:	bb1b      	cbnz	r3, 800ce4c <_svfiprintf_r+0x1b0>
 800ce04:	9b03      	ldr	r3, [sp, #12]
 800ce06:	3307      	adds	r3, #7
 800ce08:	f023 0307 	bic.w	r3, r3, #7
 800ce0c:	3308      	adds	r3, #8
 800ce0e:	9303      	str	r3, [sp, #12]
 800ce10:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ce12:	4433      	add	r3, r6
 800ce14:	9309      	str	r3, [sp, #36]	@ 0x24
 800ce16:	e76a      	b.n	800ccee <_svfiprintf_r+0x52>
 800ce18:	fb0c 3202 	mla	r2, ip, r2, r3
 800ce1c:	460c      	mov	r4, r1
 800ce1e:	2001      	movs	r0, #1
 800ce20:	e7a8      	b.n	800cd74 <_svfiprintf_r+0xd8>
 800ce22:	2300      	movs	r3, #0
 800ce24:	3401      	adds	r4, #1
 800ce26:	9305      	str	r3, [sp, #20]
 800ce28:	4619      	mov	r1, r3
 800ce2a:	f04f 0c0a 	mov.w	ip, #10
 800ce2e:	4620      	mov	r0, r4
 800ce30:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ce34:	3a30      	subs	r2, #48	@ 0x30
 800ce36:	2a09      	cmp	r2, #9
 800ce38:	d903      	bls.n	800ce42 <_svfiprintf_r+0x1a6>
 800ce3a:	2b00      	cmp	r3, #0
 800ce3c:	d0c6      	beq.n	800cdcc <_svfiprintf_r+0x130>
 800ce3e:	9105      	str	r1, [sp, #20]
 800ce40:	e7c4      	b.n	800cdcc <_svfiprintf_r+0x130>
 800ce42:	fb0c 2101 	mla	r1, ip, r1, r2
 800ce46:	4604      	mov	r4, r0
 800ce48:	2301      	movs	r3, #1
 800ce4a:	e7f0      	b.n	800ce2e <_svfiprintf_r+0x192>
 800ce4c:	ab03      	add	r3, sp, #12
 800ce4e:	9300      	str	r3, [sp, #0]
 800ce50:	462a      	mov	r2, r5
 800ce52:	4b0e      	ldr	r3, [pc, #56]	@ (800ce8c <_svfiprintf_r+0x1f0>)
 800ce54:	a904      	add	r1, sp, #16
 800ce56:	4638      	mov	r0, r7
 800ce58:	f7fc ff42 	bl	8009ce0 <_printf_float>
 800ce5c:	1c42      	adds	r2, r0, #1
 800ce5e:	4606      	mov	r6, r0
 800ce60:	d1d6      	bne.n	800ce10 <_svfiprintf_r+0x174>
 800ce62:	89ab      	ldrh	r3, [r5, #12]
 800ce64:	065b      	lsls	r3, r3, #25
 800ce66:	f53f af2d 	bmi.w	800ccc4 <_svfiprintf_r+0x28>
 800ce6a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ce6c:	e72c      	b.n	800ccc8 <_svfiprintf_r+0x2c>
 800ce6e:	ab03      	add	r3, sp, #12
 800ce70:	9300      	str	r3, [sp, #0]
 800ce72:	462a      	mov	r2, r5
 800ce74:	4b05      	ldr	r3, [pc, #20]	@ (800ce8c <_svfiprintf_r+0x1f0>)
 800ce76:	a904      	add	r1, sp, #16
 800ce78:	4638      	mov	r0, r7
 800ce7a:	f7fd f9c9 	bl	800a210 <_printf_i>
 800ce7e:	e7ed      	b.n	800ce5c <_svfiprintf_r+0x1c0>
 800ce80:	0800ee88 	.word	0x0800ee88
 800ce84:	0800ee92 	.word	0x0800ee92
 800ce88:	08009ce1 	.word	0x08009ce1
 800ce8c:	0800cbe7 	.word	0x0800cbe7
 800ce90:	0800ee8e 	.word	0x0800ee8e

0800ce94 <_sungetc_r>:
 800ce94:	b538      	push	{r3, r4, r5, lr}
 800ce96:	1c4b      	adds	r3, r1, #1
 800ce98:	4614      	mov	r4, r2
 800ce9a:	d103      	bne.n	800cea4 <_sungetc_r+0x10>
 800ce9c:	f04f 35ff 	mov.w	r5, #4294967295
 800cea0:	4628      	mov	r0, r5
 800cea2:	bd38      	pop	{r3, r4, r5, pc}
 800cea4:	8993      	ldrh	r3, [r2, #12]
 800cea6:	f023 0320 	bic.w	r3, r3, #32
 800ceaa:	8193      	strh	r3, [r2, #12]
 800ceac:	6853      	ldr	r3, [r2, #4]
 800ceae:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800ceb0:	b2cd      	uxtb	r5, r1
 800ceb2:	b18a      	cbz	r2, 800ced8 <_sungetc_r+0x44>
 800ceb4:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 800ceb6:	429a      	cmp	r2, r3
 800ceb8:	dd08      	ble.n	800cecc <_sungetc_r+0x38>
 800ceba:	6823      	ldr	r3, [r4, #0]
 800cebc:	1e5a      	subs	r2, r3, #1
 800cebe:	6022      	str	r2, [r4, #0]
 800cec0:	f803 5c01 	strb.w	r5, [r3, #-1]
 800cec4:	6863      	ldr	r3, [r4, #4]
 800cec6:	3301      	adds	r3, #1
 800cec8:	6063      	str	r3, [r4, #4]
 800ceca:	e7e9      	b.n	800cea0 <_sungetc_r+0xc>
 800cecc:	4621      	mov	r1, r4
 800cece:	f000 fbe0 	bl	800d692 <__submore>
 800ced2:	2800      	cmp	r0, #0
 800ced4:	d0f1      	beq.n	800ceba <_sungetc_r+0x26>
 800ced6:	e7e1      	b.n	800ce9c <_sungetc_r+0x8>
 800ced8:	6921      	ldr	r1, [r4, #16]
 800ceda:	6822      	ldr	r2, [r4, #0]
 800cedc:	b141      	cbz	r1, 800cef0 <_sungetc_r+0x5c>
 800cede:	4291      	cmp	r1, r2
 800cee0:	d206      	bcs.n	800cef0 <_sungetc_r+0x5c>
 800cee2:	f812 1c01 	ldrb.w	r1, [r2, #-1]
 800cee6:	42a9      	cmp	r1, r5
 800cee8:	d102      	bne.n	800cef0 <_sungetc_r+0x5c>
 800ceea:	3a01      	subs	r2, #1
 800ceec:	6022      	str	r2, [r4, #0]
 800ceee:	e7ea      	b.n	800cec6 <_sungetc_r+0x32>
 800cef0:	e9c4 230f 	strd	r2, r3, [r4, #60]	@ 0x3c
 800cef4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800cef8:	6363      	str	r3, [r4, #52]	@ 0x34
 800cefa:	2303      	movs	r3, #3
 800cefc:	63a3      	str	r3, [r4, #56]	@ 0x38
 800cefe:	4623      	mov	r3, r4
 800cf00:	f803 5f46 	strb.w	r5, [r3, #70]!
 800cf04:	6023      	str	r3, [r4, #0]
 800cf06:	2301      	movs	r3, #1
 800cf08:	e7de      	b.n	800cec8 <_sungetc_r+0x34>

0800cf0a <__ssrefill_r>:
 800cf0a:	b510      	push	{r4, lr}
 800cf0c:	460c      	mov	r4, r1
 800cf0e:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800cf10:	b169      	cbz	r1, 800cf2e <__ssrefill_r+0x24>
 800cf12:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800cf16:	4299      	cmp	r1, r3
 800cf18:	d001      	beq.n	800cf1e <__ssrefill_r+0x14>
 800cf1a:	f7fe fd59 	bl	800b9d0 <_free_r>
 800cf1e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800cf20:	6063      	str	r3, [r4, #4]
 800cf22:	2000      	movs	r0, #0
 800cf24:	6360      	str	r0, [r4, #52]	@ 0x34
 800cf26:	b113      	cbz	r3, 800cf2e <__ssrefill_r+0x24>
 800cf28:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800cf2a:	6023      	str	r3, [r4, #0]
 800cf2c:	bd10      	pop	{r4, pc}
 800cf2e:	6923      	ldr	r3, [r4, #16]
 800cf30:	6023      	str	r3, [r4, #0]
 800cf32:	2300      	movs	r3, #0
 800cf34:	6063      	str	r3, [r4, #4]
 800cf36:	89a3      	ldrh	r3, [r4, #12]
 800cf38:	f043 0320 	orr.w	r3, r3, #32
 800cf3c:	81a3      	strh	r3, [r4, #12]
 800cf3e:	f04f 30ff 	mov.w	r0, #4294967295
 800cf42:	e7f3      	b.n	800cf2c <__ssrefill_r+0x22>

0800cf44 <__ssvfiscanf_r>:
 800cf44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cf48:	460c      	mov	r4, r1
 800cf4a:	f5ad 7d22 	sub.w	sp, sp, #648	@ 0x288
 800cf4e:	2100      	movs	r1, #0
 800cf50:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 800cf54:	49a5      	ldr	r1, [pc, #660]	@ (800d1ec <__ssvfiscanf_r+0x2a8>)
 800cf56:	91a0      	str	r1, [sp, #640]	@ 0x280
 800cf58:	f10d 0804 	add.w	r8, sp, #4
 800cf5c:	49a4      	ldr	r1, [pc, #656]	@ (800d1f0 <__ssvfiscanf_r+0x2ac>)
 800cf5e:	4fa5      	ldr	r7, [pc, #660]	@ (800d1f4 <__ssvfiscanf_r+0x2b0>)
 800cf60:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 800cf64:	4606      	mov	r6, r0
 800cf66:	91a1      	str	r1, [sp, #644]	@ 0x284
 800cf68:	9300      	str	r3, [sp, #0]
 800cf6a:	7813      	ldrb	r3, [r2, #0]
 800cf6c:	2b00      	cmp	r3, #0
 800cf6e:	f000 8158 	beq.w	800d222 <__ssvfiscanf_r+0x2de>
 800cf72:	5cf9      	ldrb	r1, [r7, r3]
 800cf74:	f011 0108 	ands.w	r1, r1, #8
 800cf78:	f102 0501 	add.w	r5, r2, #1
 800cf7c:	d019      	beq.n	800cfb2 <__ssvfiscanf_r+0x6e>
 800cf7e:	6863      	ldr	r3, [r4, #4]
 800cf80:	2b00      	cmp	r3, #0
 800cf82:	dd0f      	ble.n	800cfa4 <__ssvfiscanf_r+0x60>
 800cf84:	6823      	ldr	r3, [r4, #0]
 800cf86:	781a      	ldrb	r2, [r3, #0]
 800cf88:	5cba      	ldrb	r2, [r7, r2]
 800cf8a:	0712      	lsls	r2, r2, #28
 800cf8c:	d401      	bmi.n	800cf92 <__ssvfiscanf_r+0x4e>
 800cf8e:	462a      	mov	r2, r5
 800cf90:	e7eb      	b.n	800cf6a <__ssvfiscanf_r+0x26>
 800cf92:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800cf94:	3201      	adds	r2, #1
 800cf96:	9245      	str	r2, [sp, #276]	@ 0x114
 800cf98:	6862      	ldr	r2, [r4, #4]
 800cf9a:	3301      	adds	r3, #1
 800cf9c:	3a01      	subs	r2, #1
 800cf9e:	6062      	str	r2, [r4, #4]
 800cfa0:	6023      	str	r3, [r4, #0]
 800cfa2:	e7ec      	b.n	800cf7e <__ssvfiscanf_r+0x3a>
 800cfa4:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800cfa6:	4621      	mov	r1, r4
 800cfa8:	4630      	mov	r0, r6
 800cfaa:	4798      	blx	r3
 800cfac:	2800      	cmp	r0, #0
 800cfae:	d0e9      	beq.n	800cf84 <__ssvfiscanf_r+0x40>
 800cfb0:	e7ed      	b.n	800cf8e <__ssvfiscanf_r+0x4a>
 800cfb2:	2b25      	cmp	r3, #37	@ 0x25
 800cfb4:	d012      	beq.n	800cfdc <__ssvfiscanf_r+0x98>
 800cfb6:	4699      	mov	r9, r3
 800cfb8:	6863      	ldr	r3, [r4, #4]
 800cfba:	2b00      	cmp	r3, #0
 800cfbc:	f340 8093 	ble.w	800d0e6 <__ssvfiscanf_r+0x1a2>
 800cfc0:	6822      	ldr	r2, [r4, #0]
 800cfc2:	7813      	ldrb	r3, [r2, #0]
 800cfc4:	454b      	cmp	r3, r9
 800cfc6:	f040 812c 	bne.w	800d222 <__ssvfiscanf_r+0x2de>
 800cfca:	6863      	ldr	r3, [r4, #4]
 800cfcc:	3b01      	subs	r3, #1
 800cfce:	6063      	str	r3, [r4, #4]
 800cfd0:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 800cfd2:	3201      	adds	r2, #1
 800cfd4:	3301      	adds	r3, #1
 800cfd6:	6022      	str	r2, [r4, #0]
 800cfd8:	9345      	str	r3, [sp, #276]	@ 0x114
 800cfda:	e7d8      	b.n	800cf8e <__ssvfiscanf_r+0x4a>
 800cfdc:	9141      	str	r1, [sp, #260]	@ 0x104
 800cfde:	9143      	str	r1, [sp, #268]	@ 0x10c
 800cfe0:	7853      	ldrb	r3, [r2, #1]
 800cfe2:	2b2a      	cmp	r3, #42	@ 0x2a
 800cfe4:	bf02      	ittt	eq
 800cfe6:	2310      	moveq	r3, #16
 800cfe8:	1c95      	addeq	r5, r2, #2
 800cfea:	9341      	streq	r3, [sp, #260]	@ 0x104
 800cfec:	220a      	movs	r2, #10
 800cfee:	46a9      	mov	r9, r5
 800cff0:	f819 1b01 	ldrb.w	r1, [r9], #1
 800cff4:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 800cff8:	2b09      	cmp	r3, #9
 800cffa:	d91e      	bls.n	800d03a <__ssvfiscanf_r+0xf6>
 800cffc:	f8df a1f8 	ldr.w	sl, [pc, #504]	@ 800d1f8 <__ssvfiscanf_r+0x2b4>
 800d000:	2203      	movs	r2, #3
 800d002:	4650      	mov	r0, sl
 800d004:	f7f3 f914 	bl	8000230 <memchr>
 800d008:	b138      	cbz	r0, 800d01a <__ssvfiscanf_r+0xd6>
 800d00a:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800d00c:	eba0 000a 	sub.w	r0, r0, sl
 800d010:	2301      	movs	r3, #1
 800d012:	4083      	lsls	r3, r0
 800d014:	4313      	orrs	r3, r2
 800d016:	9341      	str	r3, [sp, #260]	@ 0x104
 800d018:	464d      	mov	r5, r9
 800d01a:	f815 3b01 	ldrb.w	r3, [r5], #1
 800d01e:	2b78      	cmp	r3, #120	@ 0x78
 800d020:	d806      	bhi.n	800d030 <__ssvfiscanf_r+0xec>
 800d022:	2b57      	cmp	r3, #87	@ 0x57
 800d024:	d810      	bhi.n	800d048 <__ssvfiscanf_r+0x104>
 800d026:	2b25      	cmp	r3, #37	@ 0x25
 800d028:	d0c5      	beq.n	800cfb6 <__ssvfiscanf_r+0x72>
 800d02a:	d857      	bhi.n	800d0dc <__ssvfiscanf_r+0x198>
 800d02c:	2b00      	cmp	r3, #0
 800d02e:	d065      	beq.n	800d0fc <__ssvfiscanf_r+0x1b8>
 800d030:	2303      	movs	r3, #3
 800d032:	9347      	str	r3, [sp, #284]	@ 0x11c
 800d034:	230a      	movs	r3, #10
 800d036:	9342      	str	r3, [sp, #264]	@ 0x108
 800d038:	e078      	b.n	800d12c <__ssvfiscanf_r+0x1e8>
 800d03a:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 800d03c:	fb02 1103 	mla	r1, r2, r3, r1
 800d040:	3930      	subs	r1, #48	@ 0x30
 800d042:	9143      	str	r1, [sp, #268]	@ 0x10c
 800d044:	464d      	mov	r5, r9
 800d046:	e7d2      	b.n	800cfee <__ssvfiscanf_r+0xaa>
 800d048:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 800d04c:	2a20      	cmp	r2, #32
 800d04e:	d8ef      	bhi.n	800d030 <__ssvfiscanf_r+0xec>
 800d050:	a101      	add	r1, pc, #4	@ (adr r1, 800d058 <__ssvfiscanf_r+0x114>)
 800d052:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800d056:	bf00      	nop
 800d058:	0800d10b 	.word	0x0800d10b
 800d05c:	0800d031 	.word	0x0800d031
 800d060:	0800d031 	.word	0x0800d031
 800d064:	0800d165 	.word	0x0800d165
 800d068:	0800d031 	.word	0x0800d031
 800d06c:	0800d031 	.word	0x0800d031
 800d070:	0800d031 	.word	0x0800d031
 800d074:	0800d031 	.word	0x0800d031
 800d078:	0800d031 	.word	0x0800d031
 800d07c:	0800d031 	.word	0x0800d031
 800d080:	0800d031 	.word	0x0800d031
 800d084:	0800d17b 	.word	0x0800d17b
 800d088:	0800d161 	.word	0x0800d161
 800d08c:	0800d0e3 	.word	0x0800d0e3
 800d090:	0800d0e3 	.word	0x0800d0e3
 800d094:	0800d0e3 	.word	0x0800d0e3
 800d098:	0800d031 	.word	0x0800d031
 800d09c:	0800d11d 	.word	0x0800d11d
 800d0a0:	0800d031 	.word	0x0800d031
 800d0a4:	0800d031 	.word	0x0800d031
 800d0a8:	0800d031 	.word	0x0800d031
 800d0ac:	0800d031 	.word	0x0800d031
 800d0b0:	0800d18b 	.word	0x0800d18b
 800d0b4:	0800d125 	.word	0x0800d125
 800d0b8:	0800d103 	.word	0x0800d103
 800d0bc:	0800d031 	.word	0x0800d031
 800d0c0:	0800d031 	.word	0x0800d031
 800d0c4:	0800d187 	.word	0x0800d187
 800d0c8:	0800d031 	.word	0x0800d031
 800d0cc:	0800d161 	.word	0x0800d161
 800d0d0:	0800d031 	.word	0x0800d031
 800d0d4:	0800d031 	.word	0x0800d031
 800d0d8:	0800d10b 	.word	0x0800d10b
 800d0dc:	3b45      	subs	r3, #69	@ 0x45
 800d0de:	2b02      	cmp	r3, #2
 800d0e0:	d8a6      	bhi.n	800d030 <__ssvfiscanf_r+0xec>
 800d0e2:	2305      	movs	r3, #5
 800d0e4:	e021      	b.n	800d12a <__ssvfiscanf_r+0x1e6>
 800d0e6:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800d0e8:	4621      	mov	r1, r4
 800d0ea:	4630      	mov	r0, r6
 800d0ec:	4798      	blx	r3
 800d0ee:	2800      	cmp	r0, #0
 800d0f0:	f43f af66 	beq.w	800cfc0 <__ssvfiscanf_r+0x7c>
 800d0f4:	9844      	ldr	r0, [sp, #272]	@ 0x110
 800d0f6:	2800      	cmp	r0, #0
 800d0f8:	f040 808b 	bne.w	800d212 <__ssvfiscanf_r+0x2ce>
 800d0fc:	f04f 30ff 	mov.w	r0, #4294967295
 800d100:	e08b      	b.n	800d21a <__ssvfiscanf_r+0x2d6>
 800d102:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800d104:	f042 0220 	orr.w	r2, r2, #32
 800d108:	9241      	str	r2, [sp, #260]	@ 0x104
 800d10a:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800d10c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800d110:	9241      	str	r2, [sp, #260]	@ 0x104
 800d112:	2210      	movs	r2, #16
 800d114:	2b6e      	cmp	r3, #110	@ 0x6e
 800d116:	9242      	str	r2, [sp, #264]	@ 0x108
 800d118:	d902      	bls.n	800d120 <__ssvfiscanf_r+0x1dc>
 800d11a:	e005      	b.n	800d128 <__ssvfiscanf_r+0x1e4>
 800d11c:	2300      	movs	r3, #0
 800d11e:	9342      	str	r3, [sp, #264]	@ 0x108
 800d120:	2303      	movs	r3, #3
 800d122:	e002      	b.n	800d12a <__ssvfiscanf_r+0x1e6>
 800d124:	2308      	movs	r3, #8
 800d126:	9342      	str	r3, [sp, #264]	@ 0x108
 800d128:	2304      	movs	r3, #4
 800d12a:	9347      	str	r3, [sp, #284]	@ 0x11c
 800d12c:	6863      	ldr	r3, [r4, #4]
 800d12e:	2b00      	cmp	r3, #0
 800d130:	dd39      	ble.n	800d1a6 <__ssvfiscanf_r+0x262>
 800d132:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800d134:	0659      	lsls	r1, r3, #25
 800d136:	d404      	bmi.n	800d142 <__ssvfiscanf_r+0x1fe>
 800d138:	6823      	ldr	r3, [r4, #0]
 800d13a:	781a      	ldrb	r2, [r3, #0]
 800d13c:	5cba      	ldrb	r2, [r7, r2]
 800d13e:	0712      	lsls	r2, r2, #28
 800d140:	d438      	bmi.n	800d1b4 <__ssvfiscanf_r+0x270>
 800d142:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 800d144:	2b02      	cmp	r3, #2
 800d146:	dc47      	bgt.n	800d1d8 <__ssvfiscanf_r+0x294>
 800d148:	466b      	mov	r3, sp
 800d14a:	4622      	mov	r2, r4
 800d14c:	a941      	add	r1, sp, #260	@ 0x104
 800d14e:	4630      	mov	r0, r6
 800d150:	f000 f86c 	bl	800d22c <_scanf_chars>
 800d154:	2801      	cmp	r0, #1
 800d156:	d064      	beq.n	800d222 <__ssvfiscanf_r+0x2de>
 800d158:	2802      	cmp	r0, #2
 800d15a:	f47f af18 	bne.w	800cf8e <__ssvfiscanf_r+0x4a>
 800d15e:	e7c9      	b.n	800d0f4 <__ssvfiscanf_r+0x1b0>
 800d160:	220a      	movs	r2, #10
 800d162:	e7d7      	b.n	800d114 <__ssvfiscanf_r+0x1d0>
 800d164:	4629      	mov	r1, r5
 800d166:	4640      	mov	r0, r8
 800d168:	f000 fa5a 	bl	800d620 <__sccl>
 800d16c:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800d16e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d172:	9341      	str	r3, [sp, #260]	@ 0x104
 800d174:	4605      	mov	r5, r0
 800d176:	2301      	movs	r3, #1
 800d178:	e7d7      	b.n	800d12a <__ssvfiscanf_r+0x1e6>
 800d17a:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800d17c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d180:	9341      	str	r3, [sp, #260]	@ 0x104
 800d182:	2300      	movs	r3, #0
 800d184:	e7d1      	b.n	800d12a <__ssvfiscanf_r+0x1e6>
 800d186:	2302      	movs	r3, #2
 800d188:	e7cf      	b.n	800d12a <__ssvfiscanf_r+0x1e6>
 800d18a:	9841      	ldr	r0, [sp, #260]	@ 0x104
 800d18c:	06c3      	lsls	r3, r0, #27
 800d18e:	f53f aefe 	bmi.w	800cf8e <__ssvfiscanf_r+0x4a>
 800d192:	9b00      	ldr	r3, [sp, #0]
 800d194:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800d196:	1d19      	adds	r1, r3, #4
 800d198:	9100      	str	r1, [sp, #0]
 800d19a:	681b      	ldr	r3, [r3, #0]
 800d19c:	07c0      	lsls	r0, r0, #31
 800d19e:	bf4c      	ite	mi
 800d1a0:	801a      	strhmi	r2, [r3, #0]
 800d1a2:	601a      	strpl	r2, [r3, #0]
 800d1a4:	e6f3      	b.n	800cf8e <__ssvfiscanf_r+0x4a>
 800d1a6:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800d1a8:	4621      	mov	r1, r4
 800d1aa:	4630      	mov	r0, r6
 800d1ac:	4798      	blx	r3
 800d1ae:	2800      	cmp	r0, #0
 800d1b0:	d0bf      	beq.n	800d132 <__ssvfiscanf_r+0x1ee>
 800d1b2:	e79f      	b.n	800d0f4 <__ssvfiscanf_r+0x1b0>
 800d1b4:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800d1b6:	3201      	adds	r2, #1
 800d1b8:	9245      	str	r2, [sp, #276]	@ 0x114
 800d1ba:	6862      	ldr	r2, [r4, #4]
 800d1bc:	3a01      	subs	r2, #1
 800d1be:	2a00      	cmp	r2, #0
 800d1c0:	6062      	str	r2, [r4, #4]
 800d1c2:	dd02      	ble.n	800d1ca <__ssvfiscanf_r+0x286>
 800d1c4:	3301      	adds	r3, #1
 800d1c6:	6023      	str	r3, [r4, #0]
 800d1c8:	e7b6      	b.n	800d138 <__ssvfiscanf_r+0x1f4>
 800d1ca:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800d1cc:	4621      	mov	r1, r4
 800d1ce:	4630      	mov	r0, r6
 800d1d0:	4798      	blx	r3
 800d1d2:	2800      	cmp	r0, #0
 800d1d4:	d0b0      	beq.n	800d138 <__ssvfiscanf_r+0x1f4>
 800d1d6:	e78d      	b.n	800d0f4 <__ssvfiscanf_r+0x1b0>
 800d1d8:	2b04      	cmp	r3, #4
 800d1da:	dc0f      	bgt.n	800d1fc <__ssvfiscanf_r+0x2b8>
 800d1dc:	466b      	mov	r3, sp
 800d1de:	4622      	mov	r2, r4
 800d1e0:	a941      	add	r1, sp, #260	@ 0x104
 800d1e2:	4630      	mov	r0, r6
 800d1e4:	f000 f87c 	bl	800d2e0 <_scanf_i>
 800d1e8:	e7b4      	b.n	800d154 <__ssvfiscanf_r+0x210>
 800d1ea:	bf00      	nop
 800d1ec:	0800ce95 	.word	0x0800ce95
 800d1f0:	0800cf0b 	.word	0x0800cf0b
 800d1f4:	0800eb01 	.word	0x0800eb01
 800d1f8:	0800ee8e 	.word	0x0800ee8e
 800d1fc:	4b0a      	ldr	r3, [pc, #40]	@ (800d228 <__ssvfiscanf_r+0x2e4>)
 800d1fe:	2b00      	cmp	r3, #0
 800d200:	f43f aec5 	beq.w	800cf8e <__ssvfiscanf_r+0x4a>
 800d204:	466b      	mov	r3, sp
 800d206:	4622      	mov	r2, r4
 800d208:	a941      	add	r1, sp, #260	@ 0x104
 800d20a:	4630      	mov	r0, r6
 800d20c:	f7fd f920 	bl	800a450 <_scanf_float>
 800d210:	e7a0      	b.n	800d154 <__ssvfiscanf_r+0x210>
 800d212:	89a3      	ldrh	r3, [r4, #12]
 800d214:	065b      	lsls	r3, r3, #25
 800d216:	f53f af71 	bmi.w	800d0fc <__ssvfiscanf_r+0x1b8>
 800d21a:	f50d 7d22 	add.w	sp, sp, #648	@ 0x288
 800d21e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d222:	9844      	ldr	r0, [sp, #272]	@ 0x110
 800d224:	e7f9      	b.n	800d21a <__ssvfiscanf_r+0x2d6>
 800d226:	bf00      	nop
 800d228:	0800a451 	.word	0x0800a451

0800d22c <_scanf_chars>:
 800d22c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d230:	4615      	mov	r5, r2
 800d232:	688a      	ldr	r2, [r1, #8]
 800d234:	4680      	mov	r8, r0
 800d236:	460c      	mov	r4, r1
 800d238:	b932      	cbnz	r2, 800d248 <_scanf_chars+0x1c>
 800d23a:	698a      	ldr	r2, [r1, #24]
 800d23c:	2a00      	cmp	r2, #0
 800d23e:	bf14      	ite	ne
 800d240:	f04f 32ff 	movne.w	r2, #4294967295
 800d244:	2201      	moveq	r2, #1
 800d246:	608a      	str	r2, [r1, #8]
 800d248:	6822      	ldr	r2, [r4, #0]
 800d24a:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 800d2dc <_scanf_chars+0xb0>
 800d24e:	06d1      	lsls	r1, r2, #27
 800d250:	bf5f      	itttt	pl
 800d252:	681a      	ldrpl	r2, [r3, #0]
 800d254:	1d11      	addpl	r1, r2, #4
 800d256:	6019      	strpl	r1, [r3, #0]
 800d258:	6816      	ldrpl	r6, [r2, #0]
 800d25a:	2700      	movs	r7, #0
 800d25c:	69a0      	ldr	r0, [r4, #24]
 800d25e:	b188      	cbz	r0, 800d284 <_scanf_chars+0x58>
 800d260:	2801      	cmp	r0, #1
 800d262:	d107      	bne.n	800d274 <_scanf_chars+0x48>
 800d264:	682b      	ldr	r3, [r5, #0]
 800d266:	781a      	ldrb	r2, [r3, #0]
 800d268:	6963      	ldr	r3, [r4, #20]
 800d26a:	5c9b      	ldrb	r3, [r3, r2]
 800d26c:	b953      	cbnz	r3, 800d284 <_scanf_chars+0x58>
 800d26e:	2f00      	cmp	r7, #0
 800d270:	d031      	beq.n	800d2d6 <_scanf_chars+0xaa>
 800d272:	e022      	b.n	800d2ba <_scanf_chars+0x8e>
 800d274:	2802      	cmp	r0, #2
 800d276:	d120      	bne.n	800d2ba <_scanf_chars+0x8e>
 800d278:	682b      	ldr	r3, [r5, #0]
 800d27a:	781b      	ldrb	r3, [r3, #0]
 800d27c:	f819 3003 	ldrb.w	r3, [r9, r3]
 800d280:	071b      	lsls	r3, r3, #28
 800d282:	d41a      	bmi.n	800d2ba <_scanf_chars+0x8e>
 800d284:	6823      	ldr	r3, [r4, #0]
 800d286:	06da      	lsls	r2, r3, #27
 800d288:	bf5e      	ittt	pl
 800d28a:	682b      	ldrpl	r3, [r5, #0]
 800d28c:	781b      	ldrbpl	r3, [r3, #0]
 800d28e:	f806 3b01 	strbpl.w	r3, [r6], #1
 800d292:	682a      	ldr	r2, [r5, #0]
 800d294:	686b      	ldr	r3, [r5, #4]
 800d296:	3201      	adds	r2, #1
 800d298:	602a      	str	r2, [r5, #0]
 800d29a:	68a2      	ldr	r2, [r4, #8]
 800d29c:	3b01      	subs	r3, #1
 800d29e:	3a01      	subs	r2, #1
 800d2a0:	606b      	str	r3, [r5, #4]
 800d2a2:	3701      	adds	r7, #1
 800d2a4:	60a2      	str	r2, [r4, #8]
 800d2a6:	b142      	cbz	r2, 800d2ba <_scanf_chars+0x8e>
 800d2a8:	2b00      	cmp	r3, #0
 800d2aa:	dcd7      	bgt.n	800d25c <_scanf_chars+0x30>
 800d2ac:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800d2b0:	4629      	mov	r1, r5
 800d2b2:	4640      	mov	r0, r8
 800d2b4:	4798      	blx	r3
 800d2b6:	2800      	cmp	r0, #0
 800d2b8:	d0d0      	beq.n	800d25c <_scanf_chars+0x30>
 800d2ba:	6823      	ldr	r3, [r4, #0]
 800d2bc:	f013 0310 	ands.w	r3, r3, #16
 800d2c0:	d105      	bne.n	800d2ce <_scanf_chars+0xa2>
 800d2c2:	68e2      	ldr	r2, [r4, #12]
 800d2c4:	3201      	adds	r2, #1
 800d2c6:	60e2      	str	r2, [r4, #12]
 800d2c8:	69a2      	ldr	r2, [r4, #24]
 800d2ca:	b102      	cbz	r2, 800d2ce <_scanf_chars+0xa2>
 800d2cc:	7033      	strb	r3, [r6, #0]
 800d2ce:	6923      	ldr	r3, [r4, #16]
 800d2d0:	443b      	add	r3, r7
 800d2d2:	6123      	str	r3, [r4, #16]
 800d2d4:	2000      	movs	r0, #0
 800d2d6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d2da:	bf00      	nop
 800d2dc:	0800eb01 	.word	0x0800eb01

0800d2e0 <_scanf_i>:
 800d2e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d2e4:	4698      	mov	r8, r3
 800d2e6:	4b74      	ldr	r3, [pc, #464]	@ (800d4b8 <_scanf_i+0x1d8>)
 800d2e8:	460c      	mov	r4, r1
 800d2ea:	4682      	mov	sl, r0
 800d2ec:	4616      	mov	r6, r2
 800d2ee:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800d2f2:	b087      	sub	sp, #28
 800d2f4:	ab03      	add	r3, sp, #12
 800d2f6:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800d2fa:	4b70      	ldr	r3, [pc, #448]	@ (800d4bc <_scanf_i+0x1dc>)
 800d2fc:	69a1      	ldr	r1, [r4, #24]
 800d2fe:	4a70      	ldr	r2, [pc, #448]	@ (800d4c0 <_scanf_i+0x1e0>)
 800d300:	2903      	cmp	r1, #3
 800d302:	bf08      	it	eq
 800d304:	461a      	moveq	r2, r3
 800d306:	68a3      	ldr	r3, [r4, #8]
 800d308:	9201      	str	r2, [sp, #4]
 800d30a:	1e5a      	subs	r2, r3, #1
 800d30c:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800d310:	bf88      	it	hi
 800d312:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800d316:	4627      	mov	r7, r4
 800d318:	bf82      	ittt	hi
 800d31a:	eb03 0905 	addhi.w	r9, r3, r5
 800d31e:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800d322:	60a3      	strhi	r3, [r4, #8]
 800d324:	f857 3b1c 	ldr.w	r3, [r7], #28
 800d328:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 800d32c:	bf98      	it	ls
 800d32e:	f04f 0900 	movls.w	r9, #0
 800d332:	6023      	str	r3, [r4, #0]
 800d334:	463d      	mov	r5, r7
 800d336:	f04f 0b00 	mov.w	fp, #0
 800d33a:	6831      	ldr	r1, [r6, #0]
 800d33c:	ab03      	add	r3, sp, #12
 800d33e:	7809      	ldrb	r1, [r1, #0]
 800d340:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 800d344:	2202      	movs	r2, #2
 800d346:	f7f2 ff73 	bl	8000230 <memchr>
 800d34a:	b328      	cbz	r0, 800d398 <_scanf_i+0xb8>
 800d34c:	f1bb 0f01 	cmp.w	fp, #1
 800d350:	d159      	bne.n	800d406 <_scanf_i+0x126>
 800d352:	6862      	ldr	r2, [r4, #4]
 800d354:	b92a      	cbnz	r2, 800d362 <_scanf_i+0x82>
 800d356:	6822      	ldr	r2, [r4, #0]
 800d358:	2108      	movs	r1, #8
 800d35a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800d35e:	6061      	str	r1, [r4, #4]
 800d360:	6022      	str	r2, [r4, #0]
 800d362:	6822      	ldr	r2, [r4, #0]
 800d364:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 800d368:	6022      	str	r2, [r4, #0]
 800d36a:	68a2      	ldr	r2, [r4, #8]
 800d36c:	1e51      	subs	r1, r2, #1
 800d36e:	60a1      	str	r1, [r4, #8]
 800d370:	b192      	cbz	r2, 800d398 <_scanf_i+0xb8>
 800d372:	6832      	ldr	r2, [r6, #0]
 800d374:	1c51      	adds	r1, r2, #1
 800d376:	6031      	str	r1, [r6, #0]
 800d378:	7812      	ldrb	r2, [r2, #0]
 800d37a:	f805 2b01 	strb.w	r2, [r5], #1
 800d37e:	6872      	ldr	r2, [r6, #4]
 800d380:	3a01      	subs	r2, #1
 800d382:	2a00      	cmp	r2, #0
 800d384:	6072      	str	r2, [r6, #4]
 800d386:	dc07      	bgt.n	800d398 <_scanf_i+0xb8>
 800d388:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 800d38c:	4631      	mov	r1, r6
 800d38e:	4650      	mov	r0, sl
 800d390:	4790      	blx	r2
 800d392:	2800      	cmp	r0, #0
 800d394:	f040 8085 	bne.w	800d4a2 <_scanf_i+0x1c2>
 800d398:	f10b 0b01 	add.w	fp, fp, #1
 800d39c:	f1bb 0f03 	cmp.w	fp, #3
 800d3a0:	d1cb      	bne.n	800d33a <_scanf_i+0x5a>
 800d3a2:	6863      	ldr	r3, [r4, #4]
 800d3a4:	b90b      	cbnz	r3, 800d3aa <_scanf_i+0xca>
 800d3a6:	230a      	movs	r3, #10
 800d3a8:	6063      	str	r3, [r4, #4]
 800d3aa:	6863      	ldr	r3, [r4, #4]
 800d3ac:	4945      	ldr	r1, [pc, #276]	@ (800d4c4 <_scanf_i+0x1e4>)
 800d3ae:	6960      	ldr	r0, [r4, #20]
 800d3b0:	1ac9      	subs	r1, r1, r3
 800d3b2:	f000 f935 	bl	800d620 <__sccl>
 800d3b6:	f04f 0b00 	mov.w	fp, #0
 800d3ba:	68a3      	ldr	r3, [r4, #8]
 800d3bc:	6822      	ldr	r2, [r4, #0]
 800d3be:	2b00      	cmp	r3, #0
 800d3c0:	d03d      	beq.n	800d43e <_scanf_i+0x15e>
 800d3c2:	6831      	ldr	r1, [r6, #0]
 800d3c4:	6960      	ldr	r0, [r4, #20]
 800d3c6:	f891 c000 	ldrb.w	ip, [r1]
 800d3ca:	f810 000c 	ldrb.w	r0, [r0, ip]
 800d3ce:	2800      	cmp	r0, #0
 800d3d0:	d035      	beq.n	800d43e <_scanf_i+0x15e>
 800d3d2:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 800d3d6:	d124      	bne.n	800d422 <_scanf_i+0x142>
 800d3d8:	0510      	lsls	r0, r2, #20
 800d3da:	d522      	bpl.n	800d422 <_scanf_i+0x142>
 800d3dc:	f10b 0b01 	add.w	fp, fp, #1
 800d3e0:	f1b9 0f00 	cmp.w	r9, #0
 800d3e4:	d003      	beq.n	800d3ee <_scanf_i+0x10e>
 800d3e6:	3301      	adds	r3, #1
 800d3e8:	f109 39ff 	add.w	r9, r9, #4294967295
 800d3ec:	60a3      	str	r3, [r4, #8]
 800d3ee:	6873      	ldr	r3, [r6, #4]
 800d3f0:	3b01      	subs	r3, #1
 800d3f2:	2b00      	cmp	r3, #0
 800d3f4:	6073      	str	r3, [r6, #4]
 800d3f6:	dd1b      	ble.n	800d430 <_scanf_i+0x150>
 800d3f8:	6833      	ldr	r3, [r6, #0]
 800d3fa:	3301      	adds	r3, #1
 800d3fc:	6033      	str	r3, [r6, #0]
 800d3fe:	68a3      	ldr	r3, [r4, #8]
 800d400:	3b01      	subs	r3, #1
 800d402:	60a3      	str	r3, [r4, #8]
 800d404:	e7d9      	b.n	800d3ba <_scanf_i+0xda>
 800d406:	f1bb 0f02 	cmp.w	fp, #2
 800d40a:	d1ae      	bne.n	800d36a <_scanf_i+0x8a>
 800d40c:	6822      	ldr	r2, [r4, #0]
 800d40e:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 800d412:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 800d416:	d1bf      	bne.n	800d398 <_scanf_i+0xb8>
 800d418:	2110      	movs	r1, #16
 800d41a:	6061      	str	r1, [r4, #4]
 800d41c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800d420:	e7a2      	b.n	800d368 <_scanf_i+0x88>
 800d422:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 800d426:	6022      	str	r2, [r4, #0]
 800d428:	780b      	ldrb	r3, [r1, #0]
 800d42a:	f805 3b01 	strb.w	r3, [r5], #1
 800d42e:	e7de      	b.n	800d3ee <_scanf_i+0x10e>
 800d430:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800d434:	4631      	mov	r1, r6
 800d436:	4650      	mov	r0, sl
 800d438:	4798      	blx	r3
 800d43a:	2800      	cmp	r0, #0
 800d43c:	d0df      	beq.n	800d3fe <_scanf_i+0x11e>
 800d43e:	6823      	ldr	r3, [r4, #0]
 800d440:	05d9      	lsls	r1, r3, #23
 800d442:	d50d      	bpl.n	800d460 <_scanf_i+0x180>
 800d444:	42bd      	cmp	r5, r7
 800d446:	d909      	bls.n	800d45c <_scanf_i+0x17c>
 800d448:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800d44c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800d450:	4632      	mov	r2, r6
 800d452:	4650      	mov	r0, sl
 800d454:	4798      	blx	r3
 800d456:	f105 39ff 	add.w	r9, r5, #4294967295
 800d45a:	464d      	mov	r5, r9
 800d45c:	42bd      	cmp	r5, r7
 800d45e:	d028      	beq.n	800d4b2 <_scanf_i+0x1d2>
 800d460:	6822      	ldr	r2, [r4, #0]
 800d462:	f012 0210 	ands.w	r2, r2, #16
 800d466:	d113      	bne.n	800d490 <_scanf_i+0x1b0>
 800d468:	702a      	strb	r2, [r5, #0]
 800d46a:	6863      	ldr	r3, [r4, #4]
 800d46c:	9e01      	ldr	r6, [sp, #4]
 800d46e:	4639      	mov	r1, r7
 800d470:	4650      	mov	r0, sl
 800d472:	47b0      	blx	r6
 800d474:	f8d8 3000 	ldr.w	r3, [r8]
 800d478:	6821      	ldr	r1, [r4, #0]
 800d47a:	1d1a      	adds	r2, r3, #4
 800d47c:	f8c8 2000 	str.w	r2, [r8]
 800d480:	f011 0f20 	tst.w	r1, #32
 800d484:	681b      	ldr	r3, [r3, #0]
 800d486:	d00f      	beq.n	800d4a8 <_scanf_i+0x1c8>
 800d488:	6018      	str	r0, [r3, #0]
 800d48a:	68e3      	ldr	r3, [r4, #12]
 800d48c:	3301      	adds	r3, #1
 800d48e:	60e3      	str	r3, [r4, #12]
 800d490:	6923      	ldr	r3, [r4, #16]
 800d492:	1bed      	subs	r5, r5, r7
 800d494:	445d      	add	r5, fp
 800d496:	442b      	add	r3, r5
 800d498:	6123      	str	r3, [r4, #16]
 800d49a:	2000      	movs	r0, #0
 800d49c:	b007      	add	sp, #28
 800d49e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d4a2:	f04f 0b00 	mov.w	fp, #0
 800d4a6:	e7ca      	b.n	800d43e <_scanf_i+0x15e>
 800d4a8:	07ca      	lsls	r2, r1, #31
 800d4aa:	bf4c      	ite	mi
 800d4ac:	8018      	strhmi	r0, [r3, #0]
 800d4ae:	6018      	strpl	r0, [r3, #0]
 800d4b0:	e7eb      	b.n	800d48a <_scanf_i+0x1aa>
 800d4b2:	2001      	movs	r0, #1
 800d4b4:	e7f2      	b.n	800d49c <_scanf_i+0x1bc>
 800d4b6:	bf00      	nop
 800d4b8:	0800ea88 	.word	0x0800ea88
 800d4bc:	08009b89 	.word	0x08009b89
 800d4c0:	0800d8f9 	.word	0x0800d8f9
 800d4c4:	0800eea9 	.word	0x0800eea9

0800d4c8 <__sflush_r>:
 800d4c8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d4cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d4d0:	0716      	lsls	r6, r2, #28
 800d4d2:	4605      	mov	r5, r0
 800d4d4:	460c      	mov	r4, r1
 800d4d6:	d454      	bmi.n	800d582 <__sflush_r+0xba>
 800d4d8:	684b      	ldr	r3, [r1, #4]
 800d4da:	2b00      	cmp	r3, #0
 800d4dc:	dc02      	bgt.n	800d4e4 <__sflush_r+0x1c>
 800d4de:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800d4e0:	2b00      	cmp	r3, #0
 800d4e2:	dd48      	ble.n	800d576 <__sflush_r+0xae>
 800d4e4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d4e6:	2e00      	cmp	r6, #0
 800d4e8:	d045      	beq.n	800d576 <__sflush_r+0xae>
 800d4ea:	2300      	movs	r3, #0
 800d4ec:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800d4f0:	682f      	ldr	r7, [r5, #0]
 800d4f2:	6a21      	ldr	r1, [r4, #32]
 800d4f4:	602b      	str	r3, [r5, #0]
 800d4f6:	d030      	beq.n	800d55a <__sflush_r+0x92>
 800d4f8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800d4fa:	89a3      	ldrh	r3, [r4, #12]
 800d4fc:	0759      	lsls	r1, r3, #29
 800d4fe:	d505      	bpl.n	800d50c <__sflush_r+0x44>
 800d500:	6863      	ldr	r3, [r4, #4]
 800d502:	1ad2      	subs	r2, r2, r3
 800d504:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800d506:	b10b      	cbz	r3, 800d50c <__sflush_r+0x44>
 800d508:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800d50a:	1ad2      	subs	r2, r2, r3
 800d50c:	2300      	movs	r3, #0
 800d50e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d510:	6a21      	ldr	r1, [r4, #32]
 800d512:	4628      	mov	r0, r5
 800d514:	47b0      	blx	r6
 800d516:	1c43      	adds	r3, r0, #1
 800d518:	89a3      	ldrh	r3, [r4, #12]
 800d51a:	d106      	bne.n	800d52a <__sflush_r+0x62>
 800d51c:	6829      	ldr	r1, [r5, #0]
 800d51e:	291d      	cmp	r1, #29
 800d520:	d82b      	bhi.n	800d57a <__sflush_r+0xb2>
 800d522:	4a2a      	ldr	r2, [pc, #168]	@ (800d5cc <__sflush_r+0x104>)
 800d524:	410a      	asrs	r2, r1
 800d526:	07d6      	lsls	r6, r2, #31
 800d528:	d427      	bmi.n	800d57a <__sflush_r+0xb2>
 800d52a:	2200      	movs	r2, #0
 800d52c:	6062      	str	r2, [r4, #4]
 800d52e:	04d9      	lsls	r1, r3, #19
 800d530:	6922      	ldr	r2, [r4, #16]
 800d532:	6022      	str	r2, [r4, #0]
 800d534:	d504      	bpl.n	800d540 <__sflush_r+0x78>
 800d536:	1c42      	adds	r2, r0, #1
 800d538:	d101      	bne.n	800d53e <__sflush_r+0x76>
 800d53a:	682b      	ldr	r3, [r5, #0]
 800d53c:	b903      	cbnz	r3, 800d540 <__sflush_r+0x78>
 800d53e:	6560      	str	r0, [r4, #84]	@ 0x54
 800d540:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d542:	602f      	str	r7, [r5, #0]
 800d544:	b1b9      	cbz	r1, 800d576 <__sflush_r+0xae>
 800d546:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d54a:	4299      	cmp	r1, r3
 800d54c:	d002      	beq.n	800d554 <__sflush_r+0x8c>
 800d54e:	4628      	mov	r0, r5
 800d550:	f7fe fa3e 	bl	800b9d0 <_free_r>
 800d554:	2300      	movs	r3, #0
 800d556:	6363      	str	r3, [r4, #52]	@ 0x34
 800d558:	e00d      	b.n	800d576 <__sflush_r+0xae>
 800d55a:	2301      	movs	r3, #1
 800d55c:	4628      	mov	r0, r5
 800d55e:	47b0      	blx	r6
 800d560:	4602      	mov	r2, r0
 800d562:	1c50      	adds	r0, r2, #1
 800d564:	d1c9      	bne.n	800d4fa <__sflush_r+0x32>
 800d566:	682b      	ldr	r3, [r5, #0]
 800d568:	2b00      	cmp	r3, #0
 800d56a:	d0c6      	beq.n	800d4fa <__sflush_r+0x32>
 800d56c:	2b1d      	cmp	r3, #29
 800d56e:	d001      	beq.n	800d574 <__sflush_r+0xac>
 800d570:	2b16      	cmp	r3, #22
 800d572:	d11e      	bne.n	800d5b2 <__sflush_r+0xea>
 800d574:	602f      	str	r7, [r5, #0]
 800d576:	2000      	movs	r0, #0
 800d578:	e022      	b.n	800d5c0 <__sflush_r+0xf8>
 800d57a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d57e:	b21b      	sxth	r3, r3
 800d580:	e01b      	b.n	800d5ba <__sflush_r+0xf2>
 800d582:	690f      	ldr	r7, [r1, #16]
 800d584:	2f00      	cmp	r7, #0
 800d586:	d0f6      	beq.n	800d576 <__sflush_r+0xae>
 800d588:	0793      	lsls	r3, r2, #30
 800d58a:	680e      	ldr	r6, [r1, #0]
 800d58c:	bf08      	it	eq
 800d58e:	694b      	ldreq	r3, [r1, #20]
 800d590:	600f      	str	r7, [r1, #0]
 800d592:	bf18      	it	ne
 800d594:	2300      	movne	r3, #0
 800d596:	eba6 0807 	sub.w	r8, r6, r7
 800d59a:	608b      	str	r3, [r1, #8]
 800d59c:	f1b8 0f00 	cmp.w	r8, #0
 800d5a0:	dde9      	ble.n	800d576 <__sflush_r+0xae>
 800d5a2:	6a21      	ldr	r1, [r4, #32]
 800d5a4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800d5a6:	4643      	mov	r3, r8
 800d5a8:	463a      	mov	r2, r7
 800d5aa:	4628      	mov	r0, r5
 800d5ac:	47b0      	blx	r6
 800d5ae:	2800      	cmp	r0, #0
 800d5b0:	dc08      	bgt.n	800d5c4 <__sflush_r+0xfc>
 800d5b2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d5b6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d5ba:	81a3      	strh	r3, [r4, #12]
 800d5bc:	f04f 30ff 	mov.w	r0, #4294967295
 800d5c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d5c4:	4407      	add	r7, r0
 800d5c6:	eba8 0800 	sub.w	r8, r8, r0
 800d5ca:	e7e7      	b.n	800d59c <__sflush_r+0xd4>
 800d5cc:	dfbffffe 	.word	0xdfbffffe

0800d5d0 <_fflush_r>:
 800d5d0:	b538      	push	{r3, r4, r5, lr}
 800d5d2:	690b      	ldr	r3, [r1, #16]
 800d5d4:	4605      	mov	r5, r0
 800d5d6:	460c      	mov	r4, r1
 800d5d8:	b913      	cbnz	r3, 800d5e0 <_fflush_r+0x10>
 800d5da:	2500      	movs	r5, #0
 800d5dc:	4628      	mov	r0, r5
 800d5de:	bd38      	pop	{r3, r4, r5, pc}
 800d5e0:	b118      	cbz	r0, 800d5ea <_fflush_r+0x1a>
 800d5e2:	6a03      	ldr	r3, [r0, #32]
 800d5e4:	b90b      	cbnz	r3, 800d5ea <_fflush_r+0x1a>
 800d5e6:	f7fd f9d3 	bl	800a990 <__sinit>
 800d5ea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d5ee:	2b00      	cmp	r3, #0
 800d5f0:	d0f3      	beq.n	800d5da <_fflush_r+0xa>
 800d5f2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800d5f4:	07d0      	lsls	r0, r2, #31
 800d5f6:	d404      	bmi.n	800d602 <_fflush_r+0x32>
 800d5f8:	0599      	lsls	r1, r3, #22
 800d5fa:	d402      	bmi.n	800d602 <_fflush_r+0x32>
 800d5fc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d5fe:	f7fd fb72 	bl	800ace6 <__retarget_lock_acquire_recursive>
 800d602:	4628      	mov	r0, r5
 800d604:	4621      	mov	r1, r4
 800d606:	f7ff ff5f 	bl	800d4c8 <__sflush_r>
 800d60a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800d60c:	07da      	lsls	r2, r3, #31
 800d60e:	4605      	mov	r5, r0
 800d610:	d4e4      	bmi.n	800d5dc <_fflush_r+0xc>
 800d612:	89a3      	ldrh	r3, [r4, #12]
 800d614:	059b      	lsls	r3, r3, #22
 800d616:	d4e1      	bmi.n	800d5dc <_fflush_r+0xc>
 800d618:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d61a:	f7fd fb65 	bl	800ace8 <__retarget_lock_release_recursive>
 800d61e:	e7dd      	b.n	800d5dc <_fflush_r+0xc>

0800d620 <__sccl>:
 800d620:	b570      	push	{r4, r5, r6, lr}
 800d622:	780b      	ldrb	r3, [r1, #0]
 800d624:	4604      	mov	r4, r0
 800d626:	2b5e      	cmp	r3, #94	@ 0x5e
 800d628:	bf0b      	itete	eq
 800d62a:	784b      	ldrbeq	r3, [r1, #1]
 800d62c:	1c4a      	addne	r2, r1, #1
 800d62e:	1c8a      	addeq	r2, r1, #2
 800d630:	2100      	movne	r1, #0
 800d632:	bf08      	it	eq
 800d634:	2101      	moveq	r1, #1
 800d636:	3801      	subs	r0, #1
 800d638:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 800d63c:	f800 1f01 	strb.w	r1, [r0, #1]!
 800d640:	42a8      	cmp	r0, r5
 800d642:	d1fb      	bne.n	800d63c <__sccl+0x1c>
 800d644:	b90b      	cbnz	r3, 800d64a <__sccl+0x2a>
 800d646:	1e50      	subs	r0, r2, #1
 800d648:	bd70      	pop	{r4, r5, r6, pc}
 800d64a:	f081 0101 	eor.w	r1, r1, #1
 800d64e:	54e1      	strb	r1, [r4, r3]
 800d650:	4610      	mov	r0, r2
 800d652:	4602      	mov	r2, r0
 800d654:	f812 5b01 	ldrb.w	r5, [r2], #1
 800d658:	2d2d      	cmp	r5, #45	@ 0x2d
 800d65a:	d005      	beq.n	800d668 <__sccl+0x48>
 800d65c:	2d5d      	cmp	r5, #93	@ 0x5d
 800d65e:	d016      	beq.n	800d68e <__sccl+0x6e>
 800d660:	2d00      	cmp	r5, #0
 800d662:	d0f1      	beq.n	800d648 <__sccl+0x28>
 800d664:	462b      	mov	r3, r5
 800d666:	e7f2      	b.n	800d64e <__sccl+0x2e>
 800d668:	7846      	ldrb	r6, [r0, #1]
 800d66a:	2e5d      	cmp	r6, #93	@ 0x5d
 800d66c:	d0fa      	beq.n	800d664 <__sccl+0x44>
 800d66e:	42b3      	cmp	r3, r6
 800d670:	dcf8      	bgt.n	800d664 <__sccl+0x44>
 800d672:	3002      	adds	r0, #2
 800d674:	461a      	mov	r2, r3
 800d676:	3201      	adds	r2, #1
 800d678:	4296      	cmp	r6, r2
 800d67a:	54a1      	strb	r1, [r4, r2]
 800d67c:	dcfb      	bgt.n	800d676 <__sccl+0x56>
 800d67e:	1af2      	subs	r2, r6, r3
 800d680:	3a01      	subs	r2, #1
 800d682:	1c5d      	adds	r5, r3, #1
 800d684:	42b3      	cmp	r3, r6
 800d686:	bfa8      	it	ge
 800d688:	2200      	movge	r2, #0
 800d68a:	18ab      	adds	r3, r5, r2
 800d68c:	e7e1      	b.n	800d652 <__sccl+0x32>
 800d68e:	4610      	mov	r0, r2
 800d690:	e7da      	b.n	800d648 <__sccl+0x28>

0800d692 <__submore>:
 800d692:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d696:	460c      	mov	r4, r1
 800d698:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800d69a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d69e:	4299      	cmp	r1, r3
 800d6a0:	d11d      	bne.n	800d6de <__submore+0x4c>
 800d6a2:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800d6a6:	f7fe fd41 	bl	800c12c <_malloc_r>
 800d6aa:	b918      	cbnz	r0, 800d6b4 <__submore+0x22>
 800d6ac:	f04f 30ff 	mov.w	r0, #4294967295
 800d6b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d6b4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d6b8:	63a3      	str	r3, [r4, #56]	@ 0x38
 800d6ba:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 800d6be:	6360      	str	r0, [r4, #52]	@ 0x34
 800d6c0:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 800d6c4:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 800d6c8:	f880 33fe 	strb.w	r3, [r0, #1022]	@ 0x3fe
 800d6cc:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 800d6d0:	f880 33fd 	strb.w	r3, [r0, #1021]	@ 0x3fd
 800d6d4:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 800d6d8:	6020      	str	r0, [r4, #0]
 800d6da:	2000      	movs	r0, #0
 800d6dc:	e7e8      	b.n	800d6b0 <__submore+0x1e>
 800d6de:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 800d6e0:	0077      	lsls	r7, r6, #1
 800d6e2:	463a      	mov	r2, r7
 800d6e4:	f000 f86c 	bl	800d7c0 <_realloc_r>
 800d6e8:	4605      	mov	r5, r0
 800d6ea:	2800      	cmp	r0, #0
 800d6ec:	d0de      	beq.n	800d6ac <__submore+0x1a>
 800d6ee:	eb00 0806 	add.w	r8, r0, r6
 800d6f2:	4601      	mov	r1, r0
 800d6f4:	4632      	mov	r2, r6
 800d6f6:	4640      	mov	r0, r8
 800d6f8:	f7fd faff 	bl	800acfa <memcpy>
 800d6fc:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 800d700:	f8c4 8000 	str.w	r8, [r4]
 800d704:	e7e9      	b.n	800d6da <__submore+0x48>

0800d706 <memmove>:
 800d706:	4288      	cmp	r0, r1
 800d708:	b510      	push	{r4, lr}
 800d70a:	eb01 0402 	add.w	r4, r1, r2
 800d70e:	d902      	bls.n	800d716 <memmove+0x10>
 800d710:	4284      	cmp	r4, r0
 800d712:	4623      	mov	r3, r4
 800d714:	d807      	bhi.n	800d726 <memmove+0x20>
 800d716:	1e43      	subs	r3, r0, #1
 800d718:	42a1      	cmp	r1, r4
 800d71a:	d008      	beq.n	800d72e <memmove+0x28>
 800d71c:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d720:	f803 2f01 	strb.w	r2, [r3, #1]!
 800d724:	e7f8      	b.n	800d718 <memmove+0x12>
 800d726:	4402      	add	r2, r0
 800d728:	4601      	mov	r1, r0
 800d72a:	428a      	cmp	r2, r1
 800d72c:	d100      	bne.n	800d730 <memmove+0x2a>
 800d72e:	bd10      	pop	{r4, pc}
 800d730:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800d734:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800d738:	e7f7      	b.n	800d72a <memmove+0x24>
	...

0800d73c <_sbrk_r>:
 800d73c:	b538      	push	{r3, r4, r5, lr}
 800d73e:	4d06      	ldr	r5, [pc, #24]	@ (800d758 <_sbrk_r+0x1c>)
 800d740:	2300      	movs	r3, #0
 800d742:	4604      	mov	r4, r0
 800d744:	4608      	mov	r0, r1
 800d746:	602b      	str	r3, [r5, #0]
 800d748:	f7f6 f8b2 	bl	80038b0 <_sbrk>
 800d74c:	1c43      	adds	r3, r0, #1
 800d74e:	d102      	bne.n	800d756 <_sbrk_r+0x1a>
 800d750:	682b      	ldr	r3, [r5, #0]
 800d752:	b103      	cbz	r3, 800d756 <_sbrk_r+0x1a>
 800d754:	6023      	str	r3, [r4, #0]
 800d756:	bd38      	pop	{r3, r4, r5, pc}
 800d758:	20000bc8 	.word	0x20000bc8

0800d75c <__assert_func>:
 800d75c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800d75e:	4614      	mov	r4, r2
 800d760:	461a      	mov	r2, r3
 800d762:	4b09      	ldr	r3, [pc, #36]	@ (800d788 <__assert_func+0x2c>)
 800d764:	681b      	ldr	r3, [r3, #0]
 800d766:	4605      	mov	r5, r0
 800d768:	68d8      	ldr	r0, [r3, #12]
 800d76a:	b954      	cbnz	r4, 800d782 <__assert_func+0x26>
 800d76c:	4b07      	ldr	r3, [pc, #28]	@ (800d78c <__assert_func+0x30>)
 800d76e:	461c      	mov	r4, r3
 800d770:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800d774:	9100      	str	r1, [sp, #0]
 800d776:	462b      	mov	r3, r5
 800d778:	4905      	ldr	r1, [pc, #20]	@ (800d790 <__assert_func+0x34>)
 800d77a:	f000 f8bf 	bl	800d8fc <fiprintf>
 800d77e:	f000 f8cf 	bl	800d920 <abort>
 800d782:	4b04      	ldr	r3, [pc, #16]	@ (800d794 <__assert_func+0x38>)
 800d784:	e7f4      	b.n	800d770 <__assert_func+0x14>
 800d786:	bf00      	nop
 800d788:	200001cc 	.word	0x200001cc
 800d78c:	0800eeef 	.word	0x0800eeef
 800d790:	0800eec1 	.word	0x0800eec1
 800d794:	0800eeb4 	.word	0x0800eeb4

0800d798 <_calloc_r>:
 800d798:	b570      	push	{r4, r5, r6, lr}
 800d79a:	fba1 5402 	umull	r5, r4, r1, r2
 800d79e:	b93c      	cbnz	r4, 800d7b0 <_calloc_r+0x18>
 800d7a0:	4629      	mov	r1, r5
 800d7a2:	f7fe fcc3 	bl	800c12c <_malloc_r>
 800d7a6:	4606      	mov	r6, r0
 800d7a8:	b928      	cbnz	r0, 800d7b6 <_calloc_r+0x1e>
 800d7aa:	2600      	movs	r6, #0
 800d7ac:	4630      	mov	r0, r6
 800d7ae:	bd70      	pop	{r4, r5, r6, pc}
 800d7b0:	220c      	movs	r2, #12
 800d7b2:	6002      	str	r2, [r0, #0]
 800d7b4:	e7f9      	b.n	800d7aa <_calloc_r+0x12>
 800d7b6:	462a      	mov	r2, r5
 800d7b8:	4621      	mov	r1, r4
 800d7ba:	f7fd f9e2 	bl	800ab82 <memset>
 800d7be:	e7f5      	b.n	800d7ac <_calloc_r+0x14>

0800d7c0 <_realloc_r>:
 800d7c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d7c4:	4680      	mov	r8, r0
 800d7c6:	4615      	mov	r5, r2
 800d7c8:	460c      	mov	r4, r1
 800d7ca:	b921      	cbnz	r1, 800d7d6 <_realloc_r+0x16>
 800d7cc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d7d0:	4611      	mov	r1, r2
 800d7d2:	f7fe bcab 	b.w	800c12c <_malloc_r>
 800d7d6:	b92a      	cbnz	r2, 800d7e4 <_realloc_r+0x24>
 800d7d8:	f7fe f8fa 	bl	800b9d0 <_free_r>
 800d7dc:	2400      	movs	r4, #0
 800d7de:	4620      	mov	r0, r4
 800d7e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d7e4:	f000 f8a3 	bl	800d92e <_malloc_usable_size_r>
 800d7e8:	4285      	cmp	r5, r0
 800d7ea:	4606      	mov	r6, r0
 800d7ec:	d802      	bhi.n	800d7f4 <_realloc_r+0x34>
 800d7ee:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800d7f2:	d8f4      	bhi.n	800d7de <_realloc_r+0x1e>
 800d7f4:	4629      	mov	r1, r5
 800d7f6:	4640      	mov	r0, r8
 800d7f8:	f7fe fc98 	bl	800c12c <_malloc_r>
 800d7fc:	4607      	mov	r7, r0
 800d7fe:	2800      	cmp	r0, #0
 800d800:	d0ec      	beq.n	800d7dc <_realloc_r+0x1c>
 800d802:	42b5      	cmp	r5, r6
 800d804:	462a      	mov	r2, r5
 800d806:	4621      	mov	r1, r4
 800d808:	bf28      	it	cs
 800d80a:	4632      	movcs	r2, r6
 800d80c:	f7fd fa75 	bl	800acfa <memcpy>
 800d810:	4621      	mov	r1, r4
 800d812:	4640      	mov	r0, r8
 800d814:	f7fe f8dc 	bl	800b9d0 <_free_r>
 800d818:	463c      	mov	r4, r7
 800d81a:	e7e0      	b.n	800d7de <_realloc_r+0x1e>

0800d81c <_strtoul_l.constprop.0>:
 800d81c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800d820:	4e34      	ldr	r6, [pc, #208]	@ (800d8f4 <_strtoul_l.constprop.0+0xd8>)
 800d822:	4686      	mov	lr, r0
 800d824:	460d      	mov	r5, r1
 800d826:	4628      	mov	r0, r5
 800d828:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d82c:	5d37      	ldrb	r7, [r6, r4]
 800d82e:	f017 0708 	ands.w	r7, r7, #8
 800d832:	d1f8      	bne.n	800d826 <_strtoul_l.constprop.0+0xa>
 800d834:	2c2d      	cmp	r4, #45	@ 0x2d
 800d836:	d12f      	bne.n	800d898 <_strtoul_l.constprop.0+0x7c>
 800d838:	782c      	ldrb	r4, [r5, #0]
 800d83a:	2701      	movs	r7, #1
 800d83c:	1c85      	adds	r5, r0, #2
 800d83e:	f033 0010 	bics.w	r0, r3, #16
 800d842:	d109      	bne.n	800d858 <_strtoul_l.constprop.0+0x3c>
 800d844:	2c30      	cmp	r4, #48	@ 0x30
 800d846:	d12c      	bne.n	800d8a2 <_strtoul_l.constprop.0+0x86>
 800d848:	7828      	ldrb	r0, [r5, #0]
 800d84a:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 800d84e:	2858      	cmp	r0, #88	@ 0x58
 800d850:	d127      	bne.n	800d8a2 <_strtoul_l.constprop.0+0x86>
 800d852:	786c      	ldrb	r4, [r5, #1]
 800d854:	2310      	movs	r3, #16
 800d856:	3502      	adds	r5, #2
 800d858:	f04f 38ff 	mov.w	r8, #4294967295
 800d85c:	2600      	movs	r6, #0
 800d85e:	fbb8 f8f3 	udiv	r8, r8, r3
 800d862:	fb03 f908 	mul.w	r9, r3, r8
 800d866:	ea6f 0909 	mvn.w	r9, r9
 800d86a:	4630      	mov	r0, r6
 800d86c:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 800d870:	f1bc 0f09 	cmp.w	ip, #9
 800d874:	d81c      	bhi.n	800d8b0 <_strtoul_l.constprop.0+0x94>
 800d876:	4664      	mov	r4, ip
 800d878:	42a3      	cmp	r3, r4
 800d87a:	dd2a      	ble.n	800d8d2 <_strtoul_l.constprop.0+0xb6>
 800d87c:	f1b6 3fff 	cmp.w	r6, #4294967295
 800d880:	d007      	beq.n	800d892 <_strtoul_l.constprop.0+0x76>
 800d882:	4580      	cmp	r8, r0
 800d884:	d322      	bcc.n	800d8cc <_strtoul_l.constprop.0+0xb0>
 800d886:	d101      	bne.n	800d88c <_strtoul_l.constprop.0+0x70>
 800d888:	45a1      	cmp	r9, r4
 800d88a:	db1f      	blt.n	800d8cc <_strtoul_l.constprop.0+0xb0>
 800d88c:	fb00 4003 	mla	r0, r0, r3, r4
 800d890:	2601      	movs	r6, #1
 800d892:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d896:	e7e9      	b.n	800d86c <_strtoul_l.constprop.0+0x50>
 800d898:	2c2b      	cmp	r4, #43	@ 0x2b
 800d89a:	bf04      	itt	eq
 800d89c:	782c      	ldrbeq	r4, [r5, #0]
 800d89e:	1c85      	addeq	r5, r0, #2
 800d8a0:	e7cd      	b.n	800d83e <_strtoul_l.constprop.0+0x22>
 800d8a2:	2b00      	cmp	r3, #0
 800d8a4:	d1d8      	bne.n	800d858 <_strtoul_l.constprop.0+0x3c>
 800d8a6:	2c30      	cmp	r4, #48	@ 0x30
 800d8a8:	bf0c      	ite	eq
 800d8aa:	2308      	moveq	r3, #8
 800d8ac:	230a      	movne	r3, #10
 800d8ae:	e7d3      	b.n	800d858 <_strtoul_l.constprop.0+0x3c>
 800d8b0:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 800d8b4:	f1bc 0f19 	cmp.w	ip, #25
 800d8b8:	d801      	bhi.n	800d8be <_strtoul_l.constprop.0+0xa2>
 800d8ba:	3c37      	subs	r4, #55	@ 0x37
 800d8bc:	e7dc      	b.n	800d878 <_strtoul_l.constprop.0+0x5c>
 800d8be:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 800d8c2:	f1bc 0f19 	cmp.w	ip, #25
 800d8c6:	d804      	bhi.n	800d8d2 <_strtoul_l.constprop.0+0xb6>
 800d8c8:	3c57      	subs	r4, #87	@ 0x57
 800d8ca:	e7d5      	b.n	800d878 <_strtoul_l.constprop.0+0x5c>
 800d8cc:	f04f 36ff 	mov.w	r6, #4294967295
 800d8d0:	e7df      	b.n	800d892 <_strtoul_l.constprop.0+0x76>
 800d8d2:	1c73      	adds	r3, r6, #1
 800d8d4:	d106      	bne.n	800d8e4 <_strtoul_l.constprop.0+0xc8>
 800d8d6:	2322      	movs	r3, #34	@ 0x22
 800d8d8:	f8ce 3000 	str.w	r3, [lr]
 800d8dc:	4630      	mov	r0, r6
 800d8de:	b932      	cbnz	r2, 800d8ee <_strtoul_l.constprop.0+0xd2>
 800d8e0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d8e4:	b107      	cbz	r7, 800d8e8 <_strtoul_l.constprop.0+0xcc>
 800d8e6:	4240      	negs	r0, r0
 800d8e8:	2a00      	cmp	r2, #0
 800d8ea:	d0f9      	beq.n	800d8e0 <_strtoul_l.constprop.0+0xc4>
 800d8ec:	b106      	cbz	r6, 800d8f0 <_strtoul_l.constprop.0+0xd4>
 800d8ee:	1e69      	subs	r1, r5, #1
 800d8f0:	6011      	str	r1, [r2, #0]
 800d8f2:	e7f5      	b.n	800d8e0 <_strtoul_l.constprop.0+0xc4>
 800d8f4:	0800eb01 	.word	0x0800eb01

0800d8f8 <_strtoul_r>:
 800d8f8:	f7ff bf90 	b.w	800d81c <_strtoul_l.constprop.0>

0800d8fc <fiprintf>:
 800d8fc:	b40e      	push	{r1, r2, r3}
 800d8fe:	b503      	push	{r0, r1, lr}
 800d900:	4601      	mov	r1, r0
 800d902:	ab03      	add	r3, sp, #12
 800d904:	4805      	ldr	r0, [pc, #20]	@ (800d91c <fiprintf+0x20>)
 800d906:	f853 2b04 	ldr.w	r2, [r3], #4
 800d90a:	6800      	ldr	r0, [r0, #0]
 800d90c:	9301      	str	r3, [sp, #4]
 800d90e:	f000 f83f 	bl	800d990 <_vfiprintf_r>
 800d912:	b002      	add	sp, #8
 800d914:	f85d eb04 	ldr.w	lr, [sp], #4
 800d918:	b003      	add	sp, #12
 800d91a:	4770      	bx	lr
 800d91c:	200001cc 	.word	0x200001cc

0800d920 <abort>:
 800d920:	b508      	push	{r3, lr}
 800d922:	2006      	movs	r0, #6
 800d924:	f000 fa08 	bl	800dd38 <raise>
 800d928:	2001      	movs	r0, #1
 800d92a:	f7f5 ff49 	bl	80037c0 <_exit>

0800d92e <_malloc_usable_size_r>:
 800d92e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d932:	1f18      	subs	r0, r3, #4
 800d934:	2b00      	cmp	r3, #0
 800d936:	bfbc      	itt	lt
 800d938:	580b      	ldrlt	r3, [r1, r0]
 800d93a:	18c0      	addlt	r0, r0, r3
 800d93c:	4770      	bx	lr

0800d93e <__sfputc_r>:
 800d93e:	6893      	ldr	r3, [r2, #8]
 800d940:	3b01      	subs	r3, #1
 800d942:	2b00      	cmp	r3, #0
 800d944:	b410      	push	{r4}
 800d946:	6093      	str	r3, [r2, #8]
 800d948:	da08      	bge.n	800d95c <__sfputc_r+0x1e>
 800d94a:	6994      	ldr	r4, [r2, #24]
 800d94c:	42a3      	cmp	r3, r4
 800d94e:	db01      	blt.n	800d954 <__sfputc_r+0x16>
 800d950:	290a      	cmp	r1, #10
 800d952:	d103      	bne.n	800d95c <__sfputc_r+0x1e>
 800d954:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d958:	f000 b932 	b.w	800dbc0 <__swbuf_r>
 800d95c:	6813      	ldr	r3, [r2, #0]
 800d95e:	1c58      	adds	r0, r3, #1
 800d960:	6010      	str	r0, [r2, #0]
 800d962:	7019      	strb	r1, [r3, #0]
 800d964:	4608      	mov	r0, r1
 800d966:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d96a:	4770      	bx	lr

0800d96c <__sfputs_r>:
 800d96c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d96e:	4606      	mov	r6, r0
 800d970:	460f      	mov	r7, r1
 800d972:	4614      	mov	r4, r2
 800d974:	18d5      	adds	r5, r2, r3
 800d976:	42ac      	cmp	r4, r5
 800d978:	d101      	bne.n	800d97e <__sfputs_r+0x12>
 800d97a:	2000      	movs	r0, #0
 800d97c:	e007      	b.n	800d98e <__sfputs_r+0x22>
 800d97e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d982:	463a      	mov	r2, r7
 800d984:	4630      	mov	r0, r6
 800d986:	f7ff ffda 	bl	800d93e <__sfputc_r>
 800d98a:	1c43      	adds	r3, r0, #1
 800d98c:	d1f3      	bne.n	800d976 <__sfputs_r+0xa>
 800d98e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800d990 <_vfiprintf_r>:
 800d990:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d994:	460d      	mov	r5, r1
 800d996:	b09d      	sub	sp, #116	@ 0x74
 800d998:	4614      	mov	r4, r2
 800d99a:	4698      	mov	r8, r3
 800d99c:	4606      	mov	r6, r0
 800d99e:	b118      	cbz	r0, 800d9a8 <_vfiprintf_r+0x18>
 800d9a0:	6a03      	ldr	r3, [r0, #32]
 800d9a2:	b90b      	cbnz	r3, 800d9a8 <_vfiprintf_r+0x18>
 800d9a4:	f7fc fff4 	bl	800a990 <__sinit>
 800d9a8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d9aa:	07d9      	lsls	r1, r3, #31
 800d9ac:	d405      	bmi.n	800d9ba <_vfiprintf_r+0x2a>
 800d9ae:	89ab      	ldrh	r3, [r5, #12]
 800d9b0:	059a      	lsls	r2, r3, #22
 800d9b2:	d402      	bmi.n	800d9ba <_vfiprintf_r+0x2a>
 800d9b4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d9b6:	f7fd f996 	bl	800ace6 <__retarget_lock_acquire_recursive>
 800d9ba:	89ab      	ldrh	r3, [r5, #12]
 800d9bc:	071b      	lsls	r3, r3, #28
 800d9be:	d501      	bpl.n	800d9c4 <_vfiprintf_r+0x34>
 800d9c0:	692b      	ldr	r3, [r5, #16]
 800d9c2:	b99b      	cbnz	r3, 800d9ec <_vfiprintf_r+0x5c>
 800d9c4:	4629      	mov	r1, r5
 800d9c6:	4630      	mov	r0, r6
 800d9c8:	f000 f938 	bl	800dc3c <__swsetup_r>
 800d9cc:	b170      	cbz	r0, 800d9ec <_vfiprintf_r+0x5c>
 800d9ce:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d9d0:	07dc      	lsls	r4, r3, #31
 800d9d2:	d504      	bpl.n	800d9de <_vfiprintf_r+0x4e>
 800d9d4:	f04f 30ff 	mov.w	r0, #4294967295
 800d9d8:	b01d      	add	sp, #116	@ 0x74
 800d9da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d9de:	89ab      	ldrh	r3, [r5, #12]
 800d9e0:	0598      	lsls	r0, r3, #22
 800d9e2:	d4f7      	bmi.n	800d9d4 <_vfiprintf_r+0x44>
 800d9e4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d9e6:	f7fd f97f 	bl	800ace8 <__retarget_lock_release_recursive>
 800d9ea:	e7f3      	b.n	800d9d4 <_vfiprintf_r+0x44>
 800d9ec:	2300      	movs	r3, #0
 800d9ee:	9309      	str	r3, [sp, #36]	@ 0x24
 800d9f0:	2320      	movs	r3, #32
 800d9f2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d9f6:	f8cd 800c 	str.w	r8, [sp, #12]
 800d9fa:	2330      	movs	r3, #48	@ 0x30
 800d9fc:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800dbac <_vfiprintf_r+0x21c>
 800da00:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800da04:	f04f 0901 	mov.w	r9, #1
 800da08:	4623      	mov	r3, r4
 800da0a:	469a      	mov	sl, r3
 800da0c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800da10:	b10a      	cbz	r2, 800da16 <_vfiprintf_r+0x86>
 800da12:	2a25      	cmp	r2, #37	@ 0x25
 800da14:	d1f9      	bne.n	800da0a <_vfiprintf_r+0x7a>
 800da16:	ebba 0b04 	subs.w	fp, sl, r4
 800da1a:	d00b      	beq.n	800da34 <_vfiprintf_r+0xa4>
 800da1c:	465b      	mov	r3, fp
 800da1e:	4622      	mov	r2, r4
 800da20:	4629      	mov	r1, r5
 800da22:	4630      	mov	r0, r6
 800da24:	f7ff ffa2 	bl	800d96c <__sfputs_r>
 800da28:	3001      	adds	r0, #1
 800da2a:	f000 80a7 	beq.w	800db7c <_vfiprintf_r+0x1ec>
 800da2e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800da30:	445a      	add	r2, fp
 800da32:	9209      	str	r2, [sp, #36]	@ 0x24
 800da34:	f89a 3000 	ldrb.w	r3, [sl]
 800da38:	2b00      	cmp	r3, #0
 800da3a:	f000 809f 	beq.w	800db7c <_vfiprintf_r+0x1ec>
 800da3e:	2300      	movs	r3, #0
 800da40:	f04f 32ff 	mov.w	r2, #4294967295
 800da44:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800da48:	f10a 0a01 	add.w	sl, sl, #1
 800da4c:	9304      	str	r3, [sp, #16]
 800da4e:	9307      	str	r3, [sp, #28]
 800da50:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800da54:	931a      	str	r3, [sp, #104]	@ 0x68
 800da56:	4654      	mov	r4, sl
 800da58:	2205      	movs	r2, #5
 800da5a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800da5e:	4853      	ldr	r0, [pc, #332]	@ (800dbac <_vfiprintf_r+0x21c>)
 800da60:	f7f2 fbe6 	bl	8000230 <memchr>
 800da64:	9a04      	ldr	r2, [sp, #16]
 800da66:	b9d8      	cbnz	r0, 800daa0 <_vfiprintf_r+0x110>
 800da68:	06d1      	lsls	r1, r2, #27
 800da6a:	bf44      	itt	mi
 800da6c:	2320      	movmi	r3, #32
 800da6e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800da72:	0713      	lsls	r3, r2, #28
 800da74:	bf44      	itt	mi
 800da76:	232b      	movmi	r3, #43	@ 0x2b
 800da78:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800da7c:	f89a 3000 	ldrb.w	r3, [sl]
 800da80:	2b2a      	cmp	r3, #42	@ 0x2a
 800da82:	d015      	beq.n	800dab0 <_vfiprintf_r+0x120>
 800da84:	9a07      	ldr	r2, [sp, #28]
 800da86:	4654      	mov	r4, sl
 800da88:	2000      	movs	r0, #0
 800da8a:	f04f 0c0a 	mov.w	ip, #10
 800da8e:	4621      	mov	r1, r4
 800da90:	f811 3b01 	ldrb.w	r3, [r1], #1
 800da94:	3b30      	subs	r3, #48	@ 0x30
 800da96:	2b09      	cmp	r3, #9
 800da98:	d94b      	bls.n	800db32 <_vfiprintf_r+0x1a2>
 800da9a:	b1b0      	cbz	r0, 800daca <_vfiprintf_r+0x13a>
 800da9c:	9207      	str	r2, [sp, #28]
 800da9e:	e014      	b.n	800daca <_vfiprintf_r+0x13a>
 800daa0:	eba0 0308 	sub.w	r3, r0, r8
 800daa4:	fa09 f303 	lsl.w	r3, r9, r3
 800daa8:	4313      	orrs	r3, r2
 800daaa:	9304      	str	r3, [sp, #16]
 800daac:	46a2      	mov	sl, r4
 800daae:	e7d2      	b.n	800da56 <_vfiprintf_r+0xc6>
 800dab0:	9b03      	ldr	r3, [sp, #12]
 800dab2:	1d19      	adds	r1, r3, #4
 800dab4:	681b      	ldr	r3, [r3, #0]
 800dab6:	9103      	str	r1, [sp, #12]
 800dab8:	2b00      	cmp	r3, #0
 800daba:	bfbb      	ittet	lt
 800dabc:	425b      	neglt	r3, r3
 800dabe:	f042 0202 	orrlt.w	r2, r2, #2
 800dac2:	9307      	strge	r3, [sp, #28]
 800dac4:	9307      	strlt	r3, [sp, #28]
 800dac6:	bfb8      	it	lt
 800dac8:	9204      	strlt	r2, [sp, #16]
 800daca:	7823      	ldrb	r3, [r4, #0]
 800dacc:	2b2e      	cmp	r3, #46	@ 0x2e
 800dace:	d10a      	bne.n	800dae6 <_vfiprintf_r+0x156>
 800dad0:	7863      	ldrb	r3, [r4, #1]
 800dad2:	2b2a      	cmp	r3, #42	@ 0x2a
 800dad4:	d132      	bne.n	800db3c <_vfiprintf_r+0x1ac>
 800dad6:	9b03      	ldr	r3, [sp, #12]
 800dad8:	1d1a      	adds	r2, r3, #4
 800dada:	681b      	ldr	r3, [r3, #0]
 800dadc:	9203      	str	r2, [sp, #12]
 800dade:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800dae2:	3402      	adds	r4, #2
 800dae4:	9305      	str	r3, [sp, #20]
 800dae6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800dbbc <_vfiprintf_r+0x22c>
 800daea:	7821      	ldrb	r1, [r4, #0]
 800daec:	2203      	movs	r2, #3
 800daee:	4650      	mov	r0, sl
 800daf0:	f7f2 fb9e 	bl	8000230 <memchr>
 800daf4:	b138      	cbz	r0, 800db06 <_vfiprintf_r+0x176>
 800daf6:	9b04      	ldr	r3, [sp, #16]
 800daf8:	eba0 000a 	sub.w	r0, r0, sl
 800dafc:	2240      	movs	r2, #64	@ 0x40
 800dafe:	4082      	lsls	r2, r0
 800db00:	4313      	orrs	r3, r2
 800db02:	3401      	adds	r4, #1
 800db04:	9304      	str	r3, [sp, #16]
 800db06:	f814 1b01 	ldrb.w	r1, [r4], #1
 800db0a:	4829      	ldr	r0, [pc, #164]	@ (800dbb0 <_vfiprintf_r+0x220>)
 800db0c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800db10:	2206      	movs	r2, #6
 800db12:	f7f2 fb8d 	bl	8000230 <memchr>
 800db16:	2800      	cmp	r0, #0
 800db18:	d03f      	beq.n	800db9a <_vfiprintf_r+0x20a>
 800db1a:	4b26      	ldr	r3, [pc, #152]	@ (800dbb4 <_vfiprintf_r+0x224>)
 800db1c:	bb1b      	cbnz	r3, 800db66 <_vfiprintf_r+0x1d6>
 800db1e:	9b03      	ldr	r3, [sp, #12]
 800db20:	3307      	adds	r3, #7
 800db22:	f023 0307 	bic.w	r3, r3, #7
 800db26:	3308      	adds	r3, #8
 800db28:	9303      	str	r3, [sp, #12]
 800db2a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800db2c:	443b      	add	r3, r7
 800db2e:	9309      	str	r3, [sp, #36]	@ 0x24
 800db30:	e76a      	b.n	800da08 <_vfiprintf_r+0x78>
 800db32:	fb0c 3202 	mla	r2, ip, r2, r3
 800db36:	460c      	mov	r4, r1
 800db38:	2001      	movs	r0, #1
 800db3a:	e7a8      	b.n	800da8e <_vfiprintf_r+0xfe>
 800db3c:	2300      	movs	r3, #0
 800db3e:	3401      	adds	r4, #1
 800db40:	9305      	str	r3, [sp, #20]
 800db42:	4619      	mov	r1, r3
 800db44:	f04f 0c0a 	mov.w	ip, #10
 800db48:	4620      	mov	r0, r4
 800db4a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800db4e:	3a30      	subs	r2, #48	@ 0x30
 800db50:	2a09      	cmp	r2, #9
 800db52:	d903      	bls.n	800db5c <_vfiprintf_r+0x1cc>
 800db54:	2b00      	cmp	r3, #0
 800db56:	d0c6      	beq.n	800dae6 <_vfiprintf_r+0x156>
 800db58:	9105      	str	r1, [sp, #20]
 800db5a:	e7c4      	b.n	800dae6 <_vfiprintf_r+0x156>
 800db5c:	fb0c 2101 	mla	r1, ip, r1, r2
 800db60:	4604      	mov	r4, r0
 800db62:	2301      	movs	r3, #1
 800db64:	e7f0      	b.n	800db48 <_vfiprintf_r+0x1b8>
 800db66:	ab03      	add	r3, sp, #12
 800db68:	9300      	str	r3, [sp, #0]
 800db6a:	462a      	mov	r2, r5
 800db6c:	4b12      	ldr	r3, [pc, #72]	@ (800dbb8 <_vfiprintf_r+0x228>)
 800db6e:	a904      	add	r1, sp, #16
 800db70:	4630      	mov	r0, r6
 800db72:	f7fc f8b5 	bl	8009ce0 <_printf_float>
 800db76:	4607      	mov	r7, r0
 800db78:	1c78      	adds	r0, r7, #1
 800db7a:	d1d6      	bne.n	800db2a <_vfiprintf_r+0x19a>
 800db7c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800db7e:	07d9      	lsls	r1, r3, #31
 800db80:	d405      	bmi.n	800db8e <_vfiprintf_r+0x1fe>
 800db82:	89ab      	ldrh	r3, [r5, #12]
 800db84:	059a      	lsls	r2, r3, #22
 800db86:	d402      	bmi.n	800db8e <_vfiprintf_r+0x1fe>
 800db88:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800db8a:	f7fd f8ad 	bl	800ace8 <__retarget_lock_release_recursive>
 800db8e:	89ab      	ldrh	r3, [r5, #12]
 800db90:	065b      	lsls	r3, r3, #25
 800db92:	f53f af1f 	bmi.w	800d9d4 <_vfiprintf_r+0x44>
 800db96:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800db98:	e71e      	b.n	800d9d8 <_vfiprintf_r+0x48>
 800db9a:	ab03      	add	r3, sp, #12
 800db9c:	9300      	str	r3, [sp, #0]
 800db9e:	462a      	mov	r2, r5
 800dba0:	4b05      	ldr	r3, [pc, #20]	@ (800dbb8 <_vfiprintf_r+0x228>)
 800dba2:	a904      	add	r1, sp, #16
 800dba4:	4630      	mov	r0, r6
 800dba6:	f7fc fb33 	bl	800a210 <_printf_i>
 800dbaa:	e7e4      	b.n	800db76 <_vfiprintf_r+0x1e6>
 800dbac:	0800ee88 	.word	0x0800ee88
 800dbb0:	0800ee92 	.word	0x0800ee92
 800dbb4:	08009ce1 	.word	0x08009ce1
 800dbb8:	0800d96d 	.word	0x0800d96d
 800dbbc:	0800ee8e 	.word	0x0800ee8e

0800dbc0 <__swbuf_r>:
 800dbc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dbc2:	460e      	mov	r6, r1
 800dbc4:	4614      	mov	r4, r2
 800dbc6:	4605      	mov	r5, r0
 800dbc8:	b118      	cbz	r0, 800dbd2 <__swbuf_r+0x12>
 800dbca:	6a03      	ldr	r3, [r0, #32]
 800dbcc:	b90b      	cbnz	r3, 800dbd2 <__swbuf_r+0x12>
 800dbce:	f7fc fedf 	bl	800a990 <__sinit>
 800dbd2:	69a3      	ldr	r3, [r4, #24]
 800dbd4:	60a3      	str	r3, [r4, #8]
 800dbd6:	89a3      	ldrh	r3, [r4, #12]
 800dbd8:	071a      	lsls	r2, r3, #28
 800dbda:	d501      	bpl.n	800dbe0 <__swbuf_r+0x20>
 800dbdc:	6923      	ldr	r3, [r4, #16]
 800dbde:	b943      	cbnz	r3, 800dbf2 <__swbuf_r+0x32>
 800dbe0:	4621      	mov	r1, r4
 800dbe2:	4628      	mov	r0, r5
 800dbe4:	f000 f82a 	bl	800dc3c <__swsetup_r>
 800dbe8:	b118      	cbz	r0, 800dbf2 <__swbuf_r+0x32>
 800dbea:	f04f 37ff 	mov.w	r7, #4294967295
 800dbee:	4638      	mov	r0, r7
 800dbf0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800dbf2:	6823      	ldr	r3, [r4, #0]
 800dbf4:	6922      	ldr	r2, [r4, #16]
 800dbf6:	1a98      	subs	r0, r3, r2
 800dbf8:	6963      	ldr	r3, [r4, #20]
 800dbfa:	b2f6      	uxtb	r6, r6
 800dbfc:	4283      	cmp	r3, r0
 800dbfe:	4637      	mov	r7, r6
 800dc00:	dc05      	bgt.n	800dc0e <__swbuf_r+0x4e>
 800dc02:	4621      	mov	r1, r4
 800dc04:	4628      	mov	r0, r5
 800dc06:	f7ff fce3 	bl	800d5d0 <_fflush_r>
 800dc0a:	2800      	cmp	r0, #0
 800dc0c:	d1ed      	bne.n	800dbea <__swbuf_r+0x2a>
 800dc0e:	68a3      	ldr	r3, [r4, #8]
 800dc10:	3b01      	subs	r3, #1
 800dc12:	60a3      	str	r3, [r4, #8]
 800dc14:	6823      	ldr	r3, [r4, #0]
 800dc16:	1c5a      	adds	r2, r3, #1
 800dc18:	6022      	str	r2, [r4, #0]
 800dc1a:	701e      	strb	r6, [r3, #0]
 800dc1c:	6962      	ldr	r2, [r4, #20]
 800dc1e:	1c43      	adds	r3, r0, #1
 800dc20:	429a      	cmp	r2, r3
 800dc22:	d004      	beq.n	800dc2e <__swbuf_r+0x6e>
 800dc24:	89a3      	ldrh	r3, [r4, #12]
 800dc26:	07db      	lsls	r3, r3, #31
 800dc28:	d5e1      	bpl.n	800dbee <__swbuf_r+0x2e>
 800dc2a:	2e0a      	cmp	r6, #10
 800dc2c:	d1df      	bne.n	800dbee <__swbuf_r+0x2e>
 800dc2e:	4621      	mov	r1, r4
 800dc30:	4628      	mov	r0, r5
 800dc32:	f7ff fccd 	bl	800d5d0 <_fflush_r>
 800dc36:	2800      	cmp	r0, #0
 800dc38:	d0d9      	beq.n	800dbee <__swbuf_r+0x2e>
 800dc3a:	e7d6      	b.n	800dbea <__swbuf_r+0x2a>

0800dc3c <__swsetup_r>:
 800dc3c:	b538      	push	{r3, r4, r5, lr}
 800dc3e:	4b29      	ldr	r3, [pc, #164]	@ (800dce4 <__swsetup_r+0xa8>)
 800dc40:	4605      	mov	r5, r0
 800dc42:	6818      	ldr	r0, [r3, #0]
 800dc44:	460c      	mov	r4, r1
 800dc46:	b118      	cbz	r0, 800dc50 <__swsetup_r+0x14>
 800dc48:	6a03      	ldr	r3, [r0, #32]
 800dc4a:	b90b      	cbnz	r3, 800dc50 <__swsetup_r+0x14>
 800dc4c:	f7fc fea0 	bl	800a990 <__sinit>
 800dc50:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dc54:	0719      	lsls	r1, r3, #28
 800dc56:	d422      	bmi.n	800dc9e <__swsetup_r+0x62>
 800dc58:	06da      	lsls	r2, r3, #27
 800dc5a:	d407      	bmi.n	800dc6c <__swsetup_r+0x30>
 800dc5c:	2209      	movs	r2, #9
 800dc5e:	602a      	str	r2, [r5, #0]
 800dc60:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800dc64:	81a3      	strh	r3, [r4, #12]
 800dc66:	f04f 30ff 	mov.w	r0, #4294967295
 800dc6a:	e033      	b.n	800dcd4 <__swsetup_r+0x98>
 800dc6c:	0758      	lsls	r0, r3, #29
 800dc6e:	d512      	bpl.n	800dc96 <__swsetup_r+0x5a>
 800dc70:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800dc72:	b141      	cbz	r1, 800dc86 <__swsetup_r+0x4a>
 800dc74:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800dc78:	4299      	cmp	r1, r3
 800dc7a:	d002      	beq.n	800dc82 <__swsetup_r+0x46>
 800dc7c:	4628      	mov	r0, r5
 800dc7e:	f7fd fea7 	bl	800b9d0 <_free_r>
 800dc82:	2300      	movs	r3, #0
 800dc84:	6363      	str	r3, [r4, #52]	@ 0x34
 800dc86:	89a3      	ldrh	r3, [r4, #12]
 800dc88:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800dc8c:	81a3      	strh	r3, [r4, #12]
 800dc8e:	2300      	movs	r3, #0
 800dc90:	6063      	str	r3, [r4, #4]
 800dc92:	6923      	ldr	r3, [r4, #16]
 800dc94:	6023      	str	r3, [r4, #0]
 800dc96:	89a3      	ldrh	r3, [r4, #12]
 800dc98:	f043 0308 	orr.w	r3, r3, #8
 800dc9c:	81a3      	strh	r3, [r4, #12]
 800dc9e:	6923      	ldr	r3, [r4, #16]
 800dca0:	b94b      	cbnz	r3, 800dcb6 <__swsetup_r+0x7a>
 800dca2:	89a3      	ldrh	r3, [r4, #12]
 800dca4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800dca8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800dcac:	d003      	beq.n	800dcb6 <__swsetup_r+0x7a>
 800dcae:	4621      	mov	r1, r4
 800dcb0:	4628      	mov	r0, r5
 800dcb2:	f000 f883 	bl	800ddbc <__smakebuf_r>
 800dcb6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dcba:	f013 0201 	ands.w	r2, r3, #1
 800dcbe:	d00a      	beq.n	800dcd6 <__swsetup_r+0x9a>
 800dcc0:	2200      	movs	r2, #0
 800dcc2:	60a2      	str	r2, [r4, #8]
 800dcc4:	6962      	ldr	r2, [r4, #20]
 800dcc6:	4252      	negs	r2, r2
 800dcc8:	61a2      	str	r2, [r4, #24]
 800dcca:	6922      	ldr	r2, [r4, #16]
 800dccc:	b942      	cbnz	r2, 800dce0 <__swsetup_r+0xa4>
 800dcce:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800dcd2:	d1c5      	bne.n	800dc60 <__swsetup_r+0x24>
 800dcd4:	bd38      	pop	{r3, r4, r5, pc}
 800dcd6:	0799      	lsls	r1, r3, #30
 800dcd8:	bf58      	it	pl
 800dcda:	6962      	ldrpl	r2, [r4, #20]
 800dcdc:	60a2      	str	r2, [r4, #8]
 800dcde:	e7f4      	b.n	800dcca <__swsetup_r+0x8e>
 800dce0:	2000      	movs	r0, #0
 800dce2:	e7f7      	b.n	800dcd4 <__swsetup_r+0x98>
 800dce4:	200001cc 	.word	0x200001cc

0800dce8 <_raise_r>:
 800dce8:	291f      	cmp	r1, #31
 800dcea:	b538      	push	{r3, r4, r5, lr}
 800dcec:	4605      	mov	r5, r0
 800dcee:	460c      	mov	r4, r1
 800dcf0:	d904      	bls.n	800dcfc <_raise_r+0x14>
 800dcf2:	2316      	movs	r3, #22
 800dcf4:	6003      	str	r3, [r0, #0]
 800dcf6:	f04f 30ff 	mov.w	r0, #4294967295
 800dcfa:	bd38      	pop	{r3, r4, r5, pc}
 800dcfc:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800dcfe:	b112      	cbz	r2, 800dd06 <_raise_r+0x1e>
 800dd00:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800dd04:	b94b      	cbnz	r3, 800dd1a <_raise_r+0x32>
 800dd06:	4628      	mov	r0, r5
 800dd08:	f000 f830 	bl	800dd6c <_getpid_r>
 800dd0c:	4622      	mov	r2, r4
 800dd0e:	4601      	mov	r1, r0
 800dd10:	4628      	mov	r0, r5
 800dd12:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800dd16:	f000 b817 	b.w	800dd48 <_kill_r>
 800dd1a:	2b01      	cmp	r3, #1
 800dd1c:	d00a      	beq.n	800dd34 <_raise_r+0x4c>
 800dd1e:	1c59      	adds	r1, r3, #1
 800dd20:	d103      	bne.n	800dd2a <_raise_r+0x42>
 800dd22:	2316      	movs	r3, #22
 800dd24:	6003      	str	r3, [r0, #0]
 800dd26:	2001      	movs	r0, #1
 800dd28:	e7e7      	b.n	800dcfa <_raise_r+0x12>
 800dd2a:	2100      	movs	r1, #0
 800dd2c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800dd30:	4620      	mov	r0, r4
 800dd32:	4798      	blx	r3
 800dd34:	2000      	movs	r0, #0
 800dd36:	e7e0      	b.n	800dcfa <_raise_r+0x12>

0800dd38 <raise>:
 800dd38:	4b02      	ldr	r3, [pc, #8]	@ (800dd44 <raise+0xc>)
 800dd3a:	4601      	mov	r1, r0
 800dd3c:	6818      	ldr	r0, [r3, #0]
 800dd3e:	f7ff bfd3 	b.w	800dce8 <_raise_r>
 800dd42:	bf00      	nop
 800dd44:	200001cc 	.word	0x200001cc

0800dd48 <_kill_r>:
 800dd48:	b538      	push	{r3, r4, r5, lr}
 800dd4a:	4d07      	ldr	r5, [pc, #28]	@ (800dd68 <_kill_r+0x20>)
 800dd4c:	2300      	movs	r3, #0
 800dd4e:	4604      	mov	r4, r0
 800dd50:	4608      	mov	r0, r1
 800dd52:	4611      	mov	r1, r2
 800dd54:	602b      	str	r3, [r5, #0]
 800dd56:	f7f5 fd23 	bl	80037a0 <_kill>
 800dd5a:	1c43      	adds	r3, r0, #1
 800dd5c:	d102      	bne.n	800dd64 <_kill_r+0x1c>
 800dd5e:	682b      	ldr	r3, [r5, #0]
 800dd60:	b103      	cbz	r3, 800dd64 <_kill_r+0x1c>
 800dd62:	6023      	str	r3, [r4, #0]
 800dd64:	bd38      	pop	{r3, r4, r5, pc}
 800dd66:	bf00      	nop
 800dd68:	20000bc8 	.word	0x20000bc8

0800dd6c <_getpid_r>:
 800dd6c:	f7f5 bd10 	b.w	8003790 <_getpid>

0800dd70 <__swhatbuf_r>:
 800dd70:	b570      	push	{r4, r5, r6, lr}
 800dd72:	460c      	mov	r4, r1
 800dd74:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800dd78:	2900      	cmp	r1, #0
 800dd7a:	b096      	sub	sp, #88	@ 0x58
 800dd7c:	4615      	mov	r5, r2
 800dd7e:	461e      	mov	r6, r3
 800dd80:	da0d      	bge.n	800dd9e <__swhatbuf_r+0x2e>
 800dd82:	89a3      	ldrh	r3, [r4, #12]
 800dd84:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800dd88:	f04f 0100 	mov.w	r1, #0
 800dd8c:	bf14      	ite	ne
 800dd8e:	2340      	movne	r3, #64	@ 0x40
 800dd90:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800dd94:	2000      	movs	r0, #0
 800dd96:	6031      	str	r1, [r6, #0]
 800dd98:	602b      	str	r3, [r5, #0]
 800dd9a:	b016      	add	sp, #88	@ 0x58
 800dd9c:	bd70      	pop	{r4, r5, r6, pc}
 800dd9e:	466a      	mov	r2, sp
 800dda0:	f000 f848 	bl	800de34 <_fstat_r>
 800dda4:	2800      	cmp	r0, #0
 800dda6:	dbec      	blt.n	800dd82 <__swhatbuf_r+0x12>
 800dda8:	9901      	ldr	r1, [sp, #4]
 800ddaa:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800ddae:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800ddb2:	4259      	negs	r1, r3
 800ddb4:	4159      	adcs	r1, r3
 800ddb6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800ddba:	e7eb      	b.n	800dd94 <__swhatbuf_r+0x24>

0800ddbc <__smakebuf_r>:
 800ddbc:	898b      	ldrh	r3, [r1, #12]
 800ddbe:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ddc0:	079d      	lsls	r5, r3, #30
 800ddc2:	4606      	mov	r6, r0
 800ddc4:	460c      	mov	r4, r1
 800ddc6:	d507      	bpl.n	800ddd8 <__smakebuf_r+0x1c>
 800ddc8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800ddcc:	6023      	str	r3, [r4, #0]
 800ddce:	6123      	str	r3, [r4, #16]
 800ddd0:	2301      	movs	r3, #1
 800ddd2:	6163      	str	r3, [r4, #20]
 800ddd4:	b003      	add	sp, #12
 800ddd6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ddd8:	ab01      	add	r3, sp, #4
 800ddda:	466a      	mov	r2, sp
 800dddc:	f7ff ffc8 	bl	800dd70 <__swhatbuf_r>
 800dde0:	9f00      	ldr	r7, [sp, #0]
 800dde2:	4605      	mov	r5, r0
 800dde4:	4639      	mov	r1, r7
 800dde6:	4630      	mov	r0, r6
 800dde8:	f7fe f9a0 	bl	800c12c <_malloc_r>
 800ddec:	b948      	cbnz	r0, 800de02 <__smakebuf_r+0x46>
 800ddee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ddf2:	059a      	lsls	r2, r3, #22
 800ddf4:	d4ee      	bmi.n	800ddd4 <__smakebuf_r+0x18>
 800ddf6:	f023 0303 	bic.w	r3, r3, #3
 800ddfa:	f043 0302 	orr.w	r3, r3, #2
 800ddfe:	81a3      	strh	r3, [r4, #12]
 800de00:	e7e2      	b.n	800ddc8 <__smakebuf_r+0xc>
 800de02:	89a3      	ldrh	r3, [r4, #12]
 800de04:	6020      	str	r0, [r4, #0]
 800de06:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800de0a:	81a3      	strh	r3, [r4, #12]
 800de0c:	9b01      	ldr	r3, [sp, #4]
 800de0e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800de12:	b15b      	cbz	r3, 800de2c <__smakebuf_r+0x70>
 800de14:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800de18:	4630      	mov	r0, r6
 800de1a:	f000 f81d 	bl	800de58 <_isatty_r>
 800de1e:	b128      	cbz	r0, 800de2c <__smakebuf_r+0x70>
 800de20:	89a3      	ldrh	r3, [r4, #12]
 800de22:	f023 0303 	bic.w	r3, r3, #3
 800de26:	f043 0301 	orr.w	r3, r3, #1
 800de2a:	81a3      	strh	r3, [r4, #12]
 800de2c:	89a3      	ldrh	r3, [r4, #12]
 800de2e:	431d      	orrs	r5, r3
 800de30:	81a5      	strh	r5, [r4, #12]
 800de32:	e7cf      	b.n	800ddd4 <__smakebuf_r+0x18>

0800de34 <_fstat_r>:
 800de34:	b538      	push	{r3, r4, r5, lr}
 800de36:	4d07      	ldr	r5, [pc, #28]	@ (800de54 <_fstat_r+0x20>)
 800de38:	2300      	movs	r3, #0
 800de3a:	4604      	mov	r4, r0
 800de3c:	4608      	mov	r0, r1
 800de3e:	4611      	mov	r1, r2
 800de40:	602b      	str	r3, [r5, #0]
 800de42:	f7f5 fd0d 	bl	8003860 <_fstat>
 800de46:	1c43      	adds	r3, r0, #1
 800de48:	d102      	bne.n	800de50 <_fstat_r+0x1c>
 800de4a:	682b      	ldr	r3, [r5, #0]
 800de4c:	b103      	cbz	r3, 800de50 <_fstat_r+0x1c>
 800de4e:	6023      	str	r3, [r4, #0]
 800de50:	bd38      	pop	{r3, r4, r5, pc}
 800de52:	bf00      	nop
 800de54:	20000bc8 	.word	0x20000bc8

0800de58 <_isatty_r>:
 800de58:	b538      	push	{r3, r4, r5, lr}
 800de5a:	4d06      	ldr	r5, [pc, #24]	@ (800de74 <_isatty_r+0x1c>)
 800de5c:	2300      	movs	r3, #0
 800de5e:	4604      	mov	r4, r0
 800de60:	4608      	mov	r0, r1
 800de62:	602b      	str	r3, [r5, #0]
 800de64:	f7f5 fd0c 	bl	8003880 <_isatty>
 800de68:	1c43      	adds	r3, r0, #1
 800de6a:	d102      	bne.n	800de72 <_isatty_r+0x1a>
 800de6c:	682b      	ldr	r3, [r5, #0]
 800de6e:	b103      	cbz	r3, 800de72 <_isatty_r+0x1a>
 800de70:	6023      	str	r3, [r4, #0]
 800de72:	bd38      	pop	{r3, r4, r5, pc}
 800de74:	20000bc8 	.word	0x20000bc8

0800de78 <powf>:
 800de78:	b508      	push	{r3, lr}
 800de7a:	ed2d 8b04 	vpush	{d8-d9}
 800de7e:	eeb0 8a60 	vmov.f32	s16, s1
 800de82:	eeb0 9a40 	vmov.f32	s18, s0
 800de86:	f000 f911 	bl	800e0ac <__ieee754_powf>
 800de8a:	eeb4 8a48 	vcmp.f32	s16, s16
 800de8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800de92:	eef0 8a40 	vmov.f32	s17, s0
 800de96:	d63e      	bvs.n	800df16 <powf+0x9e>
 800de98:	eeb5 9a40 	vcmp.f32	s18, #0.0
 800de9c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dea0:	d112      	bne.n	800dec8 <powf+0x50>
 800dea2:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800dea6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800deaa:	d039      	beq.n	800df20 <powf+0xa8>
 800deac:	eeb0 0a48 	vmov.f32	s0, s16
 800deb0:	f000 f8b8 	bl	800e024 <finitef>
 800deb4:	b378      	cbz	r0, 800df16 <powf+0x9e>
 800deb6:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800deba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800debe:	d52a      	bpl.n	800df16 <powf+0x9e>
 800dec0:	f7fc fee6 	bl	800ac90 <__errno>
 800dec4:	2322      	movs	r3, #34	@ 0x22
 800dec6:	e014      	b.n	800def2 <powf+0x7a>
 800dec8:	f000 f8ac 	bl	800e024 <finitef>
 800decc:	b998      	cbnz	r0, 800def6 <powf+0x7e>
 800dece:	eeb0 0a49 	vmov.f32	s0, s18
 800ded2:	f000 f8a7 	bl	800e024 <finitef>
 800ded6:	b170      	cbz	r0, 800def6 <powf+0x7e>
 800ded8:	eeb0 0a48 	vmov.f32	s0, s16
 800dedc:	f000 f8a2 	bl	800e024 <finitef>
 800dee0:	b148      	cbz	r0, 800def6 <powf+0x7e>
 800dee2:	eef4 8a68 	vcmp.f32	s17, s17
 800dee6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800deea:	d7e9      	bvc.n	800dec0 <powf+0x48>
 800deec:	f7fc fed0 	bl	800ac90 <__errno>
 800def0:	2321      	movs	r3, #33	@ 0x21
 800def2:	6003      	str	r3, [r0, #0]
 800def4:	e00f      	b.n	800df16 <powf+0x9e>
 800def6:	eef5 8a40 	vcmp.f32	s17, #0.0
 800defa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800defe:	d10a      	bne.n	800df16 <powf+0x9e>
 800df00:	eeb0 0a49 	vmov.f32	s0, s18
 800df04:	f000 f88e 	bl	800e024 <finitef>
 800df08:	b128      	cbz	r0, 800df16 <powf+0x9e>
 800df0a:	eeb0 0a48 	vmov.f32	s0, s16
 800df0e:	f000 f889 	bl	800e024 <finitef>
 800df12:	2800      	cmp	r0, #0
 800df14:	d1d4      	bne.n	800dec0 <powf+0x48>
 800df16:	eeb0 0a68 	vmov.f32	s0, s17
 800df1a:	ecbd 8b04 	vpop	{d8-d9}
 800df1e:	bd08      	pop	{r3, pc}
 800df20:	eef7 8a00 	vmov.f32	s17, #112	@ 0x3f800000  1.0
 800df24:	e7f7      	b.n	800df16 <powf+0x9e>

0800df26 <fmax>:
 800df26:	b508      	push	{r3, lr}
 800df28:	ed2d 8b04 	vpush	{d8-d9}
 800df2c:	eeb0 8a40 	vmov.f32	s16, s0
 800df30:	eef0 8a60 	vmov.f32	s17, s1
 800df34:	eeb0 9a41 	vmov.f32	s18, s2
 800df38:	eef0 9a61 	vmov.f32	s19, s3
 800df3c:	f000 f848 	bl	800dfd0 <__fpclassifyd>
 800df40:	b950      	cbnz	r0, 800df58 <fmax+0x32>
 800df42:	eeb0 8a49 	vmov.f32	s16, s18
 800df46:	eef0 8a69 	vmov.f32	s17, s19
 800df4a:	eeb0 0a48 	vmov.f32	s0, s16
 800df4e:	eef0 0a68 	vmov.f32	s1, s17
 800df52:	ecbd 8b04 	vpop	{d8-d9}
 800df56:	bd08      	pop	{r3, pc}
 800df58:	eeb0 0a49 	vmov.f32	s0, s18
 800df5c:	eef0 0a69 	vmov.f32	s1, s19
 800df60:	f000 f836 	bl	800dfd0 <__fpclassifyd>
 800df64:	2800      	cmp	r0, #0
 800df66:	d0f0      	beq.n	800df4a <fmax+0x24>
 800df68:	ec53 2b19 	vmov	r2, r3, d9
 800df6c:	ec51 0b18 	vmov	r0, r1, d8
 800df70:	f7f2 fe02 	bl	8000b78 <__aeabi_dcmpgt>
 800df74:	2800      	cmp	r0, #0
 800df76:	d0e4      	beq.n	800df42 <fmax+0x1c>
 800df78:	e7e7      	b.n	800df4a <fmax+0x24>

0800df7a <fmin>:
 800df7a:	b508      	push	{r3, lr}
 800df7c:	ed2d 8b04 	vpush	{d8-d9}
 800df80:	eeb0 8a40 	vmov.f32	s16, s0
 800df84:	eef0 8a60 	vmov.f32	s17, s1
 800df88:	eeb0 9a41 	vmov.f32	s18, s2
 800df8c:	eef0 9a61 	vmov.f32	s19, s3
 800df90:	f000 f81e 	bl	800dfd0 <__fpclassifyd>
 800df94:	b950      	cbnz	r0, 800dfac <fmin+0x32>
 800df96:	eeb0 8a49 	vmov.f32	s16, s18
 800df9a:	eef0 8a69 	vmov.f32	s17, s19
 800df9e:	eeb0 0a48 	vmov.f32	s0, s16
 800dfa2:	eef0 0a68 	vmov.f32	s1, s17
 800dfa6:	ecbd 8b04 	vpop	{d8-d9}
 800dfaa:	bd08      	pop	{r3, pc}
 800dfac:	eeb0 0a49 	vmov.f32	s0, s18
 800dfb0:	eef0 0a69 	vmov.f32	s1, s19
 800dfb4:	f000 f80c 	bl	800dfd0 <__fpclassifyd>
 800dfb8:	2800      	cmp	r0, #0
 800dfba:	d0f0      	beq.n	800df9e <fmin+0x24>
 800dfbc:	ec53 2b19 	vmov	r2, r3, d9
 800dfc0:	ec51 0b18 	vmov	r0, r1, d8
 800dfc4:	f7f2 fdba 	bl	8000b3c <__aeabi_dcmplt>
 800dfc8:	2800      	cmp	r0, #0
 800dfca:	d0e4      	beq.n	800df96 <fmin+0x1c>
 800dfcc:	e7e7      	b.n	800df9e <fmin+0x24>
	...

0800dfd0 <__fpclassifyd>:
 800dfd0:	ec51 0b10 	vmov	r0, r1, d0
 800dfd4:	b510      	push	{r4, lr}
 800dfd6:	f031 4400 	bics.w	r4, r1, #2147483648	@ 0x80000000
 800dfda:	460b      	mov	r3, r1
 800dfdc:	d019      	beq.n	800e012 <__fpclassifyd+0x42>
 800dfde:	f5a1 1280 	sub.w	r2, r1, #1048576	@ 0x100000
 800dfe2:	490e      	ldr	r1, [pc, #56]	@ (800e01c <__fpclassifyd+0x4c>)
 800dfe4:	428a      	cmp	r2, r1
 800dfe6:	d90e      	bls.n	800e006 <__fpclassifyd+0x36>
 800dfe8:	f103 42ff 	add.w	r2, r3, #2139095040	@ 0x7f800000
 800dfec:	f502 02e0 	add.w	r2, r2, #7340032	@ 0x700000
 800dff0:	428a      	cmp	r2, r1
 800dff2:	d908      	bls.n	800e006 <__fpclassifyd+0x36>
 800dff4:	4a0a      	ldr	r2, [pc, #40]	@ (800e020 <__fpclassifyd+0x50>)
 800dff6:	4213      	tst	r3, r2
 800dff8:	d007      	beq.n	800e00a <__fpclassifyd+0x3a>
 800dffa:	4294      	cmp	r4, r2
 800dffc:	d107      	bne.n	800e00e <__fpclassifyd+0x3e>
 800dffe:	fab0 f080 	clz	r0, r0
 800e002:	0940      	lsrs	r0, r0, #5
 800e004:	bd10      	pop	{r4, pc}
 800e006:	2004      	movs	r0, #4
 800e008:	e7fc      	b.n	800e004 <__fpclassifyd+0x34>
 800e00a:	2003      	movs	r0, #3
 800e00c:	e7fa      	b.n	800e004 <__fpclassifyd+0x34>
 800e00e:	2000      	movs	r0, #0
 800e010:	e7f8      	b.n	800e004 <__fpclassifyd+0x34>
 800e012:	2800      	cmp	r0, #0
 800e014:	d1ee      	bne.n	800dff4 <__fpclassifyd+0x24>
 800e016:	2002      	movs	r0, #2
 800e018:	e7f4      	b.n	800e004 <__fpclassifyd+0x34>
 800e01a:	bf00      	nop
 800e01c:	7fdfffff 	.word	0x7fdfffff
 800e020:	7ff00000 	.word	0x7ff00000

0800e024 <finitef>:
 800e024:	ee10 3a10 	vmov	r3, s0
 800e028:	f023 4000 	bic.w	r0, r3, #2147483648	@ 0x80000000
 800e02c:	f1b0 4fff 	cmp.w	r0, #2139095040	@ 0x7f800000
 800e030:	bfac      	ite	ge
 800e032:	2000      	movge	r0, #0
 800e034:	2001      	movlt	r0, #1
 800e036:	4770      	bx	lr

0800e038 <fmaxf>:
 800e038:	b508      	push	{r3, lr}
 800e03a:	ed2d 8b02 	vpush	{d8}
 800e03e:	eeb0 8a40 	vmov.f32	s16, s0
 800e042:	eef0 8a60 	vmov.f32	s17, s1
 800e046:	f000 f815 	bl	800e074 <__fpclassifyf>
 800e04a:	b930      	cbnz	r0, 800e05a <fmaxf+0x22>
 800e04c:	eeb0 8a68 	vmov.f32	s16, s17
 800e050:	eeb0 0a48 	vmov.f32	s0, s16
 800e054:	ecbd 8b02 	vpop	{d8}
 800e058:	bd08      	pop	{r3, pc}
 800e05a:	eeb0 0a68 	vmov.f32	s0, s17
 800e05e:	f000 f809 	bl	800e074 <__fpclassifyf>
 800e062:	2800      	cmp	r0, #0
 800e064:	d0f4      	beq.n	800e050 <fmaxf+0x18>
 800e066:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800e06a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e06e:	dded      	ble.n	800e04c <fmaxf+0x14>
 800e070:	e7ee      	b.n	800e050 <fmaxf+0x18>
	...

0800e074 <__fpclassifyf>:
 800e074:	ee10 3a10 	vmov	r3, s0
 800e078:	f033 4000 	bics.w	r0, r3, #2147483648	@ 0x80000000
 800e07c:	d00d      	beq.n	800e09a <__fpclassifyf+0x26>
 800e07e:	f5a0 0300 	sub.w	r3, r0, #8388608	@ 0x800000
 800e082:	f1b3 4ffe 	cmp.w	r3, #2130706432	@ 0x7f000000
 800e086:	d30a      	bcc.n	800e09e <__fpclassifyf+0x2a>
 800e088:	4b07      	ldr	r3, [pc, #28]	@ (800e0a8 <__fpclassifyf+0x34>)
 800e08a:	1e42      	subs	r2, r0, #1
 800e08c:	429a      	cmp	r2, r3
 800e08e:	d908      	bls.n	800e0a2 <__fpclassifyf+0x2e>
 800e090:	f1a0 43ff 	sub.w	r3, r0, #2139095040	@ 0x7f800000
 800e094:	4258      	negs	r0, r3
 800e096:	4158      	adcs	r0, r3
 800e098:	4770      	bx	lr
 800e09a:	2002      	movs	r0, #2
 800e09c:	4770      	bx	lr
 800e09e:	2004      	movs	r0, #4
 800e0a0:	4770      	bx	lr
 800e0a2:	2003      	movs	r0, #3
 800e0a4:	4770      	bx	lr
 800e0a6:	bf00      	nop
 800e0a8:	007ffffe 	.word	0x007ffffe

0800e0ac <__ieee754_powf>:
 800e0ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e0b0:	ee10 4a90 	vmov	r4, s1
 800e0b4:	f034 4900 	bics.w	r9, r4, #2147483648	@ 0x80000000
 800e0b8:	ed2d 8b02 	vpush	{d8}
 800e0bc:	ee10 6a10 	vmov	r6, s0
 800e0c0:	eeb0 8a40 	vmov.f32	s16, s0
 800e0c4:	eef0 8a60 	vmov.f32	s17, s1
 800e0c8:	d10c      	bne.n	800e0e4 <__ieee754_powf+0x38>
 800e0ca:	f486 0680 	eor.w	r6, r6, #4194304	@ 0x400000
 800e0ce:	0076      	lsls	r6, r6, #1
 800e0d0:	f516 0f00 	cmn.w	r6, #8388608	@ 0x800000
 800e0d4:	f240 829c 	bls.w	800e610 <__ieee754_powf+0x564>
 800e0d8:	ee38 0a28 	vadd.f32	s0, s16, s17
 800e0dc:	ecbd 8b02 	vpop	{d8}
 800e0e0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e0e4:	f026 4800 	bic.w	r8, r6, #2147483648	@ 0x80000000
 800e0e8:	f1b8 4fff 	cmp.w	r8, #2139095040	@ 0x7f800000
 800e0ec:	d802      	bhi.n	800e0f4 <__ieee754_powf+0x48>
 800e0ee:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 800e0f2:	d908      	bls.n	800e106 <__ieee754_powf+0x5a>
 800e0f4:	f1b6 5f7e 	cmp.w	r6, #1065353216	@ 0x3f800000
 800e0f8:	d1ee      	bne.n	800e0d8 <__ieee754_powf+0x2c>
 800e0fa:	f484 0480 	eor.w	r4, r4, #4194304	@ 0x400000
 800e0fe:	0064      	lsls	r4, r4, #1
 800e100:	f514 0f00 	cmn.w	r4, #8388608	@ 0x800000
 800e104:	e7e6      	b.n	800e0d4 <__ieee754_powf+0x28>
 800e106:	2e00      	cmp	r6, #0
 800e108:	da1e      	bge.n	800e148 <__ieee754_powf+0x9c>
 800e10a:	f1b9 4f97 	cmp.w	r9, #1266679808	@ 0x4b800000
 800e10e:	d22b      	bcs.n	800e168 <__ieee754_powf+0xbc>
 800e110:	f1b9 5f7e 	cmp.w	r9, #1065353216	@ 0x3f800000
 800e114:	d332      	bcc.n	800e17c <__ieee754_powf+0xd0>
 800e116:	ea4f 53e9 	mov.w	r3, r9, asr #23
 800e11a:	f1c3 0396 	rsb	r3, r3, #150	@ 0x96
 800e11e:	fa49 f503 	asr.w	r5, r9, r3
 800e122:	fa05 f303 	lsl.w	r3, r5, r3
 800e126:	454b      	cmp	r3, r9
 800e128:	d126      	bne.n	800e178 <__ieee754_powf+0xcc>
 800e12a:	f005 0501 	and.w	r5, r5, #1
 800e12e:	f1c5 0502 	rsb	r5, r5, #2
 800e132:	f1b9 5f7e 	cmp.w	r9, #1065353216	@ 0x3f800000
 800e136:	d122      	bne.n	800e17e <__ieee754_powf+0xd2>
 800e138:	2c00      	cmp	r4, #0
 800e13a:	f280 826f 	bge.w	800e61c <__ieee754_powf+0x570>
 800e13e:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800e142:	ee87 0a88 	vdiv.f32	s0, s15, s16
 800e146:	e7c9      	b.n	800e0dc <__ieee754_powf+0x30>
 800e148:	2500      	movs	r5, #0
 800e14a:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 800e14e:	d1f0      	bne.n	800e132 <__ieee754_powf+0x86>
 800e150:	f1b8 5f7e 	cmp.w	r8, #1065353216	@ 0x3f800000
 800e154:	f000 825c 	beq.w	800e610 <__ieee754_powf+0x564>
 800e158:	d908      	bls.n	800e16c <__ieee754_powf+0xc0>
 800e15a:	ed9f 0ad8 	vldr	s0, [pc, #864]	@ 800e4bc <__ieee754_powf+0x410>
 800e15e:	2c00      	cmp	r4, #0
 800e160:	bfa8      	it	ge
 800e162:	eeb0 0a68 	vmovge.f32	s0, s17
 800e166:	e7b9      	b.n	800e0dc <__ieee754_powf+0x30>
 800e168:	2502      	movs	r5, #2
 800e16a:	e7ee      	b.n	800e14a <__ieee754_powf+0x9e>
 800e16c:	2c00      	cmp	r4, #0
 800e16e:	f280 8252 	bge.w	800e616 <__ieee754_powf+0x56a>
 800e172:	eeb1 0a68 	vneg.f32	s0, s17
 800e176:	e7b1      	b.n	800e0dc <__ieee754_powf+0x30>
 800e178:	2500      	movs	r5, #0
 800e17a:	e7da      	b.n	800e132 <__ieee754_powf+0x86>
 800e17c:	2500      	movs	r5, #0
 800e17e:	f1b4 4f80 	cmp.w	r4, #1073741824	@ 0x40000000
 800e182:	d102      	bne.n	800e18a <__ieee754_powf+0xde>
 800e184:	ee28 0a08 	vmul.f32	s0, s16, s16
 800e188:	e7a8      	b.n	800e0dc <__ieee754_powf+0x30>
 800e18a:	f1b4 5f7c 	cmp.w	r4, #1056964608	@ 0x3f000000
 800e18e:	d109      	bne.n	800e1a4 <__ieee754_powf+0xf8>
 800e190:	2e00      	cmp	r6, #0
 800e192:	db07      	blt.n	800e1a4 <__ieee754_powf+0xf8>
 800e194:	eeb0 0a48 	vmov.f32	s0, s16
 800e198:	ecbd 8b02 	vpop	{d8}
 800e19c:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e1a0:	f000 bae8 	b.w	800e774 <__ieee754_sqrtf>
 800e1a4:	eeb0 0a48 	vmov.f32	s0, s16
 800e1a8:	f000 fa50 	bl	800e64c <fabsf>
 800e1ac:	f026 4340 	bic.w	r3, r6, #3221225472	@ 0xc0000000
 800e1b0:	f1b3 5f7e 	cmp.w	r3, #1065353216	@ 0x3f800000
 800e1b4:	4647      	mov	r7, r8
 800e1b6:	d002      	beq.n	800e1be <__ieee754_powf+0x112>
 800e1b8:	f1b8 0f00 	cmp.w	r8, #0
 800e1bc:	d117      	bne.n	800e1ee <__ieee754_powf+0x142>
 800e1be:	2c00      	cmp	r4, #0
 800e1c0:	bfbc      	itt	lt
 800e1c2:	eef7 7a00 	vmovlt.f32	s15, #112	@ 0x3f800000  1.0
 800e1c6:	ee87 0a80 	vdivlt.f32	s0, s15, s0
 800e1ca:	2e00      	cmp	r6, #0
 800e1cc:	da86      	bge.n	800e0dc <__ieee754_powf+0x30>
 800e1ce:	f1a8 587e 	sub.w	r8, r8, #1065353216	@ 0x3f800000
 800e1d2:	ea58 0805 	orrs.w	r8, r8, r5
 800e1d6:	d104      	bne.n	800e1e2 <__ieee754_powf+0x136>
 800e1d8:	ee70 7a40 	vsub.f32	s15, s0, s0
 800e1dc:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 800e1e0:	e77c      	b.n	800e0dc <__ieee754_powf+0x30>
 800e1e2:	2d01      	cmp	r5, #1
 800e1e4:	f47f af7a 	bne.w	800e0dc <__ieee754_powf+0x30>
 800e1e8:	eeb1 0a40 	vneg.f32	s0, s0
 800e1ec:	e776      	b.n	800e0dc <__ieee754_powf+0x30>
 800e1ee:	0ff0      	lsrs	r0, r6, #31
 800e1f0:	3801      	subs	r0, #1
 800e1f2:	ea55 0300 	orrs.w	r3, r5, r0
 800e1f6:	d104      	bne.n	800e202 <__ieee754_powf+0x156>
 800e1f8:	ee38 8a48 	vsub.f32	s16, s16, s16
 800e1fc:	ee88 0a08 	vdiv.f32	s0, s16, s16
 800e200:	e76c      	b.n	800e0dc <__ieee754_powf+0x30>
 800e202:	f1b9 4f9a 	cmp.w	r9, #1291845632	@ 0x4d000000
 800e206:	d973      	bls.n	800e2f0 <__ieee754_powf+0x244>
 800e208:	4bad      	ldr	r3, [pc, #692]	@ (800e4c0 <__ieee754_powf+0x414>)
 800e20a:	4598      	cmp	r8, r3
 800e20c:	d808      	bhi.n	800e220 <__ieee754_powf+0x174>
 800e20e:	2c00      	cmp	r4, #0
 800e210:	da0b      	bge.n	800e22a <__ieee754_powf+0x17e>
 800e212:	2000      	movs	r0, #0
 800e214:	ecbd 8b02 	vpop	{d8}
 800e218:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e21c:	f000 baa4 	b.w	800e768 <__math_oflowf>
 800e220:	4ba8      	ldr	r3, [pc, #672]	@ (800e4c4 <__ieee754_powf+0x418>)
 800e222:	4598      	cmp	r8, r3
 800e224:	d908      	bls.n	800e238 <__ieee754_powf+0x18c>
 800e226:	2c00      	cmp	r4, #0
 800e228:	dcf3      	bgt.n	800e212 <__ieee754_powf+0x166>
 800e22a:	2000      	movs	r0, #0
 800e22c:	ecbd 8b02 	vpop	{d8}
 800e230:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e234:	f000 ba92 	b.w	800e75c <__math_uflowf>
 800e238:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800e23c:	ee30 0a67 	vsub.f32	s0, s0, s15
 800e240:	eddf 6aa1 	vldr	s13, [pc, #644]	@ 800e4c8 <__ieee754_powf+0x41c>
 800e244:	eef5 7a00 	vmov.f32	s15, #80	@ 0x3e800000  0.250
 800e248:	eee0 6a67 	vfms.f32	s13, s0, s15
 800e24c:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800e250:	eee6 7ac0 	vfms.f32	s15, s13, s0
 800e254:	ee20 7a00 	vmul.f32	s14, s0, s0
 800e258:	ee27 7a27 	vmul.f32	s14, s14, s15
 800e25c:	eddf 7a9b 	vldr	s15, [pc, #620]	@ 800e4cc <__ieee754_powf+0x420>
 800e260:	ee67 7ac7 	vnmul.f32	s15, s15, s14
 800e264:	ed9f 7a9a 	vldr	s14, [pc, #616]	@ 800e4d0 <__ieee754_powf+0x424>
 800e268:	eee0 7a07 	vfma.f32	s15, s0, s14
 800e26c:	ed9f 7a99 	vldr	s14, [pc, #612]	@ 800e4d4 <__ieee754_powf+0x428>
 800e270:	eef0 6a67 	vmov.f32	s13, s15
 800e274:	eee0 6a07 	vfma.f32	s13, s0, s14
 800e278:	ee16 3a90 	vmov	r3, s13
 800e27c:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 800e280:	f023 030f 	bic.w	r3, r3, #15
 800e284:	ee06 3a90 	vmov	s13, r3
 800e288:	eee0 6a47 	vfms.f32	s13, s0, s14
 800e28c:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800e290:	3d01      	subs	r5, #1
 800e292:	f424 647f 	bic.w	r4, r4, #4080	@ 0xff0
 800e296:	4305      	orrs	r5, r0
 800e298:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800e29c:	f024 040f 	bic.w	r4, r4, #15
 800e2a0:	eebf 8a00 	vmov.f32	s16, #240	@ 0xbf800000 -1.0
 800e2a4:	bf18      	it	ne
 800e2a6:	eeb0 8a47 	vmovne.f32	s16, s14
 800e2aa:	ee07 4a10 	vmov	s14, r4
 800e2ae:	ee67 0aa8 	vmul.f32	s1, s15, s17
 800e2b2:	ee38 7ac7 	vsub.f32	s14, s17, s14
 800e2b6:	ee07 3a90 	vmov	s15, r3
 800e2ba:	eee7 0a27 	vfma.f32	s1, s14, s15
 800e2be:	ee07 4a10 	vmov	s14, r4
 800e2c2:	ee67 7a87 	vmul.f32	s15, s15, s14
 800e2c6:	ee30 7aa7 	vadd.f32	s14, s1, s15
 800e2ca:	ee17 1a10 	vmov	r1, s14
 800e2ce:	2900      	cmp	r1, #0
 800e2d0:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800e2d4:	f340 80dd 	ble.w	800e492 <__ieee754_powf+0x3e6>
 800e2d8:	f1b3 4f86 	cmp.w	r3, #1124073472	@ 0x43000000
 800e2dc:	f240 80ca 	bls.w	800e474 <__ieee754_powf+0x3c8>
 800e2e0:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800e2e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e2e8:	bf4c      	ite	mi
 800e2ea:	2001      	movmi	r0, #1
 800e2ec:	2000      	movpl	r0, #0
 800e2ee:	e791      	b.n	800e214 <__ieee754_powf+0x168>
 800e2f0:	f016 4fff 	tst.w	r6, #2139095040	@ 0x7f800000
 800e2f4:	bf01      	itttt	eq
 800e2f6:	eddf 7a78 	vldreq	s15, [pc, #480]	@ 800e4d8 <__ieee754_powf+0x42c>
 800e2fa:	ee60 7a27 	vmuleq.f32	s15, s0, s15
 800e2fe:	f06f 0317 	mvneq.w	r3, #23
 800e302:	ee17 7a90 	vmoveq	r7, s15
 800e306:	ea4f 52e7 	mov.w	r2, r7, asr #23
 800e30a:	bf18      	it	ne
 800e30c:	2300      	movne	r3, #0
 800e30e:	3a7f      	subs	r2, #127	@ 0x7f
 800e310:	441a      	add	r2, r3
 800e312:	4b72      	ldr	r3, [pc, #456]	@ (800e4dc <__ieee754_powf+0x430>)
 800e314:	f3c7 0716 	ubfx	r7, r7, #0, #23
 800e318:	429f      	cmp	r7, r3
 800e31a:	f047 517e 	orr.w	r1, r7, #1065353216	@ 0x3f800000
 800e31e:	dd06      	ble.n	800e32e <__ieee754_powf+0x282>
 800e320:	4b6f      	ldr	r3, [pc, #444]	@ (800e4e0 <__ieee754_powf+0x434>)
 800e322:	429f      	cmp	r7, r3
 800e324:	f340 80a4 	ble.w	800e470 <__ieee754_powf+0x3c4>
 800e328:	3201      	adds	r2, #1
 800e32a:	f5a1 0100 	sub.w	r1, r1, #8388608	@ 0x800000
 800e32e:	2600      	movs	r6, #0
 800e330:	4b6c      	ldr	r3, [pc, #432]	@ (800e4e4 <__ieee754_powf+0x438>)
 800e332:	eb03 0386 	add.w	r3, r3, r6, lsl #2
 800e336:	ee07 1a10 	vmov	s14, r1
 800e33a:	edd3 5a00 	vldr	s11, [r3]
 800e33e:	4b6a      	ldr	r3, [pc, #424]	@ (800e4e8 <__ieee754_powf+0x43c>)
 800e340:	ee75 7a87 	vadd.f32	s15, s11, s14
 800e344:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800e348:	eec6 4aa7 	vdiv.f32	s9, s13, s15
 800e34c:	1049      	asrs	r1, r1, #1
 800e34e:	f041 5100 	orr.w	r1, r1, #536870912	@ 0x20000000
 800e352:	f501 2180 	add.w	r1, r1, #262144	@ 0x40000
 800e356:	eb01 5146 	add.w	r1, r1, r6, lsl #21
 800e35a:	ee37 6a65 	vsub.f32	s12, s14, s11
 800e35e:	ee07 1a90 	vmov	s15, r1
 800e362:	ee26 5a24 	vmul.f32	s10, s12, s9
 800e366:	ee77 5ae5 	vsub.f32	s11, s15, s11
 800e36a:	ee15 7a10 	vmov	r7, s10
 800e36e:	401f      	ands	r7, r3
 800e370:	ee06 7a90 	vmov	s13, r7
 800e374:	eea6 6ae7 	vfms.f32	s12, s13, s15
 800e378:	ee37 7a65 	vsub.f32	s14, s14, s11
 800e37c:	ee65 7a05 	vmul.f32	s15, s10, s10
 800e380:	eea6 6ac7 	vfms.f32	s12, s13, s14
 800e384:	eddf 5a59 	vldr	s11, [pc, #356]	@ 800e4ec <__ieee754_powf+0x440>
 800e388:	ed9f 7a59 	vldr	s14, [pc, #356]	@ 800e4f0 <__ieee754_powf+0x444>
 800e38c:	eee7 5a87 	vfma.f32	s11, s15, s14
 800e390:	ed9f 7a58 	vldr	s14, [pc, #352]	@ 800e4f4 <__ieee754_powf+0x448>
 800e394:	eea5 7aa7 	vfma.f32	s14, s11, s15
 800e398:	eddf 5a4b 	vldr	s11, [pc, #300]	@ 800e4c8 <__ieee754_powf+0x41c>
 800e39c:	eee7 5a27 	vfma.f32	s11, s14, s15
 800e3a0:	ed9f 7a55 	vldr	s14, [pc, #340]	@ 800e4f8 <__ieee754_powf+0x44c>
 800e3a4:	eea5 7aa7 	vfma.f32	s14, s11, s15
 800e3a8:	eddf 5a54 	vldr	s11, [pc, #336]	@ 800e4fc <__ieee754_powf+0x450>
 800e3ac:	ee26 6a24 	vmul.f32	s12, s12, s9
 800e3b0:	eee7 5a27 	vfma.f32	s11, s14, s15
 800e3b4:	ee35 7a26 	vadd.f32	s14, s10, s13
 800e3b8:	ee67 4aa7 	vmul.f32	s9, s15, s15
 800e3bc:	ee27 7a06 	vmul.f32	s14, s14, s12
 800e3c0:	eef0 7a08 	vmov.f32	s15, #8	@ 0x40400000  3.0
 800e3c4:	eea4 7aa5 	vfma.f32	s14, s9, s11
 800e3c8:	eef0 5a67 	vmov.f32	s11, s15
 800e3cc:	eee6 5aa6 	vfma.f32	s11, s13, s13
 800e3d0:	ee75 5a87 	vadd.f32	s11, s11, s14
 800e3d4:	ee15 1a90 	vmov	r1, s11
 800e3d8:	4019      	ands	r1, r3
 800e3da:	ee05 1a90 	vmov	s11, r1
 800e3de:	ee75 7ae7 	vsub.f32	s15, s11, s15
 800e3e2:	eee6 7ae6 	vfms.f32	s15, s13, s13
 800e3e6:	ee77 7a67 	vsub.f32	s15, s14, s15
 800e3ea:	ee67 7a85 	vmul.f32	s15, s15, s10
 800e3ee:	eee6 7a25 	vfma.f32	s15, s12, s11
 800e3f2:	eeb0 6a67 	vmov.f32	s12, s15
 800e3f6:	eea6 6aa5 	vfma.f32	s12, s13, s11
 800e3fa:	ee16 1a10 	vmov	r1, s12
 800e3fe:	4019      	ands	r1, r3
 800e400:	ee06 1a10 	vmov	s12, r1
 800e404:	eeb0 7a46 	vmov.f32	s14, s12
 800e408:	eea6 7ae5 	vfms.f32	s14, s13, s11
 800e40c:	493c      	ldr	r1, [pc, #240]	@ (800e500 <__ieee754_powf+0x454>)
 800e40e:	eb01 0186 	add.w	r1, r1, r6, lsl #2
 800e412:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800e416:	ed9f 7a3b 	vldr	s14, [pc, #236]	@ 800e504 <__ieee754_powf+0x458>
 800e41a:	eddf 5a3b 	vldr	s11, [pc, #236]	@ 800e508 <__ieee754_powf+0x45c>
 800e41e:	ee67 7a87 	vmul.f32	s15, s15, s14
 800e422:	ed9f 7a3a 	vldr	s14, [pc, #232]	@ 800e50c <__ieee754_powf+0x460>
 800e426:	eee6 7a07 	vfma.f32	s15, s12, s14
 800e42a:	ed91 7a00 	vldr	s14, [r1]
 800e42e:	ee77 7a87 	vadd.f32	s15, s15, s14
 800e432:	ee07 2a10 	vmov	s14, r2
 800e436:	eef0 6a67 	vmov.f32	s13, s15
 800e43a:	4a35      	ldr	r2, [pc, #212]	@ (800e510 <__ieee754_powf+0x464>)
 800e43c:	eee6 6a25 	vfma.f32	s13, s12, s11
 800e440:	eb02 0286 	add.w	r2, r2, r6, lsl #2
 800e444:	ed92 5a00 	vldr	s10, [r2]
 800e448:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800e44c:	ee76 6a85 	vadd.f32	s13, s13, s10
 800e450:	ee76 6a87 	vadd.f32	s13, s13, s14
 800e454:	ee16 2a90 	vmov	r2, s13
 800e458:	4013      	ands	r3, r2
 800e45a:	ee06 3a90 	vmov	s13, r3
 800e45e:	ee36 7ac7 	vsub.f32	s14, s13, s14
 800e462:	ee37 7a45 	vsub.f32	s14, s14, s10
 800e466:	eea6 7a65 	vfms.f32	s14, s12, s11
 800e46a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800e46e:	e70f      	b.n	800e290 <__ieee754_powf+0x1e4>
 800e470:	2601      	movs	r6, #1
 800e472:	e75d      	b.n	800e330 <__ieee754_powf+0x284>
 800e474:	d152      	bne.n	800e51c <__ieee754_powf+0x470>
 800e476:	eddf 6a27 	vldr	s13, [pc, #156]	@ 800e514 <__ieee754_powf+0x468>
 800e47a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800e47e:	ee70 6aa6 	vadd.f32	s13, s1, s13
 800e482:	eef4 6ac7 	vcmpe.f32	s13, s14
 800e486:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e48a:	f73f af29 	bgt.w	800e2e0 <__ieee754_powf+0x234>
 800e48e:	2386      	movs	r3, #134	@ 0x86
 800e490:	e048      	b.n	800e524 <__ieee754_powf+0x478>
 800e492:	4a21      	ldr	r2, [pc, #132]	@ (800e518 <__ieee754_powf+0x46c>)
 800e494:	4293      	cmp	r3, r2
 800e496:	d907      	bls.n	800e4a8 <__ieee754_powf+0x3fc>
 800e498:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800e49c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e4a0:	bf4c      	ite	mi
 800e4a2:	2001      	movmi	r0, #1
 800e4a4:	2000      	movpl	r0, #0
 800e4a6:	e6c1      	b.n	800e22c <__ieee754_powf+0x180>
 800e4a8:	d138      	bne.n	800e51c <__ieee754_powf+0x470>
 800e4aa:	ee37 7a67 	vsub.f32	s14, s14, s15
 800e4ae:	eeb4 7ae0 	vcmpe.f32	s14, s1
 800e4b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e4b6:	dbea      	blt.n	800e48e <__ieee754_powf+0x3e2>
 800e4b8:	e7ee      	b.n	800e498 <__ieee754_powf+0x3ec>
 800e4ba:	bf00      	nop
 800e4bc:	00000000 	.word	0x00000000
 800e4c0:	3f7ffff3 	.word	0x3f7ffff3
 800e4c4:	3f800007 	.word	0x3f800007
 800e4c8:	3eaaaaab 	.word	0x3eaaaaab
 800e4cc:	3fb8aa3b 	.word	0x3fb8aa3b
 800e4d0:	36eca570 	.word	0x36eca570
 800e4d4:	3fb8aa00 	.word	0x3fb8aa00
 800e4d8:	4b800000 	.word	0x4b800000
 800e4dc:	001cc471 	.word	0x001cc471
 800e4e0:	005db3d6 	.word	0x005db3d6
 800e4e4:	0800ef00 	.word	0x0800ef00
 800e4e8:	fffff000 	.word	0xfffff000
 800e4ec:	3e6c3255 	.word	0x3e6c3255
 800e4f0:	3e53f142 	.word	0x3e53f142
 800e4f4:	3e8ba305 	.word	0x3e8ba305
 800e4f8:	3edb6db7 	.word	0x3edb6db7
 800e4fc:	3f19999a 	.word	0x3f19999a
 800e500:	0800eef0 	.word	0x0800eef0
 800e504:	3f76384f 	.word	0x3f76384f
 800e508:	3f763800 	.word	0x3f763800
 800e50c:	369dc3a0 	.word	0x369dc3a0
 800e510:	0800eef8 	.word	0x0800eef8
 800e514:	3338aa3c 	.word	0x3338aa3c
 800e518:	43160000 	.word	0x43160000
 800e51c:	f1b3 5f7c 	cmp.w	r3, #1056964608	@ 0x3f000000
 800e520:	d971      	bls.n	800e606 <__ieee754_powf+0x55a>
 800e522:	15db      	asrs	r3, r3, #23
 800e524:	3b7e      	subs	r3, #126	@ 0x7e
 800e526:	f44f 0000 	mov.w	r0, #8388608	@ 0x800000
 800e52a:	4118      	asrs	r0, r3
 800e52c:	4408      	add	r0, r1
 800e52e:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 800e532:	4a3c      	ldr	r2, [pc, #240]	@ (800e624 <__ieee754_powf+0x578>)
 800e534:	3b7f      	subs	r3, #127	@ 0x7f
 800e536:	411a      	asrs	r2, r3
 800e538:	4002      	ands	r2, r0
 800e53a:	ee07 2a10 	vmov	s14, r2
 800e53e:	f3c0 0016 	ubfx	r0, r0, #0, #23
 800e542:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800e546:	f1c3 0317 	rsb	r3, r3, #23
 800e54a:	4118      	asrs	r0, r3
 800e54c:	2900      	cmp	r1, #0
 800e54e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800e552:	bfb8      	it	lt
 800e554:	4240      	neglt	r0, r0
 800e556:	ee37 7aa0 	vadd.f32	s14, s15, s1
 800e55a:	eddf 6a33 	vldr	s13, [pc, #204]	@ 800e628 <__ieee754_powf+0x57c>
 800e55e:	ed9f 6a33 	vldr	s12, [pc, #204]	@ 800e62c <__ieee754_powf+0x580>
 800e562:	ee17 3a10 	vmov	r3, s14
 800e566:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 800e56a:	f023 030f 	bic.w	r3, r3, #15
 800e56e:	ee07 3a10 	vmov	s14, r3
 800e572:	ee77 7a67 	vsub.f32	s15, s14, s15
 800e576:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800e57a:	ee70 0ae7 	vsub.f32	s1, s1, s15
 800e57e:	eddf 7a2c 	vldr	s15, [pc, #176]	@ 800e630 <__ieee754_powf+0x584>
 800e582:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e586:	eee0 7aa6 	vfma.f32	s15, s1, s13
 800e58a:	eef0 6a67 	vmov.f32	s13, s15
 800e58e:	eee7 6a06 	vfma.f32	s13, s14, s12
 800e592:	eef0 5a66 	vmov.f32	s11, s13
 800e596:	eee7 5a46 	vfms.f32	s11, s14, s12
 800e59a:	ee26 7aa6 	vmul.f32	s14, s13, s13
 800e59e:	ee77 7ae5 	vsub.f32	s15, s15, s11
 800e5a2:	ed9f 6a24 	vldr	s12, [pc, #144]	@ 800e634 <__ieee754_powf+0x588>
 800e5a6:	eddf 5a24 	vldr	s11, [pc, #144]	@ 800e638 <__ieee754_powf+0x58c>
 800e5aa:	eea7 6a25 	vfma.f32	s12, s14, s11
 800e5ae:	eddf 5a23 	vldr	s11, [pc, #140]	@ 800e63c <__ieee754_powf+0x590>
 800e5b2:	eee6 5a07 	vfma.f32	s11, s12, s14
 800e5b6:	ed9f 6a22 	vldr	s12, [pc, #136]	@ 800e640 <__ieee754_powf+0x594>
 800e5ba:	eea5 6a87 	vfma.f32	s12, s11, s14
 800e5be:	eddf 5a21 	vldr	s11, [pc, #132]	@ 800e644 <__ieee754_powf+0x598>
 800e5c2:	eee6 5a07 	vfma.f32	s11, s12, s14
 800e5c6:	eeb0 6a66 	vmov.f32	s12, s13
 800e5ca:	eea5 6ac7 	vfms.f32	s12, s11, s14
 800e5ce:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 800e5d2:	ee66 5a86 	vmul.f32	s11, s13, s12
 800e5d6:	ee36 6a47 	vsub.f32	s12, s12, s14
 800e5da:	eee6 7aa7 	vfma.f32	s15, s13, s15
 800e5de:	ee85 7a86 	vdiv.f32	s14, s11, s12
 800e5e2:	ee77 7a67 	vsub.f32	s15, s14, s15
 800e5e6:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800e5ea:	ee30 0a67 	vsub.f32	s0, s0, s15
 800e5ee:	ee10 3a10 	vmov	r3, s0
 800e5f2:	eb03 53c0 	add.w	r3, r3, r0, lsl #23
 800e5f6:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800e5fa:	da06      	bge.n	800e60a <__ieee754_powf+0x55e>
 800e5fc:	f000 f82e 	bl	800e65c <scalbnf>
 800e600:	ee20 0a08 	vmul.f32	s0, s0, s16
 800e604:	e56a      	b.n	800e0dc <__ieee754_powf+0x30>
 800e606:	2000      	movs	r0, #0
 800e608:	e7a5      	b.n	800e556 <__ieee754_powf+0x4aa>
 800e60a:	ee00 3a10 	vmov	s0, r3
 800e60e:	e7f7      	b.n	800e600 <__ieee754_powf+0x554>
 800e610:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800e614:	e562      	b.n	800e0dc <__ieee754_powf+0x30>
 800e616:	ed9f 0a0c 	vldr	s0, [pc, #48]	@ 800e648 <__ieee754_powf+0x59c>
 800e61a:	e55f      	b.n	800e0dc <__ieee754_powf+0x30>
 800e61c:	eeb0 0a48 	vmov.f32	s0, s16
 800e620:	e55c      	b.n	800e0dc <__ieee754_powf+0x30>
 800e622:	bf00      	nop
 800e624:	ff800000 	.word	0xff800000
 800e628:	3f317218 	.word	0x3f317218
 800e62c:	3f317200 	.word	0x3f317200
 800e630:	35bfbe8c 	.word	0x35bfbe8c
 800e634:	b5ddea0e 	.word	0xb5ddea0e
 800e638:	3331bb4c 	.word	0x3331bb4c
 800e63c:	388ab355 	.word	0x388ab355
 800e640:	bb360b61 	.word	0xbb360b61
 800e644:	3e2aaaab 	.word	0x3e2aaaab
 800e648:	00000000 	.word	0x00000000

0800e64c <fabsf>:
 800e64c:	ee10 3a10 	vmov	r3, s0
 800e650:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800e654:	ee00 3a10 	vmov	s0, r3
 800e658:	4770      	bx	lr
	...

0800e65c <scalbnf>:
 800e65c:	ee10 3a10 	vmov	r3, s0
 800e660:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 800e664:	d02b      	beq.n	800e6be <scalbnf+0x62>
 800e666:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 800e66a:	d302      	bcc.n	800e672 <scalbnf+0x16>
 800e66c:	ee30 0a00 	vadd.f32	s0, s0, s0
 800e670:	4770      	bx	lr
 800e672:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 800e676:	d123      	bne.n	800e6c0 <scalbnf+0x64>
 800e678:	4b24      	ldr	r3, [pc, #144]	@ (800e70c <scalbnf+0xb0>)
 800e67a:	eddf 7a25 	vldr	s15, [pc, #148]	@ 800e710 <scalbnf+0xb4>
 800e67e:	4298      	cmp	r0, r3
 800e680:	ee20 0a27 	vmul.f32	s0, s0, s15
 800e684:	db17      	blt.n	800e6b6 <scalbnf+0x5a>
 800e686:	ee10 3a10 	vmov	r3, s0
 800e68a:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800e68e:	3a19      	subs	r2, #25
 800e690:	f24c 3150 	movw	r1, #50000	@ 0xc350
 800e694:	4288      	cmp	r0, r1
 800e696:	dd15      	ble.n	800e6c4 <scalbnf+0x68>
 800e698:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 800e714 <scalbnf+0xb8>
 800e69c:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 800e718 <scalbnf+0xbc>
 800e6a0:	ee10 3a10 	vmov	r3, s0
 800e6a4:	eeb0 7a67 	vmov.f32	s14, s15
 800e6a8:	2b00      	cmp	r3, #0
 800e6aa:	bfb8      	it	lt
 800e6ac:	eef0 7a66 	vmovlt.f32	s15, s13
 800e6b0:	ee27 0a87 	vmul.f32	s0, s15, s14
 800e6b4:	4770      	bx	lr
 800e6b6:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800e71c <scalbnf+0xc0>
 800e6ba:	ee27 0a80 	vmul.f32	s0, s15, s0
 800e6be:	4770      	bx	lr
 800e6c0:	0dd2      	lsrs	r2, r2, #23
 800e6c2:	e7e5      	b.n	800e690 <scalbnf+0x34>
 800e6c4:	4410      	add	r0, r2
 800e6c6:	28fe      	cmp	r0, #254	@ 0xfe
 800e6c8:	dce6      	bgt.n	800e698 <scalbnf+0x3c>
 800e6ca:	2800      	cmp	r0, #0
 800e6cc:	dd06      	ble.n	800e6dc <scalbnf+0x80>
 800e6ce:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800e6d2:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800e6d6:	ee00 3a10 	vmov	s0, r3
 800e6da:	4770      	bx	lr
 800e6dc:	f110 0f16 	cmn.w	r0, #22
 800e6e0:	da09      	bge.n	800e6f6 <scalbnf+0x9a>
 800e6e2:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 800e71c <scalbnf+0xc0>
 800e6e6:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 800e720 <scalbnf+0xc4>
 800e6ea:	ee10 3a10 	vmov	r3, s0
 800e6ee:	eeb0 7a67 	vmov.f32	s14, s15
 800e6f2:	2b00      	cmp	r3, #0
 800e6f4:	e7d9      	b.n	800e6aa <scalbnf+0x4e>
 800e6f6:	3019      	adds	r0, #25
 800e6f8:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800e6fc:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800e700:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 800e724 <scalbnf+0xc8>
 800e704:	ee07 3a90 	vmov	s15, r3
 800e708:	e7d7      	b.n	800e6ba <scalbnf+0x5e>
 800e70a:	bf00      	nop
 800e70c:	ffff3cb0 	.word	0xffff3cb0
 800e710:	4c000000 	.word	0x4c000000
 800e714:	7149f2ca 	.word	0x7149f2ca
 800e718:	f149f2ca 	.word	0xf149f2ca
 800e71c:	0da24260 	.word	0x0da24260
 800e720:	8da24260 	.word	0x8da24260
 800e724:	33000000 	.word	0x33000000

0800e728 <with_errnof>:
 800e728:	b510      	push	{r4, lr}
 800e72a:	ed2d 8b02 	vpush	{d8}
 800e72e:	eeb0 8a40 	vmov.f32	s16, s0
 800e732:	4604      	mov	r4, r0
 800e734:	f7fc faac 	bl	800ac90 <__errno>
 800e738:	eeb0 0a48 	vmov.f32	s0, s16
 800e73c:	ecbd 8b02 	vpop	{d8}
 800e740:	6004      	str	r4, [r0, #0]
 800e742:	bd10      	pop	{r4, pc}

0800e744 <xflowf>:
 800e744:	b130      	cbz	r0, 800e754 <xflowf+0x10>
 800e746:	eef1 7a40 	vneg.f32	s15, s0
 800e74a:	ee27 0a80 	vmul.f32	s0, s15, s0
 800e74e:	2022      	movs	r0, #34	@ 0x22
 800e750:	f7ff bfea 	b.w	800e728 <with_errnof>
 800e754:	eef0 7a40 	vmov.f32	s15, s0
 800e758:	e7f7      	b.n	800e74a <xflowf+0x6>
	...

0800e75c <__math_uflowf>:
 800e75c:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800e764 <__math_uflowf+0x8>
 800e760:	f7ff bff0 	b.w	800e744 <xflowf>
 800e764:	10000000 	.word	0x10000000

0800e768 <__math_oflowf>:
 800e768:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800e770 <__math_oflowf+0x8>
 800e76c:	f7ff bfea 	b.w	800e744 <xflowf>
 800e770:	70000000 	.word	0x70000000

0800e774 <__ieee754_sqrtf>:
 800e774:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800e778:	4770      	bx	lr
	...

0800e77c <_init>:
 800e77c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e77e:	bf00      	nop
 800e780:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e782:	bc08      	pop	{r3}
 800e784:	469e      	mov	lr, r3
 800e786:	4770      	bx	lr

0800e788 <_fini>:
 800e788:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e78a:	bf00      	nop
 800e78c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e78e:	bc08      	pop	{r3}
 800e790:	469e      	mov	lr, r3
 800e792:	4770      	bx	lr
