# NASSCOM-VSD-Phydesign
![image](https://github.com/user-attachments/assets/88faeb4e-8d5a-4d3d-819c-f6af626c557d)
![image](https://github.com/user-attachments/assets/94bd4482-9fd6-4403-adb6-bbfd4349f345)
cell and layer level information combined
![image](https://github.com/user-attachments/assets/007b9021-9372-46b8-b0b5-0ca5d9977e42)
run_synthesis uses yosys and abc for synthesis
![image](https://github.com/user-attachments/assets/1e4fb0e2-c53c-4fdb-b30c-94b0ef9e2e27)
![image](https://github.com/user-attachments/assets/d862f3c9-1924-43c9-b56a-4a9b516bebb7)
![image](https://github.com/user-attachments/assets/531716c5-24fc-4b59-a4fd-574f1e5d280c)


Flop ratio = Number of D Flip flops          1613
            ------------------------  =  ------------- = 9.7415%
            Total Number of cells            16558

src verilog file for rtl present,rtl netlist
![image](https://github.com/user-attachments/assets/9d3340ba-ab52-460e-aa81-68e60a162ec4)

config.tcl by passes any changes made

![image](https://github.com/user-attachments/assets/764f57bb-4944-4a1c-943b-8a43d917f241)
netlist holds rtl
![image](https://github.com/user-attachments/assets/6bc3d855-36c0-404b-8d22-e5976db1ab98)
to view 
![image](https://github.com/user-attachments/assets/bb50919c-f0be-47a7-a223-7df7da330395)
![image](https://github.com/user-attachments/assets/5994ac22-4d92-4bb3-bb27-b5a353102170)
![image](https://github.com/user-attachments/assets/05060c1c-0dfc-4e69-9bf1-3b4732a45723)
![image](https://github.com/user-attachments/assets/8d888585-c09c-4b20-b928-435bd5e6549a)

 
![image](https://github.com/user-attachments/assets/b552e621-ff7d-44d0-a627-08cb0628728d)

![image](https://github.com/user-attachments/assets/89c64189-d94c-4547-99ab-18ac929bf218)

![image](https://github.com/user-attachments/assets/cdf5715f-7199-4e54-883a-361733628585)

#Day 2
Utilization Factor = Area occupied by netlist/Total area of the core 
Aspect Ratio = Height of Core
              ----------------
               Width of Core
When the aspect ratio is 1, the chip is a square. When it is
