
*** Running vivado
    with args -log Adc3444_TCP_util_ds_buf_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Adc3444_TCP_util_ds_buf_0_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source Adc3444_TCP_util_ds_buf_0_0.tcl -notrace
Command: synth_design -top Adc3444_TCP_util_ds_buf_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15140 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 426.766 ; gain = 101.715
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Adc3444_TCP_util_ds_buf_0_0' [e:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_util_ds_buf_0_0/synth/Adc3444_TCP_util_ds_buf_0_0.vhd:66]
	Parameter C_BUF_TYPE bound to: BUFG - type: string 
	Parameter C_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'util_ds_buf' declared at 'e:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/e2ff/hdl/vhdl/util_ds_buf.vhd:71' bound to instance 'U0' of component 'util_ds_buf' [e:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_util_ds_buf_0_0/synth/Adc3444_TCP_util_ds_buf_0_0.vhd:119]
INFO: [Synth 8-638] synthesizing module 'util_ds_buf' [e:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/e2ff/hdl/vhdl/util_ds_buf.vhd:125]
	Parameter C_BUF_TYPE bound to: BUFG - type: string 
	Parameter C_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-113] binding component instance 'BUFG_U' to cell 'BUFG' [e:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/e2ff/hdl/vhdl/util_ds_buf.vhd:293]
WARNING: [Synth 8-3848] Net IBUF_OUT in module/entity util_ds_buf does not have driver. [e:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/e2ff/hdl/vhdl/util_ds_buf.vhd:80]
WARNING: [Synth 8-3848] Net IBUF_DS_ODIV2 in module/entity util_ds_buf does not have driver. [e:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/e2ff/hdl/vhdl/util_ds_buf.vhd:81]
WARNING: [Synth 8-3848] Net OBUF_DS_P in module/entity util_ds_buf does not have driver. [e:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/e2ff/hdl/vhdl/util_ds_buf.vhd:85]
WARNING: [Synth 8-3848] Net OBUF_DS_N in module/entity util_ds_buf does not have driver. [e:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/e2ff/hdl/vhdl/util_ds_buf.vhd:86]
WARNING: [Synth 8-3848] Net IOBUF_IO_O in module/entity util_ds_buf does not have driver. [e:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/e2ff/hdl/vhdl/util_ds_buf.vhd:93]
WARNING: [Synth 8-3848] Net BUFGCE_O in module/entity util_ds_buf does not have driver. [e:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/e2ff/hdl/vhdl/util_ds_buf.vhd:102]
WARNING: [Synth 8-3848] Net BUFH_O in module/entity util_ds_buf does not have driver. [e:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/e2ff/hdl/vhdl/util_ds_buf.vhd:106]
WARNING: [Synth 8-3848] Net BUFHCE_O in module/entity util_ds_buf does not have driver. [e:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/e2ff/hdl/vhdl/util_ds_buf.vhd:111]
WARNING: [Synth 8-3848] Net BUFG_GT_O in module/entity util_ds_buf does not have driver. [e:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/e2ff/hdl/vhdl/util_ds_buf.vhd:120]
INFO: [Synth 8-256] done synthesizing module 'util_ds_buf' (1#1) [e:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/e2ff/hdl/vhdl/util_ds_buf.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'Adc3444_TCP_util_ds_buf_0_0' (2#1) [e:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_util_ds_buf_0_0/synth/Adc3444_TCP_util_ds_buf_0_0.vhd:66]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port IBUF_OUT[0]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port IBUF_DS_ODIV2[0]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port OBUF_DS_P[0]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port OBUF_DS_N[0]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port IOBUF_IO_O[0]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port BUFGCE_O[0]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port BUFH_O[0]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port BUFHCE_O[0]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port BUFG_GT_O[0]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port IOBUF_DS_P[0]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port IOBUF_DS_N[0]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port IBUF_DS_P[0]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port IBUF_DS_N[0]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port OBUF_IN[0]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port IOBUF_IO_T[0]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port IOBUF_IO_I[0]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port BUFGCE_I[0]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port BUFGCE_CE[0]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port BUFH_I[0]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port BUFHCE_I[0]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port BUFHCE_CE[0]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port BUFG_GT_I[0]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port BUFG_GT_CE[0]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port BUFG_GT_CEMASK[0]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port BUFG_GT_CLR[0]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port BUFG_GT_CLRMASK[0]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port BUFG_GT_DIV[2]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port BUFG_GT_DIV[1]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port BUFG_GT_DIV[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 479.562 ; gain = 154.512
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 479.562 ; gain = 154.512
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_util_ds_buf_0_0/Adc3444_TCP_util_ds_buf_0_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_util_ds_buf_0_0/Adc3444_TCP_util_ds_buf_0_0_ooc.xdc] for cell 'U0'
Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_util_ds_buf_0_0/Adc3444_TCP_util_ds_buf_0_0_board.xdc] for cell 'U0'
Finished Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_util_ds_buf_0_0/Adc3444_TCP_util_ds_buf_0_0_board.xdc] for cell 'U0'
Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_util_ds_buf_0_0/Adc3444_TCP_util_ds_buf_0_0.xdc] for cell 'U0'
Finished Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_util_ds_buf_0_0/Adc3444_TCP_util_ds_buf_0_0.xdc] for cell 'U0'
Parsing XDC File [E:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.runs/Adc3444_TCP_util_ds_buf_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.runs/Adc3444_TCP_util_ds_buf_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 753.699 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 753.699 ; gain = 428.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 753.699 ; gain = 428.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  E:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.runs/Adc3444_TCP_util_ds_buf_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 753.699 ; gain = 428.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 753.699 ; gain = 428.648
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port IBUF_OUT[0]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port IBUF_DS_ODIV2[0]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port OBUF_DS_P[0]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port OBUF_DS_N[0]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port IOBUF_IO_O[0]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port BUFGCE_O[0]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port BUFH_O[0]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port BUFHCE_O[0]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port BUFG_GT_O[0]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port IOBUF_DS_P[0]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port IOBUF_DS_N[0]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port IBUF_DS_P[0]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port IBUF_DS_N[0]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port OBUF_IN[0]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port IOBUF_IO_T[0]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port IOBUF_IO_I[0]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port BUFGCE_I[0]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port BUFGCE_CE[0]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port BUFH_I[0]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port BUFHCE_I[0]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port BUFHCE_CE[0]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port BUFG_GT_I[0]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port BUFG_GT_CE[0]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port BUFG_GT_CEMASK[0]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port BUFG_GT_CLR[0]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port BUFG_GT_CLRMASK[0]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port BUFG_GT_DIV[2]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port BUFG_GT_DIV[1]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port BUFG_GT_DIV[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 753.699 ; gain = 428.648
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 807.664 ; gain = 482.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 807.664 ; gain = 482.613
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 817.242 ; gain = 492.191
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 817.242 ; gain = 492.191
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 817.242 ; gain = 492.191
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 817.242 ; gain = 492.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 817.242 ; gain = 492.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 817.242 ; gain = 492.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 817.242 ; gain = 492.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
+------+-----+------+

Report Instance Areas: 
+------+---------+------------+------+
|      |Instance |Module      |Cells |
+------+---------+------------+------+
|1     |top      |            |     1|
|2     |  U0     |util_ds_buf |     1|
+------+---------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 817.242 ; gain = 492.191
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 29 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 817.242 ; gain = 218.055
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 817.242 ; gain = 492.191
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
15 Infos, 67 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 831.352 ; gain = 516.051
INFO: [Common 17-1381] The checkpoint 'E:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.runs/Adc3444_TCP_util_ds_buf_0_0_synth_1/Adc3444_TCP_util_ds_buf_0_0.dcp' has been generated.
