// Seed: 1623273738
module module_0 (
    output supply1 id_0,
    output logic   id_1
);
  assign id_0 = 1'b0 !== id_3;
  assign id_0 = id_3.id_3;
  always @(posedge id_3 or posedge 1) id_1 <= 1;
  id_4(
      .id_0(id_1), .id_1(1)
  );
  wire id_6;
endmodule
module module_1 (
    output logic id_0
    , id_12,
    output wor id_1,
    input uwire id_2,
    input supply1 id_3,
    input tri id_4,
    output wor id_5,
    output tri0 id_6,
    input logic id_7,
    input tri1 id_8,
    input wand id_9,
    output uwire id_10
);
  reg id_13;
  always @(id_9 or negedge id_2) begin
    cover (1);
    if (id_8 + 1'd0)
      assume (id_12[1]);
      else begin
        id_12[1] <= 1 < 1;
        id_0 <= id_7;
        id_13 <= id_13;
      end
  end
  module_0(
      id_6, id_0
  );
endmodule
