/** ==================================================================
 *  @file   attila_control_core_cred.h                                                  
 *                                                                    
 *  @path   /ti/psp/iss/hal/cred_cram/cred/inc/cortexm3_sys_ape/                                                  
 *                                                                    
 *  @desc   This  File contains.                                      
 * ===================================================================
 *  Copyright (c) Texas Instruments Inc 2011, 2012                    
 *                                                                    
 *  Use of this software is controlled by the terms and conditions found
 *  in the license agreement under which this software has been supplied
 * ===================================================================*/

/* ============================================================================ 
 * TEXAS INSTRUMENTS INCORPORATED PROPRIETARY INFORMATION Property of Texas
 * Instruments For Unrestricted Internal Use Only Unauthorized reproduction
 * and/or distribution is strictly prohibited.  This product is protected
 * under copyright law and trade secret law as an unpublished work.  Created
 * 2008, (C) Copyright 2008 Texas Instruments.  All rights reserved. */

/**
 *  @Component:   ATTILA_CONTROL_CORE
 *
 *  @Filename:    attila_control_core_cred.h
 *
 *  @Description: Attila Core Control Module 
 *
 *  Generated by: Socrates CRED generator prototype
 *
    *//* ====================================================================== */

#ifndef __ATTILA_CONTROL_CORE_CRED_H
#define __ATTILA_CONTROL_CORE_CRED_H

#ifdef __cplusplus
extern "C" {
#endif

    /* 
     * Instance ATTILA_CONTROL_CORE of component ATTILA_CONTROL_CORE mapped in MONICA at address 0x4A002000
     */

                                                                              /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BITFIELD
 *
 * @BRIEF        The bitfield must be defined according to register width
 *               of the component - 64/32/16/8
 *
    *//*------------------------------------------------------------------------ */
#undef BITFIELD
#define BITFIELD BITFIELD_32

    /* 
     *  List of Register arrays for component ATTILA_CONTROL_CORE
     *
     */

    /* 
     *  List of bundle arrays for component ATTILA_CONTROL_CORE
     *
     */

    /* 
     *  List of bundles for component ATTILA_CONTROL_CORE
     *
     */

    /* 
     * List of registers for component ATTILA_CONTROL_CORE
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__IP_REVISION
 *
 * @BRIEF        Control module revision identifier 
 *               Access conditions. Read: unrestricted, Write: unrestricted 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__IP_REVISION                   0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__IP_HWINFO
 *
 * @BRIEF        Information about the IP module hardware configuration i.e. 
 *               typically the module HDL generics (if any). 
 *               Access conditions. Read: unrestricted, Write: unrestricted 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__IP_HWINFO                     0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__IP_SYSCONFIG
 *
 * @BRIEF         
 *               Access conditions. Read: unrestricted, Write: unrestricted 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__IP_SYSCONFIG                  0x10ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__EMIF1_SDRAM_CONFIG_REG
 *
 * @BRIEF        EMIF1 SDRAM configuration 
 *               Access conditions. Read: unrestricted, Write: unrestricted 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__EMIF1_SDRAM_CONFIG_REG        0x148ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__EMIF1_SDRAM_CONFIG2_REG
 *
 * @BRIEF        EMIF1 LPDDR2-NVM configuration 
 *               Access conditions. Read: unrestricted, Write: unrestricted 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__EMIF1_SDRAM_CONFIG2_REG       0x14Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__DPLL_CLK_TRIMMING
 *
 * @BRIEF        DPLLs clock trimming 
 *               Access conditions. Read: unrestricted, Write: unrestricted 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__DPLL_CLK_TRIMMING             0x1C8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__STD_FUSE_DIE_ID_0
 *
 * @BRIEF        Die ID Register - Part 0. Register shows part of the chip 
 *               eFuse configuration on the OCP interface. Reading at the 
 *               address of one of these registers provides a direct view 
 *               into a part of the eFuse chain. 
 *               Access conditions. Read: unrestricted, Write: unrestricted 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__STD_FUSE_DIE_ID_0             0x200ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__ID_CODE
 *
 * @BRIEF        ID_CODE Key Register 
 *               Access conditions. Read: unrestricted, Write: unrestricted 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__ID_CODE                       0x204ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__STD_FUSE_DIE_ID_1
 *
 * @BRIEF        Die ID Register - Part 1. Register shows part of the chip 
 *               eFuse configuration on the OCP interface. Reading at the 
 *               address of one of these registers provides a direct view 
 *               into a part of the eFuse chain. 
 *               Access conditions. Read: unrestricted, Write: unrestricted 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__STD_FUSE_DIE_ID_1             0x208ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__STD_FUSE_DIE_ID_2
 *
 * @BRIEF        Die ID Register - Part 2. Register shows part of the chip 
 *               eFuse configuration on the OCP interface. Reading at the 
 *               address of one of these registers provides a direct view 
 *               into a part of the eFuse chain. 
 *               Access conditions. Read: unrestricted, Write: unrestricted 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__STD_FUSE_DIE_ID_2             0x20Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__STD_FUSE_DIE_ID_3
 *
 * @BRIEF        Die ID Register - Part 3. Register shows part of the chip 
 *               eFuse configuration on the OCP interface. Reading at the 
 *               address of one of these registers provides a direct view 
 *               into a part of the eFuse chain. 
 *               Access conditions. Read: unrestricted, Write: unrestricted 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__STD_FUSE_DIE_ID_3             0x210ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__STD_FUSE_PROD_ID_0
 *
 * @BRIEF        Prod ID Register - Part 0. Register shows part of the chip 
 *               eFuse configuration on the OCP interface. Reading at the 
 *               address of one of these registers provides a direct view 
 *               into a part of the eFuse chain. 
 *               Access conditions. Read: unrestricted, Write: unrestricted 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__STD_FUSE_PROD_ID_0            0x214ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__STD_FUSE_PROD_ID_1
 *
 * @BRIEF        Prod ID Register - Part 1. Register shows part of the chip 
 *               eFuse configuration on the OCP interface. Reading at the 
 *               address of one of these registers provides a direct view 
 *               into a part of the eFuse chain. 
 *               Access conditions. Read: unrestricted, Write: unrestricted 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__STD_FUSE_PROD_ID_1            0x218ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__STD_FUSE_CONF
 *
 * @BRIEF        Standard Fuse conf [63:32]. Register shows part of the chip 
 *               eFuse configuration on the OCP interface. Reading at the 
 *               address of one of these registers provides a direct view 
 *               into a part of the eFuse chain. 
 *               Access conditions. Read: unrestricted, Write: unrestricted 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__STD_FUSE_CONF                 0x220ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__STD_FUSE_DFT_MEM_RW
 *
 * @BRIEF        DFT Read and Write controls for memory blocks. Register 
 *               shows part of the chip eFuse configuration on the OCP 
 *               interface. Reading at the address of one of these registers 
 *               provides a direct view into a part of the eFuse chain. 
 *               Access conditions. Read: unrestricted, Write: unrestricted 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__STD_FUSE_DFT_MEM_RW           0x224ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__STD_FUSE_OPP_VDD_WKUP
 *
 * @BRIEF        Standard Fuse OPP VDD_WKUP [31:0]. Register shows part of 
 *               the chip eFuse configuration on the OCP interface. Reading 
 *               at the address of one of these registers provides a direct 
 *               view into a part of the eFuse chain. 
 *               Access conditions. Read: unrestricted, Write: unrestricted 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__STD_FUSE_OPP_VDD_WKUP         0x228ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__STD_FUSE_OPP_VDD_IVA_0
 *
 * @BRIEF        Standard Fuse OPP VDD_IVA [31:0]. Register shows part of the 
 *               chip eFuse configuration on the OCP interface. Reading at 
 *               the address of one of these registers provides a direct view 
 *               into a part of the eFuse chain. 
 *               Access conditions. Read: unrestricted, Write: unrestricted 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__STD_FUSE_OPP_VDD_IVA_0        0x22Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__STD_FUSE_OPP_VDD_IVA_1
 *
 * @BRIEF        Standard Fuse OPP VDD_IVA [63:32]. Register shows part of 
 *               the chip eFuse configuration on the OCP interface. Reading 
 *               at the address of one of these registers provides a direct 
 *               view into a part of the eFuse chain. 
 *               Access conditions. Read: unrestricted, Write: unrestricted 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__STD_FUSE_OPP_VDD_IVA_1        0x230ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__STD_FUSE_OPP_VDD_IVA_2
 *
 * @BRIEF        Standard Fuse OPP VDD_IVA [95:64]. Register shows part of 
 *               the chip eFuse configuration on the OCP interface. Reading 
 *               at the address of one of these registers provides a direct 
 *               view into a part of the eFuse chain. 
 *               Access conditions. Read: unrestricted, Write: unrestricted 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__STD_FUSE_OPP_VDD_IVA_2        0x234ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__STD_FUSE_OPP_VDD_IVA_3
 *
 * @BRIEF        Standard Fuse OPP VDD_IVA [127:96]. Register shows part of 
 *               the chip eFuse configuration on the OCP interface. Reading 
 *               at the address of one of these registers provides a direct 
 *               view into a part of the eFuse chain. 
 *               Access conditions. Read: unrestricted, Write: unrestricted 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__STD_FUSE_OPP_VDD_IVA_3        0x238ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__STD_FUSE_OPP_VDD_IVA_4
 *
 * @BRIEF        Standard Fuse OPP VDD_IVA [159:128]. Register shows part of 
 *               the chip eFuse configuration on the OCP interface. Reading 
 *               at the address of one of these registers provides a direct 
 *               view into a part of the eFuse chain. 
 *               Access conditions. Read: unrestricted, Write: unrestricted 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__STD_FUSE_OPP_VDD_IVA_4        0x23Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__STD_FUSE_OPP_VDD_CORE_0
 *
 * @BRIEF        Standard Fuse OPP VDD_CORE [31:0]. Register shows part of 
 *               the chip eFuse configuration on the OCP interface. Reading 
 *               at the address of one of these registers provides a direct 
 *               view into a part of the eFuse chain. 
 *               Access conditions. Read: unrestricted, Write: unrestricted 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__STD_FUSE_OPP_VDD_CORE_0       0x254ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__STD_FUSE_OPP_VDD_CORE_1
 *
 * @BRIEF        Standard Fuse OPP VDD_CORE [63:32]. Register shows part of 
 *               the chip eFuse configuration on the OCP interface. Reading 
 *               at the address of one of these registers provides a direct 
 *               view into a part of the eFuse chain. 
 *               Access conditions. Read: unrestricted, Write: unrestricted 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__STD_FUSE_OPP_VDD_CORE_1       0x258ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__STD_FUSE_OPP_VDD_CORE_2
 *
 * @BRIEF        Standard Fuse OPP VDD_CORE [95:64]. Register shows part of 
 *               the chip eFuse configuration on the OCP interface. Reading 
 *               at the address of one of these registers provides a direct 
 *               view into a part of the eFuse chain. 
 *               Access conditions. Read: unrestricted, Write: unrestricted 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__STD_FUSE_OPP_VDD_CORE_2       0x25Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__STD_FUSE_OPP_BGAP
 *
 * @BRIEF        Standard Fuse OPP BGAP. Register shows part of the chip 
 *               eFuse configuration on the OCP interface. Reading at the 
 *               address of one of these registers provides a direct view 
 *               into a part of the eFuse chain. 
 *               Access conditions. Read: unrestricted, Write: unrestricted 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__STD_FUSE_OPP_BGAP             0x260ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__STD_FUSE_OPP_DPLL_0
 *
 * @BRIEF        Standard Fuse OPP DPLL. Register shows part of the chip 
 *               eFuse configuration on the OCP interface. Reading at the 
 *               address of one of these registers provides a direct view 
 *               into a part of the eFuse chain. 
 *               Access conditions. Read: unrestricted, Write: unrestricted 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__STD_FUSE_OPP_DPLL_0           0x264ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__STD_FUSE_OPP_DPLL_1
 *
 * @BRIEF        Standard Fuse OPP DPLL. Register shows part of the chip 
 *               eFuse configuration on the OCP interface. Reading at the 
 *               address of one of these registers provides a direct view 
 *               into a part of the eFuse chain. 
 *               Access conditions. Read: unrestricted, Write: unrestricted 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__STD_FUSE_OPP_DPLL_1           0x268ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__STATUS
 *
 * @BRIEF        Control Module Status Register  
 *               Access conditions. Read: unrestricted, Write: unrestricted 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__STATUS                        0x2C4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__SEC_STATUS
 *
 * @BRIEF        Security Status Register. 
 *               All bits in this register reflect chip internal events 
 *               [Application and debug] related to the Chip security. 
 *               The individual bits are cleared on a write access (same 
 *               value written) in secure mode. 
 *               The software has the responsibility to clear each bit after 
 *               perusal of the events. 
 *               Access conditions. Read: unrestricted, Write: pi_mreqsecure 
 *               = '1' AND pi_mreqsupervisor = '1' 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__SEC_STATUS                    0x2C8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__STD_FUSE_OPP_VDD_IVA_5
 *
 * @BRIEF        Standard Fuse OPP VDD_IVA [191:160]. Register shows part of 
 *               the chip eFuse configuration on the OCP interface. Reading 
 *               at the address of one of these registers provides a direct 
 *               view into a part of the eFuse chain. 
 *               Access conditions. Read: unrestricted, Write: unrestricted 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__STD_FUSE_OPP_VDD_IVA_5        0x2DCul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__DEV_CONF
 *
 * @BRIEF        Device configuration register. 
 *               Access conditions. Read: unrestricted, Write: unrestricted 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__DEV_CONF                      0x300ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__IVA3_BOOTADDR
 *
 * @BRIEF        IVA3 boot loader physical address 
 *               Access conditions. Read: unrestricted, Write: unrestricted 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__IVA3_BOOTADDR                 0x304ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__LDOVBB_IVA_VOLTAGE_CTRL
 *
 * @BRIEF        IVA Voltage Body Bias LDO Control register 
 *               Access conditions. Read: unrestricted, Write: unrestricted 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__LDOVBB_IVA_VOLTAGE_CTRL       0x314ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__LDOSRAM_IVA_VOLTAGE_CTRL
 *
 * @BRIEF        IVA SRAM LDO Control register  
 *               Access conditions. Read: unrestricted, Write: unrestricted 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__LDOSRAM_IVA_VOLTAGE_CTRL      0x320ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__LDOSRAM_CORE_VOLTAGE_CTRL
 *
 * @BRIEF        Core SRAM LDO Control register  
 *               Access conditions. Read: unrestricted, Write: unrestricted 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__LDOSRAM_CORE_VOLTAGE_CTRL     0x328ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__TEMP_SENSOR
 *
 * @BRIEF        Control VBGAPTS temperature sensor and thermal comparator 
 *               shutdown register 
 *               Access conditions. Read: unrestricted, Write: unrestricted 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__TEMP_SENSOR                   0x32Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__DPLL_NWELL_TRIM_0
 *
 * @BRIEF        Dpll trim (SW override) - Part 0 
 *               Access conditions. Read: unrestricted, Write: unrestricted 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__DPLL_NWELL_TRIM_0             0x330ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__DPLL_NWELL_TRIM_1
 *
 * @BRIEF        Dpll trim (SW override) - Part 1 
 *               Access conditions. Read: unrestricted, Write: unrestricted 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__DPLL_NWELL_TRIM_1             0x334ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__MEM_DFT_RW
 *
 * @BRIEF        Memory DFT read-write software control 
 *               Access conditions. Read: pi_mreqsecure = '1' AND 
 *               pi_mreqsupervisor = '1', Write: pi_mreqsecure = '1' AND 
 *               pi_mreqsupervisor = '1' 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__MEM_DFT_RW                    0x338ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__HWOBS_CONTROL
 *
 * @BRIEF        HW observability control. This register enables or disables 
 *               HW observability outputs (to save power primarily) 
 *               Access conditions. Read: unrestricted, Write: unrestricted 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__HWOBS_CONTROL                 0x350ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__BOOT_REG
 *
 * @BRIEF        Monica Boot Register 
 *               Access conditions. Read: unrestricted, Write: unrestricted 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__BOOT_REG                      0x3C0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__SEC_TAP
 *
 * @BRIEF        Monica DAP Tap Control 
 *               Access conditions. Read: unrestricted, Write: unrestricted 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__SEC_TAP                       0x3C4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__STD_FUSE_AVDAC_TRIM
 *
 * @BRIEF        AVDAC Trim Bits 
 *               Access conditions. Read: unrestricted, Write: unrestricted 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__STD_FUSE_AVDAC_TRIM           0x3C8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__STD_FUSE_LPDDR2_IO_COMP_1
 *
 * @BRIEF        LPDDR2 IO N and P Compensation Bits (North and South) 
 *               Access conditions. Read: unrestricted, Write: unrestricted 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__STD_FUSE_LPDDR2_IO_COMP_1     0x3CCul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__STD_FUSE_LPDDR2_IO_COMP_2
 *
 * @BRIEF        LPDDR2 IO N and P Compensation Bits (East and West) 
 *               Access conditions. Read: unrestricted, Write: unrestricted 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__STD_FUSE_LPDDR2_IO_COMP_2     0x3D0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__STD_FUSE_SMART2_IO_COMP
 *
 * @BRIEF        Smart2 IO N and P Compensation bits 
 *               Access conditions. Read: unrestricted, Write: unrestricted 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__STD_FUSE_SMART2_IO_COMP       0x3D4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__HW_DBG_MUX_CTRL
 *
 * @BRIEF        Monica Hardware and Debug Mux Control 
 *               Access conditions. Read: unrestricted, Write: unrestricted 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__HW_DBG_MUX_CTRL               0x3D8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__STD_FUSE_XHPI
 *
 * @BRIEF        XHPI2 Fuse Control Signals 
 *               Access conditions. Read: unrestricted, Write: unrestricted 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__STD_FUSE_XHPI                 0x3DCul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__DEBUG_PLL_SEL
 *
 * @BRIEF        DPLL Software Debug Selection 
 *               Access conditions. Read: unrestricted, Write: unrestricted 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__DEBUG_PLL_SEL                 0x3E0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__DEBUG_PLL_REG1
 *
 * @BRIEF        DPLL Software Debug Register1 
 *               Access conditions. Read: unrestricted, Write: unrestricted 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__DEBUG_PLL_REG1                0x3E4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__DEBUG_PLL_REG2
 *
 * @BRIEF        DPLL Software Debug Register2 
 *               Access conditions. Read: unrestricted, Write: unrestricted 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__DEBUG_PLL_REG2                0x3E8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__DSS_DSI1_TE
 *
 * @BRIEF        DSS Tearing effect control 
 *               Access conditions. Read: unrestricted, Write: unrestricted 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__DSS_DSI1_TE                   0x3ECul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__OCPREG_SPARE
 *
 * @BRIEF        OCP Spare Register 
 *               Access conditions. Read: unrestricted, Write: unrestricted 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__OCPREG_SPARE                  0x3FCul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0
 *
 * @BRIEF        System DMA requests view channel 0 
 *               Access conditions. Read: unrestricted, Write: unrestricted 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0            0x42Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1
 *
 * @BRIEF        System DMA requests view channel 1 
 *               Access conditions. Read: unrestricted, Write: unrestricted 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1            0x430ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2
 *
 * @BRIEF        System DMA requests view channel 2 
 *               Access conditions. Read: unrestricted, Write: unrestricted 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2            0x434ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3
 *
 * @BRIEF        System DMA requests view channel 3 
 *               Access conditions. Read: unrestricted, Write: unrestricted 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3            0x438ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_CLK_SEL0
 *
 * @BRIEF        clk view channel 0 
 *               Access conditions. Read: unrestricted, Write: unrestricted 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_CLK_SEL0                 0x440ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_CLK_SEL1
 *
 * @BRIEF        clk view channel 1 
 *               Access conditions. Read: unrestricted, Write: unrestricted 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_CLK_SEL1                 0x444ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_CLK_SEL2
 *
 * @BRIEF        clk view channel 2 
 *               Access conditions. Read: unrestricted, Write: unrestricted 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_CLK_SEL2                 0x448ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DPLL_FREQLOCK_SEL
 *
 * @BRIEF        dpll_freqlock view 
 *               Access conditions. Read: unrestricted, Write: unrestricted 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DPLL_FREQLOCK_SEL        0x44Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DPLL_TINITZ_SEL
 *
 * @BRIEF        dpll_tinitz view 
 *               Access conditions. Read: unrestricted, Write: unrestricted 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DPLL_TINITZ_SEL          0x450ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DPLL_PHASELOCK_SEL
 *
 * @BRIEF        dpll_phaselock view 
 *               Access conditions. Read: unrestricted, Write: unrestricted 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DPLL_PHASELOCK_SEL       0x454ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DPLL_RWRCK_SEL
 *
 * @BRIEF        dpll_rwrck view 
 *               Access conditions. Read: unrestricted, Write: unrestricted 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DPLL_RWRCK_SEL           0x458ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DPLL_TENABLE_SEL
 *
 * @BRIEF        dpll_tenable view 
 *               Access conditions. Read: unrestricted, Write: unrestricted 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DPLL_TENABLE_SEL         0x45Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DPLL_TENABLEDIV_SEL
 *
 * @BRIEF        dpll_tenablediv view 
 *               Access conditions. Read: unrestricted, Write: unrestricted 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DPLL_TENABLEDIV_SEL      0x460ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DPLL_BYPASSACK_SEL
 *
 * @BRIEF        dpll_bypassack view 
 *               Access conditions. Read: unrestricted, Write: unrestricted 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DPLL_BYPASSACK_SEL       0x464ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DPLL_IDLE_SEL
 *
 * @BRIEF        dpll_idle view 
 *               Access conditions. Read: unrestricted, Write: unrestricted 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DPLL_IDLE_SEL            0x468ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_0
 *
 * @BRIEF        Select mode for debug port 
 *               Access conditions. Read: unrestricted, Write: unrestricted 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_0          0x480ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_1
 *
 * @BRIEF        Select mode for debug port 
 *               Access conditions. Read: unrestricted, Write: unrestricted 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_1          0x484ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_2
 *
 * @BRIEF        Select mode for debug port 
 *               Access conditions. Read: unrestricted, Write: unrestricted 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_2          0x488ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_3
 *
 * @BRIEF        Select mode for debug port 
 *               Access conditions. Read: unrestricted, Write: unrestricted 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_3          0x48Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_4
 *
 * @BRIEF        Select mode for debug port 
 *               Access conditions. Read: unrestricted, Write: unrestricted 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_4          0x490ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_5
 *
 * @BRIEF        Select mode for debug port 
 *               Access conditions. Read: unrestricted, Write: unrestricted 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_5          0x494ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_6
 *
 * @BRIEF        Select mode for debug port 
 *               Access conditions. Read: unrestricted, Write: unrestricted 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_6          0x498ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_7
 *
 * @BRIEF        Select mode for debug port 
 *               Access conditions. Read: unrestricted, Write: unrestricted 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_7          0x49Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_8
 *
 * @BRIEF        Select mode for debug port 
 *               Access conditions. Read: unrestricted, Write: unrestricted 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_8          0x4A0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_9
 *
 * @BRIEF        Select mode for debug port 
 *               Access conditions. Read: unrestricted, Write: unrestricted 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_9          0x4A4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_10
 *
 * @BRIEF        Select mode for debug port 
 *               Access conditions. Read: unrestricted, Write: unrestricted 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_10         0x4A8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_11
 *
 * @BRIEF        Select mode for debug port 
 *               Access conditions. Read: unrestricted, Write: unrestricted 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_11         0x4ACul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_12
 *
 * @BRIEF        Select mode for debug port 
 *               Access conditions. Read: unrestricted, Write: unrestricted 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_12         0x4B0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_13
 *
 * @BRIEF        Select mode for debug port 
 *               Access conditions. Read: unrestricted, Write: unrestricted 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_13         0x4B4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_14
 *
 * @BRIEF        Select mode for debug port 
 *               Access conditions. Read: unrestricted, Write: unrestricted 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_14         0x4B8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_15
 *
 * @BRIEF        Select mode for debug port 
 *               Access conditions. Read: unrestricted, Write: unrestricted 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_15         0x4BCul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_16
 *
 * @BRIEF        Select mode for debug port 
 *               Access conditions. Read: unrestricted, Write: unrestricted 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_16         0x4C0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_17
 *
 * @BRIEF        Select mode for debug port 
 *               Access conditions. Read: unrestricted, Write: unrestricted 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_17         0x4C4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_18
 *
 * @BRIEF        Select mode for debug port 
 *               Access conditions. Read: unrestricted, Write: unrestricted 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_18         0x4C8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_19
 *
 * @BRIEF        Select mode for debug port 
 *               Access conditions. Read: unrestricted, Write: unrestricted 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_19         0x4CCul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_20
 *
 * @BRIEF        Select mode for debug port 
 *               Access conditions. Read: unrestricted, Write: unrestricted 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_20         0x4D0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_21
 *
 * @BRIEF        Select mode for debug port 
 *               Access conditions. Read: unrestricted, Write: unrestricted 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_21         0x4D4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_22
 *
 * @BRIEF        Select mode for debug port 
 *               Access conditions. Read: unrestricted, Write: unrestricted 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_22         0x4D8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_23
 *
 * @BRIEF        Select mode for debug port 
 *               Access conditions. Read: unrestricted, Write: unrestricted 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_23         0x4DCul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_24
 *
 * @BRIEF        Select mode for debug port 
 *               Access conditions. Read: unrestricted, Write: unrestricted 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_24         0x4E0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_25
 *
 * @BRIEF        Select mode for debug port 
 *               Access conditions. Read: unrestricted, Write: unrestricted 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_25         0x4E4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_26
 *
 * @BRIEF        Select mode for debug port 
 *               Access conditions. Read: unrestricted, Write: unrestricted 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_26         0x4E8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_27
 *
 * @BRIEF        Select mode for debug port 
 *               Access conditions. Read: unrestricted, Write: unrestricted 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_27         0x4ECul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_28
 *
 * @BRIEF        Select mode for debug port 
 *               Access conditions. Read: unrestricted, Write: unrestricted 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_28         0x4F0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_29
 *
 * @BRIEF        Select mode for debug port 
 *               Access conditions. Read: unrestricted, Write: unrestricted 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_29         0x4F4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_30
 *
 * @BRIEF        Select mode for debug port 
 *               Access conditions. Read: unrestricted, Write: unrestricted 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_30         0x4F8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_31
 *
 * @BRIEF        Select mode for debug port 
 *               Access conditions. Read: unrestricted, Write: unrestricted 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_31         0x4FCul

    /* 
     * List of register bitfields for component ATTILA_CONTROL_CORE
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__IP_REVISION__IP_REV_SCHEME   
 *
 * @BRIEF        Used to distinguish between old scheme and current. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__IP_REVISION__IP_REV_SCHEME BITFIELD(31, 30)
#define ATTILA_CONTROL_CORE__IP_REVISION__IP_REV_SCHEME__POS 30

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__IP_REVISION__IP_REV_FUNC   
 *
 * @BRIEF        Function indicates a software compatible module family. 
 *               If there is no level of software compatibility a new Func 
 *               number (and hence REVISION) should be assigned. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__IP_REVISION__IP_REV_FUNC BITFIELD(27, 16)
#define ATTILA_CONTROL_CORE__IP_REVISION__IP_REV_FUNC__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__IP_REVISION__IP_REV_RTL   
 *
 * @BRIEF        RTL Version (R), maintained by IP design owner. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__IP_REVISION__IP_REV_RTL  BITFIELD(15, 11)
#define ATTILA_CONTROL_CORE__IP_REVISION__IP_REV_RTL__POS 11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__IP_REVISION__IP_REV_MAJOR   
 *
 * @BRIEF        Major Revision (X), maintained by IP specification owner.  - 
 *               (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__IP_REVISION__IP_REV_MAJOR BITFIELD(10, 8)
#define ATTILA_CONTROL_CORE__IP_REVISION__IP_REV_MAJOR__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__IP_REVISION__IP_REV_CUSTOM   
 *
 * @BRIEF        Indicates a special version for a particular device. 
 *               Consequence of use may avoid use of standard Chip Support 
 *               Library (CSL) / Drivers 
 *               0x0: Non custom (standard) revision  - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__IP_REVISION__IP_REV_CUSTOM BITFIELD(7, 6)
#define ATTILA_CONTROL_CORE__IP_REVISION__IP_REV_CUSTOM__POS 6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__IP_REVISION__IP_REV_MINOR   
 *
 * @BRIEF        Minor Revision (Y), maintained by IP specification owner.  - 
 *               (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__IP_REVISION__IP_REV_MINOR BITFIELD(5, 0)
#define ATTILA_CONTROL_CORE__IP_REVISION__IP_REV_MINOR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__IP_HWINFO__IP_HWINFO   
 *
 * @BRIEF        IP-module dependent - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__IP_HWINFO__IP_HWINFO     BITFIELD(31, 0)
#define ATTILA_CONTROL_CORE__IP_HWINFO__IP_HWINFO__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__IP_SYSCONFIG__IP_SYSCONFIG_IDLEMODE   
 *
 * @BRIEF        Configuration of the local target state management mode. By 
 *               definition target can handle read/write transaction as long 
 *               as it is out of IDLE state. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__IP_SYSCONFIG__IP_SYSCONFIG_IDLEMODE BITFIELD(3, 2)
#define ATTILA_CONTROL_CORE__IP_SYSCONFIG__IP_SYSCONFIG_IDLEMODE__POS 2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__EMIF1_SDRAM_CONFIG_REG__EMIF1_SDRAM_TYPE   
 *
 * @BRIEF        SDRAM Type selection. Set to 0 for DDR1 - set to 1 for 
 *               LPDDR1 - set to 2 for DDR2 - set to 3 for DDR3 - and set to 
 *               4 for LPDDR2. All other values are reserved. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__EMIF1_SDRAM_CONFIG_REG__EMIF1_SDRAM_TYPE BITFIELD(31, 29)
#define ATTILA_CONTROL_CORE__EMIF1_SDRAM_CONFIG_REG__EMIF1_SDRAM_TYPE__POS 29

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__EMIF1_SDRAM_CONFIG_REG__EMIF1_SDRAM_IBANK_POS   
 *
 * @BRIEF        Internal bank position. Set to 0 to assign internal bank 
 *               address bits from OCP address as shown in Table 4 5 and 6. 
 *               Set to 1 2 or 3 to assign internal bank address bits from 
 *               OCP address as shown in Table 7 8 or 9 respectively. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__EMIF1_SDRAM_CONFIG_REG__EMIF1_SDRAM_IBANK_POS BITFIELD(28, 27)
#define ATTILA_CONTROL_CORE__EMIF1_SDRAM_CONFIG_REG__EMIF1_SDRAM_IBANK_POS__POS 27

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__EMIF1_SDRAM_CONFIG_REG__EMIF1_SDRAM_DDR_TERM   
 *
 * @BRIEF        DDR2 and DDR3 termination resistor value. Set to 0 to 
 *               disable termination. For DDR2 set to 1 for 75 ohm - set to 2 
 *               for 150 ohm and set to 3 for 50 ohm. For DDR3 - set to 1 for 
 *               RZQ/4 - set to 2 for RZQ/2 - set to 3 for RZQ/6 - set to 4 
 *               for RZQ/12 and set to 5 for RZQ/8. All other values are 
 *               reserved. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__EMIF1_SDRAM_CONFIG_REG__EMIF1_SDRAM_DDR_TERM BITFIELD(26, 24)
#define ATTILA_CONTROL_CORE__EMIF1_SDRAM_CONFIG_REG__EMIF1_SDRAM_DDR_TERM__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__EMIF1_SDRAM_CONFIG_REG__EMIF1_SDRAM_DDR2_DDQS   
 *
 * @BRIEF        DDR2 differential DQS enable. Set to 0 for single ended DQS. 
 *               Set to 1 for differential DQS. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__EMIF1_SDRAM_CONFIG_REG__EMIF1_SDRAM_DDR2_DDQS BITFIELD(23, 23)
#define ATTILA_CONTROL_CORE__EMIF1_SDRAM_CONFIG_REG__EMIF1_SDRAM_DDR2_DDQS__POS 23

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__EMIF1_SDRAM_CONFIG_REG__EMIF1_SDRAM_DYN_ODT   
 *
 * @BRIEF        DDR3 Dynamic ODT. Set to 0 to turn off dynamic ODT. Set to 1 
 *               for RZQ/4 and set to 2 for RZQ/2. All other values are 
 *               reserved. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__EMIF1_SDRAM_CONFIG_REG__EMIF1_SDRAM_DYN_ODT BITFIELD(22, 21)
#define ATTILA_CONTROL_CORE__EMIF1_SDRAM_CONFIG_REG__EMIF1_SDRAM_DYN_ODT__POS 21

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__EMIF1_SDRAM_CONFIG_REG__EMIF1_SDRAM_DDR_DISABLE_DLL   
 *
 * @BRIEF        Disable DLL select. Set to 1 to disable DLL inside SDRAM. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__EMIF1_SDRAM_CONFIG_REG__EMIF1_SDRAM_DDR_DISABLE_DLL BITFIELD(20, 20)
#define ATTILA_CONTROL_CORE__EMIF1_SDRAM_CONFIG_REG__EMIF1_SDRAM_DDR_DISABLE_DLL__POS 20

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__EMIF1_SDRAM_CONFIG_REG__EMIF1_SDRAM_DRIVE   
 *
 * @BRIEF        SDRAM drive strength. For DDR1/DDR2 - set to 0 for normal - 
 *               and set to 1 for weak drive strength. For DDR3 - set to 0 
 *               for RZQ/6 and set to 1 for RZQ/7. For LPDDR1 - set to 0 for 
 *               full - set to 1 for 1/2 - set to 2 for 1/4 - and set to 3 
 *               for 1/8 drive strength. All other values are reserved. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__EMIF1_SDRAM_CONFIG_REG__EMIF1_SDRAM_DRIVE BITFIELD(19, 18)
#define ATTILA_CONTROL_CORE__EMIF1_SDRAM_CONFIG_REG__EMIF1_SDRAM_DRIVE__POS 18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__EMIF1_SDRAM_CONFIG_REG__EMIF1_SDRAM_CWL   
 *
 * @BRIEF        DDR3 CAS Write latency. Value of 0 - 1 - 2 - and 3 (CAS 
 *               write latency of 5 - 6 - 7 - and 8) are supported. Use the 
 *               lowest value supported for best performance. All other 
 *               values are reserved. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__EMIF1_SDRAM_CONFIG_REG__EMIF1_SDRAM_CWL BITFIELD(17, 16)
#define ATTILA_CONTROL_CORE__EMIF1_SDRAM_CONFIG_REG__EMIF1_SDRAM_CWL__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__EMIF1_SDRAM_CONFIG_REG__EMIF1_SDRAM_NARROW_MODE   
 *
 * @BRIEF        SDRAM data bus width. Set to 0 for 64-bit - set to 1 for 
 *               32-bit - and set to 2 for 16-bit. All other values are 
 *               reserved. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__EMIF1_SDRAM_CONFIG_REG__EMIF1_SDRAM_NARROW_MODE BITFIELD(15, 14)
#define ATTILA_CONTROL_CORE__EMIF1_SDRAM_CONFIG_REG__EMIF1_SDRAM_NARROW_MODE__POS 14

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__EMIF1_SDRAM_CONFIG_REG__EMIF1_SDRAM_CL   
 *
 * @BRIEF        CAS Latency. The value of this field defines the CAS latency 
 *               to be used when accessing connected SDRAM devices. Value of 
 *               2 - 3 - 5 - and 6 (CAS latency of 2 - 3 - 1.5 - and 2.5) are 
 *               supported for DDR1. Value of 2 - 3 - 4 - and 5 (CAS latency 
 *               of 2 - 3 - 4 - and 5) are supported for DDR2. Value of 2 - 4 
 *               - 6 - 8 - 10 - 12 - and 14 (CAS latency of 5 - 6 - 7 - 8 - 9 
 *               - 10 - and 11) are supported for DDR3. Value of 2 and 3 (CAS 
 *               latency of 2 and 3) are supported for LPDDR1. Value of 1 - 2 
 *               - 3 - 4 - 5 - and 6 (CAS latency of 3 - 4 - 5 - 6 - 7 - and 
 *               8) are supported for LPDDR2-SDRAM. All other values are 
 *               reserved. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__EMIF1_SDRAM_CONFIG_REG__EMIF1_SDRAM_CL BITFIELD(13, 10)
#define ATTILA_CONTROL_CORE__EMIF1_SDRAM_CONFIG_REG__EMIF1_SDRAM_CL__POS 10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__EMIF1_SDRAM_CONFIG_REG__EMIF1_SDRAM_ROWSIZE   
 *
 * @BRIEF        Row Size. Defines the number of row address bits of 
 *               connected SDRAM devices. Set to 0 for 9 row bits - set to 1 
 *               for 10 row bits - set to 2 for 11 row bits - set to 3 for 12 
 *               row bits - set to 4 for 13 row bits - set to 5 for 14 row 
 *               bits - set to 6 for 15 row bits - and set to 7 for 16 row 
 *               bits. This field is only used when ibank_pos field in SDRAM 
 *               Config register is set to 1 - 2 - or 3. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__EMIF1_SDRAM_CONFIG_REG__EMIF1_SDRAM_ROWSIZE BITFIELD(9, 7)
#define ATTILA_CONTROL_CORE__EMIF1_SDRAM_CONFIG_REG__EMIF1_SDRAM_ROWSIZE__POS 7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__EMIF1_SDRAM_CONFIG_REG__EMIF1_SDRAM_IBANK   
 *
 * @BRIEF        Internal Bank setup. Defines number of banks inside 
 *               connected SDRAM devices. Set to 0 for 1 bank - set to 1 for 
 *               2 banks - set to 2 for 4 banks - and set to 3 for 8 banks. 
 *               All other values are reserved. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__EMIF1_SDRAM_CONFIG_REG__EMIF1_SDRAM_IBANK BITFIELD(6, 4)
#define ATTILA_CONTROL_CORE__EMIF1_SDRAM_CONFIG_REG__EMIF1_SDRAM_IBANK__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__EMIF1_SDRAM_CONFIG_REG__EMIF1_SDRAM_EBANK   
 *
 * @BRIEF        External chip select setup. Defines whether SDRAM accesses 
 *               will use 1 or 2 chip select lines. Set to 0 to use 
 *               pad_cs_o_n[0] only. Set to 1 to use pad_cs_o_n[1:0]. This 
 *               bit will automaticlly be set to 0 if either cs0nvmen or 
 *               cs1nvmen fields in the LPDDR2-NVM are set to 1. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__EMIF1_SDRAM_CONFIG_REG__EMIF1_SDRAM_EBANK BITFIELD(3, 3)
#define ATTILA_CONTROL_CORE__EMIF1_SDRAM_CONFIG_REG__EMIF1_SDRAM_EBANK__POS 3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__EMIF1_SDRAM_CONFIG_REG__EMIF1_SDRAM_PAGESIZE   
 *
 * @BRIEF        Page Size. Defines the internal page size of connected SDRAM 
 *               devices. Set to 0 for 256-word page (8 column bits) - set to 
 *               1 for 512-word page (9 column bits) - set to 2 for 1024-word 
 *               page (10 column bits) - and set to 3 for 2048-word page (11 
 *               column bits). All other values are reserved. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__EMIF1_SDRAM_CONFIG_REG__EMIF1_SDRAM_PAGESIZE BITFIELD(2, 0)
#define ATTILA_CONTROL_CORE__EMIF1_SDRAM_CONFIG_REG__EMIF1_SDRAM_PAGESIZE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__EMIF1_SDRAM_CONFIG2_REG__EMIF1_SDRAM_CS1NVMEN   
 *
 * @BRIEF        CS1 LPDDR2-NVM enable. Set to 1 if LPDDR2-NVM is connected 
 *               to CS1. This bit will automatically be set to 0 if 
 *               sdram_type field in the SDRAM Config register is not set to 
 *               LPDDR2. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__EMIF1_SDRAM_CONFIG2_REG__EMIF1_SDRAM_CS1NVMEN BITFIELD(30, 30)
#define ATTILA_CONTROL_CORE__EMIF1_SDRAM_CONFIG2_REG__EMIF1_SDRAM_CS1NVMEN__POS 30

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__EMIF1_SDRAM_CONFIG2_REG__EMIF1_SDRAM_EBANK_POS   
 *
 * @BRIEF        External bank position. Set to 0 to assign external bank 
 *               address bits from OCP address. Set to 1 to assign external 
 *               bank address bits to the most significant bit of the OCP 
 *               address. This field is not implemented in the design and is 
 *               resertved fiel for the future use. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__EMIF1_SDRAM_CONFIG2_REG__EMIF1_SDRAM_EBANK_POS BITFIELD(27, 27)
#define ATTILA_CONTROL_CORE__EMIF1_SDRAM_CONFIG2_REG__EMIF1_SDRAM_EBANK_POS__POS 27

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__EMIF1_SDRAM_CONFIG2_REG__EMIF1_SDRAM_RDBNUM   
 *
 * @BRIEF        Row Buffer setup. Defines number of row buffers inside 
 *               connected LPDDR2-NVM devices. Set to 0 for 1 row buffer - 
 *               set to 1 for 2 row buffers - set to 2 for 4 row buffers - 
 *               and set to 3 for 8 row buffers. All other values are 
 *               reserved. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__EMIF1_SDRAM_CONFIG2_REG__EMIF1_SDRAM_RDBNUM BITFIELD(5, 4)
#define ATTILA_CONTROL_CORE__EMIF1_SDRAM_CONFIG2_REG__EMIF1_SDRAM_RDBNUM__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__EMIF1_SDRAM_CONFIG2_REG__EMIF1_SDRAM_RDBSIZE   
 *
 * @BRIEF        Row Data Buffer Size. Defines the row data buffer size of 
 *               connected LPDDR2-NVM devices. Set to 0 for 32 bytes - set to 
 *               1 for 64 bytes - set to 2 for 128 bytes - set to 3 for 256 
 *               bytes - set to 4 for 512 bytes - set to 5 for 1024 bytes - 
 *               set to 6 for 2048 bytes - and set to 7 for 4096 bytes. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__EMIF1_SDRAM_CONFIG2_REG__EMIF1_SDRAM_RDBSIZE BITFIELD(2, 0)
#define ATTILA_CONTROL_CORE__EMIF1_SDRAM_CONFIG2_REG__EMIF1_SDRAM_RDBSIZE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__DPLL_CLK_TRIMMING__DPLL_CLK_TRIMMING   
 *
 * @BRIEF        Controls DPLLs control59 input pin (to use with 
 *               STD_FUSE_DPLL_CLK_TRIMMING_DISABLE). - (WO) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__DPLL_CLK_TRIMMING__DPLL_CLK_TRIMMING BITFIELD(31, 0)
#define ATTILA_CONTROL_CORE__DPLL_CLK_TRIMMING__DPLL_CLK_TRIMMING__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__STD_FUSE_DIE_ID_0__STD_FUSE_DIE_ID_0   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__STD_FUSE_DIE_ID_0__STD_FUSE_DIE_ID_0 BITFIELD(31, 0)
#define ATTILA_CONTROL_CORE__STD_FUSE_DIE_ID_0__STD_FUSE_DIE_ID_0__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__ID_CODE__STD_FUSE_IDCODE   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__ID_CODE__STD_FUSE_IDCODE BITFIELD(31, 0)
#define ATTILA_CONTROL_CORE__ID_CODE__STD_FUSE_IDCODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__STD_FUSE_DIE_ID_1__STD_FUSE_DIE_ID_1   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__STD_FUSE_DIE_ID_1__STD_FUSE_DIE_ID_1 BITFIELD(31, 0)
#define ATTILA_CONTROL_CORE__STD_FUSE_DIE_ID_1__STD_FUSE_DIE_ID_1__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__STD_FUSE_DIE_ID_2__STD_FUSE_DIE_ID_2   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__STD_FUSE_DIE_ID_2__STD_FUSE_DIE_ID_2 BITFIELD(31, 0)
#define ATTILA_CONTROL_CORE__STD_FUSE_DIE_ID_2__STD_FUSE_DIE_ID_2__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__STD_FUSE_DIE_ID_3__STD_FUSE_DIE_ID_3   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__STD_FUSE_DIE_ID_3__STD_FUSE_DIE_ID_3 BITFIELD(31, 0)
#define ATTILA_CONTROL_CORE__STD_FUSE_DIE_ID_3__STD_FUSE_DIE_ID_3__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__STD_FUSE_PROD_ID_0__STD_FUSE_PROD_ID_0   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__STD_FUSE_PROD_ID_0__STD_FUSE_PROD_ID_0 BITFIELD(31, 0)
#define ATTILA_CONTROL_CORE__STD_FUSE_PROD_ID_0__STD_FUSE_PROD_ID_0__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__STD_FUSE_PROD_ID_1__STD_FUSE_PROD_ID_1   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__STD_FUSE_PROD_ID_1__STD_FUSE_PROD_ID_1 BITFIELD(31, 0)
#define ATTILA_CONTROL_CORE__STD_FUSE_PROD_ID_1__STD_FUSE_PROD_ID_1__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__STD_FUSE_CONF__STD_FUSE_CONF_SPARE   
 *
 * @BRIEF        Spare bits - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__STD_FUSE_CONF__STD_FUSE_CONF_SPARE BITFIELD(31, 16)
#define ATTILA_CONTROL_CORE__STD_FUSE_CONF__STD_FUSE_CONF_SPARE__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__STD_FUSE_CONF__STD_FUSE_DPLL_CLK_TRIMMING_DISABLE   
 *
 * @BRIEF        Controls DPLLs control59 input pin - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__STD_FUSE_CONF__STD_FUSE_DPLL_CLK_TRIMMING_DISABLE BITFIELD(11, 11)
#define ATTILA_CONTROL_CORE__STD_FUSE_CONF__STD_FUSE_DPLL_CLK_TRIMMING_DISABLE__POS 11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__STD_FUSE_CONF__STD_FUSE_DSS_VENC_MVENAB   
 *
 * @BRIEF        Enables implementation specific features. Controls 
 *               DSS_VENC_MVENAB. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__STD_FUSE_CONF__STD_FUSE_DSS_VENC_MVENAB BITFIELD(9, 9)
#define ATTILA_CONTROL_CORE__STD_FUSE_CONF__STD_FUSE_DSS_VENC_MVENAB__POS 9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__STD_FUSE_CONF__STD_FUSE_ISS_EFUSE1_EN   
 *
 * @BRIEF        Enables implementation specific features. Controls 
 *               ISS.EFUSE1_EN. Sets to 1 for OMAP4430 and Monica. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__STD_FUSE_CONF__STD_FUSE_ISS_EFUSE1_EN BITFIELD(8, 8)
#define ATTILA_CONTROL_CORE__STD_FUSE_CONF__STD_FUSE_ISS_EFUSE1_EN__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__STD_FUSE_CONF__STD_FUSE_ISS_EFUSE2_EN   
 *
 * @BRIEF        Enables implementation specific features. Controls 
 *               ISS.EFUSE2_EN. Sets to 0 for OMAP4430 and Monica. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__STD_FUSE_CONF__STD_FUSE_ISS_EFUSE2_EN BITFIELD(7, 7)
#define ATTILA_CONTROL_CORE__STD_FUSE_CONF__STD_FUSE_ISS_EFUSE2_EN__POS 7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__STD_FUSE_CONF__STD_FUSE_ISS_EFUSE3_EN   
 *
 * @BRIEF        Enables implementation specific features. Controls 
 *               ISS.EFUSE3_EN. Sets to 0 for OMAP4430 and Monica. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__STD_FUSE_CONF__STD_FUSE_ISS_EFUSE3_EN BITFIELD(6, 6)
#define ATTILA_CONTROL_CORE__STD_FUSE_CONF__STD_FUSE_ISS_EFUSE3_EN__POS 6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__STD_FUSE_CONF__STD_FUSE_ISS_EFUSE4_EN   
 *
 * @BRIEF        Enables implementation specific features. Controls 
 *               ISS.EFUSE4_EN. Sets to 0 for OMAP4430 and Monica. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__STD_FUSE_CONF__STD_FUSE_ISS_EFUSE4_EN BITFIELD(5, 5)
#define ATTILA_CONTROL_CORE__STD_FUSE_CONF__STD_FUSE_ISS_EFUSE4_EN__POS 5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__STD_FUSE_CONF__BSC_ACCESS_PROTECT   
 *
 * @BRIEF        reserved for bsc_access protect - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__STD_FUSE_CONF__BSC_ACCESS_PROTECT BITFIELD(1, 1)
#define ATTILA_CONTROL_CORE__STD_FUSE_CONF__BSC_ACCESS_PROTECT__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__STD_FUSE_DFT_MEM_RW__STD_FUSE_DFT_MEM_RW   
 *
 * @BRIEF        Copy of dft_mem_rw efuse bits. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__STD_FUSE_DFT_MEM_RW__STD_FUSE_DFT_MEM_RW BITFIELD(31, 0)
#define ATTILA_CONTROL_CORE__STD_FUSE_DFT_MEM_RW__STD_FUSE_DFT_MEM_RW__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__STD_FUSE_OPP_VDD_WKUP__STD_FUSE_OPP_VDD_WKUP   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__STD_FUSE_OPP_VDD_WKUP__STD_FUSE_OPP_VDD_WKUP BITFIELD(31, 0)
#define ATTILA_CONTROL_CORE__STD_FUSE_OPP_VDD_WKUP__STD_FUSE_OPP_VDD_WKUP__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__STD_FUSE_OPP_VDD_IVA_0__STD_FUSE_OPP_VDD_IVA_0   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__STD_FUSE_OPP_VDD_IVA_0__STD_FUSE_OPP_VDD_IVA_0 BITFIELD(31, 0)
#define ATTILA_CONTROL_CORE__STD_FUSE_OPP_VDD_IVA_0__STD_FUSE_OPP_VDD_IVA_0__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__STD_FUSE_OPP_VDD_IVA_1__STD_FUSE_OPP_VDD_IVA_1   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__STD_FUSE_OPP_VDD_IVA_1__STD_FUSE_OPP_VDD_IVA_1 BITFIELD(31, 0)
#define ATTILA_CONTROL_CORE__STD_FUSE_OPP_VDD_IVA_1__STD_FUSE_OPP_VDD_IVA_1__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__STD_FUSE_OPP_VDD_IVA_2__STD_FUSE_OPP_VDD_IVA_2   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__STD_FUSE_OPP_VDD_IVA_2__STD_FUSE_OPP_VDD_IVA_2 BITFIELD(31, 0)
#define ATTILA_CONTROL_CORE__STD_FUSE_OPP_VDD_IVA_2__STD_FUSE_OPP_VDD_IVA_2__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__STD_FUSE_OPP_VDD_IVA_3__STD_FUSE_OPP_VDD_IVA_3   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__STD_FUSE_OPP_VDD_IVA_3__STD_FUSE_OPP_VDD_IVA_3 BITFIELD(31, 0)
#define ATTILA_CONTROL_CORE__STD_FUSE_OPP_VDD_IVA_3__STD_FUSE_OPP_VDD_IVA_3__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__STD_FUSE_OPP_VDD_IVA_4__STD_FUSE_OPP_VDD_IVA_4   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__STD_FUSE_OPP_VDD_IVA_4__STD_FUSE_OPP_VDD_IVA_4 BITFIELD(31, 0)
#define ATTILA_CONTROL_CORE__STD_FUSE_OPP_VDD_IVA_4__STD_FUSE_OPP_VDD_IVA_4__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__STD_FUSE_OPP_VDD_CORE_0__STD_FUSE_OPP_VDD_CORE_0   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__STD_FUSE_OPP_VDD_CORE_0__STD_FUSE_OPP_VDD_CORE_0 BITFIELD(31, 0)
#define ATTILA_CONTROL_CORE__STD_FUSE_OPP_VDD_CORE_0__STD_FUSE_OPP_VDD_CORE_0__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__STD_FUSE_OPP_VDD_CORE_1__STD_FUSE_OPP_VDD_CORE_1   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__STD_FUSE_OPP_VDD_CORE_1__STD_FUSE_OPP_VDD_CORE_1 BITFIELD(31, 0)
#define ATTILA_CONTROL_CORE__STD_FUSE_OPP_VDD_CORE_1__STD_FUSE_OPP_VDD_CORE_1__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__STD_FUSE_OPP_VDD_CORE_2__STD_FUSE_OPP_VDD_CORE_2   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__STD_FUSE_OPP_VDD_CORE_2__STD_FUSE_OPP_VDD_CORE_2 BITFIELD(31, 0)
#define ATTILA_CONTROL_CORE__STD_FUSE_OPP_VDD_CORE_2__STD_FUSE_OPP_VDD_CORE_2__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__STD_FUSE_OPP_BGAP__STD_FUSE_OPP_BGAP   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__STD_FUSE_OPP_BGAP__STD_FUSE_OPP_BGAP BITFIELD(31, 0)
#define ATTILA_CONTROL_CORE__STD_FUSE_OPP_BGAP__STD_FUSE_OPP_BGAP__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__STD_FUSE_OPP_DPLL_0__STD_FUSE_OPP_DPLL_0   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__STD_FUSE_OPP_DPLL_0__STD_FUSE_OPP_DPLL_0 BITFIELD(31, 0)
#define ATTILA_CONTROL_CORE__STD_FUSE_OPP_DPLL_0__STD_FUSE_OPP_DPLL_0__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__STD_FUSE_OPP_DPLL_1__STD_FUSE_OPP_DPLL_1   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__STD_FUSE_OPP_DPLL_1__STD_FUSE_OPP_DPLL_1 BITFIELD(31, 0)
#define ATTILA_CONTROL_CORE__STD_FUSE_OPP_DPLL_1__STD_FUSE_OPP_DPLL_1__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__STATUS__ATTILA_CONF   
 *
 * @BRIEF        Attila IP configuration - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__STATUS__ATTILA_CONF      BITFIELD(12, 11)
#define ATTILA_CONTROL_CORE__STATUS__ATTILA_CONF__POS 11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__STATUS__DEVICE_TYPE   
 *
 * @BRIEF        Device type captured at reset time 
 *               Device type value sampled at power-on reset. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__STATUS__DEVICE_TYPE      BITFIELD(10, 8)
#define ATTILA_CONTROL_CORE__STATUS__DEVICE_TYPE__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__STATUS__SYS_BOOT   
 *
 * @BRIEF        Sys.Boot pins state captured at reset time 
 *               Sys.Boot pin values sampled at power-on reset - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__STATUS__SYS_BOOT         BITFIELD(7, 0)
#define ATTILA_CONTROL_CORE__STATUS__SYS_BOOT__POS    0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__SEC_STATUS__GFX_RST_ACT_ST   
 *
 * @BRIEF        GFX Domain reset - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__SEC_STATUS__GFX_RST_ACT_ST BITFIELD(17, 17)
#define ATTILA_CONTROL_CORE__SEC_STATUS__GFX_RST_ACT_ST__POS 17

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__SEC_STATUS__ABE_RST_ACT_ST   
 *
 * @BRIEF        ABE Domain reset - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__SEC_STATUS__ABE_RST_ACT_ST BITFIELD(16, 16)
#define ATTILA_CONTROL_CORE__SEC_STATUS__ABE_RST_ACT_ST__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__SEC_STATUS__CPFROM_RST_ACT_ST   
 *
 * @BRIEF        CPFROM Domain reset - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__SEC_STATUS__CPFROM_RST_ACT_ST BITFIELD(15, 15)
#define ATTILA_CONTROL_CORE__SEC_STATUS__CPFROM_RST_ACT_ST__POS 15

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__SEC_STATUS__EMU_RST_ACT_ST   
 *
 * @BRIEF        EMULATION Domain reset - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__SEC_STATUS__EMU_RST_ACT_ST BITFIELD(14, 14)
#define ATTILA_CONTROL_CORE__SEC_STATUS__EMU_RST_ACT_ST__POS 14

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__SEC_STATUS__L4PER_RST_ACT_ST   
 *
 * @BRIEF        L4_PER Domain reset - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__SEC_STATUS__L4PER_RST_ACT_ST BITFIELD(13, 13)
#define ATTILA_CONTROL_CORE__SEC_STATUS__L4PER_RST_ACT_ST__POS 13

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__SEC_STATUS__L3INIT_RST_ACT_ST   
 *
 * @BRIEF        L3_INIT Domain reset - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__SEC_STATUS__L3INIT_RST_ACT_ST BITFIELD(12, 12)
#define ATTILA_CONTROL_CORE__SEC_STATUS__L3INIT_RST_ACT_ST__POS 12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__SEC_STATUS__CORE_RST_ACT_ST   
 *
 * @BRIEF        CORE Domain reset - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__SEC_STATUS__CORE_RST_ACT_ST BITFIELD(11, 11)
#define ATTILA_CONTROL_CORE__SEC_STATUS__CORE_RST_ACT_ST__POS 11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__SEC_STATUS__MODEM_RST_ACT_ST   
 *
 * @BRIEF        MODEM Domain reset - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__SEC_STATUS__MODEM_RST_ACT_ST BITFIELD(10, 10)
#define ATTILA_CONTROL_CORE__SEC_STATUS__MODEM_RST_ACT_ST__POS 10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__SEC_STATUS__IVAHD_RST_ACT_ST   
 *
 * @BRIEF        IVAHD Domain reset - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__SEC_STATUS__IVAHD_RST_ACT_ST BITFIELD(9, 9)
#define ATTILA_CONTROL_CORE__SEC_STATUS__IVAHD_RST_ACT_ST__POS 9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__SEC_STATUS__ISS_RST_ACT_ST   
 *
 * @BRIEF        ISS Domain reset - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__SEC_STATUS__ISS_RST_ACT_ST BITFIELD(8, 8)
#define ATTILA_CONTROL_CORE__SEC_STATUS__ISS_RST_ACT_ST__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__SEC_STATUS__DSS_RST_ACT_ST   
 *
 * @BRIEF        DSSDomain reset - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__SEC_STATUS__DSS_RST_ACT_ST BITFIELD(7, 7)
#define ATTILA_CONTROL_CORE__SEC_STATUS__DSS_RST_ACT_ST__POS 7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__SEC_STATUS__TESLA_RST_ACT_ST   
 *
 * @BRIEF        TESLA Domain reset - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__SEC_STATUS__TESLA_RST_ACT_ST BITFIELD(6, 6)
#define ATTILA_CONTROL_CORE__SEC_STATUS__TESLA_RST_ACT_ST__POS 6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__SEC_STATUS__MPU_RST_ACT_ST   
 *
 * @BRIEF        MPU Power Domain wake-up reset - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__SEC_STATUS__MPU_RST_ACT_ST BITFIELD(5, 5)
#define ATTILA_CONTROL_CORE__SEC_STATUS__MPU_RST_ACT_ST__POS 5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__SEC_STATUS__DEVICE_OFF_WKUP   
 *
 * @BRIEF        Device Wakeup from off mode - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__SEC_STATUS__DEVICE_OFF_WKUP BITFIELD(4, 4)
#define ATTILA_CONTROL_CORE__SEC_STATUS__DEVICE_OFF_WKUP__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__SEC_STATUS__SEC_VIOL_RST_ACT_ST   
 *
 * @BRIEF        SSM Security violation - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__SEC_STATUS__SEC_VIOL_RST_ACT_ST BITFIELD(3, 3)
#define ATTILA_CONTROL_CORE__SEC_STATUS__SEC_VIOL_RST_ACT_ST__POS 3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__SEC_STATUS__SEC_WD_RST_ACT_ST   
 *
 * @BRIEF        Previous reset Secure Watchdog Reset - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__SEC_STATUS__SEC_WD_RST_ACT_ST BITFIELD(2, 2)
#define ATTILA_CONTROL_CORE__SEC_STATUS__SEC_WD_RST_ACT_ST__POS 2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__SEC_STATUS__GLBL_WARM_RST_ACT_ST   
 *
 * @BRIEF        Previous reset Global Warm Reset - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__SEC_STATUS__GLBL_WARM_RST_ACT_ST BITFIELD(1, 1)
#define ATTILA_CONTROL_CORE__SEC_STATUS__GLBL_WARM_RST_ACT_ST__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__SEC_STATUS__POWERON_RST_ACT_ST   
 *
 * @BRIEF        Previous reset Global Cold Reset (device power on reset 
 *               (POR) sysResPqrOn, icePickPowerOn, dpll3SwRst) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__SEC_STATUS__POWERON_RST_ACT_ST BITFIELD(0, 0)
#define ATTILA_CONTROL_CORE__SEC_STATUS__POWERON_RST_ACT_ST__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__STD_FUSE_OPP_VDD_IVA_5__STD_FUSE_OPP_VDD_IVA_5   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__STD_FUSE_OPP_VDD_IVA_5__STD_FUSE_OPP_VDD_IVA_5 BITFIELD(31, 0)
#define ATTILA_CONTROL_CORE__STD_FUSE_OPP_VDD_IVA_5__STD_FUSE_OPP_VDD_IVA_5__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__DEV_CONF__DEV_CONF   
 *
 * @BRIEF        Spare bits for device configuration. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__DEV_CONF__DEV_CONF       BITFIELD(31, 1)
#define ATTILA_CONTROL_CORE__DEV_CONF__DEV_CONF__POS  1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__IVA3_BOOTADDR__IVA3_BOOT_LOAD_ADDR   
 *
 * @BRIEF        IVA3 boot loader physical address 
 *               This index addresses a 4kbytes page - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__IVA3_BOOTADDR__IVA3_BOOT_LOAD_ADDR BITFIELD(31, 10)
#define ATTILA_CONTROL_CORE__IVA3_BOOTADDR__IVA3_BOOT_LOAD_ADDR__POS 10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__IVA3_BOOTADDR__IVA3_BOOT_REV_ID   
 *
 * @BRIEF        IVA3 boot code revision ID - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__IVA3_BOOTADDR__IVA3_BOOT_REV_ID BITFIELD(9, 0)
#define ATTILA_CONTROL_CORE__IVA3_BOOTADDR__IVA3_BOOT_REV_ID__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__LDOVBB_IVA_VOLTAGE_CTRL__LDOVBBIVA_RBB_MUX_CTRL   
 *
 * @BRIEF        Override control of EFUSE Reverse Body Bias voltage value - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__LDOVBB_IVA_VOLTAGE_CTRL__LDOVBBIVA_RBB_MUX_CTRL BITFIELD(26, 26)
#define ATTILA_CONTROL_CORE__LDOVBB_IVA_VOLTAGE_CTRL__LDOVBBIVA_RBB_MUX_CTRL__POS 26

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__LDOVBB_IVA_VOLTAGE_CTRL__LDOVBBIVA_RBB_VSET_IN   
 *
 * @BRIEF        EFUSE Reverse Body Bias voltage value - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__LDOVBB_IVA_VOLTAGE_CTRL__LDOVBBIVA_RBB_VSET_IN BITFIELD(25, 21)
#define ATTILA_CONTROL_CORE__LDOVBB_IVA_VOLTAGE_CTRL__LDOVBBIVA_RBB_VSET_IN__POS 21

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__LDOVBB_IVA_VOLTAGE_CTRL__LDOVBBIVA_RBB_VSET_OUT   
 *
 * @BRIEF        Override value for Reverse Body Bias voltage - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__LDOVBB_IVA_VOLTAGE_CTRL__LDOVBBIVA_RBB_VSET_OUT BITFIELD(20, 16)
#define ATTILA_CONTROL_CORE__LDOVBB_IVA_VOLTAGE_CTRL__LDOVBBIVA_RBB_VSET_OUT__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__LDOVBB_IVA_VOLTAGE_CTRL__LDOVBBIVA_FBB_MUX_CTRL   
 *
 * @BRIEF        Override control of EFUSE Forward Body Bias voltage value - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__LDOVBB_IVA_VOLTAGE_CTRL__LDOVBBIVA_FBB_MUX_CTRL BITFIELD(10, 10)
#define ATTILA_CONTROL_CORE__LDOVBB_IVA_VOLTAGE_CTRL__LDOVBBIVA_FBB_MUX_CTRL__POS 10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__LDOVBB_IVA_VOLTAGE_CTRL__LDOVBBIVA_FBB_VSET_IN   
 *
 * @BRIEF        EFUSE Forward Body Bias voltage value - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__LDOVBB_IVA_VOLTAGE_CTRL__LDOVBBIVA_FBB_VSET_IN BITFIELD(9, 5)
#define ATTILA_CONTROL_CORE__LDOVBB_IVA_VOLTAGE_CTRL__LDOVBBIVA_FBB_VSET_IN__POS 5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__LDOVBB_IVA_VOLTAGE_CTRL__LDOVBBIVA_FBB_VSET_OUT   
 *
 * @BRIEF        Override value for Forward Body Bias voltage - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__LDOVBB_IVA_VOLTAGE_CTRL__LDOVBBIVA_FBB_VSET_OUT BITFIELD(4, 0)
#define ATTILA_CONTROL_CORE__LDOVBB_IVA_VOLTAGE_CTRL__LDOVBBIVA_FBB_VSET_OUT__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__LDOSRAM_IVA_VOLTAGE_CTRL__LDOSRAMIVA_RETMODE_MUX_CTRL   
 *
 * @BRIEF        Override control of EFUSE Retention Mode Voltage value - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__LDOSRAM_IVA_VOLTAGE_CTRL__LDOSRAMIVA_RETMODE_MUX_CTRL BITFIELD(26, 26)
#define ATTILA_CONTROL_CORE__LDOSRAM_IVA_VOLTAGE_CTRL__LDOSRAMIVA_RETMODE_MUX_CTRL__POS 26

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__LDOSRAM_IVA_VOLTAGE_CTRL__LDOSRAMIVA_RETMODE_VSET_IN   
 *
 * @BRIEF        EFUSE Retention Mode Voltage value (vset[9:5]) - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__LDOSRAM_IVA_VOLTAGE_CTRL__LDOSRAMIVA_RETMODE_VSET_IN BITFIELD(25, 21)
#define ATTILA_CONTROL_CORE__LDOSRAM_IVA_VOLTAGE_CTRL__LDOSRAMIVA_RETMODE_VSET_IN__POS 21

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__LDOSRAM_IVA_VOLTAGE_CTRL__LDOSRAMIVA_RETMODE_VSET_OUT   
 *
 * @BRIEF        Override value for Retention Mode Voltage - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__LDOSRAM_IVA_VOLTAGE_CTRL__LDOSRAMIVA_RETMODE_VSET_OUT BITFIELD(20, 16)
#define ATTILA_CONTROL_CORE__LDOSRAM_IVA_VOLTAGE_CTRL__LDOSRAMIVA_RETMODE_VSET_OUT__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__LDOSRAM_IVA_VOLTAGE_CTRL__LDOSRAMIVA_ACTMODE_MUX_CTRL   
 *
 * @BRIEF        Override control of EFUSE Active Mode Voltage value - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__LDOSRAM_IVA_VOLTAGE_CTRL__LDOSRAMIVA_ACTMODE_MUX_CTRL BITFIELD(10, 10)
#define ATTILA_CONTROL_CORE__LDOSRAM_IVA_VOLTAGE_CTRL__LDOSRAMIVA_ACTMODE_MUX_CTRL__POS 10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__LDOSRAM_IVA_VOLTAGE_CTRL__LDOSRAMIVA_ACTMODE_VSET_IN   
 *
 * @BRIEF        EFUSE Active Mode Voltage value (vset[4:0]) - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__LDOSRAM_IVA_VOLTAGE_CTRL__LDOSRAMIVA_ACTMODE_VSET_IN BITFIELD(9, 5)
#define ATTILA_CONTROL_CORE__LDOSRAM_IVA_VOLTAGE_CTRL__LDOSRAMIVA_ACTMODE_VSET_IN__POS 5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__LDOSRAM_IVA_VOLTAGE_CTRL__LDOSRAMIVA_ACTMODE_VSET_OUT   
 *
 * @BRIEF        Override value for Active Mode Voltage value - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__LDOSRAM_IVA_VOLTAGE_CTRL__LDOSRAMIVA_ACTMODE_VSET_OUT BITFIELD(4, 0)
#define ATTILA_CONTROL_CORE__LDOSRAM_IVA_VOLTAGE_CTRL__LDOSRAMIVA_ACTMODE_VSET_OUT__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__LDOSRAM_CORE_VOLTAGE_CTRL__LDOSRAMCORE_RETMODE_MUX_CTRL   
 *
 * @BRIEF        Override control of EFUSE Retention Mode Voltage value - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__LDOSRAM_CORE_VOLTAGE_CTRL__LDOSRAMCORE_RETMODE_MUX_CTRL BITFIELD(26, 26)
#define ATTILA_CONTROL_CORE__LDOSRAM_CORE_VOLTAGE_CTRL__LDOSRAMCORE_RETMODE_MUX_CTRL__POS 26

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__LDOSRAM_CORE_VOLTAGE_CTRL__LDOSRAMCORE_RETMODE_VSET_IN   
 *
 * @BRIEF        EFUSE Retention Mode Voltage value (vset[9:5]) - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__LDOSRAM_CORE_VOLTAGE_CTRL__LDOSRAMCORE_RETMODE_VSET_IN BITFIELD(25, 21)
#define ATTILA_CONTROL_CORE__LDOSRAM_CORE_VOLTAGE_CTRL__LDOSRAMCORE_RETMODE_VSET_IN__POS 21

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__LDOSRAM_CORE_VOLTAGE_CTRL__LDOSRAMCORE_RETMODE_VSET_OUT   
 *
 * @BRIEF        Override value for Retention Mode Voltage - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__LDOSRAM_CORE_VOLTAGE_CTRL__LDOSRAMCORE_RETMODE_VSET_OUT BITFIELD(20, 16)
#define ATTILA_CONTROL_CORE__LDOSRAM_CORE_VOLTAGE_CTRL__LDOSRAMCORE_RETMODE_VSET_OUT__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__LDOSRAM_CORE_VOLTAGE_CTRL__LDOSRAMCORE_ACTMODE_MUX_CTRL   
 *
 * @BRIEF        Override control of EFUSE Active Mode Voltage value - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__LDOSRAM_CORE_VOLTAGE_CTRL__LDOSRAMCORE_ACTMODE_MUX_CTRL BITFIELD(10, 10)
#define ATTILA_CONTROL_CORE__LDOSRAM_CORE_VOLTAGE_CTRL__LDOSRAMCORE_ACTMODE_MUX_CTRL__POS 10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__LDOSRAM_CORE_VOLTAGE_CTRL__LDOSRAMCORE_ACTMODE_VSET_IN   
 *
 * @BRIEF        EFUSE Active Mode Voltage value (vset[4:0]) - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__LDOSRAM_CORE_VOLTAGE_CTRL__LDOSRAMCORE_ACTMODE_VSET_IN BITFIELD(9, 5)
#define ATTILA_CONTROL_CORE__LDOSRAM_CORE_VOLTAGE_CTRL__LDOSRAMCORE_ACTMODE_VSET_IN__POS 5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__LDOSRAM_CORE_VOLTAGE_CTRL__LDOSRAMCORE_ACTMODE_VSET_OUT   
 *
 * @BRIEF        Override value for Active Mode Voltage value - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__LDOSRAM_CORE_VOLTAGE_CTRL__LDOSRAMCORE_ACTMODE_VSET_OUT BITFIELD(4, 0)
#define ATTILA_CONTROL_CORE__LDOSRAM_CORE_VOLTAGE_CTRL__LDOSRAMCORE_ACTMODE_VSET_OUT__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__TEMP_SENSOR__BGAP_TEMPSOFF   
 *
 * @BRIEF        Temperature sensor and thermal shutdown mode. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__TEMP_SENSOR__BGAP_TEMPSOFF BITFIELD(12, 12)
#define ATTILA_CONTROL_CORE__TEMP_SENSOR__BGAP_TEMPSOFF__POS 12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__TEMP_SENSOR__BGAP_TSHUT   
 *
 * @BRIEF        Thermal shutdown comparator output. It is low during normal 
 *               operation and goes high during a thermal shutdown event. - 
 *               (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__TEMP_SENSOR__BGAP_TSHUT  BITFIELD(11, 11)
#define ATTILA_CONTROL_CORE__TEMP_SENSOR__BGAP_TSHUT__POS 11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__TEMP_SENSOR__BGAP_TEMP_SENSOR_CONTCONV   
 *
 * @BRIEF        VDD level digital inputs. When high the ADC is in continuous 
 *               conversion mode. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__TEMP_SENSOR__BGAP_TEMP_SENSOR_CONTCONV BITFIELD(10, 10)
#define ATTILA_CONTROL_CORE__TEMP_SENSOR__BGAP_TEMP_SENSOR_CONTCONV__POS 10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__TEMP_SENSOR__BGAP_TEMP_SENSOR_SOC   
 *
 * @BRIEF        ADC Start of Conversion. A transition to high starts a new 
 *               ADC conversion cycle - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__TEMP_SENSOR__BGAP_TEMP_SENSOR_SOC BITFIELD(9, 9)
#define ATTILA_CONTROL_CORE__TEMP_SENSOR__BGAP_TEMP_SENSOR_SOC__POS 9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__TEMP_SENSOR__BGAP_TEMP_SENSOR_EOCZ   
 *
 * @BRIEF        ADC End of Conversion. Active low, when  CTRL_ TEMP(5:0) is 
 *               valid.  - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__TEMP_SENSOR__BGAP_TEMP_SENSOR_EOCZ BITFIELD(8, 8)
#define ATTILA_CONTROL_CORE__TEMP_SENSOR__BGAP_TEMP_SENSOR_EOCZ__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__TEMP_SENSOR__BGAP_TEMP_SENSOR_DTEMP   
 *
 * @BRIEF        Temperature data from the ADC. Valid if EOCZ is low. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__TEMP_SENSOR__BGAP_TEMP_SENSOR_DTEMP BITFIELD(7, 0)
#define ATTILA_CONTROL_CORE__TEMP_SENSOR__BGAP_TEMP_SENSOR_DTEMP__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__DPLL_NWELL_TRIM_0__DPLL_ABE_NWELL_TRIM_MUX_CTRL   
 *
 * @BRIEF        Software override selection over efuse values. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__DPLL_NWELL_TRIM_0__DPLL_ABE_NWELL_TRIM_MUX_CTRL BITFIELD(29, 29)
#define ATTILA_CONTROL_CORE__DPLL_NWELL_TRIM_0__DPLL_ABE_NWELL_TRIM_MUX_CTRL__POS 29

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__DPLL_NWELL_TRIM_0__DPLL_ABE_NWELL_TRIM   
 *
 * @BRIEF        Software override value. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__DPLL_NWELL_TRIM_0__DPLL_ABE_NWELL_TRIM BITFIELD(28, 24)
#define ATTILA_CONTROL_CORE__DPLL_NWELL_TRIM_0__DPLL_ABE_NWELL_TRIM__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__DPLL_NWELL_TRIM_0__DPLL_PER_NWELL_TRIM_MUX_CTRL   
 *
 * @BRIEF        Software override selection over efuse values. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__DPLL_NWELL_TRIM_0__DPLL_PER_NWELL_TRIM_MUX_CTRL BITFIELD(23, 23)
#define ATTILA_CONTROL_CORE__DPLL_NWELL_TRIM_0__DPLL_PER_NWELL_TRIM_MUX_CTRL__POS 23

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__DPLL_NWELL_TRIM_0__DPLL_PER_NWELL_TRIM   
 *
 * @BRIEF        Software override value. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__DPLL_NWELL_TRIM_0__DPLL_PER_NWELL_TRIM BITFIELD(22, 18)
#define ATTILA_CONTROL_CORE__DPLL_NWELL_TRIM_0__DPLL_PER_NWELL_TRIM__POS 18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__DPLL_NWELL_TRIM_0__DPLL_CORE_NWELL_TRIM_MUX_CTRL   
 *
 * @BRIEF        Software override selection over efuse values. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__DPLL_NWELL_TRIM_0__DPLL_CORE_NWELL_TRIM_MUX_CTRL BITFIELD(17, 17)
#define ATTILA_CONTROL_CORE__DPLL_NWELL_TRIM_0__DPLL_CORE_NWELL_TRIM_MUX_CTRL__POS 17

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__DPLL_NWELL_TRIM_0__DPLL_CORE_NWELL_TRIM   
 *
 * @BRIEF        Software override value. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__DPLL_NWELL_TRIM_0__DPLL_CORE_NWELL_TRIM BITFIELD(16, 12)
#define ATTILA_CONTROL_CORE__DPLL_NWELL_TRIM_0__DPLL_CORE_NWELL_TRIM__POS 12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__DPLL_NWELL_TRIM_0__DPLL_IVA_NWELL_TRIM_MUX_CTRL   
 *
 * @BRIEF        Software override selection over efuse values. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__DPLL_NWELL_TRIM_0__DPLL_IVA_NWELL_TRIM_MUX_CTRL BITFIELD(11, 11)
#define ATTILA_CONTROL_CORE__DPLL_NWELL_TRIM_0__DPLL_IVA_NWELL_TRIM_MUX_CTRL__POS 11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__DPLL_NWELL_TRIM_0__DPLL_IVA_NWELL_TRIM   
 *
 * @BRIEF        Software override value. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__DPLL_NWELL_TRIM_0__DPLL_IVA_NWELL_TRIM BITFIELD(10, 6)
#define ATTILA_CONTROL_CORE__DPLL_NWELL_TRIM_0__DPLL_IVA_NWELL_TRIM__POS 6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__DPLL_NWELL_TRIM_1__DPLL_UNIPRO_NWELL_TRIM_MUX_CTRL   
 *
 * @BRIEF        Software override selection over efuse values. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__DPLL_NWELL_TRIM_1__DPLL_UNIPRO_NWELL_TRIM_MUX_CTRL BITFIELD(29, 29)
#define ATTILA_CONTROL_CORE__DPLL_NWELL_TRIM_1__DPLL_UNIPRO_NWELL_TRIM_MUX_CTRL__POS 29

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__DPLL_NWELL_TRIM_1__DPLL_UNIPRO_NWELL_TRIM   
 *
 * @BRIEF        Software override value. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__DPLL_NWELL_TRIM_1__DPLL_UNIPRO_NWELL_TRIM BITFIELD(28, 24)
#define ATTILA_CONTROL_CORE__DPLL_NWELL_TRIM_1__DPLL_UNIPRO_NWELL_TRIM__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__DPLL_NWELL_TRIM_1__DPLL_HDMI_NWELL_TRIM_MUX_CTRL   
 *
 * @BRIEF        Software override selection over efuse values. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__DPLL_NWELL_TRIM_1__DPLL_HDMI_NWELL_TRIM_MUX_CTRL BITFIELD(17, 17)
#define ATTILA_CONTROL_CORE__DPLL_NWELL_TRIM_1__DPLL_HDMI_NWELL_TRIM_MUX_CTRL__POS 17

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__DPLL_NWELL_TRIM_1__DPLL_HDMI_NWELL_TRIM   
 *
 * @BRIEF        Software override value. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__DPLL_NWELL_TRIM_1__DPLL_HDMI_NWELL_TRIM BITFIELD(16, 12)
#define ATTILA_CONTROL_CORE__DPLL_NWELL_TRIM_1__DPLL_HDMI_NWELL_TRIM__POS 12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__MEM_DFT_RW__MEM_RW_MUX_CTRL   
 *
 * @BRIEF        Software override selection over efuse values. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__MEM_DFT_RW__MEM_RW_MUX_CTRL BITFIELD(31, 31)
#define ATTILA_CONTROL_CORE__MEM_DFT_RW__MEM_RW_MUX_CTRL__POS 31

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__MEM_DFT_RW__MEM_RW_BYG   
 *
 * @BRIEF        DFT RW override value for BYG - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__MEM_DFT_RW__MEM_RW_BYG   BITFIELD(15, 14)
#define ATTILA_CONTROL_CORE__MEM_DFT_RW__MEM_RW_BYG__POS 14

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__MEM_DFT_RW__MEM_RW_GWG   
 *
 * @BRIEF        DFT RW override value for GWG - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__MEM_DFT_RW__MEM_RW_GWG   BITFIELD(13, 12)
#define ATTILA_CONTROL_CORE__MEM_DFT_RW__MEM_RW_GWG__POS 12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__MEM_DFT_RW__MEM_RW_GLG   
 *
 * @BRIEF        DFT RW override value for GLG - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__MEM_DFT_RW__MEM_RW_GLG   BITFIELD(11, 10)
#define ATTILA_CONTROL_CORE__MEM_DFT_RW__MEM_RW_GLG__POS 10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__MEM_DFT_RW__MEM_RW_BZGS   
 *
 * @BRIEF        DFT RW override value for BZGS - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__MEM_DFT_RW__MEM_RW_BZGS  BITFIELD(9, 8)
#define ATTILA_CONTROL_CORE__MEM_DFT_RW__MEM_RW_BZGS__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__MEM_DFT_RW__MEM_RW_BRGU   
 *
 * @BRIEF        DFT RW override value for BRGU - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__MEM_DFT_RW__MEM_RW_BRGU  BITFIELD(7, 6)
#define ATTILA_CONTROL_CORE__MEM_DFT_RW__MEM_RW_BRGU__POS 6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__MEM_DFT_RW__MEM_RW_BRGS   
 *
 * @BRIEF        DFT RW override value for BRGS - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__MEM_DFT_RW__MEM_RW_BRGS  BITFIELD(5, 4)
#define ATTILA_CONTROL_CORE__MEM_DFT_RW__MEM_RW_BRGS__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__MEM_DFT_RW__MEM_RW_BRGC   
 *
 * @BRIEF        DFT RW override value for BRGC - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__MEM_DFT_RW__MEM_RW_BRGC  BITFIELD(3, 2)
#define ATTILA_CONTROL_CORE__MEM_DFT_RW__MEM_RW_BRGC__POS 2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__MEM_DFT_RW__MEM_RW_BRG   
 *
 * @BRIEF        DFT RW override value for BRG - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__MEM_DFT_RW__MEM_RW_BRG   BITFIELD(1, 0)
#define ATTILA_CONTROL_CORE__MEM_DFT_RW__MEM_RW_BRG__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__HWOBS_CONTROL__HWOBS_CLKDIV_SEL   
 *
 * @BRIEF        Clock divider selection on po_hwobs(0). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__HWOBS_CONTROL__HWOBS_CLKDIV_SEL BITFIELD(7, 3)
#define ATTILA_CONTROL_CORE__HWOBS_CONTROL__HWOBS_CLKDIV_SEL__POS 3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__HWOBS_CONTROL__HWOBS_ALL_ZERO_MODE   
 *
 * @BRIEF        Used to gate observable signals. When set all outputs are 
 *               set to zero (can be used to check the path from HW 
 *               observability to external pads). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__HWOBS_CONTROL__HWOBS_ALL_ZERO_MODE BITFIELD(2, 2)
#define ATTILA_CONTROL_CORE__HWOBS_CONTROL__HWOBS_ALL_ZERO_MODE__POS 2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__HWOBS_CONTROL__HWOBS_ALL_ONE_MODE   
 *
 * @BRIEF        Used to gate observable signals. When set all outputs are 
 *               set to one (can be used to check the path from HW 
 *               observability to external pads). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__HWOBS_CONTROL__HWOBS_ALL_ONE_MODE BITFIELD(1, 1)
#define ATTILA_CONTROL_CORE__HWOBS_CONTROL__HWOBS_ALL_ONE_MODE__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__HWOBS_CONTROL__HWOBS_MACRO_ENABLE   
 *
 * @BRIEF        Used to gate observable signals coming from macros using the 
 *               32-bit HWOBS bus definition. When deasserted all outputs of 
 *               the HWOBS busdef are set to zero. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__HWOBS_CONTROL__HWOBS_MACRO_ENABLE BITFIELD(0, 0)
#define ATTILA_CONTROL_CORE__HWOBS_CONTROL__HWOBS_MACRO_ENABLE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__BOOT_REG__SYS_BOOT_IN   
 *
 * @BRIEF        Sys.Boot pins state captured at reset time 
 *               Sys.Boot pin values sampled at power-on reset - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__BOOT_REG__SYS_BOOT_IN    BITFIELD(9, 2)
#define ATTILA_CONTROL_CORE__BOOT_REG__SYS_BOOT_IN__POS 2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__BOOT_REG__BOOT_REG   
 *
 * @BRIEF        Boot reg for Monica.  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__BOOT_REG__BOOT_REG       BITFIELD(1, 0)
#define ATTILA_CONTROL_CORE__BOOT_REG__BOOT_REG__POS  0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__SEC_TAP__TAPENABLE   
 *
 * @BRIEF        DAP TAP control 
 *               HS: reset=0, access=RW 
 *               B: reset=0, access=RW 
 *               E: reset=1, access=RW 
 *               T: reset=1, access=RW 
 *               GP: reset=1, access=RW - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__SEC_TAP__TAPENABLE       BITFIELD(0, 0)
#define ATTILA_CONTROL_CORE__SEC_TAP__TAPENABLE__POS  0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__STD_FUSE_AVDAC_TRIM__AVDAC_TRIM   
 *
 * @BRIEF        Trim Bits from efuse for AVDAC Trim - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__STD_FUSE_AVDAC_TRIM__AVDAC_TRIM BITFIELD(30, 0)
#define ATTILA_CONTROL_CORE__STD_FUSE_AVDAC_TRIM__AVDAC_TRIM__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__STD_FUSE_LPDDR2_IO_COMP_1__LPDDR2_COMP_NORTH   
 *
 * @BRIEF        n1-n5 and p1-p5 Compensation bits for LPDDR2 Ios in North of 
 *               die - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__STD_FUSE_LPDDR2_IO_COMP_1__LPDDR2_COMP_NORTH BITFIELD(19, 10)
#define ATTILA_CONTROL_CORE__STD_FUSE_LPDDR2_IO_COMP_1__LPDDR2_COMP_NORTH__POS 10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__STD_FUSE_LPDDR2_IO_COMP_1__LPDDR2_COMP_SOUTH   
 *
 * @BRIEF        n1-n5 and p1-p5 Compensation bits for LPDDR2 Ios in South of 
 *               die - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__STD_FUSE_LPDDR2_IO_COMP_1__LPDDR2_COMP_SOUTH BITFIELD(9, 0)
#define ATTILA_CONTROL_CORE__STD_FUSE_LPDDR2_IO_COMP_1__LPDDR2_COMP_SOUTH__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__STD_FUSE_LPDDR2_IO_COMP_2__LPDDR2_COMP_EAST   
 *
 * @BRIEF        n1-n5 and p1-p5 Compensation bits for LPDDR2 Ios in East of 
 *               die - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__STD_FUSE_LPDDR2_IO_COMP_2__LPDDR2_COMP_EAST BITFIELD(19, 10)
#define ATTILA_CONTROL_CORE__STD_FUSE_LPDDR2_IO_COMP_2__LPDDR2_COMP_EAST__POS 10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__STD_FUSE_LPDDR2_IO_COMP_2__LPDDR2_COMP_WEST   
 *
 * @BRIEF        n1-n5 and p1-p5 Compensation bits for LPDDR2 Ios in West of 
 *               die - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__STD_FUSE_LPDDR2_IO_COMP_2__LPDDR2_COMP_WEST BITFIELD(9, 0)
#define ATTILA_CONTROL_CORE__STD_FUSE_LPDDR2_IO_COMP_2__LPDDR2_COMP_WEST__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__STD_FUSE_SMART2_IO_COMP__SMART_IO_COMP_NORTH   
 *
 * @BRIEF        n0-n3 and p0-p3 compensation bits for smart2 ios in North of 
 *               die - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__STD_FUSE_SMART2_IO_COMP__SMART_IO_COMP_NORTH BITFIELD(31, 24)
#define ATTILA_CONTROL_CORE__STD_FUSE_SMART2_IO_COMP__SMART_IO_COMP_NORTH__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__STD_FUSE_SMART2_IO_COMP__SMART_IO_COMP_SOUTH   
 *
 * @BRIEF        n0-n3 and p0-p3 compensation bits for smart2 ios in South of 
 *               die - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__STD_FUSE_SMART2_IO_COMP__SMART_IO_COMP_SOUTH BITFIELD(23, 16)
#define ATTILA_CONTROL_CORE__STD_FUSE_SMART2_IO_COMP__SMART_IO_COMP_SOUTH__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__STD_FUSE_SMART2_IO_COMP__SMART_IO_COMP_EAST   
 *
 * @BRIEF        n0-n3 and p0-p3 compensation bits for smart2 ios in East of 
 *               die - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__STD_FUSE_SMART2_IO_COMP__SMART_IO_COMP_EAST BITFIELD(15, 8)
#define ATTILA_CONTROL_CORE__STD_FUSE_SMART2_IO_COMP__SMART_IO_COMP_EAST__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__STD_FUSE_SMART2_IO_COMP__SMART_IO_COMP_WEST   
 *
 * @BRIEF        n0-n3 and p0-p3 compensation bits for smart2 ios in West of 
 *               die - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__STD_FUSE_SMART2_IO_COMP__SMART_IO_COMP_WEST BITFIELD(7, 0)
#define ATTILA_CONTROL_CORE__STD_FUSE_SMART2_IO_COMP__SMART_IO_COMP_WEST__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__HW_DBG_MUX_CTRL__HW_DBG_MUX_CTRL   
 *
 * @BRIEF        Mux Select control for the hw_dbg pins, for muxing internal 
 *               32 bits to 16 bits - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__HW_DBG_MUX_CTRL__HW_DBG_MUX_CTRL BITFIELD(0, 0)
#define ATTILA_CONTROL_CORE__HW_DBG_MUX_CTRL__HW_DBG_MUX_CTRL__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__STD_FUSE_XHPI__DEFAULT_RDRDY_POL   
 *
 * @BRIEF        Control signals for xhpi2 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__STD_FUSE_XHPI__DEFAULT_RDRDY_POL BITFIELD(3, 3)
#define ATTILA_CONTROL_CORE__STD_FUSE_XHPI__DEFAULT_RDRDY_POL__POS 3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__STD_FUSE_XHPI__DEFAULT_ENDIAN   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__STD_FUSE_XHPI__DEFAULT_ENDIAN BITFIELD(2, 1)
#define ATTILA_CONTROL_CORE__STD_FUSE_XHPI__DEFAULT_ENDIAN__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__STD_FUSE_XHPI__DEFAULT_APOL   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__STD_FUSE_XHPI__DEFAULT_APOL BITFIELD(0, 0)
#define ATTILA_CONTROL_CORE__STD_FUSE_XHPI__DEFAULT_APOL__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__DEBUG_PLL_SEL__DEBUG_PLL_SEL   
 *
 * @BRIEF        Enable for S/W Debug and PLL Selection - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__DEBUG_PLL_SEL__DEBUG_PLL_SEL BITFIELD(4, 0)
#define ATTILA_CONTROL_CORE__DEBUG_PLL_SEL__DEBUG_PLL_SEL__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__DEBUG_PLL_REG1__BRW   
 *
 * @BRIEF        BRW for PLL, Test Mode enable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__DEBUG_PLL_REG1__BRW      BITFIELD(5, 5)
#define ATTILA_CONTROL_CORE__DEBUG_PLL_REG1__BRW__POS 5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__DEBUG_PLL_REG1__BADDR_9   
 *
 * @BRIEF        Synchronous Reset - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__DEBUG_PLL_REG1__BADDR_9  BITFIELD(4, 4)
#define ATTILA_CONTROL_CORE__DEBUG_PLL_REG1__BADDR_9__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__DEBUG_PLL_REG1__BADDR_7_4   
 *
 * @BRIEF        4bit address for test mode register - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__DEBUG_PLL_REG1__BADDR_7_4 BITFIELD(3, 0)
#define ATTILA_CONTROL_CORE__DEBUG_PLL_REG1__BADDR_7_4__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__DEBUG_PLL_REG2__BLOCKID   
 *
 * @BRIEF        16 bit write data into testmode register - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__DEBUG_PLL_REG2__BLOCKID  BITFIELD(31, 16)
#define ATTILA_CONTROL_CORE__DEBUG_PLL_REG2__BLOCKID__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__DEBUG_PLL_REG2__BDATAR   
 *
 * @BRIEF        16 bit read data  - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__DEBUG_PLL_REG2__BDATAR   BITFIELD(15, 0)
#define ATTILA_CONTROL_CORE__DEBUG_PLL_REG2__BDATAR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__DSS_DSI1_TE__DSS_DSI1_TE1   
 *
 * @BRIEF        Tearing effect signal for DSI1 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__DSS_DSI1_TE__DSS_DSI1_TE1 BITFIELD(1, 1)
#define ATTILA_CONTROL_CORE__DSS_DSI1_TE__DSS_DSI1_TE1__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__DSS_DSI1_TE__DSS_DSI1_TE0   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__DSS_DSI1_TE__DSS_DSI1_TE0 BITFIELD(0, 0)
#define ATTILA_CONTROL_CORE__DSS_DSI1_TE__DSS_DSI1_TE0__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__OCPREG_SPARE__OCPREG_SPARE   
 *
 * @BRIEF        OCP spare register - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__OCPREG_SPARE__OCPREG_SPARE BITFIELD(31, 0)
#define ATTILA_CONTROL_CORE__OCPREG_SPARE__OCPREG_SPARE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT   
 *
 * @BRIEF        Select one of the following signals : - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT BITFIELD(6, 0)
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT   
 *
 * @BRIEF        Select one of the following signals : - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT BITFIELD(6, 0)
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT   
 *
 * @BRIEF        Select one of the following signals : - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT BITFIELD(6, 0)
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT   
 *
 * @BRIEF        Select one of the following signals : - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT BITFIELD(6, 0)
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_CLK_SEL0__MULT   
 *
 * @BRIEF        Select one of the following signals : - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_CLK_SEL0__MULT      BITFIELD(2, 0)
#define ATTILA_CONTROL_CORE__CONF_CLK_SEL0__MULT__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_CLK_SEL1__MULT   
 *
 * @BRIEF        Select one of the following signals : - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_CLK_SEL1__MULT      BITFIELD(2, 0)
#define ATTILA_CONTROL_CORE__CONF_CLK_SEL1__MULT__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_CLK_SEL2__MULT   
 *
 * @BRIEF        Select one of the following signals : - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_CLK_SEL2__MULT      BITFIELD(2, 0)
#define ATTILA_CONTROL_CORE__CONF_CLK_SEL2__MULT__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DPLL_FREQLOCK_SEL__MULT   
 *
 * @BRIEF        Select one of the following signals : - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DPLL_FREQLOCK_SEL__MULT BITFIELD(2, 0)
#define ATTILA_CONTROL_CORE__CONF_DPLL_FREQLOCK_SEL__MULT__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DPLL_TINITZ_SEL__MULT   
 *
 * @BRIEF        Select one of the following signals : - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DPLL_TINITZ_SEL__MULT BITFIELD(2, 0)
#define ATTILA_CONTROL_CORE__CONF_DPLL_TINITZ_SEL__MULT__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DPLL_PHASELOCK_SEL__MULT   
 *
 * @BRIEF        Select one of the following signals : - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DPLL_PHASELOCK_SEL__MULT BITFIELD(2, 0)
#define ATTILA_CONTROL_CORE__CONF_DPLL_PHASELOCK_SEL__MULT__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DPLL_RWRCK_SEL__MULT   
 *
 * @BRIEF        Select one of the following signals : - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DPLL_RWRCK_SEL__MULT BITFIELD(2, 0)
#define ATTILA_CONTROL_CORE__CONF_DPLL_RWRCK_SEL__MULT__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DPLL_TENABLE_SEL__MULT   
 *
 * @BRIEF        Select one of the following signals : - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DPLL_TENABLE_SEL__MULT BITFIELD(2, 0)
#define ATTILA_CONTROL_CORE__CONF_DPLL_TENABLE_SEL__MULT__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DPLL_TENABLEDIV_SEL__MULT   
 *
 * @BRIEF        Select one of the following signals : - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DPLL_TENABLEDIV_SEL__MULT BITFIELD(2, 0)
#define ATTILA_CONTROL_CORE__CONF_DPLL_TENABLEDIV_SEL__MULT__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DPLL_BYPASSACK_SEL__MULT   
 *
 * @BRIEF        Select one of the following signals : - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DPLL_BYPASSACK_SEL__MULT BITFIELD(2, 0)
#define ATTILA_CONTROL_CORE__CONF_DPLL_BYPASSACK_SEL__MULT__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DPLL_IDLE_SEL__MULT   
 *
 * @BRIEF        Select one of the following signals : - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DPLL_IDLE_SEL__MULT BITFIELD(2, 0)
#define ATTILA_CONTROL_CORE__CONF_DPLL_IDLE_SEL__MULT__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_0__MODE   
 *
 * @BRIEF        Select one of the following signals : - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_0__MODE BITFIELD(3, 0)
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_0__MODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_1__MODE   
 *
 * @BRIEF        Select one of the following signals : - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_1__MODE BITFIELD(3, 0)
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_1__MODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_2__MODE   
 *
 * @BRIEF        Select one of the following signals : - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_2__MODE BITFIELD(3, 0)
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_2__MODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_3__MODE   
 *
 * @BRIEF        Select one of the following signals : - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_3__MODE BITFIELD(3, 0)
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_3__MODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_4__MODE   
 *
 * @BRIEF        Select one of the following signals : - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_4__MODE BITFIELD(3, 0)
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_4__MODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_5__MODE   
 *
 * @BRIEF        Select one of the following signals : - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_5__MODE BITFIELD(3, 0)
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_5__MODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_6__MODE   
 *
 * @BRIEF        Select one of the following signals : - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_6__MODE BITFIELD(3, 0)
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_6__MODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_7__MODE   
 *
 * @BRIEF        Select one of the following signals : - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_7__MODE BITFIELD(3, 0)
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_7__MODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_8__MODE   
 *
 * @BRIEF        Select one of the following signals : - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_8__MODE BITFIELD(3, 0)
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_8__MODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_9__MODE   
 *
 * @BRIEF        Select one of the following signals : - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_9__MODE BITFIELD(3, 0)
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_9__MODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_10__MODE   
 *
 * @BRIEF        Select one of the following signals : - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_10__MODE BITFIELD(3, 0)
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_10__MODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_11__MODE   
 *
 * @BRIEF        Select one of the following signals : - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_11__MODE BITFIELD(3, 0)
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_11__MODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_12__MODE   
 *
 * @BRIEF        Select one of the following signals : - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_12__MODE BITFIELD(3, 0)
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_12__MODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_13__MODE   
 *
 * @BRIEF        Select one of the following signals : - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_13__MODE BITFIELD(3, 0)
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_13__MODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_14__MODE   
 *
 * @BRIEF        Select one of the following signals : - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_14__MODE BITFIELD(3, 0)
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_14__MODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_15__MODE   
 *
 * @BRIEF        Select one of the following signals : - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_15__MODE BITFIELD(3, 0)
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_15__MODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_16__MODE   
 *
 * @BRIEF        Select one of the following signals : - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_16__MODE BITFIELD(3, 0)
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_16__MODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_17__MODE   
 *
 * @BRIEF        Select one of the following signals : - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_17__MODE BITFIELD(3, 0)
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_17__MODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_18__MODE   
 *
 * @BRIEF        Select one of the following signals : - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_18__MODE BITFIELD(3, 0)
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_18__MODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_19__MODE   
 *
 * @BRIEF        Select one of the following signals : - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_19__MODE BITFIELD(3, 0)
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_19__MODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_20__MODE   
 *
 * @BRIEF        Select one of the following signals : - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_20__MODE BITFIELD(3, 0)
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_20__MODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_21__MODE   
 *
 * @BRIEF        Select one of the following signals : - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_21__MODE BITFIELD(3, 0)
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_21__MODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_22__MODE   
 *
 * @BRIEF        Select one of the following signals : - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_22__MODE BITFIELD(3, 0)
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_22__MODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_23__MODE   
 *
 * @BRIEF        Select one of the following signals : - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_23__MODE BITFIELD(3, 0)
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_23__MODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_24__MODE   
 *
 * @BRIEF        Select one of the following signals : - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_24__MODE BITFIELD(3, 0)
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_24__MODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_25__MODE   
 *
 * @BRIEF        Select one of the following signals : - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_25__MODE BITFIELD(3, 0)
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_25__MODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_26__MODE   
 *
 * @BRIEF        Select one of the following signals : - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_26__MODE BITFIELD(3, 0)
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_26__MODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_27__MODE   
 *
 * @BRIEF        Select one of the following signals : - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_27__MODE BITFIELD(3, 0)
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_27__MODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_28__MODE   
 *
 * @BRIEF        Select one of the following signals : - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_28__MODE BITFIELD(3, 0)
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_28__MODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_29__MODE   
 *
 * @BRIEF        Select one of the following signals : - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_29__MODE BITFIELD(3, 0)
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_29__MODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_30__MODE   
 *
 * @BRIEF        Select one of the following signals : - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_30__MODE BITFIELD(3, 0)
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_30__MODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_31__MODE   
 *
 * @BRIEF        Select one of the following signals : - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_31__MODE BITFIELD(3, 0)
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_31__MODE__POS 0

    /* 
     * List of register bitfields values for component ATTILA_CONTROL_CORE
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__IP_REVISION__IP_REV_SCHEME__LEGACY_SCHEME
 *
 * @BRIEF        Legacy ASP or WTBU scheme - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__IP_REVISION__IP_REV_SCHEME__LEGACY_SCHEME 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__IP_REVISION__IP_REV_SCHEME__HL_SCHEME
 *
 * @BRIEF        Highlander 0.8 scheme - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__IP_REVISION__IP_REV_SCHEME__HL_SCHEME 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__IP_SYSCONFIG__IP_SYSCONFIG_IDLEMODE__FORCE_IDLE
 *
 * @BRIEF        Force-idle mode. Local target's idle state follows 
 *               (acknowledges) the system's idle requests unconditionally 
 *               i.e. regardless of the IP module's internal requirements. 
 *               Backup mode for debug only. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__IP_SYSCONFIG__IP_SYSCONFIG_IDLEMODE__FORCE_IDLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__IP_SYSCONFIG__IP_SYSCONFIG_IDLEMODE__NO_IDLE
 *
 * @BRIEF        No-idle mode. Local target never enters idle state. Backup 
 *               mode for debug only. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__IP_SYSCONFIG__IP_SYSCONFIG_IDLEMODE__NO_IDLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__IP_SYSCONFIG__IP_SYSCONFIG_IDLEMODE__SMART_IDLE
 *
 * @BRIEF        Smart-idle mode. Local target's idle state eventually 
 *               follows (acknowledges) the system's idle requests depending 
 *               on the IP module's internal requirements. IP module shall 
 *               not generate (IRQ- or DMA-request-related) wakeup events. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__IP_SYSCONFIG__IP_SYSCONFIG_IDLEMODE__SMART_IDLE 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__IP_SYSCONFIG__IP_SYSCONFIG_IDLEMODE__SMART_IDLE_WKUP
 *
 * @BRIEF        Smart-idle wakeup-capable mode. Local target's idle state 
 *               eventually follows (acknowledges) the system's idle requests 
 *               depending on the IP module's internal requirements. IP 
 *               module may generate (IRQ- or DMA-request-related) wakeup 
 *               events when in idle state. Mode is only relevant if the 
 *               appropriate IP module swakeup output(s) is (are) 
 *               implemented. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__IP_SYSCONFIG__IP_SYSCONFIG_IDLEMODE__SMART_IDLE_WKUP 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__STD_FUSE_CONF__STD_FUSE_DPLL_CLK_TRIMMING_DISABLE__ENABLED
 *
 * @BRIEF        enables DPLL trimming - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__STD_FUSE_CONF__STD_FUSE_DPLL_CLK_TRIMMING_DISABLE__ENABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__STD_FUSE_CONF__STD_FUSE_DPLL_CLK_TRIMMING_DISABLE__DISABLED
 *
 * @BRIEF        disables DPLL trimming - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__STD_FUSE_CONF__STD_FUSE_DPLL_CLK_TRIMMING_DISABLE__DISABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__STD_FUSE_CONF__STD_FUSE_DSS_VENC_MVENAB__DISABLED
 *
 * @BRIEF        disables DSS_VENC_MVENAB - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__STD_FUSE_CONF__STD_FUSE_DSS_VENC_MVENAB__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__STD_FUSE_CONF__STD_FUSE_DSS_VENC_MVENAB__ENABLED
 *
 * @BRIEF        enables DSS_VENC_MVENAB - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__STD_FUSE_CONF__STD_FUSE_DSS_VENC_MVENAB__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__STD_FUSE_CONF__STD_FUSE_ISS_EFUSE1_EN__DISABLED
 *
 * @BRIEF        disables ISS EFUSE1 - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__STD_FUSE_CONF__STD_FUSE_ISS_EFUSE1_EN__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__STD_FUSE_CONF__STD_FUSE_ISS_EFUSE1_EN__ENABLED
 *
 * @BRIEF        enables ISS EFUSE1 - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__STD_FUSE_CONF__STD_FUSE_ISS_EFUSE1_EN__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__STD_FUSE_CONF__STD_FUSE_ISS_EFUSE2_EN__DISABLED
 *
 * @BRIEF        disables ISS EFUSE2 - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__STD_FUSE_CONF__STD_FUSE_ISS_EFUSE2_EN__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__STD_FUSE_CONF__STD_FUSE_ISS_EFUSE2_EN__ENABLED
 *
 * @BRIEF        enables ISS EFUSE2 - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__STD_FUSE_CONF__STD_FUSE_ISS_EFUSE2_EN__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__STD_FUSE_CONF__STD_FUSE_ISS_EFUSE3_EN__DISABLED
 *
 * @BRIEF        disables ISS EFUSE3 - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__STD_FUSE_CONF__STD_FUSE_ISS_EFUSE3_EN__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__STD_FUSE_CONF__STD_FUSE_ISS_EFUSE3_EN__ENABLED
 *
 * @BRIEF        enables ISS EFUSE3 - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__STD_FUSE_CONF__STD_FUSE_ISS_EFUSE3_EN__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__STD_FUSE_CONF__STD_FUSE_ISS_EFUSE4_EN__DISABLED
 *
 * @BRIEF        disables ISS EFUSE4 - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__STD_FUSE_CONF__STD_FUSE_ISS_EFUSE4_EN__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__STD_FUSE_CONF__STD_FUSE_ISS_EFUSE4_EN__ENABLED
 *
 * @BRIEF        enables ISS EFUSE4 - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__STD_FUSE_CONF__STD_FUSE_ISS_EFUSE4_EN__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__STATUS__ATTILA_CONF__MID
 *
 * @BRIEF        MID configuration - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__STATUS__ATTILA_CONF__MID 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__STATUS__ATTILA_CONF__SMP
 *
 * @BRIEF        SMP configuration - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__STATUS__ATTILA_CONF__SMP 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__STATUS__ATTILA_CONF__MONICA
 *
 * @BRIEF        Monica configuration - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__STATUS__ATTILA_CONF__MONICA 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__STATUS__DEVICE_TYPE__DEV_T
 *
 * @BRIEF        Test - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__STATUS__DEVICE_TYPE__DEV_T 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__STATUS__DEVICE_TYPE__DEV_E
 *
 * @BRIEF        Emulator (EMU) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__STATUS__DEVICE_TYPE__DEV_E 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__STATUS__DEVICE_TYPE__DEV_HS
 *
 * @BRIEF        High Security (HS) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__STATUS__DEVICE_TYPE__DEV_HS 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__STATUS__DEVICE_TYPE__DEV_GP
 *
 * @BRIEF        General Purpose (GP) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__STATUS__DEVICE_TYPE__DEV_GP 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__STATUS__DEVICE_TYPE__DEV_B_0
 *
 * @BRIEF        Bad - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__STATUS__DEVICE_TYPE__DEV_B_0 0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__STATUS__DEVICE_TYPE__DEV_B_1
 *
 * @BRIEF        Bad - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__STATUS__DEVICE_TYPE__DEV_B_1 0x5ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__STATUS__DEVICE_TYPE__DEV_B_2
 *
 * @BRIEF        Bad - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__STATUS__DEVICE_TYPE__DEV_B_2 0x6ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__STATUS__DEVICE_TYPE__DEV_B_3
 *
 * @BRIEF        Bad - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__STATUS__DEVICE_TYPE__DEV_B_3 0x7ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__SEC_STATUS__GFX_RST_ACT_ST__NO_GFXRESET
 *
 * @BRIEF        No GFX Domain reset (any source of reset) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__SEC_STATUS__GFX_RST_ACT_ST__NO_GFXRESET 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__SEC_STATUS__GFX_RST_ACT_ST__GFXRESET
 *
 * @BRIEF        GFX domain has been reset (any source of reset) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__SEC_STATUS__GFX_RST_ACT_ST__GFXRESET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__SEC_STATUS__ABE_RST_ACT_ST__NO_ABERESET
 *
 * @BRIEF        No ABE Domain reset (any source of reset) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__SEC_STATUS__ABE_RST_ACT_ST__NO_ABERESET 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__SEC_STATUS__ABE_RST_ACT_ST__ABERESET
 *
 * @BRIEF        ABE domain  has been reset (any source of reset) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__SEC_STATUS__ABE_RST_ACT_ST__ABERESET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__SEC_STATUS__CPFROM_RST_ACT_ST__NO_CPFROMRESET
 *
 * @BRIEF        No CPFROM Domain reset (any source of reset) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__SEC_STATUS__CPFROM_RST_ACT_ST__NO_CPFROMRESET 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__SEC_STATUS__CPFROM_RST_ACT_ST__CPFROMRESET
 *
 * @BRIEF        CPFROM domain  has been reset (any source of reset) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__SEC_STATUS__CPFROM_RST_ACT_ST__CPFROMRESET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__SEC_STATUS__EMU_RST_ACT_ST__NO_EMURESET
 *
 * @BRIEF        No EMULATION Domain reset (any source of reset) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__SEC_STATUS__EMU_RST_ACT_ST__NO_EMURESET 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__SEC_STATUS__EMU_RST_ACT_ST__EMURESET
 *
 * @BRIEF        EMULATION domain  has been reset (any source of reset) - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__SEC_STATUS__EMU_RST_ACT_ST__EMURESET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__SEC_STATUS__L4PER_RST_ACT_ST__NO_L4PERRESET
 *
 * @BRIEF        No L4_PER Domain reset (any source of reset) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__SEC_STATUS__L4PER_RST_ACT_ST__NO_L4PERRESET 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__SEC_STATUS__L4PER_RST_ACT_ST__L4PERRESET
 *
 * @BRIEF        L4_PER domain has been reset (any source of reset) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__SEC_STATUS__L4PER_RST_ACT_ST__L4PERRESET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__SEC_STATUS__L3INIT_RST_ACT_ST__NO_L3INITRESET
 *
 * @BRIEF        No L3_INIT Domain reset (any source of reset) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__SEC_STATUS__L3INIT_RST_ACT_ST__NO_L3INITRESET 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__SEC_STATUS__L3INIT_RST_ACT_ST__L3INITRESET
 *
 * @BRIEF        L3_INIT domain has been reset (any source of reset) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__SEC_STATUS__L3INIT_RST_ACT_ST__L3INITRESET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__SEC_STATUS__CORE_RST_ACT_ST__NO_CORERESET
 *
 * @BRIEF        No CORE Domain reset (any source of reset) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__SEC_STATUS__CORE_RST_ACT_ST__NO_CORERESET 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__SEC_STATUS__CORE_RST_ACT_ST__CORERESET
 *
 * @BRIEF        CORE domain has been reset (any source of reset) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__SEC_STATUS__CORE_RST_ACT_ST__CORERESET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__SEC_STATUS__MODEM_RST_ACT_ST__NO_MODEMRESET
 *
 * @BRIEF        No MODEM Domain reset (any source of reset) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__SEC_STATUS__MODEM_RST_ACT_ST__NO_MODEMRESET 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__SEC_STATUS__MODEM_RST_ACT_ST__MODEMRESET
 *
 * @BRIEF        MODEM domain has been reset (any source of reset) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__SEC_STATUS__MODEM_RST_ACT_ST__MODEMRESET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__SEC_STATUS__IVAHD_RST_ACT_ST__NO_IVAHDRESET
 *
 * @BRIEF        No IVAHD Domain reset (any source of reset) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__SEC_STATUS__IVAHD_RST_ACT_ST__NO_IVAHDRESET 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__SEC_STATUS__IVAHD_RST_ACT_ST__IVAHDRESET
 *
 * @BRIEF        IVAHD domain has been reset (any source of reset) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__SEC_STATUS__IVAHD_RST_ACT_ST__IVAHDRESET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__SEC_STATUS__ISS_RST_ACT_ST__NO_ISSRESET
 *
 * @BRIEF        No ISS Domain reset (any source of reset) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__SEC_STATUS__ISS_RST_ACT_ST__NO_ISSRESET 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__SEC_STATUS__ISS_RST_ACT_ST__ISSRESET
 *
 * @BRIEF        ISS domain has been reset (any source of reset) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__SEC_STATUS__ISS_RST_ACT_ST__ISSRESET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__SEC_STATUS__DSS_RST_ACT_ST__NO_DSSRESET
 *
 * @BRIEF        No DSSDomain reset (any source of reset) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__SEC_STATUS__DSS_RST_ACT_ST__NO_DSSRESET 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__SEC_STATUS__DSS_RST_ACT_ST__DSSRESET
 *
 * @BRIEF        DSSdomain has been reset (any source of reset) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__SEC_STATUS__DSS_RST_ACT_ST__DSSRESET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__SEC_STATUS__TESLA_RST_ACT_ST__NO_TESLARESET
 *
 * @BRIEF        No TESLA Domain reset (any source of reset) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__SEC_STATUS__TESLA_RST_ACT_ST__NO_TESLARESET 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__SEC_STATUS__TESLA_RST_ACT_ST__TESLARESET
 *
 * @BRIEF        TESLA domain has been reset  (any source of reset) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__SEC_STATUS__TESLA_RST_ACT_ST__TESLARESET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__SEC_STATUS__MPU_RST_ACT_ST__NO_MPURESET
 *
 * @BRIEF        No MPU Power Domain wake-up reset (any source of reset) - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__SEC_STATUS__MPU_RST_ACT_ST__NO_MPURESET 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__SEC_STATUS__MPU_RST_ACT_ST__MPURESET
 *
 * @BRIEF        MPU domain has been reset  (any source of reset) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__SEC_STATUS__MPU_RST_ACT_ST__MPURESET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__SEC_STATUS__DEVICE_OFF_WKUP__NO_DEVICEOFF
 *
 * @BRIEF        No Device Wakeup from off mode - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__SEC_STATUS__DEVICE_OFF_WKUP__NO_DEVICEOFF 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__SEC_STATUS__DEVICE_OFF_WKUP__DEVICEOFF
 *
 * @BRIEF        Device  Wakeup from off mode - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__SEC_STATUS__DEVICE_OFF_WKUP__DEVICEOFF 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__SEC_STATUS__SEC_VIOL_RST_ACT_ST__NO_VIOLATION
 *
 * @BRIEF        No SSM Security violation - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__SEC_STATUS__SEC_VIOL_RST_ACT_ST__NO_VIOLATION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__SEC_STATUS__SEC_VIOL_RST_ACT_ST__VIOLATION
 *
 * @BRIEF        SSM security violation that triggers a warm reset has been 
 *               generated - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__SEC_STATUS__SEC_VIOL_RST_ACT_ST__VIOLATION 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__SEC_STATUS__SEC_WD_RST_ACT_ST__PREV_RST_WAS_NOT_SWD
 *
 * @BRIEF        Previous reset was not a Secure Watchdog Reset - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__SEC_STATUS__SEC_WD_RST_ACT_ST__PREV_RST_WAS_NOT_SWD 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__SEC_STATUS__SEC_WD_RST_ACT_ST__PREV_RST_WAS_SWD
 *
 * @BRIEF        Previous reset was a Secure Watchdog Reset - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__SEC_STATUS__SEC_WD_RST_ACT_ST__PREV_RST_WAS_SWD 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__SEC_STATUS__GLBL_WARM_RST_ACT_ST__PREV_RST_WAS_NOT_SW
 *
 * @BRIEF        Previous reset was not a Global Warm Reset (Any source) - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__SEC_STATUS__GLBL_WARM_RST_ACT_ST__PREV_RST_WAS_NOT_SW 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__SEC_STATUS__GLBL_WARM_RST_ACT_ST__PREV_RST_WAS_SW
 *
 * @BRIEF        Previous reset was a Global Warm Reset (Any Source) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__SEC_STATUS__GLBL_WARM_RST_ACT_ST__PREV_RST_WAS_SW 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__SEC_STATUS__POWERON_RST_ACT_ST__PREV_RST_WAS_NOT_PWR
 *
 * @BRIEF        Previous reset was not a Global Cold Reset (device power on 
 *               reset (POR) sysResPqrOn, icePickPowerOn, dpll3SwRst) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__SEC_STATUS__POWERON_RST_ACT_ST__PREV_RST_WAS_NOT_PWR 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__SEC_STATUS__POWERON_RST_ACT_ST__PREV_RST_WAS_PWR
 *
 * @BRIEF        Previous reset was a Global Cold Reset (device power on 
 *               reset (POR) sysResPqrOn, icePickPowerOn, dpll3SwRst) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__SEC_STATUS__POWERON_RST_ACT_ST__PREV_RST_WAS_PWR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__LDOVBB_IVA_VOLTAGE_CTRL__LDOVBBIVA_RBB_MUX_CTRL__EFUSE
 *
 * @BRIEF        efuse value is used - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__LDOVBB_IVA_VOLTAGE_CTRL__LDOVBBIVA_RBB_MUX_CTRL__EFUSE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__LDOVBB_IVA_VOLTAGE_CTRL__LDOVBBIVA_RBB_MUX_CTRL__OCP
 *
 * @BRIEF        override value is used - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__LDOVBB_IVA_VOLTAGE_CTRL__LDOVBBIVA_RBB_MUX_CTRL__OCP 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__LDOVBB_IVA_VOLTAGE_CTRL__LDOVBBIVA_FBB_MUX_CTRL__EFUSE
 *
 * @BRIEF        efuse value is used - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__LDOVBB_IVA_VOLTAGE_CTRL__LDOVBBIVA_FBB_MUX_CTRL__EFUSE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__LDOVBB_IVA_VOLTAGE_CTRL__LDOVBBIVA_FBB_MUX_CTRL__OCP
 *
 * @BRIEF        override value is used - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__LDOVBB_IVA_VOLTAGE_CTRL__LDOVBBIVA_FBB_MUX_CTRL__OCP 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__LDOSRAM_IVA_VOLTAGE_CTRL__LDOSRAMIVA_RETMODE_MUX_CTRL__EFUSE
 *
 * @BRIEF        efuse value is used - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__LDOSRAM_IVA_VOLTAGE_CTRL__LDOSRAMIVA_RETMODE_MUX_CTRL__EFUSE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__LDOSRAM_IVA_VOLTAGE_CTRL__LDOSRAMIVA_RETMODE_MUX_CTRL__OCP
 *
 * @BRIEF        override value is used - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__LDOSRAM_IVA_VOLTAGE_CTRL__LDOSRAMIVA_RETMODE_MUX_CTRL__OCP 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__LDOSRAM_IVA_VOLTAGE_CTRL__LDOSRAMIVA_ACTMODE_MUX_CTRL__EFUSE
 *
 * @BRIEF        efuse value is used - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__LDOSRAM_IVA_VOLTAGE_CTRL__LDOSRAMIVA_ACTMODE_MUX_CTRL__EFUSE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__LDOSRAM_IVA_VOLTAGE_CTRL__LDOSRAMIVA_ACTMODE_MUX_CTRL__OCP
 *
 * @BRIEF        override value is used - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__LDOSRAM_IVA_VOLTAGE_CTRL__LDOSRAMIVA_ACTMODE_MUX_CTRL__OCP 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__LDOSRAM_CORE_VOLTAGE_CTRL__LDOSRAMCORE_RETMODE_MUX_CTRL__EFUSE
 *
 * @BRIEF        efuse value is used - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__LDOSRAM_CORE_VOLTAGE_CTRL__LDOSRAMCORE_RETMODE_MUX_CTRL__EFUSE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__LDOSRAM_CORE_VOLTAGE_CTRL__LDOSRAMCORE_RETMODE_MUX_CTRL__OCP
 *
 * @BRIEF        override value is used - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__LDOSRAM_CORE_VOLTAGE_CTRL__LDOSRAMCORE_RETMODE_MUX_CTRL__OCP 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__LDOSRAM_CORE_VOLTAGE_CTRL__LDOSRAMCORE_ACTMODE_MUX_CTRL__EFUSE
 *
 * @BRIEF        efuse value is used - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__LDOSRAM_CORE_VOLTAGE_CTRL__LDOSRAMCORE_ACTMODE_MUX_CTRL__EFUSE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__LDOSRAM_CORE_VOLTAGE_CTRL__LDOSRAMCORE_ACTMODE_MUX_CTRL__OCP
 *
 * @BRIEF        override value is used - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__LDOSRAM_CORE_VOLTAGE_CTRL__LDOSRAMCORE_ACTMODE_MUX_CTRL__OCP 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__TEMP_SENSOR__BGAP_TEMPSOFF__ON
 *
 * @BRIEF        Temperature sensor and thermal shutdown is active - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__TEMP_SENSOR__BGAP_TEMPSOFF__ON 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__TEMP_SENSOR__BGAP_TEMPSOFF__OFF
 *
 * @BRIEF        Temperature sensor and thermal shutdown set in OFF mode - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__TEMP_SENSOR__BGAP_TEMPSOFF__OFF 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__TEMP_SENSOR__BGAP_TEMP_SENSOR_CONTCONV__SINGLE
 *
 * @BRIEF        ADC Single Conversion Mode - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__TEMP_SENSOR__BGAP_TEMP_SENSOR_CONTCONV__SINGLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__TEMP_SENSOR__BGAP_TEMP_SENSOR_CONTCONV__CONT
 *
 * @BRIEF        ADC Continuous Conversion Mode - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__TEMP_SENSOR__BGAP_TEMP_SENSOR_CONTCONV__CONT 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__DPLL_NWELL_TRIM_0__DPLL_ABE_NWELL_TRIM_MUX_CTRL__EFUSE
 *
 * @BRIEF        efuse value is used - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__DPLL_NWELL_TRIM_0__DPLL_ABE_NWELL_TRIM_MUX_CTRL__EFUSE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__DPLL_NWELL_TRIM_0__DPLL_ABE_NWELL_TRIM_MUX_CTRL__OCP
 *
 * @BRIEF        override value is used - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__DPLL_NWELL_TRIM_0__DPLL_ABE_NWELL_TRIM_MUX_CTRL__OCP 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__DPLL_NWELL_TRIM_0__DPLL_PER_NWELL_TRIM_MUX_CTRL__EFUSE
 *
 * @BRIEF        efuse value is used - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__DPLL_NWELL_TRIM_0__DPLL_PER_NWELL_TRIM_MUX_CTRL__EFUSE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__DPLL_NWELL_TRIM_0__DPLL_PER_NWELL_TRIM_MUX_CTRL__OCP
 *
 * @BRIEF        override value is used - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__DPLL_NWELL_TRIM_0__DPLL_PER_NWELL_TRIM_MUX_CTRL__OCP 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__DPLL_NWELL_TRIM_0__DPLL_CORE_NWELL_TRIM_MUX_CTRL__EFUSE
 *
 * @BRIEF        efuse value is used - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__DPLL_NWELL_TRIM_0__DPLL_CORE_NWELL_TRIM_MUX_CTRL__EFUSE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__DPLL_NWELL_TRIM_0__DPLL_CORE_NWELL_TRIM_MUX_CTRL__OCP
 *
 * @BRIEF        override value is used - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__DPLL_NWELL_TRIM_0__DPLL_CORE_NWELL_TRIM_MUX_CTRL__OCP 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__DPLL_NWELL_TRIM_0__DPLL_IVA_NWELL_TRIM_MUX_CTRL__EFUSE
 *
 * @BRIEF        efuse value is used - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__DPLL_NWELL_TRIM_0__DPLL_IVA_NWELL_TRIM_MUX_CTRL__EFUSE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__DPLL_NWELL_TRIM_0__DPLL_IVA_NWELL_TRIM_MUX_CTRL__OCP
 *
 * @BRIEF        override value is used - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__DPLL_NWELL_TRIM_0__DPLL_IVA_NWELL_TRIM_MUX_CTRL__OCP 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__DPLL_NWELL_TRIM_1__DPLL_UNIPRO_NWELL_TRIM_MUX_CTRL__EFUSE
 *
 * @BRIEF        efuse value is used - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__DPLL_NWELL_TRIM_1__DPLL_UNIPRO_NWELL_TRIM_MUX_CTRL__EFUSE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__DPLL_NWELL_TRIM_1__DPLL_UNIPRO_NWELL_TRIM_MUX_CTRL__OCP
 *
 * @BRIEF        override value is used - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__DPLL_NWELL_TRIM_1__DPLL_UNIPRO_NWELL_TRIM_MUX_CTRL__OCP 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__DPLL_NWELL_TRIM_1__DPLL_HDMI_NWELL_TRIM_MUX_CTRL__EFUSE
 *
 * @BRIEF        efuse value is used - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__DPLL_NWELL_TRIM_1__DPLL_HDMI_NWELL_TRIM_MUX_CTRL__EFUSE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__DPLL_NWELL_TRIM_1__DPLL_HDMI_NWELL_TRIM_MUX_CTRL__OCP
 *
 * @BRIEF        override value is used - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__DPLL_NWELL_TRIM_1__DPLL_HDMI_NWELL_TRIM_MUX_CTRL__OCP 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__MEM_DFT_RW__MEM_RW_MUX_CTRL__EFUSE
 *
 * @BRIEF        efuse value is used - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__MEM_DFT_RW__MEM_RW_MUX_CTRL__EFUSE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__MEM_DFT_RW__MEM_RW_MUX_CTRL__OCP
 *
 * @BRIEF        override value is used - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__MEM_DFT_RW__MEM_RW_MUX_CTRL__OCP 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__HWOBS_CONTROL__HWOBS_CLKDIV_SEL__NODIV
 *
 * @BRIEF        output is not divided - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__HWOBS_CONTROL__HWOBS_CLKDIV_SEL__NODIV 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__HWOBS_CONTROL__HWOBS_CLKDIV_SEL__DIV2
 *
 * @BRIEF        output is divided by 2 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__HWOBS_CONTROL__HWOBS_CLKDIV_SEL__DIV2 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__HWOBS_CONTROL__HWOBS_CLKDIV_SEL__DIV4
 *
 * @BRIEF        output is divided by 4 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__HWOBS_CONTROL__HWOBS_CLKDIV_SEL__DIV4 0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__HWOBS_CONTROL__HWOBS_CLKDIV_SEL__DIV8
 *
 * @BRIEF        output is divided by 8 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__HWOBS_CONTROL__HWOBS_CLKDIV_SEL__DIV8 0x8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__HWOBS_CONTROL__HWOBS_CLKDIV_SEL__DIV16
 *
 * @BRIEF        output is divided by 16 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__HWOBS_CONTROL__HWOBS_CLKDIV_SEL__DIV16 0x10ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__HWOBS_CONTROL__HWOBS_ALL_ZERO_MODE__DISABLED
 *
 * @BRIEF        hw observability ports are not gated - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__HWOBS_CONTROL__HWOBS_ALL_ZERO_MODE__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__HWOBS_CONTROL__HWOBS_ALL_ZERO_MODE__ENABLED
 *
 * @BRIEF        hw observability ports are all set to 0 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__HWOBS_CONTROL__HWOBS_ALL_ZERO_MODE__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__HWOBS_CONTROL__HWOBS_ALL_ONE_MODE__DISABLED
 *
 * @BRIEF        hw observability ports are not gated - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__HWOBS_CONTROL__HWOBS_ALL_ONE_MODE__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__HWOBS_CONTROL__HWOBS_ALL_ONE_MODE__ENABLED
 *
 * @BRIEF        hw observability ports are all set to 1 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__HWOBS_CONTROL__HWOBS_ALL_ONE_MODE__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__HWOBS_CONTROL__HWOBS_MACRO_ENABLE__DISABLED
 *
 * @BRIEF        hw observability ports from macros are gated and set to zero 
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__HWOBS_CONTROL__HWOBS_MACRO_ENABLE__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__HWOBS_CONTROL__HWOBS_MACRO_ENABLE__ENABLED
 *
 * @BRIEF        hw observability ports from macros are not gated - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__HWOBS_CONTROL__HWOBS_MACRO_ENABLE__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__BOOT_REG__BOOT_REG__SYSBOOT
 *
 * @BRIEF         Select boot source using sysboot pins after warm reset - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__BOOT_REG__BOOT_REG__SYSBOOT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__BOOT_REG__BOOT_REG__INTERNALBOOT
 *
 * @BRIEF         Boot from internal memory after warm reset - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__BOOT_REG__BOOT_REG__INTERNALBOOT 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__SEC_TAP__TAPENABLE__DIS
 *
 * @BRIEF        DAP TAP controller is disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__SEC_TAP__TAPENABLE__DIS  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__SEC_TAP__TAPENABLE__ENA
 *
 * @BRIEF        DAP TAP controller is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__SEC_TAP__TAPENABLE__ENA  0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__HW_DBG_MUX_CTRL__HW_DBG_MUX_CTRL__LOWER_BITS_ENABLE
 *
 * @BRIEF        Internal 15 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__HW_DBG_MUX_CTRL__HW_DBG_MUX_CTRL__LOWER_BITS_ENABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__HW_DBG_MUX_CTRL__HW_DBG_MUX_CTRL__HIGHER_BITS_ENABLE
 *
 * @BRIEF         Internal bits 31 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__HW_DBG_MUX_CTRL__HW_DBG_MUX_CTRL__HIGHER_BITS_ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__DEBUG_PLL_SEL__DEBUG_PLL_SEL__DISABLED
 *
 * @BRIEF         Software Debug disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__DEBUG_PLL_SEL__DEBUG_PLL_SEL__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__DEBUG_PLL_SEL__DEBUG_PLL_SEL__ENABLED
 *
 * @BRIEF         Software Debug Enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__DEBUG_PLL_SEL__DEBUG_PLL_SEL__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__DEBUG_PLL_SEL__DEBUG_PLL_SEL__COREDPLL
 *
 * @BRIEF          Core DPLL Selected for Software Debug - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__DEBUG_PLL_SEL__DEBUG_PLL_SEL__COREDPLL 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__DEBUG_PLL_SEL__DEBUG_PLL_SEL__PERIDPLL
 *
 * @BRIEF          Peri DPLL Selected for software Debug - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__DEBUG_PLL_SEL__DEBUG_PLL_SEL__PERIDPLL 0x5ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__DEBUG_PLL_SEL__DEBUG_PLL_SEL__ABEDPLL
 *
 * @BRIEF         ABE DPLL Selected for software Debug - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__DEBUG_PLL_SEL__DEBUG_PLL_SEL__ABEDPLL 0x7ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__DEBUG_PLL_SEL__DEBUG_PLL_SEL__UNIPRODPLL
 *
 * @BRIEF         Unipro DPLL Selected for software Debug - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__DEBUG_PLL_SEL__DEBUG_PLL_SEL__UNIPRODPLL 0x9ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__DEBUG_PLL_SEL__DEBUG_PLL_SEL__HDMIDPLL
 *
 * @BRIEF         HDMI DPLL Selected for software Debug - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__DEBUG_PLL_SEL__DEBUG_PLL_SEL__HDMIDPLL 0xBul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__DEBUG_PLL_SEL__DEBUG_PLL_SEL__IVADPLL
 *
 * @BRIEF         IVA PLL Selected for Software Debug - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__DEBUG_PLL_SEL__DEBUG_PLL_SEL__IVADPLL 0xDul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__DEBUG_PLL_REG1__BRW__DISABLED
 *
 * @BRIEF         Test Mode disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__DEBUG_PLL_REG1__BRW__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__DEBUG_PLL_REG1__BRW__ENABLED
 *
 * @BRIEF         Test Mode Enabled for selected PLL - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__DEBUG_PLL_REG1__BRW__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__DEBUG_PLL_REG1__BADDR_9__UNUSED
 *
 * @BRIEF         Not used - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__DEBUG_PLL_REG1__BADDR_9__UNUSED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__DEBUG_PLL_REG1__BADDR_9__RESET
 *
 * @BRIEF         Synchronous reset for DPLL - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__DEBUG_PLL_REG1__BADDR_9__RESET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__DSS_DSI1_TE__DSS_DSI1_TE1__DISABLED
 *
 * @BRIEF         Tearing effect for second channel disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__DSS_DSI1_TE__DSS_DSI1_TE1__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__DSS_DSI1_TE__DSS_DSI1_TE1__ENABLED
 *
 * @BRIEF         Tearing effect for second channel disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__DSS_DSI1_TE__DSS_DSI1_TE1__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__DSS_DSI1_TE__DSS_DSI1_TE0__DISABLED
 *
 * @BRIEF         Tearing effect for first channel disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__DSS_DSI1_TE__DSS_DSI1_TE0__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__DSS_DSI1_TE__DSS_DSI1_TE0__ENABLED
 *
 * @BRIEF         Tearing effect for first channel disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__DSS_DSI1_TE__DSS_DSI1_TE0__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I0
 *
 * @BRIEF        hwobs_sdma_dma_req_0  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I0 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I1
 *
 * @BRIEF        hwobs_sdma_dma_req_1  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I2
 *
 * @BRIEF        hwobs_sdma_dma_req_2  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I2 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I3
 *
 * @BRIEF        hwobs_sdma_dma_req_3  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I3 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I4
 *
 * @BRIEF        hwobs_sdma_dma_req_4  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I4 0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I5
 *
 * @BRIEF        hwobs_sdma_dma_req_5  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I5 0x5ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I6
 *
 * @BRIEF        hwobs_sdma_dma_req_6  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I6 0x6ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I7
 *
 * @BRIEF        hwobs_sdma_dma_req_7  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I7 0x7ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I8
 *
 * @BRIEF        hwobs_sdma_dma_req_8  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I8 0x8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I9
 *
 * @BRIEF        hwobs_sdma_dma_req_9  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I9 0x9ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I10
 *
 * @BRIEF        hwobs_sdma_dma_req_10  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I10 0xAul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I11
 *
 * @BRIEF        hwobs_sdma_dma_req_11  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I11 0xBul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I12
 *
 * @BRIEF        hwobs_sdma_dma_req_12  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I12 0xCul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I13
 *
 * @BRIEF        hwobs_sdma_dma_req_13  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I13 0xDul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I14
 *
 * @BRIEF        hwobs_sdma_dma_req_14  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I14 0xEul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I15
 *
 * @BRIEF        hwobs_sdma_dma_req_15  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I15 0xFul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I16
 *
 * @BRIEF        hwobs_sdma_dma_req_16  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I16 0x10ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I17
 *
 * @BRIEF        hwobs_sdma_dma_req_17  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I17 0x11ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I18
 *
 * @BRIEF        hwobs_sdma_dma_req_18  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I18 0x12ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I19
 *
 * @BRIEF        hwobs_sdma_dma_req_19  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I19 0x13ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I20
 *
 * @BRIEF        hwobs_sdma_dma_req_20  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I20 0x14ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I21
 *
 * @BRIEF        hwobs_sdma_dma_req_21  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I21 0x15ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I22
 *
 * @BRIEF        hwobs_sdma_dma_req_22  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I22 0x16ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I23
 *
 * @BRIEF        hwobs_sdma_dma_req_23  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I23 0x17ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I24
 *
 * @BRIEF        hwobs_sdma_dma_req_24  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I24 0x18ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I25
 *
 * @BRIEF        hwobs_sdma_dma_req_25  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I25 0x19ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I26
 *
 * @BRIEF        hwobs_sdma_dma_req_26  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I26 0x1Aul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I27
 *
 * @BRIEF        hwobs_sdma_dma_req_27  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I27 0x1Bul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I28
 *
 * @BRIEF        hwobs_sdma_dma_req_28  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I28 0x1Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I29
 *
 * @BRIEF        hwobs_sdma_dma_req_29  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I29 0x1Dul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I30
 *
 * @BRIEF        hwobs_sdma_dma_req_30  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I30 0x1Eul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I31
 *
 * @BRIEF        hwobs_sdma_dma_req_31  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I31 0x1Ful

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I32
 *
 * @BRIEF        hwobs_sdma_dma_req_32  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I32 0x20ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I33
 *
 * @BRIEF        hwobs_sdma_dma_req_33  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I33 0x21ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I34
 *
 * @BRIEF        hwobs_sdma_dma_req_34  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I34 0x22ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I35
 *
 * @BRIEF        hwobs_sdma_dma_req_35  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I35 0x23ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I36
 *
 * @BRIEF        hwobs_sdma_dma_req_36  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I36 0x24ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I37
 *
 * @BRIEF        hwobs_sdma_dma_req_37  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I37 0x25ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I38
 *
 * @BRIEF        hwobs_sdma_dma_req_38  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I38 0x26ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I39
 *
 * @BRIEF        hwobs_sdma_dma_req_39  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I39 0x27ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I40
 *
 * @BRIEF        hwobs_sdma_dma_req_40  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I40 0x28ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I41
 *
 * @BRIEF        hwobs_sdma_dma_req_41  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I41 0x29ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I42
 *
 * @BRIEF        hwobs_sdma_dma_req_42  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I42 0x2Aul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I43
 *
 * @BRIEF        hwobs_sdma_dma_req_43  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I43 0x2Bul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I44
 *
 * @BRIEF        hwobs_sdma_dma_req_44  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I44 0x2Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I45
 *
 * @BRIEF        hwobs_sdma_dma_req_45  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I45 0x2Dul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I46
 *
 * @BRIEF        hwobs_sdma_dma_req_46  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I46 0x2Eul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I47
 *
 * @BRIEF        hwobs_sdma_dma_req_47  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I47 0x2Ful

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I48
 *
 * @BRIEF        hwobs_sdma_dma_req_48  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I48 0x30ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I49
 *
 * @BRIEF        hwobs_sdma_dma_req_49  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I49 0x31ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I50
 *
 * @BRIEF        hwobs_sdma_dma_req_50  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I50 0x32ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I51
 *
 * @BRIEF        hwobs_sdma_dma_req_51  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I51 0x33ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I52
 *
 * @BRIEF        hwobs_sdma_dma_req_52  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I52 0x34ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I53
 *
 * @BRIEF        hwobs_sdma_dma_req_53  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I53 0x35ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I54
 *
 * @BRIEF        hwobs_sdma_dma_req_54  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I54 0x36ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I55
 *
 * @BRIEF        hwobs_sdma_dma_req_55  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I55 0x37ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I56
 *
 * @BRIEF        hwobs_sdma_dma_req_56  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I56 0x38ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I57
 *
 * @BRIEF        hwobs_sdma_dma_req_57  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I57 0x39ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I58
 *
 * @BRIEF        hwobs_sdma_dma_req_58  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I58 0x3Aul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I59
 *
 * @BRIEF        hwobs_sdma_dma_req_59  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I59 0x3Bul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I60
 *
 * @BRIEF        hwobs_sdma_dma_req_60  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I60 0x3Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I61
 *
 * @BRIEF        hwobs_sdma_dma_req_61  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I61 0x3Dul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I62
 *
 * @BRIEF        hwobs_sdma_dma_req_62  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I62 0x3Eul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I63
 *
 * @BRIEF        hwobs_sdma_dma_req_63  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I63 0x3Ful

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I64
 *
 * @BRIEF        hwobs_sdma_dma_req_64  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I64 0x40ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I65
 *
 * @BRIEF        hwobs_sdma_dma_req_65  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I65 0x41ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I66
 *
 * @BRIEF        hwobs_sdma_dma_req_66  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I66 0x42ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I67
 *
 * @BRIEF        hwobs_sdma_dma_req_67  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I67 0x43ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I68
 *
 * @BRIEF        hwobs_sdma_dma_req_68  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I68 0x44ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I69
 *
 * @BRIEF        hwobs_sdma_dma_req_69  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I69 0x45ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I70
 *
 * @BRIEF        hwobs_sdma_dma_req_70  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I70 0x46ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I71
 *
 * @BRIEF        hwobs_sdma_dma_req_71  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I71 0x47ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I72
 *
 * @BRIEF        hwobs_sdma_dma_req_72  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I72 0x48ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I73
 *
 * @BRIEF        hwobs_sdma_dma_req_73  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I73 0x49ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I74
 *
 * @BRIEF        hwobs_sdma_dma_req_74  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I74 0x4Aul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I75
 *
 * @BRIEF        hwobs_sdma_dma_req_75  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I75 0x4Bul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I76
 *
 * @BRIEF        hwobs_sdma_dma_req_76  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I76 0x4Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I77
 *
 * @BRIEF        hwobs_sdma_dma_req_77  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I77 0x4Dul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I78
 *
 * @BRIEF        hwobs_sdma_dma_req_78  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I78 0x4Eul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I79
 *
 * @BRIEF        hwobs_sdma_dma_req_79  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I79 0x4Ful

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I80
 *
 * @BRIEF        hwobs_sdma_dma_req_80  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I80 0x50ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I81
 *
 * @BRIEF        hwobs_sdma_dma_req_81  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I81 0x51ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I82
 *
 * @BRIEF        hwobs_sdma_dma_req_82  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I82 0x52ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I83
 *
 * @BRIEF        hwobs_sdma_dma_req_83  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I83 0x53ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I84
 *
 * @BRIEF        hwobs_sdma_dma_req_84  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I84 0x54ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I85
 *
 * @BRIEF        hwobs_sdma_dma_req_85  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I85 0x55ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I86
 *
 * @BRIEF        hwobs_sdma_dma_req_86  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I86 0x56ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I87
 *
 * @BRIEF        hwobs_sdma_dma_req_87  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I87 0x57ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I88
 *
 * @BRIEF        hwobs_sdma_dma_req_88  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I88 0x58ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I89
 *
 * @BRIEF        hwobs_sdma_dma_req_89  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I89 0x59ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I90
 *
 * @BRIEF        hwobs_sdma_dma_req_90  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I90 0x5Aul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I91
 *
 * @BRIEF        hwobs_sdma_dma_req_91  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I91 0x5Bul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I92
 *
 * @BRIEF        hwobs_sdma_dma_req_92  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I92 0x5Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I93
 *
 * @BRIEF        hwobs_sdma_dma_req_93  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I93 0x5Dul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I94
 *
 * @BRIEF        hwobs_sdma_dma_req_94  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I94 0x5Eul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I95
 *
 * @BRIEF        hwobs_sdma_dma_req_95  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I95 0x5Ful

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I96
 *
 * @BRIEF        hwobs_sdma_dma_req_96  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I96 0x60ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I97
 *
 * @BRIEF        hwobs_sdma_dma_req_97  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I97 0x61ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I98
 *
 * @BRIEF        hwobs_sdma_dma_req_98  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I98 0x62ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I99
 *
 * @BRIEF        hwobs_sdma_dma_req_99  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I99 0x63ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I100
 *
 * @BRIEF        hwobs_sdma_dma_req_100  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I100 0x64ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I101
 *
 * @BRIEF        hwobs_sdma_dma_req_101  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I101 0x65ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I102
 *
 * @BRIEF        hwobs_sdma_dma_req_102  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I102 0x66ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I103
 *
 * @BRIEF        hwobs_sdma_dma_req_103  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I103 0x67ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I104
 *
 * @BRIEF        hwobs_sdma_dma_req_104  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I104 0x68ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I105
 *
 * @BRIEF        hwobs_sdma_dma_req_105  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I105 0x69ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I106
 *
 * @BRIEF        hwobs_sdma_dma_req_106  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I106 0x6Aul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I107
 *
 * @BRIEF        hwobs_sdma_dma_req_107  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I107 0x6Bul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I108
 *
 * @BRIEF        hwobs_sdma_dma_req_108  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I108 0x6Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I109
 *
 * @BRIEF        hwobs_sdma_dma_req_109  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I109 0x6Dul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I110
 *
 * @BRIEF        hwobs_sdma_dma_req_110  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I110 0x6Eul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I111
 *
 * @BRIEF        hwobs_sdma_dma_req_111  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I111 0x6Ful

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I112
 *
 * @BRIEF        hwobs_sdma_dma_req_112  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I112 0x70ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I113
 *
 * @BRIEF        hwobs_sdma_dma_req_113  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I113 0x71ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I114
 *
 * @BRIEF        hwobs_sdma_dma_req_114  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I114 0x72ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I115
 *
 * @BRIEF        hwobs_sdma_dma_req_115  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I115 0x73ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I116
 *
 * @BRIEF        hwobs_sdma_dma_req_116  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I116 0x74ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I117
 *
 * @BRIEF        hwobs_sdma_dma_req_117  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I117 0x75ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I118
 *
 * @BRIEF        hwobs_sdma_dma_req_118  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I118 0x76ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I119
 *
 * @BRIEF        hwobs_sdma_dma_req_119  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I119 0x77ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I120
 *
 * @BRIEF        hwobs_sdma_dma_req_120  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I120 0x78ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I121
 *
 * @BRIEF        hwobs_sdma_dma_req_121  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I121 0x79ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I122
 *
 * @BRIEF        hwobs_sdma_dma_req_122  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I122 0x7Aul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I123
 *
 * @BRIEF        hwobs_sdma_dma_req_123  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I123 0x7Bul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I124
 *
 * @BRIEF        hwobs_sdma_dma_req_124  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I124 0x7Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I125
 *
 * @BRIEF        hwobs_sdma_dma_req_125  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I125 0x7Dul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I126
 *
 * @BRIEF        hwobs_sdma_dma_req_126  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL0__MULT__MULT_I126 0x7Eul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I0
 *
 * @BRIEF        hwobs_sdma_dma_req_0  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I0 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I1
 *
 * @BRIEF        hwobs_sdma_dma_req_1  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I2
 *
 * @BRIEF        hwobs_sdma_dma_req_2  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I2 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I3
 *
 * @BRIEF        hwobs_sdma_dma_req_3  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I3 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I4
 *
 * @BRIEF        hwobs_sdma_dma_req_4  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I4 0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I5
 *
 * @BRIEF        hwobs_sdma_dma_req_5  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I5 0x5ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I6
 *
 * @BRIEF        hwobs_sdma_dma_req_6  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I6 0x6ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I7
 *
 * @BRIEF        hwobs_sdma_dma_req_7  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I7 0x7ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I8
 *
 * @BRIEF        hwobs_sdma_dma_req_8  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I8 0x8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I9
 *
 * @BRIEF        hwobs_sdma_dma_req_9  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I9 0x9ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I10
 *
 * @BRIEF        hwobs_sdma_dma_req_10  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I10 0xAul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I11
 *
 * @BRIEF        hwobs_sdma_dma_req_11  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I11 0xBul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I12
 *
 * @BRIEF        hwobs_sdma_dma_req_12  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I12 0xCul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I13
 *
 * @BRIEF        hwobs_sdma_dma_req_13  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I13 0xDul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I14
 *
 * @BRIEF        hwobs_sdma_dma_req_14  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I14 0xEul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I15
 *
 * @BRIEF        hwobs_sdma_dma_req_15  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I15 0xFul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I16
 *
 * @BRIEF        hwobs_sdma_dma_req_16  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I16 0x10ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I17
 *
 * @BRIEF        hwobs_sdma_dma_req_17  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I17 0x11ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I18
 *
 * @BRIEF        hwobs_sdma_dma_req_18  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I18 0x12ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I19
 *
 * @BRIEF        hwobs_sdma_dma_req_19  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I19 0x13ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I20
 *
 * @BRIEF        hwobs_sdma_dma_req_20  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I20 0x14ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I21
 *
 * @BRIEF        hwobs_sdma_dma_req_21  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I21 0x15ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I22
 *
 * @BRIEF        hwobs_sdma_dma_req_22  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I22 0x16ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I23
 *
 * @BRIEF        hwobs_sdma_dma_req_23  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I23 0x17ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I24
 *
 * @BRIEF        hwobs_sdma_dma_req_24  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I24 0x18ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I25
 *
 * @BRIEF        hwobs_sdma_dma_req_25  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I25 0x19ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I26
 *
 * @BRIEF        hwobs_sdma_dma_req_26  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I26 0x1Aul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I27
 *
 * @BRIEF        hwobs_sdma_dma_req_27  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I27 0x1Bul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I28
 *
 * @BRIEF        hwobs_sdma_dma_req_28  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I28 0x1Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I29
 *
 * @BRIEF        hwobs_sdma_dma_req_29  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I29 0x1Dul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I30
 *
 * @BRIEF        hwobs_sdma_dma_req_30  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I30 0x1Eul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I31
 *
 * @BRIEF        hwobs_sdma_dma_req_31  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I31 0x1Ful

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I32
 *
 * @BRIEF        hwobs_sdma_dma_req_32  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I32 0x20ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I33
 *
 * @BRIEF        hwobs_sdma_dma_req_33  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I33 0x21ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I34
 *
 * @BRIEF        hwobs_sdma_dma_req_34  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I34 0x22ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I35
 *
 * @BRIEF        hwobs_sdma_dma_req_35  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I35 0x23ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I36
 *
 * @BRIEF        hwobs_sdma_dma_req_36  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I36 0x24ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I37
 *
 * @BRIEF        hwobs_sdma_dma_req_37  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I37 0x25ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I38
 *
 * @BRIEF        hwobs_sdma_dma_req_38  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I38 0x26ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I39
 *
 * @BRIEF        hwobs_sdma_dma_req_39  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I39 0x27ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I40
 *
 * @BRIEF        hwobs_sdma_dma_req_40  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I40 0x28ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I41
 *
 * @BRIEF        hwobs_sdma_dma_req_41  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I41 0x29ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I42
 *
 * @BRIEF        hwobs_sdma_dma_req_42  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I42 0x2Aul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I43
 *
 * @BRIEF        hwobs_sdma_dma_req_43  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I43 0x2Bul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I44
 *
 * @BRIEF        hwobs_sdma_dma_req_44  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I44 0x2Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I45
 *
 * @BRIEF        hwobs_sdma_dma_req_45  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I45 0x2Dul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I46
 *
 * @BRIEF        hwobs_sdma_dma_req_46  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I46 0x2Eul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I47
 *
 * @BRIEF        hwobs_sdma_dma_req_47  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I47 0x2Ful

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I48
 *
 * @BRIEF        hwobs_sdma_dma_req_48  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I48 0x30ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I49
 *
 * @BRIEF        hwobs_sdma_dma_req_49  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I49 0x31ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I50
 *
 * @BRIEF        hwobs_sdma_dma_req_50  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I50 0x32ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I51
 *
 * @BRIEF        hwobs_sdma_dma_req_51  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I51 0x33ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I52
 *
 * @BRIEF        hwobs_sdma_dma_req_52  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I52 0x34ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I53
 *
 * @BRIEF        hwobs_sdma_dma_req_53  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I53 0x35ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I54
 *
 * @BRIEF        hwobs_sdma_dma_req_54  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I54 0x36ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I55
 *
 * @BRIEF        hwobs_sdma_dma_req_55  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I55 0x37ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I56
 *
 * @BRIEF        hwobs_sdma_dma_req_56  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I56 0x38ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I57
 *
 * @BRIEF        hwobs_sdma_dma_req_57  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I57 0x39ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I58
 *
 * @BRIEF        hwobs_sdma_dma_req_58  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I58 0x3Aul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I59
 *
 * @BRIEF        hwobs_sdma_dma_req_59  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I59 0x3Bul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I60
 *
 * @BRIEF        hwobs_sdma_dma_req_60  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I60 0x3Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I61
 *
 * @BRIEF        hwobs_sdma_dma_req_61  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I61 0x3Dul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I62
 *
 * @BRIEF        hwobs_sdma_dma_req_62  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I62 0x3Eul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I63
 *
 * @BRIEF        hwobs_sdma_dma_req_63  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I63 0x3Ful

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I64
 *
 * @BRIEF        hwobs_sdma_dma_req_64  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I64 0x40ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I65
 *
 * @BRIEF        hwobs_sdma_dma_req_65  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I65 0x41ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I66
 *
 * @BRIEF        hwobs_sdma_dma_req_66  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I66 0x42ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I67
 *
 * @BRIEF        hwobs_sdma_dma_req_67  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I67 0x43ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I68
 *
 * @BRIEF        hwobs_sdma_dma_req_68  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I68 0x44ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I69
 *
 * @BRIEF        hwobs_sdma_dma_req_69  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I69 0x45ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I70
 *
 * @BRIEF        hwobs_sdma_dma_req_70  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I70 0x46ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I71
 *
 * @BRIEF        hwobs_sdma_dma_req_71  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I71 0x47ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I72
 *
 * @BRIEF        hwobs_sdma_dma_req_72  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I72 0x48ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I73
 *
 * @BRIEF        hwobs_sdma_dma_req_73  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I73 0x49ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I74
 *
 * @BRIEF        hwobs_sdma_dma_req_74  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I74 0x4Aul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I75
 *
 * @BRIEF        hwobs_sdma_dma_req_75  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I75 0x4Bul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I76
 *
 * @BRIEF        hwobs_sdma_dma_req_76  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I76 0x4Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I77
 *
 * @BRIEF        hwobs_sdma_dma_req_77  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I77 0x4Dul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I78
 *
 * @BRIEF        hwobs_sdma_dma_req_78  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I78 0x4Eul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I79
 *
 * @BRIEF        hwobs_sdma_dma_req_79  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I79 0x4Ful

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I80
 *
 * @BRIEF        hwobs_sdma_dma_req_80  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I80 0x50ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I81
 *
 * @BRIEF        hwobs_sdma_dma_req_81  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I81 0x51ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I82
 *
 * @BRIEF        hwobs_sdma_dma_req_82  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I82 0x52ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I83
 *
 * @BRIEF        hwobs_sdma_dma_req_83  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I83 0x53ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I84
 *
 * @BRIEF        hwobs_sdma_dma_req_84  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I84 0x54ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I85
 *
 * @BRIEF        hwobs_sdma_dma_req_85  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I85 0x55ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I86
 *
 * @BRIEF        hwobs_sdma_dma_req_86  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I86 0x56ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I87
 *
 * @BRIEF        hwobs_sdma_dma_req_87  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I87 0x57ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I88
 *
 * @BRIEF        hwobs_sdma_dma_req_88  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I88 0x58ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I89
 *
 * @BRIEF        hwobs_sdma_dma_req_89  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I89 0x59ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I90
 *
 * @BRIEF        hwobs_sdma_dma_req_90  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I90 0x5Aul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I91
 *
 * @BRIEF        hwobs_sdma_dma_req_91  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I91 0x5Bul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I92
 *
 * @BRIEF        hwobs_sdma_dma_req_92  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I92 0x5Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I93
 *
 * @BRIEF        hwobs_sdma_dma_req_93  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I93 0x5Dul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I94
 *
 * @BRIEF        hwobs_sdma_dma_req_94  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I94 0x5Eul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I95
 *
 * @BRIEF        hwobs_sdma_dma_req_95  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I95 0x5Ful

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I96
 *
 * @BRIEF        hwobs_sdma_dma_req_96  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I96 0x60ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I97
 *
 * @BRIEF        hwobs_sdma_dma_req_97  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I97 0x61ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I98
 *
 * @BRIEF        hwobs_sdma_dma_req_98  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I98 0x62ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I99
 *
 * @BRIEF        hwobs_sdma_dma_req_99  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I99 0x63ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I100
 *
 * @BRIEF        hwobs_sdma_dma_req_100  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I100 0x64ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I101
 *
 * @BRIEF        hwobs_sdma_dma_req_101  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I101 0x65ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I102
 *
 * @BRIEF        hwobs_sdma_dma_req_102  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I102 0x66ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I103
 *
 * @BRIEF        hwobs_sdma_dma_req_103  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I103 0x67ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I104
 *
 * @BRIEF        hwobs_sdma_dma_req_104  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I104 0x68ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I105
 *
 * @BRIEF        hwobs_sdma_dma_req_105  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I105 0x69ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I106
 *
 * @BRIEF        hwobs_sdma_dma_req_106  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I106 0x6Aul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I107
 *
 * @BRIEF        hwobs_sdma_dma_req_107  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I107 0x6Bul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I108
 *
 * @BRIEF        hwobs_sdma_dma_req_108  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I108 0x6Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I109
 *
 * @BRIEF        hwobs_sdma_dma_req_109  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I109 0x6Dul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I110
 *
 * @BRIEF        hwobs_sdma_dma_req_110  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I110 0x6Eul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I111
 *
 * @BRIEF        hwobs_sdma_dma_req_111  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I111 0x6Ful

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I112
 *
 * @BRIEF        hwobs_sdma_dma_req_112  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I112 0x70ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I113
 *
 * @BRIEF        hwobs_sdma_dma_req_113  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I113 0x71ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I114
 *
 * @BRIEF        hwobs_sdma_dma_req_114  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I114 0x72ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I115
 *
 * @BRIEF        hwobs_sdma_dma_req_115  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I115 0x73ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I116
 *
 * @BRIEF        hwobs_sdma_dma_req_116  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I116 0x74ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I117
 *
 * @BRIEF        hwobs_sdma_dma_req_117  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I117 0x75ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I118
 *
 * @BRIEF        hwobs_sdma_dma_req_118  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I118 0x76ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I119
 *
 * @BRIEF        hwobs_sdma_dma_req_119  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I119 0x77ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I120
 *
 * @BRIEF        hwobs_sdma_dma_req_120  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I120 0x78ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I121
 *
 * @BRIEF        hwobs_sdma_dma_req_121  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I121 0x79ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I122
 *
 * @BRIEF        hwobs_sdma_dma_req_122  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I122 0x7Aul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I123
 *
 * @BRIEF        hwobs_sdma_dma_req_123  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I123 0x7Bul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I124
 *
 * @BRIEF        hwobs_sdma_dma_req_124  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I124 0x7Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I125
 *
 * @BRIEF        hwobs_sdma_dma_req_125  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I125 0x7Dul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I126
 *
 * @BRIEF        hwobs_sdma_dma_req_126  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL1__MULT__MULT_I126 0x7Eul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I0
 *
 * @BRIEF        hwobs_sdma_dma_req_0  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I0 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I1
 *
 * @BRIEF        hwobs_sdma_dma_req_1  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I2
 *
 * @BRIEF        hwobs_sdma_dma_req_2  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I2 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I3
 *
 * @BRIEF        hwobs_sdma_dma_req_3  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I3 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I4
 *
 * @BRIEF        hwobs_sdma_dma_req_4  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I4 0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I5
 *
 * @BRIEF        hwobs_sdma_dma_req_5  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I5 0x5ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I6
 *
 * @BRIEF        hwobs_sdma_dma_req_6  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I6 0x6ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I7
 *
 * @BRIEF        hwobs_sdma_dma_req_7  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I7 0x7ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I8
 *
 * @BRIEF        hwobs_sdma_dma_req_8  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I8 0x8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I9
 *
 * @BRIEF        hwobs_sdma_dma_req_9  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I9 0x9ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I10
 *
 * @BRIEF        hwobs_sdma_dma_req_10  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I10 0xAul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I11
 *
 * @BRIEF        hwobs_sdma_dma_req_11  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I11 0xBul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I12
 *
 * @BRIEF        hwobs_sdma_dma_req_12  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I12 0xCul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I13
 *
 * @BRIEF        hwobs_sdma_dma_req_13  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I13 0xDul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I14
 *
 * @BRIEF        hwobs_sdma_dma_req_14  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I14 0xEul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I15
 *
 * @BRIEF        hwobs_sdma_dma_req_15  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I15 0xFul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I16
 *
 * @BRIEF        hwobs_sdma_dma_req_16  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I16 0x10ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I17
 *
 * @BRIEF        hwobs_sdma_dma_req_17  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I17 0x11ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I18
 *
 * @BRIEF        hwobs_sdma_dma_req_18  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I18 0x12ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I19
 *
 * @BRIEF        hwobs_sdma_dma_req_19  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I19 0x13ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I20
 *
 * @BRIEF        hwobs_sdma_dma_req_20  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I20 0x14ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I21
 *
 * @BRIEF        hwobs_sdma_dma_req_21  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I21 0x15ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I22
 *
 * @BRIEF        hwobs_sdma_dma_req_22  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I22 0x16ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I23
 *
 * @BRIEF        hwobs_sdma_dma_req_23  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I23 0x17ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I24
 *
 * @BRIEF        hwobs_sdma_dma_req_24  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I24 0x18ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I25
 *
 * @BRIEF        hwobs_sdma_dma_req_25  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I25 0x19ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I26
 *
 * @BRIEF        hwobs_sdma_dma_req_26  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I26 0x1Aul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I27
 *
 * @BRIEF        hwobs_sdma_dma_req_27  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I27 0x1Bul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I28
 *
 * @BRIEF        hwobs_sdma_dma_req_28  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I28 0x1Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I29
 *
 * @BRIEF        hwobs_sdma_dma_req_29  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I29 0x1Dul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I30
 *
 * @BRIEF        hwobs_sdma_dma_req_30  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I30 0x1Eul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I31
 *
 * @BRIEF        hwobs_sdma_dma_req_31  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I31 0x1Ful

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I32
 *
 * @BRIEF        hwobs_sdma_dma_req_32  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I32 0x20ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I33
 *
 * @BRIEF        hwobs_sdma_dma_req_33  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I33 0x21ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I34
 *
 * @BRIEF        hwobs_sdma_dma_req_34  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I34 0x22ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I35
 *
 * @BRIEF        hwobs_sdma_dma_req_35  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I35 0x23ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I36
 *
 * @BRIEF        hwobs_sdma_dma_req_36  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I36 0x24ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I37
 *
 * @BRIEF        hwobs_sdma_dma_req_37  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I37 0x25ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I38
 *
 * @BRIEF        hwobs_sdma_dma_req_38  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I38 0x26ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I39
 *
 * @BRIEF        hwobs_sdma_dma_req_39  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I39 0x27ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I40
 *
 * @BRIEF        hwobs_sdma_dma_req_40  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I40 0x28ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I41
 *
 * @BRIEF        hwobs_sdma_dma_req_41  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I41 0x29ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I42
 *
 * @BRIEF        hwobs_sdma_dma_req_42  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I42 0x2Aul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I43
 *
 * @BRIEF        hwobs_sdma_dma_req_43  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I43 0x2Bul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I44
 *
 * @BRIEF        hwobs_sdma_dma_req_44  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I44 0x2Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I45
 *
 * @BRIEF        hwobs_sdma_dma_req_45  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I45 0x2Dul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I46
 *
 * @BRIEF        hwobs_sdma_dma_req_46  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I46 0x2Eul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I47
 *
 * @BRIEF        hwobs_sdma_dma_req_47  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I47 0x2Ful

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I48
 *
 * @BRIEF        hwobs_sdma_dma_req_48  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I48 0x30ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I49
 *
 * @BRIEF        hwobs_sdma_dma_req_49  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I49 0x31ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I50
 *
 * @BRIEF        hwobs_sdma_dma_req_50  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I50 0x32ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I51
 *
 * @BRIEF        hwobs_sdma_dma_req_51  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I51 0x33ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I52
 *
 * @BRIEF        hwobs_sdma_dma_req_52  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I52 0x34ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I53
 *
 * @BRIEF        hwobs_sdma_dma_req_53  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I53 0x35ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I54
 *
 * @BRIEF        hwobs_sdma_dma_req_54  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I54 0x36ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I55
 *
 * @BRIEF        hwobs_sdma_dma_req_55  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I55 0x37ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I56
 *
 * @BRIEF        hwobs_sdma_dma_req_56  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I56 0x38ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I57
 *
 * @BRIEF        hwobs_sdma_dma_req_57  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I57 0x39ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I58
 *
 * @BRIEF        hwobs_sdma_dma_req_58  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I58 0x3Aul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I59
 *
 * @BRIEF        hwobs_sdma_dma_req_59  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I59 0x3Bul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I60
 *
 * @BRIEF        hwobs_sdma_dma_req_60  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I60 0x3Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I61
 *
 * @BRIEF        hwobs_sdma_dma_req_61  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I61 0x3Dul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I62
 *
 * @BRIEF        hwobs_sdma_dma_req_62  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I62 0x3Eul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I63
 *
 * @BRIEF        hwobs_sdma_dma_req_63  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I63 0x3Ful

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I64
 *
 * @BRIEF        hwobs_sdma_dma_req_64  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I64 0x40ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I65
 *
 * @BRIEF        hwobs_sdma_dma_req_65  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I65 0x41ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I66
 *
 * @BRIEF        hwobs_sdma_dma_req_66  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I66 0x42ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I67
 *
 * @BRIEF        hwobs_sdma_dma_req_67  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I67 0x43ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I68
 *
 * @BRIEF        hwobs_sdma_dma_req_68  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I68 0x44ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I69
 *
 * @BRIEF        hwobs_sdma_dma_req_69  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I69 0x45ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I70
 *
 * @BRIEF        hwobs_sdma_dma_req_70  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I70 0x46ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I71
 *
 * @BRIEF        hwobs_sdma_dma_req_71  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I71 0x47ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I72
 *
 * @BRIEF        hwobs_sdma_dma_req_72  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I72 0x48ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I73
 *
 * @BRIEF        hwobs_sdma_dma_req_73  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I73 0x49ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I74
 *
 * @BRIEF        hwobs_sdma_dma_req_74  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I74 0x4Aul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I75
 *
 * @BRIEF        hwobs_sdma_dma_req_75  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I75 0x4Bul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I76
 *
 * @BRIEF        hwobs_sdma_dma_req_76  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I76 0x4Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I77
 *
 * @BRIEF        hwobs_sdma_dma_req_77  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I77 0x4Dul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I78
 *
 * @BRIEF        hwobs_sdma_dma_req_78  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I78 0x4Eul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I79
 *
 * @BRIEF        hwobs_sdma_dma_req_79  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I79 0x4Ful

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I80
 *
 * @BRIEF        hwobs_sdma_dma_req_80  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I80 0x50ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I81
 *
 * @BRIEF        hwobs_sdma_dma_req_81  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I81 0x51ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I82
 *
 * @BRIEF        hwobs_sdma_dma_req_82  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I82 0x52ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I83
 *
 * @BRIEF        hwobs_sdma_dma_req_83  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I83 0x53ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I84
 *
 * @BRIEF        hwobs_sdma_dma_req_84  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I84 0x54ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I85
 *
 * @BRIEF        hwobs_sdma_dma_req_85  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I85 0x55ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I86
 *
 * @BRIEF        hwobs_sdma_dma_req_86  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I86 0x56ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I87
 *
 * @BRIEF        hwobs_sdma_dma_req_87  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I87 0x57ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I88
 *
 * @BRIEF        hwobs_sdma_dma_req_88  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I88 0x58ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I89
 *
 * @BRIEF        hwobs_sdma_dma_req_89  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I89 0x59ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I90
 *
 * @BRIEF        hwobs_sdma_dma_req_90  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I90 0x5Aul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I91
 *
 * @BRIEF        hwobs_sdma_dma_req_91  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I91 0x5Bul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I92
 *
 * @BRIEF        hwobs_sdma_dma_req_92  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I92 0x5Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I93
 *
 * @BRIEF        hwobs_sdma_dma_req_93  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I93 0x5Dul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I94
 *
 * @BRIEF        hwobs_sdma_dma_req_94  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I94 0x5Eul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I95
 *
 * @BRIEF        hwobs_sdma_dma_req_95  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I95 0x5Ful

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I96
 *
 * @BRIEF        hwobs_sdma_dma_req_96  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I96 0x60ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I97
 *
 * @BRIEF        hwobs_sdma_dma_req_97  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I97 0x61ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I98
 *
 * @BRIEF        hwobs_sdma_dma_req_98  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I98 0x62ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I99
 *
 * @BRIEF        hwobs_sdma_dma_req_99  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I99 0x63ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I100
 *
 * @BRIEF        hwobs_sdma_dma_req_100  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I100 0x64ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I101
 *
 * @BRIEF        hwobs_sdma_dma_req_101  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I101 0x65ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I102
 *
 * @BRIEF        hwobs_sdma_dma_req_102  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I102 0x66ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I103
 *
 * @BRIEF        hwobs_sdma_dma_req_103  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I103 0x67ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I104
 *
 * @BRIEF        hwobs_sdma_dma_req_104  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I104 0x68ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I105
 *
 * @BRIEF        hwobs_sdma_dma_req_105  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I105 0x69ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I106
 *
 * @BRIEF        hwobs_sdma_dma_req_106  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I106 0x6Aul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I107
 *
 * @BRIEF        hwobs_sdma_dma_req_107  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I107 0x6Bul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I108
 *
 * @BRIEF        hwobs_sdma_dma_req_108  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I108 0x6Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I109
 *
 * @BRIEF        hwobs_sdma_dma_req_109  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I109 0x6Dul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I110
 *
 * @BRIEF        hwobs_sdma_dma_req_110  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I110 0x6Eul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I111
 *
 * @BRIEF        hwobs_sdma_dma_req_111  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I111 0x6Ful

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I112
 *
 * @BRIEF        hwobs_sdma_dma_req_112  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I112 0x70ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I113
 *
 * @BRIEF        hwobs_sdma_dma_req_113  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I113 0x71ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I114
 *
 * @BRIEF        hwobs_sdma_dma_req_114  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I114 0x72ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I115
 *
 * @BRIEF        hwobs_sdma_dma_req_115  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I115 0x73ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I116
 *
 * @BRIEF        hwobs_sdma_dma_req_116  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I116 0x74ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I117
 *
 * @BRIEF        hwobs_sdma_dma_req_117  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I117 0x75ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I118
 *
 * @BRIEF        hwobs_sdma_dma_req_118  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I118 0x76ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I119
 *
 * @BRIEF        hwobs_sdma_dma_req_119  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I119 0x77ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I120
 *
 * @BRIEF        hwobs_sdma_dma_req_120  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I120 0x78ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I121
 *
 * @BRIEF        hwobs_sdma_dma_req_121  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I121 0x79ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I122
 *
 * @BRIEF        hwobs_sdma_dma_req_122  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I122 0x7Aul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I123
 *
 * @BRIEF        hwobs_sdma_dma_req_123  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I123 0x7Bul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I124
 *
 * @BRIEF        hwobs_sdma_dma_req_124  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I124 0x7Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I125
 *
 * @BRIEF        hwobs_sdma_dma_req_125  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I125 0x7Dul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I126
 *
 * @BRIEF        hwobs_sdma_dma_req_126  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL2__MULT__MULT_I126 0x7Eul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I0
 *
 * @BRIEF        hwobs_sdma_dma_req_0  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I0 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I1
 *
 * @BRIEF        hwobs_sdma_dma_req_1  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I2
 *
 * @BRIEF        hwobs_sdma_dma_req_2  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I2 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I3
 *
 * @BRIEF        hwobs_sdma_dma_req_3  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I3 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I4
 *
 * @BRIEF        hwobs_sdma_dma_req_4  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I4 0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I5
 *
 * @BRIEF        hwobs_sdma_dma_req_5  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I5 0x5ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I6
 *
 * @BRIEF        hwobs_sdma_dma_req_6  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I6 0x6ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I7
 *
 * @BRIEF        hwobs_sdma_dma_req_7  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I7 0x7ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I8
 *
 * @BRIEF        hwobs_sdma_dma_req_8  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I8 0x8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I9
 *
 * @BRIEF        hwobs_sdma_dma_req_9  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I9 0x9ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I10
 *
 * @BRIEF        hwobs_sdma_dma_req_10  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I10 0xAul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I11
 *
 * @BRIEF        hwobs_sdma_dma_req_11  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I11 0xBul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I12
 *
 * @BRIEF        hwobs_sdma_dma_req_12  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I12 0xCul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I13
 *
 * @BRIEF        hwobs_sdma_dma_req_13  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I13 0xDul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I14
 *
 * @BRIEF        hwobs_sdma_dma_req_14  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I14 0xEul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I15
 *
 * @BRIEF        hwobs_sdma_dma_req_15  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I15 0xFul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I16
 *
 * @BRIEF        hwobs_sdma_dma_req_16  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I16 0x10ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I17
 *
 * @BRIEF        hwobs_sdma_dma_req_17  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I17 0x11ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I18
 *
 * @BRIEF        hwobs_sdma_dma_req_18  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I18 0x12ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I19
 *
 * @BRIEF        hwobs_sdma_dma_req_19  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I19 0x13ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I20
 *
 * @BRIEF        hwobs_sdma_dma_req_20  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I20 0x14ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I21
 *
 * @BRIEF        hwobs_sdma_dma_req_21  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I21 0x15ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I22
 *
 * @BRIEF        hwobs_sdma_dma_req_22  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I22 0x16ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I23
 *
 * @BRIEF        hwobs_sdma_dma_req_23  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I23 0x17ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I24
 *
 * @BRIEF        hwobs_sdma_dma_req_24  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I24 0x18ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I25
 *
 * @BRIEF        hwobs_sdma_dma_req_25  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I25 0x19ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I26
 *
 * @BRIEF        hwobs_sdma_dma_req_26  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I26 0x1Aul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I27
 *
 * @BRIEF        hwobs_sdma_dma_req_27  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I27 0x1Bul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I28
 *
 * @BRIEF        hwobs_sdma_dma_req_28  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I28 0x1Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I29
 *
 * @BRIEF        hwobs_sdma_dma_req_29  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I29 0x1Dul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I30
 *
 * @BRIEF        hwobs_sdma_dma_req_30  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I30 0x1Eul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I31
 *
 * @BRIEF        hwobs_sdma_dma_req_31  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I31 0x1Ful

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I32
 *
 * @BRIEF        hwobs_sdma_dma_req_32  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I32 0x20ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I33
 *
 * @BRIEF        hwobs_sdma_dma_req_33  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I33 0x21ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I34
 *
 * @BRIEF        hwobs_sdma_dma_req_34  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I34 0x22ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I35
 *
 * @BRIEF        hwobs_sdma_dma_req_35  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I35 0x23ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I36
 *
 * @BRIEF        hwobs_sdma_dma_req_36  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I36 0x24ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I37
 *
 * @BRIEF        hwobs_sdma_dma_req_37  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I37 0x25ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I38
 *
 * @BRIEF        hwobs_sdma_dma_req_38  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I38 0x26ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I39
 *
 * @BRIEF        hwobs_sdma_dma_req_39  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I39 0x27ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I40
 *
 * @BRIEF        hwobs_sdma_dma_req_40  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I40 0x28ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I41
 *
 * @BRIEF        hwobs_sdma_dma_req_41  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I41 0x29ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I42
 *
 * @BRIEF        hwobs_sdma_dma_req_42  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I42 0x2Aul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I43
 *
 * @BRIEF        hwobs_sdma_dma_req_43  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I43 0x2Bul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I44
 *
 * @BRIEF        hwobs_sdma_dma_req_44  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I44 0x2Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I45
 *
 * @BRIEF        hwobs_sdma_dma_req_45  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I45 0x2Dul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I46
 *
 * @BRIEF        hwobs_sdma_dma_req_46  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I46 0x2Eul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I47
 *
 * @BRIEF        hwobs_sdma_dma_req_47  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I47 0x2Ful

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I48
 *
 * @BRIEF        hwobs_sdma_dma_req_48  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I48 0x30ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I49
 *
 * @BRIEF        hwobs_sdma_dma_req_49  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I49 0x31ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I50
 *
 * @BRIEF        hwobs_sdma_dma_req_50  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I50 0x32ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I51
 *
 * @BRIEF        hwobs_sdma_dma_req_51  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I51 0x33ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I52
 *
 * @BRIEF        hwobs_sdma_dma_req_52  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I52 0x34ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I53
 *
 * @BRIEF        hwobs_sdma_dma_req_53  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I53 0x35ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I54
 *
 * @BRIEF        hwobs_sdma_dma_req_54  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I54 0x36ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I55
 *
 * @BRIEF        hwobs_sdma_dma_req_55  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I55 0x37ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I56
 *
 * @BRIEF        hwobs_sdma_dma_req_56  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I56 0x38ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I57
 *
 * @BRIEF        hwobs_sdma_dma_req_57  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I57 0x39ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I58
 *
 * @BRIEF        hwobs_sdma_dma_req_58  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I58 0x3Aul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I59
 *
 * @BRIEF        hwobs_sdma_dma_req_59  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I59 0x3Bul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I60
 *
 * @BRIEF        hwobs_sdma_dma_req_60  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I60 0x3Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I61
 *
 * @BRIEF        hwobs_sdma_dma_req_61  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I61 0x3Dul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I62
 *
 * @BRIEF        hwobs_sdma_dma_req_62  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I62 0x3Eul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I63
 *
 * @BRIEF        hwobs_sdma_dma_req_63  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I63 0x3Ful

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I64
 *
 * @BRIEF        hwobs_sdma_dma_req_64  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I64 0x40ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I65
 *
 * @BRIEF        hwobs_sdma_dma_req_65  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I65 0x41ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I66
 *
 * @BRIEF        hwobs_sdma_dma_req_66  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I66 0x42ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I67
 *
 * @BRIEF        hwobs_sdma_dma_req_67  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I67 0x43ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I68
 *
 * @BRIEF        hwobs_sdma_dma_req_68  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I68 0x44ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I69
 *
 * @BRIEF        hwobs_sdma_dma_req_69  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I69 0x45ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I70
 *
 * @BRIEF        hwobs_sdma_dma_req_70  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I70 0x46ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I71
 *
 * @BRIEF        hwobs_sdma_dma_req_71  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I71 0x47ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I72
 *
 * @BRIEF        hwobs_sdma_dma_req_72  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I72 0x48ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I73
 *
 * @BRIEF        hwobs_sdma_dma_req_73  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I73 0x49ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I74
 *
 * @BRIEF        hwobs_sdma_dma_req_74  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I74 0x4Aul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I75
 *
 * @BRIEF        hwobs_sdma_dma_req_75  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I75 0x4Bul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I76
 *
 * @BRIEF        hwobs_sdma_dma_req_76  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I76 0x4Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I77
 *
 * @BRIEF        hwobs_sdma_dma_req_77  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I77 0x4Dul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I78
 *
 * @BRIEF        hwobs_sdma_dma_req_78  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I78 0x4Eul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I79
 *
 * @BRIEF        hwobs_sdma_dma_req_79  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I79 0x4Ful

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I80
 *
 * @BRIEF        hwobs_sdma_dma_req_80  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I80 0x50ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I81
 *
 * @BRIEF        hwobs_sdma_dma_req_81  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I81 0x51ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I82
 *
 * @BRIEF        hwobs_sdma_dma_req_82  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I82 0x52ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I83
 *
 * @BRIEF        hwobs_sdma_dma_req_83  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I83 0x53ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I84
 *
 * @BRIEF        hwobs_sdma_dma_req_84  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I84 0x54ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I85
 *
 * @BRIEF        hwobs_sdma_dma_req_85  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I85 0x55ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I86
 *
 * @BRIEF        hwobs_sdma_dma_req_86  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I86 0x56ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I87
 *
 * @BRIEF        hwobs_sdma_dma_req_87  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I87 0x57ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I88
 *
 * @BRIEF        hwobs_sdma_dma_req_88  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I88 0x58ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I89
 *
 * @BRIEF        hwobs_sdma_dma_req_89  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I89 0x59ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I90
 *
 * @BRIEF        hwobs_sdma_dma_req_90  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I90 0x5Aul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I91
 *
 * @BRIEF        hwobs_sdma_dma_req_91  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I91 0x5Bul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I92
 *
 * @BRIEF        hwobs_sdma_dma_req_92  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I92 0x5Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I93
 *
 * @BRIEF        hwobs_sdma_dma_req_93  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I93 0x5Dul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I94
 *
 * @BRIEF        hwobs_sdma_dma_req_94  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I94 0x5Eul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I95
 *
 * @BRIEF        hwobs_sdma_dma_req_95  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I95 0x5Ful

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I96
 *
 * @BRIEF        hwobs_sdma_dma_req_96  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I96 0x60ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I97
 *
 * @BRIEF        hwobs_sdma_dma_req_97  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I97 0x61ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I98
 *
 * @BRIEF        hwobs_sdma_dma_req_98  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I98 0x62ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I99
 *
 * @BRIEF        hwobs_sdma_dma_req_99  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I99 0x63ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I100
 *
 * @BRIEF        hwobs_sdma_dma_req_100  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I100 0x64ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I101
 *
 * @BRIEF        hwobs_sdma_dma_req_101  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I101 0x65ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I102
 *
 * @BRIEF        hwobs_sdma_dma_req_102  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I102 0x66ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I103
 *
 * @BRIEF        hwobs_sdma_dma_req_103  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I103 0x67ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I104
 *
 * @BRIEF        hwobs_sdma_dma_req_104  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I104 0x68ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I105
 *
 * @BRIEF        hwobs_sdma_dma_req_105  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I105 0x69ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I106
 *
 * @BRIEF        hwobs_sdma_dma_req_106  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I106 0x6Aul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I107
 *
 * @BRIEF        hwobs_sdma_dma_req_107  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I107 0x6Bul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I108
 *
 * @BRIEF        hwobs_sdma_dma_req_108  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I108 0x6Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I109
 *
 * @BRIEF        hwobs_sdma_dma_req_109  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I109 0x6Dul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I110
 *
 * @BRIEF        hwobs_sdma_dma_req_110  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I110 0x6Eul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I111
 *
 * @BRIEF        hwobs_sdma_dma_req_111  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I111 0x6Ful

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I112
 *
 * @BRIEF        hwobs_sdma_dma_req_112  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I112 0x70ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I113
 *
 * @BRIEF        hwobs_sdma_dma_req_113  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I113 0x71ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I114
 *
 * @BRIEF        hwobs_sdma_dma_req_114  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I114 0x72ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I115
 *
 * @BRIEF        hwobs_sdma_dma_req_115  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I115 0x73ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I116
 *
 * @BRIEF        hwobs_sdma_dma_req_116  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I116 0x74ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I117
 *
 * @BRIEF        hwobs_sdma_dma_req_117  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I117 0x75ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I118
 *
 * @BRIEF        hwobs_sdma_dma_req_118  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I118 0x76ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I119
 *
 * @BRIEF        hwobs_sdma_dma_req_119  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I119 0x77ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I120
 *
 * @BRIEF        hwobs_sdma_dma_req_120  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I120 0x78ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I121
 *
 * @BRIEF        hwobs_sdma_dma_req_121  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I121 0x79ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I122
 *
 * @BRIEF        hwobs_sdma_dma_req_122  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I122 0x7Aul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I123
 *
 * @BRIEF        hwobs_sdma_dma_req_123  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I123 0x7Bul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I124
 *
 * @BRIEF        hwobs_sdma_dma_req_124  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I124 0x7Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I125
 *
 * @BRIEF        hwobs_sdma_dma_req_125  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I125 0x7Dul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I126
 *
 * @BRIEF        hwobs_sdma_dma_req_126  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_SDMA_REQ_SEL3__MULT__MULT_I126 0x7Eul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_CLK_SEL0__MULT__MULT_I0
 *
 * @BRIEF        hwobs_coredpll_clkout  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_CLK_SEL0__MULT__MULT_I0 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_CLK_SEL0__MULT__MULT_I1
 *
 * @BRIEF        hwobs_abedpll_clkout  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_CLK_SEL0__MULT__MULT_I1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_CLK_SEL0__MULT__MULT_I2
 *
 * @BRIEF        hwobs_perdpll_clkout  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_CLK_SEL0__MULT__MULT_I2 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_CLK_SEL0__MULT__MULT_I3
 *
 * @BRIEF        hwobs_hdmidpll_clkout  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_CLK_SEL0__MULT__MULT_I3 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_CLK_SEL0__MULT__MULT_I4
 *
 * @BRIEF        hwobs_uniprodpll_clkout  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_CLK_SEL0__MULT__MULT_I4 0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_CLK_SEL1__MULT__MULT_I0
 *
 * @BRIEF        hwobs_coredpll_clkout  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_CLK_SEL1__MULT__MULT_I0 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_CLK_SEL1__MULT__MULT_I1
 *
 * @BRIEF        hwobs_abedpll_clkout  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_CLK_SEL1__MULT__MULT_I1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_CLK_SEL1__MULT__MULT_I2
 *
 * @BRIEF        hwobs_perdpll_clkout  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_CLK_SEL1__MULT__MULT_I2 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_CLK_SEL1__MULT__MULT_I3
 *
 * @BRIEF        hwobs_hdmidpll_clkout  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_CLK_SEL1__MULT__MULT_I3 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_CLK_SEL1__MULT__MULT_I4
 *
 * @BRIEF        hwobs_uniprodpll_clkout  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_CLK_SEL1__MULT__MULT_I4 0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_CLK_SEL2__MULT__MULT_I0
 *
 * @BRIEF        hwobs_coredpll_clkout  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_CLK_SEL2__MULT__MULT_I0 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_CLK_SEL2__MULT__MULT_I1
 *
 * @BRIEF        hwobs_abedpll_clkout  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_CLK_SEL2__MULT__MULT_I1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_CLK_SEL2__MULT__MULT_I2
 *
 * @BRIEF        hwobs_perdpll_clkout  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_CLK_SEL2__MULT__MULT_I2 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_CLK_SEL2__MULT__MULT_I3
 *
 * @BRIEF        hwobs_hdmidpll_clkout  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_CLK_SEL2__MULT__MULT_I3 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_CLK_SEL2__MULT__MULT_I4
 *
 * @BRIEF        hwobs_uniprodpll_clkout  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_CLK_SEL2__MULT__MULT_I4 0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DPLL_FREQLOCK_SEL__MULT__MULT_I0
 *
 * @BRIEF        hwobs_coredpll_freqlock  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DPLL_FREQLOCK_SEL__MULT__MULT_I0 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DPLL_FREQLOCK_SEL__MULT__MULT_I1
 *
 * @BRIEF        hwobs_abedpll_freqlock  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DPLL_FREQLOCK_SEL__MULT__MULT_I1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DPLL_FREQLOCK_SEL__MULT__MULT_I2
 *
 * @BRIEF        hwobs_perdpll_freqlock  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DPLL_FREQLOCK_SEL__MULT__MULT_I2 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DPLL_FREQLOCK_SEL__MULT__MULT_I3
 *
 * @BRIEF        hwobs_hdmidpll_freqlock  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DPLL_FREQLOCK_SEL__MULT__MULT_I3 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DPLL_FREQLOCK_SEL__MULT__MULT_I4
 *
 * @BRIEF        hwobs_uniprodpll_freqlock  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DPLL_FREQLOCK_SEL__MULT__MULT_I4 0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DPLL_TINITZ_SEL__MULT__MULT_I0
 *
 * @BRIEF        hwobs_coredpll_tinitz  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DPLL_TINITZ_SEL__MULT__MULT_I0 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DPLL_PHASELOCK_SEL__MULT__MULT_I0
 *
 * @BRIEF        hwobs_coredpll_phaselock  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DPLL_PHASELOCK_SEL__MULT__MULT_I0 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DPLL_PHASELOCK_SEL__MULT__MULT_I1
 *
 * @BRIEF        hwobs_abedpll_phaselock  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DPLL_PHASELOCK_SEL__MULT__MULT_I1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DPLL_PHASELOCK_SEL__MULT__MULT_I2
 *
 * @BRIEF        hwobs_perdpll_phaselock  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DPLL_PHASELOCK_SEL__MULT__MULT_I2 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DPLL_PHASELOCK_SEL__MULT__MULT_I3
 *
 * @BRIEF        hwobs_hdmidpll_phaselock  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DPLL_PHASELOCK_SEL__MULT__MULT_I3 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DPLL_PHASELOCK_SEL__MULT__MULT_I4
 *
 * @BRIEF        hwobs_uniprodpll_phaselock  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DPLL_PHASELOCK_SEL__MULT__MULT_I4 0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DPLL_RWRCK_SEL__MULT__MULT_I0
 *
 * @BRIEF        hwobs_coredpll_rwrck  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DPLL_RWRCK_SEL__MULT__MULT_I0 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DPLL_RWRCK_SEL__MULT__MULT_I1
 *
 * @BRIEF        hwobs_abedpll_rwrck  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DPLL_RWRCK_SEL__MULT__MULT_I1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DPLL_RWRCK_SEL__MULT__MULT_I2
 *
 * @BRIEF        hwobs_perdpll_rwrck  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DPLL_RWRCK_SEL__MULT__MULT_I2 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DPLL_RWRCK_SEL__MULT__MULT_I3
 *
 * @BRIEF        hwobs_hdmidpll_rwrck  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DPLL_RWRCK_SEL__MULT__MULT_I3 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DPLL_RWRCK_SEL__MULT__MULT_I4
 *
 * @BRIEF        hwobs_uniprodpll_rwrck  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DPLL_RWRCK_SEL__MULT__MULT_I4 0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DPLL_TENABLE_SEL__MULT__MULT_I0
 *
 * @BRIEF        hwobs_coredpll_tenable  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DPLL_TENABLE_SEL__MULT__MULT_I0 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DPLL_TENABLE_SEL__MULT__MULT_I1
 *
 * @BRIEF        hwobs_abedpll_tenable  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DPLL_TENABLE_SEL__MULT__MULT_I1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DPLL_TENABLE_SEL__MULT__MULT_I2
 *
 * @BRIEF        hwobs_perdpll_tenable  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DPLL_TENABLE_SEL__MULT__MULT_I2 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DPLL_TENABLE_SEL__MULT__MULT_I3
 *
 * @BRIEF        hwobs_hdmidpll_tenable  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DPLL_TENABLE_SEL__MULT__MULT_I3 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DPLL_TENABLE_SEL__MULT__MULT_I4
 *
 * @BRIEF        hwobs_uniprodpll_tenable  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DPLL_TENABLE_SEL__MULT__MULT_I4 0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DPLL_TENABLEDIV_SEL__MULT__MULT_I0
 *
 * @BRIEF        hwobs_coredpll_tenablediv  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DPLL_TENABLEDIV_SEL__MULT__MULT_I0 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DPLL_TENABLEDIV_SEL__MULT__MULT_I1
 *
 * @BRIEF        hwobs_abedpll_tenablediv  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DPLL_TENABLEDIV_SEL__MULT__MULT_I1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DPLL_TENABLEDIV_SEL__MULT__MULT_I2
 *
 * @BRIEF        hwobs_perdpll_tenablediv  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DPLL_TENABLEDIV_SEL__MULT__MULT_I2 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DPLL_TENABLEDIV_SEL__MULT__MULT_I3
 *
 * @BRIEF        hwobs_hdmidpll_tenablediv  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DPLL_TENABLEDIV_SEL__MULT__MULT_I3 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DPLL_TENABLEDIV_SEL__MULT__MULT_I4
 *
 * @BRIEF        hwobs_uniprodpll_tenablediv  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DPLL_TENABLEDIV_SEL__MULT__MULT_I4 0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DPLL_BYPASSACK_SEL__MULT__MULT_I0
 *
 * @BRIEF        hwobs_coredpll_bypassack  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DPLL_BYPASSACK_SEL__MULT__MULT_I0 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DPLL_BYPASSACK_SEL__MULT__MULT_I1
 *
 * @BRIEF        hwobs_abedpll_bypassack  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DPLL_BYPASSACK_SEL__MULT__MULT_I1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DPLL_BYPASSACK_SEL__MULT__MULT_I2
 *
 * @BRIEF        hwobs_perdpll_bypassack  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DPLL_BYPASSACK_SEL__MULT__MULT_I2 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DPLL_BYPASSACK_SEL__MULT__MULT_I3
 *
 * @BRIEF        hwobs_hdmidpll_bypassack  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DPLL_BYPASSACK_SEL__MULT__MULT_I3 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DPLL_BYPASSACK_SEL__MULT__MULT_I4
 *
 * @BRIEF        hwobs_uniprodpll_bypassack  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DPLL_BYPASSACK_SEL__MULT__MULT_I4 0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DPLL_IDLE_SEL__MULT__MULT_I0
 *
 * @BRIEF        hwobs_coredpll_idle  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DPLL_IDLE_SEL__MULT__MULT_I0 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DPLL_IDLE_SEL__MULT__MULT_I1
 *
 * @BRIEF        hwobs_abedpll_idle  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DPLL_IDLE_SEL__MULT__MULT_I1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DPLL_IDLE_SEL__MULT__MULT_I2
 *
 * @BRIEF        hwobs_perdpll_idle  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DPLL_IDLE_SEL__MULT__MULT_I2 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DPLL_IDLE_SEL__MULT__MULT_I3
 *
 * @BRIEF        hwobs_hdmidpll_idle  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DPLL_IDLE_SEL__MULT__MULT_I3 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DPLL_IDLE_SEL__MULT__MULT_I4
 *
 * @BRIEF        hwobs_uniprodpll_idle  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DPLL_IDLE_SEL__MULT__MULT_I4 0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_0__MODE__MODE_I0
 *
 * @BRIEF        '0'  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_0__MODE__MODE_I0 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_0__MODE__MODE_I1
 *
 * @BRIEF        clk_view_0  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_0__MODE__MODE_I1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_0__MODE__MODE_I2
 *
 * @BRIEF        '0'  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_0__MODE__MODE_I2 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_0__MODE__MODE_I3
 *
 * @BRIEF        hwobs_int_iss_0  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_0__MODE__MODE_I3 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_0__MODE__MODE_I4
 *
 * @BRIEF        '0'  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_0__MODE__MODE_I4 0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_0__MODE__MODE_I5
 *
 * @BRIEF        hwobs_int_cm2_0  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_0__MODE__MODE_I5 0x5ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_0__MODE__MODE_I6
 *
 * @BRIEF        hwobs_int_ivahd_0  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_0__MODE__MODE_I6 0x6ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_0__MODE__MODE_I7
 *
 * @BRIEF        hwobs_int_dss_0  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_0__MODE__MODE_I7 0x7ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_0__MODE__MODE_I8
 *
 * @BRIEF        hwobs_int_abe_0  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_0__MODE__MODE_I8 0x8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_0__MODE__MODE_I9
 *
 * @BRIEF        hwobs_int_tesla_0  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_0__MODE__MODE_I9 0x9ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_0__MODE__MODE_I10
 *
 * @BRIEF        '0'  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_0__MODE__MODE_I10 0xAul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_0__MODE__MODE_I11
 *
 * @BRIEF        hwobs_dsshdcpclockenable  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_0__MODE__MODE_I11 0xBul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_0__MODE__MODE_I12
 *
 * @BRIEF        '0'  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_0__MODE__MODE_I12 0xCul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_0__MODE__MODE_I13
 *
 * @BRIEF        hwobs_int_prm_0  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_0__MODE__MODE_I13 0xDul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_0__MODE__MODE_I14
 *
 * @BRIEF        hwobs_int_cm1_0  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_0__MODE__MODE_I14 0xEul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_0__MODE__MODE_I15
 *
 * @BRIEF        hwobs_int_xhpi_0  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_0__MODE__MODE_I15 0xFul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_1__MODE__MODE_I0
 *
 * @BRIEF        '0'  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_1__MODE__MODE_I0 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_1__MODE__MODE_I1
 *
 * @BRIEF        clk_view_1  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_1__MODE__MODE_I1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_1__MODE__MODE_I2
 *
 * @BRIEF        '0'  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_1__MODE__MODE_I2 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_1__MODE__MODE_I3
 *
 * @BRIEF        hwobs_int_iss_1  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_1__MODE__MODE_I3 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_1__MODE__MODE_I4
 *
 * @BRIEF        hwobs_int_iss_32  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_1__MODE__MODE_I4 0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_1__MODE__MODE_I5
 *
 * @BRIEF        hwobs_int_cm2_1  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_1__MODE__MODE_I5 0x5ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_1__MODE__MODE_I6
 *
 * @BRIEF        hwobs_int_ivahd_1  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_1__MODE__MODE_I6 0x6ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_1__MODE__MODE_I7
 *
 * @BRIEF        hwobs_int_dss_1  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_1__MODE__MODE_I7 0x7ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_1__MODE__MODE_I8
 *
 * @BRIEF        hwobs_int_abe_1  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_1__MODE__MODE_I8 0x8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_1__MODE__MODE_I9
 *
 * @BRIEF        hwobs_int_tesla_1  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_1__MODE__MODE_I9 0x9ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_1__MODE__MODE_I10
 *
 * @BRIEF        '0'  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_1__MODE__MODE_I10 0xAul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_1__MODE__MODE_I11
 *
 * @BRIEF        hwobs_dsshdcpducatidisable  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_1__MODE__MODE_I11 0xBul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_1__MODE__MODE_I12
 *
 * @BRIEF        '0'  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_1__MODE__MODE_I12 0xCul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_1__MODE__MODE_I13
 *
 * @BRIEF        hwobs_int_prm_1  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_1__MODE__MODE_I13 0xDul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_1__MODE__MODE_I14
 *
 * @BRIEF        hwobs_int_cm1_1  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_1__MODE__MODE_I14 0xEul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_1__MODE__MODE_I15
 *
 * @BRIEF        hwobs_int_xhpi_1  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_1__MODE__MODE_I15 0xFul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_2__MODE__MODE_I0
 *
 * @BRIEF        '0'  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_2__MODE__MODE_I0 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_2__MODE__MODE_I1
 *
 * @BRIEF        clk_view_2  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_2__MODE__MODE_I1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_2__MODE__MODE_I2
 *
 * @BRIEF        '0'  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_2__MODE__MODE_I2 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_2__MODE__MODE_I3
 *
 * @BRIEF        hwobs_int_iss_2  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_2__MODE__MODE_I3 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_2__MODE__MODE_I4
 *
 * @BRIEF        hwobs_int_iss_33  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_2__MODE__MODE_I4 0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_2__MODE__MODE_I5
 *
 * @BRIEF        hwobs_int_cm2_2  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_2__MODE__MODE_I5 0x5ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_2__MODE__MODE_I6
 *
 * @BRIEF        hwobs_int_ivahd_2  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_2__MODE__MODE_I6 0x6ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_2__MODE__MODE_I7
 *
 * @BRIEF        hwobs_int_dss_2  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_2__MODE__MODE_I7 0x7ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_2__MODE__MODE_I8
 *
 * @BRIEF        hwobs_int_abe_2  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_2__MODE__MODE_I8 0x8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_2__MODE__MODE_I9
 *
 * @BRIEF        hwobs_int_tesla_2  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_2__MODE__MODE_I9 0x9ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_2__MODE__MODE_I10
 *
 * @BRIEF        '0'  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_2__MODE__MODE_I10 0xAul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_2__MODE__MODE_I11
 *
 * @BRIEF        hwobs_dsshdcpsecurity_violation  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_2__MODE__MODE_I11 0xBul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_2__MODE__MODE_I12
 *
 * @BRIEF        '0'  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_2__MODE__MODE_I12 0xCul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_2__MODE__MODE_I13
 *
 * @BRIEF        hwobs_int_prm_2  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_2__MODE__MODE_I13 0xDul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_2__MODE__MODE_I14
 *
 * @BRIEF        hwobs_int_cm1_2  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_2__MODE__MODE_I14 0xEul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_2__MODE__MODE_I15
 *
 * @BRIEF        hwobs_int_xhpi_2  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_2__MODE__MODE_I15 0xFul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_3__MODE__MODE_I0
 *
 * @BRIEF        '0'  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_3__MODE__MODE_I0 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_3__MODE__MODE_I1
 *
 * @BRIEF        dpll_freqlock  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_3__MODE__MODE_I1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_3__MODE__MODE_I2
 *
 * @BRIEF        '0'  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_3__MODE__MODE_I2 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_3__MODE__MODE_I3
 *
 * @BRIEF        hwobs_int_iss_3  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_3__MODE__MODE_I3 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_3__MODE__MODE_I4
 *
 * @BRIEF        hwobs_int_iss_34  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_3__MODE__MODE_I4 0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_3__MODE__MODE_I5
 *
 * @BRIEF        hwobs_int_cm2_3  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_3__MODE__MODE_I5 0x5ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_3__MODE__MODE_I6
 *
 * @BRIEF        hwobs_int_ivahd_3  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_3__MODE__MODE_I6 0x6ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_3__MODE__MODE_I7
 *
 * @BRIEF        hwobs_int_dss_3  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_3__MODE__MODE_I7 0x7ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_3__MODE__MODE_I8
 *
 * @BRIEF        hwobs_int_abe_3  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_3__MODE__MODE_I8 0x8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_3__MODE__MODE_I9
 *
 * @BRIEF        hwobs_int_tesla_3  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_3__MODE__MODE_I9 0x9ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_3__MODE__MODE_I10
 *
 * @BRIEF        '0'  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_3__MODE__MODE_I10 0xAul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_3__MODE__MODE_I11
 *
 * @BRIEF        hwobs_dsshdmiphypwrcmdtxon  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_3__MODE__MODE_I11 0xBul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_3__MODE__MODE_I12
 *
 * @BRIEF        '0'  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_3__MODE__MODE_I12 0xCul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_3__MODE__MODE_I13
 *
 * @BRIEF        hwobs_int_prm_3  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_3__MODE__MODE_I13 0xDul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_3__MODE__MODE_I14
 *
 * @BRIEF        hwobs_int_cm1_3  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_3__MODE__MODE_I14 0xEul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_3__MODE__MODE_I15
 *
 * @BRIEF        hwobs_int_xhpi_3  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_3__MODE__MODE_I15 0xFul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_4__MODE__MODE_I0
 *
 * @BRIEF        '0'  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_4__MODE__MODE_I0 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_4__MODE__MODE_I1
 *
 * @BRIEF        dpll_tinitz  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_4__MODE__MODE_I1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_4__MODE__MODE_I2
 *
 * @BRIEF        '0'  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_4__MODE__MODE_I2 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_4__MODE__MODE_I3
 *
 * @BRIEF        hwobs_int_iss_4  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_4__MODE__MODE_I3 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_4__MODE__MODE_I4
 *
 * @BRIEF        hwobs_int_iss_35  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_4__MODE__MODE_I4 0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_4__MODE__MODE_I5
 *
 * @BRIEF        hwobs_int_cm2_4  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_4__MODE__MODE_I5 0x5ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_4__MODE__MODE_I6
 *
 * @BRIEF        hwobs_int_ivahd_4  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_4__MODE__MODE_I6 0x6ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_4__MODE__MODE_I7
 *
 * @BRIEF        hwobs_int_dss_4  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_4__MODE__MODE_I7 0x7ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_4__MODE__MODE_I8
 *
 * @BRIEF        hwobs_int_abe_4  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_4__MODE__MODE_I8 0x8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_4__MODE__MODE_I9
 *
 * @BRIEF        hwobs_int_tesla_4  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_4__MODE__MODE_I9 0x9ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_4__MODE__MODE_I10
 *
 * @BRIEF        '0'  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_4__MODE__MODE_I10 0xAul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_4__MODE__MODE_I11
 *
 * @BRIEF        hwobs_dsshdmiphypwrcmdoff  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_4__MODE__MODE_I11 0xBul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_4__MODE__MODE_I12
 *
 * @BRIEF        '0'  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_4__MODE__MODE_I12 0xCul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_4__MODE__MODE_I13
 *
 * @BRIEF        hwobs_int_prm_4  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_4__MODE__MODE_I13 0xDul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_4__MODE__MODE_I14
 *
 * @BRIEF        hwobs_int_cm1_4  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_4__MODE__MODE_I14 0xEul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_4__MODE__MODE_I15
 *
 * @BRIEF        hwobs_int_xhpi_4  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_4__MODE__MODE_I15 0xFul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_5__MODE__MODE_I0
 *
 * @BRIEF        '0'  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_5__MODE__MODE_I0 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_5__MODE__MODE_I1
 *
 * @BRIEF        dpll_phaselock  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_5__MODE__MODE_I1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_5__MODE__MODE_I2
 *
 * @BRIEF        '0'  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_5__MODE__MODE_I2 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_5__MODE__MODE_I3
 *
 * @BRIEF        hwobs_int_iss_5  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_5__MODE__MODE_I3 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_5__MODE__MODE_I4
 *
 * @BRIEF        hwobs_int_iss_36  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_5__MODE__MODE_I4 0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_5__MODE__MODE_I5
 *
 * @BRIEF        hwobs_int_cm2_5  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_5__MODE__MODE_I5 0x5ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_5__MODE__MODE_I6
 *
 * @BRIEF        hwobs_int_ivahd_5  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_5__MODE__MODE_I6 0x6ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_5__MODE__MODE_I7
 *
 * @BRIEF        hwobs_int_dss_5  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_5__MODE__MODE_I7 0x7ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_5__MODE__MODE_I8
 *
 * @BRIEF        hwobs_int_abe_5  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_5__MODE__MODE_I8 0x8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_5__MODE__MODE_I9
 *
 * @BRIEF        hwobs_int_tesla_5  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_5__MODE__MODE_I9 0x9ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_5__MODE__MODE_I10
 *
 * @BRIEF        '0'  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_5__MODE__MODE_I10 0xAul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_5__MODE__MODE_I11
 *
 * @BRIEF        hwobs_dsshdmiphypwrack  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_5__MODE__MODE_I11 0xBul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_5__MODE__MODE_I12
 *
 * @BRIEF        '0'  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_5__MODE__MODE_I12 0xCul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_5__MODE__MODE_I13
 *
 * @BRIEF        hwobs_int_prm_5  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_5__MODE__MODE_I13 0xDul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_5__MODE__MODE_I14
 *
 * @BRIEF        hwobs_int_cm1_5  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_5__MODE__MODE_I14 0xEul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_5__MODE__MODE_I15
 *
 * @BRIEF        hwobs_int_xhpi_5  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_5__MODE__MODE_I15 0xFul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_6__MODE__MODE_I0
 *
 * @BRIEF        '0'  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_6__MODE__MODE_I0 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_6__MODE__MODE_I1
 *
 * @BRIEF        dpll_rwrck  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_6__MODE__MODE_I1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_6__MODE__MODE_I2
 *
 * @BRIEF        '0'  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_6__MODE__MODE_I2 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_6__MODE__MODE_I3
 *
 * @BRIEF        hwobs_int_iss_6  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_6__MODE__MODE_I3 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_6__MODE__MODE_I4
 *
 * @BRIEF        hwobs_int_iss_37  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_6__MODE__MODE_I4 0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_6__MODE__MODE_I5
 *
 * @BRIEF        hwobs_int_cm2_6  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_6__MODE__MODE_I5 0x5ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_6__MODE__MODE_I6
 *
 * @BRIEF        hwobs_int_ivahd_6  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_6__MODE__MODE_I6 0x6ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_6__MODE__MODE_I7
 *
 * @BRIEF        hwobs_int_dss_6  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_6__MODE__MODE_I7 0x7ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_6__MODE__MODE_I8
 *
 * @BRIEF        hwobs_int_abe_6  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_6__MODE__MODE_I8 0x8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_6__MODE__MODE_I9
 *
 * @BRIEF        hwobs_int_tesla_6  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_6__MODE__MODE_I9 0x9ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_6__MODE__MODE_I10
 *
 * @BRIEF        '0'  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_6__MODE__MODE_I10 0xAul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_6__MODE__MODE_I11
 *
 * @BRIEF        hwobs_dsshdmihpd  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_6__MODE__MODE_I11 0xBul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_6__MODE__MODE_I12
 *
 * @BRIEF        '0'  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_6__MODE__MODE_I12 0xCul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_6__MODE__MODE_I13
 *
 * @BRIEF        hwobs_int_prm_6  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_6__MODE__MODE_I13 0xDul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_6__MODE__MODE_I14
 *
 * @BRIEF        hwobs_int_cm1_6  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_6__MODE__MODE_I14 0xEul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_6__MODE__MODE_I15
 *
 * @BRIEF        hwobs_int_xhpi_6  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_6__MODE__MODE_I15 0xFul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_7__MODE__MODE_I0
 *
 * @BRIEF        '0'  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_7__MODE__MODE_I0 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_7__MODE__MODE_I1
 *
 * @BRIEF        dpll_tenable  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_7__MODE__MODE_I1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_7__MODE__MODE_I2
 *
 * @BRIEF        sdma_req_view_0  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_7__MODE__MODE_I2 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_7__MODE__MODE_I3
 *
 * @BRIEF        hwobs_int_iss_7  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_7__MODE__MODE_I3 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_7__MODE__MODE_I4
 *
 * @BRIEF        hwobs_int_iss_38  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_7__MODE__MODE_I4 0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_7__MODE__MODE_I5
 *
 * @BRIEF        hwobs_int_cm2_7  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_7__MODE__MODE_I5 0x5ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_7__MODE__MODE_I6
 *
 * @BRIEF        hwobs_int_ivahd_7  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_7__MODE__MODE_I6 0x6ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_7__MODE__MODE_I7
 *
 * @BRIEF        hwobs_int_dss_7  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_7__MODE__MODE_I7 0x7ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_7__MODE__MODE_I8
 *
 * @BRIEF        hwobs_int_abe_7  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_7__MODE__MODE_I8 0x8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_7__MODE__MODE_I9
 *
 * @BRIEF        hwobs_int_tesla_7  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_7__MODE__MODE_I9 0x9ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_7__MODE__MODE_I10
 *
 * @BRIEF        '0'  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_7__MODE__MODE_I10 0xAul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_7__MODE__MODE_I11
 *
 * @BRIEF        hwobs_dssdispclcd1hsync  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_7__MODE__MODE_I11 0xBul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_7__MODE__MODE_I12
 *
 * @BRIEF        '0'  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_7__MODE__MODE_I12 0xCul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_7__MODE__MODE_I13
 *
 * @BRIEF        hwobs_int_prm_7  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_7__MODE__MODE_I13 0xDul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_7__MODE__MODE_I14
 *
 * @BRIEF        hwobs_int_cm1_7  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_7__MODE__MODE_I14 0xEul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_7__MODE__MODE_I15
 *
 * @BRIEF        hwobs_int_xhpi_7  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_7__MODE__MODE_I15 0xFul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_8__MODE__MODE_I0
 *
 * @BRIEF        '0'  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_8__MODE__MODE_I0 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_8__MODE__MODE_I1
 *
 * @BRIEF        dpll_tenablediv  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_8__MODE__MODE_I1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_8__MODE__MODE_I2
 *
 * @BRIEF        sdma_req_view_1  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_8__MODE__MODE_I2 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_8__MODE__MODE_I3
 *
 * @BRIEF        hwobs_int_iss_8  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_8__MODE__MODE_I3 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_8__MODE__MODE_I4
 *
 * @BRIEF        hwobs_int_iss_39  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_8__MODE__MODE_I4 0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_8__MODE__MODE_I5
 *
 * @BRIEF        hwobs_int_cm2_8  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_8__MODE__MODE_I5 0x5ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_8__MODE__MODE_I6
 *
 * @BRIEF        hwobs_int_ivahd_8  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_8__MODE__MODE_I6 0x6ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_8__MODE__MODE_I7
 *
 * @BRIEF        hwobs_int_dss_8  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_8__MODE__MODE_I7 0x7ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_8__MODE__MODE_I8
 *
 * @BRIEF        hwobs_int_abe_8  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_8__MODE__MODE_I8 0x8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_8__MODE__MODE_I9
 *
 * @BRIEF        hwobs_int_tesla_8  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_8__MODE__MODE_I9 0x9ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_8__MODE__MODE_I10
 *
 * @BRIEF        '0'  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_8__MODE__MODE_I10 0xAul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_8__MODE__MODE_I11
 *
 * @BRIEF        hwobs_dssdispclcd1vsync  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_8__MODE__MODE_I11 0xBul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_8__MODE__MODE_I12
 *
 * @BRIEF        '0'  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_8__MODE__MODE_I12 0xCul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_8__MODE__MODE_I13
 *
 * @BRIEF        hwobs_int_prm_8  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_8__MODE__MODE_I13 0xDul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_8__MODE__MODE_I14
 *
 * @BRIEF        hwobs_int_cm1_8  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_8__MODE__MODE_I14 0xEul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_8__MODE__MODE_I15
 *
 * @BRIEF        hwobs_int_xhpi_8  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_8__MODE__MODE_I15 0xFul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_9__MODE__MODE_I0
 *
 * @BRIEF        '0'  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_9__MODE__MODE_I0 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_9__MODE__MODE_I1
 *
 * @BRIEF        dpll_bypassack  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_9__MODE__MODE_I1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_9__MODE__MODE_I2
 *
 * @BRIEF        sdma_req_view_2  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_9__MODE__MODE_I2 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_9__MODE__MODE_I3
 *
 * @BRIEF        hwobs_int_iss_9  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_9__MODE__MODE_I3 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_9__MODE__MODE_I4
 *
 * @BRIEF        hwobs_int_iss_40  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_9__MODE__MODE_I4 0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_9__MODE__MODE_I5
 *
 * @BRIEF        hwobs_int_cm2_9  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_9__MODE__MODE_I5 0x5ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_9__MODE__MODE_I6
 *
 * @BRIEF        hwobs_int_ivahd_9  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_9__MODE__MODE_I6 0x6ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_9__MODE__MODE_I7
 *
 * @BRIEF        hwobs_int_dss_9  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_9__MODE__MODE_I7 0x7ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_9__MODE__MODE_I8
 *
 * @BRIEF        hwobs_int_abe_9  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_9__MODE__MODE_I8 0x8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_9__MODE__MODE_I9
 *
 * @BRIEF        hwobs_int_tesla_9  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_9__MODE__MODE_I9 0x9ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_9__MODE__MODE_I10
 *
 * @BRIEF        '0'  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_9__MODE__MODE_I10 0xAul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_9__MODE__MODE_I11
 *
 * @BRIEF        hwobs_dssvenctvdetgp  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_9__MODE__MODE_I11 0xBul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_9__MODE__MODE_I12
 *
 * @BRIEF        '0'  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_9__MODE__MODE_I12 0xCul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_9__MODE__MODE_I13
 *
 * @BRIEF        hwobs_int_prm_9  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_9__MODE__MODE_I13 0xDul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_9__MODE__MODE_I14
 *
 * @BRIEF        hwobs_int_cm1_9  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_9__MODE__MODE_I14 0xEul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_9__MODE__MODE_I15
 *
 * @BRIEF        hwobs_int_xhpi_9  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_9__MODE__MODE_I15 0xFul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_10__MODE__MODE_I0
 *
 * @BRIEF        '0'  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_10__MODE__MODE_I0 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_10__MODE__MODE_I1
 *
 * @BRIEF        dpll_idle  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_10__MODE__MODE_I1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_10__MODE__MODE_I2
 *
 * @BRIEF        sdma_req_view_3  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_10__MODE__MODE_I2 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_10__MODE__MODE_I3
 *
 * @BRIEF        hwobs_int_iss_10  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_10__MODE__MODE_I3 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_10__MODE__MODE_I4
 *
 * @BRIEF        hwobs_int_iss_41  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_10__MODE__MODE_I4 0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_10__MODE__MODE_I5
 *
 * @BRIEF        hwobs_int_cm2_10  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_10__MODE__MODE_I5 0x5ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_10__MODE__MODE_I6
 *
 * @BRIEF        hwobs_int_ivahd_10  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_10__MODE__MODE_I6 0x6ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_10__MODE__MODE_I7
 *
 * @BRIEF        hwobs_int_dss_10  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_10__MODE__MODE_I7 0x7ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_10__MODE__MODE_I8
 *
 * @BRIEF        hwobs_int_abe_10  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_10__MODE__MODE_I8 0x8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_10__MODE__MODE_I9
 *
 * @BRIEF        hwobs_int_tesla_10  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_10__MODE__MODE_I9 0x9ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_10__MODE__MODE_I10
 *
 * @BRIEF        '0'  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_10__MODE__MODE_I10 0xAul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_10__MODE__MODE_I11
 *
 * @BRIEF        hwobs_dssdacpwrdndaczcvbs_y  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_10__MODE__MODE_I11 0xBul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_10__MODE__MODE_I12
 *
 * @BRIEF        '0'  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_10__MODE__MODE_I12 0xCul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_10__MODE__MODE_I13
 *
 * @BRIEF        hwobs_int_prm_10  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_10__MODE__MODE_I13 0xDul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_10__MODE__MODE_I14
 *
 * @BRIEF        hwobs_int_cm1_10  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_10__MODE__MODE_I14 0xEul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_10__MODE__MODE_I15
 *
 * @BRIEF        hwobs_int_xhpi_10  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_10__MODE__MODE_I15 0xFul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_11__MODE__MODE_I0
 *
 * @BRIEF        '0'  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_11__MODE__MODE_I0 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_11__MODE__MODE_I1
 *
 * @BRIEF        '0'  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_11__MODE__MODE_I1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_11__MODE__MODE_I2
 *
 * @BRIEF        sdma_req_view_all  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_11__MODE__MODE_I2 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_11__MODE__MODE_I3
 *
 * @BRIEF        hwobs_int_iss_11  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_11__MODE__MODE_I3 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_11__MODE__MODE_I4
 *
 * @BRIEF        hwobs_int_iss_42  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_11__MODE__MODE_I4 0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_11__MODE__MODE_I5
 *
 * @BRIEF        hwobs_int_cm2_11  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_11__MODE__MODE_I5 0x5ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_11__MODE__MODE_I6
 *
 * @BRIEF        hwobs_int_ivahd_11  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_11__MODE__MODE_I6 0x6ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_11__MODE__MODE_I7
 *
 * @BRIEF        hwobs_int_dss_11  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_11__MODE__MODE_I7 0x7ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_11__MODE__MODE_I8
 *
 * @BRIEF        hwobs_int_abe_11  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_11__MODE__MODE_I8 0x8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_11__MODE__MODE_I9
 *
 * @BRIEF        hwobs_int_tesla_11  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_11__MODE__MODE_I9 0x9ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_11__MODE__MODE_I10
 *
 * @BRIEF        '0'  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_11__MODE__MODE_I10 0xAul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_11__MODE__MODE_I11
 *
 * @BRIEF        hwobs_dssdacpwrdndaczchroma  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_11__MODE__MODE_I11 0xBul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_11__MODE__MODE_I12
 *
 * @BRIEF        '0'  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_11__MODE__MODE_I12 0xCul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_11__MODE__MODE_I13
 *
 * @BRIEF        hwobs_int_prm_11  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_11__MODE__MODE_I13 0xDul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_11__MODE__MODE_I14
 *
 * @BRIEF        hwobs_int_cm1_11  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_11__MODE__MODE_I14 0xEul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_11__MODE__MODE_I15
 *
 * @BRIEF        hwobs_int_xhpi_11  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_11__MODE__MODE_I15 0xFul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_12__MODE__MODE_I0
 *
 * @BRIEF        '0'  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_12__MODE__MODE_I0 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_12__MODE__MODE_I1
 *
 * @BRIEF        hwobs_unipro_scpen_csi  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_12__MODE__MODE_I1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_12__MODE__MODE_I2
 *
 * @BRIEF        hwobs_coredivider_clkout3  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_12__MODE__MODE_I2 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_12__MODE__MODE_I3
 *
 * @BRIEF        hwobs_int_iss_12  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_12__MODE__MODE_I3 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_12__MODE__MODE_I4
 *
 * @BRIEF        hwobs_int_iss_43  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_12__MODE__MODE_I4 0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_12__MODE__MODE_I5
 *
 * @BRIEF        hwobs_int_cm2_12  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_12__MODE__MODE_I5 0x5ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_12__MODE__MODE_I6
 *
 * @BRIEF        hwobs_int_ivahd_12  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_12__MODE__MODE_I6 0x6ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_12__MODE__MODE_I7
 *
 * @BRIEF        hwobs_int_dss_12  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_12__MODE__MODE_I7 0x7ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_12__MODE__MODE_I8
 *
 * @BRIEF        hwobs_int_abe_12  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_12__MODE__MODE_I8 0x8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_12__MODE__MODE_I9
 *
 * @BRIEF        hwobs_int_tesla_12  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_12__MODE__MODE_I9 0x9ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_12__MODE__MODE_I10
 *
 * @BRIEF        '0'  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_12__MODE__MODE_I10 0xAul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_12__MODE__MODE_I11
 *
 * @BRIEF        hwobs_dssdacpwrdndaccvbs  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_12__MODE__MODE_I11 0xBul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_12__MODE__MODE_I12
 *
 * @BRIEF        '0'  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_12__MODE__MODE_I12 0xCul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_12__MODE__MODE_I13
 *
 * @BRIEF        hwobs_int_prm_12  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_12__MODE__MODE_I13 0xDul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_12__MODE__MODE_I14
 *
 * @BRIEF        hwobs_int_cm1_12  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_12__MODE__MODE_I14 0xEul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_12__MODE__MODE_I15
 *
 * @BRIEF        hwobs_int_xhpi_12  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_12__MODE__MODE_I15 0xFul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_13__MODE__MODE_I0
 *
 * @BRIEF        '0'  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_13__MODE__MODE_I0 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_13__MODE__MODE_I1
 *
 * @BRIEF        hwobs_unipro_scpen_dsi  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_13__MODE__MODE_I1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_13__MODE__MODE_I2
 *
 * @BRIEF        hwobs_perdivider_clkout4  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_13__MODE__MODE_I2 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_13__MODE__MODE_I3
 *
 * @BRIEF        hwobs_int_iss_13  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_13__MODE__MODE_I3 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_13__MODE__MODE_I4
 *
 * @BRIEF        hwobs_int_iss_44  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_13__MODE__MODE_I4 0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_13__MODE__MODE_I5
 *
 * @BRIEF        hwobs_int_cm2_13  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_13__MODE__MODE_I5 0x5ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_13__MODE__MODE_I6
 *
 * @BRIEF        hwobs_int_ivahd_13  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_13__MODE__MODE_I6 0x6ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_13__MODE__MODE_I7
 *
 * @BRIEF        hwobs_int_dss_13  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_13__MODE__MODE_I7 0x7ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_13__MODE__MODE_I8
 *
 * @BRIEF        hwobs_int_abe_13  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_13__MODE__MODE_I8 0x8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_13__MODE__MODE_I9
 *
 * @BRIEF        hwobs_int_tesla_13  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_13__MODE__MODE_I9 0x9ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_13__MODE__MODE_I10
 *
 * @BRIEF        '0'  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_13__MODE__MODE_I10 0xAul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_13__MODE__MODE_I11
 *
 * @BRIEF        hwobs_dssdacpwrdnbgz  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_13__MODE__MODE_I11 0xBul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_13__MODE__MODE_I12
 *
 * @BRIEF        '0'  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_13__MODE__MODE_I12 0xCul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_13__MODE__MODE_I13
 *
 * @BRIEF        hwobs_int_prm_13  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_13__MODE__MODE_I13 0xDul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_13__MODE__MODE_I14
 *
 * @BRIEF        hwobs_int_cm1_13  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_13__MODE__MODE_I14 0xEul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_13__MODE__MODE_I15
 *
 * @BRIEF        hwobs_int_xhpi_13  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_13__MODE__MODE_I15 0xFul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_14__MODE__MODE_I0
 *
 * @BRIEF        '0'  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_14__MODE__MODE_I0 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_14__MODE__MODE_I1
 *
 * @BRIEF        hwobs_unipro_scpaddr_3  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_14__MODE__MODE_I1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_14__MODE__MODE_I2
 *
 * @BRIEF        '0'  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_14__MODE__MODE_I2 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_14__MODE__MODE_I3
 *
 * @BRIEF        hwobs_int_iss_14  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_14__MODE__MODE_I3 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_14__MODE__MODE_I4
 *
 * @BRIEF        hwobs_int_iss_45  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_14__MODE__MODE_I4 0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_14__MODE__MODE_I5
 *
 * @BRIEF        hwobs_int_cm2_14  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_14__MODE__MODE_I5 0x5ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_14__MODE__MODE_I6
 *
 * @BRIEF        hwobs_int_ivahd_14  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_14__MODE__MODE_I6 0x6ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_14__MODE__MODE_I7
 *
 * @BRIEF        hwobs_int_dss_14  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_14__MODE__MODE_I7 0x7ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_14__MODE__MODE_I8
 *
 * @BRIEF        hwobs_int_abe_14  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_14__MODE__MODE_I8 0x8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_14__MODE__MODE_I9
 *
 * @BRIEF        hwobs_int_tesla_14  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_14__MODE__MODE_I9 0x9ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_14__MODE__MODE_I10
 *
 * @BRIEF        '0'  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_14__MODE__MODE_I10 0xAul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_14__MODE__MODE_I11
 *
 * @BRIEF        hwobs_dssdsi1scpenphy  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_14__MODE__MODE_I11 0xBul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_14__MODE__MODE_I12
 *
 * @BRIEF        '0'  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_14__MODE__MODE_I12 0xCul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_14__MODE__MODE_I13
 *
 * @BRIEF        hwobs_int_prm_14  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_14__MODE__MODE_I13 0xDul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_14__MODE__MODE_I14
 *
 * @BRIEF        hwobs_int_cm1_14  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_14__MODE__MODE_I14 0xEul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_14__MODE__MODE_I15
 *
 * @BRIEF        hwobs_int_xhpi_14  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_14__MODE__MODE_I15 0xFul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_15__MODE__MODE_I0
 *
 * @BRIEF        '0'  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_15__MODE__MODE_I0 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_15__MODE__MODE_I1
 *
 * @BRIEF        hwobs_unipro_scpaddr_2  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_15__MODE__MODE_I1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_15__MODE__MODE_I2
 *
 * @BRIEF        '0'  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_15__MODE__MODE_I2 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_15__MODE__MODE_I3
 *
 * @BRIEF        hwobs_int_iss_15  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_15__MODE__MODE_I3 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_15__MODE__MODE_I4
 *
 * @BRIEF        hwobs_int_iss_46  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_15__MODE__MODE_I4 0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_15__MODE__MODE_I5
 *
 * @BRIEF        hwobs_int_cm2_15  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_15__MODE__MODE_I5 0x5ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_15__MODE__MODE_I6
 *
 * @BRIEF        hwobs_int_ivahd_15  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_15__MODE__MODE_I6 0x6ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_15__MODE__MODE_I7
 *
 * @BRIEF        hwobs_int_dss_15  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_15__MODE__MODE_I7 0x7ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_15__MODE__MODE_I8
 *
 * @BRIEF        hwobs_int_abe_15  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_15__MODE__MODE_I8 0x8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_15__MODE__MODE_I9
 *
 * @BRIEF        hwobs_int_tesla_15  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_15__MODE__MODE_I9 0x9ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_15__MODE__MODE_I10
 *
 * @BRIEF        '0'  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_15__MODE__MODE_I10 0xAul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_15__MODE__MODE_I11
 *
 * @BRIEF        hwobs_dssdsi1scpaddr_3  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_15__MODE__MODE_I11 0xBul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_15__MODE__MODE_I12
 *
 * @BRIEF        '0'  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_15__MODE__MODE_I12 0xCul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_15__MODE__MODE_I13
 *
 * @BRIEF        hwobs_int_prm_15  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_15__MODE__MODE_I13 0xDul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_15__MODE__MODE_I14
 *
 * @BRIEF        hwobs_int_cm1_15  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_15__MODE__MODE_I14 0xEul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_15__MODE__MODE_I15
 *
 * @BRIEF        hwobs_int_xhpi_15  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_15__MODE__MODE_I15 0xFul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_16__MODE__MODE_I0
 *
 * @BRIEF        '0'  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_16__MODE__MODE_I0 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_16__MODE__MODE_I1
 *
 * @BRIEF        hwobs_unipro_scpaddr_1  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_16__MODE__MODE_I1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_16__MODE__MODE_I2
 *
 * @BRIEF        '0'  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_16__MODE__MODE_I2 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_16__MODE__MODE_I3
 *
 * @BRIEF        hwobs_int_iss_16  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_16__MODE__MODE_I3 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_16__MODE__MODE_I4
 *
 * @BRIEF        hwobs_int_iss_47  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_16__MODE__MODE_I4 0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_16__MODE__MODE_I5
 *
 * @BRIEF        hwobs_int_cm2_16  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_16__MODE__MODE_I5 0x5ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_16__MODE__MODE_I6
 *
 * @BRIEF        hwobs_int_ivahd_16  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_16__MODE__MODE_I6 0x6ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_16__MODE__MODE_I7
 *
 * @BRIEF        hwobs_int_dss_16  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_16__MODE__MODE_I7 0x7ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_16__MODE__MODE_I8
 *
 * @BRIEF        hwobs_int_abe_16  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_16__MODE__MODE_I8 0x8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_16__MODE__MODE_I9
 *
 * @BRIEF        hwobs_int_tesla_16  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_16__MODE__MODE_I9 0x9ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_16__MODE__MODE_I10
 *
 * @BRIEF        '0'  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_16__MODE__MODE_I10 0xAul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_16__MODE__MODE_I11
 *
 * @BRIEF        hwobs_dssdsi1scpaddr_2  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_16__MODE__MODE_I11 0xBul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_16__MODE__MODE_I12
 *
 * @BRIEF        '0'  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_16__MODE__MODE_I12 0xCul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_16__MODE__MODE_I13
 *
 * @BRIEF        hwobs_int_prm_16  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_16__MODE__MODE_I13 0xDul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_16__MODE__MODE_I14
 *
 * @BRIEF        hwobs_int_cm1_16  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_16__MODE__MODE_I14 0xEul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_16__MODE__MODE_I15
 *
 * @BRIEF        hwobs_int_xhpi_16  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_16__MODE__MODE_I15 0xFul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_17__MODE__MODE_I0
 *
 * @BRIEF        '0'  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_17__MODE__MODE_I0 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_17__MODE__MODE_I1
 *
 * @BRIEF        hwobs_unipro_scpaddr_0  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_17__MODE__MODE_I1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_17__MODE__MODE_I2
 *
 * @BRIEF        '0'  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_17__MODE__MODE_I2 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_17__MODE__MODE_I3
 *
 * @BRIEF        hwobs_int_iss_17  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_17__MODE__MODE_I3 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_17__MODE__MODE_I4
 *
 * @BRIEF        hwobs_int_iss_48  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_17__MODE__MODE_I4 0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_17__MODE__MODE_I5
 *
 * @BRIEF        hwobs_int_cm2_17  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_17__MODE__MODE_I5 0x5ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_17__MODE__MODE_I6
 *
 * @BRIEF        hwobs_int_ivahd_17  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_17__MODE__MODE_I6 0x6ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_17__MODE__MODE_I7
 *
 * @BRIEF        hwobs_int_dss_17  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_17__MODE__MODE_I7 0x7ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_17__MODE__MODE_I8
 *
 * @BRIEF        hwobs_int_abe_17  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_17__MODE__MODE_I8 0x8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_17__MODE__MODE_I9
 *
 * @BRIEF        hwobs_int_tesla_17  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_17__MODE__MODE_I9 0x9ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_17__MODE__MODE_I10
 *
 * @BRIEF        '0'  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_17__MODE__MODE_I10 0xAul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_17__MODE__MODE_I11
 *
 * @BRIEF        hwobs_dssdsi1scpaddr_1  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_17__MODE__MODE_I11 0xBul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_17__MODE__MODE_I12
 *
 * @BRIEF        '0'  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_17__MODE__MODE_I12 0xCul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_17__MODE__MODE_I13
 *
 * @BRIEF        hwobs_int_prm_17  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_17__MODE__MODE_I13 0xDul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_17__MODE__MODE_I14
 *
 * @BRIEF        hwobs_int_cm1_17  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_17__MODE__MODE_I14 0xEul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_17__MODE__MODE_I15
 *
 * @BRIEF        hwobs_int_xhpi_17  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_17__MODE__MODE_I15 0xFul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_18__MODE__MODE_I0
 *
 * @BRIEF        '0'  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_18__MODE__MODE_I0 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_18__MODE__MODE_I1
 *
 * @BRIEF        hwobs_unipro_scpcmd_1  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_18__MODE__MODE_I1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_18__MODE__MODE_I2
 *
 * @BRIEF        '0'  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_18__MODE__MODE_I2 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_18__MODE__MODE_I3
 *
 * @BRIEF        hwobs_int_iss_18  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_18__MODE__MODE_I3 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_18__MODE__MODE_I4
 *
 * @BRIEF        hwobs_int_iss_49  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_18__MODE__MODE_I4 0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_18__MODE__MODE_I5
 *
 * @BRIEF        hwobs_int_cm2_18  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_18__MODE__MODE_I5 0x5ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_18__MODE__MODE_I6
 *
 * @BRIEF        hwobs_int_ivahd_18  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_18__MODE__MODE_I6 0x6ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_18__MODE__MODE_I7
 *
 * @BRIEF        hwobs_int_dss_18  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_18__MODE__MODE_I7 0x7ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_18__MODE__MODE_I8
 *
 * @BRIEF        hwobs_int_abe_18  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_18__MODE__MODE_I8 0x8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_18__MODE__MODE_I9
 *
 * @BRIEF        hwobs_int_tesla_18  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_18__MODE__MODE_I9 0x9ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_18__MODE__MODE_I10
 *
 * @BRIEF        '0'  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_18__MODE__MODE_I10 0xAul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_18__MODE__MODE_I11
 *
 * @BRIEF        hwobs_dssdsi1scpaddr_0  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_18__MODE__MODE_I11 0xBul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_18__MODE__MODE_I12
 *
 * @BRIEF        hwobs_int_sublvdstxphy_0  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_18__MODE__MODE_I12 0xCul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_18__MODE__MODE_I13
 *
 * @BRIEF        hwobs_int_prm_18  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_18__MODE__MODE_I13 0xDul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_18__MODE__MODE_I14
 *
 * @BRIEF        hwobs_int_cm1_18  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_18__MODE__MODE_I14 0xEul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_18__MODE__MODE_I15
 *
 * @BRIEF        hwobs_int_xhpi_18  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_18__MODE__MODE_I15 0xFul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_19__MODE__MODE_I0
 *
 * @BRIEF        '0'  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_19__MODE__MODE_I0 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_19__MODE__MODE_I1
 *
 * @BRIEF        hwobs_unipro_scpcmd_0  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_19__MODE__MODE_I1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_19__MODE__MODE_I2
 *
 * @BRIEF        '0'  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_19__MODE__MODE_I2 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_19__MODE__MODE_I3
 *
 * @BRIEF        hwobs_int_iss_19  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_19__MODE__MODE_I3 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_19__MODE__MODE_I4
 *
 * @BRIEF        hwobs_int_iss_50  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_19__MODE__MODE_I4 0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_19__MODE__MODE_I5
 *
 * @BRIEF        hwobs_int_cm2_19  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_19__MODE__MODE_I5 0x5ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_19__MODE__MODE_I6
 *
 * @BRIEF        hwobs_int_ivahd_19  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_19__MODE__MODE_I6 0x6ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_19__MODE__MODE_I7
 *
 * @BRIEF        hwobs_int_dss_19  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_19__MODE__MODE_I7 0x7ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_19__MODE__MODE_I8
 *
 * @BRIEF        hwobs_int_abe_19  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_19__MODE__MODE_I8 0x8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_19__MODE__MODE_I9
 *
 * @BRIEF        hwobs_int_tesla_19  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_19__MODE__MODE_I9 0x9ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_19__MODE__MODE_I10
 *
 * @BRIEF        '0'  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_19__MODE__MODE_I10 0xAul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_19__MODE__MODE_I11
 *
 * @BRIEF        hwobs_dssdsi1scpcmd_1  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_19__MODE__MODE_I11 0xBul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_19__MODE__MODE_I12
 *
 * @BRIEF        hwobs_int_sublvdstxphy_1  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_19__MODE__MODE_I12 0xCul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_19__MODE__MODE_I13
 *
 * @BRIEF        hwobs_int_prm_19  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_19__MODE__MODE_I13 0xDul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_19__MODE__MODE_I14
 *
 * @BRIEF        hwobs_int_cm1_19  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_19__MODE__MODE_I14 0xEul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_19__MODE__MODE_I15
 *
 * @BRIEF        hwobs_int_xhpi_19  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_19__MODE__MODE_I15 0xFul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_20__MODE__MODE_I0
 *
 * @BRIEF        '0'  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_20__MODE__MODE_I0 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_20__MODE__MODE_I1
 *
 * @BRIEF        hwobs_csi2ascpen1  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_20__MODE__MODE_I1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_20__MODE__MODE_I2
 *
 * @BRIEF        '0'  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_20__MODE__MODE_I2 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_20__MODE__MODE_I3
 *
 * @BRIEF        hwobs_int_iss_20  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_20__MODE__MODE_I3 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_20__MODE__MODE_I4
 *
 * @BRIEF        hwobs_int_iss_51  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_20__MODE__MODE_I4 0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_20__MODE__MODE_I5
 *
 * @BRIEF        hwobs_int_cm2_20  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_20__MODE__MODE_I5 0x5ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_20__MODE__MODE_I6
 *
 * @BRIEF        hwobs_int_ivahd_20  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_20__MODE__MODE_I6 0x6ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_20__MODE__MODE_I7
 *
 * @BRIEF        hwobs_int_dss_20  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_20__MODE__MODE_I7 0x7ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_20__MODE__MODE_I8
 *
 * @BRIEF        hwobs_int_abe_20  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_20__MODE__MODE_I8 0x8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_20__MODE__MODE_I9
 *
 * @BRIEF        hwobs_int_tesla_20  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_20__MODE__MODE_I9 0x9ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_20__MODE__MODE_I10
 *
 * @BRIEF        '0'  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_20__MODE__MODE_I10 0xAul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_20__MODE__MODE_I11
 *
 * @BRIEF        hwobs_dssdsi1scpcmd_0  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_20__MODE__MODE_I11 0xBul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_20__MODE__MODE_I12
 *
 * @BRIEF        hwobs_int_sublvdstxphy_2  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_20__MODE__MODE_I12 0xCul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_20__MODE__MODE_I13
 *
 * @BRIEF        hwobs_int_prm_20  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_20__MODE__MODE_I13 0xDul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_20__MODE__MODE_I14
 *
 * @BRIEF        hwobs_int_cm1_20  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_20__MODE__MODE_I14 0xEul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_20__MODE__MODE_I15
 *
 * @BRIEF        hwobs_int_xhpi_20  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_20__MODE__MODE_I15 0xFul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_21__MODE__MODE_I0
 *
 * @BRIEF        '0'  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_21__MODE__MODE_I0 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_21__MODE__MODE_I1
 *
 * @BRIEF        hwobs_csi2ascpaddr_2  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_21__MODE__MODE_I1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_21__MODE__MODE_I2
 *
 * @BRIEF        '0'  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_21__MODE__MODE_I2 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_21__MODE__MODE_I3
 *
 * @BRIEF        hwobs_int_iss_21  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_21__MODE__MODE_I3 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_21__MODE__MODE_I4
 *
 * @BRIEF        hwobs_int_iss_52  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_21__MODE__MODE_I4 0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_21__MODE__MODE_I5
 *
 * @BRIEF        hwobs_int_cm2_21  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_21__MODE__MODE_I5 0x5ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_21__MODE__MODE_I6
 *
 * @BRIEF        hwobs_int_ivahd_21  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_21__MODE__MODE_I6 0x6ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_21__MODE__MODE_I7
 *
 * @BRIEF        hwobs_int_dss_21  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_21__MODE__MODE_I7 0x7ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_21__MODE__MODE_I8
 *
 * @BRIEF        hwobs_int_abe_21  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_21__MODE__MODE_I8 0x8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_21__MODE__MODE_I9
 *
 * @BRIEF        hwobs_int_tesla_21  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_21__MODE__MODE_I9 0x9ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_21__MODE__MODE_I10
 *
 * @BRIEF        '0'  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_21__MODE__MODE_I10 0xAul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_21__MODE__MODE_I11
 *
 * @BRIEF        hwobs_int_ccp2tx_0  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_21__MODE__MODE_I11 0xBul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_21__MODE__MODE_I12
 *
 * @BRIEF        hwobs_int_sublvdstxphy_3  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_21__MODE__MODE_I12 0xCul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_21__MODE__MODE_I13
 *
 * @BRIEF        hwobs_int_prm_21  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_21__MODE__MODE_I13 0xDul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_21__MODE__MODE_I14
 *
 * @BRIEF        hwobs_int_cm1_21  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_21__MODE__MODE_I14 0xEul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_21__MODE__MODE_I15
 *
 * @BRIEF        hwobs_int_xhpi_21  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_21__MODE__MODE_I15 0xFul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_22__MODE__MODE_I0
 *
 * @BRIEF        '0'  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_22__MODE__MODE_I0 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_22__MODE__MODE_I1
 *
 * @BRIEF        hwobs_csi2ascpaddr_1  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_22__MODE__MODE_I1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_22__MODE__MODE_I2
 *
 * @BRIEF        '0'  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_22__MODE__MODE_I2 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_22__MODE__MODE_I3
 *
 * @BRIEF        hwobs_int_iss_22  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_22__MODE__MODE_I3 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_22__MODE__MODE_I4
 *
 * @BRIEF        hwobs_int_iss_53  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_22__MODE__MODE_I4 0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_22__MODE__MODE_I5
 *
 * @BRIEF        hwobs_int_cm2_22  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_22__MODE__MODE_I5 0x5ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_22__MODE__MODE_I6
 *
 * @BRIEF        hwobs_int_ivahd_22  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_22__MODE__MODE_I6 0x6ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_22__MODE__MODE_I7
 *
 * @BRIEF        hwobs_int_dss_22  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_22__MODE__MODE_I7 0x7ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_22__MODE__MODE_I8
 *
 * @BRIEF        hwobs_int_abe_22  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_22__MODE__MODE_I8 0x8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_22__MODE__MODE_I9
 *
 * @BRIEF        hwobs_int_tesla_22  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_22__MODE__MODE_I9 0x9ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_22__MODE__MODE_I10
 *
 * @BRIEF        '0'  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_22__MODE__MODE_I10 0xAul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_22__MODE__MODE_I11
 *
 * @BRIEF        hwobs_int_ccp2tx_1  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_22__MODE__MODE_I11 0xBul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_22__MODE__MODE_I12
 *
 * @BRIEF        hwobs_int_sublvdstxphy_4  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_22__MODE__MODE_I12 0xCul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_22__MODE__MODE_I13
 *
 * @BRIEF        hwobs_int_prm_22  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_22__MODE__MODE_I13 0xDul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_22__MODE__MODE_I14
 *
 * @BRIEF        hwobs_int_cm1_22  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_22__MODE__MODE_I14 0xEul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_22__MODE__MODE_I15
 *
 * @BRIEF        hwobs_int_xhpi_22  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_22__MODE__MODE_I15 0xFul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_23__MODE__MODE_I0
 *
 * @BRIEF        '0'  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_23__MODE__MODE_I0 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_23__MODE__MODE_I1
 *
 * @BRIEF        hwobs_csi2ascpaddr_0  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_23__MODE__MODE_I1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_23__MODE__MODE_I2
 *
 * @BRIEF        '0'  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_23__MODE__MODE_I2 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_23__MODE__MODE_I3
 *
 * @BRIEF        hwobs_int_iss_23  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_23__MODE__MODE_I3 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_23__MODE__MODE_I4
 *
 * @BRIEF        hwobs_int_iss_54  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_23__MODE__MODE_I4 0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_23__MODE__MODE_I5
 *
 * @BRIEF        hwobs_int_cm2_23  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_23__MODE__MODE_I5 0x5ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_23__MODE__MODE_I6
 *
 * @BRIEF        hwobs_int_ivahd_23  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_23__MODE__MODE_I6 0x6ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_23__MODE__MODE_I7
 *
 * @BRIEF        hwobs_int_dss_23  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_23__MODE__MODE_I7 0x7ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_23__MODE__MODE_I8
 *
 * @BRIEF        hwobs_int_abe_23  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_23__MODE__MODE_I8 0x8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_23__MODE__MODE_I9
 *
 * @BRIEF        hwobs_int_tesla_23  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_23__MODE__MODE_I9 0x9ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_23__MODE__MODE_I10
 *
 * @BRIEF        '0'  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_23__MODE__MODE_I10 0xAul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_23__MODE__MODE_I11
 *
 * @BRIEF        hwobs_int_ccp2tx_2  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_23__MODE__MODE_I11 0xBul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_23__MODE__MODE_I12
 *
 * @BRIEF        hwobs_int_sublvdstxphy_5  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_23__MODE__MODE_I12 0xCul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_23__MODE__MODE_I13
 *
 * @BRIEF        hwobs_int_prm_23  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_23__MODE__MODE_I13 0xDul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_23__MODE__MODE_I14
 *
 * @BRIEF        hwobs_int_cm1_23  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_23__MODE__MODE_I14 0xEul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_23__MODE__MODE_I15
 *
 * @BRIEF        hwobs_int_xhpi_23  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_23__MODE__MODE_I15 0xFul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_24__MODE__MODE_I0
 *
 * @BRIEF        '0'  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_24__MODE__MODE_I0 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_24__MODE__MODE_I1
 *
 * @BRIEF        hwobs_csi2ascpcmd_1  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_24__MODE__MODE_I1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_24__MODE__MODE_I2
 *
 * @BRIEF        '0'  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_24__MODE__MODE_I2 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_24__MODE__MODE_I3
 *
 * @BRIEF        hwobs_int_iss_24  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_24__MODE__MODE_I3 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_24__MODE__MODE_I4
 *
 * @BRIEF        hwobs_int_iss_55  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_24__MODE__MODE_I4 0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_24__MODE__MODE_I5
 *
 * @BRIEF        hwobs_int_cm2_24  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_24__MODE__MODE_I5 0x5ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_24__MODE__MODE_I6
 *
 * @BRIEF        hwobs_int_ivahd_24  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_24__MODE__MODE_I6 0x6ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_24__MODE__MODE_I7
 *
 * @BRIEF        hwobs_int_dss_24  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_24__MODE__MODE_I7 0x7ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_24__MODE__MODE_I8
 *
 * @BRIEF        hwobs_int_abe_24  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_24__MODE__MODE_I8 0x8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_24__MODE__MODE_I9
 *
 * @BRIEF        hwobs_int_tesla_24  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_24__MODE__MODE_I9 0x9ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_24__MODE__MODE_I10
 *
 * @BRIEF        '0'  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_24__MODE__MODE_I10 0xAul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_24__MODE__MODE_I11
 *
 * @BRIEF        hwobs_int_ccp2tx_3  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_24__MODE__MODE_I11 0xBul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_24__MODE__MODE_I12
 *
 * @BRIEF        hwobs_int_sublvdstxphy_6  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_24__MODE__MODE_I12 0xCul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_24__MODE__MODE_I13
 *
 * @BRIEF        hwobs_int_prm_24  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_24__MODE__MODE_I13 0xDul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_24__MODE__MODE_I14
 *
 * @BRIEF        hwobs_int_cm1_24  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_24__MODE__MODE_I14 0xEul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_24__MODE__MODE_I15
 *
 * @BRIEF        hwobs_int_xhpi_24  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_24__MODE__MODE_I15 0xFul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_25__MODE__MODE_I0
 *
 * @BRIEF        '0'  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_25__MODE__MODE_I0 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_25__MODE__MODE_I1
 *
 * @BRIEF        hwobs_csi2ascpcmd_0  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_25__MODE__MODE_I1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_25__MODE__MODE_I2
 *
 * @BRIEF        '0'  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_25__MODE__MODE_I2 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_25__MODE__MODE_I3
 *
 * @BRIEF        hwobs_int_iss_25  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_25__MODE__MODE_I3 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_25__MODE__MODE_I4
 *
 * @BRIEF        hwobs_int_iss_56  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_25__MODE__MODE_I4 0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_25__MODE__MODE_I5
 *
 * @BRIEF        hwobs_int_cm2_25  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_25__MODE__MODE_I5 0x5ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_25__MODE__MODE_I6
 *
 * @BRIEF        hwobs_int_ivahd_25  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_25__MODE__MODE_I6 0x6ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_25__MODE__MODE_I7
 *
 * @BRIEF        hwobs_int_dss_25  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_25__MODE__MODE_I7 0x7ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_25__MODE__MODE_I8
 *
 * @BRIEF        hwobs_int_abe_25  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_25__MODE__MODE_I8 0x8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_25__MODE__MODE_I9
 *
 * @BRIEF        hwobs_int_tesla_25  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_25__MODE__MODE_I9 0x9ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_25__MODE__MODE_I10
 *
 * @BRIEF        '0'  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_25__MODE__MODE_I10 0xAul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_25__MODE__MODE_I11
 *
 * @BRIEF        hwobs_int_ccp2tx_4  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_25__MODE__MODE_I11 0xBul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_25__MODE__MODE_I12
 *
 * @BRIEF        hwobs_int_sublvdstxphy_7  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_25__MODE__MODE_I12 0xCul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_25__MODE__MODE_I13
 *
 * @BRIEF        hwobs_int_prm_25  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_25__MODE__MODE_I13 0xDul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_25__MODE__MODE_I14
 *
 * @BRIEF        hwobs_int_cm1_25  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_25__MODE__MODE_I14 0xEul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_25__MODE__MODE_I15
 *
 * @BRIEF        hwobs_int_xhpi_25  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_25__MODE__MODE_I15 0xFul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_26__MODE__MODE_I0
 *
 * @BRIEF        '0'  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_26__MODE__MODE_I0 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_26__MODE__MODE_I1
 *
 * @BRIEF        hwobs_csi2bscpen1  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_26__MODE__MODE_I1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_26__MODE__MODE_I2
 *
 * @BRIEF        '0'  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_26__MODE__MODE_I2 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_26__MODE__MODE_I3
 *
 * @BRIEF        hwobs_int_iss_26  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_26__MODE__MODE_I3 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_26__MODE__MODE_I4
 *
 * @BRIEF        '0'  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_26__MODE__MODE_I4 0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_26__MODE__MODE_I5
 *
 * @BRIEF        hwobs_int_cm2_26  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_26__MODE__MODE_I5 0x5ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_26__MODE__MODE_I6
 *
 * @BRIEF        hwobs_int_ivahd_26  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_26__MODE__MODE_I6 0x6ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_26__MODE__MODE_I7
 *
 * @BRIEF        hwobs_int_dss_26  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_26__MODE__MODE_I7 0x7ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_26__MODE__MODE_I8
 *
 * @BRIEF        hwobs_int_abe_26  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_26__MODE__MODE_I8 0x8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_26__MODE__MODE_I9
 *
 * @BRIEF        hwobs_int_tesla_26  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_26__MODE__MODE_I9 0x9ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_26__MODE__MODE_I10
 *
 * @BRIEF        '0'  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_26__MODE__MODE_I10 0xAul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_26__MODE__MODE_I11
 *
 * @BRIEF        hwobs_int_ccp2tx_5  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_26__MODE__MODE_I11 0xBul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_26__MODE__MODE_I12
 *
 * @BRIEF        hwobs_int_sublvdstxphy_8  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_26__MODE__MODE_I12 0xCul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_26__MODE__MODE_I13
 *
 * @BRIEF        hwobs_int_prm_26  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_26__MODE__MODE_I13 0xDul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_26__MODE__MODE_I14
 *
 * @BRIEF        hwobs_int_cm1_26  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_26__MODE__MODE_I14 0xEul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_26__MODE__MODE_I15
 *
 * @BRIEF        hwobs_int_xhpi_26  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_26__MODE__MODE_I15 0xFul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_27__MODE__MODE_I0
 *
 * @BRIEF        '0'  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_27__MODE__MODE_I0 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_27__MODE__MODE_I1
 *
 * @BRIEF        hwobs_csi2bscpaddr_2  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_27__MODE__MODE_I1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_27__MODE__MODE_I2
 *
 * @BRIEF        '0'  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_27__MODE__MODE_I2 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_27__MODE__MODE_I3
 *
 * @BRIEF        hwobs_int_iss_27  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_27__MODE__MODE_I3 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_27__MODE__MODE_I4
 *
 * @BRIEF        '0'  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_27__MODE__MODE_I4 0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_27__MODE__MODE_I5
 *
 * @BRIEF        hwobs_int_cm2_27  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_27__MODE__MODE_I5 0x5ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_27__MODE__MODE_I6
 *
 * @BRIEF        hwobs_int_ivahd_27  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_27__MODE__MODE_I6 0x6ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_27__MODE__MODE_I7
 *
 * @BRIEF        hwobs_int_dss_27  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_27__MODE__MODE_I7 0x7ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_27__MODE__MODE_I8
 *
 * @BRIEF        hwobs_int_abe_27  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_27__MODE__MODE_I8 0x8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_27__MODE__MODE_I9
 *
 * @BRIEF        hwobs_int_tesla_27  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_27__MODE__MODE_I9 0x9ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_27__MODE__MODE_I10
 *
 * @BRIEF        '0'  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_27__MODE__MODE_I10 0xAul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_27__MODE__MODE_I11
 *
 * @BRIEF        hwobs_int_ccp2tx_6  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_27__MODE__MODE_I11 0xBul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_27__MODE__MODE_I12
 *
 * @BRIEF        sdma_req_view_0  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_27__MODE__MODE_I12 0xCul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_27__MODE__MODE_I13
 *
 * @BRIEF        hwobs_int_prm_27  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_27__MODE__MODE_I13 0xDul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_27__MODE__MODE_I14
 *
 * @BRIEF        hwobs_int_cm1_27  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_27__MODE__MODE_I14 0xEul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_27__MODE__MODE_I15
 *
 * @BRIEF        hwobs_int_xhpi_27  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_27__MODE__MODE_I15 0xFul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_28__MODE__MODE_I0
 *
 * @BRIEF        '0'  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_28__MODE__MODE_I0 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_28__MODE__MODE_I1
 *
 * @BRIEF        hwobs_csi2bscpaddr_1  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_28__MODE__MODE_I1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_28__MODE__MODE_I2
 *
 * @BRIEF        '0'  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_28__MODE__MODE_I2 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_28__MODE__MODE_I3
 *
 * @BRIEF        hwobs_int_iss_28  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_28__MODE__MODE_I3 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_28__MODE__MODE_I4
 *
 * @BRIEF        '0'  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_28__MODE__MODE_I4 0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_28__MODE__MODE_I5
 *
 * @BRIEF        hwobs_int_cm2_28  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_28__MODE__MODE_I5 0x5ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_28__MODE__MODE_I6
 *
 * @BRIEF        hwobs_int_ivahd_28  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_28__MODE__MODE_I6 0x6ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_28__MODE__MODE_I7
 *
 * @BRIEF        hwobs_int_dss_28  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_28__MODE__MODE_I7 0x7ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_28__MODE__MODE_I8
 *
 * @BRIEF        hwobs_int_abe_28  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_28__MODE__MODE_I8 0x8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_28__MODE__MODE_I9
 *
 * @BRIEF        hwobs_int_tesla_28  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_28__MODE__MODE_I9 0x9ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_28__MODE__MODE_I10
 *
 * @BRIEF        '0'  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_28__MODE__MODE_I10 0xAul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_28__MODE__MODE_I11
 *
 * @BRIEF        hwobs_int_ccp2tx_7  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_28__MODE__MODE_I11 0xBul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_28__MODE__MODE_I12
 *
 * @BRIEF        sdma_req_view_1  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_28__MODE__MODE_I12 0xCul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_28__MODE__MODE_I13
 *
 * @BRIEF        hwobs_int_prm_28  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_28__MODE__MODE_I13 0xDul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_28__MODE__MODE_I14
 *
 * @BRIEF        hwobs_int_cm1_28  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_28__MODE__MODE_I14 0xEul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_28__MODE__MODE_I15
 *
 * @BRIEF        hwobs_int_xhpi_28  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_28__MODE__MODE_I15 0xFul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_29__MODE__MODE_I0
 *
 * @BRIEF        '0'  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_29__MODE__MODE_I0 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_29__MODE__MODE_I1
 *
 * @BRIEF        hwobs_csi2bscpaddr_0  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_29__MODE__MODE_I1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_29__MODE__MODE_I2
 *
 * @BRIEF        '0'  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_29__MODE__MODE_I2 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_29__MODE__MODE_I3
 *
 * @BRIEF        hwobs_int_iss_29  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_29__MODE__MODE_I3 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_29__MODE__MODE_I4
 *
 * @BRIEF        '0'  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_29__MODE__MODE_I4 0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_29__MODE__MODE_I5
 *
 * @BRIEF        hwobs_int_cm2_29  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_29__MODE__MODE_I5 0x5ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_29__MODE__MODE_I6
 *
 * @BRIEF        hwobs_int_ivahd_29  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_29__MODE__MODE_I6 0x6ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_29__MODE__MODE_I7
 *
 * @BRIEF        hwobs_int_dss_29  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_29__MODE__MODE_I7 0x7ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_29__MODE__MODE_I8
 *
 * @BRIEF        hwobs_int_abe_29  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_29__MODE__MODE_I8 0x8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_29__MODE__MODE_I9
 *
 * @BRIEF        hwobs_int_tesla_29  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_29__MODE__MODE_I9 0x9ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_29__MODE__MODE_I10
 *
 * @BRIEF        '0'  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_29__MODE__MODE_I10 0xAul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_29__MODE__MODE_I11
 *
 * @BRIEF        hwobs_int_ccp2tx_8  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_29__MODE__MODE_I11 0xBul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_29__MODE__MODE_I12
 *
 * @BRIEF        sdma_req_view_2  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_29__MODE__MODE_I12 0xCul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_29__MODE__MODE_I13
 *
 * @BRIEF        hwobs_int_prm_29  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_29__MODE__MODE_I13 0xDul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_29__MODE__MODE_I14
 *
 * @BRIEF        hwobs_int_cm1_29  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_29__MODE__MODE_I14 0xEul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_29__MODE__MODE_I15
 *
 * @BRIEF        hwobs_int_xhpi_29  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_29__MODE__MODE_I15 0xFul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_30__MODE__MODE_I0
 *
 * @BRIEF        '0'  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_30__MODE__MODE_I0 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_30__MODE__MODE_I1
 *
 * @BRIEF        hwobs_csi2bscpcmd_1  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_30__MODE__MODE_I1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_30__MODE__MODE_I2
 *
 * @BRIEF        '0'  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_30__MODE__MODE_I2 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_30__MODE__MODE_I3
 *
 * @BRIEF        hwobs_int_iss_30  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_30__MODE__MODE_I3 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_30__MODE__MODE_I4
 *
 * @BRIEF        '0'  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_30__MODE__MODE_I4 0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_30__MODE__MODE_I5
 *
 * @BRIEF        hwobs_int_cm2_30  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_30__MODE__MODE_I5 0x5ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_30__MODE__MODE_I6
 *
 * @BRIEF        hwobs_int_ivahd_30  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_30__MODE__MODE_I6 0x6ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_30__MODE__MODE_I7
 *
 * @BRIEF        hwobs_int_dss_30  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_30__MODE__MODE_I7 0x7ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_30__MODE__MODE_I8
 *
 * @BRIEF        hwobs_int_abe_30  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_30__MODE__MODE_I8 0x8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_30__MODE__MODE_I9
 *
 * @BRIEF        hwobs_int_tesla_30  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_30__MODE__MODE_I9 0x9ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_30__MODE__MODE_I10
 *
 * @BRIEF        '0'  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_30__MODE__MODE_I10 0xAul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_30__MODE__MODE_I11
 *
 * @BRIEF        hwobs_int_ccp2tx_9  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_30__MODE__MODE_I11 0xBul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_30__MODE__MODE_I12
 *
 * @BRIEF        sdma_req_view_3  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_30__MODE__MODE_I12 0xCul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_30__MODE__MODE_I13
 *
 * @BRIEF        hwobs_int_prm_30  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_30__MODE__MODE_I13 0xDul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_30__MODE__MODE_I14
 *
 * @BRIEF        hwobs_int_cm1_30  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_30__MODE__MODE_I14 0xEul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_30__MODE__MODE_I15
 *
 * @BRIEF        hwobs_int_xhpi_30  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_30__MODE__MODE_I15 0xFul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_31__MODE__MODE_I0
 *
 * @BRIEF        '0'  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_31__MODE__MODE_I0 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_31__MODE__MODE_I1
 *
 * @BRIEF        hwobs_csi2bscpcmd_0  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_31__MODE__MODE_I1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_31__MODE__MODE_I2
 *
 * @BRIEF        '0'  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_31__MODE__MODE_I2 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_31__MODE__MODE_I3
 *
 * @BRIEF        hwobs_int_iss_31  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_31__MODE__MODE_I3 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_31__MODE__MODE_I4
 *
 * @BRIEF        '0'  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_31__MODE__MODE_I4 0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_31__MODE__MODE_I5
 *
 * @BRIEF        hwobs_int_cm2_31  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_31__MODE__MODE_I5 0x5ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_31__MODE__MODE_I6
 *
 * @BRIEF        hwobs_int_ivahd_31  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_31__MODE__MODE_I6 0x6ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_31__MODE__MODE_I7
 *
 * @BRIEF        hwobs_int_dss_31  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_31__MODE__MODE_I7 0x7ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_31__MODE__MODE_I8
 *
 * @BRIEF        hwobs_int_abe_31  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_31__MODE__MODE_I8 0x8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_31__MODE__MODE_I9
 *
 * @BRIEF        hwobs_int_tesla_31  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_31__MODE__MODE_I9 0x9ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_31__MODE__MODE_I10
 *
 * @BRIEF        '0'  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_31__MODE__MODE_I10 0xAul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_31__MODE__MODE_I11
 *
 * @BRIEF        hwobs_int_ccp2tx_10  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_31__MODE__MODE_I11 0xBul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_31__MODE__MODE_I12
 *
 * @BRIEF        sdma_req_view_all  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_31__MODE__MODE_I12 0xCul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_31__MODE__MODE_I13
 *
 * @BRIEF        hwobs_int_prm_31  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_31__MODE__MODE_I13 0xDul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_31__MODE__MODE_I14
 *
 * @BRIEF        hwobs_int_cm1_31  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_31__MODE__MODE_I14 0xEul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_31__MODE__MODE_I15
 *
 * @BRIEF        hwobs_int_xhpi_31  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ATTILA_CONTROL_CORE__CONF_DEBUG_SEL_TST_31__MODE__MODE_I15 0xFul

#ifdef __cplusplus
}
#endif
#endif                                                     /* __ATTILA_CONTROL_CORE_CRED_H 
                                                            */
