#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Sat Dec  7 18:06:12 2024
# Process ID: 2181
# Current directory: /home/fpga/worker_place/temp/5e3aff442df748aa80167069fe3094f4
# Command line: vivado -mode batch -source build.tcl
# Log file: /home/fpga/worker_place/temp/5e3aff442df748aa80167069fe3094f4/vivado.log
# Journal file: /home/fpga/worker_place/temp/5e3aff442df748aa80167069fe3094f4/vivado.jou
# Running On        :eecs-digital-45
# Platform          :Ubuntu
# Operating System  :Ubuntu 24.04.1 LTS
# Processor Detail  :AMD Ryzen 7 2700X Eight-Core Processor
# CPU Frequency     :3305.171 MHz
# CPU Physical cores:8
# CPU Logical cores :16
# Host memory       :16688 MB
# Swap memory       :4294 MB
# Total Virtual     :20983 MB
# Available Virtual :20091 MB
#-----------------------------------------------------------
source build.tcl
# set_param general.maxThreads 4
# set partNum xc7s50csga324-1
# set outputDir obj
# file mkdir $outputDir
# set files [glob -nocomplain "$outputDir/*"]
# if {[llength $files] != 0} {
#     # clear folder contents
#     puts "deleting contents of $outputDir"
#     file delete -force {*}[glob -directory $outputDir *];
# } else {
#     puts "$outputDir is empty"
# }
obj is empty
# set sources_sv [ glob ./hdl/*.sv ]
# read_verilog -sv $sources_sv
read_verilog: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1391.117 ; gain = 48.840 ; free physical = 13309 ; free virtual = 18790
# set sources_v [ glob -nocomplain ./hdl/*.v ]
# if {[llength $sources_v] > 0 } {
#     read_verilog $sources_v
# }
# read_xdc [ glob ./xdc/*.xdc ]
# set sources_mem [ glob -nocomplain ./data/*.mem ]
# if {[llength $sources_mem] > 0} {
#     read_mem $sources_mem
# }
# set_part $partNum
INFO: [Coretcl 2-1500] The part has been set to 'xc7s50csga324-1' for the current project only. Run set_part -help for more details. To evaluate different speed grades in the current design, use the set_speed_grade command, or use the open_checkpoint -part command to change the part used by an existing checkpoint design.
# set sources_ip [ glob -nocomplain -directory ./ip -tails * ]
# puts $sources_ip

# foreach ip_source $sources_ip {
#     if {[file isdirectory ./ip/$ip_source]} {
# 	read_ip ./ip/$ip_source/$ip_source.xci
#     }
# }
WARNING: [Coretcl 2-176] No IPs found
# generate_target all [get_ips]
WARNING: [Coretcl 2-176] No IPs found
# synth_ip [get_ips]
INFO: [Vivado 12-3441] generate_netlist_ip - operation complete
# synth_design -top top_level -part $partNum -verbose
Command: synth_design -top top_level -part xc7s50csga324-1 -verbose
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Device 21-9227] Part: xc7s50csga324-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2219
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2150.711 ; gain = 403.742 ; free physical = 12212 ; free virtual = 17730
---------------------------------------------------------------------------------
WARNING: [Synth 8-9661] initial value of parameter 'NUM_OSCILLATORS' is omitted [/home/fpga/worker_place/temp/5e3aff442df748aa80167069fe3094f4/hdl/wave_loader.sv:11]
WARNING: [Synth 8-9661] initial value of parameter 'SAMPLE_WIDTH' is omitted [/home/fpga/worker_place/temp/5e3aff442df748aa80167069fe3094f4/hdl/wave_loader.sv:12]
WARNING: [Synth 8-9661] initial value of parameter 'BRAM_DEPTH' is omitted [/home/fpga/worker_place/temp/5e3aff442df748aa80167069fe3094f4/hdl/wave_loader.sv:13]
WARNING: [Synth 8-9661] initial value of parameter 'WW_WIDTH' is omitted [/home/fpga/worker_place/temp/5e3aff442df748aa80167069fe3094f4/hdl/wave_loader.sv:14]
WARNING: [Synth 8-9661] initial value of parameter 'MMEM_MAX_DEPTH' is omitted [/home/fpga/worker_place/temp/5e3aff442df748aa80167069fe3094f4/hdl/wave_loader.sv:15]
WARNING: [Synth 8-6901] identifier 'writing' is used before its declaration [/home/fpga/worker_place/temp/5e3aff442df748aa80167069fe3094f4/hdl/wave_loader.sv:45]
WARNING: [Synth 8-9661] initial value of parameter 'WW_WIDTH' is omitted [/home/fpga/worker_place/temp/5e3aff442df748aa80167069fe3094f4/hdl/oscillator.sv:4]
WARNING: [Synth 8-6901] identifier 'osc_samples' is used before its declaration [/home/fpga/worker_place/temp/5e3aff442df748aa80167069fe3094f4/hdl/top_level.sv:140]
INFO: [Synth 8-6157] synthesizing module 'top_level' [/home/fpga/worker_place/temp/5e3aff442df748aa80167069fe3094f4/hdl/top_level.sv:4]
INFO: [Synth 8-6157] synthesizing module 'oscillator' [/home/fpga/worker_place/temp/5e3aff442df748aa80167069fe3094f4/hdl/oscillator.sv:4]
	Parameter WW_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'oscillator' (0#1) [/home/fpga/worker_place/temp/5e3aff442df748aa80167069fe3094f4/hdl/oscillator.sv:4]
INFO: [Synth 8-6157] synthesizing module 'ui_handler' [/home/fpga/worker_place/temp/5e3aff442df748aa80167069fe3094f4/hdl/ui_handler.sv:4]
	Parameter WW_WIDTH bound to: 16 - type: integer 
	Parameter WS_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ui_handler' (0#1) [/home/fpga/worker_place/temp/5e3aff442df748aa80167069fe3094f4/hdl/ui_handler.sv:4]
INFO: [Synth 8-6157] synthesizing module 'midi_reader' [/home/fpga/worker_place/temp/5e3aff442df748aa80167069fe3094f4/hdl/midi_reader.sv:1]
INFO: [Synth 8-6157] synthesizing module 'uart_receive' [/home/fpga/worker_place/temp/5e3aff442df748aa80167069fe3094f4/hdl/uart_receive.sv:4]
	Parameter INPUT_CLOCK_FREQ bound to: 100000000 - type: integer 
	Parameter BAUD_RATE bound to: 31250 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_receive' (0#1) [/home/fpga/worker_place/temp/5e3aff442df748aa80167069fe3094f4/hdl/uart_receive.sv:4]
INFO: [Synth 8-155] case statement is not full and has no default [/home/fpga/worker_place/temp/5e3aff442df748aa80167069fe3094f4/hdl/midi_reader.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'midi_reader' (0#1) [/home/fpga/worker_place/temp/5e3aff442df748aa80167069fe3094f4/hdl/midi_reader.sv:1]
INFO: [Synth 8-6157] synthesizing module 'midi_processor' [/home/fpga/worker_place/temp/5e3aff442df748aa80167069fe3094f4/hdl/midi_processor.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'midi_processor' (0#1) [/home/fpga/worker_place/temp/5e3aff442df748aa80167069fe3094f4/hdl/midi_processor.sv:1]
INFO: [Synth 8-6157] synthesizing module 'wave_loader' [/home/fpga/worker_place/temp/5e3aff442df748aa80167069fe3094f4/hdl/wave_loader.sv:10]
	Parameter NUM_OSCILLATORS bound to: 1 - type: integer 
	Parameter SAMPLE_WIDTH bound to: 16 - type: integer 
	Parameter BRAM_DEPTH bound to: 50214 - type: integer 
	Parameter WW_WIDTH bound to: 16 - type: integer 
	Parameter MMEM_MAX_DEPTH bound to: 1000000000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xilinx_true_dual_port_read_first_1_clock_ram' [/home/fpga/worker_place/temp/5e3aff442df748aa80167069fe3094f4/hdl/xilinx_true_dual_port_read_first_1_clock_ram.v:10]
	Parameter RAM_WIDTH bound to: 16 - type: integer 
	Parameter RAM_DEPTH bound to: 50214 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'xilinx_true_dual_port_read_first_1_clock_ram' (0#1) [/home/fpga/worker_place/temp/5e3aff442df748aa80167069fe3094f4/hdl/xilinx_true_dual_port_read_first_1_clock_ram.v:10]
INFO: [Synth 8-6157] synthesizing module 'xilinx_true_dual_port_read_first_1_clock_ram__parameterized0' [/home/fpga/worker_place/temp/5e3aff442df748aa80167069fe3094f4/hdl/xilinx_true_dual_port_read_first_1_clock_ram.v:10]
	Parameter RAM_WIDTH bound to: 16 - type: integer 
	Parameter RAM_DEPTH bound to: 50214 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter INIT_FILE bound to: track.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'track.mem' is read successfully [/home/fpga/worker_place/temp/5e3aff442df748aa80167069fe3094f4/hdl/xilinx_true_dual_port_read_first_1_clock_ram.v:41]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_true_dual_port_read_first_1_clock_ram__parameterized0' (0#1) [/home/fpga/worker_place/temp/5e3aff442df748aa80167069fe3094f4/hdl/xilinx_true_dual_port_read_first_1_clock_ram.v:10]
INFO: [Synth 8-6155] done synthesizing module 'wave_loader' (0#1) [/home/fpga/worker_place/temp/5e3aff442df748aa80167069fe3094f4/hdl/wave_loader.sv:10]
INFO: [Synth 8-6157] synthesizing module 'i2s_clk_wiz_44100' [/home/fpga/worker_place/temp/5e3aff442df748aa80167069fe3094f4/hdl/i2s_clk_wiz.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'i2s_clk_wiz_44100' (0#1) [/home/fpga/worker_place/temp/5e3aff442df748aa80167069fe3094f4/hdl/i2s_clk_wiz.sv:4]
INFO: [Synth 8-6157] synthesizing module 'i2s_tx' [/home/fpga/worker_place/temp/5e3aff442df748aa80167069fe3094f4/hdl/i2s_tx.sv:32]
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'i2s_tx' (0#1) [/home/fpga/worker_place/temp/5e3aff442df748aa80167069fe3094f4/hdl/i2s_tx.sv:32]
INFO: [Synth 8-6157] synthesizing module 'debug_clk_wiz_25mhz' [/home/fpga/worker_place/temp/5e3aff442df748aa80167069fe3094f4/hdl/debugger_clk_wiz.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'debug_clk_wiz_25mhz' (0#1) [/home/fpga/worker_place/temp/5e3aff442df748aa80167069fe3094f4/hdl/debugger_clk_wiz.sv:4]
INFO: [Synth 8-6157] synthesizing module 'uart_debugger' [/home/fpga/worker_place/temp/5e3aff442df748aa80167069fe3094f4/hdl/debugger.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'uart_debugger' (0#1) [/home/fpga/worker_place/temp/5e3aff442df748aa80167069fe3094f4/hdl/debugger.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'top_level' (0#1) [/home/fpga/worker_place/temp/5e3aff442df748aa80167069fe3094f4/hdl/top_level.sv:4]
WARNING: [Synth 8-6014] Unused sequential element prev_pot_in_reg was removed.  [/home/fpga/worker_place/temp/5e3aff442df748aa80167069fe3094f4/hdl/ui_handler.sv:25]
WARNING: [Synth 8-6014] Unused sequential element incrementing_reg was removed.  [/home/fpga/worker_place/temp/5e3aff442df748aa80167069fe3094f4/hdl/wave_loader.sv:77]
WARNING: [Synth 8-3848] Net uart_tx in module/entity uart_debugger does not have driver. [/home/fpga/worker_place/temp/5e3aff442df748aa80167069fe3094f4/hdl/debugger.sv:10]
WARNING: [Synth 8-3848] Net viz_index in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/5e3aff442df748aa80167069fe3094f4/hdl/top_level.sv:155]
WARNING: [Synth 8-3917] design top_level has port rgb0[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[0] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[0] driven by constant 0
WARNING: [Synth 8-7129] Port uart_tx in module uart_debugger is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_data_in[15] in module uart_debugger is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_data_in[14] in module uart_debugger is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_data_in[13] in module uart_debugger is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_data_in[12] in module uart_debugger is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_data_in[11] in module uart_debugger is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_data_in[10] in module uart_debugger is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_data_in[9] in module uart_debugger is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_data_in[8] in module uart_debugger is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_data_in[7] in module uart_debugger is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_data_in[6] in module uart_debugger is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_data_in[5] in module uart_debugger is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_data_in[4] in module uart_debugger is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_data_in[3] in module uart_debugger is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_data_in[2] in module uart_debugger is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_data_in[1] in module uart_debugger is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_data_in[0] in module uart_debugger is either unconnected or has no load
WARNING: [Synth 8-7129] Port osc_is_on_in[0] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[3] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[2] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[1] in module top_level is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2343.242 ; gain = 596.273 ; free physical = 11983 ; free virtual = 17506
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2343.242 ; gain = 596.273 ; free physical = 11982 ; free virtual = 17505
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2343.242 ; gain = 596.273 ; free physical = 11982 ; free virtual = 17505
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2343.242 ; gain = 0.000 ; free physical = 11982 ; free virtual = 17505
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/fpga/worker_place/temp/5e3aff442df748aa80167069fe3094f4/xdc/top_level.xdc]
WARNING: [Vivado 12-584] No ports matched 'uart_rxd'. [/home/fpga/worker_place/temp/5e3aff442df748aa80167069fe3094f4/xdc/top_level.xdc:153]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/5e3aff442df748aa80167069fe3094f4/xdc/top_level.xdc:153]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/fpga/worker_place/temp/5e3aff442df748aa80167069fe3094f4/xdc/top_level.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/fpga/worker_place/temp/5e3aff442df748aa80167069fe3094f4/xdc/top_level.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2466.715 ; gain = 0.000 ; free physical = 11977 ; free virtual = 17515
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2466.715 ; gain = 0.000 ; free physical = 11977 ; free virtual = 17515
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2466.715 ; gain = 719.746 ; free physical = 11952 ; free virtual = 17490
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2466.715 ; gain = 719.746 ; free physical = 11952 ; free virtual = 17490
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2466.715 ; gain = 719.746 ; free physical = 11952 ; free virtual = 17490
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'uart_receive'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                              000 | 00000000000000000000000000000000
                  iSTATE |                              001 | 00000000000000000000000000000001
                 iSTATE0 |                              010 | 00000000000000000000000000000010
                 iSTATE1 |                              011 | 00000000000000000000000000000011
                 iSTATE3 |                              100 | 00000000000000000000000000000100
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'uart_receive'
INFO: [Synth 8-3971] The signal "xilinx_true_dual_port_read_first_1_clock_ram:/BRAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "xilinx_true_dual_port_read_first_1_clock_ram__parameterized0:/BRAM_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2466.715 ; gain = 719.746 ; free physical = 11941 ; free virtual = 17483
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   18 Bit       Adders := 2     
	   2 Input   17 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 4     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 21    
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 17    
+---RAMs : 
	             784K Bit	(50214 X 16 bit)          RAMs := 4     
+---ROMs : 
	                    ROMs := 1     
+---Muxes : 
	   2 Input   30 Bit        Muxes := 1     
	   2 Input   18 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 7     
	   3 Input   12 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 3     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 7     
	   2 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 31    
	   6 Input    1 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 8     
	   5 Input    1 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design top_level has port rgb0[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[0] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[0] driven by constant 0
WARNING: [Synth 8-7129] Port uart_txd in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[3] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[2] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[1] in module top_level is either unconnected or has no load
WARNING: [Synth 8-6014] Unused sequential element memio/osc_gen[0].oscillator_ram/BRAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element memio/main_ram/BRAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element memio/visual_select_ram/BRAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element memio/visual_select_ram/BRAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element memio/debug_ram/BRAM_reg was removed. 
WARNING: [Synth 8-3332] Sequential element (reader_main/uart_rec/FSM_sequential_current_state_reg[2]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (reader_main/uart_rec/FSM_sequential_current_state_reg[1]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (reader_main/uart_rec/FSM_sequential_current_state_reg[0]) is unused and will be removed from module top_level.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2466.715 ; gain = 719.746 ; free physical = 11948 ; free virtual = 17506
---------------------------------------------------------------------------------
WARNING: [Synth 8-5835] Resources of type BRAM have been overutilized. Used = 156, Available = 150. Will try to implement using LUT-RAM. 
CRITICAL WARNING: [Synth 8-7048] Resources of type BRAM have been overutilized even after performing resource management. Used = 156, Available = 150. 
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                               | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|top_level   | memio/osc_gen[0].oscillator_ram/BRAM_reg | 49 K x 16(READ_FIRST)  | W |   | 49 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 32     | 
|top_level   | memio/main_ram/BRAM_reg                  | 49 K x 16(READ_FIRST)  | W | R |                        |   |   | Port A           | 0      | 32     | 
|top_level   | memio/debug_ram/BRAM_reg                 | 49 K x 16(READ_FIRST)  | W |   | 49 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 32     | 
+------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 2466.715 ; gain = 719.746 ; free physical = 11946 ; free virtual = 17511
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2466.715 ; gain = 719.746 ; free physical = 11947 ; free virtual = 17512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                               | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|top_level   | memio/osc_gen[0].oscillator_ram/BRAM_reg | 49 K x 16(READ_FIRST)  | W |   | 49 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 32     | 
|top_level   | memio/main_ram/BRAM_reg                  | 49 K x 16(READ_FIRST)  | W | R |                        |   |   | Port A           | 0      | 32     | 
|top_level   | memio/debug_ram/BRAM_reg                 | 49 K x 16(READ_FIRST)  | W |   | 49 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 32     | 
+------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2466.715 ; gain = 719.746 ; free physical = 11948 ; free virtual = 17512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 2466.715 ; gain = 719.746 ; free physical = 11954 ; free virtual = 17519
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 2466.715 ; gain = 719.746 ; free physical = 11954 ; free virtual = 17519
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 2466.715 ; gain = 719.746 ; free physical = 11954 ; free virtual = 17519
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 2466.715 ; gain = 719.746 ; free physical = 11954 ; free virtual = 17519
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 2466.715 ; gain = 719.746 ; free physical = 11954 ; free virtual = 17519
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 2466.715 ; gain = 719.746 ; free physical = 11954 ; free virtual = 17519
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |    35|
|3     |LUT1     |     8|
|4     |LUT2     |    45|
|5     |LUT3     |    63|
|6     |LUT4     |    46|
|7     |LUT5     |    22|
|8     |LUT6     |    18|
|9     |RAMB36E1 |    78|
|43    |FDRE     |   283|
|44    |IBUF     |    18|
|45    |OBUF     |    17|
|46    |OBUFT    |     1|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 2466.715 ; gain = 719.746 ; free physical = 11954 ; free virtual = 17519
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 20 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2466.715 ; gain = 596.273 ; free physical = 11955 ; free virtual = 17519
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 2466.723 ; gain = 719.746 ; free physical = 11955 ; free virtual = 17520
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2466.723 ; gain = 0.000 ; free physical = 12244 ; free virtual = 17812
INFO: [Netlist 29-17] Analyzing 113 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/fpga/worker_place/temp/5e3aff442df748aa80167069fe3094f4/xdc/top_level.xdc]
WARNING: [Vivado 12-584] No ports matched 'uart_rxd'. [/home/fpga/worker_place/temp/5e3aff442df748aa80167069fe3094f4/xdc/top_level.xdc:153]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/5e3aff442df748aa80167069fe3094f4/xdc/top_level.xdc:153]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/fpga/worker_place/temp/5e3aff442df748aa80167069fe3094f4/xdc/top_level.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2466.723 ; gain = 0.000 ; free physical = 12247 ; free virtual = 17816
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 9502ef7f
INFO: [Common 17-83] Releasing license: Synthesis
48 Infos, 61 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:36 . Memory (MB): peak = 2466.723 ; gain = 1068.668 ; free physical = 12247 ; free virtual = 17815
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2176.248; main = 1890.330; forked = 434.701
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3485.336; main = 2466.719; forked = 1018.617
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
report_timing_summary: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2466.723 ; gain = 0.000 ; free physical = 12229 ; free virtual = 17813
# report_utilization -file $outputDir/post_synth_util.rpt -hierarchical -hierarchical_depth 4
# report_timing -file $outputDir/post_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.64 . Memory (MB): peak = 2498.730 ; gain = 32.008 ; free physical = 12225 ; free virtual = 17809

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 24cfc85e6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2498.730 ; gain = 0.000 ; free physical = 12225 ; free virtual = 17809

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 24cfc85e6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2694.730 ; gain = 0.000 ; free physical = 11987 ; free virtual = 17571

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 24cfc85e6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2694.730 ; gain = 0.000 ; free physical = 11987 ; free virtual = 17571
Phase 1 Initialization | Checksum: 24cfc85e6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2694.730 ; gain = 0.000 ; free physical = 11987 ; free virtual = 17571

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 24cfc85e6

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2694.730 ; gain = 0.000 ; free physical = 11988 ; free virtual = 17573

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 24cfc85e6

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2694.730 ; gain = 0.000 ; free physical = 11988 ; free virtual = 17573
Phase 2 Timer Update And Timing Data Collection | Checksum: 24cfc85e6

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2694.730 ; gain = 0.000 ; free physical = 11988 ; free virtual = 17573

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 265e71a5f

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2694.730 ; gain = 0.000 ; free physical = 11988 ; free virtual = 17572
Retarget | Checksum: 265e71a5f
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 265e71a5f

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2694.730 ; gain = 0.000 ; free physical = 11988 ; free virtual = 17572
Constant propagation | Checksum: 265e71a5f
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 1d5fd5c63

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2694.730 ; gain = 0.000 ; free physical = 11988 ; free virtual = 17572
Sweep | Checksum: 1d5fd5c63
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 2 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1d5fd5c63

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2694.730 ; gain = 0.000 ; free physical = 11988 ; free virtual = 17573
BUFG optimization | Checksum: 1d5fd5c63
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1d5fd5c63

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2694.730 ; gain = 0.000 ; free physical = 11988 ; free virtual = 17573
Shift Register Optimization | Checksum: 1d5fd5c63
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1d5fd5c63

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2694.730 ; gain = 0.000 ; free physical = 11988 ; free virtual = 17573
Post Processing Netlist | Checksum: 1d5fd5c63
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 2462ab27b

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2694.730 ; gain = 0.000 ; free physical = 11988 ; free virtual = 17572

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2694.730 ; gain = 0.000 ; free physical = 11988 ; free virtual = 17572
Phase 9.2 Verifying Netlist Connectivity | Checksum: 2462ab27b

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2694.730 ; gain = 0.000 ; free physical = 11988 ; free virtual = 17572
Phase 9 Finalization | Checksum: 2462ab27b

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2694.730 ; gain = 0.000 ; free physical = 11988 ; free virtual = 17572
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               2  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 2462ab27b

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2694.730 ; gain = 0.000 ; free physical = 11988 ; free virtual = 17572

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 78 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 39 newly gated: 62 Total Ports: 156
Number of Flops added for Enable Generation: 42

Ending PowerOpt Patch Enables Task | Checksum: 2eeb737ef

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2821.867 ; gain = 0.000 ; free physical = 11920 ; free virtual = 17509
Ending Power Optimization Task | Checksum: 2eeb737ef

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2821.867 ; gain = 127.137 ; free physical = 11920 ; free virtual = 17509

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 278a4cb9d

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2821.867 ; gain = 0.000 ; free physical = 11922 ; free virtual = 17512
Ending Final Cleanup Task | Checksum: 278a4cb9d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2821.867 ; gain = 0.000 ; free physical = 11922 ; free virtual = 17512

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2821.867 ; gain = 0.000 ; free physical = 11922 ; free virtual = 17512
Ending Netlist Obfuscation Task | Checksum: 278a4cb9d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2821.867 ; gain = 0.000 ; free physical = 11922 ; free virtual = 17512
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2821.867 ; gain = 355.145 ; free physical = 11922 ; free virtual = 17512
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
ERROR: [DRC REQP-1962] Cascade RAMB36E1 ADDR15 pin check: The RAMB36E1 cell memio/osc_gen[0].oscillator_ram/BRAM_reg_1_6 is cascaded with another RAMB36E1 memio/osc_gen[0].oscillator_ram/BRAM_reg_0_6, however the memio/osc_gen[0].oscillator_ram/BRAM_reg_1_6/ADDRARDADDR[15] pin is not connected to the same signal or same type of tie-off as the memio/osc_gen[0].oscillator_ram/BRAM_reg_0_6/ADDRARDADDR[15] pin of the other RAMB.
ERROR: [DRC UTLZ-1] Resource utilization: RAMB18 and RAMB36/FIFO over-utilized in Top Level Design (This design requires more RAMB18 and RAMB36/FIFO cells than are available in the target device. This design requires 156 of such cell types but only 150 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.)
ERROR: [DRC UTLZ-1] Resource utilization: RAMB36/FIFO over-utilized in Top Level Design (This design requires more RAMB36/FIFO cells than are available in the target device. This design requires 78 of such cell types but only 75 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.)
ERROR: [DRC UTLZ-1] Resource utilization: RAMB36E1 over-utilized in Top Level Design (This design requires more RAMB36E1 cells than are available in the target device. This design requires 78 of such cell types but only 75 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.)
INFO: [Vivado_Tcl 4-198] DRC finished with 4 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
ERROR: [Vivado_Tcl 4-23] Error(s) found during DRC. Placer not run.
8 Infos, 0 Warnings, 0 Critical Warnings and 5 Errors encountered.
place_design failed
ERROR: [Common 17-39] 'place_design' failed due to earlier errors.

    while executing
"place_design"
    (file "build.tcl" line 66)
INFO: [Common 17-206] Exiting Vivado at Sat Dec  7 18:07:18 2024...
