Protel Design System Design Rule Check
PCB File : C:\Users\PHAMTHAI\Desktop\altium\PCB_1\VISHIPEL_ver1.2.PcbDoc
Date     : 6/18/2025
Time     : 10:58:02 PM

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Clearance Constraint (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=10mil) (Max=40mil) (Preferred=20mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=6mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (4.449mil < 6mil) Between Pad Q10-2(5272.197mil,4903.37mil) on Top Layer And Via (5234mil,4921mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.449mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.394mil < 6mil) Between Pad Q1-2(4384mil,3505mil) on Top Layer And Via (4360mil,3467mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.394mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.284mil < 6mil) Between Pad Q12-2(5272.197mil,4445mil) on Top Layer And Via (5268mil,4486mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.284mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.804mil < 6mil) Between Pad Q15-2(1048.63mil,3449.598mil) on Top Layer And Via (1021mil,3412mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.804mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.913mil < 6mil) Between Pad Q16-2(5272.197mil,3501.37mil) on Top Layer And Via (5265mil,3539mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.913mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.252mil < 6mil) Between Pad Q6-2(3444.63mil,3505mil) on Top Layer And Via (3424mil,3471mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.252mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.307mil < 6mil) Between Pad Q7-2(2966.63mil,3505mil) on Top Layer And Via (2934mil,3476mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.307mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.205mil < 6mil) Between Pad Q8-2(5272.197mil,1678.37mil) on Top Layer And Via (5236mil,1710mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.205mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 6mil) Between Pad R10-1(3451mil,3434.252mil) on Top Layer And Pad R10-2(3451mil,3450mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.079mil < 6mil) Between Pad R10-2(3451mil,3450mil) on Top Layer And Via (3479mil,3448mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.079mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 6mil) Between Pad R1-1(4401mil,3434.252mil) on Top Layer And Pad R1-2(4401mil,3450mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 6mil) Between Pad R11-1(3511mil,3426mil) on Top Layer And Pad R11-2(3495.252mil,3426mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.048mil < 6mil) Between Pad R11-2(3495.252mil,3426mil) on Top Layer And Via (3479mil,3448mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.048mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 6mil) Between Pad R12-1(5170.126mil,2158mil) on Top Layer And Pad R12-2(5185.874mil,2158mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 6mil) Between Pad R13-1(2979mil,3434.252mil) on Top Layer And Pad R13-2(2979mil,3450mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.539mil < 6mil) Between Pad R13-1(2979mil,3434.252mil) on Top Layer And Via (3003mil,3448mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.539mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.079mil < 6mil) Between Pad R13-2(2979mil,3450mil) on Top Layer And Via (3003mil,3448mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.079mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 6mil) Between Pad R14-1(5170.126mil,1656mil) on Top Layer And Pad R14-2(5185.874mil,1656mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 6mil) Between Pad R15-1(3041mil,3438mil) on Top Layer And Pad R15-2(3025.252mil,3438mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.337mil < 6mil) Between Pad R15-2(3025.252mil,3438mil) on Top Layer And Via (3003mil,3448mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.337mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 6mil) Between Pad R16-1(5170.126mil,1686.006mil) on Top Layer And Pad R16-2(5185.874mil,1686.006mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 6mil) Between Pad R18-1(2459mil,3434mil) on Top Layer And Pad R18-2(2459mil,3449.748mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 6mil) Between Pad R19-1(5170.126mil,4846mil) on Top Layer And Pad R19-2(5185.874mil,4846mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 6mil) Between Pad R2-1(5176mil,3019mil) on Top Layer And Pad R2-2(5191.748mil,3019mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 6mil) Between Pad R21-1(2531.876mil,3424.994mil) on Top Layer And Pad R21-2(2516.128mil,3424.994mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.309mil < 6mil) Between Pad R21-2(2516.128mil,3424.994mil) on Top Layer And Via (2493mil,3436mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.309mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 6mil) Between Pad R22-1(5170.126mil,4882mil) on Top Layer And Pad R22-2(5185.874mil,4882mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 6mil) Between Pad R23-1(2017mil,3433.252mil) on Top Layer And Pad R23-2(2017mil,3449mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 6mil) Between Pad R24-1(5168.252mil,4429mil) on Top Layer And Pad R24-2(5184mil,4429mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.587mil < 6mil) Between Pad R25-2(2069.252mil,3435mil) on Top Layer And Via (2046mil,3447mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.587mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 6mil) Between Pad R26-1(5170.126mil,4460mil) on Top Layer And Pad R26-2(5185.874mil,4460mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 6mil) Between Pad R27-1(1523mil,3369.252mil) on Top Layer And Pad R27-2(1523mil,3385mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.405mil < 6mil) Between Pad R27-2(1523mil,3385mil) on Top Layer And Via (1546mil,3395mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.405mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 6mil) Between Pad R28-1(5170.126mil,3951mil) on Top Layer And Pad R28-2(5185.874mil,3951mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 6mil) Between Pad R29-1(1583mil,3378mil) on Top Layer And Pad R29-2(1567.252mil,3378mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.424mil < 6mil) Between Pad R29-2(1567.252mil,3378mil) on Top Layer And Via (1546mil,3395mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.424mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 6mil) Between Pad R30-1(5170.126mil,3987.006mil) on Top Layer And Pad R30-2(5185.874mil,3987.006mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 6mil) Between Pad R3-1(5170.126mil,3052mil) on Top Layer And Pad R3-2(5185.874mil,3052mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.735mil < 6mil) Between Pad R31-1(1047mil,3355mil) on Top Layer And Via (1075mil,3367mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.735mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.079mil < 6mil) Between Pad R31-2(1047mil,3370.748mil) on Top Layer And Via (1075mil,3367mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.079mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 6mil) Between Pad R32-1(5170.126mil,3471mil) on Top Layer And Pad R32-2(5185.874mil,3471mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 6mil) Between Pad R33-1(1115mil,3359mil) on Top Layer And Pad R33-2(1099.252mil,3359mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.299mil < 6mil) Between Pad R33-2(1099.252mil,3359mil) on Top Layer And Via (1075mil,3367mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.299mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 6mil) Between Pad R34-1(5170.126mil,3510mil) on Top Layer And Pad R34-2(5185.874mil,3510mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 6mil) Between Pad R35-1(2675mil,2307.252mil) on Top Layer And Pad R35-2(2675mil,2323mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 6mil) Between Pad R36-1(3791mil,2472mil) on Top Layer And Pad R36-2(3791mil,2456.252mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 6mil) Between Pad R37-1(2711mil,2306.252mil) on Top Layer And Pad R37-2(2711mil,2322mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 6mil) Between Pad R38-1(3830.252mil,2504mil) on Top Layer And Pad R38-2(3846mil,2504mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.94mil < 6mil) Between Pad R38-1(3830.252mil,2504mil) on Top Layer And Via (3843mil,2476mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.94mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.079mil < 6mil) Between Pad R38-2(3846mil,2504mil) on Top Layer And Via (3843mil,2476mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.079mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 6mil) Between Pad R4-1(4460.876mil,3411.994mil) on Top Layer And Pad R4-2(4445.128mil,3411.994mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.086mil < 6mil) Between Pad R4-2(4445.128mil,3411.994mil) on Top Layer And Via (4438mil,3437mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.086mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 6mil) Between Pad R5-1(5170.126mil,2572mil) on Top Layer And Pad R5-2(5185.874mil,2572mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 6mil) Between Pad R6-1(3932mil,3434.252mil) on Top Layer And Pad R6-2(3932mil,3450mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 6mil) Between Pad R7-1(3987.876mil,3417.994mil) on Top Layer And Pad R7-2(3972.128mil,3417.994mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.085mil < 6mil) Between Pad R7-2(3972.128mil,3417.994mil) on Top Layer And Via (3968mil,3443mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.085mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 6mil) Between Pad R8-1(5170.126mil,2606mil) on Top Layer And Pad R8-2(5185.874mil,2606mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 6mil) Between Pad R9-1(5170.126mil,2119mil) on Top Layer And Pad R9-2(5185.874mil,2119mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
Rule Violations :58

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (4.487mil < 10mil) Between Arc (1278mil,3771mil) on Top Overlay And Pad LED15-1(1228mil,3771mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.74mil < 10mil) Between Arc (1278mil,3771mil) on Top Overlay And Pad LED15-1(1228mil,3771mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.74mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.487mil < 10mil) Between Arc (1757mil,3770mil) on Top Overlay And Pad LED13-1(1707mil,3770mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.74mil < 10mil) Between Arc (1757mil,3770mil) on Top Overlay And Pad LED13-1(1707mil,3770mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.74mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.487mil < 10mil) Between Arc (2237mil,3760mil) on Top Overlay And Pad LED11-1(2187mil,3760mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.74mil < 10mil) Between Arc (2237mil,3760mil) on Top Overlay And Pad LED11-1(2187mil,3760mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.74mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.487mil < 10mil) Between Arc (2680mil,3771.5mil) on Top Overlay And Pad LED9-1(2630mil,3771.5mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.74mil < 10mil) Between Arc (2680mil,3771.5mil) on Top Overlay And Pad LED9-1(2630mil,3771.5mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.74mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.487mil < 10mil) Between Arc (3220mil,3772mil) on Top Overlay And Pad LED7-1(3170mil,3772mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.74mil < 10mil) Between Arc (3220mil,3772mil) on Top Overlay And Pad LED7-1(3170mil,3772mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.74mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.487mil < 10mil) Between Arc (3686mil,3771.5mil) on Top Overlay And Pad LED6-1(3636mil,3771.5mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.74mil < 10mil) Between Arc (3686mil,3771.5mil) on Top Overlay And Pad LED6-1(3636mil,3771.5mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.74mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.487mil < 10mil) Between Arc (4140mil,3772mil) on Top Overlay And Pad LED4-1(4090mil,3772mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.74mil < 10mil) Between Arc (4140mil,3772mil) on Top Overlay And Pad LED4-1(4090mil,3772mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.74mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.487mil < 10mil) Between Arc (4618mil,3771mil) on Top Overlay And Pad LED1-1(4568mil,3771mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.74mil < 10mil) Between Arc (4618mil,3771mil) on Top Overlay And Pad LED1-1(4568mil,3771mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.74mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.487mil < 10mil) Between Arc (5560mil,3270.106mil) on Top Overlay And Pad LED16-1(5560mil,3320.106mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.74mil < 10mil) Between Arc (5560mil,3270.106mil) on Top Overlay And Pad LED16-1(5560mil,3320.106mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.74mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.487mil < 10mil) Between Arc (5560mil,3796mil) on Top Overlay And Pad LED14-1(5560mil,3846mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.74mil < 10mil) Between Arc (5560mil,3796mil) on Top Overlay And Pad LED14-1(5560mil,3846mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.74mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.487mil < 10mil) Between Arc (5560mil,4250.106mil) on Top Overlay And Pad LED12-1(5560mil,4300.106mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.74mil < 10mil) Between Arc (5560mil,4250.106mil) on Top Overlay And Pad LED12-1(5560mil,4300.106mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.74mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.487mil < 10mil) Between Arc (5560mil,4755.106mil) on Top Overlay And Pad LED10-1(5560mil,4805.106mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.74mil < 10mil) Between Arc (5560mil,4755.106mil) on Top Overlay And Pad LED10-1(5560mil,4805.106mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.74mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.487mil < 10mil) Between Arc (5564mil,1910.106mil) on Top Overlay And Pad LED5-1(5564mil,1960.106mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.74mil < 10mil) Between Arc (5564mil,1910.106mil) on Top Overlay And Pad LED5-1(5564mil,1960.106mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.74mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.487mil < 10mil) Between Arc (5567mil,1455.106mil) on Top Overlay And Pad LED8-1(5567mil,1505.106mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.74mil < 10mil) Between Arc (5567mil,1455.106mil) on Top Overlay And Pad LED8-1(5567mil,1505.106mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.74mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.487mil < 10mil) Between Arc (5567mil,2370.106mil) on Top Overlay And Pad LED3-1(5567mil,2420.106mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.74mil < 10mil) Between Arc (5567mil,2370.106mil) on Top Overlay And Pad LED3-1(5567mil,2420.106mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.74mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.487mil < 10mil) Between Arc (5567mil,2790.106mil) on Top Overlay And Pad LED2-1(5567mil,2840.106mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.74mil < 10mil) Between Arc (5567mil,2790.106mil) on Top Overlay And Pad LED2-1(5567mil,2840.106mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.74mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C3-1(2749.803mil,2226mil) on Top Layer And Track (2703.409mil,2199mil)(2721.409mil,2199mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C3-1(2749.803mil,2226mil) on Top Layer And Track (2703.409mil,2253mil)(2721.409mil,2253mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C3-1(2749.803mil,2226mil) on Top Layer And Track (2727.016mil,2190.866mil)(2781.575mil,2190.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C3-1(2749.803mil,2226mil) on Top Layer And Track (2727.016mil,2260.866mil)(2781.575mil,2260.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.213mil < 10mil) Between Pad C3-1(2749.803mil,2226mil) on Top Layer And Track (2781.575mil,2190.866mil)(2781.575mil,2260.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.866mil < 10mil) Between Pad C3-2(2675mil,2226mil) on Top Layer And Track (2643.575mil,2190.866mil)(2643.575mil,2260.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C3-2(2675mil,2226mil) on Top Layer And Track (2643.575mil,2190.866mil)(2696.504mil,2190.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C3-2(2675mil,2226mil) on Top Layer And Track (2643.575mil,2260.866mil)(2696.504mil,2260.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad C3-2(2675mil,2226mil) on Top Layer And Track (2703.409mil,2199mil)(2721.409mil,2199mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad C3-2(2675mil,2226mil) on Top Layer And Track (2703.409mil,2253mil)(2721.409mil,2253mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C4-1(3823mil,2639mil) on Top Layer And Track (3788.134mil,2616.213mil)(3788.134mil,2670.772mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.213mil < 10mil) Between Pad C4-1(3823mil,2639mil) on Top Layer And Track (3788.134mil,2670.772mil)(3858.134mil,2670.772mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C4-1(3823mil,2639mil) on Top Layer And Track (3796mil,2592.606mil)(3796mil,2610.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C4-1(3823mil,2639mil) on Top Layer And Track (3850mil,2592.606mil)(3850mil,2610.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C4-1(3823mil,2639mil) on Top Layer And Track (3858.134mil,2616.213mil)(3858.134mil,2670.772mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C4-2(3823mil,2564.197mil) on Top Layer And Track (3788.134mil,2532.772mil)(3788.134mil,2585.701mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.866mil < 10mil) Between Pad C4-2(3823mil,2564.197mil) on Top Layer And Track (3788.134mil,2532.772mil)(3858.134mil,2532.772mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad C4-2(3823mil,2564.197mil) on Top Layer And Track (3796mil,2592.606mil)(3796mil,2610.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad C4-2(3823mil,2564.197mil) on Top Layer And Track (3850mil,2592.606mil)(3850mil,2610.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C4-2(3823mil,2564.197mil) on Top Layer And Track (3858.134mil,2532.772mil)(3858.134mil,2585.701mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad JDC-3(382mil,450mil) on Multi-Layer And Track (362mil,0mil)(362mil,545mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LED10-1(5560mil,4805.106mil) on Multi-Layer And Track (5595mil,4805.106mil)(5635mil,4805.106mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LED1-1(4568mil,3771mil) on Multi-Layer And Track (4568mil,3806mil)(4568mil,3846mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LED11-1(2187mil,3760mil) on Multi-Layer And Track (2187mil,3795mil)(2187mil,3835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LED12-1(5560mil,4300.106mil) on Multi-Layer And Track (5595mil,4300.106mil)(5635mil,4300.106mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LED13-1(1707mil,3770mil) on Multi-Layer And Track (1707mil,3805mil)(1707mil,3845mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LED14-1(5560mil,3846mil) on Multi-Layer And Track (5595mil,3846mil)(5635mil,3846mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LED15-1(1228mil,3771mil) on Multi-Layer And Track (1228mil,3806mil)(1228mil,3846mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LED16-1(5560mil,3320.106mil) on Multi-Layer And Track (5595mil,3320.106mil)(5635mil,3320.106mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LED2-1(5567mil,2840.106mil) on Multi-Layer And Track (5602mil,2840.106mil)(5642mil,2840.106mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LED3-1(5567mil,2420.106mil) on Multi-Layer And Track (5602mil,2420.106mil)(5642mil,2420.106mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LED4-1(4090mil,3772mil) on Multi-Layer And Track (4090mil,3807mil)(4090mil,3847mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LED5-1(5564mil,1960.106mil) on Multi-Layer And Track (5599mil,1960.106mil)(5639mil,1960.106mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LED6-1(3636mil,3771.5mil) on Multi-Layer And Track (3636mil,3806.5mil)(3636mil,3846.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LED7-1(3170mil,3772mil) on Multi-Layer And Track (3170mil,3807mil)(3170mil,3847mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LED8-1(5567mil,1505.106mil) on Multi-Layer And Track (5602mil,1505.106mil)(5642mil,1505.106mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LED9-1(2630mil,3771.5mil) on Multi-Layer And Track (2630mil,3806.5mil)(2630mil,3846.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LM1-1(127mil,1201.5mil) on Multi-Layer And Track (77mil,1148.902mil)(77mil,2861.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LM1-1(127mil,1201.5mil) on Multi-Layer And Track (77mil,1148.902mil)(884.086mil,1148.902mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LM1-2(832mil,1196.5mil) on Multi-Layer And Track (77mil,1148.902mil)(884.086mil,1148.902mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LM1-2(832mil,1196.5mil) on Multi-Layer And Track (884.086mil,1148.902mil)(884.086mil,2861.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LM1-3(832mil,2816.5mil) on Multi-Layer And Track (77mil,2861.5mil)(884.086mil,2861.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LM1-3(832mil,2816.5mil) on Multi-Layer And Track (884.086mil,1148.902mil)(884.086mil,2861.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LM1-4(127mil,2816.5mil) on Multi-Layer And Track (77mil,1148.902mil)(77mil,2861.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LM1-4(127mil,2816.5mil) on Multi-Layer And Track (77mil,2861.5mil)(884.086mil,2861.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.797mil < 10mil) Between Pad P4-3(3598mil,4989mil) on Multi-Layer And Text "K6" (3460.016mil,4866.01mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.797mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R10-1(3451mil,3434.252mil) on Top Layer And Track (3446mil,3432.126mil)(3446mil,3437.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R10-1(3451mil,3434.252mil) on Top Layer And Track (3446mil,3432.126mil)(3456mil,3432.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R10-1(3451mil,3434.252mil) on Top Layer And Track (3446mil,3437.126mil)(3446mil,3452.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R10-1(3451mil,3434.252mil) on Top Layer And Track (3456mil,3432.126mil)(3456mil,3452.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.725mil < 10mil) Between Pad R10-2(3451mil,3450mil) on Top Layer And Track (3446mil,3432.126mil)(3446mil,3437.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.725mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R10-2(3451mil,3450mil) on Top Layer And Track (3446mil,3437.126mil)(3446mil,3452.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R10-2(3451mil,3450mil) on Top Layer And Track (3446mil,3452.126mil)(3456mil,3452.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R10-2(3451mil,3450mil) on Top Layer And Track (3456mil,3432.126mil)(3456mil,3452.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R1-1(4401mil,3434.252mil) on Top Layer And Track (4396mil,3432.126mil)(4396mil,3437.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R1-1(4401mil,3434.252mil) on Top Layer And Track (4396mil,3432.126mil)(4406mil,3432.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R1-1(4401mil,3434.252mil) on Top Layer And Track (4396mil,3437.126mil)(4396mil,3452.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R1-1(4401mil,3434.252mil) on Top Layer And Track (4406mil,3432.126mil)(4406mil,3452.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R11-1(3511mil,3426mil) on Top Layer And Track (3493.126mil,3421mil)(3508.126mil,3421mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R11-1(3511mil,3426mil) on Top Layer And Track (3493.126mil,3431mil)(3513.126mil,3431mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R11-1(3511mil,3426mil) on Top Layer And Track (3508.126mil,3421mil)(3513.126mil,3421mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R11-1(3511mil,3426mil) on Top Layer And Track (3513.126mil,3421mil)(3513.126mil,3431mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R11-2(3495.252mil,3426mil) on Top Layer And Track (3493.126mil,3421mil)(3493.126mil,3431mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R11-2(3495.252mil,3426mil) on Top Layer And Track (3493.126mil,3421mil)(3508.126mil,3421mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R11-2(3495.252mil,3426mil) on Top Layer And Track (3493.126mil,3431mil)(3513.126mil,3431mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.725mil < 10mil) Between Pad R11-2(3495.252mil,3426mil) on Top Layer And Track (3508.126mil,3421mil)(3513.126mil,3421mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.725mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.725mil < 10mil) Between Pad R1-2(4401mil,3450mil) on Top Layer And Track (4396mil,3432.126mil)(4396mil,3437.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.725mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R1-2(4401mil,3450mil) on Top Layer And Track (4396mil,3437.126mil)(4396mil,3452.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R1-2(4401mil,3450mil) on Top Layer And Track (4396mil,3452.126mil)(4406mil,3452.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R1-2(4401mil,3450mil) on Top Layer And Track (4406mil,3432.126mil)(4406mil,3452.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R12-1(5170.126mil,2158mil) on Top Layer And Track (5168mil,2153mil)(5168mil,2163mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R12-1(5170.126mil,2158mil) on Top Layer And Track (5168mil,2153mil)(5188mil,2153mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R12-1(5170.126mil,2158mil) on Top Layer And Track (5168mil,2163mil)(5173mil,2163mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R12-1(5170.126mil,2158mil) on Top Layer And Track (5173mil,2163mil)(5188mil,2163mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R12-2(5185.874mil,2158mil) on Top Layer And Track (5168mil,2153mil)(5188mil,2153mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.725mil < 10mil) Between Pad R12-2(5185.874mil,2158mil) on Top Layer And Track (5168mil,2163mil)(5173mil,2163mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.725mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R12-2(5185.874mil,2158mil) on Top Layer And Track (5173mil,2163mil)(5188mil,2163mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R12-2(5185.874mil,2158mil) on Top Layer And Track (5188mil,2153mil)(5188mil,2163mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R13-1(2979mil,3434.252mil) on Top Layer And Track (2974mil,3432.126mil)(2974mil,3437.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R13-1(2979mil,3434.252mil) on Top Layer And Track (2974mil,3432.126mil)(2984mil,3432.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R13-1(2979mil,3434.252mil) on Top Layer And Track (2974mil,3437.126mil)(2974mil,3452.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R13-1(2979mil,3434.252mil) on Top Layer And Track (2984mil,3432.126mil)(2984mil,3452.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.725mil < 10mil) Between Pad R13-2(2979mil,3450mil) on Top Layer And Track (2974mil,3432.126mil)(2974mil,3437.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.725mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R13-2(2979mil,3450mil) on Top Layer And Track (2974mil,3437.126mil)(2974mil,3452.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R13-2(2979mil,3450mil) on Top Layer And Track (2974mil,3452.126mil)(2984mil,3452.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R13-2(2979mil,3450mil) on Top Layer And Track (2984mil,3432.126mil)(2984mil,3452.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R14-1(5170.126mil,1656mil) on Top Layer And Track (5168mil,1651mil)(5168mil,1661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R14-1(5170.126mil,1656mil) on Top Layer And Track (5168mil,1651mil)(5188mil,1651mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R14-1(5170.126mil,1656mil) on Top Layer And Track (5168mil,1661mil)(5173mil,1661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R14-1(5170.126mil,1656mil) on Top Layer And Track (5173mil,1661mil)(5188mil,1661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R14-2(5185.874mil,1656mil) on Top Layer And Track (5168mil,1651mil)(5188mil,1651mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.725mil < 10mil) Between Pad R14-2(5185.874mil,1656mil) on Top Layer And Track (5168mil,1661mil)(5173mil,1661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.725mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R14-2(5185.874mil,1656mil) on Top Layer And Track (5173mil,1661mil)(5188mil,1661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R14-2(5185.874mil,1656mil) on Top Layer And Track (5188mil,1651mil)(5188mil,1661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R16-1(5170.126mil,1686.006mil) on Top Layer And Track (5168mil,1681.006mil)(5168mil,1691.006mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R16-1(5170.126mil,1686.006mil) on Top Layer And Track (5168mil,1681.006mil)(5188mil,1681.006mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R16-1(5170.126mil,1686.006mil) on Top Layer And Track (5168mil,1691.006mil)(5173mil,1691.006mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R16-1(5170.126mil,1686.006mil) on Top Layer And Track (5173mil,1691.006mil)(5188mil,1691.006mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R16-2(5185.874mil,1686.006mil) on Top Layer And Track (5168mil,1681.006mil)(5188mil,1681.006mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.725mil < 10mil) Between Pad R16-2(5185.874mil,1686.006mil) on Top Layer And Track (5168mil,1691.006mil)(5173mil,1691.006mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.725mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R16-2(5185.874mil,1686.006mil) on Top Layer And Track (5173mil,1691.006mil)(5188mil,1691.006mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R16-2(5185.874mil,1686.006mil) on Top Layer And Track (5188mil,1681.006mil)(5188mil,1691.006mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R18-1(2459mil,3434mil) on Top Layer And Track (2454mil,3431.874mil)(2454mil,3436.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R18-1(2459mil,3434mil) on Top Layer And Track (2454mil,3431.874mil)(2464mil,3431.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R18-1(2459mil,3434mil) on Top Layer And Track (2454mil,3436.874mil)(2454mil,3451.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R18-1(2459mil,3434mil) on Top Layer And Track (2464mil,3431.874mil)(2464mil,3451.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.725mil < 10mil) Between Pad R18-2(2459mil,3449.748mil) on Top Layer And Track (2454mil,3431.874mil)(2454mil,3436.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.725mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R18-2(2459mil,3449.748mil) on Top Layer And Track (2454mil,3436.874mil)(2454mil,3451.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R18-2(2459mil,3449.748mil) on Top Layer And Track (2454mil,3451.874mil)(2464mil,3451.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R18-2(2459mil,3449.748mil) on Top Layer And Track (2464mil,3431.874mil)(2464mil,3451.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R19-1(5170.126mil,4846mil) on Top Layer And Track (5168mil,4841mil)(5168mil,4851mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R19-1(5170.126mil,4846mil) on Top Layer And Track (5168mil,4841mil)(5188mil,4841mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R19-1(5170.126mil,4846mil) on Top Layer And Track (5168mil,4851mil)(5173mil,4851mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R19-1(5170.126mil,4846mil) on Top Layer And Track (5173mil,4851mil)(5188mil,4851mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R19-2(5185.874mil,4846mil) on Top Layer And Track (5168mil,4841mil)(5188mil,4841mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.725mil < 10mil) Between Pad R19-2(5185.874mil,4846mil) on Top Layer And Track (5168mil,4851mil)(5173mil,4851mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.725mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R19-2(5185.874mil,4846mil) on Top Layer And Track (5173mil,4851mil)(5188mil,4851mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R19-2(5185.874mil,4846mil) on Top Layer And Track (5188mil,4841mil)(5188mil,4851mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.811mil < 10mil) Between Pad R20-1(607mil,974mil) on Multi-Layer And Track (542mil,974mil)(557.5mil,974mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.811mil < 10mil) Between Pad R20-2(207mil,974mil) on Multi-Layer And Track (257.5mil,974mil)(273mil,974mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R2-1(5176mil,3019mil) on Top Layer And Track (5173.874mil,3014mil)(5173.874mil,3024mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R2-1(5176mil,3019mil) on Top Layer And Track (5173.874mil,3014mil)(5193.874mil,3014mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R2-1(5176mil,3019mil) on Top Layer And Track (5173.874mil,3024mil)(5178.874mil,3024mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R2-1(5176mil,3019mil) on Top Layer And Track (5178.874mil,3024mil)(5193.874mil,3024mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R21-1(2531.876mil,3424.994mil) on Top Layer And Track (2514.002mil,3419.994mil)(2529.002mil,3419.994mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R21-1(2531.876mil,3424.994mil) on Top Layer And Track (2514.002mil,3429.994mil)(2534.002mil,3429.994mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R21-1(2531.876mil,3424.994mil) on Top Layer And Track (2529.002mil,3419.994mil)(2534.002mil,3419.994mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R21-1(2531.876mil,3424.994mil) on Top Layer And Track (2534.002mil,3419.994mil)(2534.002mil,3429.994mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R21-2(2516.128mil,3424.994mil) on Top Layer And Track (2514.002mil,3419.994mil)(2514.002mil,3429.994mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R21-2(2516.128mil,3424.994mil) on Top Layer And Track (2514.002mil,3419.994mil)(2529.002mil,3419.994mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R21-2(2516.128mil,3424.994mil) on Top Layer And Track (2514.002mil,3429.994mil)(2534.002mil,3429.994mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.725mil < 10mil) Between Pad R21-2(2516.128mil,3424.994mil) on Top Layer And Track (2529.002mil,3419.994mil)(2534.002mil,3419.994mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.725mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R2-2(5191.748mil,3019mil) on Top Layer And Track (5173.874mil,3014mil)(5193.874mil,3014mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.725mil < 10mil) Between Pad R2-2(5191.748mil,3019mil) on Top Layer And Track (5173.874mil,3024mil)(5178.874mil,3024mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.725mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R2-2(5191.748mil,3019mil) on Top Layer And Track (5178.874mil,3024mil)(5193.874mil,3024mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R2-2(5191.748mil,3019mil) on Top Layer And Track (5193.874mil,3014mil)(5193.874mil,3024mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R22-1(5170.126mil,4882mil) on Top Layer And Track (5168mil,4877mil)(5168mil,4887mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R22-1(5170.126mil,4882mil) on Top Layer And Track (5168mil,4877mil)(5188mil,4877mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R22-1(5170.126mil,4882mil) on Top Layer And Track (5168mil,4887mil)(5173mil,4887mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R22-1(5170.126mil,4882mil) on Top Layer And Track (5173mil,4887mil)(5188mil,4887mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R22-2(5185.874mil,4882mil) on Top Layer And Track (5168mil,4877mil)(5188mil,4877mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.725mil < 10mil) Between Pad R22-2(5185.874mil,4882mil) on Top Layer And Track (5168mil,4887mil)(5173mil,4887mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.725mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R22-2(5185.874mil,4882mil) on Top Layer And Track (5173mil,4887mil)(5188mil,4887mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R22-2(5185.874mil,4882mil) on Top Layer And Track (5188mil,4877mil)(5188mil,4887mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R23-1(2017mil,3433.252mil) on Top Layer And Track (2012mil,3431.126mil)(2012mil,3436.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R23-1(2017mil,3433.252mil) on Top Layer And Track (2012mil,3431.126mil)(2022mil,3431.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R23-1(2017mil,3433.252mil) on Top Layer And Track (2012mil,3436.126mil)(2012mil,3451.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R23-1(2017mil,3433.252mil) on Top Layer And Track (2022mil,3431.126mil)(2022mil,3451.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.725mil < 10mil) Between Pad R23-2(2017mil,3449mil) on Top Layer And Track (2012mil,3431.126mil)(2012mil,3436.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.725mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R23-2(2017mil,3449mil) on Top Layer And Track (2012mil,3436.126mil)(2012mil,3451.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R23-2(2017mil,3449mil) on Top Layer And Track (2012mil,3451.126mil)(2022mil,3451.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R23-2(2017mil,3449mil) on Top Layer And Track (2022mil,3431.126mil)(2022mil,3451.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R24-1(5168.252mil,4429mil) on Top Layer And Track (5166.126mil,4424mil)(5166.126mil,4434mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R24-1(5168.252mil,4429mil) on Top Layer And Track (5166.126mil,4424mil)(5186.126mil,4424mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R24-1(5168.252mil,4429mil) on Top Layer And Track (5166.126mil,4434mil)(5171.126mil,4434mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R24-1(5168.252mil,4429mil) on Top Layer And Track (5171.126mil,4434mil)(5186.126mil,4434mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R24-2(5184mil,4429mil) on Top Layer And Track (5166.126mil,4424mil)(5186.126mil,4424mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.725mil < 10mil) Between Pad R24-2(5184mil,4429mil) on Top Layer And Track (5166.126mil,4434mil)(5171.126mil,4434mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.725mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R24-2(5184mil,4429mil) on Top Layer And Track (5171.126mil,4434mil)(5186.126mil,4434mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R24-2(5184mil,4429mil) on Top Layer And Track (5186.126mil,4424mil)(5186.126mil,4434mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R25-1(2085mil,3435mil) on Top Layer And Track (2067.126mil,3430mil)(2082.126mil,3430mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R25-1(2085mil,3435mil) on Top Layer And Track (2067.126mil,3440mil)(2087.126mil,3440mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R25-1(2085mil,3435mil) on Top Layer And Track (2082.126mil,3430mil)(2087.126mil,3430mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R25-1(2085mil,3435mil) on Top Layer And Track (2087.126mil,3430mil)(2087.126mil,3440mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R25-2(2069.252mil,3435mil) on Top Layer And Track (2067.126mil,3430mil)(2067.126mil,3440mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R25-2(2069.252mil,3435mil) on Top Layer And Track (2067.126mil,3430mil)(2082.126mil,3430mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R25-2(2069.252mil,3435mil) on Top Layer And Track (2067.126mil,3440mil)(2087.126mil,3440mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.725mil < 10mil) Between Pad R25-2(2069.252mil,3435mil) on Top Layer And Track (2082.126mil,3430mil)(2087.126mil,3430mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.725mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R26-1(5170.126mil,4460mil) on Top Layer And Track (5168mil,4455mil)(5168mil,4465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R26-1(5170.126mil,4460mil) on Top Layer And Track (5168mil,4455mil)(5188mil,4455mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R26-1(5170.126mil,4460mil) on Top Layer And Track (5168mil,4465mil)(5173mil,4465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R26-1(5170.126mil,4460mil) on Top Layer And Track (5173mil,4465mil)(5188mil,4465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R27-1(1523mil,3369.252mil) on Top Layer And Track (1518mil,3367.126mil)(1518mil,3372.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R27-1(1523mil,3369.252mil) on Top Layer And Track (1518mil,3367.126mil)(1528mil,3367.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R27-1(1523mil,3369.252mil) on Top Layer And Track (1518mil,3372.126mil)(1518mil,3387.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R27-1(1523mil,3369.252mil) on Top Layer And Track (1528mil,3367.126mil)(1528mil,3387.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.725mil < 10mil) Between Pad R27-2(1523mil,3385mil) on Top Layer And Track (1518mil,3367.126mil)(1518mil,3372.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.725mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R27-2(1523mil,3385mil) on Top Layer And Track (1518mil,3372.126mil)(1518mil,3387.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R27-2(1523mil,3385mil) on Top Layer And Track (1518mil,3387.126mil)(1528mil,3387.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R27-2(1523mil,3385mil) on Top Layer And Track (1528mil,3367.126mil)(1528mil,3387.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R28-1(5170.126mil,3951mil) on Top Layer And Track (5168mil,3946mil)(5168mil,3956mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R28-1(5170.126mil,3951mil) on Top Layer And Track (5168mil,3946mil)(5188mil,3946mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R28-1(5170.126mil,3951mil) on Top Layer And Track (5168mil,3956mil)(5173mil,3956mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R28-1(5170.126mil,3951mil) on Top Layer And Track (5173mil,3956mil)(5188mil,3956mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R28-2(5185.874mil,3951mil) on Top Layer And Track (5168mil,3946mil)(5188mil,3946mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.725mil < 10mil) Between Pad R28-2(5185.874mil,3951mil) on Top Layer And Track (5168mil,3956mil)(5173mil,3956mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.725mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R28-2(5185.874mil,3951mil) on Top Layer And Track (5173mil,3956mil)(5188mil,3956mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R28-2(5185.874mil,3951mil) on Top Layer And Track (5188mil,3946mil)(5188mil,3956mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R29-1(1583mil,3378mil) on Top Layer And Track (1565.126mil,3373mil)(1580.126mil,3373mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R29-1(1583mil,3378mil) on Top Layer And Track (1565.126mil,3383mil)(1585.126mil,3383mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R29-1(1583mil,3378mil) on Top Layer And Track (1580.126mil,3373mil)(1585.126mil,3373mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R29-1(1583mil,3378mil) on Top Layer And Track (1585.126mil,3373mil)(1585.126mil,3383mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R30-1(5170.126mil,3987.006mil) on Top Layer And Track (5168mil,3982.006mil)(5168mil,3992.006mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R30-1(5170.126mil,3987.006mil) on Top Layer And Track (5168mil,3982.006mil)(5188mil,3982.006mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R30-1(5170.126mil,3987.006mil) on Top Layer And Track (5168mil,3992.006mil)(5173mil,3992.006mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R30-1(5170.126mil,3987.006mil) on Top Layer And Track (5173mil,3992.006mil)(5188mil,3992.006mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R30-2(5185.874mil,3987.006mil) on Top Layer And Track (5168mil,3982.006mil)(5188mil,3982.006mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.725mil < 10mil) Between Pad R30-2(5185.874mil,3987.006mil) on Top Layer And Track (5168mil,3992.006mil)(5173mil,3992.006mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.725mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R30-2(5185.874mil,3987.006mil) on Top Layer And Track (5173mil,3992.006mil)(5188mil,3992.006mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R30-2(5185.874mil,3987.006mil) on Top Layer And Track (5188mil,3982.006mil)(5188mil,3992.006mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R3-1(5170.126mil,3052mil) on Top Layer And Track (5168mil,3047mil)(5168mil,3057mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R3-1(5170.126mil,3052mil) on Top Layer And Track (5168mil,3047mil)(5188mil,3047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R3-1(5170.126mil,3052mil) on Top Layer And Track (5168mil,3057mil)(5173mil,3057mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R3-1(5170.126mil,3052mil) on Top Layer And Track (5173mil,3057mil)(5188mil,3057mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R31-1(1047mil,3355mil) on Top Layer And Track (1042mil,3352.874mil)(1042mil,3357.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R31-1(1047mil,3355mil) on Top Layer And Track (1042mil,3352.874mil)(1052mil,3352.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R31-1(1047mil,3355mil) on Top Layer And Track (1042mil,3357.874mil)(1042mil,3372.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R31-1(1047mil,3355mil) on Top Layer And Track (1052mil,3352.874mil)(1052mil,3372.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.725mil < 10mil) Between Pad R31-2(1047mil,3370.748mil) on Top Layer And Track (1042mil,3352.874mil)(1042mil,3357.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.725mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R31-2(1047mil,3370.748mil) on Top Layer And Track (1042mil,3357.874mil)(1042mil,3372.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R31-2(1047mil,3370.748mil) on Top Layer And Track (1042mil,3372.874mil)(1052mil,3372.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R31-2(1047mil,3370.748mil) on Top Layer And Track (1052mil,3352.874mil)(1052mil,3372.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R3-2(5185.874mil,3052mil) on Top Layer And Track (5168mil,3047mil)(5188mil,3047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.725mil < 10mil) Between Pad R3-2(5185.874mil,3052mil) on Top Layer And Track (5168mil,3057mil)(5173mil,3057mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.725mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R3-2(5185.874mil,3052mil) on Top Layer And Track (5173mil,3057mil)(5188mil,3057mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R3-2(5185.874mil,3052mil) on Top Layer And Track (5188mil,3047mil)(5188mil,3057mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R32-2(5185.874mil,3471mil) on Top Layer And Track (5168mil,3466mil)(5188mil,3466mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.725mil < 10mil) Between Pad R32-2(5185.874mil,3471mil) on Top Layer And Track (5168mil,3476mil)(5173mil,3476mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.725mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R32-2(5185.874mil,3471mil) on Top Layer And Track (5173mil,3476mil)(5188mil,3476mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R32-2(5185.874mil,3471mil) on Top Layer And Track (5188mil,3466mil)(5188mil,3476mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R33-1(1115mil,3359mil) on Top Layer And Track (1097.126mil,3354mil)(1112.126mil,3354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R33-1(1115mil,3359mil) on Top Layer And Track (1097.126mil,3364mil)(1117.126mil,3364mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R33-2(1099.252mil,3359mil) on Top Layer And Track (1097.126mil,3354mil)(1097.126mil,3364mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R33-2(1099.252mil,3359mil) on Top Layer And Track (1097.126mil,3354mil)(1112.126mil,3354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R33-2(1099.252mil,3359mil) on Top Layer And Track (1097.126mil,3364mil)(1117.126mil,3364mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.725mil < 10mil) Between Pad R33-2(1099.252mil,3359mil) on Top Layer And Track (1112.126mil,3354mil)(1117.126mil,3354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.725mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R34-1(5170.126mil,3510mil) on Top Layer And Track (5168mil,3505mil)(5168mil,3515mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R34-1(5170.126mil,3510mil) on Top Layer And Track (5168mil,3505mil)(5188mil,3505mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R34-1(5170.126mil,3510mil) on Top Layer And Track (5168mil,3515mil)(5173mil,3515mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R34-1(5170.126mil,3510mil) on Top Layer And Track (5173mil,3515mil)(5188mil,3515mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R34-2(5185.874mil,3510mil) on Top Layer And Track (5168mil,3505mil)(5188mil,3505mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.725mil < 10mil) Between Pad R34-2(5185.874mil,3510mil) on Top Layer And Track (5168mil,3515mil)(5173mil,3515mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.725mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R34-2(5185.874mil,3510mil) on Top Layer And Track (5173mil,3515mil)(5188mil,3515mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R34-2(5185.874mil,3510mil) on Top Layer And Track (5188mil,3505mil)(5188mil,3515mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R35-1(2675mil,2307.252mil) on Top Layer And Track (2670mil,2305.126mil)(2670mil,2310.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R35-1(2675mil,2307.252mil) on Top Layer And Track (2670mil,2305.126mil)(2680mil,2305.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R35-1(2675mil,2307.252mil) on Top Layer And Track (2670mil,2310.126mil)(2670mil,2325.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R35-1(2675mil,2307.252mil) on Top Layer And Track (2680mil,2305.126mil)(2680mil,2325.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.725mil < 10mil) Between Pad R35-2(2675mil,2323mil) on Top Layer And Track (2670mil,2305.126mil)(2670mil,2310.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.725mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R35-2(2675mil,2323mil) on Top Layer And Track (2670mil,2310.126mil)(2670mil,2325.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R35-2(2675mil,2323mil) on Top Layer And Track (2670mil,2325.126mil)(2680mil,2325.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R35-2(2675mil,2323mil) on Top Layer And Track (2680mil,2305.126mil)(2680mil,2325.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R36-1(3791mil,2472mil) on Top Layer And Track (3786mil,2454.126mil)(3786mil,2474.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R36-1(3791mil,2472mil) on Top Layer And Track (3786mil,2474.126mil)(3796mil,2474.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R36-1(3791mil,2472mil) on Top Layer And Track (3796mil,2454.126mil)(3796mil,2469.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R36-1(3791mil,2472mil) on Top Layer And Track (3796mil,2469.126mil)(3796mil,2474.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R36-2(3791mil,2456.252mil) on Top Layer And Track (3786mil,2454.126mil)(3786mil,2474.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R36-2(3791mil,2456.252mil) on Top Layer And Track (3786mil,2454.126mil)(3796mil,2454.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R36-2(3791mil,2456.252mil) on Top Layer And Track (3796mil,2454.126mil)(3796mil,2469.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.725mil < 10mil) Between Pad R36-2(3791mil,2456.252mil) on Top Layer And Track (3796mil,2469.126mil)(3796mil,2474.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.725mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R37-1(2711mil,2306.252mil) on Top Layer And Track (2706mil,2304.126mil)(2706mil,2309.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R37-1(2711mil,2306.252mil) on Top Layer And Track (2706mil,2304.126mil)(2716mil,2304.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R37-1(2711mil,2306.252mil) on Top Layer And Track (2706mil,2309.126mil)(2706mil,2324.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R37-1(2711mil,2306.252mil) on Top Layer And Track (2716mil,2304.126mil)(2716mil,2324.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.725mil < 10mil) Between Pad R37-2(2711mil,2322mil) on Top Layer And Track (2706mil,2304.126mil)(2706mil,2309.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.725mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R37-2(2711mil,2322mil) on Top Layer And Track (2706mil,2309.126mil)(2706mil,2324.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R37-2(2711mil,2322mil) on Top Layer And Track (2706mil,2324.126mil)(2716mil,2324.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R37-2(2711mil,2322mil) on Top Layer And Track (2716mil,2304.126mil)(2716mil,2324.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R38-1(3830.252mil,2504mil) on Top Layer And Track (3828.126mil,2499mil)(3828.126mil,2509mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R38-1(3830.252mil,2504mil) on Top Layer And Track (3828.126mil,2499mil)(3848.126mil,2499mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R38-1(3830.252mil,2504mil) on Top Layer And Track (3828.126mil,2509mil)(3833.126mil,2509mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R38-1(3830.252mil,2504mil) on Top Layer And Track (3833.126mil,2509mil)(3848.126mil,2509mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R38-2(3846mil,2504mil) on Top Layer And Track (3828.126mil,2499mil)(3848.126mil,2499mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.725mil < 10mil) Between Pad R38-2(3846mil,2504mil) on Top Layer And Track (3828.126mil,2509mil)(3833.126mil,2509mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.725mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R38-2(3846mil,2504mil) on Top Layer And Track (3833.126mil,2509mil)(3848.126mil,2509mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R38-2(3846mil,2504mil) on Top Layer And Track (3848.126mil,2499mil)(3848.126mil,2509mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R4-1(4460.876mil,3411.994mil) on Top Layer And Track (4443.002mil,3406.994mil)(4458.002mil,3406.994mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R4-1(4460.876mil,3411.994mil) on Top Layer And Track (4443.002mil,3416.994mil)(4463.002mil,3416.994mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R4-1(4460.876mil,3411.994mil) on Top Layer And Track (4458.002mil,3406.994mil)(4463.002mil,3406.994mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R4-1(4460.876mil,3411.994mil) on Top Layer And Track (4463.002mil,3406.994mil)(4463.002mil,3416.994mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R4-2(4445.128mil,3411.994mil) on Top Layer And Track (4443.002mil,3406.994mil)(4443.002mil,3416.994mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R4-2(4445.128mil,3411.994mil) on Top Layer And Track (4443.002mil,3406.994mil)(4458.002mil,3406.994mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R4-2(4445.128mil,3411.994mil) on Top Layer And Track (4443.002mil,3416.994mil)(4463.002mil,3416.994mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.725mil < 10mil) Between Pad R4-2(4445.128mil,3411.994mil) on Top Layer And Track (4458.002mil,3406.994mil)(4463.002mil,3406.994mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.725mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R5-1(5170.126mil,2572mil) on Top Layer And Track (5168mil,2567mil)(5168mil,2577mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R5-1(5170.126mil,2572mil) on Top Layer And Track (5168mil,2567mil)(5188mil,2567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R5-1(5170.126mil,2572mil) on Top Layer And Track (5168mil,2577mil)(5173mil,2577mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R5-1(5170.126mil,2572mil) on Top Layer And Track (5173mil,2577mil)(5188mil,2577mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R5-2(5185.874mil,2572mil) on Top Layer And Track (5168mil,2567mil)(5188mil,2567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.725mil < 10mil) Between Pad R5-2(5185.874mil,2572mil) on Top Layer And Track (5168mil,2577mil)(5173mil,2577mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.725mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R5-2(5185.874mil,2572mil) on Top Layer And Track (5173mil,2577mil)(5188mil,2577mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R5-2(5185.874mil,2572mil) on Top Layer And Track (5188mil,2567mil)(5188mil,2577mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R6-1(3932mil,3434.252mil) on Top Layer And Track (3927mil,3432.126mil)(3927mil,3437.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R6-1(3932mil,3434.252mil) on Top Layer And Track (3927mil,3432.126mil)(3937mil,3432.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R6-1(3932mil,3434.252mil) on Top Layer And Track (3927mil,3437.126mil)(3927mil,3452.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R6-1(3932mil,3434.252mil) on Top Layer And Track (3937mil,3432.126mil)(3937mil,3452.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.725mil < 10mil) Between Pad R6-2(3932mil,3450mil) on Top Layer And Track (3927mil,3432.126mil)(3927mil,3437.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.725mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R6-2(3932mil,3450mil) on Top Layer And Track (3927mil,3437.126mil)(3927mil,3452.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R6-2(3932mil,3450mil) on Top Layer And Track (3927mil,3452.126mil)(3937mil,3452.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R6-2(3932mil,3450mil) on Top Layer And Track (3937mil,3432.126mil)(3937mil,3452.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R7-1(3987.876mil,3417.994mil) on Top Layer And Track (3970.002mil,3412.994mil)(3985.002mil,3412.994mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R7-1(3987.876mil,3417.994mil) on Top Layer And Track (3970.002mil,3422.994mil)(3990.002mil,3422.994mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R7-1(3987.876mil,3417.994mil) on Top Layer And Track (3985.002mil,3412.994mil)(3990.002mil,3412.994mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R7-1(3987.876mil,3417.994mil) on Top Layer And Track (3990.002mil,3412.994mil)(3990.002mil,3422.994mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R7-2(3972.128mil,3417.994mil) on Top Layer And Track (3970.002mil,3412.994mil)(3970.002mil,3422.994mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R7-2(3972.128mil,3417.994mil) on Top Layer And Track (3970.002mil,3412.994mil)(3985.002mil,3412.994mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R7-2(3972.128mil,3417.994mil) on Top Layer And Track (3970.002mil,3422.994mil)(3990.002mil,3422.994mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.725mil < 10mil) Between Pad R7-2(3972.128mil,3417.994mil) on Top Layer And Track (3985.002mil,3412.994mil)(3990.002mil,3412.994mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.725mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R8-1(5170.126mil,2606mil) on Top Layer And Track (5168mil,2601mil)(5168mil,2611mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R8-1(5170.126mil,2606mil) on Top Layer And Track (5168mil,2601mil)(5188mil,2601mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R8-1(5170.126mil,2606mil) on Top Layer And Track (5168mil,2611mil)(5173mil,2611mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R8-1(5170.126mil,2606mil) on Top Layer And Track (5173mil,2611mil)(5188mil,2611mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R9-1(5170.126mil,2119mil) on Top Layer And Track (5168mil,2114mil)(5168mil,2124mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R9-1(5170.126mil,2119mil) on Top Layer And Track (5168mil,2114mil)(5188mil,2114mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R9-1(5170.126mil,2119mil) on Top Layer And Track (5168mil,2124mil)(5173mil,2124mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R9-1(5170.126mil,2119mil) on Top Layer And Track (5173mil,2124mil)(5188mil,2124mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R9-2(5185.874mil,2119mil) on Top Layer And Track (5168mil,2114mil)(5188mil,2114mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.725mil < 10mil) Between Pad R9-2(5185.874mil,2119mil) on Top Layer And Track (5168mil,2124mil)(5173mil,2124mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.725mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R9-2(5185.874mil,2119mil) on Top Layer And Track (5173mil,2124mil)(5188mil,2124mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R9-2(5185.874mil,2119mil) on Top Layer And Track (5188mil,2114mil)(5188mil,2124mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Pad U10-1(5310mil,4620.106mil) on Multi-Layer And Track (5360mil,4570.106mil)(5360mil,4770.106mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad U10-2(5310mil,4720.106mil) on Multi-Layer And Track (5360mil,4570.106mil)(5360mil,4770.106mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad U10-3(5010mil,4720.106mil) on Multi-Layer And Track (4960mil,4570.106mil)(4960mil,4770.106mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Pad U1-1(4687mil,3558.5mil) on Multi-Layer And Track (4537mil,3608.5mil)(4737mil,3608.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Pad U11-1(2300mil,3558.5mil) on Multi-Layer And Track (2150mil,3608.5mil)(2350mil,3608.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad U11-2(2200mil,3558.5mil) on Multi-Layer And Track (2150mil,3608.5mil)(2350mil,3608.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad U11-3(2200mil,3258.5mil) on Multi-Layer And Track (2150mil,3208.5mil)(2350mil,3208.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad U11-4(2300mil,3258.5mil) on Multi-Layer And Track (2150mil,3208.5mil)(2350mil,3208.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad U1-2(4587mil,3558.5mil) on Multi-Layer And Track (4537mil,3608.5mil)(4737mil,3608.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Pad U12-1(5310mil,4144.106mil) on Multi-Layer And Track (5360mil,4094.106mil)(5360mil,4294.106mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad U12-2(5310mil,4244.106mil) on Multi-Layer And Track (5360mil,4094.106mil)(5360mil,4294.106mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad U12-3(5010mil,4244.106mil) on Multi-Layer And Track (4960mil,4094.106mil)(4960mil,4294.106mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad U12-4(5010mil,4144.106mil) on Multi-Layer And Track (4960mil,4094.106mil)(4960mil,4294.106mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad U1-3(4587mil,3258.5mil) on Multi-Layer And Track (4537mil,3208.5mil)(4737mil,3208.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Pad U13-1(1825mil,3558.5mil) on Multi-Layer And Track (1675mil,3608.5mil)(1875mil,3608.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad U13-2(1725mil,3558.5mil) on Multi-Layer And Track (1675mil,3608.5mil)(1875mil,3608.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad U13-3(1725mil,3258.5mil) on Multi-Layer And Track (1675mil,3208.5mil)(1875mil,3208.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad U13-4(1825mil,3258.5mil) on Multi-Layer And Track (1675mil,3208.5mil)(1875mil,3208.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad U1-4(4687mil,3258.5mil) on Multi-Layer And Track (4537mil,3208.5mil)(4737mil,3208.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad U14-3(5010mil,3800.106mil) on Multi-Layer And Track (4960mil,3650.106mil)(4960mil,3850.106mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad U14-4(5010mil,3700.106mil) on Multi-Layer And Track (4960mil,3650.106mil)(4960mil,3850.106mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Pad U15-1(1353mil,3558.5mil) on Multi-Layer And Track (1203mil,3608.5mil)(1403mil,3608.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad U15-2(1253mil,3558.5mil) on Multi-Layer And Track (1203mil,3608.5mil)(1403mil,3608.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad U15-3(1253mil,3258.5mil) on Multi-Layer And Track (1203mil,3208.5mil)(1403mil,3208.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad U15-4(1353mil,3258.5mil) on Multi-Layer And Track (1203mil,3208.5mil)(1403mil,3208.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad U16-2(5310mil,3318.106mil) on Multi-Layer And Track (5360mil,3168.106mil)(5360mil,3368.106mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad U16-3(5010mil,3318.106mil) on Multi-Layer And Track (4960mil,3168.106mil)(4960mil,3368.106mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad U16-4(5010mil,3218.106mil) on Multi-Layer And Track (4960mil,3168.106mil)(4960mil,3368.106mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Pad U17-1(4684mil,2826.5mil) on Multi-Layer And Track (3934mil,2876.5mil)(4734mil,2876.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad U17-10(4084mil,2526.5mil) on Multi-Layer And Track (3934mil,2476.5mil)(4733mil,2476.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad U17-11(4184mil,2526.5mil) on Multi-Layer And Track (3934mil,2476.5mil)(4733mil,2476.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad U17-12(4284mil,2526.5mil) on Multi-Layer And Track (3934mil,2476.5mil)(4733mil,2476.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad U17-13(4384mil,2526.5mil) on Multi-Layer And Track (3934mil,2476.5mil)(4733mil,2476.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad U17-14(4484mil,2526.5mil) on Multi-Layer And Track (3934mil,2476.5mil)(4733mil,2476.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad U17-15(4584mil,2526.5mil) on Multi-Layer And Track (3934mil,2476.5mil)(4733mil,2476.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad U17-16(4684mil,2526.5mil) on Multi-Layer And Track (3934mil,2476.5mil)(4733mil,2476.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad U17-2(4584mil,2826.5mil) on Multi-Layer And Track (3934mil,2876.5mil)(4734mil,2876.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad U17-3(4484mil,2826.5mil) on Multi-Layer And Track (3934mil,2876.5mil)(4734mil,2876.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad U17-4(4384mil,2826.5mil) on Multi-Layer And Track (3934mil,2876.5mil)(4734mil,2876.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad U17-5(4284mil,2826.5mil) on Multi-Layer And Track (3934mil,2876.5mil)(4734mil,2876.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad U17-6(4184mil,2826.5mil) on Multi-Layer And Track (3934mil,2876.5mil)(4734mil,2876.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad U17-7(4084mil,2826.5mil) on Multi-Layer And Track (3934mil,2876.5mil)(4734mil,2876.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad U17-8(3984mil,2826.5mil) on Multi-Layer And Track (3934mil,2876.5mil)(4734mil,2876.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad U17-9(3984mil,2526.5mil) on Multi-Layer And Track (3934mil,2476.5mil)(4733mil,2476.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Pad U18-1(3105mil,2338mil) on Multi-Layer And Track (3155mil,2288mil)(3155mil,3088mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad U18-10(2805mil,2938mil) on Multi-Layer And Track (2755mil,2289mil)(2755mil,3088mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad U18-11(2805mil,2838mil) on Multi-Layer And Track (2755mil,2289mil)(2755mil,3088mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad U18-12(2805mil,2738mil) on Multi-Layer And Track (2755mil,2289mil)(2755mil,3088mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad U18-13(2805mil,2638mil) on Multi-Layer And Track (2755mil,2289mil)(2755mil,3088mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad U18-14(2805mil,2538mil) on Multi-Layer And Track (2755mil,2289mil)(2755mil,3088mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad U18-15(2805mil,2438mil) on Multi-Layer And Track (2755mil,2289mil)(2755mil,3088mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad U18-16(2805mil,2338mil) on Multi-Layer And Track (2755mil,2289mil)(2755mil,3088mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad U18-3(3105mil,2538mil) on Multi-Layer And Track (3155mil,2288mil)(3155mil,3088mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad U18-4(3105mil,2638mil) on Multi-Layer And Track (3155mil,2288mil)(3155mil,3088mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad U18-5(3105mil,2738mil) on Multi-Layer And Track (3155mil,2288mil)(3155mil,3088mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad U18-6(3105mil,2838mil) on Multi-Layer And Track (3155mil,2288mil)(3155mil,3088mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad U18-7(3105mil,2938mil) on Multi-Layer And Track (3155mil,2288mil)(3155mil,3088mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad U18-8(3105mil,3038mil) on Multi-Layer And Track (3155mil,2288mil)(3155mil,3088mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad U18-9(2805mil,3038mil) on Multi-Layer And Track (2755mil,2289mil)(2755mil,3088mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.828mil < 10mil) Between Pad U20-16(3062mil,383mil) on Multi-Layer And Track (3122mil,1993mil)(3122mil,-17mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.828mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.828mil < 10mil) Between Pad U20-17(3062mil,483mil) on Multi-Layer And Track (3122mil,1993mil)(3122mil,-17mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.828mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.828mil < 10mil) Between Pad U20-18(3062mil,583mil) on Multi-Layer And Track (3122mil,1993mil)(3122mil,-17mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.828mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.828mil < 10mil) Between Pad U20-19(3062mil,683mil) on Multi-Layer And Track (3122mil,1993mil)(3122mil,-17mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.828mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.828mil < 10mil) Between Pad U20-20(3062mil,783mil) on Multi-Layer And Track (3122mil,1993mil)(3122mil,-17mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.828mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.828mil < 10mil) Between Pad U20-21(3062mil,883mil) on Multi-Layer And Track (3122mil,1993mil)(3122mil,-17mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.828mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.828mil < 10mil) Between Pad U20-22(3062mil,983mil) on Multi-Layer And Track (3122mil,1993mil)(3122mil,-17mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.828mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.828mil < 10mil) Between Pad U20-23(3062mil,1083mil) on Multi-Layer And Track (3122mil,1993mil)(3122mil,-17mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.828mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.828mil < 10mil) Between Pad U20-24(3062mil,1183mil) on Multi-Layer And Track (3122mil,1993mil)(3122mil,-17mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.828mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.828mil < 10mil) Between Pad U20-25(3062mil,1283mil) on Multi-Layer And Track (3122mil,1993mil)(3122mil,-17mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.828mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.828mil < 10mil) Between Pad U20-26(3062mil,1383mil) on Multi-Layer And Track (3122mil,1993mil)(3122mil,-17mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.828mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.828mil < 10mil) Between Pad U20-28(3062mil,1583mil) on Multi-Layer And Track (3122mil,1993mil)(3122mil,-17mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.828mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.828mil < 10mil) Between Pad U20-29(3062mil,1683mil) on Multi-Layer And Track (3122mil,1993mil)(3122mil,-17mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.828mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.828mil < 10mil) Between Pad U20-30(3062mil,1783mil) on Multi-Layer And Track (3122mil,1993mil)(3122mil,-17mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.828mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Pad U2-1(5310mil,2735.106mil) on Multi-Layer And Track (5360mil,2685.106mil)(5360mil,2885.106mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad U2-2(5310mil,2835.106mil) on Multi-Layer And Track (5360mil,2685.106mil)(5360mil,2885.106mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad U2-3(5010mil,2835.106mil) on Multi-Layer And Track (4960mil,2685.106mil)(4960mil,2885.106mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad U2-4(5010mil,2735.106mil) on Multi-Layer And Track (4960mil,2685.106mil)(4960mil,2885.106mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Pad U3-1(5310mil,2295.106mil) on Multi-Layer And Track (5360mil,2245.106mil)(5360mil,2445.106mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad U3-2(5310mil,2395.106mil) on Multi-Layer And Track (5360mil,2245.106mil)(5360mil,2445.106mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad U3-3(5010mil,2395.106mil) on Multi-Layer And Track (4960mil,2245.106mil)(4960mil,2445.106mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad U3-4(5010mil,2295.106mil) on Multi-Layer And Track (4960mil,2245.106mil)(4960mil,2445.106mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad U4-3(4111mil,3258.5mil) on Multi-Layer And Track (4061mil,3208.5mil)(4261mil,3208.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad U4-4(4211mil,3258.5mil) on Multi-Layer And Track (4061mil,3208.5mil)(4261mil,3208.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Pad U5-1(5310mil,1850.106mil) on Multi-Layer And Track (5360mil,1800.106mil)(5360mil,2000.106mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad U5-2(5310mil,1950.106mil) on Multi-Layer And Track (5360mil,1800.106mil)(5360mil,2000.106mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad U5-3(5010mil,1950.106mil) on Multi-Layer And Track (4960mil,1800.106mil)(4960mil,2000.106mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad U5-4(5010mil,1850.106mil) on Multi-Layer And Track (4960mil,1800.106mil)(4960mil,2000.106mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Pad U6-1(3745.384mil,3558.5mil) on Multi-Layer And Track (3595.384mil,3608.5mil)(3795.384mil,3608.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad U6-2(3645.384mil,3558.5mil) on Multi-Layer And Track (3595.384mil,3608.5mil)(3795.384mil,3608.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad U6-3(3645.384mil,3258.5mil) on Multi-Layer And Track (3595.384mil,3208.5mil)(3795.384mil,3208.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Pad U7-1(3310mil,3558.5mil) on Multi-Layer And Track (3160mil,3608.5mil)(3360mil,3608.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad U7-2(3210mil,3558.5mil) on Multi-Layer And Track (3160mil,3608.5mil)(3360mil,3608.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad U7-3(3210mil,3258.5mil) on Multi-Layer And Track (3160mil,3208.5mil)(3360mil,3208.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad U7-4(3310mil,3258.5mil) on Multi-Layer And Track (3160mil,3208.5mil)(3360mil,3208.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Pad U8-1(5310mil,1380.106mil) on Multi-Layer And Track (5360mil,1330.106mil)(5360mil,1530.106mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad U8-2(5310mil,1480.106mil) on Multi-Layer And Track (5360mil,1330.106mil)(5360mil,1530.106mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad U8-3(5010mil,1480.106mil) on Multi-Layer And Track (4960mil,1330.106mil)(4960mil,1530.106mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad U8-4(5010mil,1380.106mil) on Multi-Layer And Track (4960mil,1330.106mil)(4960mil,1530.106mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Pad U9-1(2776mil,3558.5mil) on Multi-Layer And Track (2626mil,3608.5mil)(2826mil,3608.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad U9-2(2676mil,3558.5mil) on Multi-Layer And Track (2626mil,3608.5mil)(2826mil,3608.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
Rule Violations :442

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:02