INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fpga_labs_sp18/lab4/lab4/lab4.srcs/sources_1/new/button_parser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module button_parser
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fpga_labs_sp18/lab4/lab4/lab4.srcs/sources_1/new/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fpga_labs_sp18/lab4/lab4/lab4.srcs/sources_1/new/edge_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detector
WARNING: [VRFC 10-756] identifier last_signal is used before its declaration [C:/fpga_labs_sp18/lab4/lab4/lab4.srcs/sources_1/new/edge_detector.v:14]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fpga_labs_sp18/lab4/lab4/lab4.srcs/sources_1/new/synchronizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module synchronizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fpga_labs_sp18/lab4/lab4/lab4.srcs/sources_1/new/debouncer_fpga_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer_fpga_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fpga_labs_sp18/lab4/lab4/lab4.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
