<!DOCTYPE html>
<html>
<head>
<meta charset="utf-8">
<title>Re: [Jack-Devel] Ethernet-based audio interface using (net)jack idea</title>
<style>
pre {background: #fafafa; border: 1px solid #f1f2f3; font-size: 1.2em; padding: 10px; white-space: pre-wrap; white-space: -moz-pre-wrap; white-space: -pre-wrap; white-space: -o-pre-wrap; word-wrap: break-word;}
h1 {font-size: 140%;}
.header_table {table-layout: fixed; width: 100%;}
.col1 {width: 120px; vertical-align: top;}
.from {font-weight: bold;}
</style>
</head>
<body>
<h1>Re: [Jack-Devel] Ethernet-based audio interface using (net)jack idea</h1>
<table class="header_table">
<tr><td class='col1'><a href='../1313688677.17526_0.ltw:2,a/index.html'>Prev</a></td><td><a href='../1313690852.23388_0.ltw:2,a/index.html'>Next</a>&nbsp;&nbsp;<a href='../../index.html#1313689258.19248_0.ltw:2,a'>Index</a></td></tr>
<tr><td class='col1'>Date</td><td>Thu, 18 Aug 2011 17:40:47 +0000 </td></tr>
<tr><td class='col1'>From</td><td><span class="from"> Fons Adriaensen </span> &lt;[hidden] at linuxaudio dot org&gt; </td></tr>
<tr><td class='col1'>To</td><td>Jeroen Van den Keybus &lt;[hidden] at gmail dot com&gt; </td></tr>
<tr><td class='col1'>Cc</td><td>jack-devel &lt;[hidden] at lists dot jackaudio dot org&gt; </td></tr>
<tr><td class='col1'>In-Reply-To</td><td>Jeroen Van den Keybus
<a href='../1313577688.8362_0.ltw:2,a/index.html'>Re: [Jack-Devel] Ethernet-based audio interface using (net)jack idea </a></td></tr>
<tr><td class='col1'>Follow-Up</td><td>Dan Swain
<a href='../1314462065.27152_0.ltw:2,a/index.html'>Re: [Jack-Devel] Ethernet-based audio interface using (net)jack idea </a></td></tr>
</table>
<pre>
On Wed, Aug 17, 2011 at 12:41:00PM +0200, Jeroen Van den Keybus wrote:

&gt; In fact, my idea was to use one of the FPGA analog PLLs with slow loop
&gt; setting to lock onto the
&gt; jittery (but not as jittery as the sync packets) DPLL output. So I will be
&gt; using the FPGA analog PLL as a VCO.
&gt; 
&gt; The main question remains whether or not the PLL will be able to properly
&gt; lock on a DPLL output signal that is - indeed - fairly jittery. That
&gt; probably calls for an experiment.

That indeed remains to be seen. You can probably make it lock, the 
question is what BW it requires. 

Anyway creating a master sample clock from low frequency sync 
messages using a PLL is not easy. But since you have the computing
power of an FPGA at your disposal there are alternatives in the
form of open-loop solutions. 

Put a timestamp (using the current clock) on the sync messages,
unwrap any modulo on the time stamps and perform a linear
regression on a few hundred of them - this is equivalent to
filtering in a PLL but doesn't have the stability problems
as it is open loop. Repeat for each incoming sync packet,
low-pass filter the result to drive a VC(X)O.

Ciao,

-- 
FA
</pre>
<table class="header_table">
<tr><td class='col1'><a href='../1313688677.17526_0.ltw:2,a/index.html'>Prev</a></td><td><a href='../1313690852.23388_0.ltw:2,a/index.html'>Next</a>&nbsp;&nbsp;<a href='../../index.html#1313689258.19248_0.ltw:2,a'>Index</a></td></tr>
</table>
<p><small>1313689258.19248_0.ltw:2,a&nbsp;&lt;20110818174046.GA8935 at linuxaudio dot org&gt;</small></p>
<!-- Created with Bash Archive Mail -->
</body>
</html>
