Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Nov 23 14:46:11 2021
| Host         : U230637 running 64-bit major release  (build 9200)
| Command      : report_drc -file ALU_N_Bits_drc_routed.rpt -pb ALU_N_Bits_drc_routed.pb -rpx ALU_N_Bits_drc_routed.rpx
| Design       : ALU_N_Bits
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Fully Routed
------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 5
+----------+----------+--------------------+------------+
| Rule     | Severity | Description        | Violations |
+----------+----------+--------------------+------------+
| PDRC-153 | Warning  | Gated clock check  | 4          |
| ZPS7-1   | Warning  | PS7 block required | 1          |
+----------+----------+--------------------+------------+

2. REPORT DETAILS
-----------------
PDRC-153#1 Warning
Gated clock check  
Net ALUs[3].otherUnitsI.UI/cout_reg/G0 is a gated clock net sourced by a combinational pin ALUs[3].otherUnitsI.UI/cout_reg/L3_2/O, cell ALUs[3].otherUnitsI.UI/cout_reg/L3_2 (in ALUs[3].otherUnitsI.UI/cout_reg macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#2 Warning
Gated clock check  
Net ALUs[4].otherUnitsI.UI/cout_reg/G0 is a gated clock net sourced by a combinational pin ALUs[4].otherUnitsI.UI/cout_reg/L3_2/O, cell ALUs[4].otherUnitsI.UI/cout_reg/L3_2 (in ALUs[4].otherUnitsI.UI/cout_reg macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#3 Warning
Gated clock check  
Net ALUs[5].otherUnitsI.UI/cout_reg/G0 is a gated clock net sourced by a combinational pin ALUs[5].otherUnitsI.UI/cout_reg/L3_2/O, cell ALUs[5].otherUnitsI.UI/cout_reg/L3_2 (in ALUs[5].otherUnitsI.UI/cout_reg macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#4 Warning
Gated clock check  
Net ALUs[6].otherUnitsI.UI/cout_reg/G0 is a gated clock net sourced by a combinational pin ALUs[6].otherUnitsI.UI/cout_reg/L3_2/O, cell ALUs[6].otherUnitsI.UI/cout_reg/L3_2 (in ALUs[6].otherUnitsI.UI/cout_reg macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

ZPS7-1#1 Warning
PS7 block required  
The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
Related violations: <none>


