{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition " "Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 08 12:56:20 2013 " "Info: Processing started: Sun Sep 08 12:56:20 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off hw1 -c hw1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off hw1 -c hw1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "SW1 LEDR2 11.544 ns Longest " "Info: Longest tpd from source pin \"SW1\" to destination pin \"LEDR2\" is 11.544 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns SW1 1 PIN PIN_Y19 3 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_Y19; Fanout = 3; PIN Node = 'SW1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW1 } "NODE_NAME" } } { "hw1.bdf" "" { Schematic "C:/Users/Paul/Desktop/Paul_Kafka/FSU/5. Year 5 (13-14)/Fall 13/Classes/Emb Sys Design/Assignments/HW1/project/hw1/hw1.bdf" { { 144 56 224 160 "SW1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.955 ns) + CELL(0.438 ns) 6.235 ns orgate:inst1\|LEDR2 2 COMB LCCOMB_X73_Y2_N4 1 " "Info: 2: + IC(4.955 ns) + CELL(0.438 ns) = 6.235 ns; Loc. = LCCOMB_X73_Y2_N4; Fanout = 1; COMB Node = 'orgate:inst1\|LEDR2'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.393 ns" { SW1 orgate:inst1|LEDR2 } "NODE_NAME" } } { "orgate.v" "" { Text "C:/Users/Paul/Desktop/Paul_Kafka/FSU/5. Year 5 (13-14)/Fall 13/Classes/Emb Sys Design/Assignments/HW1/project/hw1/orgate.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.540 ns) + CELL(2.769 ns) 11.544 ns LEDR2 3 PIN PIN_U4 0 " "Info: 3: + IC(2.540 ns) + CELL(2.769 ns) = 11.544 ns; Loc. = PIN_U4; Fanout = 0; PIN Node = 'LEDR2'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.309 ns" { orgate:inst1|LEDR2 LEDR2 } "NODE_NAME" } } { "hw1.bdf" "" { Schematic "C:/Users/Paul/Desktop/Paul_Kafka/FSU/5. Year 5 (13-14)/Fall 13/Classes/Emb Sys Design/Assignments/HW1/project/hw1/hw1.bdf" { { 384 544 720 400 "LEDR2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.049 ns ( 35.07 % ) " "Info: Total cell delay = 4.049 ns ( 35.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.495 ns ( 64.93 % ) " "Info: Total interconnect delay = 7.495 ns ( 64.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "11.544 ns" { SW1 orgate:inst1|LEDR2 LEDR2 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "11.544 ns" { SW1 {} SW1~combout {} orgate:inst1|LEDR2 {} LEDR2 {} } { 0.000ns 0.000ns 4.955ns 2.540ns } { 0.000ns 0.842ns 0.438ns 2.769ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "176 " "Info: Peak virtual memory: 176 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 08 12:56:21 2013 " "Info: Processing ended: Sun Sep 08 12:56:21 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
