Reading timing models for corner nom_tt_025C_1v80…
Reading timing library for the 'nom_tt_025C_1v80' corner at '/home/vscode/ttsetup/pdk/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading timing models for corner nom_ff_n40C_1v95…
Reading timing library for the 'nom_ff_n40C_1v95' corner at '/home/vscode/ttsetup/pdk/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95.lib'…
Reading timing models for corner nom_ss_100C_1v60…
Reading timing library for the 'nom_ss_100C_1v60' corner at '/home/vscode/ttsetup/pdk/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib'…
Reading OpenROAD database at '/workspaces/tt25a_openram_testchip/runs/wokwi/33-openroad-detailedplacement/tt_um_openram_top.odb'…
Reading design constraints file at 'src/project.sdc'…
[WARNING STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[WARNING STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.
[INFO] Setting RC values…
[INFO] Configuring cts characterization…
[INFO] Performing clock tree synthesis…
[INFO] Looking for the following net(s): "ui_in\[3]" "ui_in\[4]"
[INFO] Running Clock Tree Synthesis…
[INFO CTS-0050] Root buffer is sky130_fd_sc_hd__clkbuf_16.
[INFO CTS-0051] Sink buffer is sky130_fd_sc_hd__clkbuf_8.
[INFO CTS-0052] The following clock buffers will be used for CTS:
                    sky130_fd_sc_hd__clkbuf_2
                    sky130_fd_sc_hd__clkbuf_4
                    sky130_fd_sc_hd__clkbuf_8
[INFO CTS-0049] Characterization buffer is sky130_fd_sc_hd__clkbuf_8.
[INFO CTS-0007] Net "ui_in[3]" found for clock "sclka".
[INFO CTS-0010]  Clock net "ui_in[3]" has 73 sinks.
[INFO CTS-0007] Net "ui_in[4]" found for clock "sclkb".
[INFO CTS-0010]  Clock net "ui_in[4]" has 72 sinks.
[INFO CTS-0008] TritonCTS found 2 clock nets.
[INFO CTS-0097] Characterization used 3 buffer(s) types.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 1 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net ui_in[3].
[INFO CTS-0028]  Total number of sinks: 73.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 25 and with maximum cluster diameter of 50.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(35685, 12300), (320425, 219020)].
[INFO CTS-0024]  Normalized sink region: [(2.6239, 0.904412), (23.5607, 16.1044)].
[INFO CTS-0025]     Width:  20.9368.
[INFO CTS-0026]     Height: 15.2000.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 37
    Sub-region size: 10.4684 X 15.2000
[INFO CTS-0034]     Segment length (rounded): 6.
 Level 2
    Direction: Vertical
    Sinks per sub-region: 19
    Sub-region size: 10.4684 X 7.6000
[INFO CTS-0034]     Segment length (rounded): 4.
 Level 3
    Direction: Horizontal
    Sinks per sub-region: 10
    Sub-region size: 5.2342 X 7.6000
[INFO CTS-0034]     Segment length (rounded): 2.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 73.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 1 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net ui_in[4].
[INFO CTS-0028]  Total number of sinks: 72.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 25 and with maximum cluster diameter of 50.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(42125, 25780), (321275, 219020)].
[INFO CTS-0024]  Normalized sink region: [(3.09743, 1.89559), (23.6232, 16.1044)].
[INFO CTS-0025]     Width:  20.5257.
[INFO CTS-0026]     Height: 14.2088.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 36
    Sub-region size: 10.2629 X 14.2088
[INFO CTS-0034]     Segment length (rounded): 6.
 Level 2
    Direction: Vertical
    Sinks per sub-region: 18
    Sub-region size: 10.2629 X 7.1044
[INFO CTS-0034]     Segment length (rounded): 4.
 Level 3
    Direction: Horizontal
    Sinks per sub-region: 9
    Sub-region size: 5.1314 X 7.1044
[INFO CTS-0034]     Segment length (rounded): 2.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 72.
[INFO CTS-0018]     Created 9 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 9 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:2, 8:3, 9:1, 13:2..
[INFO CTS-0017]     Max level of the clock tree: 3.
[INFO CTS-0018]     Created 9 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 9 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:3, 9:1, 10:3, 12:1..
[INFO CTS-0017]     Max level of the clock tree: 3.
[INFO CTS-0098] Clock net "ui_in[3]"
[INFO CTS-0099]  Sinks 79
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 325.85 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0207]  Leaf load cells 13
[INFO CTS-0098] Clock net "ui_in[4]"
[INFO CTS-0099]  Sinks 79
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 316.52 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0207]  Leaf load cells 13
[INFO] Repairing long wires on clock nets…
[INFO RSZ-0058] Using max wire length 5786um.
Setting global connections for newly added cells…
[INFO] Setting global connections...
SRAM matched with SRAM
Updating metrics…
Cell type report:                       Count       Area
  Macro                                     1   52060.65
  Fill cell                               162     608.08
  Tap cell                                200     250.24
  Buffer                                    2      10.01
  Clock buffer                             21     491.72
  Timing Repair Buffer                     56     364.10
  Clock inverter                           10      93.84
  Sequential cell                         144    3677.28
  Multi-Input combinational cell          272    2892.77
  Total                                   868   60448.69
Writing OpenROAD database to '/workspaces/tt25a_openram_testchip/runs/wokwi/34-openroad-cts/tt_um_openram_top.odb'…
Writing netlist to '/workspaces/tt25a_openram_testchip/runs/wokwi/34-openroad-cts/tt_um_openram_top.nl.v'…
Writing powered netlist to '/workspaces/tt25a_openram_testchip/runs/wokwi/34-openroad-cts/tt_um_openram_top.pnl.v'…
Writing layout to '/workspaces/tt25a_openram_testchip/runs/wokwi/34-openroad-cts/tt_um_openram_top.def'…
Writing timing constraints to '/workspaces/tt25a_openram_testchip/runs/wokwi/34-openroad-cts/tt_um_openram_top.sdc'…
[INFO] Legalizing…
Placement Analysis
---------------------------------
total displacement        781.1 u
average displacement        0.9 u
max displacement           72.1 u
original HPWL           25640.1 u
legalized HPWL          26034.2 u
delta HPWL                    2 %

[INFO DPL-0020] Mirrored 142 instances
[INFO DPL-0021] HPWL before           26034.2 u
[INFO DPL-0022] HPWL after            25770.3 u
[INFO DPL-0023] HPWL delta               -1.0 %
Setting global connections for newly added cells…
[INFO] Setting global connections...
SRAM matched with SRAM
Updating metrics…
Cell type report:                       Count       Area
  Macro                                     1   52060.65
  Fill cell                               162     608.08
  Tap cell                                200     250.24
  Buffer                                    2      10.01
  Clock buffer                             21     491.72
  Timing Repair Buffer                     56     364.10
  Clock inverter                           10      93.84
  Sequential cell                         144    3677.28
  Multi-Input combinational cell          272    2892.77
  Total                                   868   60448.69
Writing OpenROAD database to '/workspaces/tt25a_openram_testchip/runs/wokwi/34-openroad-cts/tt_um_openram_top.odb'…
Writing netlist to '/workspaces/tt25a_openram_testchip/runs/wokwi/34-openroad-cts/tt_um_openram_top.nl.v'…
Writing powered netlist to '/workspaces/tt25a_openram_testchip/runs/wokwi/34-openroad-cts/tt_um_openram_top.pnl.v'…
Writing layout to '/workspaces/tt25a_openram_testchip/runs/wokwi/34-openroad-cts/tt_um_openram_top.def'…
Writing timing constraints to '/workspaces/tt25a_openram_testchip/runs/wokwi/34-openroad-cts/tt_um_openram_top.sdc'…
%OL_CREATE_REPORT cts.rpt
[INFO CTS-0003] Total number of Clock Roots: 2.
[INFO CTS-0004] Total number of Buffers Inserted: 18.
[INFO CTS-0005] Total number of Clock Subnets: 18.
[INFO CTS-0006] Total number of Sinks: 145.
%OL_END_REPORT
