Generating HDL for page 13.74.01.1 FILE CONTROLS-ACC at 11/16/2020 4:36:51 PM
Old test bench file ALD_13_74_01_1_FILE_CONTROLS_ACC_tb.vhdl 283 lines preserved and 32 declaration lines preserved
Note: DOT Function at 4G has input level(s) of S, and output level(s) of S, Logic Function set to OR
Removed 3 outputs from Gate at 3A to ignored block(s) or identical signal names
Removed 11 outputs from Gate at 4B to ignored block(s) or identical signal names
Removed 5 outputs from Gate at 2D to ignored block(s) or identical signal names
Removed 1 outputs from Gate at 3E to ignored block(s) or identical signal names
Removed 1 outputs from Gate at 1E to ignored block(s) or identical signal names
Removed 1 outputs from Gate at 1F to ignored block(s) or identical signal names
Removed 2 outputs from Gate at 2H to ignored block(s) or identical signal names
Removed 1 outputs from Gate at 1H to ignored block(s) or identical signal names
Removed 4 outputs from Gate at 2I to ignored block(s) or identical signal names
Removed 3 outputs from Dot Function at 4G to ignored block(s) or identical signal names
Generating Statement for block at 4A with output pin(s) of OUT_4A_C
	and inputs of OUT_4B_A
	and logic function of NAND
Generating Statement for block at 3A with output pin(s) of OUT_3A_C
	and inputs of OUT_4B_A
	and logic function of NOT
Generating Statement for block at 5B with output pin(s) of OUT_5B_E
	and inputs of PS_E_CH_SELECT_UNIT_F,PS_PERCENT_OR_COML_AT,PS_M_OR_L_OP_CODES
	and logic function of NAND
Generating Statement for block at 4B with output pin(s) of OUT_4B_A, OUT_4B_A, OUT_4B_A, OUT_4B_A, OUT_4B_A, OUT_4B_A, OUT_4B_A, OUT_4B_A, OUT_4B_A
	and inputs of OUT_5B_E,OUT_4C_R
	and logic function of Special
Generating Statement for block at 5C with output pin(s) of OUT_5C_D
	and inputs of PS_M_OR_L_OP_CODES,PS_F_CH_SELECT_UNIT_F,PS_LOZENGE_OR_ASTERISK
	and logic function of NAND
Generating Statement for block at 4C with output pin(s) of OUT_4C_R
	and inputs of OUT_5C_D
	and logic function of NOT
Generating Statement for block at 3D with output pin(s) of OUT_3D_NoPin
	and inputs of OUT_4B_A,PS_NO_SCAN,PS_D_CYCLE
	and logic function of NAND
Generating Statement for block at 2D with output pin(s) of OUT_2D_R, OUT_2D_R, OUT_2D_R
	and inputs of OUT_3D_NoPin
	and logic function of NOT
Generating Statement for block at 3E with output pin(s) of OUT_3E_D
	and inputs of OUT_4B_A,PS_LAST_INSN_RO_CYCLE
	and logic function of NAND
Generating Statement for block at 1E with output pin(s) of OUT_1E_D
	and inputs of OUT_2D_R,PS_B_CH_NOT_GROUP_MARK_WM,MS_FILE_RING_7_LATCH
	and logic function of NAND
Generating Statement for block at 5F with output pin(s) of OUT_5F_G
	and inputs of MS_FILE_RING_7_LATCH,MS_B_CH_GROUP_MARK_DOT_WM
	and logic function of NAND
Generating Statement for block at 3F with output pin(s) of OUT_3F_E
	and inputs of OUT_4B_A,PS_UNITS_OR_BODY_LATCH,PS_D_CYCLE
	and logic function of NAND
Generating Statement for block at 1F with output pin(s) of OUT_1F_E
	and inputs of OUT_2D_R,OUT_5F_G,PS_UNITS_OR_BODY_LATCH
	and logic function of NAND
Generating Statement for block at 5G with output pin(s) of OUT_5G_F
	and inputs of PS_NO_OR_1ST_OR_2ND_SCAN
	and logic function of NOT
Generating Statement for block at 4G with output pin(s) of OUT_4G_F
	and inputs of OUT_4B_A
	and logic function of NOT
Generating Statement for block at 4H with output pin(s) of OUT_4H_B
	and inputs of PS_D_CYCLE
	and logic function of NOT
Generating Statement for block at 3H with output pin(s) of OUT_3H_NoPin
	and inputs of OUT_4B_A,PS_D_CYCLE,PS_2ND_SCAN
	and logic function of NAND
Generating Statement for block at 2H with output pin(s) of OUT_2H_D, OUT_2H_D
	and inputs of OUT_3H_NoPin
	and logic function of NOT
Generating Statement for block at 1H with output pin(s) of OUT_1H_D
	and inputs of OUT_2H_D
	and logic function of NOT
Generating Statement for block at 3I with output pin(s) of OUT_3I_H, OUT_3I_H
	and inputs of OUT_4B_A,PS_D_CYCLE,PS_EXTENSION_LATCH
	and logic function of NAND
Generating Statement for block at 2I with output pin(s) of OUT_2I_A
	and inputs of OUT_3I_H
	and logic function of NOT
Generating Statement for block at 4G with output pin(s) of OUT_DOT_4G
	and inputs of OUT_5G_F,OUT_4G_F,OUT_4H_B
	and logic function of OR
Generating output sheet edge signal assignment to 
	signal MS_FILE_OP_STAR_1405
	from gate output OUT_4A_C
Generating output sheet edge signal assignment to 
	signal MS_FILE_OP
	from gate output OUT_3A_C
Generating output sheet edge signal assignment to 
	signal PS_FILE_OP
	from gate output OUT_4B_A
Generating output sheet edge signal assignment to 
	signal PS_FILE_OP_DOT_D_CY_DOT_NO_SCAN
	from gate output OUT_2D_R
Generating output sheet edge signal assignment to 
	signal MS_FILE_OP_DOT_LAST_INSN_RO_CYCLE
	from gate output OUT_3E_D
Generating output sheet edge signal assignment to 
	signal MS_FILE_OP_TAKE_2ND_SCAN_CYCLE
	from gate output OUT_1E_D
Generating output sheet edge signal assignment to 
	signal MS_FILE_OP_DOT_D_CY_DOT_U_OR_Y
	from gate output OUT_3F_E
Generating output sheet edge signal assignment to 
	signal MS_FILE_OP_TAKE_EXTENSION_CYCLE
	from gate output OUT_1F_E
Generating output sheet edge signal assignment to 
	signal PS_FILE_OP_DOT_D_CY_DOT_2ND_SCAN
	from gate output OUT_2H_D
Generating output sheet edge signal assignment to 
	signal MS_FILE_OP_DOT_D_CY_DOT_2ND_SCAN
	from gate output OUT_1H_D
Generating output sheet edge signal assignment to 
	signal MS_FILE_OP_DOT_D_CY_DOT_EXTENSION
	from gate output OUT_3I_H
Generating output sheet edge signal assignment to 
	signal PS_FILE_OP_DOT_D_CY_DOT_EXTENSION
	from gate output OUT_2I_A
Generating output sheet edge signal assignment to 
	signal MS_FILE_OP_DOT_D_CYCLE
	from gate output OUT_DOT_4G
