

Microchip Technology PIC18 Macro Assembler V1.36 build -262312587 
                                                                                                           Sat Aug 31 07:38:58 2019


     1                           
     2                           	; Microchip MPLAB XC8 C Compiler V1.36
     3                           	; Copyright (C) 1984-2016 HI-TECH Software
     4                           
     5                           	; Auto-generated runtime startup code for final link stage.
     6                           
     7                           	;
     8                           	; Compiler options:
     9                           	;
    10                           	; --chip=18F4580 -I/opt/microchip/xc8/v1.36/include/ --ROM=0-3000 -Q \
    11                           	; --opt=all --asmlist --summary=psect,mem -Mpic18F4580.map -DCOMPILER= \
    12                           	; -intel pattern4.p1 pattern1.p1 gloww.p1 pattern2.p1 main.p1 \
    13                           	; digital_keypad.p1 pattern3.p1 -opic18F4580.hex
    14                           	;
    15                           
    16                           
    17                           	processor	18F4580
    18                           
    19                           	GLOBAL	_main,start
    20                           	FNROOT	_main
    21                           
    22  0000                     
    23                           	psect	config,class=CONFIG,delta=1,noexec
    24                           	psect	idloc,class=IDLOC,delta=1,noexec
    25                           	psect	const,class=CONST,delta=1,reloc=2,noexec
    26                           	psect	smallconst,class=SMALLCONST,delta=1,reloc=2,noexec
    27                           	psect	mediumconst,class=MEDIUMCONST,delta=1,reloc=2,noexec
    28                           	psect	rbss,class=COMRAM,space=1,noexec
    29                           	psect	bss,class=RAM,space=1,noexec
    30                           	psect	rdata,class=COMRAM,space=1,noexec
    31                           	psect	irdata,class=CODE,space=0,reloc=2,noexec
    32                           	psect	bss,class=RAM,space=1,noexec
    33                           	psect	data,class=RAM,space=1,noexec
    34                           	psect	idata,class=CODE,space=0,reloc=2,noexec
    35                           	psect	nvrram,class=COMRAM,space=1,noexec
    36                           	psect	nvbit,class=COMRAM,bit,space=1,noexec
    37                           	psect	temp,ovrld,class=COMRAM,space=1,noexec
    38                           	psect	struct,ovrld,class=COMRAM,space=1,noexec
    39                           	psect	rbit,class=COMRAM,bit,space=1,noexec
    40                           	psect	bigbss,class=BIGRAM,space=1,noexec
    41                           	psect	bigdata,class=BIGRAM,space=1,noexec
    42                           	psect	ibigdata,class=CODE,space=0,reloc=2,noexec
    43                           	psect	farbss,class=FARRAM,space=0,reloc=2,delta=1,noexec
    44                           	psect	nvFARRAM,class=FARRAM,space=0,reloc=2,delta=1,noexec
    45                           	psect	fardata,class=FARRAM,space=0,reloc=2,delta=1,noexec
    46                           	psect	ifardata,class=CODE,space=0,reloc=2,delta=1,noexec
    47                           
    48                           	psect	reset_vec,class=CODE,delta=1,reloc=2
    49                           	psect	powerup,class=CODE,delta=1,reloc=2
    50                           	psect	intcode,class=CODE,delta=1,reloc=2
    51                           	psect	intcode_body,class=CODE,delta=1,reloc=2
    52                           	psect	intcodelo,class=CODE,delta=1,reloc=2
    53                           	psect	intret,class=CODE,delta=1,reloc=2
    54                           	psect	intentry,class=CODE,delta=1,reloc=2
    55                           
    56                           	psect	intsave_regs,class=BIGRAM,space=1
    57                           	psect	init,class=CODE,delta=1,reloc=2
    58                           	psect	text,class=CODE,delta=1,reloc=2
    59                           GLOBAL	intlevel0,intlevel1,intlevel2
    60                           intlevel0:
    61  000000                     intlevel1:
    62  000000                     intlevel2:
    63  000000                     GLOBAL	intlevel3
    64                           intlevel3:
    65  000000                     	psect	end_init,class=CODE,delta=1,reloc=2
    66                           	psect	clrtext,class=CODE,delta=1,reloc=2
    67                           
    68                           	psect	eeprom_data,class=EEDATA,delta=1,noexec
    69                           	psect	smallconst
    70                           	GLOBAL	__smallconst
    71                           __smallconst:
    72  000000                     	psect	mediumconst
    73                           	GLOBAL	__mediumconst
    74                           __mediumconst:
    75  000000                     wreg	EQU	0FE8h
    76  0000                     fsr0l	EQU	0FE9h
    77  0000                     fsr0h	EQU	0FEAh
    78  0000                     fsr1l	EQU	0FE1h
    79  0000                     fsr1h	EQU	0FE2h
    80  0000                     fsr2l	EQU	0FD9h
    81  0000                     fsr2h	EQU	0FDAh
    82  0000                     postinc0	EQU	0FEEh
    83  0000                     postdec0	EQU	0FEDh
    84  0000                     postinc1	EQU	0FE6h
    85  0000                     postdec1	EQU	0FE5h
    86  0000                     postinc2	EQU	0FDEh
    87  0000                     postdec2	EQU	0FDDh
    88  0000                     tblptrl	EQU	0FF6h
    89  0000                     tblptrh	EQU	0FF7h
    90  0000                     tblptru	EQU	0FF8h
    91  0000                     tablat		EQU	0FF5h
    92  0000                     
    93                           	PSECT	ramtop,class=RAM,noexec
    94                           	GLOBAL	__S1			; top of RAM usage
    95                           	GLOBAL	__ramtop
    96                           	GLOBAL	__LRAM,__HRAM
    97                           __ramtop:
    98  000600                     
    99                           	psect	reset_vec
   100                           reset_vec:
   101  000000                     	; No powerup routine
   102                           	; No interrupt routine
   103                           	GLOBAL __accesstop
   104                           __accesstop EQU 96
   105  0000                     
   106                           
   107                           	psect	init
   108                           start:
   109  000000                     
   110                           ;Initialize the stack pointer (FSR1)
   111                           	global stacklo, stackhi
   112                           	stacklo	equ	060h
   113  0000                     	stackhi	equ	05FFh
   114  0000                     
   115                           
   116                           	psect	stack,class=STACK,space=2,noexec
   117                           	global ___sp,___inthi_sp,___intlo_sp
   118                           ___sp:
   119  000000                     ___inthi_sp:
   120  000000                     ___intlo_sp:
   121  000000                     
   122                           	psect	end_init
   123                           	global start_initialization
   124                           	goto start_initialization	;jump to C runtime clear & initialization
   125  000000  EF59  F016         
   126                           ; Padding undefined space
   127                           	psect	config,class=CONFIG,delta=1,noexec
   128                           		org 0x0
   129  300000                     		db 0xFF
   130  300000  FF                 
   131                           ; Config register CONFIG1H @ 0x300001
   132                           ;	Oscillator Selection bits
   133                           ;	OSC = XT, XT oscillator
   134                           ;	Fail-Safe Clock Monitor Enable bit
   135                           ;	FCMEN = 0x0, unprogrammed default
   136                           ;	Internal/External Oscillator Switchover bit
   137                           ;	IESO = 0x0, unprogrammed default
   138                           
   139                           	psect	config,class=CONFIG,delta=1,noexec
   140                           		org 0x1
   141  300001                     		db 0x1
   142  300001  01                 
   143                           ; Config register CONFIG2L @ 0x300002
   144                           ;	Power-up Timer Enable bit
   145                           ;	PWRT = 0x1, unprogrammed default
   146                           ;	Brown-out Reset Enable bits
   147                           ;	BOREN = OFF, Brown-out Reset disabled in hardware and software
   148                           ;	Brown-out Reset Voltage bits
   149                           ;	BORV = 0x3, unprogrammed default
   150                           
   151                           	psect	config,class=CONFIG,delta=1,noexec
   152                           		org 0x2
   153  300002                     		db 0x19
   154  300002  19                 
   155                           ; Config register CONFIG2H @ 0x300003
   156                           ;	Watchdog Timer Postscale Select bits
   157                           ;	WDTPS = 0xF, unprogrammed default
   158                           ;	Watchdog Timer Enable bit
   159                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   160                           
   161                           	psect	config,class=CONFIG,delta=1,noexec
   162                           		org 0x3
   163  300003                     		db 0x1E
   164  300003  1E                 
   165                           ; Padding undefined space
   166                           	psect	config,class=CONFIG,delta=1,noexec
   167                           		org 0x4
   168  300004                     		db 0xFF
   169  300004  FF                 
   170                           ; Config register CONFIG3H @ 0x300005
   171                           ;	PORTB A/D Enable bit
   172                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   173                           ;	MCLR Pin Enable bit
   174                           ;	MCLRE = 0x1, unprogrammed default
   175                           ;	Low-Power Timer 1 Oscillator Enable bit
   176                           ;	LPT1OSC = 0x0, unprogrammed default
   177                           
   178                           	psect	config,class=CONFIG,delta=1,noexec
   179                           		org 0x5
   180  300005                     		db 0x80
   181  300005  80                 
   182                           ; Config register CONFIG4L @ 0x300006
   183                           ;	Stack Full/Underflow Reset Enable bit
   184                           ;	STVREN = 0x1, unprogrammed default
   185                           ;	Background Debugger Enable bit
   186                           ;	DEBUG = 0x1, unprogrammed default
   187                           ;	Single-Supply ICSP Enable bit
   188                           ;	LVP = OFF, Single-Supply ICSP disabled
   189                           ;	Extended Instruction Set Enable bit
   190                           ;	XINST = 0x0, unprogrammed default
   191                           ;	Boot Block Size Select bit
   192                           ;	BBSIZ = 0x0, unprogrammed default
   193                           
   194                           	psect	config,class=CONFIG,delta=1,noexec
   195                           		org 0x6
   196  300006                     		db 0x81
   197  300006  81                 
   198                           ; Padding undefined space
   199                           	psect	config,class=CONFIG,delta=1,noexec
   200                           		org 0x7
   201  300007                     		db 0xFF
   202  300007  FF                 


Microchip Technology PIC18 Macro Assembler V1.36 build -262312587 
Symbol Table                                                                                               Sat Aug 31 07:38:58 2019

                __S1 0031                 ___sp 0000                 _main 2C84                 start 0000  
              __HRAM 0000                __LRAM 0001         __mediumconst 0000               stackhi 0005FF  
             stacklo 000060           __accesstop 000060           ___inthi_sp 0000           ___intlo_sp 0000  
            __ramtop 0600  start_initialization 2CB2          __smallconst 0000             intlevel0 0000  
           intlevel1 0000             intlevel2 0000             intlevel3 0000             reset_vec 0000  
