# CMPN301_Project
A 6-stage pipelined Processor with a RISC-V instruction Set.

The following is an example of a recursive array swap algorithm implemented on the processor. The code is attached in file ArrSwap.asm. To run the code, run the dofile ArrSwap.do.

Before swapping,

![image](https://github.com/mg200/6-Stage-Pipelined-MIPS-Processor/assets/104623598/cb865a4f-53e9-448f-8414-c000de7fd583)


After swapping,
![image](https://github.com/mg200/6-Stage-Pipelined-MIPS-Processor/assets/104623598/c51353dc-c76f-4076-b902-cd9f1a75cf89)

