Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2.1 (lin64) Build 5266912 Sun Dec 15 09:03:31 MST 2024
| Date         : Mon Jan 20 22:12:15 2025
| Host         : localhost.localdomain running 64-bit unknown
| Command      : report_control_sets -verbose -file toplevel_control_sets_placed.rpt
| Design       : toplevel
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    18 |
|    Minimum number of control sets                        |    18 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    10 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    18 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    17 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             274 |          115 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               4 |            1 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------+--------------------------+------------------+------------------+----------------+--------------+
|          Clock Signal         |       Enable Signal      | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------+--------------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG                | rom_i/count_r[3]_i_1_n_0 |                  |                1 |              4 |         4.00 |
|  rom_i/rom[15]_14             |                          |                  |                6 |             16 |         2.67 |
|  rom_i/rom[14]_13             |                          |                  |                6 |             16 |         2.67 |
|  rom_i/rom_reg[0][15]_i_1_n_0 |                          |                  |                5 |             16 |         3.20 |
|  rom_i/rom[11]_10             |                          |                  |                6 |             16 |         2.67 |
|  rom_i/rom[10]_9              |                          |                  |                7 |             16 |         2.29 |
|  rom_i/rom[5]_4               |                          |                  |                7 |             16 |         2.29 |
|  rom_i/rom[4]_3               |                          |                  |                7 |             16 |         2.29 |
|  rom_i/rom[1]_0               |                          |                  |                6 |             16 |         2.67 |
|  rom_i/rom[7]_6               |                          |                  |                6 |             16 |         2.67 |
|  rom_i/rom[8]_7               |                          |                  |                6 |             16 |         2.67 |
|  rom_i/rom[2]_1               |                          |                  |                5 |             16 |         3.20 |
|  rom_i/rom[6]_5               |                          |                  |                7 |             16 |         2.29 |
|  rom_i/rom[13]_12             |                          |                  |                6 |             16 |         2.67 |
|  rom_i/rom[12]_11             |                          |                  |                6 |             16 |         2.67 |
|  rom_i/rom[3]_2               |                          |                  |                7 |             16 |         2.29 |
|  rom_i/rom[9]_8               |                          |                  |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG                |                          |                  |               17 |             18 |         1.06 |
+-------------------------------+--------------------------+------------------+------------------+----------------+--------------+


