{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1670450459825 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670450459831 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec  7 16:00:59 2022 " "Processing started: Wed Dec  7 16:00:59 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670450459831 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670450459831 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off subtractor -c subtractor " "Command: quartus_map --read_settings_files=on --write_settings_files=off subtractor -c subtractor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670450459831 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1670450460214 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1670450460214 ""}
{ "Warning" "WSGN_SEARCH_FILE" "subtractor.bdf 1 1 " "Using design file subtractor.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 subtractor " "Found entity 1: subtractor" {  } { { "subtractor.bdf" "" { Schematic "U:/CPRE281/zFinalProj/subtractor/subtractor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670450464571 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670450464571 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "subtractor " "Elaborating entity \"subtractor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1670450464571 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux8_8b.v 1 1 " "Using design file mux8_8b.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Mux8_8b " "Found entity 1: Mux8_8b" {  } { { "mux8_8b.v" "" { Text "U:/CPRE281/zFinalProj/subtractor/mux8_8b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670450464769 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670450464769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux8_8b Mux8_8b:inst48 " "Elaborating entity \"Mux8_8b\" for hierarchy \"Mux8_8b:inst48\"" {  } { { "subtractor.bdf" "inst48" { Schematic "U:/CPRE281/zFinalProj/subtractor/subtractor.bdf" { { 2600 1328 1488 2840 "inst48" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670450464770 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "W0 mux8_8b.v(9) " "Verilog HDL Always Construct warning at mux8_8b.v(9): variable \"W0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux8_8b.v" "" { Text "U:/CPRE281/zFinalProj/subtractor/mux8_8b.v" 9 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1670450464784 "|subtractor|Mux8_8b:inst48"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "W1 mux8_8b.v(10) " "Verilog HDL Always Construct warning at mux8_8b.v(10): variable \"W1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux8_8b.v" "" { Text "U:/CPRE281/zFinalProj/subtractor/mux8_8b.v" 10 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1670450464786 "|subtractor|Mux8_8b:inst48"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "W2 mux8_8b.v(11) " "Verilog HDL Always Construct warning at mux8_8b.v(11): variable \"W2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux8_8b.v" "" { Text "U:/CPRE281/zFinalProj/subtractor/mux8_8b.v" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1670450464786 "|subtractor|Mux8_8b:inst48"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "W3 mux8_8b.v(12) " "Verilog HDL Always Construct warning at mux8_8b.v(12): variable \"W3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux8_8b.v" "" { Text "U:/CPRE281/zFinalProj/subtractor/mux8_8b.v" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1670450464786 "|subtractor|Mux8_8b:inst48"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "W4 mux8_8b.v(13) " "Verilog HDL Always Construct warning at mux8_8b.v(13): variable \"W4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux8_8b.v" "" { Text "U:/CPRE281/zFinalProj/subtractor/mux8_8b.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1670450464786 "|subtractor|Mux8_8b:inst48"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "W5 mux8_8b.v(14) " "Verilog HDL Always Construct warning at mux8_8b.v(14): variable \"W5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux8_8b.v" "" { Text "U:/CPRE281/zFinalProj/subtractor/mux8_8b.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1670450464786 "|subtractor|Mux8_8b:inst48"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "W6 mux8_8b.v(15) " "Verilog HDL Always Construct warning at mux8_8b.v(15): variable \"W6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux8_8b.v" "" { Text "U:/CPRE281/zFinalProj/subtractor/mux8_8b.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1670450464786 "|subtractor|Mux8_8b:inst48"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "W7 mux8_8b.v(16) " "Verilog HDL Always Construct warning at mux8_8b.v(16): variable \"W7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux8_8b.v" "" { Text "U:/CPRE281/zFinalProj/subtractor/mux8_8b.v" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1670450464786 "|subtractor|Mux8_8b:inst48"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JKFF2 JKFF2:inst6 " "Elaborating entity \"JKFF2\" for hierarchy \"JKFF2:inst6\"" {  } { { "subtractor.bdf" "inst6" { Schematic "U:/CPRE281/zFinalProj/subtractor/subtractor.bdf" { { 136 1000 1104 248 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670450464808 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "JKFF2:inst6 " "Elaborated megafunction instantiation \"JKFF2:inst6\"" {  } { { "subtractor.bdf" "" { Schematic "U:/CPRE281/zFinalProj/subtractor/subtractor.bdf" { { 136 1000 1104 248 "inst6" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670450464823 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decoder3to8.v 1 1 " "Using design file decoder3to8.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder3to8 " "Found entity 1: Decoder3to8" {  } { { "decoder3to8.v" "" { Text "U:/CPRE281/zFinalProj/subtractor/decoder3to8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670450464888 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670450464888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder3to8 Decoder3to8:inst44 " "Elaborating entity \"Decoder3to8\" for hierarchy \"Decoder3to8:inst44\"" {  } { { "subtractor.bdf" "inst44" { Schematic "U:/CPRE281/zFinalProj/subtractor/subtractor.bdf" { { 2640 88 216 2816 "inst44" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670450464889 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "jkff2.bdf" "" { Schematic "c:/intelfpga/21.1/quartus/libraries/others/maxplus2/jkff2.bdf" { { 64 336 400 144 "2" "" } } } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1670450465395 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1670450465395 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1670450465453 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1670450466114 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670450466114 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "69 " "Implemented 69 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1670450466381 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1670450466381 ""} { "Info" "ICUT_CUT_TM_LCELLS" "60 " "Implemented 60 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1670450466381 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1670450466381 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4867 " "Peak virtual memory: 4867 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670450466475 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec  7 16:01:06 2022 " "Processing ended: Wed Dec  7 16:01:06 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670450466475 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670450466475 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670450466475 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1670450466475 ""}
