module test;
  reg [31:0] A,B;
  wire E;
  
  BranchEqual s32b1(A,B,E);
  
  initial begin 
    A = 32'b0000100000010000000000000000001; 
    B = 32'b0000000000010000000000000000001; 
    #10 $stop; 
  end 
  initial
    $monitor("At time %t, E = %h",
             $time, E);
endmodule
