{
  "meta": {
    "source_path": "/Users/samarthya/Desktop/Extarct_NER/Akshay_Raj_MTech_Elec_Xilinx.pdf",
    "pages": 2,
    "model": "facebook/bart-large-mnli"
  },
  "candidate": {
    "full_name": "Akshay Raj",
    "emails": [],
    "phones": [],
    "links": {
      "linkedin": null,
      "github": null
    }
  },
  "experience": [
    {
      "company_raw": "IRDE",
      "company_norm": "IRDE",
      "title_raw": "• Summer Trainee at IRDE (DRDO)",
      "title_norm": null,
      "seniority": null,
      "employment_type": "internship",
      "location": null,
      "start_date": "2025-05",
      "end_date": "2025-06",
      "is_current": false,
      "extraction_confidence": 0.9,
      "source_page": null,
      "bullets": [
        {
          "bullet_text": "[May’17 - June’17] ◦ Implemented 8051 microcontroller on FPGA using Verilog HDL [May’16 - June’16]",
          "metrics": {},
          "skills_mentioned": [],
          "source_page": null
        }
      ]
    },
    {
      "company_raw": null,
      "company_norm": null,
      "title_raw": "[Aug’17 - May’18]",
      "title_norm": null,
      "seniority": null,
      "employment_type": "internship",
      "location": null,
      "start_date": "2025-08",
      "end_date": "2025-05",
      "is_current": false,
      "extraction_confidence": 0.7,
      "source_page": null,
      "bullets": [
        {
          "bullet_text": "◦ Responsible for contacting various companies for campus recruitment drive ◦ Responsible for maintaining Corporate Relations of the institute",
          "metrics": {},
          "skills_mentioned": [],
          "source_page": null
        },
        {
          "bullet_text": "Group Leader in Community Project, NIT Uttarakhand",
          "metrics": {},
          "skills_mentioned": [],
          "source_page": null
        },
        {
          "bullet_text": "[Spring’16] ◦ Conducted a free Dental Checkup Camp in a village Supana, near Srinagar (Garhwal)",
          "metrics": {},
          "skills_mentioned": [],
          "source_page": null
        },
        {
          "bullet_text": "Head Boy of the School, XII std.(Brooklyn School, Dehradun)",
          "metrics": {},
          "skills_mentioned": [],
          "source_page": null
        },
        {
          "bullet_text": "[Apr’13 - Mar’14]",
          "metrics": {},
          "skills_mentioned": [],
          "source_page": null
        }
      ]
    }
  ],
  "education": [],
  "skills": [
    {
      "name": "matlab",
      "category": null
    },
    {
      "name": "python",
      "category": null
    }
  ],
  "projects": [
    {
      "name": "• M.Tech Project: Negative Bias Temperature Instability (NBTI) aging framework for analog and",
      "summary": "digital circuits [May’20 - Present] Guide: Prof. Souvik Mahapatra, Department of Electrical Engineering, IIT Bombay Completed Work: ◦ Study of causes of various subcomponents of NBTI and their impact on circuit aging ◦ Implemented the compact model and auto parameter extraction for various subcomponents of NBTI ◦ Implementation was done using Python Ongoing & Future Work: ◦ Developing Circuit Aging Reliability Analysis Tool (CARAT) that can be integrated with commercial",
      "role": null,
      "tech_stack": [
        "git",
        "python"
      ],
      "start_date": "2025-05",
      "end_date": null,
      "repo_url": null,
      "impact_metrics": {},
      "source_page": null
    },
    {
      "name": "EDA tools for reliability analysis",
      "summary": "◦ Modiﬁcation in the current compact model to design a Universal Model ◦ Developing Dynamic Voltage Frequency Scaling (DVFS) compatible cycle by cycle compact model • M.Tech Seminar : Overview of NBTI from Device to Circuit Level [Jan’20 - May’20] Guide: Prof. Souvik Mahapatra, Department of Electrical Engineering, IIT Bombay ◦ Studied the eﬀect of NBTI in p-FETs ◦ Learned to use CARAT (Circuit Aging Reliability Analysis Tool), which is currently in development phase ◦ Simulated CARAT for various circuits like inverter, Sense Ampliﬁer, seven stage ring oscillator, etc. • B.Tech Project: Liquid Level Indicator [Autumn’16] Guide: Prof. M. Raja, NIT Uttarakhand, Srinagar (Garhwal) ◦ Made use of ultrasonic sensor, bluetooth module and Arduino board to predict the liquid level ◦ Eﬃcient and fast system which can be buzzer alarm enabled ◦ The system can be controlled using mobile phone",
      "role": null,
      "tech_stack": [],
      "start_date": "2025-01",
      "end_date": "2025-05",
      "repo_url": null,
      "impact_metrics": {},
      "source_page": null
    },
    {
      "name": "RELEVANT COURSES",
      "summary": "- VLSI Design (Digital) - Processor Design - VLSI Design Lab - VLSI Technology - Solid State Devices - Physics of Transistors - Microelectronics Simulation Lab - Microelectronics Lab (Fab)",
      "role": null,
      "tech_stack": [
        "git"
      ],
      "start_date": null,
      "end_date": null,
      "repo_url": null,
      "impact_metrics": {},
      "source_page": null
    },
    {
      "name": "• 32-bit Brent Kung adder",
      "summary": "[Autumn’19] Guide: Prof. Dinesh Kumar Sharma, VLSI Design ◦ Designed 32-bit Brent Kung adder with its hardware description in synthisizable VHDL • 16-bit Dadda Multiplier [Autumn’19] Guide: Prof. Dinesh Kumar Sharma, VLSI Design ◦ Designed a Dadda multiplier for unsigned 16x16 bit multiplication using VHDL ◦ Identiﬁed the critical paths and computed the critical path delay • Layout of 16-bit Brent Kung adder [Autumn’19] Guide: Prof. Dinesh Kumar Sharma, VLSI Design ◦ Implemented the design of 16-bit Brent Kung adder in Cadence ◦ Implemented its layout, back-extracted and simulated (at circuit level) using Cadence • 32-bit Floating-point multiplier [Spring’20] Guide: Prof. Sachin Patkar, VLSI Design Lab ◦ Designed a purely combinational 32-bit ﬂoating-point multiplier using Verilog HDL ◦ Performed RTL and Gate-level simulation in ModelSim and tested the design on Altera DE0 Nano FPGA • Fabricated diode, BJT and MOSFET [Spring’20] Guide: Prof. Saurabh Lodha, Microelectronics Lab ◦ Fabricated diode, BJT and MOSFET on 2 inch wafer ◦ Used 4 diﬀerent masks to fabricate the devices • MOSFET Characterization [Spring’20] Guide: Prof. Saurabh Lodha, Microelectronics Lab ◦ Characterized MOSFETs with varying W/L ratios ◦ Observed various short-channel eﬀects like Gate Induced Drain Leakage (GIDL) , Drain Induced",
      "role": null,
      "tech_stack": [],
      "start_date": null,
      "end_date": null,
      "repo_url": null,
      "impact_metrics": {},
      "source_page": null
    },
    {
      "name": "Barrier Lowering (DIBL) and mobility degradation",
      "summary": "• Pao-Sah and Brews models for MOSFET [Spring’20] Guide: Prof. Souvik Mahapatra, Physics of Transistors ◦ Implemented the Pao-Sah and Brews models for MOSFET in MATLAB ◦ Observed Id-Vd characteristics for Pao-Sah, Brews and Compact model for MOSFET • TCAD simulation (sprocess and sdevice) for fabrication of pn junction [Autumn’19] Guide: Prof. Swaroop Ganguly, Microelectronics Simulations Lab ◦ Created a n + p junction of 100nm depth and 150nm width with uniform n-side doping ◦ Observed the eﬀect of implant energy and implant dose on peak concentration and junction depth",
      "role": null,
      "tech_stack": [
        "matlab"
      ],
      "start_date": null,
      "end_date": null,
      "repo_url": null,
      "impact_metrics": {},
      "source_page": null
    }
  ],
  "certifications": [],
  "publications": [],
  "achievements": [
    "Secured 99.68%ile in GATE 2019 (EC) among 1,04,782 appeared candidates",
    "[2019]",
    "Secured 1st position among 62 students in 12th std.",
    "[2014]",
    "Secured 1st position in class and 21 state rank in International Olympiad of Mathematics",
    "[2012]",
    "Department Coordinator (DC), Institute Student Companion Programme (ISCP) [Apr’20 - Present]",
    "◦ Selected one amongst 31 DCs out of 89 applicants based on Interviews, Peer Review and SOP",
    "◦ Leading a team of 19 Student Companions to organize formal and informal sessions for 161 new entrants",
    "in the department to help them on academic and non academic fronts",
    "◦ Mentoring 10 students throughout the year helping them on academic and non-academic fronts during",
    "the Covid-19 pandemic",
    "Teaching Assistant, Microprocessors (EE309) course",
    "[Autumn’20]",
    "◦ Assisting the instructor in smooth functioning of online classes, conducting and evaluating online tests",
    "Teaching Assistant, Introduction to Electrical and Electronic Circuits (EE101) course [Autumn’19]",
    "◦ Assisted & apprised course work for better learning of students",
    "◦ Responsible for evaluation of examination papers & assignments, invigilation in tests etc in the course"
  ],
  "languages": [],
  "sectioned_text": [
    {
      "section_type": "achievements",
      "text": "• Secured 99.68%ile in GATE 2019 (EC) among 1,04,782 appeared candidates\n[2019]\n• Secured 1st position among 62 students in 12th std.\n[2014]\n• Secured 1st position in class and 21 state rank in International Olympiad of Mathematics\n[2012]",
      "page_range": [
        1,
        1
      ]
    },
    {
      "section_type": "projects",
      "text": "• M.Tech Project: Negative Bias Temperature Instability (NBTI) aging framework for analog and\ndigital circuits\n[May’20 - Present]\nGuide: Prof. Souvik Mahapatra, Department of Electrical Engineering, IIT Bombay\nCompleted Work:\n◦ Study of causes of various subcomponents of NBTI and their impact on circuit aging\n◦ Implemented the compact model and auto parameter extraction for various subcomponents of NBTI\n◦ Implementation was done using Python\nOngoing & Future Work:\n◦ Developing Circuit Aging Reliability Analysis Tool (CARAT) that can be integrated with commercial\nEDA tools for reliability analysis\n◦ Modiﬁcation in the current compact model to design a Universal Model\n◦ Developing Dynamic Voltage Frequency Scaling (DVFS) compatible cycle by cycle compact model\n• M.Tech Seminar : Overview of NBTI from Device to Circuit Level\n[Jan’20 - May’20]\nGuide: Prof. Souvik Mahapatra, Department of Electrical Engineering, IIT Bombay\n◦ Studied the eﬀect of NBTI in p-FETs\n◦ Learned to use CARAT (Circuit Aging Reliability Analysis Tool), which is currently in development phase\n◦ Simulated CARAT for various circuits like inverter, Sense Ampliﬁer, seven stage ring oscillator, etc.\n• B.Tech Project: Liquid Level Indicator\n[Autumn’16]\nGuide: Prof. M. Raja, NIT Uttarakhand, Srinagar (Garhwal)\n◦ Made use of ultrasonic sensor, bluetooth module and Arduino board to predict the liquid level\n◦ Eﬃcient and fast system which can be buzzer alarm enabled\n◦ The system can be controlled using mobile phone\nRELEVANT COURSES\n- VLSI Design (Digital)\n- Processor Design\n- VLSI Design Lab\n- VLSI Technology\n- Solid State Devices\n- Physics of Transistors\n- Microelectronics Simulation Lab\n- Microelectronics Lab (Fab)",
      "page_range": [
        1,
        1
      ]
    },
    {
      "section_type": "skills",
      "text": "Tools & Hardware Platforms :\nProgramming Languages:\nAltera Quartus Prime, Xilinx Vivado HLS, NGSpice,\nVerilog\nHDL,\nPython,\nMATLAB,\nVHDL,\nC,\nHSpice, MATLAB, TCAD, Cadence\n8085(assembly)",
      "page_range": [
        1,
        1
      ]
    },
    {
      "section_type": "internships",
      "text": "• Summer Trainee at IRDE (DRDO)\n[May’17 - June’17]\n◦ Implemented 8051 microcontroller on FPGA using Verilog HDL\n[May’16 - June’16]",
      "page_range": [
        1,
        1
      ]
    },
    {
      "section_type": "skills",
      "text": "and Engineering, IISc Bangalore\n[Apr’17]\n• Attended 7 day workshop on ”FPGA based SoC Design” organized by E&ICT Academy, IIT\nRoorkee\n[Dec’16]",
      "page_range": [
        1,
        1
      ]
    },
    {
      "section_type": "projects",
      "text": "• 32-bit Brent Kung adder\n[Autumn’19]\nGuide: Prof. Dinesh Kumar Sharma, VLSI Design\n◦ Designed 32-bit Brent Kung adder with its hardware description in synthisizable VHDL\n• 16-bit Dadda Multiplier\n[Autumn’19]\nGuide: Prof. Dinesh Kumar Sharma, VLSI Design\n◦ Designed a Dadda multiplier for unsigned 16x16 bit multiplication using VHDL\n◦ Identiﬁed the critical paths and computed the critical path delay\n• Layout of 16-bit Brent Kung adder\n[Autumn’19]\nGuide: Prof. Dinesh Kumar Sharma, VLSI Design\n◦ Implemented the design of 16-bit Brent Kung adder in Cadence\n◦ Implemented its layout, back-extracted and simulated (at circuit level) using Cadence\n• 32-bit Floating-point multiplier\n[Spring’20]\nGuide: Prof. Sachin Patkar, VLSI Design Lab\n◦ Designed a purely combinational 32-bit ﬂoating-point multiplier using Verilog HDL\n◦ Performed RTL and Gate-level simulation in ModelSim and tested the design on Altera DE0 Nano FPGA\n• Fabricated diode, BJT and MOSFET\n[Spring’20]\nGuide: Prof. Saurabh Lodha, Microelectronics Lab\n◦ Fabricated diode, BJT and MOSFET on 2 inch wafer\n◦ Used 4 diﬀerent masks to fabricate the devices\n• MOSFET Characterization\n[Spring’20]\nGuide: Prof. Saurabh Lodha, Microelectronics Lab\n◦ Characterized MOSFETs with varying W/L ratios\n◦ Observed various short-channel eﬀects like Gate Induced Drain Leakage (GIDL) , Drain Induced\nBarrier Lowering (DIBL) and mobility degradation\n• Pao-Sah and Brews models for MOSFET\n[Spring’20]\nGuide: Prof. Souvik Mahapatra, Physics of Transistors\n◦ Implemented the Pao-Sah and Brews models for MOSFET in MATLAB\n◦ Observed Id-Vd characteristics for Pao-Sah, Brews and Compact model for MOSFET\n• TCAD simulation (sprocess and sdevice) for fabrication of pn junction\n[Autumn’19]\nGuide: Prof. Swaroop Ganguly, Microelectronics Simulations Lab\n◦ Created a n + p junction of 100nm depth and 150nm width with uniform n-side doping\n◦ Observed the eﬀect of implant energy and implant dose on peak concentration and junction depth",
      "page_range": [
        2,
        2
      ]
    },
    {
      "section_type": "responsibility",
      "text": "• Department Coordinator (DC), Institute Student Companion Programme (ISCP) [Apr’20 - Present]\n◦ Selected one amongst 31 DCs out of 89 applicants based on Interviews, Peer Review and SOP\n◦ Leading a team of 19 Student Companions to organize formal and informal sessions for 161 new entrants\nin the department to help them on academic and non academic fronts\n◦ Mentoring 10 students throughout the year helping them on academic and non-academic fronts during\nthe Covid-19 pandemic\n• Teaching Assistant, Microprocessors (EE309) course\n[Autumn’20]\n◦ Assisting the instructor in smooth functioning of online classes, conducting and evaluating online tests\n• Teaching Assistant, Introduction to Electrical and Electronic Circuits (EE101) course [Autumn’19]\n◦ Assisted & apprised course work for better learning of students\n◦ Responsible for evaluation of examination papers & assignments, invigilation in tests etc in the course",
      "page_range": [
        2,
        2
      ]
    },
    {
      "section_type": "internships",
      "text": "[Aug’17 - May’18]\n◦ Responsible for contacting various companies for campus recruitment drive\n◦ Responsible for maintaining Corporate Relations of the institute\n• Group Leader in Community Project, NIT Uttarakhand\n[Spring’16]\n◦ Conducted a free Dental Checkup Camp in a village Supana, near Srinagar (Garhwal)\n• Head Boy of the School, XII std.(Brooklyn School, Dehradun)\n[Apr’13 - Mar’14]",
      "page_range": [
        2,
        2
      ]
    },
    {
      "section_type": "interests",
      "text": "• Participated in Streetplay General Championship (GC) , and the team secured 2nd position\n[March’20]\n• Participated in Freshie Fashion Fiesta fashion show organized by StypeUp Club , IIT Bombay\n[Aug’19]\n• Social Events Coordinator , Cliﬀesto’17, NIT Uttarakhand\n[Aug’16 - Feb’17]\n• Participated in e-Yantra Robotics competition, IIT Bombay\n[Nov’16 - Jan’17]",
      "page_range": [
        2,
        2
      ]
    }
  ]
}