Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /home/bee/git/PhotoLite-Brite-X/ise/CellularRAM/CellularRAMController/CellularRAMController_tb_isim_beh.exe -prj /home/bee/git/PhotoLite-Brite-X/ise/CellularRAM/CellularRAMController/CellularRAMController_tb_beh.prj work.CellularRAMController_tb 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Parsing VHDL file "/home/bee/git/PhotoLite-Brite-X/ise/CellularRAM/CellularRAMController/CellularRAMController.vhd" into library work
Parsing VHDL file "/home/bee/git/PhotoLite-Brite-X/ise/CellularRAM/CellularRAMController/CellularRAMController_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 36604 KB
Fuse CPU Usage: 1120 ms
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity CellularRAMController [cellularramcontroller_default]
Compiling architecture behavior of entity cellularramcontroller_tb
Time Resolution for simulation is 1ps.
Compiled 5 VHDL Units
Built simulation executable /home/bee/git/PhotoLite-Brite-X/ise/CellularRAM/CellularRAMController/CellularRAMController_tb_isim_beh.exe
Fuse Memory Usage: 44164 KB
Fuse CPU Usage: 1150 ms
GCC CPU Usage: 560 ms
