// Seed: 616517524
module module_0;
  longint id_1;
  module_2 modCall_1 (id_1);
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_2 = 1;
  wand id_7 = 1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1
);
  input wire id_1;
  reg id_2, id_3;
  always id_2 <= id_2 - id_1 - !-1;
  assign id_2 = -1'b0;
endmodule
