#Build: Fabric Compiler 2022.2-SP4.2, Build 132111, Aug 13 06:22 2023
#Install: E:\SoftWare\PDS\PDS_2022.2-SP4.2-ads\bin
#Application name: pds.exe
#OS: Windows 10 10.0.23620
#Hostname: 1917Redbanner
Generated by Fabric Compiler (version 2022.2-SP4.2 build 132111) at Wed Jul 24 18:00:23 2024
Parse module hierarchy of project 'E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
File "E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/tb_ip_pll.v" has been added to project successfully. 
Parse module hierarchy of project 'E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)


Process "Compile" started.
Current time: Wed Jul 24 20:17:50 2024
Compiling architecture definition.
Analyzing project file 'E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/ip_pll.pds'.
License checkout: fabric_ads from E:\SoftWare\PDS\PDS_2022.2-SP4.2-ads\new_pds_584120290F2C.lic
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll} E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/ip_pll.v
I: Verilog-0001: Analyzing file E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/ip_pll.v
I: Verilog-0002: [E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/ip_pll.v(line number: 1)] Analyzing module ip_pll (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll} E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/ip_pll.v successfully.
Executing : .rtl_analyze -include_path {E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll} E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/ipcore/pll_clk/pll_clk.v
I: Verilog-0001: Analyzing file E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/ipcore/pll_clk/pll_clk.v
I: Verilog-0002: [E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/ipcore/pll_clk/pll_clk.v(line number: 18)] Analyzing module pll_clk (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll} E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/ipcore/pll_clk/pll_clk.v successfully.
I: Module "ip_pll" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 2.381s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-elaborate.
I: Verilog-0003: [E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/ip_pll.v(line number: 1)] Elaborating module ip_pll
I: Verilog-0004: [E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/ip_pll.v(line number: 16)] Elaborating instance my_pll_clk
I: Verilog-0003: [E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/ipcore/pll_clk/pll_clk.v(line number: 18)] Elaborating module pll_clk
I: Verilog-0004: [E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/ipcore/pll_clk/pll_clk.v(line number: 236)] Elaborating instance u_pll_e3
W: Verilog-2021: [E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/ipcore/pll_clk/pll_clk.v(line number: 125)] Net clkfb in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/ipcore/pll_clk/pll_clk.v(line number: 128)] Net pfden in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/ipcore/pll_clk/pll_clk.v(line number: 129)] Net clkout0_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/ipcore/pll_clk/pll_clk.v(line number: 130)] Net clkout0_2pad_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/ipcore/pll_clk/pll_clk.v(line number: 131)] Net clkout1_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/ipcore/pll_clk/pll_clk.v(line number: 132)] Net clkout2_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/ipcore/pll_clk/pll_clk.v(line number: 133)] Net clkout3_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/ipcore/pll_clk/pll_clk.v(line number: 134)] Net clkout4_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/ipcore/pll_clk/pll_clk.v(line number: 135)] Net clkout5_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/ipcore/pll_clk/pll_clk.v(line number: 136)] Net dyn_idiv in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/ipcore/pll_clk/pll_clk.v(line number: 137)] Net dyn_odiv0 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/ipcore/pll_clk/pll_clk.v(line number: 138)] Net dyn_odiv1 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/ipcore/pll_clk/pll_clk.v(line number: 139)] Net dyn_odiv2 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/ipcore/pll_clk/pll_clk.v(line number: 140)] Net dyn_odiv3 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/ipcore/pll_clk/pll_clk.v(line number: 141)] Net dyn_odiv4 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/ipcore/pll_clk/pll_clk.v(line number: 142)] Net dyn_fdiv in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/ipcore/pll_clk/pll_clk.v(line number: 143)] Net dyn_duty0 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/ipcore/pll_clk/pll_clk.v(line number: 144)] Net dyn_duty1 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/ipcore/pll_clk/pll_clk.v(line number: 145)] Net dyn_duty2 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/ipcore/pll_clk/pll_clk.v(line number: 146)] Net dyn_duty3 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/ipcore/pll_clk/pll_clk.v(line number: 147)] Net dyn_duty4 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
Executing : rtl-elaborate successfully. Time elapsed: 0.005s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
Executing : sdm2adm successfully. Time elapsed: 0.008s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:5s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Wed Jul 24 20:17:54 2024
Action compile: Peak memory pool usage is 137 MB
Action from compile to compile: Total Real Time elapsed is 0h:0m:5s
Action from compile to compile: Total CPU time elapsed is 0h:0m:0s
Action from compile to compile: Total Process CPU Time elapsed is 0h:0m:0s
Process "Compile" done.


Process "Synthesize" started.
Current time: Wed Jul 24 20:18:02 2024
Compiling architecture definition.
Analyzing project file 'E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/ip_pll.pds'.
License checkout: fabric_ads from E:\SoftWare\PDS\PDS_2022.2-SP4.2-ads\new_pds_584120290F2C.lic
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 77795

Constraint check start.
W: ConstraintEditor-4019: Port 'clk_25m' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'clk_50m' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'clk_100m' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'clk_100m_180deg' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'sys_clk' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'sys_rst_n' unspecified I/O constraint.
Constraint check end.

Start pre-mapping.
Executing : pre-mapping successfully. Time elapsed: 0.011s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start mod-gen.
Executing : mod-gen successfully. Time elapsed: 0.008s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.010s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 1.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.006s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.004s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)


Cell Usage:
GTP_GRS                       1 use
GTP_LUT1                      1 use
GTP_PLL_E3                    1 use

I/O ports: 6
GTP_INBUF                   2 uses
GTP_OUTBUF                  4 uses

Mapping Summary:
Total LUTs: 1 of 22560 (0.00%)
	LUTs as dram: 0 of 7568 (0.00%)
	LUTs as logic: 1
Total Registers: 0 of 33840 (0.00%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 60 (0.00%)

APMs:
Total APMs = 0.00 of 40 (0.00%)

Total I/O ports = 6 of 226 (2.65%)


Overview of Control Sets:

Number of unique control sets : 0

Histogram:
*************************************************************
  Fanout     | Count    | Sync Set/Reset    Async Set/Reset
-------------------------------------------------------------
  [0, Inf)   | 0        | 0                 0
-------------------------------------------------------------
  The maximum fanout: 0
=============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                0
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                0
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'ip_pll' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to ip_pll_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'clk_25m' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'clk_50m' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'clk_100m' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'clk_100m_180deg' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'sys_clk' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:2s
Action synthesize: CPU time elapsed is 0h:0m:0s
Action synthesize: Process CPU time elapsed is 0h:0m:0s
Current time: Wed Jul 24 20:18:03 2024
Action synthesize: Peak memory pool usage is 145 MB
Action from compile to synthesize: Total Real Time elapsed is 0h:0m:7s
Action from compile to synthesize: Total CPU time elapsed is 0h:0m:0s
Action from compile to synthesize: Total Process CPU Time elapsed is 0h:0m:0s
Process "Synthesize" done.


Process "Device Map" started.
Current time: Wed Jul 24 20:18:03 2024
Compiling architecture definition.
Analyzing project file 'E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/ip_pll.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 77795

W: ConstraintEditor-4019: Port 'clk_25m' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'clk_50m' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'clk_100m' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'clk_100m_180deg' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'sys_clk' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'sys_rst_n' unspecified I/O constraint.
Flattening design 'ip_pll'
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
Converting tech operator to gate operator.
Processing gate operator.
Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 40            | 0                  
| IOCKDLY               | 0        | 32            | 0                  
| FF                    | 0        | 33840         | 0                  
| LUT                   | 1        | 22560         | 1                  
| Distributed RAM       | 0        | 7568          | 0                  
| DLL                   | 0        | 8             | 0                  
| DQSL                  | 0        | 12            | 0                  
| DRM                   | 0        | 60            | 0                  
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 6        | 226           | 3                  
| IOCKDIV               | 0        | 16            | 0                  
| IOCKGATE              | 0        | 16            | 0                  
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 1        | 4             | 25                 
| RCKB                  | 0        | 16            | 0                  
| SCANCHAIN             | 0        | 2             | 0                  
| START                 | 0        | 1             | 0                  
| USCM                  | 0        | 30            | 0                  
| OSC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 4             | 0                  
| RESCAL                | 0        | 4             | 0                  
| UDID                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Device mapping done.
Total device mapping takes 0.00 sec.

Design 'ip_pll' has been successfully mapped to architecture-specific objects.
Saving design to DB.
Action dev_map: Real time elapsed is 0h:0m:4s
Action dev_map: CPU time elapsed is 0h:0m:0s
Action dev_map: Process CPU time elapsed is 0h:0m:0s
Current time: Wed Jul 24 20:18:06 2024
Action dev_map: Peak memory pool usage is 208 MB
Action from compile to dev_map: Total Real Time elapsed is 0h:0m:11s
Action from compile to dev_map: Total CPU time elapsed is 0h:0m:0s
Action from compile to dev_map: Total Process CPU Time elapsed is 0h:0m:0s
Process "Device Map" done.


Process "Place & Route" started.
Current time: Wed Jul 24 20:18:07 2024
Compiling architecture definition.
Analyzing project file 'E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/ip_pll.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
pnr strategy configuration : 
strategy name : 0
W: ConstraintEditor-4019: Port 'clk_25m' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'clk_50m' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'clk_100m' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'clk_100m_180deg' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'sys_clk' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'sys_rst_n' unspecified I/O constraint.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5993935

I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Building architecture floorplan logic view.
Phase 1 Pre global placement started.
Phase 1.1 1st GP placement started.
Design Utilization : 1%.
First map gop timing takes 0.00 sec
Worst slack after clock region global placement is 2147483647
Wirelength after clock region global placement is 39 and checksum is 4DE1BA832A5065EA.
1st GP placement takes 0.31 sec.

Phase 1.2 Clock placement started.
Clock placement takes 0.02 sec.

Wirelength after Pre Global Placement is 39 and checksum is 4DE1BA832A5065EA.
Pre global placement takes 0.33 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Fixed placement takes 0.00 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.00 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 2147483647.
	1 iterations finished.
	Final slack 2147483647.
Super clustering done.
Design Utilization : 1%.
Worst slack after global placement is 2147483647
2nd GP placement takes 0.03 sec.

Wirelength after global placement is 184 and checksum is E4F35F92B6769BBE.
Global placement takes 0.03 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
I: Process macros using "Greedy".
Wirelength after macro cell placement is 184 and checksum is E4F35F92B6769BBE.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 2147483647.
	1 iterations finished.
	Final slack 2147483647.
Super clustering done.
Design Utilization : 1%.
Worst slack after post global placement is 2147483647
3rd GP placement takes 0.02 sec.

Wirelength after post global placement is 184 and checksum is E4F35F92B6769BBE.
Post global placement takes 0.02 sec.

Phase 4 Legalization started.
The average distance in LP is 28.500000.
Wirelength after legalization is 184 and checksum is 2CAC8022EA5EB9CA.
Legalization takes 0.00 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 2147483647.
Replication placement takes 0.00 sec.

Wirelength after replication placement is 184 and checksum is 2CAC8022EA5EB9CA.
Phase 5.2 DP placement started.
Legalized cost 2147483647.000000.
The detailed placement ends at 0th iteration.
DP placement takes 0.00 sec.

Wirelength after detailed placement is 184 and checksum is 2CAC8022EA5EB9CA.
Timing-driven detailed placement takes 0.00 sec.

Worst slack is 2147483647, TNS after placement is 0.
Placement done.
Total placement takes 0.38 sec.
Finished placement.

Routing started.
Building routing graph takes 0.16 sec.
Worst slack is 2147483647, TNS before global route is 0.
Processing design graph takes 0.02 sec.
Total memory for routing:
	63.199057 M.
Total nets for routing : 24.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Global Routing step 1 processed 0 nets, it takes 0.00 sec.
Global Routing step 2 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 3 processed 1 nets, it takes 0.00 sec.
Global routing takes 0.00 sec.
Total 25 subnets.
    forward max bucket size 623 , backward 832.
        Unrouted nets 4 at the end of iteration 0.
    route iteration 0, CPU time elapsed 0.000000 sec.
    forward max bucket size 622 , backward 804.
        Unrouted nets 3 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.000000 sec.
    forward max bucket size 622 , backward 804.
        Unrouted nets 2 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.000000 sec.
    forward max bucket size 616 , backward 817.
        Unrouted nets 0 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.015625 sec.
Detailed routing takes 3 iterations
Detailed routing takes 0.02 sec.
Start fix hold violation.
Build tmp routing results takes 0.00 sec.
Timing analysis takes 0.00 sec.
No hold violation.
Hold Violation Fix in router takes 0 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 0.00 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.00 sec.
Used SRB routing arc is 197.
Cleanup routing takes 0.00 sec.
Routing done.
Total routing takes 0.28 sec.


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of APM               | 0        | 40            | 0                  
| Use of BKCL              | 0        | 4             | 0                  
| Use of CLMA              | 0        | 3748          | 0                  
|   FF                     | 0        | 22488         | 0                  
|   LUT                    | 0        | 14992         | 0                  
|   LUT-FF pairs           | 0        | 14992         | 0                  
| Use of CLMS              | 1        | 1892          | 1                  
|   FF                     | 0        | 11352         | 0                  
|   LUT                    | 1        | 7568          | 1                  
|   LUT-FF pairs           | 0        | 7568          | 0                  
|   Distributed RAM        | 0        | 7568          | 0                  
| Use of CRYSTAL           | 0        | 4             | 0                  
| Use of DLL               | 0        | 8             | 0                  
| Use of DQSL              | 0        | 12            | 0                  
| Use of DRM               | 0        | 60            | 0                  
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 4        | 3480          | 1                  
| Use of IO                | 6        | 226           | 3                  
|   IOBD                   | 3        | 57            | 6                  
|   IOBR                   | 0        | 12            | 0                  
|   IOBS                   | 3        | 157           | 2                  
| Use of IOCKDIV           | 0        | 16            | 0                  
| Use of IOCKDLY           | 0        | 32            | 0                  
| Use of IOCKGATE          | 0        | 16            | 0                  
| Use of IOCKGMUX_TEST     | 0        | 16            | 0                  
| Use of IOL               | 6        | 308           | 2                  
| Use of IPAL              | 0        | 1             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PLL               | 1        | 4             | 25                 
| Use of PREGMUX_TEST      | 0        | 4             | 0                  
| Use of RCKB              | 0        | 16            | 0                  
|  RCKB dataused           | 0        | 16            | 0                  
| Use of RCKBMUX_TEST      | 0        | 8             | 0                  
| Use of RESCAL            | 0        | 4             | 0                  
| Use of SCANCHAIN         | 0        | 2             | 0                  
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 4        | 30            | 14                 
|  USCM dataused           | 0        | 30            | 0                  
| Use of USCMMUX_TEST      | 0        | 30            | 0                  
| Use of VCKBMUX_TEST      | 0        | 8             | 0                  
+---------------------------------------------------------------------------+

Finished routing.
Design 'ip_pll' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing.
Action pnr: Real time elapsed is 0h:0m:9s
Action pnr: CPU time elapsed is 0h:0m:1s
Action pnr: Process CPU time elapsed is 0h:0m:1s
Current time: Wed Jul 24 20:18:15 2024
Action pnr: Peak memory pool usage is 803 MB
Action from compile to pnr: Total Real Time elapsed is 0h:0m:20s
Action from compile to pnr: Total CPU time elapsed is 0h:0m:1s
Action from compile to pnr: Total Process CPU Time elapsed is 0h:0m:1s
Process "Place & Route" done.
Process exit normally.
Constraint file is not exist.
Compiling common defs.
Compiling technology operator (valence) library.
Compiling prim grid devices.
Compiling prim grid device symbols.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Building architecture floorplan schematic view.
Total time(hh:mm:ss) of open UCE: 00:00:01
Loading the device ...
W: ConstraintEditor-4019: Port 'clk_25m' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'clk_50m' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'clk_100m' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'clk_100m_180deg' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'sys_clk' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'sys_rst_n' unspecified I/O constraint.
Open UCE successfully.
Current device : PGL25G-6MBG324
File "E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/ip_pll.fdc" has been added to project successfully.
Save Constraint in file E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/ip_pll.fdc success.
W: Public-4009: File E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/ip_pll.fdc already exists.


Process "Synthesize" started.
Current time: Wed Jul 24 20:24:02 2024
Compiling architecture definition.
Analyzing project file 'E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/ip_pll.pds'.
License checkout: fabric_ads from E:\SoftWare\PDS\PDS_2022.2-SP4.2-ads\new_pds_584120290F2C.lic
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 77795

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
C: ConstraintEditor-2002: [E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/ip_pll.fdc(line number: 16)] | Port clk_100m has been placed at location P12, whose type is share pin.
Constraint check end.

Start pre-mapping.
Executing : pre-mapping successfully. Time elapsed: 0.006s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start mod-gen.
Executing : mod-gen successfully. Time elapsed: 0.008s wall, 0.016s user + 0.000s system = 0.016s CPU (188.8%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.009s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 1.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.005s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.003s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)


Cell Usage:
GTP_GRS                       1 use
GTP_LUT1                      1 use
GTP_PLL_E3                    1 use

I/O ports: 6
GTP_INBUF                   2 uses
GTP_OUTBUF                  4 uses

Mapping Summary:
Total LUTs: 1 of 22560 (0.00%)
	LUTs as dram: 0 of 7568 (0.00%)
	LUTs as logic: 1
Total Registers: 0 of 33840 (0.00%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 60 (0.00%)

APMs:
Total APMs = 0.00 of 40 (0.00%)

Total I/O ports = 6 of 226 (2.65%)


Overview of Control Sets:

Number of unique control sets : 0

Histogram:
*************************************************************
  Fanout     | Count    | Sync Set/Reset    Async Set/Reset
-------------------------------------------------------------
  [0, Inf)   | 0        | 0                 0
-------------------------------------------------------------
  The maximum fanout: 0
=============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                0
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                0
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'ip_pll' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to ip_pll_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'clk_25m' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'clk_50m' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'clk_100m' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'clk_100m_180deg' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'sys_clk' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:3s
Action synthesize: CPU time elapsed is 0h:0m:0s
Action synthesize: Process CPU time elapsed is 0h:0m:0s
Current time: Wed Jul 24 20:24:04 2024
Action synthesize: Peak memory pool usage is 219 MB
Action from compile to synthesize: Total Real Time elapsed is 0h:0m:8s
Action from compile to synthesize: Total CPU time elapsed is 0h:0m:0s
Action from compile to synthesize: Total Process CPU Time elapsed is 0h:0m:0s
Process "Synthesize" done.


Process "Device Map" started.
Current time: Wed Jul 24 20:24:04 2024
Compiling architecture definition.
Analyzing project file 'E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/ip_pll.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 77795

Flattening design 'ip_pll'
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
Converting tech operator to gate operator.
Processing gate operator.
Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 40            | 0                  
| IOCKDLY               | 0        | 32            | 0                  
| FF                    | 0        | 33840         | 0                  
| LUT                   | 1        | 22560         | 1                  
| Distributed RAM       | 0        | 7568          | 0                  
| DLL                   | 0        | 8             | 0                  
| DQSL                  | 0        | 12            | 0                  
| DRM                   | 0        | 60            | 0                  
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 6        | 226           | 3                  
| IOCKDIV               | 0        | 16            | 0                  
| IOCKGATE              | 0        | 16            | 0                  
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 1        | 4             | 25                 
| RCKB                  | 0        | 16            | 0                  
| SCANCHAIN             | 0        | 2             | 0                  
| START                 | 0        | 1             | 0                  
| USCM                  | 0        | 30            | 0                  
| OSC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 4             | 0                  
| RESCAL                | 0        | 4             | 0                  
| UDID                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Device mapping done.
Total device mapping takes 0.00 sec.

Design 'ip_pll' has been successfully mapped to architecture-specific objects.
Saving design to DB.
Action dev_map: Real time elapsed is 0h:0m:4s
Action dev_map: CPU time elapsed is 0h:0m:0s
Action dev_map: Process CPU time elapsed is 0h:0m:0s
Current time: Wed Jul 24 20:24:07 2024
Action dev_map: Peak memory pool usage is 207 MB
Action from compile to dev_map: Total Real Time elapsed is 0h:0m:12s
Action from compile to dev_map: Total CPU time elapsed is 0h:0m:0s
Action from compile to dev_map: Total Process CPU Time elapsed is 0h:0m:0s
Process "Device Map" done.


Process "Place & Route" started.
Current time: Wed Jul 24 20:24:07 2024
Compiling architecture definition.
Analyzing project file 'E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/ip_pll.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
pnr strategy configuration : 
strategy name : 0
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {clk_25m} LOC=R10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {clk_25m} LOC=R10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {clk_50m} LOC=R11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {clk_50m} LOC=R11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {clk_100m} LOC=P12 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/device_map/ip_pll.pcf(line number: 5)] | Port clk_100m has been placed at location P12, whose type is share pin.
Executing : def_port {clk_100m} LOC=P12 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {clk_100m_180deg} LOC=T9 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {clk_100m_180deg} LOC=T9 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {sys_clk} LOC=V9 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {sys_clk} LOC=V9 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {sys_rst_n} LOC=C4 VCCIO=1.8 IOSTANDARD=LVCMOS18 NONE=TRUE
Executing : def_port {sys_rst_n} LOC=C4 VCCIO=1.8 IOSTANDARD=LVCMOS18 NONE=TRUE successfully
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5993935

I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
Mapping instance my_pll_clk/u_pll_e3/goppll to PLL_122_55.
Phase 1.1 1st GP placement started.
Design Utilization : 1%.
First map gop timing takes 0.02 sec
Worst slack after clock region global placement is 2147483647
Wirelength after clock region global placement is 464 and checksum is E252C6CF375E2176.
1st GP placement takes 0.62 sec.

Phase 1.2 Clock placement started.
Clock placement takes 0.00 sec.

Wirelength after Pre Global Placement is 464 and checksum is E252C6CF375E2176.
Pre global placement takes 0.64 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst clk_25m_obuf/opit_1 on IOL_151_6.
Placed fixed group with base inst clk_50m_obuf/opit_1 on IOL_187_6.
Placed fixed group with base inst clk_100m_180deg_obuf/opit_1 on IOL_131_6.
Placed fixed group with base inst clk_100m_obuf/opit_1 on IOL_207_5.
Placed fixed group with base inst sys_clk_ibuf/opit_1 on IOL_131_5.
Placed fixed group with base inst sys_rst_n_ibuf/opit_1 on IOL_19_249.
Placed fixed instance my_pll_clk/u_pll_e3/goppll on PLL_122_55.
Placed fixed instance BKCL_auto_0 on BKCL_138_253.
Placed fixed instance BKCL_auto_1 on BKCL_138_1.
Fixed placement takes 0.00 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.00 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 2147483647.
	1 iterations finished.
	Final slack 2147483647.
Super clustering done.
Design Utilization : 1%.
Worst slack after global placement is 2147483647
2nd GP placement takes 0.06 sec.

Wirelength after global placement is 279 and checksum is 26C46F06A4872A08.
Global placement takes 0.06 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
I: Process macros using "Greedy".
Wirelength after macro cell placement is 279 and checksum is 26C46F06A4872A08.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 2147483647.
	1 iterations finished.
	Final slack 2147483647.
Super clustering done.
Design Utilization : 1%.
Worst slack after post global placement is 2147483647
3rd GP placement takes 0.08 sec.

Wirelength after post global placement is 279 and checksum is 26C46F06A4872A08.
Post global placement takes 0.08 sec.

Phase 4 Legalization started.
The average distance in LP is 15.500000.
Wirelength after legalization is 279 and checksum is 84EC404EDF0E809F.
Legalization takes 0.00 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 2147483647.
Replication placement takes 0.00 sec.

Wirelength after replication placement is 279 and checksum is 84EC404EDF0E809F.
Phase 5.2 DP placement started.
Legalized cost 2147483647.000000.
The detailed placement ends at 0th iteration.
DP placement takes 0.00 sec.

Wirelength after detailed placement is 279 and checksum is 84EC404EDF0E809F.
Timing-driven detailed placement takes 0.00 sec.

Worst slack is 2147483647, TNS after placement is 0.
Placement done.
Total placement takes 0.78 sec.
Finished placement.

Routing started.
Building routing graph takes 0.06 sec.
Worst slack is 2147483647, TNS before global route is 0.
Processing design graph takes 0.02 sec.
Total memory for routing:
	63.199057 M.
Total nets for routing : 24.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Global Routing step 1 processed 0 nets, it takes 0.00 sec.
Global Routing step 2 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 3 processed 1 nets, it takes 0.00 sec.
Global routing takes 0.00 sec.
Total 25 subnets.
    forward max bucket size 964 , backward 1631.
        Unrouted nets 4 at the end of iteration 0.
    route iteration 0, CPU time elapsed 0.000000 sec.
    forward max bucket size 905 , backward 1620.
        Unrouted nets 3 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.000000 sec.
    forward max bucket size 759 , backward 1112.
        Unrouted nets 2 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.000000 sec.
    forward max bucket size 759 , backward 1112.
        Unrouted nets 2 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.000000 sec.
    forward max bucket size 702 , backward 982.
        Unrouted nets 0 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.000000 sec.
Detailed routing takes 4 iterations
Detailed routing takes 0.00 sec.
Start fix hold violation.
Build tmp routing results takes 0.00 sec.
Timing analysis takes 0.00 sec.
No hold violation.
Hold Violation Fix in router takes 0 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 0.00 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.00 sec.
Used SRB routing arc is 199.
Cleanup routing takes 0.00 sec.
Routing done.
Total routing takes 0.14 sec.


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of APM               | 0        | 40            | 0                  
| Use of BKCL              | 2        | 4             | 50                 
| Use of CLMA              | 1        | 3748          | 1                  
|   FF                     | 0        | 22488         | 0                  
|   LUT                    | 1        | 14992         | 1                  
|   LUT-FF pairs           | 0        | 14992         | 0                  
| Use of CLMS              | 0        | 1892          | 0                  
|   FF                     | 0        | 11352         | 0                  
|   LUT                    | 0        | 7568          | 0                  
|   LUT-FF pairs           | 0        | 7568          | 0                  
|   Distributed RAM        | 0        | 7568          | 0                  
| Use of CRYSTAL           | 0        | 4             | 0                  
| Use of DLL               | 0        | 8             | 0                  
| Use of DQSL              | 0        | 12            | 0                  
| Use of DRM               | 0        | 60            | 0                  
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 4        | 3480          | 1                  
| Use of IO                | 6        | 226           | 3                  
|   IOBD                   | 3        | 57            | 6                  
|   IOBR                   | 1        | 12            | 9                  
|   IOBS                   | 2        | 157           | 2                  
| Use of IOCKDIV           | 0        | 16            | 0                  
| Use of IOCKDLY           | 0        | 32            | 0                  
| Use of IOCKGATE          | 0        | 16            | 0                  
| Use of IOCKGMUX_TEST     | 0        | 16            | 0                  
| Use of IOL               | 6        | 308           | 2                  
| Use of IPAL              | 0        | 1             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PLL               | 1        | 4             | 25                 
| Use of PREGMUX_TEST      | 0        | 4             | 0                  
| Use of RCKB              | 0        | 16            | 0                  
|  RCKB dataused           | 0        | 16            | 0                  
| Use of RCKBMUX_TEST      | 0        | 8             | 0                  
| Use of RESCAL            | 0        | 4             | 0                  
| Use of SCANCHAIN         | 0        | 2             | 0                  
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 4        | 30            | 14                 
|  USCM dataused           | 0        | 30            | 0                  
| Use of USCMMUX_TEST      | 0        | 30            | 0                  
| Use of VCKBMUX_TEST      | 0        | 8             | 0                  
+---------------------------------------------------------------------------+

Finished routing.
Design 'ip_pll' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing.
Action pnr: Real time elapsed is 0h:0m:9s
Action pnr: CPU time elapsed is 0h:0m:2s
Action pnr: Process CPU time elapsed is 0h:0m:2s
Current time: Wed Jul 24 20:24:15 2024
Action pnr: Peak memory pool usage is 813 MB
Action from compile to pnr: Total Real Time elapsed is 0h:0m:21s
Action from compile to pnr: Total CPU time elapsed is 0h:0m:2s
Action from compile to pnr: Total Process CPU Time elapsed is 0h:0m:2s
Process "Place & Route" done.
Process exit normally.


Process "Report Timing" started.
Current time: Wed Jul 24 20:24:45 2024
Compiling architecture definition.
Analyzing project file 'E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/ip_pll.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5993935

Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'clk_25m' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'clk_50m' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'clk_100m' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'clk_100m_180deg' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'sys_clk' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:5s
Action report_timing: CPU time elapsed is 0h:0m:1s
Action report_timing: Process CPU time elapsed is 0h:0m:1s
Current time: Wed Jul 24 20:24:49 2024
Action report_timing: Peak memory pool usage is 810 MB
Action from compile to report_timing: Total Real Time elapsed is 0h:0m:26s
Action from compile to report_timing: Total CPU time elapsed is 0h:0m:3s
Action from compile to report_timing: Total Process CPU Time elapsed is 0h:0m:3s
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Wed Jul 24 20:24:50 2024
Compiling architecture definition.
Analyzing project file 'E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/ip_pll.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.000000 sec.
Generating architecture configuration.
The bitstream file is "E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/generate_bitstream/ip_pll.sbit"
Generate programming file takes 0.265625 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 0h:0m:5s
Action gen_bit_stream: CPU time elapsed is 0h:0m:0s
Action gen_bit_stream: Process CPU time elapsed is 0h:0m:0s
Current time: Wed Jul 24 20:24:54 2024
Action gen_bit_stream: Peak memory pool usage is 382 MB
Action from compile to gen_bit_stream: Total Real Time elapsed is 0h:0m:31s
Action from compile to gen_bit_stream: Total CPU time elapsed is 0h:0m:3s
Action from compile to gen_bit_stream: Total Process CPU Time elapsed is 0h:0m:3s
Process "Generate Bitstream" done.
Parse module hierarchy of project 'E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)


Process "Compile" started.
Current time: Wed Jul 24 20:56:25 2024
Compiling architecture definition.
Analyzing project file 'E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/ip_pll.pds'.
License checkout: fabric_ads from E:\SoftWare\PDS\PDS_2022.2-SP4.2-ads\new_pds_584120290F2C.lic
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll} E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/ip_pll.v
I: Verilog-0001: Analyzing file E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/ip_pll.v
I: Verilog-0002: [E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/ip_pll.v(line number: 1)] Analyzing module ip_pll (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll} E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/ip_pll.v successfully.
Executing : .rtl_analyze -include_path {E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll} E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/ipcore/pll_clk/pll_clk.v
I: Verilog-0001: Analyzing file E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/ipcore/pll_clk/pll_clk.v
I: Verilog-0002: [E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/ipcore/pll_clk/pll_clk.v(line number: 18)] Analyzing module pll_clk (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll} E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/ipcore/pll_clk/pll_clk.v successfully.
I: Module "ip_pll" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.870s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-elaborate.
I: Verilog-0003: [E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/ip_pll.v(line number: 1)] Elaborating module ip_pll
I: Verilog-0004: [E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/ip_pll.v(line number: 16)] Elaborating instance my_pll_clk
I: Verilog-0003: [E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/ipcore/pll_clk/pll_clk.v(line number: 18)] Elaborating module pll_clk
I: Verilog-0004: [E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/ipcore/pll_clk/pll_clk.v(line number: 236)] Elaborating instance u_pll_e3
W: Verilog-2021: [E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/ipcore/pll_clk/pll_clk.v(line number: 125)] Net clkfb in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/ipcore/pll_clk/pll_clk.v(line number: 128)] Net pfden in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/ipcore/pll_clk/pll_clk.v(line number: 129)] Net clkout0_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/ipcore/pll_clk/pll_clk.v(line number: 130)] Net clkout0_2pad_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/ipcore/pll_clk/pll_clk.v(line number: 131)] Net clkout1_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/ipcore/pll_clk/pll_clk.v(line number: 132)] Net clkout2_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/ipcore/pll_clk/pll_clk.v(line number: 133)] Net clkout3_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/ipcore/pll_clk/pll_clk.v(line number: 134)] Net clkout4_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/ipcore/pll_clk/pll_clk.v(line number: 135)] Net clkout5_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/ipcore/pll_clk/pll_clk.v(line number: 136)] Net dyn_idiv in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/ipcore/pll_clk/pll_clk.v(line number: 137)] Net dyn_odiv0 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/ipcore/pll_clk/pll_clk.v(line number: 138)] Net dyn_odiv1 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/ipcore/pll_clk/pll_clk.v(line number: 139)] Net dyn_odiv2 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/ipcore/pll_clk/pll_clk.v(line number: 140)] Net dyn_odiv3 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/ipcore/pll_clk/pll_clk.v(line number: 141)] Net dyn_odiv4 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/ipcore/pll_clk/pll_clk.v(line number: 142)] Net dyn_fdiv in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/ipcore/pll_clk/pll_clk.v(line number: 143)] Net dyn_duty0 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/ipcore/pll_clk/pll_clk.v(line number: 144)] Net dyn_duty1 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/ipcore/pll_clk/pll_clk.v(line number: 145)] Net dyn_duty2 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/ipcore/pll_clk/pll_clk.v(line number: 146)] Net dyn_duty3 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/ipcore/pll_clk/pll_clk.v(line number: 147)] Net dyn_duty4 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
Executing : rtl-elaborate successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
Executing : sdm2adm successfully. Time elapsed: 0.004s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:4s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Wed Jul 24 20:56:28 2024
Action compile: Peak memory pool usage is 137 MB
Action from compile to compile: Total Real Time elapsed is 0h:0m:4s
Action from compile to compile: Total CPU time elapsed is 0h:0m:0s
Action from compile to compile: Total Process CPU Time elapsed is 0h:0m:0s
Process "Compile" done.


Process "Synthesize" started.
Current time: Wed Jul 24 20:56:28 2024
Compiling architecture definition.
Analyzing project file 'E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/ip_pll.pds'.
License checkout: fabric_ads from E:\SoftWare\PDS\PDS_2022.2-SP4.2-ads\new_pds_584120290F2C.lic
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 77795

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
C: ConstraintEditor-2002: [E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/ip_pll.fdc(line number: 16)] | Port clk_100m has been placed at location P12, whose type is share pin.
Constraint check end.

Start pre-mapping.
Executing : pre-mapping successfully. Time elapsed: 0.006s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start mod-gen.
Executing : mod-gen successfully. Time elapsed: 0.008s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.010s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 1.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.008s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.004s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)


Cell Usage:
GTP_GRS                       1 use
GTP_LUT1                      1 use
GTP_PLL_E3                    1 use

I/O ports: 6
GTP_INBUF                   2 uses
GTP_OUTBUF                  4 uses

Mapping Summary:
Total LUTs: 1 of 22560 (0.00%)
	LUTs as dram: 0 of 7568 (0.00%)
	LUTs as logic: 1
Total Registers: 0 of 33840 (0.00%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 60 (0.00%)

APMs:
Total APMs = 0.00 of 40 (0.00%)

Total I/O ports = 6 of 226 (2.65%)


Overview of Control Sets:

Number of unique control sets : 0

Histogram:
*************************************************************
  Fanout     | Count    | Sync Set/Reset    Async Set/Reset
-------------------------------------------------------------
  [0, Inf)   | 0        | 0                 0
-------------------------------------------------------------
  The maximum fanout: 0
=============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                0
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                0
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'ip_pll' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to ip_pll_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'clk_25m' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'clk_50m' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'clk_100m' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'clk_100m_180deg' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'sys_clk' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:4s
Action synthesize: CPU time elapsed is 0h:0m:0s
Action synthesize: Process CPU time elapsed is 0h:0m:0s
Current time: Wed Jul 24 20:56:31 2024
Action synthesize: Peak memory pool usage is 220 MB
Action from compile to synthesize: Total Real Time elapsed is 0h:0m:8s
Action from compile to synthesize: Total CPU time elapsed is 0h:0m:0s
Action from compile to synthesize: Total Process CPU Time elapsed is 0h:0m:0s
Process "Synthesize" done.


Process "Device Map" started.
Current time: Wed Jul 24 20:56:31 2024
Compiling architecture definition.
Analyzing project file 'E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/ip_pll.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 77795

Flattening design 'ip_pll'
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
Converting tech operator to gate operator.
Processing gate operator.
Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 40            | 0                  
| IOCKDLY               | 0        | 32            | 0                  
| FF                    | 0        | 33840         | 0                  
| LUT                   | 1        | 22560         | 1                  
| Distributed RAM       | 0        | 7568          | 0                  
| DLL                   | 0        | 8             | 0                  
| DQSL                  | 0        | 12            | 0                  
| DRM                   | 0        | 60            | 0                  
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 6        | 226           | 3                  
| IOCKDIV               | 0        | 16            | 0                  
| IOCKGATE              | 0        | 16            | 0                  
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 1        | 4             | 25                 
| RCKB                  | 0        | 16            | 0                  
| SCANCHAIN             | 0        | 2             | 0                  
| START                 | 0        | 1             | 0                  
| USCM                  | 0        | 30            | 0                  
| OSC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 4             | 0                  
| RESCAL                | 0        | 4             | 0                  
| UDID                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Device mapping done.
Total device mapping takes 0.00 sec.

Design 'ip_pll' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/device_map/ip_pll.pcf has been covered.
Action dev_map: Real time elapsed is 0h:0m:4s
Action dev_map: CPU time elapsed is 0h:0m:0s
Action dev_map: Process CPU time elapsed is 0h:0m:0s
Current time: Wed Jul 24 20:56:34 2024
Action dev_map: Peak memory pool usage is 208 MB
Action from compile to dev_map: Total Real Time elapsed is 0h:0m:12s
Action from compile to dev_map: Total CPU time elapsed is 0h:0m:0s
Action from compile to dev_map: Total Process CPU Time elapsed is 0h:0m:0s
Process "Device Map" done.


Process "Place & Route" started.
Current time: Wed Jul 24 20:56:34 2024
Compiling architecture definition.
Analyzing project file 'E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/ip_pll.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
pnr strategy configuration : 
strategy name : 0
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {clk_25m} LOC=R10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {clk_25m} LOC=R10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {clk_50m} LOC=R11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {clk_50m} LOC=R11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {clk_100m} LOC=P12 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/device_map/ip_pll.pcf(line number: 5)] | Port clk_100m has been placed at location P12, whose type is share pin.
Executing : def_port {clk_100m} LOC=P12 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {clk_100m_180deg} LOC=T9 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {clk_100m_180deg} LOC=T9 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {sys_clk} LOC=V9 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {sys_clk} LOC=V9 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {sys_rst_n} LOC=C4 VCCIO=1.8 IOSTANDARD=LVCMOS18 NONE=TRUE
Executing : def_port {sys_rst_n} LOC=C4 VCCIO=1.8 IOSTANDARD=LVCMOS18 NONE=TRUE successfully
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5993935

I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
Mapping instance my_pll_clk/u_pll_e3/goppll to PLL_122_55.
Phase 1.1 1st GP placement started.
Design Utilization : 1%.
First map gop timing takes 0.00 sec
Worst slack after clock region global placement is 2147483647
Wirelength after clock region global placement is 464 and checksum is E252C6CF375E2176.
1st GP placement takes 0.39 sec.

Phase 1.2 Clock placement started.
Clock placement takes 0.02 sec.

Wirelength after Pre Global Placement is 464 and checksum is E252C6CF375E2176.
Pre global placement takes 0.44 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst clk_25m_obuf/opit_1 on IOL_151_6.
Placed fixed group with base inst clk_50m_obuf/opit_1 on IOL_187_6.
Placed fixed group with base inst clk_100m_180deg_obuf/opit_1 on IOL_131_6.
Placed fixed group with base inst clk_100m_obuf/opit_1 on IOL_207_5.
Placed fixed group with base inst sys_clk_ibuf/opit_1 on IOL_131_5.
Placed fixed group with base inst sys_rst_n_ibuf/opit_1 on IOL_19_249.
Placed fixed instance my_pll_clk/u_pll_e3/goppll on PLL_122_55.
Placed fixed instance BKCL_auto_0 on BKCL_138_253.
Placed fixed instance BKCL_auto_1 on BKCL_138_1.
Fixed placement takes 0.00 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.00 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 2147483647.
	1 iterations finished.
	Final slack 2147483647.
Super clustering done.
Design Utilization : 1%.
Worst slack after global placement is 2147483647
2nd GP placement takes 0.00 sec.

Wirelength after global placement is 279 and checksum is 26C46F06A4872A08.
Global placement takes 0.00 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
I: Process macros using "Greedy".
Wirelength after macro cell placement is 279 and checksum is 26C46F06A4872A08.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 2147483647.
	1 iterations finished.
	Final slack 2147483647.
Super clustering done.
Design Utilization : 1%.
Worst slack after post global placement is 2147483647
3rd GP placement takes 0.02 sec.

Wirelength after post global placement is 279 and checksum is 26C46F06A4872A08.
Post global placement takes 0.02 sec.

Phase 4 Legalization started.
The average distance in LP is 15.500000.
Wirelength after legalization is 279 and checksum is 84EC404EDF0E809F.
Legalization takes 0.00 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 2147483647.
Replication placement takes 0.00 sec.

Wirelength after replication placement is 279 and checksum is 84EC404EDF0E809F.
Phase 5.2 DP placement started.
Legalized cost 2147483647.000000.
The detailed placement ends at 0th iteration.
DP placement takes 0.00 sec.

Wirelength after detailed placement is 279 and checksum is 84EC404EDF0E809F.
Timing-driven detailed placement takes 0.00 sec.

Worst slack is 2147483647, TNS after placement is 0.
Placement done.
Total placement takes 0.45 sec.
Finished placement.

Routing started.
Building routing graph takes 0.08 sec.
Worst slack is 2147483647, TNS before global route is 0.
Processing design graph takes 0.03 sec.
Total memory for routing:
	63.199057 M.
Total nets for routing : 24.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Global Routing step 1 processed 0 nets, it takes 0.00 sec.
Global Routing step 2 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 3 processed 1 nets, it takes 0.00 sec.
Global routing takes 0.00 sec.
Total 25 subnets.
    forward max bucket size 964 , backward 1631.
        Unrouted nets 4 at the end of iteration 0.
    route iteration 0, CPU time elapsed 0.000000 sec.
    forward max bucket size 905 , backward 1620.
        Unrouted nets 3 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.000000 sec.
    forward max bucket size 759 , backward 1112.
        Unrouted nets 2 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.000000 sec.
    forward max bucket size 759 , backward 1112.
        Unrouted nets 2 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.000000 sec.
    forward max bucket size 702 , backward 982.
        Unrouted nets 0 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.000000 sec.
Detailed routing takes 4 iterations
Detailed routing takes 0.00 sec.
Start fix hold violation.
Build tmp routing results takes 0.00 sec.
Timing analysis takes 0.00 sec.
No hold violation.
Hold Violation Fix in router takes 0 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 0.00 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.00 sec.
Used SRB routing arc is 199.
Cleanup routing takes 0.00 sec.
Routing done.
Total routing takes 0.11 sec.


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of APM               | 0        | 40            | 0                  
| Use of BKCL              | 2        | 4             | 50                 
| Use of CLMA              | 1        | 3748          | 1                  
|   FF                     | 0        | 22488         | 0                  
|   LUT                    | 1        | 14992         | 1                  
|   LUT-FF pairs           | 0        | 14992         | 0                  
| Use of CLMS              | 0        | 1892          | 0                  
|   FF                     | 0        | 11352         | 0                  
|   LUT                    | 0        | 7568          | 0                  
|   LUT-FF pairs           | 0        | 7568          | 0                  
|   Distributed RAM        | 0        | 7568          | 0                  
| Use of CRYSTAL           | 0        | 4             | 0                  
| Use of DLL               | 0        | 8             | 0                  
| Use of DQSL              | 0        | 12            | 0                  
| Use of DRM               | 0        | 60            | 0                  
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 4        | 3480          | 1                  
| Use of IO                | 6        | 226           | 3                  
|   IOBD                   | 3        | 57            | 6                  
|   IOBR                   | 1        | 12            | 9                  
|   IOBS                   | 2        | 157           | 2                  
| Use of IOCKDIV           | 0        | 16            | 0                  
| Use of IOCKDLY           | 0        | 32            | 0                  
| Use of IOCKGATE          | 0        | 16            | 0                  
| Use of IOCKGMUX_TEST     | 0        | 16            | 0                  
| Use of IOL               | 6        | 308           | 2                  
| Use of IPAL              | 0        | 1             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PLL               | 1        | 4             | 25                 
| Use of PREGMUX_TEST      | 0        | 4             | 0                  
| Use of RCKB              | 0        | 16            | 0                  
|  RCKB dataused           | 0        | 16            | 0                  
| Use of RCKBMUX_TEST      | 0        | 8             | 0                  
| Use of RESCAL            | 0        | 4             | 0                  
| Use of SCANCHAIN         | 0        | 2             | 0                  
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 4        | 30            | 14                 
|  USCM dataused           | 0        | 30            | 0                  
| Use of USCMMUX_TEST      | 0        | 30            | 0                  
| Use of VCKBMUX_TEST      | 0        | 8             | 0                  
+---------------------------------------------------------------------------+

Finished routing.
Design 'ip_pll' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing.
Action pnr: Real time elapsed is 0h:0m:9s
Action pnr: CPU time elapsed is 0h:0m:1s
Action pnr: Process CPU time elapsed is 0h:0m:1s
Current time: Wed Jul 24 20:56:42 2024
Action pnr: Peak memory pool usage is 812 MB
Action from compile to pnr: Total Real Time elapsed is 0h:0m:21s
Action from compile to pnr: Total CPU time elapsed is 0h:0m:1s
Action from compile to pnr: Total Process CPU Time elapsed is 0h:0m:1s
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Wed Jul 24 20:56:42 2024
Compiling architecture definition.
Analyzing project file 'E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/ip_pll.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5993935

Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'clk_25m' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'clk_50m' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'clk_100m' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'clk_100m_180deg' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'sys_clk' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:6s
Action report_timing: CPU time elapsed is 0h:0m:0s
Action report_timing: Process CPU time elapsed is 0h:0m:0s
Current time: Wed Jul 24 20:56:47 2024
Action report_timing: Peak memory pool usage is 811 MB
Action from compile to report_timing: Total Real Time elapsed is 0h:0m:27s
Action from compile to report_timing: Total CPU time elapsed is 0h:0m:1s
Action from compile to report_timing: Total Process CPU Time elapsed is 0h:0m:1s
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Wed Jul 24 20:56:47 2024
Compiling architecture definition.
Analyzing project file 'E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/ip_pll.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.015625 sec.
Generating architecture configuration.
The bitstream file is "E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/generate_bitstream/ip_pll.sbit"
Generate programming file takes 0.078125 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 0h:0m:5s
Action gen_bit_stream: CPU time elapsed is 0h:0m:0s
Action gen_bit_stream: Process CPU time elapsed is 0h:0m:0s
Current time: Wed Jul 24 20:56:51 2024
Action gen_bit_stream: Peak memory pool usage is 382 MB
Action from compile to gen_bit_stream: Total Real Time elapsed is 0h:0m:32s
Action from compile to gen_bit_stream: Total CPU time elapsed is 0h:0m:1s
Action from compile to gen_bit_stream: Total Process CPU Time elapsed is 0h:0m:1s
Process "Generate Bitstream" done.
Compiling verification operator library.
Compiling common defs.
Compiling technology operator (valence) library.
Compiling prim grid devices.
Compiling prim grid device symbols.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Building architecture floorplan schematic view.
Total time(hh:mm:ss) of open UCE: 00:00:02
Loading the device ...
C: ConstraintEditor-2002: [E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/ip_pll.fdc(line number: 16)] | Port clk_100m has been placed at location P12, whose type is share pin.
Open UCE successfully.
Current device : PGL25G-6MBG324
Save Constraint in file E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/ip_pll.fdc success.
C: Flow-2004: Constraint file modified: "E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/ip_pll.fdc". 


Process "Compile" started.
Current time: Wed Jul 24 21:01:37 2024
Compiling architecture definition.
Analyzing project file 'E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/ip_pll.pds'.
License checkout: fabric_ads from E:\SoftWare\PDS\PDS_2022.2-SP4.2-ads\new_pds_584120290F2C.lic
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll} E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/ip_pll.v
I: Verilog-0001: Analyzing file E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/ip_pll.v
I: Verilog-0002: [E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/ip_pll.v(line number: 1)] Analyzing module ip_pll (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll} E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/ip_pll.v successfully.
Executing : .rtl_analyze -include_path {E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll} E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/ipcore/pll_clk/pll_clk.v
I: Verilog-0001: Analyzing file E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/ipcore/pll_clk/pll_clk.v
I: Verilog-0002: [E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/ipcore/pll_clk/pll_clk.v(line number: 18)] Analyzing module pll_clk (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll} E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/ipcore/pll_clk/pll_clk.v successfully.
I: Module "ip_pll" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.923s wall, 0.000s user + 0.016s system = 0.016s CPU (0.8%)

Start rtl-elaborate.
I: Verilog-0003: [E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/ip_pll.v(line number: 1)] Elaborating module ip_pll
I: Verilog-0004: [E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/ip_pll.v(line number: 16)] Elaborating instance my_pll_clk
I: Verilog-0003: [E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/ipcore/pll_clk/pll_clk.v(line number: 18)] Elaborating module pll_clk
I: Verilog-0004: [E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/ipcore/pll_clk/pll_clk.v(line number: 236)] Elaborating instance u_pll_e3
W: Verilog-2021: [E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/ipcore/pll_clk/pll_clk.v(line number: 125)] Net clkfb in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/ipcore/pll_clk/pll_clk.v(line number: 128)] Net pfden in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/ipcore/pll_clk/pll_clk.v(line number: 129)] Net clkout0_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/ipcore/pll_clk/pll_clk.v(line number: 130)] Net clkout0_2pad_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/ipcore/pll_clk/pll_clk.v(line number: 131)] Net clkout1_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/ipcore/pll_clk/pll_clk.v(line number: 132)] Net clkout2_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/ipcore/pll_clk/pll_clk.v(line number: 133)] Net clkout3_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/ipcore/pll_clk/pll_clk.v(line number: 134)] Net clkout4_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/ipcore/pll_clk/pll_clk.v(line number: 135)] Net clkout5_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/ipcore/pll_clk/pll_clk.v(line number: 136)] Net dyn_idiv in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/ipcore/pll_clk/pll_clk.v(line number: 137)] Net dyn_odiv0 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/ipcore/pll_clk/pll_clk.v(line number: 138)] Net dyn_odiv1 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/ipcore/pll_clk/pll_clk.v(line number: 139)] Net dyn_odiv2 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/ipcore/pll_clk/pll_clk.v(line number: 140)] Net dyn_odiv3 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/ipcore/pll_clk/pll_clk.v(line number: 141)] Net dyn_odiv4 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/ipcore/pll_clk/pll_clk.v(line number: 142)] Net dyn_fdiv in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/ipcore/pll_clk/pll_clk.v(line number: 143)] Net dyn_duty0 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/ipcore/pll_clk/pll_clk.v(line number: 144)] Net dyn_duty1 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/ipcore/pll_clk/pll_clk.v(line number: 145)] Net dyn_duty2 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/ipcore/pll_clk/pll_clk.v(line number: 146)] Net dyn_duty3 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/ipcore/pll_clk/pll_clk.v(line number: 147)] Net dyn_duty4 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
Executing : rtl-elaborate successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
Executing : sdm2adm successfully. Time elapsed: 0.004s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:5s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Wed Jul 24 21:01:41 2024
Action compile: Peak memory pool usage is 137 MB
Action from compile to compile: Total Real Time elapsed is 0h:0m:5s
Action from compile to compile: Total CPU time elapsed is 0h:0m:0s
Action from compile to compile: Total Process CPU Time elapsed is 0h:0m:0s
Process "Compile" done.


Process "Synthesize" started.
Current time: Wed Jul 24 21:01:41 2024
Compiling architecture definition.
Analyzing project file 'E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/ip_pll.pds'.
License checkout: fabric_ads from E:\SoftWare\PDS\PDS_2022.2-SP4.2-ads\new_pds_584120290F2C.lic
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 77795

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
C: ConstraintEditor-2002: [E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/ip_pll.fdc(line number: 16)] | Port clk_100m has been placed at location P12, whose type is share pin.
Constraint check end.

Start pre-mapping.
Executing : pre-mapping successfully. Time elapsed: 0.006s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start mod-gen.
Executing : mod-gen successfully. Time elapsed: 0.006s wall, 0.000s user + 0.016s system = 0.016s CPU (242.3%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.009s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 1.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.005s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.003s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)


Cell Usage:
GTP_GRS                       1 use
GTP_LUT1                      1 use
GTP_PLL_E3                    1 use

I/O ports: 6
GTP_INBUF                   2 uses
GTP_OUTBUF                  4 uses

Mapping Summary:
Total LUTs: 1 of 22560 (0.00%)
	LUTs as dram: 0 of 7568 (0.00%)
	LUTs as logic: 1
Total Registers: 0 of 33840 (0.00%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 60 (0.00%)

APMs:
Total APMs = 0.00 of 40 (0.00%)

Total I/O ports = 6 of 226 (2.65%)


Overview of Control Sets:

Number of unique control sets : 0

Histogram:
*************************************************************
  Fanout     | Count    | Sync Set/Reset    Async Set/Reset
-------------------------------------------------------------
  [0, Inf)   | 0        | 0                 0
-------------------------------------------------------------
  The maximum fanout: 0
=============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                0
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                0
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'ip_pll' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to ip_pll_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'clk_25m' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'clk_50m' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'clk_100m' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'clk_100m_180deg' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'sys_clk' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:4s
Action synthesize: CPU time elapsed is 0h:0m:0s
Action synthesize: Process CPU time elapsed is 0h:0m:0s
Current time: Wed Jul 24 21:01:44 2024
Action synthesize: Peak memory pool usage is 220 MB
Action from compile to synthesize: Total Real Time elapsed is 0h:0m:9s
Action from compile to synthesize: Total CPU time elapsed is 0h:0m:0s
Action from compile to synthesize: Total Process CPU Time elapsed is 0h:0m:0s
Process "Synthesize" done.


Process "Device Map" started.
Current time: Wed Jul 24 21:01:44 2024
Compiling architecture definition.
Analyzing project file 'E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/ip_pll.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 77795

Flattening design 'ip_pll'
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
Converting tech operator to gate operator.
Processing gate operator.
Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 40            | 0                  
| IOCKDLY               | 0        | 32            | 0                  
| FF                    | 0        | 33840         | 0                  
| LUT                   | 1        | 22560         | 1                  
| Distributed RAM       | 0        | 7568          | 0                  
| DLL                   | 0        | 8             | 0                  
| DQSL                  | 0        | 12            | 0                  
| DRM                   | 0        | 60            | 0                  
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 6        | 226           | 3                  
| IOCKDIV               | 0        | 16            | 0                  
| IOCKGATE              | 0        | 16            | 0                  
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 1        | 4             | 25                 
| RCKB                  | 0        | 16            | 0                  
| SCANCHAIN             | 0        | 2             | 0                  
| START                 | 0        | 1             | 0                  
| USCM                  | 0        | 30            | 0                  
| OSC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 4             | 0                  
| RESCAL                | 0        | 4             | 0                  
| UDID                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Device mapping done.
Total device mapping takes 0.00 sec.

Design 'ip_pll' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/device_map/ip_pll.pcf has been covered.
Action dev_map: Real time elapsed is 0h:0m:4s
Action dev_map: CPU time elapsed is 0h:0m:0s
Action dev_map: Process CPU time elapsed is 0h:0m:0s
Current time: Wed Jul 24 21:01:47 2024
Action dev_map: Peak memory pool usage is 208 MB
Action from compile to dev_map: Total Real Time elapsed is 0h:0m:13s
Action from compile to dev_map: Total CPU time elapsed is 0h:0m:0s
Action from compile to dev_map: Total Process CPU Time elapsed is 0h:0m:0s
Process "Device Map" done.


Process "Place & Route" started.
Current time: Wed Jul 24 21:01:47 2024
Compiling architecture definition.
Analyzing project file 'E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/ip_pll.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
pnr strategy configuration : 
strategy name : 0
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {clk_25m} LOC=R10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {clk_25m} LOC=R10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {clk_50m} LOC=R11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {clk_50m} LOC=R11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {clk_100m} LOC=P12 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/device_map/ip_pll.pcf(line number: 5)] | Port clk_100m has been placed at location P12, whose type is share pin.
Executing : def_port {clk_100m} LOC=P12 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {clk_100m_180deg} LOC=T9 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {clk_100m_180deg} LOC=T9 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {sys_clk} LOC=V9 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {sys_clk} LOC=V9 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {sys_rst_n} LOC=C4 VCCIO=1.8 IOSTANDARD=LVCMOS18 NONE=TRUE
Executing : def_port {sys_rst_n} LOC=C4 VCCIO=1.8 IOSTANDARD=LVCMOS18 NONE=TRUE successfully
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5993935

I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
Mapping instance my_pll_clk/u_pll_e3/goppll to PLL_122_55.
Phase 1.1 1st GP placement started.
Design Utilization : 1%.
First map gop timing takes 0.00 sec
Worst slack after clock region global placement is 2147483647
Wirelength after clock region global placement is 464 and checksum is E252C6CF375E2176.
1st GP placement takes 0.48 sec.

Phase 1.2 Clock placement started.
Clock placement takes 0.02 sec.

Wirelength after Pre Global Placement is 464 and checksum is E252C6CF375E2176.
Pre global placement takes 0.52 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst clk_25m_obuf/opit_1 on IOL_151_6.
Placed fixed group with base inst clk_50m_obuf/opit_1 on IOL_187_6.
Placed fixed group with base inst clk_100m_180deg_obuf/opit_1 on IOL_131_6.
Placed fixed group with base inst clk_100m_obuf/opit_1 on IOL_207_5.
Placed fixed group with base inst sys_clk_ibuf/opit_1 on IOL_131_5.
Placed fixed group with base inst sys_rst_n_ibuf/opit_1 on IOL_19_249.
Placed fixed instance my_pll_clk/u_pll_e3/goppll on PLL_122_55.
Placed fixed instance BKCL_auto_0 on BKCL_138_253.
Placed fixed instance BKCL_auto_1 on BKCL_138_1.
Fixed placement takes 0.00 sec.

Phase 2.2 Process placement started.
Process placement takes 0.02 sec.

Phase 2.3 IO placement started.
IO placement takes 0.00 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 2147483647.
	1 iterations finished.
	Final slack 2147483647.
Super clustering done.
Design Utilization : 1%.
Worst slack after global placement is 2147483647
2nd GP placement takes 0.03 sec.

Wirelength after global placement is 279 and checksum is 26C46F06A4872A08.
Global placement takes 0.05 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
I: Process macros using "Greedy".
Wirelength after macro cell placement is 279 and checksum is 26C46F06A4872A08.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 2147483647.
	1 iterations finished.
	Final slack 2147483647.
Super clustering done.
Design Utilization : 1%.
Worst slack after post global placement is 2147483647
3rd GP placement takes 0.05 sec.

Wirelength after post global placement is 279 and checksum is 26C46F06A4872A08.
Post global placement takes 0.05 sec.

Phase 4 Legalization started.
The average distance in LP is 15.500000.
Wirelength after legalization is 279 and checksum is 84EC404EDF0E809F.
Legalization takes 0.00 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 2147483647.
Replication placement takes 0.00 sec.

Wirelength after replication placement is 279 and checksum is 84EC404EDF0E809F.
Phase 5.2 DP placement started.
Legalized cost 2147483647.000000.
The detailed placement ends at 0th iteration.
DP placement takes 0.00 sec.

Wirelength after detailed placement is 279 and checksum is 84EC404EDF0E809F.
Timing-driven detailed placement takes 0.00 sec.

Worst slack is 2147483647, TNS after placement is 0.
Placement done.
Total placement takes 0.61 sec.
Finished placement.

Routing started.
Building routing graph takes 0.17 sec.
Worst slack is 2147483647, TNS before global route is 0.
Processing design graph takes 0.00 sec.
Total memory for routing:
	63.199057 M.
Total nets for routing : 24.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Global Routing step 1 processed 0 nets, it takes 0.00 sec.
Global Routing step 2 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 3 processed 1 nets, it takes 0.00 sec.
Global routing takes 0.02 sec.
Total 25 subnets.
    forward max bucket size 964 , backward 1631.
        Unrouted nets 4 at the end of iteration 0.
    route iteration 0, CPU time elapsed 0.000000 sec.
    forward max bucket size 905 , backward 1620.
        Unrouted nets 3 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.000000 sec.
    forward max bucket size 759 , backward 1112.
        Unrouted nets 2 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.000000 sec.
    forward max bucket size 759 , backward 1112.
        Unrouted nets 2 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.000000 sec.
    forward max bucket size 702 , backward 982.
        Unrouted nets 0 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.000000 sec.
Detailed routing takes 4 iterations
Detailed routing takes 0.00 sec.
Start fix hold violation.
Build tmp routing results takes 0.00 sec.
Timing analysis takes 0.00 sec.
No hold violation.
Hold Violation Fix in router takes 0 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 0.00 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.00 sec.
Used SRB routing arc is 199.
Cleanup routing takes 0.00 sec.
Routing done.
Total routing takes 0.25 sec.


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of APM               | 0        | 40            | 0                  
| Use of BKCL              | 2        | 4             | 50                 
| Use of CLMA              | 1        | 3748          | 1                  
|   FF                     | 0        | 22488         | 0                  
|   LUT                    | 1        | 14992         | 1                  
|   LUT-FF pairs           | 0        | 14992         | 0                  
| Use of CLMS              | 0        | 1892          | 0                  
|   FF                     | 0        | 11352         | 0                  
|   LUT                    | 0        | 7568          | 0                  
|   LUT-FF pairs           | 0        | 7568          | 0                  
|   Distributed RAM        | 0        | 7568          | 0                  
| Use of CRYSTAL           | 0        | 4             | 0                  
| Use of DLL               | 0        | 8             | 0                  
| Use of DQSL              | 0        | 12            | 0                  
| Use of DRM               | 0        | 60            | 0                  
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 4        | 3480          | 1                  
| Use of IO                | 6        | 226           | 3                  
|   IOBD                   | 3        | 57            | 6                  
|   IOBR                   | 1        | 12            | 9                  
|   IOBS                   | 2        | 157           | 2                  
| Use of IOCKDIV           | 0        | 16            | 0                  
| Use of IOCKDLY           | 0        | 32            | 0                  
| Use of IOCKGATE          | 0        | 16            | 0                  
| Use of IOCKGMUX_TEST     | 0        | 16            | 0                  
| Use of IOL               | 6        | 308           | 2                  
| Use of IPAL              | 0        | 1             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PLL               | 1        | 4             | 25                 
| Use of PREGMUX_TEST      | 0        | 4             | 0                  
| Use of RCKB              | 0        | 16            | 0                  
|  RCKB dataused           | 0        | 16            | 0                  
| Use of RCKBMUX_TEST      | 0        | 8             | 0                  
| Use of RESCAL            | 0        | 4             | 0                  
| Use of SCANCHAIN         | 0        | 2             | 0                  
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 4        | 30            | 14                 
|  USCM dataused           | 0        | 30            | 0                  
| Use of USCMMUX_TEST      | 0        | 30            | 0                  
| Use of VCKBMUX_TEST      | 0        | 8             | 0                  
+---------------------------------------------------------------------------+

Finished routing.
Design 'ip_pll' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing.
Action pnr: Real time elapsed is 0h:0m:8s
Action pnr: CPU time elapsed is 0h:0m:1s
Action pnr: Process CPU time elapsed is 0h:0m:1s
Current time: Wed Jul 24 21:01:54 2024
Action pnr: Peak memory pool usage is 812 MB
Action from compile to pnr: Total Real Time elapsed is 0h:0m:21s
Action from compile to pnr: Total CPU time elapsed is 0h:0m:1s
Action from compile to pnr: Total Process CPU Time elapsed is 0h:0m:1s
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Wed Jul 24 21:01:55 2024
Compiling architecture definition.
Analyzing project file 'E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/ip_pll.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5993935

Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'clk_25m' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'clk_50m' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'clk_100m' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'clk_100m_180deg' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'sys_clk' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:6s
Action report_timing: CPU time elapsed is 0h:0m:1s
Action report_timing: Process CPU time elapsed is 0h:0m:1s
Current time: Wed Jul 24 21:02:00 2024
Action report_timing: Peak memory pool usage is 810 MB
Action from compile to report_timing: Total Real Time elapsed is 0h:0m:27s
Action from compile to report_timing: Total CPU time elapsed is 0h:0m:2s
Action from compile to report_timing: Total Process CPU Time elapsed is 0h:0m:2s
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Wed Jul 24 21:02:00 2024
Compiling architecture definition.
Analyzing project file 'E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/ip_pll.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.000000 sec.
Generating architecture configuration.
The bitstream file is "E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/generate_bitstream/ip_pll.sbit"
Generate programming file takes 0.156250 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 0h:0m:5s
Action gen_bit_stream: CPU time elapsed is 0h:0m:0s
Action gen_bit_stream: Process CPU time elapsed is 0h:0m:0s
Current time: Wed Jul 24 21:02:04 2024
Action gen_bit_stream: Peak memory pool usage is 382 MB
Action from compile to gen_bit_stream: Total Real Time elapsed is 0h:0m:32s
Action from compile to gen_bit_stream: Total CPU time elapsed is 0h:0m:2s
Action from compile to gen_bit_stream: Total Process CPU Time elapsed is 0h:0m:2s
Process "Generate Bitstream" done.
Compiling verification operator library.
Compiling common defs.
Compiling technology operator (valence) library.
Compiling prim grid devices.
Compiling prim grid device symbols.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Building architecture floorplan schematic view.
Total time(hh:mm:ss) of open UCE: 00:00:02
Loading the device ...
C: ConstraintEditor-2002: [E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/ip_pll/ip_pll/ip_pll.fdc(line number: 16)] | Port clk_100m has been placed at location P12, whose type is share pin.
Open UCE successfully.
Current device : PGL25G-6MBG324
Process exit normally.
