// Seed: 1998024899
module module_0 (
    input uwire id_0,
    input wor id_1,
    input tri1 id_2,
    output tri0 id_3,
    input tri id_4,
    input wand id_5,
    input supply1 id_6,
    input tri1 id_7,
    input tri id_8,
    input uwire id_9,
    input supply0 id_10,
    output wire id_11,
    input wor id_12,
    input supply1 id_13,
    input tri1 id_14,
    output wor module_0
);
  wire id_17, id_18;
  wire id_19;
  assign id_3 = {1, 1};
  wire id_20;
endmodule
module module_1 (
    input supply0 id_0,
    input supply1 id_1,
    input wand id_2,
    output wire id_3,
    output wand id_4,
    input tri id_5,
    output uwire id_6,
    input uwire id_7,
    input supply1 id_8,
    input supply0 id_9,
    output supply1 id_10,
    output tri id_11,
    output wor id_12,
    input tri1 id_13,
    output tri id_14
);
  wire id_16;
  module_0(
      id_9,
      id_5,
      id_2,
      id_10,
      id_1,
      id_1,
      id_8,
      id_5,
      id_0,
      id_8,
      id_2,
      id_6,
      id_9,
      id_13,
      id_1,
      id_11
  );
  wire id_17;
  assign id_3 = 1;
  wor id_18 = id_13;
endmodule
