Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date         : Tue Dec 19 08:58:37 2023
| Host         : gpu11 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_utilization -hierarchical -file fpga_utilization_hierarchical.rpt
| Design       : fpga
| Device       : xcu250figd2104-2
| Design State : Routed
------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------+------------+---------+------+--------+--------+--------+------+------------+
|                                                                     Instance                                                                    |                                      Module                                      | Total LUTs | Logic LUTs | LUTRAMs | SRLs |   FFs  | RAMB36 | RAMB18 | URAM | DSP Blocks |
+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------+------------+---------+------+--------+--------+--------+------+------------+
| fpga                                                                                                                                            |                                                                            (top) |      84681 |      71062 |   12359 | 1260 | 133742 |    316 |     16 |   44 |          4 |
|   (fpga)                                                                                                                                        |                                                                            (top) |         51 |         51 |       0 |    0 |     71 |      0 |      0 |    0 |          0 |
|   cms_axil_cdc_inst                                                                                                                             |                                                                         axil_cdc |         26 |         26 |       0 |    0 |    230 |      0 |      0 |    0 |          0 |
|     axil_cdc_rd_inst                                                                                                                            |                                                                      axil_cdc_rd |         11 |         11 |       0 |    0 |    110 |      0 |      0 |    0 |          0 |
|     axil_cdc_wr_inst                                                                                                                            |                                                                      axil_cdc_wr |         15 |         15 |       0 |    0 |    120 |      0 |      0 |    0 |          0 |
|   cms_inst                                                                                                                                      |                                                                      cms_wrapper |       3881 |       3711 |      96 |   74 |   3969 |     34 |      0 |    0 |          4 |
|     cms_i                                                                                                                                       |                                                                              cms |       3881 |       3711 |      96 |   74 |   3969 |     34 |      0 |    0 |          4 |
|       cms_subsystem_0                                                                                                                           |                                                            cms_cms_subsystem_0_0 |       3881 |       3711 |      96 |   74 |   3969 |     34 |      0 |    0 |          4 |
|         inst                                                                                                                                    |                                                    cms_cms_subsystem_0_0_bd_fb99 |       3881 |       3711 |      96 |   74 |   3969 |     34 |      0 |    0 |          4 |
|           (inst)                                                                                                                                |                                                    cms_cms_subsystem_0_0_bd_fb99 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|           shell_cmc_subsystem                                                                                                                   |                                                    bd_fb99_shell_cmc_subsystem_0 |       3881 |       3711 |      96 |   74 |   3969 |     34 |      0 |    0 |          4 |
|             inst                                                                                                                                |                                            bd_fb99_shell_cmc_subsystem_0_bd_43c9 |       3881 |       3711 |      96 |   74 |   3969 |     34 |      0 |    0 |          4 |
|               (inst)                                                                                                                            |                                            bd_fb99_shell_cmc_subsystem_0_bd_43c9 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|               axi_bram_ctrl_firmware                                                                                                            |                                                 bd_43c9_axi_bram_ctrl_firmware_0 |         15 |         15 |       0 |    0 |     12 |      0 |      0 |    0 |          0 |
|                 U0                                                                                                                              |                                   bd_43c9_axi_bram_ctrl_firmware_0_axi_bram_ctrl |         15 |         15 |       0 |    0 |     12 |      0 |      0 |    0 |          0 |
|                   gext_inst.abcv4_0_ext_inst                                                                                                    |                               bd_43c9_axi_bram_ctrl_firmware_0_axi_bram_ctrl_top |         15 |         15 |       0 |    0 |     12 |      0 |      0 |    0 |          0 |
|                     GEN_AXI4LITE.I_AXI_LITE                                                                                                     |                                        bd_43c9_axi_bram_ctrl_firmware_0_axi_lite |         15 |         15 |       0 |    0 |     12 |      0 |      0 |    0 |          0 |
|               axi_bram_ctrl_regmap_cmc                                                                                                          |                                               bd_43c9_axi_bram_ctrl_regmap_cmc_0 |         15 |         15 |       0 |    0 |     12 |      0 |      0 |    0 |          0 |
|                 U0                                                                                                                              |                                 bd_43c9_axi_bram_ctrl_regmap_cmc_0_axi_bram_ctrl |         15 |         15 |       0 |    0 |     12 |      0 |      0 |    0 |          0 |
|                   gext_inst.abcv4_0_ext_inst                                                                                                    |                             bd_43c9_axi_bram_ctrl_regmap_cmc_0_axi_bram_ctrl_top |         15 |         15 |       0 |    0 |     12 |      0 |      0 |    0 |          0 |
|                     GEN_AXI4LITE.I_AXI_LITE                                                                                                     |                                      bd_43c9_axi_bram_ctrl_regmap_cmc_0_axi_lite |         15 |         15 |       0 |    0 |     12 |      0 |      0 |    0 |          0 |
|               axi_bram_ctrl_regmap_host                                                                                                         |                                              bd_43c9_axi_bram_ctrl_regmap_host_0 |         14 |         14 |       0 |    0 |     12 |      0 |      0 |    0 |          0 |
|                 U0                                                                                                                              |                                bd_43c9_axi_bram_ctrl_regmap_host_0_axi_bram_ctrl |         14 |         14 |       0 |    0 |     12 |      0 |      0 |    0 |          0 |
|                   gext_inst.abcv4_0_ext_inst                                                                                                    |                            bd_43c9_axi_bram_ctrl_regmap_host_0_axi_bram_ctrl_top |         14 |         14 |       0 |    0 |     12 |      0 |      0 |    0 |          0 |
|                     GEN_AXI4LITE.I_AXI_LITE                                                                                                     |                                     bd_43c9_axi_bram_ctrl_regmap_host_0_axi_lite |         14 |         14 |       0 |    0 |     12 |      0 |      0 |    0 |          0 |
|               axi_gpio_cmc_mb_rst_n                                                                                                             |                                                  bd_43c9_axi_gpio_cmc_mb_rst_n_0 |         28 |         28 |       0 |    0 |     36 |      0 |      0 |    0 |          0 |
|                 U0                                                                                                                              |                                         bd_43c9_axi_gpio_cmc_mb_rst_n_0_axi_gpio |         28 |         28 |       0 |    0 |     36 |      0 |      0 |    0 |          0 |
|                   (U0)                                                                                                                          |                                         bd_43c9_axi_gpio_cmc_mb_rst_n_0_axi_gpio |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   AXI_LITE_IPIF_I                                                                                                               |                                    bd_43c9_axi_gpio_cmc_mb_rst_n_0_axi_lite_ipif |         24 |         24 |       0 |    0 |     28 |      0 |      0 |    0 |          0 |
|                     I_SLAVE_ATTACHMENT                                                                                                          |                                 bd_43c9_axi_gpio_cmc_mb_rst_n_0_slave_attachment |         24 |         24 |       0 |    0 |     28 |      0 |      0 |    0 |          0 |
|                       (I_SLAVE_ATTACHMENT)                                                                                                      |                                 bd_43c9_axi_gpio_cmc_mb_rst_n_0_slave_attachment |         15 |         15 |       0 |    0 |     22 |      0 |      0 |    0 |          0 |
|                       I_DECODER                                                                                                                 |                                  bd_43c9_axi_gpio_cmc_mb_rst_n_0_address_decoder |          9 |          9 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|                         (I_DECODER)                                                                                                             |                                  bd_43c9_axi_gpio_cmc_mb_rst_n_0_address_decoder |          8 |          8 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|                         MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                           |                                        bd_43c9_axi_gpio_cmc_mb_rst_n_0_pselect_f |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                         MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                           |                        bd_43c9_axi_gpio_cmc_mb_rst_n_0_pselect_f__parameterized1 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                   gpio_core_1                                                                                                                   |                                        bd_43c9_axi_gpio_cmc_mb_rst_n_0_GPIO_Core |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               axi_gpio_cms_features                                                                                                             |                                                  bd_43c9_axi_gpio_cms_features_0 |         50 |         50 |       0 |    0 |    104 |      0 |      0 |    0 |          0 |
|                 U0                                                                                                                              |                                         bd_43c9_axi_gpio_cms_features_0_axi_gpio |         50 |         50 |       0 |    0 |    104 |      0 |      0 |    0 |          0 |
|                   (U0)                                                                                                                          |                                         bd_43c9_axi_gpio_cms_features_0_axi_gpio |          0 |          0 |       0 |    0 |     11 |      0 |      0 |    0 |          0 |
|                   AXI_LITE_IPIF_I                                                                                                               |                                    bd_43c9_axi_gpio_cms_features_0_axi_lite_ipif |         31 |         31 |       0 |    0 |     35 |      0 |      0 |    0 |          0 |
|                     I_SLAVE_ATTACHMENT                                                                                                          |                                 bd_43c9_axi_gpio_cms_features_0_slave_attachment |         31 |         31 |       0 |    0 |     35 |      0 |      0 |    0 |          0 |
|                       (I_SLAVE_ATTACHMENT)                                                                                                      |                                 bd_43c9_axi_gpio_cms_features_0_slave_attachment |         15 |         15 |       0 |    0 |     29 |      0 |      0 |    0 |          0 |
|                       I_DECODER                                                                                                                 |                                  bd_43c9_axi_gpio_cms_features_0_address_decoder |         16 |         16 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|                         (I_DECODER)                                                                                                             |                                  bd_43c9_axi_gpio_cms_features_0_address_decoder |         15 |         15 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|                         MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                           |                                        bd_43c9_axi_gpio_cms_features_0_pselect_f |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                         MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                           |                        bd_43c9_axi_gpio_cms_features_0_pselect_f__parameterized1 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                   gpio_core_1                                                                                                                   |                                        bd_43c9_axi_gpio_cms_features_0_GPIO_Core |         19 |         19 |       0 |    0 |     58 |      0 |      0 |    0 |          0 |
|                     (gpio_core_1)                                                                                                               |                                        bd_43c9_axi_gpio_cms_features_0_GPIO_Core |         19 |         19 |       0 |    0 |     26 |      0 |      0 |    0 |          0 |
|                     Not_Dual.INPUT_DOUBLE_REGS3                                                                                                 |                                         bd_43c9_axi_gpio_cms_features_0_cdc_sync |          0 |          0 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|               axi_gpio_hbm_temp                                                                                                                 |                                                      bd_43c9_axi_gpio_hbm_temp_0 |         71 |         71 |       0 |    0 |    167 |      0 |      0 |    0 |          0 |
|                 U0                                                                                                                              |                                             bd_43c9_axi_gpio_hbm_temp_0_axi_gpio |         71 |         71 |       0 |    0 |    167 |      0 |      0 |    0 |          0 |
|                   (U0)                                                                                                                          |                                             bd_43c9_axi_gpio_hbm_temp_0_axi_gpio |          0 |          0 |       0 |    0 |     18 |      0 |      0 |    0 |          0 |
|                   AXI_LITE_IPIF_I                                                                                                               |                                        bd_43c9_axi_gpio_hbm_temp_0_axi_lite_ipif |         39 |         39 |       0 |    0 |     42 |      0 |      0 |    0 |          0 |
|                     I_SLAVE_ATTACHMENT                                                                                                          |                                     bd_43c9_axi_gpio_hbm_temp_0_slave_attachment |         39 |         39 |       0 |    0 |     42 |      0 |      0 |    0 |          0 |
|                       (I_SLAVE_ATTACHMENT)                                                                                                      |                                     bd_43c9_axi_gpio_hbm_temp_0_slave_attachment |         16 |         16 |       0 |    0 |     36 |      0 |      0 |    0 |          0 |
|                       I_DECODER                                                                                                                 |                                      bd_43c9_axi_gpio_hbm_temp_0_address_decoder |         23 |         23 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|                         (I_DECODER)                                                                                                             |                                      bd_43c9_axi_gpio_hbm_temp_0_address_decoder |         22 |         22 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|                         MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                           |                                            bd_43c9_axi_gpio_hbm_temp_0_pselect_f |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                         MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                           |                            bd_43c9_axi_gpio_hbm_temp_0_pselect_f__parameterized1 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                   gpio_core_1                                                                                                                   |                                            bd_43c9_axi_gpio_hbm_temp_0_GPIO_Core |         33 |         33 |       0 |    0 |    107 |      0 |      0 |    0 |          0 |
|                     (gpio_core_1)                                                                                                               |                                            bd_43c9_axi_gpio_hbm_temp_0_GPIO_Core |         33 |         33 |       0 |    0 |     47 |      0 |      0 |    0 |          0 |
|                     Not_Dual.INPUT_DOUBLE_REGS3                                                                                                 |                                             bd_43c9_axi_gpio_hbm_temp_0_cdc_sync |          0 |          0 |       0 |    0 |     60 |      0 |      0 |    0 |          0 |
|               axi_gpio_mb_intr                                                                                                                  |                                                       bd_43c9_axi_gpio_mb_intr_0 |         73 |         73 |       0 |    0 |    156 |      0 |      0 |    0 |          0 |
|                 U0                                                                                                                              |                                              bd_43c9_axi_gpio_mb_intr_0_axi_gpio |         73 |         73 |       0 |    0 |    156 |      0 |      0 |    0 |          0 |
|                   (U0)                                                                                                                          |                                              bd_43c9_axi_gpio_mb_intr_0_axi_gpio |          0 |          0 |       0 |    0 |     34 |      0 |      0 |    0 |          0 |
|                   AXI_LITE_IPIF_I                                                                                                               |                                         bd_43c9_axi_gpio_mb_intr_0_axi_lite_ipif |         38 |         38 |       0 |    0 |     58 |      0 |      0 |    0 |          0 |
|                     I_SLAVE_ATTACHMENT                                                                                                          |                                      bd_43c9_axi_gpio_mb_intr_0_slave_attachment |         38 |         38 |       0 |    0 |     58 |      0 |      0 |    0 |          0 |
|                       (I_SLAVE_ATTACHMENT)                                                                                                      |                                      bd_43c9_axi_gpio_mb_intr_0_slave_attachment |         16 |         16 |       0 |    0 |     52 |      0 |      0 |    0 |          0 |
|                       I_DECODER                                                                                                                 |                                       bd_43c9_axi_gpio_mb_intr_0_address_decoder |         23 |         23 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|                         (I_DECODER)                                                                                                             |                                       bd_43c9_axi_gpio_mb_intr_0_address_decoder |         22 |         22 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|                         MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                           |                                             bd_43c9_axi_gpio_mb_intr_0_pselect_f |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                         MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                           |                             bd_43c9_axi_gpio_mb_intr_0_pselect_f__parameterized1 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                   gpio_core_1                                                                                                                   |                                             bd_43c9_axi_gpio_mb_intr_0_GPIO_Core |         35 |         35 |       0 |    0 |     64 |      0 |      0 |    0 |          0 |
|               axi_gpio_mutex_cmc                                                                                                                |                                                     bd_43c9_axi_gpio_mutex_cmc_0 |         34 |         34 |       0 |    0 |     47 |      0 |      0 |    0 |          0 |
|                 U0                                                                                                                              |                                            bd_43c9_axi_gpio_mutex_cmc_0_axi_gpio |         34 |         34 |       0 |    0 |     47 |      0 |      0 |    0 |          0 |
|                   (U0)                                                                                                                          |                                            bd_43c9_axi_gpio_mutex_cmc_0_axi_gpio |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                   AXI_LITE_IPIF_I                                                                                                               |                                       bd_43c9_axi_gpio_mutex_cmc_0_axi_lite_ipif |         31 |         31 |       0 |    0 |     29 |      0 |      0 |    0 |          0 |
|                     I_SLAVE_ATTACHMENT                                                                                                          |                                    bd_43c9_axi_gpio_mutex_cmc_0_slave_attachment |         31 |         31 |       0 |    0 |     29 |      0 |      0 |    0 |          0 |
|                       (I_SLAVE_ATTACHMENT)                                                                                                      |                                    bd_43c9_axi_gpio_mutex_cmc_0_slave_attachment |         17 |         17 |       0 |    0 |     23 |      0 |      0 |    0 |          0 |
|                       I_DECODER                                                                                                                 |                                     bd_43c9_axi_gpio_mutex_cmc_0_address_decoder |         14 |         14 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|                   gpio_core_1                                                                                                                   |                                           bd_43c9_axi_gpio_mutex_cmc_0_GPIO_Core |          3 |          3 |       0 |    0 |     13 |      0 |      0 |    0 |          0 |
|                     (gpio_core_1)                                                                                                               |                                           bd_43c9_axi_gpio_mutex_cmc_0_GPIO_Core |          3 |          3 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|                     Dual.INPUT_DOUBLE_REGS4                                                                                                     |                                            bd_43c9_axi_gpio_mutex_cmc_0_cdc_sync |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               axi_gpio_mutex_host                                                                                                               |                                                    bd_43c9_axi_gpio_mutex_host_0 |         34 |         34 |       0 |    0 |     52 |      0 |      0 |    0 |          0 |
|                 U0                                                                                                                              |                                           bd_43c9_axi_gpio_mutex_host_0_axi_gpio |         34 |         34 |       0 |    0 |     52 |      0 |      0 |    0 |          0 |
|                   (U0)                                                                                                                          |                                           bd_43c9_axi_gpio_mutex_host_0_axi_gpio |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                   AXI_LITE_IPIF_I                                                                                                               |                                      bd_43c9_axi_gpio_mutex_host_0_axi_lite_ipif |         30 |         30 |       0 |    0 |     29 |      0 |      0 |    0 |          0 |
|                     I_SLAVE_ATTACHMENT                                                                                                          |                                   bd_43c9_axi_gpio_mutex_host_0_slave_attachment |         30 |         30 |       0 |    0 |     29 |      0 |      0 |    0 |          0 |
|                       (I_SLAVE_ATTACHMENT)                                                                                                      |                                   bd_43c9_axi_gpio_mutex_host_0_slave_attachment |         15 |         15 |       0 |    0 |     23 |      0 |      0 |    0 |          0 |
|                       I_DECODER                                                                                                                 |                                    bd_43c9_axi_gpio_mutex_host_0_address_decoder |         15 |         15 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|                         (I_DECODER)                                                                                                             |                                    bd_43c9_axi_gpio_mutex_host_0_address_decoder |         14 |         14 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|                         MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                           |                                          bd_43c9_axi_gpio_mutex_host_0_pselect_f |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                         MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                           |                          bd_43c9_axi_gpio_mutex_host_0_pselect_f__parameterized1 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                   gpio_core_1                                                                                                                   |                                          bd_43c9_axi_gpio_mutex_host_0_GPIO_Core |          4 |          4 |       0 |    0 |     18 |      0 |      0 |    0 |          0 |
|                     (gpio_core_1)                                                                                                               |                                          bd_43c9_axi_gpio_mutex_host_0_GPIO_Core |          4 |          4 |       0 |    0 |     10 |      0 |      0 |    0 |          0 |
|                     Dual.INPUT_DOUBLE_REGS5                                                                                                     |                           bd_43c9_axi_gpio_mutex_host_0_cdc_sync__parameterized0 |          0 |          0 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|               axi_gpio_timebase                                                                                                                 |                                                      bd_43c9_axi_gpio_timebase_0 |         90 |         90 |       0 |    0 |    318 |      0 |      0 |    0 |          0 |
|                 U0                                                                                                                              |                                             bd_43c9_axi_gpio_timebase_0_axi_gpio |         90 |         90 |       0 |    0 |    318 |      0 |      0 |    0 |          0 |
|                   (U0)                                                                                                                          |                                             bd_43c9_axi_gpio_timebase_0_axi_gpio |          0 |          0 |       0 |    0 |     34 |      0 |      0 |    0 |          0 |
|                   AXI_LITE_IPIF_I                                                                                                               |                                        bd_43c9_axi_gpio_timebase_0_axi_lite_ipif |         24 |         24 |       0 |    0 |     58 |      0 |      0 |    0 |          0 |
|                     I_SLAVE_ATTACHMENT                                                                                                          |                                     bd_43c9_axi_gpio_timebase_0_slave_attachment |         24 |         24 |       0 |    0 |     58 |      0 |      0 |    0 |          0 |
|                       (I_SLAVE_ATTACHMENT)                                                                                                      |                                     bd_43c9_axi_gpio_timebase_0_slave_attachment |         16 |         16 |       0 |    0 |     52 |      0 |      0 |    0 |          0 |
|                       I_DECODER                                                                                                                 |                                      bd_43c9_axi_gpio_timebase_0_address_decoder |          9 |          9 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|                         (I_DECODER)                                                                                                             |                                      bd_43c9_axi_gpio_timebase_0_address_decoder |          8 |          8 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|                         MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                           |                                            bd_43c9_axi_gpio_timebase_0_pselect_f |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                         MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                           |                            bd_43c9_axi_gpio_timebase_0_pselect_f__parameterized1 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                   gpio_core_1                                                                                                                   |                                            bd_43c9_axi_gpio_timebase_0_GPIO_Core |         66 |         66 |       0 |    0 |    226 |      0 |      0 |    0 |          0 |
|                     (gpio_core_1)                                                                                                               |                                            bd_43c9_axi_gpio_timebase_0_GPIO_Core |         66 |         66 |       0 |    0 |     98 |      0 |      0 |    0 |          0 |
|                     Not_Dual.INPUT_DOUBLE_REGS3                                                                                                 |                                             bd_43c9_axi_gpio_timebase_0_cdc_sync |          0 |          0 |       0 |    0 |    128 |      0 |      0 |    0 |          0 |
|               axi_gpio_wdt                                                                                                                      |                                                           bd_43c9_axi_gpio_wdt_0 |         29 |         29 |       0 |    0 |     36 |      0 |      0 |    0 |          0 |
|                 U0                                                                                                                              |                                                  bd_43c9_axi_gpio_wdt_0_axi_gpio |         29 |         29 |       0 |    0 |     36 |      0 |      0 |    0 |          0 |
|                   (U0)                                                                                                                          |                                                  bd_43c9_axi_gpio_wdt_0_axi_gpio |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   AXI_LITE_IPIF_I                                                                                                               |                                             bd_43c9_axi_gpio_wdt_0_axi_lite_ipif |         25 |         25 |       0 |    0 |     28 |      0 |      0 |    0 |          0 |
|                     I_SLAVE_ATTACHMENT                                                                                                          |                                          bd_43c9_axi_gpio_wdt_0_slave_attachment |         25 |         25 |       0 |    0 |     28 |      0 |      0 |    0 |          0 |
|                       (I_SLAVE_ATTACHMENT)                                                                                                      |                                          bd_43c9_axi_gpio_wdt_0_slave_attachment |         16 |         16 |       0 |    0 |     22 |      0 |      0 |    0 |          0 |
|                       I_DECODER                                                                                                                 |                                           bd_43c9_axi_gpio_wdt_0_address_decoder |          9 |          9 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|                         (I_DECODER)                                                                                                             |                                           bd_43c9_axi_gpio_wdt_0_address_decoder |          8 |          8 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|                         MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                           |                                                 bd_43c9_axi_gpio_wdt_0_pselect_f |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                         MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                           |                                 bd_43c9_axi_gpio_wdt_0_pselect_f__parameterized1 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                   gpio_core_1                                                                                                                   |                                                 bd_43c9_axi_gpio_wdt_0_GPIO_Core |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               axi_ic_cmc_local                                                                                                                  |                         bd_fb99_shell_cmc_subsystem_0_bd_43c9_axi_ic_cmc_local_0 |        369 |        369 |       0 |    0 |    138 |      0 |      0 |    0 |          0 |
|                 xbar                                                                                                                            |                                                                   bd_43c9_xbar_0 |        369 |        369 |       0 |    0 |    138 |      0 |      0 |    0 |          0 |
|                   inst                                                                                                                          |                                 bd_43c9_xbar_0_axi_crossbar_v2_1_25_axi_crossbar |        369 |        369 |       0 |    0 |    138 |      0 |      0 |    0 |          0 |
|                     gen_sasd.crossbar_sasd_0                                                                                                    |                                bd_43c9_xbar_0_axi_crossbar_v2_1_25_crossbar_sasd |        369 |        369 |       0 |    0 |    138 |      0 |      0 |    0 |          0 |
|                       (gen_sasd.crossbar_sasd_0)                                                                                                |                                bd_43c9_xbar_0_axi_crossbar_v2_1_25_crossbar_sasd |          0 |          0 |       0 |    0 |     23 |      0 |      0 |    0 |          0 |
|                       addr_arbiter_inst                                                                                                         |                            bd_43c9_xbar_0_axi_crossbar_v2_1_25_addr_arbiter_sasd |         87 |         87 |       0 |    0 |     36 |      0 |      0 |    0 |          0 |
|                       gen_decerr.decerr_slave_inst                                                                                              |                                 bd_43c9_xbar_0_axi_crossbar_v2_1_25_decerr_slave |         15 |         15 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                       reg_slice_r                                                                                                               |                    bd_43c9_xbar_0_axi_register_slice_v2_1_24_axic_register_slice |        240 |        240 |       0 |    0 |     70 |      0 |      0 |    0 |          0 |
|                       splitter_ar                                                                                                               |                     bd_43c9_xbar_0_axi_crossbar_v2_1_25_splitter__parameterized0 |          9 |          9 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                       splitter_aw                                                                                                               |                                     bd_43c9_xbar_0_axi_crossbar_v2_1_25_splitter |         22 |         22 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|               axi_ic_mgmt                                                                                                                       |                              bd_fb99_shell_cmc_subsystem_0_bd_43c9_axi_ic_mgmt_0 |        190 |        190 |       0 |    0 |    112 |      0 |      0 |    0 |          0 |
|                 xbar                                                                                                                            |                                                                   bd_43c9_xbar_1 |        190 |        190 |       0 |    0 |    112 |      0 |      0 |    0 |          0 |
|                   inst                                                                                                                          |                                 bd_43c9_xbar_1_axi_crossbar_v2_1_25_axi_crossbar |        190 |        190 |       0 |    0 |    112 |      0 |      0 |    0 |          0 |
|                     gen_sasd.crossbar_sasd_0                                                                                                    |                                bd_43c9_xbar_1_axi_crossbar_v2_1_25_crossbar_sasd |        190 |        190 |       0 |    0 |    112 |      0 |      0 |    0 |          0 |
|                       (gen_sasd.crossbar_sasd_0)                                                                                                |                                bd_43c9_xbar_1_axi_crossbar_v2_1_25_crossbar_sasd |          1 |          1 |       0 |    0 |     11 |      0 |      0 |    0 |          0 |
|                       addr_arbiter_inst                                                                                                         |                            bd_43c9_xbar_1_axi_crossbar_v2_1_25_addr_arbiter_sasd |         63 |         63 |       0 |    0 |     22 |      0 |      0 |    0 |          0 |
|                       gen_decerr.decerr_slave_inst                                                                                              |                                 bd_43c9_xbar_1_axi_crossbar_v2_1_25_decerr_slave |         10 |         10 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                       reg_slice_r                                                                                                               |                    bd_43c9_xbar_1_axi_register_slice_v2_1_24_axic_register_slice |        106 |        106 |       0 |    0 |     70 |      0 |      0 |    0 |          0 |
|                       splitter_ar                                                                                                               |                     bd_43c9_xbar_1_axi_crossbar_v2_1_25_splitter__parameterized0 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                       splitter_aw                                                                                                               |                                     bd_43c9_xbar_1_axi_crossbar_v2_1_25_splitter |          9 |          9 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|               axi_intc_cmc                                                                                                                      |                                                           bd_43c9_axi_intc_cmc_0 |        484 |        452 |      32 |    0 |    428 |      0 |      0 |    0 |          0 |
|                 U0                                                                                                                              |                                                  bd_43c9_axi_intc_cmc_0_axi_intc |        484 |        452 |      32 |    0 |    428 |      0 |      0 |    0 |          0 |
|                   (U0)                                                                                                                          |                                                  bd_43c9_axi_intc_cmc_0_axi_intc |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   AXI_LITE_IPIF_I                                                                                                               |                                             bd_43c9_axi_intc_cmc_0_axi_lite_ipif |        213 |        213 |       0 |    0 |     76 |      0 |      0 |    0 |          0 |
|                     I_SLAVE_ATTACHMENT                                                                                                          |                                          bd_43c9_axi_intc_cmc_0_slave_attachment |        213 |        213 |       0 |    0 |     76 |      0 |      0 |    0 |          0 |
|                       (I_SLAVE_ATTACHMENT)                                                                                                      |                                          bd_43c9_axi_intc_cmc_0_slave_attachment |         81 |         81 |       0 |    0 |     56 |      0 |      0 |    0 |          0 |
|                       I_DECODER                                                                                                                 |                                           bd_43c9_axi_intc_cmc_0_address_decoder |        132 |        132 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|                   INTC_CORE_I                                                                                                                   |                                                 bd_43c9_axi_intc_cmc_0_intc_core |        271 |        239 |      32 |    0 |    348 |      0 |      0 |    0 |          0 |
|                     (INTC_CORE_I)                                                                                                               |                                                 bd_43c9_axi_intc_cmc_0_intc_core |        239 |        239 |       0 |    0 |    284 |      0 |      0 |    0 |          0 |
|                     IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I                                                                  |                                           bd_43c9_axi_intc_cmc_0_shared_ram_ivar |         32 |          0 |      32 |    0 |     64 |      0 |      0 |    0 |          0 |
|               axi_intc_host                                                                                                                     |                                                          bd_43c9_axi_intc_host_0 |        352 |        352 |       0 |    0 |    344 |      0 |      0 |    0 |          0 |
|                 U0                                                                                                                              |                                                 bd_43c9_axi_intc_host_0_axi_intc |        352 |        352 |       0 |    0 |    344 |      0 |      0 |    0 |          0 |
|                   (U0)                                                                                                                          |                                                 bd_43c9_axi_intc_host_0_axi_intc |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   AXI_LITE_IPIF_I                                                                                                               |                                            bd_43c9_axi_intc_host_0_axi_lite_ipif |        162 |        162 |       0 |    0 |     76 |      0 |      0 |    0 |          0 |
|                     I_SLAVE_ATTACHMENT                                                                                                          |                                         bd_43c9_axi_intc_host_0_slave_attachment |        162 |        162 |       0 |    0 |     76 |      0 |      0 |    0 |          0 |
|                       (I_SLAVE_ATTACHMENT)                                                                                                      |                                         bd_43c9_axi_intc_host_0_slave_attachment |         20 |         20 |       0 |    0 |     56 |      0 |      0 |    0 |          0 |
|                       I_DECODER                                                                                                                 |                                          bd_43c9_axi_intc_host_0_address_decoder |        142 |        142 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|                   INTC_CORE_I                                                                                                                   |                                                bd_43c9_axi_intc_host_0_intc_core |        190 |        190 |       0 |    0 |    264 |      0 |      0 |    0 |          0 |
|               axi_timebase_wdt                                                                                                                  |                                                       bd_43c9_axi_timebase_wdt_0 |        100 |        100 |       0 |    0 |    111 |      0 |      0 |    0 |          0 |
|                 U0                                                                                                                              |                                  bd_43c9_axi_timebase_wdt_0_axi_timebase_wdt_top |        100 |        100 |       0 |    0 |    111 |      0 |      0 |    0 |          0 |
|                   LEGACY_WDT.axi_timebase_wdt_i                                                                                                 |                                      bd_43c9_axi_timebase_wdt_0_axi_timebase_wdt |        100 |        100 |       0 |    0 |    111 |      0 |      0 |    0 |          0 |
|                     AXI4_LITE_I                                                                                                                 |                                         bd_43c9_axi_timebase_wdt_0_axi_lite_ipif |         64 |         64 |       0 |    0 |     58 |      0 |      0 |    0 |          0 |
|                       I_SLAVE_ATTACHMENT                                                                                                        |                                      bd_43c9_axi_timebase_wdt_0_slave_attachment |         64 |         64 |       0 |    0 |     58 |      0 |      0 |    0 |          0 |
|                         (I_SLAVE_ATTACHMENT)                                                                                                    |                                      bd_43c9_axi_timebase_wdt_0_slave_attachment |         11 |         11 |       0 |    0 |     53 |      0 |      0 |    0 |          0 |
|                         I_DECODER                                                                                                               |                                       bd_43c9_axi_timebase_wdt_0_address_decoder |         53 |         53 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                           (I_DECODER)                                                                                                           |                                       bd_43c9_axi_timebase_wdt_0_address_decoder |         52 |         52 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                           MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                         |                                             bd_43c9_axi_timebase_wdt_0_pselect_f |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                         |                             bd_43c9_axi_timebase_wdt_0_pselect_f__parameterized1 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     TIMEBASE_WDT_CORE_I                                                                                                         |                                     bd_43c9_axi_timebase_wdt_0_timebase_wdt_core |         36 |         36 |       0 |    0 |     53 |      0 |      0 |    0 |          0 |
|                       (TIMEBASE_WDT_CORE_I)                                                                                                     |                                     bd_43c9_axi_timebase_wdt_0_timebase_wdt_core |         35 |         35 |       0 |    0 |     49 |      0 |      0 |    0 |          0 |
|                       INPUT_DOUBLE_REGS3                                                                                                        |                                              bd_43c9_axi_timebase_wdt_0_cdc_sync |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               axi_uartlite_satellite                                                                                                            |                                                 bd_43c9_axi_uartlite_satellite_0 |        102 |         84 |       0 |   18 |    113 |      0 |      0 |    0 |          0 |
|                 U0                                                                                                                              |                                    bd_43c9_axi_uartlite_satellite_0_axi_uartlite |        102 |         84 |       0 |   18 |    113 |      0 |      0 |    0 |          0 |
|                   AXI_LITE_IPIF_I                                                                                                               |                                   bd_43c9_axi_uartlite_satellite_0_axi_lite_ipif |         26 |         26 |       0 |    0 |     24 |      0 |      0 |    0 |          0 |
|                     I_SLAVE_ATTACHMENT                                                                                                          |                                bd_43c9_axi_uartlite_satellite_0_slave_attachment |         26 |         26 |       0 |    0 |     24 |      0 |      0 |    0 |          0 |
|                       (I_SLAVE_ATTACHMENT)                                                                                                      |                                bd_43c9_axi_uartlite_satellite_0_slave_attachment |          4 |          4 |       0 |    0 |     19 |      0 |      0 |    0 |          0 |
|                       I_DECODER                                                                                                                 |                                 bd_43c9_axi_uartlite_satellite_0_address_decoder |         22 |         22 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                         (I_DECODER)                                                                                                             |                                 bd_43c9_axi_uartlite_satellite_0_address_decoder |         21 |         21 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                         MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                           |                                       bd_43c9_axi_uartlite_satellite_0_pselect_f |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                         MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                           |                       bd_43c9_axi_uartlite_satellite_0_pselect_f__parameterized1 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                   UARTLITE_CORE_I                                                                                                               |                                   bd_43c9_axi_uartlite_satellite_0_uartlite_core |         76 |         58 |       0 |   18 |     89 |      0 |      0 |    0 |          0 |
|                     (UARTLITE_CORE_I)                                                                                                           |                                   bd_43c9_axi_uartlite_satellite_0_uartlite_core |          1 |          1 |       0 |    0 |     10 |      0 |      0 |    0 |          0 |
|                     BAUD_RATE_I                                                                                                                 |                                        bd_43c9_axi_uartlite_satellite_0_baudrate |          3 |          3 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|                     UARTLITE_RX_I                                                                                                               |                                     bd_43c9_axi_uartlite_satellite_0_uartlite_rx |         39 |         30 |       0 |    9 |     52 |      0 |      0 |    0 |          0 |
|                       (UARTLITE_RX_I)                                                                                                           |                                     bd_43c9_axi_uartlite_satellite_0_uartlite_rx |         14 |         13 |       0 |    1 |     42 |      0 |      0 |    0 |          0 |
|                       INPUT_DOUBLE_REGS3                                                                                                        |                                        bd_43c9_axi_uartlite_satellite_0_cdc_sync |          6 |          6 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                       SRL_FIFO_I                                                                                                                |                                    bd_43c9_axi_uartlite_satellite_0_srl_fifo_f_0 |         19 |         11 |       0 |    8 |      6 |      0 |      0 |    0 |          0 |
|                         I_SRL_FIFO_RBU_F                                                                                                        |                                bd_43c9_axi_uartlite_satellite_0_srl_fifo_rbu_f_1 |         19 |         11 |       0 |    8 |      6 |      0 |      0 |    0 |          0 |
|                           (I_SRL_FIFO_RBU_F)                                                                                                    |                                bd_43c9_axi_uartlite_satellite_0_srl_fifo_rbu_f_1 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           CNTR_INCR_DECR_ADDN_F_I                                                                                               |                         bd_43c9_axi_uartlite_satellite_0_cntr_incr_decr_addn_f_2 |          9 |          9 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                           DYNSHREG_F_I                                                                                                          |                                    bd_43c9_axi_uartlite_satellite_0_dynshreg_f_3 |          9 |          1 |       0 |    8 |      0 |      0 |      0 |    0 |          0 |
|                     UARTLITE_TX_I                                                                                                               |                                     bd_43c9_axi_uartlite_satellite_0_uartlite_tx |         34 |         25 |       0 |    9 |     21 |      0 |      0 |    0 |          0 |
|                       (UARTLITE_TX_I)                                                                                                           |                                     bd_43c9_axi_uartlite_satellite_0_uartlite_tx |         10 |          9 |       0 |    1 |     15 |      0 |      0 |    0 |          0 |
|                       SRL_FIFO_I                                                                                                                |                                      bd_43c9_axi_uartlite_satellite_0_srl_fifo_f |         24 |         16 |       0 |    8 |      6 |      0 |      0 |    0 |          0 |
|                         I_SRL_FIFO_RBU_F                                                                                                        |                                  bd_43c9_axi_uartlite_satellite_0_srl_fifo_rbu_f |         24 |         16 |       0 |    8 |      6 |      0 |      0 |    0 |          0 |
|                           (I_SRL_FIFO_RBU_F)                                                                                                    |                                  bd_43c9_axi_uartlite_satellite_0_srl_fifo_rbu_f |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           CNTR_INCR_DECR_ADDN_F_I                                                                                               |                           bd_43c9_axi_uartlite_satellite_0_cntr_incr_decr_addn_f |         13 |         13 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                           DYNSHREG_F_I                                                                                                          |                                      bd_43c9_axi_uartlite_satellite_0_dynshreg_f |         11 |          3 |       0 |    8 |      0 |      0 |      0 |    0 |          0 |
|               axi_uartlite_usb                                                                                                                  |                                                       bd_43c9_axi_uartlite_usb_0 |         82 |         72 |       0 |   10 |    105 |      0 |      0 |    0 |          0 |
|                 U0                                                                                                                              |                                          bd_43c9_axi_uartlite_usb_0_axi_uartlite |         82 |         72 |       0 |   10 |    105 |      0 |      0 |    0 |          0 |
|                   AXI_LITE_IPIF_I                                                                                                               |                                         bd_43c9_axi_uartlite_usb_0_axi_lite_ipif |         26 |         26 |       0 |    0 |     24 |      0 |      0 |    0 |          0 |
|                     I_SLAVE_ATTACHMENT                                                                                                          |                                      bd_43c9_axi_uartlite_usb_0_slave_attachment |         26 |         26 |       0 |    0 |     24 |      0 |      0 |    0 |          0 |
|                       (I_SLAVE_ATTACHMENT)                                                                                                      |                                      bd_43c9_axi_uartlite_usb_0_slave_attachment |          4 |          4 |       0 |    0 |     19 |      0 |      0 |    0 |          0 |
|                       I_DECODER                                                                                                                 |                                       bd_43c9_axi_uartlite_usb_0_address_decoder |         22 |         22 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                         (I_DECODER)                                                                                                             |                                       bd_43c9_axi_uartlite_usb_0_address_decoder |         21 |         21 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                         MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                           |                                             bd_43c9_axi_uartlite_usb_0_pselect_f |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                         MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                           |                             bd_43c9_axi_uartlite_usb_0_pselect_f__parameterized1 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                   UARTLITE_CORE_I                                                                                                               |                                         bd_43c9_axi_uartlite_usb_0_uartlite_core |         56 |         46 |       0 |   10 |     81 |      0 |      0 |    0 |          0 |
|                     (UARTLITE_CORE_I)                                                                                                           |                                         bd_43c9_axi_uartlite_usb_0_uartlite_core |          0 |          0 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|                     BAUD_RATE_I                                                                                                                 |                                              bd_43c9_axi_uartlite_usb_0_baudrate |          3 |          3 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|                     UARTLITE_RX_I                                                                                                               |                                           bd_43c9_axi_uartlite_usb_0_uartlite_rx |         35 |         26 |       0 |    9 |     50 |      0 |      0 |    0 |          0 |
|                       (UARTLITE_RX_I)                                                                                                           |                                           bd_43c9_axi_uartlite_usb_0_uartlite_rx |         13 |         12 |       0 |    1 |     40 |      0 |      0 |    0 |          0 |
|                       INPUT_DOUBLE_REGS3                                                                                                        |                                              bd_43c9_axi_uartlite_usb_0_cdc_sync |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                       SRL_FIFO_I                                                                                                                |                                          bd_43c9_axi_uartlite_usb_0_srl_fifo_f_0 |         18 |         10 |       0 |    8 |      6 |      0 |      0 |    0 |          0 |
|                         I_SRL_FIFO_RBU_F                                                                                                        |                                      bd_43c9_axi_uartlite_usb_0_srl_fifo_rbu_f_1 |         18 |         10 |       0 |    8 |      6 |      0 |      0 |    0 |          0 |
|                           (I_SRL_FIFO_RBU_F)                                                                                                    |                                      bd_43c9_axi_uartlite_usb_0_srl_fifo_rbu_f_1 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           CNTR_INCR_DECR_ADDN_F_I                                                                                               |                               bd_43c9_axi_uartlite_usb_0_cntr_incr_decr_addn_f_2 |          9 |          9 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                           DYNSHREG_F_I                                                                                                          |                                          bd_43c9_axi_uartlite_usb_0_dynshreg_f_3 |          9 |          1 |       0 |    8 |      0 |      0 |      0 |    0 |          0 |
|                     UARTLITE_TX_I                                                                                                               |                                           bd_43c9_axi_uartlite_usb_0_uartlite_tx |         20 |         19 |       0 |    1 |     16 |      0 |      0 |    0 |          0 |
|                       (UARTLITE_TX_I)                                                                                                           |                                           bd_43c9_axi_uartlite_usb_0_uartlite_tx |          8 |          7 |       0 |    1 |     10 |      0 |      0 |    0 |          0 |
|                       SRL_FIFO_I                                                                                                                |                                            bd_43c9_axi_uartlite_usb_0_srl_fifo_f |         12 |         12 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|                         I_SRL_FIFO_RBU_F                                                                                                        |                                        bd_43c9_axi_uartlite_usb_0_srl_fifo_rbu_f |         12 |         12 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|                           (I_SRL_FIFO_RBU_F)                                                                                                    |                                        bd_43c9_axi_uartlite_usb_0_srl_fifo_rbu_f |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           CNTR_INCR_DECR_ADDN_F_I                                                                                               |                                 bd_43c9_axi_uartlite_usb_0_cntr_incr_decr_addn_f |         12 |         12 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|               build_info_cmc                                                                                                                    |                                                         bd_43c9_build_info_cmc_0 |         42 |         42 |       0 |    0 |    122 |      0 |      0 |    0 |          0 |
|                 U0                                                                                                                              |                           bd_43c9_build_info_cmc_0_shell_utils_build_info_v1_0_0 |         42 |         42 |       0 |    0 |    122 |      0 |      0 |    0 |          0 |
|                   (U0)                                                                                                                          |                           bd_43c9_build_info_cmc_0_shell_utils_build_info_v1_0_0 |          1 |          1 |       0 |    0 |     68 |      0 |      0 |    0 |          0 |
|                   axi_lite_ipif_1                                                                                                               |                                           bd_43c9_build_info_cmc_0_axi_lite_ipif |         41 |         41 |       0 |    0 |     54 |      0 |      0 |    0 |          0 |
|                     I_SLAVE_ATTACHMENT                                                                                                          |                                        bd_43c9_build_info_cmc_0_slave_attachment |         41 |         41 |       0 |    0 |     54 |      0 |      0 |    0 |          0 |
|                       (I_SLAVE_ATTACHMENT)                                                                                                      |                                        bd_43c9_build_info_cmc_0_slave_attachment |         36 |         36 |       0 |    0 |     53 |      0 |      0 |    0 |          0 |
|                       I_DECODER                                                                                                                 |                                         bd_43c9_build_info_cmc_0_address_decoder |          5 |          5 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|               build_info_host                                                                                                                   |                                                        bd_43c9_build_info_host_0 |         41 |         41 |       0 |    0 |    122 |      0 |      0 |    0 |          0 |
|                 U0                                                                                                                              |                          bd_43c9_build_info_host_0_shell_utils_build_info_v1_0_0 |         41 |         41 |       0 |    0 |    122 |      0 |      0 |    0 |          0 |
|                   (U0)                                                                                                                          |                          bd_43c9_build_info_host_0_shell_utils_build_info_v1_0_0 |          1 |          1 |       0 |    0 |     68 |      0 |      0 |    0 |          0 |
|                   axi_lite_ipif_1                                                                                                               |                                          bd_43c9_build_info_host_0_axi_lite_ipif |         40 |         40 |       0 |    0 |     54 |      0 |      0 |    0 |          0 |
|                     I_SLAVE_ATTACHMENT                                                                                                          |                                       bd_43c9_build_info_host_0_slave_attachment |         40 |         40 |       0 |    0 |     54 |      0 |      0 |    0 |          0 |
|                       (I_SLAVE_ATTACHMENT)                                                                                                      |                                       bd_43c9_build_info_host_0_slave_attachment |         35 |         35 |       0 |    0 |     53 |      0 |      0 |    0 |          0 |
|                       I_DECODER                                                                                                                 |                                        bd_43c9_build_info_host_0_address_decoder |          5 |          5 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|               concat_hbm_temp                                                                                                                   |                          bd_fb99_shell_cmc_subsystem_0_bd_43c9_concat_hbm_temp_0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|               concat_host_interrupts                                                                                                            |                   bd_fb99_shell_cmc_subsystem_0_bd_43c9_concat_host_interrupts_0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|               concat_intr_cmc                                                                                                                   |                          bd_fb99_shell_cmc_subsystem_0_bd_43c9_concat_intr_cmc_0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|               freerun_counter                                                                                                                   |                                                        bd_43c9_freerun_counter_0 |          1 |          1 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|                 U0                                                                                                                              |                              bd_43c9_freerun_counter_0_c_counter_binary_v12_0_14 |          1 |          1 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|                   i_synth                                                                                                                       |                          bd_43c9_freerun_counter_0_c_counter_binary_v12_0_14_viv |          1 |          1 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|                     i_baseblox.i_baseblox_counter                                                                                               |                       bd_43c9_freerun_counter_0_c_counter_binary_v12_0_14_legacy |          1 |          1 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|                       the_addsub                                                                                                                |                               bd_43c9_freerun_counter_0_c_addsub_v12_0_14_legacy |          1 |          1 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|                         no_pipelining.the_addsub                                                                                                |                        bd_43c9_freerun_counter_0_c_addsub_v12_0_14_fabric_legacy |          1 |          1 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|                           i_lut6.i_lut6_addsub                                                                                                  |                          bd_43c9_freerun_counter_0_c_addsub_v12_0_14_lut6_legacy |          1 |          1 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|                             (i_lut6.i_lut6_addsub)                                                                                              |                          bd_43c9_freerun_counter_0_c_addsub_v12_0_14_lut6_legacy |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                             i_q.i_simple.qreg                                                                                                   |                                   bd_43c9_freerun_counter_0_c_reg_fd_v12_0_6_viv |          1 |          1 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|               microblaze_axi_vip                                                                                                                |                                                     bd_43c9_microblaze_axi_vip_0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                 inst                                                                                                                            |                                 bd_43c9_microblaze_axi_vip_0_axi_vip_v1_1_10_top |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|               microblaze_cmc                                                                                                                    |                                                         bd_43c9_microblaze_cmc_0 |       1495 |       1389 |      64 |   42 |   1119 |      0 |      0 |    0 |          4 |
|                 U0                                                                                                                              |                                              bd_43c9_microblaze_cmc_0_MicroBlaze |       1495 |       1389 |      64 |   42 |   1119 |      0 |      0 |    0 |          4 |
|                   MicroBlaze_Core_I                                                                                                             |                                         bd_43c9_microblaze_cmc_0_MicroBlaze_Core |       1495 |       1389 |      64 |   42 |   1119 |      0 |      0 |    0 |          4 |
|                     (MicroBlaze_Core_I)                                                                                                         |                                         bd_43c9_microblaze_cmc_0_MicroBlaze_Core |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                     Performance.Core                                                                                                            |                                          bd_43c9_microblaze_cmc_0_MicroBlaze_GTi |       1495 |       1389 |      64 |   42 |   1073 |      0 |      0 |    0 |          4 |
|                       (Performance.Core)                                                                                                        |                                          bd_43c9_microblaze_cmc_0_MicroBlaze_GTi |          1 |          1 |       0 |    0 |     64 |      0 |      0 |    0 |          0 |
|                       Data_Flow_I                                                                                                               |                                           bd_43c9_microblaze_cmc_0_Data_Flow_gti |        564 |        499 |      64 |    1 |    576 |      0 |      0 |    0 |          4 |
|                         (Data_Flow_I)                                                                                                           |                                           bd_43c9_microblaze_cmc_0_Data_Flow_gti |         34 |         34 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                         ALU_I                                                                                                                   |                                                     bd_43c9_microblaze_cmc_0_ALU |         34 |         34 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA.ALL_Bits[0].ALU_Bit_I1                                                                                     |                                 bd_43c9_microblaze_cmc_0_ALU_Bit__parameterized2 |          3 |          3 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                             (Using_FPGA.ALL_Bits[0].ALU_Bit_I1)                                                                                 |                                 bd_43c9_microblaze_cmc_0_ALU_Bit__parameterized2 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                             Last_Bit.I_ALU_LUT_2                                                                                                |                                                 bd_43c9_microblaze_cmc_0_MB_LUT4 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                             Last_Bit.I_ALU_LUT_V5                                                                                               |                                bd_43c9_microblaze_cmc_0_MB_LUT6__parameterized12 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                             Last_Bit.MULT_AND_I                                                                                                 |                                             bd_43c9_microblaze_cmc_0_MB_MULT_AND |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                             Last_Bit.MUXCY_XOR_I                                                                                                |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_742 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA.ALL_Bits[10].ALU_Bit_I1                                                                                    |                                                 bd_43c9_microblaze_cmc_0_ALU_Bit |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                             Not_Last_Bit.I_ALU_LUT_V5                                                                                           |                                           bd_43c9_microblaze_cmc_0_MB_LUT6_2_740 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                             Not_Last_Bit.MUXCY_XOR_I                                                                                            |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_741 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA.ALL_Bits[11].ALU_Bit_I1                                                                                    |                                             bd_43c9_microblaze_cmc_0_ALU_Bit_651 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                             Not_Last_Bit.I_ALU_LUT_V5                                                                                           |                                           bd_43c9_microblaze_cmc_0_MB_LUT6_2_738 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                             Not_Last_Bit.MUXCY_XOR_I                                                                                            |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_739 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA.ALL_Bits[12].ALU_Bit_I1                                                                                    |                                             bd_43c9_microblaze_cmc_0_ALU_Bit_652 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                             Not_Last_Bit.I_ALU_LUT_V5                                                                                           |                                           bd_43c9_microblaze_cmc_0_MB_LUT6_2_736 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                             Not_Last_Bit.MUXCY_XOR_I                                                                                            |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_737 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA.ALL_Bits[13].ALU_Bit_I1                                                                                    |                                             bd_43c9_microblaze_cmc_0_ALU_Bit_653 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                             Not_Last_Bit.I_ALU_LUT_V5                                                                                           |                                           bd_43c9_microblaze_cmc_0_MB_LUT6_2_734 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                             Not_Last_Bit.MUXCY_XOR_I                                                                                            |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_735 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA.ALL_Bits[14].ALU_Bit_I1                                                                                    |                                             bd_43c9_microblaze_cmc_0_ALU_Bit_654 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                             Not_Last_Bit.I_ALU_LUT_V5                                                                                           |                                           bd_43c9_microblaze_cmc_0_MB_LUT6_2_732 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                             Not_Last_Bit.MUXCY_XOR_I                                                                                            |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_733 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA.ALL_Bits[15].ALU_Bit_I1                                                                                    |                                             bd_43c9_microblaze_cmc_0_ALU_Bit_655 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                             Not_Last_Bit.I_ALU_LUT_V5                                                                                           |                                           bd_43c9_microblaze_cmc_0_MB_LUT6_2_730 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                             Not_Last_Bit.MUXCY_XOR_I                                                                                            |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_731 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA.ALL_Bits[16].ALU_Bit_I1                                                                                    |                                             bd_43c9_microblaze_cmc_0_ALU_Bit_656 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                             Not_Last_Bit.I_ALU_LUT_V5                                                                                           |                                           bd_43c9_microblaze_cmc_0_MB_LUT6_2_728 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                             Not_Last_Bit.MUXCY_XOR_I                                                                                            |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_729 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA.ALL_Bits[17].ALU_Bit_I1                                                                                    |                                             bd_43c9_microblaze_cmc_0_ALU_Bit_657 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                             Not_Last_Bit.I_ALU_LUT_V5                                                                                           |                                           bd_43c9_microblaze_cmc_0_MB_LUT6_2_726 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                             Not_Last_Bit.MUXCY_XOR_I                                                                                            |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_727 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA.ALL_Bits[18].ALU_Bit_I1                                                                                    |                                             bd_43c9_microblaze_cmc_0_ALU_Bit_658 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                             Not_Last_Bit.I_ALU_LUT_V5                                                                                           |                                           bd_43c9_microblaze_cmc_0_MB_LUT6_2_724 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                             Not_Last_Bit.MUXCY_XOR_I                                                                                            |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_725 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA.ALL_Bits[19].ALU_Bit_I1                                                                                    |                                             bd_43c9_microblaze_cmc_0_ALU_Bit_659 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                             Not_Last_Bit.I_ALU_LUT_V5                                                                                           |                                           bd_43c9_microblaze_cmc_0_MB_LUT6_2_722 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                             Not_Last_Bit.MUXCY_XOR_I                                                                                            |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_723 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA.ALL_Bits[1].ALU_Bit_I1                                                                                     |                                             bd_43c9_microblaze_cmc_0_ALU_Bit_660 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                             Not_Last_Bit.I_ALU_LUT_V5                                                                                           |                                           bd_43c9_microblaze_cmc_0_MB_LUT6_2_720 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                             Not_Last_Bit.MUXCY_XOR_I                                                                                            |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_721 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA.ALL_Bits[20].ALU_Bit_I1                                                                                    |                                             bd_43c9_microblaze_cmc_0_ALU_Bit_661 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                             Not_Last_Bit.I_ALU_LUT_V5                                                                                           |                                           bd_43c9_microblaze_cmc_0_MB_LUT6_2_718 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                             Not_Last_Bit.MUXCY_XOR_I                                                                                            |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_719 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA.ALL_Bits[21].ALU_Bit_I1                                                                                    |                                             bd_43c9_microblaze_cmc_0_ALU_Bit_662 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                             Not_Last_Bit.I_ALU_LUT_V5                                                                                           |                                           bd_43c9_microblaze_cmc_0_MB_LUT6_2_716 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                             Not_Last_Bit.MUXCY_XOR_I                                                                                            |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_717 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA.ALL_Bits[22].ALU_Bit_I1                                                                                    |                                             bd_43c9_microblaze_cmc_0_ALU_Bit_663 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                             Not_Last_Bit.I_ALU_LUT_V5                                                                                           |                                           bd_43c9_microblaze_cmc_0_MB_LUT6_2_714 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                             Not_Last_Bit.MUXCY_XOR_I                                                                                            |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_715 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA.ALL_Bits[23].ALU_Bit_I1                                                                                    |                                             bd_43c9_microblaze_cmc_0_ALU_Bit_664 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                             Not_Last_Bit.I_ALU_LUT_V5                                                                                           |                                           bd_43c9_microblaze_cmc_0_MB_LUT6_2_712 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                             Not_Last_Bit.MUXCY_XOR_I                                                                                            |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_713 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA.ALL_Bits[24].ALU_Bit_I1                                                                                    |                                             bd_43c9_microblaze_cmc_0_ALU_Bit_665 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                             Not_Last_Bit.I_ALU_LUT_V5                                                                                           |                                           bd_43c9_microblaze_cmc_0_MB_LUT6_2_710 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                             Not_Last_Bit.MUXCY_XOR_I                                                                                            |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_711 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA.ALL_Bits[25].ALU_Bit_I1                                                                                    |                                             bd_43c9_microblaze_cmc_0_ALU_Bit_666 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                             Not_Last_Bit.I_ALU_LUT_V5                                                                                           |                                           bd_43c9_microblaze_cmc_0_MB_LUT6_2_708 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                             Not_Last_Bit.MUXCY_XOR_I                                                                                            |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_709 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA.ALL_Bits[26].ALU_Bit_I1                                                                                    |                                             bd_43c9_microblaze_cmc_0_ALU_Bit_667 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                             Not_Last_Bit.I_ALU_LUT_V5                                                                                           |                                           bd_43c9_microblaze_cmc_0_MB_LUT6_2_706 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                             Not_Last_Bit.MUXCY_XOR_I                                                                                            |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_707 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA.ALL_Bits[27].ALU_Bit_I1                                                                                    |                                             bd_43c9_microblaze_cmc_0_ALU_Bit_668 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                             Not_Last_Bit.I_ALU_LUT_V5                                                                                           |                                           bd_43c9_microblaze_cmc_0_MB_LUT6_2_704 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                             Not_Last_Bit.MUXCY_XOR_I                                                                                            |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_705 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA.ALL_Bits[28].ALU_Bit_I1                                                                                    |                                             bd_43c9_microblaze_cmc_0_ALU_Bit_669 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                             Not_Last_Bit.I_ALU_LUT_V5                                                                                           |                                           bd_43c9_microblaze_cmc_0_MB_LUT6_2_702 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                             Not_Last_Bit.MUXCY_XOR_I                                                                                            |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_703 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA.ALL_Bits[29].ALU_Bit_I1                                                                                    |                                             bd_43c9_microblaze_cmc_0_ALU_Bit_670 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                             Not_Last_Bit.I_ALU_LUT_V5                                                                                           |                                           bd_43c9_microblaze_cmc_0_MB_LUT6_2_700 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                             Not_Last_Bit.MUXCY_XOR_I                                                                                            |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_701 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA.ALL_Bits[2].ALU_Bit_I1                                                                                     |                                             bd_43c9_microblaze_cmc_0_ALU_Bit_671 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                             Not_Last_Bit.I_ALU_LUT_V5                                                                                           |                                           bd_43c9_microblaze_cmc_0_MB_LUT6_2_698 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                             Not_Last_Bit.MUXCY_XOR_I                                                                                            |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_699 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA.ALL_Bits[30].ALU_Bit_I1                                                                                    |                                             bd_43c9_microblaze_cmc_0_ALU_Bit_672 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                             Not_Last_Bit.I_ALU_LUT_V5                                                                                           |                                           bd_43c9_microblaze_cmc_0_MB_LUT6_2_696 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                             Not_Last_Bit.MUXCY_XOR_I                                                                                            |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_697 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA.ALL_Bits[31].ALU_Bit_I1                                                                                    |                                             bd_43c9_microblaze_cmc_0_ALU_Bit_673 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                             Not_Last_Bit.I_ALU_LUT_V5                                                                                           |                                           bd_43c9_microblaze_cmc_0_MB_LUT6_2_694 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                             Not_Last_Bit.MUXCY_XOR_I                                                                                            |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_695 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA.ALL_Bits[3].ALU_Bit_I1                                                                                     |                                             bd_43c9_microblaze_cmc_0_ALU_Bit_674 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                             Not_Last_Bit.I_ALU_LUT_V5                                                                                           |                                           bd_43c9_microblaze_cmc_0_MB_LUT6_2_692 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                             Not_Last_Bit.MUXCY_XOR_I                                                                                            |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_693 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA.ALL_Bits[4].ALU_Bit_I1                                                                                     |                                             bd_43c9_microblaze_cmc_0_ALU_Bit_675 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                             Not_Last_Bit.I_ALU_LUT_V5                                                                                           |                                           bd_43c9_microblaze_cmc_0_MB_LUT6_2_690 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                             Not_Last_Bit.MUXCY_XOR_I                                                                                            |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_691 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA.ALL_Bits[5].ALU_Bit_I1                                                                                     |                                             bd_43c9_microblaze_cmc_0_ALU_Bit_676 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                             Not_Last_Bit.I_ALU_LUT_V5                                                                                           |                                           bd_43c9_microblaze_cmc_0_MB_LUT6_2_688 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                             Not_Last_Bit.MUXCY_XOR_I                                                                                            |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_689 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA.ALL_Bits[6].ALU_Bit_I1                                                                                     |                                             bd_43c9_microblaze_cmc_0_ALU_Bit_677 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                             Not_Last_Bit.I_ALU_LUT_V5                                                                                           |                                           bd_43c9_microblaze_cmc_0_MB_LUT6_2_686 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                             Not_Last_Bit.MUXCY_XOR_I                                                                                            |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_687 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA.ALL_Bits[7].ALU_Bit_I1                                                                                     |                                             bd_43c9_microblaze_cmc_0_ALU_Bit_678 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                             Not_Last_Bit.I_ALU_LUT_V5                                                                                           |                                           bd_43c9_microblaze_cmc_0_MB_LUT6_2_684 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                             Not_Last_Bit.MUXCY_XOR_I                                                                                            |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_685 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA.ALL_Bits[8].ALU_Bit_I1                                                                                     |                                             bd_43c9_microblaze_cmc_0_ALU_Bit_679 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                             Not_Last_Bit.I_ALU_LUT_V5                                                                                           |                                           bd_43c9_microblaze_cmc_0_MB_LUT6_2_682 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                             Not_Last_Bit.MUXCY_XOR_I                                                                                            |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_683 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA.ALL_Bits[9].ALU_Bit_I1                                                                                     |                                             bd_43c9_microblaze_cmc_0_ALU_Bit_680 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                             Not_Last_Bit.I_ALU_LUT_V5                                                                                           |                                               bd_43c9_microblaze_cmc_0_MB_LUT6_2 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                             Not_Last_Bit.MUXCY_XOR_I                                                                                            |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_681 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                         Barrel_Shifter_I                                                                                                        |                                      bd_43c9_microblaze_cmc_0_Barrel_Shifter_gti |         62 |         62 |       0 |    0 |    131 |      0 |      0 |    0 |          0 |
|                           (Barrel_Shifter_I)                                                                                                    |                                      bd_43c9_microblaze_cmc_0_Barrel_Shifter_gti |         24 |         24 |       0 |    0 |    131 |      0 |      0 |    0 |          0 |
|                           Use_HW_BS.Using_BitField.Res_Bits[0].MEM_Res_LUT6                                                                     |                                bd_43c9_microblaze_cmc_0_MB_LUT6__parameterized26 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Use_HW_BS.Using_BitField.Res_Bits[10].MEM_Res_LUT6                                                                    |                            bd_43c9_microblaze_cmc_0_MB_LUT6__parameterized26_619 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Use_HW_BS.Using_BitField.Res_Bits[11].MEM_Res_LUT6                                                                    |                            bd_43c9_microblaze_cmc_0_MB_LUT6__parameterized26_620 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Use_HW_BS.Using_BitField.Res_Bits[12].MEM_Res_LUT6                                                                    |                            bd_43c9_microblaze_cmc_0_MB_LUT6__parameterized26_621 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Use_HW_BS.Using_BitField.Res_Bits[13].MEM_Res_LUT6                                                                    |                            bd_43c9_microblaze_cmc_0_MB_LUT6__parameterized26_622 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Use_HW_BS.Using_BitField.Res_Bits[14].MEM_Res_LUT6                                                                    |                            bd_43c9_microblaze_cmc_0_MB_LUT6__parameterized26_623 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Use_HW_BS.Using_BitField.Res_Bits[15].MEM_Res_LUT6                                                                    |                            bd_43c9_microblaze_cmc_0_MB_LUT6__parameterized26_624 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Use_HW_BS.Using_BitField.Res_Bits[16].MEM_Res_LUT6                                                                    |                            bd_43c9_microblaze_cmc_0_MB_LUT6__parameterized26_625 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Use_HW_BS.Using_BitField.Res_Bits[17].MEM_Res_LUT6                                                                    |                            bd_43c9_microblaze_cmc_0_MB_LUT6__parameterized26_626 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Use_HW_BS.Using_BitField.Res_Bits[18].MEM_Res_LUT6                                                                    |                            bd_43c9_microblaze_cmc_0_MB_LUT6__parameterized26_627 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Use_HW_BS.Using_BitField.Res_Bits[19].MEM_Res_LUT6                                                                    |                            bd_43c9_microblaze_cmc_0_MB_LUT6__parameterized26_628 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Use_HW_BS.Using_BitField.Res_Bits[1].MEM_Res_LUT6                                                                     |                            bd_43c9_microblaze_cmc_0_MB_LUT6__parameterized26_629 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Use_HW_BS.Using_BitField.Res_Bits[20].MEM_Res_LUT6                                                                    |                            bd_43c9_microblaze_cmc_0_MB_LUT6__parameterized26_630 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Use_HW_BS.Using_BitField.Res_Bits[21].MEM_Res_LUT6                                                                    |                            bd_43c9_microblaze_cmc_0_MB_LUT6__parameterized26_631 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Use_HW_BS.Using_BitField.Res_Bits[22].MEM_Res_LUT6                                                                    |                            bd_43c9_microblaze_cmc_0_MB_LUT6__parameterized26_632 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Use_HW_BS.Using_BitField.Res_Bits[23].MEM_Res_LUT6                                                                    |                            bd_43c9_microblaze_cmc_0_MB_LUT6__parameterized26_633 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Use_HW_BS.Using_BitField.Res_Bits[24].MEM_Res_LUT6                                                                    |                            bd_43c9_microblaze_cmc_0_MB_LUT6__parameterized26_634 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Use_HW_BS.Using_BitField.Res_Bits[25].MEM_Res_LUT6                                                                    |                            bd_43c9_microblaze_cmc_0_MB_LUT6__parameterized26_635 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Use_HW_BS.Using_BitField.Res_Bits[26].MEM_Res_LUT6                                                                    |                            bd_43c9_microblaze_cmc_0_MB_LUT6__parameterized26_636 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Use_HW_BS.Using_BitField.Res_Bits[27].MEM_Res_LUT6                                                                    |                            bd_43c9_microblaze_cmc_0_MB_LUT6__parameterized26_637 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Use_HW_BS.Using_BitField.Res_Bits[28].MEM_Res_LUT6                                                                    |                            bd_43c9_microblaze_cmc_0_MB_LUT6__parameterized26_638 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Use_HW_BS.Using_BitField.Res_Bits[29].MEM_Res_LUT6                                                                    |                            bd_43c9_microblaze_cmc_0_MB_LUT6__parameterized26_639 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Use_HW_BS.Using_BitField.Res_Bits[2].MEM_Res_LUT6                                                                     |                            bd_43c9_microblaze_cmc_0_MB_LUT6__parameterized26_640 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Use_HW_BS.Using_BitField.Res_Bits[30].MEM_Res_LUT6                                                                    |                            bd_43c9_microblaze_cmc_0_MB_LUT6__parameterized26_641 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Use_HW_BS.Using_BitField.Res_Bits[31].MEM_Res_LUT6                                                                    |                            bd_43c9_microblaze_cmc_0_MB_LUT6__parameterized26_642 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Use_HW_BS.Using_BitField.Res_Bits[3].MEM_Res_LUT6                                                                     |                            bd_43c9_microblaze_cmc_0_MB_LUT6__parameterized26_643 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Use_HW_BS.Using_BitField.Res_Bits[4].MEM_Res_LUT6                                                                     |                            bd_43c9_microblaze_cmc_0_MB_LUT6__parameterized26_644 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Use_HW_BS.Using_BitField.Res_Bits[5].MEM_Res_LUT6                                                                     |                            bd_43c9_microblaze_cmc_0_MB_LUT6__parameterized26_645 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Use_HW_BS.Using_BitField.Res_Bits[6].MEM_Res_LUT6                                                                     |                            bd_43c9_microblaze_cmc_0_MB_LUT6__parameterized26_646 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Use_HW_BS.Using_BitField.Res_Bits[7].MEM_Res_LUT6                                                                     |                            bd_43c9_microblaze_cmc_0_MB_LUT6__parameterized26_647 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Use_HW_BS.Using_BitField.Res_Bits[8].MEM_Res_LUT6                                                                     |                            bd_43c9_microblaze_cmc_0_MB_LUT6__parameterized26_648 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Use_HW_BS.Using_BitField.Res_Bits[9].MEM_Res_LUT6                                                                     |                            bd_43c9_microblaze_cmc_0_MB_LUT6__parameterized26_649 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                         Byte_Doublet_Handle_gti_I                                                                                               |                                 bd_43c9_microblaze_cmc_0_Byte_Doublet_Handle_gti |          1 |          1 |       0 |    0 |     43 |      0 |      0 |    0 |          0 |
|                         Data_Flow_Logic_I                                                                                                       |                                         bd_43c9_microblaze_cmc_0_Data_Flow_Logic |         42 |         42 |       0 |    0 |     65 |      0 |      0 |    0 |          0 |
|                           (Data_Flow_Logic_I)                                                                                                   |                                         bd_43c9_microblaze_cmc_0_Data_Flow_Logic |          0 |          0 |       0 |    0 |     33 |      0 |      0 |    0 |          0 |
|                           Gen_Bits[0].MEM_EX_Result_Inst                                                                                        |                                             bd_43c9_microblaze_cmc_0_MB_FDRE_587 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           Gen_Bits[10].MEM_EX_Result_Inst                                                                                       |                                             bd_43c9_microblaze_cmc_0_MB_FDRE_588 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           Gen_Bits[11].MEM_EX_Result_Inst                                                                                       |                                             bd_43c9_microblaze_cmc_0_MB_FDRE_589 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           Gen_Bits[12].MEM_EX_Result_Inst                                                                                       |                                             bd_43c9_microblaze_cmc_0_MB_FDRE_590 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           Gen_Bits[13].MEM_EX_Result_Inst                                                                                       |                                             bd_43c9_microblaze_cmc_0_MB_FDRE_591 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           Gen_Bits[14].MEM_EX_Result_Inst                                                                                       |                                             bd_43c9_microblaze_cmc_0_MB_FDRE_592 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           Gen_Bits[15].MEM_EX_Result_Inst                                                                                       |                                             bd_43c9_microblaze_cmc_0_MB_FDRE_593 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           Gen_Bits[16].MEM_EX_Result_Inst                                                                                       |                                             bd_43c9_microblaze_cmc_0_MB_FDRE_594 |          3 |          3 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           Gen_Bits[17].MEM_EX_Result_Inst                                                                                       |                                             bd_43c9_microblaze_cmc_0_MB_FDRE_595 |          3 |          3 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           Gen_Bits[18].MEM_EX_Result_Inst                                                                                       |                                             bd_43c9_microblaze_cmc_0_MB_FDRE_596 |          3 |          3 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           Gen_Bits[19].MEM_EX_Result_Inst                                                                                       |                                             bd_43c9_microblaze_cmc_0_MB_FDRE_597 |          3 |          3 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           Gen_Bits[1].MEM_EX_Result_Inst                                                                                        |                                             bd_43c9_microblaze_cmc_0_MB_FDRE_598 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           Gen_Bits[20].MEM_EX_Result_Inst                                                                                       |                                             bd_43c9_microblaze_cmc_0_MB_FDRE_599 |          3 |          3 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           Gen_Bits[21].MEM_EX_Result_Inst                                                                                       |                                             bd_43c9_microblaze_cmc_0_MB_FDRE_600 |          3 |          3 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           Gen_Bits[22].MEM_EX_Result_Inst                                                                                       |                                             bd_43c9_microblaze_cmc_0_MB_FDRE_601 |          3 |          3 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           Gen_Bits[23].MEM_EX_Result_Inst                                                                                       |                                             bd_43c9_microblaze_cmc_0_MB_FDRE_602 |          3 |          3 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           Gen_Bits[24].MEM_EX_Result_Inst                                                                                       |                                             bd_43c9_microblaze_cmc_0_MB_FDRE_603 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           Gen_Bits[25].MEM_EX_Result_Inst                                                                                       |                                             bd_43c9_microblaze_cmc_0_MB_FDRE_604 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           Gen_Bits[26].MEM_EX_Result_Inst                                                                                       |                                             bd_43c9_microblaze_cmc_0_MB_FDRE_605 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           Gen_Bits[27].MEM_EX_Result_Inst                                                                                       |                                             bd_43c9_microblaze_cmc_0_MB_FDRE_606 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           Gen_Bits[28].MEM_EX_Result_Inst                                                                                       |                                             bd_43c9_microblaze_cmc_0_MB_FDRE_607 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           Gen_Bits[29].MEM_EX_Result_Inst                                                                                       |                                             bd_43c9_microblaze_cmc_0_MB_FDRE_608 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           Gen_Bits[2].MEM_EX_Result_Inst                                                                                        |                                             bd_43c9_microblaze_cmc_0_MB_FDRE_609 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           Gen_Bits[30].MEM_EX_Result_Inst                                                                                       |                                             bd_43c9_microblaze_cmc_0_MB_FDRE_610 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           Gen_Bits[31].MEM_EX_Result_Inst                                                                                       |                                             bd_43c9_microblaze_cmc_0_MB_FDRE_611 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           Gen_Bits[3].MEM_EX_Result_Inst                                                                                        |                                             bd_43c9_microblaze_cmc_0_MB_FDRE_612 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           Gen_Bits[4].MEM_EX_Result_Inst                                                                                        |                                             bd_43c9_microblaze_cmc_0_MB_FDRE_613 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           Gen_Bits[5].MEM_EX_Result_Inst                                                                                        |                                             bd_43c9_microblaze_cmc_0_MB_FDRE_614 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           Gen_Bits[6].MEM_EX_Result_Inst                                                                                        |                                             bd_43c9_microblaze_cmc_0_MB_FDRE_615 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           Gen_Bits[7].MEM_EX_Result_Inst                                                                                        |                                             bd_43c9_microblaze_cmc_0_MB_FDRE_616 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           Gen_Bits[8].MEM_EX_Result_Inst                                                                                        |                                             bd_43c9_microblaze_cmc_0_MB_FDRE_617 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           Gen_Bits[9].MEM_EX_Result_Inst                                                                                        |                                             bd_43c9_microblaze_cmc_0_MB_FDRE_618 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                         MUL_Unit_I                                                                                                              |                                                bd_43c9_microblaze_cmc_0_mul_unit |         33 |         33 |       0 |    0 |     36 |      0 |      0 |    0 |          4 |
|                           (MUL_Unit_I)                                                                                                          |                                                bd_43c9_microblaze_cmc_0_mul_unit |          3 |          3 |       0 |    0 |     36 |      0 |      0 |    0 |          0 |
|                           Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2                                           |                              bd_43c9_microblaze_cmc_0_dsp_module__parameterized1 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          1 |
|                             Using_DSP48E1.DSP48E1_I1                                                                                            |                          bd_43c9_microblaze_cmc_0_MB_DSP48E1__parameterized1_586 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          1 |
|                           Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3                                           |                              bd_43c9_microblaze_cmc_0_dsp_module__parameterized3 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          1 |
|                             Using_DSP48E1.DSP48E1_I1                                                                                            |                              bd_43c9_microblaze_cmc_0_MB_DSP48E1__parameterized1 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          1 |
|                           Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4                                           |                              bd_43c9_microblaze_cmc_0_dsp_module__parameterized5 |         31 |         31 |       0 |    0 |      0 |      0 |      0 |    0 |          1 |
|                             Using_DSP48E1.DSP48E1_I1                                                                                            |                              bd_43c9_microblaze_cmc_0_MB_DSP48E1__parameterized3 |         31 |         31 |       0 |    0 |      0 |      0 |      0 |    0 |          1 |
|                           Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1                                                                    |                                              bd_43c9_microblaze_cmc_0_dsp_module |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          1 |
|                             Using_DSP48E1.DSP48E1_I1                                                                                            |                                              bd_43c9_microblaze_cmc_0_MB_DSP48E1 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          1 |
|                         Operand_Select_I                                                                                                        |                                      bd_43c9_microblaze_cmc_0_Operand_Select_gti |        155 |        155 |       0 |    0 |    144 |      0 |      0 |    0 |          0 |
|                           (Operand_Select_I)                                                                                                    |                                      bd_43c9_microblaze_cmc_0_Operand_Select_gti |        148 |        148 |       0 |    0 |    144 |      0 |      0 |    0 |          0 |
|                           Gen_Bit[0].MUXF7_I1                                                                                                   |                                            bd_43c9_microblaze_cmc_0_MB_MUXF7_554 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Gen_Bit[10].MUXF7_I1                                                                                                  |                                            bd_43c9_microblaze_cmc_0_MB_MUXF7_555 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Gen_Bit[11].MUXF7_I1                                                                                                  |                                            bd_43c9_microblaze_cmc_0_MB_MUXF7_556 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Gen_Bit[12].MUXF7_I1                                                                                                  |                                            bd_43c9_microblaze_cmc_0_MB_MUXF7_557 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Gen_Bit[13].MUXF7_I1                                                                                                  |                                            bd_43c9_microblaze_cmc_0_MB_MUXF7_558 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Gen_Bit[14].MUXF7_I1                                                                                                  |                                            bd_43c9_microblaze_cmc_0_MB_MUXF7_559 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Gen_Bit[15].MUXF7_I1                                                                                                  |                                            bd_43c9_microblaze_cmc_0_MB_MUXF7_560 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Gen_Bit[16].MUXF7_I1                                                                                                  |                                            bd_43c9_microblaze_cmc_0_MB_MUXF7_561 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Gen_Bit[17].MUXF7_I1                                                                                                  |                                            bd_43c9_microblaze_cmc_0_MB_MUXF7_562 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Gen_Bit[18].MUXF7_I1                                                                                                  |                                            bd_43c9_microblaze_cmc_0_MB_MUXF7_563 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Gen_Bit[19].MUXF7_I1                                                                                                  |                                            bd_43c9_microblaze_cmc_0_MB_MUXF7_564 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Gen_Bit[1].MUXF7_I1                                                                                                   |                                            bd_43c9_microblaze_cmc_0_MB_MUXF7_565 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Gen_Bit[20].MUXF7_I1                                                                                                  |                                            bd_43c9_microblaze_cmc_0_MB_MUXF7_566 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Gen_Bit[21].MUXF7_I1                                                                                                  |                                            bd_43c9_microblaze_cmc_0_MB_MUXF7_567 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Gen_Bit[22].MUXF7_I1                                                                                                  |                                            bd_43c9_microblaze_cmc_0_MB_MUXF7_568 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Gen_Bit[23].MUXF7_I1                                                                                                  |                                            bd_43c9_microblaze_cmc_0_MB_MUXF7_569 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Gen_Bit[24].MUXF7_I1                                                                                                  |                                            bd_43c9_microblaze_cmc_0_MB_MUXF7_570 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Gen_Bit[25].MUXF7_I1                                                                                                  |                                            bd_43c9_microblaze_cmc_0_MB_MUXF7_571 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Gen_Bit[26].MUXF7_I1                                                                                                  |                                            bd_43c9_microblaze_cmc_0_MB_MUXF7_572 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Gen_Bit[27].MUXF7_I1                                                                                                  |                                            bd_43c9_microblaze_cmc_0_MB_MUXF7_573 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Gen_Bit[28].MUXF7_I1                                                                                                  |                                            bd_43c9_microblaze_cmc_0_MB_MUXF7_574 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Gen_Bit[29].MUXF7_I1                                                                                                  |                                            bd_43c9_microblaze_cmc_0_MB_MUXF7_575 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Gen_Bit[2].MUXF7_I1                                                                                                   |                                            bd_43c9_microblaze_cmc_0_MB_MUXF7_576 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Gen_Bit[30].MUXF7_I1                                                                                                  |                                            bd_43c9_microblaze_cmc_0_MB_MUXF7_577 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Gen_Bit[31].MUXF7_I1                                                                                                  |                                            bd_43c9_microblaze_cmc_0_MB_MUXF7_578 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Gen_Bit[3].MUXF7_I1                                                                                                   |                                            bd_43c9_microblaze_cmc_0_MB_MUXF7_579 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Gen_Bit[4].MUXF7_I1                                                                                                   |                                            bd_43c9_microblaze_cmc_0_MB_MUXF7_580 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Gen_Bit[5].MUXF7_I1                                                                                                   |                                            bd_43c9_microblaze_cmc_0_MB_MUXF7_581 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Gen_Bit[6].MUXF7_I1                                                                                                   |                                            bd_43c9_microblaze_cmc_0_MB_MUXF7_582 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Gen_Bit[7].MUXF7_I1                                                                                                   |                                            bd_43c9_microblaze_cmc_0_MB_MUXF7_583 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Gen_Bit[8].MUXF7_I1                                                                                                   |                                            bd_43c9_microblaze_cmc_0_MB_MUXF7_584 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Gen_Bit[9].MUXF7_I1                                                                                                   |                                            bd_43c9_microblaze_cmc_0_MB_MUXF7_585 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                         Register_File_I                                                                                                         |                                       bd_43c9_microblaze_cmc_0_Register_File_gti |         64 |          0 |      64 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Using_LUT6.All_RAM32M[0].ram32m_i                                                                                     |                                               bd_43c9_microblaze_cmc_0_MB_RAM32M |          4 |          0 |       4 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Using_LUT6.All_RAM32M[10].ram32m_i                                                                                    |                                           bd_43c9_microblaze_cmc_0_MB_RAM32M_539 |          4 |          0 |       4 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Using_LUT6.All_RAM32M[11].ram32m_i                                                                                    |                                           bd_43c9_microblaze_cmc_0_MB_RAM32M_540 |          4 |          0 |       4 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Using_LUT6.All_RAM32M[12].ram32m_i                                                                                    |                                           bd_43c9_microblaze_cmc_0_MB_RAM32M_541 |          4 |          0 |       4 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Using_LUT6.All_RAM32M[13].ram32m_i                                                                                    |                                           bd_43c9_microblaze_cmc_0_MB_RAM32M_542 |          4 |          0 |       4 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Using_LUT6.All_RAM32M[14].ram32m_i                                                                                    |                                           bd_43c9_microblaze_cmc_0_MB_RAM32M_543 |          4 |          0 |       4 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Using_LUT6.All_RAM32M[15].ram32m_i                                                                                    |                                           bd_43c9_microblaze_cmc_0_MB_RAM32M_544 |          4 |          0 |       4 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Using_LUT6.All_RAM32M[1].ram32m_i                                                                                     |                                           bd_43c9_microblaze_cmc_0_MB_RAM32M_545 |          4 |          0 |       4 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Using_LUT6.All_RAM32M[2].ram32m_i                                                                                     |                                           bd_43c9_microblaze_cmc_0_MB_RAM32M_546 |          4 |          0 |       4 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Using_LUT6.All_RAM32M[3].ram32m_i                                                                                     |                                           bd_43c9_microblaze_cmc_0_MB_RAM32M_547 |          4 |          0 |       4 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Using_LUT6.All_RAM32M[4].ram32m_i                                                                                     |                                           bd_43c9_microblaze_cmc_0_MB_RAM32M_548 |          4 |          0 |       4 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Using_LUT6.All_RAM32M[5].ram32m_i                                                                                     |                                           bd_43c9_microblaze_cmc_0_MB_RAM32M_549 |          4 |          0 |       4 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Using_LUT6.All_RAM32M[6].ram32m_i                                                                                     |                                           bd_43c9_microblaze_cmc_0_MB_RAM32M_550 |          4 |          0 |       4 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Using_LUT6.All_RAM32M[7].ram32m_i                                                                                     |                                           bd_43c9_microblaze_cmc_0_MB_RAM32M_551 |          4 |          0 |       4 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Using_LUT6.All_RAM32M[8].ram32m_i                                                                                     |                                           bd_43c9_microblaze_cmc_0_MB_RAM32M_552 |          4 |          0 |       4 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Using_LUT6.All_RAM32M[9].ram32m_i                                                                                     |                                           bd_43c9_microblaze_cmc_0_MB_RAM32M_553 |          4 |          0 |       4 |    0 |      0 |      0 |      0 |    0 |          0 |
|                         Shift_Logic_Module_I                                                                                                    |                                  bd_43c9_microblaze_cmc_0_Shift_Logic_Module_gti |         18 |         18 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Use_PCMP_instr.count_leading_zeros_I                                                                                  |                                     bd_43c9_microblaze_cmc_0_count_leading_zeros |         18 |         18 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                         Using_DAXI_ALU_Carry.Direct_MUXCY_I                                                                                     |                                            bd_43c9_microblaze_cmc_0_MB_MUXCY_327 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                         Using_DAXI_ALU_Carry.Post_MUXCY_I                                                                                       |                                            bd_43c9_microblaze_cmc_0_MB_MUXCY_328 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                         Using_DAXI_ALU_Carry.direct_lut_INST                                                                                    |                               bd_43c9_microblaze_cmc_0_MB_LUT6_2__parameterized1 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                         Using_Div_Unit.Div_unit_I1                                                                                              |                                            bd_43c9_microblaze_cmc_0_Div_unit_gti |         78 |         77 |       0 |    1 |    112 |      0 |      0 |    0 |          0 |
|                           (Using_Div_Unit.Div_unit_I1)                                                                                          |                                            bd_43c9_microblaze_cmc_0_Div_unit_gti |         43 |         42 |       0 |    1 |    112 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl1.D_Handle[0].MUXCY_XOR_I                                                                                    |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_444 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl1.D_Handle[10].MUXCY_XOR_I                                                                                   |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_445 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl1.D_Handle[11].MUXCY_XOR_I                                                                                   |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_446 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl1.D_Handle[12].MUXCY_XOR_I                                                                                   |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_447 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl1.D_Handle[13].MUXCY_XOR_I                                                                                   |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_448 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl1.D_Handle[14].MUXCY_XOR_I                                                                                   |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_449 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl1.D_Handle[15].MUXCY_XOR_I                                                                                   |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_450 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl1.D_Handle[16].MUXCY_XOR_I                                                                                   |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_451 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl1.D_Handle[17].MUXCY_XOR_I                                                                                   |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_452 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl1.D_Handle[18].MUXCY_XOR_I                                                                                   |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_453 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl1.D_Handle[19].MUXCY_XOR_I                                                                                   |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_454 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl1.D_Handle[1].MUXCY_XOR_I                                                                                    |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_455 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl1.D_Handle[20].MUXCY_XOR_I                                                                                   |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_456 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl1.D_Handle[21].MUXCY_XOR_I                                                                                   |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_457 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl1.D_Handle[22].MUXCY_XOR_I                                                                                   |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_458 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl1.D_Handle[23].MUXCY_XOR_I                                                                                   |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_459 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl1.D_Handle[24].MUXCY_XOR_I                                                                                   |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_460 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl1.D_Handle[25].MUXCY_XOR_I                                                                                   |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_461 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl1.D_Handle[26].MUXCY_XOR_I                                                                                   |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_462 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl1.D_Handle[27].MUXCY_XOR_I                                                                                   |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_463 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl1.D_Handle[28].MUXCY_XOR_I                                                                                   |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_464 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl1.D_Handle[29].MUXCY_XOR_I                                                                                   |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_465 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl1.D_Handle[2].MUXCY_XOR_I                                                                                    |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_466 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl1.D_Handle[30].MUXCY_XOR_I                                                                                   |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_467 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl1.D_Handle[31].MUXCY_XOR_I                                                                                   |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_468 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl1.D_Handle[3].MUXCY_XOR_I                                                                                    |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_469 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl1.D_Handle[4].MUXCY_XOR_I                                                                                    |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_470 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl1.D_Handle[5].MUXCY_XOR_I                                                                                    |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_471 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl1.D_Handle[6].MUXCY_XOR_I                                                                                    |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_472 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl1.D_Handle[7].MUXCY_XOR_I                                                                                    |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_473 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl1.D_Handle[8].MUXCY_XOR_I                                                                                    |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_474 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl1.D_Handle[9].MUXCY_XOR_I                                                                                    |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_475 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl2.New_Q_Handle[0].MUXCY_XOR_I                                                                                |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_476 |          3 |          3 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl2.New_Q_Handle[0].New_Q_LUT4                                                                                 |                                 bd_43c9_microblaze_cmc_0_MB_LUT4__parameterized1 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl2.New_Q_Handle[10].MUXCY_XOR_I                                                                               |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_477 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl2.New_Q_Handle[10].New_Q_LUT4                                                                                |                             bd_43c9_microblaze_cmc_0_MB_LUT4__parameterized1_478 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl2.New_Q_Handle[11].MUXCY_XOR_I                                                                               |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_479 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl2.New_Q_Handle[11].New_Q_LUT4                                                                                |                             bd_43c9_microblaze_cmc_0_MB_LUT4__parameterized1_480 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl2.New_Q_Handle[12].MUXCY_XOR_I                                                                               |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_481 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl2.New_Q_Handle[12].New_Q_LUT4                                                                                |                             bd_43c9_microblaze_cmc_0_MB_LUT4__parameterized1_482 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl2.New_Q_Handle[13].MUXCY_XOR_I                                                                               |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_483 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl2.New_Q_Handle[13].New_Q_LUT4                                                                                |                             bd_43c9_microblaze_cmc_0_MB_LUT4__parameterized1_484 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl2.New_Q_Handle[14].MUXCY_XOR_I                                                                               |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_485 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl2.New_Q_Handle[14].New_Q_LUT4                                                                                |                             bd_43c9_microblaze_cmc_0_MB_LUT4__parameterized1_486 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl2.New_Q_Handle[15].MUXCY_XOR_I                                                                               |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_487 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl2.New_Q_Handle[15].New_Q_LUT4                                                                                |                             bd_43c9_microblaze_cmc_0_MB_LUT4__parameterized1_488 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl2.New_Q_Handle[16].MUXCY_XOR_I                                                                               |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_489 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl2.New_Q_Handle[16].New_Q_LUT4                                                                                |                             bd_43c9_microblaze_cmc_0_MB_LUT4__parameterized1_490 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl2.New_Q_Handle[17].MUXCY_XOR_I                                                                               |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_491 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl2.New_Q_Handle[17].New_Q_LUT4                                                                                |                             bd_43c9_microblaze_cmc_0_MB_LUT4__parameterized1_492 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl2.New_Q_Handle[18].MUXCY_XOR_I                                                                               |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_493 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl2.New_Q_Handle[18].New_Q_LUT4                                                                                |                             bd_43c9_microblaze_cmc_0_MB_LUT4__parameterized1_494 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl2.New_Q_Handle[19].MUXCY_XOR_I                                                                               |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_495 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl2.New_Q_Handle[19].New_Q_LUT4                                                                                |                             bd_43c9_microblaze_cmc_0_MB_LUT4__parameterized1_496 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl2.New_Q_Handle[1].MUXCY_XOR_I                                                                                |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_497 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl2.New_Q_Handle[1].New_Q_LUT4                                                                                 |                             bd_43c9_microblaze_cmc_0_MB_LUT4__parameterized1_498 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl2.New_Q_Handle[20].MUXCY_XOR_I                                                                               |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_499 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl2.New_Q_Handle[20].New_Q_LUT4                                                                                |                             bd_43c9_microblaze_cmc_0_MB_LUT4__parameterized1_500 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl2.New_Q_Handle[21].MUXCY_XOR_I                                                                               |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_501 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl2.New_Q_Handle[21].New_Q_LUT4                                                                                |                             bd_43c9_microblaze_cmc_0_MB_LUT4__parameterized1_502 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl2.New_Q_Handle[22].MUXCY_XOR_I                                                                               |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_503 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl2.New_Q_Handle[22].New_Q_LUT4                                                                                |                             bd_43c9_microblaze_cmc_0_MB_LUT4__parameterized1_504 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl2.New_Q_Handle[23].MUXCY_XOR_I                                                                               |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_505 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl2.New_Q_Handle[23].New_Q_LUT4                                                                                |                             bd_43c9_microblaze_cmc_0_MB_LUT4__parameterized1_506 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl2.New_Q_Handle[24].MUXCY_XOR_I                                                                               |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_507 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl2.New_Q_Handle[24].New_Q_LUT4                                                                                |                             bd_43c9_microblaze_cmc_0_MB_LUT4__parameterized1_508 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl2.New_Q_Handle[25].MUXCY_XOR_I                                                                               |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_509 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl2.New_Q_Handle[25].New_Q_LUT4                                                                                |                             bd_43c9_microblaze_cmc_0_MB_LUT4__parameterized1_510 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl2.New_Q_Handle[26].MUXCY_XOR_I                                                                               |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_511 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl2.New_Q_Handle[26].New_Q_LUT4                                                                                |                             bd_43c9_microblaze_cmc_0_MB_LUT4__parameterized1_512 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl2.New_Q_Handle[27].MUXCY_XOR_I                                                                               |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_513 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl2.New_Q_Handle[27].New_Q_LUT4                                                                                |                             bd_43c9_microblaze_cmc_0_MB_LUT4__parameterized1_514 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl2.New_Q_Handle[28].MUXCY_XOR_I                                                                               |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_515 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl2.New_Q_Handle[28].New_Q_LUT4                                                                                |                             bd_43c9_microblaze_cmc_0_MB_LUT4__parameterized1_516 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl2.New_Q_Handle[29].MUXCY_XOR_I                                                                               |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_517 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl2.New_Q_Handle[29].New_Q_LUT4                                                                                |                             bd_43c9_microblaze_cmc_0_MB_LUT4__parameterized1_518 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl2.New_Q_Handle[2].MUXCY_XOR_I                                                                                |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_519 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl2.New_Q_Handle[2].New_Q_LUT4                                                                                 |                             bd_43c9_microblaze_cmc_0_MB_LUT4__parameterized1_520 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl2.New_Q_Handle[30].MUXCY_XOR_I                                                                               |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_521 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl2.New_Q_Handle[30].New_Q_LUT4                                                                                |                             bd_43c9_microblaze_cmc_0_MB_LUT4__parameterized1_522 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl2.New_Q_Handle[31].MUXCY_XOR_I                                                                               |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_523 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl2.New_Q_Handle[31].New_Q_LUT4                                                                                |                             bd_43c9_microblaze_cmc_0_MB_LUT4__parameterized1_524 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl2.New_Q_Handle[3].MUXCY_XOR_I                                                                                |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_525 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl2.New_Q_Handle[3].New_Q_LUT4                                                                                 |                             bd_43c9_microblaze_cmc_0_MB_LUT4__parameterized1_526 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl2.New_Q_Handle[4].MUXCY_XOR_I                                                                                |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_527 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl2.New_Q_Handle[4].New_Q_LUT4                                                                                 |                             bd_43c9_microblaze_cmc_0_MB_LUT4__parameterized1_528 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl2.New_Q_Handle[5].MUXCY_XOR_I                                                                                |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_529 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl2.New_Q_Handle[5].New_Q_LUT4                                                                                 |                             bd_43c9_microblaze_cmc_0_MB_LUT4__parameterized1_530 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl2.New_Q_Handle[6].MUXCY_XOR_I                                                                                |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_531 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl2.New_Q_Handle[6].New_Q_LUT4                                                                                 |                             bd_43c9_microblaze_cmc_0_MB_LUT4__parameterized1_532 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl2.New_Q_Handle[7].MUXCY_XOR_I                                                                                |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_533 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl2.New_Q_Handle[7].New_Q_LUT4                                                                                 |                             bd_43c9_microblaze_cmc_0_MB_LUT4__parameterized1_534 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl2.New_Q_Handle[8].MUXCY_XOR_I                                                                                |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_535 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl2.New_Q_Handle[8].New_Q_LUT4                                                                                 |                             bd_43c9_microblaze_cmc_0_MB_LUT4__parameterized1_536 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl2.New_Q_Handle[9].MUXCY_XOR_I                                                                                |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_537 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl2.New_Q_Handle[9].New_Q_LUT4                                                                                 |                             bd_43c9_microblaze_cmc_0_MB_LUT4__parameterized1_538 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                         Zero_Detect_I                                                                                                           |                                         bd_43c9_microblaze_cmc_0_Zero_Detect_gti |          7 |          7 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           (Zero_Detect_I)                                                                                                       |                                         bd_43c9_microblaze_cmc_0_Zero_Detect_gti |          5 |          5 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Part_Of_Zero_Carry_Start                                                                                              |                                            bd_43c9_microblaze_cmc_0_MB_MUXCY_437 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Zero_Detecting[1].I_Part_Of_Zero_Detect                                                                               |                                            bd_43c9_microblaze_cmc_0_MB_MUXCY_438 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Zero_Detecting[3].I_Part_Of_Zero_Detect                                                                               |                                            bd_43c9_microblaze_cmc_0_MB_MUXCY_440 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                         exception_registers_I1                                                                                                  |                                 bd_43c9_microblaze_cmc_0_exception_registers_gti |         32 |         32 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|                           CarryIn_MUXCY                                                                                                         |                                            bd_43c9_microblaze_cmc_0_MB_MUXCY_341 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[0].I_RET_ADDR_WB                                                                         |                               bd_43c9_microblaze_cmc_0_MB_LUT6_2__parameterized5 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[0].MUXCY_XOR_I                                                                           |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_342 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[0].WB_PC_FDRE                                                                            |                                             bd_43c9_microblaze_cmc_0_MB_FDRE_343 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[10].I_RET_ADDR_WB                                                                        |                           bd_43c9_microblaze_cmc_0_MB_LUT6_2__parameterized5_344 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[10].MUXCY_XOR_I                                                                          |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_345 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[10].WB_PC_FDRE                                                                           |                                             bd_43c9_microblaze_cmc_0_MB_FDRE_346 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[11].I_RET_ADDR_WB                                                                        |                           bd_43c9_microblaze_cmc_0_MB_LUT6_2__parameterized5_347 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[11].MUXCY_XOR_I                                                                          |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_348 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[11].WB_PC_FDRE                                                                           |                                             bd_43c9_microblaze_cmc_0_MB_FDRE_349 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[12].I_RET_ADDR_WB                                                                        |                           bd_43c9_microblaze_cmc_0_MB_LUT6_2__parameterized5_350 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[12].MUXCY_XOR_I                                                                          |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_351 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[12].WB_PC_FDRE                                                                           |                                             bd_43c9_microblaze_cmc_0_MB_FDRE_352 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[13].I_RET_ADDR_WB                                                                        |                           bd_43c9_microblaze_cmc_0_MB_LUT6_2__parameterized5_353 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[13].MUXCY_XOR_I                                                                          |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_354 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[13].WB_PC_FDRE                                                                           |                                             bd_43c9_microblaze_cmc_0_MB_FDRE_355 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[14].I_RET_ADDR_WB                                                                        |                           bd_43c9_microblaze_cmc_0_MB_LUT6_2__parameterized5_356 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[14].MUXCY_XOR_I                                                                          |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_357 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[14].WB_PC_FDRE                                                                           |                                             bd_43c9_microblaze_cmc_0_MB_FDRE_358 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[15].I_RET_ADDR_WB                                                                        |                           bd_43c9_microblaze_cmc_0_MB_LUT6_2__parameterized5_359 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[15].MUXCY_XOR_I                                                                          |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_360 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[15].WB_PC_FDRE                                                                           |                                             bd_43c9_microblaze_cmc_0_MB_FDRE_361 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[16].I_RET_ADDR_WB                                                                        |                           bd_43c9_microblaze_cmc_0_MB_LUT6_2__parameterized5_362 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[16].MUXCY_XOR_I                                                                          |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_363 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[16].WB_PC_FDRE                                                                           |                                             bd_43c9_microblaze_cmc_0_MB_FDRE_364 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[17].I_RET_ADDR_WB                                                                        |                           bd_43c9_microblaze_cmc_0_MB_LUT6_2__parameterized5_365 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[17].MUXCY_XOR_I                                                                          |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_366 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[17].WB_PC_FDRE                                                                           |                                             bd_43c9_microblaze_cmc_0_MB_FDRE_367 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[18].I_RET_ADDR_WB                                                                        |                           bd_43c9_microblaze_cmc_0_MB_LUT6_2__parameterized5_368 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[18].MUXCY_XOR_I                                                                          |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_369 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[18].WB_PC_FDRE                                                                           |                                             bd_43c9_microblaze_cmc_0_MB_FDRE_370 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[19].I_RET_ADDR_WB                                                                        |                           bd_43c9_microblaze_cmc_0_MB_LUT6_2__parameterized5_371 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[19].MUXCY_XOR_I                                                                          |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_372 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[19].WB_PC_FDRE                                                                           |                                             bd_43c9_microblaze_cmc_0_MB_FDRE_373 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[1].I_RET_ADDR_WB                                                                         |                           bd_43c9_microblaze_cmc_0_MB_LUT6_2__parameterized5_374 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[1].MUXCY_XOR_I                                                                           |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_375 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[1].WB_PC_FDRE                                                                            |                                             bd_43c9_microblaze_cmc_0_MB_FDRE_376 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[20].I_RET_ADDR_WB                                                                        |                           bd_43c9_microblaze_cmc_0_MB_LUT6_2__parameterized5_377 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[20].MUXCY_XOR_I                                                                          |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_378 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[20].WB_PC_FDRE                                                                           |                                             bd_43c9_microblaze_cmc_0_MB_FDRE_379 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[21].I_RET_ADDR_WB                                                                        |                           bd_43c9_microblaze_cmc_0_MB_LUT6_2__parameterized5_380 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[21].MUXCY_XOR_I                                                                          |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_381 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[21].WB_PC_FDRE                                                                           |                                             bd_43c9_microblaze_cmc_0_MB_FDRE_382 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[22].I_RET_ADDR_WB                                                                        |                           bd_43c9_microblaze_cmc_0_MB_LUT6_2__parameterized5_383 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[22].MUXCY_XOR_I                                                                          |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_384 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[22].WB_PC_FDRE                                                                           |                                             bd_43c9_microblaze_cmc_0_MB_FDRE_385 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[23].I_RET_ADDR_WB                                                                        |                           bd_43c9_microblaze_cmc_0_MB_LUT6_2__parameterized5_386 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[23].MUXCY_XOR_I                                                                          |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_387 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[23].WB_PC_FDRE                                                                           |                                             bd_43c9_microblaze_cmc_0_MB_FDRE_388 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[24].I_RET_ADDR_WB                                                                        |                           bd_43c9_microblaze_cmc_0_MB_LUT6_2__parameterized5_389 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[24].MUXCY_XOR_I                                                                          |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_390 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[24].WB_PC_FDRE                                                                           |                                             bd_43c9_microblaze_cmc_0_MB_FDRE_391 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[25].I_RET_ADDR_WB                                                                        |                           bd_43c9_microblaze_cmc_0_MB_LUT6_2__parameterized5_392 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[25].MUXCY_XOR_I                                                                          |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_393 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[25].WB_PC_FDRE                                                                           |                                             bd_43c9_microblaze_cmc_0_MB_FDRE_394 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[26].I_RET_ADDR_WB                                                                        |                           bd_43c9_microblaze_cmc_0_MB_LUT6_2__parameterized5_395 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[26].MUXCY_XOR_I                                                                          |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_396 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[26].WB_PC_FDRE                                                                           |                                             bd_43c9_microblaze_cmc_0_MB_FDRE_397 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[27].I_RET_ADDR_WB                                                                        |                           bd_43c9_microblaze_cmc_0_MB_LUT6_2__parameterized5_398 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[27].MUXCY_XOR_I                                                                          |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_399 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[27].WB_PC_FDRE                                                                           |                                             bd_43c9_microblaze_cmc_0_MB_FDRE_400 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[28].I_RET_ADDR_WB                                                                        |                           bd_43c9_microblaze_cmc_0_MB_LUT6_2__parameterized5_401 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[28].MUXCY_XOR_I                                                                          |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_402 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[28].WB_PC_FDRE                                                                           |                                             bd_43c9_microblaze_cmc_0_MB_FDRE_403 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[29].I_RET_ADDR_WB                                                                        |                           bd_43c9_microblaze_cmc_0_MB_LUT6_2__parameterized5_404 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[29].MUXCY_XOR_I                                                                          |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_405 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[29].WB_PC_FDRE                                                                           |                                             bd_43c9_microblaze_cmc_0_MB_FDRE_406 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[2].I_RET_ADDR_WB                                                                         |                           bd_43c9_microblaze_cmc_0_MB_LUT6_2__parameterized5_407 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[2].MUXCY_XOR_I                                                                           |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_408 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[2].WB_PC_FDRE                                                                            |                                             bd_43c9_microblaze_cmc_0_MB_FDRE_409 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[30].I_RET_ADDR_WB                                                                        |                           bd_43c9_microblaze_cmc_0_MB_LUT6_2__parameterized5_410 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[30].MUXCY_XOR_I                                                                          |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_411 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[30].WB_PC_FDRE                                                                           |                                             bd_43c9_microblaze_cmc_0_MB_FDRE_412 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[31].I_RET_ADDR_WB                                                                        |                           bd_43c9_microblaze_cmc_0_MB_LUT6_2__parameterized5_413 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[31].MUXCY_XOR_I                                                                          |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_414 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[31].WB_PC_FDRE                                                                           |                                             bd_43c9_microblaze_cmc_0_MB_FDRE_415 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[3].I_RET_ADDR_WB                                                                         |                           bd_43c9_microblaze_cmc_0_MB_LUT6_2__parameterized5_416 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[3].MUXCY_XOR_I                                                                           |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_417 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[3].WB_PC_FDRE                                                                            |                                             bd_43c9_microblaze_cmc_0_MB_FDRE_418 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[4].I_RET_ADDR_WB                                                                         |                           bd_43c9_microblaze_cmc_0_MB_LUT6_2__parameterized5_419 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[4].MUXCY_XOR_I                                                                           |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_420 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[4].WB_PC_FDRE                                                                            |                                             bd_43c9_microblaze_cmc_0_MB_FDRE_421 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[5].I_RET_ADDR_WB                                                                         |                           bd_43c9_microblaze_cmc_0_MB_LUT6_2__parameterized5_422 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[5].MUXCY_XOR_I                                                                           |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_423 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[5].WB_PC_FDRE                                                                            |                                             bd_43c9_microblaze_cmc_0_MB_FDRE_424 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[6].I_RET_ADDR_WB                                                                         |                           bd_43c9_microblaze_cmc_0_MB_LUT6_2__parameterized5_425 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[6].MUXCY_XOR_I                                                                           |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_426 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[6].WB_PC_FDRE                                                                            |                                             bd_43c9_microblaze_cmc_0_MB_FDRE_427 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[7].I_RET_ADDR_WB                                                                         |                           bd_43c9_microblaze_cmc_0_MB_LUT6_2__parameterized5_428 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[7].MUXCY_XOR_I                                                                           |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_429 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[7].WB_PC_FDRE                                                                            |                                             bd_43c9_microblaze_cmc_0_MB_FDRE_430 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[8].I_RET_ADDR_WB                                                                         |                           bd_43c9_microblaze_cmc_0_MB_LUT6_2__parameterized5_431 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[8].MUXCY_XOR_I                                                                           |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_432 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[8].WB_PC_FDRE                                                                            |                                             bd_43c9_microblaze_cmc_0_MB_FDRE_433 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[9].I_RET_ADDR_WB                                                                         |                           bd_43c9_microblaze_cmc_0_MB_LUT6_2__parameterized5_434 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[9].MUXCY_XOR_I                                                                           |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_435 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA_LUT6.Gen_Ret_Addr[9].WB_PC_FDRE                                                                            |                                             bd_43c9_microblaze_cmc_0_MB_FDRE_436 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                         msr_reg_i                                                                                                               |                                             bd_43c9_microblaze_cmc_0_msr_reg_gti |          5 |          5 |       0 |    0 |     13 |      0 |      0 |    0 |          0 |
|                           (msr_reg_i)                                                                                                           |                                             bd_43c9_microblaze_cmc_0_msr_reg_gti |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           MEM_MSR_Bits[25].Using_FDR.MSR_I                                                                                      |                                              bd_43c9_microblaze_cmc_0_MB_FDR_329 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           MEM_MSR_Bits[27].Using_FDR.MSR_I                                                                                      |                                              bd_43c9_microblaze_cmc_0_MB_FDR_330 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           MEM_MSR_Bits[28].Using_FDR.MSR_I                                                                                      |                                              bd_43c9_microblaze_cmc_0_MB_FDR_331 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           MEM_MSR_Bits[29].Using_FDR.MSR_I                                                                                      |                                              bd_43c9_microblaze_cmc_0_MB_FDR_332 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           MEM_MSR_Bits[30].Using_FDR.MSR_I                                                                                      |                                              bd_43c9_microblaze_cmc_0_MB_FDR_333 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           OF_EX_MSR_Bits[25].Using_FDR.MSR_ex_I                                                                                 |                                              bd_43c9_microblaze_cmc_0_MB_FDR_334 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           OF_EX_MSR_Bits[27].Using_FDR.MSR_ex_I                                                                                 |                                              bd_43c9_microblaze_cmc_0_MB_FDR_335 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           OF_EX_MSR_Bits[28].Using_FDR.MSR_ex_I                                                                                 |                                              bd_43c9_microblaze_cmc_0_MB_FDR_336 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           OF_EX_MSR_Bits[28].Using_FDR.MSR_of_I                                                                                 |                                              bd_43c9_microblaze_cmc_0_MB_FDR_337 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           OF_EX_MSR_Bits[29].Using_FDR.MSR_ex_I                                                                                 |                                              bd_43c9_microblaze_cmc_0_MB_FDR_338 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           OF_EX_MSR_Bits[30].Using_FDR.MSR_ex_I                                                                                 |                                              bd_43c9_microblaze_cmc_0_MB_FDR_339 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           OF_EX_MSR_Bits[30].Using_FDR.MSR_of_I                                                                                 |                                              bd_43c9_microblaze_cmc_0_MB_FDR_340 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                       Decode_I                                                                                                                  |                                              bd_43c9_microblaze_cmc_0_Decode_gti |        844 |        803 |       0 |   41 |    354 |      0 |      0 |    0 |          0 |
|                         (Decode_I)                                                                                                              |                                              bd_43c9_microblaze_cmc_0_Decode_gti |        196 |        196 |       0 |    0 |    155 |      0 |      0 |    0 |          0 |
|                         PC_Module_I                                                                                                             |                                           bd_43c9_microblaze_cmc_0_PC_Module_gti |        106 |         90 |       0 |   16 |    128 |      0 |      0 |    0 |          0 |
|                           (PC_Module_I)                                                                                                         |                                           bd_43c9_microblaze_cmc_0_PC_Module_gti |         16 |          0 |       0 |   16 |     96 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[0].Gen_Instr_DFF                                                                             |                                              bd_43c9_microblaze_cmc_0_MB_FDR_234 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[0].PC_Mux_MUXF7                                                                              |                                            bd_43c9_microblaze_cmc_0_MB_MUXF7_235 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[10].Gen_Instr_DFF                                                                            |                                              bd_43c9_microblaze_cmc_0_MB_FDR_236 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[10].PC_Mux_MUXF7                                                                             |                                            bd_43c9_microblaze_cmc_0_MB_MUXF7_237 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[11].Gen_Instr_DFF                                                                            |                                              bd_43c9_microblaze_cmc_0_MB_FDR_238 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[11].PC_Mux_MUXF7                                                                             |                                            bd_43c9_microblaze_cmc_0_MB_MUXF7_239 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[12].Gen_Instr_DFF                                                                            |                                              bd_43c9_microblaze_cmc_0_MB_FDR_240 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[12].PC_Mux_MUXF7                                                                             |                                            bd_43c9_microblaze_cmc_0_MB_MUXF7_241 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[13].Gen_Instr_DFF                                                                            |                                              bd_43c9_microblaze_cmc_0_MB_FDR_242 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[13].PC_Mux_MUXF7                                                                             |                                            bd_43c9_microblaze_cmc_0_MB_MUXF7_243 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[14].Gen_Instr_DFF                                                                            |                                              bd_43c9_microblaze_cmc_0_MB_FDR_244 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[14].PC_Mux_MUXF7                                                                             |                                            bd_43c9_microblaze_cmc_0_MB_MUXF7_245 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[15].Gen_Instr_DFF                                                                            |                                              bd_43c9_microblaze_cmc_0_MB_FDR_246 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[15].PC_Mux_MUXF7                                                                             |                                            bd_43c9_microblaze_cmc_0_MB_MUXF7_247 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[16].Gen_Instr_DFF                                                                            |                                              bd_43c9_microblaze_cmc_0_MB_FDR_248 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[16].PC_Mux_MUXF7                                                                             |                                            bd_43c9_microblaze_cmc_0_MB_MUXF7_249 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[17].Gen_Instr_DFF                                                                            |                                              bd_43c9_microblaze_cmc_0_MB_FDR_250 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[17].PC_Mux_MUXF7                                                                             |                                            bd_43c9_microblaze_cmc_0_MB_MUXF7_251 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[18].Gen_Instr_DFF                                                                            |                                              bd_43c9_microblaze_cmc_0_MB_FDR_252 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[18].PC_Mux_MUXF7                                                                             |                                            bd_43c9_microblaze_cmc_0_MB_MUXF7_253 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[19].Gen_Instr_DFF                                                                            |                                              bd_43c9_microblaze_cmc_0_MB_FDR_254 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[19].PC_Mux_MUXF7                                                                             |                                            bd_43c9_microblaze_cmc_0_MB_MUXF7_255 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[1].Gen_Instr_DFF                                                                             |                                              bd_43c9_microblaze_cmc_0_MB_FDR_256 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[1].PC_Mux_MUXF7                                                                              |                                            bd_43c9_microblaze_cmc_0_MB_MUXF7_257 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[20].Gen_Instr_DFF                                                                            |                                              bd_43c9_microblaze_cmc_0_MB_FDR_258 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[20].PC_Mux_MUXF7                                                                             |                                            bd_43c9_microblaze_cmc_0_MB_MUXF7_259 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[21].Gen_Instr_DFF                                                                            |                                              bd_43c9_microblaze_cmc_0_MB_FDR_260 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[21].PC_Mux_MUXF7                                                                             |                                            bd_43c9_microblaze_cmc_0_MB_MUXF7_261 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[22].Gen_Instr_DFF                                                                            |                                              bd_43c9_microblaze_cmc_0_MB_FDR_262 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[22].PC_Mux_MUXF7                                                                             |                                            bd_43c9_microblaze_cmc_0_MB_MUXF7_263 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[23].Gen_Instr_DFF                                                                            |                                              bd_43c9_microblaze_cmc_0_MB_FDR_264 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[23].PC_Mux_MUXF7                                                                             |                                            bd_43c9_microblaze_cmc_0_MB_MUXF7_265 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[24].Gen_Instr_DFF                                                                            |                                              bd_43c9_microblaze_cmc_0_MB_FDR_266 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[24].PC_Mux_MUXF7                                                                             |                                            bd_43c9_microblaze_cmc_0_MB_MUXF7_267 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[25].Gen_Instr_DFF                                                                            |                                              bd_43c9_microblaze_cmc_0_MB_FDR_268 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[25].PC_Mux_MUXF7                                                                             |                                            bd_43c9_microblaze_cmc_0_MB_MUXF7_269 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[26].Gen_Instr_DFF                                                                            |                                              bd_43c9_microblaze_cmc_0_MB_FDR_270 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[26].PC_Mux_MUXF7                                                                             |                                            bd_43c9_microblaze_cmc_0_MB_MUXF7_271 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[27].Gen_Instr_DFF                                                                            |                                              bd_43c9_microblaze_cmc_0_MB_FDR_272 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[27].PC_Mux_MUXF7                                                                             |                                            bd_43c9_microblaze_cmc_0_MB_MUXF7_273 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[28].Gen_Instr_DFF                                                                            |                                              bd_43c9_microblaze_cmc_0_MB_FDR_274 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[28].PC_Mux_MUXF7                                                                             |                                            bd_43c9_microblaze_cmc_0_MB_MUXF7_275 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[29].Gen_Instr_DFF                                                                            |                                              bd_43c9_microblaze_cmc_0_MB_FDR_276 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[29].PC_Mux_MUXF7                                                                             |                                            bd_43c9_microblaze_cmc_0_MB_MUXF7_277 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[2].Gen_Instr_DFF                                                                             |                                              bd_43c9_microblaze_cmc_0_MB_FDR_278 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[2].PC_Mux_MUXF7                                                                              |                                            bd_43c9_microblaze_cmc_0_MB_MUXF7_279 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[30].Gen_Instr_DFF                                                                            |                                              bd_43c9_microblaze_cmc_0_MB_FDR_280 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[30].PC_Mux_MUXF7                                                                             |                                            bd_43c9_microblaze_cmc_0_MB_MUXF7_281 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[31].Gen_Instr_DFF                                                                            |                                              bd_43c9_microblaze_cmc_0_MB_FDR_282 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[31].PC_Mux_MUXF7                                                                             |                                            bd_43c9_microblaze_cmc_0_MB_MUXF7_283 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[3].Gen_Instr_DFF                                                                             |                                              bd_43c9_microblaze_cmc_0_MB_FDR_284 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[3].PC_Mux_MUXF7                                                                              |                                            bd_43c9_microblaze_cmc_0_MB_MUXF7_285 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[4].Gen_Instr_DFF                                                                             |                                              bd_43c9_microblaze_cmc_0_MB_FDR_286 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[4].PC_Mux_MUXF7                                                                              |                                            bd_43c9_microblaze_cmc_0_MB_MUXF7_287 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[5].Gen_Instr_DFF                                                                             |                                              bd_43c9_microblaze_cmc_0_MB_FDR_288 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[5].PC_Mux_MUXF7                                                                              |                                            bd_43c9_microblaze_cmc_0_MB_MUXF7_289 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[6].Gen_Instr_DFF                                                                             |                                              bd_43c9_microblaze_cmc_0_MB_FDR_290 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[6].PC_Mux_MUXF7                                                                              |                                            bd_43c9_microblaze_cmc_0_MB_MUXF7_291 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[7].Gen_Instr_DFF                                                                             |                                              bd_43c9_microblaze_cmc_0_MB_FDR_292 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[7].PC_Mux_MUXF7                                                                              |                                            bd_43c9_microblaze_cmc_0_MB_MUXF7_293 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[8].Gen_Instr_DFF                                                                             |                                              bd_43c9_microblaze_cmc_0_MB_FDR_294 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[8].PC_Mux_MUXF7                                                                              |                                            bd_43c9_microblaze_cmc_0_MB_MUXF7_295 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[9].Gen_Instr_DFF                                                                             |                                              bd_43c9_microblaze_cmc_0_MB_FDR_296 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[9].PC_Mux_MUXF7                                                                              |                                            bd_43c9_microblaze_cmc_0_MB_MUXF7_297 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA.Incr_PC[0].MUXCY_XOR_I                                                                                     |                                          bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA.Incr_PC[10].MUXCY_XOR_I                                                                                    |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_298 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA.Incr_PC[11].MUXCY_XOR_I                                                                                    |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_299 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA.Incr_PC[12].MUXCY_XOR_I                                                                                    |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_300 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA.Incr_PC[13].MUXCY_XOR_I                                                                                    |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_301 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA.Incr_PC[14].MUXCY_XOR_I                                                                                    |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_302 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA.Incr_PC[15].MUXCY_XOR_I                                                                                    |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_303 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA.Incr_PC[16].MUXCY_XOR_I                                                                                    |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_304 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA.Incr_PC[17].MUXCY_XOR_I                                                                                    |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_305 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA.Incr_PC[18].MUXCY_XOR_I                                                                                    |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_306 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA.Incr_PC[19].MUXCY_XOR_I                                                                                    |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_307 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA.Incr_PC[1].MUXCY_XOR_I                                                                                     |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_308 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA.Incr_PC[20].MUXCY_XOR_I                                                                                    |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_309 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA.Incr_PC[21].MUXCY_XOR_I                                                                                    |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_310 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA.Incr_PC[22].MUXCY_XOR_I                                                                                    |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_311 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA.Incr_PC[23].MUXCY_XOR_I                                                                                    |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_312 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA.Incr_PC[24].MUXCY_XOR_I                                                                                    |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_313 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA.Incr_PC[25].MUXCY_XOR_I                                                                                    |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_314 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA.Incr_PC[26].MUXCY_XOR_I                                                                                    |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_315 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA.Incr_PC[27].MUXCY_XOR_I                                                                                    |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_316 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA.Incr_PC[28].MUXCY_XOR_I                                                                                    |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_317 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA.Incr_PC[29].MUXCY_XOR_I                                                                                    |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_318 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA.Incr_PC[2].MUXCY_XOR_I                                                                                     |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_319 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA.Incr_PC[3].MUXCY_XOR_I                                                                                     |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_320 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA.Incr_PC[4].MUXCY_XOR_I                                                                                     |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_321 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA.Incr_PC[5].MUXCY_XOR_I                                                                                     |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_322 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA.Incr_PC[6].MUXCY_XOR_I                                                                                     |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_323 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA.Incr_PC[7].MUXCY_XOR_I                                                                                     |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_324 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA.Incr_PC[8].MUXCY_XOR_I                                                                                     |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_325 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA.Incr_PC[9].MUXCY_XOR_I                                                                                     |                                      bd_43c9_microblaze_cmc_0_MB_MUXCY_XORCY_326 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                         PreFetch_Buffer_I1                                                                                                      |                                     bd_43c9_microblaze_cmc_0_PreFetch_Buffer_gti |        423 |        398 |       0 |   25 |     50 |      0 |      0 |    0 |          0 |
|                           (PreFetch_Buffer_I1)                                                                                                  |                                     bd_43c9_microblaze_cmc_0_PreFetch_Buffer_gti |         25 |          0 |       0 |   25 |      1 |      0 |      0 |    0 |          0 |
|                           Gen_Mux_Select_LUT6[1].Gen_Sel_DFF                                                                                    |                                              bd_43c9_microblaze_cmc_0_MB_FDR_140 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           Gen_Mux_Select_LUT6[1].Mux_Select_LUT6                                                                                |                                                 bd_43c9_microblaze_cmc_0_MB_LUT6 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Gen_Mux_Select_LUT6[2].Gen_Sel_DFF                                                                                    |                                              bd_43c9_microblaze_cmc_0_MB_FDR_141 |          3 |          3 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           Gen_Mux_Select_LUT6[2].Mux_Select_LUT6                                                                                |                                             bd_43c9_microblaze_cmc_0_MB_LUT6_142 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Gen_Mux_Select_LUT6[3].Gen_Sel_DFF                                                                                    |                                              bd_43c9_microblaze_cmc_0_MB_FDR_143 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           Gen_Mux_Select_LUT6[3].Mux_Select_LUT6                                                                                |                                             bd_43c9_microblaze_cmc_0_MB_LUT6_144 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Gen_Mux_Select_LUT6[4].Gen_Sel_DFF                                                                                    |                                              bd_43c9_microblaze_cmc_0_MB_FDR_145 |         42 |         42 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           Gen_Mux_Select_LUT6[4].Mux_Select_LUT6                                                                                |                                             bd_43c9_microblaze_cmc_0_MB_LUT6_146 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Mux_Select_Delayslot_LUT6                                                       |                                 bd_43c9_microblaze_cmc_0_MB_LUT6__parameterized2 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Sel_Mux_MUXF7                                                                   |                                                bd_43c9_microblaze_cmc_0_MB_MUXF7 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[0].Gen_Instr_DFF                                                                             |                                              bd_43c9_microblaze_cmc_0_MB_FDR_147 |          9 |          9 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[0].Instr_Mux_MUXF7                                                                           |                                            bd_43c9_microblaze_cmc_0_MB_MUXF7_148 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[10].Gen_Instr_DFF                                                                            |                                              bd_43c9_microblaze_cmc_0_MB_FDR_149 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[10].Instr_Mux_MUXF7                                                                          |                                            bd_43c9_microblaze_cmc_0_MB_MUXF7_150 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[11].Gen_Instr_DFF                                                                            |                                              bd_43c9_microblaze_cmc_0_MB_FDR_151 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[11].Instr_Mux_MUXF7                                                                          |                                            bd_43c9_microblaze_cmc_0_MB_MUXF7_152 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[12].Gen_Instr_DFF                                                                            |                                              bd_43c9_microblaze_cmc_0_MB_FDR_153 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[12].Instr_Mux_MUXF7                                                                          |                                            bd_43c9_microblaze_cmc_0_MB_MUXF7_154 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[13].Gen_Instr_DFF                                                                            |                                              bd_43c9_microblaze_cmc_0_MB_FDR_155 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[13].Instr_Mux_MUXF7                                                                          |                                            bd_43c9_microblaze_cmc_0_MB_MUXF7_156 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[14].Gen_Instr_DFF                                                                            |                                              bd_43c9_microblaze_cmc_0_MB_FDR_157 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[14].Instr_Mux_MUXF7                                                                          |                                            bd_43c9_microblaze_cmc_0_MB_MUXF7_158 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[15].Gen_Instr_DFF                                                                            |                                              bd_43c9_microblaze_cmc_0_MB_FDR_159 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[15].Instr_Mux_MUXF7                                                                          |                                            bd_43c9_microblaze_cmc_0_MB_MUXF7_160 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[16].Gen_Instr_DFF                                                                            |                                              bd_43c9_microblaze_cmc_0_MB_FDR_161 |          5 |          5 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[16].Instr_Mux_MUXF7                                                                          |                                            bd_43c9_microblaze_cmc_0_MB_MUXF7_162 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[17].Gen_Instr_DFF                                                                            |                                              bd_43c9_microblaze_cmc_0_MB_FDR_163 |          4 |          4 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[17].Instr_Mux_MUXF7                                                                          |                                            bd_43c9_microblaze_cmc_0_MB_MUXF7_164 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[18].Gen_Instr_DFF                                                                            |                                              bd_43c9_microblaze_cmc_0_MB_FDR_165 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[18].Instr_Mux_MUXF7                                                                          |                                            bd_43c9_microblaze_cmc_0_MB_MUXF7_166 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[19].Gen_Instr_DFF                                                                            |                                              bd_43c9_microblaze_cmc_0_MB_FDR_167 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[19].Instr_Mux_MUXF7                                                                          |                                            bd_43c9_microblaze_cmc_0_MB_MUXF7_168 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[1].Gen_Instr_DFF                                                                             |                                              bd_43c9_microblaze_cmc_0_MB_FDR_169 |          4 |          4 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[1].Instr_Mux_MUXF7                                                                           |                                            bd_43c9_microblaze_cmc_0_MB_MUXF7_170 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[20].Gen_Instr_DFF                                                                            |                                              bd_43c9_microblaze_cmc_0_MB_FDR_171 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[20].Instr_Mux_MUXF7                                                                          |                                            bd_43c9_microblaze_cmc_0_MB_MUXF7_172 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[21].Gen_Instr_DFF                                                                            |                                              bd_43c9_microblaze_cmc_0_MB_FDR_173 |          3 |          3 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[21].Instr_Mux_MUXF7                                                                          |                                            bd_43c9_microblaze_cmc_0_MB_MUXF7_174 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[22].Gen_Instr_DFF                                                                            |                                              bd_43c9_microblaze_cmc_0_MB_FDR_175 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[22].Instr_Mux_MUXF7                                                                          |                                            bd_43c9_microblaze_cmc_0_MB_MUXF7_176 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[23].Gen_Instr_DFF                                                                            |                                              bd_43c9_microblaze_cmc_0_MB_FDR_177 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[23].Instr_Mux_MUXF7                                                                          |                                            bd_43c9_microblaze_cmc_0_MB_MUXF7_178 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[24].Gen_Instr_DFF                                                                            |                                              bd_43c9_microblaze_cmc_0_MB_FDR_179 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[24].Instr_Mux_MUXF7                                                                          |                                            bd_43c9_microblaze_cmc_0_MB_MUXF7_180 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[25].Gen_Instr_DFF                                                                            |                                              bd_43c9_microblaze_cmc_0_MB_FDR_181 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[25].Instr_Mux_MUXF7                                                                          |                                            bd_43c9_microblaze_cmc_0_MB_MUXF7_182 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[26].Gen_Instr_DFF                                                                            |                                              bd_43c9_microblaze_cmc_0_MB_FDR_183 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[26].Instr_Mux_MUXF7                                                                          |                                            bd_43c9_microblaze_cmc_0_MB_MUXF7_184 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[27].Gen_Instr_DFF                                                                            |                                              bd_43c9_microblaze_cmc_0_MB_FDR_185 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[27].Instr_Mux_MUXF7                                                                          |                                            bd_43c9_microblaze_cmc_0_MB_MUXF7_186 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[28].Gen_Instr_DFF                                                                            |                                              bd_43c9_microblaze_cmc_0_MB_FDR_187 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[28].Instr_Mux_MUXF7                                                                          |                                            bd_43c9_microblaze_cmc_0_MB_MUXF7_188 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[29].Gen_Instr_DFF                                                                            |                                              bd_43c9_microblaze_cmc_0_MB_FDR_189 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[29].Instr_Mux_MUXF7                                                                          |                                            bd_43c9_microblaze_cmc_0_MB_MUXF7_190 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[2].Gen_Instr_DFF                                                                             |                                              bd_43c9_microblaze_cmc_0_MB_FDR_191 |          8 |          8 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[2].Instr_Mux_MUXF7                                                                           |                                            bd_43c9_microblaze_cmc_0_MB_MUXF7_192 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[30].Gen_Instr_DFF                                                                            |                                              bd_43c9_microblaze_cmc_0_MB_FDR_193 |          3 |          3 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[30].Instr_Mux_MUXF7                                                                          |                                            bd_43c9_microblaze_cmc_0_MB_MUXF7_194 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[31].Gen_Instr_DFF                                                                            |                                              bd_43c9_microblaze_cmc_0_MB_FDR_195 |          3 |          3 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[31].Instr_Mux_MUXF7                                                                          |                                            bd_43c9_microblaze_cmc_0_MB_MUXF7_196 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[32].Gen_Instr_DFF                                                                            |                                              bd_43c9_microblaze_cmc_0_MB_FDR_197 |          4 |          4 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[32].Instr_Mux_MUXF7                                                                          |                                            bd_43c9_microblaze_cmc_0_MB_MUXF7_198 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[33].Gen_Instr_DFF                                                                            |                                              bd_43c9_microblaze_cmc_0_MB_FDR_199 |         29 |         29 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[33].Instr_Mux_MUXF7                                                                          |                                            bd_43c9_microblaze_cmc_0_MB_MUXF7_200 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[34].Gen_Instr_DFF                                                                            |                                              bd_43c9_microblaze_cmc_0_MB_FDR_201 |         26 |         26 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[34].Instr_Mux_MUXF7                                                                          |                                            bd_43c9_microblaze_cmc_0_MB_MUXF7_202 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[35].Gen_Instr_DFF                                                                            |                                              bd_43c9_microblaze_cmc_0_MB_FDR_203 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[35].Instr_Mux_MUXF7                                                                          |                                            bd_43c9_microblaze_cmc_0_MB_MUXF7_204 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[36].Gen_Instr_DFF                                                                            |                                              bd_43c9_microblaze_cmc_0_MB_FDR_205 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[36].Instr_Mux_MUXF7                                                                          |                                            bd_43c9_microblaze_cmc_0_MB_MUXF7_206 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[37].Gen_Instr_DFF                                                                            |                                              bd_43c9_microblaze_cmc_0_MB_FDR_207 |          6 |          6 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[37].Instr_Mux_MUXF7                                                                          |                                            bd_43c9_microblaze_cmc_0_MB_MUXF7_208 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[38].Gen_Instr_DFF                                                                            |                                              bd_43c9_microblaze_cmc_0_MB_FDR_209 |         71 |         71 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[38].Instr_Mux_MUXF7                                                                          |                                            bd_43c9_microblaze_cmc_0_MB_MUXF7_210 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[39].Gen_Instr_DFF                                                                            |                                              bd_43c9_microblaze_cmc_0_MB_FDR_211 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[39].Instr_Mux_MUXF7                                                                          |                                            bd_43c9_microblaze_cmc_0_MB_MUXF7_212 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[3].Gen_Instr_DFF                                                                             |                                              bd_43c9_microblaze_cmc_0_MB_FDR_213 |         45 |         45 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[3].Instr_Mux_MUXF7                                                                           |                                            bd_43c9_microblaze_cmc_0_MB_MUXF7_214 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[40].Gen_Instr_DFF                                                                            |                                              bd_43c9_microblaze_cmc_0_MB_FDR_215 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[40].Instr_Mux_MUXF7                                                                          |                                            bd_43c9_microblaze_cmc_0_MB_MUXF7_216 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[41].Gen_Instr_DFF                                                                            |                                              bd_43c9_microblaze_cmc_0_MB_FDR_217 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[41].Instr_Mux_MUXF7                                                                          |                                            bd_43c9_microblaze_cmc_0_MB_MUXF7_218 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[42].Gen_Instr_DFF                                                                            |                                              bd_43c9_microblaze_cmc_0_MB_FDR_219 |          4 |          4 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7                                                                          |                                            bd_43c9_microblaze_cmc_0_MB_MUXF7_220 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[4].Gen_Instr_DFF                                                                             |                                              bd_43c9_microblaze_cmc_0_MB_FDR_221 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[4].Instr_Mux_MUXF7                                                                           |                                            bd_43c9_microblaze_cmc_0_MB_MUXF7_222 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[5].Gen_Instr_DFF                                                                             |                                              bd_43c9_microblaze_cmc_0_MB_FDR_223 |         16 |         16 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[5].Instr_Mux_MUXF7                                                                           |                                            bd_43c9_microblaze_cmc_0_MB_MUXF7_224 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[6].Gen_Instr_DFF                                                                             |                                              bd_43c9_microblaze_cmc_0_MB_FDR_225 |          6 |          6 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[6].Instr_Mux_MUXF7                                                                           |                                            bd_43c9_microblaze_cmc_0_MB_MUXF7_226 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[7].Gen_Instr_DFF                                                                             |                                              bd_43c9_microblaze_cmc_0_MB_FDR_227 |         59 |         59 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[7].Instr_Mux_MUXF7                                                                           |                                            bd_43c9_microblaze_cmc_0_MB_MUXF7_228 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[8].Gen_Instr_DFF                                                                             |                                              bd_43c9_microblaze_cmc_0_MB_FDR_229 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[8].Instr_Mux_MUXF7                                                                           |                                            bd_43c9_microblaze_cmc_0_MB_MUXF7_230 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[9].Gen_Instr_DFF                                                                             |                                              bd_43c9_microblaze_cmc_0_MB_FDR_231 |          4 |          4 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[9].Instr_Mux_MUXF7                                                                           |                                            bd_43c9_microblaze_cmc_0_MB_MUXF7_232 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Last_Sel_DFF                                                                                                          |                                                  bd_43c9_microblaze_cmc_0_MB_FDS |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                           Mux_Select_Empty_LUT6                                                                                                 |                                 bd_43c9_microblaze_cmc_0_MB_LUT6__parameterized4 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Mux_Select_OF_Valid_LUT6                                                                                              |                                 bd_43c9_microblaze_cmc_0_MB_LUT6__parameterized6 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           OF_Valid_DFF                                                                                                          |                                              bd_43c9_microblaze_cmc_0_MB_FDR_233 |          5 |          5 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                         Use_MuxCy[10].OF_Piperun_Stage                                                                                          |                                               bd_43c9_microblaze_cmc_0_carry_and |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           MUXCY_I                                                                                                               |                                            bd_43c9_microblaze_cmc_0_MB_MUXCY_139 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                         Use_MuxCy[11].OF_Piperun_Stage                                                                                          |                                            bd_43c9_microblaze_cmc_0_carry_and_83 |          8 |          8 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           MUXCY_I                                                                                                               |                                            bd_43c9_microblaze_cmc_0_MB_MUXCY_138 |          8 |          8 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                         Use_MuxCy[1].OF_Piperun_Stage                                                                                           |                                            bd_43c9_microblaze_cmc_0_carry_and_84 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           MUXCY_I                                                                                                               |                                            bd_43c9_microblaze_cmc_0_MB_MUXCY_137 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                         Use_MuxCy[2].OF_Piperun_Stage                                                                                           |                                            bd_43c9_microblaze_cmc_0_carry_and_85 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           MUXCY_I                                                                                                               |                                            bd_43c9_microblaze_cmc_0_MB_MUXCY_136 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                         Use_MuxCy[3].OF_Piperun_Stage                                                                                           |                                            bd_43c9_microblaze_cmc_0_carry_and_86 |          8 |          8 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           MUXCY_I                                                                                                               |                                            bd_43c9_microblaze_cmc_0_MB_MUXCY_135 |          8 |          8 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                         Use_MuxCy[4].OF_Piperun_Stage                                                                                           |                                            bd_43c9_microblaze_cmc_0_carry_and_87 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           MUXCY_I                                                                                                               |                                            bd_43c9_microblaze_cmc_0_MB_MUXCY_134 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                         Use_MuxCy[5].OF_Piperun_Stage                                                                                           |                                            bd_43c9_microblaze_cmc_0_carry_and_88 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           MUXCY_I                                                                                                               |                                            bd_43c9_microblaze_cmc_0_MB_MUXCY_133 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                         Use_MuxCy[6].OF_Piperun_Stage                                                                                           |                                            bd_43c9_microblaze_cmc_0_carry_and_89 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           MUXCY_I                                                                                                               |                                            bd_43c9_microblaze_cmc_0_MB_MUXCY_132 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                         Use_MuxCy[7].OF_Piperun_Stage                                                                                           |                                            bd_43c9_microblaze_cmc_0_carry_and_90 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           MUXCY_I                                                                                                               |                                            bd_43c9_microblaze_cmc_0_MB_MUXCY_131 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                         Use_MuxCy[8].OF_Piperun_Stage                                                                                           |                                            bd_43c9_microblaze_cmc_0_carry_and_91 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           MUXCY_I                                                                                                               |                                            bd_43c9_microblaze_cmc_0_MB_MUXCY_130 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                         Use_MuxCy[9].OF_Piperun_Stage                                                                                           |                                            bd_43c9_microblaze_cmc_0_carry_and_92 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           MUXCY_I                                                                                                               |                                            bd_43c9_microblaze_cmc_0_MB_MUXCY_129 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                         Using_FPGA.Gen_Bits[28].MEM_EX_Result_Inst                                                                              |                                              bd_43c9_microblaze_cmc_0_MB_FDRE_93 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                         Using_FPGA.Gen_Bits[30].MEM_EX_Result_Inst                                                                              |                                              bd_43c9_microblaze_cmc_0_MB_FDRE_94 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                         Using_FPGA.Gen_Bits[31].MEM_EX_Result_Inst                                                                              |                                              bd_43c9_microblaze_cmc_0_MB_FDRE_95 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                         Using_FPGA_2.ex_byte_access_i_Inst                                                                                      |                                              bd_43c9_microblaze_cmc_0_MB_FDRE_96 |         24 |         24 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                         Using_FPGA_2.ex_doublet_access_i_Inst                                                                                   |                                              bd_43c9_microblaze_cmc_0_MB_FDRE_97 |          4 |          4 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                         Using_FPGA_2.ex_is_load_instr_Inst                                                                                      |                                              bd_43c9_microblaze_cmc_0_MB_FDRE_98 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                         Using_FPGA_2.ex_is_lwx_instr_Inst                                                                                       |                                              bd_43c9_microblaze_cmc_0_MB_FDRE_99 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                         Using_FPGA_2.ex_is_swx_instr_Inst                                                                                       |                                             bd_43c9_microblaze_cmc_0_MB_FDRE_100 |          6 |          6 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                         Using_FPGA_2.ex_load_store_instr_Inst                                                                                   |                                             bd_43c9_microblaze_cmc_0_MB_FDRE_101 |          5 |          5 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                         Using_FPGA_2.ex_reverse_mem_access_inst                                                                                 |                                             bd_43c9_microblaze_cmc_0_MB_FDRE_102 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                         Using_FPGA_3.ex_clear_MSR_BIP_instr_Inst                                                                                |                                             bd_43c9_microblaze_cmc_0_MB_FDRE_103 |          5 |          5 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                         Using_FPGA_3.of_clear_MSR_BIP_hold_Inst                                                                                 |                                                  bd_43c9_microblaze_cmc_0_MB_FDR |          1 |          1 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                         Using_FPGA_4.of_read_ex_write_op1_conflict_INST1                                                                        |                                 bd_43c9_microblaze_cmc_0_MB_LUT6__parameterized8 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                         Using_FPGA_4.of_read_ex_write_op1_conflict_INST2                                                                        |                                bd_43c9_microblaze_cmc_0_MB_LUT6__parameterized10 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                         Using_FPGA_4.of_read_ex_write_op2_conflict_INST1                                                                        |                             bd_43c9_microblaze_cmc_0_MB_LUT6__parameterized8_104 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                         Using_FPGA_4.of_read_ex_write_op2_conflict_INST2                                                                        |                            bd_43c9_microblaze_cmc_0_MB_LUT6__parameterized10_105 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                         Using_FPGA_4.of_read_ex_write_op3_conflict_INST1                                                                        |                             bd_43c9_microblaze_cmc_0_MB_LUT6__parameterized8_106 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                         Using_FPGA_4.of_read_ex_write_op3_conflict_INST2                                                                        |                            bd_43c9_microblaze_cmc_0_MB_LUT6__parameterized10_107 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                         Using_FPGA_4.of_read_mem_write_op1_conflict_INST1                                                                       |                             bd_43c9_microblaze_cmc_0_MB_LUT6__parameterized8_108 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                         Using_FPGA_4.of_read_mem_write_op1_conflict_INST2                                                                       |                            bd_43c9_microblaze_cmc_0_MB_LUT6__parameterized10_109 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                         Using_FPGA_4.of_read_mem_write_op2_conflict_INST1                                                                       |                             bd_43c9_microblaze_cmc_0_MB_LUT6__parameterized8_110 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                         Using_FPGA_4.of_read_mem_write_op2_conflict_INST2                                                                       |                            bd_43c9_microblaze_cmc_0_MB_LUT6__parameterized10_111 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                         Using_FPGA_4.of_read_mem_write_op3_conflict_INST1                                                                       |                             bd_43c9_microblaze_cmc_0_MB_LUT6__parameterized8_112 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                         Using_FPGA_4.of_read_mem_write_op3_conflict_INST2                                                                       |                            bd_43c9_microblaze_cmc_0_MB_LUT6__parameterized10_113 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                         Using_PC_Incr_Dbg_or_Prot.if_pc_incr_carry_and_1                                                                        |                                           bd_43c9_microblaze_cmc_0_carry_and_114 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           MUXCY_I                                                                                                               |                                            bd_43c9_microblaze_cmc_0_MB_MUXCY_128 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                         if_pc_incr_carry_and_0                                                                                                  |                                           bd_43c9_microblaze_cmc_0_carry_and_115 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           MUXCY_I                                                                                                               |                                            bd_43c9_microblaze_cmc_0_MB_MUXCY_127 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                         if_pc_incr_carry_and_3                                                                                                  |                                           bd_43c9_microblaze_cmc_0_carry_and_116 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           MUXCY_I                                                                                                               |                                            bd_43c9_microblaze_cmc_0_MB_MUXCY_126 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                         jump_logic_I1                                                                                                           |                                              bd_43c9_microblaze_cmc_0_jump_logic |         27 |         27 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|                           (jump_logic_I1)                                                                                                       |                                              bd_43c9_microblaze_cmc_0_jump_logic |          1 |          1 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|                           MUXCY_JUMP_CARRY                                                                                                      |                                            bd_43c9_microblaze_cmc_0_MB_MUXCY_120 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           MUXCY_JUMP_CARRY2                                                                                                     |                                            bd_43c9_microblaze_cmc_0_MB_MUXCY_121 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           MUXCY_JUMP_CARRY3                                                                                                     |                                            bd_43c9_microblaze_cmc_0_MB_MUXCY_122 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           MUXCY_JUMP_CARRY4                                                                                                     |                                            bd_43c9_microblaze_cmc_0_MB_MUXCY_123 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           MUXCY_JUMP_CARRY5                                                                                                     |                                            bd_43c9_microblaze_cmc_0_MB_MUXCY_124 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           MUXCY_JUMP_CARRY6                                                                                                     |                                            bd_43c9_microblaze_cmc_0_MB_MUXCY_125 |         23 |         23 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                         mem_PipeRun_carry_and                                                                                                   |                                           bd_43c9_microblaze_cmc_0_carry_and_117 |          8 |          8 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           MUXCY_I                                                                                                               |                                            bd_43c9_microblaze_cmc_0_MB_MUXCY_119 |          8 |          8 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                         mem_wait_on_ready_N_carry_or                                                                                            |                                                bd_43c9_microblaze_cmc_0_carry_or |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           MUXCY_I                                                                                                               |                                            bd_43c9_microblaze_cmc_0_MB_MUXCY_118 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                       Use_DBUS.DAXI_Interface_I1                                                                                                |                                          bd_43c9_microblaze_cmc_0_DAXI_interface |         42 |         42 |       0 |    0 |     39 |      0 |      0 |    0 |          0 |
|                       Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1                                                                                  |                                              bd_43c9_microblaze_cmc_0_MB_AND2B1L |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                       Use_Debug_Logic.Master_Core.Debug_Perf                                                                                    |                                                   bd_43c9_microblaze_cmc_0_Debug |         20 |         20 |       0 |    0 |     39 |      0 |      0 |    0 |          0 |
|                         (Use_Debug_Logic.Master_Core.Debug_Perf)                                                                                |                                                   bd_43c9_microblaze_cmc_0_Debug |         15 |         15 |       0 |    0 |     25 |      0 |      0 |    0 |          0 |
|                         Serial_Dbg_Intf.sync_sample                                                                                             |                             bd_43c9_microblaze_cmc_0_mb_sync_vec__parameterized1 |          4 |          4 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|                           sync_bits[0].sync_bit                                                                                                 |                                          bd_43c9_microblaze_cmc_0_mb_sync_bit_72 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                           sync_bits[1].sync_bit                                                                                                 |                                          bd_43c9_microblaze_cmc_0_mb_sync_bit_73 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                           sync_bits[2].sync_bit                                                                                                 |                                          bd_43c9_microblaze_cmc_0_mb_sync_bit_74 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                           sync_bits[5].sync_bit                                                                                                 |                                          bd_43c9_microblaze_cmc_0_mb_sync_bit_77 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                           sync_bits[6].sync_bit                                                                                                 |                                          bd_43c9_microblaze_cmc_0_mb_sync_bit_78 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                           sync_bits[7].sync_bit                                                                                                 |                                          bd_43c9_microblaze_cmc_0_mb_sync_bit_79 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                           sync_bits[9].sync_bit                                                                                                 |                                          bd_43c9_microblaze_cmc_0_mb_sync_bit_81 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                         Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I                                                    |                                             bd_43c9_microblaze_cmc_0_address_hit |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           The_First_BreakPoints.MUXCY_Post                                                                                      |                                             bd_43c9_microblaze_cmc_0_MB_MUXCY_71 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                       instr_mux_I                                                                                                               |                                               bd_43c9_microblaze_cmc_0_instr_mux |         18 |         18 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                         Mux_LD.LD_inst                                                                                                          |                                                 bd_43c9_microblaze_cmc_0_mux_bus |         18 |         18 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Mux_Loop[0].I_MUX_LUT6                                                                                                |                               bd_43c9_microblaze_cmc_0_MB_LUT6_2__parameterized3 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Mux_Loop[10].I_MUX_LUT6                                                                                               |                            bd_43c9_microblaze_cmc_0_MB_LUT6_2__parameterized3_33 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Mux_Loop[11].I_MUX_LUT6                                                                                               |                            bd_43c9_microblaze_cmc_0_MB_LUT6_2__parameterized3_34 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Mux_Loop[12].I_MUX_LUT6                                                                                               |                            bd_43c9_microblaze_cmc_0_MB_LUT6_2__parameterized3_35 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Mux_Loop[13].I_MUX_LUT6                                                                                               |                            bd_43c9_microblaze_cmc_0_MB_LUT6_2__parameterized3_36 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Mux_Loop[14].I_MUX_LUT6                                                                                               |                            bd_43c9_microblaze_cmc_0_MB_LUT6_2__parameterized3_37 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Mux_Loop[15].I_MUX_LUT6                                                                                               |                            bd_43c9_microblaze_cmc_0_MB_LUT6_2__parameterized3_38 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Mux_Loop[1].I_MUX_LUT6                                                                                                |                            bd_43c9_microblaze_cmc_0_MB_LUT6_2__parameterized3_39 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Mux_Loop[2].I_MUX_LUT6                                                                                                |                            bd_43c9_microblaze_cmc_0_MB_LUT6_2__parameterized3_40 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Mux_Loop[3].I_MUX_LUT6                                                                                                |                            bd_43c9_microblaze_cmc_0_MB_LUT6_2__parameterized3_41 |          3 |          3 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Mux_Loop[4].I_MUX_LUT6                                                                                                |                            bd_43c9_microblaze_cmc_0_MB_LUT6_2__parameterized3_42 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Mux_Loop[5].I_MUX_LUT6                                                                                                |                            bd_43c9_microblaze_cmc_0_MB_LUT6_2__parameterized3_43 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Mux_Loop[6].I_MUX_LUT6                                                                                                |                            bd_43c9_microblaze_cmc_0_MB_LUT6_2__parameterized3_44 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Mux_Loop[7].I_MUX_LUT6                                                                                                |                            bd_43c9_microblaze_cmc_0_MB_LUT6_2__parameterized3_45 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Mux_Loop[8].I_MUX_LUT6                                                                                                |                            bd_43c9_microblaze_cmc_0_MB_LUT6_2__parameterized3_46 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                           Mux_Loop[9].I_MUX_LUT6                                                                                                |                            bd_43c9_microblaze_cmc_0_MB_LUT6_2__parameterized3_47 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                       read_data_mux_I                                                                                                           |                                           bd_43c9_microblaze_cmc_0_read_data_mux |         16 |         16 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     Reset_DFF                                                                                                                   |                                             bd_43c9_microblaze_cmc_0_mb_sync_bit |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                     Using_Async_Wakeup_0.Wakeup_DFF                                                                                             |                                           bd_43c9_microblaze_cmc_0_mb_sync_bit_0 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                     Using_Async_Wakeup_1.Wakeup_DFF                                                                                             |                                           bd_43c9_microblaze_cmc_0_mb_sync_bit_1 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                     Using_Streaming.Streaming_AXI_I                                                                                             |                                           bd_43c9_microblaze_cmc_0_Streaming_AXI |          0 |          0 |       0 |    0 |     39 |      0 |      0 |    0 |          0 |
|                       (Using_Streaming.Streaming_AXI_I)                                                                                         |                                           bd_43c9_microblaze_cmc_0_Streaming_AXI |          0 |          0 |       0 |    0 |     23 |      0 |      0 |    0 |          0 |
|                       Read_AXI_Performance.Gen_Bits[16].MEM_EX_Result_Inst                                                                      |                                               bd_43c9_microblaze_cmc_0_MB_FDRE_8 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                       Read_AXI_Performance.Gen_Bits[17].MEM_EX_Result_Inst                                                                      |                                               bd_43c9_microblaze_cmc_0_MB_FDRE_9 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                       Read_AXI_Performance.Gen_Bits[18].MEM_EX_Result_Inst                                                                      |                                              bd_43c9_microblaze_cmc_0_MB_FDRE_10 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                       Read_AXI_Performance.Gen_Bits[19].MEM_EX_Result_Inst                                                                      |                                              bd_43c9_microblaze_cmc_0_MB_FDRE_11 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                       Read_AXI_Performance.Gen_Bits[20].MEM_EX_Result_Inst                                                                      |                                              bd_43c9_microblaze_cmc_0_MB_FDRE_13 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                       Read_AXI_Performance.Gen_Bits[21].MEM_EX_Result_Inst                                                                      |                                              bd_43c9_microblaze_cmc_0_MB_FDRE_14 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                       Read_AXI_Performance.Gen_Bits[22].MEM_EX_Result_Inst                                                                      |                                              bd_43c9_microblaze_cmc_0_MB_FDRE_15 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                       Read_AXI_Performance.Gen_Bits[23].MEM_EX_Result_Inst                                                                      |                                              bd_43c9_microblaze_cmc_0_MB_FDRE_16 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                       Read_AXI_Performance.Gen_Bits[24].MEM_EX_Result_Inst                                                                      |                                              bd_43c9_microblaze_cmc_0_MB_FDRE_17 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                       Read_AXI_Performance.Gen_Bits[25].MEM_EX_Result_Inst                                                                      |                                              bd_43c9_microblaze_cmc_0_MB_FDRE_18 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                       Read_AXI_Performance.Gen_Bits[26].MEM_EX_Result_Inst                                                                      |                                              bd_43c9_microblaze_cmc_0_MB_FDRE_19 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                       Read_AXI_Performance.Gen_Bits[27].MEM_EX_Result_Inst                                                                      |                                              bd_43c9_microblaze_cmc_0_MB_FDRE_20 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                       Read_AXI_Performance.Gen_Bits[28].MEM_EX_Result_Inst                                                                      |                                              bd_43c9_microblaze_cmc_0_MB_FDRE_21 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                       Read_AXI_Performance.Gen_Bits[29].MEM_EX_Result_Inst                                                                      |                                              bd_43c9_microblaze_cmc_0_MB_FDRE_22 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                       Read_AXI_Performance.Gen_Bits[30].MEM_EX_Result_Inst                                                                      |                                              bd_43c9_microblaze_cmc_0_MB_FDRE_24 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                       Read_AXI_Performance.Gen_Bits[31].MEM_EX_Result_Inst                                                                      |                                              bd_43c9_microblaze_cmc_0_MB_FDRE_25 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|               microblaze_local_memory                                                                                                           |                 bd_fb99_shell_cmc_subsystem_0_microblaze_local_memory_imp_1DJ37Y |         45 |         43 |       0 |    2 |     30 |     32 |      0 |    0 |          0 |
|                 dlmb                                                                                                                            |                                                                   bd_43c9_dlmb_0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                   U0                                                                                                                            |                                                           bd_43c9_dlmb_0_lmb_v10 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                 ilmb                                                                                                                            |                                                                   bd_43c9_ilmb_0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                   U0                                                                                                                            |                                                           bd_43c9_ilmb_0_lmb_v10 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                 lmb_bram                                                                                                                        |                                                               bd_43c9_lmb_bram_0 |          7 |          5 |       0 |    2 |     10 |     32 |      0 |    0 |          0 |
|                   U0                                                                                                                            |                                            bd_43c9_lmb_bram_0_blk_mem_gen_v8_4_4 |          7 |          5 |       0 |    2 |     10 |     32 |      0 |    0 |          0 |
|                     inst_blk_mem_gen                                                                                                            |                                      bd_43c9_lmb_bram_0_blk_mem_gen_v8_4_4_synth |          7 |          5 |       0 |    2 |     10 |     32 |      0 |    0 |          0 |
|                       gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                                                                     |                                               bd_43c9_lmb_bram_0_blk_mem_gen_top |          7 |          5 |       0 |    2 |     10 |     32 |      0 |    0 |          0 |
|                         valid.cstr                                                                                                              |                                      bd_43c9_lmb_bram_0_blk_mem_gen_generic_cstr |          7 |          5 |       0 |    2 |     10 |     32 |      0 |    0 |          0 |
|                           ramloop[0].ram.r                                                                                                      |                                        bd_43c9_lmb_bram_0_blk_mem_gen_prim_width |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                             prim_noinit.ram                                                                                                     |                                      bd_43c9_lmb_bram_0_blk_mem_gen_prim_wrapper |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                           ramloop[10].ram.r                                                                                                     |                        bd_43c9_lmb_bram_0_blk_mem_gen_prim_width__parameterized9 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                             prim_noinit.ram                                                                                                     |                      bd_43c9_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized9 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                           ramloop[11].ram.r                                                                                                     |                       bd_43c9_lmb_bram_0_blk_mem_gen_prim_width__parameterized10 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                             prim_noinit.ram                                                                                                     |                     bd_43c9_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized10 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                           ramloop[12].ram.r                                                                                                     |                       bd_43c9_lmb_bram_0_blk_mem_gen_prim_width__parameterized11 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                             prim_noinit.ram                                                                                                     |                     bd_43c9_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized11 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                           ramloop[13].ram.r                                                                                                     |                       bd_43c9_lmb_bram_0_blk_mem_gen_prim_width__parameterized12 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                             prim_noinit.ram                                                                                                     |                     bd_43c9_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized12 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                           ramloop[14].ram.r                                                                                                     |                       bd_43c9_lmb_bram_0_blk_mem_gen_prim_width__parameterized13 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                             prim_noinit.ram                                                                                                     |                     bd_43c9_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized13 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                           ramloop[15].ram.r                                                                                                     |                       bd_43c9_lmb_bram_0_blk_mem_gen_prim_width__parameterized14 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                             prim_noinit.ram                                                                                                     |                     bd_43c9_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized14 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                           ramloop[16].ram.r                                                                                                     |                       bd_43c9_lmb_bram_0_blk_mem_gen_prim_width__parameterized15 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                             prim_noinit.ram                                                                                                     |                     bd_43c9_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized15 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                           ramloop[17].ram.r                                                                                                     |                       bd_43c9_lmb_bram_0_blk_mem_gen_prim_width__parameterized16 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                             prim_noinit.ram                                                                                                     |                     bd_43c9_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized16 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                           ramloop[18].ram.r                                                                                                     |                       bd_43c9_lmb_bram_0_blk_mem_gen_prim_width__parameterized17 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                             prim_noinit.ram                                                                                                     |                     bd_43c9_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized17 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                           ramloop[19].ram.r                                                                                                     |                       bd_43c9_lmb_bram_0_blk_mem_gen_prim_width__parameterized18 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                             prim_noinit.ram                                                                                                     |                     bd_43c9_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized18 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                           ramloop[1].ram.r                                                                                                      |                        bd_43c9_lmb_bram_0_blk_mem_gen_prim_width__parameterized0 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                             prim_noinit.ram                                                                                                     |                      bd_43c9_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized0 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                           ramloop[20].ram.r                                                                                                     |                       bd_43c9_lmb_bram_0_blk_mem_gen_prim_width__parameterized19 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                             prim_noinit.ram                                                                                                     |                     bd_43c9_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized19 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                           ramloop[21].ram.r                                                                                                     |                       bd_43c9_lmb_bram_0_blk_mem_gen_prim_width__parameterized20 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                             prim_noinit.ram                                                                                                     |                     bd_43c9_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized20 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                           ramloop[22].ram.r                                                                                                     |                       bd_43c9_lmb_bram_0_blk_mem_gen_prim_width__parameterized21 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                             prim_noinit.ram                                                                                                     |                     bd_43c9_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized21 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                           ramloop[23].ram.r                                                                                                     |                       bd_43c9_lmb_bram_0_blk_mem_gen_prim_width__parameterized22 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                             prim_noinit.ram                                                                                                     |                     bd_43c9_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized22 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                           ramloop[24].ram.r                                                                                                     |                       bd_43c9_lmb_bram_0_blk_mem_gen_prim_width__parameterized23 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                             prim_noinit.ram                                                                                                     |                     bd_43c9_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized23 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                           ramloop[25].ram.r                                                                                                     |                       bd_43c9_lmb_bram_0_blk_mem_gen_prim_width__parameterized24 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                             prim_noinit.ram                                                                                                     |                     bd_43c9_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized24 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                           ramloop[26].ram.r                                                                                                     |                       bd_43c9_lmb_bram_0_blk_mem_gen_prim_width__parameterized25 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                             prim_noinit.ram                                                                                                     |                     bd_43c9_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized25 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                           ramloop[27].ram.r                                                                                                     |                       bd_43c9_lmb_bram_0_blk_mem_gen_prim_width__parameterized26 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                             prim_noinit.ram                                                                                                     |                     bd_43c9_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized26 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                           ramloop[28].ram.r                                                                                                     |                       bd_43c9_lmb_bram_0_blk_mem_gen_prim_width__parameterized27 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                             prim_noinit.ram                                                                                                     |                     bd_43c9_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized27 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                           ramloop[29].ram.r                                                                                                     |                       bd_43c9_lmb_bram_0_blk_mem_gen_prim_width__parameterized28 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                             prim_noinit.ram                                                                                                     |                     bd_43c9_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized28 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                           ramloop[2].ram.r                                                                                                      |                        bd_43c9_lmb_bram_0_blk_mem_gen_prim_width__parameterized1 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                             prim_noinit.ram                                                                                                     |                      bd_43c9_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized1 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                           ramloop[30].ram.r                                                                                                     |                       bd_43c9_lmb_bram_0_blk_mem_gen_prim_width__parameterized29 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                             prim_noinit.ram                                                                                                     |                     bd_43c9_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized29 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                           ramloop[31].ram.r                                                                                                     |                       bd_43c9_lmb_bram_0_blk_mem_gen_prim_width__parameterized30 |          7 |          5 |       0 |    2 |     10 |      1 |      0 |    0 |          0 |
|                             (ramloop[31].ram.r)                                                                                                 |                       bd_43c9_lmb_bram_0_blk_mem_gen_prim_width__parameterized30 |          4 |          2 |       0 |    2 |     10 |      0 |      0 |    0 |          0 |
|                             prim_noinit.ram                                                                                                     |                     bd_43c9_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized30 |          3 |          3 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                           ramloop[3].ram.r                                                                                                      |                        bd_43c9_lmb_bram_0_blk_mem_gen_prim_width__parameterized2 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                             prim_noinit.ram                                                                                                     |                      bd_43c9_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized2 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                           ramloop[4].ram.r                                                                                                      |                        bd_43c9_lmb_bram_0_blk_mem_gen_prim_width__parameterized3 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                             prim_noinit.ram                                                                                                     |                      bd_43c9_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized3 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                           ramloop[5].ram.r                                                                                                      |                        bd_43c9_lmb_bram_0_blk_mem_gen_prim_width__parameterized4 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                             prim_noinit.ram                                                                                                     |                      bd_43c9_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized4 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                           ramloop[6].ram.r                                                                                                      |                        bd_43c9_lmb_bram_0_blk_mem_gen_prim_width__parameterized5 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                             prim_noinit.ram                                                                                                     |                      bd_43c9_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized5 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                           ramloop[7].ram.r                                                                                                      |                        bd_43c9_lmb_bram_0_blk_mem_gen_prim_width__parameterized6 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                             prim_noinit.ram                                                                                                     |                      bd_43c9_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized6 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                           ramloop[8].ram.r                                                                                                      |                        bd_43c9_lmb_bram_0_blk_mem_gen_prim_width__parameterized7 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                             prim_noinit.ram                                                                                                     |                      bd_43c9_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized7 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                           ramloop[9].ram.r                                                                                                      |                        bd_43c9_lmb_bram_0_blk_mem_gen_prim_width__parameterized8 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                             prim_noinit.ram                                                                                                     |                      bd_43c9_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized8 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                 lmb_bram_if_cntlr                                                                                                               |                                                      bd_43c9_lmb_bram_if_cntlr_0 |         38 |         38 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|                   U0                                                                                                                            |                                    bd_43c9_lmb_bram_if_cntlr_0_lmb_bram_if_cntlr |         38 |         38 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|                     (U0)                                                                                                                        |                                    bd_43c9_lmb_bram_if_cntlr_0_lmb_bram_if_cntlr |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|                     lmb_mux_I                                                                                                                   |                                              bd_43c9_lmb_bram_if_cntlr_0_lmb_mux |         38 |         38 |       0 |    0 |     18 |      0 |      0 |    0 |          0 |
|               msp432_bsl_crc_gen                                                                                                                |                                                     bd_43c9_msp432_bsl_crc_gen_0 |         17 |         17 |       0 |    0 |     19 |      0 |      0 |    0 |          0 |
|                 inst                                                                                                                            |               bd_43c9_msp432_bsl_crc_gen_0_shell_utils_msp432_bsl_crc_gen_v1_0_0 |         17 |         17 |       0 |    0 |     19 |      0 |      0 |    0 |          0 |
|               psreset_cmc                                                                                                                       |                                                            bd_43c9_psreset_cmc_0 |         14 |         13 |       0 |    1 |     33 |      0 |      0 |    0 |          0 |
|                 U0                                                                                                                              |                                             bd_43c9_psreset_cmc_0_proc_sys_reset |         14 |         13 |       0 |    1 |     33 |      0 |      0 |    0 |          0 |
|                   (U0)                                                                                                                          |                                             bd_43c9_psreset_cmc_0_proc_sys_reset |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   EXT_LPF                                                                                                                       |                                                        bd_43c9_psreset_cmc_0_lpf |          2 |          1 |       0 |    1 |     11 |      0 |      0 |    0 |          0 |
|                     (EXT_LPF)                                                                                                                   |                                                        bd_43c9_psreset_cmc_0_lpf |          2 |          1 |       0 |    1 |      3 |      0 |      0 |    0 |          0 |
|                     ACTIVE_LOW_AUX.ACT_LO_AUX                                                                                                   |                                                   bd_43c9_psreset_cmc_0_cdc_sync |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                     ACTIVE_LOW_EXT.ACT_LO_EXT                                                                                                   |                                                 bd_43c9_psreset_cmc_0_cdc_sync_0 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|                   SEQ                                                                                                                           |                                               bd_43c9_psreset_cmc_0_sequence_psr |         12 |         12 |       0 |    0 |     18 |      0 |      0 |    0 |          0 |
|                     (SEQ)                                                                                                                       |                                               bd_43c9_psreset_cmc_0_sequence_psr |          8 |          8 |       0 |    0 |     12 |      0 |      0 |    0 |          0 |
|                     SEQ_COUNTER                                                                                                                 |                                                    bd_43c9_psreset_cmc_0_upcnt_n |          4 |          4 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|               qsfp_gpio_hierarchy                                                                                                               |                     bd_fb99_shell_cmc_subsystem_0_qsfp_gpio_hierarchy_imp_HVJBXI |         95 |         95 |       0 |    0 |    182 |      0 |      0 |    0 |          0 |
|                 (qsfp_gpio_hierarchy)                                                                                                           |                     bd_fb99_shell_cmc_subsystem_0_qsfp_gpio_hierarchy_imp_HVJBXI |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                 axi_gpio_qsfp                                                                                                                   |                                                          bd_43c9_axi_gpio_qsfp_0 |         95 |         95 |       0 |    0 |    182 |      0 |      0 |    0 |          0 |
|                   U0                                                                                                                            |                                                 bd_43c9_axi_gpio_qsfp_0_axi_gpio |         95 |         95 |       0 |    0 |    182 |      0 |      0 |    0 |          0 |
|                     (U0)                                                                                                                        |                                                 bd_43c9_axi_gpio_qsfp_0_axi_gpio |          0 |          0 |       0 |    0 |     13 |      0 |      0 |    0 |          0 |
|                     AXI_LITE_IPIF_I                                                                                                             |                                            bd_43c9_axi_gpio_qsfp_0_axi_lite_ipif |         57 |         57 |       0 |    0 |     52 |      0 |      0 |    0 |          0 |
|                       I_SLAVE_ATTACHMENT                                                                                                        |                                         bd_43c9_axi_gpio_qsfp_0_slave_attachment |         57 |         57 |       0 |    0 |     52 |      0 |      0 |    0 |          0 |
|                         (I_SLAVE_ATTACHMENT)                                                                                                    |                                         bd_43c9_axi_gpio_qsfp_0_slave_attachment |         16 |         16 |       0 |    0 |     30 |      0 |      0 |    0 |          0 |
|                         I_DECODER                                                                                                               |                                          bd_43c9_axi_gpio_qsfp_0_address_decoder |         41 |         41 |       0 |    0 |     22 |      0 |      0 |    0 |          0 |
|                     INTR_CTRLR_GEN.INTERRUPT_CONTROL_I                                                                                          |                                        bd_43c9_axi_gpio_qsfp_0_interrupt_control |          5 |          5 |       0 |    0 |     13 |      0 |      0 |    0 |          0 |
|                     gpio_core_1                                                                                                                 |                                                bd_43c9_axi_gpio_qsfp_0_GPIO_Core |         33 |         33 |       0 |    0 |    104 |      0 |      0 |    0 |          0 |
|                       (gpio_core_1)                                                                                                             |                                                bd_43c9_axi_gpio_qsfp_0_GPIO_Core |         24 |         24 |       0 |    0 |     64 |      0 |      0 |    0 |          0 |
|                       Dual.INPUT_DOUBLE_REGS4                                                                                                   |                                                 bd_43c9_axi_gpio_qsfp_0_cdc_sync |          5 |          5 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|                       Dual.INPUT_DOUBLE_REGS5                                                                                                   |                                               bd_43c9_axi_gpio_qsfp_0_cdc_sync_0 |          4 |          4 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|                 concat_1                                                                                                                        |                                 bd_fb99_shell_cmc_subsystem_0_bd_43c9_concat_1_0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                 concat_2                                                                                                                        |                                 bd_fb99_shell_cmc_subsystem_0_bd_43c9_concat_2_0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|               reg_map_bram                                                                                                                      |                                                           bd_43c9_reg_map_bram_0 |          5 |          4 |       0 |    1 |      7 |      2 |      0 |    0 |          0 |
|                 U0                                                                                                                              |                                        bd_43c9_reg_map_bram_0_blk_mem_gen_v8_4_4 |          5 |          4 |       0 |    1 |      7 |      2 |      0 |    0 |          0 |
|                   inst_blk_mem_gen                                                                                                              |                                  bd_43c9_reg_map_bram_0_blk_mem_gen_v8_4_4_synth |          5 |          4 |       0 |    1 |      7 |      2 |      0 |    0 |          0 |
|                     gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                                                                       |                                           bd_43c9_reg_map_bram_0_blk_mem_gen_top |          5 |          4 |       0 |    1 |      7 |      2 |      0 |    0 |          0 |
|                       valid.cstr                                                                                                                |                                  bd_43c9_reg_map_bram_0_blk_mem_gen_generic_cstr |          5 |          4 |       0 |    1 |      7 |      2 |      0 |    0 |          0 |
|                         ramloop[0].ram.r                                                                                                        |                                    bd_43c9_reg_map_bram_0_blk_mem_gen_prim_width |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                           prim_noinit.ram                                                                                                       |                                  bd_43c9_reg_map_bram_0_blk_mem_gen_prim_wrapper |          0 |          0 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|                         ramloop[1].ram.r                                                                                                        |                    bd_43c9_reg_map_bram_0_blk_mem_gen_prim_width__parameterized0 |          5 |          4 |       0 |    1 |      7 |      1 |      0 |    0 |          0 |
|                           (ramloop[1].ram.r)                                                                                                    |                    bd_43c9_reg_map_bram_0_blk_mem_gen_prim_width__parameterized0 |          2 |          1 |       0 |    1 |      7 |      0 |      0 |    0 |          0 |
|                           prim_noinit.ram                                                                                                       |                  bd_43c9_reg_map_bram_0_blk_mem_gen_prim_wrapper__parameterized0 |          3 |          3 |       0 |    0 |      0 |      1 |      0 |    0 |          0 |
|               reset_gen                                                                                                                         |                              bd_fb99_shell_cmc_subsystem_0_reset_gen_imp_1P693MG |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                 and_gate                                                                                                                        |                                                               bd_43c9_and_gate_0 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                 reset_inverter                                                                                                                  |                                                         bd_43c9_reset_inverter_0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|   core_inst                                                                                                                                     |                                                                        fpga_core |      65928 |      54236 |   11511 |  181 |  90641 |    260 |     16 |   44 |          0 |
|     (core_inst)                                                                                                                                 |                                                                        fpga_core |          2 |          2 |       0 |    0 |    109 |      0 |      0 |    0 |          0 |
|     core_inst                                                                                                                                   |                                                               mqnic_core_pcie_us |      65861 |      54169 |   11511 |  181 |  90156 |    260 |     16 |   44 |          0 |
|       core_pcie_inst                                                                                                                            |                                                                  mqnic_core_pcie |      57292 |      48280 |    8831 |  181 |  78269 |    260 |     16 |   44 |          0 |
|         core_inst                                                                                                                               |                                                                       mqnic_core |      43365 |      36211 |    6973 |  181 |  66044 |    258 |     16 |   44 |          0 |
|           (core_inst)                                                                                                                           |                                                                       mqnic_core |         28 |          0 |      28 |    0 |     46 |      0 |      0 |    0 |          0 |
|           app.app_block_inst                                                                                                                    |                                                                  mqnic_app_block |        850 |        850 |       0 |    0 |   1563 |      0 |      0 |    0 |          0 |
|             u_mqnic_app_if_ctrl                                                                                                                 |                                                                mqnic_app_if_ctrl |        169 |        169 |       0 |    0 |    219 |      0 |      0 |    0 |          0 |
|               (u_mqnic_app_if_ctrl)                                                                                                             |                                                                mqnic_app_if_ctrl |          0 |          0 |       0 |    0 |     98 |      0 |      0 |    0 |          0 |
|               axil_reg_if_inst                                                                                                                  |                                                      axil_reg_if__parameterized0 |        169 |        169 |       0 |    0 |    121 |      0 |      0 |    0 |          0 |
|                 axil_reg_if_rd_inst                                                                                                             |                                                   axil_reg_if_rd__parameterized0 |        154 |        154 |       0 |    0 |     61 |      0 |      0 |    0 |          0 |
|                 axil_reg_if_wr_inst                                                                                                             |                                                   axil_reg_if_wr__parameterized0 |         15 |         15 |       0 |    0 |     60 |      0 |      0 |    0 |          0 |
|             u_mqnic_app_if_data_proc_v1                                                                                                         |                                                        mqnic_app_if_data_proc_v1 |        681 |        681 |       0 |    0 |   1344 |      0 |      0 |    0 |          0 |
|           axil_crossbar_inst                                                                                                                    |                                                    axil_crossbar__parameterized0 |        254 |        250 |       4 |    0 |    414 |      0 |      0 |    0 |          0 |
|             (axil_crossbar_inst)                                                                                                                |                                                    axil_crossbar__parameterized0 |          4 |          4 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|             axil_crossbar_rd_inst                                                                                                               |                                                 axil_crossbar_rd__parameterized0 |         97 |         95 |       2 |    0 |    161 |      0 |      0 |    0 |          0 |
|               (axil_crossbar_rd_inst)                                                                                                           |                                                 axil_crossbar_rd__parameterized0 |         37 |         35 |       2 |    0 |     41 |      0 |      0 |    0 |          0 |
|               m_ifaces[0].a_arb_inst                                                                                                            |                                                      arbiter__parameterized0_195 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|               m_ifaces[0].reg_inst                                                                                                              |                                                 axil_register_rd__parameterized2 |          4 |          4 |       0 |    0 |     23 |      0 |      0 |    0 |          0 |
|               m_ifaces[1].a_arb_inst                                                                                                            |                                                      arbiter__parameterized0_196 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|               m_ifaces[1].reg_inst                                                                                                              |                                             axil_register_rd__parameterized2_197 |          4 |          4 |       0 |    0 |     23 |      0 |      0 |    0 |          0 |
|               s_ifaces[0].addr_inst                                                                                                             |                                               axil_crossbar_addr__parameterized3 |         11 |         11 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|               s_ifaces[0].reg_inst                                                                                                              |                                                 axil_register_rd__parameterized1 |         41 |         41 |       0 |    0 |     67 |      0 |      0 |    0 |          0 |
|             axil_crossbar_wr_inst                                                                                                               |                                                 axil_crossbar_wr__parameterized0 |        153 |        151 |       2 |    0 |    253 |      0 |      0 |    0 |          0 |
|               (axil_crossbar_wr_inst)                                                                                                           |                                                 axil_crossbar_wr__parameterized0 |         38 |         36 |       2 |    0 |     47 |      0 |      0 |    0 |          0 |
|               m_ifaces[0].a_arb_inst                                                                                                            |                                                      arbiter__parameterized0_192 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|               m_ifaces[0].reg_inst                                                                                                              |                                                 axil_register_wr__parameterized2 |         45 |         45 |       0 |    0 |     98 |      0 |      0 |    0 |          0 |
|               m_ifaces[1].a_arb_inst                                                                                                            |                                                      arbiter__parameterized0_193 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|               m_ifaces[1].reg_inst                                                                                                              |                                             axil_register_wr__parameterized2_194 |         46 |         46 |       0 |    0 |     98 |      0 |      0 |    0 |          0 |
|               s_ifaces[0].addr_inst                                                                                                             |                                               axil_crossbar_addr__parameterized1 |         14 |         14 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|               s_ifaces[0].reg_inst                                                                                                              |                                                 axil_register_wr__parameterized1 |          7 |          7 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           axil_csr_crossbar_inst                                                                                                                |                                                    axil_crossbar__parameterized1 |        487 |        487 |       0 |    0 |    583 |      0 |      0 |    0 |          0 |
|             axil_crossbar_rd_inst                                                                                                               |                                                 axil_crossbar_rd__parameterized1 |        251 |        251 |       0 |    0 |    277 |      0 |      0 |    0 |          0 |
|               (axil_crossbar_rd_inst)                                                                                                           |                                                 axil_crossbar_rd__parameterized1 |         58 |         58 |       0 |    0 |     73 |      0 |      0 |    0 |          0 |
|               m_ifaces[0].a_arb_inst                                                                                                            |                                                      arbiter__parameterized0_186 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               m_ifaces[0].reg_inst                                                                                                              |                                                 axil_register_rd__parameterized4 |          2 |          2 |       0 |    0 |     18 |      0 |      0 |    0 |          0 |
|               m_ifaces[1].a_arb_inst                                                                                                            |                                                      arbiter__parameterized0_187 |          5 |          5 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               m_ifaces[1].reg_inst                                                                                                              |                                             axil_register_rd__parameterized4_188 |          2 |          2 |       0 |    0 |     11 |      0 |      0 |    0 |          0 |
|               m_ifaces[2].a_arb_inst                                                                                                            |                                                      arbiter__parameterized0_189 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               m_ifaces[2].reg_inst                                                                                                              |                                             axil_register_rd__parameterized4_190 |          4 |          4 |       0 |    0 |     15 |      0 |      0 |    0 |          0 |
|               s_ifaces[0].addr_inst                                                                                                             |                                               axil_crossbar_addr__parameterized7 |          9 |          9 |       0 |    0 |      7 |      0 |      0 |    0 |          0 |
|               s_ifaces[0].reg_inst                                                                                                              |                                                 axil_register_rd__parameterized3 |         72 |         72 |       0 |    0 |     67 |      0 |      0 |    0 |          0 |
|               s_ifaces[1].addr_inst                                                                                                             |                                               axil_crossbar_addr__parameterized8 |         15 |         15 |       0 |    0 |      7 |      0 |      0 |    0 |          0 |
|               s_ifaces[1].reg_inst                                                                                                              |                                             axil_register_rd__parameterized3_191 |         78 |         78 |       0 |    0 |     67 |      0 |      0 |    0 |          0 |
|             axil_crossbar_wr_inst                                                                                                               |                                                 axil_crossbar_wr__parameterized1 |        236 |        236 |       0 |    0 |    306 |      0 |      0 |    0 |          0 |
|               (axil_crossbar_wr_inst)                                                                                                           |                                                 axil_crossbar_wr__parameterized1 |         59 |         59 |       0 |    0 |     90 |      0 |      0 |    0 |          0 |
|               m_ifaces[0].a_arb_inst                                                                                                            |                                                      arbiter__parameterized0_180 |          9 |          9 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               m_ifaces[0].reg_inst                                                                                                              |                                                 axil_register_wr__parameterized4 |         44 |         44 |       0 |    0 |     93 |      0 |      0 |    0 |          0 |
|               m_ifaces[1].a_arb_inst                                                                                                            |                                                      arbiter__parameterized0_181 |         10 |         10 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               m_ifaces[1].reg_inst                                                                                                              |                                             axil_register_wr__parameterized4_182 |         54 |         54 |       0 |    0 |     86 |      0 |      0 |    0 |          0 |
|               m_ifaces[2].a_arb_inst                                                                                                            |                                                      arbiter__parameterized0_183 |          8 |          8 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               m_ifaces[2].reg_inst                                                                                                              |                                             axil_register_wr__parameterized4_184 |          8 |          8 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|               s_ifaces[0].addr_inst                                                                                                             |                                               axil_crossbar_addr__parameterized5 |         15 |         15 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|               s_ifaces[0].reg_inst                                                                                                              |                                                 axil_register_wr__parameterized3 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|               s_ifaces[1].addr_inst                                                                                                             |                                               axil_crossbar_addr__parameterized6 |         17 |         17 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|               s_ifaces[1].reg_inst                                                                                                              |                                             axil_register_wr__parameterized3_185 |          8 |          8 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           axil_reg_if_inst                                                                                                                      |                                                                      axil_reg_if |        427 |        427 |       0 |    0 |    112 |      0 |      0 |    0 |          0 |
|             axil_reg_if_rd_inst                                                                                                                 |                                                               axil_reg_if_rd_178 |        356 |        356 |       0 |    0 |     54 |      0 |      0 |    0 |          0 |
|             axil_reg_if_wr_inst                                                                                                                 |                                                               axil_reg_if_wr_179 |         71 |         71 |       0 |    0 |     58 |      0 |      0 |    0 |          0 |
|           axis_stat_mux_inst                                                                                                                    |                                                     axis_arb_mux__parameterized0 |         48 |         48 |       0 |    0 |     95 |      0 |      0 |    0 |          0 |
|             (axis_stat_mux_inst)                                                                                                                |                                                     axis_arb_mux__parameterized0 |         43 |         43 |       0 |    0 |     94 |      0 |      0 |    0 |          0 |
|             arb_inst                                                                                                                            |                                                      arbiter__parameterized0_177 |          5 |          5 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           dma_if_mux.dma_if_mux_ctrl_inst                                                                                                       |                                                                       dma_if_mux |       1599 |       1517 |      82 |    0 |   2622 |      0 |      0 |    0 |          0 |
|             (dma_if_mux.dma_if_mux_ctrl_inst)                                                                                                   |                                                                       dma_if_mux |       1053 |       1053 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|             dma_if_mux_rd_inst                                                                                                                  |                                                                dma_if_mux_rd_169 |        252 |        248 |       4 |    0 |   2139 |      0 |      0 |    0 |          0 |
|               dma_if_desc_mux_inst                                                                                                              |                                                              dma_if_desc_mux_174 |        149 |        149 |       0 |    0 |    298 |      0 |      0 |    0 |          0 |
|                 (dma_if_desc_mux_inst)                                                                                                          |                                                              dma_if_desc_mux_174 |         66 |         66 |       0 |    0 |    294 |      0 |      0 |    0 |          0 |
|                 arb_inst                                                                                                                        |                                                                      arbiter_176 |         83 |         83 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               dma_ram_demux_inst                                                                                                                |                                                             dma_ram_demux_wr_175 |        103 |         99 |       4 |    0 |   1841 |      0 |      0 |    0 |          0 |
|             dma_if_mux_wr_inst                                                                                                                  |                                                                dma_if_mux_wr_170 |        300 |        222 |      78 |    0 |    483 |      0 |      0 |    0 |          0 |
|               (dma_if_mux_wr_inst)                                                                                                              |                                                                dma_if_mux_wr_170 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|               dma_if_desc_mux_inst                                                                                                              |                                                              dma_if_desc_mux_171 |        150 |        150 |       0 |    0 |    291 |      0 |      0 |    0 |          0 |
|                 (dma_if_desc_mux_inst)                                                                                                          |                                                              dma_if_desc_mux_171 |         73 |         73 |       0 |    0 |    287 |      0 |      0 |    0 |          0 |
|                 arb_inst                                                                                                                        |                                                                      arbiter_173 |         78 |         78 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               dma_ram_demux_inst                                                                                                                |                                                             dma_ram_demux_rd_172 |        148 |         70 |      78 |    0 |    192 |      0 |      0 |    0 |          0 |
|           dma_if_mux.dma_if_mux_data_inst                                                                                                       |                                                                    dma_if_mux_36 |       3562 |       2962 |     600 |    0 |   3896 |      0 |      0 |    0 |          0 |
|             (dma_if_mux.dma_if_mux_data_inst)                                                                                                   |                                                                    dma_if_mux_36 |       1995 |       1995 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|             dma_if_mux_rd_inst                                                                                                                  |                                                                    dma_if_mux_rd |        219 |        215 |       4 |    0 |   2298 |      0 |      0 |    0 |          0 |
|               dma_if_desc_mux_inst                                                                                                              |                                                              dma_if_desc_mux_167 |        117 |        117 |       0 |    0 |    422 |      0 |      0 |    0 |          0 |
|                 (dma_if_desc_mux_inst)                                                                                                          |                                                              dma_if_desc_mux_167 |          2 |          2 |       0 |    0 |    417 |      0 |      0 |    0 |          0 |
|                 arb_inst                                                                                                                        |                                                                      arbiter_168 |        115 |        115 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|               dma_ram_demux_inst                                                                                                                |                                                                 dma_ram_demux_wr |        102 |         98 |       4 |    0 |   1876 |      0 |      0 |    0 |          0 |
|             dma_if_mux_wr_inst                                                                                                                  |                                                                    dma_if_mux_wr |       1354 |        758 |     596 |    0 |   1598 |      0 |      0 |    0 |          0 |
|               dma_if_desc_mux_inst                                                                                                              |                                                                  dma_if_desc_mux |        117 |        117 |       0 |    0 |    422 |      0 |      0 |    0 |          0 |
|                 (dma_if_desc_mux_inst)                                                                                                          |                                                                  dma_if_desc_mux |          4 |          4 |       0 |    0 |    417 |      0 |      0 |    0 |          0 |
|                 arb_inst                                                                                                                        |                                                                      arbiter_166 |        114 |        114 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|               dma_ram_demux_inst                                                                                                                |                                                                 dma_ram_demux_rd |       1237 |        641 |     596 |    0 |   1176 |      0 |      0 |    0 |          0 |
|           dma_if_mux_inst                                                                                                                       |                                                       dma_if_mux__parameterized0 |       1682 |       1071 |     600 |   11 |   4376 |      0 |      0 |    0 |          0 |
|             dma_if_mux_rd_inst                                                                                                                  |                                                    dma_if_mux_rd__parameterized0 |        806 |        797 |       4 |    5 |   2815 |      0 |      0 |    0 |          0 |
|               dma_if_desc_mux_inst                                                                                                              |                                              dma_if_desc_mux__parameterized1_164 |        123 |        118 |       0 |    5 |    397 |      0 |      0 |    0 |          0 |
|                 (dma_if_desc_mux_inst)                                                                                                          |                                              dma_if_desc_mux__parameterized1_164 |         12 |          7 |       0 |    5 |    394 |      0 |      0 |    0 |          0 |
|                 arb_inst                                                                                                                        |                                                      arbiter__parameterized2_165 |        112 |        112 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|               dma_ram_demux_inst                                                                                                                |                                                 dma_ram_demux_wr__parameterized0 |        683 |        679 |       4 |    0 |   2418 |      0 |      0 |    0 |          0 |
|             dma_if_mux_wr_inst                                                                                                                  |                                                    dma_if_mux_wr__parameterized1 |        876 |        274 |     596 |    6 |   1561 |      0 |      0 |    0 |          0 |
|               dma_if_desc_mux_inst                                                                                                              |                                                  dma_if_desc_mux__parameterized1 |        174 |        168 |       0 |    6 |    399 |      0 |      0 |    0 |          0 |
|                 (dma_if_desc_mux_inst)                                                                                                          |                                                  dma_if_desc_mux__parameterized1 |         60 |         54 |       0 |    6 |    396 |      0 |      0 |    0 |          0 |
|                 arb_inst                                                                                                                        |                                                      arbiter__parameterized2_163 |        114 |        114 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|               dma_ram_demux_inst                                                                                                                |                                                 dma_ram_demux_rd__parameterized1 |        702 |        106 |     596 |    0 |   1162 |      0 |      0 |    0 |          0 |
|           iface[0].interface_inst                                                                                                               |                                                       mqnic_interface__xdcDup__1 |      14821 |      11914 |    2822 |   85 |  23549 |    129 |      8 |   22 |          0 |
|             (iface[0].interface_inst)                                                                                                           |                                                       mqnic_interface__xdcDup__1 |          0 |          0 |       0 |    0 |     54 |      0 |      0 |    0 |          0 |
|             axil_crossbar_inst                                                                                                                  |                                                                 axil_crossbar_71 |        801 |        789 |      12 |    0 |   1097 |      0 |      0 |    0 |          0 |
|               axil_crossbar_rd_inst                                                                                                             |                                                             axil_crossbar_rd_125 |        297 |        291 |       6 |    0 |    325 |      0 |      0 |    0 |          0 |
|                 (axil_crossbar_rd_inst)                                                                                                         |                                                             axil_crossbar_rd_125 |        107 |        101 |       6 |    0 |    122 |      0 |      0 |    0 |          0 |
|                 m_ifaces[0].a_arb_inst                                                                                                          |                                                      arbiter__parameterized1_145 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 m_ifaces[0].reg_inst                                                                                                            |                                             axil_register_rd__parameterized0_146 |          4 |          4 |       0 |    0 |     18 |      0 |      0 |    0 |          0 |
|                 m_ifaces[1].a_arb_inst                                                                                                          |                                                      arbiter__parameterized1_147 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 m_ifaces[1].reg_inst                                                                                                            |                                             axil_register_rd__parameterized0_148 |          3 |          3 |       0 |    0 |     18 |      0 |      0 |    0 |          0 |
|                 m_ifaces[2].a_arb_inst                                                                                                          |                                                      arbiter__parameterized1_149 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 m_ifaces[2].reg_inst                                                                                                            |                                             axil_register_rd__parameterized0_150 |          2 |          2 |       0 |    0 |     10 |      0 |      0 |    0 |          0 |
|                 m_ifaces[3].a_arb_inst                                                                                                          |                                                      arbiter__parameterized1_151 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 m_ifaces[3].reg_inst                                                                                                            |                                             axil_register_rd__parameterized0_152 |          4 |          4 |       0 |    0 |     10 |      0 |      0 |    0 |          0 |
|                 m_ifaces[4].a_arb_inst                                                                                                          |                                                      arbiter__parameterized1_153 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 m_ifaces[4].reg_inst                                                                                                            |                                             axil_register_rd__parameterized0_154 |         15 |         15 |       0 |    0 |     18 |      0 |      0 |    0 |          0 |
|                 m_ifaces[5].a_arb_inst                                                                                                          |                                                      arbiter__parameterized1_155 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 m_ifaces[5].reg_inst                                                                                                            |                                             axil_register_rd__parameterized0_156 |          6 |          6 |       0 |    0 |     18 |      0 |      0 |    0 |          0 |
|                 m_ifaces[6].a_arb_inst                                                                                                          |                                                      arbiter__parameterized1_157 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 m_ifaces[6].reg_inst                                                                                                            |                                             axil_register_rd__parameterized0_158 |          6 |          6 |       0 |    0 |     13 |      0 |      0 |    0 |          0 |
|                 m_ifaces[7].a_arb_inst                                                                                                          |                                                      arbiter__parameterized1_159 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 m_ifaces[7].reg_inst                                                                                                            |                                             axil_register_rd__parameterized0_160 |         12 |         12 |       0 |    0 |     15 |      0 |      0 |    0 |          0 |
|                 s_ifaces[0].addr_inst                                                                                                           |                                           axil_crossbar_addr__parameterized0_161 |         20 |         20 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                 s_ifaces[0].reg_inst                                                                                                            |                                                             axil_register_rd_162 |        118 |        118 |       0 |    0 |     67 |      0 |      0 |    0 |          0 |
|               axil_crossbar_wr_inst                                                                                                             |                                                             axil_crossbar_wr_126 |        504 |        498 |       6 |    0 |    772 |      0 |      0 |    0 |          0 |
|                 (axil_crossbar_wr_inst)                                                                                                         |                                                             axil_crossbar_wr_126 |        106 |        100 |       6 |    0 |    143 |      0 |      0 |    0 |          0 |
|                 m_ifaces[0].a_arb_inst                                                                                                          |                                                      arbiter__parameterized1_127 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 m_ifaces[0].reg_inst                                                                                                            |                                             axil_register_wr__parameterized0_128 |         45 |         45 |       0 |    0 |     93 |      0 |      0 |    0 |          0 |
|                 m_ifaces[1].a_arb_inst                                                                                                          |                                                      arbiter__parameterized1_129 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 m_ifaces[1].reg_inst                                                                                                            |                                             axil_register_wr__parameterized0_130 |         23 |         23 |       0 |    0 |     57 |      0 |      0 |    0 |          0 |
|                 m_ifaces[2].a_arb_inst                                                                                                          |                                                      arbiter__parameterized1_131 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 m_ifaces[2].reg_inst                                                                                                            |                                             axil_register_wr__parameterized0_132 |         40 |         40 |       0 |    0 |     77 |      0 |      0 |    0 |          0 |
|                 m_ifaces[3].a_arb_inst                                                                                                          |                                                      arbiter__parameterized1_133 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 m_ifaces[3].reg_inst                                                                                                            |                                             axil_register_wr__parameterized0_134 |         44 |         44 |       0 |    0 |     85 |      0 |      0 |    0 |          0 |
|                 m_ifaces[4].a_arb_inst                                                                                                          |                                                      arbiter__parameterized1_135 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 m_ifaces[4].reg_inst                                                                                                            |                                             axil_register_wr__parameterized0_136 |         59 |         59 |       0 |    0 |     93 |      0 |      0 |    0 |          0 |
|                 m_ifaces[5].a_arb_inst                                                                                                          |                                                      arbiter__parameterized1_137 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 m_ifaces[5].reg_inst                                                                                                            |                                             axil_register_wr__parameterized0_138 |         49 |         49 |       0 |    0 |     93 |      0 |      0 |    0 |          0 |
|                 m_ifaces[6].a_arb_inst                                                                                                          |                                                      arbiter__parameterized1_139 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 m_ifaces[6].reg_inst                                                                                                            |                                             axil_register_wr__parameterized0_140 |         49 |         49 |       0 |    0 |     88 |      0 |      0 |    0 |          0 |
|                 m_ifaces[7].a_arb_inst                                                                                                          |                                                      arbiter__parameterized1_141 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 m_ifaces[7].reg_inst                                                                                                            |                                             axil_register_wr__parameterized0_142 |         18 |         18 |       0 |    0 |     24 |      0 |      0 |    0 |          0 |
|                 s_ifaces[0].addr_inst                                                                                                           |                                                           axil_crossbar_addr_143 |         33 |         33 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|                 s_ifaces[0].reg_inst                                                                                                            |                                                             axil_register_wr_144 |         22 |         22 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|             axil_reg_if_inst                                                                                                                    |                                                                   axil_reg_if_72 |         86 |         86 |       0 |    0 |     83 |      0 |      0 |    0 |          0 |
|               axil_reg_if_rd_inst                                                                                                               |                                                               axil_reg_if_rd_123 |         68 |         68 |       0 |    0 |     43 |      0 |      0 |    0 |          0 |
|               axil_reg_if_wr_inst                                                                                                               |                                                               axil_reg_if_wr_124 |         18 |         18 |       0 |    0 |     40 |      0 |      0 |    0 |          0 |
|             cpl_op_mux_inst                                                                                                                     |                                                                    cpl_op_mux_73 |        221 |        221 |       0 |    0 |    524 |      0 |      0 |    0 |          0 |
|               (cpl_op_mux_inst)                                                                                                                 |                                                                    cpl_op_mux_73 |         76 |         76 |       0 |    0 |    518 |      0 |      0 |    0 |          0 |
|               arb_inst                                                                                                                          |                                                      arbiter__parameterized0_122 |        145 |        145 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|             cpl_write_inst                                                                                                                      |                                                     cpl_write__parameterized0_74 |        278 |        196 |      82 |    0 |    442 |      0 |      0 |    0 |          0 |
|             cq_eq_dma_if_mux_wr_inst                                                                                                            |                                                 dma_if_mux_wr__parameterized0_75 |        431 |        353 |      78 |    0 |    466 |      0 |      0 |    0 |          0 |
|               dma_if_desc_mux_inst                                                                                                              |                                              dma_if_desc_mux__parameterized0_119 |        214 |        214 |       0 |    0 |    278 |      0 |      0 |    0 |          0 |
|                 (dma_if_desc_mux_inst)                                                                                                          |                                              dma_if_desc_mux__parameterized0_119 |        141 |        141 |       0 |    0 |    275 |      0 |      0 |    0 |          0 |
|                 arb_inst                                                                                                                        |                                                      arbiter__parameterized2_121 |         73 |         73 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|               dma_ram_demux_inst                                                                                                                |                                             dma_ram_demux_rd__parameterized0_120 |        217 |        139 |      78 |    0 |    188 |      0 |      0 |    0 |          0 |
|             cqm_inst                                                                                                                            |                                             cpl_queue_manager__parameterized0_76 |        743 |        680 |      36 |   27 |    526 |      0 |      0 |    8 |          0 |
|             desc_fetch_inst                                                                                                                     |                                                                    desc_fetch_77 |        704 |        610 |      94 |    0 |    506 |     16 |      0 |    0 |          0 |
|               (desc_fetch_inst)                                                                                                                 |                                                                    desc_fetch_77 |        229 |        217 |      12 |    0 |    276 |      0 |      0 |    0 |          0 |
|               dma_client_axis_source_inst                                                                                                       |                                                       dma_client_axis_source_117 |        217 |        135 |      82 |    0 |    224 |      0 |      0 |    0 |          0 |
|               dma_psdpram_inst                                                                                                                  |                                                                  dma_psdpram_118 |        258 |        258 |       0 |    0 |      6 |     16 |      0 |    0 |          0 |
|             desc_op_mux_inst                                                                                                                    |                                                                   desc_op_mux_78 |        198 |        198 |       0 |    0 |    395 |      0 |      0 |    0 |          0 |
|               (desc_op_mux_inst)                                                                                                                |                                                                   desc_op_mux_78 |        165 |        165 |       0 |    0 |    391 |      0 |      0 |    0 |          0 |
|               arb_inst                                                                                                                          |                                                      arbiter__parameterized0_116 |         33 |         33 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             event_fifo                                                                                                                          |                                                     axis_fifo__parameterized2_79 |         26 |         26 |       0 |    0 |     24 |      1 |      0 |    0 |          0 |
|             event_queue_manager_inst                                                                                                            |                                                             cpl_queue_manager_80 |        618 |        578 |      32 |    8 |    436 |      2 |      0 |    0 |          0 |
|             event_write_inst                                                                                                                    |                                                                     cpl_write_81 |        172 |        156 |      16 |    0 |    228 |      0 |      0 |    0 |          0 |
|             interface_rx_inst                                                                                                                   |                                                            mqnic_interface_rx_82 |       2385 |       1502 |     878 |    5 |   2952 |     34 |      3 |    0 |          0 |
|               (interface_rx_inst)                                                                                                               |                                                            mqnic_interface_rx_82 |          6 |          6 |       0 |    0 |      7 |      0 |      0 |    0 |          0 |
|               dma_client_axis_sink_inst                                                                                                         |                                                         dma_client_axis_sink_109 |       1239 |        491 |     748 |    0 |   1459 |      0 |      0 |    0 |          0 |
|               dma_psdpram_rx_inst                                                                                                               |                                                  dma_psdpram__parameterized0_110 |          0 |          0 |       0 |    0 |      6 |     32 |      0 |    0 |          0 |
|               ingress_inst                                                                                                                      |                                                                mqnic_ingress_111 |        324 |        314 |      10 |    0 |    650 |      0 |      0 |    0 |          0 |
|                 rx_checksum_inst                                                                                                                |                                                                  rx_checksum_114 |        301 |        301 |       0 |    0 |    604 |      0 |      0 |    0 |          0 |
|                 rx_csum_fifo                                                                                                                    |                                                    axis_fifo__parameterized7_115 |         24 |         14 |      10 |    0 |     46 |      0 |      0 |    0 |          0 |
|               rx_desc_fifo                                                                                                                      |                                                    axis_fifo__parameterized3_112 |         48 |         48 |       0 |    0 |    121 |      2 |      1 |    0 |          0 |
|               rx_engine_inst                                                                                                                    |                                                                    rx_engine_113 |        769 |        644 |     120 |    5 |    709 |      0 |      2 |    0 |          0 |
|                 (rx_engine_inst)                                                                                                                |                                                                    rx_engine_113 |        707 |        587 |     120 |    0 |    628 |      0 |      0 |    0 |          0 |
|                 mqnic_rx_queue_map_inst                                                                                                         |                                                               mqnic_rx_queue_map |         62 |         57 |       0 |    5 |     81 |      0 |      2 |    0 |          0 |
|             interface_tx_inst                                                                                                                   |                                                            mqnic_interface_tx_83 |       4201 |       3617 |     584 |    0 |   3660 |     42 |      2 |    0 |          0 |
|               dma_client_axis_source_inst                                                                                                       |                                       dma_client_axis_source__parameterized0_100 |        886 |        536 |     350 |    0 |    759 |      0 |      0 |    0 |          0 |
|               dma_psdpram_tx_inst                                                                                                               |                                                  dma_psdpram__parameterized0_101 |        274 |        274 |       0 |    0 |      6 |     32 |      0 |    0 |          0 |
|               egress_inst                                                                                                                       |                                                                 mqnic_egress_102 |       2272 |       2228 |      44 |    0 |   2121 |      8 |      1 |    0 |          0 |
|                 (egress_inst)                                                                                                                   |                                                                 mqnic_egress_102 |          4 |          4 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                 tx_checksum_inst                                                                                                                |                                                                  tx_checksum_105 |       2190 |       2158 |      32 |    0 |   2073 |      8 |      1 |    0 |          0 |
|                   (tx_checksum_inst)                                                                                                            |                                                                  tx_checksum_105 |        817 |        817 |       0 |    0 |   1987 |      0 |      0 |    0 |          0 |
|                   csum_fifo                                                                                                                     |                                                    axis_fifo__parameterized6_107 |        158 |        126 |      32 |    0 |     66 |      0 |      0 |    0 |          0 |
|                   data_fifo                                                                                                                     |                                                    axis_fifo__parameterized5_108 |       1220 |       1220 |       0 |    0 |     20 |      8 |      1 |    0 |          0 |
|                 tx_csum_cmd_fifo                                                                                                                |                                                    axis_fifo__parameterized4_106 |         78 |         66 |      12 |    0 |     48 |      0 |      0 |    0 |          0 |
|               tx_desc_fifo                                                                                                                      |                                                    axis_fifo__parameterized3_103 |         79 |         79 |       0 |    0 |    120 |      2 |      1 |    0 |          0 |
|               tx_engine_inst                                                                                                                    |                                                                    tx_engine_104 |        707 |        517 |     190 |    0 |    654 |      0 |      0 |    0 |          0 |
|             irq_fifo                                                                                                                            |                                                     axis_fifo__parameterized1_84 |         37 |         21 |      16 |    0 |     30 |      0 |      0 |    0 |          0 |
|             port[0].port_inst                                                                                                                   |                                                            mqnic_port__xdcDup__1 |       1423 |        593 |     830 |    0 |   7182 |     17 |      2 |    0 |          0 |
|               (port[0].port_inst)                                                                                                               |                                                            mqnic_port__xdcDup__1 |         10 |         10 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|               port_rx_inst                                                                                                                      |                                                         mqnic_port_rx__xdcDup__1 |        497 |        103 |     394 |    0 |   3509 |      9 |      1 |    0 |          0 |
|                 rx_async_fifo_inst                                                                                                              |                               axis_async_fifo_adapter__parameterized0__xdcDup__1 |         77 |         77 |       0 |    0 |    105 |      9 |      1 |    0 |          0 |
|                   fifo_inst                                                                                                                     |                                       axis_async_fifo__parameterized1__xdcDup__1 |         77 |         77 |       0 |    0 |    105 |      9 |      1 |    0 |          0 |
|                 rx_pipeline_fifo_inst                                                                                                           |                                            axis_pipeline_fifo__parameterized1_99 |        420 |         26 |     394 |    0 |   3404 |      0 |      0 |    0 |          0 |
|               port_tx_inst                                                                                                                      |                                                         mqnic_port_tx__xdcDup__1 |        916 |        480 |     436 |    0 |   3653 |      8 |      1 |    0 |          0 |
|                 tx_async_fifo_inst                                                                                                              |                                               axis_async_fifo_adapter__xdcDup__1 |        409 |        409 |       0 |    0 |    102 |      8 |      1 |    0 |          0 |
|                   fifo_inst                                                                                                                     |                                       axis_async_fifo__parameterized0__xdcDup__1 |        409 |        409 |       0 |    0 |    102 |      8 |      1 |    0 |          0 |
|                 tx_cpl_fifo_inst                                                                                                                |                                                       axis_async_fifo__xdcDup__1 |         74 |         26 |      48 |    0 |    192 |      0 |      0 |    0 |          0 |
|                 tx_cpl_pipeline_fifo_inst                                                                                                       |                                                            axis_pipeline_fifo_97 |         60 |         18 |      42 |    0 |    352 |      0 |      0 |    0 |          0 |
|                 tx_pipeline_fifo_inst                                                                                                           |                                            axis_pipeline_fifo__parameterized0_98 |        373 |         27 |     346 |    0 |   3007 |      0 |      0 |    0 |          0 |
|             rx_fifo_inst                                                                                                                        |                                                                       rx_fifo_85 |        639 |        639 |       0 |    0 |   1947 |      0 |      0 |   10 |          0 |
|               fifo[0].fifo_inst                                                                                                                 |                                             axis_fifo_adapter__parameterized0_95 |        639 |        639 |       0 |    0 |   1947 |      0 |      0 |   10 |          0 |
|                 fifo_inst                                                                                                                       |                                                     axis_fifo__parameterized9_96 |        639 |        639 |       0 |    0 |   1947 |      0 |      0 |   10 |          0 |
|             rx_qm_inst                                                                                                                          |                                                 queue_manager__parameterized0_86 |        470 |        430 |      32 |    8 |    475 |      2 |      0 |    0 |          0 |
|             sched[0].scheduler_block                                                                                                            |                                                      mqnic_tx_scheduler_block_87 |        636 |        532 |      96 |    8 |    339 |      7 |      0 |    0 |          0 |
|               (sched[0].scheduler_block)                                                                                                        |                                                      mqnic_tx_scheduler_block_87 |          2 |          2 |       0 |    0 |     18 |      0 |      0 |    0 |          0 |
|               tx_scheduler_inst                                                                                                                 |                                                               tx_scheduler_rr_92 |        634 |        530 |      96 |    8 |    321 |      7 |      0 |    0 |          0 |
|                 (tx_scheduler_inst)                                                                                                             |                                                               tx_scheduler_rr_92 |        282 |        242 |      32 |    8 |    241 |      4 |      0 |    0 |          0 |
|                 doorbell_fifo                                                                                                                   |                                                                     axis_fifo_93 |        275 |        211 |      64 |    0 |     46 |      0 |      0 |    0 |          0 |
|                 rr_fifo                                                                                                                         |                                                     axis_fifo__parameterized0_94 |         85 |         85 |       0 |    0 |     34 |      3 |      0 |    0 |          0 |
|             tx_fifo_inst                                                                                                                        |                                                                       tx_fifo_88 |         51 |         51 |       0 |    0 |   1818 |      8 |      1 |    0 |          0 |
|               fifo[0].fifo_inst                                                                                                                 |                                                             axis_fifo_adapter_90 |         51 |         51 |       0 |    0 |   1818 |      8 |      1 |    0 |          0 |
|                 fifo_inst                                                                                                                       |                                                     axis_fifo__parameterized8_91 |         51 |         51 |       0 |    0 |   1818 |      8 |      1 |    0 |          0 |
|             tx_qm_inst                                                                                                                          |                                                                 queue_manager_89 |        715 |        650 |      36 |   29 |    365 |      0 |      0 |    4 |          0 |
|           iface[0].port[0].ptp.rx_ptp_cdc_inst                                                                                                  |                                                         ptp_clock_cdc__xdcDup__1 |        775 |        775 |       0 |    0 |    791 |      0 |      0 |    0 |          0 |
|           iface[0].port[0].ptp.tx_ptp_cdc_inst                                                                                                  |                                                         ptp_clock_cdc__xdcDup__2 |        773 |        773 |       0 |    0 |    791 |      0 |      0 |    0 |          0 |
|           iface[1].interface_inst                                                                                                               |                                                                  mqnic_interface |      14791 |      11888 |    2818 |   85 |  23441 |    129 |      8 |   21 |          0 |
|             (iface[1].interface_inst)                                                                                                           |                                                                  mqnic_interface |          0 |          0 |       0 |    0 |     54 |      0 |      0 |    0 |          0 |
|             axil_crossbar_inst                                                                                                                  |                                                                    axil_crossbar |        884 |        872 |      12 |    0 |   1097 |      0 |      0 |    0 |          0 |
|               axil_crossbar_rd_inst                                                                                                             |                                                                 axil_crossbar_rd |        332 |        326 |       6 |    0 |    325 |      0 |      0 |    0 |          0 |
|                 (axil_crossbar_rd_inst)                                                                                                         |                                                                 axil_crossbar_rd |        107 |        101 |       6 |    0 |    122 |      0 |      0 |    0 |          0 |
|                 m_ifaces[0].a_arb_inst                                                                                                          |                                                       arbiter__parameterized1_56 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 m_ifaces[0].reg_inst                                                                                                            |                                                 axil_register_rd__parameterized0 |         23 |         23 |       0 |    0 |     18 |      0 |      0 |    0 |          0 |
|                 m_ifaces[1].a_arb_inst                                                                                                          |                                                       arbiter__parameterized1_57 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 m_ifaces[1].reg_inst                                                                                                            |                                              axil_register_rd__parameterized0_58 |          3 |          3 |       0 |    0 |     18 |      0 |      0 |    0 |          0 |
|                 m_ifaces[2].a_arb_inst                                                                                                          |                                                       arbiter__parameterized1_59 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 m_ifaces[2].reg_inst                                                                                                            |                                              axil_register_rd__parameterized0_60 |          2 |          2 |       0 |    0 |     10 |      0 |      0 |    0 |          0 |
|                 m_ifaces[3].a_arb_inst                                                                                                          |                                                       arbiter__parameterized1_61 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 m_ifaces[3].reg_inst                                                                                                            |                                              axil_register_rd__parameterized0_62 |          4 |          4 |       0 |    0 |     10 |      0 |      0 |    0 |          0 |
|                 m_ifaces[4].a_arb_inst                                                                                                          |                                                       arbiter__parameterized1_63 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 m_ifaces[4].reg_inst                                                                                                            |                                              axil_register_rd__parameterized0_64 |         15 |         15 |       0 |    0 |     18 |      0 |      0 |    0 |          0 |
|                 m_ifaces[5].a_arb_inst                                                                                                          |                                                       arbiter__parameterized1_65 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 m_ifaces[5].reg_inst                                                                                                            |                                              axil_register_rd__parameterized0_66 |          6 |          6 |       0 |    0 |     18 |      0 |      0 |    0 |          0 |
|                 m_ifaces[6].a_arb_inst                                                                                                          |                                                       arbiter__parameterized1_67 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 m_ifaces[6].reg_inst                                                                                                            |                                              axil_register_rd__parameterized0_68 |          6 |          6 |       0 |    0 |     13 |      0 |      0 |    0 |          0 |
|                 m_ifaces[7].a_arb_inst                                                                                                          |                                                       arbiter__parameterized1_69 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 m_ifaces[7].reg_inst                                                                                                            |                                              axil_register_rd__parameterized0_70 |         12 |         12 |       0 |    0 |     15 |      0 |      0 |    0 |          0 |
|                 s_ifaces[0].addr_inst                                                                                                           |                                               axil_crossbar_addr__parameterized0 |         20 |         20 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|                 s_ifaces[0].reg_inst                                                                                                            |                                                                 axil_register_rd |        134 |        134 |       0 |    0 |     67 |      0 |      0 |    0 |          0 |
|               axil_crossbar_wr_inst                                                                                                             |                                                                 axil_crossbar_wr |        552 |        546 |       6 |    0 |    772 |      0 |      0 |    0 |          0 |
|                 (axil_crossbar_wr_inst)                                                                                                         |                                                                 axil_crossbar_wr |        106 |        100 |       6 |    0 |    143 |      0 |      0 |    0 |          0 |
|                 m_ifaces[0].a_arb_inst                                                                                                          |                                                          arbiter__parameterized1 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 m_ifaces[0].reg_inst                                                                                                            |                                                 axil_register_wr__parameterized0 |         94 |         94 |       0 |    0 |     93 |      0 |      0 |    0 |          0 |
|                 m_ifaces[1].a_arb_inst                                                                                                          |                                                       arbiter__parameterized1_42 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 m_ifaces[1].reg_inst                                                                                                            |                                              axil_register_wr__parameterized0_43 |         23 |         23 |       0 |    0 |     57 |      0 |      0 |    0 |          0 |
|                 m_ifaces[2].a_arb_inst                                                                                                          |                                                       arbiter__parameterized1_44 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 m_ifaces[2].reg_inst                                                                                                            |                                              axil_register_wr__parameterized0_45 |         40 |         40 |       0 |    0 |     77 |      0 |      0 |    0 |          0 |
|                 m_ifaces[3].a_arb_inst                                                                                                          |                                                       arbiter__parameterized1_46 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 m_ifaces[3].reg_inst                                                                                                            |                                              axil_register_wr__parameterized0_47 |         44 |         44 |       0 |    0 |     85 |      0 |      0 |    0 |          0 |
|                 m_ifaces[4].a_arb_inst                                                                                                          |                                                       arbiter__parameterized1_48 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 m_ifaces[4].reg_inst                                                                                                            |                                              axil_register_wr__parameterized0_49 |         59 |         59 |       0 |    0 |     93 |      0 |      0 |    0 |          0 |
|                 m_ifaces[5].a_arb_inst                                                                                                          |                                                       arbiter__parameterized1_50 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 m_ifaces[5].reg_inst                                                                                                            |                                              axil_register_wr__parameterized0_51 |         49 |         49 |       0 |    0 |     93 |      0 |      0 |    0 |          0 |
|                 m_ifaces[6].a_arb_inst                                                                                                          |                                                       arbiter__parameterized1_52 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 m_ifaces[6].reg_inst                                                                                                            |                                              axil_register_wr__parameterized0_53 |         49 |         49 |       0 |    0 |     88 |      0 |      0 |    0 |          0 |
|                 m_ifaces[7].a_arb_inst                                                                                                          |                                                       arbiter__parameterized1_54 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|                 m_ifaces[7].reg_inst                                                                                                            |                                              axil_register_wr__parameterized0_55 |         18 |         18 |       0 |    0 |     24 |      0 |      0 |    0 |          0 |
|                 s_ifaces[0].addr_inst                                                                                                           |                                                               axil_crossbar_addr |         33 |         33 |       0 |    0 |      9 |      0 |      0 |    0 |          0 |
|                 s_ifaces[0].reg_inst                                                                                                            |                                                                 axil_register_wr |         21 |         21 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|             axil_reg_if_inst                                                                                                                    |                                                                   axil_reg_if_37 |         87 |         87 |       0 |    0 |     83 |      0 |      0 |    0 |          0 |
|               axil_reg_if_rd_inst                                                                                                               |                                                                   axil_reg_if_rd |         68 |         68 |       0 |    0 |     43 |      0 |      0 |    0 |          0 |
|               axil_reg_if_wr_inst                                                                                                               |                                                                   axil_reg_if_wr |         19 |         19 |       0 |    0 |     40 |      0 |      0 |    0 |          0 |
|             cpl_op_mux_inst                                                                                                                     |                                                                       cpl_op_mux |        220 |        220 |       0 |    0 |    524 |      0 |      0 |    0 |          0 |
|               (cpl_op_mux_inst)                                                                                                                 |                                                                       cpl_op_mux |         76 |         76 |       0 |    0 |    518 |      0 |      0 |    0 |          0 |
|               arb_inst                                                                                                                          |                                                       arbiter__parameterized0_41 |        144 |        144 |       0 |    0 |      6 |      0 |      0 |    0 |          0 |
|             cpl_write_inst                                                                                                                      |                                                        cpl_write__parameterized0 |        278 |        196 |      82 |    0 |    442 |      0 |      0 |    0 |          0 |
|             cq_eq_dma_if_mux_wr_inst                                                                                                            |                                                    dma_if_mux_wr__parameterized0 |        296 |        218 |      78 |    0 |    461 |      0 |      0 |    0 |          0 |
|               dma_if_desc_mux_inst                                                                                                              |                                                  dma_if_desc_mux__parameterized0 |         78 |         78 |       0 |    0 |    273 |      0 |      0 |    0 |          0 |
|                 (dma_if_desc_mux_inst)                                                                                                          |                                                  dma_if_desc_mux__parameterized0 |          5 |          5 |       0 |    0 |    270 |      0 |      0 |    0 |          0 |
|                 arb_inst                                                                                                                        |                                                          arbiter__parameterized2 |         73 |         73 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|               dma_ram_demux_inst                                                                                                                |                                                 dma_ram_demux_rd__parameterized0 |        218 |        140 |      78 |    0 |    188 |      0 |      0 |    0 |          0 |
|             cqm_inst                                                                                                                            |                                                cpl_queue_manager__parameterized0 |        732 |        669 |      36 |   27 |    510 |      0 |      0 |    8 |          0 |
|             desc_fetch_inst                                                                                                                     |                                                                       desc_fetch |        705 |        611 |      94 |    0 |    506 |     16 |      0 |    0 |          0 |
|               (desc_fetch_inst)                                                                                                                 |                                                                       desc_fetch |        231 |        219 |      12 |    0 |    276 |      0 |      0 |    0 |          0 |
|               dma_client_axis_source_inst                                                                                                       |                                                           dma_client_axis_source |        216 |        134 |      82 |    0 |    224 |      0 |      0 |    0 |          0 |
|               dma_psdpram_inst                                                                                                                  |                                                                      dma_psdpram |        258 |        258 |       0 |    0 |      6 |     16 |      0 |    0 |          0 |
|             desc_op_mux_inst                                                                                                                    |                                                                      desc_op_mux |        200 |        200 |       0 |    0 |    395 |      0 |      0 |    0 |          0 |
|               (desc_op_mux_inst)                                                                                                                |                                                                      desc_op_mux |        167 |        167 |       0 |    0 |    391 |      0 |      0 |    0 |          0 |
|               arb_inst                                                                                                                          |                                                       arbiter__parameterized0_40 |         33 |         33 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             event_fifo                                                                                                                          |                                                        axis_fifo__parameterized2 |         26 |         26 |       0 |    0 |     24 |      1 |      0 |    0 |          0 |
|             event_queue_manager_inst                                                                                                            |                                                                cpl_queue_manager |        619 |        579 |      32 |    8 |    436 |      2 |      0 |    0 |          0 |
|             event_write_inst                                                                                                                    |                                                                        cpl_write |        172 |        156 |      16 |    0 |    228 |      0 |      0 |    0 |          0 |
|             interface_rx_inst                                                                                                                   |                                                               mqnic_interface_rx |       2401 |       1514 |     882 |    5 |   2951 |     34 |      3 |    0 |          0 |
|               (interface_rx_inst)                                                                                                               |                                                               mqnic_interface_rx |          6 |          6 |       0 |    0 |      7 |      0 |      0 |    0 |          0 |
|               dma_client_axis_sink_inst                                                                                                         |                                                             dma_client_axis_sink |       1253 |        501 |     752 |    0 |   1458 |      0 |      0 |    0 |          0 |
|               dma_psdpram_rx_inst                                                                                                               |                                                   dma_psdpram__parameterized0_38 |          0 |          0 |       0 |    0 |      6 |     32 |      0 |    0 |          0 |
|               ingress_inst                                                                                                                      |                                                                    mqnic_ingress |        327 |        317 |      10 |    0 |    650 |      0 |      0 |    0 |          0 |
|                 rx_checksum_inst                                                                                                                |                                                                      rx_checksum |        302 |        302 |       0 |    0 |    604 |      0 |      0 |    0 |          0 |
|                 rx_csum_fifo                                                                                                                    |                                                        axis_fifo__parameterized7 |         25 |         15 |      10 |    0 |     46 |      0 |      0 |    0 |          0 |
|               rx_desc_fifo                                                                                                                      |                                                     axis_fifo__parameterized3_39 |         49 |         49 |       0 |    0 |    121 |      2 |      1 |    0 |          0 |
|               rx_engine_inst                                                                                                                    |                                                                        rx_engine |        768 |        643 |     120 |    5 |    709 |      0 |      2 |    0 |          0 |
|                 (rx_engine_inst)                                                                                                                |                                                                        rx_engine |        706 |        586 |     120 |    0 |    628 |      0 |      0 |    0 |          0 |
|                 mqnic_rx_queue_map_inst                                                                                                         |                                                            mqnic_rx_queue_map__2 |         62 |         57 |       0 |    5 |     81 |      0 |      2 |    0 |          0 |
|             interface_tx_inst                                                                                                                   |                                                               mqnic_interface_tx |       4214 |       3630 |     584 |    0 |   3659 |     42 |      2 |    0 |          0 |
|               dma_client_axis_source_inst                                                                                                       |                                           dma_client_axis_source__parameterized0 |        898 |        548 |     350 |    0 |    759 |      0 |      0 |    0 |          0 |
|               dma_psdpram_tx_inst                                                                                                               |                                                      dma_psdpram__parameterized0 |        274 |        274 |       0 |    0 |      6 |     32 |      0 |    0 |          0 |
|               egress_inst                                                                                                                       |                                                                     mqnic_egress |       2274 |       2230 |      44 |    0 |   2120 |      8 |      1 |    0 |          0 |
|                 (egress_inst)                                                                                                                   |                                                                     mqnic_egress |          4 |          4 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                 tx_checksum_inst                                                                                                                |                                                                      tx_checksum |       2192 |       2160 |      32 |    0 |   2072 |      8 |      1 |    0 |          0 |
|                   (tx_checksum_inst)                                                                                                            |                                                                      tx_checksum |        819 |        819 |       0 |    0 |   1986 |      0 |      0 |    0 |          0 |
|                   csum_fifo                                                                                                                     |                                                        axis_fifo__parameterized6 |        157 |        125 |      32 |    0 |     66 |      0 |      0 |    0 |          0 |
|                   data_fifo                                                                                                                     |                                                        axis_fifo__parameterized5 |       1220 |       1220 |       0 |    0 |     20 |      8 |      1 |    0 |          0 |
|                 tx_csum_cmd_fifo                                                                                                                |                                                        axis_fifo__parameterized4 |         78 |         66 |      12 |    0 |     48 |      0 |      0 |    0 |          0 |
|               tx_desc_fifo                                                                                                                      |                                                        axis_fifo__parameterized3 |         78 |         78 |       0 |    0 |    120 |      2 |      1 |    0 |          0 |
|               tx_engine_inst                                                                                                                    |                                                                        tx_engine |        706 |        516 |     190 |    0 |    654 |      0 |      0 |    0 |          0 |
|             irq_fifo                                                                                                                            |                                                        axis_fifo__parameterized1 |         37 |         21 |      16 |    0 |     30 |      0 |      0 |    0 |          0 |
|             port[0].port_inst                                                                                                                   |                                                                       mqnic_port |       1413 |        591 |     822 |    0 |   7104 |     17 |      2 |    0 |          0 |
|               (port[0].port_inst)                                                                                                               |                                                                       mqnic_port |         10 |         10 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|               port_rx_inst                                                                                                                      |                                                                    mqnic_port_rx |        488 |        102 |     386 |    0 |   3432 |      9 |      1 |    0 |          0 |
|                 rx_async_fifo_inst                                                                                                              |                                          axis_async_fifo_adapter__parameterized0 |         77 |         77 |       0 |    0 |    105 |      9 |      1 |    0 |          0 |
|                   fifo_inst                                                                                                                     |                                                  axis_async_fifo__parameterized1 |         77 |         77 |       0 |    0 |    105 |      9 |      1 |    0 |          0 |
|                 rx_pipeline_fifo_inst                                                                                                           |                                               axis_pipeline_fifo__parameterized1 |        411 |         25 |     386 |    0 |   3327 |      0 |      0 |    0 |          0 |
|               port_tx_inst                                                                                                                      |                                                                    mqnic_port_tx |        915 |        479 |     436 |    0 |   3652 |      8 |      1 |    0 |          0 |
|                 tx_async_fifo_inst                                                                                                              |                                                          axis_async_fifo_adapter |        409 |        409 |       0 |    0 |    102 |      8 |      1 |    0 |          0 |
|                   fifo_inst                                                                                                                     |                                                  axis_async_fifo__parameterized0 |        409 |        409 |       0 |    0 |    102 |      8 |      1 |    0 |          0 |
|                 tx_cpl_fifo_inst                                                                                                                |                                                                  axis_async_fifo |         74 |         26 |      48 |    0 |    192 |      0 |      0 |    0 |          0 |
|                 tx_cpl_pipeline_fifo_inst                                                                                                       |                                                               axis_pipeline_fifo |         60 |         18 |      42 |    0 |    352 |      0 |      0 |    0 |          0 |
|                 tx_pipeline_fifo_inst                                                                                                           |                                               axis_pipeline_fifo__parameterized0 |        372 |         26 |     346 |    0 |   3006 |      0 |      0 |    0 |          0 |
|             rx_fifo_inst                                                                                                                        |                                                                          rx_fifo |        654 |        654 |       0 |    0 |   1944 |      0 |      0 |    9 |          0 |
|               fifo[0].fifo_inst                                                                                                                 |                                                axis_fifo_adapter__parameterized0 |        654 |        654 |       0 |    0 |   1944 |      0 |      0 |    9 |          0 |
|                 fifo_inst                                                                                                                       |                                                        axis_fifo__parameterized9 |        654 |        654 |       0 |    0 |   1944 |      0 |      0 |    9 |          0 |
|             rx_qm_inst                                                                                                                          |                                                    queue_manager__parameterized0 |        470 |        430 |      32 |    8 |    475 |      2 |      0 |    0 |          0 |
|             sched[0].scheduler_block                                                                                                            |                                                         mqnic_tx_scheduler_block |        634 |        530 |      96 |    8 |    335 |      7 |      0 |    0 |          0 |
|               (sched[0].scheduler_block)                                                                                                        |                                                         mqnic_tx_scheduler_block |          2 |          2 |       0 |    0 |     18 |      0 |      0 |    0 |          0 |
|               tx_scheduler_inst                                                                                                                 |                                                                  tx_scheduler_rr |        632 |        528 |      96 |    8 |    317 |      7 |      0 |    0 |          0 |
|                 (tx_scheduler_inst)                                                                                                             |                                                                  tx_scheduler_rr |        283 |        243 |      32 |    8 |    241 |      4 |      0 |    0 |          0 |
|                 doorbell_fifo                                                                                                                   |                                                                        axis_fifo |        273 |        209 |      64 |    0 |     46 |      0 |      0 |    0 |          0 |
|                 rr_fifo                                                                                                                         |                                                        axis_fifo__parameterized0 |         85 |         85 |       0 |    0 |     30 |      3 |      0 |    0 |          0 |
|             tx_fifo_inst                                                                                                                        |                                                                          tx_fifo |         50 |         50 |       0 |    0 |   1818 |      8 |      1 |    0 |          0 |
|               fifo[0].fifo_inst                                                                                                                 |                                                                axis_fifo_adapter |         50 |         50 |       0 |    0 |   1818 |      8 |      1 |    0 |          0 |
|                 fifo_inst                                                                                                                       |                                                        axis_fifo__parameterized8 |         50 |         50 |       0 |    0 |   1818 |      8 |      1 |    0 |          0 |
|             tx_qm_inst                                                                                                                          |                                                                    queue_manager |        713 |        648 |      36 |   29 |    365 |      0 |      0 |    4 |          0 |
|           iface[1].port[0].ptp.rx_ptp_cdc_inst                                                                                                  |                                                         ptp_clock_cdc__xdcDup__3 |        774 |        774 |       0 |    0 |    791 |      0 |      0 |    0 |          0 |
|           iface[1].port[0].ptp.tx_ptp_cdc_inst                                                                                                  |                                                                    ptp_clock_cdc |        773 |        773 |       0 |    0 |    791 |      0 |      0 |    0 |          0 |
|           irq_mux.axis_irq_mux_inst                                                                                                             |                                                     axis_arb_mux__parameterized1 |         31 |         31 |       0 |    0 |     33 |      0 |      0 |    0 |          0 |
|             (irq_mux.axis_irq_mux_inst)                                                                                                         |                                                     axis_arb_mux__parameterized1 |          9 |          9 |       0 |    0 |     29 |      0 |      0 |    0 |          0 |
|             arb_inst                                                                                                                            |                                                          arbiter__parameterized0 |         22 |         22 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           irq_rate_limit_inst                                                                                                                   |                                                                   irq_rate_limit |        115 |         96 |      19 |    0 |     74 |      0 |      0 |    0 |          0 |
|           mqnic_ptp_inst                                                                                                                        |                                                                        mqnic_ptp |       1374 |       1374 |       0 |    0 |   1673 |      0 |      0 |    0 |          0 |
|             ptp_clock_inst                                                                                                                      |                                                                  mqnic_ptp_clock |       1374 |       1374 |       0 |    0 |   1673 |      0 |      0 |    0 |          0 |
|               (ptp_clock_inst)                                                                                                                  |                                                                  mqnic_ptp_clock |         42 |         42 |       0 |    0 |    361 |      0 |      0 |    0 |          0 |
|               ptp_cdc_inst                                                                                                                      |                                                    ptp_clock_cdc__parameterized0 |        803 |        803 |       0 |    0 |    787 |      0 |      0 |    0 |          0 |
|               ptp_clock_inst                                                                                                                    |                                                                        ptp_clock |        529 |        529 |       0 |    0 |    525 |      0 |      0 |    0 |          0 |
|           mqnic_rb_clk_info_inst                                                                                                                |                                                                mqnic_rb_clk_info |        143 |        143 |       0 |    0 |    275 |      0 |      0 |    0 |          0 |
|           stats_counter_inst                                                                                                                    |                                                                    stats_counter |        107 |        107 |       0 |    0 |    128 |      0 |      0 |    1 |          0 |
|         dma_if_pcie_inst                                                                                                                        |                                                                      dma_if_pcie |       9626 |       8142 |    1484 |    0 |   4601 |      0 |      0 |    0 |          0 |
|           dma_if_pcie_rd_inst                                                                                                                   |                                                                   dma_if_pcie_rd |       5795 |       4395 |    1400 |    0 |   3467 |      0 |      0 |    0 |          0 |
|           dma_if_pcie_wr_inst                                                                                                                   |                                                                   dma_if_pcie_wr |       3833 |       3749 |      84 |    0 |   1134 |      0 |      0 |    0 |          0 |
|         pcie_app_ctrl.pcie_axil_master_inst                                                                                                     |                                                                 pcie_axil_master |        511 |        471 |      40 |    0 |   1345 |      0 |      0 |    0 |          0 |
|         pcie_axil_master_inst                                                                                                                   |                                                              pcie_axil_master_30 |        517 |        477 |      40 |    0 |   1351 |      0 |      0 |    0 |          0 |
|         pcie_error_cor_pm_inst                                                                                                                  |                                                                      pulse_merge |          9 |          9 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|         pcie_error_uncor_pm_inst                                                                                                                |                                                                   pulse_merge_31 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|         pcie_msix_inst                                                                                                                          |                                                                        pcie_msix |        176 |        176 |       0 |    0 |    432 |      2 |      0 |    0 |          0 |
|         pcie_tlp_mux.pcie_tlp_demux_inst                                                                                                        |                                                               pcie_tlp_demux_bar |        369 |        369 |       0 |    0 |    598 |      0 |      0 |    0 |          0 |
|           pcie_tlp_demux_inst                                                                                                                   |                                                                   pcie_tlp_demux |        369 |        369 |       0 |    0 |    598 |      0 |      0 |    0 |          0 |
|         pcie_tlp_mux.pcie_tlp_mux_inst                                                                                                          |                                                                     pcie_tlp_mux |       1210 |       1210 |       0 |    0 |   2376 |      0 |      0 |    0 |          0 |
|         stats_dma_if_pcie.stats_dma_if_pcie_inst                                                                                                |                                                                stats_dma_if_pcie |        918 |        636 |     282 |    0 |    697 |      0 |      0 |    0 |          0 |
|           (stats_dma_if_pcie.stats_dma_if_pcie_inst)                                                                                            |                                                                stats_dma_if_pcie |          1 |          1 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|           stats_collect_tx_inst                                                                                                                 |                                                    stats_collect__parameterized0 |        485 |        473 |      12 |    0 |    577 |      0 |      0 |    0 |          0 |
|           stats_dma_latency_rd_op_inst                                                                                                          |                                                                stats_dma_latency |        274 |        114 |     160 |    0 |     53 |      0 |      0 |    0 |          0 |
|           stats_dma_latency_rd_req_inst                                                                                                         |                                                stats_dma_latency__parameterized0 |        104 |         24 |      80 |    0 |     17 |      0 |      0 |    0 |          0 |
|           stats_dma_latency_wr_op_inst                                                                                                          |                                                stats_dma_latency__parameterized1 |         36 |         16 |      20 |    0 |     33 |      0 |      0 |    0 |          0 |
|           stats_dma_latency_wr_req_inst                                                                                                         |                                                stats_dma_latency__parameterized2 |         18 |          8 |      10 |    0 |     17 |      0 |      0 |    0 |          0 |
|         stats_mux.axis_stat_mux_inst                                                                                                            |                                                                     axis_arb_mux |         73 |         73 |       0 |    0 |    128 |      0 |      0 |    0 |          0 |
|           (stats_mux.axis_stat_mux_inst)                                                                                                        |                                                                     axis_arb_mux |          4 |          4 |       0 |    0 |    124 |      0 |      0 |    0 |          0 |
|           arb_inst                                                                                                                              |                                                                          arbiter |         69 |         69 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|         stats_pcie_if.stats_pcie_if_inst                                                                                                        |                                                                    stats_pcie_if |        528 |        516 |      12 |    0 |    690 |      0 |      0 |    0 |          0 |
|           (stats_pcie_if.stats_pcie_if_inst)                                                                                                    |                                                                    stats_pcie_if |          2 |          2 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|           stats_collect_inst                                                                                                                    |                                                                    stats_collect |        444 |        432 |      12 |    0 |    527 |      0 |      0 |    0 |          0 |
|           stats_pcie_rx_cpl_tlp_inst                                                                                                            |                                                                   stats_pcie_tlp |         14 |         14 |       0 |    0 |     37 |      0 |      0 |    0 |          0 |
|           stats_pcie_rx_req_tlp_inst                                                                                                            |                                                                stats_pcie_tlp_32 |         31 |         31 |       0 |    0 |     50 |      0 |      0 |    0 |          0 |
|           stats_pcie_tx_cpl_tlp_inst                                                                                                            |                                                                stats_pcie_tlp_33 |         10 |         10 |       0 |    0 |     22 |      0 |      0 |    0 |          0 |
|           stats_pcie_tx_rd_req_tlp_inst                                                                                                         |                                                                stats_pcie_tlp_34 |         16 |         16 |       0 |    0 |     27 |      0 |      0 |    0 |          0 |
|           stats_pcie_tx_wr_req_tlp_inst                                                                                                         |                                                                stats_pcie_tlp_35 |         13 |         13 |       0 |    0 |     27 |      0 |      0 |    0 |          0 |
|       pcie_if_inst                                                                                                                              |                                                                       pcie_us_if |       8577 |       5897 |    2680 |    0 |  11887 |      0 |      0 |    0 |          0 |
|         (pcie_if_inst)                                                                                                                          |                                                                       pcie_us_if |         11 |         11 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|         pcie_us_cfg_inst                                                                                                                        |                                                                      pcie_us_cfg |         19 |         19 |       0 |    0 |     19 |      0 |      0 |    0 |          0 |
|         pcie_us_if_cc_inst                                                                                                                      |                                                                    pcie_us_if_cc |       1057 |        637 |     420 |    0 |   1968 |      0 |      0 |    0 |          0 |
|           (pcie_us_if_cc_inst)                                                                                                                  |                                                                    pcie_us_if_cc |         13 |         13 |       0 |    0 |    626 |      0 |      0 |    0 |          0 |
|           cpl_fifo_inst                                                                                                                         |                                                pcie_tlp_fifo_raw__parameterized2 |       1045 |        625 |     420 |    0 |   1342 |      0 |      0 |    0 |          0 |
|         pcie_us_if_cq_inst                                                                                                                      |                                                                    pcie_us_if_cq |       1997 |       1223 |     774 |    0 |   3369 |      0 |      0 |    0 |          0 |
|           (pcie_us_if_cq_inst)                                                                                                                  |                                                                    pcie_us_if_cq |         41 |         41 |       0 |    0 |   1218 |      0 |      0 |    0 |          0 |
|           pcie_tlp_fifo_inst                                                                                                                    |                                                    pcie_tlp_fifo__parameterized0 |       1956 |       1182 |     774 |    0 |   2151 |      0 |      0 |    0 |          0 |
|             (pcie_tlp_fifo_inst)                                                                                                                |                                                    pcie_tlp_fifo__parameterized0 |        688 |        334 |     354 |    0 |    633 |      0 |      0 |    0 |          0 |
|             pcie_tlp_fifo_raw_inst                                                                                                              |                                                pcie_tlp_fifo_raw__parameterized1 |       1268 |        848 |     420 |    0 |   1518 |      0 |      0 |    0 |          0 |
|         pcie_us_if_rc_inst                                                                                                                      |                                                                    pcie_us_if_rc |       3731 |       2841 |     890 |    0 |   3955 |      0 |      0 |    0 |          0 |
|           (pcie_us_if_rc_inst)                                                                                                                  |                                                                    pcie_us_if_rc |         72 |         72 |       0 |    0 |   1394 |      0 |      0 |    0 |          0 |
|           pcie_tlp_fifo_inst                                                                                                                    |                                                                    pcie_tlp_fifo |       3660 |       2770 |     890 |    0 |   2561 |      0 |      0 |    0 |          0 |
|             (pcie_tlp_fifo_inst)                                                                                                                |                                                                    pcie_tlp_fifo |        466 |        112 |     354 |    0 |    616 |      0 |      0 |    0 |          0 |
|             pcie_tlp_fifo_raw_inst                                                                                                              |                                                                pcie_tlp_fifo_raw |       3194 |       2658 |     536 |    0 |   1945 |      0 |      0 |    0 |          0 |
|         pcie_us_if_rq_inst                                                                                                                      |                                                                    pcie_us_if_rq |       1762 |       1166 |     596 |    0 |   2573 |      0 |      0 |    0 |          0 |
|           (pcie_us_if_rq_inst)                                                                                                                  |                                                                    pcie_us_if_rq |         31 |         31 |       0 |    0 |    694 |      0 |      0 |    0 |          0 |
|           rd_req_fifo_inst                                                                                                                      |                                                pcie_tlp_fifo_raw__parameterized0 |        447 |        303 |     144 |    0 |    404 |      0 |      0 |    0 |          0 |
|           wr_req_fifo_inst                                                                                                                      |                                             pcie_tlp_fifo_raw__parameterized0_29 |       1285 |        833 |     452 |    0 |   1475 |      0 |      0 |    0 |          0 |
|     qsfp0_rb_drp_inst                                                                                                                           |                                                                           rb_drp |         33 |         33 |       0 |    0 |    188 |      0 |      0 |    0 |          0 |
|     qsfp1_rb_drp_inst                                                                                                                           |                                                           rb_drp__parameterized0 |         33 |         33 |       0 |    0 |    188 |      0 |      0 |    0 |          0 |
|   flash_sync_signal_inst                                                                                                                        |                                                      sync_signal__parameterized0 |          0 |          0 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|   pcie4_uscale_plus_inst                                                                                                                        |                                                              pcie4_uscale_plus_0 |       9754 |       8749 |       0 | 1005 |  24277 |     22 |      0 |    0 |          0 |
|     inst                                                                                                                                        |                                        pcie4_uscale_plus_0_pcie4_uscale_core_top |       9754 |       8749 |       0 | 1005 |  24277 |     22 |      0 |    0 |          0 |
|       (inst)                                                                                                                                    |                                        pcie4_uscale_plus_0_pcie4_uscale_core_top |         10 |         10 |       0 |    0 |     28 |      0 |      0 |    0 |          0 |
|       pcie4_uscale_plus_0_gt_top_i                                                                                                              |                                                      pcie4_uscale_plus_0_phy_top |       4801 |       4778 |       0 |   23 |  11836 |      0 |      0 |    0 |          0 |
|         diablo_gt.diablo_gt_phy_wrapper                                                                                                         |                                               pcie4_uscale_plus_0_gt_phy_wrapper |       4777 |       4754 |       0 |   23 |   9952 |      0 |      0 |    0 |          0 |
|           (diablo_gt.diablo_gt_phy_wrapper)                                                                                                     |                                               pcie4_uscale_plus_0_gt_phy_wrapper |         16 |          0 |       0 |   16 |     24 |      0 |      0 |    0 |          0 |
|           gt_wizard.gtwizard_top_i                                                                                                              |                                                 pcie4_uscale_plus_0_gtwizard_top |       3252 |       3252 |       0 |    0 |   6241 |      0 |      0 |    0 |          0 |
|             (gt_wizard.gtwizard_top_i)                                                                                                          |                                                 pcie4_uscale_plus_0_gtwizard_top |         58 |         58 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|             pcie4_uscale_plus_0_gt_i                                                                                                            |                                                           pcie4_uscale_plus_0_gt |       3194 |       3194 |       0 |    0 |   6241 |      0 |      0 |    0 |          0 |
|               inst                                                                                                                              |                                              pcie4_uscale_plus_0_gt_gtwizard_top |       3194 |       3194 |       0 |    0 |   6241 |      0 |      0 |    0 |          0 |
|                 gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst                                                               |                                            pcie4_uscale_plus_0_gt_gtwizard_gtye4 |       3194 |       3194 |       0 |    0 |   6241 |      0 |      0 |    0 |          0 |
|                   (gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst)                                                           |                                            pcie4_uscale_plus_0_gt_gtwizard_gtye4 |         16 |         16 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                   gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst                                   |                                     pcie4_uscale_plus_0_gt_gtye4_channel_wrapper |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     channel_inst                                                                                                                |               pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_gtye4_channel_1723 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                   gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst                                   |                                pcie4_uscale_plus_0_gt_gtye4_channel_wrapper_1494 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     channel_inst                                                                                                                |               pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_gtye4_channel_1722 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                   gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst                                   |                                pcie4_uscale_plus_0_gt_gtye4_channel_wrapper_1495 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     channel_inst                                                                                                                |               pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_gtye4_channel_1721 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                   gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst                                   |                                pcie4_uscale_plus_0_gt_gtye4_channel_wrapper_1496 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     channel_inst                                                                                                                |                    pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_gtye4_channel |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                   gen_gtwizard_gtye4.gen_common.gen_common_container[28].gen_enabled_common.gtye4_common_wrapper_inst                           |                                      pcie4_uscale_plus_0_gt_gtye4_common_wrapper |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     common_inst                                                                                                                 |                pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_gtye4_common_1720 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                   gen_gtwizard_gtye4.gen_common.gen_common_container[29].gen_enabled_common.gtye4_common_wrapper_inst                           |                                 pcie4_uscale_plus_0_gt_gtye4_common_wrapper_1497 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     common_inst                                                                                                                 |                pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_gtye4_common_1719 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                   gen_gtwizard_gtye4.gen_common.gen_common_container[30].gen_enabled_common.gtye4_common_wrapper_inst                           |                                 pcie4_uscale_plus_0_gt_gtye4_common_wrapper_1498 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     common_inst                                                                                                                 |                pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_gtye4_common_1718 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                   gen_gtwizard_gtye4.gen_common.gen_common_container[31].gen_enabled_common.gtye4_common_wrapper_inst                           |                                 pcie4_uscale_plus_0_gt_gtye4_common_wrapper_1499 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                     common_inst                                                                                                                 |                     pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_gtye4_common |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|                   gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst  |                   pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal |        200 |        200 |       0 |    0 |    390 |      0 |      0 |    0 |          0 |
|                     bit_synchronizer_drprst_inst                                                                                                |            pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_bit_synchronizer_1705 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                     gtwizard_ultrascale_v1_7_10_gte4_drp_arb_i                                                                                  |                pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_gte4_drp_arb_1706 |         48 |         48 |       0 |    0 |    129 |      0 |      0 |    0 |          0 |
|                     gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i                                                                             |           pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_1707 |        150 |        150 |       0 |    0 |    251 |      0 |      0 |    0 |          0 |
|                       (gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i)                                                                         |           pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_1707 |        115 |        115 |       0 |    0 |    164 |      0 |      0 |    0 |          0 |
|                       U_TXOUTCLK_FREQ_COUNTER                                                                                                   | pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_freq_counter_1710 |         33 |         33 |       0 |    0 |     77 |      0 |      0 |    0 |          0 |
|                         (U_TXOUTCLK_FREQ_COUNTER)                                                                                               | pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_freq_counter_1710 |         33 |         33 |       0 |    0 |     72 |      0 |      0 |    0 |          0 |
|                         reset_synchronizer_testclk_rst_inst                                                                                     |          pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_reset_synchronizer_1717 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                       bit_synchronizer_cplllock_inst                                                                                            |            pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_bit_synchronizer_1711 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                       bit_synchronizer_txprgdivresetdone_inst                                                                                   |            pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_bit_synchronizer_1715 |          6 |          6 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                     reset_synchronizer_resetin_tx_inst                                                                                          |          pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_reset_synchronizer_1709 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                   gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst |              pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_1500 |        198 |        198 |       0 |    0 |    390 |      0 |      0 |    0 |          0 |
|                     bit_synchronizer_drprst_inst                                                                                                |            pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_bit_synchronizer_1692 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                     gtwizard_ultrascale_v1_7_10_gte4_drp_arb_i                                                                                  |                pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_gte4_drp_arb_1693 |         48 |         48 |       0 |    0 |    129 |      0 |      0 |    0 |          0 |
|                     gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i                                                                             |           pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_1694 |        149 |        149 |       0 |    0 |    251 |      0 |      0 |    0 |          0 |
|                       (gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i)                                                                         |           pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_1694 |        113 |        113 |       0 |    0 |    164 |      0 |      0 |    0 |          0 |
|                       U_TXOUTCLK_FREQ_COUNTER                                                                                                   | pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_freq_counter_1697 |         34 |         34 |       0 |    0 |     77 |      0 |      0 |    0 |          0 |
|                         (U_TXOUTCLK_FREQ_COUNTER)                                                                                               | pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_freq_counter_1697 |         34 |         34 |       0 |    0 |     72 |      0 |      0 |    0 |          0 |
|                         reset_synchronizer_testclk_rst_inst                                                                                     |          pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_reset_synchronizer_1704 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                       bit_synchronizer_cplllock_inst                                                                                            |            pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_bit_synchronizer_1698 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                       bit_synchronizer_txprgdivresetdone_inst                                                                                   |            pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_bit_synchronizer_1702 |          6 |          6 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                     reset_synchronizer_resetin_tx_inst                                                                                          |          pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_reset_synchronizer_1696 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                   gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst |              pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_1501 |        199 |        199 |       0 |    0 |    390 |      0 |      0 |    0 |          0 |
|                     bit_synchronizer_drprst_inst                                                                                                |            pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_bit_synchronizer_1679 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                     gtwizard_ultrascale_v1_7_10_gte4_drp_arb_i                                                                                  |                pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_gte4_drp_arb_1680 |         48 |         48 |       0 |    0 |    129 |      0 |      0 |    0 |          0 |
|                     gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i                                                                             |           pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_1681 |        150 |        150 |       0 |    0 |    251 |      0 |      0 |    0 |          0 |
|                       (gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i)                                                                         |           pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_1681 |        115 |        115 |       0 |    0 |    164 |      0 |      0 |    0 |          0 |
|                       U_TXOUTCLK_FREQ_COUNTER                                                                                                   | pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_freq_counter_1684 |         34 |         34 |       0 |    0 |     77 |      0 |      0 |    0 |          0 |
|                         (U_TXOUTCLK_FREQ_COUNTER)                                                                                               | pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_freq_counter_1684 |         34 |         34 |       0 |    0 |     72 |      0 |      0 |    0 |          0 |
|                         reset_synchronizer_testclk_rst_inst                                                                                     |          pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_reset_synchronizer_1691 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                       bit_synchronizer_cplllock_inst                                                                                            |            pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_bit_synchronizer_1685 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                       bit_synchronizer_txprgdivresetdone_inst                                                                                   |            pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_bit_synchronizer_1689 |          6 |          6 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                     reset_synchronizer_resetin_tx_inst                                                                                          |          pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_reset_synchronizer_1683 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                   gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst |              pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_1502 |        198 |        198 |       0 |    0 |    390 |      0 |      0 |    0 |          0 |
|                     bit_synchronizer_drprst_inst                                                                                                |            pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_bit_synchronizer_1666 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                     gtwizard_ultrascale_v1_7_10_gte4_drp_arb_i                                                                                  |                pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_gte4_drp_arb_1667 |         48 |         48 |       0 |    0 |    129 |      0 |      0 |    0 |          0 |
|                     gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i                                                                             |           pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_1668 |        149 |        149 |       0 |    0 |    251 |      0 |      0 |    0 |          0 |
|                       (gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i)                                                                         |           pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_1668 |        113 |        113 |       0 |    0 |    164 |      0 |      0 |    0 |          0 |
|                       U_TXOUTCLK_FREQ_COUNTER                                                                                                   | pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_freq_counter_1671 |         34 |         34 |       0 |    0 |     77 |      0 |      0 |    0 |          0 |
|                         (U_TXOUTCLK_FREQ_COUNTER)                                                                                               | pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_freq_counter_1671 |         34 |         34 |       0 |    0 |     72 |      0 |      0 |    0 |          0 |
|                         reset_synchronizer_testclk_rst_inst                                                                                     |          pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_reset_synchronizer_1678 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                       bit_synchronizer_cplllock_inst                                                                                            |            pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_bit_synchronizer_1672 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                       bit_synchronizer_txprgdivresetdone_inst                                                                                   |            pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_bit_synchronizer_1676 |          6 |          6 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                     reset_synchronizer_resetin_tx_inst                                                                                          |          pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_reset_synchronizer_1670 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                   gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst |              pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_1503 |        198 |        198 |       0 |    0 |    390 |      0 |      0 |    0 |          0 |
|                     bit_synchronizer_drprst_inst                                                                                                |            pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_bit_synchronizer_1653 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                     gtwizard_ultrascale_v1_7_10_gte4_drp_arb_i                                                                                  |                pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_gte4_drp_arb_1654 |         48 |         48 |       0 |    0 |    129 |      0 |      0 |    0 |          0 |
|                     gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i                                                                             |           pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_1655 |        149 |        149 |       0 |    0 |    251 |      0 |      0 |    0 |          0 |
|                       (gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i)                                                                         |           pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_1655 |        113 |        113 |       0 |    0 |    164 |      0 |      0 |    0 |          0 |
|                       U_TXOUTCLK_FREQ_COUNTER                                                                                                   | pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_freq_counter_1658 |         34 |         34 |       0 |    0 |     77 |      0 |      0 |    0 |          0 |
|                         (U_TXOUTCLK_FREQ_COUNTER)                                                                                               | pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_freq_counter_1658 |         34 |         34 |       0 |    0 |     72 |      0 |      0 |    0 |          0 |
|                         reset_synchronizer_testclk_rst_inst                                                                                     |          pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_reset_synchronizer_1665 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                       bit_synchronizer_cplllock_inst                                                                                            |            pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_bit_synchronizer_1659 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                       bit_synchronizer_txprgdivresetdone_inst                                                                                   |            pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_bit_synchronizer_1663 |          6 |          6 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                     reset_synchronizer_resetin_tx_inst                                                                                          |          pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_reset_synchronizer_1657 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                   gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst |              pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_1504 |        198 |        198 |       0 |    0 |    390 |      0 |      0 |    0 |          0 |
|                     bit_synchronizer_drprst_inst                                                                                                |            pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_bit_synchronizer_1640 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                     gtwizard_ultrascale_v1_7_10_gte4_drp_arb_i                                                                                  |                pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_gte4_drp_arb_1641 |         48 |         48 |       0 |    0 |    129 |      0 |      0 |    0 |          0 |
|                     gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i                                                                             |           pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_1642 |        149 |        149 |       0 |    0 |    251 |      0 |      0 |    0 |          0 |
|                       (gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i)                                                                         |           pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_1642 |        113 |        113 |       0 |    0 |    164 |      0 |      0 |    0 |          0 |
|                       U_TXOUTCLK_FREQ_COUNTER                                                                                                   | pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_freq_counter_1645 |         34 |         34 |       0 |    0 |     77 |      0 |      0 |    0 |          0 |
|                         (U_TXOUTCLK_FREQ_COUNTER)                                                                                               | pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_freq_counter_1645 |         34 |         34 |       0 |    0 |     72 |      0 |      0 |    0 |          0 |
|                         reset_synchronizer_testclk_rst_inst                                                                                     |          pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_reset_synchronizer_1652 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                       bit_synchronizer_cplllock_inst                                                                                            |            pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_bit_synchronizer_1646 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                       bit_synchronizer_txprgdivresetdone_inst                                                                                   |            pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_bit_synchronizer_1650 |          6 |          6 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                     reset_synchronizer_resetin_tx_inst                                                                                          |          pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_reset_synchronizer_1644 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                   gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst |              pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_1505 |        200 |        200 |       0 |    0 |    391 |      0 |      0 |    0 |          0 |
|                     bit_synchronizer_drprst_inst                                                                                                |            pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_bit_synchronizer_1627 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                     gtwizard_ultrascale_v1_7_10_gte4_drp_arb_i                                                                                  |                pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_gte4_drp_arb_1628 |         48 |         48 |       0 |    0 |    129 |      0 |      0 |    0 |          0 |
|                     gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i                                                                             |           pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_1629 |        151 |        151 |       0 |    0 |    252 |      0 |      0 |    0 |          0 |
|                       (gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i)                                                                         |           pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_1629 |        112 |        112 |       0 |    0 |    165 |      0 |      0 |    0 |          0 |
|                       U_TXOUTCLK_FREQ_COUNTER                                                                                                   | pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_freq_counter_1632 |         36 |         36 |       0 |    0 |     77 |      0 |      0 |    0 |          0 |
|                         (U_TXOUTCLK_FREQ_COUNTER)                                                                                               | pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_freq_counter_1632 |         36 |         36 |       0 |    0 |     72 |      0 |      0 |    0 |          0 |
|                         reset_synchronizer_testclk_rst_inst                                                                                     |          pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_reset_synchronizer_1639 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                       bit_synchronizer_cplllock_inst                                                                                            |            pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_bit_synchronizer_1633 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                       bit_synchronizer_txprgdivresetdone_inst                                                                                   |            pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_bit_synchronizer_1637 |          6 |          6 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                     reset_synchronizer_resetin_tx_inst                                                                                          |          pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_reset_synchronizer_1631 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                   gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst  |              pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_1506 |        200 |        200 |       0 |    0 |    390 |      0 |      0 |    0 |          0 |
|                     bit_synchronizer_drprst_inst                                                                                                |            pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_bit_synchronizer_1614 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                     gtwizard_ultrascale_v1_7_10_gte4_drp_arb_i                                                                                  |                pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_gte4_drp_arb_1615 |         48 |         48 |       0 |    0 |    129 |      0 |      0 |    0 |          0 |
|                     gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i                                                                             |           pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_1616 |        151 |        151 |       0 |    0 |    251 |      0 |      0 |    0 |          0 |
|                       (gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i)                                                                         |           pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_1616 |        115 |        115 |       0 |    0 |    164 |      0 |      0 |    0 |          0 |
|                       U_TXOUTCLK_FREQ_COUNTER                                                                                                   | pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_freq_counter_1619 |         34 |         34 |       0 |    0 |     77 |      0 |      0 |    0 |          0 |
|                         (U_TXOUTCLK_FREQ_COUNTER)                                                                                               | pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_freq_counter_1619 |         34 |         34 |       0 |    0 |     72 |      0 |      0 |    0 |          0 |
|                         reset_synchronizer_testclk_rst_inst                                                                                     |          pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_reset_synchronizer_1626 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                       bit_synchronizer_cplllock_inst                                                                                            |            pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_bit_synchronizer_1620 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                       bit_synchronizer_txprgdivresetdone_inst                                                                                   |            pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_bit_synchronizer_1624 |          6 |          6 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                     reset_synchronizer_resetin_tx_inst                                                                                          |          pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_reset_synchronizer_1618 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                   gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst  |              pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_1507 |        200 |        200 |       0 |    0 |    390 |      0 |      0 |    0 |          0 |
|                     bit_synchronizer_drprst_inst                                                                                                |            pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_bit_synchronizer_1601 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                     gtwizard_ultrascale_v1_7_10_gte4_drp_arb_i                                                                                  |                pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_gte4_drp_arb_1602 |         48 |         48 |       0 |    0 |    129 |      0 |      0 |    0 |          0 |
|                     gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i                                                                             |           pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_1603 |        151 |        151 |       0 |    0 |    251 |      0 |      0 |    0 |          0 |
|                       (gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i)                                                                         |           pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_1603 |        115 |        115 |       0 |    0 |    164 |      0 |      0 |    0 |          0 |
|                       U_TXOUTCLK_FREQ_COUNTER                                                                                                   | pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_freq_counter_1606 |         34 |         34 |       0 |    0 |     77 |      0 |      0 |    0 |          0 |
|                         (U_TXOUTCLK_FREQ_COUNTER)                                                                                               | pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_freq_counter_1606 |         34 |         34 |       0 |    0 |     72 |      0 |      0 |    0 |          0 |
|                         reset_synchronizer_testclk_rst_inst                                                                                     |          pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_reset_synchronizer_1613 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                       bit_synchronizer_cplllock_inst                                                                                            |            pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_bit_synchronizer_1607 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                       bit_synchronizer_txprgdivresetdone_inst                                                                                   |            pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_bit_synchronizer_1611 |          6 |          6 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                     reset_synchronizer_resetin_tx_inst                                                                                          |          pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_reset_synchronizer_1605 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                   gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst  |              pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_1508 |        198 |        198 |       0 |    0 |    390 |      0 |      0 |    0 |          0 |
|                     bit_synchronizer_drprst_inst                                                                                                |            pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_bit_synchronizer_1588 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                     gtwizard_ultrascale_v1_7_10_gte4_drp_arb_i                                                                                  |                pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_gte4_drp_arb_1589 |         48 |         48 |       0 |    0 |    129 |      0 |      0 |    0 |          0 |
|                     gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i                                                                             |           pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_1590 |        149 |        149 |       0 |    0 |    251 |      0 |      0 |    0 |          0 |
|                       (gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i)                                                                         |           pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_1590 |        113 |        113 |       0 |    0 |    164 |      0 |      0 |    0 |          0 |
|                       U_TXOUTCLK_FREQ_COUNTER                                                                                                   | pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_freq_counter_1593 |         34 |         34 |       0 |    0 |     77 |      0 |      0 |    0 |          0 |
|                         (U_TXOUTCLK_FREQ_COUNTER)                                                                                               | pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_freq_counter_1593 |         34 |         34 |       0 |    0 |     72 |      0 |      0 |    0 |          0 |
|                         reset_synchronizer_testclk_rst_inst                                                                                     |          pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_reset_synchronizer_1600 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                       bit_synchronizer_cplllock_inst                                                                                            |            pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_bit_synchronizer_1594 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                       bit_synchronizer_txprgdivresetdone_inst                                                                                   |            pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_bit_synchronizer_1598 |          6 |          6 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                     reset_synchronizer_resetin_tx_inst                                                                                          |          pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_reset_synchronizer_1592 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                   gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst  |              pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_1509 |        200 |        200 |       0 |    0 |    390 |      0 |      0 |    0 |          0 |
|                     bit_synchronizer_drprst_inst                                                                                                |            pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_bit_synchronizer_1575 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                     gtwizard_ultrascale_v1_7_10_gte4_drp_arb_i                                                                                  |                pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_gte4_drp_arb_1576 |         48 |         48 |       0 |    0 |    129 |      0 |      0 |    0 |          0 |
|                     gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i                                                                             |           pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_1577 |        151 |        151 |       0 |    0 |    251 |      0 |      0 |    0 |          0 |
|                       (gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i)                                                                         |           pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_1577 |        115 |        115 |       0 |    0 |    164 |      0 |      0 |    0 |          0 |
|                       U_TXOUTCLK_FREQ_COUNTER                                                                                                   | pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_freq_counter_1580 |         34 |         34 |       0 |    0 |     77 |      0 |      0 |    0 |          0 |
|                         (U_TXOUTCLK_FREQ_COUNTER)                                                                                               | pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_freq_counter_1580 |         34 |         34 |       0 |    0 |     72 |      0 |      0 |    0 |          0 |
|                         reset_synchronizer_testclk_rst_inst                                                                                     |          pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_reset_synchronizer_1587 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                       bit_synchronizer_cplllock_inst                                                                                            |            pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_bit_synchronizer_1581 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                       bit_synchronizer_txprgdivresetdone_inst                                                                                   |            pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_bit_synchronizer_1585 |          6 |          6 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                     reset_synchronizer_resetin_tx_inst                                                                                          |          pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_reset_synchronizer_1579 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                   gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst  |              pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_1510 |        198 |        198 |       0 |    0 |    390 |      0 |      0 |    0 |          0 |
|                     bit_synchronizer_drprst_inst                                                                                                |            pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_bit_synchronizer_1562 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                     gtwizard_ultrascale_v1_7_10_gte4_drp_arb_i                                                                                  |                pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_gte4_drp_arb_1563 |         48 |         48 |       0 |    0 |    129 |      0 |      0 |    0 |          0 |
|                     gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i                                                                             |           pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_1564 |        149 |        149 |       0 |    0 |    251 |      0 |      0 |    0 |          0 |
|                       (gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i)                                                                         |           pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_1564 |        113 |        113 |       0 |    0 |    164 |      0 |      0 |    0 |          0 |
|                       U_TXOUTCLK_FREQ_COUNTER                                                                                                   | pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_freq_counter_1567 |         34 |         34 |       0 |    0 |     77 |      0 |      0 |    0 |          0 |
|                         (U_TXOUTCLK_FREQ_COUNTER)                                                                                               | pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_freq_counter_1567 |         34 |         34 |       0 |    0 |     72 |      0 |      0 |    0 |          0 |
|                         reset_synchronizer_testclk_rst_inst                                                                                     |          pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_reset_synchronizer_1574 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                       bit_synchronizer_cplllock_inst                                                                                            |            pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_bit_synchronizer_1568 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                       bit_synchronizer_txprgdivresetdone_inst                                                                                   |            pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_bit_synchronizer_1572 |          6 |          6 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                     reset_synchronizer_resetin_tx_inst                                                                                          |          pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_reset_synchronizer_1566 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                   gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst  |              pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_1511 |        198 |        198 |       0 |    0 |    390 |      0 |      0 |    0 |          0 |
|                     bit_synchronizer_drprst_inst                                                                                                |            pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_bit_synchronizer_1549 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                     gtwizard_ultrascale_v1_7_10_gte4_drp_arb_i                                                                                  |                pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_gte4_drp_arb_1550 |         48 |         48 |       0 |    0 |    129 |      0 |      0 |    0 |          0 |
|                     gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i                                                                             |           pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_1551 |        149 |        149 |       0 |    0 |    251 |      0 |      0 |    0 |          0 |
|                       (gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i)                                                                         |           pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_1551 |        113 |        113 |       0 |    0 |    164 |      0 |      0 |    0 |          0 |
|                       U_TXOUTCLK_FREQ_COUNTER                                                                                                   | pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_freq_counter_1554 |         34 |         34 |       0 |    0 |     77 |      0 |      0 |    0 |          0 |
|                         (U_TXOUTCLK_FREQ_COUNTER)                                                                                               | pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_freq_counter_1554 |         34 |         34 |       0 |    0 |     72 |      0 |      0 |    0 |          0 |
|                         reset_synchronizer_testclk_rst_inst                                                                                     |          pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_reset_synchronizer_1561 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                       bit_synchronizer_cplllock_inst                                                                                            |            pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_bit_synchronizer_1555 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                       bit_synchronizer_txprgdivresetdone_inst                                                                                   |            pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_bit_synchronizer_1559 |          6 |          6 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                     reset_synchronizer_resetin_tx_inst                                                                                          |          pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_reset_synchronizer_1553 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                   gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst  |              pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_1512 |        198 |        198 |       0 |    0 |    390 |      0 |      0 |    0 |          0 |
|                     bit_synchronizer_drprst_inst                                                                                                |            pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_bit_synchronizer_1536 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                     gtwizard_ultrascale_v1_7_10_gte4_drp_arb_i                                                                                  |                pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_gte4_drp_arb_1537 |         48 |         48 |       0 |    0 |    129 |      0 |      0 |    0 |          0 |
|                     gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i                                                                             |           pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_1538 |        149 |        149 |       0 |    0 |    251 |      0 |      0 |    0 |          0 |
|                       (gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i)                                                                         |           pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_1538 |        113 |        113 |       0 |    0 |    164 |      0 |      0 |    0 |          0 |
|                       U_TXOUTCLK_FREQ_COUNTER                                                                                                   | pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_freq_counter_1541 |         34 |         34 |       0 |    0 |     77 |      0 |      0 |    0 |          0 |
|                         (U_TXOUTCLK_FREQ_COUNTER)                                                                                               | pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_freq_counter_1541 |         34 |         34 |       0 |    0 |     72 |      0 |      0 |    0 |          0 |
|                         reset_synchronizer_testclk_rst_inst                                                                                     |          pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_reset_synchronizer_1548 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                       bit_synchronizer_cplllock_inst                                                                                            |            pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_bit_synchronizer_1542 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                       bit_synchronizer_txprgdivresetdone_inst                                                                                   |            pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_bit_synchronizer_1546 |          6 |          6 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                     reset_synchronizer_resetin_tx_inst                                                                                          |          pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_reset_synchronizer_1540 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                   gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst  |              pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_1513 |        198 |        198 |       0 |    0 |    390 |      0 |      0 |    0 |          0 |
|                     bit_synchronizer_drprst_inst                                                                                                |            pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_bit_synchronizer_1523 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                     gtwizard_ultrascale_v1_7_10_gte4_drp_arb_i                                                                                  |                pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_gte4_drp_arb_1524 |         48 |         48 |       0 |    0 |    129 |      0 |      0 |    0 |          0 |
|                     gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i                                                                             |           pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_1525 |        149 |        149 |       0 |    0 |    251 |      0 |      0 |    0 |          0 |
|                       (gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i)                                                                         |           pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_1525 |        113 |        113 |       0 |    0 |    164 |      0 |      0 |    0 |          0 |
|                       U_TXOUTCLK_FREQ_COUNTER                                                                                                   | pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_freq_counter_1528 |         34 |         34 |       0 |    0 |     77 |      0 |      0 |    0 |          0 |
|                         (U_TXOUTCLK_FREQ_COUNTER)                                                                                               | pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_freq_counter_1528 |         34 |         34 |       0 |    0 |     72 |      0 |      0 |    0 |          0 |
|                         reset_synchronizer_testclk_rst_inst                                                                                     |          pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_reset_synchronizer_1535 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                       bit_synchronizer_cplllock_inst                                                                                            |            pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_bit_synchronizer_1529 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                       bit_synchronizer_txprgdivresetdone_inst                                                                                   |            pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_bit_synchronizer_1533 |          6 |          6 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                     reset_synchronizer_resetin_tx_inst                                                                                          |          pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_reset_synchronizer_1527 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                   gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst  |              pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_1514 |        198 |        198 |       0 |    0 |    390 |      0 |      0 |    0 |          0 |
|                     bit_synchronizer_drprst_inst                                                                                                |                 pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_bit_synchronizer |          1 |          1 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                     gtwizard_ultrascale_v1_7_10_gte4_drp_arb_i                                                                                  |                     pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_gte4_drp_arb |         48 |         48 |       0 |    0 |    129 |      0 |      0 |    0 |          0 |
|                     gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i                                                                             |                pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx |        149 |        149 |       0 |    0 |    251 |      0 |      0 |    0 |          0 |
|                       (gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i)                                                                         |                pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx |        113 |        113 |       0 |    0 |    164 |      0 |      0 |    0 |          0 |
|                       U_TXOUTCLK_FREQ_COUNTER                                                                                                   |      pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_freq_counter |         34 |         34 |       0 |    0 |     77 |      0 |      0 |    0 |          0 |
|                         (U_TXOUTCLK_FREQ_COUNTER)                                                                                               |      pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_freq_counter |         34 |         34 |       0 |    0 |     72 |      0 |      0 |    0 |          0 |
|                         reset_synchronizer_testclk_rst_inst                                                                                     |          pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_reset_synchronizer_1522 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                       bit_synchronizer_cplllock_inst                                                                                            |            pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_bit_synchronizer_1516 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                       bit_synchronizer_txprgdivresetdone_inst                                                                                   |            pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_bit_synchronizer_1520 |          6 |          6 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|                     reset_synchronizer_resetin_tx_inst                                                                                          |          pcie4_uscale_plus_0_gtwizard_ultrascale_v1_7_10_reset_synchronizer_1515 |          0 |          0 |       0 |    0 |      5 |      0 |      0 |    0 |          0 |
|           phy_clk_i                                                                                                                             |                                                   pcie4_uscale_plus_0_gt_phy_clk |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|           phy_lane[0].cdr_ctrl_on_eidle_i                                                                                                       |                                         pcie4_uscale_plus_0_gt_cdr_ctrl_on_eidle |         13 |         13 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|             (phy_lane[0].cdr_ctrl_on_eidle_i)                                                                                                   |                                         pcie4_uscale_plus_0_gt_cdr_ctrl_on_eidle |          9 |          9 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|             sync_gen34                                                                                                                          |                                    pcie4_uscale_plus_0_sync__parameterized3_1486 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[0].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1493 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             sync_gen34_eios_det                                                                                                                 |                                    pcie4_uscale_plus_0_sync__parameterized3_1487 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[0].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1492 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             sync_rxelecidle                                                                                                                     |                                    pcie4_uscale_plus_0_sync__parameterized3_1489 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[0].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1490 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           phy_lane[0].phy_rxeq_i                                                                                                                |                                                  pcie4_uscale_plus_0_gt_phy_rxeq |         15 |         15 |       0 |    0 |     41 |      0 |      0 |    0 |          0 |
|             (phy_lane[0].phy_rxeq_i)                                                                                                            |                                                  pcie4_uscale_plus_0_gt_phy_rxeq |          8 |          8 |       0 |    0 |     33 |      0 |      0 |    0 |          0 |
|             sync_ctrl                                                                                                                           |                                                    pcie4_uscale_plus_0_sync_1460 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|               sync_vec[0].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1484 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[1].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1485 |          6 |          6 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           phy_lane[0].phy_txeq_i                                                                                                                |                                                  pcie4_uscale_plus_0_gt_phy_txeq |         50 |         50 |       0 |    0 |    107 |      0 |      0 |    0 |          0 |
|             (phy_lane[0].phy_txeq_i)                                                                                                            |                                                  pcie4_uscale_plus_0_gt_phy_txeq |         37 |         37 |       0 |    0 |     59 |      0 |      0 |    0 |          0 |
|             sync_coeff                                                                                                                          |                                    pcie4_uscale_plus_0_sync__parameterized1_1445 |          7 |          7 |       0 |    0 |     24 |      0 |      0 |    0 |          0 |
|               sync_vec[0].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1454 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[1].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1455 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[2].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1456 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[3].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1457 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[4].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1458 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[5].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1459 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             sync_ctrl                                                                                                                           |                                                    pcie4_uscale_plus_0_sync_1446 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|               sync_vec[0].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1452 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[1].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1453 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             sync_preset                                                                                                                         |                                    pcie4_uscale_plus_0_sync__parameterized0_1447 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|               sync_vec[0].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1448 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[1].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1449 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[2].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1450 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[3].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1451 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           phy_lane[0].receiver_detect_termination_i                                                                                             |                                    pcie4_uscale_plus_0_gt_receiver_detect_rxterm |         12 |         12 |       0 |    0 |     22 |      0 |      0 |    0 |          0 |
|             (phy_lane[0].receiver_detect_termination_i)                                                                                         |                                    pcie4_uscale_plus_0_gt_receiver_detect_rxterm |          9 |          9 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|             sync_mac_in_detect                                                                                                                  |                                    pcie4_uscale_plus_0_sync__parameterized3_1441 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[0].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1444 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             sync_rxelecidle                                                                                                                     |                                    pcie4_uscale_plus_0_sync__parameterized3_1442 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[0].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1443 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           phy_lane[0].sync_cdrhold                                                                                                              |                                         pcie4_uscale_plus_0_sync__parameterized3 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             sync_vec[0].sync_cell_i                                                                                                             |                                               pcie4_uscale_plus_0_sync_cell_1440 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           phy_lane[10].cdr_ctrl_on_eidle_i                                                                                                      |                                     pcie4_uscale_plus_0_gt_cdr_ctrl_on_eidle_432 |         13 |         13 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|             (phy_lane[10].cdr_ctrl_on_eidle_i)                                                                                                  |                                     pcie4_uscale_plus_0_gt_cdr_ctrl_on_eidle_432 |          9 |          9 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|             sync_gen34                                                                                                                          |                                    pcie4_uscale_plus_0_sync__parameterized3_1432 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[0].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1439 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             sync_gen34_eios_det                                                                                                                 |                                    pcie4_uscale_plus_0_sync__parameterized3_1433 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[0].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1438 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             sync_rxelecidle                                                                                                                     |                                    pcie4_uscale_plus_0_sync__parameterized3_1435 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[0].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1436 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           phy_lane[10].phy_rxeq_i                                                                                                               |                                              pcie4_uscale_plus_0_gt_phy_rxeq_433 |         16 |         16 |       0 |    0 |     41 |      0 |      0 |    0 |          0 |
|             (phy_lane[10].phy_rxeq_i)                                                                                                           |                                              pcie4_uscale_plus_0_gt_phy_rxeq_433 |          8 |          8 |       0 |    0 |     33 |      0 |      0 |    0 |          0 |
|             sync_ctrl                                                                                                                           |                                                    pcie4_uscale_plus_0_sync_1406 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|               sync_vec[0].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1430 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[1].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1431 |          6 |          6 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           phy_lane[10].phy_txeq_i                                                                                                               |                                              pcie4_uscale_plus_0_gt_phy_txeq_434 |         50 |         50 |       0 |    0 |    107 |      0 |      0 |    0 |          0 |
|             (phy_lane[10].phy_txeq_i)                                                                                                           |                                              pcie4_uscale_plus_0_gt_phy_txeq_434 |         37 |         37 |       0 |    0 |     59 |      0 |      0 |    0 |          0 |
|             sync_coeff                                                                                                                          |                                    pcie4_uscale_plus_0_sync__parameterized1_1391 |          7 |          7 |       0 |    0 |     24 |      0 |      0 |    0 |          0 |
|               sync_vec[0].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1400 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[1].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1401 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[2].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1402 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[3].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1403 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[4].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1404 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[5].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1405 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             sync_ctrl                                                                                                                           |                                                    pcie4_uscale_plus_0_sync_1392 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|               sync_vec[0].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1398 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[1].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1399 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             sync_preset                                                                                                                         |                                    pcie4_uscale_plus_0_sync__parameterized0_1393 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|               sync_vec[0].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1394 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[1].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1395 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[2].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1396 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[3].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1397 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           phy_lane[10].receiver_detect_termination_i                                                                                            |                                pcie4_uscale_plus_0_gt_receiver_detect_rxterm_435 |         12 |         12 |       0 |    0 |     22 |      0 |      0 |    0 |          0 |
|             (phy_lane[10].receiver_detect_termination_i)                                                                                        |                                pcie4_uscale_plus_0_gt_receiver_detect_rxterm_435 |          9 |          9 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|             sync_mac_in_detect                                                                                                                  |                                    pcie4_uscale_plus_0_sync__parameterized3_1387 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[0].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1390 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             sync_rxelecidle                                                                                                                     |                                    pcie4_uscale_plus_0_sync__parameterized3_1388 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[0].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1389 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           phy_lane[10].sync_cdrhold                                                                                                             |                                     pcie4_uscale_plus_0_sync__parameterized3_436 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             sync_vec[0].sync_cell_i                                                                                                             |                                               pcie4_uscale_plus_0_sync_cell_1386 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           phy_lane[11].cdr_ctrl_on_eidle_i                                                                                                      |                                     pcie4_uscale_plus_0_gt_cdr_ctrl_on_eidle_437 |         13 |         13 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|             (phy_lane[11].cdr_ctrl_on_eidle_i)                                                                                                  |                                     pcie4_uscale_plus_0_gt_cdr_ctrl_on_eidle_437 |          9 |          9 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|             sync_gen34                                                                                                                          |                                    pcie4_uscale_plus_0_sync__parameterized3_1378 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[0].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1385 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             sync_gen34_eios_det                                                                                                                 |                                    pcie4_uscale_plus_0_sync__parameterized3_1379 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[0].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1384 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             sync_rxelecidle                                                                                                                     |                                    pcie4_uscale_plus_0_sync__parameterized3_1381 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[0].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1382 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           phy_lane[11].phy_rxeq_i                                                                                                               |                                              pcie4_uscale_plus_0_gt_phy_rxeq_438 |         16 |         16 |       0 |    0 |     41 |      0 |      0 |    0 |          0 |
|             (phy_lane[11].phy_rxeq_i)                                                                                                           |                                              pcie4_uscale_plus_0_gt_phy_rxeq_438 |          8 |          8 |       0 |    0 |     33 |      0 |      0 |    0 |          0 |
|             sync_ctrl                                                                                                                           |                                                    pcie4_uscale_plus_0_sync_1352 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|               sync_vec[0].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1376 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[1].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1377 |          6 |          6 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           phy_lane[11].phy_txeq_i                                                                                                               |                                              pcie4_uscale_plus_0_gt_phy_txeq_439 |         50 |         50 |       0 |    0 |    107 |      0 |      0 |    0 |          0 |
|             (phy_lane[11].phy_txeq_i)                                                                                                           |                                              pcie4_uscale_plus_0_gt_phy_txeq_439 |         37 |         37 |       0 |    0 |     59 |      0 |      0 |    0 |          0 |
|             sync_coeff                                                                                                                          |                                    pcie4_uscale_plus_0_sync__parameterized1_1337 |          7 |          7 |       0 |    0 |     24 |      0 |      0 |    0 |          0 |
|               sync_vec[0].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1346 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[1].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1347 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[2].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1348 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[3].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1349 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[4].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1350 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[5].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1351 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             sync_ctrl                                                                                                                           |                                                    pcie4_uscale_plus_0_sync_1338 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|               sync_vec[0].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1344 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[1].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1345 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             sync_preset                                                                                                                         |                                    pcie4_uscale_plus_0_sync__parameterized0_1339 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|               sync_vec[0].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1340 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[1].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1341 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[2].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1342 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[3].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1343 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           phy_lane[11].receiver_detect_termination_i                                                                                            |                                pcie4_uscale_plus_0_gt_receiver_detect_rxterm_440 |         12 |         12 |       0 |    0 |     22 |      0 |      0 |    0 |          0 |
|             (phy_lane[11].receiver_detect_termination_i)                                                                                        |                                pcie4_uscale_plus_0_gt_receiver_detect_rxterm_440 |          9 |          9 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|             sync_mac_in_detect                                                                                                                  |                                    pcie4_uscale_plus_0_sync__parameterized3_1333 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[0].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1336 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             sync_rxelecidle                                                                                                                     |                                    pcie4_uscale_plus_0_sync__parameterized3_1334 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[0].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1335 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           phy_lane[11].sync_cdrhold                                                                                                             |                                     pcie4_uscale_plus_0_sync__parameterized3_441 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             sync_vec[0].sync_cell_i                                                                                                             |                                               pcie4_uscale_plus_0_sync_cell_1332 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           phy_lane[12].cdr_ctrl_on_eidle_i                                                                                                      |                                     pcie4_uscale_plus_0_gt_cdr_ctrl_on_eidle_442 |         13 |         13 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|             (phy_lane[12].cdr_ctrl_on_eidle_i)                                                                                                  |                                     pcie4_uscale_plus_0_gt_cdr_ctrl_on_eidle_442 |          9 |          9 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|             sync_gen34                                                                                                                          |                                    pcie4_uscale_plus_0_sync__parameterized3_1324 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[0].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1331 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             sync_gen34_eios_det                                                                                                                 |                                    pcie4_uscale_plus_0_sync__parameterized3_1325 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[0].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1330 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             sync_rxelecidle                                                                                                                     |                                    pcie4_uscale_plus_0_sync__parameterized3_1327 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[0].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1328 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           phy_lane[12].phy_rxeq_i                                                                                                               |                                              pcie4_uscale_plus_0_gt_phy_rxeq_443 |         16 |         16 |       0 |    0 |     41 |      0 |      0 |    0 |          0 |
|             (phy_lane[12].phy_rxeq_i)                                                                                                           |                                              pcie4_uscale_plus_0_gt_phy_rxeq_443 |          8 |          8 |       0 |    0 |     33 |      0 |      0 |    0 |          0 |
|             sync_ctrl                                                                                                                           |                                                    pcie4_uscale_plus_0_sync_1298 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|               sync_vec[0].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1322 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[1].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1323 |          6 |          6 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           phy_lane[12].phy_txeq_i                                                                                                               |                                              pcie4_uscale_plus_0_gt_phy_txeq_444 |         49 |         49 |       0 |    0 |    107 |      0 |      0 |    0 |          0 |
|             (phy_lane[12].phy_txeq_i)                                                                                                           |                                              pcie4_uscale_plus_0_gt_phy_txeq_444 |         36 |         36 |       0 |    0 |     59 |      0 |      0 |    0 |          0 |
|             sync_coeff                                                                                                                          |                                    pcie4_uscale_plus_0_sync__parameterized1_1283 |          7 |          7 |       0 |    0 |     24 |      0 |      0 |    0 |          0 |
|               sync_vec[0].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1292 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[1].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1293 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[2].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1294 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[3].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1295 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[4].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1296 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[5].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1297 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             sync_ctrl                                                                                                                           |                                                    pcie4_uscale_plus_0_sync_1284 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|               sync_vec[0].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1290 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[1].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1291 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             sync_preset                                                                                                                         |                                    pcie4_uscale_plus_0_sync__parameterized0_1285 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|               sync_vec[0].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1286 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[1].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1287 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[2].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1288 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[3].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1289 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           phy_lane[12].receiver_detect_termination_i                                                                                            |                                pcie4_uscale_plus_0_gt_receiver_detect_rxterm_445 |         12 |         12 |       0 |    0 |     22 |      0 |      0 |    0 |          0 |
|             (phy_lane[12].receiver_detect_termination_i)                                                                                        |                                pcie4_uscale_plus_0_gt_receiver_detect_rxterm_445 |          9 |          9 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|             sync_mac_in_detect                                                                                                                  |                                    pcie4_uscale_plus_0_sync__parameterized3_1279 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[0].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1282 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             sync_rxelecidle                                                                                                                     |                                    pcie4_uscale_plus_0_sync__parameterized3_1280 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[0].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1281 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           phy_lane[12].sync_cdrhold                                                                                                             |                                     pcie4_uscale_plus_0_sync__parameterized3_446 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             sync_vec[0].sync_cell_i                                                                                                             |                                               pcie4_uscale_plus_0_sync_cell_1278 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           phy_lane[13].cdr_ctrl_on_eidle_i                                                                                                      |                                     pcie4_uscale_plus_0_gt_cdr_ctrl_on_eidle_447 |         13 |         13 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|             (phy_lane[13].cdr_ctrl_on_eidle_i)                                                                                                  |                                     pcie4_uscale_plus_0_gt_cdr_ctrl_on_eidle_447 |          9 |          9 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|             sync_gen34                                                                                                                          |                                    pcie4_uscale_plus_0_sync__parameterized3_1270 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[0].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1277 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             sync_gen34_eios_det                                                                                                                 |                                    pcie4_uscale_plus_0_sync__parameterized3_1271 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[0].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1276 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             sync_rxelecidle                                                                                                                     |                                    pcie4_uscale_plus_0_sync__parameterized3_1273 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[0].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1274 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           phy_lane[13].phy_rxeq_i                                                                                                               |                                              pcie4_uscale_plus_0_gt_phy_rxeq_448 |         16 |         16 |       0 |    0 |     41 |      0 |      0 |    0 |          0 |
|             (phy_lane[13].phy_rxeq_i)                                                                                                           |                                              pcie4_uscale_plus_0_gt_phy_rxeq_448 |          8 |          8 |       0 |    0 |     33 |      0 |      0 |    0 |          0 |
|             sync_ctrl                                                                                                                           |                                                    pcie4_uscale_plus_0_sync_1244 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|               sync_vec[0].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1268 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[1].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1269 |          6 |          6 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           phy_lane[13].phy_txeq_i                                                                                                               |                                              pcie4_uscale_plus_0_gt_phy_txeq_449 |         49 |         49 |       0 |    0 |    107 |      0 |      0 |    0 |          0 |
|             (phy_lane[13].phy_txeq_i)                                                                                                           |                                              pcie4_uscale_plus_0_gt_phy_txeq_449 |         36 |         36 |       0 |    0 |     59 |      0 |      0 |    0 |          0 |
|             sync_coeff                                                                                                                          |                                    pcie4_uscale_plus_0_sync__parameterized1_1229 |          7 |          7 |       0 |    0 |     24 |      0 |      0 |    0 |          0 |
|               sync_vec[0].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1238 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[1].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1239 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[2].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1240 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[3].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1241 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[4].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1242 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[5].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1243 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             sync_ctrl                                                                                                                           |                                                    pcie4_uscale_plus_0_sync_1230 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|               sync_vec[0].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1236 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[1].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1237 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             sync_preset                                                                                                                         |                                    pcie4_uscale_plus_0_sync__parameterized0_1231 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|               sync_vec[0].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1232 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[1].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1233 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[2].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1234 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[3].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1235 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           phy_lane[13].receiver_detect_termination_i                                                                                            |                                pcie4_uscale_plus_0_gt_receiver_detect_rxterm_450 |         12 |         12 |       0 |    0 |     22 |      0 |      0 |    0 |          0 |
|             (phy_lane[13].receiver_detect_termination_i)                                                                                        |                                pcie4_uscale_plus_0_gt_receiver_detect_rxterm_450 |          9 |          9 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|             sync_mac_in_detect                                                                                                                  |                                    pcie4_uscale_plus_0_sync__parameterized3_1225 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[0].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1228 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             sync_rxelecidle                                                                                                                     |                                    pcie4_uscale_plus_0_sync__parameterized3_1226 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[0].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1227 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           phy_lane[13].sync_cdrhold                                                                                                             |                                     pcie4_uscale_plus_0_sync__parameterized3_451 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             sync_vec[0].sync_cell_i                                                                                                             |                                               pcie4_uscale_plus_0_sync_cell_1224 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           phy_lane[14].cdr_ctrl_on_eidle_i                                                                                                      |                                     pcie4_uscale_plus_0_gt_cdr_ctrl_on_eidle_452 |         13 |         13 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|             (phy_lane[14].cdr_ctrl_on_eidle_i)                                                                                                  |                                     pcie4_uscale_plus_0_gt_cdr_ctrl_on_eidle_452 |          9 |          9 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|             sync_gen34                                                                                                                          |                                    pcie4_uscale_plus_0_sync__parameterized3_1216 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[0].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1223 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             sync_gen34_eios_det                                                                                                                 |                                    pcie4_uscale_plus_0_sync__parameterized3_1217 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[0].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1222 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             sync_rxelecidle                                                                                                                     |                                    pcie4_uscale_plus_0_sync__parameterized3_1219 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[0].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1220 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           phy_lane[14].phy_rxeq_i                                                                                                               |                                              pcie4_uscale_plus_0_gt_phy_rxeq_453 |         16 |         16 |       0 |    0 |     41 |      0 |      0 |    0 |          0 |
|             (phy_lane[14].phy_rxeq_i)                                                                                                           |                                              pcie4_uscale_plus_0_gt_phy_rxeq_453 |          8 |          8 |       0 |    0 |     33 |      0 |      0 |    0 |          0 |
|             sync_ctrl                                                                                                                           |                                                    pcie4_uscale_plus_0_sync_1190 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|               sync_vec[0].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1214 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[1].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1215 |          6 |          6 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           phy_lane[14].phy_txeq_i                                                                                                               |                                              pcie4_uscale_plus_0_gt_phy_txeq_454 |         49 |         49 |       0 |    0 |    107 |      0 |      0 |    0 |          0 |
|             (phy_lane[14].phy_txeq_i)                                                                                                           |                                              pcie4_uscale_plus_0_gt_phy_txeq_454 |         36 |         36 |       0 |    0 |     59 |      0 |      0 |    0 |          0 |
|             sync_coeff                                                                                                                          |                                    pcie4_uscale_plus_0_sync__parameterized1_1175 |          7 |          7 |       0 |    0 |     24 |      0 |      0 |    0 |          0 |
|               sync_vec[0].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1184 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[1].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1185 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[2].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1186 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[3].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1187 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[4].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1188 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[5].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1189 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             sync_ctrl                                                                                                                           |                                                    pcie4_uscale_plus_0_sync_1176 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|               sync_vec[0].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1182 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[1].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1183 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             sync_preset                                                                                                                         |                                    pcie4_uscale_plus_0_sync__parameterized0_1177 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|               sync_vec[0].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1178 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[1].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1179 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[2].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1180 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[3].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1181 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           phy_lane[14].receiver_detect_termination_i                                                                                            |                                pcie4_uscale_plus_0_gt_receiver_detect_rxterm_455 |         12 |         12 |       0 |    0 |     22 |      0 |      0 |    0 |          0 |
|             (phy_lane[14].receiver_detect_termination_i)                                                                                        |                                pcie4_uscale_plus_0_gt_receiver_detect_rxterm_455 |          9 |          9 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|             sync_mac_in_detect                                                                                                                  |                                    pcie4_uscale_plus_0_sync__parameterized3_1171 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[0].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1174 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             sync_rxelecidle                                                                                                                     |                                    pcie4_uscale_plus_0_sync__parameterized3_1172 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[0].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1173 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           phy_lane[14].sync_cdrhold                                                                                                             |                                     pcie4_uscale_plus_0_sync__parameterized3_456 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             sync_vec[0].sync_cell_i                                                                                                             |                                               pcie4_uscale_plus_0_sync_cell_1170 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           phy_lane[15].cdr_ctrl_on_eidle_i                                                                                                      |                                     pcie4_uscale_plus_0_gt_cdr_ctrl_on_eidle_457 |         13 |         13 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|             (phy_lane[15].cdr_ctrl_on_eidle_i)                                                                                                  |                                     pcie4_uscale_plus_0_gt_cdr_ctrl_on_eidle_457 |          9 |          9 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|             sync_gen34                                                                                                                          |                                    pcie4_uscale_plus_0_sync__parameterized3_1162 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[0].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1169 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             sync_gen34_eios_det                                                                                                                 |                                    pcie4_uscale_plus_0_sync__parameterized3_1163 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[0].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1168 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             sync_rxelecidle                                                                                                                     |                                    pcie4_uscale_plus_0_sync__parameterized3_1165 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[0].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1166 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           phy_lane[15].phy_rxeq_i                                                                                                               |                                              pcie4_uscale_plus_0_gt_phy_rxeq_458 |         16 |         16 |       0 |    0 |     41 |      0 |      0 |    0 |          0 |
|             (phy_lane[15].phy_rxeq_i)                                                                                                           |                                              pcie4_uscale_plus_0_gt_phy_rxeq_458 |          8 |          8 |       0 |    0 |     33 |      0 |      0 |    0 |          0 |
|             sync_ctrl                                                                                                                           |                                                    pcie4_uscale_plus_0_sync_1136 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|               sync_vec[0].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1160 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[1].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1161 |          6 |          6 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           phy_lane[15].phy_txeq_i                                                                                                               |                                              pcie4_uscale_plus_0_gt_phy_txeq_459 |         49 |         49 |       0 |    0 |    107 |      0 |      0 |    0 |          0 |
|             (phy_lane[15].phy_txeq_i)                                                                                                           |                                              pcie4_uscale_plus_0_gt_phy_txeq_459 |         36 |         36 |       0 |    0 |     59 |      0 |      0 |    0 |          0 |
|             sync_coeff                                                                                                                          |                                    pcie4_uscale_plus_0_sync__parameterized1_1121 |          7 |          7 |       0 |    0 |     24 |      0 |      0 |    0 |          0 |
|               sync_vec[0].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1130 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[1].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1131 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[2].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1132 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[3].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1133 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[4].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1134 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[5].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1135 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             sync_ctrl                                                                                                                           |                                                    pcie4_uscale_plus_0_sync_1122 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|               sync_vec[0].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1128 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[1].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1129 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             sync_preset                                                                                                                         |                                    pcie4_uscale_plus_0_sync__parameterized0_1123 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|               sync_vec[0].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1124 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[1].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1125 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[2].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1126 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[3].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1127 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           phy_lane[15].receiver_detect_termination_i                                                                                            |                                pcie4_uscale_plus_0_gt_receiver_detect_rxterm_460 |         12 |         12 |       0 |    0 |     22 |      0 |      0 |    0 |          0 |
|             (phy_lane[15].receiver_detect_termination_i)                                                                                        |                                pcie4_uscale_plus_0_gt_receiver_detect_rxterm_460 |          9 |          9 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|             sync_mac_in_detect                                                                                                                  |                                    pcie4_uscale_plus_0_sync__parameterized3_1117 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[0].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1120 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             sync_rxelecidle                                                                                                                     |                                    pcie4_uscale_plus_0_sync__parameterized3_1118 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[0].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1119 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           phy_lane[15].sync_cdrhold                                                                                                             |                                     pcie4_uscale_plus_0_sync__parameterized3_461 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             sync_vec[0].sync_cell_i                                                                                                             |                                               pcie4_uscale_plus_0_sync_cell_1116 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           phy_lane[1].cdr_ctrl_on_eidle_i                                                                                                       |                                     pcie4_uscale_plus_0_gt_cdr_ctrl_on_eidle_462 |         13 |         13 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|             (phy_lane[1].cdr_ctrl_on_eidle_i)                                                                                                   |                                     pcie4_uscale_plus_0_gt_cdr_ctrl_on_eidle_462 |          9 |          9 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|             sync_gen34                                                                                                                          |                                    pcie4_uscale_plus_0_sync__parameterized3_1108 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[0].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1115 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             sync_gen34_eios_det                                                                                                                 |                                    pcie4_uscale_plus_0_sync__parameterized3_1109 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[0].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1114 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             sync_rxelecidle                                                                                                                     |                                    pcie4_uscale_plus_0_sync__parameterized3_1111 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[0].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1112 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           phy_lane[1].phy_rxeq_i                                                                                                                |                                              pcie4_uscale_plus_0_gt_phy_rxeq_463 |         16 |         16 |       0 |    0 |     41 |      0 |      0 |    0 |          0 |
|             (phy_lane[1].phy_rxeq_i)                                                                                                            |                                              pcie4_uscale_plus_0_gt_phy_rxeq_463 |          8 |          8 |       0 |    0 |     33 |      0 |      0 |    0 |          0 |
|             sync_ctrl                                                                                                                           |                                                    pcie4_uscale_plus_0_sync_1082 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|               sync_vec[0].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1106 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[1].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1107 |          6 |          6 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           phy_lane[1].phy_txeq_i                                                                                                                |                                              pcie4_uscale_plus_0_gt_phy_txeq_464 |         49 |         49 |       0 |    0 |    107 |      0 |      0 |    0 |          0 |
|             (phy_lane[1].phy_txeq_i)                                                                                                            |                                              pcie4_uscale_plus_0_gt_phy_txeq_464 |         36 |         36 |       0 |    0 |     59 |      0 |      0 |    0 |          0 |
|             sync_coeff                                                                                                                          |                                    pcie4_uscale_plus_0_sync__parameterized1_1067 |          7 |          7 |       0 |    0 |     24 |      0 |      0 |    0 |          0 |
|               sync_vec[0].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1076 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[1].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1077 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[2].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1078 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[3].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1079 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[4].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1080 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[5].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1081 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             sync_ctrl                                                                                                                           |                                                    pcie4_uscale_plus_0_sync_1068 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|               sync_vec[0].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1074 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[1].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1075 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             sync_preset                                                                                                                         |                                    pcie4_uscale_plus_0_sync__parameterized0_1069 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|               sync_vec[0].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1070 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[1].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1071 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[2].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1072 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[3].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1073 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           phy_lane[1].receiver_detect_termination_i                                                                                             |                                pcie4_uscale_plus_0_gt_receiver_detect_rxterm_465 |         12 |         12 |       0 |    0 |     22 |      0 |      0 |    0 |          0 |
|             (phy_lane[1].receiver_detect_termination_i)                                                                                         |                                pcie4_uscale_plus_0_gt_receiver_detect_rxterm_465 |          9 |          9 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|             sync_mac_in_detect                                                                                                                  |                                    pcie4_uscale_plus_0_sync__parameterized3_1063 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[0].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1066 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             sync_rxelecidle                                                                                                                     |                                    pcie4_uscale_plus_0_sync__parameterized3_1064 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[0].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1065 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           phy_lane[1].sync_cdrhold                                                                                                              |                                     pcie4_uscale_plus_0_sync__parameterized3_466 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             sync_vec[0].sync_cell_i                                                                                                             |                                               pcie4_uscale_plus_0_sync_cell_1062 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           phy_lane[2].cdr_ctrl_on_eidle_i                                                                                                       |                                     pcie4_uscale_plus_0_gt_cdr_ctrl_on_eidle_467 |         13 |         13 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|             (phy_lane[2].cdr_ctrl_on_eidle_i)                                                                                                   |                                     pcie4_uscale_plus_0_gt_cdr_ctrl_on_eidle_467 |          9 |          9 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|             sync_gen34                                                                                                                          |                                    pcie4_uscale_plus_0_sync__parameterized3_1054 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[0].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1061 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             sync_gen34_eios_det                                                                                                                 |                                    pcie4_uscale_plus_0_sync__parameterized3_1055 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[0].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1060 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             sync_rxelecidle                                                                                                                     |                                    pcie4_uscale_plus_0_sync__parameterized3_1057 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[0].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1058 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           phy_lane[2].phy_rxeq_i                                                                                                                |                                              pcie4_uscale_plus_0_gt_phy_rxeq_468 |         16 |         16 |       0 |    0 |     41 |      0 |      0 |    0 |          0 |
|             (phy_lane[2].phy_rxeq_i)                                                                                                            |                                              pcie4_uscale_plus_0_gt_phy_rxeq_468 |          8 |          8 |       0 |    0 |     33 |      0 |      0 |    0 |          0 |
|             sync_ctrl                                                                                                                           |                                                    pcie4_uscale_plus_0_sync_1028 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|               sync_vec[0].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1052 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[1].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1053 |          6 |          6 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           phy_lane[2].phy_txeq_i                                                                                                                |                                              pcie4_uscale_plus_0_gt_phy_txeq_469 |         49 |         49 |       0 |    0 |    107 |      0 |      0 |    0 |          0 |
|             (phy_lane[2].phy_txeq_i)                                                                                                            |                                              pcie4_uscale_plus_0_gt_phy_txeq_469 |         36 |         36 |       0 |    0 |     59 |      0 |      0 |    0 |          0 |
|             sync_coeff                                                                                                                          |                                    pcie4_uscale_plus_0_sync__parameterized1_1013 |          7 |          7 |       0 |    0 |     24 |      0 |      0 |    0 |          0 |
|               sync_vec[0].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1022 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[1].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1023 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[2].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1024 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[3].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1025 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[4].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1026 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[5].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1027 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             sync_ctrl                                                                                                                           |                                                    pcie4_uscale_plus_0_sync_1014 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|               sync_vec[0].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1020 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[1].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1021 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             sync_preset                                                                                                                         |                                    pcie4_uscale_plus_0_sync__parameterized0_1015 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|               sync_vec[0].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1016 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[1].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1017 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[2].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1018 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[3].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1019 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           phy_lane[2].receiver_detect_termination_i                                                                                             |                                pcie4_uscale_plus_0_gt_receiver_detect_rxterm_470 |         12 |         12 |       0 |    0 |     22 |      0 |      0 |    0 |          0 |
|             (phy_lane[2].receiver_detect_termination_i)                                                                                         |                                pcie4_uscale_plus_0_gt_receiver_detect_rxterm_470 |          9 |          9 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|             sync_mac_in_detect                                                                                                                  |                                    pcie4_uscale_plus_0_sync__parameterized3_1009 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[0].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1012 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             sync_rxelecidle                                                                                                                     |                                    pcie4_uscale_plus_0_sync__parameterized3_1010 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[0].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1011 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           phy_lane[2].sync_cdrhold                                                                                                              |                                     pcie4_uscale_plus_0_sync__parameterized3_471 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             sync_vec[0].sync_cell_i                                                                                                             |                                               pcie4_uscale_plus_0_sync_cell_1008 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           phy_lane[3].cdr_ctrl_on_eidle_i                                                                                                       |                                     pcie4_uscale_plus_0_gt_cdr_ctrl_on_eidle_472 |         13 |         13 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|             (phy_lane[3].cdr_ctrl_on_eidle_i)                                                                                                   |                                     pcie4_uscale_plus_0_gt_cdr_ctrl_on_eidle_472 |          9 |          9 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|             sync_gen34                                                                                                                          |                                    pcie4_uscale_plus_0_sync__parameterized3_1000 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[0].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1007 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             sync_gen34_eios_det                                                                                                                 |                                    pcie4_uscale_plus_0_sync__parameterized3_1001 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[0].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1006 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             sync_rxelecidle                                                                                                                     |                                    pcie4_uscale_plus_0_sync__parameterized3_1003 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[0].sync_cell_i                                                                                                           |                                               pcie4_uscale_plus_0_sync_cell_1004 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           phy_lane[3].phy_rxeq_i                                                                                                                |                                              pcie4_uscale_plus_0_gt_phy_rxeq_473 |         16 |         16 |       0 |    0 |     41 |      0 |      0 |    0 |          0 |
|             (phy_lane[3].phy_rxeq_i)                                                                                                            |                                              pcie4_uscale_plus_0_gt_phy_rxeq_473 |          8 |          8 |       0 |    0 |     33 |      0 |      0 |    0 |          0 |
|             sync_ctrl                                                                                                                           |                                                     pcie4_uscale_plus_0_sync_974 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|               sync_vec[0].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_998 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[1].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_999 |          6 |          6 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           phy_lane[3].phy_txeq_i                                                                                                                |                                              pcie4_uscale_plus_0_gt_phy_txeq_474 |         50 |         50 |       0 |    0 |    107 |      0 |      0 |    0 |          0 |
|             (phy_lane[3].phy_txeq_i)                                                                                                            |                                              pcie4_uscale_plus_0_gt_phy_txeq_474 |         37 |         37 |       0 |    0 |     59 |      0 |      0 |    0 |          0 |
|             sync_coeff                                                                                                                          |                                     pcie4_uscale_plus_0_sync__parameterized1_959 |          7 |          7 |       0 |    0 |     24 |      0 |      0 |    0 |          0 |
|               sync_vec[0].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_968 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[1].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_969 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[2].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_970 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[3].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_971 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[4].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_972 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[5].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_973 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             sync_ctrl                                                                                                                           |                                                     pcie4_uscale_plus_0_sync_960 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|               sync_vec[0].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_966 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[1].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_967 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             sync_preset                                                                                                                         |                                     pcie4_uscale_plus_0_sync__parameterized0_961 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|               sync_vec[0].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_962 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[1].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_963 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[2].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_964 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[3].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_965 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           phy_lane[3].receiver_detect_termination_i                                                                                             |                                pcie4_uscale_plus_0_gt_receiver_detect_rxterm_475 |         12 |         12 |       0 |    0 |     22 |      0 |      0 |    0 |          0 |
|             (phy_lane[3].receiver_detect_termination_i)                                                                                         |                                pcie4_uscale_plus_0_gt_receiver_detect_rxterm_475 |          9 |          9 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|             sync_mac_in_detect                                                                                                                  |                                     pcie4_uscale_plus_0_sync__parameterized3_955 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[0].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_958 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             sync_rxelecidle                                                                                                                     |                                     pcie4_uscale_plus_0_sync__parameterized3_956 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[0].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_957 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           phy_lane[3].sync_cdrhold                                                                                                              |                                     pcie4_uscale_plus_0_sync__parameterized3_476 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             sync_vec[0].sync_cell_i                                                                                                             |                                                pcie4_uscale_plus_0_sync_cell_954 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           phy_lane[4].cdr_ctrl_on_eidle_i                                                                                                       |                                     pcie4_uscale_plus_0_gt_cdr_ctrl_on_eidle_477 |         13 |         13 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|             (phy_lane[4].cdr_ctrl_on_eidle_i)                                                                                                   |                                     pcie4_uscale_plus_0_gt_cdr_ctrl_on_eidle_477 |          9 |          9 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|             sync_gen34                                                                                                                          |                                     pcie4_uscale_plus_0_sync__parameterized3_946 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[0].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_953 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             sync_gen34_eios_det                                                                                                                 |                                     pcie4_uscale_plus_0_sync__parameterized3_947 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[0].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_952 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             sync_rxelecidle                                                                                                                     |                                     pcie4_uscale_plus_0_sync__parameterized3_949 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[0].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_950 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           phy_lane[4].phy_rxeq_i                                                                                                                |                                              pcie4_uscale_plus_0_gt_phy_rxeq_478 |         16 |         16 |       0 |    0 |     41 |      0 |      0 |    0 |          0 |
|             (phy_lane[4].phy_rxeq_i)                                                                                                            |                                              pcie4_uscale_plus_0_gt_phy_rxeq_478 |          8 |          8 |       0 |    0 |     33 |      0 |      0 |    0 |          0 |
|             sync_ctrl                                                                                                                           |                                                     pcie4_uscale_plus_0_sync_920 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|               sync_vec[0].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_944 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[1].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_945 |          6 |          6 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           phy_lane[4].phy_txeq_i                                                                                                                |                                              pcie4_uscale_plus_0_gt_phy_txeq_479 |         49 |         49 |       0 |    0 |    107 |      0 |      0 |    0 |          0 |
|             (phy_lane[4].phy_txeq_i)                                                                                                            |                                              pcie4_uscale_plus_0_gt_phy_txeq_479 |         36 |         36 |       0 |    0 |     59 |      0 |      0 |    0 |          0 |
|             sync_coeff                                                                                                                          |                                     pcie4_uscale_plus_0_sync__parameterized1_905 |          7 |          7 |       0 |    0 |     24 |      0 |      0 |    0 |          0 |
|               sync_vec[0].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_914 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[1].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_915 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[2].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_916 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[3].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_917 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[4].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_918 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[5].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_919 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             sync_ctrl                                                                                                                           |                                                     pcie4_uscale_plus_0_sync_906 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|               sync_vec[0].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_912 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[1].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_913 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             sync_preset                                                                                                                         |                                     pcie4_uscale_plus_0_sync__parameterized0_907 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|               sync_vec[0].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_908 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[1].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_909 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[2].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_910 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[3].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_911 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           phy_lane[4].receiver_detect_termination_i                                                                                             |                                pcie4_uscale_plus_0_gt_receiver_detect_rxterm_480 |         12 |         12 |       0 |    0 |     22 |      0 |      0 |    0 |          0 |
|             (phy_lane[4].receiver_detect_termination_i)                                                                                         |                                pcie4_uscale_plus_0_gt_receiver_detect_rxterm_480 |          9 |          9 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|             sync_mac_in_detect                                                                                                                  |                                     pcie4_uscale_plus_0_sync__parameterized3_901 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[0].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_904 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             sync_rxelecidle                                                                                                                     |                                     pcie4_uscale_plus_0_sync__parameterized3_902 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[0].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_903 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           phy_lane[4].sync_cdrhold                                                                                                              |                                     pcie4_uscale_plus_0_sync__parameterized3_481 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             sync_vec[0].sync_cell_i                                                                                                             |                                                pcie4_uscale_plus_0_sync_cell_900 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           phy_lane[5].cdr_ctrl_on_eidle_i                                                                                                       |                                     pcie4_uscale_plus_0_gt_cdr_ctrl_on_eidle_482 |         13 |         13 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|             (phy_lane[5].cdr_ctrl_on_eidle_i)                                                                                                   |                                     pcie4_uscale_plus_0_gt_cdr_ctrl_on_eidle_482 |          9 |          9 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|             sync_gen34                                                                                                                          |                                     pcie4_uscale_plus_0_sync__parameterized3_892 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[0].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_899 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             sync_gen34_eios_det                                                                                                                 |                                     pcie4_uscale_plus_0_sync__parameterized3_893 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[0].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_898 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             sync_rxelecidle                                                                                                                     |                                     pcie4_uscale_plus_0_sync__parameterized3_895 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[0].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_896 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           phy_lane[5].phy_rxeq_i                                                                                                                |                                              pcie4_uscale_plus_0_gt_phy_rxeq_483 |         16 |         16 |       0 |    0 |     41 |      0 |      0 |    0 |          0 |
|             (phy_lane[5].phy_rxeq_i)                                                                                                            |                                              pcie4_uscale_plus_0_gt_phy_rxeq_483 |          8 |          8 |       0 |    0 |     33 |      0 |      0 |    0 |          0 |
|             sync_ctrl                                                                                                                           |                                                     pcie4_uscale_plus_0_sync_866 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|               sync_vec[0].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_890 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[1].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_891 |          6 |          6 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           phy_lane[5].phy_txeq_i                                                                                                                |                                              pcie4_uscale_plus_0_gt_phy_txeq_484 |         49 |         49 |       0 |    0 |    107 |      0 |      0 |    0 |          0 |
|             (phy_lane[5].phy_txeq_i)                                                                                                            |                                              pcie4_uscale_plus_0_gt_phy_txeq_484 |         36 |         36 |       0 |    0 |     59 |      0 |      0 |    0 |          0 |
|             sync_coeff                                                                                                                          |                                     pcie4_uscale_plus_0_sync__parameterized1_851 |          7 |          7 |       0 |    0 |     24 |      0 |      0 |    0 |          0 |
|               sync_vec[0].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_860 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[1].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_861 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[2].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_862 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[3].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_863 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[4].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_864 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[5].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_865 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             sync_ctrl                                                                                                                           |                                                     pcie4_uscale_plus_0_sync_852 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|               sync_vec[0].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_858 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[1].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_859 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             sync_preset                                                                                                                         |                                     pcie4_uscale_plus_0_sync__parameterized0_853 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|               sync_vec[0].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_854 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[1].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_855 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[2].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_856 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[3].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_857 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           phy_lane[5].receiver_detect_termination_i                                                                                             |                                pcie4_uscale_plus_0_gt_receiver_detect_rxterm_485 |         12 |         12 |       0 |    0 |     22 |      0 |      0 |    0 |          0 |
|             (phy_lane[5].receiver_detect_termination_i)                                                                                         |                                pcie4_uscale_plus_0_gt_receiver_detect_rxterm_485 |          9 |          9 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|             sync_mac_in_detect                                                                                                                  |                                     pcie4_uscale_plus_0_sync__parameterized3_847 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[0].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_850 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             sync_rxelecidle                                                                                                                     |                                     pcie4_uscale_plus_0_sync__parameterized3_848 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[0].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_849 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           phy_lane[5].sync_cdrhold                                                                                                              |                                     pcie4_uscale_plus_0_sync__parameterized3_486 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             sync_vec[0].sync_cell_i                                                                                                             |                                                pcie4_uscale_plus_0_sync_cell_846 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           phy_lane[6].cdr_ctrl_on_eidle_i                                                                                                       |                                     pcie4_uscale_plus_0_gt_cdr_ctrl_on_eidle_487 |         13 |         13 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|             (phy_lane[6].cdr_ctrl_on_eidle_i)                                                                                                   |                                     pcie4_uscale_plus_0_gt_cdr_ctrl_on_eidle_487 |          9 |          9 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|             sync_gen34                                                                                                                          |                                     pcie4_uscale_plus_0_sync__parameterized3_838 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[0].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_845 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             sync_gen34_eios_det                                                                                                                 |                                     pcie4_uscale_plus_0_sync__parameterized3_839 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[0].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_844 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             sync_rxelecidle                                                                                                                     |                                     pcie4_uscale_plus_0_sync__parameterized3_841 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[0].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_842 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           phy_lane[6].phy_rxeq_i                                                                                                                |                                              pcie4_uscale_plus_0_gt_phy_rxeq_488 |         16 |         16 |       0 |    0 |     41 |      0 |      0 |    0 |          0 |
|             (phy_lane[6].phy_rxeq_i)                                                                                                            |                                              pcie4_uscale_plus_0_gt_phy_rxeq_488 |          8 |          8 |       0 |    0 |     33 |      0 |      0 |    0 |          0 |
|             sync_ctrl                                                                                                                           |                                                     pcie4_uscale_plus_0_sync_812 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|               sync_vec[0].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_836 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[1].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_837 |          6 |          6 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           phy_lane[6].phy_txeq_i                                                                                                                |                                              pcie4_uscale_plus_0_gt_phy_txeq_489 |         49 |         49 |       0 |    0 |    107 |      0 |      0 |    0 |          0 |
|             (phy_lane[6].phy_txeq_i)                                                                                                            |                                              pcie4_uscale_plus_0_gt_phy_txeq_489 |         36 |         36 |       0 |    0 |     59 |      0 |      0 |    0 |          0 |
|             sync_coeff                                                                                                                          |                                     pcie4_uscale_plus_0_sync__parameterized1_797 |          7 |          7 |       0 |    0 |     24 |      0 |      0 |    0 |          0 |
|               sync_vec[0].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_806 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[1].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_807 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[2].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_808 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[3].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_809 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[4].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_810 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[5].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_811 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             sync_ctrl                                                                                                                           |                                                     pcie4_uscale_plus_0_sync_798 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|               sync_vec[0].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_804 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[1].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_805 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             sync_preset                                                                                                                         |                                     pcie4_uscale_plus_0_sync__parameterized0_799 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|               sync_vec[0].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_800 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[1].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_801 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[2].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_802 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[3].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_803 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           phy_lane[6].receiver_detect_termination_i                                                                                             |                                pcie4_uscale_plus_0_gt_receiver_detect_rxterm_490 |         12 |         12 |       0 |    0 |     22 |      0 |      0 |    0 |          0 |
|             (phy_lane[6].receiver_detect_termination_i)                                                                                         |                                pcie4_uscale_plus_0_gt_receiver_detect_rxterm_490 |          9 |          9 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|             sync_mac_in_detect                                                                                                                  |                                     pcie4_uscale_plus_0_sync__parameterized3_793 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[0].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_796 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             sync_rxelecidle                                                                                                                     |                                     pcie4_uscale_plus_0_sync__parameterized3_794 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[0].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_795 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           phy_lane[6].sync_cdrhold                                                                                                              |                                     pcie4_uscale_plus_0_sync__parameterized3_491 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             sync_vec[0].sync_cell_i                                                                                                             |                                                pcie4_uscale_plus_0_sync_cell_792 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           phy_lane[7].cdr_ctrl_on_eidle_i                                                                                                       |                                     pcie4_uscale_plus_0_gt_cdr_ctrl_on_eidle_492 |         13 |         13 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|             (phy_lane[7].cdr_ctrl_on_eidle_i)                                                                                                   |                                     pcie4_uscale_plus_0_gt_cdr_ctrl_on_eidle_492 |          9 |          9 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|             sync_gen34                                                                                                                          |                                     pcie4_uscale_plus_0_sync__parameterized3_784 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[0].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_791 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             sync_gen34_eios_det                                                                                                                 |                                     pcie4_uscale_plus_0_sync__parameterized3_785 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[0].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_790 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             sync_rxelecidle                                                                                                                     |                                     pcie4_uscale_plus_0_sync__parameterized3_787 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[0].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_788 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           phy_lane[7].phy_rxeq_i                                                                                                                |                                              pcie4_uscale_plus_0_gt_phy_rxeq_493 |         16 |         16 |       0 |    0 |     41 |      0 |      0 |    0 |          0 |
|             (phy_lane[7].phy_rxeq_i)                                                                                                            |                                              pcie4_uscale_plus_0_gt_phy_rxeq_493 |          8 |          8 |       0 |    0 |     33 |      0 |      0 |    0 |          0 |
|             sync_ctrl                                                                                                                           |                                                     pcie4_uscale_plus_0_sync_758 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|               sync_vec[0].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_782 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[1].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_783 |          6 |          6 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           phy_lane[7].phy_txeq_i                                                                                                                |                                              pcie4_uscale_plus_0_gt_phy_txeq_494 |         50 |         50 |       0 |    0 |    107 |      0 |      0 |    0 |          0 |
|             (phy_lane[7].phy_txeq_i)                                                                                                            |                                              pcie4_uscale_plus_0_gt_phy_txeq_494 |         37 |         37 |       0 |    0 |     59 |      0 |      0 |    0 |          0 |
|             sync_coeff                                                                                                                          |                                     pcie4_uscale_plus_0_sync__parameterized1_743 |          7 |          7 |       0 |    0 |     24 |      0 |      0 |    0 |          0 |
|               sync_vec[0].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_752 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[1].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_753 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[2].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_754 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[3].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_755 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[4].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_756 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[5].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_757 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             sync_ctrl                                                                                                                           |                                                     pcie4_uscale_plus_0_sync_744 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|               sync_vec[0].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_750 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[1].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_751 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             sync_preset                                                                                                                         |                                     pcie4_uscale_plus_0_sync__parameterized0_745 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|               sync_vec[0].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_746 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[1].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_747 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[2].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_748 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[3].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_749 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           phy_lane[7].receiver_detect_termination_i                                                                                             |                                pcie4_uscale_plus_0_gt_receiver_detect_rxterm_495 |         12 |         12 |       0 |    0 |     22 |      0 |      0 |    0 |          0 |
|             (phy_lane[7].receiver_detect_termination_i)                                                                                         |                                pcie4_uscale_plus_0_gt_receiver_detect_rxterm_495 |          9 |          9 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|             sync_mac_in_detect                                                                                                                  |                                     pcie4_uscale_plus_0_sync__parameterized3_739 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[0].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_742 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             sync_rxelecidle                                                                                                                     |                                     pcie4_uscale_plus_0_sync__parameterized3_740 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[0].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_741 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           phy_lane[7].sync_cdrhold                                                                                                              |                                     pcie4_uscale_plus_0_sync__parameterized3_496 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             sync_vec[0].sync_cell_i                                                                                                             |                                                pcie4_uscale_plus_0_sync_cell_738 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           phy_lane[8].cdr_ctrl_on_eidle_i                                                                                                       |                                     pcie4_uscale_plus_0_gt_cdr_ctrl_on_eidle_497 |         13 |         13 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|             (phy_lane[8].cdr_ctrl_on_eidle_i)                                                                                                   |                                     pcie4_uscale_plus_0_gt_cdr_ctrl_on_eidle_497 |          9 |          9 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|             sync_gen34                                                                                                                          |                                     pcie4_uscale_plus_0_sync__parameterized3_730 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[0].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_737 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             sync_gen34_eios_det                                                                                                                 |                                     pcie4_uscale_plus_0_sync__parameterized3_731 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[0].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_736 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             sync_rxelecidle                                                                                                                     |                                     pcie4_uscale_plus_0_sync__parameterized3_733 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[0].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_734 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           phy_lane[8].phy_rxeq_i                                                                                                                |                                              pcie4_uscale_plus_0_gt_phy_rxeq_498 |         16 |         16 |       0 |    0 |     41 |      0 |      0 |    0 |          0 |
|             (phy_lane[8].phy_rxeq_i)                                                                                                            |                                              pcie4_uscale_plus_0_gt_phy_rxeq_498 |          8 |          8 |       0 |    0 |     33 |      0 |      0 |    0 |          0 |
|             sync_ctrl                                                                                                                           |                                                     pcie4_uscale_plus_0_sync_704 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|               sync_vec[0].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_728 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[1].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_729 |          6 |          6 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           phy_lane[8].phy_txeq_i                                                                                                                |                                              pcie4_uscale_plus_0_gt_phy_txeq_499 |         49 |         49 |       0 |    0 |    107 |      0 |      0 |    0 |          0 |
|             (phy_lane[8].phy_txeq_i)                                                                                                            |                                              pcie4_uscale_plus_0_gt_phy_txeq_499 |         36 |         36 |       0 |    0 |     59 |      0 |      0 |    0 |          0 |
|             sync_coeff                                                                                                                          |                                     pcie4_uscale_plus_0_sync__parameterized1_689 |          7 |          7 |       0 |    0 |     24 |      0 |      0 |    0 |          0 |
|               sync_vec[0].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_698 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[1].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_699 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[2].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_700 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[3].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_701 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[4].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_702 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[5].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_703 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             sync_ctrl                                                                                                                           |                                                     pcie4_uscale_plus_0_sync_690 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|               sync_vec[0].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_696 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[1].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_697 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             sync_preset                                                                                                                         |                                     pcie4_uscale_plus_0_sync__parameterized0_691 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|               sync_vec[0].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_692 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[1].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_693 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[2].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_694 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[3].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_695 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           phy_lane[8].receiver_detect_termination_i                                                                                             |                                pcie4_uscale_plus_0_gt_receiver_detect_rxterm_500 |         12 |         12 |       0 |    0 |     22 |      0 |      0 |    0 |          0 |
|             (phy_lane[8].receiver_detect_termination_i)                                                                                         |                                pcie4_uscale_plus_0_gt_receiver_detect_rxterm_500 |          9 |          9 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|             sync_mac_in_detect                                                                                                                  |                                     pcie4_uscale_plus_0_sync__parameterized3_685 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[0].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_688 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             sync_rxelecidle                                                                                                                     |                                     pcie4_uscale_plus_0_sync__parameterized3_686 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[0].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_687 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           phy_lane[8].sync_cdrhold                                                                                                              |                                     pcie4_uscale_plus_0_sync__parameterized3_501 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             sync_vec[0].sync_cell_i                                                                                                             |                                                pcie4_uscale_plus_0_sync_cell_684 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           phy_lane[9].cdr_ctrl_on_eidle_i                                                                                                       |                                     pcie4_uscale_plus_0_gt_cdr_ctrl_on_eidle_502 |         13 |         13 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|             (phy_lane[9].cdr_ctrl_on_eidle_i)                                                                                                   |                                     pcie4_uscale_plus_0_gt_cdr_ctrl_on_eidle_502 |          9 |          9 |       0 |    0 |     20 |      0 |      0 |    0 |          0 |
|             sync_gen34                                                                                                                          |                                     pcie4_uscale_plus_0_sync__parameterized3_676 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[0].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_683 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             sync_gen34_eios_det                                                                                                                 |                                     pcie4_uscale_plus_0_sync__parameterized3_677 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[0].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_682 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             sync_rxelecidle                                                                                                                     |                                     pcie4_uscale_plus_0_sync__parameterized3_679 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[0].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_680 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           phy_lane[9].phy_rxeq_i                                                                                                                |                                              pcie4_uscale_plus_0_gt_phy_rxeq_503 |         16 |         16 |       0 |    0 |     41 |      0 |      0 |    0 |          0 |
|             (phy_lane[9].phy_rxeq_i)                                                                                                            |                                              pcie4_uscale_plus_0_gt_phy_rxeq_503 |          8 |          8 |       0 |    0 |     33 |      0 |      0 |    0 |          0 |
|             sync_ctrl                                                                                                                           |                                                     pcie4_uscale_plus_0_sync_651 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|               sync_vec[0].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_674 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[1].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_675 |          6 |          6 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           phy_lane[9].phy_txeq_i                                                                                                                |                                              pcie4_uscale_plus_0_gt_phy_txeq_504 |         50 |         50 |       0 |    0 |    107 |      0 |      0 |    0 |          0 |
|             (phy_lane[9].phy_txeq_i)                                                                                                            |                                              pcie4_uscale_plus_0_gt_phy_txeq_504 |         37 |         37 |       0 |    0 |     59 |      0 |      0 |    0 |          0 |
|             sync_coeff                                                                                                                          |                                         pcie4_uscale_plus_0_sync__parameterized1 |          7 |          7 |       0 |    0 |     24 |      0 |      0 |    0 |          0 |
|               sync_vec[0].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_645 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[1].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_646 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[2].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_647 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[3].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_648 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[4].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_649 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[5].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_650 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             sync_ctrl                                                                                                                           |                                                         pcie4_uscale_plus_0_sync |          6 |          6 |       0 |    0 |      8 |      0 |      0 |    0 |          0 |
|               sync_vec[0].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_643 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[1].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_644 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             sync_preset                                                                                                                         |                                     pcie4_uscale_plus_0_sync__parameterized0_638 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|               sync_vec[0].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_639 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[1].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_640 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[2].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_641 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[3].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_642 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           phy_lane[9].receiver_detect_termination_i                                                                                             |                                pcie4_uscale_plus_0_gt_receiver_detect_rxterm_505 |         12 |         12 |       0 |    0 |     22 |      0 |      0 |    0 |          0 |
|             (phy_lane[9].receiver_detect_termination_i)                                                                                         |                                pcie4_uscale_plus_0_gt_receiver_detect_rxterm_505 |          9 |          9 |       0 |    0 |     14 |      0 |      0 |    0 |          0 |
|             sync_mac_in_detect                                                                                                                  |                                     pcie4_uscale_plus_0_sync__parameterized3_634 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[0].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_637 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             sync_rxelecidle                                                                                                                     |                                     pcie4_uscale_plus_0_sync__parameterized3_635 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[0].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_636 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           phy_lane[9].sync_cdrhold                                                                                                              |                                     pcie4_uscale_plus_0_sync__parameterized3_506 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             sync_vec[0].sync_cell_i                                                                                                             |                                                pcie4_uscale_plus_0_sync_cell_633 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           phy_rst_i                                                                                                                             |                                                   pcie4_uscale_plus_0_gt_phy_rst |         66 |         59 |       0 |    7 |    391 |      0 |      0 |    0 |          0 |
|             (phy_rst_i)                                                                                                                         |                                                   pcie4_uscale_plus_0_gt_phy_rst |         33 |         26 |       0 |    7 |     51 |      0 |      0 |    0 |          0 |
|             sync_cplllock                                                                                                                       |                                         pcie4_uscale_plus_0_sync__parameterized4 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[0].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_617 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             sync_phystatus                                                                                                                      |                                     pcie4_uscale_plus_0_sync__parameterized4_508 |          6 |          6 |       0 |    0 |     64 |      0 |      0 |    0 |          0 |
|               sync_vec[0].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_585 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[10].sync_cell_i                                                                                                          |                                                pcie4_uscale_plus_0_sync_cell_586 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[11].sync_cell_i                                                                                                          |                                                pcie4_uscale_plus_0_sync_cell_587 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[12].sync_cell_i                                                                                                          |                                                pcie4_uscale_plus_0_sync_cell_588 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[13].sync_cell_i                                                                                                          |                                                pcie4_uscale_plus_0_sync_cell_589 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[14].sync_cell_i                                                                                                          |                                                pcie4_uscale_plus_0_sync_cell_590 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[15].sync_cell_i                                                                                                          |                                                pcie4_uscale_plus_0_sync_cell_591 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[1].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_592 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[2].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_593 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[3].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_594 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[4].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_595 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[5].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_596 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[6].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_597 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[7].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_598 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[8].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_599 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[9].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_600 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             sync_qpll1lock                                                                                                                      |                                     pcie4_uscale_plus_0_sync__parameterized0_509 |          3 |          3 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|               sync_vec[0].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_577 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[1].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_578 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[2].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_579 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[3].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_580 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             sync_rxresetdone                                                                                                                    |                                     pcie4_uscale_plus_0_sync__parameterized4_510 |          5 |          5 |       0 |    0 |     64 |      0 |      0 |    0 |          0 |
|               sync_vec[0].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_561 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[10].sync_cell_i                                                                                                          |                                                pcie4_uscale_plus_0_sync_cell_562 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[11].sync_cell_i                                                                                                          |                                                pcie4_uscale_plus_0_sync_cell_563 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[12].sync_cell_i                                                                                                          |                                                pcie4_uscale_plus_0_sync_cell_564 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[13].sync_cell_i                                                                                                          |                                                pcie4_uscale_plus_0_sync_cell_565 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[14].sync_cell_i                                                                                                          |                                                pcie4_uscale_plus_0_sync_cell_566 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[15].sync_cell_i                                                                                                          |                                                pcie4_uscale_plus_0_sync_cell_567 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[1].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_568 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[2].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_569 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[3].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_570 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[4].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_571 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[5].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_572 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[6].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_573 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[7].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_574 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[8].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_575 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[9].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_576 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             sync_txprogdivresetdone                                                                                                             |                                     pcie4_uscale_plus_0_sync__parameterized4_511 |          5 |          5 |       0 |    0 |     64 |      0 |      0 |    0 |          0 |
|               sync_vec[0].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_545 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[10].sync_cell_i                                                                                                          |                                                pcie4_uscale_plus_0_sync_cell_546 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[11].sync_cell_i                                                                                                          |                                                pcie4_uscale_plus_0_sync_cell_547 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[12].sync_cell_i                                                                                                          |                                                pcie4_uscale_plus_0_sync_cell_548 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[13].sync_cell_i                                                                                                          |                                                pcie4_uscale_plus_0_sync_cell_549 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[14].sync_cell_i                                                                                                          |                                                pcie4_uscale_plus_0_sync_cell_550 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[15].sync_cell_i                                                                                                          |                                                pcie4_uscale_plus_0_sync_cell_551 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[1].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_552 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[2].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_553 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[3].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_554 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[4].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_555 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[5].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_556 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[6].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_557 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[7].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_558 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[8].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_559 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[9].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_560 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             sync_txresetdone                                                                                                                    |                                     pcie4_uscale_plus_0_sync__parameterized4_512 |          6 |          6 |       0 |    0 |     64 |      0 |      0 |    0 |          0 |
|               sync_vec[0].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_529 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[10].sync_cell_i                                                                                                          |                                                pcie4_uscale_plus_0_sync_cell_530 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[11].sync_cell_i                                                                                                          |                                                pcie4_uscale_plus_0_sync_cell_531 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[12].sync_cell_i                                                                                                          |                                                pcie4_uscale_plus_0_sync_cell_532 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[13].sync_cell_i                                                                                                          |                                                pcie4_uscale_plus_0_sync_cell_533 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[14].sync_cell_i                                                                                                          |                                                pcie4_uscale_plus_0_sync_cell_534 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[15].sync_cell_i                                                                                                          |                                                pcie4_uscale_plus_0_sync_cell_535 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[1].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_536 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[2].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_537 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[3].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_538 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[4].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_539 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[5].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_540 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[6].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_541 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[7].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_542 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[8].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_543 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[9].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_544 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|             sync_txsync_done                                                                                                                    |                                     pcie4_uscale_plus_0_sync__parameterized4_513 |          8 |          8 |       0 |    0 |     64 |      0 |      0 |    0 |          0 |
|               sync_vec[0].sync_cell_i                                                                                                           |                                                    pcie4_uscale_plus_0_sync_cell |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[10].sync_cell_i                                                                                                          |                                                pcie4_uscale_plus_0_sync_cell_514 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[11].sync_cell_i                                                                                                          |                                                pcie4_uscale_plus_0_sync_cell_515 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[12].sync_cell_i                                                                                                          |                                                pcie4_uscale_plus_0_sync_cell_516 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[13].sync_cell_i                                                                                                          |                                                pcie4_uscale_plus_0_sync_cell_517 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[14].sync_cell_i                                                                                                          |                                                pcie4_uscale_plus_0_sync_cell_518 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[15].sync_cell_i                                                                                                          |                                                pcie4_uscale_plus_0_sync_cell_519 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[1].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_520 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[2].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_521 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[3].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_522 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[4].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_523 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[5].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_524 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[6].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_525 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[7].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_526 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[8].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_527 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|               sync_vec[9].sync_cell_i                                                                                                           |                                                pcie4_uscale_plus_0_sync_cell_528 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|         phy_pipeline                                                                                                                            |                                                 pcie4_uscale_plus_0_phy_pipeline |         24 |         24 |       0 |    0 |   1884 |      0 |      0 |    0 |          0 |
|           as_mac_in_detect_chain                                                                                                                |                                 pcie4_uscale_plus_0_phy_ff_chain__parameterized2 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[0].phy_phystatus_chain                                                                                              |                                 pcie4_uscale_plus_0_phy_ff_chain__parameterized3 |          8 |          8 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[0].phy_rxdata_chain                                                                                                 |                                                 pcie4_uscale_plus_0_phy_ff_chain |          0 |          0 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[0].phy_rxdata_valid_chain                                                                                           |                               pcie4_uscale_plus_0_phy_ff_chain__parameterized1_2 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[0].phy_rxdatak_chain                                                                                                |                                 pcie4_uscale_plus_0_phy_ff_chain__parameterized0 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[0].phy_rxelecidle_chain                                                                                             |                               pcie4_uscale_plus_0_phy_ff_chain__parameterized3_3 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[0].phy_rxeq_adapt_done_chain                                                                                        |                               pcie4_uscale_plus_0_phy_ff_chain__parameterized1_4 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[0].phy_rxeq_ctrl_chain                                                                                              |                               pcie4_uscale_plus_0_phy_ff_chain__parameterized0_5 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[0].phy_rxeq_done_chain                                                                                              |                               pcie4_uscale_plus_0_phy_ff_chain__parameterized1_6 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[0].phy_rxeq_new_txcoeff_chain                                                                                       |                                 pcie4_uscale_plus_0_phy_ff_chain__parameterized7 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[0].phy_rxeq_preset_sel_chain                                                                                        |                               pcie4_uscale_plus_0_phy_ff_chain__parameterized1_7 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[0].phy_rxpolarity_chain                                                                                             |                               pcie4_uscale_plus_0_phy_ff_chain__parameterized1_8 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[0].phy_rxstart_block_chain                                                                                          |                               pcie4_uscale_plus_0_phy_ff_chain__parameterized0_9 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[0].phy_rxstatus_chain                                                                                               |                                 pcie4_uscale_plus_0_phy_ff_chain__parameterized4 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[0].phy_rxsync_header_chain                                                                                          |                              pcie4_uscale_plus_0_phy_ff_chain__parameterized0_10 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[0].phy_rxvalid_chain                                                                                                |                              pcie4_uscale_plus_0_phy_ff_chain__parameterized1_11 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[0].phy_txcompliance_chain                                                                                           |                              pcie4_uscale_plus_0_phy_ff_chain__parameterized1_12 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[0].phy_txdata_chain                                                                                                 |                                              pcie4_uscale_plus_0_phy_ff_chain_13 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[0].phy_txdata_valid_chain                                                                                           |                              pcie4_uscale_plus_0_phy_ff_chain__parameterized1_14 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[0].phy_txdatak_chain                                                                                                |                              pcie4_uscale_plus_0_phy_ff_chain__parameterized0_15 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[0].phy_txelecidle_chain                                                                                             |                              pcie4_uscale_plus_0_phy_ff_chain__parameterized2_16 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[0].phy_txeq_coeff_chain                                                                                             |                                 pcie4_uscale_plus_0_phy_ff_chain__parameterized6 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[0].phy_txeq_ctrl_chain                                                                                              |                              pcie4_uscale_plus_0_phy_ff_chain__parameterized0_17 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[0].phy_txeq_done_chain                                                                                              |                              pcie4_uscale_plus_0_phy_ff_chain__parameterized1_18 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[0].phy_txeq_new_coeff_chain                                                                                         |                              pcie4_uscale_plus_0_phy_ff_chain__parameterized7_19 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[0].phy_txeq_preset_chain                                                                                            |                                 pcie4_uscale_plus_0_phy_ff_chain__parameterized5 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[0].phy_txstart_block_chain                                                                                          |                              pcie4_uscale_plus_0_phy_ff_chain__parameterized1_20 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[0].phy_txsync_header_chain                                                                                          |                              pcie4_uscale_plus_0_phy_ff_chain__parameterized0_21 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[10].phy_phystatus_chain                                                                                             |                              pcie4_uscale_plus_0_phy_ff_chain__parameterized3_22 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[10].phy_rxdata_chain                                                                                                |                                              pcie4_uscale_plus_0_phy_ff_chain_23 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[10].phy_rxdata_valid_chain                                                                                          |                              pcie4_uscale_plus_0_phy_ff_chain__parameterized1_24 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[10].phy_rxdatak_chain                                                                                               |                              pcie4_uscale_plus_0_phy_ff_chain__parameterized0_25 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[10].phy_rxelecidle_chain                                                                                            |                              pcie4_uscale_plus_0_phy_ff_chain__parameterized3_26 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[10].phy_rxeq_adapt_done_chain                                                                                       |                              pcie4_uscale_plus_0_phy_ff_chain__parameterized1_27 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[10].phy_rxeq_ctrl_chain                                                                                             |                              pcie4_uscale_plus_0_phy_ff_chain__parameterized0_28 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[10].phy_rxeq_done_chain                                                                                             |                              pcie4_uscale_plus_0_phy_ff_chain__parameterized1_29 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[10].phy_rxeq_new_txcoeff_chain                                                                                      |                              pcie4_uscale_plus_0_phy_ff_chain__parameterized7_30 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[10].phy_rxeq_preset_sel_chain                                                                                       |                              pcie4_uscale_plus_0_phy_ff_chain__parameterized1_31 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[10].phy_rxpolarity_chain                                                                                            |                              pcie4_uscale_plus_0_phy_ff_chain__parameterized1_32 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[10].phy_rxstart_block_chain                                                                                         |                              pcie4_uscale_plus_0_phy_ff_chain__parameterized0_33 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[10].phy_rxstatus_chain                                                                                              |                              pcie4_uscale_plus_0_phy_ff_chain__parameterized4_34 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[10].phy_rxsync_header_chain                                                                                         |                              pcie4_uscale_plus_0_phy_ff_chain__parameterized0_35 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[10].phy_rxvalid_chain                                                                                               |                              pcie4_uscale_plus_0_phy_ff_chain__parameterized1_36 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[10].phy_txcompliance_chain                                                                                          |                              pcie4_uscale_plus_0_phy_ff_chain__parameterized1_37 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[10].phy_txdata_chain                                                                                                |                                              pcie4_uscale_plus_0_phy_ff_chain_38 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[10].phy_txdata_valid_chain                                                                                          |                              pcie4_uscale_plus_0_phy_ff_chain__parameterized1_39 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[10].phy_txdatak_chain                                                                                               |                              pcie4_uscale_plus_0_phy_ff_chain__parameterized0_40 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[10].phy_txelecidle_chain                                                                                            |                              pcie4_uscale_plus_0_phy_ff_chain__parameterized2_41 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[10].phy_txeq_coeff_chain                                                                                            |                              pcie4_uscale_plus_0_phy_ff_chain__parameterized6_42 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[10].phy_txeq_ctrl_chain                                                                                             |                              pcie4_uscale_plus_0_phy_ff_chain__parameterized0_43 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[10].phy_txeq_done_chain                                                                                             |                              pcie4_uscale_plus_0_phy_ff_chain__parameterized1_44 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[10].phy_txeq_new_coeff_chain                                                                                        |                              pcie4_uscale_plus_0_phy_ff_chain__parameterized7_45 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[10].phy_txeq_preset_chain                                                                                           |                              pcie4_uscale_plus_0_phy_ff_chain__parameterized5_46 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[10].phy_txstart_block_chain                                                                                         |                              pcie4_uscale_plus_0_phy_ff_chain__parameterized1_47 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[10].phy_txsync_header_chain                                                                                         |                              pcie4_uscale_plus_0_phy_ff_chain__parameterized0_48 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[11].phy_phystatus_chain                                                                                             |                              pcie4_uscale_plus_0_phy_ff_chain__parameterized3_49 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[11].phy_rxdata_chain                                                                                                |                                              pcie4_uscale_plus_0_phy_ff_chain_50 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[11].phy_rxdata_valid_chain                                                                                          |                              pcie4_uscale_plus_0_phy_ff_chain__parameterized1_51 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[11].phy_rxdatak_chain                                                                                               |                              pcie4_uscale_plus_0_phy_ff_chain__parameterized0_52 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[11].phy_rxelecidle_chain                                                                                            |                              pcie4_uscale_plus_0_phy_ff_chain__parameterized3_53 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[11].phy_rxeq_adapt_done_chain                                                                                       |                              pcie4_uscale_plus_0_phy_ff_chain__parameterized1_54 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[11].phy_rxeq_ctrl_chain                                                                                             |                              pcie4_uscale_plus_0_phy_ff_chain__parameterized0_55 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[11].phy_rxeq_done_chain                                                                                             |                              pcie4_uscale_plus_0_phy_ff_chain__parameterized1_56 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[11].phy_rxeq_new_txcoeff_chain                                                                                      |                              pcie4_uscale_plus_0_phy_ff_chain__parameterized7_57 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[11].phy_rxeq_preset_sel_chain                                                                                       |                              pcie4_uscale_plus_0_phy_ff_chain__parameterized1_58 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[11].phy_rxpolarity_chain                                                                                            |                              pcie4_uscale_plus_0_phy_ff_chain__parameterized1_59 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[11].phy_rxstart_block_chain                                                                                         |                              pcie4_uscale_plus_0_phy_ff_chain__parameterized0_60 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[11].phy_rxstatus_chain                                                                                              |                              pcie4_uscale_plus_0_phy_ff_chain__parameterized4_61 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[11].phy_rxsync_header_chain                                                                                         |                              pcie4_uscale_plus_0_phy_ff_chain__parameterized0_62 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[11].phy_rxvalid_chain                                                                                               |                              pcie4_uscale_plus_0_phy_ff_chain__parameterized1_63 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[11].phy_txcompliance_chain                                                                                          |                              pcie4_uscale_plus_0_phy_ff_chain__parameterized1_64 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[11].phy_txdata_chain                                                                                                |                                              pcie4_uscale_plus_0_phy_ff_chain_65 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[11].phy_txdata_valid_chain                                                                                          |                              pcie4_uscale_plus_0_phy_ff_chain__parameterized1_66 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[11].phy_txdatak_chain                                                                                               |                              pcie4_uscale_plus_0_phy_ff_chain__parameterized0_67 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[11].phy_txelecidle_chain                                                                                            |                              pcie4_uscale_plus_0_phy_ff_chain__parameterized2_68 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[11].phy_txeq_coeff_chain                                                                                            |                              pcie4_uscale_plus_0_phy_ff_chain__parameterized6_69 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[11].phy_txeq_ctrl_chain                                                                                             |                              pcie4_uscale_plus_0_phy_ff_chain__parameterized0_70 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[11].phy_txeq_done_chain                                                                                             |                              pcie4_uscale_plus_0_phy_ff_chain__parameterized1_71 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[11].phy_txeq_new_coeff_chain                                                                                        |                              pcie4_uscale_plus_0_phy_ff_chain__parameterized7_72 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[11].phy_txeq_preset_chain                                                                                           |                              pcie4_uscale_plus_0_phy_ff_chain__parameterized5_73 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[11].phy_txstart_block_chain                                                                                         |                              pcie4_uscale_plus_0_phy_ff_chain__parameterized1_74 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[11].phy_txsync_header_chain                                                                                         |                              pcie4_uscale_plus_0_phy_ff_chain__parameterized0_75 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[12].phy_phystatus_chain                                                                                             |                              pcie4_uscale_plus_0_phy_ff_chain__parameterized3_76 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[12].phy_rxdata_chain                                                                                                |                                              pcie4_uscale_plus_0_phy_ff_chain_77 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[12].phy_rxdata_valid_chain                                                                                          |                              pcie4_uscale_plus_0_phy_ff_chain__parameterized1_78 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[12].phy_rxdatak_chain                                                                                               |                              pcie4_uscale_plus_0_phy_ff_chain__parameterized0_79 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[12].phy_rxelecidle_chain                                                                                            |                              pcie4_uscale_plus_0_phy_ff_chain__parameterized3_80 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[12].phy_rxeq_adapt_done_chain                                                                                       |                              pcie4_uscale_plus_0_phy_ff_chain__parameterized1_81 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[12].phy_rxeq_ctrl_chain                                                                                             |                              pcie4_uscale_plus_0_phy_ff_chain__parameterized0_82 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[12].phy_rxeq_done_chain                                                                                             |                              pcie4_uscale_plus_0_phy_ff_chain__parameterized1_83 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[12].phy_rxeq_new_txcoeff_chain                                                                                      |                              pcie4_uscale_plus_0_phy_ff_chain__parameterized7_84 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[12].phy_rxeq_preset_sel_chain                                                                                       |                              pcie4_uscale_plus_0_phy_ff_chain__parameterized1_85 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[12].phy_rxpolarity_chain                                                                                            |                              pcie4_uscale_plus_0_phy_ff_chain__parameterized1_86 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[12].phy_rxstart_block_chain                                                                                         |                              pcie4_uscale_plus_0_phy_ff_chain__parameterized0_87 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[12].phy_rxstatus_chain                                                                                              |                              pcie4_uscale_plus_0_phy_ff_chain__parameterized4_88 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[12].phy_rxsync_header_chain                                                                                         |                              pcie4_uscale_plus_0_phy_ff_chain__parameterized0_89 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[12].phy_rxvalid_chain                                                                                               |                              pcie4_uscale_plus_0_phy_ff_chain__parameterized1_90 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[12].phy_txcompliance_chain                                                                                          |                              pcie4_uscale_plus_0_phy_ff_chain__parameterized1_91 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[12].phy_txdata_chain                                                                                                |                                              pcie4_uscale_plus_0_phy_ff_chain_92 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[12].phy_txdata_valid_chain                                                                                          |                              pcie4_uscale_plus_0_phy_ff_chain__parameterized1_93 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[12].phy_txdatak_chain                                                                                               |                              pcie4_uscale_plus_0_phy_ff_chain__parameterized0_94 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[12].phy_txelecidle_chain                                                                                            |                              pcie4_uscale_plus_0_phy_ff_chain__parameterized2_95 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[12].phy_txeq_coeff_chain                                                                                            |                              pcie4_uscale_plus_0_phy_ff_chain__parameterized6_96 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[12].phy_txeq_ctrl_chain                                                                                             |                              pcie4_uscale_plus_0_phy_ff_chain__parameterized0_97 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[12].phy_txeq_done_chain                                                                                             |                              pcie4_uscale_plus_0_phy_ff_chain__parameterized1_98 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[12].phy_txeq_new_coeff_chain                                                                                        |                              pcie4_uscale_plus_0_phy_ff_chain__parameterized7_99 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[12].phy_txeq_preset_chain                                                                                           |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized5_100 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[12].phy_txsync_header_chain                                                                                         |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized0_101 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[13].phy_phystatus_chain                                                                                             |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized3_102 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[13].phy_rxdata_chain                                                                                                |                                             pcie4_uscale_plus_0_phy_ff_chain_103 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[13].phy_rxdata_valid_chain                                                                                          |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized1_104 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[13].phy_rxdatak_chain                                                                                               |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized0_105 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[13].phy_rxelecidle_chain                                                                                            |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized3_106 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[13].phy_rxeq_adapt_done_chain                                                                                       |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized1_107 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[13].phy_rxeq_ctrl_chain                                                                                             |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized0_108 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[13].phy_rxeq_done_chain                                                                                             |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized1_109 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[13].phy_rxeq_new_txcoeff_chain                                                                                      |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized7_110 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[13].phy_rxeq_preset_sel_chain                                                                                       |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized1_111 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[13].phy_rxpolarity_chain                                                                                            |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized1_112 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[13].phy_rxstart_block_chain                                                                                         |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized0_113 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[13].phy_rxstatus_chain                                                                                              |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized4_114 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[13].phy_rxsync_header_chain                                                                                         |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized0_115 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[13].phy_rxvalid_chain                                                                                               |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized1_116 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[13].phy_txcompliance_chain                                                                                          |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized1_117 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[13].phy_txdata_chain                                                                                                |                                             pcie4_uscale_plus_0_phy_ff_chain_118 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[13].phy_txdata_valid_chain                                                                                          |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized1_119 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[13].phy_txdatak_chain                                                                                               |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized0_120 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[13].phy_txelecidle_chain                                                                                            |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized2_121 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[13].phy_txeq_coeff_chain                                                                                            |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized6_122 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[13].phy_txeq_ctrl_chain                                                                                             |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized0_123 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[13].phy_txeq_done_chain                                                                                             |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized1_124 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[13].phy_txeq_new_coeff_chain                                                                                        |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized7_125 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[13].phy_txeq_preset_chain                                                                                           |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized5_126 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[13].phy_txsync_header_chain                                                                                         |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized0_127 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[14].phy_phystatus_chain                                                                                             |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized3_128 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[14].phy_rxdata_chain                                                                                                |                                             pcie4_uscale_plus_0_phy_ff_chain_129 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[14].phy_rxdata_valid_chain                                                                                          |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized1_130 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[14].phy_rxdatak_chain                                                                                               |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized0_131 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[14].phy_rxelecidle_chain                                                                                            |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized3_132 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[14].phy_rxeq_adapt_done_chain                                                                                       |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized1_133 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[14].phy_rxeq_ctrl_chain                                                                                             |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized0_134 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[14].phy_rxeq_done_chain                                                                                             |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized1_135 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[14].phy_rxeq_new_txcoeff_chain                                                                                      |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized7_136 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[14].phy_rxeq_preset_sel_chain                                                                                       |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized1_137 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[14].phy_rxpolarity_chain                                                                                            |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized1_138 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[14].phy_rxstart_block_chain                                                                                         |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized0_139 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[14].phy_rxstatus_chain                                                                                              |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized4_140 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[14].phy_rxsync_header_chain                                                                                         |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized0_141 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[14].phy_rxvalid_chain                                                                                               |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized1_142 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[14].phy_txcompliance_chain                                                                                          |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized1_143 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[14].phy_txdata_chain                                                                                                |                                             pcie4_uscale_plus_0_phy_ff_chain_144 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[14].phy_txdata_valid_chain                                                                                          |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized1_145 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[14].phy_txdatak_chain                                                                                               |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized0_146 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[14].phy_txelecidle_chain                                                                                            |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized2_147 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[14].phy_txeq_coeff_chain                                                                                            |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized6_148 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[14].phy_txeq_ctrl_chain                                                                                             |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized0_149 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[14].phy_txeq_done_chain                                                                                             |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized1_150 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[14].phy_txeq_new_coeff_chain                                                                                        |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized7_151 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[14].phy_txeq_preset_chain                                                                                           |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized5_152 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[14].phy_txsync_header_chain                                                                                         |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized0_153 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[15].phy_phystatus_chain                                                                                             |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized3_154 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[15].phy_rxdata_chain                                                                                                |                                             pcie4_uscale_plus_0_phy_ff_chain_155 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[15].phy_rxdata_valid_chain                                                                                          |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized1_156 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[15].phy_rxdatak_chain                                                                                               |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized0_157 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[15].phy_rxelecidle_chain                                                                                            |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized3_158 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[15].phy_rxeq_adapt_done_chain                                                                                       |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized1_159 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[15].phy_rxeq_ctrl_chain                                                                                             |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized0_160 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[15].phy_rxeq_done_chain                                                                                             |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized1_161 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[15].phy_rxeq_new_txcoeff_chain                                                                                      |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized7_162 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[15].phy_rxeq_preset_sel_chain                                                                                       |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized1_163 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[15].phy_rxpolarity_chain                                                                                            |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized1_165 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[15].phy_rxstart_block_chain                                                                                         |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized0_166 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[15].phy_rxstatus_chain                                                                                              |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized4_167 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[15].phy_rxsync_header_chain                                                                                         |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized0_168 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[15].phy_rxvalid_chain                                                                                               |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized1_169 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[15].phy_txcompliance_chain                                                                                          |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized1_170 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[15].phy_txdata_chain                                                                                                |                                             pcie4_uscale_plus_0_phy_ff_chain_171 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[15].phy_txdata_valid_chain                                                                                          |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized1_172 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[15].phy_txdatak_chain                                                                                               |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized0_173 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[15].phy_txelecidle_chain                                                                                            |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized2_174 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[15].phy_txeq_coeff_chain                                                                                            |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized6_175 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[15].phy_txeq_ctrl_chain                                                                                             |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized0_176 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[15].phy_txeq_done_chain                                                                                             |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized1_177 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[15].phy_txeq_new_coeff_chain                                                                                        |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized7_178 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[15].phy_txeq_preset_chain                                                                                           |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized5_179 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[15].phy_txstart_block_chain                                                                                         |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized1_180 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[15].phy_txsync_header_chain                                                                                         |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized0_181 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[1].phy_phystatus_chain                                                                                              |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized3_182 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[1].phy_rxdata_chain                                                                                                 |                                             pcie4_uscale_plus_0_phy_ff_chain_183 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[1].phy_rxdata_valid_chain                                                                                           |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized1_184 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[1].phy_rxdatak_chain                                                                                                |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized0_185 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[1].phy_rxelecidle_chain                                                                                             |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized3_186 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[1].phy_rxeq_adapt_done_chain                                                                                        |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized1_187 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[1].phy_rxeq_ctrl_chain                                                                                              |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized0_188 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[1].phy_rxeq_done_chain                                                                                              |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized1_189 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[1].phy_rxeq_new_txcoeff_chain                                                                                       |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized7_190 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[1].phy_rxeq_preset_sel_chain                                                                                        |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized1_191 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[1].phy_rxpolarity_chain                                                                                             |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized1_192 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[1].phy_rxstart_block_chain                                                                                          |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized0_193 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[1].phy_rxstatus_chain                                                                                               |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized4_194 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[1].phy_rxsync_header_chain                                                                                          |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized0_195 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[1].phy_rxvalid_chain                                                                                                |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized1_196 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[1].phy_txcompliance_chain                                                                                           |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized1_197 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[1].phy_txdata_chain                                                                                                 |                                             pcie4_uscale_plus_0_phy_ff_chain_198 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[1].phy_txdata_valid_chain                                                                                           |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized1_199 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[1].phy_txdatak_chain                                                                                                |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized0_200 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[1].phy_txelecidle_chain                                                                                             |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized2_201 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[1].phy_txeq_coeff_chain                                                                                             |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized6_202 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[1].phy_txeq_ctrl_chain                                                                                              |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized0_203 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[1].phy_txeq_done_chain                                                                                              |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized1_204 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[1].phy_txeq_new_coeff_chain                                                                                         |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized7_205 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[1].phy_txeq_preset_chain                                                                                            |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized5_206 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[1].phy_txstart_block_chain                                                                                          |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized1_207 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[1].phy_txsync_header_chain                                                                                          |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized0_208 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[2].phy_phystatus_chain                                                                                              |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized3_209 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[2].phy_rxdata_chain                                                                                                 |                                             pcie4_uscale_plus_0_phy_ff_chain_210 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[2].phy_rxdata_valid_chain                                                                                           |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized1_211 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[2].phy_rxdatak_chain                                                                                                |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized0_212 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[2].phy_rxelecidle_chain                                                                                             |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized3_213 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[2].phy_rxeq_adapt_done_chain                                                                                        |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized1_214 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[2].phy_rxeq_ctrl_chain                                                                                              |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized0_215 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[2].phy_rxeq_done_chain                                                                                              |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized1_216 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[2].phy_rxeq_new_txcoeff_chain                                                                                       |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized7_217 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[2].phy_rxeq_preset_sel_chain                                                                                        |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized1_218 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[2].phy_rxpolarity_chain                                                                                             |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized1_219 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[2].phy_rxstart_block_chain                                                                                          |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized0_220 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[2].phy_rxstatus_chain                                                                                               |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized4_221 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[2].phy_rxsync_header_chain                                                                                          |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized0_222 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[2].phy_rxvalid_chain                                                                                                |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized1_223 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[2].phy_txcompliance_chain                                                                                           |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized1_224 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[2].phy_txdata_chain                                                                                                 |                                             pcie4_uscale_plus_0_phy_ff_chain_225 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[2].phy_txdata_valid_chain                                                                                           |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized1_226 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[2].phy_txdatak_chain                                                                                                |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized0_227 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[2].phy_txelecidle_chain                                                                                             |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized2_228 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[2].phy_txeq_coeff_chain                                                                                             |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized6_229 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[2].phy_txeq_ctrl_chain                                                                                              |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized0_230 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[2].phy_txeq_done_chain                                                                                              |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized1_231 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[2].phy_txeq_new_coeff_chain                                                                                         |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized7_232 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[2].phy_txeq_preset_chain                                                                                            |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized5_233 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[2].phy_txstart_block_chain                                                                                          |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized1_234 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[2].phy_txsync_header_chain                                                                                          |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized0_235 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[3].phy_phystatus_chain                                                                                              |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized3_236 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[3].phy_rxdata_chain                                                                                                 |                                             pcie4_uscale_plus_0_phy_ff_chain_237 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[3].phy_rxdata_valid_chain                                                                                           |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized1_238 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[3].phy_rxdatak_chain                                                                                                |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized0_239 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[3].phy_rxelecidle_chain                                                                                             |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized3_240 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[3].phy_rxeq_adapt_done_chain                                                                                        |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized1_241 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[3].phy_rxeq_ctrl_chain                                                                                              |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized0_242 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[3].phy_rxeq_done_chain                                                                                              |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized1_243 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[3].phy_rxeq_new_txcoeff_chain                                                                                       |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized7_244 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[3].phy_rxeq_preset_sel_chain                                                                                        |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized1_245 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[3].phy_rxpolarity_chain                                                                                             |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized1_246 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[3].phy_rxstart_block_chain                                                                                          |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized0_247 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[3].phy_rxstatus_chain                                                                                               |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized4_248 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[3].phy_rxsync_header_chain                                                                                          |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized0_249 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[3].phy_rxvalid_chain                                                                                                |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized1_250 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[3].phy_txcompliance_chain                                                                                           |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized1_251 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[3].phy_txdata_chain                                                                                                 |                                             pcie4_uscale_plus_0_phy_ff_chain_252 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[3].phy_txdata_valid_chain                                                                                           |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized1_253 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[3].phy_txdatak_chain                                                                                                |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized0_254 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[3].phy_txelecidle_chain                                                                                             |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized2_255 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[3].phy_txeq_coeff_chain                                                                                             |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized6_256 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[3].phy_txeq_ctrl_chain                                                                                              |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized0_257 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[3].phy_txeq_done_chain                                                                                              |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized1_258 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[3].phy_txeq_new_coeff_chain                                                                                         |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized7_259 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[3].phy_txeq_preset_chain                                                                                            |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized5_260 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[3].phy_txstart_block_chain                                                                                          |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized1_261 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[3].phy_txsync_header_chain                                                                                          |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized0_262 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[4].phy_phystatus_chain                                                                                              |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized3_263 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[4].phy_rxdata_chain                                                                                                 |                                             pcie4_uscale_plus_0_phy_ff_chain_264 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[4].phy_rxdata_valid_chain                                                                                           |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized1_265 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[4].phy_rxdatak_chain                                                                                                |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized0_266 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[4].phy_rxelecidle_chain                                                                                             |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized3_267 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[4].phy_rxeq_adapt_done_chain                                                                                        |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized1_268 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[4].phy_rxeq_ctrl_chain                                                                                              |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized0_269 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[4].phy_rxeq_done_chain                                                                                              |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized1_270 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[4].phy_rxeq_new_txcoeff_chain                                                                                       |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized7_271 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[4].phy_rxeq_preset_sel_chain                                                                                        |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized1_272 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[4].phy_rxpolarity_chain                                                                                             |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized1_273 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[4].phy_rxstart_block_chain                                                                                          |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized0_274 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[4].phy_rxstatus_chain                                                                                               |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized4_275 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[4].phy_rxsync_header_chain                                                                                          |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized0_276 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[4].phy_rxvalid_chain                                                                                                |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized1_277 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[4].phy_txcompliance_chain                                                                                           |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized1_278 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[4].phy_txdata_chain                                                                                                 |                                             pcie4_uscale_plus_0_phy_ff_chain_279 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[4].phy_txdata_valid_chain                                                                                           |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized1_280 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[4].phy_txdatak_chain                                                                                                |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized0_281 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[4].phy_txelecidle_chain                                                                                             |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized2_282 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[4].phy_txeq_coeff_chain                                                                                             |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized6_283 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[4].phy_txeq_ctrl_chain                                                                                              |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized0_284 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[4].phy_txeq_done_chain                                                                                              |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized1_285 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[4].phy_txeq_new_coeff_chain                                                                                         |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized7_286 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[4].phy_txeq_preset_chain                                                                                            |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized5_287 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[4].phy_txstart_block_chain                                                                                          |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized1_288 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[4].phy_txsync_header_chain                                                                                          |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized0_289 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[5].phy_phystatus_chain                                                                                              |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized3_290 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[5].phy_rxdata_chain                                                                                                 |                                             pcie4_uscale_plus_0_phy_ff_chain_291 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[5].phy_rxdata_valid_chain                                                                                           |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized1_292 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[5].phy_rxdatak_chain                                                                                                |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized0_293 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[5].phy_rxelecidle_chain                                                                                             |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized3_294 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[5].phy_rxeq_adapt_done_chain                                                                                        |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized1_295 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[5].phy_rxeq_ctrl_chain                                                                                              |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized0_296 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[5].phy_rxeq_done_chain                                                                                              |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized1_297 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[5].phy_rxeq_new_txcoeff_chain                                                                                       |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized7_298 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[5].phy_rxeq_preset_sel_chain                                                                                        |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized1_299 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[5].phy_rxpolarity_chain                                                                                             |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized1_300 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[5].phy_rxstart_block_chain                                                                                          |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized0_301 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[5].phy_rxstatus_chain                                                                                               |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized4_302 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[5].phy_rxsync_header_chain                                                                                          |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized0_303 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[5].phy_rxvalid_chain                                                                                                |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized1_304 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[5].phy_txcompliance_chain                                                                                           |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized1_305 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[5].phy_txdata_chain                                                                                                 |                                             pcie4_uscale_plus_0_phy_ff_chain_306 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[5].phy_txdata_valid_chain                                                                                           |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized1_307 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[5].phy_txdatak_chain                                                                                                |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized0_308 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[5].phy_txelecidle_chain                                                                                             |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized2_309 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[5].phy_txeq_coeff_chain                                                                                             |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized6_310 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[5].phy_txeq_ctrl_chain                                                                                              |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized0_311 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[5].phy_txeq_done_chain                                                                                              |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized1_312 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[5].phy_txeq_new_coeff_chain                                                                                         |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized7_313 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[5].phy_txeq_preset_chain                                                                                            |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized5_314 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[5].phy_txstart_block_chain                                                                                          |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized1_315 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[5].phy_txsync_header_chain                                                                                          |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized0_316 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[6].phy_phystatus_chain                                                                                              |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized3_317 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[6].phy_rxdata_chain                                                                                                 |                                             pcie4_uscale_plus_0_phy_ff_chain_318 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[6].phy_rxdata_valid_chain                                                                                           |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized1_319 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[6].phy_rxdatak_chain                                                                                                |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized0_320 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[6].phy_rxelecidle_chain                                                                                             |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized3_321 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[6].phy_rxeq_adapt_done_chain                                                                                        |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized1_322 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[6].phy_rxeq_ctrl_chain                                                                                              |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized0_323 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[6].phy_rxeq_done_chain                                                                                              |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized1_324 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[6].phy_rxeq_new_txcoeff_chain                                                                                       |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized7_325 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[6].phy_rxeq_preset_sel_chain                                                                                        |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized1_326 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[6].phy_rxpolarity_chain                                                                                             |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized1_327 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[6].phy_rxstart_block_chain                                                                                          |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized0_328 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[6].phy_rxstatus_chain                                                                                               |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized4_329 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[6].phy_rxsync_header_chain                                                                                          |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized0_330 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[6].phy_rxvalid_chain                                                                                                |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized1_331 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[6].phy_txcompliance_chain                                                                                           |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized1_332 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[6].phy_txdata_chain                                                                                                 |                                             pcie4_uscale_plus_0_phy_ff_chain_333 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[6].phy_txdata_valid_chain                                                                                           |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized1_334 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[6].phy_txdatak_chain                                                                                                |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized0_335 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[6].phy_txelecidle_chain                                                                                             |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized2_336 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[6].phy_txeq_coeff_chain                                                                                             |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized6_337 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[6].phy_txeq_ctrl_chain                                                                                              |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized0_338 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[6].phy_txeq_done_chain                                                                                              |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized1_339 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[6].phy_txeq_new_coeff_chain                                                                                         |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized7_340 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[6].phy_txeq_preset_chain                                                                                            |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized5_341 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[6].phy_txstart_block_chain                                                                                          |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized1_342 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[6].phy_txsync_header_chain                                                                                          |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized0_343 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[7].phy_phystatus_chain                                                                                              |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized3_344 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[7].phy_rxdata_chain                                                                                                 |                                             pcie4_uscale_plus_0_phy_ff_chain_345 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[7].phy_rxdata_valid_chain                                                                                           |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized1_346 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[7].phy_rxdatak_chain                                                                                                |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized0_347 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[7].phy_rxelecidle_chain                                                                                             |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized3_348 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[7].phy_rxeq_adapt_done_chain                                                                                        |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized1_349 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[7].phy_rxeq_ctrl_chain                                                                                              |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized0_350 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[7].phy_rxeq_done_chain                                                                                              |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized1_351 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[7].phy_rxeq_new_txcoeff_chain                                                                                       |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized7_352 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[7].phy_rxeq_preset_sel_chain                                                                                        |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized1_353 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[7].phy_rxpolarity_chain                                                                                             |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized1_354 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[7].phy_rxstart_block_chain                                                                                          |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized0_355 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[7].phy_rxstatus_chain                                                                                               |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized4_356 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[7].phy_rxsync_header_chain                                                                                          |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized0_357 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[7].phy_rxvalid_chain                                                                                                |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized1_358 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[7].phy_txcompliance_chain                                                                                           |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized1_359 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[7].phy_txdata_chain                                                                                                 |                                             pcie4_uscale_plus_0_phy_ff_chain_360 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[7].phy_txdata_valid_chain                                                                                           |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized1_361 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[7].phy_txdatak_chain                                                                                                |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized0_362 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[7].phy_txelecidle_chain                                                                                             |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized2_363 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[7].phy_txeq_coeff_chain                                                                                             |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized6_364 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[7].phy_txeq_ctrl_chain                                                                                              |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized0_365 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[7].phy_txeq_done_chain                                                                                              |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized1_366 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[7].phy_txeq_new_coeff_chain                                                                                         |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized7_367 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[7].phy_txeq_preset_chain                                                                                            |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized5_368 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[7].phy_txstart_block_chain                                                                                          |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized1_369 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[7].phy_txsync_header_chain                                                                                          |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized0_370 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[8].phy_phystatus_chain                                                                                              |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized3_371 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[8].phy_rxdata_chain                                                                                                 |                                             pcie4_uscale_plus_0_phy_ff_chain_372 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[8].phy_rxdata_valid_chain                                                                                           |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized1_373 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[8].phy_rxdatak_chain                                                                                                |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized0_374 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[8].phy_rxelecidle_chain                                                                                             |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized3_375 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[8].phy_rxeq_adapt_done_chain                                                                                        |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized1_376 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[8].phy_rxeq_ctrl_chain                                                                                              |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized0_377 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[8].phy_rxeq_done_chain                                                                                              |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized1_378 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[8].phy_rxeq_new_txcoeff_chain                                                                                       |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized7_379 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[8].phy_rxeq_preset_sel_chain                                                                                        |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized1_380 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[8].phy_rxpolarity_chain                                                                                             |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized1_381 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[8].phy_rxstart_block_chain                                                                                          |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized0_382 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[8].phy_rxstatus_chain                                                                                               |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized4_383 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[8].phy_rxsync_header_chain                                                                                          |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized0_384 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[8].phy_rxvalid_chain                                                                                                |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized1_385 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[8].phy_txcompliance_chain                                                                                           |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized1_386 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[8].phy_txdata_chain                                                                                                 |                                             pcie4_uscale_plus_0_phy_ff_chain_387 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[8].phy_txdata_valid_chain                                                                                           |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized1_388 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[8].phy_txdatak_chain                                                                                                |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized0_389 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[8].phy_txelecidle_chain                                                                                             |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized2_390 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[8].phy_txeq_coeff_chain                                                                                             |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized6_391 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[8].phy_txeq_ctrl_chain                                                                                              |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized0_392 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[8].phy_txeq_done_chain                                                                                              |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized1_393 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[8].phy_txeq_new_coeff_chain                                                                                         |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized7_394 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[8].phy_txeq_preset_chain                                                                                            |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized5_395 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[8].phy_txstart_block_chain                                                                                          |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized1_396 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[8].phy_txsync_header_chain                                                                                          |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized0_397 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[9].phy_phystatus_chain                                                                                              |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized3_398 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[9].phy_rxdata_chain                                                                                                 |                                             pcie4_uscale_plus_0_phy_ff_chain_399 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[9].phy_rxdata_valid_chain                                                                                           |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized1_400 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[9].phy_rxdatak_chain                                                                                                |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized0_401 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[9].phy_rxelecidle_chain                                                                                             |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized3_402 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[9].phy_rxeq_adapt_done_chain                                                                                        |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized1_403 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[9].phy_rxeq_ctrl_chain                                                                                              |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized0_404 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[9].phy_rxeq_done_chain                                                                                              |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized1_405 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[9].phy_rxeq_new_txcoeff_chain                                                                                       |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized7_406 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[9].phy_rxeq_preset_sel_chain                                                                                        |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized1_407 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[9].phy_rxpolarity_chain                                                                                             |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized1_408 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[9].phy_rxstart_block_chain                                                                                          |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized0_409 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[9].phy_rxstatus_chain                                                                                               |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized4_410 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[9].phy_rxsync_header_chain                                                                                          |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized0_411 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[9].phy_rxvalid_chain                                                                                                |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized1_412 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[9].phy_txcompliance_chain                                                                                           |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized1_413 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[9].phy_txdata_chain                                                                                                 |                                             pcie4_uscale_plus_0_phy_ff_chain_414 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[9].phy_txdata_valid_chain                                                                                           |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized1_415 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[9].phy_txdatak_chain                                                                                                |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized0_416 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[9].phy_txelecidle_chain                                                                                             |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized2_417 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[9].phy_txeq_coeff_chain                                                                                             |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized6_418 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[9].phy_txeq_ctrl_chain                                                                                              |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized0_419 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[9].phy_txeq_done_chain                                                                                              |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized1_420 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[9].phy_txeq_new_coeff_chain                                                                                         |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized7_421 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[9].phy_txeq_preset_chain                                                                                            |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized5_422 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[9].phy_txstart_block_chain                                                                                          |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized1_423 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           per_lane_ff_chain[9].phy_txsync_header_chain                                                                                          |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized0_424 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           phy_powerdown_chain                                                                                                                   |                                 pcie4_uscale_plus_0_phy_ff_chain__parameterized8 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           phy_rate_chain                                                                                                                        |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized0_425 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           phy_txdeemph_chain                                                                                                                    |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized2_426 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           phy_txdetectrx_chain                                                                                                                  |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized1_427 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|           phy_txeq_fs_chain                                                                                                                     |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized6_428 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           phy_txeq_lf_chain                                                                                                                     |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized6_429 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|           phy_txmargin_chain                                                                                                                    |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized4_430 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|           phy_txswing_chain                                                                                                                     |                             pcie4_uscale_plus_0_phy_ff_chain__parameterized1_431 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|       pcie4_uscale_plus_0_pcie_4_0_pipe_inst                                                                                                    |                                                         pcie4_uscale_plus_0_pipe |       4943 |       3961 |       0 |  982 |  12411 |     22 |      0 |    0 |          0 |
|         (pcie4_uscale_plus_0_pcie_4_0_pipe_inst)                                                                                                |                                                         pcie4_uscale_plus_0_pipe |        133 |        133 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|         pcie4_0_512b_intfc_mod                                                                                                                  |                                                   pcie4_uscale_plus_0_512b_intfc |       4643 |       3661 |       0 |  982 |  10567 |      0 |      0 |    0 |          0 |
|           pcie_4_0_512b_intfc_int_mod                                                                                                           |                                               pcie4_uscale_plus_0_512b_intfc_int |       4643 |       3661 |       0 |  982 |  10567 |      0 |      0 |    0 |          0 |
|             (pcie_4_0_512b_intfc_int_mod)                                                                                                       |                                               pcie4_uscale_plus_0_512b_intfc_int |          4 |          4 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|             pcie_4_0_512b_cc_intfc_mod                                                                                                          |                                                pcie4_uscale_plus_0_512b_cc_intfc |        568 |        431 |       0 |  137 |   1613 |      0 |      0 |    0 |          0 |
|               (pcie_4_0_512b_cc_intfc_mod)                                                                                                      |                                                pcie4_uscale_plus_0_512b_cc_intfc |         15 |         15 |       0 |    0 |    536 |      0 |      0 |    0 |          0 |
|               pcie_4_0_512b_async_fifo_blk                                                                                                      |                                              pcie4_uscale_plus_0_512b_async_fifo |        413 |        276 |       0 |  137 |    277 |      0 |      0 |    0 |          0 |
|               pcie_4_0_512b_cc_output_mux_blk                                                                                                   |                                           pcie4_uscale_plus_0_512b_cc_output_mux |        140 |        140 |       0 |    0 |    800 |      0 |      0 |    0 |          0 |
|             pcie_4_0_512b_cq_intfc_mod                                                                                                          |                                                pcie4_uscale_plus_0_512b_cq_intfc |       1751 |       1332 |       0 |  419 |   3600 |      0 |      0 |    0 |          0 |
|               (pcie_4_0_512b_cq_intfc_mod)                                                                                                      |                                                pcie4_uscale_plus_0_512b_cq_intfc |          4 |          4 |       0 |    0 |   1932 |      0 |      0 |    0 |          0 |
|               pcie_4_0_512b_cq_output_mux_blk                                                                                                   |                                           pcie4_uscale_plus_0_512b_cq_output_mux |        480 |        480 |       0 |    0 |   1648 |      0 |      0 |    0 |          0 |
|               pcie_4_0_512b_sync_fifo_blk                                                                                                       |                                               pcie4_uscale_plus_0_512b_sync_fifo |       1267 |        848 |       0 |  419 |     20 |      0 |      0 |    0 |          0 |
|             pcie_4_0_512b_rc_intfc_mod                                                                                                          |                                                pcie4_uscale_plus_0_512b_rc_intfc |       1708 |       1425 |       0 |  283 |   3656 |      0 |      0 |    0 |          0 |
|               (pcie_4_0_512b_rc_intfc_mod)                                                                                                      |                                                pcie4_uscale_plus_0_512b_rc_intfc |          5 |          5 |       0 |    0 |   1926 |      0 |      0 |    0 |          0 |
|               pcie_4_0_512b_rc_output_mux_blk                                                                                                   |                                           pcie4_uscale_plus_0_512b_rc_output_mux |        586 |        586 |       0 |    0 |   1719 |      0 |      0 |    0 |          0 |
|               pcie_4_0_512b_sync_fifo_blk                                                                                                       |                               pcie4_uscale_plus_0_512b_sync_fifo__parameterized0 |       1117 |        834 |       0 |  283 |     11 |      0 |      0 |    0 |          0 |
|             pcie_4_0_512b_rq_intfc_mod                                                                                                          |                                                pcie4_uscale_plus_0_512b_rq_intfc |        612 |        469 |       0 |  143 |   1698 |      0 |      0 |    0 |          0 |
|               (pcie_4_0_512b_rq_intfc_mod)                                                                                                      |                                                pcie4_uscale_plus_0_512b_rq_intfc |         30 |         30 |       0 |    0 |    565 |      0 |      0 |    0 |          0 |
|               pcie_4_0_512b_async_fifo_blk                                                                                                      |                              pcie4_uscale_plus_0_512b_async_fifo__parameterized0 |        434 |        291 |       0 |  143 |    291 |      0 |      0 |    0 |          0 |
|               pcie_4_0_512b_rq_output_mux_blk                                                                                                   |                                           pcie4_uscale_plus_0_512b_rq_output_mux |        148 |        148 |       0 |    0 |    842 |      0 |      0 |    0 |          0 |
|         pcie_4_0_bram_inst                                                                                                                      |                                                         pcie4_uscale_plus_0_bram |        144 |        144 |       0 |    0 |   1807 |     22 |      0 |    0 |          0 |
|           RAM32K.bram_comp_inst                                                                                                                 |                                                     pcie4_uscale_plus_0_bram_32k |        144 |        144 |       0 |    0 |    648 |     12 |      0 |    0 |          0 |
|             (RAM32K.bram_comp_inst)                                                                                                             |                                                     pcie4_uscale_plus_0_bram_32k |        144 |        144 |       0 |    0 |    648 |      0 |      0 |    0 |          0 |
|             bram_16k_0_int                                                                                                                      |                                               pcie4_uscale_plus_0_bram_16k_int_0 |          0 |          0 |       0 |    0 |      0 |      6 |      0 |    0 |          0 |
|             bram_16k_1_int                                                                                                                      |                                               pcie4_uscale_plus_0_bram_16k_int_1 |          0 |          0 |       0 |    0 |      0 |      6 |      0 |    0 |          0 |
|           bram_post_inst                                                                                                                        |                                                     pcie4_uscale_plus_0_bram_16k |          0 |          0 |       0 |    0 |    628 |      6 |      0 |    0 |          0 |
|             (bram_post_inst)                                                                                                                    |                                                     pcie4_uscale_plus_0_bram_16k |          0 |          0 |       0 |    0 |    628 |      0 |      0 |    0 |          0 |
|             bram_16k_int                                                                                                                        |                                                 pcie4_uscale_plus_0_bram_16k_int |          0 |          0 |       0 |    0 |      0 |      6 |      0 |    0 |          0 |
|           bram_repl_inst                                                                                                                        |                                                     pcie4_uscale_plus_0_bram_rep |          0 |          0 |       0 |    0 |    531 |      4 |      0 |    0 |          0 |
|             (bram_repl_inst)                                                                                                                    |                                                     pcie4_uscale_plus_0_bram_rep |          0 |          0 |       0 |    0 |    531 |      0 |      0 |    0 |          0 |
|             bram_rep_int_0                                                                                                                      |                                                 pcie4_uscale_plus_0_bram_rep_int |          0 |          0 |       0 |    0 |      0 |      4 |      0 |    0 |          0 |
|         pcie_4_0_init_ctrl_inst                                                                                                                 |                                                    pcie4_uscale_plus_0_init_ctrl |         23 |         23 |       0 |    0 |     37 |      0 |      0 |    0 |          0 |
|       user_reset_cdc                                                                                                                            |                            pcie4_uscale_plus_0_xpm_cdc_async_rst__parameterized0 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |    0 |          0 |
|   qsfp0_cmac_inst                                                                                                                               |                                                      cmac_gty_wrapper__xdcDup__1 |       2530 |       2154 |     376 |    0 |   7259 |      0 |      0 |    0 |          0 |
|     (qsfp0_cmac_inst)                                                                                                                           |                                                      cmac_gty_wrapper__xdcDup__1 |        347 |        347 |       0 |    0 |   1036 |      0 |      0 |    0 |          0 |
|     cmac_inst                                                                                                                                   |                                                           cmac_usplus__xdcDup__1 |       1537 |       1161 |     376 |    0 |   4371 |      0 |      0 |    0 |          0 |
|       inst                                                                                                                                      |                                                              cmac_usplus_wrapper |       1537 |       1161 |     376 |    0 |   4371 |      0 |      0 |    0 |          0 |
|         i_cmac_usplus_axis2lbus                                                                                                                 |                                           cmac_usplus_axis2lbus_segmented_top_11 |         74 |         74 |       0 |    0 |    559 |      0 |      0 |    0 |          0 |
|           i_cmac_usplus_axis2lbus_segmented_corelogic                                                                                           |                                     cmac_usplus_axis2lbus_segmented_corelogic_28 |         74 |         74 |       0 |    0 |    559 |      0 |      0 |    0 |          0 |
|         i_cmac_usplus_lbus2axis                                                                                                                 |                                           cmac_usplus_lbus2axis_segmented_top_12 |       1463 |       1087 |     376 |    0 |    612 |      0 |      0 |    0 |          0 |
|           (i_cmac_usplus_lbus2axis)                                                                                                             |                                           cmac_usplus_lbus2axis_segmented_top_12 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|           SEG_LOOP3[0].fifo_sync_inst                                                                                                           |                                                              cmac_usplus_fifo_22 |        411 |        331 |      80 |    0 |      6 |      0 |      0 |    0 |          0 |
|           SEG_LOOP3[1].fifo_sync_inst                                                                                                           |                                                              cmac_usplus_fifo_23 |        324 |        244 |      80 |    0 |      6 |      0 |      0 |    0 |          0 |
|           SEG_LOOP3[2].fifo_sync_inst                                                                                                           |                                                              cmac_usplus_fifo_24 |        355 |        275 |      80 |    0 |      6 |      0 |      0 |    0 |          0 |
|           SEG_LOOP3[3].fifo_sync_inst                                                                                                           |                                                              cmac_usplus_fifo_25 |        322 |        242 |      80 |    0 |      6 |      0 |      0 |    0 |          0 |
|           fifo_sync_inst_ptp                                                                                                                    |                                              cmac_usplus_fifo__parameterized0_26 |         63 |          7 |      56 |    0 |      6 |      0 |      0 |    0 |          0 |
|           i_cmac_usplus_lbus2axis_segmented_corelogic                                                                                           |                                     cmac_usplus_lbus2axis_segmented_corelogic_27 |         14 |         14 |       0 |    0 |    579 |      0 |      0 |    0 |          0 |
|         i_cmac_usplus_rx_16bit_sync_alt_data0                                                                                                   |                                                     cmac_usplus_rx_16bit_sync_13 |          0 |          0 |       0 |    0 |     80 |      0 |      0 |    0 |          0 |
|         i_cmac_usplus_rx_16bit_sync_alt_data1                                                                                                   |                                                     cmac_usplus_rx_16bit_sync_14 |          0 |          0 |       0 |    0 |     80 |      0 |      0 |    0 |          0 |
|         i_cmac_usplus_rx_16bit_sync_alt_data2                                                                                                   |                                                     cmac_usplus_rx_16bit_sync_15 |          0 |          0 |       0 |    0 |     80 |      0 |      0 |    0 |          0 |
|         i_cmac_usplus_rx_16bit_sync_alt_data3                                                                                                   |                                                     cmac_usplus_rx_16bit_sync_16 |          0 |          0 |       0 |    0 |     80 |      0 |      0 |    0 |          0 |
|         i_cmac_usplus_rx_64bit_sync_serdes_data0                                                                                                |                                                     cmac_usplus_rx_64bit_sync_17 |          0 |          0 |       0 |    0 |    320 |      0 |      0 |    0 |          0 |
|         i_cmac_usplus_rx_64bit_sync_serdes_data1                                                                                                |                                                     cmac_usplus_rx_64bit_sync_18 |          0 |          0 |       0 |    0 |    320 |      0 |      0 |    0 |          0 |
|         i_cmac_usplus_rx_64bit_sync_serdes_data2                                                                                                |                                                     cmac_usplus_rx_64bit_sync_19 |          0 |          0 |       0 |    0 |    320 |      0 |      0 |    0 |          0 |
|         i_cmac_usplus_rx_64bit_sync_serdes_data3                                                                                                |                                                     cmac_usplus_rx_64bit_sync_20 |          0 |          0 |       0 |    0 |    320 |      0 |      0 |    0 |          0 |
|         i_cmac_usplus_top                                                                                                                       |                                                           cmac_usplus_v3_1_4_top |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|         i_cmac_usplus_tx_sync                                                                                                                   |                                                           cmac_usplus_tx_sync_21 |          0 |          0 |       0 |    0 |   1600 |      0 |      0 |    0 |          0 |
|     cmac_pad_inst                                                                                                                               |                                                                       cmac_pad_9 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|     gty_ch_1                                                                                                                                    |                                                   cmac_gty_ch_wrapper__xdcDup__1 |        232 |        232 |       0 |    0 |    325 |      0 |      0 |    0 |          0 |
|       (gty_ch_1)                                                                                                                                |                                                   cmac_gty_ch_wrapper__xdcDup__1 |        223 |        223 |       0 |    0 |    302 |      0 |      0 |    0 |          0 |
|       sync_reset_rx_reset_inst                                                                                                                  |                                                            sync_reset__xdcDup__8 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|       sync_reset_tx_reset_inst                                                                                                                  |                                                            sync_reset__xdcDup__9 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|       xcvr_gty_com.cmac_gty_full_inst                                                                                                           |                                                                cmac_gty_full_HD2 |          4 |          4 |       0 |    0 |     15 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                    |                                                   cmac_gty_full_gtwizard_top_HD3 |          4 |          4 |       0 |    0 |     15 |      0 |      0 |    0 |          0 |
|           gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst                                                                              |                                                 cmac_gty_full_gtwizard_gtye4_HD4 |          4 |          4 |       0 |    0 |     15 |      0 |      0 |    0 |          0 |
|             gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst                                         |                                          cmac_gty_full_gtye4_channel_wrapper_HD5 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|               channel_inst                                                                                                                      |                      cmac_gty_full_gtwizard_ultrascale_v1_7_10_gtye4_channel_HD6 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|             gen_gtwizard_gtye4.gen_common.gen_common_container[28].gen_enabled_common.gtye4_common_wrapper_inst                                 |                                           cmac_gty_full_gtye4_common_wrapper_HD7 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|               common_inst                                                                                                                       |                       cmac_gty_full_gtwizard_ultrascale_v1_7_10_gtye4_common_HD8 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|             gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst                                                                   |              cmac_gty_full_gtwizard_ultrascale_v1_7_10_gtye4_delay_powergood_HD9 |          4 |          4 |       0 |    0 |     15 |      0 |      0 |    0 |          0 |
|     gty_ch_2                                                                                                                                    |                                   cmac_gty_ch_wrapper__parameterized0__xdcDup__1 |        132 |        132 |       0 |    0 |    282 |      0 |      0 |    0 |          0 |
|       (gty_ch_2)                                                                                                                                |                                   cmac_gty_ch_wrapper__parameterized0__xdcDup__1 |        128 |        128 |       0 |    0 |    267 |      0 |      0 |    0 |          0 |
|       xcvr_gty.cmac_gty_channel_inst                                                                                                            |                                                            cmac_gty_channel_HD27 |          4 |          4 |       0 |    0 |     15 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                    |                                               cmac_gty_channel_gtwizard_top_HD28 |          4 |          4 |       0 |    0 |     15 |      0 |      0 |    0 |          0 |
|           gen_gtwizard_gtye4_top.cmac_gty_channel_gtwizard_gtye4_inst                                                                           |                                             cmac_gty_channel_gtwizard_gtye4_HD29 |          4 |          4 |       0 |    0 |     15 |      0 |      0 |    0 |          0 |
|             gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst                                         |                                      cmac_gty_channel_gtye4_channel_wrapper_HD30 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|               channel_inst                                                                                                                      |                  cmac_gty_channel_gtwizard_ultrascale_v1_7_10_gtye4_channel_HD31 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|             gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst                                                                   |          cmac_gty_channel_gtwizard_ultrascale_v1_7_10_gtye4_delay_powergood_HD32 |          4 |          4 |       0 |    0 |     15 |      0 |      0 |    0 |          0 |
|     gty_ch_3                                                                                                                                    |                                   cmac_gty_ch_wrapper__parameterized0__xdcDup__2 |        125 |        125 |       0 |    0 |    282 |      0 |      0 |    0 |          0 |
|       (gty_ch_3)                                                                                                                                |                                   cmac_gty_ch_wrapper__parameterized0__xdcDup__2 |        121 |        121 |       0 |    0 |    267 |      0 |      0 |    0 |          0 |
|       xcvr_gty.cmac_gty_channel_inst                                                                                                            |                                                            cmac_gty_channel_HD33 |          4 |          4 |       0 |    0 |     15 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                    |                                               cmac_gty_channel_gtwizard_top_HD34 |          4 |          4 |       0 |    0 |     15 |      0 |      0 |    0 |          0 |
|           gen_gtwizard_gtye4_top.cmac_gty_channel_gtwizard_gtye4_inst                                                                           |                                             cmac_gty_channel_gtwizard_gtye4_HD35 |          4 |          4 |       0 |    0 |     15 |      0 |      0 |    0 |          0 |
|             gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst                                         |                                      cmac_gty_channel_gtye4_channel_wrapper_HD36 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|               channel_inst                                                                                                                      |                  cmac_gty_channel_gtwizard_ultrascale_v1_7_10_gtye4_channel_HD37 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|             gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst                                                                   |          cmac_gty_channel_gtwizard_ultrascale_v1_7_10_gtye4_delay_powergood_HD38 |          4 |          4 |       0 |    0 |     15 |      0 |      0 |    0 |          0 |
|     gty_ch_4                                                                                                                                    |                                   cmac_gty_ch_wrapper__parameterized0__xdcDup__3 |        162 |        162 |       0 |    0 |    290 |      0 |      0 |    0 |          0 |
|       (gty_ch_4)                                                                                                                                |                                   cmac_gty_ch_wrapper__parameterized0__xdcDup__3 |        155 |        155 |       0 |    0 |    267 |      0 |      0 |    0 |          0 |
|       sync_reset_rx_reset_inst                                                                                                                  |                                                           sync_reset__xdcDup__14 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|       sync_reset_tx_reset_inst                                                                                                                  |                                                           sync_reset__xdcDup__15 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|       xcvr_gty.cmac_gty_channel_inst                                                                                                            |                                                            cmac_gty_channel_HD39 |          4 |          4 |       0 |    0 |     15 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                    |                                               cmac_gty_channel_gtwizard_top_HD40 |          4 |          4 |       0 |    0 |     15 |      0 |      0 |    0 |          0 |
|           gen_gtwizard_gtye4_top.cmac_gty_channel_gtwizard_gtye4_inst                                                                           |                                             cmac_gty_channel_gtwizard_gtye4_HD41 |          4 |          4 |       0 |    0 |     15 |      0 |      0 |    0 |          0 |
|             gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst                                         |                                      cmac_gty_channel_gtye4_channel_wrapper_HD42 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|               channel_inst                                                                                                                      |                  cmac_gty_channel_gtwizard_ultrascale_v1_7_10_gtye4_channel_HD43 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|             gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst                                                                   |          cmac_gty_channel_gtwizard_ultrascale_v1_7_10_gtye4_delay_powergood_HD44 |          4 |          4 |       0 |    0 |     15 |      0 |      0 |    0 |          0 |
|     mac_ts_insert_inst                                                                                                                          |                                                                 mac_ts_insert_10 |          5 |          5 |       0 |    0 |    660 |      0 |      0 |    0 |          0 |
|     sync_reset_rx_ptp_rst_inst                                                                                                                  |                                                            sync_reset__xdcDup__5 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|     sync_reset_rx_rst_inst                                                                                                                      |                                                            sync_reset__xdcDup__6 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|     sync_reset_tx_rst_inst                                                                                                                      |                                                            sync_reset__xdcDup__7 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|   qsfp0_sync_reset_inst                                                                                                                         |                                                            sync_reset__xdcDup__1 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|   qsfp1_cmac_inst                                                                                                                               |                                                                 cmac_gty_wrapper |       2514 |       2138 |     376 |    0 |   7259 |      0 |      0 |    0 |          0 |
|     (qsfp1_cmac_inst)                                                                                                                           |                                                                 cmac_gty_wrapper |        348 |        348 |       0 |    0 |   1036 |      0 |      0 |    0 |          0 |
|     cmac_inst                                                                                                                                   |                                                                      cmac_usplus |       1520 |       1144 |     376 |    0 |   4371 |      0 |      0 |    0 |          0 |
|       inst                                                                                                                                      |                                                           cmac_usplus_wrapper__2 |       1520 |       1144 |     376 |    0 |   4371 |      0 |      0 |    0 |          0 |
|         i_cmac_usplus_axis2lbus                                                                                                                 |                                              cmac_usplus_axis2lbus_segmented_top |         73 |         73 |       0 |    0 |    559 |      0 |      0 |    0 |          0 |
|           i_cmac_usplus_axis2lbus_segmented_corelogic                                                                                           |                                        cmac_usplus_axis2lbus_segmented_corelogic |         73 |         73 |       0 |    0 |    559 |      0 |      0 |    0 |          0 |
|         i_cmac_usplus_lbus2axis                                                                                                                 |                                              cmac_usplus_lbus2axis_segmented_top |       1447 |       1071 |     376 |    0 |    612 |      0 |      0 |    0 |          0 |
|           (i_cmac_usplus_lbus2axis)                                                                                                             |                                              cmac_usplus_lbus2axis_segmented_top |          0 |          0 |       0 |    0 |      3 |      0 |      0 |    0 |          0 |
|           SEG_LOOP3[0].fifo_sync_inst                                                                                                           |                                                                 cmac_usplus_fifo |        410 |        330 |      80 |    0 |      6 |      0 |      0 |    0 |          0 |
|           SEG_LOOP3[1].fifo_sync_inst                                                                                                           |                                                               cmac_usplus_fifo_6 |        325 |        245 |      80 |    0 |      6 |      0 |      0 |    0 |          0 |
|           SEG_LOOP3[2].fifo_sync_inst                                                                                                           |                                                               cmac_usplus_fifo_7 |        356 |        276 |      80 |    0 |      6 |      0 |      0 |    0 |          0 |
|           SEG_LOOP3[3].fifo_sync_inst                                                                                                           |                                                               cmac_usplus_fifo_8 |        322 |        242 |      80 |    0 |      6 |      0 |      0 |    0 |          0 |
|           fifo_sync_inst_ptp                                                                                                                    |                                                 cmac_usplus_fifo__parameterized0 |         64 |          8 |      56 |    0 |      6 |      0 |      0 |    0 |          0 |
|           i_cmac_usplus_lbus2axis_segmented_corelogic                                                                                           |                                        cmac_usplus_lbus2axis_segmented_corelogic |         11 |         11 |       0 |    0 |    579 |      0 |      0 |    0 |          0 |
|         i_cmac_usplus_rx_16bit_sync_alt_data0                                                                                                   |                                                        cmac_usplus_rx_16bit_sync |          0 |          0 |       0 |    0 |     80 |      0 |      0 |    0 |          0 |
|         i_cmac_usplus_rx_16bit_sync_alt_data1                                                                                                   |                                                      cmac_usplus_rx_16bit_sync_0 |          0 |          0 |       0 |    0 |     80 |      0 |      0 |    0 |          0 |
|         i_cmac_usplus_rx_16bit_sync_alt_data2                                                                                                   |                                                      cmac_usplus_rx_16bit_sync_1 |          0 |          0 |       0 |    0 |     80 |      0 |      0 |    0 |          0 |
|         i_cmac_usplus_rx_16bit_sync_alt_data3                                                                                                   |                                                      cmac_usplus_rx_16bit_sync_2 |          0 |          0 |       0 |    0 |     80 |      0 |      0 |    0 |          0 |
|         i_cmac_usplus_rx_64bit_sync_serdes_data0                                                                                                |                                                        cmac_usplus_rx_64bit_sync |          0 |          0 |       0 |    0 |    320 |      0 |      0 |    0 |          0 |
|         i_cmac_usplus_rx_64bit_sync_serdes_data1                                                                                                |                                                      cmac_usplus_rx_64bit_sync_3 |          0 |          0 |       0 |    0 |    320 |      0 |      0 |    0 |          0 |
|         i_cmac_usplus_rx_64bit_sync_serdes_data2                                                                                                |                                                      cmac_usplus_rx_64bit_sync_4 |          0 |          0 |       0 |    0 |    320 |      0 |      0 |    0 |          0 |
|         i_cmac_usplus_rx_64bit_sync_serdes_data3                                                                                                |                                                      cmac_usplus_rx_64bit_sync_5 |          0 |          0 |       0 |    0 |    320 |      0 |      0 |    0 |          0 |
|         i_cmac_usplus_top                                                                                                                       |                                                        cmac_usplus_v3_1_4_top__2 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|         i_cmac_usplus_tx_sync                                                                                                                   |                                                              cmac_usplus_tx_sync |          0 |          0 |       0 |    0 |   1600 |      0 |      0 |    0 |          0 |
|     cmac_pad_inst                                                                                                                               |                                                                         cmac_pad |          0 |          0 |       0 |    0 |      1 |      0 |      0 |    0 |          0 |
|     gty_ch_1                                                                                                                                    |                                                              cmac_gty_ch_wrapper |        232 |        232 |       0 |    0 |    325 |      0 |      0 |    0 |          0 |
|       (gty_ch_1)                                                                                                                                |                                                              cmac_gty_ch_wrapper |        223 |        223 |       0 |    0 |    302 |      0 |      0 |    0 |          0 |
|       sync_reset_rx_reset_inst                                                                                                                  |                                                           sync_reset__xdcDup__19 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|       sync_reset_tx_reset_inst                                                                                                                  |                                                           sync_reset__xdcDup__20 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|       xcvr_gty_com.cmac_gty_full_inst                                                                                                           |                                                                    cmac_gty_full |          4 |          4 |       0 |    0 |     15 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                    |                                                       cmac_gty_full_gtwizard_top |          4 |          4 |       0 |    0 |     15 |      0 |      0 |    0 |          0 |
|           gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst                                                                              |                                                     cmac_gty_full_gtwizard_gtye4 |          4 |          4 |       0 |    0 |     15 |      0 |      0 |    0 |          0 |
|             gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst                                         |                                              cmac_gty_full_gtye4_channel_wrapper |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|               channel_inst                                                                                                                      |                          cmac_gty_full_gtwizard_ultrascale_v1_7_10_gtye4_channel |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|             gen_gtwizard_gtye4.gen_common.gen_common_container[28].gen_enabled_common.gtye4_common_wrapper_inst                                 |                                               cmac_gty_full_gtye4_common_wrapper |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|               common_inst                                                                                                                       |                           cmac_gty_full_gtwizard_ultrascale_v1_7_10_gtye4_common |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|             gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst                                                                   |                  cmac_gty_full_gtwizard_ultrascale_v1_7_10_gtye4_delay_powergood |          4 |          4 |       0 |    0 |     15 |      0 |      0 |    0 |          0 |
|     gty_ch_2                                                                                                                                    |                                   cmac_gty_ch_wrapper__parameterized0__xdcDup__4 |        134 |        134 |       0 |    0 |    282 |      0 |      0 |    0 |          0 |
|       (gty_ch_2)                                                                                                                                |                                   cmac_gty_ch_wrapper__parameterized0__xdcDup__4 |        130 |        130 |       0 |    0 |    267 |      0 |      0 |    0 |          0 |
|       xcvr_gty.cmac_gty_channel_inst                                                                                                            |                                                            cmac_gty_channel_HD15 |          4 |          4 |       0 |    0 |     15 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                    |                                               cmac_gty_channel_gtwizard_top_HD16 |          4 |          4 |       0 |    0 |     15 |      0 |      0 |    0 |          0 |
|           gen_gtwizard_gtye4_top.cmac_gty_channel_gtwizard_gtye4_inst                                                                           |                                             cmac_gty_channel_gtwizard_gtye4_HD17 |          4 |          4 |       0 |    0 |     15 |      0 |      0 |    0 |          0 |
|             gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst                                         |                                      cmac_gty_channel_gtye4_channel_wrapper_HD18 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|               channel_inst                                                                                                                      |                  cmac_gty_channel_gtwizard_ultrascale_v1_7_10_gtye4_channel_HD19 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|             gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst                                                                   |          cmac_gty_channel_gtwizard_ultrascale_v1_7_10_gtye4_delay_powergood_HD20 |          4 |          4 |       0 |    0 |     15 |      0 |      0 |    0 |          0 |
|     gty_ch_3                                                                                                                                    |                                   cmac_gty_ch_wrapper__parameterized0__xdcDup__5 |        124 |        124 |       0 |    0 |    282 |      0 |      0 |    0 |          0 |
|       (gty_ch_3)                                                                                                                                |                                   cmac_gty_ch_wrapper__parameterized0__xdcDup__5 |        120 |        120 |       0 |    0 |    267 |      0 |      0 |    0 |          0 |
|       xcvr_gty.cmac_gty_channel_inst                                                                                                            |                                                            cmac_gty_channel_HD21 |          4 |          4 |       0 |    0 |     15 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                    |                                               cmac_gty_channel_gtwizard_top_HD22 |          4 |          4 |       0 |    0 |     15 |      0 |      0 |    0 |          0 |
|           gen_gtwizard_gtye4_top.cmac_gty_channel_gtwizard_gtye4_inst                                                                           |                                             cmac_gty_channel_gtwizard_gtye4_HD23 |          4 |          4 |       0 |    0 |     15 |      0 |      0 |    0 |          0 |
|             gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst                                         |                                      cmac_gty_channel_gtye4_channel_wrapper_HD24 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|               channel_inst                                                                                                                      |                  cmac_gty_channel_gtwizard_ultrascale_v1_7_10_gtye4_channel_HD25 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|             gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst                                                                   |          cmac_gty_channel_gtwizard_ultrascale_v1_7_10_gtye4_delay_powergood_HD26 |          4 |          4 |       0 |    0 |     15 |      0 |      0 |    0 |          0 |
|     gty_ch_4                                                                                                                                    |                                              cmac_gty_ch_wrapper__parameterized0 |        160 |        160 |       0 |    0 |    290 |      0 |      0 |    0 |          0 |
|       (gty_ch_4)                                                                                                                                |                                              cmac_gty_ch_wrapper__parameterized0 |        153 |        153 |       0 |    0 |    267 |      0 |      0 |    0 |          0 |
|       sync_reset_rx_reset_inst                                                                                                                  |                                                           sync_reset__xdcDup__25 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|       sync_reset_tx_reset_inst                                                                                                                  |                                                                       sync_reset |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|       xcvr_gty.cmac_gty_channel_inst                                                                                                            |                                                                 cmac_gty_channel |          4 |          4 |       0 |    0 |     15 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                                    |                                                    cmac_gty_channel_gtwizard_top |          4 |          4 |       0 |    0 |     15 |      0 |      0 |    0 |          0 |
|           gen_gtwizard_gtye4_top.cmac_gty_channel_gtwizard_gtye4_inst                                                                           |                                                  cmac_gty_channel_gtwizard_gtye4 |          4 |          4 |       0 |    0 |     15 |      0 |      0 |    0 |          0 |
|             gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst                                         |                                           cmac_gty_channel_gtye4_channel_wrapper |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|               channel_inst                                                                                                                      |                       cmac_gty_channel_gtwizard_ultrascale_v1_7_10_gtye4_channel |          0 |          0 |       0 |    0 |      0 |      0 |      0 |    0 |          0 |
|             gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst                                                                   |               cmac_gty_channel_gtwizard_ultrascale_v1_7_10_gtye4_delay_powergood |          4 |          4 |       0 |    0 |     15 |      0 |      0 |    0 |          0 |
|     mac_ts_insert_inst                                                                                                                          |                                                                    mac_ts_insert |          5 |          5 |       0 |    0 |    660 |      0 |      0 |    0 |          0 |
|     sync_reset_rx_ptp_rst_inst                                                                                                                  |                                                           sync_reset__xdcDup__16 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|     sync_reset_rx_rst_inst                                                                                                                      |                                                           sync_reset__xdcDup__17 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|     sync_reset_tx_rst_inst                                                                                                                      |                                                           sync_reset__xdcDup__18 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|   qsfp1_sync_reset_inst                                                                                                                         |                                                            sync_reset__xdcDup__2 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|   sync_reset_125mhz_inst                                                                                                                        |                                                            sync_reset__xdcDup__3 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|   sync_reset_50mhz_inst                                                                                                                         |                                                            sync_reset__xdcDup__4 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |    0 |          0 |
|   sync_signal_inst                                                                                                                              |                                                                      sync_signal |          0 |          0 |       0 |    0 |     12 |      0 |      0 |    0 |          0 |
+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------+------------+---------+------+--------+--------+--------+------+------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


