Release 7.1.03i par H.41
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

DESKTOP-7V312RG::  Wed Apr 24 20:49:58 2024

par -w -intstyle ise -ol std -t 1 felipewgb_map.ncd felipewgb.ncd felipewgb.pcf


Constraints file: felipewgb.pcf.
Loading device for application Rf_Device from file '3s500e.nph' in environment
C:/Users/Felipe/Desktop/Xilinx.
   "felipewgb" is an NCD, version 3.1, device xc3s500e, package fg320, speed -4

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000
Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "ADVANCED 1.13 2005-05-13".


Device Utilization Summary:

   Number of BUFGMUXs                  1 out of 24      4%
   Number of External IBUFs            3 out of 232     1%
      Number of LOCed IBUFs            3 out of 3     100%

   Number of External IOBs            12 out of 176     6%
      Number of LOCed IOBs            12 out of 12    100%

   Number of Slices                   24 out of 4656    1%
      Number of SLICEMs                0 out of 2328    0%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)

Starting initial Timing Analysis.  REAL time: 2 secs 
Finished initial Timing Analysis.  REAL time: 2 secs 


Starting Placer

Phase 1.1
Phase 1.1 (Checksum:989710) REAL time: 2 secs 

Phase 2.31
Phase 2.31 (Checksum:1312cfe) REAL time: 2 secs 

Phase 3.2
.


Phase 3.2 (Checksum:1c9c37d) REAL time: 3 secs 

Phase 4.30
Phase 4.30 (Checksum:26259fc) REAL time: 3 secs 

Phase 5.8
...
.
Phase 5.8 (Checksum:98fe80) REAL time: 3 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 3 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 3 secs 

Phase 8.5
Phase 8.5 (Checksum:4c4b3f8) REAL time: 3 secs 

Writing design to file felipewgb.ncd


Total REAL time to Placer completion: 3 secs 
Total CPU time to Placer completion: 3 secs 

Starting Router

Phase 1: 220 unrouted;       REAL time: 4 secs 

Phase 2: 193 unrouted;       REAL time: 4 secs 

Phase 3: 19 unrouted;       REAL time: 4 secs 

Phase 4: 19 unrouted; (203)      REAL time: 4 secs 

Phase 5: 22 unrouted; (0)      REAL time: 4 secs 

Phase 6: 22 unrouted; (0)      REAL time: 4 secs 

Phase 7: 0 unrouted; (0)      REAL time: 5 secs 

Phase 8: 0 unrouted; (0)      REAL time: 5 secs 


Total REAL time to Router completion: 5 secs 
Total CPU time to Router completion: 5 secs 

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|           clk_BUFGP | BUFGMUX_X2Y11| No   |   21 |  0.020     |  1.070      |
+---------------------+--------------+------+------+------------+-------------+


   The Delay Summary Report


The NUMBER OF SIGNALS NOT COMPLETELY ROUTED for this design is: 0

   The AVERAGE CONNECTION DELAY for this design is:        1.315
   The MAXIMUM PIN DELAY IS:                               5.012
   The AVERAGE CONNECTION DELAY on the 10 WORST NETS is:   2.445

   Listing Pin Delays by value: (nsec)

    d < 1.00   < d < 2.00  < d < 3.00  < d < 4.00  < d < 6.00  d >= 6.00
   ---------   ---------   ---------   ---------   ---------   ---------
         100          67          30          13           2           0

Timing Score: 0

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

--------------------------------------------------------------------------------
  Constraint                                | Requested  | Actual     | Logic 
                                            |            |            | Levels
--------------------------------------------------------------------------------
  TS_clk = PERIOD TIMEGRP "clk" 10 ns HIGH  | 10.000ns   | 9.131ns    | 3    
  50%                                       |            |            |      
--------------------------------------------------------------------------------


All constraints were met.
Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 5 secs 
Total CPU time to PAR completion: 5 secs 

Peak Memory Usage:  168 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 0

Writing design to file felipewgb.ncd



PAR done!
