$date
	Thu Jan 29 15:24:22 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module ALUTestB $end
$var wire 4 ! F [3:0] $end
$var reg 4 " A [3:0] $end
$var reg 4 # B [3:0] $end
$var reg 1 $ Cn $end
$var reg 1 % M $end
$var reg 4 & sel [3:0] $end
$scope module uut $end
$var wire 4 ' A [3:0] $end
$var wire 4 ( B [3:0] $end
$var wire 1 $ Cn $end
$var wire 1 % M $end
$var wire 4 ) sel [3:0] $end
$var reg 4 * F [3:0] $end
$var reg 4 + Fin [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx +
bx *
bx )
bx (
bx '
bx &
x%
x$
bx #
bx "
bx !
$end
#2000
b1011 !
b1011 *
b0 &
b0 )
b11 #
b11 (
b100 "
b100 '
1%
#6000
b1111 !
b1111 *
b100 &
b100 )
#10000
b111 !
b111 *
b111 +
1$
b1 &
b1 )
0%
#15000
