<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
<title>LPC1700CMSIS Standard Peripheral Firmware Library Manual: CLKPWR Private Macros</title>
<link href="tabs.css" rel="stylesheet" type="text/css">
<link href="doxygen.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.5.9 -->
<script type="text/javascript">
<!--
function changeDisplayState (e){
  var num=this.id.replace(/[^[0-9]/g,'');
  var button=this.firstChild;
  var sectionDiv=document.getElementById('dynsection'+num);
  if (sectionDiv.style.display=='none'||sectionDiv.style.display==''){
    sectionDiv.style.display='block';
    button.src='open.gif';
  }else{
    sectionDiv.style.display='none';
    button.src='closed.gif';
  }
}
function initDynSections(){
  var divs=document.getElementsByTagName('div');
  var sectionCounter=1;
  for(var i=0;i<divs.length-1;i++){
    if(divs[i].className=='dynheader'&&divs[i+1].className=='dynsection'){
      var header=divs[i];
      var section=divs[i+1];
      var button=header.firstChild;
      if (button!='IMG'){
        divs[i].insertBefore(document.createTextNode(' '),divs[i].firstChild);
        button=document.createElement('img');
        divs[i].insertBefore(button,divs[i].firstChild);
      }
      header.style.cursor='pointer';
      header.onclick=changeDisplayState;
      header.id='dynheader'+sectionCounter;
      button.src='closed.gif';
      section.id='dynsection'+sectionCounter;
      section.style.display='none';
      section.style.marginLeft='14px';
      sectionCounter++;
    }
  }
}
window.onload = initDynSections;
-->
</script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>CLKPWR Private Macros<br>
<small>
[<a class="el" href="group___c_l_k_p_w_r.html">CLKPWR</a>]</small>
</h1><table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___private___macros.html#g17bbb33d14958fbed34f56543569761f">CLKPWR_CLKSRCSEL_CLKSRC_IRC</a>&nbsp;&nbsp;&nbsp;((uint32_t)(0x00))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___private___macros.html#gd70f480a8a233255b43c7d267bc80e3c">CLKPWR_CLKSRCSEL_CLKSRC_MAINOSC</a>&nbsp;&nbsp;&nbsp;((uint32_t)(0x01))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___private___macros.html#gbd68dae444cd4872b7be3ebb892ea040">CLKPWR_CLKSRCSEL_CLKSRC_RTC</a>&nbsp;&nbsp;&nbsp;((uint32_t)(0x02))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___private___macros.html#g2c8c3a97560e3bccac1748705f248d3f">CLKPWR_CLKSRCSEL_BITMASK</a>&nbsp;&nbsp;&nbsp;((uint32_t)(0x03))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___private___macros.html#g7980ec0f7e1a786891171aa2d8f7d5e7">CLKPWR_CLKOUTCFG_CLKOUTSEL_CPU</a>&nbsp;&nbsp;&nbsp;((uint32_t)(0x00))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___private___macros.html#gfec039a8373541201b0390cc8112ae6a">CLKPWR_CLKOUTCFG_CLKOUTSEL_MAINOSC</a>&nbsp;&nbsp;&nbsp;((uint32_t)(0x01))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___private___macros.html#gfc6adc93d3c02aabd1f07a68f3117e6f">CLKPWR_CLKOUTCFG_CLKOUTSEL_RC</a>&nbsp;&nbsp;&nbsp;((uint32_t)(0x02))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___private___macros.html#g479124d29f76b3210575d1d691ba3f83">CLKPWR_CLKOUTCFG_CLKOUTSEL_USB</a>&nbsp;&nbsp;&nbsp;((uint32_t)(0x03))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___private___macros.html#g32299db2735461be4a1c196fd37481a0">CLKPWR_CLKOUTCFG_CLKOUTSEL_RTC</a>&nbsp;&nbsp;&nbsp;((uint32_t)(0x04))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___private___macros.html#gfeb09b4c23f05af8a671efde1522342e">CLKPWR_CLKOUTCFG_CLKOUTDIV</a>(n)&nbsp;&nbsp;&nbsp;((uint32_t)((n&amp;0x0F)&lt;&lt;4))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___private___macros.html#ga19d155cbb1df10796e9e37cf0ee8182">CLKPWR_CLKOUTCFG_CLKOUT_EN</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;8))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___private___macros.html#g75827422d265c934f086a8da44a51e5a">CLKPWR_CLKOUTCFG_CLKOUT_ACT</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;9))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___private___macros.html#g4773a06bb00ac608b396f9717b8ed82a">CLKPWR_CLKOUTCFG_BITMASK</a>&nbsp;&nbsp;&nbsp;((uint32_t)(0x3FF))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___private___macros.html#g1906f68fbb1a9849dd95762b58f68daa">CLKPWR_PLL0CON_ENABLE</a>&nbsp;&nbsp;&nbsp;((uint32_t)(0x01))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___private___macros.html#g3065f59de6fe4a98ca1d5b32388bc4aa">CLKPWR_PLL0CON_CONNECT</a>&nbsp;&nbsp;&nbsp;((uint32_t)(0x02))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___private___macros.html#gb2cde6ecc24952ed9d2e618369800ea9">CLKPWR_PLL0CON_BITMASK</a>&nbsp;&nbsp;&nbsp;((uint32_t)(0x03))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___private___macros.html#g14bf9de58726a6b37af38cc6f73a09e3">CLKPWR_PLL0CFG_MSEL</a>(n)&nbsp;&nbsp;&nbsp;((uint32_t)(n&amp;0x7FFF))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___private___macros.html#g3e7c277eb3c68f20bf9ad5a994624cae">CLKPWR_PLL0CFG_NSEL</a>(n)&nbsp;&nbsp;&nbsp;((uint32_t)((n&lt;&lt;16)&amp;0xFF0000))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___private___macros.html#g71d49ff2380fd0026cd20c2039558ddc">CLKPWR_PLL0CFG_BITMASK</a>&nbsp;&nbsp;&nbsp;((uint32_t)(0xFF7FFF))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___private___macros.html#g4e839399ffd20043dd46b1c0f37642fe">CLKPWR_PLL0STAT_MSEL</a>(n)&nbsp;&nbsp;&nbsp;((uint32_t)(n&amp;0x7FFF))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___private___macros.html#g33ba93a4bdf0992f4e942462f33abc3e">CLKPWR_PLL0STAT_NSEL</a>(n)&nbsp;&nbsp;&nbsp;((uint32_t)((n&gt;&gt;16)&amp;0xFF))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___private___macros.html#ga2ebc7980134442f9f9bc392e98ad463">CLKPWR_PLL0STAT_PLLE</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;24))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___private___macros.html#g415ec12d691507191debd03e09ecb81d">CLKPWR_PLL0STAT_PLLC</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;25))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___private___macros.html#g5c67d9377481a9eb5da712a93aa4cb70">CLKPWR_PLL0STAT_PLOCK</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;26))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___private___macros.html#ge775dff1e028d9342f0798e4ffc3c490">CLKPWR_PLL0FEED_BITMASK</a>&nbsp;&nbsp;&nbsp;((uint32_t)0xFF)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___private___macros.html#g887a9ce77348290efc9e3a7e97b1d2d5">CLKPWR_PLL1CON_ENABLE</a>&nbsp;&nbsp;&nbsp;((uint32_t)(0x01))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___private___macros.html#g37e9702988d0c7d33058372f9e679a73">CLKPWR_PLL1CON_CONNECT</a>&nbsp;&nbsp;&nbsp;((uint32_t)(0x02))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___private___macros.html#ge940d56cd95d9094750064ae5a8c9150">CLKPWR_PLL1CON_BITMASK</a>&nbsp;&nbsp;&nbsp;((uint32_t)(0x03))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___private___macros.html#g6e139f032f79b7e1bed38975c976bd7d">CLKPWR_PLL1CFG_MSEL</a>(n)&nbsp;&nbsp;&nbsp;((uint32_t)(n&amp;0x1F))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___private___macros.html#g46ff76d399ebcd900f839ce8a9e72ad5">CLKPWR_PLL1CFG_PSEL</a>(n)&nbsp;&nbsp;&nbsp;((uint32_t)((n&amp;0x03)&lt;&lt;5))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___private___macros.html#g472f50c58e260b5095ba2ba2c051495e">CLKPWR_PLL1CFG_BITMASK</a>&nbsp;&nbsp;&nbsp;((uint32_t)(0x7F))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___private___macros.html#g40f54432e5861634b4079cbf35695724">CLKPWR_PLL1STAT_MSEL</a>(n)&nbsp;&nbsp;&nbsp;((uint32_t)(n&amp;0x1F))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___private___macros.html#g65145a490898ae162755a9b446d57f41">CLKPWR_PLL1STAT_PSEL</a>(n)&nbsp;&nbsp;&nbsp;((uint32_t)((n&gt;&gt;5)&amp;0x03))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___private___macros.html#g270320c2473b6f0d3f1ea503474db553">CLKPWR_PLL1STAT_PLLE</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;8))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___private___macros.html#gf342b31524d6db2bebef9f13fd82bcb4">CLKPWR_PLL1STAT_PLLC</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;9))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___private___macros.html#g01ad0b987dacc8c87a2453e8d6a2bcef">CLKPWR_PLL1STAT_PLOCK</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;10))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___private___macros.html#g9a447d2223491de7202909fc868cf488">CLKPWR_PLL1FEED_BITMASK</a>&nbsp;&nbsp;&nbsp;((uint32_t)0xFF)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___private___macros.html#g0ab96470807340781971aed85a29c68f">CLKPWR_CCLKCFG_BITMASK</a>&nbsp;&nbsp;&nbsp;((uint32_t)(0xFF))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___private___macros.html#g12d7d89e728855b19604a2269defe745">CLKPWR_USBCLKCFG_BITMASK</a>&nbsp;&nbsp;&nbsp;((uint32_t)(0x0F))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___private___macros.html#gaadc4b00f71d11437fe42e5c7370f003">CLKPWR_IRCTRIM_BITMASK</a>&nbsp;&nbsp;&nbsp;((uint32_t)(0x0F))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___private___macros.html#g23565aaa7e0cebbc103288fe4128327f">CLKPWR_PCLKSEL0_BITMASK</a>&nbsp;&nbsp;&nbsp;((uint32_t)(0xFFF3F3FF))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___private___macros.html#g014d526b5a227f007ada460560dbcf48">CLKPWR_PCLKSEL1_BITMASK</a>&nbsp;&nbsp;&nbsp;((uint32_t)(0xFCF3F0F3))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___private___macros.html#g426354d425bc4e55a17b397987143361">CLKPWR_PCLKSEL_SET</a>(p, n)&nbsp;&nbsp;&nbsp;_SBF(p,n)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___private___macros.html#gbf3e9f519731c6df6ab04cec4c1a316b">CLKPWR_PCLKSEL_BITMASK</a>(p)&nbsp;&nbsp;&nbsp;_SBF(p,0x03)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___private___macros.html#gd6307ccd6f7583a352f667e483cb6484">CLKPWR_PCLKSEL_GET</a>(p, n)&nbsp;&nbsp;&nbsp;((uint32_t)((n&gt;&gt;p)&amp;0x03))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___private___macros.html#gb7f298879442f8edf8e92d77de6da72e">CLKPWR_PCON_PM0</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;0))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___private___macros.html#g0ab773fbd9de0524bee62239fd9afc78">CLKPWR_PCON_PM1</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;1))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___private___macros.html#g8d4a2a3c78d06e2a4ee460cc9c300d92">CLKPWR_PCON_BODPDM</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;2))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___private___macros.html#ga3eb78d90ac978124542f1a192e71551">CLKPWR_PCON_BOGD</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;3))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___private___macros.html#gd932c8812ffd27c0e783a2169abb85ba">CLKPWR_PCON_BORD</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;4))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___private___macros.html#gdbf4e45129e56e124fcccd085597ffb8">CLKPWR_PCON_SMFLAG</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;8))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___private___macros.html#g5039277ff3f9921e4dba4e4cf0763bf0">CLKPWR_PCON_DSFLAG</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;9))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___private___macros.html#gdbb0d85e6c55d95d6996f552a266c563">CLKPWR_PCON_PDFLAG</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;10))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___private___macros.html#gc6ffbb5289e04f199c9b5e4596b745e8">CLKPWR_PCON_DPDFLAG</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;11))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___private___macros.html#gf50970fcbb5758ba9699c016114ae066">CLKPWR_PCONP_BITMASK</a>&nbsp;&nbsp;&nbsp;0xEFEFF7DE</td></tr>

</table>
<hr><h2>Define Documentation</h2>
<a class="anchor" name="g0ab96470807340781971aed85a29c68f"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_CCLKCFG_BITMASK" ref="g0ab96470807340781971aed85a29c68f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_CCLKCFG_BITMASK&nbsp;&nbsp;&nbsp;((uint32_t)(0xFF))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Macro defines for CPU Clock Configuration Register CPU Clock configuration bit mask 
<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00308">308</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g4773a06bb00ac608b396f9717b8ed82a"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_CLKOUTCFG_BITMASK" ref="g4773a06bb00ac608b396f9717b8ed82a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_CLKOUTCFG_BITMASK&nbsp;&nbsp;&nbsp;((uint32_t)(0x3FF))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Clock source selection bit mask 
<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00221">221</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g75827422d265c934f086a8da44a51e5a"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_CLKOUTCFG_CLKOUT_ACT" ref="g75827422d265c934f086a8da44a51e5a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_CLKOUTCFG_CLKOUT_ACT&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;9))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
CLKOUT activity indication 
<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00219">219</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="ga19d155cbb1df10796e9e37cf0ee8182"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_CLKOUTCFG_CLKOUT_EN" ref="ga19d155cbb1df10796e9e37cf0ee8182" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_CLKOUTCFG_CLKOUT_EN&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;8))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
CLKOUT enable control 
<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00217">217</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gfeb09b4c23f05af8a671efde1522342e"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_CLKOUTCFG_CLKOUTDIV" ref="gfeb09b4c23f05af8a671efde1522342e" args="(n)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_CLKOUTCFG_CLKOUTDIV          </td>
          <td>(</td>
          <td class="paramtype">n&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;((uint32_t)((n&amp;0x0F)&lt;&lt;4))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Integer value to divide the output clock by, minus one 
<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00215">215</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g7980ec0f7e1a786891171aa2d8f7d5e7"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_CLKOUTCFG_CLKOUTSEL_CPU" ref="g7980ec0f7e1a786891171aa2d8f7d5e7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_CLKOUTCFG_CLKOUTSEL_CPU&nbsp;&nbsp;&nbsp;((uint32_t)(0x00))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Macro defines for Clock Output Configuration Register Selects the CPU clock as the CLKOUT source 
<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00205">205</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gfec039a8373541201b0390cc8112ae6a"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_CLKOUTCFG_CLKOUTSEL_MAINOSC" ref="gfec039a8373541201b0390cc8112ae6a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_CLKOUTCFG_CLKOUTSEL_MAINOSC&nbsp;&nbsp;&nbsp;((uint32_t)(0x01))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Selects the main oscillator as the CLKOUT source 
<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00207">207</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gfc6adc93d3c02aabd1f07a68f3117e6f"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_CLKOUTCFG_CLKOUTSEL_RC" ref="gfc6adc93d3c02aabd1f07a68f3117e6f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_CLKOUTCFG_CLKOUTSEL_RC&nbsp;&nbsp;&nbsp;((uint32_t)(0x02))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Selects the Internal RC oscillator as the CLKOUT source 
<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00209">209</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g32299db2735461be4a1c196fd37481a0"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_CLKOUTCFG_CLKOUTSEL_RTC" ref="g32299db2735461be4a1c196fd37481a0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_CLKOUTCFG_CLKOUTSEL_RTC&nbsp;&nbsp;&nbsp;((uint32_t)(0x04))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Selects the RTC oscillator as the CLKOUT source 
<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00213">213</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g479124d29f76b3210575d1d691ba3f83"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_CLKOUTCFG_CLKOUTSEL_USB" ref="g479124d29f76b3210575d1d691ba3f83" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_CLKOUTCFG_CLKOUTSEL_USB&nbsp;&nbsp;&nbsp;((uint32_t)(0x03))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Selects the USB clock as the CLKOUT source 
<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00211">211</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g2c8c3a97560e3bccac1748705f248d3f"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_CLKSRCSEL_BITMASK" ref="g2c8c3a97560e3bccac1748705f248d3f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_CLKSRCSEL_BITMASK&nbsp;&nbsp;&nbsp;((uint32_t)(0x03))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Clock source selection bit mask 
<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00198">198</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g17bbb33d14958fbed34f56543569761f"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_CLKSRCSEL_CLKSRC_IRC" ref="g17bbb33d14958fbed34f56543569761f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_CLKSRCSEL_CLKSRC_IRC&nbsp;&nbsp;&nbsp;((uint32_t)(0x00))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Macro defines for Clock Source Select Register Internal RC oscillator 
<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00192">192</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gd70f480a8a233255b43c7d267bc80e3c"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_CLKSRCSEL_CLKSRC_MAINOSC" ref="gd70f480a8a233255b43c7d267bc80e3c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_CLKSRCSEL_CLKSRC_MAINOSC&nbsp;&nbsp;&nbsp;((uint32_t)(0x01))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Main oscillator 
<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00194">194</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gbd68dae444cd4872b7be3ebb892ea040"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_CLKSRCSEL_CLKSRC_RTC" ref="gbd68dae444cd4872b7be3ebb892ea040" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_CLKSRCSEL_CLKSRC_RTC&nbsp;&nbsp;&nbsp;((uint32_t)(0x02))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
RTC oscillator 
<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00196">196</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gaadc4b00f71d11437fe42e5c7370f003"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_IRCTRIM_BITMASK" ref="gaadc4b00f71d11437fe42e5c7370f003" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_IRCTRIM_BITMASK&nbsp;&nbsp;&nbsp;((uint32_t)(0x0F))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Macro defines for IRC Trim Register IRC Trim bit mask 
<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00320">320</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g23565aaa7e0cebbc103288fe4128327f"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_PCLKSEL0_BITMASK" ref="g23565aaa7e0cebbc103288fe4128327f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_PCLKSEL0_BITMASK&nbsp;&nbsp;&nbsp;((uint32_t)(0xFFF3F3FF))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Macro defines for Peripheral Clock Selection Register 0 and 1 Peripheral Clock Selection 0 mask bit 
<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00326">326</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g014d526b5a227f007ada460560dbcf48"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_PCLKSEL1_BITMASK" ref="g014d526b5a227f007ada460560dbcf48" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_PCLKSEL1_BITMASK&nbsp;&nbsp;&nbsp;((uint32_t)(0xFCF3F0F3))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Peripheral Clock Selection 1 mask bit 
<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00328">328</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gbf3e9f519731c6df6ab04cec4c1a316b"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_PCLKSEL_BITMASK" ref="gbf3e9f519731c6df6ab04cec4c1a316b" args="(p)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_PCLKSEL_BITMASK          </td>
          <td>(</td>
          <td class="paramtype">p&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;_SBF(p,0x03)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Macro to mask peripheral clock of each type 
<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00334">334</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gd6307ccd6f7583a352f667e483cb6484"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_PCLKSEL_GET" ref="gd6307ccd6f7583a352f667e483cb6484" args="(p, n)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_PCLKSEL_GET          </td>
          <td>(</td>
          <td class="paramtype">p,         <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">n&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;((uint32_t)((n&gt;&gt;p)&amp;0x03))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Macro to get peripheral clock of each type 
<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00336">336</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g426354d425bc4e55a17b397987143361"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_PCLKSEL_SET" ref="g426354d425bc4e55a17b397987143361" args="(p, n)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_PCLKSEL_SET          </td>
          <td>(</td>
          <td class="paramtype">p,         <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">n&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;_SBF(p,n)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Macro to set peripheral clock of each type p: position of two bits that hold divider of peripheral clock n: value of divider of peripheral clock to be set 
<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00332">332</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g8d4a2a3c78d06e2a4ee460cc9c300d92"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_PCON_BODPDM" ref="g8d4a2a3c78d06e2a4ee460cc9c300d92" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_PCON_BODPDM&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;2))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Brown-Out Reduced Power Mode 
<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00346">346</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="ga3eb78d90ac978124542f1a192e71551"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_PCON_BOGD" ref="ga3eb78d90ac978124542f1a192e71551" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_PCON_BOGD&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;3))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Brown-Out Global Disable 
<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00348">348</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gd932c8812ffd27c0e783a2169abb85ba"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_PCON_BORD" ref="gd932c8812ffd27c0e783a2169abb85ba" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_PCON_BORD&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;4))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Brown Out Reset Disable 
<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00350">350</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gc6ffbb5289e04f199c9b5e4596b745e8"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_PCON_DPDFLAG" ref="gc6ffbb5289e04f199c9b5e4596b745e8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_PCON_DPDFLAG&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;11))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Deep Power-down entry flag 
<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00358">358</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g5039277ff3f9921e4dba4e4cf0763bf0"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_PCON_DSFLAG" ref="g5039277ff3f9921e4dba4e4cf0763bf0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_PCON_DSFLAG&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;9))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Deep Sleep entry flag 
<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00354">354</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gdbb0d85e6c55d95d6996f552a266c563"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_PCON_PDFLAG" ref="gdbb0d85e6c55d95d6996f552a266c563" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_PCON_PDFLAG&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;10))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Power-down entry flag 
<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00356">356</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gb7f298879442f8edf8e92d77de6da72e"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_PCON_PM0" ref="gb7f298879442f8edf8e92d77de6da72e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_PCON_PM0&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;0))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Macro defines for Power Mode Control Register Power mode control bit 0 
<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00342">342</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g0ab773fbd9de0524bee62239fd9afc78"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_PCON_PM1" ref="g0ab773fbd9de0524bee62239fd9afc78" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_PCON_PM1&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;1))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Power mode control bit 1 
<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00344">344</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gdbf4e45129e56e124fcccd085597ffb8"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_PCON_SMFLAG" ref="gdbf4e45129e56e124fcccd085597ffb8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_PCON_SMFLAG&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;8))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Sleep Mode entry flag 
<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00352">352</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gf50970fcbb5758ba9699c016114ae066"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_PCONP_BITMASK" ref="gf50970fcbb5758ba9699c016114ae066" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_PCONP_BITMASK&nbsp;&nbsp;&nbsp;0xEFEFF7DE          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Macro defines for Power Control for Peripheral Register Power Control for Peripherals bit mask 
<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00364">364</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g71d49ff2380fd0026cd20c2039558ddc"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_PLL0CFG_BITMASK" ref="g71d49ff2380fd0026cd20c2039558ddc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_PLL0CFG_BITMASK&nbsp;&nbsp;&nbsp;((uint32_t)(0xFF7FFF))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PLL 0 Configuration bit mask 
<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00241">241</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g14bf9de58726a6b37af38cc6f73a09e3"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_PLL0CFG_MSEL" ref="g14bf9de58726a6b37af38cc6f73a09e3" args="(n)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_PLL0CFG_MSEL          </td>
          <td>(</td>
          <td class="paramtype">n&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;((uint32_t)(n&amp;0x7FFF))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Macro defines for PPL0 Configuration Register PLL 0 Configuration MSEL field 
<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00237">237</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g3e7c277eb3c68f20bf9ad5a994624cae"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_PLL0CFG_NSEL" ref="g3e7c277eb3c68f20bf9ad5a994624cae" args="(n)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_PLL0CFG_NSEL          </td>
          <td>(</td>
          <td class="paramtype">n&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;((uint32_t)((n&lt;&lt;16)&amp;0xFF0000))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PLL 0 Configuration NSEL field 
<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00239">239</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gb2cde6ecc24952ed9d2e618369800ea9"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_PLL0CON_BITMASK" ref="gb2cde6ecc24952ed9d2e618369800ea9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_PLL0CON_BITMASK&nbsp;&nbsp;&nbsp;((uint32_t)(0x03))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PLL 0 control bit mask 
<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00231">231</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g3065f59de6fe4a98ca1d5b32388bc4aa"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_PLL0CON_CONNECT" ref="g3065f59de6fe4a98ca1d5b32388bc4aa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_PLL0CON_CONNECT&nbsp;&nbsp;&nbsp;((uint32_t)(0x02))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PLL 0 control connect 
<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00229">229</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g1906f68fbb1a9849dd95762b58f68daa"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_PLL0CON_ENABLE" ref="g1906f68fbb1a9849dd95762b58f68daa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_PLL0CON_ENABLE&nbsp;&nbsp;&nbsp;((uint32_t)(0x01))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Macro defines for PPL0 Control Register PLL 0 control enable 
<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00227">227</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="ge775dff1e028d9342f0798e4ffc3c490"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_PLL0FEED_BITMASK" ref="ge775dff1e028d9342f0798e4ffc3c490" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_PLL0FEED_BITMASK&nbsp;&nbsp;&nbsp;((uint32_t)0xFF)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Macro defines for PPL0 Feed Register PLL0 Feed bit mask 
<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00262">262</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g4e839399ffd20043dd46b1c0f37642fe"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_PLL0STAT_MSEL" ref="g4e839399ffd20043dd46b1c0f37642fe" args="(n)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_PLL0STAT_MSEL          </td>
          <td>(</td>
          <td class="paramtype">n&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;((uint32_t)(n&amp;0x7FFF))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Macro defines for PPL0 Status Register PLL 0 MSEL value 
<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00248">248</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g33ba93a4bdf0992f4e942462f33abc3e"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_PLL0STAT_NSEL" ref="g33ba93a4bdf0992f4e942462f33abc3e" args="(n)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_PLL0STAT_NSEL          </td>
          <td>(</td>
          <td class="paramtype">n&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;((uint32_t)((n&gt;&gt;16)&amp;0xFF))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PLL NSEL get value 
<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00250">250</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g415ec12d691507191debd03e09ecb81d"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_PLL0STAT_PLLC" ref="g415ec12d691507191debd03e09ecb81d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_PLL0STAT_PLLC&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;25))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PLL status Connect bit 
<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00254">254</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="ga2ebc7980134442f9f9bc392e98ad463"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_PLL0STAT_PLLE" ref="ga2ebc7980134442f9f9bc392e98ad463" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_PLL0STAT_PLLE&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;24))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PLL status enable bit 
<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00252">252</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g5c67d9377481a9eb5da712a93aa4cb70"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_PLL0STAT_PLOCK" ref="g5c67d9377481a9eb5da712a93aa4cb70" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_PLL0STAT_PLOCK&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;26))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PLL status lock 
<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00256">256</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g472f50c58e260b5095ba2ba2c051495e"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_PLL1CFG_BITMASK" ref="g472f50c58e260b5095ba2ba2c051495e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_PLL1CFG_BITMASK&nbsp;&nbsp;&nbsp;((uint32_t)(0x7F))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
USB PLL configuration bit mask 
<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00282">282</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g6e139f032f79b7e1bed38975c976bd7d"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_PLL1CFG_MSEL" ref="g6e139f032f79b7e1bed38975c976bd7d" args="(n)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_PLL1CFG_MSEL          </td>
          <td>(</td>
          <td class="paramtype">n&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;((uint32_t)(n&amp;0x1F))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Macro defines for PLL1 Configuration Register USB PLL MSEL set value 
<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00278">278</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g46ff76d399ebcd900f839ce8a9e72ad5"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_PLL1CFG_PSEL" ref="g46ff76d399ebcd900f839ce8a9e72ad5" args="(n)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_PLL1CFG_PSEL          </td>
          <td>(</td>
          <td class="paramtype">n&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;((uint32_t)((n&amp;0x03)&lt;&lt;5))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
USB PLL PSEL set value 
<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00280">280</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="ge940d56cd95d9094750064ae5a8c9150"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_PLL1CON_BITMASK" ref="ge940d56cd95d9094750064ae5a8c9150" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_PLL1CON_BITMASK&nbsp;&nbsp;&nbsp;((uint32_t)(0x03))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
USB PLL control bit mask 
<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00272">272</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g37e9702988d0c7d33058372f9e679a73"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_PLL1CON_CONNECT" ref="g37e9702988d0c7d33058372f9e679a73" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_PLL1CON_CONNECT&nbsp;&nbsp;&nbsp;((uint32_t)(0x02))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
USB PLL control connect 
<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00270">270</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g887a9ce77348290efc9e3a7e97b1d2d5"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_PLL1CON_ENABLE" ref="g887a9ce77348290efc9e3a7e97b1d2d5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_PLL1CON_ENABLE&nbsp;&nbsp;&nbsp;((uint32_t)(0x01))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Macro defines for PLL1 Control Register USB PLL control enable 
<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00268">268</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g9a447d2223491de7202909fc868cf488"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_PLL1FEED_BITMASK" ref="g9a447d2223491de7202909fc868cf488" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_PLL1FEED_BITMASK&nbsp;&nbsp;&nbsp;((uint32_t)0xFF)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Macro defines for PLL1 Feed Register PLL1 Feed bit mask 
<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00302">302</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g40f54432e5861634b4079cbf35695724"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_PLL1STAT_MSEL" ref="g40f54432e5861634b4079cbf35695724" args="(n)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_PLL1STAT_MSEL          </td>
          <td>(</td>
          <td class="paramtype">n&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;((uint32_t)(n&amp;0x1F))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Macro defines for PLL1 Status Register USB PLL MSEL get value 
<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00288">288</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gf342b31524d6db2bebef9f13fd82bcb4"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_PLL1STAT_PLLC" ref="gf342b31524d6db2bebef9f13fd82bcb4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_PLL1STAT_PLLC&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;9))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
USB PLL status Connect bit 
<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00294">294</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g270320c2473b6f0d3f1ea503474db553"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_PLL1STAT_PLLE" ref="g270320c2473b6f0d3f1ea503474db553" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_PLL1STAT_PLLE&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;8))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
USB PLL status enable bit 
<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00292">292</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g01ad0b987dacc8c87a2453e8d6a2bcef"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_PLL1STAT_PLOCK" ref="g01ad0b987dacc8c87a2453e8d6a2bcef" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_PLL1STAT_PLOCK&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;10))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
USB PLL status lock 
<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00296">296</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g65145a490898ae162755a9b446d57f41"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_PLL1STAT_PSEL" ref="g65145a490898ae162755a9b446d57f41" args="(n)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_PLL1STAT_PSEL          </td>
          <td>(</td>
          <td class="paramtype">n&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;((uint32_t)((n&gt;&gt;5)&amp;0x03))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
USB PLL PSEL get value 
<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00290">290</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g12d7d89e728855b19604a2269defe745"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_USBCLKCFG_BITMASK" ref="g12d7d89e728855b19604a2269defe745" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_USBCLKCFG_BITMASK&nbsp;&nbsp;&nbsp;((uint32_t)(0x0F))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Macro defines for USB Clock Configuration Register USB Clock Configuration bit mask 
<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00314">314</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div><p>
</div>
<hr size="1"><address style="text-align: right;"><small>Generated on Tue Jun 7 14:59:32 2011 for LPC1700CMSIS Standard Peripheral Firmware Library Manual by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.5.9 </small></address>
</body>
</html>
