# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../code_lib/half_adder.vhd" \
"../../../../binary_adder.srcs/sources_1/new/full_adder.vhd" \
"../../../../binary_adder.srcs/sources_1/new/Nbit_adder.vhd" \

# Do not sort compile order
nosort
