[INF:CM0023] Creating log file ../../../build/tests/YosysVerx/slpp_unit/surelog.log.

[INF:CM0020] Separate compilation-unit mode is on.

[WRN:PA0205] vexriscv.demo.GenFull.v:51:1: No timescale set for "InstructionCache".

[WRN:PA0205] vexriscv.demo.GenFull.v:357:1: No timescale set for "DataCache".

[WRN:PA0205] vexriscv.demo.GenFull.v:1059:1: No timescale set for "vexriscv.demo.GenFull".

[INF:CP0300] Compilation...

[INF:CP0303] vexriscv.demo.GenFull.v:357:1: Compile module "work@DataCache".

[INF:CP0303] vexriscv.demo.GenFull.v:51:1: Compile module "work@InstructionCache".

[INF:CP0303] vexriscv.demo.GenFull.v:1059:1: Compile module "work@vexriscv.demo.GenFull".

[INF:CP0302] Compile class "work@mailbox".

[INF:CP0302] Compile class "work@process".

[INF:CP0302] Compile class "work@semaphore".

[NTE:CP0309] vexriscv.demo.GenFull.v:366:15: Implicit port type (wire) for "io_cpu_memory_isWrite",
there are 9 more instances of this message.

[NTE:CP0309] vexriscv.demo.GenFull.v:60:21: Implicit port type (wire) for "io_cpu_fetch_data",
there are 15 more instances of this message.

[NTE:CP0309] vexriscv.demo.GenFull.v:1069:15: Implicit port type (wire) for "debug_resetOut",
there are 9 more instances of this message.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] vexriscv.demo.GenFull.v:1059:1: Top level module "work@vexriscv.demo.GenFull".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0708] Writing UHDM DB: ../../../build/tests/YosysVerx/slpp_unit/surelog.uhdm ...

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 8

