m255
K4
z2
!s11e MIXED_VERSIONS
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
d/home/jorge/Jorge/CESE_2020/materias/github_cese/CESE/CLP/guia_vhdl/EJ13/simulation
Ecounternbit
Z0 w1601159896
Z1 DPx4 ieee 11 numeric_std 0 22 aU^R8eGcicLcUFIaBQSL>3
Z2 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z3 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 6
Z4 d/home/jorge/Jorge/CESE_2020/materias/github_cese/CESE/CLP/guia_vhdl/EJ12/simulation
Z5 8/home/jorge/Jorge/CESE_2020/materias/github_cese/CESE/CLP/guia_vhdl/EJ12/counterNbit.vhd
Z6 F/home/jorge/Jorge/CESE_2020/materias/github_cese/CESE/CLP/guia_vhdl/EJ12/counterNbit.vhd
l0
L5 1
Vkb82410obB<kKiQ4@2oIZ2
!s100 PAZK7e3>iKCBCEgeCJV7>1
Z7 OV;C;2020.1;71
32
Z8 !s110 1601160423
!i10b 1
Z9 !s108 1601160423.000000
Z10 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/jorge/Jorge/CESE_2020/materias/github_cese/CESE/CLP/guia_vhdl/EJ12/counterNbit.vhd|
Z11 !s107 /home/jorge/Jorge/CESE_2020/materias/github_cese/CESE/CLP/guia_vhdl/EJ12/counterNbit.vhd|
!i113 1
Z12 o-work work -2002 -explicit
Z13 tExplicit 1 CvgOpt 0
Acounternbit_arch
Z14 DEx4 work 15 serial_register 0 22 ZkB52W96<5F[iOYPJ][=g2
R1
R2
R3
Z15 DEx4 work 11 counternbit 0 22 kb82410obB<kKiQ4@2oIZ2
!i122 6
l22
L17 25
VHCE:M<2c8;VL:VXiJ];6z0
!s100 ?f>n^84bMTfLI>CZBm1M33
R7
32
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
Ecounternbit_vhd
Z16 w1601160286
R1
R2
R3
!i122 8
R4
Z17 8/home/jorge/Jorge/CESE_2020/materias/github_cese/CESE/CLP/guia_vhdl/EJ12/simulation/counterN_VHD.vhd
Z18 F/home/jorge/Jorge/CESE_2020/materias/github_cese/CESE/CLP/guia_vhdl/EJ12/simulation/counterN_VHD.vhd
l0
L6 1
VIDcUmWmIGKTih6Dl>Z]PY1
!s100 MTFKR:lC7Hc4>^ZW126OK3
R7
32
R8
!i10b 1
R9
Z19 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/jorge/Jorge/CESE_2020/materias/github_cese/CESE/CLP/guia_vhdl/EJ12/simulation/counterN_VHD.vhd|
Z20 !s107 /home/jorge/Jorge/CESE_2020/materias/github_cese/CESE/CLP/guia_vhdl/EJ12/simulation/counterN_VHD.vhd|
!i113 1
R12
R13
Acounternbit_vhd_arch
R15
R1
R2
R3
Z21 DEx4 work 15 counternbit_vhd 0 22 IDcUmWmIGKTih6Dl>Z]PY1
!i122 8
l16
Z22 L9 24
Z23 VJLGE2<<`@lB5@EPBEo]L93
Z24 !s100 ?<d=UA[d:4H:B0:iT<Fb11
R7
32
R8
!i10b 1
R9
R19
R20
!i113 1
R12
R13
Eserial_register
Z25 w1601159864
R1
R2
R3
!i122 7
R4
Z26 8/home/jorge/Jorge/CESE_2020/materias/github_cese/CESE/CLP/guia_vhdl/EJ12/serial_register.vhd
Z27 F/home/jorge/Jorge/CESE_2020/materias/github_cese/CESE/CLP/guia_vhdl/EJ12/serial_register.vhd
l0
L5 1
VZkB52W96<5F[iOYPJ][=g2
!s100 A<omW;JKgf=;T[1iP3FMA2
R7
32
R8
!i10b 1
R9
Z28 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/jorge/Jorge/CESE_2020/materias/github_cese/CESE/CLP/guia_vhdl/EJ12/serial_register.vhd|
Z29 !s107 /home/jorge/Jorge/CESE_2020/materias/github_cese/CESE/CLP/guia_vhdl/EJ12/serial_register.vhd|
!i113 1
R12
R13
Aserial_register_arch
R1
R2
R3
R14
!i122 7
l18
L17 13
V>?KJ3XUnHZXJKBh3<lj=h2
!s100 ;EW4k8S322CIB9Z>AbWX62
R7
32
R8
!i10b 1
R9
R28
R29
!i113 1
R12
R13
