<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Machine Learning Compilers: mini_jit::InstGen Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">Machine Learning Compilers
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><b>mini_jit</b></li><li class="navelem"><a class="el" href="classmini__jit_1_1InstGen.html">InstGen</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-types">Public Types</a> &#124;
<a href="#pub-static-methods">Static Public Member Functions</a> &#124;
<a href="classmini__jit_1_1InstGen-members.html">List of all members</a>  </div>
  <div class="headertitle"><div class="title">mini_jit::InstGen Class Reference</div></div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-types" name="pub-types"></a>
Public Types</h2></td></tr>
<tr class="memitem:a42264ad6a2400d74518c81bcbb03be01" id="r_a42264ad6a2400d74518c81bcbb03be01"><td class="memItemLeft" align="right" valign="top"><a id="a42264ad6a2400d74518c81bcbb03be01" name="a42264ad6a2400d74518c81bcbb03be01"></a>enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmini__jit_1_1InstGen.html#a42264ad6a2400d74518c81bcbb03be01">gpr_t</a> : uint32_t { <br />
&#160;&#160;<b>w0</b> = 0
, <b>w1</b> = 1
, <b>w2</b> = 2
, <b>w3</b> = 3
, <br />
&#160;&#160;<b>w4</b> = 4
, <b>w5</b> = 5
, <b>w6</b> = 6
, <b>w7</b> = 7
, <br />
&#160;&#160;<b>w8</b> = 8
, <b>w9</b> = 9
, <b>w10</b> = 10
, <b>w11</b> = 11
, <br />
&#160;&#160;<b>w12</b> = 12
, <b>w13</b> = 13
, <b>w14</b> = 14
, <b>w15</b> = 15
, <br />
&#160;&#160;<b>w16</b> = 16
, <b>w17</b> = 17
, <b>w18</b> = 18
, <b>w19</b> = 19
, <br />
&#160;&#160;<b>w20</b> = 20
, <b>w21</b> = 21
, <b>w22</b> = 22
, <b>w23</b> = 23
, <br />
&#160;&#160;<b>w24</b> = 24
, <b>w25</b> = 25
, <b>w26</b> = 26
, <b>w27</b> = 27
, <br />
&#160;&#160;<b>w28</b> = 28
, <b>w29</b> = 29
, <b>w30</b> = 30
, <b>x0</b> = 32 + 0
, <br />
&#160;&#160;<b>x1</b> = 32 + 1
, <b>x2</b> = 32 + 2
, <b>x3</b> = 32 + 3
, <b>x4</b> = 32 + 4
, <br />
&#160;&#160;<b>x5</b> = 32 + 5
, <b>x6</b> = 32 + 6
, <b>x7</b> = 32 + 7
, <b>x8</b> = 32 + 8
, <br />
&#160;&#160;<b>x9</b> = 32 + 9
, <b>x10</b> = 32 + 10
, <b>x11</b> = 32 + 11
, <b>x12</b> = 32 + 12
, <br />
&#160;&#160;<b>x13</b> = 32 + 13
, <b>x14</b> = 32 + 14
, <b>x15</b> = 32 + 15
, <b>x16</b> = 32 + 16
, <br />
&#160;&#160;<b>x17</b> = 32 + 17
, <b>x18</b> = 32 + 18
, <b>x19</b> = 32 + 19
, <b>x20</b> = 32 + 20
, <br />
&#160;&#160;<b>x21</b> = 32 + 21
, <b>x22</b> = 32 + 22
, <b>x23</b> = 32 + 23
, <b>x24</b> = 32 + 24
, <br />
&#160;&#160;<b>x25</b> = 32 + 25
, <b>x26</b> = 32 + 26
, <b>x27</b> = 32 + 27
, <b>x28</b> = 32 + 28
, <br />
&#160;&#160;<b>x29</b> = 32 + 29
, <b>x30</b> = 32 + 30
, <b>wzr</b> = 31
, <b>xzr</b> = 32 + 31
, <br />
&#160;&#160;<b>sp</b> = 64 + 32 + 31
<br />
 }</td></tr>
<tr class="memdesc:a42264ad6a2400d74518c81bcbb03be01"><td class="mdescLeft">&#160;</td><td class="mdescRight">general-purpose registers <br /></td></tr>
<tr class="separator:a42264ad6a2400d74518c81bcbb03be01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91d8330dd6ec0394460f9760e73f4c92" id="r_a91d8330dd6ec0394460f9760e73f4c92"><td class="memItemLeft" align="right" valign="top"><a id="a91d8330dd6ec0394460f9760e73f4c92" name="a91d8330dd6ec0394460f9760e73f4c92"></a>enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmini__jit_1_1InstGen.html#a91d8330dd6ec0394460f9760e73f4c92">simd_fp_t</a> : uint32_t { <br />
&#160;&#160;<b>v0</b> = 0
, <b>v1</b> = 1
, <b>v2</b> = 2
, <b>v3</b> = 3
, <br />
&#160;&#160;<b>v4</b> = 4
, <b>v5</b> = 5
, <b>v6</b> = 6
, <b>v7</b> = 7
, <br />
&#160;&#160;<b>v8</b> = 8
, <b>v9</b> = 9
, <b>v10</b> = 10
, <b>v11</b> = 11
, <br />
&#160;&#160;<b>v12</b> = 12
, <b>v13</b> = 13
, <b>v14</b> = 14
, <b>v15</b> = 15
, <br />
&#160;&#160;<b>v16</b> = 16
, <b>v17</b> = 17
, <b>v18</b> = 18
, <b>v19</b> = 19
, <br />
&#160;&#160;<b>v20</b> = 20
, <b>v21</b> = 21
, <b>v22</b> = 22
, <b>v23</b> = 23
, <br />
&#160;&#160;<b>v24</b> = 24
, <b>v25</b> = 25
, <b>v26</b> = 26
, <b>v27</b> = 27
, <br />
&#160;&#160;<b>v28</b> = 28
, <b>v29</b> = 29
, <b>v30</b> = 30
, <b>v31</b> = 31
<br />
 }</td></tr>
<tr class="memdesc:a91d8330dd6ec0394460f9760e73f4c92"><td class="mdescLeft">&#160;</td><td class="mdescRight">simd&amp;fp registers <br /></td></tr>
<tr class="separator:a91d8330dd6ec0394460f9760e73f4c92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac34beb89fe9ab4eadd2691b1389532a" id="r_aac34beb89fe9ab4eadd2691b1389532a"><td class="memItemLeft" align="right" valign="top"><a id="aac34beb89fe9ab4eadd2691b1389532a" name="aac34beb89fe9ab4eadd2691b1389532a"></a>enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmini__jit_1_1InstGen.html#aac34beb89fe9ab4eadd2691b1389532a">arr_spec_t</a> : uint32_t { <b>s2</b> = 0x0
, <b>s4</b> = 0x40000000
, <b>d2</b> = 0x40400000
 }</td></tr>
<tr class="memdesc:aac34beb89fe9ab4eadd2691b1389532a"><td class="mdescLeft">&#160;</td><td class="mdescRight">arrangement specifiers <br /></td></tr>
<tr class="separator:aac34beb89fe9ab4eadd2691b1389532a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec1a410ca166a6842d335d15e0086bfe" id="r_aec1a410ca166a6842d335d15e0086bfe"><td class="memItemLeft" align="right" valign="top"><a id="aec1a410ca166a6842d335d15e0086bfe" name="aec1a410ca166a6842d335d15e0086bfe"></a>enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmini__jit_1_1InstGen.html#aec1a410ca166a6842d335d15e0086bfe">neon_size_spec_t</a> : uint32_t { <b>s</b> = 0x0
, <b>d</b> = 0x1
, <b>q</b> = 0x2
 }</td></tr>
<tr class="memdesc:aec1a410ca166a6842d335d15e0086bfe"><td class="mdescLeft">&#160;</td><td class="mdescRight">neon size specifiers <br /></td></tr>
<tr class="separator:aec1a410ca166a6842d335d15e0086bfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-static-methods" name="pub-static-methods"></a>
Static Public Member Functions</h2></td></tr>
<tr class="memitem:acc7fbc3ae73bbe5fcb7ef819327cbcc3" id="r_acc7fbc3ae73bbe5fcb7ef819327cbcc3"><td class="memItemLeft" align="right" valign="top">static uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmini__jit_1_1InstGen.html#acc7fbc3ae73bbe5fcb7ef819327cbcc3">ret</a> ()</td></tr>
<tr class="memdesc:acc7fbc3ae73bbe5fcb7ef819327cbcc3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generates a RET instruction.  <br /></td></tr>
<tr class="separator:acc7fbc3ae73bbe5fcb7ef819327cbcc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08e5c7d220065276df652eff86c08323" id="r_a08e5c7d220065276df652eff86c08323"><td class="memItemLeft" align="right" valign="top">static uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmini__jit_1_1InstGen.html#a08e5c7d220065276df652eff86c08323">base_br_cbnz</a> (<a class="el" href="classmini__jit_1_1InstGen.html#a42264ad6a2400d74518c81bcbb03be01">gpr_t</a> reg, int32_t imm19)</td></tr>
<tr class="memdesc:a08e5c7d220065276df652eff86c08323"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generates a CBNZ instruction.  <br /></td></tr>
<tr class="separator:a08e5c7d220065276df652eff86c08323"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a355ab393bf21a1922d4ba1bcd71c0ad2" id="r_a355ab393bf21a1922d4ba1bcd71c0ad2"><td class="memItemLeft" align="right" valign="top">static uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmini__jit_1_1InstGen.html#a355ab393bf21a1922d4ba1bcd71c0ad2">base_orr_shifted_reg</a> (<a class="el" href="classmini__jit_1_1InstGen.html#a42264ad6a2400d74518c81bcbb03be01">gpr_t</a> reg_dest, <a class="el" href="classmini__jit_1_1InstGen.html#a42264ad6a2400d74518c81bcbb03be01">gpr_t</a> reg_src1, <a class="el" href="classmini__jit_1_1InstGen.html#a42264ad6a2400d74518c81bcbb03be01">gpr_t</a> reg_src2, uint32_t shift, uint32_t amount)</td></tr>
<tr class="memdesc:a355ab393bf21a1922d4ba1bcd71c0ad2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generates an ORR (shifted register) instruction.  <br /></td></tr>
<tr class="separator:a355ab393bf21a1922d4ba1bcd71c0ad2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55d8a8473ea10dc7f9d5d609592a26fa" id="r_a55d8a8473ea10dc7f9d5d609592a26fa"><td class="memItemLeft" align="right" valign="top">static uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmini__jit_1_1InstGen.html#a55d8a8473ea10dc7f9d5d609592a26fa">mov_reg</a> (<a class="el" href="classmini__jit_1_1InstGen.html#a42264ad6a2400d74518c81bcbb03be01">gpr_t</a> reg_dest, <a class="el" href="classmini__jit_1_1InstGen.html#a42264ad6a2400d74518c81bcbb03be01">gpr_t</a> reg_src)</td></tr>
<tr class="memdesc:a55d8a8473ea10dc7f9d5d609592a26fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generates an MOV (register) instruction.  <br /></td></tr>
<tr class="separator:a55d8a8473ea10dc7f9d5d609592a26fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acdf6b83ba1e89498d16958e40aae4211" id="r_acdf6b83ba1e89498d16958e40aae4211"><td class="memItemLeft" align="right" valign="top">static uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmini__jit_1_1InstGen.html#acdf6b83ba1e89498d16958e40aae4211">movz</a> (<a class="el" href="classmini__jit_1_1InstGen.html#a42264ad6a2400d74518c81bcbb03be01">gpr_t</a> reg_dest, uint16_t imm16, uint32_t shift)</td></tr>
<tr class="memdesc:acdf6b83ba1e89498d16958e40aae4211"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generates an MOVZ instruction.  <br /></td></tr>
<tr class="separator:acdf6b83ba1e89498d16958e40aae4211"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f134b43ab58e4ab2b60f6c368497692" id="r_a2f134b43ab58e4ab2b60f6c368497692"><td class="memItemLeft" align="right" valign="top">static uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmini__jit_1_1InstGen.html#a2f134b43ab58e4ab2b60f6c368497692">mov_imm</a> (<a class="el" href="classmini__jit_1_1InstGen.html#a42264ad6a2400d74518c81bcbb03be01">gpr_t</a> reg_dest, uint64_t imm16)</td></tr>
<tr class="memdesc:a2f134b43ab58e4ab2b60f6c368497692"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generates an MOV 16-bit immediate instruction.  <br /></td></tr>
<tr class="separator:a2f134b43ab58e4ab2b60f6c368497692"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad323b2cafe643dde998b8ff2f1739dd3" id="r_ad323b2cafe643dde998b8ff2f1739dd3"><td class="memItemLeft" align="right" valign="top">static uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmini__jit_1_1InstGen.html#ad323b2cafe643dde998b8ff2f1739dd3">base_ldr_imm_uoff</a> (<a class="el" href="classmini__jit_1_1InstGen.html#a42264ad6a2400d74518c81bcbb03be01">gpr_t</a> reg_dest, <a class="el" href="classmini__jit_1_1InstGen.html#a42264ad6a2400d74518c81bcbb03be01">gpr_t</a> reg_src, uint32_t imm12)</td></tr>
<tr class="memdesc:ad323b2cafe643dde998b8ff2f1739dd3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generates a base LDR (12-bit immediate) instruction using unsigned offset encoding.  <br /></td></tr>
<tr class="separator:ad323b2cafe643dde998b8ff2f1739dd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc21537f1c4b849147bf59bc5d4c12c0" id="r_abc21537f1c4b849147bf59bc5d4c12c0"><td class="memItemLeft" align="right" valign="top">static uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmini__jit_1_1InstGen.html#abc21537f1c4b849147bf59bc5d4c12c0">base_ldp_soff</a> (<a class="el" href="classmini__jit_1_1InstGen.html#a42264ad6a2400d74518c81bcbb03be01">gpr_t</a> reg_dest1, <a class="el" href="classmini__jit_1_1InstGen.html#a42264ad6a2400d74518c81bcbb03be01">gpr_t</a> reg_dest2, <a class="el" href="classmini__jit_1_1InstGen.html#a42264ad6a2400d74518c81bcbb03be01">gpr_t</a> reg_src, int32_t imm7)</td></tr>
<tr class="memdesc:abc21537f1c4b849147bf59bc5d4c12c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generates a base LDP instruction using signed offset encoding.  <br /></td></tr>
<tr class="separator:abc21537f1c4b849147bf59bc5d4c12c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf65e5b3b9bf424cfc7eedcf8af7df9e" id="r_acf65e5b3b9bf424cfc7eedcf8af7df9e"><td class="memItemLeft" align="right" valign="top">static uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmini__jit_1_1InstGen.html#acf65e5b3b9bf424cfc7eedcf8af7df9e">base_ldp_post</a> (<a class="el" href="classmini__jit_1_1InstGen.html#a42264ad6a2400d74518c81bcbb03be01">gpr_t</a> reg_dest1, <a class="el" href="classmini__jit_1_1InstGen.html#a42264ad6a2400d74518c81bcbb03be01">gpr_t</a> reg_dest2, <a class="el" href="classmini__jit_1_1InstGen.html#a42264ad6a2400d74518c81bcbb03be01">gpr_t</a> reg_src, int32_t imm7)</td></tr>
<tr class="memdesc:acf65e5b3b9bf424cfc7eedcf8af7df9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generates a base LDP instruction using post-index encoding.  <br /></td></tr>
<tr class="separator:acf65e5b3b9bf424cfc7eedcf8af7df9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a934b4903533641e5ee03fa09a0707c" id="r_a9a934b4903533641e5ee03fa09a0707c"><td class="memItemLeft" align="right" valign="top">static uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmini__jit_1_1InstGen.html#a9a934b4903533641e5ee03fa09a0707c">base_ldp_pre</a> (<a class="el" href="classmini__jit_1_1InstGen.html#a42264ad6a2400d74518c81bcbb03be01">gpr_t</a> reg_dest1, <a class="el" href="classmini__jit_1_1InstGen.html#a42264ad6a2400d74518c81bcbb03be01">gpr_t</a> reg_dest2, <a class="el" href="classmini__jit_1_1InstGen.html#a42264ad6a2400d74518c81bcbb03be01">gpr_t</a> reg_src, int32_t imm7)</td></tr>
<tr class="memdesc:a9a934b4903533641e5ee03fa09a0707c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generates a base LDP instruction using pre-index encoding.  <br /></td></tr>
<tr class="separator:a9a934b4903533641e5ee03fa09a0707c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a821f3856ecf3d7f05bc4665104a2f5e1" id="r_a821f3856ecf3d7f05bc4665104a2f5e1"><td class="memItemLeft" align="right" valign="top">static uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmini__jit_1_1InstGen.html#a821f3856ecf3d7f05bc4665104a2f5e1">neon_ldr_imm_uoff</a> (<a class="el" href="classmini__jit_1_1InstGen.html#a91d8330dd6ec0394460f9760e73f4c92">simd_fp_t</a> reg_dest, <a class="el" href="classmini__jit_1_1InstGen.html#a42264ad6a2400d74518c81bcbb03be01">gpr_t</a> reg_src, uint32_t imm12, <a class="el" href="classmini__jit_1_1InstGen.html#aec1a410ca166a6842d335d15e0086bfe">neon_size_spec_t</a> size_spec)</td></tr>
<tr class="memdesc:a821f3856ecf3d7f05bc4665104a2f5e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generates a neon LDR (12-bit immediate) instruction using unsigned offset encoding.  <br /></td></tr>
<tr class="separator:a821f3856ecf3d7f05bc4665104a2f5e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0354910677fb980b59a8e83e40fc1f7" id="r_aa0354910677fb980b59a8e83e40fc1f7"><td class="memItemLeft" align="right" valign="top">static uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmini__jit_1_1InstGen.html#aa0354910677fb980b59a8e83e40fc1f7">neon_ldp_soff</a> (<a class="el" href="classmini__jit_1_1InstGen.html#a91d8330dd6ec0394460f9760e73f4c92">simd_fp_t</a> reg_dest1, <a class="el" href="classmini__jit_1_1InstGen.html#a91d8330dd6ec0394460f9760e73f4c92">simd_fp_t</a> reg_dest2, <a class="el" href="classmini__jit_1_1InstGen.html#a42264ad6a2400d74518c81bcbb03be01">gpr_t</a> reg_src, int32_t imm7, <a class="el" href="classmini__jit_1_1InstGen.html#aec1a410ca166a6842d335d15e0086bfe">neon_size_spec_t</a> size_spec)</td></tr>
<tr class="memdesc:aa0354910677fb980b59a8e83e40fc1f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generates a neon LDP instruction using signed offset encoding.  <br /></td></tr>
<tr class="separator:aa0354910677fb980b59a8e83e40fc1f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5cfa587a64154f19b392a9fa0ce6273" id="r_ac5cfa587a64154f19b392a9fa0ce6273"><td class="memItemLeft" align="right" valign="top">static uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmini__jit_1_1InstGen.html#ac5cfa587a64154f19b392a9fa0ce6273">neon_ldp_post</a> (<a class="el" href="classmini__jit_1_1InstGen.html#a91d8330dd6ec0394460f9760e73f4c92">simd_fp_t</a> reg_dest1, <a class="el" href="classmini__jit_1_1InstGen.html#a91d8330dd6ec0394460f9760e73f4c92">simd_fp_t</a> reg_dest2, <a class="el" href="classmini__jit_1_1InstGen.html#a42264ad6a2400d74518c81bcbb03be01">gpr_t</a> reg_src, int32_t imm7, <a class="el" href="classmini__jit_1_1InstGen.html#aec1a410ca166a6842d335d15e0086bfe">neon_size_spec_t</a> size_spec)</td></tr>
<tr class="memdesc:ac5cfa587a64154f19b392a9fa0ce6273"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generates a neon LDP instruction using post-index encoding.  <br /></td></tr>
<tr class="separator:ac5cfa587a64154f19b392a9fa0ce6273"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75e2e1c544b56f29d3b8dbd50789fa55" id="r_a75e2e1c544b56f29d3b8dbd50789fa55"><td class="memItemLeft" align="right" valign="top">static uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmini__jit_1_1InstGen.html#a75e2e1c544b56f29d3b8dbd50789fa55">neon_ldp_pre</a> (<a class="el" href="classmini__jit_1_1InstGen.html#a91d8330dd6ec0394460f9760e73f4c92">simd_fp_t</a> reg_dest1, <a class="el" href="classmini__jit_1_1InstGen.html#a91d8330dd6ec0394460f9760e73f4c92">simd_fp_t</a> reg_dest2, <a class="el" href="classmini__jit_1_1InstGen.html#a42264ad6a2400d74518c81bcbb03be01">gpr_t</a> reg_src, int32_t imm7, <a class="el" href="classmini__jit_1_1InstGen.html#aec1a410ca166a6842d335d15e0086bfe">neon_size_spec_t</a> size_spec)</td></tr>
<tr class="memdesc:a75e2e1c544b56f29d3b8dbd50789fa55"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generates a neon LDP instruction using pre-index encoding.  <br /></td></tr>
<tr class="separator:a75e2e1c544b56f29d3b8dbd50789fa55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af85bd27828dd0215e4e5f4fcfb5b16d7" id="r_af85bd27828dd0215e4e5f4fcfb5b16d7"><td class="memItemLeft" align="right" valign="top">static uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmini__jit_1_1InstGen.html#af85bd27828dd0215e4e5f4fcfb5b16d7">base_str_imm_uoff</a> (<a class="el" href="classmini__jit_1_1InstGen.html#a42264ad6a2400d74518c81bcbb03be01">gpr_t</a> reg_dest, <a class="el" href="classmini__jit_1_1InstGen.html#a42264ad6a2400d74518c81bcbb03be01">gpr_t</a> reg_src, uint32_t imm12)</td></tr>
<tr class="memdesc:af85bd27828dd0215e4e5f4fcfb5b16d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generates a base STR (12-bit immediate) instruction using unsigned offset encoding.  <br /></td></tr>
<tr class="separator:af85bd27828dd0215e4e5f4fcfb5b16d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2063a0034ca21e9085067f14c7dbf321" id="r_a2063a0034ca21e9085067f14c7dbf321"><td class="memItemLeft" align="right" valign="top">static uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmini__jit_1_1InstGen.html#a2063a0034ca21e9085067f14c7dbf321">base_stp_post</a> (<a class="el" href="classmini__jit_1_1InstGen.html#a42264ad6a2400d74518c81bcbb03be01">gpr_t</a> reg_dest1, <a class="el" href="classmini__jit_1_1InstGen.html#a42264ad6a2400d74518c81bcbb03be01">gpr_t</a> reg_dest2, <a class="el" href="classmini__jit_1_1InstGen.html#a42264ad6a2400d74518c81bcbb03be01">gpr_t</a> reg_src, int32_t imm7)</td></tr>
<tr class="memdesc:a2063a0034ca21e9085067f14c7dbf321"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generates a base STP instruction using post-index encoding.  <br /></td></tr>
<tr class="separator:a2063a0034ca21e9085067f14c7dbf321"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac999999fc0e1191066568d9a36ea3bd0" id="r_ac999999fc0e1191066568d9a36ea3bd0"><td class="memItemLeft" align="right" valign="top">static uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmini__jit_1_1InstGen.html#ac999999fc0e1191066568d9a36ea3bd0">base_stp_pre</a> (<a class="el" href="classmini__jit_1_1InstGen.html#a42264ad6a2400d74518c81bcbb03be01">gpr_t</a> reg_dest1, <a class="el" href="classmini__jit_1_1InstGen.html#a42264ad6a2400d74518c81bcbb03be01">gpr_t</a> reg_dest2, <a class="el" href="classmini__jit_1_1InstGen.html#a42264ad6a2400d74518c81bcbb03be01">gpr_t</a> reg_src, int32_t imm7)</td></tr>
<tr class="memdesc:ac999999fc0e1191066568d9a36ea3bd0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generates a base STP instruction using pre-index encoding.  <br /></td></tr>
<tr class="separator:ac999999fc0e1191066568d9a36ea3bd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb356751e53f896dd8addff9c6146d53" id="r_adb356751e53f896dd8addff9c6146d53"><td class="memItemLeft" align="right" valign="top">static uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmini__jit_1_1InstGen.html#adb356751e53f896dd8addff9c6146d53">base_stp_soff</a> (<a class="el" href="classmini__jit_1_1InstGen.html#a42264ad6a2400d74518c81bcbb03be01">gpr_t</a> reg_dest1, <a class="el" href="classmini__jit_1_1InstGen.html#a42264ad6a2400d74518c81bcbb03be01">gpr_t</a> reg_dest2, <a class="el" href="classmini__jit_1_1InstGen.html#a42264ad6a2400d74518c81bcbb03be01">gpr_t</a> reg_src, int32_t imm7)</td></tr>
<tr class="memdesc:adb356751e53f896dd8addff9c6146d53"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generates a base STP instruction using signed offset encoding.  <br /></td></tr>
<tr class="separator:adb356751e53f896dd8addff9c6146d53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acff2937dc75b04a85ce5e6b758793d10" id="r_acff2937dc75b04a85ce5e6b758793d10"><td class="memItemLeft" align="right" valign="top">static uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmini__jit_1_1InstGen.html#acff2937dc75b04a85ce5e6b758793d10">neon_stp_soff</a> (<a class="el" href="classmini__jit_1_1InstGen.html#a91d8330dd6ec0394460f9760e73f4c92">simd_fp_t</a> reg_dest1, <a class="el" href="classmini__jit_1_1InstGen.html#a91d8330dd6ec0394460f9760e73f4c92">simd_fp_t</a> reg_dest2, <a class="el" href="classmini__jit_1_1InstGen.html#a42264ad6a2400d74518c81bcbb03be01">gpr_t</a> reg_src, int32_t imm7, <a class="el" href="classmini__jit_1_1InstGen.html#aec1a410ca166a6842d335d15e0086bfe">neon_size_spec_t</a> size_spec)</td></tr>
<tr class="memdesc:acff2937dc75b04a85ce5e6b758793d10"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generates a neon STP instruction using signed offset encoding.  <br /></td></tr>
<tr class="separator:acff2937dc75b04a85ce5e6b758793d10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3a69e0f0db4112a436118fb8bad466b" id="r_af3a69e0f0db4112a436118fb8bad466b"><td class="memItemLeft" align="right" valign="top">static uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmini__jit_1_1InstGen.html#af3a69e0f0db4112a436118fb8bad466b">neon_stp_post</a> (<a class="el" href="classmini__jit_1_1InstGen.html#a91d8330dd6ec0394460f9760e73f4c92">simd_fp_t</a> reg_dest1, <a class="el" href="classmini__jit_1_1InstGen.html#a91d8330dd6ec0394460f9760e73f4c92">simd_fp_t</a> reg_dest2, <a class="el" href="classmini__jit_1_1InstGen.html#a42264ad6a2400d74518c81bcbb03be01">gpr_t</a> reg_src, int32_t imm7, <a class="el" href="classmini__jit_1_1InstGen.html#aec1a410ca166a6842d335d15e0086bfe">neon_size_spec_t</a> size_spec)</td></tr>
<tr class="memdesc:af3a69e0f0db4112a436118fb8bad466b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generates a neon STP instruction using post-index encoding.  <br /></td></tr>
<tr class="separator:af3a69e0f0db4112a436118fb8bad466b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab11ed772c33f7c4c0501d02fd9743d71" id="r_ab11ed772c33f7c4c0501d02fd9743d71"><td class="memItemLeft" align="right" valign="top">static uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmini__jit_1_1InstGen.html#ab11ed772c33f7c4c0501d02fd9743d71">neon_stp_pre</a> (<a class="el" href="classmini__jit_1_1InstGen.html#a91d8330dd6ec0394460f9760e73f4c92">simd_fp_t</a> reg_dest1, <a class="el" href="classmini__jit_1_1InstGen.html#a91d8330dd6ec0394460f9760e73f4c92">simd_fp_t</a> reg_dest2, <a class="el" href="classmini__jit_1_1InstGen.html#a42264ad6a2400d74518c81bcbb03be01">gpr_t</a> reg_src, int32_t imm7, <a class="el" href="classmini__jit_1_1InstGen.html#aec1a410ca166a6842d335d15e0086bfe">neon_size_spec_t</a> size_spec)</td></tr>
<tr class="memdesc:ab11ed772c33f7c4c0501d02fd9743d71"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generates a neon STP instruction using pre-index encoding.  <br /></td></tr>
<tr class="separator:ab11ed772c33f7c4c0501d02fd9743d71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a305ee80a79b489474c8a9cc478de512f" id="r_a305ee80a79b489474c8a9cc478de512f"><td class="memItemLeft" align="right" valign="top">static uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmini__jit_1_1InstGen.html#a305ee80a79b489474c8a9cc478de512f">neon_dp_fmla_vector</a> (<a class="el" href="classmini__jit_1_1InstGen.html#a91d8330dd6ec0394460f9760e73f4c92">simd_fp_t</a> reg_dest, <a class="el" href="classmini__jit_1_1InstGen.html#a91d8330dd6ec0394460f9760e73f4c92">simd_fp_t</a> reg_src1, <a class="el" href="classmini__jit_1_1InstGen.html#a91d8330dd6ec0394460f9760e73f4c92">simd_fp_t</a> reg_src2, <a class="el" href="classmini__jit_1_1InstGen.html#aac34beb89fe9ab4eadd2691b1389532a">arr_spec_t</a> arr_spec)</td></tr>
<tr class="memdesc:a305ee80a79b489474c8a9cc478de512f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generates an FMLA (vector) instruction.  <br /></td></tr>
<tr class="separator:a305ee80a79b489474c8a9cc478de512f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac642968beef38a830cb79e16bd645172" id="r_ac642968beef38a830cb79e16bd645172"><td class="memItemLeft" align="right" valign="top">static uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmini__jit_1_1InstGen.html#ac642968beef38a830cb79e16bd645172">neon_vec_dp_fmla_by_element</a> (<a class="el" href="classmini__jit_1_1InstGen.html#a91d8330dd6ec0394460f9760e73f4c92">simd_fp_t</a> reg_dest, <a class="el" href="classmini__jit_1_1InstGen.html#a91d8330dd6ec0394460f9760e73f4c92">simd_fp_t</a> reg_src1, <a class="el" href="classmini__jit_1_1InstGen.html#a91d8330dd6ec0394460f9760e73f4c92">simd_fp_t</a> reg_src2, <a class="el" href="classmini__jit_1_1InstGen.html#aac34beb89fe9ab4eadd2691b1389532a">arr_spec_t</a> arr_spec)</td></tr>
<tr class="memdesc:ac642968beef38a830cb79e16bd645172"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generates an FMLA (by element) instruction.  <br /></td></tr>
<tr class="separator:ac642968beef38a830cb79e16bd645172"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a35bf2d03e0dfea4ad05d25c8a10480" id="r_a0a35bf2d03e0dfea4ad05d25c8a10480"><td class="memItemLeft" align="right" valign="top">static uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmini__jit_1_1InstGen.html#a0a35bf2d03e0dfea4ad05d25c8a10480">mul_reg</a> (<a class="el" href="classmini__jit_1_1InstGen.html#a42264ad6a2400d74518c81bcbb03be01">gpr_t</a> reg_dest, <a class="el" href="classmini__jit_1_1InstGen.html#a42264ad6a2400d74518c81bcbb03be01">gpr_t</a> reg_src1, <a class="el" href="classmini__jit_1_1InstGen.html#a42264ad6a2400d74518c81bcbb03be01">gpr_t</a> reg_src2)</td></tr>
<tr class="memdesc:a0a35bf2d03e0dfea4ad05d25c8a10480"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generates an MUL instruction.  <br /></td></tr>
<tr class="separator:a0a35bf2d03e0dfea4ad05d25c8a10480"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71f6d4a25b85e9d8167a879795c3f50f" id="r_a71f6d4a25b85e9d8167a879795c3f50f"><td class="memItemLeft" align="right" valign="top">static uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmini__jit_1_1InstGen.html#a71f6d4a25b85e9d8167a879795c3f50f">add_shifted_reg</a> (<a class="el" href="classmini__jit_1_1InstGen.html#a42264ad6a2400d74518c81bcbb03be01">gpr_t</a> reg_dest, <a class="el" href="classmini__jit_1_1InstGen.html#a42264ad6a2400d74518c81bcbb03be01">gpr_t</a> reg_src1, <a class="el" href="classmini__jit_1_1InstGen.html#a42264ad6a2400d74518c81bcbb03be01">gpr_t</a> reg_src2, uint32_t imm6, uint32_t shift)</td></tr>
<tr class="memdesc:a71f6d4a25b85e9d8167a879795c3f50f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generates an ADD instruction.  <br /></td></tr>
<tr class="separator:a71f6d4a25b85e9d8167a879795c3f50f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1714b1c725b370b3a344a3fc6c7e1b1d" id="r_a1714b1c725b370b3a344a3fc6c7e1b1d"><td class="memItemLeft" align="right" valign="top">static uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmini__jit_1_1InstGen.html#a1714b1c725b370b3a344a3fc6c7e1b1d">add_immediate</a> (<a class="el" href="classmini__jit_1_1InstGen.html#a42264ad6a2400d74518c81bcbb03be01">gpr_t</a> reg_dest, <a class="el" href="classmini__jit_1_1InstGen.html#a42264ad6a2400d74518c81bcbb03be01">gpr_t</a> reg_src, uint32_t imm12, uint32_t shift)</td></tr>
<tr class="memdesc:a1714b1c725b370b3a344a3fc6c7e1b1d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generates an ADD (immediate) instruction.  <br /></td></tr>
<tr class="separator:a1714b1c725b370b3a344a3fc6c7e1b1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a053c658ef95009b20ec41057feb84373" id="r_a053c658ef95009b20ec41057feb84373"><td class="memItemLeft" align="right" valign="top">static uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmini__jit_1_1InstGen.html#a053c658ef95009b20ec41057feb84373">sub_immediate</a> (<a class="el" href="classmini__jit_1_1InstGen.html#a42264ad6a2400d74518c81bcbb03be01">gpr_t</a> reg_dest, <a class="el" href="classmini__jit_1_1InstGen.html#a42264ad6a2400d74518c81bcbb03be01">gpr_t</a> reg_src, uint32_t imm12, uint32_t shift)</td></tr>
<tr class="memdesc:a053c658ef95009b20ec41057feb84373"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generates an SUB (immediate) instruction.  <br /></td></tr>
<tr class="separator:a053c658ef95009b20ec41057feb84373"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee44e25188d8ab88f82dd656d8d78f22" id="r_aee44e25188d8ab88f82dd656d8d78f22"><td class="memItemLeft" align="right" valign="top">static uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmini__jit_1_1InstGen.html#aee44e25188d8ab88f82dd656d8d78f22">mov_sp</a> (<a class="el" href="classmini__jit_1_1InstGen.html#a42264ad6a2400d74518c81bcbb03be01">gpr_t</a> reg_dest, <a class="el" href="classmini__jit_1_1InstGen.html#a42264ad6a2400d74518c81bcbb03be01">gpr_t</a> reg_src)</td></tr>
<tr class="memdesc:aee44e25188d8ab88f82dd656d8d78f22"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generates an ADD (immediate) instruction.  <br /></td></tr>
<tr class="separator:aee44e25188d8ab88f82dd656d8d78f22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0650bbc4be6728e292f2cc7d4472204a" id="r_a0650bbc4be6728e292f2cc7d4472204a"><td class="memItemLeft" align="right" valign="top">static std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmini__jit_1_1InstGen.html#a0650bbc4be6728e292f2cc7d4472204a">to_string_hex</a> (uint32_t inst)</td></tr>
<tr class="memdesc:a0650bbc4be6728e292f2cc7d4472204a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Converts the given instruction to a hex string.  <br /></td></tr>
<tr class="separator:a0650bbc4be6728e292f2cc7d4472204a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad66dfa281729dc301219bdfafb87b524" id="r_ad66dfa281729dc301219bdfafb87b524"><td class="memItemLeft" align="right" valign="top">static std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmini__jit_1_1InstGen.html#ad66dfa281729dc301219bdfafb87b524">to_string_bin</a> (uint32_t inst)</td></tr>
<tr class="memdesc:ad66dfa281729dc301219bdfafb87b524"><td class="mdescLeft">&#160;</td><td class="mdescRight">Converts the given instruction to a binary string.  <br /></td></tr>
<tr class="separator:ad66dfa281729dc301219bdfafb87b524"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="a1714b1c725b370b3a344a3fc6c7e1b1d" name="a1714b1c725b370b3a344a3fc6c7e1b1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1714b1c725b370b3a344a3fc6c7e1b1d">&#9670;&#160;</a></span>add_immediate()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t mini_jit::InstGen::add_immediate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classmini__jit_1_1InstGen.html#a42264ad6a2400d74518c81bcbb03be01">gpr_t</a>&#160;</td>
          <td class="paramname"><em>reg_dest</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classmini__jit_1_1InstGen.html#a42264ad6a2400d74518c81bcbb03be01">gpr_t</a>&#160;</td>
          <td class="paramname"><em>reg_src</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>imm12</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>shift</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Generates an ADD (immediate) instruction. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">reg_dest</td><td>destination register. </td></tr>
    <tr><td class="paramname">reg_src1</td><td>source register. </td></tr>
    <tr><td class="paramname">imm12</td><td>12-bit immediate value. </td></tr>
    <tr><td class="paramname">shift</td><td>shift value.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>instruction. </dd></dl>

</div>
</div>
<a id="a71f6d4a25b85e9d8167a879795c3f50f" name="a71f6d4a25b85e9d8167a879795c3f50f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a71f6d4a25b85e9d8167a879795c3f50f">&#9670;&#160;</a></span>add_shifted_reg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t mini_jit::InstGen::add_shifted_reg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classmini__jit_1_1InstGen.html#a42264ad6a2400d74518c81bcbb03be01">gpr_t</a>&#160;</td>
          <td class="paramname"><em>reg_dest</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classmini__jit_1_1InstGen.html#a42264ad6a2400d74518c81bcbb03be01">gpr_t</a>&#160;</td>
          <td class="paramname"><em>reg_src1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classmini__jit_1_1InstGen.html#a42264ad6a2400d74518c81bcbb03be01">gpr_t</a>&#160;</td>
          <td class="paramname"><em>reg_src2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>imm6</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>shift</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Generates an ADD instruction. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">reg_dest</td><td>destination register. </td></tr>
    <tr><td class="paramname">reg_src1</td><td>first source register. </td></tr>
    <tr><td class="paramname">reg_src2</td><td>second source register. </td></tr>
    <tr><td class="paramname">imm6</td><td>6-bit immediate value. </td></tr>
    <tr><td class="paramname">shift</td><td>shift value.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>instruction. </dd></dl>

</div>
</div>
<a id="a08e5c7d220065276df652eff86c08323" name="a08e5c7d220065276df652eff86c08323"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08e5c7d220065276df652eff86c08323">&#9670;&#160;</a></span>base_br_cbnz()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t mini_jit::InstGen::base_br_cbnz </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classmini__jit_1_1InstGen.html#a42264ad6a2400d74518c81bcbb03be01">gpr_t</a>&#160;</td>
          <td class="paramname"><em>reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int32_t&#160;</td>
          <td class="paramname"><em>imm19</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Generates a CBNZ instruction. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">reg</td><td>general-purpose register. </td></tr>
    <tr><td class="paramname">imm19</td><td>immediate value (not the offset bytes!).</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>instruction. </dd></dl>

</div>
</div>
<a id="acf65e5b3b9bf424cfc7eedcf8af7df9e" name="acf65e5b3b9bf424cfc7eedcf8af7df9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf65e5b3b9bf424cfc7eedcf8af7df9e">&#9670;&#160;</a></span>base_ldp_post()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t mini_jit::InstGen::base_ldp_post </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classmini__jit_1_1InstGen.html#a42264ad6a2400d74518c81bcbb03be01">gpr_t</a>&#160;</td>
          <td class="paramname"><em>reg_dest1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classmini__jit_1_1InstGen.html#a42264ad6a2400d74518c81bcbb03be01">gpr_t</a>&#160;</td>
          <td class="paramname"><em>reg_dest2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classmini__jit_1_1InstGen.html#a42264ad6a2400d74518c81bcbb03be01">gpr_t</a>&#160;</td>
          <td class="paramname"><em>reg_src</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int32_t&#160;</td>
          <td class="paramname"><em>imm7</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Generates a base LDP instruction using post-index encoding. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">reg_dest1</td><td>first destination register. </td></tr>
    <tr><td class="paramname">reg_dest2</td><td>second destination register. </td></tr>
    <tr><td class="paramname">reg_src</td><td>source register (base address). </td></tr>
    <tr><td class="paramname">imm7</td><td>7-bit immediate value. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a9a934b4903533641e5ee03fa09a0707c" name="a9a934b4903533641e5ee03fa09a0707c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a934b4903533641e5ee03fa09a0707c">&#9670;&#160;</a></span>base_ldp_pre()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t mini_jit::InstGen::base_ldp_pre </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classmini__jit_1_1InstGen.html#a42264ad6a2400d74518c81bcbb03be01">gpr_t</a>&#160;</td>
          <td class="paramname"><em>reg_dest1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classmini__jit_1_1InstGen.html#a42264ad6a2400d74518c81bcbb03be01">gpr_t</a>&#160;</td>
          <td class="paramname"><em>reg_dest2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classmini__jit_1_1InstGen.html#a42264ad6a2400d74518c81bcbb03be01">gpr_t</a>&#160;</td>
          <td class="paramname"><em>reg_src</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int32_t&#160;</td>
          <td class="paramname"><em>imm7</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Generates a base LDP instruction using pre-index encoding. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">reg_dest1</td><td>first destination register. </td></tr>
    <tr><td class="paramname">reg_dest2</td><td>second destination register. </td></tr>
    <tr><td class="paramname">reg_src</td><td>source register (base address). </td></tr>
    <tr><td class="paramname">imm7</td><td>7-bit immediate value. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="abc21537f1c4b849147bf59bc5d4c12c0" name="abc21537f1c4b849147bf59bc5d4c12c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc21537f1c4b849147bf59bc5d4c12c0">&#9670;&#160;</a></span>base_ldp_soff()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t mini_jit::InstGen::base_ldp_soff </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classmini__jit_1_1InstGen.html#a42264ad6a2400d74518c81bcbb03be01">gpr_t</a>&#160;</td>
          <td class="paramname"><em>reg_dest1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classmini__jit_1_1InstGen.html#a42264ad6a2400d74518c81bcbb03be01">gpr_t</a>&#160;</td>
          <td class="paramname"><em>reg_dest2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classmini__jit_1_1InstGen.html#a42264ad6a2400d74518c81bcbb03be01">gpr_t</a>&#160;</td>
          <td class="paramname"><em>reg_src</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int32_t&#160;</td>
          <td class="paramname"><em>imm7</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Generates a base LDP instruction using signed offset encoding. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">reg_dest1</td><td>first destination register. </td></tr>
    <tr><td class="paramname">reg_dest2</td><td>second destination register. </td></tr>
    <tr><td class="paramname">reg_src</td><td>source register (base address). </td></tr>
    <tr><td class="paramname">imm7</td><td>7-bit immediate value. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ad323b2cafe643dde998b8ff2f1739dd3" name="ad323b2cafe643dde998b8ff2f1739dd3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad323b2cafe643dde998b8ff2f1739dd3">&#9670;&#160;</a></span>base_ldr_imm_uoff()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t mini_jit::InstGen::base_ldr_imm_uoff </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classmini__jit_1_1InstGen.html#a42264ad6a2400d74518c81bcbb03be01">gpr_t</a>&#160;</td>
          <td class="paramname"><em>reg_dest</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classmini__jit_1_1InstGen.html#a42264ad6a2400d74518c81bcbb03be01">gpr_t</a>&#160;</td>
          <td class="paramname"><em>reg_src</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>imm12</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Generates a base LDR (12-bit immediate) instruction using unsigned offset encoding. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">reg_dest</td><td>destination register. </td></tr>
    <tr><td class="paramname">reg_src</td><td>source register (base address). </td></tr>
    <tr><td class="paramname">imm12</td><td>12-bit immediate value. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a355ab393bf21a1922d4ba1bcd71c0ad2" name="a355ab393bf21a1922d4ba1bcd71c0ad2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a355ab393bf21a1922d4ba1bcd71c0ad2">&#9670;&#160;</a></span>base_orr_shifted_reg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t mini_jit::InstGen::base_orr_shifted_reg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classmini__jit_1_1InstGen.html#a42264ad6a2400d74518c81bcbb03be01">gpr_t</a>&#160;</td>
          <td class="paramname"><em>reg_dest</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classmini__jit_1_1InstGen.html#a42264ad6a2400d74518c81bcbb03be01">gpr_t</a>&#160;</td>
          <td class="paramname"><em>reg_src1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classmini__jit_1_1InstGen.html#a42264ad6a2400d74518c81bcbb03be01">gpr_t</a>&#160;</td>
          <td class="paramname"><em>reg_src2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>shift</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>amount</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Generates an ORR (shifted register) instruction. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">reg_dest</td><td>destination register. </td></tr>
    <tr><td class="paramname">reg_src1</td><td>first source register. </td></tr>
    <tr><td class="paramname">reg_src2</td><td>second source register. </td></tr>
    <tr><td class="paramname">shift</td><td>shift value. </td></tr>
    <tr><td class="paramname">amount</td><td>amount to shift.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>instruction. </dd></dl>

</div>
</div>
<a id="a2063a0034ca21e9085067f14c7dbf321" name="a2063a0034ca21e9085067f14c7dbf321"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2063a0034ca21e9085067f14c7dbf321">&#9670;&#160;</a></span>base_stp_post()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t mini_jit::InstGen::base_stp_post </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classmini__jit_1_1InstGen.html#a42264ad6a2400d74518c81bcbb03be01">gpr_t</a>&#160;</td>
          <td class="paramname"><em>reg_dest1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classmini__jit_1_1InstGen.html#a42264ad6a2400d74518c81bcbb03be01">gpr_t</a>&#160;</td>
          <td class="paramname"><em>reg_dest2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classmini__jit_1_1InstGen.html#a42264ad6a2400d74518c81bcbb03be01">gpr_t</a>&#160;</td>
          <td class="paramname"><em>reg_src</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int32_t&#160;</td>
          <td class="paramname"><em>imm7</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Generates a base STP instruction using post-index encoding. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">reg_dest1</td><td>first destination register. </td></tr>
    <tr><td class="paramname">reg_dest2</td><td>second destination register. </td></tr>
    <tr><td class="paramname">reg_src</td><td>source register (base address). </td></tr>
    <tr><td class="paramname">imm7</td><td>7-bit immediate value. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ac999999fc0e1191066568d9a36ea3bd0" name="ac999999fc0e1191066568d9a36ea3bd0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac999999fc0e1191066568d9a36ea3bd0">&#9670;&#160;</a></span>base_stp_pre()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t mini_jit::InstGen::base_stp_pre </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classmini__jit_1_1InstGen.html#a42264ad6a2400d74518c81bcbb03be01">gpr_t</a>&#160;</td>
          <td class="paramname"><em>reg_dest1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classmini__jit_1_1InstGen.html#a42264ad6a2400d74518c81bcbb03be01">gpr_t</a>&#160;</td>
          <td class="paramname"><em>reg_dest2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classmini__jit_1_1InstGen.html#a42264ad6a2400d74518c81bcbb03be01">gpr_t</a>&#160;</td>
          <td class="paramname"><em>reg_src</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int32_t&#160;</td>
          <td class="paramname"><em>imm7</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Generates a base STP instruction using pre-index encoding. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">reg_dest1</td><td>first destination register. </td></tr>
    <tr><td class="paramname">reg_dest2</td><td>second destination register. </td></tr>
    <tr><td class="paramname">reg_src</td><td>source register (base address). </td></tr>
    <tr><td class="paramname">imm7</td><td>7-bit immediate value. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="adb356751e53f896dd8addff9c6146d53" name="adb356751e53f896dd8addff9c6146d53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb356751e53f896dd8addff9c6146d53">&#9670;&#160;</a></span>base_stp_soff()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t mini_jit::InstGen::base_stp_soff </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classmini__jit_1_1InstGen.html#a42264ad6a2400d74518c81bcbb03be01">gpr_t</a>&#160;</td>
          <td class="paramname"><em>reg_dest1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classmini__jit_1_1InstGen.html#a42264ad6a2400d74518c81bcbb03be01">gpr_t</a>&#160;</td>
          <td class="paramname"><em>reg_dest2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classmini__jit_1_1InstGen.html#a42264ad6a2400d74518c81bcbb03be01">gpr_t</a>&#160;</td>
          <td class="paramname"><em>reg_src</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int32_t&#160;</td>
          <td class="paramname"><em>imm7</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Generates a base STP instruction using signed offset encoding. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">reg_dest1</td><td>first destination register. </td></tr>
    <tr><td class="paramname">reg_dest2</td><td>second destination register. </td></tr>
    <tr><td class="paramname">reg_src</td><td>source register (base address). </td></tr>
    <tr><td class="paramname">imm7</td><td>7-bit immediate value. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="af85bd27828dd0215e4e5f4fcfb5b16d7" name="af85bd27828dd0215e4e5f4fcfb5b16d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af85bd27828dd0215e4e5f4fcfb5b16d7">&#9670;&#160;</a></span>base_str_imm_uoff()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t mini_jit::InstGen::base_str_imm_uoff </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classmini__jit_1_1InstGen.html#a42264ad6a2400d74518c81bcbb03be01">gpr_t</a>&#160;</td>
          <td class="paramname"><em>reg_dest</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classmini__jit_1_1InstGen.html#a42264ad6a2400d74518c81bcbb03be01">gpr_t</a>&#160;</td>
          <td class="paramname"><em>reg_src</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>imm12</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Generates a base STR (12-bit immediate) instruction using unsigned offset encoding. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">reg_dest</td><td>destination register. </td></tr>
    <tr><td class="paramname">reg_src</td><td>source register (base address). </td></tr>
    <tr><td class="paramname">imm12</td><td>12-bit immediate value. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a2f134b43ab58e4ab2b60f6c368497692" name="a2f134b43ab58e4ab2b60f6c368497692"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f134b43ab58e4ab2b60f6c368497692">&#9670;&#160;</a></span>mov_imm()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t mini_jit::InstGen::mov_imm </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classmini__jit_1_1InstGen.html#a42264ad6a2400d74518c81bcbb03be01">gpr_t</a>&#160;</td>
          <td class="paramname"><em>reg_dest</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>imm16</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Generates an MOV 16-bit immediate instruction. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">reg_dest</td><td>destination register. </td></tr>
    <tr><td class="paramname">imm16</td><td>16-bit unsigned immediate value.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>instruction. </dd></dl>

</div>
</div>
<a id="a55d8a8473ea10dc7f9d5d609592a26fa" name="a55d8a8473ea10dc7f9d5d609592a26fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55d8a8473ea10dc7f9d5d609592a26fa">&#9670;&#160;</a></span>mov_reg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t mini_jit::InstGen::mov_reg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classmini__jit_1_1InstGen.html#a42264ad6a2400d74518c81bcbb03be01">gpr_t</a>&#160;</td>
          <td class="paramname"><em>reg_dest</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classmini__jit_1_1InstGen.html#a42264ad6a2400d74518c81bcbb03be01">gpr_t</a>&#160;</td>
          <td class="paramname"><em>reg_src</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Generates an MOV (register) instruction. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">reg_dest</td><td>destination register. </td></tr>
    <tr><td class="paramname">reg_src</td><td>source register.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>instruction. </dd></dl>

</div>
</div>
<a id="aee44e25188d8ab88f82dd656d8d78f22" name="aee44e25188d8ab88f82dd656d8d78f22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee44e25188d8ab88f82dd656d8d78f22">&#9670;&#160;</a></span>mov_sp()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t mini_jit::InstGen::mov_sp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classmini__jit_1_1InstGen.html#a42264ad6a2400d74518c81bcbb03be01">gpr_t</a>&#160;</td>
          <td class="paramname"><em>reg_dest</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classmini__jit_1_1InstGen.html#a42264ad6a2400d74518c81bcbb03be01">gpr_t</a>&#160;</td>
          <td class="paramname"><em>reg_src</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Generates an ADD (immediate) instruction. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">reg_dest</td><td>destination register. </td></tr>
    <tr><td class="paramname">reg_src1</td><td>source register.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>instruction. </dd></dl>

</div>
</div>
<a id="acdf6b83ba1e89498d16958e40aae4211" name="acdf6b83ba1e89498d16958e40aae4211"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acdf6b83ba1e89498d16958e40aae4211">&#9670;&#160;</a></span>movz()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t mini_jit::InstGen::movz </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classmini__jit_1_1InstGen.html#a42264ad6a2400d74518c81bcbb03be01">gpr_t</a>&#160;</td>
          <td class="paramname"><em>reg_dest</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>imm16</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>shift</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Generates an MOVZ instruction. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">reg_dest</td><td>destination register. </td></tr>
    <tr><td class="paramname">imm16</td><td>16-bit unsigned immediate value. </td></tr>
    <tr><td class="paramname">shift</td><td>amount by which to left shift the immediate value. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a0a35bf2d03e0dfea4ad05d25c8a10480" name="a0a35bf2d03e0dfea4ad05d25c8a10480"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a35bf2d03e0dfea4ad05d25c8a10480">&#9670;&#160;</a></span>mul_reg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t mini_jit::InstGen::mul_reg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classmini__jit_1_1InstGen.html#a42264ad6a2400d74518c81bcbb03be01">gpr_t</a>&#160;</td>
          <td class="paramname"><em>reg_dest</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classmini__jit_1_1InstGen.html#a42264ad6a2400d74518c81bcbb03be01">gpr_t</a>&#160;</td>
          <td class="paramname"><em>reg_src1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classmini__jit_1_1InstGen.html#a42264ad6a2400d74518c81bcbb03be01">gpr_t</a>&#160;</td>
          <td class="paramname"><em>reg_src2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Generates an MUL instruction. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">reg_dest</td><td>destination register. </td></tr>
    <tr><td class="paramname">reg_src1</td><td>first source register. </td></tr>
    <tr><td class="paramname">reg_src2</td><td>second source register.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>instruction. </dd></dl>

</div>
</div>
<a id="a305ee80a79b489474c8a9cc478de512f" name="a305ee80a79b489474c8a9cc478de512f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a305ee80a79b489474c8a9cc478de512f">&#9670;&#160;</a></span>neon_dp_fmla_vector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t mini_jit::InstGen::neon_dp_fmla_vector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classmini__jit_1_1InstGen.html#a91d8330dd6ec0394460f9760e73f4c92">simd_fp_t</a>&#160;</td>
          <td class="paramname"><em>reg_dest</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classmini__jit_1_1InstGen.html#a91d8330dd6ec0394460f9760e73f4c92">simd_fp_t</a>&#160;</td>
          <td class="paramname"><em>reg_src1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classmini__jit_1_1InstGen.html#a91d8330dd6ec0394460f9760e73f4c92">simd_fp_t</a>&#160;</td>
          <td class="paramname"><em>reg_src2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classmini__jit_1_1InstGen.html#aac34beb89fe9ab4eadd2691b1389532a">arr_spec_t</a>&#160;</td>
          <td class="paramname"><em>arr_spec</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Generates an FMLA (vector) instruction. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">reg_dest</td><td>destination register. </td></tr>
    <tr><td class="paramname">reg_src1</td><td>first source register. </td></tr>
    <tr><td class="paramname">reg_src2</td><td>second source register. </td></tr>
    <tr><td class="paramname">arr_spec</td><td>arrangement specifier.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>instruction. </dd></dl>

</div>
</div>
<a id="ac5cfa587a64154f19b392a9fa0ce6273" name="ac5cfa587a64154f19b392a9fa0ce6273"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5cfa587a64154f19b392a9fa0ce6273">&#9670;&#160;</a></span>neon_ldp_post()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t mini_jit::InstGen::neon_ldp_post </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classmini__jit_1_1InstGen.html#a91d8330dd6ec0394460f9760e73f4c92">simd_fp_t</a>&#160;</td>
          <td class="paramname"><em>reg_dest1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classmini__jit_1_1InstGen.html#a91d8330dd6ec0394460f9760e73f4c92">simd_fp_t</a>&#160;</td>
          <td class="paramname"><em>reg_dest2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classmini__jit_1_1InstGen.html#a42264ad6a2400d74518c81bcbb03be01">gpr_t</a>&#160;</td>
          <td class="paramname"><em>reg_src</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int32_t&#160;</td>
          <td class="paramname"><em>imm7</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classmini__jit_1_1InstGen.html#aec1a410ca166a6842d335d15e0086bfe">neon_size_spec_t</a>&#160;</td>
          <td class="paramname"><em>size_spec</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Generates a neon LDP instruction using post-index encoding. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">reg_dest1</td><td>first destination register. </td></tr>
    <tr><td class="paramname">reg_dest2</td><td>second destination register. </td></tr>
    <tr><td class="paramname">reg_src</td><td>source register (base address). </td></tr>
    <tr><td class="paramname">imm7</td><td>7-bit immediate value. </td></tr>
    <tr><td class="paramname">size_spec</td><td>size specifier (s, d, q). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a75e2e1c544b56f29d3b8dbd50789fa55" name="a75e2e1c544b56f29d3b8dbd50789fa55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75e2e1c544b56f29d3b8dbd50789fa55">&#9670;&#160;</a></span>neon_ldp_pre()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t mini_jit::InstGen::neon_ldp_pre </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classmini__jit_1_1InstGen.html#a91d8330dd6ec0394460f9760e73f4c92">simd_fp_t</a>&#160;</td>
          <td class="paramname"><em>reg_dest1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classmini__jit_1_1InstGen.html#a91d8330dd6ec0394460f9760e73f4c92">simd_fp_t</a>&#160;</td>
          <td class="paramname"><em>reg_dest2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classmini__jit_1_1InstGen.html#a42264ad6a2400d74518c81bcbb03be01">gpr_t</a>&#160;</td>
          <td class="paramname"><em>reg_src</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int32_t&#160;</td>
          <td class="paramname"><em>imm7</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classmini__jit_1_1InstGen.html#aec1a410ca166a6842d335d15e0086bfe">neon_size_spec_t</a>&#160;</td>
          <td class="paramname"><em>size_spec</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Generates a neon LDP instruction using pre-index encoding. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">reg_dest1</td><td>first destination register. </td></tr>
    <tr><td class="paramname">reg_dest2</td><td>second destination register. </td></tr>
    <tr><td class="paramname">reg_src</td><td>source register (base address). </td></tr>
    <tr><td class="paramname">imm7</td><td>7-bit immediate value. </td></tr>
    <tr><td class="paramname">size_spec</td><td>size specifier (s, d, q). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="aa0354910677fb980b59a8e83e40fc1f7" name="aa0354910677fb980b59a8e83e40fc1f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa0354910677fb980b59a8e83e40fc1f7">&#9670;&#160;</a></span>neon_ldp_soff()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t mini_jit::InstGen::neon_ldp_soff </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classmini__jit_1_1InstGen.html#a91d8330dd6ec0394460f9760e73f4c92">simd_fp_t</a>&#160;</td>
          <td class="paramname"><em>reg_dest1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classmini__jit_1_1InstGen.html#a91d8330dd6ec0394460f9760e73f4c92">simd_fp_t</a>&#160;</td>
          <td class="paramname"><em>reg_dest2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classmini__jit_1_1InstGen.html#a42264ad6a2400d74518c81bcbb03be01">gpr_t</a>&#160;</td>
          <td class="paramname"><em>reg_src</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int32_t&#160;</td>
          <td class="paramname"><em>imm7</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classmini__jit_1_1InstGen.html#aec1a410ca166a6842d335d15e0086bfe">neon_size_spec_t</a>&#160;</td>
          <td class="paramname"><em>size_spec</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Generates a neon LDP instruction using signed offset encoding. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">reg_dest1</td><td>first destination register. </td></tr>
    <tr><td class="paramname">reg_dest2</td><td>second destination register. </td></tr>
    <tr><td class="paramname">reg_src</td><td>source register (base address). </td></tr>
    <tr><td class="paramname">imm7</td><td>7-bit immediate value. </td></tr>
    <tr><td class="paramname">size_spec</td><td>size specifier (s, d, q). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a821f3856ecf3d7f05bc4665104a2f5e1" name="a821f3856ecf3d7f05bc4665104a2f5e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a821f3856ecf3d7f05bc4665104a2f5e1">&#9670;&#160;</a></span>neon_ldr_imm_uoff()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t mini_jit::InstGen::neon_ldr_imm_uoff </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classmini__jit_1_1InstGen.html#a91d8330dd6ec0394460f9760e73f4c92">simd_fp_t</a>&#160;</td>
          <td class="paramname"><em>reg_dest</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classmini__jit_1_1InstGen.html#a42264ad6a2400d74518c81bcbb03be01">gpr_t</a>&#160;</td>
          <td class="paramname"><em>reg_src</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>imm12</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classmini__jit_1_1InstGen.html#aec1a410ca166a6842d335d15e0086bfe">neon_size_spec_t</a>&#160;</td>
          <td class="paramname"><em>size_spec</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Generates a neon LDR (12-bit immediate) instruction using unsigned offset encoding. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">reg_dest</td><td>destination register. </td></tr>
    <tr><td class="paramname">reg_src</td><td>source register (base address). </td></tr>
    <tr><td class="paramname">imm12</td><td>12-bit immediate value. </td></tr>
    <tr><td class="paramname">size_spec</td><td>size specifier (s, d, q). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="af3a69e0f0db4112a436118fb8bad466b" name="af3a69e0f0db4112a436118fb8bad466b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3a69e0f0db4112a436118fb8bad466b">&#9670;&#160;</a></span>neon_stp_post()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t mini_jit::InstGen::neon_stp_post </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classmini__jit_1_1InstGen.html#a91d8330dd6ec0394460f9760e73f4c92">simd_fp_t</a>&#160;</td>
          <td class="paramname"><em>reg_dest1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classmini__jit_1_1InstGen.html#a91d8330dd6ec0394460f9760e73f4c92">simd_fp_t</a>&#160;</td>
          <td class="paramname"><em>reg_dest2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classmini__jit_1_1InstGen.html#a42264ad6a2400d74518c81bcbb03be01">gpr_t</a>&#160;</td>
          <td class="paramname"><em>reg_src</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int32_t&#160;</td>
          <td class="paramname"><em>imm7</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classmini__jit_1_1InstGen.html#aec1a410ca166a6842d335d15e0086bfe">neon_size_spec_t</a>&#160;</td>
          <td class="paramname"><em>size_spec</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Generates a neon STP instruction using post-index encoding. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">reg_dest1</td><td>first destination register. </td></tr>
    <tr><td class="paramname">reg_dest2</td><td>second destination register. </td></tr>
    <tr><td class="paramname">reg_src</td><td>source register (base address). </td></tr>
    <tr><td class="paramname">imm7</td><td>7-bit immediate value. </td></tr>
    <tr><td class="paramname">size_spec</td><td>size specifier (s, d, q). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ab11ed772c33f7c4c0501d02fd9743d71" name="ab11ed772c33f7c4c0501d02fd9743d71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab11ed772c33f7c4c0501d02fd9743d71">&#9670;&#160;</a></span>neon_stp_pre()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t mini_jit::InstGen::neon_stp_pre </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classmini__jit_1_1InstGen.html#a91d8330dd6ec0394460f9760e73f4c92">simd_fp_t</a>&#160;</td>
          <td class="paramname"><em>reg_dest1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classmini__jit_1_1InstGen.html#a91d8330dd6ec0394460f9760e73f4c92">simd_fp_t</a>&#160;</td>
          <td class="paramname"><em>reg_dest2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classmini__jit_1_1InstGen.html#a42264ad6a2400d74518c81bcbb03be01">gpr_t</a>&#160;</td>
          <td class="paramname"><em>reg_src</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int32_t&#160;</td>
          <td class="paramname"><em>imm7</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classmini__jit_1_1InstGen.html#aec1a410ca166a6842d335d15e0086bfe">neon_size_spec_t</a>&#160;</td>
          <td class="paramname"><em>size_spec</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Generates a neon STP instruction using pre-index encoding. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">reg_dest1</td><td>first destination register. </td></tr>
    <tr><td class="paramname">reg_dest2</td><td>second destination register. </td></tr>
    <tr><td class="paramname">reg_src</td><td>source register (base address). </td></tr>
    <tr><td class="paramname">imm7</td><td>7-bit immediate value. </td></tr>
    <tr><td class="paramname">size_spec</td><td>size specifier (s, d, q). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="acff2937dc75b04a85ce5e6b758793d10" name="acff2937dc75b04a85ce5e6b758793d10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acff2937dc75b04a85ce5e6b758793d10">&#9670;&#160;</a></span>neon_stp_soff()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t mini_jit::InstGen::neon_stp_soff </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classmini__jit_1_1InstGen.html#a91d8330dd6ec0394460f9760e73f4c92">simd_fp_t</a>&#160;</td>
          <td class="paramname"><em>reg_dest1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classmini__jit_1_1InstGen.html#a91d8330dd6ec0394460f9760e73f4c92">simd_fp_t</a>&#160;</td>
          <td class="paramname"><em>reg_dest2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classmini__jit_1_1InstGen.html#a42264ad6a2400d74518c81bcbb03be01">gpr_t</a>&#160;</td>
          <td class="paramname"><em>reg_src</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int32_t&#160;</td>
          <td class="paramname"><em>imm7</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classmini__jit_1_1InstGen.html#aec1a410ca166a6842d335d15e0086bfe">neon_size_spec_t</a>&#160;</td>
          <td class="paramname"><em>size_spec</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Generates a neon STP instruction using signed offset encoding. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">reg_dest1</td><td>first destination register. </td></tr>
    <tr><td class="paramname">reg_dest2</td><td>second destination register. </td></tr>
    <tr><td class="paramname">reg_src</td><td>source register (base address). </td></tr>
    <tr><td class="paramname">imm7</td><td>7-bit immediate value. </td></tr>
    <tr><td class="paramname">size_spec</td><td>size specifier (s, d, q). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ac642968beef38a830cb79e16bd645172" name="ac642968beef38a830cb79e16bd645172"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac642968beef38a830cb79e16bd645172">&#9670;&#160;</a></span>neon_vec_dp_fmla_by_element()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t mini_jit::InstGen::neon_vec_dp_fmla_by_element </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classmini__jit_1_1InstGen.html#a91d8330dd6ec0394460f9760e73f4c92">simd_fp_t</a>&#160;</td>
          <td class="paramname"><em>reg_dest</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classmini__jit_1_1InstGen.html#a91d8330dd6ec0394460f9760e73f4c92">simd_fp_t</a>&#160;</td>
          <td class="paramname"><em>reg_src1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classmini__jit_1_1InstGen.html#a91d8330dd6ec0394460f9760e73f4c92">simd_fp_t</a>&#160;</td>
          <td class="paramname"><em>reg_src2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classmini__jit_1_1InstGen.html#aac34beb89fe9ab4eadd2691b1389532a">arr_spec_t</a>&#160;</td>
          <td class="paramname"><em>arr_spec</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Generates an FMLA (by element) instruction. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">reg_dest</td><td>destination register. </td></tr>
    <tr><td class="paramname">reg_src1</td><td>first source register. </td></tr>
    <tr><td class="paramname">reg_src2</td><td>second source register. </td></tr>
    <tr><td class="paramname">arr_spec</td><td>arrangement specifier.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>instruction. </dd></dl>

</div>
</div>
<a id="acc7fbc3ae73bbe5fcb7ef819327cbcc3" name="acc7fbc3ae73bbe5fcb7ef819327cbcc3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc7fbc3ae73bbe5fcb7ef819327cbcc3">&#9670;&#160;</a></span>ret()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t mini_jit::InstGen::ret </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Generates a RET instruction. </p>
<dl class="section return"><dt>Returns</dt><dd>instruction. </dd></dl>

</div>
</div>
<a id="a053c658ef95009b20ec41057feb84373" name="a053c658ef95009b20ec41057feb84373"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a053c658ef95009b20ec41057feb84373">&#9670;&#160;</a></span>sub_immediate()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t mini_jit::InstGen::sub_immediate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classmini__jit_1_1InstGen.html#a42264ad6a2400d74518c81bcbb03be01">gpr_t</a>&#160;</td>
          <td class="paramname"><em>reg_dest</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classmini__jit_1_1InstGen.html#a42264ad6a2400d74518c81bcbb03be01">gpr_t</a>&#160;</td>
          <td class="paramname"><em>reg_src</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>imm12</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>shift</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Generates an SUB (immediate) instruction. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">reg_dest</td><td>destination register. </td></tr>
    <tr><td class="paramname">reg_src1</td><td>first source register. </td></tr>
    <tr><td class="paramname">imm12</td><td>12-bit immediate value.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>instruction. </dd></dl>

</div>
</div>
<a id="ad66dfa281729dc301219bdfafb87b524" name="ad66dfa281729dc301219bdfafb87b524"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad66dfa281729dc301219bdfafb87b524">&#9670;&#160;</a></span>to_string_bin()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::string mini_jit::InstGen::to_string_bin </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>inst</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Converts the given instruction to a binary string. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">inst</td><td>instruction.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>binary string. </dd></dl>

</div>
</div>
<a id="a0650bbc4be6728e292f2cc7d4472204a" name="a0650bbc4be6728e292f2cc7d4472204a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0650bbc4be6728e292f2cc7d4472204a">&#9670;&#160;</a></span>to_string_hex()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::string mini_jit::InstGen::to_string_hex </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>inst</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Converts the given instruction to a hex string. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">inst</td><td>instruction.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>hex string. </dd></dl>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li>/home/runner/work/machine-learning-compilers/machine-learning-compilers/src/<a class="el" href="InstGen_8h_source.html">InstGen.h</a></li>
<li>/home/runner/work/machine-learning-compilers/machine-learning-compilers/src/<b>InstGen.cpp</b></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8
</small></address>
</body>
</html>
