

================================================================
== Vivado HLS Report for 'pqcrystals_dilithium_22'
================================================================
* Date:           Thu Apr 13 22:44:54 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        Phase2
* Solution:       Latency
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.352 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       81|       81| 0.810 us | 0.810 us |   81|   81|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1    |       25|       25|         1|          -|          -|    25|    no    |
        |- Loop 2    |       30|       30|         5|          -|          -|     6|    no    |
        |- memset_t  |        7|        7|         1|          -|          -|     8|    no    |
        |- Loop 4    |        8|        8|         1|          -|          -|     8|    no    |
        |- Loop 5    |        2|        2|         1|          -|          -|     2|    no    |
        +------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     496|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        0|      -|      16|       1|    0|
|Multiplexer      |        -|      -|       -|     307|    -|
|Register         |        -|      -|     136|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|     152|     804|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      730|    740|  269200|  134600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +-------+-------------------+---------+----+----+-----+------+-----+------+-------------+
    | Memory|       Module      | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+-------------------+---------+----+----+-----+------+-----+------+-------------+
    |t_U    |shake128_absorb_t  |        0|  16|   1|    0|     8|    8|     1|           64|
    +-------+-------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total  |                   |        0|  16|   1|    0|     8|    8|     1|           64|
    +-------+-------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |add_ln31_10_fu_468_p2   |     +    |      0|  0|  15|           8|           8|
    |add_ln31_11_fu_478_p2   |     +    |      0|  0|  15|           8|           8|
    |add_ln31_12_fu_488_p2   |     +    |      0|  0|  15|           8|           8|
    |add_ln31_7_fu_438_p2    |     +    |      0|  0|  15|           8|           8|
    |add_ln31_8_fu_448_p2    |     +    |      0|  0|  15|           8|           8|
    |add_ln31_9_fu_458_p2    |     +    |      0|  0|  15|           8|           8|
    |add_ln31_fu_427_p2      |     +    |      0|  0|  15|           8|           8|
    |add_ln387_fu_519_p2     |     +    |      0|  0|  12|           3|           1|
    |add_ln416_fu_398_p2     |     +    |      0|  0|  12|           3|           1|
    |add_ln417_fu_416_p2     |     +    |      0|  0|  15|           8|           8|
    |i_10_fu_564_p2          |     +    |      0|  0|  10|           2|           1|
    |i_9_fu_542_p2           |     +    |      0|  0|  13|           4|           1|
    |i_fu_376_p2             |     +    |      0|  0|  15|           5|           1|
    |icmp_ln362_fu_370_p2    |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln387_fu_530_p2    |   icmp   |      0|  0|   9|           3|           2|
    |icmp_ln416_fu_392_p2    |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln423_fu_536_p2    |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln425_fu_558_p2    |   icmp   |      0|  0|   9|           2|           3|
    |select_ln426_fu_586_p3  |  select  |      0|  0|   8|           1|           8|
    |state_s_d1              |    xor   |      0|  0|  64|          64|          64|
    |xor_ln417_fu_512_p2     |    xor   |      0|  0|  64|          64|          64|
    |xor_ln450_1_fu_609_p2   |    xor   |      0|  0|  64|          64|          21|
    |xor_ln451_fu_622_p2     |    xor   |      0|  0|  65|          64|          65|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 496|         355|         308|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  62|         15|    1|         15|
    |i_0_i_i1_reg_315   |   9|          2|    5|         10|
    |i_3_i_i31_reg_326  |   9|          2|    3|          6|
    |i_4_i_i_reg_348    |   9|          2|    4|          8|
    |i_5_i_i_reg_359    |   9|          2|    2|          4|
    |phi_ln387_reg_337  |   9|          2|    3|          6|
    |seed_address0      |  27|          5|    8|         40|
    |seed_address1      |  27|          5|    8|         40|
    |state_s_address0   |  27|          5|    5|         25|
    |state_s_address1   |  15|          3|    5|         15|
    |state_s_d0         |  21|          4|   64|        256|
    |t_address0         |  41|          8|    3|         24|
    |t_address1         |  27|          5|    3|         15|
    |t_d0               |  15|          3|    8|         24|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 307|         63|  122|        488|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |add_ln416_reg_646       |   3|   0|    3|          0|
    |ap_CS_fsm               |  14|   0|   14|          0|
    |i_0_i_i1_reg_315        |   5|   0|    5|          0|
    |i_3_i_i31_reg_326       |   3|   0|    3|          0|
    |i_4_i_i_reg_348         |   4|   0|    4|          0|
    |i_5_i_i_reg_359         |   2|   0|    2|          0|
    |phi_ln387_reg_337       |   3|   0|    3|          0|
    |seed_load_1_reg_681     |   8|   0|    8|          0|
    |seed_load_2_reg_696     |   8|   0|    8|          0|
    |seed_load_3_reg_701     |   8|   0|    8|          0|
    |seed_load_4_reg_716     |   8|   0|    8|          0|
    |seed_load_5_reg_721     |   8|   0|    8|          0|
    |seed_load_reg_676       |   8|   0|    8|          0|
    |state_s_addr_1_reg_671  |   3|   0|    5|          2|
    |t_load_10_reg_795       |   8|   0|    8|          0|
    |t_load_11_reg_810       |   8|   0|    8|          0|
    |t_load_12_reg_815       |   8|   0|    8|          0|
    |t_load_8_reg_775        |   8|   0|    8|          0|
    |t_load_9_reg_790        |   8|   0|    8|          0|
    |t_load_reg_770          |   8|   0|    8|          0|
    |zext_ln417_reg_651      |   3|   0|    8|          5|
    +------------------------+----+----+-----+-----------+
    |Total                   | 136|   0|  143|          7|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+-------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs | pqcrystals_dilithium.22 | return value |
|ap_rst            |  in |    1| ap_ctrl_hs | pqcrystals_dilithium.22 | return value |
|ap_start          |  in |    1| ap_ctrl_hs | pqcrystals_dilithium.22 | return value |
|ap_done           | out |    1| ap_ctrl_hs | pqcrystals_dilithium.22 | return value |
|ap_idle           | out |    1| ap_ctrl_hs | pqcrystals_dilithium.22 | return value |
|ap_ready          | out |    1| ap_ctrl_hs | pqcrystals_dilithium.22 | return value |
|state_s_address0  | out |    5|  ap_memory |         state_s         |     array    |
|state_s_ce0       | out |    1|  ap_memory |         state_s         |     array    |
|state_s_we0       | out |    1|  ap_memory |         state_s         |     array    |
|state_s_d0        | out |   64|  ap_memory |         state_s         |     array    |
|state_s_q0        |  in |   64|  ap_memory |         state_s         |     array    |
|state_s_address1  | out |    5|  ap_memory |         state_s         |     array    |
|state_s_ce1       | out |    1|  ap_memory |         state_s         |     array    |
|state_s_we1       | out |    1|  ap_memory |         state_s         |     array    |
|state_s_d1        | out |   64|  ap_memory |         state_s         |     array    |
|state_s_q1        |  in |   64|  ap_memory |         state_s         |     array    |
|seed_address0     | out |    8|  ap_memory |           seed          |     array    |
|seed_ce0          | out |    1|  ap_memory |           seed          |     array    |
|seed_q0           |  in |    8|  ap_memory |           seed          |     array    |
|seed_address1     | out |    8|  ap_memory |           seed          |     array    |
|seed_ce1          | out |    1|  ap_memory |           seed          |     array    |
|seed_q1           |  in |    8|  ap_memory |           seed          |     array    |
|nonce             |  in |   16|   ap_none  |          nonce          |    scalar    |
+------------------+-----+-----+------------+-------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 3 
3 --> 4 8 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 3 
8 --> 8 9 
9 --> 9 10 
10 --> 11 10 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.75>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%nonce_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %nonce)"   --->   Operation 15 'read' 'nonce_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.75ns)   --->   "%t = alloca [8 x i8], align 1" [dilithium2/fips202.c:387->dilithium2/fips202.c:663->dilithium2/symmetric-shake.c:30]   --->   Operation 16 'alloca' 't' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 17 [1/1] (1.35ns)   --->   "br label %1" [dilithium2/fips202.c:362->dilithium2/fips202.c:648->dilithium2/symmetric-shake.c:28]   --->   Operation 17 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 2.77>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%i_0_i_i1 = phi i5 [ 0, %0 ], [ %i, %2 ]"   --->   Operation 18 'phi' 'i_0_i_i1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.21ns)   --->   "%icmp_ln362 = icmp eq i5 %i_0_i_i1, -7" [dilithium2/fips202.c:362->dilithium2/fips202.c:648->dilithium2/symmetric-shake.c:28]   --->   Operation 19 'icmp' 'icmp_ln362' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 25, i64 25, i64 25)"   --->   Operation 20 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.54ns)   --->   "%i = add i5 %i_0_i_i1, 1" [dilithium2/fips202.c:362->dilithium2/fips202.c:648->dilithium2/symmetric-shake.c:28]   --->   Operation 21 'add' 'i' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "br i1 %icmp_ln362, label %shake256_init.1.exit, label %2" [dilithium2/fips202.c:362->dilithium2/fips202.c:648->dilithium2/symmetric-shake.c:28]   --->   Operation 22 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln363 = zext i5 %i_0_i_i1 to i64" [dilithium2/fips202.c:363->dilithium2/fips202.c:648->dilithium2/symmetric-shake.c:28]   --->   Operation 23 'zext' 'zext_ln363' <Predicate = (!icmp_ln362)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%state_s_addr = getelementptr [25 x i64]* %state_s, i64 0, i64 %zext_ln363" [dilithium2/fips202.c:363->dilithium2/fips202.c:648->dilithium2/symmetric-shake.c:28]   --->   Operation 24 'getelementptr' 'state_s_addr' <Predicate = (!icmp_ln362)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (2.77ns)   --->   "store i64 0, i64* %state_s_addr, align 8" [dilithium2/fips202.c:363->dilithium2/fips202.c:648->dilithium2/symmetric-shake.c:28]   --->   Operation 25 'store' <Predicate = (!icmp_ln362)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "br label %1" [dilithium2/fips202.c:362->dilithium2/fips202.c:648->dilithium2/symmetric-shake.c:28]   --->   Operation 26 'br' <Predicate = (!icmp_ln362)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.35ns)   --->   "br label %._crit_edge15.i.i23" [dilithium2/fips202.c:416->dilithium2/fips202.c:663->dilithium2/symmetric-shake.c:29]   --->   Operation 27 'br' <Predicate = (icmp_ln362)> <Delay = 1.35>

State 3 <SV = 2> <Delay = 4.49>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%i_3_i_i31 = phi i3 [ %add_ln416, %3 ], [ 0, %shake256_init.1.exit ]" [dilithium2/fips202.c:416->dilithium2/fips202.c:663->dilithium2/symmetric-shake.c:29]   --->   Operation 28 'phi' 'i_3_i_i31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln416 = zext i3 %i_3_i_i31 to i64" [dilithium2/fips202.c:416->dilithium2/fips202.c:663->dilithium2/symmetric-shake.c:29]   --->   Operation 29 'zext' 'zext_ln416' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 30 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (1.00ns)   --->   "%icmp_ln416 = icmp eq i3 %i_3_i_i31, -2" [dilithium2/fips202.c:416->dilithium2/fips202.c:663->dilithium2/symmetric-shake.c:29]   --->   Operation 31 'icmp' 'icmp_ln416' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (1.34ns)   --->   "%add_ln416 = add i3 %i_3_i_i31, 1" [dilithium2/fips202.c:416->dilithium2/fips202.c:663->dilithium2/symmetric-shake.c:29]   --->   Operation 32 'add' 'add_ln416' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "br i1 %icmp_ln416, label %shake256_absorb.exit41, label %3" [dilithium2/fips202.c:416->dilithium2/fips202.c:663->dilithium2/symmetric-shake.c:29]   --->   Operation 33 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%shl_ln = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %i_3_i_i31, i3 0)" [dilithium2/fips202.c:417->dilithium2/fips202.c:663->dilithium2/symmetric-shake.c:29]   --->   Operation 34 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln417 = zext i6 %shl_ln to i8" [dilithium2/fips202.c:417->dilithium2/fips202.c:663->dilithium2/symmetric-shake.c:29]   --->   Operation 35 'zext' 'zext_ln417' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (1.71ns)   --->   "%add_ln417 = add i8 %zext_ln417, -96" [dilithium2/fips202.c:417->dilithium2/fips202.c:663->dilithium2/symmetric-shake.c:29]   --->   Operation 36 'add' 'add_ln417' <Predicate = (!icmp_ln416)> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln417_2 = zext i8 %add_ln417 to i64" [dilithium2/fips202.c:417->dilithium2/fips202.c:663->dilithium2/symmetric-shake.c:29]   --->   Operation 37 'zext' 'zext_ln417_2' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%seed_addr = getelementptr [208 x i8]* %seed, i64 0, i64 %zext_ln417_2" [dilithium2/fips202.c:31->dilithium2/fips202.c:417->dilithium2/fips202.c:663->dilithium2/symmetric-shake.c:29]   --->   Operation 38 'getelementptr' 'seed_addr' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_3 : Operation 39 [2/2] (2.77ns)   --->   "%seed_load = load i8* %seed_addr, align 1" [dilithium2/fips202.c:31->dilithium2/fips202.c:417->dilithium2/fips202.c:663->dilithium2/symmetric-shake.c:29]   --->   Operation 39 'load' 'seed_load' <Predicate = (!icmp_ln416)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_3 : Operation 40 [1/1] (1.71ns)   --->   "%add_ln31 = add i8 %zext_ln417, -95" [dilithium2/fips202.c:31->dilithium2/fips202.c:417->dilithium2/fips202.c:663->dilithium2/symmetric-shake.c:29]   --->   Operation 40 'add' 'add_ln31' <Predicate = (!icmp_ln416)> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i8 %add_ln31 to i64" [dilithium2/fips202.c:31->dilithium2/fips202.c:417->dilithium2/fips202.c:663->dilithium2/symmetric-shake.c:29]   --->   Operation 41 'zext' 'zext_ln31' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%seed_addr_1 = getelementptr [208 x i8]* %seed, i64 0, i64 %zext_ln31" [dilithium2/fips202.c:31->dilithium2/fips202.c:417->dilithium2/fips202.c:663->dilithium2/symmetric-shake.c:29]   --->   Operation 42 'getelementptr' 'seed_addr_1' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_3 : Operation 43 [2/2] (2.77ns)   --->   "%seed_load_1 = load i8* %seed_addr_1, align 1" [dilithium2/fips202.c:31->dilithium2/fips202.c:417->dilithium2/fips202.c:663->dilithium2/symmetric-shake.c:29]   --->   Operation 43 'load' 'seed_load_1' <Predicate = (!icmp_ln416)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%state_s_addr_1 = getelementptr [25 x i64]* %state_s, i64 0, i64 %zext_ln416" [dilithium2/fips202.c:417->dilithium2/fips202.c:663->dilithium2/symmetric-shake.c:29]   --->   Operation 44 'getelementptr' 'state_s_addr_1' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (1.35ns)   --->   "br label %meminst.i.i"   --->   Operation 45 'br' <Predicate = (icmp_ln416)> <Delay = 1.35>

State 4 <SV = 3> <Delay = 4.49>
ST_4 : Operation 46 [1/2] (2.77ns)   --->   "%seed_load = load i8* %seed_addr, align 1" [dilithium2/fips202.c:31->dilithium2/fips202.c:417->dilithium2/fips202.c:663->dilithium2/symmetric-shake.c:29]   --->   Operation 46 'load' 'seed_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_4 : Operation 47 [1/2] (2.77ns)   --->   "%seed_load_1 = load i8* %seed_addr_1, align 1" [dilithium2/fips202.c:31->dilithium2/fips202.c:417->dilithium2/fips202.c:663->dilithium2/symmetric-shake.c:29]   --->   Operation 47 'load' 'seed_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_4 : Operation 48 [1/1] (1.71ns)   --->   "%add_ln31_7 = add i8 %zext_ln417, -94" [dilithium2/fips202.c:31->dilithium2/fips202.c:417->dilithium2/fips202.c:663->dilithium2/symmetric-shake.c:29]   --->   Operation 48 'add' 'add_ln31_7' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln31_7 = zext i8 %add_ln31_7 to i64" [dilithium2/fips202.c:31->dilithium2/fips202.c:417->dilithium2/fips202.c:663->dilithium2/symmetric-shake.c:29]   --->   Operation 49 'zext' 'zext_ln31_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%seed_addr_2 = getelementptr [208 x i8]* %seed, i64 0, i64 %zext_ln31_7" [dilithium2/fips202.c:31->dilithium2/fips202.c:417->dilithium2/fips202.c:663->dilithium2/symmetric-shake.c:29]   --->   Operation 50 'getelementptr' 'seed_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [2/2] (2.77ns)   --->   "%seed_load_2 = load i8* %seed_addr_2, align 1" [dilithium2/fips202.c:31->dilithium2/fips202.c:417->dilithium2/fips202.c:663->dilithium2/symmetric-shake.c:29]   --->   Operation 51 'load' 'seed_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_4 : Operation 52 [1/1] (1.71ns)   --->   "%add_ln31_8 = add i8 %zext_ln417, -93" [dilithium2/fips202.c:31->dilithium2/fips202.c:417->dilithium2/fips202.c:663->dilithium2/symmetric-shake.c:29]   --->   Operation 52 'add' 'add_ln31_8' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln31_8 = zext i8 %add_ln31_8 to i64" [dilithium2/fips202.c:31->dilithium2/fips202.c:417->dilithium2/fips202.c:663->dilithium2/symmetric-shake.c:29]   --->   Operation 53 'zext' 'zext_ln31_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%seed_addr_3 = getelementptr [208 x i8]* %seed, i64 0, i64 %zext_ln31_8" [dilithium2/fips202.c:31->dilithium2/fips202.c:417->dilithium2/fips202.c:663->dilithium2/symmetric-shake.c:29]   --->   Operation 54 'getelementptr' 'seed_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [2/2] (2.77ns)   --->   "%seed_load_3 = load i8* %seed_addr_3, align 1" [dilithium2/fips202.c:31->dilithium2/fips202.c:417->dilithium2/fips202.c:663->dilithium2/symmetric-shake.c:29]   --->   Operation 55 'load' 'seed_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>

State 5 <SV = 4> <Delay = 4.49>
ST_5 : Operation 56 [1/2] (2.77ns)   --->   "%seed_load_2 = load i8* %seed_addr_2, align 1" [dilithium2/fips202.c:31->dilithium2/fips202.c:417->dilithium2/fips202.c:663->dilithium2/symmetric-shake.c:29]   --->   Operation 56 'load' 'seed_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_5 : Operation 57 [1/2] (2.77ns)   --->   "%seed_load_3 = load i8* %seed_addr_3, align 1" [dilithium2/fips202.c:31->dilithium2/fips202.c:417->dilithium2/fips202.c:663->dilithium2/symmetric-shake.c:29]   --->   Operation 57 'load' 'seed_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_5 : Operation 58 [1/1] (1.71ns)   --->   "%add_ln31_9 = add i8 %zext_ln417, -92" [dilithium2/fips202.c:31->dilithium2/fips202.c:417->dilithium2/fips202.c:663->dilithium2/symmetric-shake.c:29]   --->   Operation 58 'add' 'add_ln31_9' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln31_9 = zext i8 %add_ln31_9 to i64" [dilithium2/fips202.c:31->dilithium2/fips202.c:417->dilithium2/fips202.c:663->dilithium2/symmetric-shake.c:29]   --->   Operation 59 'zext' 'zext_ln31_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%seed_addr_4 = getelementptr [208 x i8]* %seed, i64 0, i64 %zext_ln31_9" [dilithium2/fips202.c:31->dilithium2/fips202.c:417->dilithium2/fips202.c:663->dilithium2/symmetric-shake.c:29]   --->   Operation 60 'getelementptr' 'seed_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [2/2] (2.77ns)   --->   "%seed_load_4 = load i8* %seed_addr_4, align 1" [dilithium2/fips202.c:31->dilithium2/fips202.c:417->dilithium2/fips202.c:663->dilithium2/symmetric-shake.c:29]   --->   Operation 61 'load' 'seed_load_4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_5 : Operation 62 [1/1] (1.71ns)   --->   "%add_ln31_10 = add i8 %zext_ln417, -91" [dilithium2/fips202.c:31->dilithium2/fips202.c:417->dilithium2/fips202.c:663->dilithium2/symmetric-shake.c:29]   --->   Operation 62 'add' 'add_ln31_10' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln31_10 = zext i8 %add_ln31_10 to i64" [dilithium2/fips202.c:31->dilithium2/fips202.c:417->dilithium2/fips202.c:663->dilithium2/symmetric-shake.c:29]   --->   Operation 63 'zext' 'zext_ln31_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%seed_addr_5 = getelementptr [208 x i8]* %seed, i64 0, i64 %zext_ln31_10" [dilithium2/fips202.c:31->dilithium2/fips202.c:417->dilithium2/fips202.c:663->dilithium2/symmetric-shake.c:29]   --->   Operation 64 'getelementptr' 'seed_addr_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [2/2] (2.77ns)   --->   "%seed_load_5 = load i8* %seed_addr_5, align 1" [dilithium2/fips202.c:31->dilithium2/fips202.c:417->dilithium2/fips202.c:663->dilithium2/symmetric-shake.c:29]   --->   Operation 65 'load' 'seed_load_5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>

State 6 <SV = 5> <Delay = 4.49>
ST_6 : Operation 66 [1/2] (2.77ns)   --->   "%seed_load_4 = load i8* %seed_addr_4, align 1" [dilithium2/fips202.c:31->dilithium2/fips202.c:417->dilithium2/fips202.c:663->dilithium2/symmetric-shake.c:29]   --->   Operation 66 'load' 'seed_load_4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 67 [1/2] (2.77ns)   --->   "%seed_load_5 = load i8* %seed_addr_5, align 1" [dilithium2/fips202.c:31->dilithium2/fips202.c:417->dilithium2/fips202.c:663->dilithium2/symmetric-shake.c:29]   --->   Operation 67 'load' 'seed_load_5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 68 [1/1] (1.71ns)   --->   "%add_ln31_11 = add i8 %zext_ln417, -90" [dilithium2/fips202.c:31->dilithium2/fips202.c:417->dilithium2/fips202.c:663->dilithium2/symmetric-shake.c:29]   --->   Operation 68 'add' 'add_ln31_11' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln31_11 = zext i8 %add_ln31_11 to i64" [dilithium2/fips202.c:31->dilithium2/fips202.c:417->dilithium2/fips202.c:663->dilithium2/symmetric-shake.c:29]   --->   Operation 69 'zext' 'zext_ln31_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%seed_addr_6 = getelementptr [208 x i8]* %seed, i64 0, i64 %zext_ln31_11" [dilithium2/fips202.c:31->dilithium2/fips202.c:417->dilithium2/fips202.c:663->dilithium2/symmetric-shake.c:29]   --->   Operation 70 'getelementptr' 'seed_addr_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [2/2] (2.77ns)   --->   "%seed_load_6 = load i8* %seed_addr_6, align 1" [dilithium2/fips202.c:31->dilithium2/fips202.c:417->dilithium2/fips202.c:663->dilithium2/symmetric-shake.c:29]   --->   Operation 71 'load' 'seed_load_6' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 72 [1/1] (1.71ns)   --->   "%add_ln31_12 = add i8 %zext_ln417, -89" [dilithium2/fips202.c:31->dilithium2/fips202.c:417->dilithium2/fips202.c:663->dilithium2/symmetric-shake.c:29]   --->   Operation 72 'add' 'add_ln31_12' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln31_12 = zext i8 %add_ln31_12 to i64" [dilithium2/fips202.c:31->dilithium2/fips202.c:417->dilithium2/fips202.c:663->dilithium2/symmetric-shake.c:29]   --->   Operation 73 'zext' 'zext_ln31_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%seed_addr_7 = getelementptr [208 x i8]* %seed, i64 0, i64 %zext_ln31_12" [dilithium2/fips202.c:31->dilithium2/fips202.c:417->dilithium2/fips202.c:663->dilithium2/symmetric-shake.c:29]   --->   Operation 74 'getelementptr' 'seed_addr_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [2/2] (2.77ns)   --->   "%seed_load_7 = load i8* %seed_addr_7, align 1" [dilithium2/fips202.c:31->dilithium2/fips202.c:417->dilithium2/fips202.c:663->dilithium2/symmetric-shake.c:29]   --->   Operation 75 'load' 'seed_load_7' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 76 [2/2] (2.77ns)   --->   "%state_s_load = load i64* %state_s_addr_1, align 8" [dilithium2/fips202.c:417->dilithium2/fips202.c:663->dilithium2/symmetric-shake.c:29]   --->   Operation 76 'load' 'state_s_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>

State 7 <SV = 6> <Delay = 6.35>
ST_7 : Operation 77 [1/2] (2.77ns)   --->   "%seed_load_6 = load i8* %seed_addr_6, align 1" [dilithium2/fips202.c:31->dilithium2/fips202.c:417->dilithium2/fips202.c:663->dilithium2/symmetric-shake.c:29]   --->   Operation 77 'load' 'seed_load_6' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 78 [1/2] (2.77ns)   --->   "%seed_load_7 = load i8* %seed_addr_7, align 1" [dilithium2/fips202.c:31->dilithium2/fips202.c:417->dilithium2/fips202.c:663->dilithium2/symmetric-shake.c:29]   --->   Operation 78 'load' 'seed_load_7' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%r_7_i = call i64 @_ssdm_op_BitConcatenate.i64.i8.i8.i8.i8.i8.i8.i8.i8(i8 %seed_load_7, i8 %seed_load_6, i8 %seed_load_5, i8 %seed_load_4, i8 %seed_load_3, i8 %seed_load_2, i8 %seed_load_1, i8 %seed_load)" [dilithium2/fips202.c:31->dilithium2/fips202.c:417->dilithium2/fips202.c:663->dilithium2/symmetric-shake.c:29]   --->   Operation 79 'bitconcatenate' 'r_7_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 80 [1/2] (2.77ns)   --->   "%state_s_load = load i64* %state_s_addr_1, align 8" [dilithium2/fips202.c:417->dilithium2/fips202.c:663->dilithium2/symmetric-shake.c:29]   --->   Operation 80 'load' 'state_s_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 81 [1/1] (0.80ns)   --->   "%xor_ln417 = xor i64 %state_s_load, %r_7_i" [dilithium2/fips202.c:417->dilithium2/fips202.c:663->dilithium2/symmetric-shake.c:29]   --->   Operation 81 'xor' 'xor_ln417' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 82 [1/1] (2.77ns)   --->   "store i64 %xor_ln417, i64* %state_s_addr_1, align 8" [dilithium2/fips202.c:417->dilithium2/fips202.c:663->dilithium2/symmetric-shake.c:29]   --->   Operation 82 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "br label %._crit_edge15.i.i23" [dilithium2/fips202.c:416->dilithium2/fips202.c:663->dilithium2/symmetric-shake.c:29]   --->   Operation 83 'br' <Predicate = true> <Delay = 0.00>

State 8 <SV = 3> <Delay = 1.75>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%phi_ln387 = phi i3 [ 0, %shake256_absorb.exit41 ], [ %add_ln387, %meminst.i.i ]" [dilithium2/fips202.c:387->dilithium2/fips202.c:663->dilithium2/symmetric-shake.c:30]   --->   Operation 84 'phi' 'phi_ln387' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (1.34ns)   --->   "%add_ln387 = add i3 %phi_ln387, 1" [dilithium2/fips202.c:387->dilithium2/fips202.c:663->dilithium2/symmetric-shake.c:30]   --->   Operation 85 'add' 'add_ln387' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln387 = zext i3 %phi_ln387 to i64" [dilithium2/fips202.c:387->dilithium2/fips202.c:663->dilithium2/symmetric-shake.c:30]   --->   Operation 86 'zext' 'zext_ln387' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%t_addr = getelementptr [8 x i8]* %t, i64 0, i64 %zext_ln387" [dilithium2/fips202.c:387->dilithium2/fips202.c:663->dilithium2/symmetric-shake.c:30]   --->   Operation 87 'getelementptr' 't_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (1.75ns)   --->   "store i8 0, i8* %t_addr, align 1" [dilithium2/fips202.c:387->dilithium2/fips202.c:663->dilithium2/symmetric-shake.c:30]   --->   Operation 88 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 89 [1/1] (1.00ns)   --->   "%icmp_ln387 = icmp eq i3 %phi_ln387, -1" [dilithium2/fips202.c:387->dilithium2/fips202.c:663->dilithium2/symmetric-shake.c:30]   --->   Operation 89 'icmp' 'icmp_ln387' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @memset_t_str) nounwind"   --->   Operation 90 'specloopname' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 91 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "br i1 %icmp_ln387, label %._crit_edge15.i.i, label %meminst.i.i" [dilithium2/fips202.c:387->dilithium2/fips202.c:663->dilithium2/symmetric-shake.c:30]   --->   Operation 92 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 0, i64 0)"   --->   Operation 93 'speclooptripcount' <Predicate = (icmp_ln387)> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 16, i64 0)"   --->   Operation 94 'speclooptripcount' <Predicate = (icmp_ln387)> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (1.35ns)   --->   "br label %.preheader12.i.i" [dilithium2/fips202.c:423->dilithium2/fips202.c:663->dilithium2/symmetric-shake.c:30]   --->   Operation 95 'br' <Predicate = (icmp_ln387)> <Delay = 1.35>

State 9 <SV = 4> <Delay = 1.75>
ST_9 : Operation 96 [1/1] (0.00ns)   --->   "%i_4_i_i = phi i4 [ %i_9, %4 ], [ 0, %._crit_edge15.i.i ]"   --->   Operation 96 'phi' 'i_4_i_i' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 97 [1/1] (1.21ns)   --->   "%icmp_ln423 = icmp eq i4 %i_4_i_i, -8" [dilithium2/fips202.c:423->dilithium2/fips202.c:663->dilithium2/symmetric-shake.c:30]   --->   Operation 97 'icmp' 'icmp_ln423' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 98 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 98 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 99 [1/1] (1.49ns)   --->   "%i_9 = add i4 %i_4_i_i, 1" [dilithium2/fips202.c:423->dilithium2/fips202.c:663->dilithium2/symmetric-shake.c:30]   --->   Operation 99 'add' 'i_9' <Predicate = true> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 100 [1/1] (0.00ns)   --->   "br i1 %icmp_ln423, label %.preheader.i.i.preheader, label %4" [dilithium2/fips202.c:423->dilithium2/fips202.c:663->dilithium2/symmetric-shake.c:30]   --->   Operation 100 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln424 = zext i4 %i_4_i_i to i64" [dilithium2/fips202.c:424->dilithium2/fips202.c:663->dilithium2/symmetric-shake.c:30]   --->   Operation 101 'zext' 'zext_ln424' <Predicate = (!icmp_ln423)> <Delay = 0.00>
ST_9 : Operation 102 [1/1] (0.00ns)   --->   "%t_addr_3 = getelementptr inbounds [8 x i8]* %t, i64 0, i64 %zext_ln424" [dilithium2/fips202.c:424->dilithium2/fips202.c:663->dilithium2/symmetric-shake.c:30]   --->   Operation 102 'getelementptr' 't_addr_3' <Predicate = (!icmp_ln423)> <Delay = 0.00>
ST_9 : Operation 103 [1/1] (1.75ns)   --->   "store i8 0, i8* %t_addr_3, align 1" [dilithium2/fips202.c:424->dilithium2/fips202.c:663->dilithium2/symmetric-shake.c:30]   --->   Operation 103 'store' <Predicate = (!icmp_ln423)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_9 : Operation 104 [1/1] (0.00ns)   --->   "br label %.preheader12.i.i" [dilithium2/fips202.c:423->dilithium2/fips202.c:663->dilithium2/symmetric-shake.c:30]   --->   Operation 104 'br' <Predicate = (!icmp_ln423)> <Delay = 0.00>
ST_9 : Operation 105 [1/1] (1.35ns)   --->   "br label %.preheader.i.i" [dilithium2/fips202.c:425->dilithium2/fips202.c:663->dilithium2/symmetric-shake.c:30]   --->   Operation 105 'br' <Predicate = (icmp_ln423)> <Delay = 1.35>

State 10 <SV = 5> <Delay = 2.83>
ST_10 : Operation 106 [1/1] (0.00ns)   --->   "%i_5_i_i = phi i2 [ %i_10, %5 ], [ 0, %.preheader.i.i.preheader ]"   --->   Operation 106 'phi' 'i_5_i_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln425 = zext i2 %i_5_i_i to i64" [dilithium2/fips202.c:425->dilithium2/fips202.c:663->dilithium2/symmetric-shake.c:30]   --->   Operation 107 'zext' 'zext_ln425' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 108 [1/1] (0.79ns)   --->   "%icmp_ln425 = icmp eq i2 %i_5_i_i, -2" [dilithium2/fips202.c:425->dilithium2/fips202.c:663->dilithium2/symmetric-shake.c:30]   --->   Operation 108 'icmp' 'icmp_ln425' <Predicate = true> <Delay = 0.79> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 109 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 109 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 110 [1/1] (1.20ns)   --->   "%i_10 = add i2 %i_5_i_i, 1" [dilithium2/fips202.c:425->dilithium2/fips202.c:663->dilithium2/symmetric-shake.c:30]   --->   Operation 110 'add' 'i_10' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 111 [1/1] (0.00ns)   --->   "br i1 %icmp_ln425, label %shake256_absorb.exit, label %5" [dilithium2/fips202.c:425->dilithium2/fips202.c:663->dilithium2/symmetric-shake.c:30]   --->   Operation 111 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 112 [1/1] (0.00ns)   --->   "%trunc_ln426 = trunc i2 %i_5_i_i to i1" [dilithium2/fips202.c:426->dilithium2/fips202.c:663->dilithium2/symmetric-shake.c:30]   --->   Operation 112 'trunc' 'trunc_ln426' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_10 : Operation 113 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %nonce_read, i32 8, i32 15)" [dilithium2/fips202.c:426->dilithium2/fips202.c:663->dilithium2/symmetric-shake.c:30]   --->   Operation 113 'partselect' 'tmp' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_10 : Operation 114 [1/1] (0.00ns)   --->   "%trunc_ln426_1 = trunc i16 %nonce_read to i8" [dilithium2/fips202.c:426->dilithium2/fips202.c:663->dilithium2/symmetric-shake.c:30]   --->   Operation 114 'trunc' 'trunc_ln426_1' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_10 : Operation 115 [1/1] (1.07ns)   --->   "%select_ln426 = select i1 %trunc_ln426, i8 %tmp, i8 %trunc_ln426_1" [dilithium2/fips202.c:426->dilithium2/fips202.c:663->dilithium2/symmetric-shake.c:30]   --->   Operation 115 'select' 'select_ln426' <Predicate = (!icmp_ln425)> <Delay = 1.07> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 116 [1/1] (0.00ns)   --->   "%t_addr_19 = getelementptr inbounds [8 x i8]* %t, i64 0, i64 %zext_ln425" [dilithium2/fips202.c:426->dilithium2/fips202.c:663->dilithium2/symmetric-shake.c:30]   --->   Operation 116 'getelementptr' 't_addr_19' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_10 : Operation 117 [1/1] (1.75ns)   --->   "store i8 %select_ln426, i8* %t_addr_19, align 1" [dilithium2/fips202.c:426->dilithium2/fips202.c:663->dilithium2/symmetric-shake.c:30]   --->   Operation 117 'store' <Predicate = (!icmp_ln425)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 118 [1/1] (0.00ns)   --->   "br label %.preheader.i.i" [dilithium2/fips202.c:425->dilithium2/fips202.c:663->dilithium2/symmetric-shake.c:30]   --->   Operation 118 'br' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_10 : Operation 119 [1/1] (0.00ns)   --->   "%t_addr_11 = getelementptr [8 x i8]* %t, i64 0, i64 0" [dilithium2/fips202.c:31->dilithium2/fips202.c:427->dilithium2/fips202.c:663->dilithium2/symmetric-shake.c:30]   --->   Operation 119 'getelementptr' 't_addr_11' <Predicate = (icmp_ln425)> <Delay = 0.00>
ST_10 : Operation 120 [2/2] (1.75ns)   --->   "%t_load = load i8* %t_addr_11, align 1" [dilithium2/fips202.c:31->dilithium2/fips202.c:427->dilithium2/fips202.c:663->dilithium2/symmetric-shake.c:30]   --->   Operation 120 'load' 't_load' <Predicate = (icmp_ln425)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 121 [1/1] (0.00ns)   --->   "%t_addr_12 = getelementptr [8 x i8]* %t, i64 0, i64 1" [dilithium2/fips202.c:31->dilithium2/fips202.c:427->dilithium2/fips202.c:663->dilithium2/symmetric-shake.c:30]   --->   Operation 121 'getelementptr' 't_addr_12' <Predicate = (icmp_ln425)> <Delay = 0.00>
ST_10 : Operation 122 [2/2] (1.75ns)   --->   "%t_load_8 = load i8* %t_addr_12, align 1" [dilithium2/fips202.c:31->dilithium2/fips202.c:427->dilithium2/fips202.c:663->dilithium2/symmetric-shake.c:30]   --->   Operation 122 'load' 't_load_8' <Predicate = (icmp_ln425)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>

State 11 <SV = 6> <Delay = 1.75>
ST_11 : Operation 123 [1/2] (1.75ns)   --->   "%t_load = load i8* %t_addr_11, align 1" [dilithium2/fips202.c:31->dilithium2/fips202.c:427->dilithium2/fips202.c:663->dilithium2/symmetric-shake.c:30]   --->   Operation 123 'load' 't_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_11 : Operation 124 [1/2] (1.75ns)   --->   "%t_load_8 = load i8* %t_addr_12, align 1" [dilithium2/fips202.c:31->dilithium2/fips202.c:427->dilithium2/fips202.c:663->dilithium2/symmetric-shake.c:30]   --->   Operation 124 'load' 't_load_8' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_11 : Operation 125 [1/1] (0.00ns)   --->   "%t_addr_13 = getelementptr [8 x i8]* %t, i64 0, i64 2" [dilithium2/fips202.c:31->dilithium2/fips202.c:427->dilithium2/fips202.c:663->dilithium2/symmetric-shake.c:30]   --->   Operation 125 'getelementptr' 't_addr_13' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 126 [2/2] (1.75ns)   --->   "%t_load_9 = load i8* %t_addr_13, align 1" [dilithium2/fips202.c:31->dilithium2/fips202.c:427->dilithium2/fips202.c:663->dilithium2/symmetric-shake.c:30]   --->   Operation 126 'load' 't_load_9' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_11 : Operation 127 [1/1] (0.00ns)   --->   "%t_addr_14 = getelementptr [8 x i8]* %t, i64 0, i64 3" [dilithium2/fips202.c:31->dilithium2/fips202.c:427->dilithium2/fips202.c:663->dilithium2/symmetric-shake.c:30]   --->   Operation 127 'getelementptr' 't_addr_14' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 128 [2/2] (1.75ns)   --->   "%t_load_10 = load i8* %t_addr_14, align 1" [dilithium2/fips202.c:31->dilithium2/fips202.c:427->dilithium2/fips202.c:663->dilithium2/symmetric-shake.c:30]   --->   Operation 128 'load' 't_load_10' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>

State 12 <SV = 7> <Delay = 1.75>
ST_12 : Operation 129 [1/2] (1.75ns)   --->   "%t_load_9 = load i8* %t_addr_13, align 1" [dilithium2/fips202.c:31->dilithium2/fips202.c:427->dilithium2/fips202.c:663->dilithium2/symmetric-shake.c:30]   --->   Operation 129 'load' 't_load_9' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_12 : Operation 130 [1/2] (1.75ns)   --->   "%t_load_10 = load i8* %t_addr_14, align 1" [dilithium2/fips202.c:31->dilithium2/fips202.c:427->dilithium2/fips202.c:663->dilithium2/symmetric-shake.c:30]   --->   Operation 130 'load' 't_load_10' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_12 : Operation 131 [1/1] (0.00ns)   --->   "%t_addr_15 = getelementptr [8 x i8]* %t, i64 0, i64 4" [dilithium2/fips202.c:31->dilithium2/fips202.c:427->dilithium2/fips202.c:663->dilithium2/symmetric-shake.c:30]   --->   Operation 131 'getelementptr' 't_addr_15' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 132 [2/2] (1.75ns)   --->   "%t_load_11 = load i8* %t_addr_15, align 1" [dilithium2/fips202.c:31->dilithium2/fips202.c:427->dilithium2/fips202.c:663->dilithium2/symmetric-shake.c:30]   --->   Operation 132 'load' 't_load_11' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_12 : Operation 133 [1/1] (0.00ns)   --->   "%t_addr_16 = getelementptr [8 x i8]* %t, i64 0, i64 5" [dilithium2/fips202.c:31->dilithium2/fips202.c:427->dilithium2/fips202.c:663->dilithium2/symmetric-shake.c:30]   --->   Operation 133 'getelementptr' 't_addr_16' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 134 [2/2] (1.75ns)   --->   "%t_load_12 = load i8* %t_addr_16, align 1" [dilithium2/fips202.c:31->dilithium2/fips202.c:427->dilithium2/fips202.c:663->dilithium2/symmetric-shake.c:30]   --->   Operation 134 'load' 't_load_12' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>

State 13 <SV = 8> <Delay = 2.77>
ST_13 : Operation 135 [1/2] (1.75ns)   --->   "%t_load_11 = load i8* %t_addr_15, align 1" [dilithium2/fips202.c:31->dilithium2/fips202.c:427->dilithium2/fips202.c:663->dilithium2/symmetric-shake.c:30]   --->   Operation 135 'load' 't_load_11' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_13 : Operation 136 [1/2] (1.75ns)   --->   "%t_load_12 = load i8* %t_addr_16, align 1" [dilithium2/fips202.c:31->dilithium2/fips202.c:427->dilithium2/fips202.c:663->dilithium2/symmetric-shake.c:30]   --->   Operation 136 'load' 't_load_12' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_13 : Operation 137 [1/1] (0.00ns)   --->   "%t_addr_17 = getelementptr [8 x i8]* %t, i64 0, i64 6" [dilithium2/fips202.c:31->dilithium2/fips202.c:427->dilithium2/fips202.c:663->dilithium2/symmetric-shake.c:30]   --->   Operation 137 'getelementptr' 't_addr_17' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 138 [2/2] (1.75ns)   --->   "%t_load_13 = load i8* %t_addr_17, align 1" [dilithium2/fips202.c:31->dilithium2/fips202.c:427->dilithium2/fips202.c:663->dilithium2/symmetric-shake.c:30]   --->   Operation 138 'load' 't_load_13' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_13 : Operation 139 [1/1] (0.00ns)   --->   "%t_addr_18 = getelementptr [8 x i8]* %t, i64 0, i64 7" [dilithium2/fips202.c:31->dilithium2/fips202.c:427->dilithium2/fips202.c:663->dilithium2/symmetric-shake.c:30]   --->   Operation 139 'getelementptr' 't_addr_18' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 140 [2/2] (1.75ns)   --->   "%t_load_14 = load i8* %t_addr_18, align 1" [dilithium2/fips202.c:31->dilithium2/fips202.c:427->dilithium2/fips202.c:663->dilithium2/symmetric-shake.c:30]   --->   Operation 140 'load' 't_load_14' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_13 : Operation 141 [1/1] (0.00ns)   --->   "%state_s_addr_2 = getelementptr [25 x i64]* %state_s, i64 0, i64 6" [dilithium2/fips202.c:427->dilithium2/fips202.c:663->dilithium2/symmetric-shake.c:30]   --->   Operation 141 'getelementptr' 'state_s_addr_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 142 [2/2] (2.77ns)   --->   "%state_s_load_1 = load i64* %state_s_addr_2, align 8" [dilithium2/fips202.c:427->dilithium2/fips202.c:663->dilithium2/symmetric-shake.c:30]   --->   Operation 142 'load' 'state_s_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_13 : Operation 143 [1/1] (0.00ns)   --->   "%state_s_addr_3 = getelementptr [25 x i64]* %state_s, i64 0, i64 16" [dilithium2/fips202.c:451->dilithium2/fips202.c:675->dilithium2/symmetric-shake.c:31]   --->   Operation 143 'getelementptr' 'state_s_addr_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 144 [2/2] (2.77ns)   --->   "%state_s_load_2 = load i64* %state_s_addr_3, align 8" [dilithium2/fips202.c:451->dilithium2/fips202.c:675->dilithium2/symmetric-shake.c:31]   --->   Operation 144 'load' 'state_s_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>

State 14 <SV = 9> <Delay = 6.35>
ST_14 : Operation 145 [1/2] (1.75ns)   --->   "%t_load_13 = load i8* %t_addr_17, align 1" [dilithium2/fips202.c:31->dilithium2/fips202.c:427->dilithium2/fips202.c:663->dilithium2/symmetric-shake.c:30]   --->   Operation 145 'load' 't_load_13' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_14 : Operation 146 [1/2] (1.75ns)   --->   "%t_load_14 = load i8* %t_addr_18, align 1" [dilithium2/fips202.c:31->dilithium2/fips202.c:427->dilithium2/fips202.c:663->dilithium2/symmetric-shake.c:30]   --->   Operation 146 'load' 't_load_14' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_14 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node xor_ln450)   --->   "%r_7_i2 = call i64 @_ssdm_op_BitConcatenate.i64.i8.i8.i8.i8.i8.i8.i8.i8(i8 %t_load_14, i8 %t_load_13, i8 %t_load_12, i8 %t_load_11, i8 %t_load_10, i8 %t_load_9, i8 %t_load_8, i8 %t_load)" [dilithium2/fips202.c:31->dilithium2/fips202.c:427->dilithium2/fips202.c:663->dilithium2/symmetric-shake.c:30]   --->   Operation 147 'bitconcatenate' 'r_7_i2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 148 [1/2] (2.77ns)   --->   "%state_s_load_1 = load i64* %state_s_addr_2, align 8" [dilithium2/fips202.c:427->dilithium2/fips202.c:663->dilithium2/symmetric-shake.c:30]   --->   Operation 148 'load' 'state_s_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_14 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node xor_ln450)   --->   "%xor_ln450_1 = xor i64 %r_7_i2, 2031616" [dilithium2/fips202.c:450->dilithium2/fips202.c:675->dilithium2/symmetric-shake.c:31]   --->   Operation 149 'xor' 'xor_ln450_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 150 [1/1] (0.80ns) (out node of the LUT)   --->   "%xor_ln450 = xor i64 %xor_ln450_1, %state_s_load_1" [dilithium2/fips202.c:450->dilithium2/fips202.c:675->dilithium2/symmetric-shake.c:31]   --->   Operation 150 'xor' 'xor_ln450' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 151 [1/1] (2.77ns)   --->   "store i64 %xor_ln450, i64* %state_s_addr_2, align 8" [dilithium2/fips202.c:450->dilithium2/fips202.c:675->dilithium2/symmetric-shake.c:31]   --->   Operation 151 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_14 : Operation 152 [1/2] (2.77ns)   --->   "%state_s_load_2 = load i64* %state_s_addr_3, align 8" [dilithium2/fips202.c:451->dilithium2/fips202.c:675->dilithium2/symmetric-shake.c:31]   --->   Operation 152 'load' 'state_s_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_14 : Operation 153 [1/1] (0.80ns)   --->   "%xor_ln451 = xor i64 %state_s_load_2, -9223372036854775808" [dilithium2/fips202.c:451->dilithium2/fips202.c:675->dilithium2/symmetric-shake.c:31]   --->   Operation 153 'xor' 'xor_ln451' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 154 [1/1] (2.77ns)   --->   "store i64 %xor_ln451, i64* %state_s_addr_3, align 8" [dilithium2/fips202.c:451->dilithium2/fips202.c:675->dilithium2/symmetric-shake.c:31]   --->   Operation 154 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_14 : Operation 155 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 155 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ state_s]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ seed]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ nonce]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
nonce_read            (read             ) [ 001111111110000]
t                     (alloca           ) [ 001111111111110]
br_ln362              (br               ) [ 011000000000000]
i_0_i_i1              (phi              ) [ 001000000000000]
icmp_ln362            (icmp             ) [ 001000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 000000000000000]
i                     (add              ) [ 011000000000000]
br_ln362              (br               ) [ 000000000000000]
zext_ln363            (zext             ) [ 000000000000000]
state_s_addr          (getelementptr    ) [ 000000000000000]
store_ln363           (store            ) [ 000000000000000]
br_ln362              (br               ) [ 011000000000000]
br_ln416              (br               ) [ 001111110000000]
i_3_i_i31             (phi              ) [ 000100000000000]
zext_ln416            (zext             ) [ 000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 000000000000000]
icmp_ln416            (icmp             ) [ 000111110000000]
add_ln416             (add              ) [ 001111110000000]
br_ln416              (br               ) [ 000000000000000]
shl_ln                (bitconcatenate   ) [ 000000000000000]
zext_ln417            (zext             ) [ 000011100000000]
add_ln417             (add              ) [ 000000000000000]
zext_ln417_2          (zext             ) [ 000000000000000]
seed_addr             (getelementptr    ) [ 000010000000000]
add_ln31              (add              ) [ 000000000000000]
zext_ln31             (zext             ) [ 000000000000000]
seed_addr_1           (getelementptr    ) [ 000010000000000]
state_s_addr_1        (getelementptr    ) [ 000011110000000]
br_ln0                (br               ) [ 000111111000000]
seed_load             (load             ) [ 000001110000000]
seed_load_1           (load             ) [ 000001110000000]
add_ln31_7            (add              ) [ 000000000000000]
zext_ln31_7           (zext             ) [ 000000000000000]
seed_addr_2           (getelementptr    ) [ 000001000000000]
add_ln31_8            (add              ) [ 000000000000000]
zext_ln31_8           (zext             ) [ 000000000000000]
seed_addr_3           (getelementptr    ) [ 000001000000000]
seed_load_2           (load             ) [ 000000110000000]
seed_load_3           (load             ) [ 000000110000000]
add_ln31_9            (add              ) [ 000000000000000]
zext_ln31_9           (zext             ) [ 000000000000000]
seed_addr_4           (getelementptr    ) [ 000000100000000]
add_ln31_10           (add              ) [ 000000000000000]
zext_ln31_10          (zext             ) [ 000000000000000]
seed_addr_5           (getelementptr    ) [ 000000100000000]
seed_load_4           (load             ) [ 000000010000000]
seed_load_5           (load             ) [ 000000010000000]
add_ln31_11           (add              ) [ 000000000000000]
zext_ln31_11          (zext             ) [ 000000000000000]
seed_addr_6           (getelementptr    ) [ 000000010000000]
add_ln31_12           (add              ) [ 000000000000000]
zext_ln31_12          (zext             ) [ 000000000000000]
seed_addr_7           (getelementptr    ) [ 000000010000000]
seed_load_6           (load             ) [ 000000000000000]
seed_load_7           (load             ) [ 000000000000000]
r_7_i                 (bitconcatenate   ) [ 000000000000000]
state_s_load          (load             ) [ 000000000000000]
xor_ln417             (xor              ) [ 000000000000000]
store_ln417           (store            ) [ 000000000000000]
br_ln416              (br               ) [ 001111110000000]
phi_ln387             (phi              ) [ 000000001000000]
add_ln387             (add              ) [ 000100001000000]
zext_ln387            (zext             ) [ 000000000000000]
t_addr                (getelementptr    ) [ 000000000000000]
store_ln387           (store            ) [ 000000000000000]
icmp_ln387            (icmp             ) [ 000000001000000]
specloopname_ln0      (specloopname     ) [ 000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 000000000000000]
br_ln387              (br               ) [ 000100001000000]
speclooptripcount_ln0 (speclooptripcount) [ 000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 000000000000000]
br_ln423              (br               ) [ 000000001100000]
i_4_i_i               (phi              ) [ 000000000100000]
icmp_ln423            (icmp             ) [ 000000000100000]
speclooptripcount_ln0 (speclooptripcount) [ 000000000000000]
i_9                   (add              ) [ 000000001100000]
br_ln423              (br               ) [ 000000000000000]
zext_ln424            (zext             ) [ 000000000000000]
t_addr_3              (getelementptr    ) [ 000000000000000]
store_ln424           (store            ) [ 000000000000000]
br_ln423              (br               ) [ 000000001100000]
br_ln425              (br               ) [ 000000000110000]
i_5_i_i               (phi              ) [ 000000000010000]
zext_ln425            (zext             ) [ 000000000000000]
icmp_ln425            (icmp             ) [ 000000000010000]
speclooptripcount_ln0 (speclooptripcount) [ 000000000000000]
i_10                  (add              ) [ 000000000110000]
br_ln425              (br               ) [ 000000000000000]
trunc_ln426           (trunc            ) [ 000000000000000]
tmp                   (partselect       ) [ 000000000000000]
trunc_ln426_1         (trunc            ) [ 000000000000000]
select_ln426          (select           ) [ 000000000000000]
t_addr_19             (getelementptr    ) [ 000000000000000]
store_ln426           (store            ) [ 000000000000000]
br_ln425              (br               ) [ 000000000110000]
t_addr_11             (getelementptr    ) [ 000000000001000]
t_addr_12             (getelementptr    ) [ 000000000001000]
t_load                (load             ) [ 000000000000111]
t_load_8              (load             ) [ 000000000000111]
t_addr_13             (getelementptr    ) [ 000000000000100]
t_addr_14             (getelementptr    ) [ 000000000000100]
t_load_9              (load             ) [ 000000000000011]
t_load_10             (load             ) [ 000000000000011]
t_addr_15             (getelementptr    ) [ 000000000000010]
t_addr_16             (getelementptr    ) [ 000000000000010]
t_load_11             (load             ) [ 000000000000001]
t_load_12             (load             ) [ 000000000000001]
t_addr_17             (getelementptr    ) [ 000000000000001]
t_addr_18             (getelementptr    ) [ 000000000000001]
state_s_addr_2        (getelementptr    ) [ 000000000000001]
state_s_addr_3        (getelementptr    ) [ 000000000000001]
t_load_13             (load             ) [ 000000000000000]
t_load_14             (load             ) [ 000000000000000]
r_7_i2                (bitconcatenate   ) [ 000000000000000]
state_s_load_1        (load             ) [ 000000000000000]
xor_ln450_1           (xor              ) [ 000000000000000]
xor_ln450             (xor              ) [ 000000000000000]
store_ln450           (store            ) [ 000000000000000]
state_s_load_2        (load             ) [ 000000000000000]
xor_ln451             (xor              ) [ 000000000000000]
store_ln451           (store            ) [ 000000000000000]
ret_ln0               (ret              ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="state_s">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_s"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="seed">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="seed"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="nonce">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nonce"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i8.i8.i8.i8.i8.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memset_t_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1004" name="t_alloca_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="t/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="nonce_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="16" slack="0"/>
<pin id="100" dir="0" index="1" bw="16" slack="0"/>
<pin id="101" dir="1" index="2" bw="16" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="nonce_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="state_s_addr_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="64" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="5" slack="0"/>
<pin id="108" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_s_addr/2 "/>
</bind>
</comp>

<comp id="111" class="1004" name="grp_access_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="5" slack="0"/>
<pin id="113" dir="0" index="1" bw="64" slack="0"/>
<pin id="114" dir="0" index="2" bw="0" slack="0"/>
<pin id="310" dir="0" index="4" bw="5" slack="0"/>
<pin id="311" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="312" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="115" dir="1" index="3" bw="64" slack="0"/>
<pin id="313" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="store_ln363/2 state_s_load/6 store_ln417/7 state_s_load_1/13 state_s_load_2/13 store_ln450/14 store_ln451/14 "/>
</bind>
</comp>

<comp id="118" class="1004" name="seed_addr_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="8" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="8" slack="0"/>
<pin id="122" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="seed_addr/3 "/>
</bind>
</comp>

<comp id="125" class="1004" name="grp_access_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="8" slack="0"/>
<pin id="127" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="128" dir="0" index="2" bw="0" slack="0"/>
<pin id="138" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="139" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="140" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="129" dir="1" index="3" bw="8" slack="0"/>
<pin id="141" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="seed_load/3 seed_load_1/3 seed_load_2/4 seed_load_3/4 seed_load_4/5 seed_load_5/5 seed_load_6/6 seed_load_7/6 "/>
</bind>
</comp>

<comp id="131" class="1004" name="seed_addr_1_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="8" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="8" slack="0"/>
<pin id="135" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="seed_addr_1/3 "/>
</bind>
</comp>

<comp id="143" class="1004" name="state_s_addr_1_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="64" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="3" slack="0"/>
<pin id="147" dir="1" index="3" bw="5" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_s_addr_1/3 "/>
</bind>
</comp>

<comp id="150" class="1004" name="seed_addr_2_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="8" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="8" slack="0"/>
<pin id="154" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="seed_addr_2/4 "/>
</bind>
</comp>

<comp id="158" class="1004" name="seed_addr_3_gep_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="8" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="0" index="2" bw="8" slack="0"/>
<pin id="162" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="seed_addr_3/4 "/>
</bind>
</comp>

<comp id="166" class="1004" name="seed_addr_4_gep_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="8" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="0" index="2" bw="8" slack="0"/>
<pin id="170" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="seed_addr_4/5 "/>
</bind>
</comp>

<comp id="174" class="1004" name="seed_addr_5_gep_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="8" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="0" index="2" bw="8" slack="0"/>
<pin id="178" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="seed_addr_5/5 "/>
</bind>
</comp>

<comp id="182" class="1004" name="seed_addr_6_gep_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="8" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="0" index="2" bw="8" slack="0"/>
<pin id="186" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="seed_addr_6/6 "/>
</bind>
</comp>

<comp id="190" class="1004" name="seed_addr_7_gep_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="8" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="0" index="2" bw="8" slack="0"/>
<pin id="194" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="seed_addr_7/6 "/>
</bind>
</comp>

<comp id="198" class="1004" name="t_addr_gep_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="0" index="2" bw="3" slack="0"/>
<pin id="202" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr/8 "/>
</bind>
</comp>

<comp id="204" class="1004" name="grp_access_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="3" slack="0"/>
<pin id="206" dir="0" index="1" bw="8" slack="0"/>
<pin id="207" dir="0" index="2" bw="0" slack="0"/>
<pin id="240" dir="0" index="4" bw="3" slack="2147483647"/>
<pin id="241" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="242" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="208" dir="1" index="3" bw="8" slack="0"/>
<pin id="243" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln387/8 store_ln424/9 store_ln426/10 t_load/10 t_load_8/10 t_load_9/11 t_load_10/11 t_load_11/12 t_load_12/12 t_load_13/13 t_load_14/13 "/>
</bind>
</comp>

<comp id="211" class="1004" name="t_addr_3_gep_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="0" index="2" bw="4" slack="0"/>
<pin id="215" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr_3/9 "/>
</bind>
</comp>

<comp id="218" class="1004" name="t_addr_19_gep_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="0" index="2" bw="2" slack="0"/>
<pin id="222" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr_19/10 "/>
</bind>
</comp>

<comp id="225" class="1004" name="t_addr_11_gep_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="0" index="2" bw="1" slack="0"/>
<pin id="229" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr_11/10 "/>
</bind>
</comp>

<comp id="233" class="1004" name="t_addr_12_gep_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="0" index="2" bw="1" slack="0"/>
<pin id="237" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr_12/10 "/>
</bind>
</comp>

<comp id="245" class="1004" name="t_addr_13_gep_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="0" index="2" bw="3" slack="0"/>
<pin id="249" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr_13/11 "/>
</bind>
</comp>

<comp id="253" class="1004" name="t_addr_14_gep_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="255" dir="0" index="1" bw="1" slack="0"/>
<pin id="256" dir="0" index="2" bw="3" slack="0"/>
<pin id="257" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr_14/11 "/>
</bind>
</comp>

<comp id="261" class="1004" name="t_addr_15_gep_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="263" dir="0" index="1" bw="1" slack="0"/>
<pin id="264" dir="0" index="2" bw="4" slack="0"/>
<pin id="265" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr_15/12 "/>
</bind>
</comp>

<comp id="269" class="1004" name="t_addr_16_gep_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="271" dir="0" index="1" bw="1" slack="0"/>
<pin id="272" dir="0" index="2" bw="4" slack="0"/>
<pin id="273" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr_16/12 "/>
</bind>
</comp>

<comp id="277" class="1004" name="t_addr_17_gep_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="279" dir="0" index="1" bw="1" slack="0"/>
<pin id="280" dir="0" index="2" bw="4" slack="0"/>
<pin id="281" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr_17/13 "/>
</bind>
</comp>

<comp id="285" class="1004" name="t_addr_18_gep_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="287" dir="0" index="1" bw="1" slack="0"/>
<pin id="288" dir="0" index="2" bw="4" slack="0"/>
<pin id="289" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr_18/13 "/>
</bind>
</comp>

<comp id="293" class="1004" name="state_s_addr_2_gep_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="64" slack="0"/>
<pin id="295" dir="0" index="1" bw="1" slack="0"/>
<pin id="296" dir="0" index="2" bw="4" slack="0"/>
<pin id="297" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_s_addr_2/13 "/>
</bind>
</comp>

<comp id="302" class="1004" name="state_s_addr_3_gep_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="64" slack="0"/>
<pin id="304" dir="0" index="1" bw="1" slack="0"/>
<pin id="305" dir="0" index="2" bw="6" slack="0"/>
<pin id="306" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_s_addr_3/13 "/>
</bind>
</comp>

<comp id="315" class="1005" name="i_0_i_i1_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="5" slack="1"/>
<pin id="317" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i_i1 (phireg) "/>
</bind>
</comp>

<comp id="319" class="1004" name="i_0_i_i1_phi_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="1" slack="1"/>
<pin id="321" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="322" dir="0" index="2" bw="5" slack="0"/>
<pin id="323" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="324" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i_i1/2 "/>
</bind>
</comp>

<comp id="326" class="1005" name="i_3_i_i31_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="3" slack="1"/>
<pin id="328" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_3_i_i31 (phireg) "/>
</bind>
</comp>

<comp id="330" class="1004" name="i_3_i_i31_phi_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="3" slack="0"/>
<pin id="332" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="333" dir="0" index="2" bw="1" slack="1"/>
<pin id="334" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="335" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_3_i_i31/3 "/>
</bind>
</comp>

<comp id="337" class="1005" name="phi_ln387_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="3" slack="1"/>
<pin id="339" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln387 (phireg) "/>
</bind>
</comp>

<comp id="341" class="1004" name="phi_ln387_phi_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="1" slack="1"/>
<pin id="343" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="344" dir="0" index="2" bw="3" slack="0"/>
<pin id="345" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="346" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln387/8 "/>
</bind>
</comp>

<comp id="348" class="1005" name="i_4_i_i_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="4" slack="1"/>
<pin id="350" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_4_i_i (phireg) "/>
</bind>
</comp>

<comp id="352" class="1004" name="i_4_i_i_phi_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="4" slack="0"/>
<pin id="354" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="355" dir="0" index="2" bw="1" slack="1"/>
<pin id="356" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="357" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_4_i_i/9 "/>
</bind>
</comp>

<comp id="359" class="1005" name="i_5_i_i_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="2" slack="1"/>
<pin id="361" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i_5_i_i (phireg) "/>
</bind>
</comp>

<comp id="363" class="1004" name="i_5_i_i_phi_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="2" slack="0"/>
<pin id="365" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="366" dir="0" index="2" bw="1" slack="1"/>
<pin id="367" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="368" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_5_i_i/10 "/>
</bind>
</comp>

<comp id="370" class="1004" name="icmp_ln362_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="5" slack="0"/>
<pin id="372" dir="0" index="1" bw="5" slack="0"/>
<pin id="373" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln362/2 "/>
</bind>
</comp>

<comp id="376" class="1004" name="i_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="5" slack="0"/>
<pin id="378" dir="0" index="1" bw="1" slack="0"/>
<pin id="379" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="382" class="1004" name="zext_ln363_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="5" slack="0"/>
<pin id="384" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln363/2 "/>
</bind>
</comp>

<comp id="387" class="1004" name="zext_ln416_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="3" slack="0"/>
<pin id="389" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln416/3 "/>
</bind>
</comp>

<comp id="392" class="1004" name="icmp_ln416_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="3" slack="0"/>
<pin id="394" dir="0" index="1" bw="3" slack="0"/>
<pin id="395" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln416/3 "/>
</bind>
</comp>

<comp id="398" class="1004" name="add_ln416_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="3" slack="0"/>
<pin id="400" dir="0" index="1" bw="1" slack="0"/>
<pin id="401" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln416/3 "/>
</bind>
</comp>

<comp id="404" class="1004" name="shl_ln_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="6" slack="0"/>
<pin id="406" dir="0" index="1" bw="3" slack="0"/>
<pin id="407" dir="0" index="2" bw="1" slack="0"/>
<pin id="408" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="412" class="1004" name="zext_ln417_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="6" slack="0"/>
<pin id="414" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln417/3 "/>
</bind>
</comp>

<comp id="416" class="1004" name="add_ln417_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="6" slack="0"/>
<pin id="418" dir="0" index="1" bw="8" slack="0"/>
<pin id="419" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln417/3 "/>
</bind>
</comp>

<comp id="422" class="1004" name="zext_ln417_2_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="8" slack="0"/>
<pin id="424" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln417_2/3 "/>
</bind>
</comp>

<comp id="427" class="1004" name="add_ln31_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="6" slack="0"/>
<pin id="429" dir="0" index="1" bw="8" slack="0"/>
<pin id="430" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31/3 "/>
</bind>
</comp>

<comp id="433" class="1004" name="zext_ln31_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="8" slack="0"/>
<pin id="435" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31/3 "/>
</bind>
</comp>

<comp id="438" class="1004" name="add_ln31_7_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="6" slack="1"/>
<pin id="440" dir="0" index="1" bw="8" slack="0"/>
<pin id="441" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31_7/4 "/>
</bind>
</comp>

<comp id="443" class="1004" name="zext_ln31_7_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="8" slack="0"/>
<pin id="445" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_7/4 "/>
</bind>
</comp>

<comp id="448" class="1004" name="add_ln31_8_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="6" slack="1"/>
<pin id="450" dir="0" index="1" bw="8" slack="0"/>
<pin id="451" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31_8/4 "/>
</bind>
</comp>

<comp id="453" class="1004" name="zext_ln31_8_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="8" slack="0"/>
<pin id="455" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_8/4 "/>
</bind>
</comp>

<comp id="458" class="1004" name="add_ln31_9_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="6" slack="2"/>
<pin id="460" dir="0" index="1" bw="8" slack="0"/>
<pin id="461" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31_9/5 "/>
</bind>
</comp>

<comp id="463" class="1004" name="zext_ln31_9_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="8" slack="0"/>
<pin id="465" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_9/5 "/>
</bind>
</comp>

<comp id="468" class="1004" name="add_ln31_10_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="6" slack="2"/>
<pin id="470" dir="0" index="1" bw="8" slack="0"/>
<pin id="471" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31_10/5 "/>
</bind>
</comp>

<comp id="473" class="1004" name="zext_ln31_10_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="8" slack="0"/>
<pin id="475" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_10/5 "/>
</bind>
</comp>

<comp id="478" class="1004" name="add_ln31_11_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="6" slack="3"/>
<pin id="480" dir="0" index="1" bw="8" slack="0"/>
<pin id="481" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31_11/6 "/>
</bind>
</comp>

<comp id="483" class="1004" name="zext_ln31_11_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="8" slack="0"/>
<pin id="485" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_11/6 "/>
</bind>
</comp>

<comp id="488" class="1004" name="add_ln31_12_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="6" slack="3"/>
<pin id="490" dir="0" index="1" bw="8" slack="0"/>
<pin id="491" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31_12/6 "/>
</bind>
</comp>

<comp id="493" class="1004" name="zext_ln31_12_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="8" slack="0"/>
<pin id="495" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_12/6 "/>
</bind>
</comp>

<comp id="498" class="1004" name="r_7_i_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="64" slack="0"/>
<pin id="500" dir="0" index="1" bw="8" slack="0"/>
<pin id="501" dir="0" index="2" bw="8" slack="0"/>
<pin id="502" dir="0" index="3" bw="8" slack="1"/>
<pin id="503" dir="0" index="4" bw="8" slack="1"/>
<pin id="504" dir="0" index="5" bw="8" slack="2"/>
<pin id="505" dir="0" index="6" bw="8" slack="2"/>
<pin id="506" dir="0" index="7" bw="8" slack="3"/>
<pin id="507" dir="0" index="8" bw="8" slack="3"/>
<pin id="508" dir="1" index="9" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_7_i/7 "/>
</bind>
</comp>

<comp id="512" class="1004" name="xor_ln417_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="64" slack="0"/>
<pin id="514" dir="0" index="1" bw="64" slack="0"/>
<pin id="515" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln417/7 "/>
</bind>
</comp>

<comp id="519" class="1004" name="add_ln387_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="3" slack="0"/>
<pin id="521" dir="0" index="1" bw="1" slack="0"/>
<pin id="522" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln387/8 "/>
</bind>
</comp>

<comp id="525" class="1004" name="zext_ln387_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="3" slack="0"/>
<pin id="527" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln387/8 "/>
</bind>
</comp>

<comp id="530" class="1004" name="icmp_ln387_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="3" slack="0"/>
<pin id="532" dir="0" index="1" bw="3" slack="0"/>
<pin id="533" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln387/8 "/>
</bind>
</comp>

<comp id="536" class="1004" name="icmp_ln423_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="4" slack="0"/>
<pin id="538" dir="0" index="1" bw="4" slack="0"/>
<pin id="539" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln423/9 "/>
</bind>
</comp>

<comp id="542" class="1004" name="i_9_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="4" slack="0"/>
<pin id="544" dir="0" index="1" bw="1" slack="0"/>
<pin id="545" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_9/9 "/>
</bind>
</comp>

<comp id="548" class="1004" name="zext_ln424_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="4" slack="0"/>
<pin id="550" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln424/9 "/>
</bind>
</comp>

<comp id="553" class="1004" name="zext_ln425_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="2" slack="0"/>
<pin id="555" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln425/10 "/>
</bind>
</comp>

<comp id="558" class="1004" name="icmp_ln425_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="2" slack="0"/>
<pin id="560" dir="0" index="1" bw="2" slack="0"/>
<pin id="561" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln425/10 "/>
</bind>
</comp>

<comp id="564" class="1004" name="i_10_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="2" slack="0"/>
<pin id="566" dir="0" index="1" bw="1" slack="0"/>
<pin id="567" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_10/10 "/>
</bind>
</comp>

<comp id="570" class="1004" name="trunc_ln426_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="2" slack="0"/>
<pin id="572" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln426/10 "/>
</bind>
</comp>

<comp id="574" class="1004" name="tmp_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="8" slack="0"/>
<pin id="576" dir="0" index="1" bw="16" slack="5"/>
<pin id="577" dir="0" index="2" bw="5" slack="0"/>
<pin id="578" dir="0" index="3" bw="5" slack="0"/>
<pin id="579" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/10 "/>
</bind>
</comp>

<comp id="583" class="1004" name="trunc_ln426_1_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="16" slack="5"/>
<pin id="585" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln426_1/10 "/>
</bind>
</comp>

<comp id="586" class="1004" name="select_ln426_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="1" slack="0"/>
<pin id="588" dir="0" index="1" bw="8" slack="0"/>
<pin id="589" dir="0" index="2" bw="8" slack="0"/>
<pin id="590" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln426/10 "/>
</bind>
</comp>

<comp id="595" class="1004" name="r_7_i2_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="64" slack="0"/>
<pin id="597" dir="0" index="1" bw="8" slack="0"/>
<pin id="598" dir="0" index="2" bw="8" slack="0"/>
<pin id="599" dir="0" index="3" bw="8" slack="1"/>
<pin id="600" dir="0" index="4" bw="8" slack="1"/>
<pin id="601" dir="0" index="5" bw="8" slack="2"/>
<pin id="602" dir="0" index="6" bw="8" slack="2"/>
<pin id="603" dir="0" index="7" bw="8" slack="3"/>
<pin id="604" dir="0" index="8" bw="8" slack="3"/>
<pin id="605" dir="1" index="9" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_7_i2/14 "/>
</bind>
</comp>

<comp id="609" class="1004" name="xor_ln450_1_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="64" slack="0"/>
<pin id="611" dir="0" index="1" bw="64" slack="0"/>
<pin id="612" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln450_1/14 "/>
</bind>
</comp>

<comp id="615" class="1004" name="xor_ln450_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="64" slack="0"/>
<pin id="617" dir="0" index="1" bw="64" slack="0"/>
<pin id="618" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln450/14 "/>
</bind>
</comp>

<comp id="622" class="1004" name="xor_ln451_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="64" slack="0"/>
<pin id="624" dir="0" index="1" bw="64" slack="0"/>
<pin id="625" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln451/14 "/>
</bind>
</comp>

<comp id="629" class="1005" name="nonce_read_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="16" slack="5"/>
<pin id="631" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="nonce_read "/>
</bind>
</comp>

<comp id="638" class="1005" name="i_reg_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="5" slack="0"/>
<pin id="640" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="646" class="1005" name="add_ln416_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="3" slack="0"/>
<pin id="648" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln416 "/>
</bind>
</comp>

<comp id="651" class="1005" name="zext_ln417_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="8" slack="1"/>
<pin id="653" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln417 "/>
</bind>
</comp>

<comp id="661" class="1005" name="seed_addr_reg_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="8" slack="1"/>
<pin id="663" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="seed_addr "/>
</bind>
</comp>

<comp id="666" class="1005" name="seed_addr_1_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="8" slack="1"/>
<pin id="668" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="seed_addr_1 "/>
</bind>
</comp>

<comp id="671" class="1005" name="state_s_addr_1_reg_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="5" slack="3"/>
<pin id="673" dir="1" index="1" bw="5" slack="3"/>
</pin_list>
<bind>
<opset="state_s_addr_1 "/>
</bind>
</comp>

<comp id="676" class="1005" name="seed_load_reg_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="8" slack="3"/>
<pin id="678" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="seed_load "/>
</bind>
</comp>

<comp id="681" class="1005" name="seed_load_1_reg_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="8" slack="3"/>
<pin id="683" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="seed_load_1 "/>
</bind>
</comp>

<comp id="686" class="1005" name="seed_addr_2_reg_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="8" slack="1"/>
<pin id="688" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="seed_addr_2 "/>
</bind>
</comp>

<comp id="691" class="1005" name="seed_addr_3_reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="8" slack="1"/>
<pin id="693" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="seed_addr_3 "/>
</bind>
</comp>

<comp id="696" class="1005" name="seed_load_2_reg_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="8" slack="2"/>
<pin id="698" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="seed_load_2 "/>
</bind>
</comp>

<comp id="701" class="1005" name="seed_load_3_reg_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="8" slack="2"/>
<pin id="703" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="seed_load_3 "/>
</bind>
</comp>

<comp id="706" class="1005" name="seed_addr_4_reg_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="8" slack="1"/>
<pin id="708" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="seed_addr_4 "/>
</bind>
</comp>

<comp id="711" class="1005" name="seed_addr_5_reg_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="8" slack="1"/>
<pin id="713" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="seed_addr_5 "/>
</bind>
</comp>

<comp id="716" class="1005" name="seed_load_4_reg_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="8" slack="1"/>
<pin id="718" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="seed_load_4 "/>
</bind>
</comp>

<comp id="721" class="1005" name="seed_load_5_reg_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="8" slack="1"/>
<pin id="723" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="seed_load_5 "/>
</bind>
</comp>

<comp id="726" class="1005" name="seed_addr_6_reg_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="8" slack="1"/>
<pin id="728" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="seed_addr_6 "/>
</bind>
</comp>

<comp id="731" class="1005" name="seed_addr_7_reg_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="8" slack="1"/>
<pin id="733" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="seed_addr_7 "/>
</bind>
</comp>

<comp id="736" class="1005" name="add_ln387_reg_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="3" slack="0"/>
<pin id="738" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln387 "/>
</bind>
</comp>

<comp id="747" class="1005" name="i_9_reg_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="4" slack="0"/>
<pin id="749" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_9 "/>
</bind>
</comp>

<comp id="755" class="1005" name="i_10_reg_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="2" slack="0"/>
<pin id="757" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_10 "/>
</bind>
</comp>

<comp id="760" class="1005" name="t_addr_11_reg_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="3" slack="1"/>
<pin id="762" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="t_addr_11 "/>
</bind>
</comp>

<comp id="765" class="1005" name="t_addr_12_reg_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="3" slack="1"/>
<pin id="767" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="t_addr_12 "/>
</bind>
</comp>

<comp id="770" class="1005" name="t_load_reg_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="8" slack="3"/>
<pin id="772" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="t_load "/>
</bind>
</comp>

<comp id="775" class="1005" name="t_load_8_reg_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="8" slack="3"/>
<pin id="777" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="t_load_8 "/>
</bind>
</comp>

<comp id="780" class="1005" name="t_addr_13_reg_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="3" slack="1"/>
<pin id="782" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="t_addr_13 "/>
</bind>
</comp>

<comp id="785" class="1005" name="t_addr_14_reg_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="3" slack="1"/>
<pin id="787" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="t_addr_14 "/>
</bind>
</comp>

<comp id="790" class="1005" name="t_load_9_reg_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="8" slack="2"/>
<pin id="792" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="t_load_9 "/>
</bind>
</comp>

<comp id="795" class="1005" name="t_load_10_reg_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="8" slack="2"/>
<pin id="797" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="t_load_10 "/>
</bind>
</comp>

<comp id="800" class="1005" name="t_addr_15_reg_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="3" slack="1"/>
<pin id="802" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="t_addr_15 "/>
</bind>
</comp>

<comp id="805" class="1005" name="t_addr_16_reg_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="3" slack="1"/>
<pin id="807" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="t_addr_16 "/>
</bind>
</comp>

<comp id="810" class="1005" name="t_load_11_reg_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="8" slack="1"/>
<pin id="812" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="t_load_11 "/>
</bind>
</comp>

<comp id="815" class="1005" name="t_load_12_reg_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="8" slack="1"/>
<pin id="817" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="t_load_12 "/>
</bind>
</comp>

<comp id="820" class="1005" name="t_addr_17_reg_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="3" slack="1"/>
<pin id="822" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="t_addr_17 "/>
</bind>
</comp>

<comp id="825" class="1005" name="t_addr_18_reg_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="3" slack="1"/>
<pin id="827" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="t_addr_18 "/>
</bind>
</comp>

<comp id="830" class="1005" name="state_s_addr_2_reg_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="5" slack="1"/>
<pin id="832" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="state_s_addr_2 "/>
</bind>
</comp>

<comp id="836" class="1005" name="state_s_addr_3_reg_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="5" slack="1"/>
<pin id="838" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="state_s_addr_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="97"><net_src comp="8" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="102"><net_src comp="6" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="4" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="109"><net_src comp="0" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="20" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="116"><net_src comp="20" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="117"><net_src comp="104" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="123"><net_src comp="2" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="20" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="130"><net_src comp="118" pin="3"/><net_sink comp="125" pin=0"/></net>

<net id="136"><net_src comp="2" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="20" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="142"><net_src comp="131" pin="3"/><net_sink comp="125" pin=2"/></net>

<net id="148"><net_src comp="0" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="20" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="155"><net_src comp="2" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="20" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="157"><net_src comp="150" pin="3"/><net_sink comp="125" pin=0"/></net>

<net id="163"><net_src comp="2" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="20" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="165"><net_src comp="158" pin="3"/><net_sink comp="125" pin=2"/></net>

<net id="171"><net_src comp="2" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="20" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="173"><net_src comp="166" pin="3"/><net_sink comp="125" pin=0"/></net>

<net id="179"><net_src comp="2" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="20" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="181"><net_src comp="174" pin="3"/><net_sink comp="125" pin=2"/></net>

<net id="187"><net_src comp="2" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="20" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="189"><net_src comp="182" pin="3"/><net_sink comp="125" pin=0"/></net>

<net id="195"><net_src comp="2" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="20" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="197"><net_src comp="190" pin="3"/><net_sink comp="125" pin=2"/></net>

<net id="203"><net_src comp="20" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="209"><net_src comp="50" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="210"><net_src comp="198" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="216"><net_src comp="20" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="217"><net_src comp="211" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="223"><net_src comp="20" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="224"><net_src comp="218" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="230"><net_src comp="20" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="231"><net_src comp="20" pin="0"/><net_sink comp="225" pin=2"/></net>

<net id="232"><net_src comp="225" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="238"><net_src comp="20" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="239"><net_src comp="8" pin="0"/><net_sink comp="233" pin=2"/></net>

<net id="244"><net_src comp="233" pin="3"/><net_sink comp="204" pin=2"/></net>

<net id="250"><net_src comp="20" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="251"><net_src comp="72" pin="0"/><net_sink comp="245" pin=2"/></net>

<net id="252"><net_src comp="245" pin="3"/><net_sink comp="204" pin=2"/></net>

<net id="258"><net_src comp="20" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="259"><net_src comp="82" pin="0"/><net_sink comp="253" pin=2"/></net>

<net id="260"><net_src comp="253" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="266"><net_src comp="20" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="267"><net_src comp="84" pin="0"/><net_sink comp="261" pin=2"/></net>

<net id="268"><net_src comp="261" pin="3"/><net_sink comp="204" pin=2"/></net>

<net id="274"><net_src comp="20" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="275"><net_src comp="86" pin="0"/><net_sink comp="269" pin=2"/></net>

<net id="276"><net_src comp="269" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="282"><net_src comp="20" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="283"><net_src comp="24" pin="0"/><net_sink comp="277" pin=2"/></net>

<net id="284"><net_src comp="277" pin="3"/><net_sink comp="204" pin=2"/></net>

<net id="290"><net_src comp="20" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="291"><net_src comp="88" pin="0"/><net_sink comp="285" pin=2"/></net>

<net id="292"><net_src comp="285" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="298"><net_src comp="0" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="299"><net_src comp="20" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="300"><net_src comp="24" pin="0"/><net_sink comp="293" pin=2"/></net>

<net id="301"><net_src comp="293" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="307"><net_src comp="0" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="308"><net_src comp="20" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="309"><net_src comp="60" pin="0"/><net_sink comp="302" pin=2"/></net>

<net id="314"><net_src comp="302" pin="3"/><net_sink comp="111" pin=2"/></net>

<net id="318"><net_src comp="10" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="325"><net_src comp="315" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="329"><net_src comp="22" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="336"><net_src comp="326" pin="1"/><net_sink comp="330" pin=2"/></net>

<net id="340"><net_src comp="22" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="347"><net_src comp="337" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="351"><net_src comp="62" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="358"><net_src comp="348" pin="1"/><net_sink comp="352" pin=2"/></net>

<net id="362"><net_src comp="68" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="369"><net_src comp="359" pin="1"/><net_sink comp="363" pin=2"/></net>

<net id="374"><net_src comp="319" pin="4"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="12" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="380"><net_src comp="319" pin="4"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="18" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="385"><net_src comp="319" pin="4"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="390"><net_src comp="330" pin="4"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="396"><net_src comp="330" pin="4"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="26" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="402"><net_src comp="330" pin="4"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="28" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="409"><net_src comp="30" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="410"><net_src comp="330" pin="4"/><net_sink comp="404" pin=1"/></net>

<net id="411"><net_src comp="22" pin="0"/><net_sink comp="404" pin=2"/></net>

<net id="415"><net_src comp="404" pin="3"/><net_sink comp="412" pin=0"/></net>

<net id="420"><net_src comp="412" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="32" pin="0"/><net_sink comp="416" pin=1"/></net>

<net id="425"><net_src comp="416" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="431"><net_src comp="412" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="432"><net_src comp="34" pin="0"/><net_sink comp="427" pin=1"/></net>

<net id="436"><net_src comp="427" pin="2"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="442"><net_src comp="36" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="446"><net_src comp="438" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="452"><net_src comp="38" pin="0"/><net_sink comp="448" pin=1"/></net>

<net id="456"><net_src comp="448" pin="2"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="462"><net_src comp="40" pin="0"/><net_sink comp="458" pin=1"/></net>

<net id="466"><net_src comp="458" pin="2"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="472"><net_src comp="42" pin="0"/><net_sink comp="468" pin=1"/></net>

<net id="476"><net_src comp="468" pin="2"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="482"><net_src comp="44" pin="0"/><net_sink comp="478" pin=1"/></net>

<net id="486"><net_src comp="478" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="492"><net_src comp="46" pin="0"/><net_sink comp="488" pin=1"/></net>

<net id="496"><net_src comp="488" pin="2"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="509"><net_src comp="48" pin="0"/><net_sink comp="498" pin=0"/></net>

<net id="510"><net_src comp="125" pin="7"/><net_sink comp="498" pin=1"/></net>

<net id="511"><net_src comp="125" pin="3"/><net_sink comp="498" pin=2"/></net>

<net id="516"><net_src comp="111" pin="3"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="498" pin="9"/><net_sink comp="512" pin=1"/></net>

<net id="518"><net_src comp="512" pin="2"/><net_sink comp="111" pin=1"/></net>

<net id="523"><net_src comp="341" pin="4"/><net_sink comp="519" pin=0"/></net>

<net id="524"><net_src comp="28" pin="0"/><net_sink comp="519" pin=1"/></net>

<net id="528"><net_src comp="341" pin="4"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="534"><net_src comp="341" pin="4"/><net_sink comp="530" pin=0"/></net>

<net id="535"><net_src comp="52" pin="0"/><net_sink comp="530" pin=1"/></net>

<net id="540"><net_src comp="352" pin="4"/><net_sink comp="536" pin=0"/></net>

<net id="541"><net_src comp="64" pin="0"/><net_sink comp="536" pin=1"/></net>

<net id="546"><net_src comp="352" pin="4"/><net_sink comp="542" pin=0"/></net>

<net id="547"><net_src comp="66" pin="0"/><net_sink comp="542" pin=1"/></net>

<net id="551"><net_src comp="352" pin="4"/><net_sink comp="548" pin=0"/></net>

<net id="552"><net_src comp="548" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="556"><net_src comp="363" pin="4"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="562"><net_src comp="363" pin="4"/><net_sink comp="558" pin=0"/></net>

<net id="563"><net_src comp="70" pin="0"/><net_sink comp="558" pin=1"/></net>

<net id="568"><net_src comp="363" pin="4"/><net_sink comp="564" pin=0"/></net>

<net id="569"><net_src comp="74" pin="0"/><net_sink comp="564" pin=1"/></net>

<net id="573"><net_src comp="363" pin="4"/><net_sink comp="570" pin=0"/></net>

<net id="580"><net_src comp="76" pin="0"/><net_sink comp="574" pin=0"/></net>

<net id="581"><net_src comp="78" pin="0"/><net_sink comp="574" pin=2"/></net>

<net id="582"><net_src comp="80" pin="0"/><net_sink comp="574" pin=3"/></net>

<net id="591"><net_src comp="570" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="592"><net_src comp="574" pin="4"/><net_sink comp="586" pin=1"/></net>

<net id="593"><net_src comp="583" pin="1"/><net_sink comp="586" pin=2"/></net>

<net id="594"><net_src comp="586" pin="3"/><net_sink comp="204" pin=1"/></net>

<net id="606"><net_src comp="48" pin="0"/><net_sink comp="595" pin=0"/></net>

<net id="607"><net_src comp="204" pin="3"/><net_sink comp="595" pin=1"/></net>

<net id="608"><net_src comp="204" pin="7"/><net_sink comp="595" pin=2"/></net>

<net id="613"><net_src comp="595" pin="9"/><net_sink comp="609" pin=0"/></net>

<net id="614"><net_src comp="90" pin="0"/><net_sink comp="609" pin=1"/></net>

<net id="619"><net_src comp="609" pin="2"/><net_sink comp="615" pin=0"/></net>

<net id="620"><net_src comp="111" pin="3"/><net_sink comp="615" pin=1"/></net>

<net id="621"><net_src comp="615" pin="2"/><net_sink comp="111" pin=4"/></net>

<net id="626"><net_src comp="111" pin="7"/><net_sink comp="622" pin=0"/></net>

<net id="627"><net_src comp="92" pin="0"/><net_sink comp="622" pin=1"/></net>

<net id="628"><net_src comp="622" pin="2"/><net_sink comp="111" pin=1"/></net>

<net id="632"><net_src comp="98" pin="2"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="574" pin=1"/></net>

<net id="634"><net_src comp="629" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="641"><net_src comp="376" pin="2"/><net_sink comp="638" pin=0"/></net>

<net id="642"><net_src comp="638" pin="1"/><net_sink comp="319" pin=2"/></net>

<net id="649"><net_src comp="398" pin="2"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="654"><net_src comp="412" pin="1"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="656"><net_src comp="651" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="657"><net_src comp="651" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="658"><net_src comp="651" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="659"><net_src comp="651" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="660"><net_src comp="651" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="664"><net_src comp="118" pin="3"/><net_sink comp="661" pin=0"/></net>

<net id="665"><net_src comp="661" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="669"><net_src comp="131" pin="3"/><net_sink comp="666" pin=0"/></net>

<net id="670"><net_src comp="666" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="674"><net_src comp="143" pin="3"/><net_sink comp="671" pin=0"/></net>

<net id="675"><net_src comp="671" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="679"><net_src comp="125" pin="3"/><net_sink comp="676" pin=0"/></net>

<net id="680"><net_src comp="676" pin="1"/><net_sink comp="498" pin=8"/></net>

<net id="684"><net_src comp="125" pin="7"/><net_sink comp="681" pin=0"/></net>

<net id="685"><net_src comp="681" pin="1"/><net_sink comp="498" pin=7"/></net>

<net id="689"><net_src comp="150" pin="3"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="694"><net_src comp="158" pin="3"/><net_sink comp="691" pin=0"/></net>

<net id="695"><net_src comp="691" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="699"><net_src comp="125" pin="3"/><net_sink comp="696" pin=0"/></net>

<net id="700"><net_src comp="696" pin="1"/><net_sink comp="498" pin=6"/></net>

<net id="704"><net_src comp="125" pin="7"/><net_sink comp="701" pin=0"/></net>

<net id="705"><net_src comp="701" pin="1"/><net_sink comp="498" pin=5"/></net>

<net id="709"><net_src comp="166" pin="3"/><net_sink comp="706" pin=0"/></net>

<net id="710"><net_src comp="706" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="714"><net_src comp="174" pin="3"/><net_sink comp="711" pin=0"/></net>

<net id="715"><net_src comp="711" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="719"><net_src comp="125" pin="3"/><net_sink comp="716" pin=0"/></net>

<net id="720"><net_src comp="716" pin="1"/><net_sink comp="498" pin=4"/></net>

<net id="724"><net_src comp="125" pin="7"/><net_sink comp="721" pin=0"/></net>

<net id="725"><net_src comp="721" pin="1"/><net_sink comp="498" pin=3"/></net>

<net id="729"><net_src comp="182" pin="3"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="734"><net_src comp="190" pin="3"/><net_sink comp="731" pin=0"/></net>

<net id="735"><net_src comp="731" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="739"><net_src comp="519" pin="2"/><net_sink comp="736" pin=0"/></net>

<net id="740"><net_src comp="736" pin="1"/><net_sink comp="341" pin=2"/></net>

<net id="750"><net_src comp="542" pin="2"/><net_sink comp="747" pin=0"/></net>

<net id="751"><net_src comp="747" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="758"><net_src comp="564" pin="2"/><net_sink comp="755" pin=0"/></net>

<net id="759"><net_src comp="755" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="763"><net_src comp="225" pin="3"/><net_sink comp="760" pin=0"/></net>

<net id="764"><net_src comp="760" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="768"><net_src comp="233" pin="3"/><net_sink comp="765" pin=0"/></net>

<net id="769"><net_src comp="765" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="773"><net_src comp="204" pin="3"/><net_sink comp="770" pin=0"/></net>

<net id="774"><net_src comp="770" pin="1"/><net_sink comp="595" pin=8"/></net>

<net id="778"><net_src comp="204" pin="7"/><net_sink comp="775" pin=0"/></net>

<net id="779"><net_src comp="775" pin="1"/><net_sink comp="595" pin=7"/></net>

<net id="783"><net_src comp="245" pin="3"/><net_sink comp="780" pin=0"/></net>

<net id="784"><net_src comp="780" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="788"><net_src comp="253" pin="3"/><net_sink comp="785" pin=0"/></net>

<net id="789"><net_src comp="785" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="793"><net_src comp="204" pin="7"/><net_sink comp="790" pin=0"/></net>

<net id="794"><net_src comp="790" pin="1"/><net_sink comp="595" pin=6"/></net>

<net id="798"><net_src comp="204" pin="3"/><net_sink comp="795" pin=0"/></net>

<net id="799"><net_src comp="795" pin="1"/><net_sink comp="595" pin=5"/></net>

<net id="803"><net_src comp="261" pin="3"/><net_sink comp="800" pin=0"/></net>

<net id="804"><net_src comp="800" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="808"><net_src comp="269" pin="3"/><net_sink comp="805" pin=0"/></net>

<net id="809"><net_src comp="805" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="813"><net_src comp="204" pin="7"/><net_sink comp="810" pin=0"/></net>

<net id="814"><net_src comp="810" pin="1"/><net_sink comp="595" pin=4"/></net>

<net id="818"><net_src comp="204" pin="3"/><net_sink comp="815" pin=0"/></net>

<net id="819"><net_src comp="815" pin="1"/><net_sink comp="595" pin=3"/></net>

<net id="823"><net_src comp="277" pin="3"/><net_sink comp="820" pin=0"/></net>

<net id="824"><net_src comp="820" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="828"><net_src comp="285" pin="3"/><net_sink comp="825" pin=0"/></net>

<net id="829"><net_src comp="825" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="833"><net_src comp="293" pin="3"/><net_sink comp="830" pin=0"/></net>

<net id="834"><net_src comp="830" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="835"><net_src comp="830" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="839"><net_src comp="302" pin="3"/><net_sink comp="836" pin=0"/></net>

<net id="840"><net_src comp="836" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="841"><net_src comp="836" pin="1"/><net_sink comp="111" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: state_s | {2 7 14 }
	Port: seed | {}
 - Input state : 
	Port: pqcrystals_dilithium.22 : state_s | {6 7 13 14 }
	Port: pqcrystals_dilithium.22 : seed | {3 4 5 6 7 }
	Port: pqcrystals_dilithium.22 : nonce | {1 }
  - Chain level:
	State 1
	State 2
		icmp_ln362 : 1
		i : 1
		br_ln362 : 2
		zext_ln363 : 1
		state_s_addr : 2
		store_ln363 : 3
	State 3
		zext_ln416 : 1
		icmp_ln416 : 1
		add_ln416 : 1
		br_ln416 : 2
		shl_ln : 1
		zext_ln417 : 2
		add_ln417 : 3
		zext_ln417_2 : 4
		seed_addr : 5
		seed_load : 6
		add_ln31 : 3
		zext_ln31 : 4
		seed_addr_1 : 5
		seed_load_1 : 6
		state_s_addr_1 : 2
	State 4
		zext_ln31_7 : 1
		seed_addr_2 : 2
		seed_load_2 : 3
		zext_ln31_8 : 1
		seed_addr_3 : 2
		seed_load_3 : 3
	State 5
		zext_ln31_9 : 1
		seed_addr_4 : 2
		seed_load_4 : 3
		zext_ln31_10 : 1
		seed_addr_5 : 2
		seed_load_5 : 3
	State 6
		zext_ln31_11 : 1
		seed_addr_6 : 2
		seed_load_6 : 3
		zext_ln31_12 : 1
		seed_addr_7 : 2
		seed_load_7 : 3
	State 7
		r_7_i : 1
		xor_ln417 : 2
		store_ln417 : 2
	State 8
		add_ln387 : 1
		zext_ln387 : 1
		t_addr : 2
		store_ln387 : 3
		icmp_ln387 : 1
		br_ln387 : 2
	State 9
		icmp_ln423 : 1
		i_9 : 1
		br_ln423 : 2
		zext_ln424 : 1
		t_addr_3 : 2
		store_ln424 : 3
	State 10
		zext_ln425 : 1
		icmp_ln425 : 1
		i_10 : 1
		br_ln425 : 2
		trunc_ln426 : 1
		select_ln426 : 2
		t_addr_19 : 2
		store_ln426 : 3
		t_load : 1
		t_load_8 : 1
	State 11
		t_load_9 : 1
		t_load_10 : 1
	State 12
		t_load_11 : 1
		t_load_12 : 1
	State 13
		t_load_13 : 1
		t_load_14 : 1
		state_s_load_1 : 1
		state_s_load_2 : 1
	State 14
		r_7_i2 : 1
		xor_ln450_1 : 2
		xor_ln450 : 2
		store_ln450 : 2
		xor_ln451 : 1
		store_ln451 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |    xor_ln417_fu_512   |    0    |    64   |
|    xor   |   xor_ln450_1_fu_609  |    0    |    64   |
|          |    xor_ln450_fu_615   |    0    |    64   |
|          |    xor_ln451_fu_622   |    0    |    64   |
|----------|-----------------------|---------|---------|
|          |        i_fu_376       |    0    |    15   |
|          |    add_ln416_fu_398   |    0    |    12   |
|          |    add_ln417_fu_416   |    0    |    15   |
|          |    add_ln31_fu_427    |    0    |    15   |
|          |   add_ln31_7_fu_438   |    0    |    15   |
|          |   add_ln31_8_fu_448   |    0    |    15   |
|    add   |   add_ln31_9_fu_458   |    0    |    15   |
|          |   add_ln31_10_fu_468  |    0    |    15   |
|          |   add_ln31_11_fu_478  |    0    |    15   |
|          |   add_ln31_12_fu_488  |    0    |    15   |
|          |    add_ln387_fu_519   |    0    |    12   |
|          |       i_9_fu_542      |    0    |    13   |
|          |      i_10_fu_564      |    0    |    10   |
|----------|-----------------------|---------|---------|
|          |   icmp_ln362_fu_370   |    0    |    11   |
|          |   icmp_ln416_fu_392   |    0    |    9    |
|   icmp   |   icmp_ln387_fu_530   |    0    |    9    |
|          |   icmp_ln423_fu_536   |    0    |    9    |
|          |   icmp_ln425_fu_558   |    0    |    8    |
|----------|-----------------------|---------|---------|
|  select  |  select_ln426_fu_586  |    0    |    8    |
|----------|-----------------------|---------|---------|
|   read   | nonce_read_read_fu_98 |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |   zext_ln363_fu_382   |    0    |    0    |
|          |   zext_ln416_fu_387   |    0    |    0    |
|          |   zext_ln417_fu_412   |    0    |    0    |
|          |  zext_ln417_2_fu_422  |    0    |    0    |
|          |    zext_ln31_fu_433   |    0    |    0    |
|          |   zext_ln31_7_fu_443  |    0    |    0    |
|   zext   |   zext_ln31_8_fu_453  |    0    |    0    |
|          |   zext_ln31_9_fu_463  |    0    |    0    |
|          |  zext_ln31_10_fu_473  |    0    |    0    |
|          |  zext_ln31_11_fu_483  |    0    |    0    |
|          |  zext_ln31_12_fu_493  |    0    |    0    |
|          |   zext_ln387_fu_525   |    0    |    0    |
|          |   zext_ln424_fu_548   |    0    |    0    |
|          |   zext_ln425_fu_553   |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |     shl_ln_fu_404     |    0    |    0    |
|bitconcatenate|      r_7_i_fu_498     |    0    |    0    |
|          |     r_7_i2_fu_595     |    0    |    0    |
|----------|-----------------------|---------|---------|
|   trunc  |   trunc_ln426_fu_570  |    0    |    0    |
|          |  trunc_ln426_1_fu_583 |    0    |    0    |
|----------|-----------------------|---------|---------|
|partselect|       tmp_fu_574      |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |   492   |
|----------|-----------------------|---------|---------|

Memories:
+----+--------+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |  URAM  |
+----+--------+--------+--------+--------+
|  t |    0   |   16   |    1   |    0   |
+----+--------+--------+--------+--------+
|Total|    0   |   16   |    1   |    0   |
+----+--------+--------+--------+--------+

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   add_ln387_reg_736  |    3   |
|   add_ln416_reg_646  |    3   |
|   i_0_i_i1_reg_315   |    5   |
|     i_10_reg_755     |    2   |
|   i_3_i_i31_reg_326  |    3   |
|    i_4_i_i_reg_348   |    4   |
|    i_5_i_i_reg_359   |    2   |
|      i_9_reg_747     |    4   |
|       i_reg_638      |    5   |
|  nonce_read_reg_629  |   16   |
|   phi_ln387_reg_337  |    3   |
|  seed_addr_1_reg_666 |    8   |
|  seed_addr_2_reg_686 |    8   |
|  seed_addr_3_reg_691 |    8   |
|  seed_addr_4_reg_706 |    8   |
|  seed_addr_5_reg_711 |    8   |
|  seed_addr_6_reg_726 |    8   |
|  seed_addr_7_reg_731 |    8   |
|   seed_addr_reg_661  |    8   |
|  seed_load_1_reg_681 |    8   |
|  seed_load_2_reg_696 |    8   |
|  seed_load_3_reg_701 |    8   |
|  seed_load_4_reg_716 |    8   |
|  seed_load_5_reg_721 |    8   |
|   seed_load_reg_676  |    8   |
|state_s_addr_1_reg_671|    5   |
|state_s_addr_2_reg_830|    5   |
|state_s_addr_3_reg_836|    5   |
|   t_addr_11_reg_760  |    3   |
|   t_addr_12_reg_765  |    3   |
|   t_addr_13_reg_780  |    3   |
|   t_addr_14_reg_785  |    3   |
|   t_addr_15_reg_800  |    3   |
|   t_addr_16_reg_805  |    3   |
|   t_addr_17_reg_820  |    3   |
|   t_addr_18_reg_825  |    3   |
|   t_load_10_reg_795  |    8   |
|   t_load_11_reg_810  |    8   |
|   t_load_12_reg_815  |    8   |
|   t_load_8_reg_775   |    8   |
|   t_load_9_reg_790   |    8   |
|    t_load_reg_770    |    8   |
|  zext_ln417_reg_651  |    8   |
+----------------------+--------+
|         Total        |   257  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_111 |  p0  |   5  |   5  |   25   ||    27   |
| grp_access_fu_111 |  p1  |   3  |  64  |   192  ||    15   |
| grp_access_fu_111 |  p2  |   3  |   0  |    0   ||    15   |
| grp_access_fu_125 |  p0  |   8  |   8  |   64   ||    41   |
| grp_access_fu_125 |  p2  |   8  |   0  |    0   ||    41   |
| grp_access_fu_204 |  p0  |  11  |   3  |   33   ||    50   |
| grp_access_fu_204 |  p1  |   2  |   8  |   16   ||    9    |
| grp_access_fu_204 |  p2  |   8  |   0  |    0   ||    41   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   330  || 13.1754 ||   239   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   492  |    -   |
|   Memory  |    0   |    -   |   16   |    1   |    0   |
|Multiplexer|    -   |   13   |    -   |   239  |    -   |
|  Register |    -   |    -   |   257  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |   13   |   273  |   732  |    0   |
+-----------+--------+--------+--------+--------+--------+
