// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.4
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module sinGenerator_sinf_or_cosf (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        t_in,
        ap_return
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 17'b1;
parameter    ap_ST_st2_fsm_1 = 17'b10;
parameter    ap_ST_st3_fsm_2 = 17'b100;
parameter    ap_ST_st4_fsm_3 = 17'b1000;
parameter    ap_ST_st5_fsm_4 = 17'b10000;
parameter    ap_ST_st6_fsm_5 = 17'b100000;
parameter    ap_ST_st7_fsm_6 = 17'b1000000;
parameter    ap_ST_st8_fsm_7 = 17'b10000000;
parameter    ap_ST_st9_fsm_8 = 17'b100000000;
parameter    ap_ST_st10_fsm_9 = 17'b1000000000;
parameter    ap_ST_st11_fsm_10 = 17'b10000000000;
parameter    ap_ST_st12_fsm_11 = 17'b100000000000;
parameter    ap_ST_st13_fsm_12 = 17'b1000000000000;
parameter    ap_ST_st14_fsm_13 = 17'b10000000000000;
parameter    ap_ST_st15_fsm_14 = 17'b100000000000000;
parameter    ap_ST_st16_fsm_15 = 17'b1000000000000000;
parameter    ap_ST_st17_fsm_16 = 17'b10000000000000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv32_9 = 32'b1001;
parameter    ap_const_lv32_E = 32'b1110;
parameter    ap_const_lv32_F = 32'b1111;
parameter    ap_const_lv32_1F = 32'b11111;
parameter    ap_const_lv32_17 = 32'b10111;
parameter    ap_const_lv32_1E = 32'b11110;
parameter    ap_const_lv8_7E = 8'b1111110;
parameter    ap_const_lv8_C2 = 8'b11000010;
parameter    ap_const_lv8_3F = 8'b111111;
parameter    ap_const_lv32_1D = 32'b11101;
parameter    ap_const_lv32_63 = 32'b1100011;
parameter    ap_const_lv23_0 = 23'b00000000000000000000000;
parameter    ap_const_lv32_13 = 32'b10011;
parameter    ap_const_lv32_43 = 32'b1000011;
parameter    ap_const_lv32_44 = 32'b1000100;
parameter    ap_const_lv32_46 = 32'b1000110;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv49_0 = 49'b0000000000000000000000000000000000000000000000000;
parameter    ap_const_lv32_30 = 32'b110000;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv8_83 = 8'b10000011;
parameter    ap_const_lv8_0 = 8'b00000000;
parameter    ap_const_lv32_12 = 32'b10010;
parameter    ap_const_lv13_1FFF = 13'b1111111111111;
parameter    ap_const_lv32_11 = 32'b10001;
parameter    ap_const_lv8_FF = 8'b11111111;
parameter    ap_const_lv9_0 = 9'b000000000;
parameter    ap_const_lv32_18 = 32'b11000;
parameter    ap_const_lv31_7FFFFFFF = 31'b1111111111111111111111111111111;
parameter    ap_const_lv32_10 = 32'b10000;
parameter    ap_const_lv32_27 = 32'b100111;
parameter    ap_const_lv32_3D = 32'b111101;
parameter    ap_const_lv31_0 = 31'b0000000000000000000000000000000;
parameter    ap_const_lv32_7FFFFFFF = 32'b1111111111111111111111111111111;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] t_in;
output  [31:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;
(* fsm_encoding = "none" *) reg   [16:0] ap_CS_fsm = 17'b1;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_bdd_35;
wire   [3:0] hls_ref_4oPi_table_100_V_address0;
reg    hls_ref_4oPi_table_100_V_ce0;
wire   [99:0] hls_ref_4oPi_table_100_V_q0;
wire   [7:0] hls_sin_cos_K0_V_address0;
reg    hls_sin_cos_K0_V_ce0;
wire   [29:0] hls_sin_cos_K0_V_q0;
wire   [7:0] hls_sin_cos_K1_V_address0;
reg    hls_sin_cos_K1_V_ce0;
wire   [22:0] hls_sin_cos_K1_V_q0;
wire   [7:0] hls_sin_cos_K2_V_address0;
reg    hls_sin_cos_K2_V_ce0;
wire   [14:0] hls_sin_cos_K2_V_q0;
reg   [0:0] p_Result_s_reg_909;
wire   [7:0] loc_V_fu_234_p4;
reg   [7:0] loc_V_reg_915;
wire   [22:0] loc_V_1_fu_244_p1;
reg   [22:0] loc_V_1_reg_922;
wire   [0:0] closepath_fu_248_p2;
reg   [0:0] closepath_reg_928;
wire   [3:0] tmp_14_fu_283_p1;
reg   [3:0] tmp_14_reg_939;
wire   [23:0] p_Result_14_fu_287_p3;
reg   [23:0] p_Result_14_reg_944;
reg    ap_sig_cseq_ST_st2_fsm_1;
reg    ap_sig_bdd_92;
reg   [70:0] Med_V_reg_949;
wire   [0:0] tmp_11_fu_315_p2;
reg   [0:0] tmp_11_reg_954;
wire   [48:0] p_Val2_19_fu_357_p3;
reg   [48:0] p_Val2_19_reg_960;
reg    ap_sig_cseq_ST_st3_fsm_2;
reg    ap_sig_bdd_105;
wire    grp_sinGenerator_big_mult_v3small_71_24_17_s_fu_210_ap_done;
reg   [17:0] p_Result_i3_i_reg_965;
wire   [0:0] cos_basis_fu_375_p10;
reg   [0:0] cos_basis_reg_970;
wire   [0:0] tmp_7_fu_480_p3;
reg   [0:0] tmp_7_reg_977;
reg   [30:0] p_Val2_23_reg_982;
reg    ap_sig_cseq_ST_st4_fsm_3;
reg    ap_sig_bdd_124;
reg   [0:0] tmp_17_reg_987;
wire   [7:0] Ex_V_fu_568_p2;
reg   [7:0] Ex_V_reg_992;
reg   [0:0] isNeg_reg_998;
wire   [0:0] or_cond_fu_587_p2;
reg   [0:0] or_cond_reg_1004;
wire   [0:0] sel_tmp2_fu_608_p2;
reg   [0:0] sel_tmp2_reg_1009;
wire   [30:0] p_Val2_32_fu_617_p2;
reg   [30:0] p_Val2_32_reg_1014;
reg    ap_sig_cseq_ST_st5_fsm_4;
reg    ap_sig_bdd_143;
wire   [8:0] sh_assign_fu_631_p3;
reg   [8:0] sh_assign_reg_1021;
reg   [16:0] p_Val2_2_reg_1027;
reg    ap_sig_cseq_ST_st6_fsm_5;
reg    ap_sig_bdd_154;
reg   [8:0] tmp_s_reg_1032;
wire   [7:0] p_Ex_V_ret_fu_712_p3;
reg   [7:0] p_Ex_V_ret_reg_1037;
wire   [30:0] p_Mx_V_ret_fu_718_p3;
reg   [30:0] p_Mx_V_ret_reg_1042;
reg   [16:0] tmp_1_reg_1062;
reg    ap_sig_cseq_ST_st7_fsm_6;
reg    ap_sig_bdd_175;
reg   [29:0] p_Val2_s_reg_1067;
reg  signed [22:0] hls_sin_cos_K1_V_load_reg_1072;
reg  signed [14:0] hls_sin_cos_K2_V_load_reg_1077;
reg   [23:0] tmp_3_reg_1082;
reg    ap_sig_cseq_ST_st8_fsm_7;
reg    ap_sig_bdd_187;
reg   [15:0] tmp_5_reg_1087;
wire   [31:0] r_V_fu_803_p2;
reg  signed [31:0] r_V_reg_1092;
reg    ap_sig_cseq_ST_st9_fsm_8;
reg    ap_sig_bdd_198;
reg    ap_sig_cseq_ST_st10_fsm_9;
reg    ap_sig_bdd_207;
reg   [30:0] p_0_reg_1107;
reg    ap_sig_cseq_ST_st15_fsm_14;
reg    ap_sig_bdd_218;
wire   [8:0] r_V_1_fu_835_p2;
reg   [8:0] r_V_1_reg_1112;
wire   [31:0] grp_sinGenerator_my_to_float_31_1_s_fu_216_ap_return;
reg   [31:0] resultf_reg_1117;
reg    ap_sig_cseq_ST_st16_fsm_15;
reg    ap_sig_bdd_229;
wire    grp_sinGenerator_my_to_float_31_1_s_fu_216_ap_done;
wire    grp_sinGenerator_big_mult_v3small_71_24_17_s_fu_210_ap_start;
wire    grp_sinGenerator_big_mult_v3small_71_24_17_s_fu_210_ap_idle;
wire    grp_sinGenerator_big_mult_v3small_71_24_17_s_fu_210_ap_ready;
wire   [70:0] grp_sinGenerator_big_mult_v3small_71_24_17_s_fu_210_a_V;
wire   [23:0] grp_sinGenerator_big_mult_v3small_71_24_17_s_fu_210_b_V;
wire   [94:0] grp_sinGenerator_big_mult_v3small_71_24_17_s_fu_210_ap_return;
wire    grp_sinGenerator_my_to_float_31_1_s_fu_216_ap_start;
wire    grp_sinGenerator_my_to_float_31_1_s_fu_216_ap_idle;
wire    grp_sinGenerator_my_to_float_31_1_s_fu_216_ap_ready;
wire   [30:0] grp_sinGenerator_my_to_float_31_1_s_fu_216_in_V;
wire   [8:0] grp_sinGenerator_my_to_float_31_1_s_fu_216_prescale;
reg    grp_sinGenerator_big_mult_v3small_71_24_17_s_fu_210_ap_start_ap_start_reg = 1'b0;
reg    grp_sinGenerator_my_to_float_31_1_s_fu_216_ap_start_ap_start_reg = 1'b0;
wire   [63:0] tmp_i2_i_fu_278_p1;
wire   [63:0] tmp_4_fu_724_p1;
wire   [31:0] p_Val2_29_fu_222_p1;
wire   [7:0] p_op_i_fu_254_p2;
wire   [7:0] addr_V_fu_260_p3;
wire   [3:0] tmp_fu_268_p4;
wire   [99:0] tmp_21_i_i_fu_295_p1;
wire   [99:0] r_V_3_fu_298_p2;
wire   [2:0] tmp_34_i_fu_330_p4;
wire   [2:0] p_Val2_31_fu_340_p3;
wire   [48:0] p_Val2_14_fu_320_p4;
wire   [0:0] tmp_15_fu_347_p1;
wire   [48:0] p_Val2_i_fu_351_p2;
wire   [3:0] p_Result_20_fu_397_p3;
wire   [0:0] tmp_2_fu_404_p18;
wire   [0:0] tmp_6_fu_442_p18;
wire   [7:0] p_i_fu_488_p2;
wire   [18:0] p_Result_15_fu_500_p3;
reg   [18:0] p_Result_16_fu_507_p4;
wire   [31:0] p_Result_17_fu_517_p3;
reg   [31:0] val_assign_fu_525_p3;
wire   [4:0] Mx_zeros_V_fu_533_p1;
wire   [48:0] tmp_35_i_fu_537_p1;
wire   [48:0] p_Val2_22_fu_541_p2;
wire   [7:0] storemerge_i_fu_493_p3;
wire   [7:0] tmp_38_i_fu_564_p1;
wire   [0:0] tmp_10_fu_582_p2;
wire   [0:0] sel_tmp1_demorgan_fu_597_p2;
wire   [0:0] tmp_i_fu_592_p2;
wire   [0:0] sel_tmp1_fu_602_p2;
wire   [30:0] tmp_37_i_fu_614_p1;
wire  signed [8:0] sh_i_cast_fu_622_p1;
wire   [8:0] tmp_40_i_fu_625_p2;
wire  signed [30:0] sh_assign_1_i_cast_fu_641_p1;
wire   [30:0] tmp_42_i_fu_647_p2;
wire   [31:0] tmp_41_i_fu_644_p1;
wire  signed [31:0] sh_assign_1_i_cast4_fu_638_p1;
wire   [31:0] tmp_42_i_cast_fu_652_p1;
wire   [31:0] tmp_44_i_fu_656_p2;
wire   [31:0] p_Val2_0_i245_in_i_fu_662_p3;
wire   [0:0] sin_basis_fu_699_p2;
wire   [6:0] p_Result_s_40_fu_669_p4;
wire   [7:0] p_Result_18_fu_704_p3;
wire   [8:0] p_Val2_3_fu_734_p0;
wire   [17:0] OP1_V_3_fu_731_p1;
wire   [8:0] p_Val2_3_fu_734_p1;
wire   [17:0] p_Val2_3_fu_734_p2;
wire  signed [39:0] p_Val2_5_fu_895_p2;
wire  signed [31:0] p_Val2_6_fu_902_p2;
wire   [30:0] p_Val2_7_fu_780_p3;
wire  signed [31:0] tmp_8_fu_787_p1;
wire  signed [31:0] tmp_9_fu_791_p1;
wire   [31:0] p_Val2_8_fu_794_p2;
wire  signed [31:0] tmp_27_cast_fu_800_p1;
wire   [30:0] grp_fu_815_p1;
wire   [61:0] grp_fu_815_p2;
wire  signed [8:0] rhs_V_fu_832_p1;
reg    ap_sig_cseq_ST_st17_fsm_16;
reg    ap_sig_bdd_553;
wire   [31:0] p_Val2_25_fu_842_p1;
wire   [0:0] p_Result_19_fu_845_p3;
wire   [0:0] p_Result_13_fu_853_p2;
wire   [30:0] tmp_20_fu_865_p1;
wire   [31:0] p_Result_21_fu_858_p3;
wire   [31:0] p_Result_22_fu_869_p3;
wire   [31:0] sel_tmp_v_fu_877_p3;
wire   [31:0] sel_tmp_fu_884_p1;
wire   [16:0] p_Val2_5_fu_895_p1;
wire   [16:0] p_Val2_6_fu_902_p0;
wire    grp_fu_815_ce;
reg   [16:0] ap_NS_fsm;
wire   [61:0] grp_fu_815_p10;
wire   [39:0] p_Val2_5_fu_895_p10;
wire   [31:0] p_Val2_6_fu_902_p00;


sinGenerator_sinf_or_cosf_hls_ref_4oPi_table_100_V #(
    .DataWidth( 100 ),
    .AddressRange( 13 ),
    .AddressWidth( 4 ))
hls_ref_4oPi_table_100_V_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( hls_ref_4oPi_table_100_V_address0 ),
    .ce0( hls_ref_4oPi_table_100_V_ce0 ),
    .q0( hls_ref_4oPi_table_100_V_q0 )
);

sinGenerator_sinf_or_cosf_hls_sin_cos_K0_V #(
    .DataWidth( 30 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
hls_sin_cos_K0_V_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( hls_sin_cos_K0_V_address0 ),
    .ce0( hls_sin_cos_K0_V_ce0 ),
    .q0( hls_sin_cos_K0_V_q0 )
);

sinGenerator_sinf_or_cosf_hls_sin_cos_K1_V #(
    .DataWidth( 23 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
hls_sin_cos_K1_V_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( hls_sin_cos_K1_V_address0 ),
    .ce0( hls_sin_cos_K1_V_ce0 ),
    .q0( hls_sin_cos_K1_V_q0 )
);

sinGenerator_sinf_or_cosf_hls_sin_cos_K2_V #(
    .DataWidth( 15 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
hls_sin_cos_K2_V_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( hls_sin_cos_K2_V_address0 ),
    .ce0( hls_sin_cos_K2_V_ce0 ),
    .q0( hls_sin_cos_K2_V_q0 )
);

sinGenerator_big_mult_v3small_71_24_17_s grp_sinGenerator_big_mult_v3small_71_24_17_s_fu_210(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .ap_start( grp_sinGenerator_big_mult_v3small_71_24_17_s_fu_210_ap_start ),
    .ap_done( grp_sinGenerator_big_mult_v3small_71_24_17_s_fu_210_ap_done ),
    .ap_idle( grp_sinGenerator_big_mult_v3small_71_24_17_s_fu_210_ap_idle ),
    .ap_ready( grp_sinGenerator_big_mult_v3small_71_24_17_s_fu_210_ap_ready ),
    .a_V( grp_sinGenerator_big_mult_v3small_71_24_17_s_fu_210_a_V ),
    .b_V( grp_sinGenerator_big_mult_v3small_71_24_17_s_fu_210_b_V ),
    .ap_return( grp_sinGenerator_big_mult_v3small_71_24_17_s_fu_210_ap_return )
);

sinGenerator_my_to_float_31_1_s grp_sinGenerator_my_to_float_31_1_s_fu_216(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .ap_start( grp_sinGenerator_my_to_float_31_1_s_fu_216_ap_start ),
    .ap_done( grp_sinGenerator_my_to_float_31_1_s_fu_216_ap_done ),
    .ap_idle( grp_sinGenerator_my_to_float_31_1_s_fu_216_ap_idle ),
    .ap_ready( grp_sinGenerator_my_to_float_31_1_s_fu_216_ap_ready ),
    .in_V( grp_sinGenerator_my_to_float_31_1_s_fu_216_in_V ),
    .prescale( grp_sinGenerator_my_to_float_31_1_s_fu_216_prescale ),
    .ap_return( grp_sinGenerator_my_to_float_31_1_s_fu_216_ap_return )
);

sinGenerator_mux_8to1_sel3_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 1 ),
    .din5_WIDTH( 1 ),
    .din6_WIDTH( 1 ),
    .din7_WIDTH( 1 ),
    .din8_WIDTH( 1 ),
    .din9_WIDTH( 3 ),
    .dout_WIDTH( 1 ))
sinGenerator_mux_8to1_sel3_1_1_U6(
    .din1( ap_const_lv1_0 ),
    .din2( ap_const_lv1_1 ),
    .din3( ap_const_lv1_1 ),
    .din4( ap_const_lv1_0 ),
    .din5( ap_const_lv1_0 ),
    .din6( ap_const_lv1_1 ),
    .din7( ap_const_lv1_1 ),
    .din8( ap_const_lv1_0 ),
    .din9( p_Val2_31_fu_340_p3 ),
    .dout( cos_basis_fu_375_p10 )
);

sinGenerator_mux_16to1_sel4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 1 ),
    .din5_WIDTH( 1 ),
    .din6_WIDTH( 1 ),
    .din7_WIDTH( 1 ),
    .din8_WIDTH( 1 ),
    .din9_WIDTH( 1 ),
    .din10_WIDTH( 1 ),
    .din11_WIDTH( 1 ),
    .din12_WIDTH( 1 ),
    .din13_WIDTH( 1 ),
    .din14_WIDTH( 1 ),
    .din15_WIDTH( 1 ),
    .din16_WIDTH( 1 ),
    .din17_WIDTH( 4 ),
    .dout_WIDTH( 1 ))
sinGenerator_mux_16to1_sel4_1_1_U7(
    .din1( ap_const_lv1_0 ),
    .din2( ap_const_lv1_0 ),
    .din3( ap_const_lv1_0 ),
    .din4( ap_const_lv1_1 ),
    .din5( ap_const_lv1_1 ),
    .din6( ap_const_lv1_1 ),
    .din7( ap_const_lv1_1 ),
    .din8( ap_const_lv1_0 ),
    .din9( ap_const_lv1_0 ),
    .din10( ap_const_lv1_1 ),
    .din11( ap_const_lv1_1 ),
    .din12( ap_const_lv1_1 ),
    .din13( ap_const_lv1_1 ),
    .din14( ap_const_lv1_0 ),
    .din15( ap_const_lv1_0 ),
    .din16( ap_const_lv1_0 ),
    .din17( p_Result_20_fu_397_p3 ),
    .dout( tmp_2_fu_404_p18 )
);

sinGenerator_mux_16to1_sel4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 1 ),
    .din5_WIDTH( 1 ),
    .din6_WIDTH( 1 ),
    .din7_WIDTH( 1 ),
    .din8_WIDTH( 1 ),
    .din9_WIDTH( 1 ),
    .din10_WIDTH( 1 ),
    .din11_WIDTH( 1 ),
    .din12_WIDTH( 1 ),
    .din13_WIDTH( 1 ),
    .din14_WIDTH( 1 ),
    .din15_WIDTH( 1 ),
    .din16_WIDTH( 1 ),
    .din17_WIDTH( 4 ),
    .dout_WIDTH( 1 ))
sinGenerator_mux_16to1_sel4_1_1_U8(
    .din1( ap_const_lv1_0 ),
    .din2( ap_const_lv1_0 ),
    .din3( ap_const_lv1_1 ),
    .din4( ap_const_lv1_0 ),
    .din5( ap_const_lv1_1 ),
    .din6( ap_const_lv1_1 ),
    .din7( ap_const_lv1_0 ),
    .din8( ap_const_lv1_1 ),
    .din9( ap_const_lv1_1 ),
    .din10( ap_const_lv1_0 ),
    .din11( ap_const_lv1_1 ),
    .din12( ap_const_lv1_1 ),
    .din13( ap_const_lv1_0 ),
    .din14( ap_const_lv1_1 ),
    .din15( ap_const_lv1_0 ),
    .din16( ap_const_lv1_0 ),
    .din17( p_Result_20_fu_397_p3 ),
    .dout( tmp_6_fu_442_p18 )
);

sinGenerator_mul_32s_31ns_62_6 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 31 ),
    .dout_WIDTH( 62 ))
sinGenerator_mul_32s_31ns_62_6_U9(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( r_V_reg_1092 ),
    .din1( grp_fu_815_p1 ),
    .ce( grp_fu_815_ce ),
    .dout( grp_fu_815_p2 )
);

sinGenerator_mul_mul_23s_17ns_40_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 23 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 40 ))
sinGenerator_mul_mul_23s_17ns_40_1_U10(
    .din0( hls_sin_cos_K1_V_load_reg_1072 ),
    .din1( p_Val2_5_fu_895_p1 ),
    .dout( p_Val2_5_fu_895_p2 )
);

sinGenerator_mul_mul_17ns_15s_32_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 32 ))
sinGenerator_mul_mul_17ns_15s_32_1_U11(
    .din0( p_Val2_6_fu_902_p0 ),
    .din1( hls_sin_cos_K2_V_load_reg_1077 ),
    .dout( p_Val2_6_fu_902_p2 )
);



always @ (posedge ap_clk) begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin : ap_ret_grp_sinGenerator_big_mult_v3small_71_24_17_s_fu_210_ap_start_ap_start_reg
    if (ap_rst == 1'b1) begin
        grp_sinGenerator_big_mult_v3small_71_24_17_s_fu_210_ap_start_ap_start_reg <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
            grp_sinGenerator_big_mult_v3small_71_24_17_s_fu_210_ap_start_ap_start_reg <= ap_const_logic_1;
        end else if ((ap_const_logic_1 == grp_sinGenerator_big_mult_v3small_71_24_17_s_fu_210_ap_ready)) begin
            grp_sinGenerator_big_mult_v3small_71_24_17_s_fu_210_ap_start_ap_start_reg <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_grp_sinGenerator_my_to_float_31_1_s_fu_216_ap_start_ap_start_reg
    if (ap_rst == 1'b1) begin
        grp_sinGenerator_my_to_float_31_1_s_fu_216_ap_start_ap_start_reg <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14)) begin
            grp_sinGenerator_my_to_float_31_1_s_fu_216_ap_start_ap_start_reg <= ap_const_logic_1;
        end else if ((ap_const_logic_1 == grp_sinGenerator_my_to_float_31_1_s_fu_216_ap_ready)) begin
            grp_sinGenerator_my_to_float_31_1_s_fu_216_ap_start_ap_start_reg <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        Ex_V_reg_992 <= Ex_V_fu_568_p2;
        isNeg_reg_998 <= Ex_V_fu_568_p2[ap_const_lv32_7];
        or_cond_reg_1004 <= or_cond_fu_587_p2;
        p_Val2_23_reg_982 <= {{p_Val2_22_fu_541_p2[ap_const_lv32_30 : ap_const_lv32_12]}};
        sel_tmp2_reg_1009 <= sel_tmp2_fu_608_p2;
        tmp_17_reg_987 <= p_Val2_22_fu_541_p2[ap_const_lv32_11];
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        Med_V_reg_949 <= {{r_V_3_fu_298_p2[ap_const_lv32_63 : ap_const_lv32_1D]}};
        p_Result_14_reg_944[22 : 0] <= p_Result_14_fu_287_p3[22 : 0];
        tmp_11_reg_954 <= tmp_11_fu_315_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0))) begin
        closepath_reg_928 <= closepath_fu_248_p2;
        loc_V_1_reg_922 <= loc_V_1_fu_244_p1;
        loc_V_reg_915 <= {{p_Val2_29_fu_222_p1[ap_const_lv32_1E : ap_const_lv32_17]}};
        p_Result_s_reg_909 <= p_Val2_29_fu_222_p1[ap_const_lv32_1F];
        tmp_14_reg_939 <= tmp_14_fu_283_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & ~(ap_const_logic_0 == grp_sinGenerator_big_mult_v3small_71_24_17_s_fu_210_ap_done))) begin
        cos_basis_reg_970 <= cos_basis_fu_375_p10;
        p_Result_i3_i_reg_965 <= {{p_Val2_19_fu_357_p3[ap_const_lv32_30 : ap_const_lv32_1F]}};
        p_Val2_19_reg_960 <= p_Val2_19_fu_357_p3;
        tmp_7_reg_977 <= tmp_7_fu_480_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6)) begin
        hls_sin_cos_K1_V_load_reg_1072 <= hls_sin_cos_K1_V_q0;
        hls_sin_cos_K2_V_load_reg_1077 <= hls_sin_cos_K2_V_q0;
        p_Val2_s_reg_1067 <= hls_sin_cos_K0_V_q0;
        tmp_1_reg_1062 <= {{p_Val2_3_fu_734_p2[ap_const_lv32_11 : ap_const_lv32_1]}};
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14)) begin
        p_0_reg_1107 <= {{grp_fu_815_p2[ap_const_lv32_3D : ap_const_lv32_1F]}};
        r_V_1_reg_1112 <= r_V_1_fu_835_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        p_Ex_V_ret_reg_1037 <= p_Ex_V_ret_fu_712_p3;
        p_Mx_V_ret_reg_1042 <= p_Mx_V_ret_fu_718_p3;
        p_Val2_2_reg_1027 <= {{p_Val2_0_i245_in_i_fu_662_p3[ap_const_lv32_17 : ap_const_lv32_7]}};
        tmp_s_reg_1032 <= {{p_Val2_0_i245_in_i_fu_662_p3[ap_const_lv32_17 : ap_const_lv32_F]}};
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        p_Val2_32_reg_1014 <= p_Val2_32_fu_617_p2;
        sh_assign_reg_1021 <= sh_assign_fu_631_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8)) begin
        r_V_reg_1092 <= r_V_fu_803_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_15) & ~(ap_const_logic_0 == grp_sinGenerator_my_to_float_31_1_s_fu_216_ap_done))) begin
        resultf_reg_1117 <= grp_sinGenerator_my_to_float_31_1_s_fu_216_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        tmp_3_reg_1082 <= {{p_Val2_5_fu_895_p2[ap_const_lv32_27 : ap_const_lv32_10]}};
        tmp_5_reg_1087 <= {{p_Val2_6_fu_902_p2[ap_const_lv32_1F : ap_const_lv32_10]}};
    end
end

always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0 or ap_sig_cseq_ST_st17_fsm_16) begin
    if (((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0)) | (ap_const_logic_1 == ap_sig_cseq_ST_st17_fsm_16))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0) begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st17_fsm_16) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st17_fsm_16)) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_207) begin
    if (ap_sig_bdd_207) begin
        ap_sig_cseq_ST_st10_fsm_9 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st10_fsm_9 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_218) begin
    if (ap_sig_bdd_218) begin
        ap_sig_cseq_ST_st15_fsm_14 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st15_fsm_14 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_229) begin
    if (ap_sig_bdd_229) begin
        ap_sig_cseq_ST_st16_fsm_15 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st16_fsm_15 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_553) begin
    if (ap_sig_bdd_553) begin
        ap_sig_cseq_ST_st17_fsm_16 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st17_fsm_16 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_35) begin
    if (ap_sig_bdd_35) begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_92) begin
    if (ap_sig_bdd_92) begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_105) begin
    if (ap_sig_bdd_105) begin
        ap_sig_cseq_ST_st3_fsm_2 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st3_fsm_2 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_124) begin
    if (ap_sig_bdd_124) begin
        ap_sig_cseq_ST_st4_fsm_3 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st4_fsm_3 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_143) begin
    if (ap_sig_bdd_143) begin
        ap_sig_cseq_ST_st5_fsm_4 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st5_fsm_4 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_154) begin
    if (ap_sig_bdd_154) begin
        ap_sig_cseq_ST_st6_fsm_5 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st6_fsm_5 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_175) begin
    if (ap_sig_bdd_175) begin
        ap_sig_cseq_ST_st7_fsm_6 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st7_fsm_6 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_187) begin
    if (ap_sig_bdd_187) begin
        ap_sig_cseq_ST_st8_fsm_7 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st8_fsm_7 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_198) begin
    if (ap_sig_bdd_198) begin
        ap_sig_cseq_ST_st9_fsm_8 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st9_fsm_8 = ap_const_logic_0;
    end
end

always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0))) begin
        hls_ref_4oPi_table_100_V_ce0 = ap_const_logic_1;
    end else begin
        hls_ref_4oPi_table_100_V_ce0 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st6_fsm_5) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        hls_sin_cos_K0_V_ce0 = ap_const_logic_1;
    end else begin
        hls_sin_cos_K0_V_ce0 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st6_fsm_5) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        hls_sin_cos_K1_V_ce0 = ap_const_logic_1;
    end else begin
        hls_sin_cos_K1_V_ce0 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st6_fsm_5) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        hls_sin_cos_K2_V_ce0 = ap_const_logic_1;
    end else begin
        hls_sin_cos_K2_V_ce0 = ap_const_logic_0;
    end
end
always @ (ap_start or ap_CS_fsm or grp_sinGenerator_big_mult_v3small_71_24_17_s_fu_210_ap_done or grp_sinGenerator_my_to_float_31_1_s_fu_216_ap_done) begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
        begin
            if (~(ap_start == ap_const_logic_0)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_st2_fsm_1 : 
        begin
            ap_NS_fsm = ap_ST_st3_fsm_2;
        end
        ap_ST_st3_fsm_2 : 
        begin
            if (~(ap_const_logic_0 == grp_sinGenerator_big_mult_v3small_71_24_17_s_fu_210_ap_done)) begin
                ap_NS_fsm = ap_ST_st4_fsm_3;
            end else begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end
        end
        ap_ST_st4_fsm_3 : 
        begin
            ap_NS_fsm = ap_ST_st5_fsm_4;
        end
        ap_ST_st5_fsm_4 : 
        begin
            ap_NS_fsm = ap_ST_st6_fsm_5;
        end
        ap_ST_st6_fsm_5 : 
        begin
            ap_NS_fsm = ap_ST_st7_fsm_6;
        end
        ap_ST_st7_fsm_6 : 
        begin
            ap_NS_fsm = ap_ST_st8_fsm_7;
        end
        ap_ST_st8_fsm_7 : 
        begin
            ap_NS_fsm = ap_ST_st9_fsm_8;
        end
        ap_ST_st9_fsm_8 : 
        begin
            ap_NS_fsm = ap_ST_st10_fsm_9;
        end
        ap_ST_st10_fsm_9 : 
        begin
            ap_NS_fsm = ap_ST_st11_fsm_10;
        end
        ap_ST_st11_fsm_10 : 
        begin
            ap_NS_fsm = ap_ST_st12_fsm_11;
        end
        ap_ST_st12_fsm_11 : 
        begin
            ap_NS_fsm = ap_ST_st13_fsm_12;
        end
        ap_ST_st13_fsm_12 : 
        begin
            ap_NS_fsm = ap_ST_st14_fsm_13;
        end
        ap_ST_st14_fsm_13 : 
        begin
            ap_NS_fsm = ap_ST_st15_fsm_14;
        end
        ap_ST_st15_fsm_14 : 
        begin
            ap_NS_fsm = ap_ST_st16_fsm_15;
        end
        ap_ST_st16_fsm_15 : 
        begin
            if (~(ap_const_logic_0 == grp_sinGenerator_my_to_float_31_1_s_fu_216_ap_done)) begin
                ap_NS_fsm = ap_ST_st17_fsm_16;
            end else begin
                ap_NS_fsm = ap_ST_st16_fsm_15;
            end
        end
        ap_ST_st17_fsm_16 : 
        begin
            ap_NS_fsm = ap_ST_st1_fsm_0;
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end


assign Ex_V_fu_568_p2 = (storemerge_i_fu_493_p3 - tmp_38_i_fu_564_p1);

assign Mx_zeros_V_fu_533_p1 = val_assign_fu_525_p3[4:0];

assign OP1_V_3_fu_731_p1 = tmp_s_reg_1032;

assign addr_V_fu_260_p3 = ((closepath_fu_248_p2[0:0] === 1'b1) ? ap_const_lv8_3F : p_op_i_fu_254_p2);

assign ap_return = ((sel_tmp2_reg_1009[0:0] === 1'b1) ? ap_const_lv32_7FFFFFFF : sel_tmp_fu_884_p1);


always @ (ap_CS_fsm) begin
    ap_sig_bdd_105 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_124 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_3]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_143 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_4]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_154 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_5]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_175 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_6]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_187 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_7]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_198 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_8]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_207 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_9]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_218 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_E]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_229 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_F]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_35 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_553 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_10]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_92 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1]);
end

assign closepath_fu_248_p2 = (loc_V_fu_234_p4 < ap_const_lv8_7E? 1'b1: 1'b0);

assign grp_fu_815_ce = ap_const_logic_1;

assign grp_fu_815_p1 = grp_fu_815_p10;

assign grp_fu_815_p10 = p_Mx_V_ret_reg_1042;

assign grp_sinGenerator_big_mult_v3small_71_24_17_s_fu_210_a_V = Med_V_reg_949;

assign grp_sinGenerator_big_mult_v3small_71_24_17_s_fu_210_ap_start = grp_sinGenerator_big_mult_v3small_71_24_17_s_fu_210_ap_start_ap_start_reg;

assign grp_sinGenerator_big_mult_v3small_71_24_17_s_fu_210_b_V = p_Result_14_reg_944;

assign grp_sinGenerator_my_to_float_31_1_s_fu_216_ap_start = grp_sinGenerator_my_to_float_31_1_s_fu_216_ap_start_ap_start_reg;

assign grp_sinGenerator_my_to_float_31_1_s_fu_216_in_V = p_0_reg_1107;

assign grp_sinGenerator_my_to_float_31_1_s_fu_216_prescale = r_V_1_reg_1112;

assign hls_ref_4oPi_table_100_V_address0 = tmp_i2_i_fu_278_p1;

assign hls_sin_cos_K0_V_address0 = tmp_4_fu_724_p1;

assign hls_sin_cos_K1_V_address0 = tmp_4_fu_724_p1;

assign hls_sin_cos_K2_V_address0 = tmp_4_fu_724_p1;

assign loc_V_1_fu_244_p1 = p_Val2_29_fu_222_p1[22:0];

assign loc_V_fu_234_p4 = {{p_Val2_29_fu_222_p1[ap_const_lv32_1E : ap_const_lv32_17]}};

assign or_cond_fu_587_p2 = (tmp_10_fu_582_p2 & tmp_11_reg_954);

assign p_Ex_V_ret_fu_712_p3 = ((cos_basis_reg_970[0:0] === 1'b1) ? ap_const_lv8_0 : Ex_V_reg_992);

assign p_Mx_V_ret_fu_718_p3 = ((cos_basis_reg_970[0:0] === 1'b1) ? ap_const_lv31_7FFFFFFF : p_Val2_32_reg_1014);

assign p_Result_13_fu_853_p2 = (tmp_7_reg_977 | p_Result_19_fu_845_p3);

assign p_Result_14_fu_287_p3 = {{ap_const_lv1_1}, {loc_V_1_reg_922}};

assign p_Result_15_fu_500_p3 = {{p_Result_i3_i_reg_965}, {ap_const_lv1_1}};


integer ap_tvar_int_0;

always @ (p_Result_15_fu_500_p3) begin
    for (ap_tvar_int_0 = 19 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > ap_const_lv32_12 - ap_const_lv32_0) begin
            p_Result_16_fu_507_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            p_Result_16_fu_507_p4[ap_tvar_int_0] = p_Result_15_fu_500_p3[ap_const_lv32_12 - ap_tvar_int_0];
        end
    end
end



assign p_Result_17_fu_517_p3 = {{ap_const_lv13_1FFF}, {p_Result_16_fu_507_p4}};

assign p_Result_18_fu_704_p3 = {{sin_basis_fu_699_p2}, {p_Result_s_40_fu_669_p4}};

assign p_Result_19_fu_845_p3 = p_Val2_25_fu_842_p1[ap_const_lv32_1F];

assign p_Result_20_fu_397_p3 = {{p_Result_s_reg_909}, {p_Val2_31_fu_340_p3}};

assign p_Result_21_fu_858_p3 = {{p_Result_s_reg_909}, {ap_const_lv31_0}};

assign p_Result_22_fu_869_p3 = {{p_Result_13_fu_853_p2}, {tmp_20_fu_865_p1}};

assign p_Result_s_40_fu_669_p4 = {{p_Val2_0_i245_in_i_fu_662_p3[ap_const_lv32_1E : ap_const_lv32_18]}};

assign p_Val2_0_i245_in_i_fu_662_p3 = ((isNeg_reg_998[0:0] === 1'b1) ? tmp_42_i_cast_fu_652_p1 : tmp_44_i_fu_656_p2);

assign p_Val2_14_fu_320_p4 = {{grp_sinGenerator_big_mult_v3small_71_24_17_s_fu_210_ap_return[ap_const_lv32_43 : ap_const_lv32_13]}};

assign p_Val2_19_fu_357_p3 = ((tmp_15_fu_347_p1[0:0] === 1'b1) ? p_Val2_i_fu_351_p2 : p_Val2_14_fu_320_p4);

assign p_Val2_22_fu_541_p2 = p_Val2_19_reg_960 << tmp_35_i_fu_537_p1;

assign p_Val2_25_fu_842_p1 = resultf_reg_1117;

assign p_Val2_29_fu_222_p1 = t_in;

assign p_Val2_31_fu_340_p3 = ((closepath_reg_928[0:0] === 1'b1) ? ap_const_lv3_0 : tmp_34_i_fu_330_p4);

assign p_Val2_32_fu_617_p2 = (p_Val2_23_reg_982 + tmp_37_i_fu_614_p1);

assign p_Val2_3_fu_734_p0 = OP1_V_3_fu_731_p1;

assign p_Val2_3_fu_734_p1 = OP1_V_3_fu_731_p1;

assign p_Val2_3_fu_734_p2 = (p_Val2_3_fu_734_p0 * p_Val2_3_fu_734_p1);

assign p_Val2_5_fu_895_p1 = p_Val2_5_fu_895_p10;

assign p_Val2_5_fu_895_p10 = p_Val2_2_reg_1027;

assign p_Val2_6_fu_902_p0 = p_Val2_6_fu_902_p00;

assign p_Val2_6_fu_902_p00 = tmp_1_reg_1062;

assign p_Val2_7_fu_780_p3 = {{p_Val2_s_reg_1067}, {ap_const_lv1_0}};

assign p_Val2_8_fu_794_p2 = ($signed(tmp_8_fu_787_p1) + $signed(tmp_9_fu_791_p1));

assign p_Val2_i_fu_351_p2 = (ap_const_lv49_0 - p_Val2_14_fu_320_p4);

assign p_i_fu_488_p2 = ($signed(ap_const_lv8_83) + $signed(loc_V_reg_915));

assign p_op_i_fu_254_p2 = ($signed(ap_const_lv8_C2) + $signed(loc_V_fu_234_p4));

assign r_V_1_fu_835_p2 = ($signed(ap_const_lv9_0) - $signed(rhs_V_fu_832_p1));

assign r_V_3_fu_298_p2 = hls_ref_4oPi_table_100_V_q0 << tmp_21_i_i_fu_295_p1;

assign r_V_fu_803_p2 = ($signed(p_Val2_8_fu_794_p2) + $signed(tmp_27_cast_fu_800_p1));

assign rhs_V_fu_832_p1 = $signed(p_Ex_V_ret_reg_1037);

assign sel_tmp1_demorgan_fu_597_p2 = (tmp_10_fu_582_p2 & tmp_11_reg_954);

assign sel_tmp1_fu_602_p2 = (sel_tmp1_demorgan_fu_597_p2 ^ ap_const_lv1_1);

assign sel_tmp2_fu_608_p2 = (tmp_i_fu_592_p2 & sel_tmp1_fu_602_p2);

assign sel_tmp_fu_884_p1 = sel_tmp_v_fu_877_p3;

assign sel_tmp_v_fu_877_p3 = ((or_cond_reg_1004[0:0] === 1'b1) ? p_Result_21_fu_858_p3 : p_Result_22_fu_869_p3);

assign sh_assign_1_i_cast4_fu_638_p1 = $signed(sh_assign_reg_1021);

assign sh_assign_1_i_cast_fu_641_p1 = $signed(sh_assign_reg_1021);

assign sh_assign_fu_631_p3 = ((isNeg_reg_998[0:0] === 1'b1) ? tmp_40_i_fu_625_p2 : sh_i_cast_fu_622_p1);

assign sh_i_cast_fu_622_p1 = $signed(Ex_V_reg_992);

assign sin_basis_fu_699_p2 = (cos_basis_reg_970 ^ ap_const_lv1_1);

assign storemerge_i_fu_493_p3 = ((closepath_reg_928[0:0] === 1'b1) ? p_i_fu_488_p2 : ap_const_lv8_0);

assign tmp_10_fu_582_p2 = (loc_V_reg_915 == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_11_fu_315_p2 = (loc_V_1_reg_922 == ap_const_lv23_0? 1'b1: 1'b0);

assign tmp_14_fu_283_p1 = addr_V_fu_260_p3[3:0];

assign tmp_15_fu_347_p1 = p_Val2_31_fu_340_p3[0:0];

assign tmp_20_fu_865_p1 = p_Val2_25_fu_842_p1[30:0];

assign tmp_21_i_i_fu_295_p1 = tmp_14_reg_939;

assign tmp_27_cast_fu_800_p1 = $signed(tmp_5_reg_1087);

assign tmp_34_i_fu_330_p4 = {{grp_sinGenerator_big_mult_v3small_71_24_17_s_fu_210_ap_return[ap_const_lv32_46 : ap_const_lv32_44]}};

assign tmp_35_i_fu_537_p1 = Mx_zeros_V_fu_533_p1;

assign tmp_37_i_fu_614_p1 = tmp_17_reg_987;

assign tmp_38_i_fu_564_p1 = Mx_zeros_V_fu_533_p1;

assign tmp_40_i_fu_625_p2 = ($signed(ap_const_lv9_0) - $signed(sh_i_cast_fu_622_p1));

assign tmp_41_i_fu_644_p1 = p_Val2_32_reg_1014;

assign tmp_42_i_cast_fu_652_p1 = tmp_42_i_fu_647_p2;

assign tmp_42_i_fu_647_p2 = p_Val2_32_reg_1014 >> sh_assign_1_i_cast_fu_641_p1;

assign tmp_44_i_fu_656_p2 = tmp_41_i_fu_644_p1 << sh_assign_1_i_cast4_fu_638_p1;

assign tmp_4_fu_724_p1 = p_Result_18_fu_704_p3;

assign tmp_7_fu_480_p3 = ((cos_basis_fu_375_p10[0:0] === 1'b1) ? tmp_2_fu_404_p18 : tmp_6_fu_442_p18);

assign tmp_8_fu_787_p1 = $signed(p_Val2_7_fu_780_p3);

assign tmp_9_fu_791_p1 = $signed(tmp_3_reg_1082);

assign tmp_fu_268_p4 = {{addr_V_fu_260_p3[ap_const_lv32_7 : ap_const_lv32_4]}};

assign tmp_i2_i_fu_278_p1 = tmp_fu_268_p4;

assign tmp_i_fu_592_p2 = (loc_V_reg_915 == ap_const_lv8_FF? 1'b1: 1'b0);


always @ (p_Result_17_fu_517_p3) begin
    if (p_Result_17_fu_517_p3[0] == 1'b1) begin
        val_assign_fu_525_p3 = 32'd0;
    end else if (p_Result_17_fu_517_p3[1] == 1'b1) begin
        val_assign_fu_525_p3 = 32'd1;
    end else if (p_Result_17_fu_517_p3[2] == 1'b1) begin
        val_assign_fu_525_p3 = 32'd2;
    end else if (p_Result_17_fu_517_p3[3] == 1'b1) begin
        val_assign_fu_525_p3 = 32'd3;
    end else if (p_Result_17_fu_517_p3[4] == 1'b1) begin
        val_assign_fu_525_p3 = 32'd4;
    end else if (p_Result_17_fu_517_p3[5] == 1'b1) begin
        val_assign_fu_525_p3 = 32'd5;
    end else if (p_Result_17_fu_517_p3[6] == 1'b1) begin
        val_assign_fu_525_p3 = 32'd6;
    end else if (p_Result_17_fu_517_p3[7] == 1'b1) begin
        val_assign_fu_525_p3 = 32'd7;
    end else if (p_Result_17_fu_517_p3[8] == 1'b1) begin
        val_assign_fu_525_p3 = 32'd8;
    end else if (p_Result_17_fu_517_p3[9] == 1'b1) begin
        val_assign_fu_525_p3 = 32'd9;
    end else if (p_Result_17_fu_517_p3[10] == 1'b1) begin
        val_assign_fu_525_p3 = 32'd10;
    end else if (p_Result_17_fu_517_p3[11] == 1'b1) begin
        val_assign_fu_525_p3 = 32'd11;
    end else if (p_Result_17_fu_517_p3[12] == 1'b1) begin
        val_assign_fu_525_p3 = 32'd12;
    end else if (p_Result_17_fu_517_p3[13] == 1'b1) begin
        val_assign_fu_525_p3 = 32'd13;
    end else if (p_Result_17_fu_517_p3[14] == 1'b1) begin
        val_assign_fu_525_p3 = 32'd14;
    end else if (p_Result_17_fu_517_p3[15] == 1'b1) begin
        val_assign_fu_525_p3 = 32'd15;
    end else if (p_Result_17_fu_517_p3[16] == 1'b1) begin
        val_assign_fu_525_p3 = 32'd16;
    end else if (p_Result_17_fu_517_p3[17] == 1'b1) begin
        val_assign_fu_525_p3 = 32'd17;
    end else if (p_Result_17_fu_517_p3[18] == 1'b1) begin
        val_assign_fu_525_p3 = 32'd18;
    end else if (p_Result_17_fu_517_p3[19] == 1'b1) begin
        val_assign_fu_525_p3 = 32'd19;
    end else if (p_Result_17_fu_517_p3[20] == 1'b1) begin
        val_assign_fu_525_p3 = 32'd20;
    end else if (p_Result_17_fu_517_p3[21] == 1'b1) begin
        val_assign_fu_525_p3 = 32'd21;
    end else if (p_Result_17_fu_517_p3[22] == 1'b1) begin
        val_assign_fu_525_p3 = 32'd22;
    end else if (p_Result_17_fu_517_p3[23] == 1'b1) begin
        val_assign_fu_525_p3 = 32'd23;
    end else if (p_Result_17_fu_517_p3[24] == 1'b1) begin
        val_assign_fu_525_p3 = 32'd24;
    end else if (p_Result_17_fu_517_p3[25] == 1'b1) begin
        val_assign_fu_525_p3 = 32'd25;
    end else if (p_Result_17_fu_517_p3[26] == 1'b1) begin
        val_assign_fu_525_p3 = 32'd26;
    end else if (p_Result_17_fu_517_p3[27] == 1'b1) begin
        val_assign_fu_525_p3 = 32'd27;
    end else if (p_Result_17_fu_517_p3[28] == 1'b1) begin
        val_assign_fu_525_p3 = 32'd28;
    end else if (p_Result_17_fu_517_p3[29] == 1'b1) begin
        val_assign_fu_525_p3 = 32'd29;
    end else if (p_Result_17_fu_517_p3[30] == 1'b1) begin
        val_assign_fu_525_p3 = 32'd30;
    end else if (p_Result_17_fu_517_p3[31] == 1'b1) begin
        val_assign_fu_525_p3 = 32'd31;
    end else begin
        val_assign_fu_525_p3 = 32'd32;
    end
end


always @ (posedge ap_clk) begin
    p_Result_14_reg_944[23] <= 1'b1;
end



endmodule //sinGenerator_sinf_or_cosf

