# SOME DESCRIPTIVE TITLE.
# Copyright (C) 2003-2025, LLVM Project
# This file is distributed under the same license as the LLVM package.
# FIRST AUTHOR <EMAIL@ADDRESS>, YEAR.
#
#, fuzzy
msgid ""
msgstr ""
"Project-Id-Version: LLVM 18\n"
"Report-Msgid-Bugs-To: \n"
"POT-Creation-Date: 2025-10-07 18:11+0000\n"
"PO-Revision-Date: YEAR-MO-DA HO:MI+ZONE\n"
"Last-Translator: FULL NAME <EMAIL@ADDRESS>\n"
"Language-Team: LANGUAGE <LL@li.org>\n"
"Language: zh_CN\n"
"MIME-Version: 1.0\n"
"Content-Type: text/plain; charset=UTF-8\n"
"Content-Transfer-Encoding: 8bit\n"

#: ../../../AMDGPU/gfx10_vaddr_9aeece.rst:11
msgid "vaddr"
msgstr ""

#: ../../../AMDGPU/gfx10_vaddr_9aeece.rst:13
msgid ""
"A 64-bit flat global address or a 32-bit offset depending on addressing mode:"
msgstr ""

#: ../../../AMDGPU/gfx10_vaddr_9aeece.rst:15
msgid ""
"Address = :ref:`vaddr<amdgpu_synid_gfx10_vaddr_9aeece>` + :ref:"
"`offset12s<amdgpu_synid_flat_offset12s>`. :ref:"
"`vaddr<amdgpu_synid_gfx10_vaddr_9aeece>` is a 64-bit address. This mode is "
"indicated by :ref:`saddr<amdgpu_synid_gfx10_saddr_beaa25>` set to :ref:"
"`off<amdgpu_synid_off>`."
msgstr ""

#: ../../../AMDGPU/gfx10_vaddr_9aeece.rst:16
msgid ""
"Address = :ref:`saddr<amdgpu_synid_gfx10_saddr_beaa25>` + :ref:"
"`vaddr<amdgpu_synid_gfx10_vaddr_9aeece>` + :ref:"
"`offset12s<amdgpu_synid_flat_offset12s>`. :ref:"
"`vaddr<amdgpu_synid_gfx10_vaddr_9aeece>` is a 32-bit offset. This mode is "
"used when :ref:`saddr<amdgpu_synid_gfx10_saddr_beaa25>` is not :ref:"
"`off<amdgpu_synid_off>`."
msgstr ""

#: ../../../AMDGPU/gfx10_vaddr_9aeece.rst:18
msgid "*Size:* 1 or 2 dwords."
msgstr ""

#: ../../../AMDGPU/gfx10_vaddr_9aeece.rst:20
msgid "*Operands:* :ref:`v<amdgpu_synid_v>`"
msgstr ""
