# Reading pref.tcl
# do Problema2_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying D:/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {D:/Laboratorio1.Taller/FGonzalez_JZheng_digital_design_lab_2025/Laboratorio1/Problema2/Fullsub.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:54:47 on Aug 21,2025
# vcom -reportprogress 300 -93 -work work D:/Laboratorio1.Taller/FGonzalez_JZheng_digital_design_lab_2025/Laboratorio1/Problema2/Fullsub.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FullSub
# -- Compiling architecture Structural of FullSub
# End time: 20:54:47 on Aug 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Laboratorio1.Taller/FGonzalez_JZheng_digital_design_lab_2025/Laboratorio1/Problema2/Fullsub_4bits.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:54:48 on Aug 21,2025
# vcom -reportprogress 300 -93 -work work D:/Laboratorio1.Taller/FGonzalez_JZheng_digital_design_lab_2025/Laboratorio1/Problema2/Fullsub_4bits.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Fullsub_4bits
# -- Compiling architecture Structural of Fullsub_4bits
# End time: 20:54:48 on Aug 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Laboratorio1.Taller/FGonzalez_JZheng_digital_design_lab_2025/Laboratorio1/Problema2/FPGA.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:54:48 on Aug 21,2025
# vcom -reportprogress 300 -93 -work work D:/Laboratorio1.Taller/FGonzalez_JZheng_digital_design_lab_2025/Laboratorio1/Problema2/FPGA.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FPGA
# -- Compiling architecture Structural of FPGA
# End time: 20:54:48 on Aug 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {D:/Laboratorio1.Taller/FGonzalez_JZheng_digital_design_lab_2025/Laboratorio1/Problema2/Fullsub_4bits_TB.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:54:48 on Aug 21,2025
# vcom -reportprogress 300 -93 -work work D:/Laboratorio1.Taller/FGonzalez_JZheng_digital_design_lab_2025/Laboratorio1/Problema2/Fullsub_4bits_TB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Fullsub_4bits_TB
# -- Compiling architecture Structural of Fullsub_4bits_TB
# End time: 20:54:48 on Aug 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  Fullsub_4bits_TB
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" Fullsub_4bits_TB 
# Start time: 20:54:48 on Aug 21,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.fullsub_4bits_tb(structural)
# Loading work.fullsub_4bits(structural)
# Loading work.fullsub(structural)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# End time: 21:29:02 on Aug 21,2025, Elapsed time: 0:34:14
# Errors: 0, Warnings: 0
