  **** HLS Build v2024.2 5238294
INFO: [HLS 200-2005] Using work_dir C:/Users/Lenovo/Vivado/HLS5/Master_Project5_RTL/processor 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/Lenovo/Vivado/HLS5/processor_hls.c' from C:/Users/Lenovo/Vivado/HLS5/Master_Project5_RTL/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file 'C:/Users/Lenovo/Vivado/HLS5/processor_hls.c' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=C:/Users/Lenovo/Vivado/HLS5/processor_tb.c' from C:/Users/Lenovo/Vivado/HLS5/Master_Project5_RTL/hls_config.cfg(9)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/Lenovo/Vivado/HLS5/processor_tb.c' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=processor' from C:/Users/Lenovo/Vivado/HLS5/Master_Project5_RTL/hls_config.cfg(7)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from C:/Users/Lenovo/Vivado/HLS5/Master_Project5_RTL/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xc7a35tcpg236-1' from C:/Users/Lenovo/Vivado/HLS5/Master_Project5_RTL/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1465] Applying ini 'clock=10ns' from C:/Users/Lenovo/Vivado/HLS5/Master_Project5_RTL/hls_config.cfg(10)
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1465] Applying ini 'csim.code_analyzer=1' from C:/Users/Lenovo/Vivado/HLS5/Master_Project5_RTL/hls_config.cfg(11)
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from C:/Users/Lenovo/Vivado/HLS5/Master_Project5_RTL/hls_config.cfg(5)
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.999 seconds; current allocated memory: 161.945 MB.
INFO: [HLS 200-10] Analyzing design file '../processor_hls.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.756 seconds; current allocated memory: 164.457 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 155 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/Lenovo/Vivado/HLS5/Master_Project5_RTL/processor/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 124 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Lenovo/Vivado/HLS5/Master_Project5_RTL/processor/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 90 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Lenovo/Vivado/HLS5/Master_Project5_RTL/processor/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 90 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Lenovo/Vivado/HLS5/Master_Project5_RTL/processor/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 90 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Lenovo/Vivado/HLS5/Master_Project5_RTL/processor/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 90 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Lenovo/Vivado/HLS5/Master_Project5_RTL/processor/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 90 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Lenovo/Vivado/HLS5/Master_Project5_RTL/processor/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 90 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Lenovo/Vivado/HLS5/Master_Project5_RTL/processor/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 90 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Lenovo/Vivado/HLS5/Master_Project5_RTL/processor/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 90 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/Lenovo/Vivado/HLS5/Master_Project5_RTL/processor/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 90 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Lenovo/Vivado/HLS5/Master_Project5_RTL/processor/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 90 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Lenovo/Vivado/HLS5/Master_Project5_RTL/processor/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 92 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Lenovo/Vivado/HLS5/Master_Project5_RTL/processor/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 92 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Lenovo/Vivado/HLS5/Master_Project5_RTL/processor/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 104 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Lenovo/Vivado/HLS5/Master_Project5_RTL/processor/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 105 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Lenovo/Vivado/HLS5/Master_Project5_RTL/processor/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 214-449] Automatically partitioning array 'main_memory' dimension 2 completely based on constant index. (../processor_hls.c:6:0)
INFO: [HLS 214-449] Automatically partitioning array 'register_file' dimension 2 completely based on constant index. (../processor_hls.c:21:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'main_memory' due to pipeline pragma (../processor_hls.c:6:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'register_file' due to pipeline pragma (../processor_hls.c:21:0)
INFO: [HLS 214-248] Applying array_partition to 'register_file': Complete partitioning on dimension 2. (../processor_hls.c:21:0)
INFO: [HLS 214-248] Applying array_partition to 'main_memory': Complete partitioning on dimension 2. (../processor_hls.c:6:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 9.04 seconds; current allocated memory: 166.359 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 166.359 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.048 seconds; current allocated memory: 170.570 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.017 seconds; current allocated memory: 172.039 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../processor_hls.c:55:24) to (../processor_hls.c:92:13) in function 'processor'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 192.977 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.038 seconds; current allocated memory: 192.980 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'processor' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'processor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 192.980 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.034 seconds; current allocated memory: 192.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'processor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'processor/pc_in' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'processor/main_memory_out' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'processor/opcode_out' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'processor/op_value_1_out' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'processor/op_value_2_out' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'processor/result_out' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'processor' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'processor'.
INFO: [RTMG 210-278] Implementing memory 'processor_main_memory_2_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'processor_register_file_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.692 seconds; current allocated memory: 192.988 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.277 seconds; current allocated memory: 198.367 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.334 seconds; current allocated memory: 200.113 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for processor.
INFO: [VLOG 209-307] Generating Verilog RTL for processor.
INFO: [HLS 200-789] **** Estimated Fmax: 162.41 MHz
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 14.399 seconds; peak allocated memory: 200.324 MB.
INFO: [v++ 60-791] Total elapsed time: 0h 0m 18s
