// Seed: 3864163004
module module_0;
  bit id_1[1 'b0 : 1], id_2;
  always id_1 = $signed(61);
  ;
  assign module_1.id_4 = 0;
endmodule
program module_1 #(
    parameter id_4 = 32'd58
) (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wand id_2;
  input wire id_1;
  module_0 modCall_1 ();
  assign id_2 = -1'b0;
  logic _id_4, id_5 = -1;
  wire [id_4  -  -1 : 1] id_6;
endprogram
module module_2 #(
    parameter id_2 = 32'd34
) (
    output supply0 id_0,
    output tri0 id_1,
    input supply1 _id_2
);
  wire [id_2 : 1] id_4, id_5;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
  assign id_4 = id_5;
endmodule
