
// File generated by mist version N-2018.03#7d02e3ca79#180723, Sun Apr 14 19:31:41 2019
// Copyright 2014-2018 Synopsys, Inc. All rights reserved.
// mist -B -I../../../.. -I../../../../isg -r +f +i math-ff_atan2f_ tlx


// m225;   next: m14, jump target: m252 (next offset: 13)
000000  1 0  "01001000000000110111111111111111"   // (R[3]) = lhi_const_1_B1 (32767); 
000001  1 0  "00001000001000010000000000011000"   // (SP,MC) = _pl_rd_res_reg_const_wr_res_reg_1_B1 (24,SP,SP); 
000002  1 0  "01010100011000111111111111111111"   // (R[3]) = w32_const_bor_1_B1 (R[3],65535); 
000003  1 0  "00000000011001000011000000000011"   // (R[6]) = _ad_1_B1 (R[4],R[3]); 
000004  1 0  "01001000000011100111111110000000"   // (R[14]) = const_4_B1 (); 
000005  1 0  "00000000011001010011100000000011"   // (R[7]) = _ad_1_B1 (R[5],R[3]); 
000006  1 0  "10101000001000111111111111111100"   // (__spill_DMw[-4]) = stack_store_bndl_B3 (R[3],SP,-4); 
000007  1 0  "00000000111011100001100000001110"   // (R[3]) = _gt_1_B1 (R[7],R[14]); 
000008  1 0  "00000000110011100100000000001110"   // (R[8]) = _gt_1_B1 (R[6],R[14]); 
000009  1 0  "00000000011010000001100000001010"   // (R[3]) = lor_1_B1 (R[3],R[8]); 
000010  1 0  "00100000011000000000000011000001"   // () = br_nez_const_1_B1 (R[3],193); 
000011  1 0  "10101000001000101111111111111000"   // (__spill_DMw[-8]) = stack_store_bndl_B3 (R[2],SP,-8); 
000012  1 0  "00000000000000000000000000000000"  .swstall "delay_slot"   // () = vd_nop_ID (); 

// m14;   next: m237, jump target: m278 (next offset: 18)
000013  1 0  "01001000000000110011111110000000"   // (R[3]) = const_3_B1 (); 
000014  1 0  "00000000011001010001100000001011"   // (R[3]) = _eq_1_B1 (R[5],R[3]); 
000015  1 0  "00100000011000000000000010111001"   // () = br_nez_const_1_B1 (R[3],185); 
000016  1 0  "00000000000000000000000000000000"  .swstall "delay_slot"   // () = vd_nop_ID (); 
000017  1 0  "00000000000000000000000000000000"  .swstall "delay_slot"   // () = vd_nop_ID (); 

// m237;   next: m242, jump target: m57 (next offset: 36)
000018  1 0  "10011000100010000000000000011111"   // (R[8]) = _rs_const_2_B1 (R[4]); 
000019  1 0  "10011000101000110000000000011110"   // (R[3]) = _rs_const_3_B1 (R[5]); 
000020  1 0  "00010001000010000000000000000001"   // (R[8]) = _ad_const_1_B1 (R[8]); 
000021  1 0  "00010000011000110000000000000010"   // (R[3]) = _ad_const_2_B1 (R[3]); 
000022  1 0  "00000000011010000101100000001010"   // (R[11]) = _or_1_B1 (R[8],R[3]); 
000023  1 0  "01001000000000110100000001001001"   // (R[3]) = lhi_const_1_B1 (16457); 
000024  1 0  "01100101011010010000000000000001"   // (R[9]) = _eq_const_1_B1 (R[11]); 
000025  1 0  "01100101011010000000000000000010"   // (R[8]) = _eq_const_2_B1 (R[11]); 
000026  1 0  "01010100011011010000111111011010"   // (R[13]) = w32_const_bor_1_B1 (R[3],4058); 
000027  1 0  "00000001011000000001100000001011"   // (R[3]) = eqz_1_B1 (R[11]); 
000028  1 0  "10010101011010100000000000000011"   // (R[10]) = _ne_const_1_B1 (R[11]); 
000029  1 0  "10101000001010001111111111110100"   // (__spill_DMw[-12]) = stack_store_bndl_B3 (R[8],SP,-12); 
000030  1 0  "10101000001010011111111111110000"   // (__spill_DMw[-16]) = stack_store_bndl_B3 (R[9],SP,-16); 
000031  1 0  "10101000001010111111111111101100"   // (__spill_DMw[-20]) = stack_store_bndl_B3 (R[11],SP,-20); 
000032  1 0  "01001000000011001100000001001001"   // (R[12]) = lhi_const_1_B1 (-16311); 
000033  1 0  "00100000110000000000000000011000"   // () = nez_br_const_1_B1 (R[6],24); 
000034  1 0  "10101000001011011111111111101000"   // (__spill_DMw[-24]) = stack_store_bndl_B3 (R[13],SP,-24); 
000035  1 0  "01010101100011010000111111011010"   // (R[13]) = w32_const_bor_1_B1 (R[12],4058); 

// m242;   next: m292, jump target: m36 (next offset: 40)
000036  1 0  "00000000011010010001100000001010"   // (R[3]) = lor_1_B1 (R[9],R[3]); 
000037  1 0  "00100000011000000000000000001111"   // () = br_nez_const_1_B1 (R[3],15); 
000038  1 0  "00000000000000000000000000000000"  .swstall "delay_slot"   // () = vd_nop_ID (); 
000039  1 0  "00000000000000000000000000000000"  .swstall "delay_slot"   // () = vd_nop_ID (); 

// m292;   next: m290, jump target: m44 (next offset: 43)
000040  1 0  "00100001000000000000000000001000"   // () = br_nez_const_1_B1 (R[8],8); 
000041  1 0  "00000000000000000000000000000000"  .swstall "delay_slot"   // () = vd_nop_ID (); 
000042  1 0  "00000000000000000000000000000000"  .swstall "delay_slot"   // () = vd_nop_ID (); 

// m290;   next: m52, jump target: m319 (next offset: 46)
000043  1 0  "00100001010000000000000000001110"   // () = br_nez_const_1_B1 (R[10],14); 
000044  1 0  "00000000000000000000000000000000"  .swstall "delay_slot"   // () = vd_nop_ID (); 
000045  1 0  "00000000000000000000000000000000"  .swstall "delay_slot"   // () = vd_nop_ID (); 

// m52 (next offset: 50)
000046  1 0  "01010000001001001111111111111000"   // (R[4]) = stack_load_bndl_B3 (__spill_DMw[-8],SP,-8); 
000047  1 0  "00110000100000000000000000000000"   // () = __rts_jr_1_B1 (R[4]); 
000048  1 0  "01010101101000110000000000000000"   // R[3] = R[13]; 
000049  1 0  "00001000001000011111111111101000"   // (SP,MC) = wr_res_reg__pl_rd_res_reg_const_1_B1 (-24,SP,SP); 

// m44 (next offset: 54)
000050  1 0  "01010000001001001111111111111000"   // (R[4]) = stack_load_bndl_B3 (__spill_DMw[-8],SP,-8); 
000051  1 0  "00110000100000000000000000000000"   // () = __rts_jr_1_B1 (R[4]); 
000052  1 0  "01010000001000111111111111101000"   // (R[3]) = stack_load_bndl_B3 (__spill_DMw[-24],SP,-24); 
000053  1 0  "00001000001000011111111111101000"   // (SP,MC) = wr_res_reg__pl_rd_res_reg_const_1_B1 (-24,SP,SP); 

// m36 (next offset: 59)
000054  1 0  "01010100100000110000000000000000"   // R[3] = R[4]; 
000055  1 0  "01010000001001001111111111111000"   // (R[4]) = stack_load_bndl_B3 (__spill_DMw[-8],SP,-8); 
000056  1 0  "00110000100000000000000000000000"   // () = __rts_jr_1_B1 (R[4]); 
000057  1 0  "00001000001000011111111111101000"   // (SP,MC) = wr_res_reg__pl_rd_res_reg_const_1_B1 (-24,SP,SP); 
000058  1 0  "00000000000000000000000000000000"  .swstall "delay_slot"   // () = vd_nop_ID (); 

// m319;   next: m245 (next offset: 59)

// m57;   next: m245 (next offset: 59)

// m245;   next: m70, jump target: m316 (next offset: 65)
000059  1 0  "00000000100000000110000000010011"   // (R[12]) = _lt_const_1_B2 (R[4]); 
000060  1 0  "01001000000000111011111111001001"   // (R[3]) = lhi_const_1_B1 (-16439); 
000061  1 0  "01001000000011110011111111001001"   // (R[15]) = lhi_const_1_B1 (16329); 
000062  1 0  "00010100111000000000000010000101"   // () = br_eqz_const_1_B1 (R[7],133); 
000063  1 0  "01010101111011110000111111011011"   // (R[15]) = w32_const_bor_1_B1 (R[15],4059); 
000064  1 0  "01010100011000110000111111011011"   // (R[3]) = w32_const_bor_1_B1 (R[3],4059); 

// m70;   next: m310, jump target: m152 (next offset: 69)
000065  1 0  "00000000111011100001000000010101"   // (R[2]) = _ne_1_B1 (R[7],R[14]); 
000066  1 0  "00100000010000000000000001000000"   // () = br_nez_const_1_B1 (R[2],64); 
000067  1 0  "00000000110011100111000000001011"   // (R[14]) = _eq_1_B1 (R[6],R[14]); 
000068  1 0  "00000000000000000000000000000000"  .swstall "delay_slot"   // () = vd_nop_ID (); 

// m310;   next: m308, jump target: m306 (next offset: 72)
000069  1 0  "00100001110000000000000000011101"   // () = br_nez_const_1_B1 (R[14],29); 
000070  1 0  "00000000000000000000000000000000"  .swstall "delay_slot"   // () = vd_nop_ID (); 
000071  1 0  "00000000000000000000000000000000"  .swstall "delay_slot"   // () = vd_nop_ID (); 

// m308;   next: m304, jump target: m121 (next offset: 75)
000072  1 0  "00010101011000000000000000010110"   // () = br_eqz_const_1_B1 (R[11],22); 
000073  1 0  "00000000000000000000000000000000"  .swstall "delay_slot"   // () = vd_nop_ID (); 
000074  1 0  "00000000000000000000000000000000"  .swstall "delay_slot"   // () = vd_nop_ID (); 

// m304;   next: m302, jump target: m129 (next offset: 78)
000075  1 0  "00100001001000000000000000001111"   // () = br_nez_const_1_B1 (R[9],15); 
000076  1 0  "00000000000000000000000000000000"  .swstall "delay_slot"   // () = vd_nop_ID (); 
000077  1 0  "00000000000000000000000000000000"  .swstall "delay_slot"   // () = vd_nop_ID (); 

// m302;   next: m300, jump target: m137 (next offset: 81)
000078  1 0  "00100001000000000000000000001000"   // () = br_nez_const_1_B1 (R[8],8); 
000079  1 0  "00000000000000000000000000000000"  .swstall "delay_slot"   // () = vd_nop_ID (); 
000080  1 0  "00000000000000000000000000000000"  .swstall "delay_slot"   // () = vd_nop_ID (); 

// m300;   next: m145, jump target: m329 (next offset: 84)
000081  1 0  "00100001010000000000000000110001"   // () = br_nez_const_1_B1 (R[10],49); 
000082  1 0  "00000000000000000000000000000000"  .swstall "delay_slot"   // () = vd_nop_ID (); 
000083  1 0  "00000000000000000000000000000000"  .swstall "delay_slot"   // () = vd_nop_ID (); 

// m145 (next offset: 88)
000084  1 0  "01010000001001001111111111111000"   // (R[4]) = stack_load_bndl_B3 (__spill_DMw[-8],SP,-8); 
000085  1 0  "00110000100000000000000000000000"   // () = __rts_jr_1_B1 (R[4]); 
000086  1 0  "01010101101000110000000000000000"   // R[3] = R[13]; 
000087  1 0  "00001000001000011111111111101000"   // (SP,MC) = wr_res_reg__pl_rd_res_reg_const_1_B1 (-24,SP,SP); 

// m137 (next offset: 92)
000088  1 0  "01010000001001001111111111111000"   // (R[4]) = stack_load_bndl_B3 (__spill_DMw[-8],SP,-8); 
000089  1 0  "00110000100000000000000000000000"   // () = __rts_jr_1_B1 (R[4]); 
000090  1 0  "01010000001000111111111111101000"   // (R[3]) = stack_load_bndl_B3 (__spill_DMw[-24],SP,-24); 
000091  1 0  "00001000001000011111111111101000"   // (SP,MC) = wr_res_reg__pl_rd_res_reg_const_1_B1 (-24,SP,SP); 

// m129 (next offset: 96)
000092  1 0  "01010000001001001111111111111000"   // (R[4]) = stack_load_bndl_B3 (__spill_DMw[-8],SP,-8); 
000093  1 0  "00110000100000000000000000000000"   // () = __rts_jr_1_B1 (R[4]); 
000094  1 0  "01001000000000110000000000000000"   // (R[3]) = const_2_B3 (); 
000095  1 0  "00001000001000011111111111101000"   // (SP,MC) = wr_res_reg__pl_rd_res_reg_const_1_B1 (-24,SP,SP); 

// m121 (next offset: 100)
000096  1 0  "01010000001001001111111111111000"   // (R[4]) = stack_load_bndl_B3 (__spill_DMw[-8],SP,-8); 
000097  1 0  "00110000100000000000000000000000"   // () = __rts_jr_1_B1 (R[4]); 
000098  1 0  "01001000000000110000000000000000"   // (R[3]) = const_2_B3 (); 
000099  1 0  "00001000001000011111111111101000"   // (SP,MC) = wr_res_reg__pl_rd_res_reg_const_1_B1 (-24,SP,SP); 

// m306;   next: m298, jump target: m84 (next offset: 103)
000100  1 0  "00010101011000000000000000011001"   // () = br_eqz_const_1_B1 (R[11],25); 
000101  1 0  "00000000000000000000000000000000"  .swstall "delay_slot"   // () = vd_nop_ID (); 
000102  1 0  "00000000000000000000000000000000"  .swstall "delay_slot"   // () = vd_nop_ID (); 

// m298;   next: m296, jump target: m92 (next offset: 106)
000103  1 0  "00100001001000000000000000010001"   // () = br_nez_const_1_B1 (R[9],17); 
000104  1 0  "00000000000000000000000000000000"  .swstall "delay_slot"   // () = vd_nop_ID (); 
000105  1 0  "00000000000000000000000000000000"  .swstall "delay_slot"   // () = vd_nop_ID (); 

// m296;   next: m294, jump target: m100 (next offset: 109)
000106  1 0  "00100001000000000000000000001001"   // () = br_nez_const_1_B1 (R[8],9); 
000107  1 0  "00000000000000000000000000000000"  .swstall "delay_slot"   // () = vd_nop_ID (); 
000108  1 0  "00000000000000000000000000000000"  .swstall "delay_slot"   // () = vd_nop_ID (); 

// m294;   next: m108, jump target: m329 (next offset: 112)
000109  1 0  "00100001010000000000000000010101"   // () = br_nez_const_1_B1 (R[10],21); 
000110  1 0  "00000000000000000000000000000000"  .swstall "delay_slot"   // () = vd_nop_ID (); 
000111  1 0  "00000000000000000000000000000000"  .swstall "delay_slot"   // () = vd_nop_ID (); 

// m108 (next offset: 117)
000112  1 0  "01010000001001001111111111111000"   // (R[4]) = stack_load_bndl_B3 (__spill_DMw[-8],SP,-8); 
000113  1 0  "01001000000001011100000000010110"   // (R[5]) = lhi_const_1_B1 (-16362); 
000114  1 0  "00110000100000000000000000000000"   // () = __rts_jr_1_B1 (R[4]); 
000115  1 0  "01010100101000111100101111100100"   // (R[3]) = w32_const_bor_1_B1 (R[5],52196); 
000116  1 0  "00001000001000011111111111101000"   // (SP,MC) = wr_res_reg__pl_rd_res_reg_const_1_B1 (-24,SP,SP); 

// m100 (next offset: 122)
000117  1 0  "01010000001001001111111111111000"   // (R[4]) = stack_load_bndl_B3 (__spill_DMw[-8],SP,-8); 
000118  1 0  "01001000000001010100000000010110"   // (R[5]) = lhi_const_1_B1 (16406); 
000119  1 0  "00110000100000000000000000000000"   // () = __rts_jr_1_B1 (R[4]); 
000120  1 0  "01010100101000111100101111100100"   // (R[3]) = w32_const_bor_1_B1 (R[5],52196); 
000121  1 0  "00001000001000011111111111101000"   // (SP,MC) = wr_res_reg__pl_rd_res_reg_const_1_B1 (-24,SP,SP); 

// m92 (next offset: 127)
000122  1 0  "01010000001001001111111111111000"   // (R[4]) = stack_load_bndl_B3 (__spill_DMw[-8],SP,-8); 
000123  1 0  "01001000000001011011111101001001"   // (R[5]) = lhi_const_1_B1 (-16567); 
000124  1 0  "00110000100000000000000000000000"   // () = __rts_jr_1_B1 (R[4]); 
000125  1 0  "01010100101000110000111111011011"   // (R[3]) = w32_const_bor_1_B1 (R[5],4059); 
000126  1 0  "00001000001000011111111111101000"   // (SP,MC) = wr_res_reg__pl_rd_res_reg_const_1_B1 (-24,SP,SP); 

// m84 (next offset: 132)
000127  1 0  "01010000001001001111111111111000"   // (R[4]) = stack_load_bndl_B3 (__spill_DMw[-8],SP,-8); 
000128  1 0  "01001000000001010011111101001001"   // (R[5]) = lhi_const_1_B1 (16201); 
000129  1 0  "00110000100000000000000000000000"   // () = __rts_jr_1_B1 (R[4]); 
000130  1 0  "01010100101000110000111111011011"   // (R[3]) = w32_const_bor_1_B1 (R[5],4059); 
000131  1 0  "00001000001000011111111111101000"   // (SP,MC) = wr_res_reg__pl_rd_res_reg_const_1_B1 (-24,SP,SP); 

// m329;   next: m330 (next offset: 132)

// m152;   next: m330 (next offset: 132)

// m330;   next: m165, jump target: m314 (next offset: 135)
000132  1 0  "00100001110000000000000000111010"   // () = br_nez_const_1_B1 (R[14],58); 
000133  1 0  "00000000000000000000000000000000"  .swstall "delay_slot"   // () = vd_nop_ID (); 
000134  1 0  "00000000000000000000000000000000"  .swstall "delay_slot"   // () = vd_nop_ID (); 

// m165;   next: m250, jump target: m168 (next offset: 141)
000135  1 0  "00000000110001110001100000011000"   // (R[3],MC) = _mi_1_B1 (R[6],R[7]); 
000136  1 0  "10011000011001100000000000010111"   // (R[6]) = _rs_const_1_B1 (R[3]); 
000137  1 0  "01110100110001110000000000111100"   // (R[7]) = _gt_const_1_B1 (R[6]); 
000138  1 0  "00100000111000000000000000010001"   // () = br_nez_const_1_B1 (R[7],17); 
000139  1 0  "01001000000000110011111111001001"   // (R[3]) = lhi_const_1_B1 (16329); 
000140  1 0  "01010100011000110000111111011100"   // (R[3]) = w32_const_bor_1_B1 (R[3],4060); 

// m250;   next: m261, jump target: m179 (next offset: 147)
000141  1 0  "00000000101000000001100000010011"   // (R[3]) = _lt_const_1_B2 (R[5]); 
000142  1 0  "10001100110001101111111111000100"   // (R[6]) = _lt_const_2_B1 (R[6]); 
000143  1 0  "00000000011001100001100000000011"   // (R[3]) = land_1_B1 (R[3],R[6]); 
000144  1 0  "00100000011000000000000000001000"   // () = br_nez_const_1_B1 (R[3],8); 
000145  1 0  "00000000000000000000000000000000"  .swstall "delay_slot"   // () = vd_nop_ID (); 
000146  1 0  "00000000000000000000000000000000"  .swstall "delay_slot"   // () = vd_nop_ID (); 

// m261;   next: m262 (next offset: 149)
000147  1 0  "00101000000000000000000000000000"   // (LR) = jal_const_1_B1 (0); 
000148  1 0  "00000000000000000000000000000000"  .swstall "delay_slot"   // () = vd_nop_ID (); 

// m262 subroutine call;   next: m259 (next offset: 149)

// m259;   next: m182 (next offset: 152)
000149  1 0  "01010000001001001111111111111100"   // (R[4]) = stack_load_bndl_B3 (__spill_DMw[-4],SP,-4); 
000150  1 0  "00101000000000000000000000000000"   // (LR) = jal_const_1_B1 (0); 
000151  1 0  "00000000011001000010000000000011"   // (R[4]) = _ad_1_B1 (R[3],R[4]); 

// m182 subroutine call;   next: m332 (next offset: 152)

// m332, jump target: m334 (next offset: 154)
000152  1 0  "00100100000000000000000000000101"   // () = j_const_1_B1 (5); 
000153  1 0  "01010000001001001111111111101100"   // (R[4]) = stack_load_bndl_B3 (__spill_DMw[-20],SP,-20); 

// m179, jump target: m334 (next offset: 157)
000154  1 0  "01001000000000110000000000000000"   // (R[3]) = const_2_B3 (); 
000155  1 0  "00100100000000000000000000000010"   // () = j_const_1_B1 (2); 
000156  1 0  "01010000001001001111111111101100"   // (R[4]) = stack_load_bndl_B3 (__spill_DMw[-20],SP,-20); 

// m168;   next: m334 (next offset: 158)
000157  1 0  "01010000001001001111111111101100"   // (R[4]) = stack_load_bndl_B3 (__spill_DMw[-20],SP,-20); 

// m334;   next: m312, jump target: m188 (next offset: 161)
000158  1 0  "00010100100000000000000000011100"   // () = br_eqz_const_1_B1 (R[4],28); 
000159  1 0  "01010000001001011111111111110000"   // (R[5]) = stack_load_bndl_B3 (__spill_DMw[-16],SP,-16); 
000160  1 0  "00000000000000000000000000000000"  .swstall "delay_slot"   // () = vd_nop_ID (); 

// m312;   next: m265, jump target: m196 (next offset: 164)
000161  1 0  "00100000101000000000000000010100"   // () = br_nez_const_1_B1 (R[5],20); 
000162  1 0  "00000000000000000000000000000000"  .swstall "delay_slot"   // () = vd_nop_ID (); 
000163  1 0  "00000000000000000000000000000000"  .swstall "delay_slot"   // () = vd_nop_ID (); 

// m265;   next: m266 (next offset: 168)
000164  1 0  "01001000000001000011010000100010"   // (R[4]) = lhi_const_1_B1 (13346); 
000165  1 0  "01010100100001010010000101101000"   // (R[5]) = w32_const_bor_1_B1 (R[4],8552); 
000166  1 0  "00101000000000000000000000000000"   // (LR) = jal_const_1_B1 (0); 
000167  1 0  "01010100011001000000000000000000"   // R[4] = R[3]; 

// m266 subroutine call;   next: m335 (next offset: 168)

// m335;   next: m273, jump target: m269 (next offset: 172)
000168  1 0  "01010000001001011111111111110100"   // (R[5]) = stack_load_bndl_B3 (__spill_DMw[-12],SP,-12); 
000169  1 0  "00100000101000000000000000000110"   // () = br_nez_const_1_B1 (R[5],6); 
000170  1 0  "01010000001001001111111111101000"   // (R[4]) = stack_load_bndl_B3 (__spill_DMw[-24],SP,-24); 
000171  1 0  "00000000000000000000000000000000"  .swstall "delay_slot"   // () = vd_nop_ID (); 

// m273;   next: m274 (next offset: 175)
000172  1 0  "01010100100001010000000000000000"   // R[5] = R[4]; 
000173  1 0  "00101000000000000000000000000000"   // (LR) = jal_const_1_B1 (0); 
000174  1 0  "01010100011001000000000000000000"   // R[4] = R[3]; 

// m274 subroutine call;   next: m336 (next offset: 175)

// m336, jump target: m210 (next offset: 177)
000175  1 0  "00100100000000000000000000001101"   // () = j_const_1_B1 (13); 
000176  1 0  "01010000001001001111111111111000"   // (R[4]) = stack_load_bndl_B3 (__spill_DMw[-8],SP,-8); 

// m269;   next: m270 (next offset: 179)
000177  1 0  "00101000000000000000000000000000"   // (LR) = jal_const_1_B1 (0); 
000178  1 0  "01010100011001010000000000000000"   // R[5] = R[3]; 

// m270 subroutine call;   next: m204 (next offset: 179)

// m204 (next offset: 183)
000179  1 0  "01010000001001001111111111111000"   // (R[4]) = stack_load_bndl_B3 (__spill_DMw[-8],SP,-8); 
000180  1 0  "00110000100000000000000000000000"   // () = __rts_jr_1_B1 (R[4]); 
000181  1 0  "00001000001000011111111111101000"   // (SP,MC) = wr_res_reg__pl_rd_res_reg_const_1_B1 (-24,SP,SP); 
000182  1 0  "00000000000000000000000000000000"  .swstall "delay_slot"   // () = vd_nop_ID (); 

// m196 (next offset: 188)
000183  1 0  "01010000001001001111111111111000"   // (R[4]) = stack_load_bndl_B3 (__spill_DMw[-8],SP,-8); 
000184  1 0  "01001000000001011000000000000000"   // (R[5]) = const_1_B1 (); 
000185  1 0  "00110000100000000000000000000000"   // () = __rts_jr_1_B1 (R[4]); 
000186  1 0  "00000000011001010001100000011010"   // (R[3]) = _er_1_B1 (R[3],R[5]); 
000187  1 0  "00001000001000011111111111101000"   // (SP,MC) = wr_res_reg__pl_rd_res_reg_const_1_B1 (-24,SP,SP); 

// m188;   next: m210 (next offset: 189)
000188  1 0  "01010000001001001111111111111000"   // (R[4]) = stack_load_bndl_B3 (__spill_DMw[-8],SP,-8); 

// m210 (next offset: 192)
000189  1 0  "00110000100000000000000000000000"   // () = __rts_jr_1_B1 (R[4]); 
000190  1 0  "00001000001000011111111111101000"   // (SP,MC) = wr_res_reg__pl_rd_res_reg_const_1_B1 (-24,SP,SP); 
000191  1 0  "00000000000000000000000000000000"  .swstall "delay_slot"   // () = vd_nop_ID (); 

// m314;   next: m162, jump target: m216 (next offset: 195)
000192  1 0  "00100001100000000000000000010001"   // () = br_nez_const_1_B1 (R[12],17); 
000193  1 0  "01010000001001001111111111111000"   // (R[4]) = stack_load_bndl_B3 (__spill_DMw[-8],SP,-8); 
000194  1 0  "00000000000000000000000000000000"  .swstall "delay_slot"   // () = vd_nop_ID (); 

// m162, jump target: m216 (next offset: 197)
000195  1 0  "00100100000000000000000000001111"   // () = j_const_1_B1 (15); 
000196  1 0  "01010101111000110000000000000000"   // R[3] = R[15]; 

// m316;   next: m67, jump target: m216 (next offset: 200)
000197  1 0  "00100001100000000000000000001100"   // () = br_nez_const_1_B1 (R[12],12); 
000198  1 0  "01010000001001001111111111111000"   // (R[4]) = stack_load_bndl_B3 (__spill_DMw[-8],SP,-8); 
000199  1 0  "00000000000000000000000000000000"  .swstall "delay_slot"   // () = vd_nop_ID (); 

// m67, jump target: m216 (next offset: 202)
000200  1 0  "00100100000000000000000000001010"   // () = j_const_1_B1 (10); 
000201  1 0  "01010101111000110000000000000000"   // R[3] = R[15]; 

// m278;   next: m19 (next offset: 205)
000202  1 0  "01010000001000101111111111111000"   // (R[2]) = stack_load_bndl_B3 (__spill_DMw[-8],SP,-8); 
000203  1 0  "00100100000000000000000000000000"   // () = j_const_1_B1 (0); 
000204  1 0  "00001000001000011111111111101000"   // (SP,MC) = wr_res_reg__pl_rd_res_reg_const_1_B1 (-24,SP,SP); 

// m19 subroutine call;   next: m279 (next offset: 205)

// m279 (next offset: 205)

// m252;   next: m253 (next offset: 210)
000205  1 0  "01010100100000100000000000000000"   // LR = R[4]; 
000206  1 0  "01010100101001000000000000000000"   // R[4] = R[5]; 
000207  1 0  "01010100010001010000000000000000"   // R[5] = LR; 
000208  1 0  "00101000000000000000000000000000"   // (LR) = jal_const_1_B1 (0); 
000209  1 0  "00000000000000000000000000000000"  .swstall "delay_slot"   // () = vd_nop_ID (); 

// m253 subroutine call;   next: m342 (next offset: 210)

// m342;   next: m216 (next offset: 211)
000210  1 0  "01010000001001001111111111111000"   // (R[4]) = stack_load_bndl_B3 (__spill_DMw[-8],SP,-8); 

// m216 (next offset: /)
000211  1 0  "00110000100000000000000000000000"   // () = __rts_jr_1_B1 (R[4]); 
000212  1 0  "00001000001000011111111111101000"   // (SP,MC) = wr_res_reg__pl_rd_res_reg_const_1_B1 (-24,SP,SP); 
000213  1 0  "00000000000000000000000000000000"  .swstall "delay_slot"   // () = vd_nop_ID (); 

