# File: designlist_PD_RISC_32.tcl

# define design files: */
set verilog_files { \
   branchPredictionTable
   alu
   alu_control
   branch_unit
   control_unit
   cpu
   immediate_extend_unit
   mux_2
   pc
   reg_arstn
   reg_arstn_en
   register_file
   sram
   mux_3
   hazardDetection
   forwardingUnit
   reg_arstn_en_with_reset
}
