
R401RE_PWM_Servo-motor.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008210  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000458  080083b0  080083b0  000183b0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008808  08008808  000201d4  2**0
                  CONTENTS
  4 .ARM          00000008  08008808  08008808  00018808  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008810  08008810  000201d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008810  08008810  00018810  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008814  08008814  00018814  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d4  20000000  08008818  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000200  200001d4  080089ec  000201d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200003d4  080089ec  000203d4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201d4  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020204  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000cb82  00000000  00000000  00020247  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001eed  00000000  00000000  0002cdc9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000c78  00000000  00000000  0002ecb8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000009ae  00000000  00000000  0002f930  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000179df  00000000  00000000  000302de  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000f792  00000000  00000000  00047cbd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008ec46  00000000  00000000  0005744f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000048bc  00000000  00000000  000e6098  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000071  00000000  00000000  000ea954  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001d4 	.word	0x200001d4
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08008398 	.word	0x08008398

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001d8 	.word	0x200001d8
 80001dc:	08008398 	.word	0x08008398

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cac:	f000 b9a6 	b.w	8000ffc <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f83c 	bl	8000d34 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__aeabi_d2lz>:
 8000cc8:	b538      	push	{r3, r4, r5, lr}
 8000cca:	2200      	movs	r2, #0
 8000ccc:	2300      	movs	r3, #0
 8000cce:	4604      	mov	r4, r0
 8000cd0:	460d      	mov	r5, r1
 8000cd2:	f7ff ff0b 	bl	8000aec <__aeabi_dcmplt>
 8000cd6:	b928      	cbnz	r0, 8000ce4 <__aeabi_d2lz+0x1c>
 8000cd8:	4620      	mov	r0, r4
 8000cda:	4629      	mov	r1, r5
 8000cdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ce0:	f000 b80a 	b.w	8000cf8 <__aeabi_d2ulz>
 8000ce4:	4620      	mov	r0, r4
 8000ce6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cea:	f000 f805 	bl	8000cf8 <__aeabi_d2ulz>
 8000cee:	4240      	negs	r0, r0
 8000cf0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf4:	bd38      	pop	{r3, r4, r5, pc}
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_d2ulz>:
 8000cf8:	b5d0      	push	{r4, r6, r7, lr}
 8000cfa:	4b0c      	ldr	r3, [pc, #48]	; (8000d2c <__aeabi_d2ulz+0x34>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	4606      	mov	r6, r0
 8000d00:	460f      	mov	r7, r1
 8000d02:	f7ff fc81 	bl	8000608 <__aeabi_dmul>
 8000d06:	f7ff ff57 	bl	8000bb8 <__aeabi_d2uiz>
 8000d0a:	4604      	mov	r4, r0
 8000d0c:	f7ff fc02 	bl	8000514 <__aeabi_ui2d>
 8000d10:	4b07      	ldr	r3, [pc, #28]	; (8000d30 <__aeabi_d2ulz+0x38>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	f7ff fc78 	bl	8000608 <__aeabi_dmul>
 8000d18:	4602      	mov	r2, r0
 8000d1a:	460b      	mov	r3, r1
 8000d1c:	4630      	mov	r0, r6
 8000d1e:	4639      	mov	r1, r7
 8000d20:	f7ff faba 	bl	8000298 <__aeabi_dsub>
 8000d24:	f7ff ff48 	bl	8000bb8 <__aeabi_d2uiz>
 8000d28:	4621      	mov	r1, r4
 8000d2a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d2c:	3df00000 	.word	0x3df00000
 8000d30:	41f00000 	.word	0x41f00000

08000d34 <__udivmoddi4>:
 8000d34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d38:	9e08      	ldr	r6, [sp, #32]
 8000d3a:	460d      	mov	r5, r1
 8000d3c:	4604      	mov	r4, r0
 8000d3e:	460f      	mov	r7, r1
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	d14a      	bne.n	8000dda <__udivmoddi4+0xa6>
 8000d44:	428a      	cmp	r2, r1
 8000d46:	4694      	mov	ip, r2
 8000d48:	d965      	bls.n	8000e16 <__udivmoddi4+0xe2>
 8000d4a:	fab2 f382 	clz	r3, r2
 8000d4e:	b143      	cbz	r3, 8000d62 <__udivmoddi4+0x2e>
 8000d50:	fa02 fc03 	lsl.w	ip, r2, r3
 8000d54:	f1c3 0220 	rsb	r2, r3, #32
 8000d58:	409f      	lsls	r7, r3
 8000d5a:	fa20 f202 	lsr.w	r2, r0, r2
 8000d5e:	4317      	orrs	r7, r2
 8000d60:	409c      	lsls	r4, r3
 8000d62:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000d66:	fa1f f58c 	uxth.w	r5, ip
 8000d6a:	fbb7 f1fe 	udiv	r1, r7, lr
 8000d6e:	0c22      	lsrs	r2, r4, #16
 8000d70:	fb0e 7711 	mls	r7, lr, r1, r7
 8000d74:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000d78:	fb01 f005 	mul.w	r0, r1, r5
 8000d7c:	4290      	cmp	r0, r2
 8000d7e:	d90a      	bls.n	8000d96 <__udivmoddi4+0x62>
 8000d80:	eb1c 0202 	adds.w	r2, ip, r2
 8000d84:	f101 37ff 	add.w	r7, r1, #4294967295
 8000d88:	f080 811c 	bcs.w	8000fc4 <__udivmoddi4+0x290>
 8000d8c:	4290      	cmp	r0, r2
 8000d8e:	f240 8119 	bls.w	8000fc4 <__udivmoddi4+0x290>
 8000d92:	3902      	subs	r1, #2
 8000d94:	4462      	add	r2, ip
 8000d96:	1a12      	subs	r2, r2, r0
 8000d98:	b2a4      	uxth	r4, r4
 8000d9a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d9e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000da2:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000da6:	fb00 f505 	mul.w	r5, r0, r5
 8000daa:	42a5      	cmp	r5, r4
 8000dac:	d90a      	bls.n	8000dc4 <__udivmoddi4+0x90>
 8000dae:	eb1c 0404 	adds.w	r4, ip, r4
 8000db2:	f100 32ff 	add.w	r2, r0, #4294967295
 8000db6:	f080 8107 	bcs.w	8000fc8 <__udivmoddi4+0x294>
 8000dba:	42a5      	cmp	r5, r4
 8000dbc:	f240 8104 	bls.w	8000fc8 <__udivmoddi4+0x294>
 8000dc0:	4464      	add	r4, ip
 8000dc2:	3802      	subs	r0, #2
 8000dc4:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000dc8:	1b64      	subs	r4, r4, r5
 8000dca:	2100      	movs	r1, #0
 8000dcc:	b11e      	cbz	r6, 8000dd6 <__udivmoddi4+0xa2>
 8000dce:	40dc      	lsrs	r4, r3
 8000dd0:	2300      	movs	r3, #0
 8000dd2:	e9c6 4300 	strd	r4, r3, [r6]
 8000dd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dda:	428b      	cmp	r3, r1
 8000ddc:	d908      	bls.n	8000df0 <__udivmoddi4+0xbc>
 8000dde:	2e00      	cmp	r6, #0
 8000de0:	f000 80ed 	beq.w	8000fbe <__udivmoddi4+0x28a>
 8000de4:	2100      	movs	r1, #0
 8000de6:	e9c6 0500 	strd	r0, r5, [r6]
 8000dea:	4608      	mov	r0, r1
 8000dec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000df0:	fab3 f183 	clz	r1, r3
 8000df4:	2900      	cmp	r1, #0
 8000df6:	d149      	bne.n	8000e8c <__udivmoddi4+0x158>
 8000df8:	42ab      	cmp	r3, r5
 8000dfa:	d302      	bcc.n	8000e02 <__udivmoddi4+0xce>
 8000dfc:	4282      	cmp	r2, r0
 8000dfe:	f200 80f8 	bhi.w	8000ff2 <__udivmoddi4+0x2be>
 8000e02:	1a84      	subs	r4, r0, r2
 8000e04:	eb65 0203 	sbc.w	r2, r5, r3
 8000e08:	2001      	movs	r0, #1
 8000e0a:	4617      	mov	r7, r2
 8000e0c:	2e00      	cmp	r6, #0
 8000e0e:	d0e2      	beq.n	8000dd6 <__udivmoddi4+0xa2>
 8000e10:	e9c6 4700 	strd	r4, r7, [r6]
 8000e14:	e7df      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000e16:	b902      	cbnz	r2, 8000e1a <__udivmoddi4+0xe6>
 8000e18:	deff      	udf	#255	; 0xff
 8000e1a:	fab2 f382 	clz	r3, r2
 8000e1e:	2b00      	cmp	r3, #0
 8000e20:	f040 8090 	bne.w	8000f44 <__udivmoddi4+0x210>
 8000e24:	1a8a      	subs	r2, r1, r2
 8000e26:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e2a:	fa1f fe8c 	uxth.w	lr, ip
 8000e2e:	2101      	movs	r1, #1
 8000e30:	fbb2 f5f7 	udiv	r5, r2, r7
 8000e34:	fb07 2015 	mls	r0, r7, r5, r2
 8000e38:	0c22      	lsrs	r2, r4, #16
 8000e3a:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000e3e:	fb0e f005 	mul.w	r0, lr, r5
 8000e42:	4290      	cmp	r0, r2
 8000e44:	d908      	bls.n	8000e58 <__udivmoddi4+0x124>
 8000e46:	eb1c 0202 	adds.w	r2, ip, r2
 8000e4a:	f105 38ff 	add.w	r8, r5, #4294967295
 8000e4e:	d202      	bcs.n	8000e56 <__udivmoddi4+0x122>
 8000e50:	4290      	cmp	r0, r2
 8000e52:	f200 80cb 	bhi.w	8000fec <__udivmoddi4+0x2b8>
 8000e56:	4645      	mov	r5, r8
 8000e58:	1a12      	subs	r2, r2, r0
 8000e5a:	b2a4      	uxth	r4, r4
 8000e5c:	fbb2 f0f7 	udiv	r0, r2, r7
 8000e60:	fb07 2210 	mls	r2, r7, r0, r2
 8000e64:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000e68:	fb0e fe00 	mul.w	lr, lr, r0
 8000e6c:	45a6      	cmp	lr, r4
 8000e6e:	d908      	bls.n	8000e82 <__udivmoddi4+0x14e>
 8000e70:	eb1c 0404 	adds.w	r4, ip, r4
 8000e74:	f100 32ff 	add.w	r2, r0, #4294967295
 8000e78:	d202      	bcs.n	8000e80 <__udivmoddi4+0x14c>
 8000e7a:	45a6      	cmp	lr, r4
 8000e7c:	f200 80bb 	bhi.w	8000ff6 <__udivmoddi4+0x2c2>
 8000e80:	4610      	mov	r0, r2
 8000e82:	eba4 040e 	sub.w	r4, r4, lr
 8000e86:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000e8a:	e79f      	b.n	8000dcc <__udivmoddi4+0x98>
 8000e8c:	f1c1 0720 	rsb	r7, r1, #32
 8000e90:	408b      	lsls	r3, r1
 8000e92:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e96:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e9a:	fa05 f401 	lsl.w	r4, r5, r1
 8000e9e:	fa20 f307 	lsr.w	r3, r0, r7
 8000ea2:	40fd      	lsrs	r5, r7
 8000ea4:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ea8:	4323      	orrs	r3, r4
 8000eaa:	fbb5 f8f9 	udiv	r8, r5, r9
 8000eae:	fa1f fe8c 	uxth.w	lr, ip
 8000eb2:	fb09 5518 	mls	r5, r9, r8, r5
 8000eb6:	0c1c      	lsrs	r4, r3, #16
 8000eb8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000ebc:	fb08 f50e 	mul.w	r5, r8, lr
 8000ec0:	42a5      	cmp	r5, r4
 8000ec2:	fa02 f201 	lsl.w	r2, r2, r1
 8000ec6:	fa00 f001 	lsl.w	r0, r0, r1
 8000eca:	d90b      	bls.n	8000ee4 <__udivmoddi4+0x1b0>
 8000ecc:	eb1c 0404 	adds.w	r4, ip, r4
 8000ed0:	f108 3aff 	add.w	sl, r8, #4294967295
 8000ed4:	f080 8088 	bcs.w	8000fe8 <__udivmoddi4+0x2b4>
 8000ed8:	42a5      	cmp	r5, r4
 8000eda:	f240 8085 	bls.w	8000fe8 <__udivmoddi4+0x2b4>
 8000ede:	f1a8 0802 	sub.w	r8, r8, #2
 8000ee2:	4464      	add	r4, ip
 8000ee4:	1b64      	subs	r4, r4, r5
 8000ee6:	b29d      	uxth	r5, r3
 8000ee8:	fbb4 f3f9 	udiv	r3, r4, r9
 8000eec:	fb09 4413 	mls	r4, r9, r3, r4
 8000ef0:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000ef4:	fb03 fe0e 	mul.w	lr, r3, lr
 8000ef8:	45a6      	cmp	lr, r4
 8000efa:	d908      	bls.n	8000f0e <__udivmoddi4+0x1da>
 8000efc:	eb1c 0404 	adds.w	r4, ip, r4
 8000f00:	f103 35ff 	add.w	r5, r3, #4294967295
 8000f04:	d26c      	bcs.n	8000fe0 <__udivmoddi4+0x2ac>
 8000f06:	45a6      	cmp	lr, r4
 8000f08:	d96a      	bls.n	8000fe0 <__udivmoddi4+0x2ac>
 8000f0a:	3b02      	subs	r3, #2
 8000f0c:	4464      	add	r4, ip
 8000f0e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000f12:	fba3 9502 	umull	r9, r5, r3, r2
 8000f16:	eba4 040e 	sub.w	r4, r4, lr
 8000f1a:	42ac      	cmp	r4, r5
 8000f1c:	46c8      	mov	r8, r9
 8000f1e:	46ae      	mov	lr, r5
 8000f20:	d356      	bcc.n	8000fd0 <__udivmoddi4+0x29c>
 8000f22:	d053      	beq.n	8000fcc <__udivmoddi4+0x298>
 8000f24:	b156      	cbz	r6, 8000f3c <__udivmoddi4+0x208>
 8000f26:	ebb0 0208 	subs.w	r2, r0, r8
 8000f2a:	eb64 040e 	sbc.w	r4, r4, lr
 8000f2e:	fa04 f707 	lsl.w	r7, r4, r7
 8000f32:	40ca      	lsrs	r2, r1
 8000f34:	40cc      	lsrs	r4, r1
 8000f36:	4317      	orrs	r7, r2
 8000f38:	e9c6 7400 	strd	r7, r4, [r6]
 8000f3c:	4618      	mov	r0, r3
 8000f3e:	2100      	movs	r1, #0
 8000f40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f44:	f1c3 0120 	rsb	r1, r3, #32
 8000f48:	fa02 fc03 	lsl.w	ip, r2, r3
 8000f4c:	fa20 f201 	lsr.w	r2, r0, r1
 8000f50:	fa25 f101 	lsr.w	r1, r5, r1
 8000f54:	409d      	lsls	r5, r3
 8000f56:	432a      	orrs	r2, r5
 8000f58:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f5c:	fa1f fe8c 	uxth.w	lr, ip
 8000f60:	fbb1 f0f7 	udiv	r0, r1, r7
 8000f64:	fb07 1510 	mls	r5, r7, r0, r1
 8000f68:	0c11      	lsrs	r1, r2, #16
 8000f6a:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000f6e:	fb00 f50e 	mul.w	r5, r0, lr
 8000f72:	428d      	cmp	r5, r1
 8000f74:	fa04 f403 	lsl.w	r4, r4, r3
 8000f78:	d908      	bls.n	8000f8c <__udivmoddi4+0x258>
 8000f7a:	eb1c 0101 	adds.w	r1, ip, r1
 8000f7e:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f82:	d22f      	bcs.n	8000fe4 <__udivmoddi4+0x2b0>
 8000f84:	428d      	cmp	r5, r1
 8000f86:	d92d      	bls.n	8000fe4 <__udivmoddi4+0x2b0>
 8000f88:	3802      	subs	r0, #2
 8000f8a:	4461      	add	r1, ip
 8000f8c:	1b49      	subs	r1, r1, r5
 8000f8e:	b292      	uxth	r2, r2
 8000f90:	fbb1 f5f7 	udiv	r5, r1, r7
 8000f94:	fb07 1115 	mls	r1, r7, r5, r1
 8000f98:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f9c:	fb05 f10e 	mul.w	r1, r5, lr
 8000fa0:	4291      	cmp	r1, r2
 8000fa2:	d908      	bls.n	8000fb6 <__udivmoddi4+0x282>
 8000fa4:	eb1c 0202 	adds.w	r2, ip, r2
 8000fa8:	f105 38ff 	add.w	r8, r5, #4294967295
 8000fac:	d216      	bcs.n	8000fdc <__udivmoddi4+0x2a8>
 8000fae:	4291      	cmp	r1, r2
 8000fb0:	d914      	bls.n	8000fdc <__udivmoddi4+0x2a8>
 8000fb2:	3d02      	subs	r5, #2
 8000fb4:	4462      	add	r2, ip
 8000fb6:	1a52      	subs	r2, r2, r1
 8000fb8:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000fbc:	e738      	b.n	8000e30 <__udivmoddi4+0xfc>
 8000fbe:	4631      	mov	r1, r6
 8000fc0:	4630      	mov	r0, r6
 8000fc2:	e708      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000fc4:	4639      	mov	r1, r7
 8000fc6:	e6e6      	b.n	8000d96 <__udivmoddi4+0x62>
 8000fc8:	4610      	mov	r0, r2
 8000fca:	e6fb      	b.n	8000dc4 <__udivmoddi4+0x90>
 8000fcc:	4548      	cmp	r0, r9
 8000fce:	d2a9      	bcs.n	8000f24 <__udivmoddi4+0x1f0>
 8000fd0:	ebb9 0802 	subs.w	r8, r9, r2
 8000fd4:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000fd8:	3b01      	subs	r3, #1
 8000fda:	e7a3      	b.n	8000f24 <__udivmoddi4+0x1f0>
 8000fdc:	4645      	mov	r5, r8
 8000fde:	e7ea      	b.n	8000fb6 <__udivmoddi4+0x282>
 8000fe0:	462b      	mov	r3, r5
 8000fe2:	e794      	b.n	8000f0e <__udivmoddi4+0x1da>
 8000fe4:	4640      	mov	r0, r8
 8000fe6:	e7d1      	b.n	8000f8c <__udivmoddi4+0x258>
 8000fe8:	46d0      	mov	r8, sl
 8000fea:	e77b      	b.n	8000ee4 <__udivmoddi4+0x1b0>
 8000fec:	3d02      	subs	r5, #2
 8000fee:	4462      	add	r2, ip
 8000ff0:	e732      	b.n	8000e58 <__udivmoddi4+0x124>
 8000ff2:	4608      	mov	r0, r1
 8000ff4:	e70a      	b.n	8000e0c <__udivmoddi4+0xd8>
 8000ff6:	4464      	add	r4, ip
 8000ff8:	3802      	subs	r0, #2
 8000ffa:	e742      	b.n	8000e82 <__udivmoddi4+0x14e>

08000ffc <__aeabi_idiv0>:
 8000ffc:	4770      	bx	lr
 8000ffe:	bf00      	nop

08001000 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001000:	b580      	push	{r7, lr}
 8001002:	b08a      	sub	sp, #40	; 0x28
 8001004:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001006:	f107 0314 	add.w	r3, r7, #20
 800100a:	2200      	movs	r2, #0
 800100c:	601a      	str	r2, [r3, #0]
 800100e:	605a      	str	r2, [r3, #4]
 8001010:	609a      	str	r2, [r3, #8]
 8001012:	60da      	str	r2, [r3, #12]
 8001014:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001016:	2300      	movs	r3, #0
 8001018:	613b      	str	r3, [r7, #16]
 800101a:	4b2d      	ldr	r3, [pc, #180]	; (80010d0 <MX_GPIO_Init+0xd0>)
 800101c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800101e:	4a2c      	ldr	r2, [pc, #176]	; (80010d0 <MX_GPIO_Init+0xd0>)
 8001020:	f043 0304 	orr.w	r3, r3, #4
 8001024:	6313      	str	r3, [r2, #48]	; 0x30
 8001026:	4b2a      	ldr	r3, [pc, #168]	; (80010d0 <MX_GPIO_Init+0xd0>)
 8001028:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800102a:	f003 0304 	and.w	r3, r3, #4
 800102e:	613b      	str	r3, [r7, #16]
 8001030:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001032:	2300      	movs	r3, #0
 8001034:	60fb      	str	r3, [r7, #12]
 8001036:	4b26      	ldr	r3, [pc, #152]	; (80010d0 <MX_GPIO_Init+0xd0>)
 8001038:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800103a:	4a25      	ldr	r2, [pc, #148]	; (80010d0 <MX_GPIO_Init+0xd0>)
 800103c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001040:	6313      	str	r3, [r2, #48]	; 0x30
 8001042:	4b23      	ldr	r3, [pc, #140]	; (80010d0 <MX_GPIO_Init+0xd0>)
 8001044:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001046:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800104a:	60fb      	str	r3, [r7, #12]
 800104c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800104e:	2300      	movs	r3, #0
 8001050:	60bb      	str	r3, [r7, #8]
 8001052:	4b1f      	ldr	r3, [pc, #124]	; (80010d0 <MX_GPIO_Init+0xd0>)
 8001054:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001056:	4a1e      	ldr	r2, [pc, #120]	; (80010d0 <MX_GPIO_Init+0xd0>)
 8001058:	f043 0301 	orr.w	r3, r3, #1
 800105c:	6313      	str	r3, [r2, #48]	; 0x30
 800105e:	4b1c      	ldr	r3, [pc, #112]	; (80010d0 <MX_GPIO_Init+0xd0>)
 8001060:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001062:	f003 0301 	and.w	r3, r3, #1
 8001066:	60bb      	str	r3, [r7, #8]
 8001068:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800106a:	2300      	movs	r3, #0
 800106c:	607b      	str	r3, [r7, #4]
 800106e:	4b18      	ldr	r3, [pc, #96]	; (80010d0 <MX_GPIO_Init+0xd0>)
 8001070:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001072:	4a17      	ldr	r2, [pc, #92]	; (80010d0 <MX_GPIO_Init+0xd0>)
 8001074:	f043 0302 	orr.w	r3, r3, #2
 8001078:	6313      	str	r3, [r2, #48]	; 0x30
 800107a:	4b15      	ldr	r3, [pc, #84]	; (80010d0 <MX_GPIO_Init+0xd0>)
 800107c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800107e:	f003 0302 	and.w	r3, r3, #2
 8001082:	607b      	str	r3, [r7, #4]
 8001084:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001086:	2200      	movs	r2, #0
 8001088:	2120      	movs	r1, #32
 800108a:	4812      	ldr	r0, [pc, #72]	; (80010d4 <MX_GPIO_Init+0xd4>)
 800108c:	f000 fe7c 	bl	8001d88 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001090:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001094:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001096:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 800109a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800109c:	2300      	movs	r3, #0
 800109e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80010a0:	f107 0314 	add.w	r3, r7, #20
 80010a4:	4619      	mov	r1, r3
 80010a6:	480c      	ldr	r0, [pc, #48]	; (80010d8 <MX_GPIO_Init+0xd8>)
 80010a8:	f000 fcea 	bl	8001a80 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80010ac:	2320      	movs	r3, #32
 80010ae:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010b0:	2301      	movs	r3, #1
 80010b2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010b4:	2300      	movs	r3, #0
 80010b6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010b8:	2300      	movs	r3, #0
 80010ba:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80010bc:	f107 0314 	add.w	r3, r7, #20
 80010c0:	4619      	mov	r1, r3
 80010c2:	4804      	ldr	r0, [pc, #16]	; (80010d4 <MX_GPIO_Init+0xd4>)
 80010c4:	f000 fcdc 	bl	8001a80 <HAL_GPIO_Init>

}
 80010c8:	bf00      	nop
 80010ca:	3728      	adds	r7, #40	; 0x28
 80010cc:	46bd      	mov	sp, r7
 80010ce:	bd80      	pop	{r7, pc}
 80010d0:	40023800 	.word	0x40023800
 80010d4:	40020000 	.word	0x40020000
 80010d8:	40020800 	.word	0x40020800

080010dc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	b082      	sub	sp, #8
 80010e0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80010e2:	f000 fb51 	bl	8001788 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80010e6:	f000 f843 	bl	8001170 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80010ea:	f7ff ff89 	bl	8001000 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80010ee:	f000 faaf 	bl	8001650 <MX_USART2_UART_Init>
  MX_TIM3_Init();
 80010f2:	f000 f9d9 	bl	80014a8 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 80010f6:	2100      	movs	r1, #0
 80010f8:	4817      	ldr	r0, [pc, #92]	; (8001158 <main+0x7c>)
 80010fa:	f001 fb9f 	bl	800283c <HAL_TIM_PWM_Start>
  uint8_t value = 25;
 80010fe:	2319      	movs	r3, #25
 8001100:	71fb      	strb	r3, [r7, #7]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  HAL_UART_Receive(&huart2, &data, sizeof(data), 100);
 8001102:	2364      	movs	r3, #100	; 0x64
 8001104:	2201      	movs	r2, #1
 8001106:	4915      	ldr	r1, [pc, #84]	; (800115c <main+0x80>)
 8001108:	4815      	ldr	r0, [pc, #84]	; (8001160 <main+0x84>)
 800110a:	f002 f9ea 	bl	80034e2 <HAL_UART_Receive>
	  if(data == "1"){
 800110e:	4b13      	ldr	r3, [pc, #76]	; (800115c <main+0x80>)
 8001110:	781b      	ldrb	r3, [r3, #0]
 8001112:	461a      	mov	r2, r3
 8001114:	4b13      	ldr	r3, [pc, #76]	; (8001164 <main+0x88>)
 8001116:	429a      	cmp	r2, r3
 8001118:	d1f3      	bne.n	8001102 <main+0x26>
		  HAL_UART_Transmit(&huart2, (uint8_t *)"Servo-Motor Move\r\n", strlen("Servo-Motor Move\r\n"), 100);
 800111a:	2364      	movs	r3, #100	; 0x64
 800111c:	2212      	movs	r2, #18
 800111e:	4912      	ldr	r1, [pc, #72]	; (8001168 <main+0x8c>)
 8001120:	480f      	ldr	r0, [pc, #60]	; (8001160 <main+0x84>)
 8001122:	f002 f94c 	bl	80033be <HAL_UART_Transmit>
		  if(value < 125){
 8001126:	79fb      	ldrb	r3, [r7, #7]
 8001128:	2b7c      	cmp	r3, #124	; 0x7c
 800112a:	d80a      	bhi.n	8001142 <main+0x66>
			  value = value + 20;
 800112c:	79fb      	ldrb	r3, [r7, #7]
 800112e:	3314      	adds	r3, #20
 8001130:	71fb      	strb	r3, [r7, #7]
			  TIM3 -> CCR1 = value;
 8001132:	4a0e      	ldr	r2, [pc, #56]	; (800116c <main+0x90>)
 8001134:	79fb      	ldrb	r3, [r7, #7]
 8001136:	6353      	str	r3, [r2, #52]	; 0x34
			  HAL_Delay(1000);
 8001138:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800113c:	f000 fb96 	bl	800186c <HAL_Delay>
 8001140:	e7df      	b.n	8001102 <main+0x26>
		  }
		  else{
			value = 25;
 8001142:	2319      	movs	r3, #25
 8001144:	71fb      	strb	r3, [r7, #7]
			TIM3 -> CCR1 = value;
 8001146:	4a09      	ldr	r2, [pc, #36]	; (800116c <main+0x90>)
 8001148:	79fb      	ldrb	r3, [r7, #7]
 800114a:	6353      	str	r3, [r2, #52]	; 0x34
			HAL_Delay(1000);
 800114c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001150:	f000 fb8c 	bl	800186c <HAL_Delay>
	  HAL_UART_Receive(&huart2, &data, sizeof(data), 100);
 8001154:	e7d5      	b.n	8001102 <main+0x26>
 8001156:	bf00      	nop
 8001158:	200001f8 	.word	0x200001f8
 800115c:	200001f0 	.word	0x200001f0
 8001160:	20000240 	.word	0x20000240
 8001164:	080083b0 	.word	0x080083b0
 8001168:	080083b4 	.word	0x080083b4
 800116c:	40000400 	.word	0x40000400

08001170 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001170:	b580      	push	{r7, lr}
 8001172:	b094      	sub	sp, #80	; 0x50
 8001174:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001176:	f107 0320 	add.w	r3, r7, #32
 800117a:	2230      	movs	r2, #48	; 0x30
 800117c:	2100      	movs	r1, #0
 800117e:	4618      	mov	r0, r3
 8001180:	f003 fccf 	bl	8004b22 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001184:	f107 030c 	add.w	r3, r7, #12
 8001188:	2200      	movs	r2, #0
 800118a:	601a      	str	r2, [r3, #0]
 800118c:	605a      	str	r2, [r3, #4]
 800118e:	609a      	str	r2, [r3, #8]
 8001190:	60da      	str	r2, [r3, #12]
 8001192:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001194:	2300      	movs	r3, #0
 8001196:	60bb      	str	r3, [r7, #8]
 8001198:	4b29      	ldr	r3, [pc, #164]	; (8001240 <SystemClock_Config+0xd0>)
 800119a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800119c:	4a28      	ldr	r2, [pc, #160]	; (8001240 <SystemClock_Config+0xd0>)
 800119e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80011a2:	6413      	str	r3, [r2, #64]	; 0x40
 80011a4:	4b26      	ldr	r3, [pc, #152]	; (8001240 <SystemClock_Config+0xd0>)
 80011a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011a8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80011ac:	60bb      	str	r3, [r7, #8]
 80011ae:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 80011b0:	2300      	movs	r3, #0
 80011b2:	607b      	str	r3, [r7, #4]
 80011b4:	4b23      	ldr	r3, [pc, #140]	; (8001244 <SystemClock_Config+0xd4>)
 80011b6:	681b      	ldr	r3, [r3, #0]
 80011b8:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80011bc:	4a21      	ldr	r2, [pc, #132]	; (8001244 <SystemClock_Config+0xd4>)
 80011be:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80011c2:	6013      	str	r3, [r2, #0]
 80011c4:	4b1f      	ldr	r3, [pc, #124]	; (8001244 <SystemClock_Config+0xd4>)
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80011cc:	607b      	str	r3, [r7, #4]
 80011ce:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80011d0:	2302      	movs	r3, #2
 80011d2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80011d4:	2301      	movs	r3, #1
 80011d6:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80011d8:	2310      	movs	r3, #16
 80011da:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80011dc:	2302      	movs	r3, #2
 80011de:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80011e0:	2300      	movs	r3, #0
 80011e2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 80011e4:	2310      	movs	r3, #16
 80011e6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80011e8:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80011ec:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80011ee:	2304      	movs	r3, #4
 80011f0:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80011f2:	2307      	movs	r3, #7
 80011f4:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80011f6:	f107 0320 	add.w	r3, r7, #32
 80011fa:	4618      	mov	r0, r3
 80011fc:	f000 fdde 	bl	8001dbc <HAL_RCC_OscConfig>
 8001200:	4603      	mov	r3, r0
 8001202:	2b00      	cmp	r3, #0
 8001204:	d001      	beq.n	800120a <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8001206:	f000 f81f 	bl	8001248 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800120a:	230f      	movs	r3, #15
 800120c:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800120e:	2302      	movs	r3, #2
 8001210:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001212:	2300      	movs	r3, #0
 8001214:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001216:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800121a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800121c:	2300      	movs	r3, #0
 800121e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001220:	f107 030c 	add.w	r3, r7, #12
 8001224:	2102      	movs	r1, #2
 8001226:	4618      	mov	r0, r3
 8001228:	f001 f840 	bl	80022ac <HAL_RCC_ClockConfig>
 800122c:	4603      	mov	r3, r0
 800122e:	2b00      	cmp	r3, #0
 8001230:	d001      	beq.n	8001236 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8001232:	f000 f809 	bl	8001248 <Error_Handler>
  }
}
 8001236:	bf00      	nop
 8001238:	3750      	adds	r7, #80	; 0x50
 800123a:	46bd      	mov	sp, r7
 800123c:	bd80      	pop	{r7, pc}
 800123e:	bf00      	nop
 8001240:	40023800 	.word	0x40023800
 8001244:	40007000 	.word	0x40007000

08001248 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001248:	b480      	push	{r7}
 800124a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800124c:	b672      	cpsid	i
}
 800124e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001250:	e7fe      	b.n	8001250 <Error_Handler+0x8>
	...

08001254 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001254:	b580      	push	{r7, lr}
 8001256:	b082      	sub	sp, #8
 8001258:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800125a:	2300      	movs	r3, #0
 800125c:	607b      	str	r3, [r7, #4]
 800125e:	4b10      	ldr	r3, [pc, #64]	; (80012a0 <HAL_MspInit+0x4c>)
 8001260:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001262:	4a0f      	ldr	r2, [pc, #60]	; (80012a0 <HAL_MspInit+0x4c>)
 8001264:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001268:	6453      	str	r3, [r2, #68]	; 0x44
 800126a:	4b0d      	ldr	r3, [pc, #52]	; (80012a0 <HAL_MspInit+0x4c>)
 800126c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800126e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001272:	607b      	str	r3, [r7, #4]
 8001274:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001276:	2300      	movs	r3, #0
 8001278:	603b      	str	r3, [r7, #0]
 800127a:	4b09      	ldr	r3, [pc, #36]	; (80012a0 <HAL_MspInit+0x4c>)
 800127c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800127e:	4a08      	ldr	r2, [pc, #32]	; (80012a0 <HAL_MspInit+0x4c>)
 8001280:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001284:	6413      	str	r3, [r2, #64]	; 0x40
 8001286:	4b06      	ldr	r3, [pc, #24]	; (80012a0 <HAL_MspInit+0x4c>)
 8001288:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800128a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800128e:	603b      	str	r3, [r7, #0]
 8001290:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001292:	2007      	movs	r0, #7
 8001294:	f000 fbc0 	bl	8001a18 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001298:	bf00      	nop
 800129a:	3708      	adds	r7, #8
 800129c:	46bd      	mov	sp, r7
 800129e:	bd80      	pop	{r7, pc}
 80012a0:	40023800 	.word	0x40023800

080012a4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80012a4:	b480      	push	{r7}
 80012a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80012a8:	e7fe      	b.n	80012a8 <NMI_Handler+0x4>

080012aa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80012aa:	b480      	push	{r7}
 80012ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80012ae:	e7fe      	b.n	80012ae <HardFault_Handler+0x4>

080012b0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80012b0:	b480      	push	{r7}
 80012b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80012b4:	e7fe      	b.n	80012b4 <MemManage_Handler+0x4>

080012b6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80012b6:	b480      	push	{r7}
 80012b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80012ba:	e7fe      	b.n	80012ba <BusFault_Handler+0x4>

080012bc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80012bc:	b480      	push	{r7}
 80012be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80012c0:	e7fe      	b.n	80012c0 <UsageFault_Handler+0x4>

080012c2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80012c2:	b480      	push	{r7}
 80012c4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80012c6:	bf00      	nop
 80012c8:	46bd      	mov	sp, r7
 80012ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ce:	4770      	bx	lr

080012d0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80012d0:	b480      	push	{r7}
 80012d2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80012d4:	bf00      	nop
 80012d6:	46bd      	mov	sp, r7
 80012d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012dc:	4770      	bx	lr

080012de <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80012de:	b480      	push	{r7}
 80012e0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80012e2:	bf00      	nop
 80012e4:	46bd      	mov	sp, r7
 80012e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ea:	4770      	bx	lr

080012ec <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80012ec:	b580      	push	{r7, lr}
 80012ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80012f0:	f000 fa9c 	bl	800182c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80012f4:	bf00      	nop
 80012f6:	bd80      	pop	{r7, pc}

080012f8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80012f8:	b480      	push	{r7}
 80012fa:	af00      	add	r7, sp, #0
  return 1;
 80012fc:	2301      	movs	r3, #1
}
 80012fe:	4618      	mov	r0, r3
 8001300:	46bd      	mov	sp, r7
 8001302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001306:	4770      	bx	lr

08001308 <_kill>:

int _kill(int pid, int sig)
{
 8001308:	b580      	push	{r7, lr}
 800130a:	b082      	sub	sp, #8
 800130c:	af00      	add	r7, sp, #0
 800130e:	6078      	str	r0, [r7, #4]
 8001310:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001312:	f003 fc59 	bl	8004bc8 <__errno>
 8001316:	4603      	mov	r3, r0
 8001318:	2216      	movs	r2, #22
 800131a:	601a      	str	r2, [r3, #0]
  return -1;
 800131c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001320:	4618      	mov	r0, r3
 8001322:	3708      	adds	r7, #8
 8001324:	46bd      	mov	sp, r7
 8001326:	bd80      	pop	{r7, pc}

08001328 <_exit>:

void _exit (int status)
{
 8001328:	b580      	push	{r7, lr}
 800132a:	b082      	sub	sp, #8
 800132c:	af00      	add	r7, sp, #0
 800132e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001330:	f04f 31ff 	mov.w	r1, #4294967295
 8001334:	6878      	ldr	r0, [r7, #4]
 8001336:	f7ff ffe7 	bl	8001308 <_kill>
  while (1) {}    /* Make sure we hang here */
 800133a:	e7fe      	b.n	800133a <_exit+0x12>

0800133c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800133c:	b580      	push	{r7, lr}
 800133e:	b086      	sub	sp, #24
 8001340:	af00      	add	r7, sp, #0
 8001342:	60f8      	str	r0, [r7, #12]
 8001344:	60b9      	str	r1, [r7, #8]
 8001346:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001348:	2300      	movs	r3, #0
 800134a:	617b      	str	r3, [r7, #20]
 800134c:	e00a      	b.n	8001364 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800134e:	f3af 8000 	nop.w
 8001352:	4601      	mov	r1, r0
 8001354:	68bb      	ldr	r3, [r7, #8]
 8001356:	1c5a      	adds	r2, r3, #1
 8001358:	60ba      	str	r2, [r7, #8]
 800135a:	b2ca      	uxtb	r2, r1
 800135c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800135e:	697b      	ldr	r3, [r7, #20]
 8001360:	3301      	adds	r3, #1
 8001362:	617b      	str	r3, [r7, #20]
 8001364:	697a      	ldr	r2, [r7, #20]
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	429a      	cmp	r2, r3
 800136a:	dbf0      	blt.n	800134e <_read+0x12>
  }

  return len;
 800136c:	687b      	ldr	r3, [r7, #4]
}
 800136e:	4618      	mov	r0, r3
 8001370:	3718      	adds	r7, #24
 8001372:	46bd      	mov	sp, r7
 8001374:	bd80      	pop	{r7, pc}

08001376 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001376:	b580      	push	{r7, lr}
 8001378:	b086      	sub	sp, #24
 800137a:	af00      	add	r7, sp, #0
 800137c:	60f8      	str	r0, [r7, #12]
 800137e:	60b9      	str	r1, [r7, #8]
 8001380:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001382:	2300      	movs	r3, #0
 8001384:	617b      	str	r3, [r7, #20]
 8001386:	e009      	b.n	800139c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001388:	68bb      	ldr	r3, [r7, #8]
 800138a:	1c5a      	adds	r2, r3, #1
 800138c:	60ba      	str	r2, [r7, #8]
 800138e:	781b      	ldrb	r3, [r3, #0]
 8001390:	4618      	mov	r0, r3
 8001392:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001396:	697b      	ldr	r3, [r7, #20]
 8001398:	3301      	adds	r3, #1
 800139a:	617b      	str	r3, [r7, #20]
 800139c:	697a      	ldr	r2, [r7, #20]
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	429a      	cmp	r2, r3
 80013a2:	dbf1      	blt.n	8001388 <_write+0x12>
  }
  return len;
 80013a4:	687b      	ldr	r3, [r7, #4]
}
 80013a6:	4618      	mov	r0, r3
 80013a8:	3718      	adds	r7, #24
 80013aa:	46bd      	mov	sp, r7
 80013ac:	bd80      	pop	{r7, pc}

080013ae <_close>:

int _close(int file)
{
 80013ae:	b480      	push	{r7}
 80013b0:	b083      	sub	sp, #12
 80013b2:	af00      	add	r7, sp, #0
 80013b4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80013b6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80013ba:	4618      	mov	r0, r3
 80013bc:	370c      	adds	r7, #12
 80013be:	46bd      	mov	sp, r7
 80013c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c4:	4770      	bx	lr

080013c6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80013c6:	b480      	push	{r7}
 80013c8:	b083      	sub	sp, #12
 80013ca:	af00      	add	r7, sp, #0
 80013cc:	6078      	str	r0, [r7, #4]
 80013ce:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80013d0:	683b      	ldr	r3, [r7, #0]
 80013d2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80013d6:	605a      	str	r2, [r3, #4]
  return 0;
 80013d8:	2300      	movs	r3, #0
}
 80013da:	4618      	mov	r0, r3
 80013dc:	370c      	adds	r7, #12
 80013de:	46bd      	mov	sp, r7
 80013e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e4:	4770      	bx	lr

080013e6 <_isatty>:

int _isatty(int file)
{
 80013e6:	b480      	push	{r7}
 80013e8:	b083      	sub	sp, #12
 80013ea:	af00      	add	r7, sp, #0
 80013ec:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80013ee:	2301      	movs	r3, #1
}
 80013f0:	4618      	mov	r0, r3
 80013f2:	370c      	adds	r7, #12
 80013f4:	46bd      	mov	sp, r7
 80013f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013fa:	4770      	bx	lr

080013fc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80013fc:	b480      	push	{r7}
 80013fe:	b085      	sub	sp, #20
 8001400:	af00      	add	r7, sp, #0
 8001402:	60f8      	str	r0, [r7, #12]
 8001404:	60b9      	str	r1, [r7, #8]
 8001406:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001408:	2300      	movs	r3, #0
}
 800140a:	4618      	mov	r0, r3
 800140c:	3714      	adds	r7, #20
 800140e:	46bd      	mov	sp, r7
 8001410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001414:	4770      	bx	lr
	...

08001418 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001418:	b580      	push	{r7, lr}
 800141a:	b086      	sub	sp, #24
 800141c:	af00      	add	r7, sp, #0
 800141e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001420:	4a14      	ldr	r2, [pc, #80]	; (8001474 <_sbrk+0x5c>)
 8001422:	4b15      	ldr	r3, [pc, #84]	; (8001478 <_sbrk+0x60>)
 8001424:	1ad3      	subs	r3, r2, r3
 8001426:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001428:	697b      	ldr	r3, [r7, #20]
 800142a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800142c:	4b13      	ldr	r3, [pc, #76]	; (800147c <_sbrk+0x64>)
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	2b00      	cmp	r3, #0
 8001432:	d102      	bne.n	800143a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001434:	4b11      	ldr	r3, [pc, #68]	; (800147c <_sbrk+0x64>)
 8001436:	4a12      	ldr	r2, [pc, #72]	; (8001480 <_sbrk+0x68>)
 8001438:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800143a:	4b10      	ldr	r3, [pc, #64]	; (800147c <_sbrk+0x64>)
 800143c:	681a      	ldr	r2, [r3, #0]
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	4413      	add	r3, r2
 8001442:	693a      	ldr	r2, [r7, #16]
 8001444:	429a      	cmp	r2, r3
 8001446:	d207      	bcs.n	8001458 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001448:	f003 fbbe 	bl	8004bc8 <__errno>
 800144c:	4603      	mov	r3, r0
 800144e:	220c      	movs	r2, #12
 8001450:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001452:	f04f 33ff 	mov.w	r3, #4294967295
 8001456:	e009      	b.n	800146c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001458:	4b08      	ldr	r3, [pc, #32]	; (800147c <_sbrk+0x64>)
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800145e:	4b07      	ldr	r3, [pc, #28]	; (800147c <_sbrk+0x64>)
 8001460:	681a      	ldr	r2, [r3, #0]
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	4413      	add	r3, r2
 8001466:	4a05      	ldr	r2, [pc, #20]	; (800147c <_sbrk+0x64>)
 8001468:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800146a:	68fb      	ldr	r3, [r7, #12]
}
 800146c:	4618      	mov	r0, r3
 800146e:	3718      	adds	r7, #24
 8001470:	46bd      	mov	sp, r7
 8001472:	bd80      	pop	{r7, pc}
 8001474:	20018000 	.word	0x20018000
 8001478:	00000400 	.word	0x00000400
 800147c:	200001f4 	.word	0x200001f4
 8001480:	200003d8 	.word	0x200003d8

08001484 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001484:	b480      	push	{r7}
 8001486:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001488:	4b06      	ldr	r3, [pc, #24]	; (80014a4 <SystemInit+0x20>)
 800148a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800148e:	4a05      	ldr	r2, [pc, #20]	; (80014a4 <SystemInit+0x20>)
 8001490:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001494:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001498:	bf00      	nop
 800149a:	46bd      	mov	sp, r7
 800149c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a0:	4770      	bx	lr
 80014a2:	bf00      	nop
 80014a4:	e000ed00 	.word	0xe000ed00

080014a8 <MX_TIM3_Init>:

TIM_HandleTypeDef htim3;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80014a8:	b580      	push	{r7, lr}
 80014aa:	b08e      	sub	sp, #56	; 0x38
 80014ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80014ae:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80014b2:	2200      	movs	r2, #0
 80014b4:	601a      	str	r2, [r3, #0]
 80014b6:	605a      	str	r2, [r3, #4]
 80014b8:	609a      	str	r2, [r3, #8]
 80014ba:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80014bc:	f107 0320 	add.w	r3, r7, #32
 80014c0:	2200      	movs	r2, #0
 80014c2:	601a      	str	r2, [r3, #0]
 80014c4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80014c6:	1d3b      	adds	r3, r7, #4
 80014c8:	2200      	movs	r2, #0
 80014ca:	601a      	str	r2, [r3, #0]
 80014cc:	605a      	str	r2, [r3, #4]
 80014ce:	609a      	str	r2, [r3, #8]
 80014d0:	60da      	str	r2, [r3, #12]
 80014d2:	611a      	str	r2, [r3, #16]
 80014d4:	615a      	str	r2, [r3, #20]
 80014d6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80014d8:	4b2d      	ldr	r3, [pc, #180]	; (8001590 <MX_TIM3_Init+0xe8>)
 80014da:	4a2e      	ldr	r2, [pc, #184]	; (8001594 <MX_TIM3_Init+0xec>)
 80014dc:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 1680-1;
 80014de:	4b2c      	ldr	r3, [pc, #176]	; (8001590 <MX_TIM3_Init+0xe8>)
 80014e0:	f240 628f 	movw	r2, #1679	; 0x68f
 80014e4:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80014e6:	4b2a      	ldr	r3, [pc, #168]	; (8001590 <MX_TIM3_Init+0xe8>)
 80014e8:	2200      	movs	r2, #0
 80014ea:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000-1;
 80014ec:	4b28      	ldr	r3, [pc, #160]	; (8001590 <MX_TIM3_Init+0xe8>)
 80014ee:	f240 32e7 	movw	r2, #999	; 0x3e7
 80014f2:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80014f4:	4b26      	ldr	r3, [pc, #152]	; (8001590 <MX_TIM3_Init+0xe8>)
 80014f6:	2200      	movs	r2, #0
 80014f8:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80014fa:	4b25      	ldr	r3, [pc, #148]	; (8001590 <MX_TIM3_Init+0xe8>)
 80014fc:	2200      	movs	r2, #0
 80014fe:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001500:	4823      	ldr	r0, [pc, #140]	; (8001590 <MX_TIM3_Init+0xe8>)
 8001502:	f001 f8f3 	bl	80026ec <HAL_TIM_Base_Init>
 8001506:	4603      	mov	r3, r0
 8001508:	2b00      	cmp	r3, #0
 800150a:	d001      	beq.n	8001510 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 800150c:	f7ff fe9c 	bl	8001248 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001510:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001514:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001516:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800151a:	4619      	mov	r1, r3
 800151c:	481c      	ldr	r0, [pc, #112]	; (8001590 <MX_TIM3_Init+0xe8>)
 800151e:	f001 faff 	bl	8002b20 <HAL_TIM_ConfigClockSource>
 8001522:	4603      	mov	r3, r0
 8001524:	2b00      	cmp	r3, #0
 8001526:	d001      	beq.n	800152c <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 8001528:	f7ff fe8e 	bl	8001248 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800152c:	4818      	ldr	r0, [pc, #96]	; (8001590 <MX_TIM3_Init+0xe8>)
 800152e:	f001 f92c 	bl	800278a <HAL_TIM_PWM_Init>
 8001532:	4603      	mov	r3, r0
 8001534:	2b00      	cmp	r3, #0
 8001536:	d001      	beq.n	800153c <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 8001538:	f7ff fe86 	bl	8001248 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800153c:	2300      	movs	r3, #0
 800153e:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001540:	2300      	movs	r3, #0
 8001542:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001544:	f107 0320 	add.w	r3, r7, #32
 8001548:	4619      	mov	r1, r3
 800154a:	4811      	ldr	r0, [pc, #68]	; (8001590 <MX_TIM3_Init+0xe8>)
 800154c:	f001 fe7c 	bl	8003248 <HAL_TIMEx_MasterConfigSynchronization>
 8001550:	4603      	mov	r3, r0
 8001552:	2b00      	cmp	r3, #0
 8001554:	d001      	beq.n	800155a <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8001556:	f7ff fe77 	bl	8001248 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800155a:	2360      	movs	r3, #96	; 0x60
 800155c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800155e:	2300      	movs	r3, #0
 8001560:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001562:	2300      	movs	r3, #0
 8001564:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001566:	2300      	movs	r3, #0
 8001568:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800156a:	1d3b      	adds	r3, r7, #4
 800156c:	2200      	movs	r2, #0
 800156e:	4619      	mov	r1, r3
 8001570:	4807      	ldr	r0, [pc, #28]	; (8001590 <MX_TIM3_Init+0xe8>)
 8001572:	f001 fa13 	bl	800299c <HAL_TIM_PWM_ConfigChannel>
 8001576:	4603      	mov	r3, r0
 8001578:	2b00      	cmp	r3, #0
 800157a:	d001      	beq.n	8001580 <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 800157c:	f7ff fe64 	bl	8001248 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001580:	4803      	ldr	r0, [pc, #12]	; (8001590 <MX_TIM3_Init+0xe8>)
 8001582:	f000 f82b 	bl	80015dc <HAL_TIM_MspPostInit>

}
 8001586:	bf00      	nop
 8001588:	3738      	adds	r7, #56	; 0x38
 800158a:	46bd      	mov	sp, r7
 800158c:	bd80      	pop	{r7, pc}
 800158e:	bf00      	nop
 8001590:	200001f8 	.word	0x200001f8
 8001594:	40000400 	.word	0x40000400

08001598 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001598:	b480      	push	{r7}
 800159a:	b085      	sub	sp, #20
 800159c:	af00      	add	r7, sp, #0
 800159e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	4a0b      	ldr	r2, [pc, #44]	; (80015d4 <HAL_TIM_Base_MspInit+0x3c>)
 80015a6:	4293      	cmp	r3, r2
 80015a8:	d10d      	bne.n	80015c6 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80015aa:	2300      	movs	r3, #0
 80015ac:	60fb      	str	r3, [r7, #12]
 80015ae:	4b0a      	ldr	r3, [pc, #40]	; (80015d8 <HAL_TIM_Base_MspInit+0x40>)
 80015b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015b2:	4a09      	ldr	r2, [pc, #36]	; (80015d8 <HAL_TIM_Base_MspInit+0x40>)
 80015b4:	f043 0302 	orr.w	r3, r3, #2
 80015b8:	6413      	str	r3, [r2, #64]	; 0x40
 80015ba:	4b07      	ldr	r3, [pc, #28]	; (80015d8 <HAL_TIM_Base_MspInit+0x40>)
 80015bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015be:	f003 0302 	and.w	r3, r3, #2
 80015c2:	60fb      	str	r3, [r7, #12]
 80015c4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 80015c6:	bf00      	nop
 80015c8:	3714      	adds	r7, #20
 80015ca:	46bd      	mov	sp, r7
 80015cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d0:	4770      	bx	lr
 80015d2:	bf00      	nop
 80015d4:	40000400 	.word	0x40000400
 80015d8:	40023800 	.word	0x40023800

080015dc <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80015dc:	b580      	push	{r7, lr}
 80015de:	b088      	sub	sp, #32
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015e4:	f107 030c 	add.w	r3, r7, #12
 80015e8:	2200      	movs	r2, #0
 80015ea:	601a      	str	r2, [r3, #0]
 80015ec:	605a      	str	r2, [r3, #4]
 80015ee:	609a      	str	r2, [r3, #8]
 80015f0:	60da      	str	r2, [r3, #12]
 80015f2:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	4a12      	ldr	r2, [pc, #72]	; (8001644 <HAL_TIM_MspPostInit+0x68>)
 80015fa:	4293      	cmp	r3, r2
 80015fc:	d11d      	bne.n	800163a <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015fe:	2300      	movs	r3, #0
 8001600:	60bb      	str	r3, [r7, #8]
 8001602:	4b11      	ldr	r3, [pc, #68]	; (8001648 <HAL_TIM_MspPostInit+0x6c>)
 8001604:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001606:	4a10      	ldr	r2, [pc, #64]	; (8001648 <HAL_TIM_MspPostInit+0x6c>)
 8001608:	f043 0301 	orr.w	r3, r3, #1
 800160c:	6313      	str	r3, [r2, #48]	; 0x30
 800160e:	4b0e      	ldr	r3, [pc, #56]	; (8001648 <HAL_TIM_MspPostInit+0x6c>)
 8001610:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001612:	f003 0301 	and.w	r3, r3, #1
 8001616:	60bb      	str	r3, [r7, #8]
 8001618:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800161a:	2340      	movs	r3, #64	; 0x40
 800161c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800161e:	2302      	movs	r3, #2
 8001620:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001622:	2300      	movs	r3, #0
 8001624:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001626:	2300      	movs	r3, #0
 8001628:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800162a:	2302      	movs	r3, #2
 800162c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800162e:	f107 030c 	add.w	r3, r7, #12
 8001632:	4619      	mov	r1, r3
 8001634:	4805      	ldr	r0, [pc, #20]	; (800164c <HAL_TIM_MspPostInit+0x70>)
 8001636:	f000 fa23 	bl	8001a80 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 800163a:	bf00      	nop
 800163c:	3720      	adds	r7, #32
 800163e:	46bd      	mov	sp, r7
 8001640:	bd80      	pop	{r7, pc}
 8001642:	bf00      	nop
 8001644:	40000400 	.word	0x40000400
 8001648:	40023800 	.word	0x40023800
 800164c:	40020000 	.word	0x40020000

08001650 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001650:	b580      	push	{r7, lr}
 8001652:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001654:	4b11      	ldr	r3, [pc, #68]	; (800169c <MX_USART2_UART_Init+0x4c>)
 8001656:	4a12      	ldr	r2, [pc, #72]	; (80016a0 <MX_USART2_UART_Init+0x50>)
 8001658:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800165a:	4b10      	ldr	r3, [pc, #64]	; (800169c <MX_USART2_UART_Init+0x4c>)
 800165c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001660:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001662:	4b0e      	ldr	r3, [pc, #56]	; (800169c <MX_USART2_UART_Init+0x4c>)
 8001664:	2200      	movs	r2, #0
 8001666:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001668:	4b0c      	ldr	r3, [pc, #48]	; (800169c <MX_USART2_UART_Init+0x4c>)
 800166a:	2200      	movs	r2, #0
 800166c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800166e:	4b0b      	ldr	r3, [pc, #44]	; (800169c <MX_USART2_UART_Init+0x4c>)
 8001670:	2200      	movs	r2, #0
 8001672:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001674:	4b09      	ldr	r3, [pc, #36]	; (800169c <MX_USART2_UART_Init+0x4c>)
 8001676:	220c      	movs	r2, #12
 8001678:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800167a:	4b08      	ldr	r3, [pc, #32]	; (800169c <MX_USART2_UART_Init+0x4c>)
 800167c:	2200      	movs	r2, #0
 800167e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001680:	4b06      	ldr	r3, [pc, #24]	; (800169c <MX_USART2_UART_Init+0x4c>)
 8001682:	2200      	movs	r2, #0
 8001684:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001686:	4805      	ldr	r0, [pc, #20]	; (800169c <MX_USART2_UART_Init+0x4c>)
 8001688:	f001 fe4c 	bl	8003324 <HAL_UART_Init>
 800168c:	4603      	mov	r3, r0
 800168e:	2b00      	cmp	r3, #0
 8001690:	d001      	beq.n	8001696 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001692:	f7ff fdd9 	bl	8001248 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001696:	bf00      	nop
 8001698:	bd80      	pop	{r7, pc}
 800169a:	bf00      	nop
 800169c:	20000240 	.word	0x20000240
 80016a0:	40004400 	.word	0x40004400

080016a4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80016a4:	b580      	push	{r7, lr}
 80016a6:	b08a      	sub	sp, #40	; 0x28
 80016a8:	af00      	add	r7, sp, #0
 80016aa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016ac:	f107 0314 	add.w	r3, r7, #20
 80016b0:	2200      	movs	r2, #0
 80016b2:	601a      	str	r2, [r3, #0]
 80016b4:	605a      	str	r2, [r3, #4]
 80016b6:	609a      	str	r2, [r3, #8]
 80016b8:	60da      	str	r2, [r3, #12]
 80016ba:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	4a19      	ldr	r2, [pc, #100]	; (8001728 <HAL_UART_MspInit+0x84>)
 80016c2:	4293      	cmp	r3, r2
 80016c4:	d12b      	bne.n	800171e <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80016c6:	2300      	movs	r3, #0
 80016c8:	613b      	str	r3, [r7, #16]
 80016ca:	4b18      	ldr	r3, [pc, #96]	; (800172c <HAL_UART_MspInit+0x88>)
 80016cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016ce:	4a17      	ldr	r2, [pc, #92]	; (800172c <HAL_UART_MspInit+0x88>)
 80016d0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80016d4:	6413      	str	r3, [r2, #64]	; 0x40
 80016d6:	4b15      	ldr	r3, [pc, #84]	; (800172c <HAL_UART_MspInit+0x88>)
 80016d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016de:	613b      	str	r3, [r7, #16]
 80016e0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016e2:	2300      	movs	r3, #0
 80016e4:	60fb      	str	r3, [r7, #12]
 80016e6:	4b11      	ldr	r3, [pc, #68]	; (800172c <HAL_UART_MspInit+0x88>)
 80016e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016ea:	4a10      	ldr	r2, [pc, #64]	; (800172c <HAL_UART_MspInit+0x88>)
 80016ec:	f043 0301 	orr.w	r3, r3, #1
 80016f0:	6313      	str	r3, [r2, #48]	; 0x30
 80016f2:	4b0e      	ldr	r3, [pc, #56]	; (800172c <HAL_UART_MspInit+0x88>)
 80016f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016f6:	f003 0301 	and.w	r3, r3, #1
 80016fa:	60fb      	str	r3, [r7, #12]
 80016fc:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80016fe:	230c      	movs	r3, #12
 8001700:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001702:	2302      	movs	r3, #2
 8001704:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001706:	2300      	movs	r3, #0
 8001708:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800170a:	2303      	movs	r3, #3
 800170c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800170e:	2307      	movs	r3, #7
 8001710:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001712:	f107 0314 	add.w	r3, r7, #20
 8001716:	4619      	mov	r1, r3
 8001718:	4805      	ldr	r0, [pc, #20]	; (8001730 <HAL_UART_MspInit+0x8c>)
 800171a:	f000 f9b1 	bl	8001a80 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 800171e:	bf00      	nop
 8001720:	3728      	adds	r7, #40	; 0x28
 8001722:	46bd      	mov	sp, r7
 8001724:	bd80      	pop	{r7, pc}
 8001726:	bf00      	nop
 8001728:	40004400 	.word	0x40004400
 800172c:	40023800 	.word	0x40023800
 8001730:	40020000 	.word	0x40020000

08001734 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001734:	f8df d034 	ldr.w	sp, [pc, #52]	; 800176c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001738:	480d      	ldr	r0, [pc, #52]	; (8001770 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800173a:	490e      	ldr	r1, [pc, #56]	; (8001774 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800173c:	4a0e      	ldr	r2, [pc, #56]	; (8001778 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800173e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001740:	e002      	b.n	8001748 <LoopCopyDataInit>

08001742 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001742:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001744:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001746:	3304      	adds	r3, #4

08001748 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001748:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800174a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800174c:	d3f9      	bcc.n	8001742 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800174e:	4a0b      	ldr	r2, [pc, #44]	; (800177c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001750:	4c0b      	ldr	r4, [pc, #44]	; (8001780 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001752:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001754:	e001      	b.n	800175a <LoopFillZerobss>

08001756 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001756:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001758:	3204      	adds	r2, #4

0800175a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800175a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800175c:	d3fb      	bcc.n	8001756 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800175e:	f7ff fe91 	bl	8001484 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001762:	f003 fa37 	bl	8004bd4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001766:	f7ff fcb9 	bl	80010dc <main>
  bx  lr    
 800176a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 800176c:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001770:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001774:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001778:	08008818 	.word	0x08008818
  ldr r2, =_sbss
 800177c:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001780:	200003d4 	.word	0x200003d4

08001784 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001784:	e7fe      	b.n	8001784 <ADC_IRQHandler>
	...

08001788 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001788:	b580      	push	{r7, lr}
 800178a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800178c:	4b0e      	ldr	r3, [pc, #56]	; (80017c8 <HAL_Init+0x40>)
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	4a0d      	ldr	r2, [pc, #52]	; (80017c8 <HAL_Init+0x40>)
 8001792:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001796:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001798:	4b0b      	ldr	r3, [pc, #44]	; (80017c8 <HAL_Init+0x40>)
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	4a0a      	ldr	r2, [pc, #40]	; (80017c8 <HAL_Init+0x40>)
 800179e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80017a2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80017a4:	4b08      	ldr	r3, [pc, #32]	; (80017c8 <HAL_Init+0x40>)
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	4a07      	ldr	r2, [pc, #28]	; (80017c8 <HAL_Init+0x40>)
 80017aa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80017ae:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80017b0:	2003      	movs	r0, #3
 80017b2:	f000 f931 	bl	8001a18 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80017b6:	2000      	movs	r0, #0
 80017b8:	f000 f808 	bl	80017cc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80017bc:	f7ff fd4a 	bl	8001254 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80017c0:	2300      	movs	r3, #0
}
 80017c2:	4618      	mov	r0, r3
 80017c4:	bd80      	pop	{r7, pc}
 80017c6:	bf00      	nop
 80017c8:	40023c00 	.word	0x40023c00

080017cc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80017cc:	b580      	push	{r7, lr}
 80017ce:	b082      	sub	sp, #8
 80017d0:	af00      	add	r7, sp, #0
 80017d2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80017d4:	4b12      	ldr	r3, [pc, #72]	; (8001820 <HAL_InitTick+0x54>)
 80017d6:	681a      	ldr	r2, [r3, #0]
 80017d8:	4b12      	ldr	r3, [pc, #72]	; (8001824 <HAL_InitTick+0x58>)
 80017da:	781b      	ldrb	r3, [r3, #0]
 80017dc:	4619      	mov	r1, r3
 80017de:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80017e2:	fbb3 f3f1 	udiv	r3, r3, r1
 80017e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80017ea:	4618      	mov	r0, r3
 80017ec:	f000 f93b 	bl	8001a66 <HAL_SYSTICK_Config>
 80017f0:	4603      	mov	r3, r0
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	d001      	beq.n	80017fa <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80017f6:	2301      	movs	r3, #1
 80017f8:	e00e      	b.n	8001818 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	2b0f      	cmp	r3, #15
 80017fe:	d80a      	bhi.n	8001816 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001800:	2200      	movs	r2, #0
 8001802:	6879      	ldr	r1, [r7, #4]
 8001804:	f04f 30ff 	mov.w	r0, #4294967295
 8001808:	f000 f911 	bl	8001a2e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800180c:	4a06      	ldr	r2, [pc, #24]	; (8001828 <HAL_InitTick+0x5c>)
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001812:	2300      	movs	r3, #0
 8001814:	e000      	b.n	8001818 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001816:	2301      	movs	r3, #1
}
 8001818:	4618      	mov	r0, r3
 800181a:	3708      	adds	r7, #8
 800181c:	46bd      	mov	sp, r7
 800181e:	bd80      	pop	{r7, pc}
 8001820:	20000000 	.word	0x20000000
 8001824:	20000008 	.word	0x20000008
 8001828:	20000004 	.word	0x20000004

0800182c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800182c:	b480      	push	{r7}
 800182e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001830:	4b06      	ldr	r3, [pc, #24]	; (800184c <HAL_IncTick+0x20>)
 8001832:	781b      	ldrb	r3, [r3, #0]
 8001834:	461a      	mov	r2, r3
 8001836:	4b06      	ldr	r3, [pc, #24]	; (8001850 <HAL_IncTick+0x24>)
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	4413      	add	r3, r2
 800183c:	4a04      	ldr	r2, [pc, #16]	; (8001850 <HAL_IncTick+0x24>)
 800183e:	6013      	str	r3, [r2, #0]
}
 8001840:	bf00      	nop
 8001842:	46bd      	mov	sp, r7
 8001844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001848:	4770      	bx	lr
 800184a:	bf00      	nop
 800184c:	20000008 	.word	0x20000008
 8001850:	20000284 	.word	0x20000284

08001854 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001854:	b480      	push	{r7}
 8001856:	af00      	add	r7, sp, #0
  return uwTick;
 8001858:	4b03      	ldr	r3, [pc, #12]	; (8001868 <HAL_GetTick+0x14>)
 800185a:	681b      	ldr	r3, [r3, #0]
}
 800185c:	4618      	mov	r0, r3
 800185e:	46bd      	mov	sp, r7
 8001860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001864:	4770      	bx	lr
 8001866:	bf00      	nop
 8001868:	20000284 	.word	0x20000284

0800186c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800186c:	b580      	push	{r7, lr}
 800186e:	b084      	sub	sp, #16
 8001870:	af00      	add	r7, sp, #0
 8001872:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001874:	f7ff ffee 	bl	8001854 <HAL_GetTick>
 8001878:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800187e:	68fb      	ldr	r3, [r7, #12]
 8001880:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001884:	d005      	beq.n	8001892 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001886:	4b0a      	ldr	r3, [pc, #40]	; (80018b0 <HAL_Delay+0x44>)
 8001888:	781b      	ldrb	r3, [r3, #0]
 800188a:	461a      	mov	r2, r3
 800188c:	68fb      	ldr	r3, [r7, #12]
 800188e:	4413      	add	r3, r2
 8001890:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001892:	bf00      	nop
 8001894:	f7ff ffde 	bl	8001854 <HAL_GetTick>
 8001898:	4602      	mov	r2, r0
 800189a:	68bb      	ldr	r3, [r7, #8]
 800189c:	1ad3      	subs	r3, r2, r3
 800189e:	68fa      	ldr	r2, [r7, #12]
 80018a0:	429a      	cmp	r2, r3
 80018a2:	d8f7      	bhi.n	8001894 <HAL_Delay+0x28>
  {
  }
}
 80018a4:	bf00      	nop
 80018a6:	bf00      	nop
 80018a8:	3710      	adds	r7, #16
 80018aa:	46bd      	mov	sp, r7
 80018ac:	bd80      	pop	{r7, pc}
 80018ae:	bf00      	nop
 80018b0:	20000008 	.word	0x20000008

080018b4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018b4:	b480      	push	{r7}
 80018b6:	b085      	sub	sp, #20
 80018b8:	af00      	add	r7, sp, #0
 80018ba:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	f003 0307 	and.w	r3, r3, #7
 80018c2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80018c4:	4b0c      	ldr	r3, [pc, #48]	; (80018f8 <__NVIC_SetPriorityGrouping+0x44>)
 80018c6:	68db      	ldr	r3, [r3, #12]
 80018c8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80018ca:	68ba      	ldr	r2, [r7, #8]
 80018cc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80018d0:	4013      	ands	r3, r2
 80018d2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80018d4:	68fb      	ldr	r3, [r7, #12]
 80018d6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80018d8:	68bb      	ldr	r3, [r7, #8]
 80018da:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80018dc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80018e0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80018e4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80018e6:	4a04      	ldr	r2, [pc, #16]	; (80018f8 <__NVIC_SetPriorityGrouping+0x44>)
 80018e8:	68bb      	ldr	r3, [r7, #8]
 80018ea:	60d3      	str	r3, [r2, #12]
}
 80018ec:	bf00      	nop
 80018ee:	3714      	adds	r7, #20
 80018f0:	46bd      	mov	sp, r7
 80018f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f6:	4770      	bx	lr
 80018f8:	e000ed00 	.word	0xe000ed00

080018fc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80018fc:	b480      	push	{r7}
 80018fe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001900:	4b04      	ldr	r3, [pc, #16]	; (8001914 <__NVIC_GetPriorityGrouping+0x18>)
 8001902:	68db      	ldr	r3, [r3, #12]
 8001904:	0a1b      	lsrs	r3, r3, #8
 8001906:	f003 0307 	and.w	r3, r3, #7
}
 800190a:	4618      	mov	r0, r3
 800190c:	46bd      	mov	sp, r7
 800190e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001912:	4770      	bx	lr
 8001914:	e000ed00 	.word	0xe000ed00

08001918 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001918:	b480      	push	{r7}
 800191a:	b083      	sub	sp, #12
 800191c:	af00      	add	r7, sp, #0
 800191e:	4603      	mov	r3, r0
 8001920:	6039      	str	r1, [r7, #0]
 8001922:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001924:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001928:	2b00      	cmp	r3, #0
 800192a:	db0a      	blt.n	8001942 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800192c:	683b      	ldr	r3, [r7, #0]
 800192e:	b2da      	uxtb	r2, r3
 8001930:	490c      	ldr	r1, [pc, #48]	; (8001964 <__NVIC_SetPriority+0x4c>)
 8001932:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001936:	0112      	lsls	r2, r2, #4
 8001938:	b2d2      	uxtb	r2, r2
 800193a:	440b      	add	r3, r1
 800193c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001940:	e00a      	b.n	8001958 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001942:	683b      	ldr	r3, [r7, #0]
 8001944:	b2da      	uxtb	r2, r3
 8001946:	4908      	ldr	r1, [pc, #32]	; (8001968 <__NVIC_SetPriority+0x50>)
 8001948:	79fb      	ldrb	r3, [r7, #7]
 800194a:	f003 030f 	and.w	r3, r3, #15
 800194e:	3b04      	subs	r3, #4
 8001950:	0112      	lsls	r2, r2, #4
 8001952:	b2d2      	uxtb	r2, r2
 8001954:	440b      	add	r3, r1
 8001956:	761a      	strb	r2, [r3, #24]
}
 8001958:	bf00      	nop
 800195a:	370c      	adds	r7, #12
 800195c:	46bd      	mov	sp, r7
 800195e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001962:	4770      	bx	lr
 8001964:	e000e100 	.word	0xe000e100
 8001968:	e000ed00 	.word	0xe000ed00

0800196c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800196c:	b480      	push	{r7}
 800196e:	b089      	sub	sp, #36	; 0x24
 8001970:	af00      	add	r7, sp, #0
 8001972:	60f8      	str	r0, [r7, #12]
 8001974:	60b9      	str	r1, [r7, #8]
 8001976:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001978:	68fb      	ldr	r3, [r7, #12]
 800197a:	f003 0307 	and.w	r3, r3, #7
 800197e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001980:	69fb      	ldr	r3, [r7, #28]
 8001982:	f1c3 0307 	rsb	r3, r3, #7
 8001986:	2b04      	cmp	r3, #4
 8001988:	bf28      	it	cs
 800198a:	2304      	movcs	r3, #4
 800198c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800198e:	69fb      	ldr	r3, [r7, #28]
 8001990:	3304      	adds	r3, #4
 8001992:	2b06      	cmp	r3, #6
 8001994:	d902      	bls.n	800199c <NVIC_EncodePriority+0x30>
 8001996:	69fb      	ldr	r3, [r7, #28]
 8001998:	3b03      	subs	r3, #3
 800199a:	e000      	b.n	800199e <NVIC_EncodePriority+0x32>
 800199c:	2300      	movs	r3, #0
 800199e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019a0:	f04f 32ff 	mov.w	r2, #4294967295
 80019a4:	69bb      	ldr	r3, [r7, #24]
 80019a6:	fa02 f303 	lsl.w	r3, r2, r3
 80019aa:	43da      	mvns	r2, r3
 80019ac:	68bb      	ldr	r3, [r7, #8]
 80019ae:	401a      	ands	r2, r3
 80019b0:	697b      	ldr	r3, [r7, #20]
 80019b2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80019b4:	f04f 31ff 	mov.w	r1, #4294967295
 80019b8:	697b      	ldr	r3, [r7, #20]
 80019ba:	fa01 f303 	lsl.w	r3, r1, r3
 80019be:	43d9      	mvns	r1, r3
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019c4:	4313      	orrs	r3, r2
         );
}
 80019c6:	4618      	mov	r0, r3
 80019c8:	3724      	adds	r7, #36	; 0x24
 80019ca:	46bd      	mov	sp, r7
 80019cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d0:	4770      	bx	lr
	...

080019d4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80019d4:	b580      	push	{r7, lr}
 80019d6:	b082      	sub	sp, #8
 80019d8:	af00      	add	r7, sp, #0
 80019da:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	3b01      	subs	r3, #1
 80019e0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80019e4:	d301      	bcc.n	80019ea <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80019e6:	2301      	movs	r3, #1
 80019e8:	e00f      	b.n	8001a0a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80019ea:	4a0a      	ldr	r2, [pc, #40]	; (8001a14 <SysTick_Config+0x40>)
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	3b01      	subs	r3, #1
 80019f0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80019f2:	210f      	movs	r1, #15
 80019f4:	f04f 30ff 	mov.w	r0, #4294967295
 80019f8:	f7ff ff8e 	bl	8001918 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80019fc:	4b05      	ldr	r3, [pc, #20]	; (8001a14 <SysTick_Config+0x40>)
 80019fe:	2200      	movs	r2, #0
 8001a00:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001a02:	4b04      	ldr	r3, [pc, #16]	; (8001a14 <SysTick_Config+0x40>)
 8001a04:	2207      	movs	r2, #7
 8001a06:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001a08:	2300      	movs	r3, #0
}
 8001a0a:	4618      	mov	r0, r3
 8001a0c:	3708      	adds	r7, #8
 8001a0e:	46bd      	mov	sp, r7
 8001a10:	bd80      	pop	{r7, pc}
 8001a12:	bf00      	nop
 8001a14:	e000e010 	.word	0xe000e010

08001a18 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	b082      	sub	sp, #8
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001a20:	6878      	ldr	r0, [r7, #4]
 8001a22:	f7ff ff47 	bl	80018b4 <__NVIC_SetPriorityGrouping>
}
 8001a26:	bf00      	nop
 8001a28:	3708      	adds	r7, #8
 8001a2a:	46bd      	mov	sp, r7
 8001a2c:	bd80      	pop	{r7, pc}

08001a2e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001a2e:	b580      	push	{r7, lr}
 8001a30:	b086      	sub	sp, #24
 8001a32:	af00      	add	r7, sp, #0
 8001a34:	4603      	mov	r3, r0
 8001a36:	60b9      	str	r1, [r7, #8]
 8001a38:	607a      	str	r2, [r7, #4]
 8001a3a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001a3c:	2300      	movs	r3, #0
 8001a3e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001a40:	f7ff ff5c 	bl	80018fc <__NVIC_GetPriorityGrouping>
 8001a44:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001a46:	687a      	ldr	r2, [r7, #4]
 8001a48:	68b9      	ldr	r1, [r7, #8]
 8001a4a:	6978      	ldr	r0, [r7, #20]
 8001a4c:	f7ff ff8e 	bl	800196c <NVIC_EncodePriority>
 8001a50:	4602      	mov	r2, r0
 8001a52:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a56:	4611      	mov	r1, r2
 8001a58:	4618      	mov	r0, r3
 8001a5a:	f7ff ff5d 	bl	8001918 <__NVIC_SetPriority>
}
 8001a5e:	bf00      	nop
 8001a60:	3718      	adds	r7, #24
 8001a62:	46bd      	mov	sp, r7
 8001a64:	bd80      	pop	{r7, pc}

08001a66 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001a66:	b580      	push	{r7, lr}
 8001a68:	b082      	sub	sp, #8
 8001a6a:	af00      	add	r7, sp, #0
 8001a6c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001a6e:	6878      	ldr	r0, [r7, #4]
 8001a70:	f7ff ffb0 	bl	80019d4 <SysTick_Config>
 8001a74:	4603      	mov	r3, r0
}
 8001a76:	4618      	mov	r0, r3
 8001a78:	3708      	adds	r7, #8
 8001a7a:	46bd      	mov	sp, r7
 8001a7c:	bd80      	pop	{r7, pc}
	...

08001a80 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001a80:	b480      	push	{r7}
 8001a82:	b089      	sub	sp, #36	; 0x24
 8001a84:	af00      	add	r7, sp, #0
 8001a86:	6078      	str	r0, [r7, #4]
 8001a88:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001a8a:	2300      	movs	r3, #0
 8001a8c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001a8e:	2300      	movs	r3, #0
 8001a90:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001a92:	2300      	movs	r3, #0
 8001a94:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001a96:	2300      	movs	r3, #0
 8001a98:	61fb      	str	r3, [r7, #28]
 8001a9a:	e159      	b.n	8001d50 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001a9c:	2201      	movs	r2, #1
 8001a9e:	69fb      	ldr	r3, [r7, #28]
 8001aa0:	fa02 f303 	lsl.w	r3, r2, r3
 8001aa4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001aa6:	683b      	ldr	r3, [r7, #0]
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	697a      	ldr	r2, [r7, #20]
 8001aac:	4013      	ands	r3, r2
 8001aae:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001ab0:	693a      	ldr	r2, [r7, #16]
 8001ab2:	697b      	ldr	r3, [r7, #20]
 8001ab4:	429a      	cmp	r2, r3
 8001ab6:	f040 8148 	bne.w	8001d4a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001aba:	683b      	ldr	r3, [r7, #0]
 8001abc:	685b      	ldr	r3, [r3, #4]
 8001abe:	f003 0303 	and.w	r3, r3, #3
 8001ac2:	2b01      	cmp	r3, #1
 8001ac4:	d005      	beq.n	8001ad2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001ac6:	683b      	ldr	r3, [r7, #0]
 8001ac8:	685b      	ldr	r3, [r3, #4]
 8001aca:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001ace:	2b02      	cmp	r3, #2
 8001ad0:	d130      	bne.n	8001b34 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	689b      	ldr	r3, [r3, #8]
 8001ad6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001ad8:	69fb      	ldr	r3, [r7, #28]
 8001ada:	005b      	lsls	r3, r3, #1
 8001adc:	2203      	movs	r2, #3
 8001ade:	fa02 f303 	lsl.w	r3, r2, r3
 8001ae2:	43db      	mvns	r3, r3
 8001ae4:	69ba      	ldr	r2, [r7, #24]
 8001ae6:	4013      	ands	r3, r2
 8001ae8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001aea:	683b      	ldr	r3, [r7, #0]
 8001aec:	68da      	ldr	r2, [r3, #12]
 8001aee:	69fb      	ldr	r3, [r7, #28]
 8001af0:	005b      	lsls	r3, r3, #1
 8001af2:	fa02 f303 	lsl.w	r3, r2, r3
 8001af6:	69ba      	ldr	r2, [r7, #24]
 8001af8:	4313      	orrs	r3, r2
 8001afa:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	69ba      	ldr	r2, [r7, #24]
 8001b00:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	685b      	ldr	r3, [r3, #4]
 8001b06:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001b08:	2201      	movs	r2, #1
 8001b0a:	69fb      	ldr	r3, [r7, #28]
 8001b0c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b10:	43db      	mvns	r3, r3
 8001b12:	69ba      	ldr	r2, [r7, #24]
 8001b14:	4013      	ands	r3, r2
 8001b16:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001b18:	683b      	ldr	r3, [r7, #0]
 8001b1a:	685b      	ldr	r3, [r3, #4]
 8001b1c:	091b      	lsrs	r3, r3, #4
 8001b1e:	f003 0201 	and.w	r2, r3, #1
 8001b22:	69fb      	ldr	r3, [r7, #28]
 8001b24:	fa02 f303 	lsl.w	r3, r2, r3
 8001b28:	69ba      	ldr	r2, [r7, #24]
 8001b2a:	4313      	orrs	r3, r2
 8001b2c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	69ba      	ldr	r2, [r7, #24]
 8001b32:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001b34:	683b      	ldr	r3, [r7, #0]
 8001b36:	685b      	ldr	r3, [r3, #4]
 8001b38:	f003 0303 	and.w	r3, r3, #3
 8001b3c:	2b03      	cmp	r3, #3
 8001b3e:	d017      	beq.n	8001b70 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	68db      	ldr	r3, [r3, #12]
 8001b44:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001b46:	69fb      	ldr	r3, [r7, #28]
 8001b48:	005b      	lsls	r3, r3, #1
 8001b4a:	2203      	movs	r2, #3
 8001b4c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b50:	43db      	mvns	r3, r3
 8001b52:	69ba      	ldr	r2, [r7, #24]
 8001b54:	4013      	ands	r3, r2
 8001b56:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001b58:	683b      	ldr	r3, [r7, #0]
 8001b5a:	689a      	ldr	r2, [r3, #8]
 8001b5c:	69fb      	ldr	r3, [r7, #28]
 8001b5e:	005b      	lsls	r3, r3, #1
 8001b60:	fa02 f303 	lsl.w	r3, r2, r3
 8001b64:	69ba      	ldr	r2, [r7, #24]
 8001b66:	4313      	orrs	r3, r2
 8001b68:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	69ba      	ldr	r2, [r7, #24]
 8001b6e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001b70:	683b      	ldr	r3, [r7, #0]
 8001b72:	685b      	ldr	r3, [r3, #4]
 8001b74:	f003 0303 	and.w	r3, r3, #3
 8001b78:	2b02      	cmp	r3, #2
 8001b7a:	d123      	bne.n	8001bc4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001b7c:	69fb      	ldr	r3, [r7, #28]
 8001b7e:	08da      	lsrs	r2, r3, #3
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	3208      	adds	r2, #8
 8001b84:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001b88:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001b8a:	69fb      	ldr	r3, [r7, #28]
 8001b8c:	f003 0307 	and.w	r3, r3, #7
 8001b90:	009b      	lsls	r3, r3, #2
 8001b92:	220f      	movs	r2, #15
 8001b94:	fa02 f303 	lsl.w	r3, r2, r3
 8001b98:	43db      	mvns	r3, r3
 8001b9a:	69ba      	ldr	r2, [r7, #24]
 8001b9c:	4013      	ands	r3, r2
 8001b9e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001ba0:	683b      	ldr	r3, [r7, #0]
 8001ba2:	691a      	ldr	r2, [r3, #16]
 8001ba4:	69fb      	ldr	r3, [r7, #28]
 8001ba6:	f003 0307 	and.w	r3, r3, #7
 8001baa:	009b      	lsls	r3, r3, #2
 8001bac:	fa02 f303 	lsl.w	r3, r2, r3
 8001bb0:	69ba      	ldr	r2, [r7, #24]
 8001bb2:	4313      	orrs	r3, r2
 8001bb4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001bb6:	69fb      	ldr	r3, [r7, #28]
 8001bb8:	08da      	lsrs	r2, r3, #3
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	3208      	adds	r2, #8
 8001bbe:	69b9      	ldr	r1, [r7, #24]
 8001bc0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001bca:	69fb      	ldr	r3, [r7, #28]
 8001bcc:	005b      	lsls	r3, r3, #1
 8001bce:	2203      	movs	r2, #3
 8001bd0:	fa02 f303 	lsl.w	r3, r2, r3
 8001bd4:	43db      	mvns	r3, r3
 8001bd6:	69ba      	ldr	r2, [r7, #24]
 8001bd8:	4013      	ands	r3, r2
 8001bda:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001bdc:	683b      	ldr	r3, [r7, #0]
 8001bde:	685b      	ldr	r3, [r3, #4]
 8001be0:	f003 0203 	and.w	r2, r3, #3
 8001be4:	69fb      	ldr	r3, [r7, #28]
 8001be6:	005b      	lsls	r3, r3, #1
 8001be8:	fa02 f303 	lsl.w	r3, r2, r3
 8001bec:	69ba      	ldr	r2, [r7, #24]
 8001bee:	4313      	orrs	r3, r2
 8001bf0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	69ba      	ldr	r2, [r7, #24]
 8001bf6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001bf8:	683b      	ldr	r3, [r7, #0]
 8001bfa:	685b      	ldr	r3, [r3, #4]
 8001bfc:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	f000 80a2 	beq.w	8001d4a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c06:	2300      	movs	r3, #0
 8001c08:	60fb      	str	r3, [r7, #12]
 8001c0a:	4b57      	ldr	r3, [pc, #348]	; (8001d68 <HAL_GPIO_Init+0x2e8>)
 8001c0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c0e:	4a56      	ldr	r2, [pc, #344]	; (8001d68 <HAL_GPIO_Init+0x2e8>)
 8001c10:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001c14:	6453      	str	r3, [r2, #68]	; 0x44
 8001c16:	4b54      	ldr	r3, [pc, #336]	; (8001d68 <HAL_GPIO_Init+0x2e8>)
 8001c18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c1a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001c1e:	60fb      	str	r3, [r7, #12]
 8001c20:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001c22:	4a52      	ldr	r2, [pc, #328]	; (8001d6c <HAL_GPIO_Init+0x2ec>)
 8001c24:	69fb      	ldr	r3, [r7, #28]
 8001c26:	089b      	lsrs	r3, r3, #2
 8001c28:	3302      	adds	r3, #2
 8001c2a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c2e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001c30:	69fb      	ldr	r3, [r7, #28]
 8001c32:	f003 0303 	and.w	r3, r3, #3
 8001c36:	009b      	lsls	r3, r3, #2
 8001c38:	220f      	movs	r2, #15
 8001c3a:	fa02 f303 	lsl.w	r3, r2, r3
 8001c3e:	43db      	mvns	r3, r3
 8001c40:	69ba      	ldr	r2, [r7, #24]
 8001c42:	4013      	ands	r3, r2
 8001c44:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	4a49      	ldr	r2, [pc, #292]	; (8001d70 <HAL_GPIO_Init+0x2f0>)
 8001c4a:	4293      	cmp	r3, r2
 8001c4c:	d019      	beq.n	8001c82 <HAL_GPIO_Init+0x202>
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	4a48      	ldr	r2, [pc, #288]	; (8001d74 <HAL_GPIO_Init+0x2f4>)
 8001c52:	4293      	cmp	r3, r2
 8001c54:	d013      	beq.n	8001c7e <HAL_GPIO_Init+0x1fe>
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	4a47      	ldr	r2, [pc, #284]	; (8001d78 <HAL_GPIO_Init+0x2f8>)
 8001c5a:	4293      	cmp	r3, r2
 8001c5c:	d00d      	beq.n	8001c7a <HAL_GPIO_Init+0x1fa>
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	4a46      	ldr	r2, [pc, #280]	; (8001d7c <HAL_GPIO_Init+0x2fc>)
 8001c62:	4293      	cmp	r3, r2
 8001c64:	d007      	beq.n	8001c76 <HAL_GPIO_Init+0x1f6>
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	4a45      	ldr	r2, [pc, #276]	; (8001d80 <HAL_GPIO_Init+0x300>)
 8001c6a:	4293      	cmp	r3, r2
 8001c6c:	d101      	bne.n	8001c72 <HAL_GPIO_Init+0x1f2>
 8001c6e:	2304      	movs	r3, #4
 8001c70:	e008      	b.n	8001c84 <HAL_GPIO_Init+0x204>
 8001c72:	2307      	movs	r3, #7
 8001c74:	e006      	b.n	8001c84 <HAL_GPIO_Init+0x204>
 8001c76:	2303      	movs	r3, #3
 8001c78:	e004      	b.n	8001c84 <HAL_GPIO_Init+0x204>
 8001c7a:	2302      	movs	r3, #2
 8001c7c:	e002      	b.n	8001c84 <HAL_GPIO_Init+0x204>
 8001c7e:	2301      	movs	r3, #1
 8001c80:	e000      	b.n	8001c84 <HAL_GPIO_Init+0x204>
 8001c82:	2300      	movs	r3, #0
 8001c84:	69fa      	ldr	r2, [r7, #28]
 8001c86:	f002 0203 	and.w	r2, r2, #3
 8001c8a:	0092      	lsls	r2, r2, #2
 8001c8c:	4093      	lsls	r3, r2
 8001c8e:	69ba      	ldr	r2, [r7, #24]
 8001c90:	4313      	orrs	r3, r2
 8001c92:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001c94:	4935      	ldr	r1, [pc, #212]	; (8001d6c <HAL_GPIO_Init+0x2ec>)
 8001c96:	69fb      	ldr	r3, [r7, #28]
 8001c98:	089b      	lsrs	r3, r3, #2
 8001c9a:	3302      	adds	r3, #2
 8001c9c:	69ba      	ldr	r2, [r7, #24]
 8001c9e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001ca2:	4b38      	ldr	r3, [pc, #224]	; (8001d84 <HAL_GPIO_Init+0x304>)
 8001ca4:	689b      	ldr	r3, [r3, #8]
 8001ca6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001ca8:	693b      	ldr	r3, [r7, #16]
 8001caa:	43db      	mvns	r3, r3
 8001cac:	69ba      	ldr	r2, [r7, #24]
 8001cae:	4013      	ands	r3, r2
 8001cb0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001cb2:	683b      	ldr	r3, [r7, #0]
 8001cb4:	685b      	ldr	r3, [r3, #4]
 8001cb6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d003      	beq.n	8001cc6 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001cbe:	69ba      	ldr	r2, [r7, #24]
 8001cc0:	693b      	ldr	r3, [r7, #16]
 8001cc2:	4313      	orrs	r3, r2
 8001cc4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001cc6:	4a2f      	ldr	r2, [pc, #188]	; (8001d84 <HAL_GPIO_Init+0x304>)
 8001cc8:	69bb      	ldr	r3, [r7, #24]
 8001cca:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001ccc:	4b2d      	ldr	r3, [pc, #180]	; (8001d84 <HAL_GPIO_Init+0x304>)
 8001cce:	68db      	ldr	r3, [r3, #12]
 8001cd0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001cd2:	693b      	ldr	r3, [r7, #16]
 8001cd4:	43db      	mvns	r3, r3
 8001cd6:	69ba      	ldr	r2, [r7, #24]
 8001cd8:	4013      	ands	r3, r2
 8001cda:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001cdc:	683b      	ldr	r3, [r7, #0]
 8001cde:	685b      	ldr	r3, [r3, #4]
 8001ce0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d003      	beq.n	8001cf0 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001ce8:	69ba      	ldr	r2, [r7, #24]
 8001cea:	693b      	ldr	r3, [r7, #16]
 8001cec:	4313      	orrs	r3, r2
 8001cee:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001cf0:	4a24      	ldr	r2, [pc, #144]	; (8001d84 <HAL_GPIO_Init+0x304>)
 8001cf2:	69bb      	ldr	r3, [r7, #24]
 8001cf4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001cf6:	4b23      	ldr	r3, [pc, #140]	; (8001d84 <HAL_GPIO_Init+0x304>)
 8001cf8:	685b      	ldr	r3, [r3, #4]
 8001cfa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001cfc:	693b      	ldr	r3, [r7, #16]
 8001cfe:	43db      	mvns	r3, r3
 8001d00:	69ba      	ldr	r2, [r7, #24]
 8001d02:	4013      	ands	r3, r2
 8001d04:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001d06:	683b      	ldr	r3, [r7, #0]
 8001d08:	685b      	ldr	r3, [r3, #4]
 8001d0a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d003      	beq.n	8001d1a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001d12:	69ba      	ldr	r2, [r7, #24]
 8001d14:	693b      	ldr	r3, [r7, #16]
 8001d16:	4313      	orrs	r3, r2
 8001d18:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001d1a:	4a1a      	ldr	r2, [pc, #104]	; (8001d84 <HAL_GPIO_Init+0x304>)
 8001d1c:	69bb      	ldr	r3, [r7, #24]
 8001d1e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001d20:	4b18      	ldr	r3, [pc, #96]	; (8001d84 <HAL_GPIO_Init+0x304>)
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d26:	693b      	ldr	r3, [r7, #16]
 8001d28:	43db      	mvns	r3, r3
 8001d2a:	69ba      	ldr	r2, [r7, #24]
 8001d2c:	4013      	ands	r3, r2
 8001d2e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001d30:	683b      	ldr	r3, [r7, #0]
 8001d32:	685b      	ldr	r3, [r3, #4]
 8001d34:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d003      	beq.n	8001d44 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001d3c:	69ba      	ldr	r2, [r7, #24]
 8001d3e:	693b      	ldr	r3, [r7, #16]
 8001d40:	4313      	orrs	r3, r2
 8001d42:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001d44:	4a0f      	ldr	r2, [pc, #60]	; (8001d84 <HAL_GPIO_Init+0x304>)
 8001d46:	69bb      	ldr	r3, [r7, #24]
 8001d48:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001d4a:	69fb      	ldr	r3, [r7, #28]
 8001d4c:	3301      	adds	r3, #1
 8001d4e:	61fb      	str	r3, [r7, #28]
 8001d50:	69fb      	ldr	r3, [r7, #28]
 8001d52:	2b0f      	cmp	r3, #15
 8001d54:	f67f aea2 	bls.w	8001a9c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001d58:	bf00      	nop
 8001d5a:	bf00      	nop
 8001d5c:	3724      	adds	r7, #36	; 0x24
 8001d5e:	46bd      	mov	sp, r7
 8001d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d64:	4770      	bx	lr
 8001d66:	bf00      	nop
 8001d68:	40023800 	.word	0x40023800
 8001d6c:	40013800 	.word	0x40013800
 8001d70:	40020000 	.word	0x40020000
 8001d74:	40020400 	.word	0x40020400
 8001d78:	40020800 	.word	0x40020800
 8001d7c:	40020c00 	.word	0x40020c00
 8001d80:	40021000 	.word	0x40021000
 8001d84:	40013c00 	.word	0x40013c00

08001d88 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001d88:	b480      	push	{r7}
 8001d8a:	b083      	sub	sp, #12
 8001d8c:	af00      	add	r7, sp, #0
 8001d8e:	6078      	str	r0, [r7, #4]
 8001d90:	460b      	mov	r3, r1
 8001d92:	807b      	strh	r3, [r7, #2]
 8001d94:	4613      	mov	r3, r2
 8001d96:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001d98:	787b      	ldrb	r3, [r7, #1]
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d003      	beq.n	8001da6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001d9e:	887a      	ldrh	r2, [r7, #2]
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001da4:	e003      	b.n	8001dae <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001da6:	887b      	ldrh	r3, [r7, #2]
 8001da8:	041a      	lsls	r2, r3, #16
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	619a      	str	r2, [r3, #24]
}
 8001dae:	bf00      	nop
 8001db0:	370c      	adds	r7, #12
 8001db2:	46bd      	mov	sp, r7
 8001db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db8:	4770      	bx	lr
	...

08001dbc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001dbc:	b580      	push	{r7, lr}
 8001dbe:	b086      	sub	sp, #24
 8001dc0:	af00      	add	r7, sp, #0
 8001dc2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	d101      	bne.n	8001dce <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001dca:	2301      	movs	r3, #1
 8001dcc:	e267      	b.n	800229e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	f003 0301 	and.w	r3, r3, #1
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d075      	beq.n	8001ec6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001dda:	4b88      	ldr	r3, [pc, #544]	; (8001ffc <HAL_RCC_OscConfig+0x240>)
 8001ddc:	689b      	ldr	r3, [r3, #8]
 8001dde:	f003 030c 	and.w	r3, r3, #12
 8001de2:	2b04      	cmp	r3, #4
 8001de4:	d00c      	beq.n	8001e00 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001de6:	4b85      	ldr	r3, [pc, #532]	; (8001ffc <HAL_RCC_OscConfig+0x240>)
 8001de8:	689b      	ldr	r3, [r3, #8]
 8001dea:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001dee:	2b08      	cmp	r3, #8
 8001df0:	d112      	bne.n	8001e18 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001df2:	4b82      	ldr	r3, [pc, #520]	; (8001ffc <HAL_RCC_OscConfig+0x240>)
 8001df4:	685b      	ldr	r3, [r3, #4]
 8001df6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001dfa:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001dfe:	d10b      	bne.n	8001e18 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e00:	4b7e      	ldr	r3, [pc, #504]	; (8001ffc <HAL_RCC_OscConfig+0x240>)
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d05b      	beq.n	8001ec4 <HAL_RCC_OscConfig+0x108>
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	685b      	ldr	r3, [r3, #4]
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d157      	bne.n	8001ec4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001e14:	2301      	movs	r3, #1
 8001e16:	e242      	b.n	800229e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	685b      	ldr	r3, [r3, #4]
 8001e1c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001e20:	d106      	bne.n	8001e30 <HAL_RCC_OscConfig+0x74>
 8001e22:	4b76      	ldr	r3, [pc, #472]	; (8001ffc <HAL_RCC_OscConfig+0x240>)
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	4a75      	ldr	r2, [pc, #468]	; (8001ffc <HAL_RCC_OscConfig+0x240>)
 8001e28:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001e2c:	6013      	str	r3, [r2, #0]
 8001e2e:	e01d      	b.n	8001e6c <HAL_RCC_OscConfig+0xb0>
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	685b      	ldr	r3, [r3, #4]
 8001e34:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001e38:	d10c      	bne.n	8001e54 <HAL_RCC_OscConfig+0x98>
 8001e3a:	4b70      	ldr	r3, [pc, #448]	; (8001ffc <HAL_RCC_OscConfig+0x240>)
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	4a6f      	ldr	r2, [pc, #444]	; (8001ffc <HAL_RCC_OscConfig+0x240>)
 8001e40:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001e44:	6013      	str	r3, [r2, #0]
 8001e46:	4b6d      	ldr	r3, [pc, #436]	; (8001ffc <HAL_RCC_OscConfig+0x240>)
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	4a6c      	ldr	r2, [pc, #432]	; (8001ffc <HAL_RCC_OscConfig+0x240>)
 8001e4c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001e50:	6013      	str	r3, [r2, #0]
 8001e52:	e00b      	b.n	8001e6c <HAL_RCC_OscConfig+0xb0>
 8001e54:	4b69      	ldr	r3, [pc, #420]	; (8001ffc <HAL_RCC_OscConfig+0x240>)
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	4a68      	ldr	r2, [pc, #416]	; (8001ffc <HAL_RCC_OscConfig+0x240>)
 8001e5a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001e5e:	6013      	str	r3, [r2, #0]
 8001e60:	4b66      	ldr	r3, [pc, #408]	; (8001ffc <HAL_RCC_OscConfig+0x240>)
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	4a65      	ldr	r2, [pc, #404]	; (8001ffc <HAL_RCC_OscConfig+0x240>)
 8001e66:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001e6a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	685b      	ldr	r3, [r3, #4]
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	d013      	beq.n	8001e9c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e74:	f7ff fcee 	bl	8001854 <HAL_GetTick>
 8001e78:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e7a:	e008      	b.n	8001e8e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001e7c:	f7ff fcea 	bl	8001854 <HAL_GetTick>
 8001e80:	4602      	mov	r2, r0
 8001e82:	693b      	ldr	r3, [r7, #16]
 8001e84:	1ad3      	subs	r3, r2, r3
 8001e86:	2b64      	cmp	r3, #100	; 0x64
 8001e88:	d901      	bls.n	8001e8e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001e8a:	2303      	movs	r3, #3
 8001e8c:	e207      	b.n	800229e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e8e:	4b5b      	ldr	r3, [pc, #364]	; (8001ffc <HAL_RCC_OscConfig+0x240>)
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d0f0      	beq.n	8001e7c <HAL_RCC_OscConfig+0xc0>
 8001e9a:	e014      	b.n	8001ec6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e9c:	f7ff fcda 	bl	8001854 <HAL_GetTick>
 8001ea0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001ea2:	e008      	b.n	8001eb6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001ea4:	f7ff fcd6 	bl	8001854 <HAL_GetTick>
 8001ea8:	4602      	mov	r2, r0
 8001eaa:	693b      	ldr	r3, [r7, #16]
 8001eac:	1ad3      	subs	r3, r2, r3
 8001eae:	2b64      	cmp	r3, #100	; 0x64
 8001eb0:	d901      	bls.n	8001eb6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001eb2:	2303      	movs	r3, #3
 8001eb4:	e1f3      	b.n	800229e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001eb6:	4b51      	ldr	r3, [pc, #324]	; (8001ffc <HAL_RCC_OscConfig+0x240>)
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d1f0      	bne.n	8001ea4 <HAL_RCC_OscConfig+0xe8>
 8001ec2:	e000      	b.n	8001ec6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ec4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	f003 0302 	and.w	r3, r3, #2
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d063      	beq.n	8001f9a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001ed2:	4b4a      	ldr	r3, [pc, #296]	; (8001ffc <HAL_RCC_OscConfig+0x240>)
 8001ed4:	689b      	ldr	r3, [r3, #8]
 8001ed6:	f003 030c 	and.w	r3, r3, #12
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d00b      	beq.n	8001ef6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001ede:	4b47      	ldr	r3, [pc, #284]	; (8001ffc <HAL_RCC_OscConfig+0x240>)
 8001ee0:	689b      	ldr	r3, [r3, #8]
 8001ee2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001ee6:	2b08      	cmp	r3, #8
 8001ee8:	d11c      	bne.n	8001f24 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001eea:	4b44      	ldr	r3, [pc, #272]	; (8001ffc <HAL_RCC_OscConfig+0x240>)
 8001eec:	685b      	ldr	r3, [r3, #4]
 8001eee:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d116      	bne.n	8001f24 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001ef6:	4b41      	ldr	r3, [pc, #260]	; (8001ffc <HAL_RCC_OscConfig+0x240>)
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	f003 0302 	and.w	r3, r3, #2
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d005      	beq.n	8001f0e <HAL_RCC_OscConfig+0x152>
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	68db      	ldr	r3, [r3, #12]
 8001f06:	2b01      	cmp	r3, #1
 8001f08:	d001      	beq.n	8001f0e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001f0a:	2301      	movs	r3, #1
 8001f0c:	e1c7      	b.n	800229e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f0e:	4b3b      	ldr	r3, [pc, #236]	; (8001ffc <HAL_RCC_OscConfig+0x240>)
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	691b      	ldr	r3, [r3, #16]
 8001f1a:	00db      	lsls	r3, r3, #3
 8001f1c:	4937      	ldr	r1, [pc, #220]	; (8001ffc <HAL_RCC_OscConfig+0x240>)
 8001f1e:	4313      	orrs	r3, r2
 8001f20:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001f22:	e03a      	b.n	8001f9a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	68db      	ldr	r3, [r3, #12]
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	d020      	beq.n	8001f6e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001f2c:	4b34      	ldr	r3, [pc, #208]	; (8002000 <HAL_RCC_OscConfig+0x244>)
 8001f2e:	2201      	movs	r2, #1
 8001f30:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f32:	f7ff fc8f 	bl	8001854 <HAL_GetTick>
 8001f36:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f38:	e008      	b.n	8001f4c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001f3a:	f7ff fc8b 	bl	8001854 <HAL_GetTick>
 8001f3e:	4602      	mov	r2, r0
 8001f40:	693b      	ldr	r3, [r7, #16]
 8001f42:	1ad3      	subs	r3, r2, r3
 8001f44:	2b02      	cmp	r3, #2
 8001f46:	d901      	bls.n	8001f4c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001f48:	2303      	movs	r3, #3
 8001f4a:	e1a8      	b.n	800229e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f4c:	4b2b      	ldr	r3, [pc, #172]	; (8001ffc <HAL_RCC_OscConfig+0x240>)
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	f003 0302 	and.w	r3, r3, #2
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	d0f0      	beq.n	8001f3a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f58:	4b28      	ldr	r3, [pc, #160]	; (8001ffc <HAL_RCC_OscConfig+0x240>)
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	691b      	ldr	r3, [r3, #16]
 8001f64:	00db      	lsls	r3, r3, #3
 8001f66:	4925      	ldr	r1, [pc, #148]	; (8001ffc <HAL_RCC_OscConfig+0x240>)
 8001f68:	4313      	orrs	r3, r2
 8001f6a:	600b      	str	r3, [r1, #0]
 8001f6c:	e015      	b.n	8001f9a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001f6e:	4b24      	ldr	r3, [pc, #144]	; (8002000 <HAL_RCC_OscConfig+0x244>)
 8001f70:	2200      	movs	r2, #0
 8001f72:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f74:	f7ff fc6e 	bl	8001854 <HAL_GetTick>
 8001f78:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001f7a:	e008      	b.n	8001f8e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001f7c:	f7ff fc6a 	bl	8001854 <HAL_GetTick>
 8001f80:	4602      	mov	r2, r0
 8001f82:	693b      	ldr	r3, [r7, #16]
 8001f84:	1ad3      	subs	r3, r2, r3
 8001f86:	2b02      	cmp	r3, #2
 8001f88:	d901      	bls.n	8001f8e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001f8a:	2303      	movs	r3, #3
 8001f8c:	e187      	b.n	800229e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001f8e:	4b1b      	ldr	r3, [pc, #108]	; (8001ffc <HAL_RCC_OscConfig+0x240>)
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	f003 0302 	and.w	r3, r3, #2
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d1f0      	bne.n	8001f7c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	f003 0308 	and.w	r3, r3, #8
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d036      	beq.n	8002014 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	695b      	ldr	r3, [r3, #20]
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d016      	beq.n	8001fdc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001fae:	4b15      	ldr	r3, [pc, #84]	; (8002004 <HAL_RCC_OscConfig+0x248>)
 8001fb0:	2201      	movs	r2, #1
 8001fb2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001fb4:	f7ff fc4e 	bl	8001854 <HAL_GetTick>
 8001fb8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001fba:	e008      	b.n	8001fce <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001fbc:	f7ff fc4a 	bl	8001854 <HAL_GetTick>
 8001fc0:	4602      	mov	r2, r0
 8001fc2:	693b      	ldr	r3, [r7, #16]
 8001fc4:	1ad3      	subs	r3, r2, r3
 8001fc6:	2b02      	cmp	r3, #2
 8001fc8:	d901      	bls.n	8001fce <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001fca:	2303      	movs	r3, #3
 8001fcc:	e167      	b.n	800229e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001fce:	4b0b      	ldr	r3, [pc, #44]	; (8001ffc <HAL_RCC_OscConfig+0x240>)
 8001fd0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001fd2:	f003 0302 	and.w	r3, r3, #2
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d0f0      	beq.n	8001fbc <HAL_RCC_OscConfig+0x200>
 8001fda:	e01b      	b.n	8002014 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001fdc:	4b09      	ldr	r3, [pc, #36]	; (8002004 <HAL_RCC_OscConfig+0x248>)
 8001fde:	2200      	movs	r2, #0
 8001fe0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001fe2:	f7ff fc37 	bl	8001854 <HAL_GetTick>
 8001fe6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001fe8:	e00e      	b.n	8002008 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001fea:	f7ff fc33 	bl	8001854 <HAL_GetTick>
 8001fee:	4602      	mov	r2, r0
 8001ff0:	693b      	ldr	r3, [r7, #16]
 8001ff2:	1ad3      	subs	r3, r2, r3
 8001ff4:	2b02      	cmp	r3, #2
 8001ff6:	d907      	bls.n	8002008 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001ff8:	2303      	movs	r3, #3
 8001ffa:	e150      	b.n	800229e <HAL_RCC_OscConfig+0x4e2>
 8001ffc:	40023800 	.word	0x40023800
 8002000:	42470000 	.word	0x42470000
 8002004:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002008:	4b88      	ldr	r3, [pc, #544]	; (800222c <HAL_RCC_OscConfig+0x470>)
 800200a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800200c:	f003 0302 	and.w	r3, r3, #2
 8002010:	2b00      	cmp	r3, #0
 8002012:	d1ea      	bne.n	8001fea <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	f003 0304 	and.w	r3, r3, #4
 800201c:	2b00      	cmp	r3, #0
 800201e:	f000 8097 	beq.w	8002150 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002022:	2300      	movs	r3, #0
 8002024:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002026:	4b81      	ldr	r3, [pc, #516]	; (800222c <HAL_RCC_OscConfig+0x470>)
 8002028:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800202a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800202e:	2b00      	cmp	r3, #0
 8002030:	d10f      	bne.n	8002052 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002032:	2300      	movs	r3, #0
 8002034:	60bb      	str	r3, [r7, #8]
 8002036:	4b7d      	ldr	r3, [pc, #500]	; (800222c <HAL_RCC_OscConfig+0x470>)
 8002038:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800203a:	4a7c      	ldr	r2, [pc, #496]	; (800222c <HAL_RCC_OscConfig+0x470>)
 800203c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002040:	6413      	str	r3, [r2, #64]	; 0x40
 8002042:	4b7a      	ldr	r3, [pc, #488]	; (800222c <HAL_RCC_OscConfig+0x470>)
 8002044:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002046:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800204a:	60bb      	str	r3, [r7, #8]
 800204c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800204e:	2301      	movs	r3, #1
 8002050:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002052:	4b77      	ldr	r3, [pc, #476]	; (8002230 <HAL_RCC_OscConfig+0x474>)
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800205a:	2b00      	cmp	r3, #0
 800205c:	d118      	bne.n	8002090 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800205e:	4b74      	ldr	r3, [pc, #464]	; (8002230 <HAL_RCC_OscConfig+0x474>)
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	4a73      	ldr	r2, [pc, #460]	; (8002230 <HAL_RCC_OscConfig+0x474>)
 8002064:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002068:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800206a:	f7ff fbf3 	bl	8001854 <HAL_GetTick>
 800206e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002070:	e008      	b.n	8002084 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002072:	f7ff fbef 	bl	8001854 <HAL_GetTick>
 8002076:	4602      	mov	r2, r0
 8002078:	693b      	ldr	r3, [r7, #16]
 800207a:	1ad3      	subs	r3, r2, r3
 800207c:	2b02      	cmp	r3, #2
 800207e:	d901      	bls.n	8002084 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002080:	2303      	movs	r3, #3
 8002082:	e10c      	b.n	800229e <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002084:	4b6a      	ldr	r3, [pc, #424]	; (8002230 <HAL_RCC_OscConfig+0x474>)
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800208c:	2b00      	cmp	r3, #0
 800208e:	d0f0      	beq.n	8002072 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	689b      	ldr	r3, [r3, #8]
 8002094:	2b01      	cmp	r3, #1
 8002096:	d106      	bne.n	80020a6 <HAL_RCC_OscConfig+0x2ea>
 8002098:	4b64      	ldr	r3, [pc, #400]	; (800222c <HAL_RCC_OscConfig+0x470>)
 800209a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800209c:	4a63      	ldr	r2, [pc, #396]	; (800222c <HAL_RCC_OscConfig+0x470>)
 800209e:	f043 0301 	orr.w	r3, r3, #1
 80020a2:	6713      	str	r3, [r2, #112]	; 0x70
 80020a4:	e01c      	b.n	80020e0 <HAL_RCC_OscConfig+0x324>
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	689b      	ldr	r3, [r3, #8]
 80020aa:	2b05      	cmp	r3, #5
 80020ac:	d10c      	bne.n	80020c8 <HAL_RCC_OscConfig+0x30c>
 80020ae:	4b5f      	ldr	r3, [pc, #380]	; (800222c <HAL_RCC_OscConfig+0x470>)
 80020b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80020b2:	4a5e      	ldr	r2, [pc, #376]	; (800222c <HAL_RCC_OscConfig+0x470>)
 80020b4:	f043 0304 	orr.w	r3, r3, #4
 80020b8:	6713      	str	r3, [r2, #112]	; 0x70
 80020ba:	4b5c      	ldr	r3, [pc, #368]	; (800222c <HAL_RCC_OscConfig+0x470>)
 80020bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80020be:	4a5b      	ldr	r2, [pc, #364]	; (800222c <HAL_RCC_OscConfig+0x470>)
 80020c0:	f043 0301 	orr.w	r3, r3, #1
 80020c4:	6713      	str	r3, [r2, #112]	; 0x70
 80020c6:	e00b      	b.n	80020e0 <HAL_RCC_OscConfig+0x324>
 80020c8:	4b58      	ldr	r3, [pc, #352]	; (800222c <HAL_RCC_OscConfig+0x470>)
 80020ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80020cc:	4a57      	ldr	r2, [pc, #348]	; (800222c <HAL_RCC_OscConfig+0x470>)
 80020ce:	f023 0301 	bic.w	r3, r3, #1
 80020d2:	6713      	str	r3, [r2, #112]	; 0x70
 80020d4:	4b55      	ldr	r3, [pc, #340]	; (800222c <HAL_RCC_OscConfig+0x470>)
 80020d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80020d8:	4a54      	ldr	r2, [pc, #336]	; (800222c <HAL_RCC_OscConfig+0x470>)
 80020da:	f023 0304 	bic.w	r3, r3, #4
 80020de:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	689b      	ldr	r3, [r3, #8]
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d015      	beq.n	8002114 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80020e8:	f7ff fbb4 	bl	8001854 <HAL_GetTick>
 80020ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80020ee:	e00a      	b.n	8002106 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80020f0:	f7ff fbb0 	bl	8001854 <HAL_GetTick>
 80020f4:	4602      	mov	r2, r0
 80020f6:	693b      	ldr	r3, [r7, #16]
 80020f8:	1ad3      	subs	r3, r2, r3
 80020fa:	f241 3288 	movw	r2, #5000	; 0x1388
 80020fe:	4293      	cmp	r3, r2
 8002100:	d901      	bls.n	8002106 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002102:	2303      	movs	r3, #3
 8002104:	e0cb      	b.n	800229e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002106:	4b49      	ldr	r3, [pc, #292]	; (800222c <HAL_RCC_OscConfig+0x470>)
 8002108:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800210a:	f003 0302 	and.w	r3, r3, #2
 800210e:	2b00      	cmp	r3, #0
 8002110:	d0ee      	beq.n	80020f0 <HAL_RCC_OscConfig+0x334>
 8002112:	e014      	b.n	800213e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002114:	f7ff fb9e 	bl	8001854 <HAL_GetTick>
 8002118:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800211a:	e00a      	b.n	8002132 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800211c:	f7ff fb9a 	bl	8001854 <HAL_GetTick>
 8002120:	4602      	mov	r2, r0
 8002122:	693b      	ldr	r3, [r7, #16]
 8002124:	1ad3      	subs	r3, r2, r3
 8002126:	f241 3288 	movw	r2, #5000	; 0x1388
 800212a:	4293      	cmp	r3, r2
 800212c:	d901      	bls.n	8002132 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800212e:	2303      	movs	r3, #3
 8002130:	e0b5      	b.n	800229e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002132:	4b3e      	ldr	r3, [pc, #248]	; (800222c <HAL_RCC_OscConfig+0x470>)
 8002134:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002136:	f003 0302 	and.w	r3, r3, #2
 800213a:	2b00      	cmp	r3, #0
 800213c:	d1ee      	bne.n	800211c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800213e:	7dfb      	ldrb	r3, [r7, #23]
 8002140:	2b01      	cmp	r3, #1
 8002142:	d105      	bne.n	8002150 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002144:	4b39      	ldr	r3, [pc, #228]	; (800222c <HAL_RCC_OscConfig+0x470>)
 8002146:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002148:	4a38      	ldr	r2, [pc, #224]	; (800222c <HAL_RCC_OscConfig+0x470>)
 800214a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800214e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	699b      	ldr	r3, [r3, #24]
 8002154:	2b00      	cmp	r3, #0
 8002156:	f000 80a1 	beq.w	800229c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800215a:	4b34      	ldr	r3, [pc, #208]	; (800222c <HAL_RCC_OscConfig+0x470>)
 800215c:	689b      	ldr	r3, [r3, #8]
 800215e:	f003 030c 	and.w	r3, r3, #12
 8002162:	2b08      	cmp	r3, #8
 8002164:	d05c      	beq.n	8002220 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	699b      	ldr	r3, [r3, #24]
 800216a:	2b02      	cmp	r3, #2
 800216c:	d141      	bne.n	80021f2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800216e:	4b31      	ldr	r3, [pc, #196]	; (8002234 <HAL_RCC_OscConfig+0x478>)
 8002170:	2200      	movs	r2, #0
 8002172:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002174:	f7ff fb6e 	bl	8001854 <HAL_GetTick>
 8002178:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800217a:	e008      	b.n	800218e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800217c:	f7ff fb6a 	bl	8001854 <HAL_GetTick>
 8002180:	4602      	mov	r2, r0
 8002182:	693b      	ldr	r3, [r7, #16]
 8002184:	1ad3      	subs	r3, r2, r3
 8002186:	2b02      	cmp	r3, #2
 8002188:	d901      	bls.n	800218e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800218a:	2303      	movs	r3, #3
 800218c:	e087      	b.n	800229e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800218e:	4b27      	ldr	r3, [pc, #156]	; (800222c <HAL_RCC_OscConfig+0x470>)
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002196:	2b00      	cmp	r3, #0
 8002198:	d1f0      	bne.n	800217c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	69da      	ldr	r2, [r3, #28]
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	6a1b      	ldr	r3, [r3, #32]
 80021a2:	431a      	orrs	r2, r3
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021a8:	019b      	lsls	r3, r3, #6
 80021aa:	431a      	orrs	r2, r3
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021b0:	085b      	lsrs	r3, r3, #1
 80021b2:	3b01      	subs	r3, #1
 80021b4:	041b      	lsls	r3, r3, #16
 80021b6:	431a      	orrs	r2, r3
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80021bc:	061b      	lsls	r3, r3, #24
 80021be:	491b      	ldr	r1, [pc, #108]	; (800222c <HAL_RCC_OscConfig+0x470>)
 80021c0:	4313      	orrs	r3, r2
 80021c2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80021c4:	4b1b      	ldr	r3, [pc, #108]	; (8002234 <HAL_RCC_OscConfig+0x478>)
 80021c6:	2201      	movs	r2, #1
 80021c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021ca:	f7ff fb43 	bl	8001854 <HAL_GetTick>
 80021ce:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80021d0:	e008      	b.n	80021e4 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80021d2:	f7ff fb3f 	bl	8001854 <HAL_GetTick>
 80021d6:	4602      	mov	r2, r0
 80021d8:	693b      	ldr	r3, [r7, #16]
 80021da:	1ad3      	subs	r3, r2, r3
 80021dc:	2b02      	cmp	r3, #2
 80021de:	d901      	bls.n	80021e4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80021e0:	2303      	movs	r3, #3
 80021e2:	e05c      	b.n	800229e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80021e4:	4b11      	ldr	r3, [pc, #68]	; (800222c <HAL_RCC_OscConfig+0x470>)
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d0f0      	beq.n	80021d2 <HAL_RCC_OscConfig+0x416>
 80021f0:	e054      	b.n	800229c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80021f2:	4b10      	ldr	r3, [pc, #64]	; (8002234 <HAL_RCC_OscConfig+0x478>)
 80021f4:	2200      	movs	r2, #0
 80021f6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021f8:	f7ff fb2c 	bl	8001854 <HAL_GetTick>
 80021fc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80021fe:	e008      	b.n	8002212 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002200:	f7ff fb28 	bl	8001854 <HAL_GetTick>
 8002204:	4602      	mov	r2, r0
 8002206:	693b      	ldr	r3, [r7, #16]
 8002208:	1ad3      	subs	r3, r2, r3
 800220a:	2b02      	cmp	r3, #2
 800220c:	d901      	bls.n	8002212 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800220e:	2303      	movs	r3, #3
 8002210:	e045      	b.n	800229e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002212:	4b06      	ldr	r3, [pc, #24]	; (800222c <HAL_RCC_OscConfig+0x470>)
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800221a:	2b00      	cmp	r3, #0
 800221c:	d1f0      	bne.n	8002200 <HAL_RCC_OscConfig+0x444>
 800221e:	e03d      	b.n	800229c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	699b      	ldr	r3, [r3, #24]
 8002224:	2b01      	cmp	r3, #1
 8002226:	d107      	bne.n	8002238 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002228:	2301      	movs	r3, #1
 800222a:	e038      	b.n	800229e <HAL_RCC_OscConfig+0x4e2>
 800222c:	40023800 	.word	0x40023800
 8002230:	40007000 	.word	0x40007000
 8002234:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002238:	4b1b      	ldr	r3, [pc, #108]	; (80022a8 <HAL_RCC_OscConfig+0x4ec>)
 800223a:	685b      	ldr	r3, [r3, #4]
 800223c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	699b      	ldr	r3, [r3, #24]
 8002242:	2b01      	cmp	r3, #1
 8002244:	d028      	beq.n	8002298 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002246:	68fb      	ldr	r3, [r7, #12]
 8002248:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002250:	429a      	cmp	r2, r3
 8002252:	d121      	bne.n	8002298 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800225e:	429a      	cmp	r2, r3
 8002260:	d11a      	bne.n	8002298 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002262:	68fa      	ldr	r2, [r7, #12]
 8002264:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002268:	4013      	ands	r3, r2
 800226a:	687a      	ldr	r2, [r7, #4]
 800226c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800226e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002270:	4293      	cmp	r3, r2
 8002272:	d111      	bne.n	8002298 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002274:	68fb      	ldr	r3, [r7, #12]
 8002276:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800227e:	085b      	lsrs	r3, r3, #1
 8002280:	3b01      	subs	r3, #1
 8002282:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002284:	429a      	cmp	r2, r3
 8002286:	d107      	bne.n	8002298 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002292:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002294:	429a      	cmp	r2, r3
 8002296:	d001      	beq.n	800229c <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8002298:	2301      	movs	r3, #1
 800229a:	e000      	b.n	800229e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800229c:	2300      	movs	r3, #0
}
 800229e:	4618      	mov	r0, r3
 80022a0:	3718      	adds	r7, #24
 80022a2:	46bd      	mov	sp, r7
 80022a4:	bd80      	pop	{r7, pc}
 80022a6:	bf00      	nop
 80022a8:	40023800 	.word	0x40023800

080022ac <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80022ac:	b580      	push	{r7, lr}
 80022ae:	b084      	sub	sp, #16
 80022b0:	af00      	add	r7, sp, #0
 80022b2:	6078      	str	r0, [r7, #4]
 80022b4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d101      	bne.n	80022c0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80022bc:	2301      	movs	r3, #1
 80022be:	e0cc      	b.n	800245a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80022c0:	4b68      	ldr	r3, [pc, #416]	; (8002464 <HAL_RCC_ClockConfig+0x1b8>)
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	f003 0307 	and.w	r3, r3, #7
 80022c8:	683a      	ldr	r2, [r7, #0]
 80022ca:	429a      	cmp	r2, r3
 80022cc:	d90c      	bls.n	80022e8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80022ce:	4b65      	ldr	r3, [pc, #404]	; (8002464 <HAL_RCC_ClockConfig+0x1b8>)
 80022d0:	683a      	ldr	r2, [r7, #0]
 80022d2:	b2d2      	uxtb	r2, r2
 80022d4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80022d6:	4b63      	ldr	r3, [pc, #396]	; (8002464 <HAL_RCC_ClockConfig+0x1b8>)
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	f003 0307 	and.w	r3, r3, #7
 80022de:	683a      	ldr	r2, [r7, #0]
 80022e0:	429a      	cmp	r2, r3
 80022e2:	d001      	beq.n	80022e8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80022e4:	2301      	movs	r3, #1
 80022e6:	e0b8      	b.n	800245a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	f003 0302 	and.w	r3, r3, #2
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d020      	beq.n	8002336 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	f003 0304 	and.w	r3, r3, #4
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d005      	beq.n	800230c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002300:	4b59      	ldr	r3, [pc, #356]	; (8002468 <HAL_RCC_ClockConfig+0x1bc>)
 8002302:	689b      	ldr	r3, [r3, #8]
 8002304:	4a58      	ldr	r2, [pc, #352]	; (8002468 <HAL_RCC_ClockConfig+0x1bc>)
 8002306:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800230a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	f003 0308 	and.w	r3, r3, #8
 8002314:	2b00      	cmp	r3, #0
 8002316:	d005      	beq.n	8002324 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002318:	4b53      	ldr	r3, [pc, #332]	; (8002468 <HAL_RCC_ClockConfig+0x1bc>)
 800231a:	689b      	ldr	r3, [r3, #8]
 800231c:	4a52      	ldr	r2, [pc, #328]	; (8002468 <HAL_RCC_ClockConfig+0x1bc>)
 800231e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002322:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002324:	4b50      	ldr	r3, [pc, #320]	; (8002468 <HAL_RCC_ClockConfig+0x1bc>)
 8002326:	689b      	ldr	r3, [r3, #8]
 8002328:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	689b      	ldr	r3, [r3, #8]
 8002330:	494d      	ldr	r1, [pc, #308]	; (8002468 <HAL_RCC_ClockConfig+0x1bc>)
 8002332:	4313      	orrs	r3, r2
 8002334:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	f003 0301 	and.w	r3, r3, #1
 800233e:	2b00      	cmp	r3, #0
 8002340:	d044      	beq.n	80023cc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	685b      	ldr	r3, [r3, #4]
 8002346:	2b01      	cmp	r3, #1
 8002348:	d107      	bne.n	800235a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800234a:	4b47      	ldr	r3, [pc, #284]	; (8002468 <HAL_RCC_ClockConfig+0x1bc>)
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002352:	2b00      	cmp	r3, #0
 8002354:	d119      	bne.n	800238a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002356:	2301      	movs	r3, #1
 8002358:	e07f      	b.n	800245a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	685b      	ldr	r3, [r3, #4]
 800235e:	2b02      	cmp	r3, #2
 8002360:	d003      	beq.n	800236a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002366:	2b03      	cmp	r3, #3
 8002368:	d107      	bne.n	800237a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800236a:	4b3f      	ldr	r3, [pc, #252]	; (8002468 <HAL_RCC_ClockConfig+0x1bc>)
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002372:	2b00      	cmp	r3, #0
 8002374:	d109      	bne.n	800238a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002376:	2301      	movs	r3, #1
 8002378:	e06f      	b.n	800245a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800237a:	4b3b      	ldr	r3, [pc, #236]	; (8002468 <HAL_RCC_ClockConfig+0x1bc>)
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	f003 0302 	and.w	r3, r3, #2
 8002382:	2b00      	cmp	r3, #0
 8002384:	d101      	bne.n	800238a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002386:	2301      	movs	r3, #1
 8002388:	e067      	b.n	800245a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800238a:	4b37      	ldr	r3, [pc, #220]	; (8002468 <HAL_RCC_ClockConfig+0x1bc>)
 800238c:	689b      	ldr	r3, [r3, #8]
 800238e:	f023 0203 	bic.w	r2, r3, #3
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	685b      	ldr	r3, [r3, #4]
 8002396:	4934      	ldr	r1, [pc, #208]	; (8002468 <HAL_RCC_ClockConfig+0x1bc>)
 8002398:	4313      	orrs	r3, r2
 800239a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800239c:	f7ff fa5a 	bl	8001854 <HAL_GetTick>
 80023a0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80023a2:	e00a      	b.n	80023ba <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80023a4:	f7ff fa56 	bl	8001854 <HAL_GetTick>
 80023a8:	4602      	mov	r2, r0
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	1ad3      	subs	r3, r2, r3
 80023ae:	f241 3288 	movw	r2, #5000	; 0x1388
 80023b2:	4293      	cmp	r3, r2
 80023b4:	d901      	bls.n	80023ba <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80023b6:	2303      	movs	r3, #3
 80023b8:	e04f      	b.n	800245a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80023ba:	4b2b      	ldr	r3, [pc, #172]	; (8002468 <HAL_RCC_ClockConfig+0x1bc>)
 80023bc:	689b      	ldr	r3, [r3, #8]
 80023be:	f003 020c 	and.w	r2, r3, #12
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	685b      	ldr	r3, [r3, #4]
 80023c6:	009b      	lsls	r3, r3, #2
 80023c8:	429a      	cmp	r2, r3
 80023ca:	d1eb      	bne.n	80023a4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80023cc:	4b25      	ldr	r3, [pc, #148]	; (8002464 <HAL_RCC_ClockConfig+0x1b8>)
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	f003 0307 	and.w	r3, r3, #7
 80023d4:	683a      	ldr	r2, [r7, #0]
 80023d6:	429a      	cmp	r2, r3
 80023d8:	d20c      	bcs.n	80023f4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80023da:	4b22      	ldr	r3, [pc, #136]	; (8002464 <HAL_RCC_ClockConfig+0x1b8>)
 80023dc:	683a      	ldr	r2, [r7, #0]
 80023de:	b2d2      	uxtb	r2, r2
 80023e0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80023e2:	4b20      	ldr	r3, [pc, #128]	; (8002464 <HAL_RCC_ClockConfig+0x1b8>)
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	f003 0307 	and.w	r3, r3, #7
 80023ea:	683a      	ldr	r2, [r7, #0]
 80023ec:	429a      	cmp	r2, r3
 80023ee:	d001      	beq.n	80023f4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80023f0:	2301      	movs	r3, #1
 80023f2:	e032      	b.n	800245a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	f003 0304 	and.w	r3, r3, #4
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d008      	beq.n	8002412 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002400:	4b19      	ldr	r3, [pc, #100]	; (8002468 <HAL_RCC_ClockConfig+0x1bc>)
 8002402:	689b      	ldr	r3, [r3, #8]
 8002404:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	68db      	ldr	r3, [r3, #12]
 800240c:	4916      	ldr	r1, [pc, #88]	; (8002468 <HAL_RCC_ClockConfig+0x1bc>)
 800240e:	4313      	orrs	r3, r2
 8002410:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	f003 0308 	and.w	r3, r3, #8
 800241a:	2b00      	cmp	r3, #0
 800241c:	d009      	beq.n	8002432 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800241e:	4b12      	ldr	r3, [pc, #72]	; (8002468 <HAL_RCC_ClockConfig+0x1bc>)
 8002420:	689b      	ldr	r3, [r3, #8]
 8002422:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	691b      	ldr	r3, [r3, #16]
 800242a:	00db      	lsls	r3, r3, #3
 800242c:	490e      	ldr	r1, [pc, #56]	; (8002468 <HAL_RCC_ClockConfig+0x1bc>)
 800242e:	4313      	orrs	r3, r2
 8002430:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002432:	f000 f821 	bl	8002478 <HAL_RCC_GetSysClockFreq>
 8002436:	4602      	mov	r2, r0
 8002438:	4b0b      	ldr	r3, [pc, #44]	; (8002468 <HAL_RCC_ClockConfig+0x1bc>)
 800243a:	689b      	ldr	r3, [r3, #8]
 800243c:	091b      	lsrs	r3, r3, #4
 800243e:	f003 030f 	and.w	r3, r3, #15
 8002442:	490a      	ldr	r1, [pc, #40]	; (800246c <HAL_RCC_ClockConfig+0x1c0>)
 8002444:	5ccb      	ldrb	r3, [r1, r3]
 8002446:	fa22 f303 	lsr.w	r3, r2, r3
 800244a:	4a09      	ldr	r2, [pc, #36]	; (8002470 <HAL_RCC_ClockConfig+0x1c4>)
 800244c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800244e:	4b09      	ldr	r3, [pc, #36]	; (8002474 <HAL_RCC_ClockConfig+0x1c8>)
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	4618      	mov	r0, r3
 8002454:	f7ff f9ba 	bl	80017cc <HAL_InitTick>

  return HAL_OK;
 8002458:	2300      	movs	r3, #0
}
 800245a:	4618      	mov	r0, r3
 800245c:	3710      	adds	r7, #16
 800245e:	46bd      	mov	sp, r7
 8002460:	bd80      	pop	{r7, pc}
 8002462:	bf00      	nop
 8002464:	40023c00 	.word	0x40023c00
 8002468:	40023800 	.word	0x40023800
 800246c:	080083c8 	.word	0x080083c8
 8002470:	20000000 	.word	0x20000000
 8002474:	20000004 	.word	0x20000004

08002478 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002478:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800247c:	b094      	sub	sp, #80	; 0x50
 800247e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002480:	2300      	movs	r3, #0
 8002482:	647b      	str	r3, [r7, #68]	; 0x44
 8002484:	2300      	movs	r3, #0
 8002486:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002488:	2300      	movs	r3, #0
 800248a:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 800248c:	2300      	movs	r3, #0
 800248e:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002490:	4b79      	ldr	r3, [pc, #484]	; (8002678 <HAL_RCC_GetSysClockFreq+0x200>)
 8002492:	689b      	ldr	r3, [r3, #8]
 8002494:	f003 030c 	and.w	r3, r3, #12
 8002498:	2b08      	cmp	r3, #8
 800249a:	d00d      	beq.n	80024b8 <HAL_RCC_GetSysClockFreq+0x40>
 800249c:	2b08      	cmp	r3, #8
 800249e:	f200 80e1 	bhi.w	8002664 <HAL_RCC_GetSysClockFreq+0x1ec>
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d002      	beq.n	80024ac <HAL_RCC_GetSysClockFreq+0x34>
 80024a6:	2b04      	cmp	r3, #4
 80024a8:	d003      	beq.n	80024b2 <HAL_RCC_GetSysClockFreq+0x3a>
 80024aa:	e0db      	b.n	8002664 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80024ac:	4b73      	ldr	r3, [pc, #460]	; (800267c <HAL_RCC_GetSysClockFreq+0x204>)
 80024ae:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 80024b0:	e0db      	b.n	800266a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80024b2:	4b73      	ldr	r3, [pc, #460]	; (8002680 <HAL_RCC_GetSysClockFreq+0x208>)
 80024b4:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80024b6:	e0d8      	b.n	800266a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80024b8:	4b6f      	ldr	r3, [pc, #444]	; (8002678 <HAL_RCC_GetSysClockFreq+0x200>)
 80024ba:	685b      	ldr	r3, [r3, #4]
 80024bc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80024c0:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80024c2:	4b6d      	ldr	r3, [pc, #436]	; (8002678 <HAL_RCC_GetSysClockFreq+0x200>)
 80024c4:	685b      	ldr	r3, [r3, #4]
 80024c6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d063      	beq.n	8002596 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80024ce:	4b6a      	ldr	r3, [pc, #424]	; (8002678 <HAL_RCC_GetSysClockFreq+0x200>)
 80024d0:	685b      	ldr	r3, [r3, #4]
 80024d2:	099b      	lsrs	r3, r3, #6
 80024d4:	2200      	movs	r2, #0
 80024d6:	63bb      	str	r3, [r7, #56]	; 0x38
 80024d8:	63fa      	str	r2, [r7, #60]	; 0x3c
 80024da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80024dc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80024e0:	633b      	str	r3, [r7, #48]	; 0x30
 80024e2:	2300      	movs	r3, #0
 80024e4:	637b      	str	r3, [r7, #52]	; 0x34
 80024e6:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80024ea:	4622      	mov	r2, r4
 80024ec:	462b      	mov	r3, r5
 80024ee:	f04f 0000 	mov.w	r0, #0
 80024f2:	f04f 0100 	mov.w	r1, #0
 80024f6:	0159      	lsls	r1, r3, #5
 80024f8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80024fc:	0150      	lsls	r0, r2, #5
 80024fe:	4602      	mov	r2, r0
 8002500:	460b      	mov	r3, r1
 8002502:	4621      	mov	r1, r4
 8002504:	1a51      	subs	r1, r2, r1
 8002506:	6139      	str	r1, [r7, #16]
 8002508:	4629      	mov	r1, r5
 800250a:	eb63 0301 	sbc.w	r3, r3, r1
 800250e:	617b      	str	r3, [r7, #20]
 8002510:	f04f 0200 	mov.w	r2, #0
 8002514:	f04f 0300 	mov.w	r3, #0
 8002518:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800251c:	4659      	mov	r1, fp
 800251e:	018b      	lsls	r3, r1, #6
 8002520:	4651      	mov	r1, sl
 8002522:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002526:	4651      	mov	r1, sl
 8002528:	018a      	lsls	r2, r1, #6
 800252a:	4651      	mov	r1, sl
 800252c:	ebb2 0801 	subs.w	r8, r2, r1
 8002530:	4659      	mov	r1, fp
 8002532:	eb63 0901 	sbc.w	r9, r3, r1
 8002536:	f04f 0200 	mov.w	r2, #0
 800253a:	f04f 0300 	mov.w	r3, #0
 800253e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002542:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002546:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800254a:	4690      	mov	r8, r2
 800254c:	4699      	mov	r9, r3
 800254e:	4623      	mov	r3, r4
 8002550:	eb18 0303 	adds.w	r3, r8, r3
 8002554:	60bb      	str	r3, [r7, #8]
 8002556:	462b      	mov	r3, r5
 8002558:	eb49 0303 	adc.w	r3, r9, r3
 800255c:	60fb      	str	r3, [r7, #12]
 800255e:	f04f 0200 	mov.w	r2, #0
 8002562:	f04f 0300 	mov.w	r3, #0
 8002566:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800256a:	4629      	mov	r1, r5
 800256c:	024b      	lsls	r3, r1, #9
 800256e:	4621      	mov	r1, r4
 8002570:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002574:	4621      	mov	r1, r4
 8002576:	024a      	lsls	r2, r1, #9
 8002578:	4610      	mov	r0, r2
 800257a:	4619      	mov	r1, r3
 800257c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800257e:	2200      	movs	r2, #0
 8002580:	62bb      	str	r3, [r7, #40]	; 0x28
 8002582:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002584:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002588:	f7fe fb86 	bl	8000c98 <__aeabi_uldivmod>
 800258c:	4602      	mov	r2, r0
 800258e:	460b      	mov	r3, r1
 8002590:	4613      	mov	r3, r2
 8002592:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002594:	e058      	b.n	8002648 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002596:	4b38      	ldr	r3, [pc, #224]	; (8002678 <HAL_RCC_GetSysClockFreq+0x200>)
 8002598:	685b      	ldr	r3, [r3, #4]
 800259a:	099b      	lsrs	r3, r3, #6
 800259c:	2200      	movs	r2, #0
 800259e:	4618      	mov	r0, r3
 80025a0:	4611      	mov	r1, r2
 80025a2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80025a6:	623b      	str	r3, [r7, #32]
 80025a8:	2300      	movs	r3, #0
 80025aa:	627b      	str	r3, [r7, #36]	; 0x24
 80025ac:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80025b0:	4642      	mov	r2, r8
 80025b2:	464b      	mov	r3, r9
 80025b4:	f04f 0000 	mov.w	r0, #0
 80025b8:	f04f 0100 	mov.w	r1, #0
 80025bc:	0159      	lsls	r1, r3, #5
 80025be:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80025c2:	0150      	lsls	r0, r2, #5
 80025c4:	4602      	mov	r2, r0
 80025c6:	460b      	mov	r3, r1
 80025c8:	4641      	mov	r1, r8
 80025ca:	ebb2 0a01 	subs.w	sl, r2, r1
 80025ce:	4649      	mov	r1, r9
 80025d0:	eb63 0b01 	sbc.w	fp, r3, r1
 80025d4:	f04f 0200 	mov.w	r2, #0
 80025d8:	f04f 0300 	mov.w	r3, #0
 80025dc:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80025e0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80025e4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80025e8:	ebb2 040a 	subs.w	r4, r2, sl
 80025ec:	eb63 050b 	sbc.w	r5, r3, fp
 80025f0:	f04f 0200 	mov.w	r2, #0
 80025f4:	f04f 0300 	mov.w	r3, #0
 80025f8:	00eb      	lsls	r3, r5, #3
 80025fa:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80025fe:	00e2      	lsls	r2, r4, #3
 8002600:	4614      	mov	r4, r2
 8002602:	461d      	mov	r5, r3
 8002604:	4643      	mov	r3, r8
 8002606:	18e3      	adds	r3, r4, r3
 8002608:	603b      	str	r3, [r7, #0]
 800260a:	464b      	mov	r3, r9
 800260c:	eb45 0303 	adc.w	r3, r5, r3
 8002610:	607b      	str	r3, [r7, #4]
 8002612:	f04f 0200 	mov.w	r2, #0
 8002616:	f04f 0300 	mov.w	r3, #0
 800261a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800261e:	4629      	mov	r1, r5
 8002620:	028b      	lsls	r3, r1, #10
 8002622:	4621      	mov	r1, r4
 8002624:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002628:	4621      	mov	r1, r4
 800262a:	028a      	lsls	r2, r1, #10
 800262c:	4610      	mov	r0, r2
 800262e:	4619      	mov	r1, r3
 8002630:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002632:	2200      	movs	r2, #0
 8002634:	61bb      	str	r3, [r7, #24]
 8002636:	61fa      	str	r2, [r7, #28]
 8002638:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800263c:	f7fe fb2c 	bl	8000c98 <__aeabi_uldivmod>
 8002640:	4602      	mov	r2, r0
 8002642:	460b      	mov	r3, r1
 8002644:	4613      	mov	r3, r2
 8002646:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002648:	4b0b      	ldr	r3, [pc, #44]	; (8002678 <HAL_RCC_GetSysClockFreq+0x200>)
 800264a:	685b      	ldr	r3, [r3, #4]
 800264c:	0c1b      	lsrs	r3, r3, #16
 800264e:	f003 0303 	and.w	r3, r3, #3
 8002652:	3301      	adds	r3, #1
 8002654:	005b      	lsls	r3, r3, #1
 8002656:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8002658:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800265a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800265c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002660:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002662:	e002      	b.n	800266a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002664:	4b05      	ldr	r3, [pc, #20]	; (800267c <HAL_RCC_GetSysClockFreq+0x204>)
 8002666:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002668:	bf00      	nop
    }
  }
  return sysclockfreq;
 800266a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 800266c:	4618      	mov	r0, r3
 800266e:	3750      	adds	r7, #80	; 0x50
 8002670:	46bd      	mov	sp, r7
 8002672:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002676:	bf00      	nop
 8002678:	40023800 	.word	0x40023800
 800267c:	00f42400 	.word	0x00f42400
 8002680:	007a1200 	.word	0x007a1200

08002684 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002684:	b480      	push	{r7}
 8002686:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002688:	4b03      	ldr	r3, [pc, #12]	; (8002698 <HAL_RCC_GetHCLKFreq+0x14>)
 800268a:	681b      	ldr	r3, [r3, #0]
}
 800268c:	4618      	mov	r0, r3
 800268e:	46bd      	mov	sp, r7
 8002690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002694:	4770      	bx	lr
 8002696:	bf00      	nop
 8002698:	20000000 	.word	0x20000000

0800269c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800269c:	b580      	push	{r7, lr}
 800269e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80026a0:	f7ff fff0 	bl	8002684 <HAL_RCC_GetHCLKFreq>
 80026a4:	4602      	mov	r2, r0
 80026a6:	4b05      	ldr	r3, [pc, #20]	; (80026bc <HAL_RCC_GetPCLK1Freq+0x20>)
 80026a8:	689b      	ldr	r3, [r3, #8]
 80026aa:	0a9b      	lsrs	r3, r3, #10
 80026ac:	f003 0307 	and.w	r3, r3, #7
 80026b0:	4903      	ldr	r1, [pc, #12]	; (80026c0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80026b2:	5ccb      	ldrb	r3, [r1, r3]
 80026b4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80026b8:	4618      	mov	r0, r3
 80026ba:	bd80      	pop	{r7, pc}
 80026bc:	40023800 	.word	0x40023800
 80026c0:	080083d8 	.word	0x080083d8

080026c4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80026c4:	b580      	push	{r7, lr}
 80026c6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80026c8:	f7ff ffdc 	bl	8002684 <HAL_RCC_GetHCLKFreq>
 80026cc:	4602      	mov	r2, r0
 80026ce:	4b05      	ldr	r3, [pc, #20]	; (80026e4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80026d0:	689b      	ldr	r3, [r3, #8]
 80026d2:	0b5b      	lsrs	r3, r3, #13
 80026d4:	f003 0307 	and.w	r3, r3, #7
 80026d8:	4903      	ldr	r1, [pc, #12]	; (80026e8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80026da:	5ccb      	ldrb	r3, [r1, r3]
 80026dc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80026e0:	4618      	mov	r0, r3
 80026e2:	bd80      	pop	{r7, pc}
 80026e4:	40023800 	.word	0x40023800
 80026e8:	080083d8 	.word	0x080083d8

080026ec <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80026ec:	b580      	push	{r7, lr}
 80026ee:	b082      	sub	sp, #8
 80026f0:	af00      	add	r7, sp, #0
 80026f2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d101      	bne.n	80026fe <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80026fa:	2301      	movs	r3, #1
 80026fc:	e041      	b.n	8002782 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002704:	b2db      	uxtb	r3, r3
 8002706:	2b00      	cmp	r3, #0
 8002708:	d106      	bne.n	8002718 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	2200      	movs	r2, #0
 800270e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002712:	6878      	ldr	r0, [r7, #4]
 8002714:	f7fe ff40 	bl	8001598 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	2202      	movs	r2, #2
 800271c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681a      	ldr	r2, [r3, #0]
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	3304      	adds	r3, #4
 8002728:	4619      	mov	r1, r3
 800272a:	4610      	mov	r0, r2
 800272c:	f000 fac0 	bl	8002cb0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	2201      	movs	r2, #1
 8002734:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	2201      	movs	r2, #1
 800273c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	2201      	movs	r2, #1
 8002744:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	2201      	movs	r2, #1
 800274c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	2201      	movs	r2, #1
 8002754:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	2201      	movs	r2, #1
 800275c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	2201      	movs	r2, #1
 8002764:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	2201      	movs	r2, #1
 800276c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	2201      	movs	r2, #1
 8002774:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	2201      	movs	r2, #1
 800277c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002780:	2300      	movs	r3, #0
}
 8002782:	4618      	mov	r0, r3
 8002784:	3708      	adds	r7, #8
 8002786:	46bd      	mov	sp, r7
 8002788:	bd80      	pop	{r7, pc}

0800278a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800278a:	b580      	push	{r7, lr}
 800278c:	b082      	sub	sp, #8
 800278e:	af00      	add	r7, sp, #0
 8002790:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	2b00      	cmp	r3, #0
 8002796:	d101      	bne.n	800279c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002798:	2301      	movs	r3, #1
 800279a:	e041      	b.n	8002820 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80027a2:	b2db      	uxtb	r3, r3
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d106      	bne.n	80027b6 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	2200      	movs	r2, #0
 80027ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80027b0:	6878      	ldr	r0, [r7, #4]
 80027b2:	f000 f839 	bl	8002828 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	2202      	movs	r2, #2
 80027ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681a      	ldr	r2, [r3, #0]
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	3304      	adds	r3, #4
 80027c6:	4619      	mov	r1, r3
 80027c8:	4610      	mov	r0, r2
 80027ca:	f000 fa71 	bl	8002cb0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	2201      	movs	r2, #1
 80027d2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	2201      	movs	r2, #1
 80027da:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	2201      	movs	r2, #1
 80027e2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	2201      	movs	r2, #1
 80027ea:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	2201      	movs	r2, #1
 80027f2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	2201      	movs	r2, #1
 80027fa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	2201      	movs	r2, #1
 8002802:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	2201      	movs	r2, #1
 800280a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	2201      	movs	r2, #1
 8002812:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	2201      	movs	r2, #1
 800281a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800281e:	2300      	movs	r3, #0
}
 8002820:	4618      	mov	r0, r3
 8002822:	3708      	adds	r7, #8
 8002824:	46bd      	mov	sp, r7
 8002826:	bd80      	pop	{r7, pc}

08002828 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8002828:	b480      	push	{r7}
 800282a:	b083      	sub	sp, #12
 800282c:	af00      	add	r7, sp, #0
 800282e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8002830:	bf00      	nop
 8002832:	370c      	adds	r7, #12
 8002834:	46bd      	mov	sp, r7
 8002836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800283a:	4770      	bx	lr

0800283c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800283c:	b580      	push	{r7, lr}
 800283e:	b084      	sub	sp, #16
 8002840:	af00      	add	r7, sp, #0
 8002842:	6078      	str	r0, [r7, #4]
 8002844:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8002846:	683b      	ldr	r3, [r7, #0]
 8002848:	2b00      	cmp	r3, #0
 800284a:	d109      	bne.n	8002860 <HAL_TIM_PWM_Start+0x24>
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002852:	b2db      	uxtb	r3, r3
 8002854:	2b01      	cmp	r3, #1
 8002856:	bf14      	ite	ne
 8002858:	2301      	movne	r3, #1
 800285a:	2300      	moveq	r3, #0
 800285c:	b2db      	uxtb	r3, r3
 800285e:	e022      	b.n	80028a6 <HAL_TIM_PWM_Start+0x6a>
 8002860:	683b      	ldr	r3, [r7, #0]
 8002862:	2b04      	cmp	r3, #4
 8002864:	d109      	bne.n	800287a <HAL_TIM_PWM_Start+0x3e>
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800286c:	b2db      	uxtb	r3, r3
 800286e:	2b01      	cmp	r3, #1
 8002870:	bf14      	ite	ne
 8002872:	2301      	movne	r3, #1
 8002874:	2300      	moveq	r3, #0
 8002876:	b2db      	uxtb	r3, r3
 8002878:	e015      	b.n	80028a6 <HAL_TIM_PWM_Start+0x6a>
 800287a:	683b      	ldr	r3, [r7, #0]
 800287c:	2b08      	cmp	r3, #8
 800287e:	d109      	bne.n	8002894 <HAL_TIM_PWM_Start+0x58>
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002886:	b2db      	uxtb	r3, r3
 8002888:	2b01      	cmp	r3, #1
 800288a:	bf14      	ite	ne
 800288c:	2301      	movne	r3, #1
 800288e:	2300      	moveq	r3, #0
 8002890:	b2db      	uxtb	r3, r3
 8002892:	e008      	b.n	80028a6 <HAL_TIM_PWM_Start+0x6a>
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800289a:	b2db      	uxtb	r3, r3
 800289c:	2b01      	cmp	r3, #1
 800289e:	bf14      	ite	ne
 80028a0:	2301      	movne	r3, #1
 80028a2:	2300      	moveq	r3, #0
 80028a4:	b2db      	uxtb	r3, r3
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d001      	beq.n	80028ae <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80028aa:	2301      	movs	r3, #1
 80028ac:	e068      	b.n	8002980 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80028ae:	683b      	ldr	r3, [r7, #0]
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d104      	bne.n	80028be <HAL_TIM_PWM_Start+0x82>
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	2202      	movs	r2, #2
 80028b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80028bc:	e013      	b.n	80028e6 <HAL_TIM_PWM_Start+0xaa>
 80028be:	683b      	ldr	r3, [r7, #0]
 80028c0:	2b04      	cmp	r3, #4
 80028c2:	d104      	bne.n	80028ce <HAL_TIM_PWM_Start+0x92>
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	2202      	movs	r2, #2
 80028c8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80028cc:	e00b      	b.n	80028e6 <HAL_TIM_PWM_Start+0xaa>
 80028ce:	683b      	ldr	r3, [r7, #0]
 80028d0:	2b08      	cmp	r3, #8
 80028d2:	d104      	bne.n	80028de <HAL_TIM_PWM_Start+0xa2>
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	2202      	movs	r2, #2
 80028d8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80028dc:	e003      	b.n	80028e6 <HAL_TIM_PWM_Start+0xaa>
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	2202      	movs	r2, #2
 80028e2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	2201      	movs	r2, #1
 80028ec:	6839      	ldr	r1, [r7, #0]
 80028ee:	4618      	mov	r0, r3
 80028f0:	f000 fc84 	bl	80031fc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	4a23      	ldr	r2, [pc, #140]	; (8002988 <HAL_TIM_PWM_Start+0x14c>)
 80028fa:	4293      	cmp	r3, r2
 80028fc:	d107      	bne.n	800290e <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800290c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	4a1d      	ldr	r2, [pc, #116]	; (8002988 <HAL_TIM_PWM_Start+0x14c>)
 8002914:	4293      	cmp	r3, r2
 8002916:	d018      	beq.n	800294a <HAL_TIM_PWM_Start+0x10e>
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002920:	d013      	beq.n	800294a <HAL_TIM_PWM_Start+0x10e>
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	4a19      	ldr	r2, [pc, #100]	; (800298c <HAL_TIM_PWM_Start+0x150>)
 8002928:	4293      	cmp	r3, r2
 800292a:	d00e      	beq.n	800294a <HAL_TIM_PWM_Start+0x10e>
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	4a17      	ldr	r2, [pc, #92]	; (8002990 <HAL_TIM_PWM_Start+0x154>)
 8002932:	4293      	cmp	r3, r2
 8002934:	d009      	beq.n	800294a <HAL_TIM_PWM_Start+0x10e>
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	4a16      	ldr	r2, [pc, #88]	; (8002994 <HAL_TIM_PWM_Start+0x158>)
 800293c:	4293      	cmp	r3, r2
 800293e:	d004      	beq.n	800294a <HAL_TIM_PWM_Start+0x10e>
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	4a14      	ldr	r2, [pc, #80]	; (8002998 <HAL_TIM_PWM_Start+0x15c>)
 8002946:	4293      	cmp	r3, r2
 8002948:	d111      	bne.n	800296e <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	689b      	ldr	r3, [r3, #8]
 8002950:	f003 0307 	and.w	r3, r3, #7
 8002954:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	2b06      	cmp	r3, #6
 800295a:	d010      	beq.n	800297e <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	681a      	ldr	r2, [r3, #0]
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	f042 0201 	orr.w	r2, r2, #1
 800296a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800296c:	e007      	b.n	800297e <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	681a      	ldr	r2, [r3, #0]
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	f042 0201 	orr.w	r2, r2, #1
 800297c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800297e:	2300      	movs	r3, #0
}
 8002980:	4618      	mov	r0, r3
 8002982:	3710      	adds	r7, #16
 8002984:	46bd      	mov	sp, r7
 8002986:	bd80      	pop	{r7, pc}
 8002988:	40010000 	.word	0x40010000
 800298c:	40000400 	.word	0x40000400
 8002990:	40000800 	.word	0x40000800
 8002994:	40000c00 	.word	0x40000c00
 8002998:	40014000 	.word	0x40014000

0800299c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800299c:	b580      	push	{r7, lr}
 800299e:	b086      	sub	sp, #24
 80029a0:	af00      	add	r7, sp, #0
 80029a2:	60f8      	str	r0, [r7, #12]
 80029a4:	60b9      	str	r1, [r7, #8]
 80029a6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80029a8:	2300      	movs	r3, #0
 80029aa:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80029b2:	2b01      	cmp	r3, #1
 80029b4:	d101      	bne.n	80029ba <HAL_TIM_PWM_ConfigChannel+0x1e>
 80029b6:	2302      	movs	r3, #2
 80029b8:	e0ae      	b.n	8002b18 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	2201      	movs	r2, #1
 80029be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	2b0c      	cmp	r3, #12
 80029c6:	f200 809f 	bhi.w	8002b08 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80029ca:	a201      	add	r2, pc, #4	; (adr r2, 80029d0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80029cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80029d0:	08002a05 	.word	0x08002a05
 80029d4:	08002b09 	.word	0x08002b09
 80029d8:	08002b09 	.word	0x08002b09
 80029dc:	08002b09 	.word	0x08002b09
 80029e0:	08002a45 	.word	0x08002a45
 80029e4:	08002b09 	.word	0x08002b09
 80029e8:	08002b09 	.word	0x08002b09
 80029ec:	08002b09 	.word	0x08002b09
 80029f0:	08002a87 	.word	0x08002a87
 80029f4:	08002b09 	.word	0x08002b09
 80029f8:	08002b09 	.word	0x08002b09
 80029fc:	08002b09 	.word	0x08002b09
 8002a00:	08002ac7 	.word	0x08002ac7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	68b9      	ldr	r1, [r7, #8]
 8002a0a:	4618      	mov	r0, r3
 8002a0c:	f000 f9d0 	bl	8002db0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	699a      	ldr	r2, [r3, #24]
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	f042 0208 	orr.w	r2, r2, #8
 8002a1e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	699a      	ldr	r2, [r3, #24]
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	f022 0204 	bic.w	r2, r2, #4
 8002a2e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	6999      	ldr	r1, [r3, #24]
 8002a36:	68bb      	ldr	r3, [r7, #8]
 8002a38:	691a      	ldr	r2, [r3, #16]
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	430a      	orrs	r2, r1
 8002a40:	619a      	str	r2, [r3, #24]
      break;
 8002a42:	e064      	b.n	8002b0e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	68b9      	ldr	r1, [r7, #8]
 8002a4a:	4618      	mov	r0, r3
 8002a4c:	f000 fa16 	bl	8002e7c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	699a      	ldr	r2, [r3, #24]
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002a5e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	699a      	ldr	r2, [r3, #24]
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002a6e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	6999      	ldr	r1, [r3, #24]
 8002a76:	68bb      	ldr	r3, [r7, #8]
 8002a78:	691b      	ldr	r3, [r3, #16]
 8002a7a:	021a      	lsls	r2, r3, #8
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	430a      	orrs	r2, r1
 8002a82:	619a      	str	r2, [r3, #24]
      break;
 8002a84:	e043      	b.n	8002b0e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	68b9      	ldr	r1, [r7, #8]
 8002a8c:	4618      	mov	r0, r3
 8002a8e:	f000 fa61 	bl	8002f54 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	69da      	ldr	r2, [r3, #28]
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	f042 0208 	orr.w	r2, r2, #8
 8002aa0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	69da      	ldr	r2, [r3, #28]
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	f022 0204 	bic.w	r2, r2, #4
 8002ab0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	69d9      	ldr	r1, [r3, #28]
 8002ab8:	68bb      	ldr	r3, [r7, #8]
 8002aba:	691a      	ldr	r2, [r3, #16]
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	430a      	orrs	r2, r1
 8002ac2:	61da      	str	r2, [r3, #28]
      break;
 8002ac4:	e023      	b.n	8002b0e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	68b9      	ldr	r1, [r7, #8]
 8002acc:	4618      	mov	r0, r3
 8002ace:	f000 faab 	bl	8003028 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	69da      	ldr	r2, [r3, #28]
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002ae0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	69da      	ldr	r2, [r3, #28]
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002af0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	69d9      	ldr	r1, [r3, #28]
 8002af8:	68bb      	ldr	r3, [r7, #8]
 8002afa:	691b      	ldr	r3, [r3, #16]
 8002afc:	021a      	lsls	r2, r3, #8
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	430a      	orrs	r2, r1
 8002b04:	61da      	str	r2, [r3, #28]
      break;
 8002b06:	e002      	b.n	8002b0e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8002b08:	2301      	movs	r3, #1
 8002b0a:	75fb      	strb	r3, [r7, #23]
      break;
 8002b0c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	2200      	movs	r2, #0
 8002b12:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002b16:	7dfb      	ldrb	r3, [r7, #23]
}
 8002b18:	4618      	mov	r0, r3
 8002b1a:	3718      	adds	r7, #24
 8002b1c:	46bd      	mov	sp, r7
 8002b1e:	bd80      	pop	{r7, pc}

08002b20 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002b20:	b580      	push	{r7, lr}
 8002b22:	b084      	sub	sp, #16
 8002b24:	af00      	add	r7, sp, #0
 8002b26:	6078      	str	r0, [r7, #4]
 8002b28:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002b2a:	2300      	movs	r3, #0
 8002b2c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002b34:	2b01      	cmp	r3, #1
 8002b36:	d101      	bne.n	8002b3c <HAL_TIM_ConfigClockSource+0x1c>
 8002b38:	2302      	movs	r3, #2
 8002b3a:	e0b4      	b.n	8002ca6 <HAL_TIM_ConfigClockSource+0x186>
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	2201      	movs	r2, #1
 8002b40:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	2202      	movs	r2, #2
 8002b48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	689b      	ldr	r3, [r3, #8]
 8002b52:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002b54:	68bb      	ldr	r3, [r7, #8]
 8002b56:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002b5a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002b5c:	68bb      	ldr	r3, [r7, #8]
 8002b5e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002b62:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	68ba      	ldr	r2, [r7, #8]
 8002b6a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002b6c:	683b      	ldr	r3, [r7, #0]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002b74:	d03e      	beq.n	8002bf4 <HAL_TIM_ConfigClockSource+0xd4>
 8002b76:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002b7a:	f200 8087 	bhi.w	8002c8c <HAL_TIM_ConfigClockSource+0x16c>
 8002b7e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002b82:	f000 8086 	beq.w	8002c92 <HAL_TIM_ConfigClockSource+0x172>
 8002b86:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002b8a:	d87f      	bhi.n	8002c8c <HAL_TIM_ConfigClockSource+0x16c>
 8002b8c:	2b70      	cmp	r3, #112	; 0x70
 8002b8e:	d01a      	beq.n	8002bc6 <HAL_TIM_ConfigClockSource+0xa6>
 8002b90:	2b70      	cmp	r3, #112	; 0x70
 8002b92:	d87b      	bhi.n	8002c8c <HAL_TIM_ConfigClockSource+0x16c>
 8002b94:	2b60      	cmp	r3, #96	; 0x60
 8002b96:	d050      	beq.n	8002c3a <HAL_TIM_ConfigClockSource+0x11a>
 8002b98:	2b60      	cmp	r3, #96	; 0x60
 8002b9a:	d877      	bhi.n	8002c8c <HAL_TIM_ConfigClockSource+0x16c>
 8002b9c:	2b50      	cmp	r3, #80	; 0x50
 8002b9e:	d03c      	beq.n	8002c1a <HAL_TIM_ConfigClockSource+0xfa>
 8002ba0:	2b50      	cmp	r3, #80	; 0x50
 8002ba2:	d873      	bhi.n	8002c8c <HAL_TIM_ConfigClockSource+0x16c>
 8002ba4:	2b40      	cmp	r3, #64	; 0x40
 8002ba6:	d058      	beq.n	8002c5a <HAL_TIM_ConfigClockSource+0x13a>
 8002ba8:	2b40      	cmp	r3, #64	; 0x40
 8002baa:	d86f      	bhi.n	8002c8c <HAL_TIM_ConfigClockSource+0x16c>
 8002bac:	2b30      	cmp	r3, #48	; 0x30
 8002bae:	d064      	beq.n	8002c7a <HAL_TIM_ConfigClockSource+0x15a>
 8002bb0:	2b30      	cmp	r3, #48	; 0x30
 8002bb2:	d86b      	bhi.n	8002c8c <HAL_TIM_ConfigClockSource+0x16c>
 8002bb4:	2b20      	cmp	r3, #32
 8002bb6:	d060      	beq.n	8002c7a <HAL_TIM_ConfigClockSource+0x15a>
 8002bb8:	2b20      	cmp	r3, #32
 8002bba:	d867      	bhi.n	8002c8c <HAL_TIM_ConfigClockSource+0x16c>
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d05c      	beq.n	8002c7a <HAL_TIM_ConfigClockSource+0x15a>
 8002bc0:	2b10      	cmp	r3, #16
 8002bc2:	d05a      	beq.n	8002c7a <HAL_TIM_ConfigClockSource+0x15a>
 8002bc4:	e062      	b.n	8002c8c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	6818      	ldr	r0, [r3, #0]
 8002bca:	683b      	ldr	r3, [r7, #0]
 8002bcc:	6899      	ldr	r1, [r3, #8]
 8002bce:	683b      	ldr	r3, [r7, #0]
 8002bd0:	685a      	ldr	r2, [r3, #4]
 8002bd2:	683b      	ldr	r3, [r7, #0]
 8002bd4:	68db      	ldr	r3, [r3, #12]
 8002bd6:	f000 faf1 	bl	80031bc <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	689b      	ldr	r3, [r3, #8]
 8002be0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002be2:	68bb      	ldr	r3, [r7, #8]
 8002be4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002be8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	68ba      	ldr	r2, [r7, #8]
 8002bf0:	609a      	str	r2, [r3, #8]
      break;
 8002bf2:	e04f      	b.n	8002c94 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	6818      	ldr	r0, [r3, #0]
 8002bf8:	683b      	ldr	r3, [r7, #0]
 8002bfa:	6899      	ldr	r1, [r3, #8]
 8002bfc:	683b      	ldr	r3, [r7, #0]
 8002bfe:	685a      	ldr	r2, [r3, #4]
 8002c00:	683b      	ldr	r3, [r7, #0]
 8002c02:	68db      	ldr	r3, [r3, #12]
 8002c04:	f000 fada 	bl	80031bc <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	689a      	ldr	r2, [r3, #8]
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002c16:	609a      	str	r2, [r3, #8]
      break;
 8002c18:	e03c      	b.n	8002c94 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	6818      	ldr	r0, [r3, #0]
 8002c1e:	683b      	ldr	r3, [r7, #0]
 8002c20:	6859      	ldr	r1, [r3, #4]
 8002c22:	683b      	ldr	r3, [r7, #0]
 8002c24:	68db      	ldr	r3, [r3, #12]
 8002c26:	461a      	mov	r2, r3
 8002c28:	f000 fa4e 	bl	80030c8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	2150      	movs	r1, #80	; 0x50
 8002c32:	4618      	mov	r0, r3
 8002c34:	f000 faa7 	bl	8003186 <TIM_ITRx_SetConfig>
      break;
 8002c38:	e02c      	b.n	8002c94 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	6818      	ldr	r0, [r3, #0]
 8002c3e:	683b      	ldr	r3, [r7, #0]
 8002c40:	6859      	ldr	r1, [r3, #4]
 8002c42:	683b      	ldr	r3, [r7, #0]
 8002c44:	68db      	ldr	r3, [r3, #12]
 8002c46:	461a      	mov	r2, r3
 8002c48:	f000 fa6d 	bl	8003126 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	2160      	movs	r1, #96	; 0x60
 8002c52:	4618      	mov	r0, r3
 8002c54:	f000 fa97 	bl	8003186 <TIM_ITRx_SetConfig>
      break;
 8002c58:	e01c      	b.n	8002c94 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	6818      	ldr	r0, [r3, #0]
 8002c5e:	683b      	ldr	r3, [r7, #0]
 8002c60:	6859      	ldr	r1, [r3, #4]
 8002c62:	683b      	ldr	r3, [r7, #0]
 8002c64:	68db      	ldr	r3, [r3, #12]
 8002c66:	461a      	mov	r2, r3
 8002c68:	f000 fa2e 	bl	80030c8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	2140      	movs	r1, #64	; 0x40
 8002c72:	4618      	mov	r0, r3
 8002c74:	f000 fa87 	bl	8003186 <TIM_ITRx_SetConfig>
      break;
 8002c78:	e00c      	b.n	8002c94 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	681a      	ldr	r2, [r3, #0]
 8002c7e:	683b      	ldr	r3, [r7, #0]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	4619      	mov	r1, r3
 8002c84:	4610      	mov	r0, r2
 8002c86:	f000 fa7e 	bl	8003186 <TIM_ITRx_SetConfig>
      break;
 8002c8a:	e003      	b.n	8002c94 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002c8c:	2301      	movs	r3, #1
 8002c8e:	73fb      	strb	r3, [r7, #15]
      break;
 8002c90:	e000      	b.n	8002c94 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8002c92:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	2201      	movs	r2, #1
 8002c98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	2200      	movs	r2, #0
 8002ca0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002ca4:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ca6:	4618      	mov	r0, r3
 8002ca8:	3710      	adds	r7, #16
 8002caa:	46bd      	mov	sp, r7
 8002cac:	bd80      	pop	{r7, pc}
	...

08002cb0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002cb0:	b480      	push	{r7}
 8002cb2:	b085      	sub	sp, #20
 8002cb4:	af00      	add	r7, sp, #0
 8002cb6:	6078      	str	r0, [r7, #4]
 8002cb8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	4a34      	ldr	r2, [pc, #208]	; (8002d94 <TIM_Base_SetConfig+0xe4>)
 8002cc4:	4293      	cmp	r3, r2
 8002cc6:	d00f      	beq.n	8002ce8 <TIM_Base_SetConfig+0x38>
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002cce:	d00b      	beq.n	8002ce8 <TIM_Base_SetConfig+0x38>
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	4a31      	ldr	r2, [pc, #196]	; (8002d98 <TIM_Base_SetConfig+0xe8>)
 8002cd4:	4293      	cmp	r3, r2
 8002cd6:	d007      	beq.n	8002ce8 <TIM_Base_SetConfig+0x38>
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	4a30      	ldr	r2, [pc, #192]	; (8002d9c <TIM_Base_SetConfig+0xec>)
 8002cdc:	4293      	cmp	r3, r2
 8002cde:	d003      	beq.n	8002ce8 <TIM_Base_SetConfig+0x38>
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	4a2f      	ldr	r2, [pc, #188]	; (8002da0 <TIM_Base_SetConfig+0xf0>)
 8002ce4:	4293      	cmp	r3, r2
 8002ce6:	d108      	bne.n	8002cfa <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002cee:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002cf0:	683b      	ldr	r3, [r7, #0]
 8002cf2:	685b      	ldr	r3, [r3, #4]
 8002cf4:	68fa      	ldr	r2, [r7, #12]
 8002cf6:	4313      	orrs	r3, r2
 8002cf8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	4a25      	ldr	r2, [pc, #148]	; (8002d94 <TIM_Base_SetConfig+0xe4>)
 8002cfe:	4293      	cmp	r3, r2
 8002d00:	d01b      	beq.n	8002d3a <TIM_Base_SetConfig+0x8a>
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002d08:	d017      	beq.n	8002d3a <TIM_Base_SetConfig+0x8a>
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	4a22      	ldr	r2, [pc, #136]	; (8002d98 <TIM_Base_SetConfig+0xe8>)
 8002d0e:	4293      	cmp	r3, r2
 8002d10:	d013      	beq.n	8002d3a <TIM_Base_SetConfig+0x8a>
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	4a21      	ldr	r2, [pc, #132]	; (8002d9c <TIM_Base_SetConfig+0xec>)
 8002d16:	4293      	cmp	r3, r2
 8002d18:	d00f      	beq.n	8002d3a <TIM_Base_SetConfig+0x8a>
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	4a20      	ldr	r2, [pc, #128]	; (8002da0 <TIM_Base_SetConfig+0xf0>)
 8002d1e:	4293      	cmp	r3, r2
 8002d20:	d00b      	beq.n	8002d3a <TIM_Base_SetConfig+0x8a>
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	4a1f      	ldr	r2, [pc, #124]	; (8002da4 <TIM_Base_SetConfig+0xf4>)
 8002d26:	4293      	cmp	r3, r2
 8002d28:	d007      	beq.n	8002d3a <TIM_Base_SetConfig+0x8a>
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	4a1e      	ldr	r2, [pc, #120]	; (8002da8 <TIM_Base_SetConfig+0xf8>)
 8002d2e:	4293      	cmp	r3, r2
 8002d30:	d003      	beq.n	8002d3a <TIM_Base_SetConfig+0x8a>
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	4a1d      	ldr	r2, [pc, #116]	; (8002dac <TIM_Base_SetConfig+0xfc>)
 8002d36:	4293      	cmp	r3, r2
 8002d38:	d108      	bne.n	8002d4c <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002d40:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002d42:	683b      	ldr	r3, [r7, #0]
 8002d44:	68db      	ldr	r3, [r3, #12]
 8002d46:	68fa      	ldr	r2, [r7, #12]
 8002d48:	4313      	orrs	r3, r2
 8002d4a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002d52:	683b      	ldr	r3, [r7, #0]
 8002d54:	695b      	ldr	r3, [r3, #20]
 8002d56:	4313      	orrs	r3, r2
 8002d58:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	68fa      	ldr	r2, [r7, #12]
 8002d5e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002d60:	683b      	ldr	r3, [r7, #0]
 8002d62:	689a      	ldr	r2, [r3, #8]
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002d68:	683b      	ldr	r3, [r7, #0]
 8002d6a:	681a      	ldr	r2, [r3, #0]
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	4a08      	ldr	r2, [pc, #32]	; (8002d94 <TIM_Base_SetConfig+0xe4>)
 8002d74:	4293      	cmp	r3, r2
 8002d76:	d103      	bne.n	8002d80 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002d78:	683b      	ldr	r3, [r7, #0]
 8002d7a:	691a      	ldr	r2, [r3, #16]
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	2201      	movs	r2, #1
 8002d84:	615a      	str	r2, [r3, #20]
}
 8002d86:	bf00      	nop
 8002d88:	3714      	adds	r7, #20
 8002d8a:	46bd      	mov	sp, r7
 8002d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d90:	4770      	bx	lr
 8002d92:	bf00      	nop
 8002d94:	40010000 	.word	0x40010000
 8002d98:	40000400 	.word	0x40000400
 8002d9c:	40000800 	.word	0x40000800
 8002da0:	40000c00 	.word	0x40000c00
 8002da4:	40014000 	.word	0x40014000
 8002da8:	40014400 	.word	0x40014400
 8002dac:	40014800 	.word	0x40014800

08002db0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002db0:	b480      	push	{r7}
 8002db2:	b087      	sub	sp, #28
 8002db4:	af00      	add	r7, sp, #0
 8002db6:	6078      	str	r0, [r7, #4]
 8002db8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	6a1b      	ldr	r3, [r3, #32]
 8002dbe:	f023 0201 	bic.w	r2, r3, #1
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	6a1b      	ldr	r3, [r3, #32]
 8002dca:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	685b      	ldr	r3, [r3, #4]
 8002dd0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	699b      	ldr	r3, [r3, #24]
 8002dd6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002dde:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	f023 0303 	bic.w	r3, r3, #3
 8002de6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002de8:	683b      	ldr	r3, [r7, #0]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	68fa      	ldr	r2, [r7, #12]
 8002dee:	4313      	orrs	r3, r2
 8002df0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8002df2:	697b      	ldr	r3, [r7, #20]
 8002df4:	f023 0302 	bic.w	r3, r3, #2
 8002df8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002dfa:	683b      	ldr	r3, [r7, #0]
 8002dfc:	689b      	ldr	r3, [r3, #8]
 8002dfe:	697a      	ldr	r2, [r7, #20]
 8002e00:	4313      	orrs	r3, r2
 8002e02:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	4a1c      	ldr	r2, [pc, #112]	; (8002e78 <TIM_OC1_SetConfig+0xc8>)
 8002e08:	4293      	cmp	r3, r2
 8002e0a:	d10c      	bne.n	8002e26 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8002e0c:	697b      	ldr	r3, [r7, #20]
 8002e0e:	f023 0308 	bic.w	r3, r3, #8
 8002e12:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8002e14:	683b      	ldr	r3, [r7, #0]
 8002e16:	68db      	ldr	r3, [r3, #12]
 8002e18:	697a      	ldr	r2, [r7, #20]
 8002e1a:	4313      	orrs	r3, r2
 8002e1c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8002e1e:	697b      	ldr	r3, [r7, #20]
 8002e20:	f023 0304 	bic.w	r3, r3, #4
 8002e24:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	4a13      	ldr	r2, [pc, #76]	; (8002e78 <TIM_OC1_SetConfig+0xc8>)
 8002e2a:	4293      	cmp	r3, r2
 8002e2c:	d111      	bne.n	8002e52 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8002e2e:	693b      	ldr	r3, [r7, #16]
 8002e30:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002e34:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8002e36:	693b      	ldr	r3, [r7, #16]
 8002e38:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002e3c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8002e3e:	683b      	ldr	r3, [r7, #0]
 8002e40:	695b      	ldr	r3, [r3, #20]
 8002e42:	693a      	ldr	r2, [r7, #16]
 8002e44:	4313      	orrs	r3, r2
 8002e46:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002e48:	683b      	ldr	r3, [r7, #0]
 8002e4a:	699b      	ldr	r3, [r3, #24]
 8002e4c:	693a      	ldr	r2, [r7, #16]
 8002e4e:	4313      	orrs	r3, r2
 8002e50:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	693a      	ldr	r2, [r7, #16]
 8002e56:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	68fa      	ldr	r2, [r7, #12]
 8002e5c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002e5e:	683b      	ldr	r3, [r7, #0]
 8002e60:	685a      	ldr	r2, [r3, #4]
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	697a      	ldr	r2, [r7, #20]
 8002e6a:	621a      	str	r2, [r3, #32]
}
 8002e6c:	bf00      	nop
 8002e6e:	371c      	adds	r7, #28
 8002e70:	46bd      	mov	sp, r7
 8002e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e76:	4770      	bx	lr
 8002e78:	40010000 	.word	0x40010000

08002e7c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002e7c:	b480      	push	{r7}
 8002e7e:	b087      	sub	sp, #28
 8002e80:	af00      	add	r7, sp, #0
 8002e82:	6078      	str	r0, [r7, #4]
 8002e84:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	6a1b      	ldr	r3, [r3, #32]
 8002e8a:	f023 0210 	bic.w	r2, r3, #16
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	6a1b      	ldr	r3, [r3, #32]
 8002e96:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	685b      	ldr	r3, [r3, #4]
 8002e9c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	699b      	ldr	r3, [r3, #24]
 8002ea2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002eaa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002eb2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002eb4:	683b      	ldr	r3, [r7, #0]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	021b      	lsls	r3, r3, #8
 8002eba:	68fa      	ldr	r2, [r7, #12]
 8002ebc:	4313      	orrs	r3, r2
 8002ebe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8002ec0:	697b      	ldr	r3, [r7, #20]
 8002ec2:	f023 0320 	bic.w	r3, r3, #32
 8002ec6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002ec8:	683b      	ldr	r3, [r7, #0]
 8002eca:	689b      	ldr	r3, [r3, #8]
 8002ecc:	011b      	lsls	r3, r3, #4
 8002ece:	697a      	ldr	r2, [r7, #20]
 8002ed0:	4313      	orrs	r3, r2
 8002ed2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	4a1e      	ldr	r2, [pc, #120]	; (8002f50 <TIM_OC2_SetConfig+0xd4>)
 8002ed8:	4293      	cmp	r3, r2
 8002eda:	d10d      	bne.n	8002ef8 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8002edc:	697b      	ldr	r3, [r7, #20]
 8002ede:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002ee2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002ee4:	683b      	ldr	r3, [r7, #0]
 8002ee6:	68db      	ldr	r3, [r3, #12]
 8002ee8:	011b      	lsls	r3, r3, #4
 8002eea:	697a      	ldr	r2, [r7, #20]
 8002eec:	4313      	orrs	r3, r2
 8002eee:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8002ef0:	697b      	ldr	r3, [r7, #20]
 8002ef2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002ef6:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	4a15      	ldr	r2, [pc, #84]	; (8002f50 <TIM_OC2_SetConfig+0xd4>)
 8002efc:	4293      	cmp	r3, r2
 8002efe:	d113      	bne.n	8002f28 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8002f00:	693b      	ldr	r3, [r7, #16]
 8002f02:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002f06:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002f08:	693b      	ldr	r3, [r7, #16]
 8002f0a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002f0e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8002f10:	683b      	ldr	r3, [r7, #0]
 8002f12:	695b      	ldr	r3, [r3, #20]
 8002f14:	009b      	lsls	r3, r3, #2
 8002f16:	693a      	ldr	r2, [r7, #16]
 8002f18:	4313      	orrs	r3, r2
 8002f1a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002f1c:	683b      	ldr	r3, [r7, #0]
 8002f1e:	699b      	ldr	r3, [r3, #24]
 8002f20:	009b      	lsls	r3, r3, #2
 8002f22:	693a      	ldr	r2, [r7, #16]
 8002f24:	4313      	orrs	r3, r2
 8002f26:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	693a      	ldr	r2, [r7, #16]
 8002f2c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	68fa      	ldr	r2, [r7, #12]
 8002f32:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8002f34:	683b      	ldr	r3, [r7, #0]
 8002f36:	685a      	ldr	r2, [r3, #4]
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	697a      	ldr	r2, [r7, #20]
 8002f40:	621a      	str	r2, [r3, #32]
}
 8002f42:	bf00      	nop
 8002f44:	371c      	adds	r7, #28
 8002f46:	46bd      	mov	sp, r7
 8002f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f4c:	4770      	bx	lr
 8002f4e:	bf00      	nop
 8002f50:	40010000 	.word	0x40010000

08002f54 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002f54:	b480      	push	{r7}
 8002f56:	b087      	sub	sp, #28
 8002f58:	af00      	add	r7, sp, #0
 8002f5a:	6078      	str	r0, [r7, #4]
 8002f5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	6a1b      	ldr	r3, [r3, #32]
 8002f62:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	6a1b      	ldr	r3, [r3, #32]
 8002f6e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	685b      	ldr	r3, [r3, #4]
 8002f74:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	69db      	ldr	r3, [r3, #28]
 8002f7a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002f82:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	f023 0303 	bic.w	r3, r3, #3
 8002f8a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002f8c:	683b      	ldr	r3, [r7, #0]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	68fa      	ldr	r2, [r7, #12]
 8002f92:	4313      	orrs	r3, r2
 8002f94:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8002f96:	697b      	ldr	r3, [r7, #20]
 8002f98:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002f9c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002f9e:	683b      	ldr	r3, [r7, #0]
 8002fa0:	689b      	ldr	r3, [r3, #8]
 8002fa2:	021b      	lsls	r3, r3, #8
 8002fa4:	697a      	ldr	r2, [r7, #20]
 8002fa6:	4313      	orrs	r3, r2
 8002fa8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	4a1d      	ldr	r2, [pc, #116]	; (8003024 <TIM_OC3_SetConfig+0xd0>)
 8002fae:	4293      	cmp	r3, r2
 8002fb0:	d10d      	bne.n	8002fce <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8002fb2:	697b      	ldr	r3, [r7, #20]
 8002fb4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002fb8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002fba:	683b      	ldr	r3, [r7, #0]
 8002fbc:	68db      	ldr	r3, [r3, #12]
 8002fbe:	021b      	lsls	r3, r3, #8
 8002fc0:	697a      	ldr	r2, [r7, #20]
 8002fc2:	4313      	orrs	r3, r2
 8002fc4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8002fc6:	697b      	ldr	r3, [r7, #20]
 8002fc8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002fcc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	4a14      	ldr	r2, [pc, #80]	; (8003024 <TIM_OC3_SetConfig+0xd0>)
 8002fd2:	4293      	cmp	r3, r2
 8002fd4:	d113      	bne.n	8002ffe <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8002fd6:	693b      	ldr	r3, [r7, #16]
 8002fd8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002fdc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8002fde:	693b      	ldr	r3, [r7, #16]
 8002fe0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002fe4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8002fe6:	683b      	ldr	r3, [r7, #0]
 8002fe8:	695b      	ldr	r3, [r3, #20]
 8002fea:	011b      	lsls	r3, r3, #4
 8002fec:	693a      	ldr	r2, [r7, #16]
 8002fee:	4313      	orrs	r3, r2
 8002ff0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002ff2:	683b      	ldr	r3, [r7, #0]
 8002ff4:	699b      	ldr	r3, [r3, #24]
 8002ff6:	011b      	lsls	r3, r3, #4
 8002ff8:	693a      	ldr	r2, [r7, #16]
 8002ffa:	4313      	orrs	r3, r2
 8002ffc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	693a      	ldr	r2, [r7, #16]
 8003002:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	68fa      	ldr	r2, [r7, #12]
 8003008:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800300a:	683b      	ldr	r3, [r7, #0]
 800300c:	685a      	ldr	r2, [r3, #4]
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	697a      	ldr	r2, [r7, #20]
 8003016:	621a      	str	r2, [r3, #32]
}
 8003018:	bf00      	nop
 800301a:	371c      	adds	r7, #28
 800301c:	46bd      	mov	sp, r7
 800301e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003022:	4770      	bx	lr
 8003024:	40010000 	.word	0x40010000

08003028 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003028:	b480      	push	{r7}
 800302a:	b087      	sub	sp, #28
 800302c:	af00      	add	r7, sp, #0
 800302e:	6078      	str	r0, [r7, #4]
 8003030:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	6a1b      	ldr	r3, [r3, #32]
 8003036:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	6a1b      	ldr	r3, [r3, #32]
 8003042:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	685b      	ldr	r3, [r3, #4]
 8003048:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	69db      	ldr	r3, [r3, #28]
 800304e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003056:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800305e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003060:	683b      	ldr	r3, [r7, #0]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	021b      	lsls	r3, r3, #8
 8003066:	68fa      	ldr	r2, [r7, #12]
 8003068:	4313      	orrs	r3, r2
 800306a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800306c:	693b      	ldr	r3, [r7, #16]
 800306e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003072:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003074:	683b      	ldr	r3, [r7, #0]
 8003076:	689b      	ldr	r3, [r3, #8]
 8003078:	031b      	lsls	r3, r3, #12
 800307a:	693a      	ldr	r2, [r7, #16]
 800307c:	4313      	orrs	r3, r2
 800307e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	4a10      	ldr	r2, [pc, #64]	; (80030c4 <TIM_OC4_SetConfig+0x9c>)
 8003084:	4293      	cmp	r3, r2
 8003086:	d109      	bne.n	800309c <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003088:	697b      	ldr	r3, [r7, #20]
 800308a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800308e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003090:	683b      	ldr	r3, [r7, #0]
 8003092:	695b      	ldr	r3, [r3, #20]
 8003094:	019b      	lsls	r3, r3, #6
 8003096:	697a      	ldr	r2, [r7, #20]
 8003098:	4313      	orrs	r3, r2
 800309a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	697a      	ldr	r2, [r7, #20]
 80030a0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	68fa      	ldr	r2, [r7, #12]
 80030a6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80030a8:	683b      	ldr	r3, [r7, #0]
 80030aa:	685a      	ldr	r2, [r3, #4]
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	693a      	ldr	r2, [r7, #16]
 80030b4:	621a      	str	r2, [r3, #32]
}
 80030b6:	bf00      	nop
 80030b8:	371c      	adds	r7, #28
 80030ba:	46bd      	mov	sp, r7
 80030bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030c0:	4770      	bx	lr
 80030c2:	bf00      	nop
 80030c4:	40010000 	.word	0x40010000

080030c8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80030c8:	b480      	push	{r7}
 80030ca:	b087      	sub	sp, #28
 80030cc:	af00      	add	r7, sp, #0
 80030ce:	60f8      	str	r0, [r7, #12]
 80030d0:	60b9      	str	r1, [r7, #8]
 80030d2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	6a1b      	ldr	r3, [r3, #32]
 80030d8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	6a1b      	ldr	r3, [r3, #32]
 80030de:	f023 0201 	bic.w	r2, r3, #1
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	699b      	ldr	r3, [r3, #24]
 80030ea:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80030ec:	693b      	ldr	r3, [r7, #16]
 80030ee:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80030f2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	011b      	lsls	r3, r3, #4
 80030f8:	693a      	ldr	r2, [r7, #16]
 80030fa:	4313      	orrs	r3, r2
 80030fc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80030fe:	697b      	ldr	r3, [r7, #20]
 8003100:	f023 030a 	bic.w	r3, r3, #10
 8003104:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003106:	697a      	ldr	r2, [r7, #20]
 8003108:	68bb      	ldr	r3, [r7, #8]
 800310a:	4313      	orrs	r3, r2
 800310c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	693a      	ldr	r2, [r7, #16]
 8003112:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	697a      	ldr	r2, [r7, #20]
 8003118:	621a      	str	r2, [r3, #32]
}
 800311a:	bf00      	nop
 800311c:	371c      	adds	r7, #28
 800311e:	46bd      	mov	sp, r7
 8003120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003124:	4770      	bx	lr

08003126 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003126:	b480      	push	{r7}
 8003128:	b087      	sub	sp, #28
 800312a:	af00      	add	r7, sp, #0
 800312c:	60f8      	str	r0, [r7, #12]
 800312e:	60b9      	str	r1, [r7, #8]
 8003130:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	6a1b      	ldr	r3, [r3, #32]
 8003136:	f023 0210 	bic.w	r2, r3, #16
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	699b      	ldr	r3, [r3, #24]
 8003142:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	6a1b      	ldr	r3, [r3, #32]
 8003148:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800314a:	697b      	ldr	r3, [r7, #20]
 800314c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003150:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	031b      	lsls	r3, r3, #12
 8003156:	697a      	ldr	r2, [r7, #20]
 8003158:	4313      	orrs	r3, r2
 800315a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800315c:	693b      	ldr	r3, [r7, #16]
 800315e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003162:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003164:	68bb      	ldr	r3, [r7, #8]
 8003166:	011b      	lsls	r3, r3, #4
 8003168:	693a      	ldr	r2, [r7, #16]
 800316a:	4313      	orrs	r3, r2
 800316c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	697a      	ldr	r2, [r7, #20]
 8003172:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	693a      	ldr	r2, [r7, #16]
 8003178:	621a      	str	r2, [r3, #32]
}
 800317a:	bf00      	nop
 800317c:	371c      	adds	r7, #28
 800317e:	46bd      	mov	sp, r7
 8003180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003184:	4770      	bx	lr

08003186 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003186:	b480      	push	{r7}
 8003188:	b085      	sub	sp, #20
 800318a:	af00      	add	r7, sp, #0
 800318c:	6078      	str	r0, [r7, #4]
 800318e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	689b      	ldr	r3, [r3, #8]
 8003194:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800319c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800319e:	683a      	ldr	r2, [r7, #0]
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	4313      	orrs	r3, r2
 80031a4:	f043 0307 	orr.w	r3, r3, #7
 80031a8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	68fa      	ldr	r2, [r7, #12]
 80031ae:	609a      	str	r2, [r3, #8]
}
 80031b0:	bf00      	nop
 80031b2:	3714      	adds	r7, #20
 80031b4:	46bd      	mov	sp, r7
 80031b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ba:	4770      	bx	lr

080031bc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80031bc:	b480      	push	{r7}
 80031be:	b087      	sub	sp, #28
 80031c0:	af00      	add	r7, sp, #0
 80031c2:	60f8      	str	r0, [r7, #12]
 80031c4:	60b9      	str	r1, [r7, #8]
 80031c6:	607a      	str	r2, [r7, #4]
 80031c8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	689b      	ldr	r3, [r3, #8]
 80031ce:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80031d0:	697b      	ldr	r3, [r7, #20]
 80031d2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80031d6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80031d8:	683b      	ldr	r3, [r7, #0]
 80031da:	021a      	lsls	r2, r3, #8
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	431a      	orrs	r2, r3
 80031e0:	68bb      	ldr	r3, [r7, #8]
 80031e2:	4313      	orrs	r3, r2
 80031e4:	697a      	ldr	r2, [r7, #20]
 80031e6:	4313      	orrs	r3, r2
 80031e8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	697a      	ldr	r2, [r7, #20]
 80031ee:	609a      	str	r2, [r3, #8]
}
 80031f0:	bf00      	nop
 80031f2:	371c      	adds	r7, #28
 80031f4:	46bd      	mov	sp, r7
 80031f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031fa:	4770      	bx	lr

080031fc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80031fc:	b480      	push	{r7}
 80031fe:	b087      	sub	sp, #28
 8003200:	af00      	add	r7, sp, #0
 8003202:	60f8      	str	r0, [r7, #12]
 8003204:	60b9      	str	r1, [r7, #8]
 8003206:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003208:	68bb      	ldr	r3, [r7, #8]
 800320a:	f003 031f 	and.w	r3, r3, #31
 800320e:	2201      	movs	r2, #1
 8003210:	fa02 f303 	lsl.w	r3, r2, r3
 8003214:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	6a1a      	ldr	r2, [r3, #32]
 800321a:	697b      	ldr	r3, [r7, #20]
 800321c:	43db      	mvns	r3, r3
 800321e:	401a      	ands	r2, r3
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	6a1a      	ldr	r2, [r3, #32]
 8003228:	68bb      	ldr	r3, [r7, #8]
 800322a:	f003 031f 	and.w	r3, r3, #31
 800322e:	6879      	ldr	r1, [r7, #4]
 8003230:	fa01 f303 	lsl.w	r3, r1, r3
 8003234:	431a      	orrs	r2, r3
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	621a      	str	r2, [r3, #32]
}
 800323a:	bf00      	nop
 800323c:	371c      	adds	r7, #28
 800323e:	46bd      	mov	sp, r7
 8003240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003244:	4770      	bx	lr
	...

08003248 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003248:	b480      	push	{r7}
 800324a:	b085      	sub	sp, #20
 800324c:	af00      	add	r7, sp, #0
 800324e:	6078      	str	r0, [r7, #4]
 8003250:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003258:	2b01      	cmp	r3, #1
 800325a:	d101      	bne.n	8003260 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800325c:	2302      	movs	r3, #2
 800325e:	e050      	b.n	8003302 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	2201      	movs	r2, #1
 8003264:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	2202      	movs	r2, #2
 800326c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	685b      	ldr	r3, [r3, #4]
 8003276:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	689b      	ldr	r3, [r3, #8]
 800327e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003286:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003288:	683b      	ldr	r3, [r7, #0]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	68fa      	ldr	r2, [r7, #12]
 800328e:	4313      	orrs	r3, r2
 8003290:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	68fa      	ldr	r2, [r7, #12]
 8003298:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	4a1c      	ldr	r2, [pc, #112]	; (8003310 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80032a0:	4293      	cmp	r3, r2
 80032a2:	d018      	beq.n	80032d6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80032ac:	d013      	beq.n	80032d6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	4a18      	ldr	r2, [pc, #96]	; (8003314 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80032b4:	4293      	cmp	r3, r2
 80032b6:	d00e      	beq.n	80032d6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	4a16      	ldr	r2, [pc, #88]	; (8003318 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80032be:	4293      	cmp	r3, r2
 80032c0:	d009      	beq.n	80032d6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	4a15      	ldr	r2, [pc, #84]	; (800331c <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80032c8:	4293      	cmp	r3, r2
 80032ca:	d004      	beq.n	80032d6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	4a13      	ldr	r2, [pc, #76]	; (8003320 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80032d2:	4293      	cmp	r3, r2
 80032d4:	d10c      	bne.n	80032f0 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80032d6:	68bb      	ldr	r3, [r7, #8]
 80032d8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80032dc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80032de:	683b      	ldr	r3, [r7, #0]
 80032e0:	685b      	ldr	r3, [r3, #4]
 80032e2:	68ba      	ldr	r2, [r7, #8]
 80032e4:	4313      	orrs	r3, r2
 80032e6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	68ba      	ldr	r2, [r7, #8]
 80032ee:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	2201      	movs	r2, #1
 80032f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	2200      	movs	r2, #0
 80032fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003300:	2300      	movs	r3, #0
}
 8003302:	4618      	mov	r0, r3
 8003304:	3714      	adds	r7, #20
 8003306:	46bd      	mov	sp, r7
 8003308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800330c:	4770      	bx	lr
 800330e:	bf00      	nop
 8003310:	40010000 	.word	0x40010000
 8003314:	40000400 	.word	0x40000400
 8003318:	40000800 	.word	0x40000800
 800331c:	40000c00 	.word	0x40000c00
 8003320:	40014000 	.word	0x40014000

08003324 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003324:	b580      	push	{r7, lr}
 8003326:	b082      	sub	sp, #8
 8003328:	af00      	add	r7, sp, #0
 800332a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	2b00      	cmp	r3, #0
 8003330:	d101      	bne.n	8003336 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003332:	2301      	movs	r3, #1
 8003334:	e03f      	b.n	80033b6 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800333c:	b2db      	uxtb	r3, r3
 800333e:	2b00      	cmp	r3, #0
 8003340:	d106      	bne.n	8003350 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	2200      	movs	r2, #0
 8003346:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800334a:	6878      	ldr	r0, [r7, #4]
 800334c:	f7fe f9aa 	bl	80016a4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	2224      	movs	r2, #36	; 0x24
 8003354:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	68da      	ldr	r2, [r3, #12]
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003366:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003368:	6878      	ldr	r0, [r7, #4]
 800336a:	f000 f9cb 	bl	8003704 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	691a      	ldr	r2, [r3, #16]
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800337c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	695a      	ldr	r2, [r3, #20]
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800338c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	68da      	ldr	r2, [r3, #12]
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800339c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	2200      	movs	r2, #0
 80033a2:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	2220      	movs	r2, #32
 80033a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	2220      	movs	r2, #32
 80033b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80033b4:	2300      	movs	r3, #0
}
 80033b6:	4618      	mov	r0, r3
 80033b8:	3708      	adds	r7, #8
 80033ba:	46bd      	mov	sp, r7
 80033bc:	bd80      	pop	{r7, pc}

080033be <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80033be:	b580      	push	{r7, lr}
 80033c0:	b08a      	sub	sp, #40	; 0x28
 80033c2:	af02      	add	r7, sp, #8
 80033c4:	60f8      	str	r0, [r7, #12]
 80033c6:	60b9      	str	r1, [r7, #8]
 80033c8:	603b      	str	r3, [r7, #0]
 80033ca:	4613      	mov	r3, r2
 80033cc:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80033ce:	2300      	movs	r3, #0
 80033d0:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80033d8:	b2db      	uxtb	r3, r3
 80033da:	2b20      	cmp	r3, #32
 80033dc:	d17c      	bne.n	80034d8 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80033de:	68bb      	ldr	r3, [r7, #8]
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d002      	beq.n	80033ea <HAL_UART_Transmit+0x2c>
 80033e4:	88fb      	ldrh	r3, [r7, #6]
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d101      	bne.n	80033ee <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80033ea:	2301      	movs	r3, #1
 80033ec:	e075      	b.n	80034da <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80033f4:	2b01      	cmp	r3, #1
 80033f6:	d101      	bne.n	80033fc <HAL_UART_Transmit+0x3e>
 80033f8:	2302      	movs	r3, #2
 80033fa:	e06e      	b.n	80034da <HAL_UART_Transmit+0x11c>
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	2201      	movs	r2, #1
 8003400:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	2200      	movs	r2, #0
 8003408:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	2221      	movs	r2, #33	; 0x21
 800340e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003412:	f7fe fa1f 	bl	8001854 <HAL_GetTick>
 8003416:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	88fa      	ldrh	r2, [r7, #6]
 800341c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	88fa      	ldrh	r2, [r7, #6]
 8003422:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	689b      	ldr	r3, [r3, #8]
 8003428:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800342c:	d108      	bne.n	8003440 <HAL_UART_Transmit+0x82>
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	691b      	ldr	r3, [r3, #16]
 8003432:	2b00      	cmp	r3, #0
 8003434:	d104      	bne.n	8003440 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8003436:	2300      	movs	r3, #0
 8003438:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800343a:	68bb      	ldr	r3, [r7, #8]
 800343c:	61bb      	str	r3, [r7, #24]
 800343e:	e003      	b.n	8003448 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8003440:	68bb      	ldr	r3, [r7, #8]
 8003442:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003444:	2300      	movs	r3, #0
 8003446:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	2200      	movs	r2, #0
 800344c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8003450:	e02a      	b.n	80034a8 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003452:	683b      	ldr	r3, [r7, #0]
 8003454:	9300      	str	r3, [sp, #0]
 8003456:	697b      	ldr	r3, [r7, #20]
 8003458:	2200      	movs	r2, #0
 800345a:	2180      	movs	r1, #128	; 0x80
 800345c:	68f8      	ldr	r0, [r7, #12]
 800345e:	f000 f8e2 	bl	8003626 <UART_WaitOnFlagUntilTimeout>
 8003462:	4603      	mov	r3, r0
 8003464:	2b00      	cmp	r3, #0
 8003466:	d001      	beq.n	800346c <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8003468:	2303      	movs	r3, #3
 800346a:	e036      	b.n	80034da <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800346c:	69fb      	ldr	r3, [r7, #28]
 800346e:	2b00      	cmp	r3, #0
 8003470:	d10b      	bne.n	800348a <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003472:	69bb      	ldr	r3, [r7, #24]
 8003474:	881b      	ldrh	r3, [r3, #0]
 8003476:	461a      	mov	r2, r3
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003480:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003482:	69bb      	ldr	r3, [r7, #24]
 8003484:	3302      	adds	r3, #2
 8003486:	61bb      	str	r3, [r7, #24]
 8003488:	e007      	b.n	800349a <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800348a:	69fb      	ldr	r3, [r7, #28]
 800348c:	781a      	ldrb	r2, [r3, #0]
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003494:	69fb      	ldr	r3, [r7, #28]
 8003496:	3301      	adds	r3, #1
 8003498:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800349e:	b29b      	uxth	r3, r3
 80034a0:	3b01      	subs	r3, #1
 80034a2:	b29a      	uxth	r2, r3
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80034ac:	b29b      	uxth	r3, r3
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d1cf      	bne.n	8003452 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80034b2:	683b      	ldr	r3, [r7, #0]
 80034b4:	9300      	str	r3, [sp, #0]
 80034b6:	697b      	ldr	r3, [r7, #20]
 80034b8:	2200      	movs	r2, #0
 80034ba:	2140      	movs	r1, #64	; 0x40
 80034bc:	68f8      	ldr	r0, [r7, #12]
 80034be:	f000 f8b2 	bl	8003626 <UART_WaitOnFlagUntilTimeout>
 80034c2:	4603      	mov	r3, r0
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d001      	beq.n	80034cc <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80034c8:	2303      	movs	r3, #3
 80034ca:	e006      	b.n	80034da <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	2220      	movs	r2, #32
 80034d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80034d4:	2300      	movs	r3, #0
 80034d6:	e000      	b.n	80034da <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80034d8:	2302      	movs	r3, #2
  }
}
 80034da:	4618      	mov	r0, r3
 80034dc:	3720      	adds	r7, #32
 80034de:	46bd      	mov	sp, r7
 80034e0:	bd80      	pop	{r7, pc}

080034e2 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80034e2:	b580      	push	{r7, lr}
 80034e4:	b08a      	sub	sp, #40	; 0x28
 80034e6:	af02      	add	r7, sp, #8
 80034e8:	60f8      	str	r0, [r7, #12]
 80034ea:	60b9      	str	r1, [r7, #8]
 80034ec:	603b      	str	r3, [r7, #0]
 80034ee:	4613      	mov	r3, r2
 80034f0:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80034f2:	2300      	movs	r3, #0
 80034f4:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80034fc:	b2db      	uxtb	r3, r3
 80034fe:	2b20      	cmp	r3, #32
 8003500:	f040 808c 	bne.w	800361c <HAL_UART_Receive+0x13a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003504:	68bb      	ldr	r3, [r7, #8]
 8003506:	2b00      	cmp	r3, #0
 8003508:	d002      	beq.n	8003510 <HAL_UART_Receive+0x2e>
 800350a:	88fb      	ldrh	r3, [r7, #6]
 800350c:	2b00      	cmp	r3, #0
 800350e:	d101      	bne.n	8003514 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8003510:	2301      	movs	r3, #1
 8003512:	e084      	b.n	800361e <HAL_UART_Receive+0x13c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800351a:	2b01      	cmp	r3, #1
 800351c:	d101      	bne.n	8003522 <HAL_UART_Receive+0x40>
 800351e:	2302      	movs	r3, #2
 8003520:	e07d      	b.n	800361e <HAL_UART_Receive+0x13c>
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	2201      	movs	r2, #1
 8003526:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	2200      	movs	r2, #0
 800352e:	641a      	str	r2, [r3, #64]	; 0x40
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	2222      	movs	r2, #34	; 0x22
 8003534:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	2200      	movs	r2, #0
 800353c:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800353e:	f7fe f989 	bl	8001854 <HAL_GetTick>
 8003542:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	88fa      	ldrh	r2, [r7, #6]
 8003548:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	88fa      	ldrh	r2, [r7, #6]
 800354e:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	689b      	ldr	r3, [r3, #8]
 8003554:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003558:	d108      	bne.n	800356c <HAL_UART_Receive+0x8a>
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	691b      	ldr	r3, [r3, #16]
 800355e:	2b00      	cmp	r3, #0
 8003560:	d104      	bne.n	800356c <HAL_UART_Receive+0x8a>
    {
      pdata8bits  = NULL;
 8003562:	2300      	movs	r3, #0
 8003564:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003566:	68bb      	ldr	r3, [r7, #8]
 8003568:	61bb      	str	r3, [r7, #24]
 800356a:	e003      	b.n	8003574 <HAL_UART_Receive+0x92>
    }
    else
    {
      pdata8bits  = pData;
 800356c:	68bb      	ldr	r3, [r7, #8]
 800356e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003570:	2300      	movs	r3, #0
 8003572:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	2200      	movs	r2, #0
 8003578:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 800357c:	e043      	b.n	8003606 <HAL_UART_Receive+0x124>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800357e:	683b      	ldr	r3, [r7, #0]
 8003580:	9300      	str	r3, [sp, #0]
 8003582:	697b      	ldr	r3, [r7, #20]
 8003584:	2200      	movs	r2, #0
 8003586:	2120      	movs	r1, #32
 8003588:	68f8      	ldr	r0, [r7, #12]
 800358a:	f000 f84c 	bl	8003626 <UART_WaitOnFlagUntilTimeout>
 800358e:	4603      	mov	r3, r0
 8003590:	2b00      	cmp	r3, #0
 8003592:	d001      	beq.n	8003598 <HAL_UART_Receive+0xb6>
      {
        return HAL_TIMEOUT;
 8003594:	2303      	movs	r3, #3
 8003596:	e042      	b.n	800361e <HAL_UART_Receive+0x13c>
      }
      if (pdata8bits == NULL)
 8003598:	69fb      	ldr	r3, [r7, #28]
 800359a:	2b00      	cmp	r3, #0
 800359c:	d10c      	bne.n	80035b8 <HAL_UART_Receive+0xd6>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	685b      	ldr	r3, [r3, #4]
 80035a4:	b29b      	uxth	r3, r3
 80035a6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80035aa:	b29a      	uxth	r2, r3
 80035ac:	69bb      	ldr	r3, [r7, #24]
 80035ae:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80035b0:	69bb      	ldr	r3, [r7, #24]
 80035b2:	3302      	adds	r3, #2
 80035b4:	61bb      	str	r3, [r7, #24]
 80035b6:	e01f      	b.n	80035f8 <HAL_UART_Receive+0x116>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	689b      	ldr	r3, [r3, #8]
 80035bc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80035c0:	d007      	beq.n	80035d2 <HAL_UART_Receive+0xf0>
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	689b      	ldr	r3, [r3, #8]
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d10a      	bne.n	80035e0 <HAL_UART_Receive+0xfe>
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	691b      	ldr	r3, [r3, #16]
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d106      	bne.n	80035e0 <HAL_UART_Receive+0xfe>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	685b      	ldr	r3, [r3, #4]
 80035d8:	b2da      	uxtb	r2, r3
 80035da:	69fb      	ldr	r3, [r7, #28]
 80035dc:	701a      	strb	r2, [r3, #0]
 80035de:	e008      	b.n	80035f2 <HAL_UART_Receive+0x110>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	685b      	ldr	r3, [r3, #4]
 80035e6:	b2db      	uxtb	r3, r3
 80035e8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80035ec:	b2da      	uxtb	r2, r3
 80035ee:	69fb      	ldr	r3, [r7, #28]
 80035f0:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 80035f2:	69fb      	ldr	r3, [r7, #28]
 80035f4:	3301      	adds	r3, #1
 80035f6:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80035fc:	b29b      	uxth	r3, r3
 80035fe:	3b01      	subs	r3, #1
 8003600:	b29a      	uxth	r2, r3
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800360a:	b29b      	uxth	r3, r3
 800360c:	2b00      	cmp	r3, #0
 800360e:	d1b6      	bne.n	800357e <HAL_UART_Receive+0x9c>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	2220      	movs	r2, #32
 8003614:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    return HAL_OK;
 8003618:	2300      	movs	r3, #0
 800361a:	e000      	b.n	800361e <HAL_UART_Receive+0x13c>
  }
  else
  {
    return HAL_BUSY;
 800361c:	2302      	movs	r3, #2
  }
}
 800361e:	4618      	mov	r0, r3
 8003620:	3720      	adds	r7, #32
 8003622:	46bd      	mov	sp, r7
 8003624:	bd80      	pop	{r7, pc}

08003626 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003626:	b580      	push	{r7, lr}
 8003628:	b090      	sub	sp, #64	; 0x40
 800362a:	af00      	add	r7, sp, #0
 800362c:	60f8      	str	r0, [r7, #12]
 800362e:	60b9      	str	r1, [r7, #8]
 8003630:	603b      	str	r3, [r7, #0]
 8003632:	4613      	mov	r3, r2
 8003634:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003636:	e050      	b.n	80036da <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003638:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800363a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800363e:	d04c      	beq.n	80036da <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003640:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003642:	2b00      	cmp	r3, #0
 8003644:	d007      	beq.n	8003656 <UART_WaitOnFlagUntilTimeout+0x30>
 8003646:	f7fe f905 	bl	8001854 <HAL_GetTick>
 800364a:	4602      	mov	r2, r0
 800364c:	683b      	ldr	r3, [r7, #0]
 800364e:	1ad3      	subs	r3, r2, r3
 8003650:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003652:	429a      	cmp	r2, r3
 8003654:	d241      	bcs.n	80036da <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	330c      	adds	r3, #12
 800365c:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800365e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003660:	e853 3f00 	ldrex	r3, [r3]
 8003664:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003666:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003668:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800366c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	330c      	adds	r3, #12
 8003674:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003676:	637a      	str	r2, [r7, #52]	; 0x34
 8003678:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800367a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800367c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800367e:	e841 2300 	strex	r3, r2, [r1]
 8003682:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8003684:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003686:	2b00      	cmp	r3, #0
 8003688:	d1e5      	bne.n	8003656 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	3314      	adds	r3, #20
 8003690:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003692:	697b      	ldr	r3, [r7, #20]
 8003694:	e853 3f00 	ldrex	r3, [r3]
 8003698:	613b      	str	r3, [r7, #16]
   return(result);
 800369a:	693b      	ldr	r3, [r7, #16]
 800369c:	f023 0301 	bic.w	r3, r3, #1
 80036a0:	63bb      	str	r3, [r7, #56]	; 0x38
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	3314      	adds	r3, #20
 80036a8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80036aa:	623a      	str	r2, [r7, #32]
 80036ac:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80036ae:	69f9      	ldr	r1, [r7, #28]
 80036b0:	6a3a      	ldr	r2, [r7, #32]
 80036b2:	e841 2300 	strex	r3, r2, [r1]
 80036b6:	61bb      	str	r3, [r7, #24]
   return(result);
 80036b8:	69bb      	ldr	r3, [r7, #24]
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d1e5      	bne.n	800368a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	2220      	movs	r2, #32
 80036c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	2220      	movs	r2, #32
 80036ca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	2200      	movs	r2, #0
 80036d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80036d6:	2303      	movs	r3, #3
 80036d8:	e00f      	b.n	80036fa <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	681a      	ldr	r2, [r3, #0]
 80036e0:	68bb      	ldr	r3, [r7, #8]
 80036e2:	4013      	ands	r3, r2
 80036e4:	68ba      	ldr	r2, [r7, #8]
 80036e6:	429a      	cmp	r2, r3
 80036e8:	bf0c      	ite	eq
 80036ea:	2301      	moveq	r3, #1
 80036ec:	2300      	movne	r3, #0
 80036ee:	b2db      	uxtb	r3, r3
 80036f0:	461a      	mov	r2, r3
 80036f2:	79fb      	ldrb	r3, [r7, #7]
 80036f4:	429a      	cmp	r2, r3
 80036f6:	d09f      	beq.n	8003638 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80036f8:	2300      	movs	r3, #0
}
 80036fa:	4618      	mov	r0, r3
 80036fc:	3740      	adds	r7, #64	; 0x40
 80036fe:	46bd      	mov	sp, r7
 8003700:	bd80      	pop	{r7, pc}
	...

08003704 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003704:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003708:	b0c0      	sub	sp, #256	; 0x100
 800370a:	af00      	add	r7, sp, #0
 800370c:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003710:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	691b      	ldr	r3, [r3, #16]
 8003718:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800371c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003720:	68d9      	ldr	r1, [r3, #12]
 8003722:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003726:	681a      	ldr	r2, [r3, #0]
 8003728:	ea40 0301 	orr.w	r3, r0, r1
 800372c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800372e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003732:	689a      	ldr	r2, [r3, #8]
 8003734:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003738:	691b      	ldr	r3, [r3, #16]
 800373a:	431a      	orrs	r2, r3
 800373c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003740:	695b      	ldr	r3, [r3, #20]
 8003742:	431a      	orrs	r2, r3
 8003744:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003748:	69db      	ldr	r3, [r3, #28]
 800374a:	4313      	orrs	r3, r2
 800374c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003750:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	68db      	ldr	r3, [r3, #12]
 8003758:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800375c:	f021 010c 	bic.w	r1, r1, #12
 8003760:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003764:	681a      	ldr	r2, [r3, #0]
 8003766:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800376a:	430b      	orrs	r3, r1
 800376c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800376e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	695b      	ldr	r3, [r3, #20]
 8003776:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800377a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800377e:	6999      	ldr	r1, [r3, #24]
 8003780:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003784:	681a      	ldr	r2, [r3, #0]
 8003786:	ea40 0301 	orr.w	r3, r0, r1
 800378a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800378c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003790:	681a      	ldr	r2, [r3, #0]
 8003792:	4b8f      	ldr	r3, [pc, #572]	; (80039d0 <UART_SetConfig+0x2cc>)
 8003794:	429a      	cmp	r2, r3
 8003796:	d005      	beq.n	80037a4 <UART_SetConfig+0xa0>
 8003798:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800379c:	681a      	ldr	r2, [r3, #0]
 800379e:	4b8d      	ldr	r3, [pc, #564]	; (80039d4 <UART_SetConfig+0x2d0>)
 80037a0:	429a      	cmp	r2, r3
 80037a2:	d104      	bne.n	80037ae <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80037a4:	f7fe ff8e 	bl	80026c4 <HAL_RCC_GetPCLK2Freq>
 80037a8:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80037ac:	e003      	b.n	80037b6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80037ae:	f7fe ff75 	bl	800269c <HAL_RCC_GetPCLK1Freq>
 80037b2:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80037b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80037ba:	69db      	ldr	r3, [r3, #28]
 80037bc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80037c0:	f040 810c 	bne.w	80039dc <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80037c4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80037c8:	2200      	movs	r2, #0
 80037ca:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80037ce:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80037d2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80037d6:	4622      	mov	r2, r4
 80037d8:	462b      	mov	r3, r5
 80037da:	1891      	adds	r1, r2, r2
 80037dc:	65b9      	str	r1, [r7, #88]	; 0x58
 80037de:	415b      	adcs	r3, r3
 80037e0:	65fb      	str	r3, [r7, #92]	; 0x5c
 80037e2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80037e6:	4621      	mov	r1, r4
 80037e8:	eb12 0801 	adds.w	r8, r2, r1
 80037ec:	4629      	mov	r1, r5
 80037ee:	eb43 0901 	adc.w	r9, r3, r1
 80037f2:	f04f 0200 	mov.w	r2, #0
 80037f6:	f04f 0300 	mov.w	r3, #0
 80037fa:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80037fe:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003802:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003806:	4690      	mov	r8, r2
 8003808:	4699      	mov	r9, r3
 800380a:	4623      	mov	r3, r4
 800380c:	eb18 0303 	adds.w	r3, r8, r3
 8003810:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8003814:	462b      	mov	r3, r5
 8003816:	eb49 0303 	adc.w	r3, r9, r3
 800381a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800381e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003822:	685b      	ldr	r3, [r3, #4]
 8003824:	2200      	movs	r2, #0
 8003826:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800382a:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800382e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8003832:	460b      	mov	r3, r1
 8003834:	18db      	adds	r3, r3, r3
 8003836:	653b      	str	r3, [r7, #80]	; 0x50
 8003838:	4613      	mov	r3, r2
 800383a:	eb42 0303 	adc.w	r3, r2, r3
 800383e:	657b      	str	r3, [r7, #84]	; 0x54
 8003840:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8003844:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8003848:	f7fd fa26 	bl	8000c98 <__aeabi_uldivmod>
 800384c:	4602      	mov	r2, r0
 800384e:	460b      	mov	r3, r1
 8003850:	4b61      	ldr	r3, [pc, #388]	; (80039d8 <UART_SetConfig+0x2d4>)
 8003852:	fba3 2302 	umull	r2, r3, r3, r2
 8003856:	095b      	lsrs	r3, r3, #5
 8003858:	011c      	lsls	r4, r3, #4
 800385a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800385e:	2200      	movs	r2, #0
 8003860:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8003864:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8003868:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 800386c:	4642      	mov	r2, r8
 800386e:	464b      	mov	r3, r9
 8003870:	1891      	adds	r1, r2, r2
 8003872:	64b9      	str	r1, [r7, #72]	; 0x48
 8003874:	415b      	adcs	r3, r3
 8003876:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003878:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800387c:	4641      	mov	r1, r8
 800387e:	eb12 0a01 	adds.w	sl, r2, r1
 8003882:	4649      	mov	r1, r9
 8003884:	eb43 0b01 	adc.w	fp, r3, r1
 8003888:	f04f 0200 	mov.w	r2, #0
 800388c:	f04f 0300 	mov.w	r3, #0
 8003890:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003894:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003898:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800389c:	4692      	mov	sl, r2
 800389e:	469b      	mov	fp, r3
 80038a0:	4643      	mov	r3, r8
 80038a2:	eb1a 0303 	adds.w	r3, sl, r3
 80038a6:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80038aa:	464b      	mov	r3, r9
 80038ac:	eb4b 0303 	adc.w	r3, fp, r3
 80038b0:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80038b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80038b8:	685b      	ldr	r3, [r3, #4]
 80038ba:	2200      	movs	r2, #0
 80038bc:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80038c0:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80038c4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80038c8:	460b      	mov	r3, r1
 80038ca:	18db      	adds	r3, r3, r3
 80038cc:	643b      	str	r3, [r7, #64]	; 0x40
 80038ce:	4613      	mov	r3, r2
 80038d0:	eb42 0303 	adc.w	r3, r2, r3
 80038d4:	647b      	str	r3, [r7, #68]	; 0x44
 80038d6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80038da:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80038de:	f7fd f9db 	bl	8000c98 <__aeabi_uldivmod>
 80038e2:	4602      	mov	r2, r0
 80038e4:	460b      	mov	r3, r1
 80038e6:	4611      	mov	r1, r2
 80038e8:	4b3b      	ldr	r3, [pc, #236]	; (80039d8 <UART_SetConfig+0x2d4>)
 80038ea:	fba3 2301 	umull	r2, r3, r3, r1
 80038ee:	095b      	lsrs	r3, r3, #5
 80038f0:	2264      	movs	r2, #100	; 0x64
 80038f2:	fb02 f303 	mul.w	r3, r2, r3
 80038f6:	1acb      	subs	r3, r1, r3
 80038f8:	00db      	lsls	r3, r3, #3
 80038fa:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80038fe:	4b36      	ldr	r3, [pc, #216]	; (80039d8 <UART_SetConfig+0x2d4>)
 8003900:	fba3 2302 	umull	r2, r3, r3, r2
 8003904:	095b      	lsrs	r3, r3, #5
 8003906:	005b      	lsls	r3, r3, #1
 8003908:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800390c:	441c      	add	r4, r3
 800390e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003912:	2200      	movs	r2, #0
 8003914:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8003918:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800391c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8003920:	4642      	mov	r2, r8
 8003922:	464b      	mov	r3, r9
 8003924:	1891      	adds	r1, r2, r2
 8003926:	63b9      	str	r1, [r7, #56]	; 0x38
 8003928:	415b      	adcs	r3, r3
 800392a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800392c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8003930:	4641      	mov	r1, r8
 8003932:	1851      	adds	r1, r2, r1
 8003934:	6339      	str	r1, [r7, #48]	; 0x30
 8003936:	4649      	mov	r1, r9
 8003938:	414b      	adcs	r3, r1
 800393a:	637b      	str	r3, [r7, #52]	; 0x34
 800393c:	f04f 0200 	mov.w	r2, #0
 8003940:	f04f 0300 	mov.w	r3, #0
 8003944:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8003948:	4659      	mov	r1, fp
 800394a:	00cb      	lsls	r3, r1, #3
 800394c:	4651      	mov	r1, sl
 800394e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003952:	4651      	mov	r1, sl
 8003954:	00ca      	lsls	r2, r1, #3
 8003956:	4610      	mov	r0, r2
 8003958:	4619      	mov	r1, r3
 800395a:	4603      	mov	r3, r0
 800395c:	4642      	mov	r2, r8
 800395e:	189b      	adds	r3, r3, r2
 8003960:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8003964:	464b      	mov	r3, r9
 8003966:	460a      	mov	r2, r1
 8003968:	eb42 0303 	adc.w	r3, r2, r3
 800396c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003970:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003974:	685b      	ldr	r3, [r3, #4]
 8003976:	2200      	movs	r2, #0
 8003978:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800397c:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8003980:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8003984:	460b      	mov	r3, r1
 8003986:	18db      	adds	r3, r3, r3
 8003988:	62bb      	str	r3, [r7, #40]	; 0x28
 800398a:	4613      	mov	r3, r2
 800398c:	eb42 0303 	adc.w	r3, r2, r3
 8003990:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003992:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003996:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800399a:	f7fd f97d 	bl	8000c98 <__aeabi_uldivmod>
 800399e:	4602      	mov	r2, r0
 80039a0:	460b      	mov	r3, r1
 80039a2:	4b0d      	ldr	r3, [pc, #52]	; (80039d8 <UART_SetConfig+0x2d4>)
 80039a4:	fba3 1302 	umull	r1, r3, r3, r2
 80039a8:	095b      	lsrs	r3, r3, #5
 80039aa:	2164      	movs	r1, #100	; 0x64
 80039ac:	fb01 f303 	mul.w	r3, r1, r3
 80039b0:	1ad3      	subs	r3, r2, r3
 80039b2:	00db      	lsls	r3, r3, #3
 80039b4:	3332      	adds	r3, #50	; 0x32
 80039b6:	4a08      	ldr	r2, [pc, #32]	; (80039d8 <UART_SetConfig+0x2d4>)
 80039b8:	fba2 2303 	umull	r2, r3, r2, r3
 80039bc:	095b      	lsrs	r3, r3, #5
 80039be:	f003 0207 	and.w	r2, r3, #7
 80039c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	4422      	add	r2, r4
 80039ca:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80039cc:	e106      	b.n	8003bdc <UART_SetConfig+0x4d8>
 80039ce:	bf00      	nop
 80039d0:	40011000 	.word	0x40011000
 80039d4:	40011400 	.word	0x40011400
 80039d8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80039dc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80039e0:	2200      	movs	r2, #0
 80039e2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80039e6:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80039ea:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80039ee:	4642      	mov	r2, r8
 80039f0:	464b      	mov	r3, r9
 80039f2:	1891      	adds	r1, r2, r2
 80039f4:	6239      	str	r1, [r7, #32]
 80039f6:	415b      	adcs	r3, r3
 80039f8:	627b      	str	r3, [r7, #36]	; 0x24
 80039fa:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80039fe:	4641      	mov	r1, r8
 8003a00:	1854      	adds	r4, r2, r1
 8003a02:	4649      	mov	r1, r9
 8003a04:	eb43 0501 	adc.w	r5, r3, r1
 8003a08:	f04f 0200 	mov.w	r2, #0
 8003a0c:	f04f 0300 	mov.w	r3, #0
 8003a10:	00eb      	lsls	r3, r5, #3
 8003a12:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003a16:	00e2      	lsls	r2, r4, #3
 8003a18:	4614      	mov	r4, r2
 8003a1a:	461d      	mov	r5, r3
 8003a1c:	4643      	mov	r3, r8
 8003a1e:	18e3      	adds	r3, r4, r3
 8003a20:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8003a24:	464b      	mov	r3, r9
 8003a26:	eb45 0303 	adc.w	r3, r5, r3
 8003a2a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8003a2e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003a32:	685b      	ldr	r3, [r3, #4]
 8003a34:	2200      	movs	r2, #0
 8003a36:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8003a3a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8003a3e:	f04f 0200 	mov.w	r2, #0
 8003a42:	f04f 0300 	mov.w	r3, #0
 8003a46:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8003a4a:	4629      	mov	r1, r5
 8003a4c:	008b      	lsls	r3, r1, #2
 8003a4e:	4621      	mov	r1, r4
 8003a50:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003a54:	4621      	mov	r1, r4
 8003a56:	008a      	lsls	r2, r1, #2
 8003a58:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8003a5c:	f7fd f91c 	bl	8000c98 <__aeabi_uldivmod>
 8003a60:	4602      	mov	r2, r0
 8003a62:	460b      	mov	r3, r1
 8003a64:	4b60      	ldr	r3, [pc, #384]	; (8003be8 <UART_SetConfig+0x4e4>)
 8003a66:	fba3 2302 	umull	r2, r3, r3, r2
 8003a6a:	095b      	lsrs	r3, r3, #5
 8003a6c:	011c      	lsls	r4, r3, #4
 8003a6e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003a72:	2200      	movs	r2, #0
 8003a74:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8003a78:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8003a7c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8003a80:	4642      	mov	r2, r8
 8003a82:	464b      	mov	r3, r9
 8003a84:	1891      	adds	r1, r2, r2
 8003a86:	61b9      	str	r1, [r7, #24]
 8003a88:	415b      	adcs	r3, r3
 8003a8a:	61fb      	str	r3, [r7, #28]
 8003a8c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003a90:	4641      	mov	r1, r8
 8003a92:	1851      	adds	r1, r2, r1
 8003a94:	6139      	str	r1, [r7, #16]
 8003a96:	4649      	mov	r1, r9
 8003a98:	414b      	adcs	r3, r1
 8003a9a:	617b      	str	r3, [r7, #20]
 8003a9c:	f04f 0200 	mov.w	r2, #0
 8003aa0:	f04f 0300 	mov.w	r3, #0
 8003aa4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003aa8:	4659      	mov	r1, fp
 8003aaa:	00cb      	lsls	r3, r1, #3
 8003aac:	4651      	mov	r1, sl
 8003aae:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003ab2:	4651      	mov	r1, sl
 8003ab4:	00ca      	lsls	r2, r1, #3
 8003ab6:	4610      	mov	r0, r2
 8003ab8:	4619      	mov	r1, r3
 8003aba:	4603      	mov	r3, r0
 8003abc:	4642      	mov	r2, r8
 8003abe:	189b      	adds	r3, r3, r2
 8003ac0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8003ac4:	464b      	mov	r3, r9
 8003ac6:	460a      	mov	r2, r1
 8003ac8:	eb42 0303 	adc.w	r3, r2, r3
 8003acc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8003ad0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003ad4:	685b      	ldr	r3, [r3, #4]
 8003ad6:	2200      	movs	r2, #0
 8003ad8:	67bb      	str	r3, [r7, #120]	; 0x78
 8003ada:	67fa      	str	r2, [r7, #124]	; 0x7c
 8003adc:	f04f 0200 	mov.w	r2, #0
 8003ae0:	f04f 0300 	mov.w	r3, #0
 8003ae4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8003ae8:	4649      	mov	r1, r9
 8003aea:	008b      	lsls	r3, r1, #2
 8003aec:	4641      	mov	r1, r8
 8003aee:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003af2:	4641      	mov	r1, r8
 8003af4:	008a      	lsls	r2, r1, #2
 8003af6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8003afa:	f7fd f8cd 	bl	8000c98 <__aeabi_uldivmod>
 8003afe:	4602      	mov	r2, r0
 8003b00:	460b      	mov	r3, r1
 8003b02:	4611      	mov	r1, r2
 8003b04:	4b38      	ldr	r3, [pc, #224]	; (8003be8 <UART_SetConfig+0x4e4>)
 8003b06:	fba3 2301 	umull	r2, r3, r3, r1
 8003b0a:	095b      	lsrs	r3, r3, #5
 8003b0c:	2264      	movs	r2, #100	; 0x64
 8003b0e:	fb02 f303 	mul.w	r3, r2, r3
 8003b12:	1acb      	subs	r3, r1, r3
 8003b14:	011b      	lsls	r3, r3, #4
 8003b16:	3332      	adds	r3, #50	; 0x32
 8003b18:	4a33      	ldr	r2, [pc, #204]	; (8003be8 <UART_SetConfig+0x4e4>)
 8003b1a:	fba2 2303 	umull	r2, r3, r2, r3
 8003b1e:	095b      	lsrs	r3, r3, #5
 8003b20:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003b24:	441c      	add	r4, r3
 8003b26:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003b2a:	2200      	movs	r2, #0
 8003b2c:	673b      	str	r3, [r7, #112]	; 0x70
 8003b2e:	677a      	str	r2, [r7, #116]	; 0x74
 8003b30:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8003b34:	4642      	mov	r2, r8
 8003b36:	464b      	mov	r3, r9
 8003b38:	1891      	adds	r1, r2, r2
 8003b3a:	60b9      	str	r1, [r7, #8]
 8003b3c:	415b      	adcs	r3, r3
 8003b3e:	60fb      	str	r3, [r7, #12]
 8003b40:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003b44:	4641      	mov	r1, r8
 8003b46:	1851      	adds	r1, r2, r1
 8003b48:	6039      	str	r1, [r7, #0]
 8003b4a:	4649      	mov	r1, r9
 8003b4c:	414b      	adcs	r3, r1
 8003b4e:	607b      	str	r3, [r7, #4]
 8003b50:	f04f 0200 	mov.w	r2, #0
 8003b54:	f04f 0300 	mov.w	r3, #0
 8003b58:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003b5c:	4659      	mov	r1, fp
 8003b5e:	00cb      	lsls	r3, r1, #3
 8003b60:	4651      	mov	r1, sl
 8003b62:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003b66:	4651      	mov	r1, sl
 8003b68:	00ca      	lsls	r2, r1, #3
 8003b6a:	4610      	mov	r0, r2
 8003b6c:	4619      	mov	r1, r3
 8003b6e:	4603      	mov	r3, r0
 8003b70:	4642      	mov	r2, r8
 8003b72:	189b      	adds	r3, r3, r2
 8003b74:	66bb      	str	r3, [r7, #104]	; 0x68
 8003b76:	464b      	mov	r3, r9
 8003b78:	460a      	mov	r2, r1
 8003b7a:	eb42 0303 	adc.w	r3, r2, r3
 8003b7e:	66fb      	str	r3, [r7, #108]	; 0x6c
 8003b80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003b84:	685b      	ldr	r3, [r3, #4]
 8003b86:	2200      	movs	r2, #0
 8003b88:	663b      	str	r3, [r7, #96]	; 0x60
 8003b8a:	667a      	str	r2, [r7, #100]	; 0x64
 8003b8c:	f04f 0200 	mov.w	r2, #0
 8003b90:	f04f 0300 	mov.w	r3, #0
 8003b94:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8003b98:	4649      	mov	r1, r9
 8003b9a:	008b      	lsls	r3, r1, #2
 8003b9c:	4641      	mov	r1, r8
 8003b9e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003ba2:	4641      	mov	r1, r8
 8003ba4:	008a      	lsls	r2, r1, #2
 8003ba6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8003baa:	f7fd f875 	bl	8000c98 <__aeabi_uldivmod>
 8003bae:	4602      	mov	r2, r0
 8003bb0:	460b      	mov	r3, r1
 8003bb2:	4b0d      	ldr	r3, [pc, #52]	; (8003be8 <UART_SetConfig+0x4e4>)
 8003bb4:	fba3 1302 	umull	r1, r3, r3, r2
 8003bb8:	095b      	lsrs	r3, r3, #5
 8003bba:	2164      	movs	r1, #100	; 0x64
 8003bbc:	fb01 f303 	mul.w	r3, r1, r3
 8003bc0:	1ad3      	subs	r3, r2, r3
 8003bc2:	011b      	lsls	r3, r3, #4
 8003bc4:	3332      	adds	r3, #50	; 0x32
 8003bc6:	4a08      	ldr	r2, [pc, #32]	; (8003be8 <UART_SetConfig+0x4e4>)
 8003bc8:	fba2 2303 	umull	r2, r3, r2, r3
 8003bcc:	095b      	lsrs	r3, r3, #5
 8003bce:	f003 020f 	and.w	r2, r3, #15
 8003bd2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	4422      	add	r2, r4
 8003bda:	609a      	str	r2, [r3, #8]
}
 8003bdc:	bf00      	nop
 8003bde:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8003be2:	46bd      	mov	sp, r7
 8003be4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003be8:	51eb851f 	.word	0x51eb851f

08003bec <__cvt>:
 8003bec:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003bf0:	ec55 4b10 	vmov	r4, r5, d0
 8003bf4:	2d00      	cmp	r5, #0
 8003bf6:	460e      	mov	r6, r1
 8003bf8:	4619      	mov	r1, r3
 8003bfa:	462b      	mov	r3, r5
 8003bfc:	bfbb      	ittet	lt
 8003bfe:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8003c02:	461d      	movlt	r5, r3
 8003c04:	2300      	movge	r3, #0
 8003c06:	232d      	movlt	r3, #45	; 0x2d
 8003c08:	700b      	strb	r3, [r1, #0]
 8003c0a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003c0c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8003c10:	4691      	mov	r9, r2
 8003c12:	f023 0820 	bic.w	r8, r3, #32
 8003c16:	bfbc      	itt	lt
 8003c18:	4622      	movlt	r2, r4
 8003c1a:	4614      	movlt	r4, r2
 8003c1c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8003c20:	d005      	beq.n	8003c2e <__cvt+0x42>
 8003c22:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8003c26:	d100      	bne.n	8003c2a <__cvt+0x3e>
 8003c28:	3601      	adds	r6, #1
 8003c2a:	2102      	movs	r1, #2
 8003c2c:	e000      	b.n	8003c30 <__cvt+0x44>
 8003c2e:	2103      	movs	r1, #3
 8003c30:	ab03      	add	r3, sp, #12
 8003c32:	9301      	str	r3, [sp, #4]
 8003c34:	ab02      	add	r3, sp, #8
 8003c36:	9300      	str	r3, [sp, #0]
 8003c38:	ec45 4b10 	vmov	d0, r4, r5
 8003c3c:	4653      	mov	r3, sl
 8003c3e:	4632      	mov	r2, r6
 8003c40:	f001 f87e 	bl	8004d40 <_dtoa_r>
 8003c44:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8003c48:	4607      	mov	r7, r0
 8003c4a:	d102      	bne.n	8003c52 <__cvt+0x66>
 8003c4c:	f019 0f01 	tst.w	r9, #1
 8003c50:	d022      	beq.n	8003c98 <__cvt+0xac>
 8003c52:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8003c56:	eb07 0906 	add.w	r9, r7, r6
 8003c5a:	d110      	bne.n	8003c7e <__cvt+0x92>
 8003c5c:	783b      	ldrb	r3, [r7, #0]
 8003c5e:	2b30      	cmp	r3, #48	; 0x30
 8003c60:	d10a      	bne.n	8003c78 <__cvt+0x8c>
 8003c62:	2200      	movs	r2, #0
 8003c64:	2300      	movs	r3, #0
 8003c66:	4620      	mov	r0, r4
 8003c68:	4629      	mov	r1, r5
 8003c6a:	f7fc ff35 	bl	8000ad8 <__aeabi_dcmpeq>
 8003c6e:	b918      	cbnz	r0, 8003c78 <__cvt+0x8c>
 8003c70:	f1c6 0601 	rsb	r6, r6, #1
 8003c74:	f8ca 6000 	str.w	r6, [sl]
 8003c78:	f8da 3000 	ldr.w	r3, [sl]
 8003c7c:	4499      	add	r9, r3
 8003c7e:	2200      	movs	r2, #0
 8003c80:	2300      	movs	r3, #0
 8003c82:	4620      	mov	r0, r4
 8003c84:	4629      	mov	r1, r5
 8003c86:	f7fc ff27 	bl	8000ad8 <__aeabi_dcmpeq>
 8003c8a:	b108      	cbz	r0, 8003c90 <__cvt+0xa4>
 8003c8c:	f8cd 900c 	str.w	r9, [sp, #12]
 8003c90:	2230      	movs	r2, #48	; 0x30
 8003c92:	9b03      	ldr	r3, [sp, #12]
 8003c94:	454b      	cmp	r3, r9
 8003c96:	d307      	bcc.n	8003ca8 <__cvt+0xbc>
 8003c98:	9b03      	ldr	r3, [sp, #12]
 8003c9a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003c9c:	1bdb      	subs	r3, r3, r7
 8003c9e:	4638      	mov	r0, r7
 8003ca0:	6013      	str	r3, [r2, #0]
 8003ca2:	b004      	add	sp, #16
 8003ca4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003ca8:	1c59      	adds	r1, r3, #1
 8003caa:	9103      	str	r1, [sp, #12]
 8003cac:	701a      	strb	r2, [r3, #0]
 8003cae:	e7f0      	b.n	8003c92 <__cvt+0xa6>

08003cb0 <__exponent>:
 8003cb0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003cb2:	4603      	mov	r3, r0
 8003cb4:	2900      	cmp	r1, #0
 8003cb6:	bfb8      	it	lt
 8003cb8:	4249      	neglt	r1, r1
 8003cba:	f803 2b02 	strb.w	r2, [r3], #2
 8003cbe:	bfb4      	ite	lt
 8003cc0:	222d      	movlt	r2, #45	; 0x2d
 8003cc2:	222b      	movge	r2, #43	; 0x2b
 8003cc4:	2909      	cmp	r1, #9
 8003cc6:	7042      	strb	r2, [r0, #1]
 8003cc8:	dd2a      	ble.n	8003d20 <__exponent+0x70>
 8003cca:	f10d 0207 	add.w	r2, sp, #7
 8003cce:	4617      	mov	r7, r2
 8003cd0:	260a      	movs	r6, #10
 8003cd2:	4694      	mov	ip, r2
 8003cd4:	fb91 f5f6 	sdiv	r5, r1, r6
 8003cd8:	fb06 1415 	mls	r4, r6, r5, r1
 8003cdc:	3430      	adds	r4, #48	; 0x30
 8003cde:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8003ce2:	460c      	mov	r4, r1
 8003ce4:	2c63      	cmp	r4, #99	; 0x63
 8003ce6:	f102 32ff 	add.w	r2, r2, #4294967295
 8003cea:	4629      	mov	r1, r5
 8003cec:	dcf1      	bgt.n	8003cd2 <__exponent+0x22>
 8003cee:	3130      	adds	r1, #48	; 0x30
 8003cf0:	f1ac 0402 	sub.w	r4, ip, #2
 8003cf4:	f802 1c01 	strb.w	r1, [r2, #-1]
 8003cf8:	1c41      	adds	r1, r0, #1
 8003cfa:	4622      	mov	r2, r4
 8003cfc:	42ba      	cmp	r2, r7
 8003cfe:	d30a      	bcc.n	8003d16 <__exponent+0x66>
 8003d00:	f10d 0209 	add.w	r2, sp, #9
 8003d04:	eba2 020c 	sub.w	r2, r2, ip
 8003d08:	42bc      	cmp	r4, r7
 8003d0a:	bf88      	it	hi
 8003d0c:	2200      	movhi	r2, #0
 8003d0e:	4413      	add	r3, r2
 8003d10:	1a18      	subs	r0, r3, r0
 8003d12:	b003      	add	sp, #12
 8003d14:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003d16:	f812 5b01 	ldrb.w	r5, [r2], #1
 8003d1a:	f801 5f01 	strb.w	r5, [r1, #1]!
 8003d1e:	e7ed      	b.n	8003cfc <__exponent+0x4c>
 8003d20:	2330      	movs	r3, #48	; 0x30
 8003d22:	3130      	adds	r1, #48	; 0x30
 8003d24:	7083      	strb	r3, [r0, #2]
 8003d26:	70c1      	strb	r1, [r0, #3]
 8003d28:	1d03      	adds	r3, r0, #4
 8003d2a:	e7f1      	b.n	8003d10 <__exponent+0x60>

08003d2c <_printf_float>:
 8003d2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003d30:	ed2d 8b02 	vpush	{d8}
 8003d34:	b08d      	sub	sp, #52	; 0x34
 8003d36:	460c      	mov	r4, r1
 8003d38:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8003d3c:	4616      	mov	r6, r2
 8003d3e:	461f      	mov	r7, r3
 8003d40:	4605      	mov	r5, r0
 8003d42:	f000 fef7 	bl	8004b34 <_localeconv_r>
 8003d46:	f8d0 a000 	ldr.w	sl, [r0]
 8003d4a:	4650      	mov	r0, sl
 8003d4c:	f7fc fa98 	bl	8000280 <strlen>
 8003d50:	2300      	movs	r3, #0
 8003d52:	930a      	str	r3, [sp, #40]	; 0x28
 8003d54:	6823      	ldr	r3, [r4, #0]
 8003d56:	9305      	str	r3, [sp, #20]
 8003d58:	f8d8 3000 	ldr.w	r3, [r8]
 8003d5c:	f894 b018 	ldrb.w	fp, [r4, #24]
 8003d60:	3307      	adds	r3, #7
 8003d62:	f023 0307 	bic.w	r3, r3, #7
 8003d66:	f103 0208 	add.w	r2, r3, #8
 8003d6a:	f8c8 2000 	str.w	r2, [r8]
 8003d6e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8003d72:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8003d76:	9307      	str	r3, [sp, #28]
 8003d78:	f8cd 8018 	str.w	r8, [sp, #24]
 8003d7c:	ee08 0a10 	vmov	s16, r0
 8003d80:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8003d84:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003d88:	4b9e      	ldr	r3, [pc, #632]	; (8004004 <_printf_float+0x2d8>)
 8003d8a:	f04f 32ff 	mov.w	r2, #4294967295
 8003d8e:	f7fc fed5 	bl	8000b3c <__aeabi_dcmpun>
 8003d92:	bb88      	cbnz	r0, 8003df8 <_printf_float+0xcc>
 8003d94:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003d98:	4b9a      	ldr	r3, [pc, #616]	; (8004004 <_printf_float+0x2d8>)
 8003d9a:	f04f 32ff 	mov.w	r2, #4294967295
 8003d9e:	f7fc feaf 	bl	8000b00 <__aeabi_dcmple>
 8003da2:	bb48      	cbnz	r0, 8003df8 <_printf_float+0xcc>
 8003da4:	2200      	movs	r2, #0
 8003da6:	2300      	movs	r3, #0
 8003da8:	4640      	mov	r0, r8
 8003daa:	4649      	mov	r1, r9
 8003dac:	f7fc fe9e 	bl	8000aec <__aeabi_dcmplt>
 8003db0:	b110      	cbz	r0, 8003db8 <_printf_float+0x8c>
 8003db2:	232d      	movs	r3, #45	; 0x2d
 8003db4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003db8:	4a93      	ldr	r2, [pc, #588]	; (8004008 <_printf_float+0x2dc>)
 8003dba:	4b94      	ldr	r3, [pc, #592]	; (800400c <_printf_float+0x2e0>)
 8003dbc:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8003dc0:	bf94      	ite	ls
 8003dc2:	4690      	movls	r8, r2
 8003dc4:	4698      	movhi	r8, r3
 8003dc6:	2303      	movs	r3, #3
 8003dc8:	6123      	str	r3, [r4, #16]
 8003dca:	9b05      	ldr	r3, [sp, #20]
 8003dcc:	f023 0304 	bic.w	r3, r3, #4
 8003dd0:	6023      	str	r3, [r4, #0]
 8003dd2:	f04f 0900 	mov.w	r9, #0
 8003dd6:	9700      	str	r7, [sp, #0]
 8003dd8:	4633      	mov	r3, r6
 8003dda:	aa0b      	add	r2, sp, #44	; 0x2c
 8003ddc:	4621      	mov	r1, r4
 8003dde:	4628      	mov	r0, r5
 8003de0:	f000 f9da 	bl	8004198 <_printf_common>
 8003de4:	3001      	adds	r0, #1
 8003de6:	f040 8090 	bne.w	8003f0a <_printf_float+0x1de>
 8003dea:	f04f 30ff 	mov.w	r0, #4294967295
 8003dee:	b00d      	add	sp, #52	; 0x34
 8003df0:	ecbd 8b02 	vpop	{d8}
 8003df4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003df8:	4642      	mov	r2, r8
 8003dfa:	464b      	mov	r3, r9
 8003dfc:	4640      	mov	r0, r8
 8003dfe:	4649      	mov	r1, r9
 8003e00:	f7fc fe9c 	bl	8000b3c <__aeabi_dcmpun>
 8003e04:	b140      	cbz	r0, 8003e18 <_printf_float+0xec>
 8003e06:	464b      	mov	r3, r9
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	bfbc      	itt	lt
 8003e0c:	232d      	movlt	r3, #45	; 0x2d
 8003e0e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8003e12:	4a7f      	ldr	r2, [pc, #508]	; (8004010 <_printf_float+0x2e4>)
 8003e14:	4b7f      	ldr	r3, [pc, #508]	; (8004014 <_printf_float+0x2e8>)
 8003e16:	e7d1      	b.n	8003dbc <_printf_float+0x90>
 8003e18:	6863      	ldr	r3, [r4, #4]
 8003e1a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8003e1e:	9206      	str	r2, [sp, #24]
 8003e20:	1c5a      	adds	r2, r3, #1
 8003e22:	d13f      	bne.n	8003ea4 <_printf_float+0x178>
 8003e24:	2306      	movs	r3, #6
 8003e26:	6063      	str	r3, [r4, #4]
 8003e28:	9b05      	ldr	r3, [sp, #20]
 8003e2a:	6861      	ldr	r1, [r4, #4]
 8003e2c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8003e30:	2300      	movs	r3, #0
 8003e32:	9303      	str	r3, [sp, #12]
 8003e34:	ab0a      	add	r3, sp, #40	; 0x28
 8003e36:	e9cd b301 	strd	fp, r3, [sp, #4]
 8003e3a:	ab09      	add	r3, sp, #36	; 0x24
 8003e3c:	ec49 8b10 	vmov	d0, r8, r9
 8003e40:	9300      	str	r3, [sp, #0]
 8003e42:	6022      	str	r2, [r4, #0]
 8003e44:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8003e48:	4628      	mov	r0, r5
 8003e4a:	f7ff fecf 	bl	8003bec <__cvt>
 8003e4e:	9b06      	ldr	r3, [sp, #24]
 8003e50:	9909      	ldr	r1, [sp, #36]	; 0x24
 8003e52:	2b47      	cmp	r3, #71	; 0x47
 8003e54:	4680      	mov	r8, r0
 8003e56:	d108      	bne.n	8003e6a <_printf_float+0x13e>
 8003e58:	1cc8      	adds	r0, r1, #3
 8003e5a:	db02      	blt.n	8003e62 <_printf_float+0x136>
 8003e5c:	6863      	ldr	r3, [r4, #4]
 8003e5e:	4299      	cmp	r1, r3
 8003e60:	dd41      	ble.n	8003ee6 <_printf_float+0x1ba>
 8003e62:	f1ab 0302 	sub.w	r3, fp, #2
 8003e66:	fa5f fb83 	uxtb.w	fp, r3
 8003e6a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8003e6e:	d820      	bhi.n	8003eb2 <_printf_float+0x186>
 8003e70:	3901      	subs	r1, #1
 8003e72:	465a      	mov	r2, fp
 8003e74:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8003e78:	9109      	str	r1, [sp, #36]	; 0x24
 8003e7a:	f7ff ff19 	bl	8003cb0 <__exponent>
 8003e7e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8003e80:	1813      	adds	r3, r2, r0
 8003e82:	2a01      	cmp	r2, #1
 8003e84:	4681      	mov	r9, r0
 8003e86:	6123      	str	r3, [r4, #16]
 8003e88:	dc02      	bgt.n	8003e90 <_printf_float+0x164>
 8003e8a:	6822      	ldr	r2, [r4, #0]
 8003e8c:	07d2      	lsls	r2, r2, #31
 8003e8e:	d501      	bpl.n	8003e94 <_printf_float+0x168>
 8003e90:	3301      	adds	r3, #1
 8003e92:	6123      	str	r3, [r4, #16]
 8003e94:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d09c      	beq.n	8003dd6 <_printf_float+0xaa>
 8003e9c:	232d      	movs	r3, #45	; 0x2d
 8003e9e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003ea2:	e798      	b.n	8003dd6 <_printf_float+0xaa>
 8003ea4:	9a06      	ldr	r2, [sp, #24]
 8003ea6:	2a47      	cmp	r2, #71	; 0x47
 8003ea8:	d1be      	bne.n	8003e28 <_printf_float+0xfc>
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d1bc      	bne.n	8003e28 <_printf_float+0xfc>
 8003eae:	2301      	movs	r3, #1
 8003eb0:	e7b9      	b.n	8003e26 <_printf_float+0xfa>
 8003eb2:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8003eb6:	d118      	bne.n	8003eea <_printf_float+0x1be>
 8003eb8:	2900      	cmp	r1, #0
 8003eba:	6863      	ldr	r3, [r4, #4]
 8003ebc:	dd0b      	ble.n	8003ed6 <_printf_float+0x1aa>
 8003ebe:	6121      	str	r1, [r4, #16]
 8003ec0:	b913      	cbnz	r3, 8003ec8 <_printf_float+0x19c>
 8003ec2:	6822      	ldr	r2, [r4, #0]
 8003ec4:	07d0      	lsls	r0, r2, #31
 8003ec6:	d502      	bpl.n	8003ece <_printf_float+0x1a2>
 8003ec8:	3301      	adds	r3, #1
 8003eca:	440b      	add	r3, r1
 8003ecc:	6123      	str	r3, [r4, #16]
 8003ece:	65a1      	str	r1, [r4, #88]	; 0x58
 8003ed0:	f04f 0900 	mov.w	r9, #0
 8003ed4:	e7de      	b.n	8003e94 <_printf_float+0x168>
 8003ed6:	b913      	cbnz	r3, 8003ede <_printf_float+0x1b2>
 8003ed8:	6822      	ldr	r2, [r4, #0]
 8003eda:	07d2      	lsls	r2, r2, #31
 8003edc:	d501      	bpl.n	8003ee2 <_printf_float+0x1b6>
 8003ede:	3302      	adds	r3, #2
 8003ee0:	e7f4      	b.n	8003ecc <_printf_float+0x1a0>
 8003ee2:	2301      	movs	r3, #1
 8003ee4:	e7f2      	b.n	8003ecc <_printf_float+0x1a0>
 8003ee6:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8003eea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003eec:	4299      	cmp	r1, r3
 8003eee:	db05      	blt.n	8003efc <_printf_float+0x1d0>
 8003ef0:	6823      	ldr	r3, [r4, #0]
 8003ef2:	6121      	str	r1, [r4, #16]
 8003ef4:	07d8      	lsls	r0, r3, #31
 8003ef6:	d5ea      	bpl.n	8003ece <_printf_float+0x1a2>
 8003ef8:	1c4b      	adds	r3, r1, #1
 8003efa:	e7e7      	b.n	8003ecc <_printf_float+0x1a0>
 8003efc:	2900      	cmp	r1, #0
 8003efe:	bfd4      	ite	le
 8003f00:	f1c1 0202 	rsble	r2, r1, #2
 8003f04:	2201      	movgt	r2, #1
 8003f06:	4413      	add	r3, r2
 8003f08:	e7e0      	b.n	8003ecc <_printf_float+0x1a0>
 8003f0a:	6823      	ldr	r3, [r4, #0]
 8003f0c:	055a      	lsls	r2, r3, #21
 8003f0e:	d407      	bmi.n	8003f20 <_printf_float+0x1f4>
 8003f10:	6923      	ldr	r3, [r4, #16]
 8003f12:	4642      	mov	r2, r8
 8003f14:	4631      	mov	r1, r6
 8003f16:	4628      	mov	r0, r5
 8003f18:	47b8      	blx	r7
 8003f1a:	3001      	adds	r0, #1
 8003f1c:	d12c      	bne.n	8003f78 <_printf_float+0x24c>
 8003f1e:	e764      	b.n	8003dea <_printf_float+0xbe>
 8003f20:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8003f24:	f240 80e0 	bls.w	80040e8 <_printf_float+0x3bc>
 8003f28:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8003f2c:	2200      	movs	r2, #0
 8003f2e:	2300      	movs	r3, #0
 8003f30:	f7fc fdd2 	bl	8000ad8 <__aeabi_dcmpeq>
 8003f34:	2800      	cmp	r0, #0
 8003f36:	d034      	beq.n	8003fa2 <_printf_float+0x276>
 8003f38:	4a37      	ldr	r2, [pc, #220]	; (8004018 <_printf_float+0x2ec>)
 8003f3a:	2301      	movs	r3, #1
 8003f3c:	4631      	mov	r1, r6
 8003f3e:	4628      	mov	r0, r5
 8003f40:	47b8      	blx	r7
 8003f42:	3001      	adds	r0, #1
 8003f44:	f43f af51 	beq.w	8003dea <_printf_float+0xbe>
 8003f48:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003f4c:	429a      	cmp	r2, r3
 8003f4e:	db02      	blt.n	8003f56 <_printf_float+0x22a>
 8003f50:	6823      	ldr	r3, [r4, #0]
 8003f52:	07d8      	lsls	r0, r3, #31
 8003f54:	d510      	bpl.n	8003f78 <_printf_float+0x24c>
 8003f56:	ee18 3a10 	vmov	r3, s16
 8003f5a:	4652      	mov	r2, sl
 8003f5c:	4631      	mov	r1, r6
 8003f5e:	4628      	mov	r0, r5
 8003f60:	47b8      	blx	r7
 8003f62:	3001      	adds	r0, #1
 8003f64:	f43f af41 	beq.w	8003dea <_printf_float+0xbe>
 8003f68:	f04f 0800 	mov.w	r8, #0
 8003f6c:	f104 091a 	add.w	r9, r4, #26
 8003f70:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003f72:	3b01      	subs	r3, #1
 8003f74:	4543      	cmp	r3, r8
 8003f76:	dc09      	bgt.n	8003f8c <_printf_float+0x260>
 8003f78:	6823      	ldr	r3, [r4, #0]
 8003f7a:	079b      	lsls	r3, r3, #30
 8003f7c:	f100 8107 	bmi.w	800418e <_printf_float+0x462>
 8003f80:	68e0      	ldr	r0, [r4, #12]
 8003f82:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003f84:	4298      	cmp	r0, r3
 8003f86:	bfb8      	it	lt
 8003f88:	4618      	movlt	r0, r3
 8003f8a:	e730      	b.n	8003dee <_printf_float+0xc2>
 8003f8c:	2301      	movs	r3, #1
 8003f8e:	464a      	mov	r2, r9
 8003f90:	4631      	mov	r1, r6
 8003f92:	4628      	mov	r0, r5
 8003f94:	47b8      	blx	r7
 8003f96:	3001      	adds	r0, #1
 8003f98:	f43f af27 	beq.w	8003dea <_printf_float+0xbe>
 8003f9c:	f108 0801 	add.w	r8, r8, #1
 8003fa0:	e7e6      	b.n	8003f70 <_printf_float+0x244>
 8003fa2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	dc39      	bgt.n	800401c <_printf_float+0x2f0>
 8003fa8:	4a1b      	ldr	r2, [pc, #108]	; (8004018 <_printf_float+0x2ec>)
 8003faa:	2301      	movs	r3, #1
 8003fac:	4631      	mov	r1, r6
 8003fae:	4628      	mov	r0, r5
 8003fb0:	47b8      	blx	r7
 8003fb2:	3001      	adds	r0, #1
 8003fb4:	f43f af19 	beq.w	8003dea <_printf_float+0xbe>
 8003fb8:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8003fbc:	4313      	orrs	r3, r2
 8003fbe:	d102      	bne.n	8003fc6 <_printf_float+0x29a>
 8003fc0:	6823      	ldr	r3, [r4, #0]
 8003fc2:	07d9      	lsls	r1, r3, #31
 8003fc4:	d5d8      	bpl.n	8003f78 <_printf_float+0x24c>
 8003fc6:	ee18 3a10 	vmov	r3, s16
 8003fca:	4652      	mov	r2, sl
 8003fcc:	4631      	mov	r1, r6
 8003fce:	4628      	mov	r0, r5
 8003fd0:	47b8      	blx	r7
 8003fd2:	3001      	adds	r0, #1
 8003fd4:	f43f af09 	beq.w	8003dea <_printf_float+0xbe>
 8003fd8:	f04f 0900 	mov.w	r9, #0
 8003fdc:	f104 0a1a 	add.w	sl, r4, #26
 8003fe0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003fe2:	425b      	negs	r3, r3
 8003fe4:	454b      	cmp	r3, r9
 8003fe6:	dc01      	bgt.n	8003fec <_printf_float+0x2c0>
 8003fe8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003fea:	e792      	b.n	8003f12 <_printf_float+0x1e6>
 8003fec:	2301      	movs	r3, #1
 8003fee:	4652      	mov	r2, sl
 8003ff0:	4631      	mov	r1, r6
 8003ff2:	4628      	mov	r0, r5
 8003ff4:	47b8      	blx	r7
 8003ff6:	3001      	adds	r0, #1
 8003ff8:	f43f aef7 	beq.w	8003dea <_printf_float+0xbe>
 8003ffc:	f109 0901 	add.w	r9, r9, #1
 8004000:	e7ee      	b.n	8003fe0 <_printf_float+0x2b4>
 8004002:	bf00      	nop
 8004004:	7fefffff 	.word	0x7fefffff
 8004008:	080083e0 	.word	0x080083e0
 800400c:	080083e4 	.word	0x080083e4
 8004010:	080083e8 	.word	0x080083e8
 8004014:	080083ec 	.word	0x080083ec
 8004018:	080083f0 	.word	0x080083f0
 800401c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800401e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004020:	429a      	cmp	r2, r3
 8004022:	bfa8      	it	ge
 8004024:	461a      	movge	r2, r3
 8004026:	2a00      	cmp	r2, #0
 8004028:	4691      	mov	r9, r2
 800402a:	dc37      	bgt.n	800409c <_printf_float+0x370>
 800402c:	f04f 0b00 	mov.w	fp, #0
 8004030:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004034:	f104 021a 	add.w	r2, r4, #26
 8004038:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800403a:	9305      	str	r3, [sp, #20]
 800403c:	eba3 0309 	sub.w	r3, r3, r9
 8004040:	455b      	cmp	r3, fp
 8004042:	dc33      	bgt.n	80040ac <_printf_float+0x380>
 8004044:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004048:	429a      	cmp	r2, r3
 800404a:	db3b      	blt.n	80040c4 <_printf_float+0x398>
 800404c:	6823      	ldr	r3, [r4, #0]
 800404e:	07da      	lsls	r2, r3, #31
 8004050:	d438      	bmi.n	80040c4 <_printf_float+0x398>
 8004052:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8004056:	eba2 0903 	sub.w	r9, r2, r3
 800405a:	9b05      	ldr	r3, [sp, #20]
 800405c:	1ad2      	subs	r2, r2, r3
 800405e:	4591      	cmp	r9, r2
 8004060:	bfa8      	it	ge
 8004062:	4691      	movge	r9, r2
 8004064:	f1b9 0f00 	cmp.w	r9, #0
 8004068:	dc35      	bgt.n	80040d6 <_printf_float+0x3aa>
 800406a:	f04f 0800 	mov.w	r8, #0
 800406e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004072:	f104 0a1a 	add.w	sl, r4, #26
 8004076:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800407a:	1a9b      	subs	r3, r3, r2
 800407c:	eba3 0309 	sub.w	r3, r3, r9
 8004080:	4543      	cmp	r3, r8
 8004082:	f77f af79 	ble.w	8003f78 <_printf_float+0x24c>
 8004086:	2301      	movs	r3, #1
 8004088:	4652      	mov	r2, sl
 800408a:	4631      	mov	r1, r6
 800408c:	4628      	mov	r0, r5
 800408e:	47b8      	blx	r7
 8004090:	3001      	adds	r0, #1
 8004092:	f43f aeaa 	beq.w	8003dea <_printf_float+0xbe>
 8004096:	f108 0801 	add.w	r8, r8, #1
 800409a:	e7ec      	b.n	8004076 <_printf_float+0x34a>
 800409c:	4613      	mov	r3, r2
 800409e:	4631      	mov	r1, r6
 80040a0:	4642      	mov	r2, r8
 80040a2:	4628      	mov	r0, r5
 80040a4:	47b8      	blx	r7
 80040a6:	3001      	adds	r0, #1
 80040a8:	d1c0      	bne.n	800402c <_printf_float+0x300>
 80040aa:	e69e      	b.n	8003dea <_printf_float+0xbe>
 80040ac:	2301      	movs	r3, #1
 80040ae:	4631      	mov	r1, r6
 80040b0:	4628      	mov	r0, r5
 80040b2:	9205      	str	r2, [sp, #20]
 80040b4:	47b8      	blx	r7
 80040b6:	3001      	adds	r0, #1
 80040b8:	f43f ae97 	beq.w	8003dea <_printf_float+0xbe>
 80040bc:	9a05      	ldr	r2, [sp, #20]
 80040be:	f10b 0b01 	add.w	fp, fp, #1
 80040c2:	e7b9      	b.n	8004038 <_printf_float+0x30c>
 80040c4:	ee18 3a10 	vmov	r3, s16
 80040c8:	4652      	mov	r2, sl
 80040ca:	4631      	mov	r1, r6
 80040cc:	4628      	mov	r0, r5
 80040ce:	47b8      	blx	r7
 80040d0:	3001      	adds	r0, #1
 80040d2:	d1be      	bne.n	8004052 <_printf_float+0x326>
 80040d4:	e689      	b.n	8003dea <_printf_float+0xbe>
 80040d6:	9a05      	ldr	r2, [sp, #20]
 80040d8:	464b      	mov	r3, r9
 80040da:	4442      	add	r2, r8
 80040dc:	4631      	mov	r1, r6
 80040de:	4628      	mov	r0, r5
 80040e0:	47b8      	blx	r7
 80040e2:	3001      	adds	r0, #1
 80040e4:	d1c1      	bne.n	800406a <_printf_float+0x33e>
 80040e6:	e680      	b.n	8003dea <_printf_float+0xbe>
 80040e8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80040ea:	2a01      	cmp	r2, #1
 80040ec:	dc01      	bgt.n	80040f2 <_printf_float+0x3c6>
 80040ee:	07db      	lsls	r3, r3, #31
 80040f0:	d53a      	bpl.n	8004168 <_printf_float+0x43c>
 80040f2:	2301      	movs	r3, #1
 80040f4:	4642      	mov	r2, r8
 80040f6:	4631      	mov	r1, r6
 80040f8:	4628      	mov	r0, r5
 80040fa:	47b8      	blx	r7
 80040fc:	3001      	adds	r0, #1
 80040fe:	f43f ae74 	beq.w	8003dea <_printf_float+0xbe>
 8004102:	ee18 3a10 	vmov	r3, s16
 8004106:	4652      	mov	r2, sl
 8004108:	4631      	mov	r1, r6
 800410a:	4628      	mov	r0, r5
 800410c:	47b8      	blx	r7
 800410e:	3001      	adds	r0, #1
 8004110:	f43f ae6b 	beq.w	8003dea <_printf_float+0xbe>
 8004114:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004118:	2200      	movs	r2, #0
 800411a:	2300      	movs	r3, #0
 800411c:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8004120:	f7fc fcda 	bl	8000ad8 <__aeabi_dcmpeq>
 8004124:	b9d8      	cbnz	r0, 800415e <_printf_float+0x432>
 8004126:	f10a 33ff 	add.w	r3, sl, #4294967295
 800412a:	f108 0201 	add.w	r2, r8, #1
 800412e:	4631      	mov	r1, r6
 8004130:	4628      	mov	r0, r5
 8004132:	47b8      	blx	r7
 8004134:	3001      	adds	r0, #1
 8004136:	d10e      	bne.n	8004156 <_printf_float+0x42a>
 8004138:	e657      	b.n	8003dea <_printf_float+0xbe>
 800413a:	2301      	movs	r3, #1
 800413c:	4652      	mov	r2, sl
 800413e:	4631      	mov	r1, r6
 8004140:	4628      	mov	r0, r5
 8004142:	47b8      	blx	r7
 8004144:	3001      	adds	r0, #1
 8004146:	f43f ae50 	beq.w	8003dea <_printf_float+0xbe>
 800414a:	f108 0801 	add.w	r8, r8, #1
 800414e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004150:	3b01      	subs	r3, #1
 8004152:	4543      	cmp	r3, r8
 8004154:	dcf1      	bgt.n	800413a <_printf_float+0x40e>
 8004156:	464b      	mov	r3, r9
 8004158:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800415c:	e6da      	b.n	8003f14 <_printf_float+0x1e8>
 800415e:	f04f 0800 	mov.w	r8, #0
 8004162:	f104 0a1a 	add.w	sl, r4, #26
 8004166:	e7f2      	b.n	800414e <_printf_float+0x422>
 8004168:	2301      	movs	r3, #1
 800416a:	4642      	mov	r2, r8
 800416c:	e7df      	b.n	800412e <_printf_float+0x402>
 800416e:	2301      	movs	r3, #1
 8004170:	464a      	mov	r2, r9
 8004172:	4631      	mov	r1, r6
 8004174:	4628      	mov	r0, r5
 8004176:	47b8      	blx	r7
 8004178:	3001      	adds	r0, #1
 800417a:	f43f ae36 	beq.w	8003dea <_printf_float+0xbe>
 800417e:	f108 0801 	add.w	r8, r8, #1
 8004182:	68e3      	ldr	r3, [r4, #12]
 8004184:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004186:	1a5b      	subs	r3, r3, r1
 8004188:	4543      	cmp	r3, r8
 800418a:	dcf0      	bgt.n	800416e <_printf_float+0x442>
 800418c:	e6f8      	b.n	8003f80 <_printf_float+0x254>
 800418e:	f04f 0800 	mov.w	r8, #0
 8004192:	f104 0919 	add.w	r9, r4, #25
 8004196:	e7f4      	b.n	8004182 <_printf_float+0x456>

08004198 <_printf_common>:
 8004198:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800419c:	4616      	mov	r6, r2
 800419e:	4699      	mov	r9, r3
 80041a0:	688a      	ldr	r2, [r1, #8]
 80041a2:	690b      	ldr	r3, [r1, #16]
 80041a4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80041a8:	4293      	cmp	r3, r2
 80041aa:	bfb8      	it	lt
 80041ac:	4613      	movlt	r3, r2
 80041ae:	6033      	str	r3, [r6, #0]
 80041b0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80041b4:	4607      	mov	r7, r0
 80041b6:	460c      	mov	r4, r1
 80041b8:	b10a      	cbz	r2, 80041be <_printf_common+0x26>
 80041ba:	3301      	adds	r3, #1
 80041bc:	6033      	str	r3, [r6, #0]
 80041be:	6823      	ldr	r3, [r4, #0]
 80041c0:	0699      	lsls	r1, r3, #26
 80041c2:	bf42      	ittt	mi
 80041c4:	6833      	ldrmi	r3, [r6, #0]
 80041c6:	3302      	addmi	r3, #2
 80041c8:	6033      	strmi	r3, [r6, #0]
 80041ca:	6825      	ldr	r5, [r4, #0]
 80041cc:	f015 0506 	ands.w	r5, r5, #6
 80041d0:	d106      	bne.n	80041e0 <_printf_common+0x48>
 80041d2:	f104 0a19 	add.w	sl, r4, #25
 80041d6:	68e3      	ldr	r3, [r4, #12]
 80041d8:	6832      	ldr	r2, [r6, #0]
 80041da:	1a9b      	subs	r3, r3, r2
 80041dc:	42ab      	cmp	r3, r5
 80041de:	dc26      	bgt.n	800422e <_printf_common+0x96>
 80041e0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80041e4:	1e13      	subs	r3, r2, #0
 80041e6:	6822      	ldr	r2, [r4, #0]
 80041e8:	bf18      	it	ne
 80041ea:	2301      	movne	r3, #1
 80041ec:	0692      	lsls	r2, r2, #26
 80041ee:	d42b      	bmi.n	8004248 <_printf_common+0xb0>
 80041f0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80041f4:	4649      	mov	r1, r9
 80041f6:	4638      	mov	r0, r7
 80041f8:	47c0      	blx	r8
 80041fa:	3001      	adds	r0, #1
 80041fc:	d01e      	beq.n	800423c <_printf_common+0xa4>
 80041fe:	6823      	ldr	r3, [r4, #0]
 8004200:	6922      	ldr	r2, [r4, #16]
 8004202:	f003 0306 	and.w	r3, r3, #6
 8004206:	2b04      	cmp	r3, #4
 8004208:	bf02      	ittt	eq
 800420a:	68e5      	ldreq	r5, [r4, #12]
 800420c:	6833      	ldreq	r3, [r6, #0]
 800420e:	1aed      	subeq	r5, r5, r3
 8004210:	68a3      	ldr	r3, [r4, #8]
 8004212:	bf0c      	ite	eq
 8004214:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004218:	2500      	movne	r5, #0
 800421a:	4293      	cmp	r3, r2
 800421c:	bfc4      	itt	gt
 800421e:	1a9b      	subgt	r3, r3, r2
 8004220:	18ed      	addgt	r5, r5, r3
 8004222:	2600      	movs	r6, #0
 8004224:	341a      	adds	r4, #26
 8004226:	42b5      	cmp	r5, r6
 8004228:	d11a      	bne.n	8004260 <_printf_common+0xc8>
 800422a:	2000      	movs	r0, #0
 800422c:	e008      	b.n	8004240 <_printf_common+0xa8>
 800422e:	2301      	movs	r3, #1
 8004230:	4652      	mov	r2, sl
 8004232:	4649      	mov	r1, r9
 8004234:	4638      	mov	r0, r7
 8004236:	47c0      	blx	r8
 8004238:	3001      	adds	r0, #1
 800423a:	d103      	bne.n	8004244 <_printf_common+0xac>
 800423c:	f04f 30ff 	mov.w	r0, #4294967295
 8004240:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004244:	3501      	adds	r5, #1
 8004246:	e7c6      	b.n	80041d6 <_printf_common+0x3e>
 8004248:	18e1      	adds	r1, r4, r3
 800424a:	1c5a      	adds	r2, r3, #1
 800424c:	2030      	movs	r0, #48	; 0x30
 800424e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004252:	4422      	add	r2, r4
 8004254:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004258:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800425c:	3302      	adds	r3, #2
 800425e:	e7c7      	b.n	80041f0 <_printf_common+0x58>
 8004260:	2301      	movs	r3, #1
 8004262:	4622      	mov	r2, r4
 8004264:	4649      	mov	r1, r9
 8004266:	4638      	mov	r0, r7
 8004268:	47c0      	blx	r8
 800426a:	3001      	adds	r0, #1
 800426c:	d0e6      	beq.n	800423c <_printf_common+0xa4>
 800426e:	3601      	adds	r6, #1
 8004270:	e7d9      	b.n	8004226 <_printf_common+0x8e>
	...

08004274 <_printf_i>:
 8004274:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004278:	7e0f      	ldrb	r7, [r1, #24]
 800427a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800427c:	2f78      	cmp	r7, #120	; 0x78
 800427e:	4691      	mov	r9, r2
 8004280:	4680      	mov	r8, r0
 8004282:	460c      	mov	r4, r1
 8004284:	469a      	mov	sl, r3
 8004286:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800428a:	d807      	bhi.n	800429c <_printf_i+0x28>
 800428c:	2f62      	cmp	r7, #98	; 0x62
 800428e:	d80a      	bhi.n	80042a6 <_printf_i+0x32>
 8004290:	2f00      	cmp	r7, #0
 8004292:	f000 80d4 	beq.w	800443e <_printf_i+0x1ca>
 8004296:	2f58      	cmp	r7, #88	; 0x58
 8004298:	f000 80c0 	beq.w	800441c <_printf_i+0x1a8>
 800429c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80042a0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80042a4:	e03a      	b.n	800431c <_printf_i+0xa8>
 80042a6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80042aa:	2b15      	cmp	r3, #21
 80042ac:	d8f6      	bhi.n	800429c <_printf_i+0x28>
 80042ae:	a101      	add	r1, pc, #4	; (adr r1, 80042b4 <_printf_i+0x40>)
 80042b0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80042b4:	0800430d 	.word	0x0800430d
 80042b8:	08004321 	.word	0x08004321
 80042bc:	0800429d 	.word	0x0800429d
 80042c0:	0800429d 	.word	0x0800429d
 80042c4:	0800429d 	.word	0x0800429d
 80042c8:	0800429d 	.word	0x0800429d
 80042cc:	08004321 	.word	0x08004321
 80042d0:	0800429d 	.word	0x0800429d
 80042d4:	0800429d 	.word	0x0800429d
 80042d8:	0800429d 	.word	0x0800429d
 80042dc:	0800429d 	.word	0x0800429d
 80042e0:	08004425 	.word	0x08004425
 80042e4:	0800434d 	.word	0x0800434d
 80042e8:	080043df 	.word	0x080043df
 80042ec:	0800429d 	.word	0x0800429d
 80042f0:	0800429d 	.word	0x0800429d
 80042f4:	08004447 	.word	0x08004447
 80042f8:	0800429d 	.word	0x0800429d
 80042fc:	0800434d 	.word	0x0800434d
 8004300:	0800429d 	.word	0x0800429d
 8004304:	0800429d 	.word	0x0800429d
 8004308:	080043e7 	.word	0x080043e7
 800430c:	682b      	ldr	r3, [r5, #0]
 800430e:	1d1a      	adds	r2, r3, #4
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	602a      	str	r2, [r5, #0]
 8004314:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004318:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800431c:	2301      	movs	r3, #1
 800431e:	e09f      	b.n	8004460 <_printf_i+0x1ec>
 8004320:	6820      	ldr	r0, [r4, #0]
 8004322:	682b      	ldr	r3, [r5, #0]
 8004324:	0607      	lsls	r7, r0, #24
 8004326:	f103 0104 	add.w	r1, r3, #4
 800432a:	6029      	str	r1, [r5, #0]
 800432c:	d501      	bpl.n	8004332 <_printf_i+0xbe>
 800432e:	681e      	ldr	r6, [r3, #0]
 8004330:	e003      	b.n	800433a <_printf_i+0xc6>
 8004332:	0646      	lsls	r6, r0, #25
 8004334:	d5fb      	bpl.n	800432e <_printf_i+0xba>
 8004336:	f9b3 6000 	ldrsh.w	r6, [r3]
 800433a:	2e00      	cmp	r6, #0
 800433c:	da03      	bge.n	8004346 <_printf_i+0xd2>
 800433e:	232d      	movs	r3, #45	; 0x2d
 8004340:	4276      	negs	r6, r6
 8004342:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004346:	485a      	ldr	r0, [pc, #360]	; (80044b0 <_printf_i+0x23c>)
 8004348:	230a      	movs	r3, #10
 800434a:	e012      	b.n	8004372 <_printf_i+0xfe>
 800434c:	682b      	ldr	r3, [r5, #0]
 800434e:	6820      	ldr	r0, [r4, #0]
 8004350:	1d19      	adds	r1, r3, #4
 8004352:	6029      	str	r1, [r5, #0]
 8004354:	0605      	lsls	r5, r0, #24
 8004356:	d501      	bpl.n	800435c <_printf_i+0xe8>
 8004358:	681e      	ldr	r6, [r3, #0]
 800435a:	e002      	b.n	8004362 <_printf_i+0xee>
 800435c:	0641      	lsls	r1, r0, #25
 800435e:	d5fb      	bpl.n	8004358 <_printf_i+0xe4>
 8004360:	881e      	ldrh	r6, [r3, #0]
 8004362:	4853      	ldr	r0, [pc, #332]	; (80044b0 <_printf_i+0x23c>)
 8004364:	2f6f      	cmp	r7, #111	; 0x6f
 8004366:	bf0c      	ite	eq
 8004368:	2308      	moveq	r3, #8
 800436a:	230a      	movne	r3, #10
 800436c:	2100      	movs	r1, #0
 800436e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004372:	6865      	ldr	r5, [r4, #4]
 8004374:	60a5      	str	r5, [r4, #8]
 8004376:	2d00      	cmp	r5, #0
 8004378:	bfa2      	ittt	ge
 800437a:	6821      	ldrge	r1, [r4, #0]
 800437c:	f021 0104 	bicge.w	r1, r1, #4
 8004380:	6021      	strge	r1, [r4, #0]
 8004382:	b90e      	cbnz	r6, 8004388 <_printf_i+0x114>
 8004384:	2d00      	cmp	r5, #0
 8004386:	d04b      	beq.n	8004420 <_printf_i+0x1ac>
 8004388:	4615      	mov	r5, r2
 800438a:	fbb6 f1f3 	udiv	r1, r6, r3
 800438e:	fb03 6711 	mls	r7, r3, r1, r6
 8004392:	5dc7      	ldrb	r7, [r0, r7]
 8004394:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004398:	4637      	mov	r7, r6
 800439a:	42bb      	cmp	r3, r7
 800439c:	460e      	mov	r6, r1
 800439e:	d9f4      	bls.n	800438a <_printf_i+0x116>
 80043a0:	2b08      	cmp	r3, #8
 80043a2:	d10b      	bne.n	80043bc <_printf_i+0x148>
 80043a4:	6823      	ldr	r3, [r4, #0]
 80043a6:	07de      	lsls	r6, r3, #31
 80043a8:	d508      	bpl.n	80043bc <_printf_i+0x148>
 80043aa:	6923      	ldr	r3, [r4, #16]
 80043ac:	6861      	ldr	r1, [r4, #4]
 80043ae:	4299      	cmp	r1, r3
 80043b0:	bfde      	ittt	le
 80043b2:	2330      	movle	r3, #48	; 0x30
 80043b4:	f805 3c01 	strble.w	r3, [r5, #-1]
 80043b8:	f105 35ff 	addle.w	r5, r5, #4294967295
 80043bc:	1b52      	subs	r2, r2, r5
 80043be:	6122      	str	r2, [r4, #16]
 80043c0:	f8cd a000 	str.w	sl, [sp]
 80043c4:	464b      	mov	r3, r9
 80043c6:	aa03      	add	r2, sp, #12
 80043c8:	4621      	mov	r1, r4
 80043ca:	4640      	mov	r0, r8
 80043cc:	f7ff fee4 	bl	8004198 <_printf_common>
 80043d0:	3001      	adds	r0, #1
 80043d2:	d14a      	bne.n	800446a <_printf_i+0x1f6>
 80043d4:	f04f 30ff 	mov.w	r0, #4294967295
 80043d8:	b004      	add	sp, #16
 80043da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80043de:	6823      	ldr	r3, [r4, #0]
 80043e0:	f043 0320 	orr.w	r3, r3, #32
 80043e4:	6023      	str	r3, [r4, #0]
 80043e6:	4833      	ldr	r0, [pc, #204]	; (80044b4 <_printf_i+0x240>)
 80043e8:	2778      	movs	r7, #120	; 0x78
 80043ea:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80043ee:	6823      	ldr	r3, [r4, #0]
 80043f0:	6829      	ldr	r1, [r5, #0]
 80043f2:	061f      	lsls	r7, r3, #24
 80043f4:	f851 6b04 	ldr.w	r6, [r1], #4
 80043f8:	d402      	bmi.n	8004400 <_printf_i+0x18c>
 80043fa:	065f      	lsls	r7, r3, #25
 80043fc:	bf48      	it	mi
 80043fe:	b2b6      	uxthmi	r6, r6
 8004400:	07df      	lsls	r7, r3, #31
 8004402:	bf48      	it	mi
 8004404:	f043 0320 	orrmi.w	r3, r3, #32
 8004408:	6029      	str	r1, [r5, #0]
 800440a:	bf48      	it	mi
 800440c:	6023      	strmi	r3, [r4, #0]
 800440e:	b91e      	cbnz	r6, 8004418 <_printf_i+0x1a4>
 8004410:	6823      	ldr	r3, [r4, #0]
 8004412:	f023 0320 	bic.w	r3, r3, #32
 8004416:	6023      	str	r3, [r4, #0]
 8004418:	2310      	movs	r3, #16
 800441a:	e7a7      	b.n	800436c <_printf_i+0xf8>
 800441c:	4824      	ldr	r0, [pc, #144]	; (80044b0 <_printf_i+0x23c>)
 800441e:	e7e4      	b.n	80043ea <_printf_i+0x176>
 8004420:	4615      	mov	r5, r2
 8004422:	e7bd      	b.n	80043a0 <_printf_i+0x12c>
 8004424:	682b      	ldr	r3, [r5, #0]
 8004426:	6826      	ldr	r6, [r4, #0]
 8004428:	6961      	ldr	r1, [r4, #20]
 800442a:	1d18      	adds	r0, r3, #4
 800442c:	6028      	str	r0, [r5, #0]
 800442e:	0635      	lsls	r5, r6, #24
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	d501      	bpl.n	8004438 <_printf_i+0x1c4>
 8004434:	6019      	str	r1, [r3, #0]
 8004436:	e002      	b.n	800443e <_printf_i+0x1ca>
 8004438:	0670      	lsls	r0, r6, #25
 800443a:	d5fb      	bpl.n	8004434 <_printf_i+0x1c0>
 800443c:	8019      	strh	r1, [r3, #0]
 800443e:	2300      	movs	r3, #0
 8004440:	6123      	str	r3, [r4, #16]
 8004442:	4615      	mov	r5, r2
 8004444:	e7bc      	b.n	80043c0 <_printf_i+0x14c>
 8004446:	682b      	ldr	r3, [r5, #0]
 8004448:	1d1a      	adds	r2, r3, #4
 800444a:	602a      	str	r2, [r5, #0]
 800444c:	681d      	ldr	r5, [r3, #0]
 800444e:	6862      	ldr	r2, [r4, #4]
 8004450:	2100      	movs	r1, #0
 8004452:	4628      	mov	r0, r5
 8004454:	f7fb fec4 	bl	80001e0 <memchr>
 8004458:	b108      	cbz	r0, 800445e <_printf_i+0x1ea>
 800445a:	1b40      	subs	r0, r0, r5
 800445c:	6060      	str	r0, [r4, #4]
 800445e:	6863      	ldr	r3, [r4, #4]
 8004460:	6123      	str	r3, [r4, #16]
 8004462:	2300      	movs	r3, #0
 8004464:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004468:	e7aa      	b.n	80043c0 <_printf_i+0x14c>
 800446a:	6923      	ldr	r3, [r4, #16]
 800446c:	462a      	mov	r2, r5
 800446e:	4649      	mov	r1, r9
 8004470:	4640      	mov	r0, r8
 8004472:	47d0      	blx	sl
 8004474:	3001      	adds	r0, #1
 8004476:	d0ad      	beq.n	80043d4 <_printf_i+0x160>
 8004478:	6823      	ldr	r3, [r4, #0]
 800447a:	079b      	lsls	r3, r3, #30
 800447c:	d413      	bmi.n	80044a6 <_printf_i+0x232>
 800447e:	68e0      	ldr	r0, [r4, #12]
 8004480:	9b03      	ldr	r3, [sp, #12]
 8004482:	4298      	cmp	r0, r3
 8004484:	bfb8      	it	lt
 8004486:	4618      	movlt	r0, r3
 8004488:	e7a6      	b.n	80043d8 <_printf_i+0x164>
 800448a:	2301      	movs	r3, #1
 800448c:	4632      	mov	r2, r6
 800448e:	4649      	mov	r1, r9
 8004490:	4640      	mov	r0, r8
 8004492:	47d0      	blx	sl
 8004494:	3001      	adds	r0, #1
 8004496:	d09d      	beq.n	80043d4 <_printf_i+0x160>
 8004498:	3501      	adds	r5, #1
 800449a:	68e3      	ldr	r3, [r4, #12]
 800449c:	9903      	ldr	r1, [sp, #12]
 800449e:	1a5b      	subs	r3, r3, r1
 80044a0:	42ab      	cmp	r3, r5
 80044a2:	dcf2      	bgt.n	800448a <_printf_i+0x216>
 80044a4:	e7eb      	b.n	800447e <_printf_i+0x20a>
 80044a6:	2500      	movs	r5, #0
 80044a8:	f104 0619 	add.w	r6, r4, #25
 80044ac:	e7f5      	b.n	800449a <_printf_i+0x226>
 80044ae:	bf00      	nop
 80044b0:	080083f2 	.word	0x080083f2
 80044b4:	08008403 	.word	0x08008403

080044b8 <_scanf_float>:
 80044b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80044bc:	b087      	sub	sp, #28
 80044be:	4617      	mov	r7, r2
 80044c0:	9303      	str	r3, [sp, #12]
 80044c2:	688b      	ldr	r3, [r1, #8]
 80044c4:	1e5a      	subs	r2, r3, #1
 80044c6:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 80044ca:	bf83      	ittte	hi
 80044cc:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 80044d0:	195b      	addhi	r3, r3, r5
 80044d2:	9302      	strhi	r3, [sp, #8]
 80044d4:	2300      	movls	r3, #0
 80044d6:	bf86      	itte	hi
 80044d8:	f240 135d 	movwhi	r3, #349	; 0x15d
 80044dc:	608b      	strhi	r3, [r1, #8]
 80044de:	9302      	strls	r3, [sp, #8]
 80044e0:	680b      	ldr	r3, [r1, #0]
 80044e2:	468b      	mov	fp, r1
 80044e4:	2500      	movs	r5, #0
 80044e6:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 80044ea:	f84b 3b1c 	str.w	r3, [fp], #28
 80044ee:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80044f2:	4680      	mov	r8, r0
 80044f4:	460c      	mov	r4, r1
 80044f6:	465e      	mov	r6, fp
 80044f8:	46aa      	mov	sl, r5
 80044fa:	46a9      	mov	r9, r5
 80044fc:	9501      	str	r5, [sp, #4]
 80044fe:	68a2      	ldr	r2, [r4, #8]
 8004500:	b152      	cbz	r2, 8004518 <_scanf_float+0x60>
 8004502:	683b      	ldr	r3, [r7, #0]
 8004504:	781b      	ldrb	r3, [r3, #0]
 8004506:	2b4e      	cmp	r3, #78	; 0x4e
 8004508:	d864      	bhi.n	80045d4 <_scanf_float+0x11c>
 800450a:	2b40      	cmp	r3, #64	; 0x40
 800450c:	d83c      	bhi.n	8004588 <_scanf_float+0xd0>
 800450e:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8004512:	b2c8      	uxtb	r0, r1
 8004514:	280e      	cmp	r0, #14
 8004516:	d93a      	bls.n	800458e <_scanf_float+0xd6>
 8004518:	f1b9 0f00 	cmp.w	r9, #0
 800451c:	d003      	beq.n	8004526 <_scanf_float+0x6e>
 800451e:	6823      	ldr	r3, [r4, #0]
 8004520:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004524:	6023      	str	r3, [r4, #0]
 8004526:	f10a 3aff 	add.w	sl, sl, #4294967295
 800452a:	f1ba 0f01 	cmp.w	sl, #1
 800452e:	f200 8113 	bhi.w	8004758 <_scanf_float+0x2a0>
 8004532:	455e      	cmp	r6, fp
 8004534:	f200 8105 	bhi.w	8004742 <_scanf_float+0x28a>
 8004538:	2501      	movs	r5, #1
 800453a:	4628      	mov	r0, r5
 800453c:	b007      	add	sp, #28
 800453e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004542:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8004546:	2a0d      	cmp	r2, #13
 8004548:	d8e6      	bhi.n	8004518 <_scanf_float+0x60>
 800454a:	a101      	add	r1, pc, #4	; (adr r1, 8004550 <_scanf_float+0x98>)
 800454c:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8004550:	0800468f 	.word	0x0800468f
 8004554:	08004519 	.word	0x08004519
 8004558:	08004519 	.word	0x08004519
 800455c:	08004519 	.word	0x08004519
 8004560:	080046ef 	.word	0x080046ef
 8004564:	080046c7 	.word	0x080046c7
 8004568:	08004519 	.word	0x08004519
 800456c:	08004519 	.word	0x08004519
 8004570:	0800469d 	.word	0x0800469d
 8004574:	08004519 	.word	0x08004519
 8004578:	08004519 	.word	0x08004519
 800457c:	08004519 	.word	0x08004519
 8004580:	08004519 	.word	0x08004519
 8004584:	08004655 	.word	0x08004655
 8004588:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 800458c:	e7db      	b.n	8004546 <_scanf_float+0x8e>
 800458e:	290e      	cmp	r1, #14
 8004590:	d8c2      	bhi.n	8004518 <_scanf_float+0x60>
 8004592:	a001      	add	r0, pc, #4	; (adr r0, 8004598 <_scanf_float+0xe0>)
 8004594:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8004598:	08004647 	.word	0x08004647
 800459c:	08004519 	.word	0x08004519
 80045a0:	08004647 	.word	0x08004647
 80045a4:	080046db 	.word	0x080046db
 80045a8:	08004519 	.word	0x08004519
 80045ac:	080045f5 	.word	0x080045f5
 80045b0:	08004631 	.word	0x08004631
 80045b4:	08004631 	.word	0x08004631
 80045b8:	08004631 	.word	0x08004631
 80045bc:	08004631 	.word	0x08004631
 80045c0:	08004631 	.word	0x08004631
 80045c4:	08004631 	.word	0x08004631
 80045c8:	08004631 	.word	0x08004631
 80045cc:	08004631 	.word	0x08004631
 80045d0:	08004631 	.word	0x08004631
 80045d4:	2b6e      	cmp	r3, #110	; 0x6e
 80045d6:	d809      	bhi.n	80045ec <_scanf_float+0x134>
 80045d8:	2b60      	cmp	r3, #96	; 0x60
 80045da:	d8b2      	bhi.n	8004542 <_scanf_float+0x8a>
 80045dc:	2b54      	cmp	r3, #84	; 0x54
 80045de:	d077      	beq.n	80046d0 <_scanf_float+0x218>
 80045e0:	2b59      	cmp	r3, #89	; 0x59
 80045e2:	d199      	bne.n	8004518 <_scanf_float+0x60>
 80045e4:	2d07      	cmp	r5, #7
 80045e6:	d197      	bne.n	8004518 <_scanf_float+0x60>
 80045e8:	2508      	movs	r5, #8
 80045ea:	e029      	b.n	8004640 <_scanf_float+0x188>
 80045ec:	2b74      	cmp	r3, #116	; 0x74
 80045ee:	d06f      	beq.n	80046d0 <_scanf_float+0x218>
 80045f0:	2b79      	cmp	r3, #121	; 0x79
 80045f2:	e7f6      	b.n	80045e2 <_scanf_float+0x12a>
 80045f4:	6821      	ldr	r1, [r4, #0]
 80045f6:	05c8      	lsls	r0, r1, #23
 80045f8:	d51a      	bpl.n	8004630 <_scanf_float+0x178>
 80045fa:	9b02      	ldr	r3, [sp, #8]
 80045fc:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8004600:	6021      	str	r1, [r4, #0]
 8004602:	f109 0901 	add.w	r9, r9, #1
 8004606:	b11b      	cbz	r3, 8004610 <_scanf_float+0x158>
 8004608:	3b01      	subs	r3, #1
 800460a:	3201      	adds	r2, #1
 800460c:	9302      	str	r3, [sp, #8]
 800460e:	60a2      	str	r2, [r4, #8]
 8004610:	68a3      	ldr	r3, [r4, #8]
 8004612:	3b01      	subs	r3, #1
 8004614:	60a3      	str	r3, [r4, #8]
 8004616:	6923      	ldr	r3, [r4, #16]
 8004618:	3301      	adds	r3, #1
 800461a:	6123      	str	r3, [r4, #16]
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	3b01      	subs	r3, #1
 8004620:	2b00      	cmp	r3, #0
 8004622:	607b      	str	r3, [r7, #4]
 8004624:	f340 8084 	ble.w	8004730 <_scanf_float+0x278>
 8004628:	683b      	ldr	r3, [r7, #0]
 800462a:	3301      	adds	r3, #1
 800462c:	603b      	str	r3, [r7, #0]
 800462e:	e766      	b.n	80044fe <_scanf_float+0x46>
 8004630:	eb1a 0f05 	cmn.w	sl, r5
 8004634:	f47f af70 	bne.w	8004518 <_scanf_float+0x60>
 8004638:	6822      	ldr	r2, [r4, #0]
 800463a:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 800463e:	6022      	str	r2, [r4, #0]
 8004640:	f806 3b01 	strb.w	r3, [r6], #1
 8004644:	e7e4      	b.n	8004610 <_scanf_float+0x158>
 8004646:	6822      	ldr	r2, [r4, #0]
 8004648:	0610      	lsls	r0, r2, #24
 800464a:	f57f af65 	bpl.w	8004518 <_scanf_float+0x60>
 800464e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004652:	e7f4      	b.n	800463e <_scanf_float+0x186>
 8004654:	f1ba 0f00 	cmp.w	sl, #0
 8004658:	d10e      	bne.n	8004678 <_scanf_float+0x1c0>
 800465a:	f1b9 0f00 	cmp.w	r9, #0
 800465e:	d10e      	bne.n	800467e <_scanf_float+0x1c6>
 8004660:	6822      	ldr	r2, [r4, #0]
 8004662:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8004666:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800466a:	d108      	bne.n	800467e <_scanf_float+0x1c6>
 800466c:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8004670:	6022      	str	r2, [r4, #0]
 8004672:	f04f 0a01 	mov.w	sl, #1
 8004676:	e7e3      	b.n	8004640 <_scanf_float+0x188>
 8004678:	f1ba 0f02 	cmp.w	sl, #2
 800467c:	d055      	beq.n	800472a <_scanf_float+0x272>
 800467e:	2d01      	cmp	r5, #1
 8004680:	d002      	beq.n	8004688 <_scanf_float+0x1d0>
 8004682:	2d04      	cmp	r5, #4
 8004684:	f47f af48 	bne.w	8004518 <_scanf_float+0x60>
 8004688:	3501      	adds	r5, #1
 800468a:	b2ed      	uxtb	r5, r5
 800468c:	e7d8      	b.n	8004640 <_scanf_float+0x188>
 800468e:	f1ba 0f01 	cmp.w	sl, #1
 8004692:	f47f af41 	bne.w	8004518 <_scanf_float+0x60>
 8004696:	f04f 0a02 	mov.w	sl, #2
 800469a:	e7d1      	b.n	8004640 <_scanf_float+0x188>
 800469c:	b97d      	cbnz	r5, 80046be <_scanf_float+0x206>
 800469e:	f1b9 0f00 	cmp.w	r9, #0
 80046a2:	f47f af3c 	bne.w	800451e <_scanf_float+0x66>
 80046a6:	6822      	ldr	r2, [r4, #0]
 80046a8:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80046ac:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80046b0:	f47f af39 	bne.w	8004526 <_scanf_float+0x6e>
 80046b4:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80046b8:	6022      	str	r2, [r4, #0]
 80046ba:	2501      	movs	r5, #1
 80046bc:	e7c0      	b.n	8004640 <_scanf_float+0x188>
 80046be:	2d03      	cmp	r5, #3
 80046c0:	d0e2      	beq.n	8004688 <_scanf_float+0x1d0>
 80046c2:	2d05      	cmp	r5, #5
 80046c4:	e7de      	b.n	8004684 <_scanf_float+0x1cc>
 80046c6:	2d02      	cmp	r5, #2
 80046c8:	f47f af26 	bne.w	8004518 <_scanf_float+0x60>
 80046cc:	2503      	movs	r5, #3
 80046ce:	e7b7      	b.n	8004640 <_scanf_float+0x188>
 80046d0:	2d06      	cmp	r5, #6
 80046d2:	f47f af21 	bne.w	8004518 <_scanf_float+0x60>
 80046d6:	2507      	movs	r5, #7
 80046d8:	e7b2      	b.n	8004640 <_scanf_float+0x188>
 80046da:	6822      	ldr	r2, [r4, #0]
 80046dc:	0591      	lsls	r1, r2, #22
 80046de:	f57f af1b 	bpl.w	8004518 <_scanf_float+0x60>
 80046e2:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 80046e6:	6022      	str	r2, [r4, #0]
 80046e8:	f8cd 9004 	str.w	r9, [sp, #4]
 80046ec:	e7a8      	b.n	8004640 <_scanf_float+0x188>
 80046ee:	6822      	ldr	r2, [r4, #0]
 80046f0:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 80046f4:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 80046f8:	d006      	beq.n	8004708 <_scanf_float+0x250>
 80046fa:	0550      	lsls	r0, r2, #21
 80046fc:	f57f af0c 	bpl.w	8004518 <_scanf_float+0x60>
 8004700:	f1b9 0f00 	cmp.w	r9, #0
 8004704:	f43f af0f 	beq.w	8004526 <_scanf_float+0x6e>
 8004708:	0591      	lsls	r1, r2, #22
 800470a:	bf58      	it	pl
 800470c:	9901      	ldrpl	r1, [sp, #4]
 800470e:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8004712:	bf58      	it	pl
 8004714:	eba9 0101 	subpl.w	r1, r9, r1
 8004718:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 800471c:	bf58      	it	pl
 800471e:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8004722:	6022      	str	r2, [r4, #0]
 8004724:	f04f 0900 	mov.w	r9, #0
 8004728:	e78a      	b.n	8004640 <_scanf_float+0x188>
 800472a:	f04f 0a03 	mov.w	sl, #3
 800472e:	e787      	b.n	8004640 <_scanf_float+0x188>
 8004730:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8004734:	4639      	mov	r1, r7
 8004736:	4640      	mov	r0, r8
 8004738:	4798      	blx	r3
 800473a:	2800      	cmp	r0, #0
 800473c:	f43f aedf 	beq.w	80044fe <_scanf_float+0x46>
 8004740:	e6ea      	b.n	8004518 <_scanf_float+0x60>
 8004742:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004746:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800474a:	463a      	mov	r2, r7
 800474c:	4640      	mov	r0, r8
 800474e:	4798      	blx	r3
 8004750:	6923      	ldr	r3, [r4, #16]
 8004752:	3b01      	subs	r3, #1
 8004754:	6123      	str	r3, [r4, #16]
 8004756:	e6ec      	b.n	8004532 <_scanf_float+0x7a>
 8004758:	1e6b      	subs	r3, r5, #1
 800475a:	2b06      	cmp	r3, #6
 800475c:	d825      	bhi.n	80047aa <_scanf_float+0x2f2>
 800475e:	2d02      	cmp	r5, #2
 8004760:	d836      	bhi.n	80047d0 <_scanf_float+0x318>
 8004762:	455e      	cmp	r6, fp
 8004764:	f67f aee8 	bls.w	8004538 <_scanf_float+0x80>
 8004768:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800476c:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8004770:	463a      	mov	r2, r7
 8004772:	4640      	mov	r0, r8
 8004774:	4798      	blx	r3
 8004776:	6923      	ldr	r3, [r4, #16]
 8004778:	3b01      	subs	r3, #1
 800477a:	6123      	str	r3, [r4, #16]
 800477c:	e7f1      	b.n	8004762 <_scanf_float+0x2aa>
 800477e:	9802      	ldr	r0, [sp, #8]
 8004780:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004784:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8004788:	9002      	str	r0, [sp, #8]
 800478a:	463a      	mov	r2, r7
 800478c:	4640      	mov	r0, r8
 800478e:	4798      	blx	r3
 8004790:	6923      	ldr	r3, [r4, #16]
 8004792:	3b01      	subs	r3, #1
 8004794:	6123      	str	r3, [r4, #16]
 8004796:	f10a 3aff 	add.w	sl, sl, #4294967295
 800479a:	fa5f fa8a 	uxtb.w	sl, sl
 800479e:	f1ba 0f02 	cmp.w	sl, #2
 80047a2:	d1ec      	bne.n	800477e <_scanf_float+0x2c6>
 80047a4:	3d03      	subs	r5, #3
 80047a6:	b2ed      	uxtb	r5, r5
 80047a8:	1b76      	subs	r6, r6, r5
 80047aa:	6823      	ldr	r3, [r4, #0]
 80047ac:	05da      	lsls	r2, r3, #23
 80047ae:	d52f      	bpl.n	8004810 <_scanf_float+0x358>
 80047b0:	055b      	lsls	r3, r3, #21
 80047b2:	d510      	bpl.n	80047d6 <_scanf_float+0x31e>
 80047b4:	455e      	cmp	r6, fp
 80047b6:	f67f aebf 	bls.w	8004538 <_scanf_float+0x80>
 80047ba:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80047be:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80047c2:	463a      	mov	r2, r7
 80047c4:	4640      	mov	r0, r8
 80047c6:	4798      	blx	r3
 80047c8:	6923      	ldr	r3, [r4, #16]
 80047ca:	3b01      	subs	r3, #1
 80047cc:	6123      	str	r3, [r4, #16]
 80047ce:	e7f1      	b.n	80047b4 <_scanf_float+0x2fc>
 80047d0:	46aa      	mov	sl, r5
 80047d2:	9602      	str	r6, [sp, #8]
 80047d4:	e7df      	b.n	8004796 <_scanf_float+0x2de>
 80047d6:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80047da:	6923      	ldr	r3, [r4, #16]
 80047dc:	2965      	cmp	r1, #101	; 0x65
 80047de:	f103 33ff 	add.w	r3, r3, #4294967295
 80047e2:	f106 35ff 	add.w	r5, r6, #4294967295
 80047e6:	6123      	str	r3, [r4, #16]
 80047e8:	d00c      	beq.n	8004804 <_scanf_float+0x34c>
 80047ea:	2945      	cmp	r1, #69	; 0x45
 80047ec:	d00a      	beq.n	8004804 <_scanf_float+0x34c>
 80047ee:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80047f2:	463a      	mov	r2, r7
 80047f4:	4640      	mov	r0, r8
 80047f6:	4798      	blx	r3
 80047f8:	6923      	ldr	r3, [r4, #16]
 80047fa:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 80047fe:	3b01      	subs	r3, #1
 8004800:	1eb5      	subs	r5, r6, #2
 8004802:	6123      	str	r3, [r4, #16]
 8004804:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004808:	463a      	mov	r2, r7
 800480a:	4640      	mov	r0, r8
 800480c:	4798      	blx	r3
 800480e:	462e      	mov	r6, r5
 8004810:	6825      	ldr	r5, [r4, #0]
 8004812:	f015 0510 	ands.w	r5, r5, #16
 8004816:	d158      	bne.n	80048ca <_scanf_float+0x412>
 8004818:	7035      	strb	r5, [r6, #0]
 800481a:	6823      	ldr	r3, [r4, #0]
 800481c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004820:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004824:	d11c      	bne.n	8004860 <_scanf_float+0x3a8>
 8004826:	9b01      	ldr	r3, [sp, #4]
 8004828:	454b      	cmp	r3, r9
 800482a:	eba3 0209 	sub.w	r2, r3, r9
 800482e:	d124      	bne.n	800487a <_scanf_float+0x3c2>
 8004830:	2200      	movs	r2, #0
 8004832:	4659      	mov	r1, fp
 8004834:	4640      	mov	r0, r8
 8004836:	f002 fc2f 	bl	8007098 <_strtod_r>
 800483a:	9b03      	ldr	r3, [sp, #12]
 800483c:	6821      	ldr	r1, [r4, #0]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	f011 0f02 	tst.w	r1, #2
 8004844:	ec57 6b10 	vmov	r6, r7, d0
 8004848:	f103 0204 	add.w	r2, r3, #4
 800484c:	d020      	beq.n	8004890 <_scanf_float+0x3d8>
 800484e:	9903      	ldr	r1, [sp, #12]
 8004850:	600a      	str	r2, [r1, #0]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	e9c3 6700 	strd	r6, r7, [r3]
 8004858:	68e3      	ldr	r3, [r4, #12]
 800485a:	3301      	adds	r3, #1
 800485c:	60e3      	str	r3, [r4, #12]
 800485e:	e66c      	b.n	800453a <_scanf_float+0x82>
 8004860:	9b04      	ldr	r3, [sp, #16]
 8004862:	2b00      	cmp	r3, #0
 8004864:	d0e4      	beq.n	8004830 <_scanf_float+0x378>
 8004866:	9905      	ldr	r1, [sp, #20]
 8004868:	230a      	movs	r3, #10
 800486a:	462a      	mov	r2, r5
 800486c:	3101      	adds	r1, #1
 800486e:	4640      	mov	r0, r8
 8004870:	f002 fc9a 	bl	80071a8 <_strtol_r>
 8004874:	9b04      	ldr	r3, [sp, #16]
 8004876:	9e05      	ldr	r6, [sp, #20]
 8004878:	1ac2      	subs	r2, r0, r3
 800487a:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800487e:	429e      	cmp	r6, r3
 8004880:	bf28      	it	cs
 8004882:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8004886:	4912      	ldr	r1, [pc, #72]	; (80048d0 <_scanf_float+0x418>)
 8004888:	4630      	mov	r0, r6
 800488a:	f000 f8e7 	bl	8004a5c <siprintf>
 800488e:	e7cf      	b.n	8004830 <_scanf_float+0x378>
 8004890:	f011 0f04 	tst.w	r1, #4
 8004894:	9903      	ldr	r1, [sp, #12]
 8004896:	600a      	str	r2, [r1, #0]
 8004898:	d1db      	bne.n	8004852 <_scanf_float+0x39a>
 800489a:	f8d3 8000 	ldr.w	r8, [r3]
 800489e:	ee10 2a10 	vmov	r2, s0
 80048a2:	ee10 0a10 	vmov	r0, s0
 80048a6:	463b      	mov	r3, r7
 80048a8:	4639      	mov	r1, r7
 80048aa:	f7fc f947 	bl	8000b3c <__aeabi_dcmpun>
 80048ae:	b128      	cbz	r0, 80048bc <_scanf_float+0x404>
 80048b0:	4808      	ldr	r0, [pc, #32]	; (80048d4 <_scanf_float+0x41c>)
 80048b2:	f000 f9b7 	bl	8004c24 <nanf>
 80048b6:	ed88 0a00 	vstr	s0, [r8]
 80048ba:	e7cd      	b.n	8004858 <_scanf_float+0x3a0>
 80048bc:	4630      	mov	r0, r6
 80048be:	4639      	mov	r1, r7
 80048c0:	f7fc f99a 	bl	8000bf8 <__aeabi_d2f>
 80048c4:	f8c8 0000 	str.w	r0, [r8]
 80048c8:	e7c6      	b.n	8004858 <_scanf_float+0x3a0>
 80048ca:	2500      	movs	r5, #0
 80048cc:	e635      	b.n	800453a <_scanf_float+0x82>
 80048ce:	bf00      	nop
 80048d0:	08008414 	.word	0x08008414
 80048d4:	080087a5 	.word	0x080087a5

080048d8 <std>:
 80048d8:	2300      	movs	r3, #0
 80048da:	b510      	push	{r4, lr}
 80048dc:	4604      	mov	r4, r0
 80048de:	e9c0 3300 	strd	r3, r3, [r0]
 80048e2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80048e6:	6083      	str	r3, [r0, #8]
 80048e8:	8181      	strh	r1, [r0, #12]
 80048ea:	6643      	str	r3, [r0, #100]	; 0x64
 80048ec:	81c2      	strh	r2, [r0, #14]
 80048ee:	6183      	str	r3, [r0, #24]
 80048f0:	4619      	mov	r1, r3
 80048f2:	2208      	movs	r2, #8
 80048f4:	305c      	adds	r0, #92	; 0x5c
 80048f6:	f000 f914 	bl	8004b22 <memset>
 80048fa:	4b0d      	ldr	r3, [pc, #52]	; (8004930 <std+0x58>)
 80048fc:	6263      	str	r3, [r4, #36]	; 0x24
 80048fe:	4b0d      	ldr	r3, [pc, #52]	; (8004934 <std+0x5c>)
 8004900:	62a3      	str	r3, [r4, #40]	; 0x28
 8004902:	4b0d      	ldr	r3, [pc, #52]	; (8004938 <std+0x60>)
 8004904:	62e3      	str	r3, [r4, #44]	; 0x2c
 8004906:	4b0d      	ldr	r3, [pc, #52]	; (800493c <std+0x64>)
 8004908:	6323      	str	r3, [r4, #48]	; 0x30
 800490a:	4b0d      	ldr	r3, [pc, #52]	; (8004940 <std+0x68>)
 800490c:	6224      	str	r4, [r4, #32]
 800490e:	429c      	cmp	r4, r3
 8004910:	d006      	beq.n	8004920 <std+0x48>
 8004912:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8004916:	4294      	cmp	r4, r2
 8004918:	d002      	beq.n	8004920 <std+0x48>
 800491a:	33d0      	adds	r3, #208	; 0xd0
 800491c:	429c      	cmp	r4, r3
 800491e:	d105      	bne.n	800492c <std+0x54>
 8004920:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8004924:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004928:	f000 b978 	b.w	8004c1c <__retarget_lock_init_recursive>
 800492c:	bd10      	pop	{r4, pc}
 800492e:	bf00      	nop
 8004930:	08004a9d 	.word	0x08004a9d
 8004934:	08004abf 	.word	0x08004abf
 8004938:	08004af7 	.word	0x08004af7
 800493c:	08004b1b 	.word	0x08004b1b
 8004940:	20000288 	.word	0x20000288

08004944 <stdio_exit_handler>:
 8004944:	4a02      	ldr	r2, [pc, #8]	; (8004950 <stdio_exit_handler+0xc>)
 8004946:	4903      	ldr	r1, [pc, #12]	; (8004954 <stdio_exit_handler+0x10>)
 8004948:	4803      	ldr	r0, [pc, #12]	; (8004958 <stdio_exit_handler+0x14>)
 800494a:	f000 b869 	b.w	8004a20 <_fwalk_sglue>
 800494e:	bf00      	nop
 8004950:	2000000c 	.word	0x2000000c
 8004954:	08007569 	.word	0x08007569
 8004958:	20000018 	.word	0x20000018

0800495c <cleanup_stdio>:
 800495c:	6841      	ldr	r1, [r0, #4]
 800495e:	4b0c      	ldr	r3, [pc, #48]	; (8004990 <cleanup_stdio+0x34>)
 8004960:	4299      	cmp	r1, r3
 8004962:	b510      	push	{r4, lr}
 8004964:	4604      	mov	r4, r0
 8004966:	d001      	beq.n	800496c <cleanup_stdio+0x10>
 8004968:	f002 fdfe 	bl	8007568 <_fflush_r>
 800496c:	68a1      	ldr	r1, [r4, #8]
 800496e:	4b09      	ldr	r3, [pc, #36]	; (8004994 <cleanup_stdio+0x38>)
 8004970:	4299      	cmp	r1, r3
 8004972:	d002      	beq.n	800497a <cleanup_stdio+0x1e>
 8004974:	4620      	mov	r0, r4
 8004976:	f002 fdf7 	bl	8007568 <_fflush_r>
 800497a:	68e1      	ldr	r1, [r4, #12]
 800497c:	4b06      	ldr	r3, [pc, #24]	; (8004998 <cleanup_stdio+0x3c>)
 800497e:	4299      	cmp	r1, r3
 8004980:	d004      	beq.n	800498c <cleanup_stdio+0x30>
 8004982:	4620      	mov	r0, r4
 8004984:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004988:	f002 bdee 	b.w	8007568 <_fflush_r>
 800498c:	bd10      	pop	{r4, pc}
 800498e:	bf00      	nop
 8004990:	20000288 	.word	0x20000288
 8004994:	200002f0 	.word	0x200002f0
 8004998:	20000358 	.word	0x20000358

0800499c <global_stdio_init.part.0>:
 800499c:	b510      	push	{r4, lr}
 800499e:	4b0b      	ldr	r3, [pc, #44]	; (80049cc <global_stdio_init.part.0+0x30>)
 80049a0:	4c0b      	ldr	r4, [pc, #44]	; (80049d0 <global_stdio_init.part.0+0x34>)
 80049a2:	4a0c      	ldr	r2, [pc, #48]	; (80049d4 <global_stdio_init.part.0+0x38>)
 80049a4:	601a      	str	r2, [r3, #0]
 80049a6:	4620      	mov	r0, r4
 80049a8:	2200      	movs	r2, #0
 80049aa:	2104      	movs	r1, #4
 80049ac:	f7ff ff94 	bl	80048d8 <std>
 80049b0:	f104 0068 	add.w	r0, r4, #104	; 0x68
 80049b4:	2201      	movs	r2, #1
 80049b6:	2109      	movs	r1, #9
 80049b8:	f7ff ff8e 	bl	80048d8 <std>
 80049bc:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 80049c0:	2202      	movs	r2, #2
 80049c2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80049c6:	2112      	movs	r1, #18
 80049c8:	f7ff bf86 	b.w	80048d8 <std>
 80049cc:	200003c0 	.word	0x200003c0
 80049d0:	20000288 	.word	0x20000288
 80049d4:	08004945 	.word	0x08004945

080049d8 <__sfp_lock_acquire>:
 80049d8:	4801      	ldr	r0, [pc, #4]	; (80049e0 <__sfp_lock_acquire+0x8>)
 80049da:	f000 b920 	b.w	8004c1e <__retarget_lock_acquire_recursive>
 80049de:	bf00      	nop
 80049e0:	200003c9 	.word	0x200003c9

080049e4 <__sfp_lock_release>:
 80049e4:	4801      	ldr	r0, [pc, #4]	; (80049ec <__sfp_lock_release+0x8>)
 80049e6:	f000 b91b 	b.w	8004c20 <__retarget_lock_release_recursive>
 80049ea:	bf00      	nop
 80049ec:	200003c9 	.word	0x200003c9

080049f0 <__sinit>:
 80049f0:	b510      	push	{r4, lr}
 80049f2:	4604      	mov	r4, r0
 80049f4:	f7ff fff0 	bl	80049d8 <__sfp_lock_acquire>
 80049f8:	6a23      	ldr	r3, [r4, #32]
 80049fa:	b11b      	cbz	r3, 8004a04 <__sinit+0x14>
 80049fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004a00:	f7ff bff0 	b.w	80049e4 <__sfp_lock_release>
 8004a04:	4b04      	ldr	r3, [pc, #16]	; (8004a18 <__sinit+0x28>)
 8004a06:	6223      	str	r3, [r4, #32]
 8004a08:	4b04      	ldr	r3, [pc, #16]	; (8004a1c <__sinit+0x2c>)
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	d1f5      	bne.n	80049fc <__sinit+0xc>
 8004a10:	f7ff ffc4 	bl	800499c <global_stdio_init.part.0>
 8004a14:	e7f2      	b.n	80049fc <__sinit+0xc>
 8004a16:	bf00      	nop
 8004a18:	0800495d 	.word	0x0800495d
 8004a1c:	200003c0 	.word	0x200003c0

08004a20 <_fwalk_sglue>:
 8004a20:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004a24:	4607      	mov	r7, r0
 8004a26:	4688      	mov	r8, r1
 8004a28:	4614      	mov	r4, r2
 8004a2a:	2600      	movs	r6, #0
 8004a2c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004a30:	f1b9 0901 	subs.w	r9, r9, #1
 8004a34:	d505      	bpl.n	8004a42 <_fwalk_sglue+0x22>
 8004a36:	6824      	ldr	r4, [r4, #0]
 8004a38:	2c00      	cmp	r4, #0
 8004a3a:	d1f7      	bne.n	8004a2c <_fwalk_sglue+0xc>
 8004a3c:	4630      	mov	r0, r6
 8004a3e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004a42:	89ab      	ldrh	r3, [r5, #12]
 8004a44:	2b01      	cmp	r3, #1
 8004a46:	d907      	bls.n	8004a58 <_fwalk_sglue+0x38>
 8004a48:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004a4c:	3301      	adds	r3, #1
 8004a4e:	d003      	beq.n	8004a58 <_fwalk_sglue+0x38>
 8004a50:	4629      	mov	r1, r5
 8004a52:	4638      	mov	r0, r7
 8004a54:	47c0      	blx	r8
 8004a56:	4306      	orrs	r6, r0
 8004a58:	3568      	adds	r5, #104	; 0x68
 8004a5a:	e7e9      	b.n	8004a30 <_fwalk_sglue+0x10>

08004a5c <siprintf>:
 8004a5c:	b40e      	push	{r1, r2, r3}
 8004a5e:	b500      	push	{lr}
 8004a60:	b09c      	sub	sp, #112	; 0x70
 8004a62:	ab1d      	add	r3, sp, #116	; 0x74
 8004a64:	9002      	str	r0, [sp, #8]
 8004a66:	9006      	str	r0, [sp, #24]
 8004a68:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004a6c:	4809      	ldr	r0, [pc, #36]	; (8004a94 <siprintf+0x38>)
 8004a6e:	9107      	str	r1, [sp, #28]
 8004a70:	9104      	str	r1, [sp, #16]
 8004a72:	4909      	ldr	r1, [pc, #36]	; (8004a98 <siprintf+0x3c>)
 8004a74:	f853 2b04 	ldr.w	r2, [r3], #4
 8004a78:	9105      	str	r1, [sp, #20]
 8004a7a:	6800      	ldr	r0, [r0, #0]
 8004a7c:	9301      	str	r3, [sp, #4]
 8004a7e:	a902      	add	r1, sp, #8
 8004a80:	f002 fbee 	bl	8007260 <_svfiprintf_r>
 8004a84:	9b02      	ldr	r3, [sp, #8]
 8004a86:	2200      	movs	r2, #0
 8004a88:	701a      	strb	r2, [r3, #0]
 8004a8a:	b01c      	add	sp, #112	; 0x70
 8004a8c:	f85d eb04 	ldr.w	lr, [sp], #4
 8004a90:	b003      	add	sp, #12
 8004a92:	4770      	bx	lr
 8004a94:	20000064 	.word	0x20000064
 8004a98:	ffff0208 	.word	0xffff0208

08004a9c <__sread>:
 8004a9c:	b510      	push	{r4, lr}
 8004a9e:	460c      	mov	r4, r1
 8004aa0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004aa4:	f000 f86c 	bl	8004b80 <_read_r>
 8004aa8:	2800      	cmp	r0, #0
 8004aaa:	bfab      	itete	ge
 8004aac:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8004aae:	89a3      	ldrhlt	r3, [r4, #12]
 8004ab0:	181b      	addge	r3, r3, r0
 8004ab2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8004ab6:	bfac      	ite	ge
 8004ab8:	6563      	strge	r3, [r4, #84]	; 0x54
 8004aba:	81a3      	strhlt	r3, [r4, #12]
 8004abc:	bd10      	pop	{r4, pc}

08004abe <__swrite>:
 8004abe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004ac2:	461f      	mov	r7, r3
 8004ac4:	898b      	ldrh	r3, [r1, #12]
 8004ac6:	05db      	lsls	r3, r3, #23
 8004ac8:	4605      	mov	r5, r0
 8004aca:	460c      	mov	r4, r1
 8004acc:	4616      	mov	r6, r2
 8004ace:	d505      	bpl.n	8004adc <__swrite+0x1e>
 8004ad0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004ad4:	2302      	movs	r3, #2
 8004ad6:	2200      	movs	r2, #0
 8004ad8:	f000 f840 	bl	8004b5c <_lseek_r>
 8004adc:	89a3      	ldrh	r3, [r4, #12]
 8004ade:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004ae2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004ae6:	81a3      	strh	r3, [r4, #12]
 8004ae8:	4632      	mov	r2, r6
 8004aea:	463b      	mov	r3, r7
 8004aec:	4628      	mov	r0, r5
 8004aee:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004af2:	f000 b857 	b.w	8004ba4 <_write_r>

08004af6 <__sseek>:
 8004af6:	b510      	push	{r4, lr}
 8004af8:	460c      	mov	r4, r1
 8004afa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004afe:	f000 f82d 	bl	8004b5c <_lseek_r>
 8004b02:	1c43      	adds	r3, r0, #1
 8004b04:	89a3      	ldrh	r3, [r4, #12]
 8004b06:	bf15      	itete	ne
 8004b08:	6560      	strne	r0, [r4, #84]	; 0x54
 8004b0a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8004b0e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8004b12:	81a3      	strheq	r3, [r4, #12]
 8004b14:	bf18      	it	ne
 8004b16:	81a3      	strhne	r3, [r4, #12]
 8004b18:	bd10      	pop	{r4, pc}

08004b1a <__sclose>:
 8004b1a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004b1e:	f000 b80d 	b.w	8004b3c <_close_r>

08004b22 <memset>:
 8004b22:	4402      	add	r2, r0
 8004b24:	4603      	mov	r3, r0
 8004b26:	4293      	cmp	r3, r2
 8004b28:	d100      	bne.n	8004b2c <memset+0xa>
 8004b2a:	4770      	bx	lr
 8004b2c:	f803 1b01 	strb.w	r1, [r3], #1
 8004b30:	e7f9      	b.n	8004b26 <memset+0x4>
	...

08004b34 <_localeconv_r>:
 8004b34:	4800      	ldr	r0, [pc, #0]	; (8004b38 <_localeconv_r+0x4>)
 8004b36:	4770      	bx	lr
 8004b38:	20000158 	.word	0x20000158

08004b3c <_close_r>:
 8004b3c:	b538      	push	{r3, r4, r5, lr}
 8004b3e:	4d06      	ldr	r5, [pc, #24]	; (8004b58 <_close_r+0x1c>)
 8004b40:	2300      	movs	r3, #0
 8004b42:	4604      	mov	r4, r0
 8004b44:	4608      	mov	r0, r1
 8004b46:	602b      	str	r3, [r5, #0]
 8004b48:	f7fc fc31 	bl	80013ae <_close>
 8004b4c:	1c43      	adds	r3, r0, #1
 8004b4e:	d102      	bne.n	8004b56 <_close_r+0x1a>
 8004b50:	682b      	ldr	r3, [r5, #0]
 8004b52:	b103      	cbz	r3, 8004b56 <_close_r+0x1a>
 8004b54:	6023      	str	r3, [r4, #0]
 8004b56:	bd38      	pop	{r3, r4, r5, pc}
 8004b58:	200003c4 	.word	0x200003c4

08004b5c <_lseek_r>:
 8004b5c:	b538      	push	{r3, r4, r5, lr}
 8004b5e:	4d07      	ldr	r5, [pc, #28]	; (8004b7c <_lseek_r+0x20>)
 8004b60:	4604      	mov	r4, r0
 8004b62:	4608      	mov	r0, r1
 8004b64:	4611      	mov	r1, r2
 8004b66:	2200      	movs	r2, #0
 8004b68:	602a      	str	r2, [r5, #0]
 8004b6a:	461a      	mov	r2, r3
 8004b6c:	f7fc fc46 	bl	80013fc <_lseek>
 8004b70:	1c43      	adds	r3, r0, #1
 8004b72:	d102      	bne.n	8004b7a <_lseek_r+0x1e>
 8004b74:	682b      	ldr	r3, [r5, #0]
 8004b76:	b103      	cbz	r3, 8004b7a <_lseek_r+0x1e>
 8004b78:	6023      	str	r3, [r4, #0]
 8004b7a:	bd38      	pop	{r3, r4, r5, pc}
 8004b7c:	200003c4 	.word	0x200003c4

08004b80 <_read_r>:
 8004b80:	b538      	push	{r3, r4, r5, lr}
 8004b82:	4d07      	ldr	r5, [pc, #28]	; (8004ba0 <_read_r+0x20>)
 8004b84:	4604      	mov	r4, r0
 8004b86:	4608      	mov	r0, r1
 8004b88:	4611      	mov	r1, r2
 8004b8a:	2200      	movs	r2, #0
 8004b8c:	602a      	str	r2, [r5, #0]
 8004b8e:	461a      	mov	r2, r3
 8004b90:	f7fc fbd4 	bl	800133c <_read>
 8004b94:	1c43      	adds	r3, r0, #1
 8004b96:	d102      	bne.n	8004b9e <_read_r+0x1e>
 8004b98:	682b      	ldr	r3, [r5, #0]
 8004b9a:	b103      	cbz	r3, 8004b9e <_read_r+0x1e>
 8004b9c:	6023      	str	r3, [r4, #0]
 8004b9e:	bd38      	pop	{r3, r4, r5, pc}
 8004ba0:	200003c4 	.word	0x200003c4

08004ba4 <_write_r>:
 8004ba4:	b538      	push	{r3, r4, r5, lr}
 8004ba6:	4d07      	ldr	r5, [pc, #28]	; (8004bc4 <_write_r+0x20>)
 8004ba8:	4604      	mov	r4, r0
 8004baa:	4608      	mov	r0, r1
 8004bac:	4611      	mov	r1, r2
 8004bae:	2200      	movs	r2, #0
 8004bb0:	602a      	str	r2, [r5, #0]
 8004bb2:	461a      	mov	r2, r3
 8004bb4:	f7fc fbdf 	bl	8001376 <_write>
 8004bb8:	1c43      	adds	r3, r0, #1
 8004bba:	d102      	bne.n	8004bc2 <_write_r+0x1e>
 8004bbc:	682b      	ldr	r3, [r5, #0]
 8004bbe:	b103      	cbz	r3, 8004bc2 <_write_r+0x1e>
 8004bc0:	6023      	str	r3, [r4, #0]
 8004bc2:	bd38      	pop	{r3, r4, r5, pc}
 8004bc4:	200003c4 	.word	0x200003c4

08004bc8 <__errno>:
 8004bc8:	4b01      	ldr	r3, [pc, #4]	; (8004bd0 <__errno+0x8>)
 8004bca:	6818      	ldr	r0, [r3, #0]
 8004bcc:	4770      	bx	lr
 8004bce:	bf00      	nop
 8004bd0:	20000064 	.word	0x20000064

08004bd4 <__libc_init_array>:
 8004bd4:	b570      	push	{r4, r5, r6, lr}
 8004bd6:	4d0d      	ldr	r5, [pc, #52]	; (8004c0c <__libc_init_array+0x38>)
 8004bd8:	4c0d      	ldr	r4, [pc, #52]	; (8004c10 <__libc_init_array+0x3c>)
 8004bda:	1b64      	subs	r4, r4, r5
 8004bdc:	10a4      	asrs	r4, r4, #2
 8004bde:	2600      	movs	r6, #0
 8004be0:	42a6      	cmp	r6, r4
 8004be2:	d109      	bne.n	8004bf8 <__libc_init_array+0x24>
 8004be4:	4d0b      	ldr	r5, [pc, #44]	; (8004c14 <__libc_init_array+0x40>)
 8004be6:	4c0c      	ldr	r4, [pc, #48]	; (8004c18 <__libc_init_array+0x44>)
 8004be8:	f003 fbd6 	bl	8008398 <_init>
 8004bec:	1b64      	subs	r4, r4, r5
 8004bee:	10a4      	asrs	r4, r4, #2
 8004bf0:	2600      	movs	r6, #0
 8004bf2:	42a6      	cmp	r6, r4
 8004bf4:	d105      	bne.n	8004c02 <__libc_init_array+0x2e>
 8004bf6:	bd70      	pop	{r4, r5, r6, pc}
 8004bf8:	f855 3b04 	ldr.w	r3, [r5], #4
 8004bfc:	4798      	blx	r3
 8004bfe:	3601      	adds	r6, #1
 8004c00:	e7ee      	b.n	8004be0 <__libc_init_array+0xc>
 8004c02:	f855 3b04 	ldr.w	r3, [r5], #4
 8004c06:	4798      	blx	r3
 8004c08:	3601      	adds	r6, #1
 8004c0a:	e7f2      	b.n	8004bf2 <__libc_init_array+0x1e>
 8004c0c:	08008810 	.word	0x08008810
 8004c10:	08008810 	.word	0x08008810
 8004c14:	08008810 	.word	0x08008810
 8004c18:	08008814 	.word	0x08008814

08004c1c <__retarget_lock_init_recursive>:
 8004c1c:	4770      	bx	lr

08004c1e <__retarget_lock_acquire_recursive>:
 8004c1e:	4770      	bx	lr

08004c20 <__retarget_lock_release_recursive>:
 8004c20:	4770      	bx	lr
	...

08004c24 <nanf>:
 8004c24:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8004c2c <nanf+0x8>
 8004c28:	4770      	bx	lr
 8004c2a:	bf00      	nop
 8004c2c:	7fc00000 	.word	0x7fc00000

08004c30 <quorem>:
 8004c30:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004c34:	6903      	ldr	r3, [r0, #16]
 8004c36:	690c      	ldr	r4, [r1, #16]
 8004c38:	42a3      	cmp	r3, r4
 8004c3a:	4607      	mov	r7, r0
 8004c3c:	db7e      	blt.n	8004d3c <quorem+0x10c>
 8004c3e:	3c01      	subs	r4, #1
 8004c40:	f101 0814 	add.w	r8, r1, #20
 8004c44:	f100 0514 	add.w	r5, r0, #20
 8004c48:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004c4c:	9301      	str	r3, [sp, #4]
 8004c4e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8004c52:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004c56:	3301      	adds	r3, #1
 8004c58:	429a      	cmp	r2, r3
 8004c5a:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8004c5e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8004c62:	fbb2 f6f3 	udiv	r6, r2, r3
 8004c66:	d331      	bcc.n	8004ccc <quorem+0x9c>
 8004c68:	f04f 0e00 	mov.w	lr, #0
 8004c6c:	4640      	mov	r0, r8
 8004c6e:	46ac      	mov	ip, r5
 8004c70:	46f2      	mov	sl, lr
 8004c72:	f850 2b04 	ldr.w	r2, [r0], #4
 8004c76:	b293      	uxth	r3, r2
 8004c78:	fb06 e303 	mla	r3, r6, r3, lr
 8004c7c:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8004c80:	0c1a      	lsrs	r2, r3, #16
 8004c82:	b29b      	uxth	r3, r3
 8004c84:	ebaa 0303 	sub.w	r3, sl, r3
 8004c88:	f8dc a000 	ldr.w	sl, [ip]
 8004c8c:	fa13 f38a 	uxtah	r3, r3, sl
 8004c90:	fb06 220e 	mla	r2, r6, lr, r2
 8004c94:	9300      	str	r3, [sp, #0]
 8004c96:	9b00      	ldr	r3, [sp, #0]
 8004c98:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8004c9c:	b292      	uxth	r2, r2
 8004c9e:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8004ca2:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004ca6:	f8bd 3000 	ldrh.w	r3, [sp]
 8004caa:	4581      	cmp	r9, r0
 8004cac:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004cb0:	f84c 3b04 	str.w	r3, [ip], #4
 8004cb4:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8004cb8:	d2db      	bcs.n	8004c72 <quorem+0x42>
 8004cba:	f855 300b 	ldr.w	r3, [r5, fp]
 8004cbe:	b92b      	cbnz	r3, 8004ccc <quorem+0x9c>
 8004cc0:	9b01      	ldr	r3, [sp, #4]
 8004cc2:	3b04      	subs	r3, #4
 8004cc4:	429d      	cmp	r5, r3
 8004cc6:	461a      	mov	r2, r3
 8004cc8:	d32c      	bcc.n	8004d24 <quorem+0xf4>
 8004cca:	613c      	str	r4, [r7, #16]
 8004ccc:	4638      	mov	r0, r7
 8004cce:	f001 f9ef 	bl	80060b0 <__mcmp>
 8004cd2:	2800      	cmp	r0, #0
 8004cd4:	db22      	blt.n	8004d1c <quorem+0xec>
 8004cd6:	3601      	adds	r6, #1
 8004cd8:	4629      	mov	r1, r5
 8004cda:	2000      	movs	r0, #0
 8004cdc:	f858 2b04 	ldr.w	r2, [r8], #4
 8004ce0:	f8d1 c000 	ldr.w	ip, [r1]
 8004ce4:	b293      	uxth	r3, r2
 8004ce6:	1ac3      	subs	r3, r0, r3
 8004ce8:	0c12      	lsrs	r2, r2, #16
 8004cea:	fa13 f38c 	uxtah	r3, r3, ip
 8004cee:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8004cf2:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004cf6:	b29b      	uxth	r3, r3
 8004cf8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004cfc:	45c1      	cmp	r9, r8
 8004cfe:	f841 3b04 	str.w	r3, [r1], #4
 8004d02:	ea4f 4022 	mov.w	r0, r2, asr #16
 8004d06:	d2e9      	bcs.n	8004cdc <quorem+0xac>
 8004d08:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004d0c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004d10:	b922      	cbnz	r2, 8004d1c <quorem+0xec>
 8004d12:	3b04      	subs	r3, #4
 8004d14:	429d      	cmp	r5, r3
 8004d16:	461a      	mov	r2, r3
 8004d18:	d30a      	bcc.n	8004d30 <quorem+0x100>
 8004d1a:	613c      	str	r4, [r7, #16]
 8004d1c:	4630      	mov	r0, r6
 8004d1e:	b003      	add	sp, #12
 8004d20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004d24:	6812      	ldr	r2, [r2, #0]
 8004d26:	3b04      	subs	r3, #4
 8004d28:	2a00      	cmp	r2, #0
 8004d2a:	d1ce      	bne.n	8004cca <quorem+0x9a>
 8004d2c:	3c01      	subs	r4, #1
 8004d2e:	e7c9      	b.n	8004cc4 <quorem+0x94>
 8004d30:	6812      	ldr	r2, [r2, #0]
 8004d32:	3b04      	subs	r3, #4
 8004d34:	2a00      	cmp	r2, #0
 8004d36:	d1f0      	bne.n	8004d1a <quorem+0xea>
 8004d38:	3c01      	subs	r4, #1
 8004d3a:	e7eb      	b.n	8004d14 <quorem+0xe4>
 8004d3c:	2000      	movs	r0, #0
 8004d3e:	e7ee      	b.n	8004d1e <quorem+0xee>

08004d40 <_dtoa_r>:
 8004d40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004d44:	ed2d 8b04 	vpush	{d8-d9}
 8004d48:	69c5      	ldr	r5, [r0, #28]
 8004d4a:	b093      	sub	sp, #76	; 0x4c
 8004d4c:	ed8d 0b02 	vstr	d0, [sp, #8]
 8004d50:	ec57 6b10 	vmov	r6, r7, d0
 8004d54:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8004d58:	9107      	str	r1, [sp, #28]
 8004d5a:	4604      	mov	r4, r0
 8004d5c:	920a      	str	r2, [sp, #40]	; 0x28
 8004d5e:	930d      	str	r3, [sp, #52]	; 0x34
 8004d60:	b975      	cbnz	r5, 8004d80 <_dtoa_r+0x40>
 8004d62:	2010      	movs	r0, #16
 8004d64:	f000 fe2a 	bl	80059bc <malloc>
 8004d68:	4602      	mov	r2, r0
 8004d6a:	61e0      	str	r0, [r4, #28]
 8004d6c:	b920      	cbnz	r0, 8004d78 <_dtoa_r+0x38>
 8004d6e:	4bae      	ldr	r3, [pc, #696]	; (8005028 <_dtoa_r+0x2e8>)
 8004d70:	21ef      	movs	r1, #239	; 0xef
 8004d72:	48ae      	ldr	r0, [pc, #696]	; (800502c <_dtoa_r+0x2ec>)
 8004d74:	f002 fc74 	bl	8007660 <__assert_func>
 8004d78:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8004d7c:	6005      	str	r5, [r0, #0]
 8004d7e:	60c5      	str	r5, [r0, #12]
 8004d80:	69e3      	ldr	r3, [r4, #28]
 8004d82:	6819      	ldr	r1, [r3, #0]
 8004d84:	b151      	cbz	r1, 8004d9c <_dtoa_r+0x5c>
 8004d86:	685a      	ldr	r2, [r3, #4]
 8004d88:	604a      	str	r2, [r1, #4]
 8004d8a:	2301      	movs	r3, #1
 8004d8c:	4093      	lsls	r3, r2
 8004d8e:	608b      	str	r3, [r1, #8]
 8004d90:	4620      	mov	r0, r4
 8004d92:	f000 ff07 	bl	8005ba4 <_Bfree>
 8004d96:	69e3      	ldr	r3, [r4, #28]
 8004d98:	2200      	movs	r2, #0
 8004d9a:	601a      	str	r2, [r3, #0]
 8004d9c:	1e3b      	subs	r3, r7, #0
 8004d9e:	bfbb      	ittet	lt
 8004da0:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8004da4:	9303      	strlt	r3, [sp, #12]
 8004da6:	2300      	movge	r3, #0
 8004da8:	2201      	movlt	r2, #1
 8004daa:	bfac      	ite	ge
 8004dac:	f8c8 3000 	strge.w	r3, [r8]
 8004db0:	f8c8 2000 	strlt.w	r2, [r8]
 8004db4:	4b9e      	ldr	r3, [pc, #632]	; (8005030 <_dtoa_r+0x2f0>)
 8004db6:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8004dba:	ea33 0308 	bics.w	r3, r3, r8
 8004dbe:	d11b      	bne.n	8004df8 <_dtoa_r+0xb8>
 8004dc0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8004dc2:	f242 730f 	movw	r3, #9999	; 0x270f
 8004dc6:	6013      	str	r3, [r2, #0]
 8004dc8:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8004dcc:	4333      	orrs	r3, r6
 8004dce:	f000 8593 	beq.w	80058f8 <_dtoa_r+0xbb8>
 8004dd2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004dd4:	b963      	cbnz	r3, 8004df0 <_dtoa_r+0xb0>
 8004dd6:	4b97      	ldr	r3, [pc, #604]	; (8005034 <_dtoa_r+0x2f4>)
 8004dd8:	e027      	b.n	8004e2a <_dtoa_r+0xea>
 8004dda:	4b97      	ldr	r3, [pc, #604]	; (8005038 <_dtoa_r+0x2f8>)
 8004ddc:	9300      	str	r3, [sp, #0]
 8004dde:	3308      	adds	r3, #8
 8004de0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8004de2:	6013      	str	r3, [r2, #0]
 8004de4:	9800      	ldr	r0, [sp, #0]
 8004de6:	b013      	add	sp, #76	; 0x4c
 8004de8:	ecbd 8b04 	vpop	{d8-d9}
 8004dec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004df0:	4b90      	ldr	r3, [pc, #576]	; (8005034 <_dtoa_r+0x2f4>)
 8004df2:	9300      	str	r3, [sp, #0]
 8004df4:	3303      	adds	r3, #3
 8004df6:	e7f3      	b.n	8004de0 <_dtoa_r+0xa0>
 8004df8:	ed9d 7b02 	vldr	d7, [sp, #8]
 8004dfc:	2200      	movs	r2, #0
 8004dfe:	ec51 0b17 	vmov	r0, r1, d7
 8004e02:	eeb0 8a47 	vmov.f32	s16, s14
 8004e06:	eef0 8a67 	vmov.f32	s17, s15
 8004e0a:	2300      	movs	r3, #0
 8004e0c:	f7fb fe64 	bl	8000ad8 <__aeabi_dcmpeq>
 8004e10:	4681      	mov	r9, r0
 8004e12:	b160      	cbz	r0, 8004e2e <_dtoa_r+0xee>
 8004e14:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8004e16:	2301      	movs	r3, #1
 8004e18:	6013      	str	r3, [r2, #0]
 8004e1a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	f000 8568 	beq.w	80058f2 <_dtoa_r+0xbb2>
 8004e22:	4b86      	ldr	r3, [pc, #536]	; (800503c <_dtoa_r+0x2fc>)
 8004e24:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8004e26:	6013      	str	r3, [r2, #0]
 8004e28:	3b01      	subs	r3, #1
 8004e2a:	9300      	str	r3, [sp, #0]
 8004e2c:	e7da      	b.n	8004de4 <_dtoa_r+0xa4>
 8004e2e:	aa10      	add	r2, sp, #64	; 0x40
 8004e30:	a911      	add	r1, sp, #68	; 0x44
 8004e32:	4620      	mov	r0, r4
 8004e34:	eeb0 0a48 	vmov.f32	s0, s16
 8004e38:	eef0 0a68 	vmov.f32	s1, s17
 8004e3c:	f001 fa4e 	bl	80062dc <__d2b>
 8004e40:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8004e44:	4682      	mov	sl, r0
 8004e46:	2d00      	cmp	r5, #0
 8004e48:	d07f      	beq.n	8004f4a <_dtoa_r+0x20a>
 8004e4a:	ee18 3a90 	vmov	r3, s17
 8004e4e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004e52:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8004e56:	ec51 0b18 	vmov	r0, r1, d8
 8004e5a:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8004e5e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8004e62:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8004e66:	4619      	mov	r1, r3
 8004e68:	2200      	movs	r2, #0
 8004e6a:	4b75      	ldr	r3, [pc, #468]	; (8005040 <_dtoa_r+0x300>)
 8004e6c:	f7fb fa14 	bl	8000298 <__aeabi_dsub>
 8004e70:	a367      	add	r3, pc, #412	; (adr r3, 8005010 <_dtoa_r+0x2d0>)
 8004e72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e76:	f7fb fbc7 	bl	8000608 <__aeabi_dmul>
 8004e7a:	a367      	add	r3, pc, #412	; (adr r3, 8005018 <_dtoa_r+0x2d8>)
 8004e7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e80:	f7fb fa0c 	bl	800029c <__adddf3>
 8004e84:	4606      	mov	r6, r0
 8004e86:	4628      	mov	r0, r5
 8004e88:	460f      	mov	r7, r1
 8004e8a:	f7fb fb53 	bl	8000534 <__aeabi_i2d>
 8004e8e:	a364      	add	r3, pc, #400	; (adr r3, 8005020 <_dtoa_r+0x2e0>)
 8004e90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e94:	f7fb fbb8 	bl	8000608 <__aeabi_dmul>
 8004e98:	4602      	mov	r2, r0
 8004e9a:	460b      	mov	r3, r1
 8004e9c:	4630      	mov	r0, r6
 8004e9e:	4639      	mov	r1, r7
 8004ea0:	f7fb f9fc 	bl	800029c <__adddf3>
 8004ea4:	4606      	mov	r6, r0
 8004ea6:	460f      	mov	r7, r1
 8004ea8:	f7fb fe5e 	bl	8000b68 <__aeabi_d2iz>
 8004eac:	2200      	movs	r2, #0
 8004eae:	4683      	mov	fp, r0
 8004eb0:	2300      	movs	r3, #0
 8004eb2:	4630      	mov	r0, r6
 8004eb4:	4639      	mov	r1, r7
 8004eb6:	f7fb fe19 	bl	8000aec <__aeabi_dcmplt>
 8004eba:	b148      	cbz	r0, 8004ed0 <_dtoa_r+0x190>
 8004ebc:	4658      	mov	r0, fp
 8004ebe:	f7fb fb39 	bl	8000534 <__aeabi_i2d>
 8004ec2:	4632      	mov	r2, r6
 8004ec4:	463b      	mov	r3, r7
 8004ec6:	f7fb fe07 	bl	8000ad8 <__aeabi_dcmpeq>
 8004eca:	b908      	cbnz	r0, 8004ed0 <_dtoa_r+0x190>
 8004ecc:	f10b 3bff 	add.w	fp, fp, #4294967295
 8004ed0:	f1bb 0f16 	cmp.w	fp, #22
 8004ed4:	d857      	bhi.n	8004f86 <_dtoa_r+0x246>
 8004ed6:	4b5b      	ldr	r3, [pc, #364]	; (8005044 <_dtoa_r+0x304>)
 8004ed8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8004edc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ee0:	ec51 0b18 	vmov	r0, r1, d8
 8004ee4:	f7fb fe02 	bl	8000aec <__aeabi_dcmplt>
 8004ee8:	2800      	cmp	r0, #0
 8004eea:	d04e      	beq.n	8004f8a <_dtoa_r+0x24a>
 8004eec:	f10b 3bff 	add.w	fp, fp, #4294967295
 8004ef0:	2300      	movs	r3, #0
 8004ef2:	930c      	str	r3, [sp, #48]	; 0x30
 8004ef4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8004ef6:	1b5b      	subs	r3, r3, r5
 8004ef8:	1e5a      	subs	r2, r3, #1
 8004efa:	bf45      	ittet	mi
 8004efc:	f1c3 0301 	rsbmi	r3, r3, #1
 8004f00:	9305      	strmi	r3, [sp, #20]
 8004f02:	2300      	movpl	r3, #0
 8004f04:	2300      	movmi	r3, #0
 8004f06:	9206      	str	r2, [sp, #24]
 8004f08:	bf54      	ite	pl
 8004f0a:	9305      	strpl	r3, [sp, #20]
 8004f0c:	9306      	strmi	r3, [sp, #24]
 8004f0e:	f1bb 0f00 	cmp.w	fp, #0
 8004f12:	db3c      	blt.n	8004f8e <_dtoa_r+0x24e>
 8004f14:	9b06      	ldr	r3, [sp, #24]
 8004f16:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8004f1a:	445b      	add	r3, fp
 8004f1c:	9306      	str	r3, [sp, #24]
 8004f1e:	2300      	movs	r3, #0
 8004f20:	9308      	str	r3, [sp, #32]
 8004f22:	9b07      	ldr	r3, [sp, #28]
 8004f24:	2b09      	cmp	r3, #9
 8004f26:	d868      	bhi.n	8004ffa <_dtoa_r+0x2ba>
 8004f28:	2b05      	cmp	r3, #5
 8004f2a:	bfc4      	itt	gt
 8004f2c:	3b04      	subgt	r3, #4
 8004f2e:	9307      	strgt	r3, [sp, #28]
 8004f30:	9b07      	ldr	r3, [sp, #28]
 8004f32:	f1a3 0302 	sub.w	r3, r3, #2
 8004f36:	bfcc      	ite	gt
 8004f38:	2500      	movgt	r5, #0
 8004f3a:	2501      	movle	r5, #1
 8004f3c:	2b03      	cmp	r3, #3
 8004f3e:	f200 8085 	bhi.w	800504c <_dtoa_r+0x30c>
 8004f42:	e8df f003 	tbb	[pc, r3]
 8004f46:	3b2e      	.short	0x3b2e
 8004f48:	5839      	.short	0x5839
 8004f4a:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8004f4e:	441d      	add	r5, r3
 8004f50:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8004f54:	2b20      	cmp	r3, #32
 8004f56:	bfc1      	itttt	gt
 8004f58:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8004f5c:	fa08 f803 	lslgt.w	r8, r8, r3
 8004f60:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 8004f64:	fa26 f303 	lsrgt.w	r3, r6, r3
 8004f68:	bfd6      	itet	le
 8004f6a:	f1c3 0320 	rsble	r3, r3, #32
 8004f6e:	ea48 0003 	orrgt.w	r0, r8, r3
 8004f72:	fa06 f003 	lslle.w	r0, r6, r3
 8004f76:	f7fb facd 	bl	8000514 <__aeabi_ui2d>
 8004f7a:	2201      	movs	r2, #1
 8004f7c:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8004f80:	3d01      	subs	r5, #1
 8004f82:	920e      	str	r2, [sp, #56]	; 0x38
 8004f84:	e76f      	b.n	8004e66 <_dtoa_r+0x126>
 8004f86:	2301      	movs	r3, #1
 8004f88:	e7b3      	b.n	8004ef2 <_dtoa_r+0x1b2>
 8004f8a:	900c      	str	r0, [sp, #48]	; 0x30
 8004f8c:	e7b2      	b.n	8004ef4 <_dtoa_r+0x1b4>
 8004f8e:	9b05      	ldr	r3, [sp, #20]
 8004f90:	eba3 030b 	sub.w	r3, r3, fp
 8004f94:	9305      	str	r3, [sp, #20]
 8004f96:	f1cb 0300 	rsb	r3, fp, #0
 8004f9a:	9308      	str	r3, [sp, #32]
 8004f9c:	2300      	movs	r3, #0
 8004f9e:	930b      	str	r3, [sp, #44]	; 0x2c
 8004fa0:	e7bf      	b.n	8004f22 <_dtoa_r+0x1e2>
 8004fa2:	2300      	movs	r3, #0
 8004fa4:	9309      	str	r3, [sp, #36]	; 0x24
 8004fa6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004fa8:	2b00      	cmp	r3, #0
 8004faa:	dc52      	bgt.n	8005052 <_dtoa_r+0x312>
 8004fac:	2301      	movs	r3, #1
 8004fae:	9301      	str	r3, [sp, #4]
 8004fb0:	9304      	str	r3, [sp, #16]
 8004fb2:	461a      	mov	r2, r3
 8004fb4:	920a      	str	r2, [sp, #40]	; 0x28
 8004fb6:	e00b      	b.n	8004fd0 <_dtoa_r+0x290>
 8004fb8:	2301      	movs	r3, #1
 8004fba:	e7f3      	b.n	8004fa4 <_dtoa_r+0x264>
 8004fbc:	2300      	movs	r3, #0
 8004fbe:	9309      	str	r3, [sp, #36]	; 0x24
 8004fc0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004fc2:	445b      	add	r3, fp
 8004fc4:	9301      	str	r3, [sp, #4]
 8004fc6:	3301      	adds	r3, #1
 8004fc8:	2b01      	cmp	r3, #1
 8004fca:	9304      	str	r3, [sp, #16]
 8004fcc:	bfb8      	it	lt
 8004fce:	2301      	movlt	r3, #1
 8004fd0:	69e0      	ldr	r0, [r4, #28]
 8004fd2:	2100      	movs	r1, #0
 8004fd4:	2204      	movs	r2, #4
 8004fd6:	f102 0614 	add.w	r6, r2, #20
 8004fda:	429e      	cmp	r6, r3
 8004fdc:	d93d      	bls.n	800505a <_dtoa_r+0x31a>
 8004fde:	6041      	str	r1, [r0, #4]
 8004fe0:	4620      	mov	r0, r4
 8004fe2:	f000 fd9f 	bl	8005b24 <_Balloc>
 8004fe6:	9000      	str	r0, [sp, #0]
 8004fe8:	2800      	cmp	r0, #0
 8004fea:	d139      	bne.n	8005060 <_dtoa_r+0x320>
 8004fec:	4b16      	ldr	r3, [pc, #88]	; (8005048 <_dtoa_r+0x308>)
 8004fee:	4602      	mov	r2, r0
 8004ff0:	f240 11af 	movw	r1, #431	; 0x1af
 8004ff4:	e6bd      	b.n	8004d72 <_dtoa_r+0x32>
 8004ff6:	2301      	movs	r3, #1
 8004ff8:	e7e1      	b.n	8004fbe <_dtoa_r+0x27e>
 8004ffa:	2501      	movs	r5, #1
 8004ffc:	2300      	movs	r3, #0
 8004ffe:	9307      	str	r3, [sp, #28]
 8005000:	9509      	str	r5, [sp, #36]	; 0x24
 8005002:	f04f 33ff 	mov.w	r3, #4294967295
 8005006:	9301      	str	r3, [sp, #4]
 8005008:	9304      	str	r3, [sp, #16]
 800500a:	2200      	movs	r2, #0
 800500c:	2312      	movs	r3, #18
 800500e:	e7d1      	b.n	8004fb4 <_dtoa_r+0x274>
 8005010:	636f4361 	.word	0x636f4361
 8005014:	3fd287a7 	.word	0x3fd287a7
 8005018:	8b60c8b3 	.word	0x8b60c8b3
 800501c:	3fc68a28 	.word	0x3fc68a28
 8005020:	509f79fb 	.word	0x509f79fb
 8005024:	3fd34413 	.word	0x3fd34413
 8005028:	08008426 	.word	0x08008426
 800502c:	0800843d 	.word	0x0800843d
 8005030:	7ff00000 	.word	0x7ff00000
 8005034:	08008422 	.word	0x08008422
 8005038:	08008419 	.word	0x08008419
 800503c:	080083f1 	.word	0x080083f1
 8005040:	3ff80000 	.word	0x3ff80000
 8005044:	08008528 	.word	0x08008528
 8005048:	08008495 	.word	0x08008495
 800504c:	2301      	movs	r3, #1
 800504e:	9309      	str	r3, [sp, #36]	; 0x24
 8005050:	e7d7      	b.n	8005002 <_dtoa_r+0x2c2>
 8005052:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005054:	9301      	str	r3, [sp, #4]
 8005056:	9304      	str	r3, [sp, #16]
 8005058:	e7ba      	b.n	8004fd0 <_dtoa_r+0x290>
 800505a:	3101      	adds	r1, #1
 800505c:	0052      	lsls	r2, r2, #1
 800505e:	e7ba      	b.n	8004fd6 <_dtoa_r+0x296>
 8005060:	69e3      	ldr	r3, [r4, #28]
 8005062:	9a00      	ldr	r2, [sp, #0]
 8005064:	601a      	str	r2, [r3, #0]
 8005066:	9b04      	ldr	r3, [sp, #16]
 8005068:	2b0e      	cmp	r3, #14
 800506a:	f200 80a8 	bhi.w	80051be <_dtoa_r+0x47e>
 800506e:	2d00      	cmp	r5, #0
 8005070:	f000 80a5 	beq.w	80051be <_dtoa_r+0x47e>
 8005074:	f1bb 0f00 	cmp.w	fp, #0
 8005078:	dd38      	ble.n	80050ec <_dtoa_r+0x3ac>
 800507a:	4bc0      	ldr	r3, [pc, #768]	; (800537c <_dtoa_r+0x63c>)
 800507c:	f00b 020f 	and.w	r2, fp, #15
 8005080:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005084:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8005088:	e9d3 6700 	ldrd	r6, r7, [r3]
 800508c:	ea4f 182b 	mov.w	r8, fp, asr #4
 8005090:	d019      	beq.n	80050c6 <_dtoa_r+0x386>
 8005092:	4bbb      	ldr	r3, [pc, #748]	; (8005380 <_dtoa_r+0x640>)
 8005094:	ec51 0b18 	vmov	r0, r1, d8
 8005098:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800509c:	f7fb fbde 	bl	800085c <__aeabi_ddiv>
 80050a0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80050a4:	f008 080f 	and.w	r8, r8, #15
 80050a8:	2503      	movs	r5, #3
 80050aa:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8005380 <_dtoa_r+0x640>
 80050ae:	f1b8 0f00 	cmp.w	r8, #0
 80050b2:	d10a      	bne.n	80050ca <_dtoa_r+0x38a>
 80050b4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80050b8:	4632      	mov	r2, r6
 80050ba:	463b      	mov	r3, r7
 80050bc:	f7fb fbce 	bl	800085c <__aeabi_ddiv>
 80050c0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80050c4:	e02b      	b.n	800511e <_dtoa_r+0x3de>
 80050c6:	2502      	movs	r5, #2
 80050c8:	e7ef      	b.n	80050aa <_dtoa_r+0x36a>
 80050ca:	f018 0f01 	tst.w	r8, #1
 80050ce:	d008      	beq.n	80050e2 <_dtoa_r+0x3a2>
 80050d0:	4630      	mov	r0, r6
 80050d2:	4639      	mov	r1, r7
 80050d4:	e9d9 2300 	ldrd	r2, r3, [r9]
 80050d8:	f7fb fa96 	bl	8000608 <__aeabi_dmul>
 80050dc:	3501      	adds	r5, #1
 80050de:	4606      	mov	r6, r0
 80050e0:	460f      	mov	r7, r1
 80050e2:	ea4f 0868 	mov.w	r8, r8, asr #1
 80050e6:	f109 0908 	add.w	r9, r9, #8
 80050ea:	e7e0      	b.n	80050ae <_dtoa_r+0x36e>
 80050ec:	f000 809f 	beq.w	800522e <_dtoa_r+0x4ee>
 80050f0:	f1cb 0600 	rsb	r6, fp, #0
 80050f4:	4ba1      	ldr	r3, [pc, #644]	; (800537c <_dtoa_r+0x63c>)
 80050f6:	4fa2      	ldr	r7, [pc, #648]	; (8005380 <_dtoa_r+0x640>)
 80050f8:	f006 020f 	and.w	r2, r6, #15
 80050fc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005100:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005104:	ec51 0b18 	vmov	r0, r1, d8
 8005108:	f7fb fa7e 	bl	8000608 <__aeabi_dmul>
 800510c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005110:	1136      	asrs	r6, r6, #4
 8005112:	2300      	movs	r3, #0
 8005114:	2502      	movs	r5, #2
 8005116:	2e00      	cmp	r6, #0
 8005118:	d17e      	bne.n	8005218 <_dtoa_r+0x4d8>
 800511a:	2b00      	cmp	r3, #0
 800511c:	d1d0      	bne.n	80050c0 <_dtoa_r+0x380>
 800511e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005120:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8005124:	2b00      	cmp	r3, #0
 8005126:	f000 8084 	beq.w	8005232 <_dtoa_r+0x4f2>
 800512a:	4b96      	ldr	r3, [pc, #600]	; (8005384 <_dtoa_r+0x644>)
 800512c:	2200      	movs	r2, #0
 800512e:	4640      	mov	r0, r8
 8005130:	4649      	mov	r1, r9
 8005132:	f7fb fcdb 	bl	8000aec <__aeabi_dcmplt>
 8005136:	2800      	cmp	r0, #0
 8005138:	d07b      	beq.n	8005232 <_dtoa_r+0x4f2>
 800513a:	9b04      	ldr	r3, [sp, #16]
 800513c:	2b00      	cmp	r3, #0
 800513e:	d078      	beq.n	8005232 <_dtoa_r+0x4f2>
 8005140:	9b01      	ldr	r3, [sp, #4]
 8005142:	2b00      	cmp	r3, #0
 8005144:	dd39      	ble.n	80051ba <_dtoa_r+0x47a>
 8005146:	4b90      	ldr	r3, [pc, #576]	; (8005388 <_dtoa_r+0x648>)
 8005148:	2200      	movs	r2, #0
 800514a:	4640      	mov	r0, r8
 800514c:	4649      	mov	r1, r9
 800514e:	f7fb fa5b 	bl	8000608 <__aeabi_dmul>
 8005152:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005156:	9e01      	ldr	r6, [sp, #4]
 8005158:	f10b 37ff 	add.w	r7, fp, #4294967295
 800515c:	3501      	adds	r5, #1
 800515e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8005162:	4628      	mov	r0, r5
 8005164:	f7fb f9e6 	bl	8000534 <__aeabi_i2d>
 8005168:	4642      	mov	r2, r8
 800516a:	464b      	mov	r3, r9
 800516c:	f7fb fa4c 	bl	8000608 <__aeabi_dmul>
 8005170:	4b86      	ldr	r3, [pc, #536]	; (800538c <_dtoa_r+0x64c>)
 8005172:	2200      	movs	r2, #0
 8005174:	f7fb f892 	bl	800029c <__adddf3>
 8005178:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800517c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005180:	9303      	str	r3, [sp, #12]
 8005182:	2e00      	cmp	r6, #0
 8005184:	d158      	bne.n	8005238 <_dtoa_r+0x4f8>
 8005186:	4b82      	ldr	r3, [pc, #520]	; (8005390 <_dtoa_r+0x650>)
 8005188:	2200      	movs	r2, #0
 800518a:	4640      	mov	r0, r8
 800518c:	4649      	mov	r1, r9
 800518e:	f7fb f883 	bl	8000298 <__aeabi_dsub>
 8005192:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005196:	4680      	mov	r8, r0
 8005198:	4689      	mov	r9, r1
 800519a:	f7fb fcc5 	bl	8000b28 <__aeabi_dcmpgt>
 800519e:	2800      	cmp	r0, #0
 80051a0:	f040 8296 	bne.w	80056d0 <_dtoa_r+0x990>
 80051a4:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 80051a8:	4640      	mov	r0, r8
 80051aa:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80051ae:	4649      	mov	r1, r9
 80051b0:	f7fb fc9c 	bl	8000aec <__aeabi_dcmplt>
 80051b4:	2800      	cmp	r0, #0
 80051b6:	f040 8289 	bne.w	80056cc <_dtoa_r+0x98c>
 80051ba:	ed8d 8b02 	vstr	d8, [sp, #8]
 80051be:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80051c0:	2b00      	cmp	r3, #0
 80051c2:	f2c0 814e 	blt.w	8005462 <_dtoa_r+0x722>
 80051c6:	f1bb 0f0e 	cmp.w	fp, #14
 80051ca:	f300 814a 	bgt.w	8005462 <_dtoa_r+0x722>
 80051ce:	4b6b      	ldr	r3, [pc, #428]	; (800537c <_dtoa_r+0x63c>)
 80051d0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80051d4:	e9d3 8900 	ldrd	r8, r9, [r3]
 80051d8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80051da:	2b00      	cmp	r3, #0
 80051dc:	f280 80dc 	bge.w	8005398 <_dtoa_r+0x658>
 80051e0:	9b04      	ldr	r3, [sp, #16]
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	f300 80d8 	bgt.w	8005398 <_dtoa_r+0x658>
 80051e8:	f040 826f 	bne.w	80056ca <_dtoa_r+0x98a>
 80051ec:	4b68      	ldr	r3, [pc, #416]	; (8005390 <_dtoa_r+0x650>)
 80051ee:	2200      	movs	r2, #0
 80051f0:	4640      	mov	r0, r8
 80051f2:	4649      	mov	r1, r9
 80051f4:	f7fb fa08 	bl	8000608 <__aeabi_dmul>
 80051f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80051fc:	f7fb fc8a 	bl	8000b14 <__aeabi_dcmpge>
 8005200:	9e04      	ldr	r6, [sp, #16]
 8005202:	4637      	mov	r7, r6
 8005204:	2800      	cmp	r0, #0
 8005206:	f040 8245 	bne.w	8005694 <_dtoa_r+0x954>
 800520a:	9d00      	ldr	r5, [sp, #0]
 800520c:	2331      	movs	r3, #49	; 0x31
 800520e:	f805 3b01 	strb.w	r3, [r5], #1
 8005212:	f10b 0b01 	add.w	fp, fp, #1
 8005216:	e241      	b.n	800569c <_dtoa_r+0x95c>
 8005218:	07f2      	lsls	r2, r6, #31
 800521a:	d505      	bpl.n	8005228 <_dtoa_r+0x4e8>
 800521c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005220:	f7fb f9f2 	bl	8000608 <__aeabi_dmul>
 8005224:	3501      	adds	r5, #1
 8005226:	2301      	movs	r3, #1
 8005228:	1076      	asrs	r6, r6, #1
 800522a:	3708      	adds	r7, #8
 800522c:	e773      	b.n	8005116 <_dtoa_r+0x3d6>
 800522e:	2502      	movs	r5, #2
 8005230:	e775      	b.n	800511e <_dtoa_r+0x3de>
 8005232:	9e04      	ldr	r6, [sp, #16]
 8005234:	465f      	mov	r7, fp
 8005236:	e792      	b.n	800515e <_dtoa_r+0x41e>
 8005238:	9900      	ldr	r1, [sp, #0]
 800523a:	4b50      	ldr	r3, [pc, #320]	; (800537c <_dtoa_r+0x63c>)
 800523c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005240:	4431      	add	r1, r6
 8005242:	9102      	str	r1, [sp, #8]
 8005244:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005246:	eeb0 9a47 	vmov.f32	s18, s14
 800524a:	eef0 9a67 	vmov.f32	s19, s15
 800524e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8005252:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005256:	2900      	cmp	r1, #0
 8005258:	d044      	beq.n	80052e4 <_dtoa_r+0x5a4>
 800525a:	494e      	ldr	r1, [pc, #312]	; (8005394 <_dtoa_r+0x654>)
 800525c:	2000      	movs	r0, #0
 800525e:	f7fb fafd 	bl	800085c <__aeabi_ddiv>
 8005262:	ec53 2b19 	vmov	r2, r3, d9
 8005266:	f7fb f817 	bl	8000298 <__aeabi_dsub>
 800526a:	9d00      	ldr	r5, [sp, #0]
 800526c:	ec41 0b19 	vmov	d9, r0, r1
 8005270:	4649      	mov	r1, r9
 8005272:	4640      	mov	r0, r8
 8005274:	f7fb fc78 	bl	8000b68 <__aeabi_d2iz>
 8005278:	4606      	mov	r6, r0
 800527a:	f7fb f95b 	bl	8000534 <__aeabi_i2d>
 800527e:	4602      	mov	r2, r0
 8005280:	460b      	mov	r3, r1
 8005282:	4640      	mov	r0, r8
 8005284:	4649      	mov	r1, r9
 8005286:	f7fb f807 	bl	8000298 <__aeabi_dsub>
 800528a:	3630      	adds	r6, #48	; 0x30
 800528c:	f805 6b01 	strb.w	r6, [r5], #1
 8005290:	ec53 2b19 	vmov	r2, r3, d9
 8005294:	4680      	mov	r8, r0
 8005296:	4689      	mov	r9, r1
 8005298:	f7fb fc28 	bl	8000aec <__aeabi_dcmplt>
 800529c:	2800      	cmp	r0, #0
 800529e:	d164      	bne.n	800536a <_dtoa_r+0x62a>
 80052a0:	4642      	mov	r2, r8
 80052a2:	464b      	mov	r3, r9
 80052a4:	4937      	ldr	r1, [pc, #220]	; (8005384 <_dtoa_r+0x644>)
 80052a6:	2000      	movs	r0, #0
 80052a8:	f7fa fff6 	bl	8000298 <__aeabi_dsub>
 80052ac:	ec53 2b19 	vmov	r2, r3, d9
 80052b0:	f7fb fc1c 	bl	8000aec <__aeabi_dcmplt>
 80052b4:	2800      	cmp	r0, #0
 80052b6:	f040 80b6 	bne.w	8005426 <_dtoa_r+0x6e6>
 80052ba:	9b02      	ldr	r3, [sp, #8]
 80052bc:	429d      	cmp	r5, r3
 80052be:	f43f af7c 	beq.w	80051ba <_dtoa_r+0x47a>
 80052c2:	4b31      	ldr	r3, [pc, #196]	; (8005388 <_dtoa_r+0x648>)
 80052c4:	ec51 0b19 	vmov	r0, r1, d9
 80052c8:	2200      	movs	r2, #0
 80052ca:	f7fb f99d 	bl	8000608 <__aeabi_dmul>
 80052ce:	4b2e      	ldr	r3, [pc, #184]	; (8005388 <_dtoa_r+0x648>)
 80052d0:	ec41 0b19 	vmov	d9, r0, r1
 80052d4:	2200      	movs	r2, #0
 80052d6:	4640      	mov	r0, r8
 80052d8:	4649      	mov	r1, r9
 80052da:	f7fb f995 	bl	8000608 <__aeabi_dmul>
 80052de:	4680      	mov	r8, r0
 80052e0:	4689      	mov	r9, r1
 80052e2:	e7c5      	b.n	8005270 <_dtoa_r+0x530>
 80052e4:	ec51 0b17 	vmov	r0, r1, d7
 80052e8:	f7fb f98e 	bl	8000608 <__aeabi_dmul>
 80052ec:	9b02      	ldr	r3, [sp, #8]
 80052ee:	9d00      	ldr	r5, [sp, #0]
 80052f0:	930f      	str	r3, [sp, #60]	; 0x3c
 80052f2:	ec41 0b19 	vmov	d9, r0, r1
 80052f6:	4649      	mov	r1, r9
 80052f8:	4640      	mov	r0, r8
 80052fa:	f7fb fc35 	bl	8000b68 <__aeabi_d2iz>
 80052fe:	4606      	mov	r6, r0
 8005300:	f7fb f918 	bl	8000534 <__aeabi_i2d>
 8005304:	3630      	adds	r6, #48	; 0x30
 8005306:	4602      	mov	r2, r0
 8005308:	460b      	mov	r3, r1
 800530a:	4640      	mov	r0, r8
 800530c:	4649      	mov	r1, r9
 800530e:	f7fa ffc3 	bl	8000298 <__aeabi_dsub>
 8005312:	f805 6b01 	strb.w	r6, [r5], #1
 8005316:	9b02      	ldr	r3, [sp, #8]
 8005318:	429d      	cmp	r5, r3
 800531a:	4680      	mov	r8, r0
 800531c:	4689      	mov	r9, r1
 800531e:	f04f 0200 	mov.w	r2, #0
 8005322:	d124      	bne.n	800536e <_dtoa_r+0x62e>
 8005324:	4b1b      	ldr	r3, [pc, #108]	; (8005394 <_dtoa_r+0x654>)
 8005326:	ec51 0b19 	vmov	r0, r1, d9
 800532a:	f7fa ffb7 	bl	800029c <__adddf3>
 800532e:	4602      	mov	r2, r0
 8005330:	460b      	mov	r3, r1
 8005332:	4640      	mov	r0, r8
 8005334:	4649      	mov	r1, r9
 8005336:	f7fb fbf7 	bl	8000b28 <__aeabi_dcmpgt>
 800533a:	2800      	cmp	r0, #0
 800533c:	d173      	bne.n	8005426 <_dtoa_r+0x6e6>
 800533e:	ec53 2b19 	vmov	r2, r3, d9
 8005342:	4914      	ldr	r1, [pc, #80]	; (8005394 <_dtoa_r+0x654>)
 8005344:	2000      	movs	r0, #0
 8005346:	f7fa ffa7 	bl	8000298 <__aeabi_dsub>
 800534a:	4602      	mov	r2, r0
 800534c:	460b      	mov	r3, r1
 800534e:	4640      	mov	r0, r8
 8005350:	4649      	mov	r1, r9
 8005352:	f7fb fbcb 	bl	8000aec <__aeabi_dcmplt>
 8005356:	2800      	cmp	r0, #0
 8005358:	f43f af2f 	beq.w	80051ba <_dtoa_r+0x47a>
 800535c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800535e:	1e6b      	subs	r3, r5, #1
 8005360:	930f      	str	r3, [sp, #60]	; 0x3c
 8005362:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8005366:	2b30      	cmp	r3, #48	; 0x30
 8005368:	d0f8      	beq.n	800535c <_dtoa_r+0x61c>
 800536a:	46bb      	mov	fp, r7
 800536c:	e04a      	b.n	8005404 <_dtoa_r+0x6c4>
 800536e:	4b06      	ldr	r3, [pc, #24]	; (8005388 <_dtoa_r+0x648>)
 8005370:	f7fb f94a 	bl	8000608 <__aeabi_dmul>
 8005374:	4680      	mov	r8, r0
 8005376:	4689      	mov	r9, r1
 8005378:	e7bd      	b.n	80052f6 <_dtoa_r+0x5b6>
 800537a:	bf00      	nop
 800537c:	08008528 	.word	0x08008528
 8005380:	08008500 	.word	0x08008500
 8005384:	3ff00000 	.word	0x3ff00000
 8005388:	40240000 	.word	0x40240000
 800538c:	401c0000 	.word	0x401c0000
 8005390:	40140000 	.word	0x40140000
 8005394:	3fe00000 	.word	0x3fe00000
 8005398:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800539c:	9d00      	ldr	r5, [sp, #0]
 800539e:	4642      	mov	r2, r8
 80053a0:	464b      	mov	r3, r9
 80053a2:	4630      	mov	r0, r6
 80053a4:	4639      	mov	r1, r7
 80053a6:	f7fb fa59 	bl	800085c <__aeabi_ddiv>
 80053aa:	f7fb fbdd 	bl	8000b68 <__aeabi_d2iz>
 80053ae:	9001      	str	r0, [sp, #4]
 80053b0:	f7fb f8c0 	bl	8000534 <__aeabi_i2d>
 80053b4:	4642      	mov	r2, r8
 80053b6:	464b      	mov	r3, r9
 80053b8:	f7fb f926 	bl	8000608 <__aeabi_dmul>
 80053bc:	4602      	mov	r2, r0
 80053be:	460b      	mov	r3, r1
 80053c0:	4630      	mov	r0, r6
 80053c2:	4639      	mov	r1, r7
 80053c4:	f7fa ff68 	bl	8000298 <__aeabi_dsub>
 80053c8:	9e01      	ldr	r6, [sp, #4]
 80053ca:	9f04      	ldr	r7, [sp, #16]
 80053cc:	3630      	adds	r6, #48	; 0x30
 80053ce:	f805 6b01 	strb.w	r6, [r5], #1
 80053d2:	9e00      	ldr	r6, [sp, #0]
 80053d4:	1bae      	subs	r6, r5, r6
 80053d6:	42b7      	cmp	r7, r6
 80053d8:	4602      	mov	r2, r0
 80053da:	460b      	mov	r3, r1
 80053dc:	d134      	bne.n	8005448 <_dtoa_r+0x708>
 80053de:	f7fa ff5d 	bl	800029c <__adddf3>
 80053e2:	4642      	mov	r2, r8
 80053e4:	464b      	mov	r3, r9
 80053e6:	4606      	mov	r6, r0
 80053e8:	460f      	mov	r7, r1
 80053ea:	f7fb fb9d 	bl	8000b28 <__aeabi_dcmpgt>
 80053ee:	b9c8      	cbnz	r0, 8005424 <_dtoa_r+0x6e4>
 80053f0:	4642      	mov	r2, r8
 80053f2:	464b      	mov	r3, r9
 80053f4:	4630      	mov	r0, r6
 80053f6:	4639      	mov	r1, r7
 80053f8:	f7fb fb6e 	bl	8000ad8 <__aeabi_dcmpeq>
 80053fc:	b110      	cbz	r0, 8005404 <_dtoa_r+0x6c4>
 80053fe:	9b01      	ldr	r3, [sp, #4]
 8005400:	07db      	lsls	r3, r3, #31
 8005402:	d40f      	bmi.n	8005424 <_dtoa_r+0x6e4>
 8005404:	4651      	mov	r1, sl
 8005406:	4620      	mov	r0, r4
 8005408:	f000 fbcc 	bl	8005ba4 <_Bfree>
 800540c:	2300      	movs	r3, #0
 800540e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005410:	702b      	strb	r3, [r5, #0]
 8005412:	f10b 0301 	add.w	r3, fp, #1
 8005416:	6013      	str	r3, [r2, #0]
 8005418:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800541a:	2b00      	cmp	r3, #0
 800541c:	f43f ace2 	beq.w	8004de4 <_dtoa_r+0xa4>
 8005420:	601d      	str	r5, [r3, #0]
 8005422:	e4df      	b.n	8004de4 <_dtoa_r+0xa4>
 8005424:	465f      	mov	r7, fp
 8005426:	462b      	mov	r3, r5
 8005428:	461d      	mov	r5, r3
 800542a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800542e:	2a39      	cmp	r2, #57	; 0x39
 8005430:	d106      	bne.n	8005440 <_dtoa_r+0x700>
 8005432:	9a00      	ldr	r2, [sp, #0]
 8005434:	429a      	cmp	r2, r3
 8005436:	d1f7      	bne.n	8005428 <_dtoa_r+0x6e8>
 8005438:	9900      	ldr	r1, [sp, #0]
 800543a:	2230      	movs	r2, #48	; 0x30
 800543c:	3701      	adds	r7, #1
 800543e:	700a      	strb	r2, [r1, #0]
 8005440:	781a      	ldrb	r2, [r3, #0]
 8005442:	3201      	adds	r2, #1
 8005444:	701a      	strb	r2, [r3, #0]
 8005446:	e790      	b.n	800536a <_dtoa_r+0x62a>
 8005448:	4ba3      	ldr	r3, [pc, #652]	; (80056d8 <_dtoa_r+0x998>)
 800544a:	2200      	movs	r2, #0
 800544c:	f7fb f8dc 	bl	8000608 <__aeabi_dmul>
 8005450:	2200      	movs	r2, #0
 8005452:	2300      	movs	r3, #0
 8005454:	4606      	mov	r6, r0
 8005456:	460f      	mov	r7, r1
 8005458:	f7fb fb3e 	bl	8000ad8 <__aeabi_dcmpeq>
 800545c:	2800      	cmp	r0, #0
 800545e:	d09e      	beq.n	800539e <_dtoa_r+0x65e>
 8005460:	e7d0      	b.n	8005404 <_dtoa_r+0x6c4>
 8005462:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005464:	2a00      	cmp	r2, #0
 8005466:	f000 80ca 	beq.w	80055fe <_dtoa_r+0x8be>
 800546a:	9a07      	ldr	r2, [sp, #28]
 800546c:	2a01      	cmp	r2, #1
 800546e:	f300 80ad 	bgt.w	80055cc <_dtoa_r+0x88c>
 8005472:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005474:	2a00      	cmp	r2, #0
 8005476:	f000 80a5 	beq.w	80055c4 <_dtoa_r+0x884>
 800547a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800547e:	9e08      	ldr	r6, [sp, #32]
 8005480:	9d05      	ldr	r5, [sp, #20]
 8005482:	9a05      	ldr	r2, [sp, #20]
 8005484:	441a      	add	r2, r3
 8005486:	9205      	str	r2, [sp, #20]
 8005488:	9a06      	ldr	r2, [sp, #24]
 800548a:	2101      	movs	r1, #1
 800548c:	441a      	add	r2, r3
 800548e:	4620      	mov	r0, r4
 8005490:	9206      	str	r2, [sp, #24]
 8005492:	f000 fc87 	bl	8005da4 <__i2b>
 8005496:	4607      	mov	r7, r0
 8005498:	b165      	cbz	r5, 80054b4 <_dtoa_r+0x774>
 800549a:	9b06      	ldr	r3, [sp, #24]
 800549c:	2b00      	cmp	r3, #0
 800549e:	dd09      	ble.n	80054b4 <_dtoa_r+0x774>
 80054a0:	42ab      	cmp	r3, r5
 80054a2:	9a05      	ldr	r2, [sp, #20]
 80054a4:	bfa8      	it	ge
 80054a6:	462b      	movge	r3, r5
 80054a8:	1ad2      	subs	r2, r2, r3
 80054aa:	9205      	str	r2, [sp, #20]
 80054ac:	9a06      	ldr	r2, [sp, #24]
 80054ae:	1aed      	subs	r5, r5, r3
 80054b0:	1ad3      	subs	r3, r2, r3
 80054b2:	9306      	str	r3, [sp, #24]
 80054b4:	9b08      	ldr	r3, [sp, #32]
 80054b6:	b1f3      	cbz	r3, 80054f6 <_dtoa_r+0x7b6>
 80054b8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	f000 80a3 	beq.w	8005606 <_dtoa_r+0x8c6>
 80054c0:	2e00      	cmp	r6, #0
 80054c2:	dd10      	ble.n	80054e6 <_dtoa_r+0x7a6>
 80054c4:	4639      	mov	r1, r7
 80054c6:	4632      	mov	r2, r6
 80054c8:	4620      	mov	r0, r4
 80054ca:	f000 fd2b 	bl	8005f24 <__pow5mult>
 80054ce:	4652      	mov	r2, sl
 80054d0:	4601      	mov	r1, r0
 80054d2:	4607      	mov	r7, r0
 80054d4:	4620      	mov	r0, r4
 80054d6:	f000 fc7b 	bl	8005dd0 <__multiply>
 80054da:	4651      	mov	r1, sl
 80054dc:	4680      	mov	r8, r0
 80054de:	4620      	mov	r0, r4
 80054e0:	f000 fb60 	bl	8005ba4 <_Bfree>
 80054e4:	46c2      	mov	sl, r8
 80054e6:	9b08      	ldr	r3, [sp, #32]
 80054e8:	1b9a      	subs	r2, r3, r6
 80054ea:	d004      	beq.n	80054f6 <_dtoa_r+0x7b6>
 80054ec:	4651      	mov	r1, sl
 80054ee:	4620      	mov	r0, r4
 80054f0:	f000 fd18 	bl	8005f24 <__pow5mult>
 80054f4:	4682      	mov	sl, r0
 80054f6:	2101      	movs	r1, #1
 80054f8:	4620      	mov	r0, r4
 80054fa:	f000 fc53 	bl	8005da4 <__i2b>
 80054fe:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005500:	2b00      	cmp	r3, #0
 8005502:	4606      	mov	r6, r0
 8005504:	f340 8081 	ble.w	800560a <_dtoa_r+0x8ca>
 8005508:	461a      	mov	r2, r3
 800550a:	4601      	mov	r1, r0
 800550c:	4620      	mov	r0, r4
 800550e:	f000 fd09 	bl	8005f24 <__pow5mult>
 8005512:	9b07      	ldr	r3, [sp, #28]
 8005514:	2b01      	cmp	r3, #1
 8005516:	4606      	mov	r6, r0
 8005518:	dd7a      	ble.n	8005610 <_dtoa_r+0x8d0>
 800551a:	f04f 0800 	mov.w	r8, #0
 800551e:	6933      	ldr	r3, [r6, #16]
 8005520:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8005524:	6918      	ldr	r0, [r3, #16]
 8005526:	f000 fbef 	bl	8005d08 <__hi0bits>
 800552a:	f1c0 0020 	rsb	r0, r0, #32
 800552e:	9b06      	ldr	r3, [sp, #24]
 8005530:	4418      	add	r0, r3
 8005532:	f010 001f 	ands.w	r0, r0, #31
 8005536:	f000 8094 	beq.w	8005662 <_dtoa_r+0x922>
 800553a:	f1c0 0320 	rsb	r3, r0, #32
 800553e:	2b04      	cmp	r3, #4
 8005540:	f340 8085 	ble.w	800564e <_dtoa_r+0x90e>
 8005544:	9b05      	ldr	r3, [sp, #20]
 8005546:	f1c0 001c 	rsb	r0, r0, #28
 800554a:	4403      	add	r3, r0
 800554c:	9305      	str	r3, [sp, #20]
 800554e:	9b06      	ldr	r3, [sp, #24]
 8005550:	4403      	add	r3, r0
 8005552:	4405      	add	r5, r0
 8005554:	9306      	str	r3, [sp, #24]
 8005556:	9b05      	ldr	r3, [sp, #20]
 8005558:	2b00      	cmp	r3, #0
 800555a:	dd05      	ble.n	8005568 <_dtoa_r+0x828>
 800555c:	4651      	mov	r1, sl
 800555e:	461a      	mov	r2, r3
 8005560:	4620      	mov	r0, r4
 8005562:	f000 fd39 	bl	8005fd8 <__lshift>
 8005566:	4682      	mov	sl, r0
 8005568:	9b06      	ldr	r3, [sp, #24]
 800556a:	2b00      	cmp	r3, #0
 800556c:	dd05      	ble.n	800557a <_dtoa_r+0x83a>
 800556e:	4631      	mov	r1, r6
 8005570:	461a      	mov	r2, r3
 8005572:	4620      	mov	r0, r4
 8005574:	f000 fd30 	bl	8005fd8 <__lshift>
 8005578:	4606      	mov	r6, r0
 800557a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800557c:	2b00      	cmp	r3, #0
 800557e:	d072      	beq.n	8005666 <_dtoa_r+0x926>
 8005580:	4631      	mov	r1, r6
 8005582:	4650      	mov	r0, sl
 8005584:	f000 fd94 	bl	80060b0 <__mcmp>
 8005588:	2800      	cmp	r0, #0
 800558a:	da6c      	bge.n	8005666 <_dtoa_r+0x926>
 800558c:	2300      	movs	r3, #0
 800558e:	4651      	mov	r1, sl
 8005590:	220a      	movs	r2, #10
 8005592:	4620      	mov	r0, r4
 8005594:	f000 fb28 	bl	8005be8 <__multadd>
 8005598:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800559a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800559e:	4682      	mov	sl, r0
 80055a0:	2b00      	cmp	r3, #0
 80055a2:	f000 81b0 	beq.w	8005906 <_dtoa_r+0xbc6>
 80055a6:	2300      	movs	r3, #0
 80055a8:	4639      	mov	r1, r7
 80055aa:	220a      	movs	r2, #10
 80055ac:	4620      	mov	r0, r4
 80055ae:	f000 fb1b 	bl	8005be8 <__multadd>
 80055b2:	9b01      	ldr	r3, [sp, #4]
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	4607      	mov	r7, r0
 80055b8:	f300 8096 	bgt.w	80056e8 <_dtoa_r+0x9a8>
 80055bc:	9b07      	ldr	r3, [sp, #28]
 80055be:	2b02      	cmp	r3, #2
 80055c0:	dc59      	bgt.n	8005676 <_dtoa_r+0x936>
 80055c2:	e091      	b.n	80056e8 <_dtoa_r+0x9a8>
 80055c4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80055c6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80055ca:	e758      	b.n	800547e <_dtoa_r+0x73e>
 80055cc:	9b04      	ldr	r3, [sp, #16]
 80055ce:	1e5e      	subs	r6, r3, #1
 80055d0:	9b08      	ldr	r3, [sp, #32]
 80055d2:	42b3      	cmp	r3, r6
 80055d4:	bfbf      	itttt	lt
 80055d6:	9b08      	ldrlt	r3, [sp, #32]
 80055d8:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 80055da:	9608      	strlt	r6, [sp, #32]
 80055dc:	1af3      	sublt	r3, r6, r3
 80055de:	bfb4      	ite	lt
 80055e0:	18d2      	addlt	r2, r2, r3
 80055e2:	1b9e      	subge	r6, r3, r6
 80055e4:	9b04      	ldr	r3, [sp, #16]
 80055e6:	bfbc      	itt	lt
 80055e8:	920b      	strlt	r2, [sp, #44]	; 0x2c
 80055ea:	2600      	movlt	r6, #0
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	bfb7      	itett	lt
 80055f0:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 80055f4:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 80055f8:	1a9d      	sublt	r5, r3, r2
 80055fa:	2300      	movlt	r3, #0
 80055fc:	e741      	b.n	8005482 <_dtoa_r+0x742>
 80055fe:	9e08      	ldr	r6, [sp, #32]
 8005600:	9d05      	ldr	r5, [sp, #20]
 8005602:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8005604:	e748      	b.n	8005498 <_dtoa_r+0x758>
 8005606:	9a08      	ldr	r2, [sp, #32]
 8005608:	e770      	b.n	80054ec <_dtoa_r+0x7ac>
 800560a:	9b07      	ldr	r3, [sp, #28]
 800560c:	2b01      	cmp	r3, #1
 800560e:	dc19      	bgt.n	8005644 <_dtoa_r+0x904>
 8005610:	9b02      	ldr	r3, [sp, #8]
 8005612:	b9bb      	cbnz	r3, 8005644 <_dtoa_r+0x904>
 8005614:	9b03      	ldr	r3, [sp, #12]
 8005616:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800561a:	b99b      	cbnz	r3, 8005644 <_dtoa_r+0x904>
 800561c:	9b03      	ldr	r3, [sp, #12]
 800561e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005622:	0d1b      	lsrs	r3, r3, #20
 8005624:	051b      	lsls	r3, r3, #20
 8005626:	b183      	cbz	r3, 800564a <_dtoa_r+0x90a>
 8005628:	9b05      	ldr	r3, [sp, #20]
 800562a:	3301      	adds	r3, #1
 800562c:	9305      	str	r3, [sp, #20]
 800562e:	9b06      	ldr	r3, [sp, #24]
 8005630:	3301      	adds	r3, #1
 8005632:	9306      	str	r3, [sp, #24]
 8005634:	f04f 0801 	mov.w	r8, #1
 8005638:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800563a:	2b00      	cmp	r3, #0
 800563c:	f47f af6f 	bne.w	800551e <_dtoa_r+0x7de>
 8005640:	2001      	movs	r0, #1
 8005642:	e774      	b.n	800552e <_dtoa_r+0x7ee>
 8005644:	f04f 0800 	mov.w	r8, #0
 8005648:	e7f6      	b.n	8005638 <_dtoa_r+0x8f8>
 800564a:	4698      	mov	r8, r3
 800564c:	e7f4      	b.n	8005638 <_dtoa_r+0x8f8>
 800564e:	d082      	beq.n	8005556 <_dtoa_r+0x816>
 8005650:	9a05      	ldr	r2, [sp, #20]
 8005652:	331c      	adds	r3, #28
 8005654:	441a      	add	r2, r3
 8005656:	9205      	str	r2, [sp, #20]
 8005658:	9a06      	ldr	r2, [sp, #24]
 800565a:	441a      	add	r2, r3
 800565c:	441d      	add	r5, r3
 800565e:	9206      	str	r2, [sp, #24]
 8005660:	e779      	b.n	8005556 <_dtoa_r+0x816>
 8005662:	4603      	mov	r3, r0
 8005664:	e7f4      	b.n	8005650 <_dtoa_r+0x910>
 8005666:	9b04      	ldr	r3, [sp, #16]
 8005668:	2b00      	cmp	r3, #0
 800566a:	dc37      	bgt.n	80056dc <_dtoa_r+0x99c>
 800566c:	9b07      	ldr	r3, [sp, #28]
 800566e:	2b02      	cmp	r3, #2
 8005670:	dd34      	ble.n	80056dc <_dtoa_r+0x99c>
 8005672:	9b04      	ldr	r3, [sp, #16]
 8005674:	9301      	str	r3, [sp, #4]
 8005676:	9b01      	ldr	r3, [sp, #4]
 8005678:	b963      	cbnz	r3, 8005694 <_dtoa_r+0x954>
 800567a:	4631      	mov	r1, r6
 800567c:	2205      	movs	r2, #5
 800567e:	4620      	mov	r0, r4
 8005680:	f000 fab2 	bl	8005be8 <__multadd>
 8005684:	4601      	mov	r1, r0
 8005686:	4606      	mov	r6, r0
 8005688:	4650      	mov	r0, sl
 800568a:	f000 fd11 	bl	80060b0 <__mcmp>
 800568e:	2800      	cmp	r0, #0
 8005690:	f73f adbb 	bgt.w	800520a <_dtoa_r+0x4ca>
 8005694:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005696:	9d00      	ldr	r5, [sp, #0]
 8005698:	ea6f 0b03 	mvn.w	fp, r3
 800569c:	f04f 0800 	mov.w	r8, #0
 80056a0:	4631      	mov	r1, r6
 80056a2:	4620      	mov	r0, r4
 80056a4:	f000 fa7e 	bl	8005ba4 <_Bfree>
 80056a8:	2f00      	cmp	r7, #0
 80056aa:	f43f aeab 	beq.w	8005404 <_dtoa_r+0x6c4>
 80056ae:	f1b8 0f00 	cmp.w	r8, #0
 80056b2:	d005      	beq.n	80056c0 <_dtoa_r+0x980>
 80056b4:	45b8      	cmp	r8, r7
 80056b6:	d003      	beq.n	80056c0 <_dtoa_r+0x980>
 80056b8:	4641      	mov	r1, r8
 80056ba:	4620      	mov	r0, r4
 80056bc:	f000 fa72 	bl	8005ba4 <_Bfree>
 80056c0:	4639      	mov	r1, r7
 80056c2:	4620      	mov	r0, r4
 80056c4:	f000 fa6e 	bl	8005ba4 <_Bfree>
 80056c8:	e69c      	b.n	8005404 <_dtoa_r+0x6c4>
 80056ca:	2600      	movs	r6, #0
 80056cc:	4637      	mov	r7, r6
 80056ce:	e7e1      	b.n	8005694 <_dtoa_r+0x954>
 80056d0:	46bb      	mov	fp, r7
 80056d2:	4637      	mov	r7, r6
 80056d4:	e599      	b.n	800520a <_dtoa_r+0x4ca>
 80056d6:	bf00      	nop
 80056d8:	40240000 	.word	0x40240000
 80056dc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80056de:	2b00      	cmp	r3, #0
 80056e0:	f000 80c8 	beq.w	8005874 <_dtoa_r+0xb34>
 80056e4:	9b04      	ldr	r3, [sp, #16]
 80056e6:	9301      	str	r3, [sp, #4]
 80056e8:	2d00      	cmp	r5, #0
 80056ea:	dd05      	ble.n	80056f8 <_dtoa_r+0x9b8>
 80056ec:	4639      	mov	r1, r7
 80056ee:	462a      	mov	r2, r5
 80056f0:	4620      	mov	r0, r4
 80056f2:	f000 fc71 	bl	8005fd8 <__lshift>
 80056f6:	4607      	mov	r7, r0
 80056f8:	f1b8 0f00 	cmp.w	r8, #0
 80056fc:	d05b      	beq.n	80057b6 <_dtoa_r+0xa76>
 80056fe:	6879      	ldr	r1, [r7, #4]
 8005700:	4620      	mov	r0, r4
 8005702:	f000 fa0f 	bl	8005b24 <_Balloc>
 8005706:	4605      	mov	r5, r0
 8005708:	b928      	cbnz	r0, 8005716 <_dtoa_r+0x9d6>
 800570a:	4b83      	ldr	r3, [pc, #524]	; (8005918 <_dtoa_r+0xbd8>)
 800570c:	4602      	mov	r2, r0
 800570e:	f240 21ef 	movw	r1, #751	; 0x2ef
 8005712:	f7ff bb2e 	b.w	8004d72 <_dtoa_r+0x32>
 8005716:	693a      	ldr	r2, [r7, #16]
 8005718:	3202      	adds	r2, #2
 800571a:	0092      	lsls	r2, r2, #2
 800571c:	f107 010c 	add.w	r1, r7, #12
 8005720:	300c      	adds	r0, #12
 8005722:	f001 ff85 	bl	8007630 <memcpy>
 8005726:	2201      	movs	r2, #1
 8005728:	4629      	mov	r1, r5
 800572a:	4620      	mov	r0, r4
 800572c:	f000 fc54 	bl	8005fd8 <__lshift>
 8005730:	9b00      	ldr	r3, [sp, #0]
 8005732:	3301      	adds	r3, #1
 8005734:	9304      	str	r3, [sp, #16]
 8005736:	e9dd 2300 	ldrd	r2, r3, [sp]
 800573a:	4413      	add	r3, r2
 800573c:	9308      	str	r3, [sp, #32]
 800573e:	9b02      	ldr	r3, [sp, #8]
 8005740:	f003 0301 	and.w	r3, r3, #1
 8005744:	46b8      	mov	r8, r7
 8005746:	9306      	str	r3, [sp, #24]
 8005748:	4607      	mov	r7, r0
 800574a:	9b04      	ldr	r3, [sp, #16]
 800574c:	4631      	mov	r1, r6
 800574e:	3b01      	subs	r3, #1
 8005750:	4650      	mov	r0, sl
 8005752:	9301      	str	r3, [sp, #4]
 8005754:	f7ff fa6c 	bl	8004c30 <quorem>
 8005758:	4641      	mov	r1, r8
 800575a:	9002      	str	r0, [sp, #8]
 800575c:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8005760:	4650      	mov	r0, sl
 8005762:	f000 fca5 	bl	80060b0 <__mcmp>
 8005766:	463a      	mov	r2, r7
 8005768:	9005      	str	r0, [sp, #20]
 800576a:	4631      	mov	r1, r6
 800576c:	4620      	mov	r0, r4
 800576e:	f000 fcbb 	bl	80060e8 <__mdiff>
 8005772:	68c2      	ldr	r2, [r0, #12]
 8005774:	4605      	mov	r5, r0
 8005776:	bb02      	cbnz	r2, 80057ba <_dtoa_r+0xa7a>
 8005778:	4601      	mov	r1, r0
 800577a:	4650      	mov	r0, sl
 800577c:	f000 fc98 	bl	80060b0 <__mcmp>
 8005780:	4602      	mov	r2, r0
 8005782:	4629      	mov	r1, r5
 8005784:	4620      	mov	r0, r4
 8005786:	9209      	str	r2, [sp, #36]	; 0x24
 8005788:	f000 fa0c 	bl	8005ba4 <_Bfree>
 800578c:	9b07      	ldr	r3, [sp, #28]
 800578e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005790:	9d04      	ldr	r5, [sp, #16]
 8005792:	ea43 0102 	orr.w	r1, r3, r2
 8005796:	9b06      	ldr	r3, [sp, #24]
 8005798:	4319      	orrs	r1, r3
 800579a:	d110      	bne.n	80057be <_dtoa_r+0xa7e>
 800579c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80057a0:	d029      	beq.n	80057f6 <_dtoa_r+0xab6>
 80057a2:	9b05      	ldr	r3, [sp, #20]
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	dd02      	ble.n	80057ae <_dtoa_r+0xa6e>
 80057a8:	9b02      	ldr	r3, [sp, #8]
 80057aa:	f103 0931 	add.w	r9, r3, #49	; 0x31
 80057ae:	9b01      	ldr	r3, [sp, #4]
 80057b0:	f883 9000 	strb.w	r9, [r3]
 80057b4:	e774      	b.n	80056a0 <_dtoa_r+0x960>
 80057b6:	4638      	mov	r0, r7
 80057b8:	e7ba      	b.n	8005730 <_dtoa_r+0x9f0>
 80057ba:	2201      	movs	r2, #1
 80057bc:	e7e1      	b.n	8005782 <_dtoa_r+0xa42>
 80057be:	9b05      	ldr	r3, [sp, #20]
 80057c0:	2b00      	cmp	r3, #0
 80057c2:	db04      	blt.n	80057ce <_dtoa_r+0xa8e>
 80057c4:	9907      	ldr	r1, [sp, #28]
 80057c6:	430b      	orrs	r3, r1
 80057c8:	9906      	ldr	r1, [sp, #24]
 80057ca:	430b      	orrs	r3, r1
 80057cc:	d120      	bne.n	8005810 <_dtoa_r+0xad0>
 80057ce:	2a00      	cmp	r2, #0
 80057d0:	dded      	ble.n	80057ae <_dtoa_r+0xa6e>
 80057d2:	4651      	mov	r1, sl
 80057d4:	2201      	movs	r2, #1
 80057d6:	4620      	mov	r0, r4
 80057d8:	f000 fbfe 	bl	8005fd8 <__lshift>
 80057dc:	4631      	mov	r1, r6
 80057de:	4682      	mov	sl, r0
 80057e0:	f000 fc66 	bl	80060b0 <__mcmp>
 80057e4:	2800      	cmp	r0, #0
 80057e6:	dc03      	bgt.n	80057f0 <_dtoa_r+0xab0>
 80057e8:	d1e1      	bne.n	80057ae <_dtoa_r+0xa6e>
 80057ea:	f019 0f01 	tst.w	r9, #1
 80057ee:	d0de      	beq.n	80057ae <_dtoa_r+0xa6e>
 80057f0:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80057f4:	d1d8      	bne.n	80057a8 <_dtoa_r+0xa68>
 80057f6:	9a01      	ldr	r2, [sp, #4]
 80057f8:	2339      	movs	r3, #57	; 0x39
 80057fa:	7013      	strb	r3, [r2, #0]
 80057fc:	462b      	mov	r3, r5
 80057fe:	461d      	mov	r5, r3
 8005800:	3b01      	subs	r3, #1
 8005802:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8005806:	2a39      	cmp	r2, #57	; 0x39
 8005808:	d06c      	beq.n	80058e4 <_dtoa_r+0xba4>
 800580a:	3201      	adds	r2, #1
 800580c:	701a      	strb	r2, [r3, #0]
 800580e:	e747      	b.n	80056a0 <_dtoa_r+0x960>
 8005810:	2a00      	cmp	r2, #0
 8005812:	dd07      	ble.n	8005824 <_dtoa_r+0xae4>
 8005814:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8005818:	d0ed      	beq.n	80057f6 <_dtoa_r+0xab6>
 800581a:	9a01      	ldr	r2, [sp, #4]
 800581c:	f109 0301 	add.w	r3, r9, #1
 8005820:	7013      	strb	r3, [r2, #0]
 8005822:	e73d      	b.n	80056a0 <_dtoa_r+0x960>
 8005824:	9b04      	ldr	r3, [sp, #16]
 8005826:	9a08      	ldr	r2, [sp, #32]
 8005828:	f803 9c01 	strb.w	r9, [r3, #-1]
 800582c:	4293      	cmp	r3, r2
 800582e:	d043      	beq.n	80058b8 <_dtoa_r+0xb78>
 8005830:	4651      	mov	r1, sl
 8005832:	2300      	movs	r3, #0
 8005834:	220a      	movs	r2, #10
 8005836:	4620      	mov	r0, r4
 8005838:	f000 f9d6 	bl	8005be8 <__multadd>
 800583c:	45b8      	cmp	r8, r7
 800583e:	4682      	mov	sl, r0
 8005840:	f04f 0300 	mov.w	r3, #0
 8005844:	f04f 020a 	mov.w	r2, #10
 8005848:	4641      	mov	r1, r8
 800584a:	4620      	mov	r0, r4
 800584c:	d107      	bne.n	800585e <_dtoa_r+0xb1e>
 800584e:	f000 f9cb 	bl	8005be8 <__multadd>
 8005852:	4680      	mov	r8, r0
 8005854:	4607      	mov	r7, r0
 8005856:	9b04      	ldr	r3, [sp, #16]
 8005858:	3301      	adds	r3, #1
 800585a:	9304      	str	r3, [sp, #16]
 800585c:	e775      	b.n	800574a <_dtoa_r+0xa0a>
 800585e:	f000 f9c3 	bl	8005be8 <__multadd>
 8005862:	4639      	mov	r1, r7
 8005864:	4680      	mov	r8, r0
 8005866:	2300      	movs	r3, #0
 8005868:	220a      	movs	r2, #10
 800586a:	4620      	mov	r0, r4
 800586c:	f000 f9bc 	bl	8005be8 <__multadd>
 8005870:	4607      	mov	r7, r0
 8005872:	e7f0      	b.n	8005856 <_dtoa_r+0xb16>
 8005874:	9b04      	ldr	r3, [sp, #16]
 8005876:	9301      	str	r3, [sp, #4]
 8005878:	9d00      	ldr	r5, [sp, #0]
 800587a:	4631      	mov	r1, r6
 800587c:	4650      	mov	r0, sl
 800587e:	f7ff f9d7 	bl	8004c30 <quorem>
 8005882:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8005886:	9b00      	ldr	r3, [sp, #0]
 8005888:	f805 9b01 	strb.w	r9, [r5], #1
 800588c:	1aea      	subs	r2, r5, r3
 800588e:	9b01      	ldr	r3, [sp, #4]
 8005890:	4293      	cmp	r3, r2
 8005892:	dd07      	ble.n	80058a4 <_dtoa_r+0xb64>
 8005894:	4651      	mov	r1, sl
 8005896:	2300      	movs	r3, #0
 8005898:	220a      	movs	r2, #10
 800589a:	4620      	mov	r0, r4
 800589c:	f000 f9a4 	bl	8005be8 <__multadd>
 80058a0:	4682      	mov	sl, r0
 80058a2:	e7ea      	b.n	800587a <_dtoa_r+0xb3a>
 80058a4:	9b01      	ldr	r3, [sp, #4]
 80058a6:	2b00      	cmp	r3, #0
 80058a8:	bfc8      	it	gt
 80058aa:	461d      	movgt	r5, r3
 80058ac:	9b00      	ldr	r3, [sp, #0]
 80058ae:	bfd8      	it	le
 80058b0:	2501      	movle	r5, #1
 80058b2:	441d      	add	r5, r3
 80058b4:	f04f 0800 	mov.w	r8, #0
 80058b8:	4651      	mov	r1, sl
 80058ba:	2201      	movs	r2, #1
 80058bc:	4620      	mov	r0, r4
 80058be:	f000 fb8b 	bl	8005fd8 <__lshift>
 80058c2:	4631      	mov	r1, r6
 80058c4:	4682      	mov	sl, r0
 80058c6:	f000 fbf3 	bl	80060b0 <__mcmp>
 80058ca:	2800      	cmp	r0, #0
 80058cc:	dc96      	bgt.n	80057fc <_dtoa_r+0xabc>
 80058ce:	d102      	bne.n	80058d6 <_dtoa_r+0xb96>
 80058d0:	f019 0f01 	tst.w	r9, #1
 80058d4:	d192      	bne.n	80057fc <_dtoa_r+0xabc>
 80058d6:	462b      	mov	r3, r5
 80058d8:	461d      	mov	r5, r3
 80058da:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80058de:	2a30      	cmp	r2, #48	; 0x30
 80058e0:	d0fa      	beq.n	80058d8 <_dtoa_r+0xb98>
 80058e2:	e6dd      	b.n	80056a0 <_dtoa_r+0x960>
 80058e4:	9a00      	ldr	r2, [sp, #0]
 80058e6:	429a      	cmp	r2, r3
 80058e8:	d189      	bne.n	80057fe <_dtoa_r+0xabe>
 80058ea:	f10b 0b01 	add.w	fp, fp, #1
 80058ee:	2331      	movs	r3, #49	; 0x31
 80058f0:	e796      	b.n	8005820 <_dtoa_r+0xae0>
 80058f2:	4b0a      	ldr	r3, [pc, #40]	; (800591c <_dtoa_r+0xbdc>)
 80058f4:	f7ff ba99 	b.w	8004e2a <_dtoa_r+0xea>
 80058f8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	f47f aa6d 	bne.w	8004dda <_dtoa_r+0x9a>
 8005900:	4b07      	ldr	r3, [pc, #28]	; (8005920 <_dtoa_r+0xbe0>)
 8005902:	f7ff ba92 	b.w	8004e2a <_dtoa_r+0xea>
 8005906:	9b01      	ldr	r3, [sp, #4]
 8005908:	2b00      	cmp	r3, #0
 800590a:	dcb5      	bgt.n	8005878 <_dtoa_r+0xb38>
 800590c:	9b07      	ldr	r3, [sp, #28]
 800590e:	2b02      	cmp	r3, #2
 8005910:	f73f aeb1 	bgt.w	8005676 <_dtoa_r+0x936>
 8005914:	e7b0      	b.n	8005878 <_dtoa_r+0xb38>
 8005916:	bf00      	nop
 8005918:	08008495 	.word	0x08008495
 800591c:	080083f0 	.word	0x080083f0
 8005920:	08008419 	.word	0x08008419

08005924 <_free_r>:
 8005924:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005926:	2900      	cmp	r1, #0
 8005928:	d044      	beq.n	80059b4 <_free_r+0x90>
 800592a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800592e:	9001      	str	r0, [sp, #4]
 8005930:	2b00      	cmp	r3, #0
 8005932:	f1a1 0404 	sub.w	r4, r1, #4
 8005936:	bfb8      	it	lt
 8005938:	18e4      	addlt	r4, r4, r3
 800593a:	f000 f8e7 	bl	8005b0c <__malloc_lock>
 800593e:	4a1e      	ldr	r2, [pc, #120]	; (80059b8 <_free_r+0x94>)
 8005940:	9801      	ldr	r0, [sp, #4]
 8005942:	6813      	ldr	r3, [r2, #0]
 8005944:	b933      	cbnz	r3, 8005954 <_free_r+0x30>
 8005946:	6063      	str	r3, [r4, #4]
 8005948:	6014      	str	r4, [r2, #0]
 800594a:	b003      	add	sp, #12
 800594c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005950:	f000 b8e2 	b.w	8005b18 <__malloc_unlock>
 8005954:	42a3      	cmp	r3, r4
 8005956:	d908      	bls.n	800596a <_free_r+0x46>
 8005958:	6825      	ldr	r5, [r4, #0]
 800595a:	1961      	adds	r1, r4, r5
 800595c:	428b      	cmp	r3, r1
 800595e:	bf01      	itttt	eq
 8005960:	6819      	ldreq	r1, [r3, #0]
 8005962:	685b      	ldreq	r3, [r3, #4]
 8005964:	1949      	addeq	r1, r1, r5
 8005966:	6021      	streq	r1, [r4, #0]
 8005968:	e7ed      	b.n	8005946 <_free_r+0x22>
 800596a:	461a      	mov	r2, r3
 800596c:	685b      	ldr	r3, [r3, #4]
 800596e:	b10b      	cbz	r3, 8005974 <_free_r+0x50>
 8005970:	42a3      	cmp	r3, r4
 8005972:	d9fa      	bls.n	800596a <_free_r+0x46>
 8005974:	6811      	ldr	r1, [r2, #0]
 8005976:	1855      	adds	r5, r2, r1
 8005978:	42a5      	cmp	r5, r4
 800597a:	d10b      	bne.n	8005994 <_free_r+0x70>
 800597c:	6824      	ldr	r4, [r4, #0]
 800597e:	4421      	add	r1, r4
 8005980:	1854      	adds	r4, r2, r1
 8005982:	42a3      	cmp	r3, r4
 8005984:	6011      	str	r1, [r2, #0]
 8005986:	d1e0      	bne.n	800594a <_free_r+0x26>
 8005988:	681c      	ldr	r4, [r3, #0]
 800598a:	685b      	ldr	r3, [r3, #4]
 800598c:	6053      	str	r3, [r2, #4]
 800598e:	440c      	add	r4, r1
 8005990:	6014      	str	r4, [r2, #0]
 8005992:	e7da      	b.n	800594a <_free_r+0x26>
 8005994:	d902      	bls.n	800599c <_free_r+0x78>
 8005996:	230c      	movs	r3, #12
 8005998:	6003      	str	r3, [r0, #0]
 800599a:	e7d6      	b.n	800594a <_free_r+0x26>
 800599c:	6825      	ldr	r5, [r4, #0]
 800599e:	1961      	adds	r1, r4, r5
 80059a0:	428b      	cmp	r3, r1
 80059a2:	bf04      	itt	eq
 80059a4:	6819      	ldreq	r1, [r3, #0]
 80059a6:	685b      	ldreq	r3, [r3, #4]
 80059a8:	6063      	str	r3, [r4, #4]
 80059aa:	bf04      	itt	eq
 80059ac:	1949      	addeq	r1, r1, r5
 80059ae:	6021      	streq	r1, [r4, #0]
 80059b0:	6054      	str	r4, [r2, #4]
 80059b2:	e7ca      	b.n	800594a <_free_r+0x26>
 80059b4:	b003      	add	sp, #12
 80059b6:	bd30      	pop	{r4, r5, pc}
 80059b8:	200003cc 	.word	0x200003cc

080059bc <malloc>:
 80059bc:	4b02      	ldr	r3, [pc, #8]	; (80059c8 <malloc+0xc>)
 80059be:	4601      	mov	r1, r0
 80059c0:	6818      	ldr	r0, [r3, #0]
 80059c2:	f000 b823 	b.w	8005a0c <_malloc_r>
 80059c6:	bf00      	nop
 80059c8:	20000064 	.word	0x20000064

080059cc <sbrk_aligned>:
 80059cc:	b570      	push	{r4, r5, r6, lr}
 80059ce:	4e0e      	ldr	r6, [pc, #56]	; (8005a08 <sbrk_aligned+0x3c>)
 80059d0:	460c      	mov	r4, r1
 80059d2:	6831      	ldr	r1, [r6, #0]
 80059d4:	4605      	mov	r5, r0
 80059d6:	b911      	cbnz	r1, 80059de <sbrk_aligned+0x12>
 80059d8:	f001 fe1a 	bl	8007610 <_sbrk_r>
 80059dc:	6030      	str	r0, [r6, #0]
 80059de:	4621      	mov	r1, r4
 80059e0:	4628      	mov	r0, r5
 80059e2:	f001 fe15 	bl	8007610 <_sbrk_r>
 80059e6:	1c43      	adds	r3, r0, #1
 80059e8:	d00a      	beq.n	8005a00 <sbrk_aligned+0x34>
 80059ea:	1cc4      	adds	r4, r0, #3
 80059ec:	f024 0403 	bic.w	r4, r4, #3
 80059f0:	42a0      	cmp	r0, r4
 80059f2:	d007      	beq.n	8005a04 <sbrk_aligned+0x38>
 80059f4:	1a21      	subs	r1, r4, r0
 80059f6:	4628      	mov	r0, r5
 80059f8:	f001 fe0a 	bl	8007610 <_sbrk_r>
 80059fc:	3001      	adds	r0, #1
 80059fe:	d101      	bne.n	8005a04 <sbrk_aligned+0x38>
 8005a00:	f04f 34ff 	mov.w	r4, #4294967295
 8005a04:	4620      	mov	r0, r4
 8005a06:	bd70      	pop	{r4, r5, r6, pc}
 8005a08:	200003d0 	.word	0x200003d0

08005a0c <_malloc_r>:
 8005a0c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005a10:	1ccd      	adds	r5, r1, #3
 8005a12:	f025 0503 	bic.w	r5, r5, #3
 8005a16:	3508      	adds	r5, #8
 8005a18:	2d0c      	cmp	r5, #12
 8005a1a:	bf38      	it	cc
 8005a1c:	250c      	movcc	r5, #12
 8005a1e:	2d00      	cmp	r5, #0
 8005a20:	4607      	mov	r7, r0
 8005a22:	db01      	blt.n	8005a28 <_malloc_r+0x1c>
 8005a24:	42a9      	cmp	r1, r5
 8005a26:	d905      	bls.n	8005a34 <_malloc_r+0x28>
 8005a28:	230c      	movs	r3, #12
 8005a2a:	603b      	str	r3, [r7, #0]
 8005a2c:	2600      	movs	r6, #0
 8005a2e:	4630      	mov	r0, r6
 8005a30:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005a34:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8005b08 <_malloc_r+0xfc>
 8005a38:	f000 f868 	bl	8005b0c <__malloc_lock>
 8005a3c:	f8d8 3000 	ldr.w	r3, [r8]
 8005a40:	461c      	mov	r4, r3
 8005a42:	bb5c      	cbnz	r4, 8005a9c <_malloc_r+0x90>
 8005a44:	4629      	mov	r1, r5
 8005a46:	4638      	mov	r0, r7
 8005a48:	f7ff ffc0 	bl	80059cc <sbrk_aligned>
 8005a4c:	1c43      	adds	r3, r0, #1
 8005a4e:	4604      	mov	r4, r0
 8005a50:	d155      	bne.n	8005afe <_malloc_r+0xf2>
 8005a52:	f8d8 4000 	ldr.w	r4, [r8]
 8005a56:	4626      	mov	r6, r4
 8005a58:	2e00      	cmp	r6, #0
 8005a5a:	d145      	bne.n	8005ae8 <_malloc_r+0xdc>
 8005a5c:	2c00      	cmp	r4, #0
 8005a5e:	d048      	beq.n	8005af2 <_malloc_r+0xe6>
 8005a60:	6823      	ldr	r3, [r4, #0]
 8005a62:	4631      	mov	r1, r6
 8005a64:	4638      	mov	r0, r7
 8005a66:	eb04 0903 	add.w	r9, r4, r3
 8005a6a:	f001 fdd1 	bl	8007610 <_sbrk_r>
 8005a6e:	4581      	cmp	r9, r0
 8005a70:	d13f      	bne.n	8005af2 <_malloc_r+0xe6>
 8005a72:	6821      	ldr	r1, [r4, #0]
 8005a74:	1a6d      	subs	r5, r5, r1
 8005a76:	4629      	mov	r1, r5
 8005a78:	4638      	mov	r0, r7
 8005a7a:	f7ff ffa7 	bl	80059cc <sbrk_aligned>
 8005a7e:	3001      	adds	r0, #1
 8005a80:	d037      	beq.n	8005af2 <_malloc_r+0xe6>
 8005a82:	6823      	ldr	r3, [r4, #0]
 8005a84:	442b      	add	r3, r5
 8005a86:	6023      	str	r3, [r4, #0]
 8005a88:	f8d8 3000 	ldr.w	r3, [r8]
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	d038      	beq.n	8005b02 <_malloc_r+0xf6>
 8005a90:	685a      	ldr	r2, [r3, #4]
 8005a92:	42a2      	cmp	r2, r4
 8005a94:	d12b      	bne.n	8005aee <_malloc_r+0xe2>
 8005a96:	2200      	movs	r2, #0
 8005a98:	605a      	str	r2, [r3, #4]
 8005a9a:	e00f      	b.n	8005abc <_malloc_r+0xb0>
 8005a9c:	6822      	ldr	r2, [r4, #0]
 8005a9e:	1b52      	subs	r2, r2, r5
 8005aa0:	d41f      	bmi.n	8005ae2 <_malloc_r+0xd6>
 8005aa2:	2a0b      	cmp	r2, #11
 8005aa4:	d917      	bls.n	8005ad6 <_malloc_r+0xca>
 8005aa6:	1961      	adds	r1, r4, r5
 8005aa8:	42a3      	cmp	r3, r4
 8005aaa:	6025      	str	r5, [r4, #0]
 8005aac:	bf18      	it	ne
 8005aae:	6059      	strne	r1, [r3, #4]
 8005ab0:	6863      	ldr	r3, [r4, #4]
 8005ab2:	bf08      	it	eq
 8005ab4:	f8c8 1000 	streq.w	r1, [r8]
 8005ab8:	5162      	str	r2, [r4, r5]
 8005aba:	604b      	str	r3, [r1, #4]
 8005abc:	4638      	mov	r0, r7
 8005abe:	f104 060b 	add.w	r6, r4, #11
 8005ac2:	f000 f829 	bl	8005b18 <__malloc_unlock>
 8005ac6:	f026 0607 	bic.w	r6, r6, #7
 8005aca:	1d23      	adds	r3, r4, #4
 8005acc:	1af2      	subs	r2, r6, r3
 8005ace:	d0ae      	beq.n	8005a2e <_malloc_r+0x22>
 8005ad0:	1b9b      	subs	r3, r3, r6
 8005ad2:	50a3      	str	r3, [r4, r2]
 8005ad4:	e7ab      	b.n	8005a2e <_malloc_r+0x22>
 8005ad6:	42a3      	cmp	r3, r4
 8005ad8:	6862      	ldr	r2, [r4, #4]
 8005ada:	d1dd      	bne.n	8005a98 <_malloc_r+0x8c>
 8005adc:	f8c8 2000 	str.w	r2, [r8]
 8005ae0:	e7ec      	b.n	8005abc <_malloc_r+0xb0>
 8005ae2:	4623      	mov	r3, r4
 8005ae4:	6864      	ldr	r4, [r4, #4]
 8005ae6:	e7ac      	b.n	8005a42 <_malloc_r+0x36>
 8005ae8:	4634      	mov	r4, r6
 8005aea:	6876      	ldr	r6, [r6, #4]
 8005aec:	e7b4      	b.n	8005a58 <_malloc_r+0x4c>
 8005aee:	4613      	mov	r3, r2
 8005af0:	e7cc      	b.n	8005a8c <_malloc_r+0x80>
 8005af2:	230c      	movs	r3, #12
 8005af4:	603b      	str	r3, [r7, #0]
 8005af6:	4638      	mov	r0, r7
 8005af8:	f000 f80e 	bl	8005b18 <__malloc_unlock>
 8005afc:	e797      	b.n	8005a2e <_malloc_r+0x22>
 8005afe:	6025      	str	r5, [r4, #0]
 8005b00:	e7dc      	b.n	8005abc <_malloc_r+0xb0>
 8005b02:	605b      	str	r3, [r3, #4]
 8005b04:	deff      	udf	#255	; 0xff
 8005b06:	bf00      	nop
 8005b08:	200003cc 	.word	0x200003cc

08005b0c <__malloc_lock>:
 8005b0c:	4801      	ldr	r0, [pc, #4]	; (8005b14 <__malloc_lock+0x8>)
 8005b0e:	f7ff b886 	b.w	8004c1e <__retarget_lock_acquire_recursive>
 8005b12:	bf00      	nop
 8005b14:	200003c8 	.word	0x200003c8

08005b18 <__malloc_unlock>:
 8005b18:	4801      	ldr	r0, [pc, #4]	; (8005b20 <__malloc_unlock+0x8>)
 8005b1a:	f7ff b881 	b.w	8004c20 <__retarget_lock_release_recursive>
 8005b1e:	bf00      	nop
 8005b20:	200003c8 	.word	0x200003c8

08005b24 <_Balloc>:
 8005b24:	b570      	push	{r4, r5, r6, lr}
 8005b26:	69c6      	ldr	r6, [r0, #28]
 8005b28:	4604      	mov	r4, r0
 8005b2a:	460d      	mov	r5, r1
 8005b2c:	b976      	cbnz	r6, 8005b4c <_Balloc+0x28>
 8005b2e:	2010      	movs	r0, #16
 8005b30:	f7ff ff44 	bl	80059bc <malloc>
 8005b34:	4602      	mov	r2, r0
 8005b36:	61e0      	str	r0, [r4, #28]
 8005b38:	b920      	cbnz	r0, 8005b44 <_Balloc+0x20>
 8005b3a:	4b18      	ldr	r3, [pc, #96]	; (8005b9c <_Balloc+0x78>)
 8005b3c:	4818      	ldr	r0, [pc, #96]	; (8005ba0 <_Balloc+0x7c>)
 8005b3e:	216b      	movs	r1, #107	; 0x6b
 8005b40:	f001 fd8e 	bl	8007660 <__assert_func>
 8005b44:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005b48:	6006      	str	r6, [r0, #0]
 8005b4a:	60c6      	str	r6, [r0, #12]
 8005b4c:	69e6      	ldr	r6, [r4, #28]
 8005b4e:	68f3      	ldr	r3, [r6, #12]
 8005b50:	b183      	cbz	r3, 8005b74 <_Balloc+0x50>
 8005b52:	69e3      	ldr	r3, [r4, #28]
 8005b54:	68db      	ldr	r3, [r3, #12]
 8005b56:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8005b5a:	b9b8      	cbnz	r0, 8005b8c <_Balloc+0x68>
 8005b5c:	2101      	movs	r1, #1
 8005b5e:	fa01 f605 	lsl.w	r6, r1, r5
 8005b62:	1d72      	adds	r2, r6, #5
 8005b64:	0092      	lsls	r2, r2, #2
 8005b66:	4620      	mov	r0, r4
 8005b68:	f001 fd98 	bl	800769c <_calloc_r>
 8005b6c:	b160      	cbz	r0, 8005b88 <_Balloc+0x64>
 8005b6e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8005b72:	e00e      	b.n	8005b92 <_Balloc+0x6e>
 8005b74:	2221      	movs	r2, #33	; 0x21
 8005b76:	2104      	movs	r1, #4
 8005b78:	4620      	mov	r0, r4
 8005b7a:	f001 fd8f 	bl	800769c <_calloc_r>
 8005b7e:	69e3      	ldr	r3, [r4, #28]
 8005b80:	60f0      	str	r0, [r6, #12]
 8005b82:	68db      	ldr	r3, [r3, #12]
 8005b84:	2b00      	cmp	r3, #0
 8005b86:	d1e4      	bne.n	8005b52 <_Balloc+0x2e>
 8005b88:	2000      	movs	r0, #0
 8005b8a:	bd70      	pop	{r4, r5, r6, pc}
 8005b8c:	6802      	ldr	r2, [r0, #0]
 8005b8e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8005b92:	2300      	movs	r3, #0
 8005b94:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8005b98:	e7f7      	b.n	8005b8a <_Balloc+0x66>
 8005b9a:	bf00      	nop
 8005b9c:	08008426 	.word	0x08008426
 8005ba0:	080084a6 	.word	0x080084a6

08005ba4 <_Bfree>:
 8005ba4:	b570      	push	{r4, r5, r6, lr}
 8005ba6:	69c6      	ldr	r6, [r0, #28]
 8005ba8:	4605      	mov	r5, r0
 8005baa:	460c      	mov	r4, r1
 8005bac:	b976      	cbnz	r6, 8005bcc <_Bfree+0x28>
 8005bae:	2010      	movs	r0, #16
 8005bb0:	f7ff ff04 	bl	80059bc <malloc>
 8005bb4:	4602      	mov	r2, r0
 8005bb6:	61e8      	str	r0, [r5, #28]
 8005bb8:	b920      	cbnz	r0, 8005bc4 <_Bfree+0x20>
 8005bba:	4b09      	ldr	r3, [pc, #36]	; (8005be0 <_Bfree+0x3c>)
 8005bbc:	4809      	ldr	r0, [pc, #36]	; (8005be4 <_Bfree+0x40>)
 8005bbe:	218f      	movs	r1, #143	; 0x8f
 8005bc0:	f001 fd4e 	bl	8007660 <__assert_func>
 8005bc4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005bc8:	6006      	str	r6, [r0, #0]
 8005bca:	60c6      	str	r6, [r0, #12]
 8005bcc:	b13c      	cbz	r4, 8005bde <_Bfree+0x3a>
 8005bce:	69eb      	ldr	r3, [r5, #28]
 8005bd0:	6862      	ldr	r2, [r4, #4]
 8005bd2:	68db      	ldr	r3, [r3, #12]
 8005bd4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005bd8:	6021      	str	r1, [r4, #0]
 8005bda:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8005bde:	bd70      	pop	{r4, r5, r6, pc}
 8005be0:	08008426 	.word	0x08008426
 8005be4:	080084a6 	.word	0x080084a6

08005be8 <__multadd>:
 8005be8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005bec:	690d      	ldr	r5, [r1, #16]
 8005bee:	4607      	mov	r7, r0
 8005bf0:	460c      	mov	r4, r1
 8005bf2:	461e      	mov	r6, r3
 8005bf4:	f101 0c14 	add.w	ip, r1, #20
 8005bf8:	2000      	movs	r0, #0
 8005bfa:	f8dc 3000 	ldr.w	r3, [ip]
 8005bfe:	b299      	uxth	r1, r3
 8005c00:	fb02 6101 	mla	r1, r2, r1, r6
 8005c04:	0c1e      	lsrs	r6, r3, #16
 8005c06:	0c0b      	lsrs	r3, r1, #16
 8005c08:	fb02 3306 	mla	r3, r2, r6, r3
 8005c0c:	b289      	uxth	r1, r1
 8005c0e:	3001      	adds	r0, #1
 8005c10:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8005c14:	4285      	cmp	r5, r0
 8005c16:	f84c 1b04 	str.w	r1, [ip], #4
 8005c1a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8005c1e:	dcec      	bgt.n	8005bfa <__multadd+0x12>
 8005c20:	b30e      	cbz	r6, 8005c66 <__multadd+0x7e>
 8005c22:	68a3      	ldr	r3, [r4, #8]
 8005c24:	42ab      	cmp	r3, r5
 8005c26:	dc19      	bgt.n	8005c5c <__multadd+0x74>
 8005c28:	6861      	ldr	r1, [r4, #4]
 8005c2a:	4638      	mov	r0, r7
 8005c2c:	3101      	adds	r1, #1
 8005c2e:	f7ff ff79 	bl	8005b24 <_Balloc>
 8005c32:	4680      	mov	r8, r0
 8005c34:	b928      	cbnz	r0, 8005c42 <__multadd+0x5a>
 8005c36:	4602      	mov	r2, r0
 8005c38:	4b0c      	ldr	r3, [pc, #48]	; (8005c6c <__multadd+0x84>)
 8005c3a:	480d      	ldr	r0, [pc, #52]	; (8005c70 <__multadd+0x88>)
 8005c3c:	21ba      	movs	r1, #186	; 0xba
 8005c3e:	f001 fd0f 	bl	8007660 <__assert_func>
 8005c42:	6922      	ldr	r2, [r4, #16]
 8005c44:	3202      	adds	r2, #2
 8005c46:	f104 010c 	add.w	r1, r4, #12
 8005c4a:	0092      	lsls	r2, r2, #2
 8005c4c:	300c      	adds	r0, #12
 8005c4e:	f001 fcef 	bl	8007630 <memcpy>
 8005c52:	4621      	mov	r1, r4
 8005c54:	4638      	mov	r0, r7
 8005c56:	f7ff ffa5 	bl	8005ba4 <_Bfree>
 8005c5a:	4644      	mov	r4, r8
 8005c5c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8005c60:	3501      	adds	r5, #1
 8005c62:	615e      	str	r6, [r3, #20]
 8005c64:	6125      	str	r5, [r4, #16]
 8005c66:	4620      	mov	r0, r4
 8005c68:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005c6c:	08008495 	.word	0x08008495
 8005c70:	080084a6 	.word	0x080084a6

08005c74 <__s2b>:
 8005c74:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005c78:	460c      	mov	r4, r1
 8005c7a:	4615      	mov	r5, r2
 8005c7c:	461f      	mov	r7, r3
 8005c7e:	2209      	movs	r2, #9
 8005c80:	3308      	adds	r3, #8
 8005c82:	4606      	mov	r6, r0
 8005c84:	fb93 f3f2 	sdiv	r3, r3, r2
 8005c88:	2100      	movs	r1, #0
 8005c8a:	2201      	movs	r2, #1
 8005c8c:	429a      	cmp	r2, r3
 8005c8e:	db09      	blt.n	8005ca4 <__s2b+0x30>
 8005c90:	4630      	mov	r0, r6
 8005c92:	f7ff ff47 	bl	8005b24 <_Balloc>
 8005c96:	b940      	cbnz	r0, 8005caa <__s2b+0x36>
 8005c98:	4602      	mov	r2, r0
 8005c9a:	4b19      	ldr	r3, [pc, #100]	; (8005d00 <__s2b+0x8c>)
 8005c9c:	4819      	ldr	r0, [pc, #100]	; (8005d04 <__s2b+0x90>)
 8005c9e:	21d3      	movs	r1, #211	; 0xd3
 8005ca0:	f001 fcde 	bl	8007660 <__assert_func>
 8005ca4:	0052      	lsls	r2, r2, #1
 8005ca6:	3101      	adds	r1, #1
 8005ca8:	e7f0      	b.n	8005c8c <__s2b+0x18>
 8005caa:	9b08      	ldr	r3, [sp, #32]
 8005cac:	6143      	str	r3, [r0, #20]
 8005cae:	2d09      	cmp	r5, #9
 8005cb0:	f04f 0301 	mov.w	r3, #1
 8005cb4:	6103      	str	r3, [r0, #16]
 8005cb6:	dd16      	ble.n	8005ce6 <__s2b+0x72>
 8005cb8:	f104 0909 	add.w	r9, r4, #9
 8005cbc:	46c8      	mov	r8, r9
 8005cbe:	442c      	add	r4, r5
 8005cc0:	f818 3b01 	ldrb.w	r3, [r8], #1
 8005cc4:	4601      	mov	r1, r0
 8005cc6:	3b30      	subs	r3, #48	; 0x30
 8005cc8:	220a      	movs	r2, #10
 8005cca:	4630      	mov	r0, r6
 8005ccc:	f7ff ff8c 	bl	8005be8 <__multadd>
 8005cd0:	45a0      	cmp	r8, r4
 8005cd2:	d1f5      	bne.n	8005cc0 <__s2b+0x4c>
 8005cd4:	f1a5 0408 	sub.w	r4, r5, #8
 8005cd8:	444c      	add	r4, r9
 8005cda:	1b2d      	subs	r5, r5, r4
 8005cdc:	1963      	adds	r3, r4, r5
 8005cde:	42bb      	cmp	r3, r7
 8005ce0:	db04      	blt.n	8005cec <__s2b+0x78>
 8005ce2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005ce6:	340a      	adds	r4, #10
 8005ce8:	2509      	movs	r5, #9
 8005cea:	e7f6      	b.n	8005cda <__s2b+0x66>
 8005cec:	f814 3b01 	ldrb.w	r3, [r4], #1
 8005cf0:	4601      	mov	r1, r0
 8005cf2:	3b30      	subs	r3, #48	; 0x30
 8005cf4:	220a      	movs	r2, #10
 8005cf6:	4630      	mov	r0, r6
 8005cf8:	f7ff ff76 	bl	8005be8 <__multadd>
 8005cfc:	e7ee      	b.n	8005cdc <__s2b+0x68>
 8005cfe:	bf00      	nop
 8005d00:	08008495 	.word	0x08008495
 8005d04:	080084a6 	.word	0x080084a6

08005d08 <__hi0bits>:
 8005d08:	0c03      	lsrs	r3, r0, #16
 8005d0a:	041b      	lsls	r3, r3, #16
 8005d0c:	b9d3      	cbnz	r3, 8005d44 <__hi0bits+0x3c>
 8005d0e:	0400      	lsls	r0, r0, #16
 8005d10:	2310      	movs	r3, #16
 8005d12:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8005d16:	bf04      	itt	eq
 8005d18:	0200      	lsleq	r0, r0, #8
 8005d1a:	3308      	addeq	r3, #8
 8005d1c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8005d20:	bf04      	itt	eq
 8005d22:	0100      	lsleq	r0, r0, #4
 8005d24:	3304      	addeq	r3, #4
 8005d26:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8005d2a:	bf04      	itt	eq
 8005d2c:	0080      	lsleq	r0, r0, #2
 8005d2e:	3302      	addeq	r3, #2
 8005d30:	2800      	cmp	r0, #0
 8005d32:	db05      	blt.n	8005d40 <__hi0bits+0x38>
 8005d34:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8005d38:	f103 0301 	add.w	r3, r3, #1
 8005d3c:	bf08      	it	eq
 8005d3e:	2320      	moveq	r3, #32
 8005d40:	4618      	mov	r0, r3
 8005d42:	4770      	bx	lr
 8005d44:	2300      	movs	r3, #0
 8005d46:	e7e4      	b.n	8005d12 <__hi0bits+0xa>

08005d48 <__lo0bits>:
 8005d48:	6803      	ldr	r3, [r0, #0]
 8005d4a:	f013 0207 	ands.w	r2, r3, #7
 8005d4e:	d00c      	beq.n	8005d6a <__lo0bits+0x22>
 8005d50:	07d9      	lsls	r1, r3, #31
 8005d52:	d422      	bmi.n	8005d9a <__lo0bits+0x52>
 8005d54:	079a      	lsls	r2, r3, #30
 8005d56:	bf49      	itett	mi
 8005d58:	085b      	lsrmi	r3, r3, #1
 8005d5a:	089b      	lsrpl	r3, r3, #2
 8005d5c:	6003      	strmi	r3, [r0, #0]
 8005d5e:	2201      	movmi	r2, #1
 8005d60:	bf5c      	itt	pl
 8005d62:	6003      	strpl	r3, [r0, #0]
 8005d64:	2202      	movpl	r2, #2
 8005d66:	4610      	mov	r0, r2
 8005d68:	4770      	bx	lr
 8005d6a:	b299      	uxth	r1, r3
 8005d6c:	b909      	cbnz	r1, 8005d72 <__lo0bits+0x2a>
 8005d6e:	0c1b      	lsrs	r3, r3, #16
 8005d70:	2210      	movs	r2, #16
 8005d72:	b2d9      	uxtb	r1, r3
 8005d74:	b909      	cbnz	r1, 8005d7a <__lo0bits+0x32>
 8005d76:	3208      	adds	r2, #8
 8005d78:	0a1b      	lsrs	r3, r3, #8
 8005d7a:	0719      	lsls	r1, r3, #28
 8005d7c:	bf04      	itt	eq
 8005d7e:	091b      	lsreq	r3, r3, #4
 8005d80:	3204      	addeq	r2, #4
 8005d82:	0799      	lsls	r1, r3, #30
 8005d84:	bf04      	itt	eq
 8005d86:	089b      	lsreq	r3, r3, #2
 8005d88:	3202      	addeq	r2, #2
 8005d8a:	07d9      	lsls	r1, r3, #31
 8005d8c:	d403      	bmi.n	8005d96 <__lo0bits+0x4e>
 8005d8e:	085b      	lsrs	r3, r3, #1
 8005d90:	f102 0201 	add.w	r2, r2, #1
 8005d94:	d003      	beq.n	8005d9e <__lo0bits+0x56>
 8005d96:	6003      	str	r3, [r0, #0]
 8005d98:	e7e5      	b.n	8005d66 <__lo0bits+0x1e>
 8005d9a:	2200      	movs	r2, #0
 8005d9c:	e7e3      	b.n	8005d66 <__lo0bits+0x1e>
 8005d9e:	2220      	movs	r2, #32
 8005da0:	e7e1      	b.n	8005d66 <__lo0bits+0x1e>
	...

08005da4 <__i2b>:
 8005da4:	b510      	push	{r4, lr}
 8005da6:	460c      	mov	r4, r1
 8005da8:	2101      	movs	r1, #1
 8005daa:	f7ff febb 	bl	8005b24 <_Balloc>
 8005dae:	4602      	mov	r2, r0
 8005db0:	b928      	cbnz	r0, 8005dbe <__i2b+0x1a>
 8005db2:	4b05      	ldr	r3, [pc, #20]	; (8005dc8 <__i2b+0x24>)
 8005db4:	4805      	ldr	r0, [pc, #20]	; (8005dcc <__i2b+0x28>)
 8005db6:	f240 1145 	movw	r1, #325	; 0x145
 8005dba:	f001 fc51 	bl	8007660 <__assert_func>
 8005dbe:	2301      	movs	r3, #1
 8005dc0:	6144      	str	r4, [r0, #20]
 8005dc2:	6103      	str	r3, [r0, #16]
 8005dc4:	bd10      	pop	{r4, pc}
 8005dc6:	bf00      	nop
 8005dc8:	08008495 	.word	0x08008495
 8005dcc:	080084a6 	.word	0x080084a6

08005dd0 <__multiply>:
 8005dd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005dd4:	4691      	mov	r9, r2
 8005dd6:	690a      	ldr	r2, [r1, #16]
 8005dd8:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8005ddc:	429a      	cmp	r2, r3
 8005dde:	bfb8      	it	lt
 8005de0:	460b      	movlt	r3, r1
 8005de2:	460c      	mov	r4, r1
 8005de4:	bfbc      	itt	lt
 8005de6:	464c      	movlt	r4, r9
 8005de8:	4699      	movlt	r9, r3
 8005dea:	6927      	ldr	r7, [r4, #16]
 8005dec:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8005df0:	68a3      	ldr	r3, [r4, #8]
 8005df2:	6861      	ldr	r1, [r4, #4]
 8005df4:	eb07 060a 	add.w	r6, r7, sl
 8005df8:	42b3      	cmp	r3, r6
 8005dfa:	b085      	sub	sp, #20
 8005dfc:	bfb8      	it	lt
 8005dfe:	3101      	addlt	r1, #1
 8005e00:	f7ff fe90 	bl	8005b24 <_Balloc>
 8005e04:	b930      	cbnz	r0, 8005e14 <__multiply+0x44>
 8005e06:	4602      	mov	r2, r0
 8005e08:	4b44      	ldr	r3, [pc, #272]	; (8005f1c <__multiply+0x14c>)
 8005e0a:	4845      	ldr	r0, [pc, #276]	; (8005f20 <__multiply+0x150>)
 8005e0c:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8005e10:	f001 fc26 	bl	8007660 <__assert_func>
 8005e14:	f100 0514 	add.w	r5, r0, #20
 8005e18:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8005e1c:	462b      	mov	r3, r5
 8005e1e:	2200      	movs	r2, #0
 8005e20:	4543      	cmp	r3, r8
 8005e22:	d321      	bcc.n	8005e68 <__multiply+0x98>
 8005e24:	f104 0314 	add.w	r3, r4, #20
 8005e28:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8005e2c:	f109 0314 	add.w	r3, r9, #20
 8005e30:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8005e34:	9202      	str	r2, [sp, #8]
 8005e36:	1b3a      	subs	r2, r7, r4
 8005e38:	3a15      	subs	r2, #21
 8005e3a:	f022 0203 	bic.w	r2, r2, #3
 8005e3e:	3204      	adds	r2, #4
 8005e40:	f104 0115 	add.w	r1, r4, #21
 8005e44:	428f      	cmp	r7, r1
 8005e46:	bf38      	it	cc
 8005e48:	2204      	movcc	r2, #4
 8005e4a:	9201      	str	r2, [sp, #4]
 8005e4c:	9a02      	ldr	r2, [sp, #8]
 8005e4e:	9303      	str	r3, [sp, #12]
 8005e50:	429a      	cmp	r2, r3
 8005e52:	d80c      	bhi.n	8005e6e <__multiply+0x9e>
 8005e54:	2e00      	cmp	r6, #0
 8005e56:	dd03      	ble.n	8005e60 <__multiply+0x90>
 8005e58:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8005e5c:	2b00      	cmp	r3, #0
 8005e5e:	d05b      	beq.n	8005f18 <__multiply+0x148>
 8005e60:	6106      	str	r6, [r0, #16]
 8005e62:	b005      	add	sp, #20
 8005e64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005e68:	f843 2b04 	str.w	r2, [r3], #4
 8005e6c:	e7d8      	b.n	8005e20 <__multiply+0x50>
 8005e6e:	f8b3 a000 	ldrh.w	sl, [r3]
 8005e72:	f1ba 0f00 	cmp.w	sl, #0
 8005e76:	d024      	beq.n	8005ec2 <__multiply+0xf2>
 8005e78:	f104 0e14 	add.w	lr, r4, #20
 8005e7c:	46a9      	mov	r9, r5
 8005e7e:	f04f 0c00 	mov.w	ip, #0
 8005e82:	f85e 2b04 	ldr.w	r2, [lr], #4
 8005e86:	f8d9 1000 	ldr.w	r1, [r9]
 8005e8a:	fa1f fb82 	uxth.w	fp, r2
 8005e8e:	b289      	uxth	r1, r1
 8005e90:	fb0a 110b 	mla	r1, sl, fp, r1
 8005e94:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8005e98:	f8d9 2000 	ldr.w	r2, [r9]
 8005e9c:	4461      	add	r1, ip
 8005e9e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8005ea2:	fb0a c20b 	mla	r2, sl, fp, ip
 8005ea6:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8005eaa:	b289      	uxth	r1, r1
 8005eac:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8005eb0:	4577      	cmp	r7, lr
 8005eb2:	f849 1b04 	str.w	r1, [r9], #4
 8005eb6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8005eba:	d8e2      	bhi.n	8005e82 <__multiply+0xb2>
 8005ebc:	9a01      	ldr	r2, [sp, #4]
 8005ebe:	f845 c002 	str.w	ip, [r5, r2]
 8005ec2:	9a03      	ldr	r2, [sp, #12]
 8005ec4:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8005ec8:	3304      	adds	r3, #4
 8005eca:	f1b9 0f00 	cmp.w	r9, #0
 8005ece:	d021      	beq.n	8005f14 <__multiply+0x144>
 8005ed0:	6829      	ldr	r1, [r5, #0]
 8005ed2:	f104 0c14 	add.w	ip, r4, #20
 8005ed6:	46ae      	mov	lr, r5
 8005ed8:	f04f 0a00 	mov.w	sl, #0
 8005edc:	f8bc b000 	ldrh.w	fp, [ip]
 8005ee0:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8005ee4:	fb09 220b 	mla	r2, r9, fp, r2
 8005ee8:	4452      	add	r2, sl
 8005eea:	b289      	uxth	r1, r1
 8005eec:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8005ef0:	f84e 1b04 	str.w	r1, [lr], #4
 8005ef4:	f85c 1b04 	ldr.w	r1, [ip], #4
 8005ef8:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8005efc:	f8be 1000 	ldrh.w	r1, [lr]
 8005f00:	fb09 110a 	mla	r1, r9, sl, r1
 8005f04:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8005f08:	4567      	cmp	r7, ip
 8005f0a:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8005f0e:	d8e5      	bhi.n	8005edc <__multiply+0x10c>
 8005f10:	9a01      	ldr	r2, [sp, #4]
 8005f12:	50a9      	str	r1, [r5, r2]
 8005f14:	3504      	adds	r5, #4
 8005f16:	e799      	b.n	8005e4c <__multiply+0x7c>
 8005f18:	3e01      	subs	r6, #1
 8005f1a:	e79b      	b.n	8005e54 <__multiply+0x84>
 8005f1c:	08008495 	.word	0x08008495
 8005f20:	080084a6 	.word	0x080084a6

08005f24 <__pow5mult>:
 8005f24:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005f28:	4615      	mov	r5, r2
 8005f2a:	f012 0203 	ands.w	r2, r2, #3
 8005f2e:	4606      	mov	r6, r0
 8005f30:	460f      	mov	r7, r1
 8005f32:	d007      	beq.n	8005f44 <__pow5mult+0x20>
 8005f34:	4c25      	ldr	r4, [pc, #148]	; (8005fcc <__pow5mult+0xa8>)
 8005f36:	3a01      	subs	r2, #1
 8005f38:	2300      	movs	r3, #0
 8005f3a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8005f3e:	f7ff fe53 	bl	8005be8 <__multadd>
 8005f42:	4607      	mov	r7, r0
 8005f44:	10ad      	asrs	r5, r5, #2
 8005f46:	d03d      	beq.n	8005fc4 <__pow5mult+0xa0>
 8005f48:	69f4      	ldr	r4, [r6, #28]
 8005f4a:	b97c      	cbnz	r4, 8005f6c <__pow5mult+0x48>
 8005f4c:	2010      	movs	r0, #16
 8005f4e:	f7ff fd35 	bl	80059bc <malloc>
 8005f52:	4602      	mov	r2, r0
 8005f54:	61f0      	str	r0, [r6, #28]
 8005f56:	b928      	cbnz	r0, 8005f64 <__pow5mult+0x40>
 8005f58:	4b1d      	ldr	r3, [pc, #116]	; (8005fd0 <__pow5mult+0xac>)
 8005f5a:	481e      	ldr	r0, [pc, #120]	; (8005fd4 <__pow5mult+0xb0>)
 8005f5c:	f240 11b3 	movw	r1, #435	; 0x1b3
 8005f60:	f001 fb7e 	bl	8007660 <__assert_func>
 8005f64:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005f68:	6004      	str	r4, [r0, #0]
 8005f6a:	60c4      	str	r4, [r0, #12]
 8005f6c:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8005f70:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8005f74:	b94c      	cbnz	r4, 8005f8a <__pow5mult+0x66>
 8005f76:	f240 2171 	movw	r1, #625	; 0x271
 8005f7a:	4630      	mov	r0, r6
 8005f7c:	f7ff ff12 	bl	8005da4 <__i2b>
 8005f80:	2300      	movs	r3, #0
 8005f82:	f8c8 0008 	str.w	r0, [r8, #8]
 8005f86:	4604      	mov	r4, r0
 8005f88:	6003      	str	r3, [r0, #0]
 8005f8a:	f04f 0900 	mov.w	r9, #0
 8005f8e:	07eb      	lsls	r3, r5, #31
 8005f90:	d50a      	bpl.n	8005fa8 <__pow5mult+0x84>
 8005f92:	4639      	mov	r1, r7
 8005f94:	4622      	mov	r2, r4
 8005f96:	4630      	mov	r0, r6
 8005f98:	f7ff ff1a 	bl	8005dd0 <__multiply>
 8005f9c:	4639      	mov	r1, r7
 8005f9e:	4680      	mov	r8, r0
 8005fa0:	4630      	mov	r0, r6
 8005fa2:	f7ff fdff 	bl	8005ba4 <_Bfree>
 8005fa6:	4647      	mov	r7, r8
 8005fa8:	106d      	asrs	r5, r5, #1
 8005faa:	d00b      	beq.n	8005fc4 <__pow5mult+0xa0>
 8005fac:	6820      	ldr	r0, [r4, #0]
 8005fae:	b938      	cbnz	r0, 8005fc0 <__pow5mult+0x9c>
 8005fb0:	4622      	mov	r2, r4
 8005fb2:	4621      	mov	r1, r4
 8005fb4:	4630      	mov	r0, r6
 8005fb6:	f7ff ff0b 	bl	8005dd0 <__multiply>
 8005fba:	6020      	str	r0, [r4, #0]
 8005fbc:	f8c0 9000 	str.w	r9, [r0]
 8005fc0:	4604      	mov	r4, r0
 8005fc2:	e7e4      	b.n	8005f8e <__pow5mult+0x6a>
 8005fc4:	4638      	mov	r0, r7
 8005fc6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005fca:	bf00      	nop
 8005fcc:	080085f0 	.word	0x080085f0
 8005fd0:	08008426 	.word	0x08008426
 8005fd4:	080084a6 	.word	0x080084a6

08005fd8 <__lshift>:
 8005fd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005fdc:	460c      	mov	r4, r1
 8005fde:	6849      	ldr	r1, [r1, #4]
 8005fe0:	6923      	ldr	r3, [r4, #16]
 8005fe2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8005fe6:	68a3      	ldr	r3, [r4, #8]
 8005fe8:	4607      	mov	r7, r0
 8005fea:	4691      	mov	r9, r2
 8005fec:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8005ff0:	f108 0601 	add.w	r6, r8, #1
 8005ff4:	42b3      	cmp	r3, r6
 8005ff6:	db0b      	blt.n	8006010 <__lshift+0x38>
 8005ff8:	4638      	mov	r0, r7
 8005ffa:	f7ff fd93 	bl	8005b24 <_Balloc>
 8005ffe:	4605      	mov	r5, r0
 8006000:	b948      	cbnz	r0, 8006016 <__lshift+0x3e>
 8006002:	4602      	mov	r2, r0
 8006004:	4b28      	ldr	r3, [pc, #160]	; (80060a8 <__lshift+0xd0>)
 8006006:	4829      	ldr	r0, [pc, #164]	; (80060ac <__lshift+0xd4>)
 8006008:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800600c:	f001 fb28 	bl	8007660 <__assert_func>
 8006010:	3101      	adds	r1, #1
 8006012:	005b      	lsls	r3, r3, #1
 8006014:	e7ee      	b.n	8005ff4 <__lshift+0x1c>
 8006016:	2300      	movs	r3, #0
 8006018:	f100 0114 	add.w	r1, r0, #20
 800601c:	f100 0210 	add.w	r2, r0, #16
 8006020:	4618      	mov	r0, r3
 8006022:	4553      	cmp	r3, sl
 8006024:	db33      	blt.n	800608e <__lshift+0xb6>
 8006026:	6920      	ldr	r0, [r4, #16]
 8006028:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800602c:	f104 0314 	add.w	r3, r4, #20
 8006030:	f019 091f 	ands.w	r9, r9, #31
 8006034:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006038:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800603c:	d02b      	beq.n	8006096 <__lshift+0xbe>
 800603e:	f1c9 0e20 	rsb	lr, r9, #32
 8006042:	468a      	mov	sl, r1
 8006044:	2200      	movs	r2, #0
 8006046:	6818      	ldr	r0, [r3, #0]
 8006048:	fa00 f009 	lsl.w	r0, r0, r9
 800604c:	4310      	orrs	r0, r2
 800604e:	f84a 0b04 	str.w	r0, [sl], #4
 8006052:	f853 2b04 	ldr.w	r2, [r3], #4
 8006056:	459c      	cmp	ip, r3
 8006058:	fa22 f20e 	lsr.w	r2, r2, lr
 800605c:	d8f3      	bhi.n	8006046 <__lshift+0x6e>
 800605e:	ebac 0304 	sub.w	r3, ip, r4
 8006062:	3b15      	subs	r3, #21
 8006064:	f023 0303 	bic.w	r3, r3, #3
 8006068:	3304      	adds	r3, #4
 800606a:	f104 0015 	add.w	r0, r4, #21
 800606e:	4584      	cmp	ip, r0
 8006070:	bf38      	it	cc
 8006072:	2304      	movcc	r3, #4
 8006074:	50ca      	str	r2, [r1, r3]
 8006076:	b10a      	cbz	r2, 800607c <__lshift+0xa4>
 8006078:	f108 0602 	add.w	r6, r8, #2
 800607c:	3e01      	subs	r6, #1
 800607e:	4638      	mov	r0, r7
 8006080:	612e      	str	r6, [r5, #16]
 8006082:	4621      	mov	r1, r4
 8006084:	f7ff fd8e 	bl	8005ba4 <_Bfree>
 8006088:	4628      	mov	r0, r5
 800608a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800608e:	f842 0f04 	str.w	r0, [r2, #4]!
 8006092:	3301      	adds	r3, #1
 8006094:	e7c5      	b.n	8006022 <__lshift+0x4a>
 8006096:	3904      	subs	r1, #4
 8006098:	f853 2b04 	ldr.w	r2, [r3], #4
 800609c:	f841 2f04 	str.w	r2, [r1, #4]!
 80060a0:	459c      	cmp	ip, r3
 80060a2:	d8f9      	bhi.n	8006098 <__lshift+0xc0>
 80060a4:	e7ea      	b.n	800607c <__lshift+0xa4>
 80060a6:	bf00      	nop
 80060a8:	08008495 	.word	0x08008495
 80060ac:	080084a6 	.word	0x080084a6

080060b0 <__mcmp>:
 80060b0:	b530      	push	{r4, r5, lr}
 80060b2:	6902      	ldr	r2, [r0, #16]
 80060b4:	690c      	ldr	r4, [r1, #16]
 80060b6:	1b12      	subs	r2, r2, r4
 80060b8:	d10e      	bne.n	80060d8 <__mcmp+0x28>
 80060ba:	f100 0314 	add.w	r3, r0, #20
 80060be:	3114      	adds	r1, #20
 80060c0:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80060c4:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80060c8:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80060cc:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80060d0:	42a5      	cmp	r5, r4
 80060d2:	d003      	beq.n	80060dc <__mcmp+0x2c>
 80060d4:	d305      	bcc.n	80060e2 <__mcmp+0x32>
 80060d6:	2201      	movs	r2, #1
 80060d8:	4610      	mov	r0, r2
 80060da:	bd30      	pop	{r4, r5, pc}
 80060dc:	4283      	cmp	r3, r0
 80060de:	d3f3      	bcc.n	80060c8 <__mcmp+0x18>
 80060e0:	e7fa      	b.n	80060d8 <__mcmp+0x28>
 80060e2:	f04f 32ff 	mov.w	r2, #4294967295
 80060e6:	e7f7      	b.n	80060d8 <__mcmp+0x28>

080060e8 <__mdiff>:
 80060e8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80060ec:	460c      	mov	r4, r1
 80060ee:	4606      	mov	r6, r0
 80060f0:	4611      	mov	r1, r2
 80060f2:	4620      	mov	r0, r4
 80060f4:	4690      	mov	r8, r2
 80060f6:	f7ff ffdb 	bl	80060b0 <__mcmp>
 80060fa:	1e05      	subs	r5, r0, #0
 80060fc:	d110      	bne.n	8006120 <__mdiff+0x38>
 80060fe:	4629      	mov	r1, r5
 8006100:	4630      	mov	r0, r6
 8006102:	f7ff fd0f 	bl	8005b24 <_Balloc>
 8006106:	b930      	cbnz	r0, 8006116 <__mdiff+0x2e>
 8006108:	4b3a      	ldr	r3, [pc, #232]	; (80061f4 <__mdiff+0x10c>)
 800610a:	4602      	mov	r2, r0
 800610c:	f240 2137 	movw	r1, #567	; 0x237
 8006110:	4839      	ldr	r0, [pc, #228]	; (80061f8 <__mdiff+0x110>)
 8006112:	f001 faa5 	bl	8007660 <__assert_func>
 8006116:	2301      	movs	r3, #1
 8006118:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800611c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006120:	bfa4      	itt	ge
 8006122:	4643      	movge	r3, r8
 8006124:	46a0      	movge	r8, r4
 8006126:	4630      	mov	r0, r6
 8006128:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800612c:	bfa6      	itte	ge
 800612e:	461c      	movge	r4, r3
 8006130:	2500      	movge	r5, #0
 8006132:	2501      	movlt	r5, #1
 8006134:	f7ff fcf6 	bl	8005b24 <_Balloc>
 8006138:	b920      	cbnz	r0, 8006144 <__mdiff+0x5c>
 800613a:	4b2e      	ldr	r3, [pc, #184]	; (80061f4 <__mdiff+0x10c>)
 800613c:	4602      	mov	r2, r0
 800613e:	f240 2145 	movw	r1, #581	; 0x245
 8006142:	e7e5      	b.n	8006110 <__mdiff+0x28>
 8006144:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8006148:	6926      	ldr	r6, [r4, #16]
 800614a:	60c5      	str	r5, [r0, #12]
 800614c:	f104 0914 	add.w	r9, r4, #20
 8006150:	f108 0514 	add.w	r5, r8, #20
 8006154:	f100 0e14 	add.w	lr, r0, #20
 8006158:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800615c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8006160:	f108 0210 	add.w	r2, r8, #16
 8006164:	46f2      	mov	sl, lr
 8006166:	2100      	movs	r1, #0
 8006168:	f859 3b04 	ldr.w	r3, [r9], #4
 800616c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8006170:	fa11 f88b 	uxtah	r8, r1, fp
 8006174:	b299      	uxth	r1, r3
 8006176:	0c1b      	lsrs	r3, r3, #16
 8006178:	eba8 0801 	sub.w	r8, r8, r1
 800617c:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8006180:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8006184:	fa1f f888 	uxth.w	r8, r8
 8006188:	1419      	asrs	r1, r3, #16
 800618a:	454e      	cmp	r6, r9
 800618c:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8006190:	f84a 3b04 	str.w	r3, [sl], #4
 8006194:	d8e8      	bhi.n	8006168 <__mdiff+0x80>
 8006196:	1b33      	subs	r3, r6, r4
 8006198:	3b15      	subs	r3, #21
 800619a:	f023 0303 	bic.w	r3, r3, #3
 800619e:	3304      	adds	r3, #4
 80061a0:	3415      	adds	r4, #21
 80061a2:	42a6      	cmp	r6, r4
 80061a4:	bf38      	it	cc
 80061a6:	2304      	movcc	r3, #4
 80061a8:	441d      	add	r5, r3
 80061aa:	4473      	add	r3, lr
 80061ac:	469e      	mov	lr, r3
 80061ae:	462e      	mov	r6, r5
 80061b0:	4566      	cmp	r6, ip
 80061b2:	d30e      	bcc.n	80061d2 <__mdiff+0xea>
 80061b4:	f10c 0203 	add.w	r2, ip, #3
 80061b8:	1b52      	subs	r2, r2, r5
 80061ba:	f022 0203 	bic.w	r2, r2, #3
 80061be:	3d03      	subs	r5, #3
 80061c0:	45ac      	cmp	ip, r5
 80061c2:	bf38      	it	cc
 80061c4:	2200      	movcc	r2, #0
 80061c6:	4413      	add	r3, r2
 80061c8:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 80061cc:	b17a      	cbz	r2, 80061ee <__mdiff+0x106>
 80061ce:	6107      	str	r7, [r0, #16]
 80061d0:	e7a4      	b.n	800611c <__mdiff+0x34>
 80061d2:	f856 8b04 	ldr.w	r8, [r6], #4
 80061d6:	fa11 f288 	uxtah	r2, r1, r8
 80061da:	1414      	asrs	r4, r2, #16
 80061dc:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80061e0:	b292      	uxth	r2, r2
 80061e2:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 80061e6:	f84e 2b04 	str.w	r2, [lr], #4
 80061ea:	1421      	asrs	r1, r4, #16
 80061ec:	e7e0      	b.n	80061b0 <__mdiff+0xc8>
 80061ee:	3f01      	subs	r7, #1
 80061f0:	e7ea      	b.n	80061c8 <__mdiff+0xe0>
 80061f2:	bf00      	nop
 80061f4:	08008495 	.word	0x08008495
 80061f8:	080084a6 	.word	0x080084a6

080061fc <__ulp>:
 80061fc:	b082      	sub	sp, #8
 80061fe:	ed8d 0b00 	vstr	d0, [sp]
 8006202:	9a01      	ldr	r2, [sp, #4]
 8006204:	4b0f      	ldr	r3, [pc, #60]	; (8006244 <__ulp+0x48>)
 8006206:	4013      	ands	r3, r2
 8006208:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 800620c:	2b00      	cmp	r3, #0
 800620e:	dc08      	bgt.n	8006222 <__ulp+0x26>
 8006210:	425b      	negs	r3, r3
 8006212:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 8006216:	ea4f 5223 	mov.w	r2, r3, asr #20
 800621a:	da04      	bge.n	8006226 <__ulp+0x2a>
 800621c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8006220:	4113      	asrs	r3, r2
 8006222:	2200      	movs	r2, #0
 8006224:	e008      	b.n	8006238 <__ulp+0x3c>
 8006226:	f1a2 0314 	sub.w	r3, r2, #20
 800622a:	2b1e      	cmp	r3, #30
 800622c:	bfda      	itte	le
 800622e:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 8006232:	40da      	lsrle	r2, r3
 8006234:	2201      	movgt	r2, #1
 8006236:	2300      	movs	r3, #0
 8006238:	4619      	mov	r1, r3
 800623a:	4610      	mov	r0, r2
 800623c:	ec41 0b10 	vmov	d0, r0, r1
 8006240:	b002      	add	sp, #8
 8006242:	4770      	bx	lr
 8006244:	7ff00000 	.word	0x7ff00000

08006248 <__b2d>:
 8006248:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800624c:	6906      	ldr	r6, [r0, #16]
 800624e:	f100 0814 	add.w	r8, r0, #20
 8006252:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8006256:	1f37      	subs	r7, r6, #4
 8006258:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800625c:	4610      	mov	r0, r2
 800625e:	f7ff fd53 	bl	8005d08 <__hi0bits>
 8006262:	f1c0 0320 	rsb	r3, r0, #32
 8006266:	280a      	cmp	r0, #10
 8006268:	600b      	str	r3, [r1, #0]
 800626a:	491b      	ldr	r1, [pc, #108]	; (80062d8 <__b2d+0x90>)
 800626c:	dc15      	bgt.n	800629a <__b2d+0x52>
 800626e:	f1c0 0c0b 	rsb	ip, r0, #11
 8006272:	fa22 f30c 	lsr.w	r3, r2, ip
 8006276:	45b8      	cmp	r8, r7
 8006278:	ea43 0501 	orr.w	r5, r3, r1
 800627c:	bf34      	ite	cc
 800627e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8006282:	2300      	movcs	r3, #0
 8006284:	3015      	adds	r0, #21
 8006286:	fa02 f000 	lsl.w	r0, r2, r0
 800628a:	fa23 f30c 	lsr.w	r3, r3, ip
 800628e:	4303      	orrs	r3, r0
 8006290:	461c      	mov	r4, r3
 8006292:	ec45 4b10 	vmov	d0, r4, r5
 8006296:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800629a:	45b8      	cmp	r8, r7
 800629c:	bf3a      	itte	cc
 800629e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80062a2:	f1a6 0708 	subcc.w	r7, r6, #8
 80062a6:	2300      	movcs	r3, #0
 80062a8:	380b      	subs	r0, #11
 80062aa:	d012      	beq.n	80062d2 <__b2d+0x8a>
 80062ac:	f1c0 0120 	rsb	r1, r0, #32
 80062b0:	fa23 f401 	lsr.w	r4, r3, r1
 80062b4:	4082      	lsls	r2, r0
 80062b6:	4322      	orrs	r2, r4
 80062b8:	4547      	cmp	r7, r8
 80062ba:	f042 557f 	orr.w	r5, r2, #1069547520	; 0x3fc00000
 80062be:	bf8c      	ite	hi
 80062c0:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 80062c4:	2200      	movls	r2, #0
 80062c6:	4083      	lsls	r3, r0
 80062c8:	40ca      	lsrs	r2, r1
 80062ca:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 80062ce:	4313      	orrs	r3, r2
 80062d0:	e7de      	b.n	8006290 <__b2d+0x48>
 80062d2:	ea42 0501 	orr.w	r5, r2, r1
 80062d6:	e7db      	b.n	8006290 <__b2d+0x48>
 80062d8:	3ff00000 	.word	0x3ff00000

080062dc <__d2b>:
 80062dc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80062e0:	460f      	mov	r7, r1
 80062e2:	2101      	movs	r1, #1
 80062e4:	ec59 8b10 	vmov	r8, r9, d0
 80062e8:	4616      	mov	r6, r2
 80062ea:	f7ff fc1b 	bl	8005b24 <_Balloc>
 80062ee:	4604      	mov	r4, r0
 80062f0:	b930      	cbnz	r0, 8006300 <__d2b+0x24>
 80062f2:	4602      	mov	r2, r0
 80062f4:	4b24      	ldr	r3, [pc, #144]	; (8006388 <__d2b+0xac>)
 80062f6:	4825      	ldr	r0, [pc, #148]	; (800638c <__d2b+0xb0>)
 80062f8:	f240 310f 	movw	r1, #783	; 0x30f
 80062fc:	f001 f9b0 	bl	8007660 <__assert_func>
 8006300:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8006304:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006308:	bb2d      	cbnz	r5, 8006356 <__d2b+0x7a>
 800630a:	9301      	str	r3, [sp, #4]
 800630c:	f1b8 0300 	subs.w	r3, r8, #0
 8006310:	d026      	beq.n	8006360 <__d2b+0x84>
 8006312:	4668      	mov	r0, sp
 8006314:	9300      	str	r3, [sp, #0]
 8006316:	f7ff fd17 	bl	8005d48 <__lo0bits>
 800631a:	e9dd 1200 	ldrd	r1, r2, [sp]
 800631e:	b1e8      	cbz	r0, 800635c <__d2b+0x80>
 8006320:	f1c0 0320 	rsb	r3, r0, #32
 8006324:	fa02 f303 	lsl.w	r3, r2, r3
 8006328:	430b      	orrs	r3, r1
 800632a:	40c2      	lsrs	r2, r0
 800632c:	6163      	str	r3, [r4, #20]
 800632e:	9201      	str	r2, [sp, #4]
 8006330:	9b01      	ldr	r3, [sp, #4]
 8006332:	61a3      	str	r3, [r4, #24]
 8006334:	2b00      	cmp	r3, #0
 8006336:	bf14      	ite	ne
 8006338:	2202      	movne	r2, #2
 800633a:	2201      	moveq	r2, #1
 800633c:	6122      	str	r2, [r4, #16]
 800633e:	b1bd      	cbz	r5, 8006370 <__d2b+0x94>
 8006340:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8006344:	4405      	add	r5, r0
 8006346:	603d      	str	r5, [r7, #0]
 8006348:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800634c:	6030      	str	r0, [r6, #0]
 800634e:	4620      	mov	r0, r4
 8006350:	b003      	add	sp, #12
 8006352:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006356:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800635a:	e7d6      	b.n	800630a <__d2b+0x2e>
 800635c:	6161      	str	r1, [r4, #20]
 800635e:	e7e7      	b.n	8006330 <__d2b+0x54>
 8006360:	a801      	add	r0, sp, #4
 8006362:	f7ff fcf1 	bl	8005d48 <__lo0bits>
 8006366:	9b01      	ldr	r3, [sp, #4]
 8006368:	6163      	str	r3, [r4, #20]
 800636a:	3020      	adds	r0, #32
 800636c:	2201      	movs	r2, #1
 800636e:	e7e5      	b.n	800633c <__d2b+0x60>
 8006370:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006374:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8006378:	6038      	str	r0, [r7, #0]
 800637a:	6918      	ldr	r0, [r3, #16]
 800637c:	f7ff fcc4 	bl	8005d08 <__hi0bits>
 8006380:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8006384:	e7e2      	b.n	800634c <__d2b+0x70>
 8006386:	bf00      	nop
 8006388:	08008495 	.word	0x08008495
 800638c:	080084a6 	.word	0x080084a6

08006390 <__ratio>:
 8006390:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006394:	4688      	mov	r8, r1
 8006396:	4669      	mov	r1, sp
 8006398:	4681      	mov	r9, r0
 800639a:	f7ff ff55 	bl	8006248 <__b2d>
 800639e:	a901      	add	r1, sp, #4
 80063a0:	4640      	mov	r0, r8
 80063a2:	ec55 4b10 	vmov	r4, r5, d0
 80063a6:	f7ff ff4f 	bl	8006248 <__b2d>
 80063aa:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80063ae:	f8d8 2010 	ldr.w	r2, [r8, #16]
 80063b2:	eba3 0c02 	sub.w	ip, r3, r2
 80063b6:	e9dd 3200 	ldrd	r3, r2, [sp]
 80063ba:	1a9b      	subs	r3, r3, r2
 80063bc:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 80063c0:	ec51 0b10 	vmov	r0, r1, d0
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	bfd6      	itet	le
 80063c8:	460a      	movle	r2, r1
 80063ca:	462a      	movgt	r2, r5
 80063cc:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80063d0:	468b      	mov	fp, r1
 80063d2:	462f      	mov	r7, r5
 80063d4:	bfd4      	ite	le
 80063d6:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 80063da:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 80063de:	4620      	mov	r0, r4
 80063e0:	ee10 2a10 	vmov	r2, s0
 80063e4:	465b      	mov	r3, fp
 80063e6:	4639      	mov	r1, r7
 80063e8:	f7fa fa38 	bl	800085c <__aeabi_ddiv>
 80063ec:	ec41 0b10 	vmov	d0, r0, r1
 80063f0:	b003      	add	sp, #12
 80063f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080063f6 <__copybits>:
 80063f6:	3901      	subs	r1, #1
 80063f8:	b570      	push	{r4, r5, r6, lr}
 80063fa:	1149      	asrs	r1, r1, #5
 80063fc:	6914      	ldr	r4, [r2, #16]
 80063fe:	3101      	adds	r1, #1
 8006400:	f102 0314 	add.w	r3, r2, #20
 8006404:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8006408:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800640c:	1f05      	subs	r5, r0, #4
 800640e:	42a3      	cmp	r3, r4
 8006410:	d30c      	bcc.n	800642c <__copybits+0x36>
 8006412:	1aa3      	subs	r3, r4, r2
 8006414:	3b11      	subs	r3, #17
 8006416:	f023 0303 	bic.w	r3, r3, #3
 800641a:	3211      	adds	r2, #17
 800641c:	42a2      	cmp	r2, r4
 800641e:	bf88      	it	hi
 8006420:	2300      	movhi	r3, #0
 8006422:	4418      	add	r0, r3
 8006424:	2300      	movs	r3, #0
 8006426:	4288      	cmp	r0, r1
 8006428:	d305      	bcc.n	8006436 <__copybits+0x40>
 800642a:	bd70      	pop	{r4, r5, r6, pc}
 800642c:	f853 6b04 	ldr.w	r6, [r3], #4
 8006430:	f845 6f04 	str.w	r6, [r5, #4]!
 8006434:	e7eb      	b.n	800640e <__copybits+0x18>
 8006436:	f840 3b04 	str.w	r3, [r0], #4
 800643a:	e7f4      	b.n	8006426 <__copybits+0x30>

0800643c <__any_on>:
 800643c:	f100 0214 	add.w	r2, r0, #20
 8006440:	6900      	ldr	r0, [r0, #16]
 8006442:	114b      	asrs	r3, r1, #5
 8006444:	4298      	cmp	r0, r3
 8006446:	b510      	push	{r4, lr}
 8006448:	db11      	blt.n	800646e <__any_on+0x32>
 800644a:	dd0a      	ble.n	8006462 <__any_on+0x26>
 800644c:	f011 011f 	ands.w	r1, r1, #31
 8006450:	d007      	beq.n	8006462 <__any_on+0x26>
 8006452:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8006456:	fa24 f001 	lsr.w	r0, r4, r1
 800645a:	fa00 f101 	lsl.w	r1, r0, r1
 800645e:	428c      	cmp	r4, r1
 8006460:	d10b      	bne.n	800647a <__any_on+0x3e>
 8006462:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8006466:	4293      	cmp	r3, r2
 8006468:	d803      	bhi.n	8006472 <__any_on+0x36>
 800646a:	2000      	movs	r0, #0
 800646c:	bd10      	pop	{r4, pc}
 800646e:	4603      	mov	r3, r0
 8006470:	e7f7      	b.n	8006462 <__any_on+0x26>
 8006472:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8006476:	2900      	cmp	r1, #0
 8006478:	d0f5      	beq.n	8006466 <__any_on+0x2a>
 800647a:	2001      	movs	r0, #1
 800647c:	e7f6      	b.n	800646c <__any_on+0x30>

0800647e <sulp>:
 800647e:	b570      	push	{r4, r5, r6, lr}
 8006480:	4604      	mov	r4, r0
 8006482:	460d      	mov	r5, r1
 8006484:	ec45 4b10 	vmov	d0, r4, r5
 8006488:	4616      	mov	r6, r2
 800648a:	f7ff feb7 	bl	80061fc <__ulp>
 800648e:	ec51 0b10 	vmov	r0, r1, d0
 8006492:	b17e      	cbz	r6, 80064b4 <sulp+0x36>
 8006494:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8006498:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800649c:	2b00      	cmp	r3, #0
 800649e:	dd09      	ble.n	80064b4 <sulp+0x36>
 80064a0:	051b      	lsls	r3, r3, #20
 80064a2:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 80064a6:	2400      	movs	r4, #0
 80064a8:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 80064ac:	4622      	mov	r2, r4
 80064ae:	462b      	mov	r3, r5
 80064b0:	f7fa f8aa 	bl	8000608 <__aeabi_dmul>
 80064b4:	bd70      	pop	{r4, r5, r6, pc}
	...

080064b8 <_strtod_l>:
 80064b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80064bc:	ed2d 8b02 	vpush	{d8}
 80064c0:	b09b      	sub	sp, #108	; 0x6c
 80064c2:	4604      	mov	r4, r0
 80064c4:	9213      	str	r2, [sp, #76]	; 0x4c
 80064c6:	2200      	movs	r2, #0
 80064c8:	9216      	str	r2, [sp, #88]	; 0x58
 80064ca:	460d      	mov	r5, r1
 80064cc:	f04f 0800 	mov.w	r8, #0
 80064d0:	f04f 0900 	mov.w	r9, #0
 80064d4:	460a      	mov	r2, r1
 80064d6:	9215      	str	r2, [sp, #84]	; 0x54
 80064d8:	7811      	ldrb	r1, [r2, #0]
 80064da:	292b      	cmp	r1, #43	; 0x2b
 80064dc:	d04c      	beq.n	8006578 <_strtod_l+0xc0>
 80064de:	d83a      	bhi.n	8006556 <_strtod_l+0x9e>
 80064e0:	290d      	cmp	r1, #13
 80064e2:	d834      	bhi.n	800654e <_strtod_l+0x96>
 80064e4:	2908      	cmp	r1, #8
 80064e6:	d834      	bhi.n	8006552 <_strtod_l+0x9a>
 80064e8:	2900      	cmp	r1, #0
 80064ea:	d03d      	beq.n	8006568 <_strtod_l+0xb0>
 80064ec:	2200      	movs	r2, #0
 80064ee:	920a      	str	r2, [sp, #40]	; 0x28
 80064f0:	9e15      	ldr	r6, [sp, #84]	; 0x54
 80064f2:	7832      	ldrb	r2, [r6, #0]
 80064f4:	2a30      	cmp	r2, #48	; 0x30
 80064f6:	f040 80b4 	bne.w	8006662 <_strtod_l+0x1aa>
 80064fa:	7872      	ldrb	r2, [r6, #1]
 80064fc:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 8006500:	2a58      	cmp	r2, #88	; 0x58
 8006502:	d170      	bne.n	80065e6 <_strtod_l+0x12e>
 8006504:	9302      	str	r3, [sp, #8]
 8006506:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006508:	9301      	str	r3, [sp, #4]
 800650a:	ab16      	add	r3, sp, #88	; 0x58
 800650c:	9300      	str	r3, [sp, #0]
 800650e:	4a8e      	ldr	r2, [pc, #568]	; (8006748 <_strtod_l+0x290>)
 8006510:	ab17      	add	r3, sp, #92	; 0x5c
 8006512:	a915      	add	r1, sp, #84	; 0x54
 8006514:	4620      	mov	r0, r4
 8006516:	f001 f93f 	bl	8007798 <__gethex>
 800651a:	f010 070f 	ands.w	r7, r0, #15
 800651e:	4605      	mov	r5, r0
 8006520:	d005      	beq.n	800652e <_strtod_l+0x76>
 8006522:	2f06      	cmp	r7, #6
 8006524:	d12a      	bne.n	800657c <_strtod_l+0xc4>
 8006526:	3601      	adds	r6, #1
 8006528:	2300      	movs	r3, #0
 800652a:	9615      	str	r6, [sp, #84]	; 0x54
 800652c:	930a      	str	r3, [sp, #40]	; 0x28
 800652e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006530:	2b00      	cmp	r3, #0
 8006532:	f040 857f 	bne.w	8007034 <_strtod_l+0xb7c>
 8006536:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006538:	b1db      	cbz	r3, 8006572 <_strtod_l+0xba>
 800653a:	4642      	mov	r2, r8
 800653c:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8006540:	ec43 2b10 	vmov	d0, r2, r3
 8006544:	b01b      	add	sp, #108	; 0x6c
 8006546:	ecbd 8b02 	vpop	{d8}
 800654a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800654e:	2920      	cmp	r1, #32
 8006550:	d1cc      	bne.n	80064ec <_strtod_l+0x34>
 8006552:	3201      	adds	r2, #1
 8006554:	e7bf      	b.n	80064d6 <_strtod_l+0x1e>
 8006556:	292d      	cmp	r1, #45	; 0x2d
 8006558:	d1c8      	bne.n	80064ec <_strtod_l+0x34>
 800655a:	2101      	movs	r1, #1
 800655c:	910a      	str	r1, [sp, #40]	; 0x28
 800655e:	1c51      	adds	r1, r2, #1
 8006560:	9115      	str	r1, [sp, #84]	; 0x54
 8006562:	7852      	ldrb	r2, [r2, #1]
 8006564:	2a00      	cmp	r2, #0
 8006566:	d1c3      	bne.n	80064f0 <_strtod_l+0x38>
 8006568:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800656a:	9515      	str	r5, [sp, #84]	; 0x54
 800656c:	2b00      	cmp	r3, #0
 800656e:	f040 855f 	bne.w	8007030 <_strtod_l+0xb78>
 8006572:	4642      	mov	r2, r8
 8006574:	464b      	mov	r3, r9
 8006576:	e7e3      	b.n	8006540 <_strtod_l+0x88>
 8006578:	2100      	movs	r1, #0
 800657a:	e7ef      	b.n	800655c <_strtod_l+0xa4>
 800657c:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800657e:	b13a      	cbz	r2, 8006590 <_strtod_l+0xd8>
 8006580:	2135      	movs	r1, #53	; 0x35
 8006582:	a818      	add	r0, sp, #96	; 0x60
 8006584:	f7ff ff37 	bl	80063f6 <__copybits>
 8006588:	9916      	ldr	r1, [sp, #88]	; 0x58
 800658a:	4620      	mov	r0, r4
 800658c:	f7ff fb0a 	bl	8005ba4 <_Bfree>
 8006590:	3f01      	subs	r7, #1
 8006592:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8006594:	2f04      	cmp	r7, #4
 8006596:	d806      	bhi.n	80065a6 <_strtod_l+0xee>
 8006598:	e8df f007 	tbb	[pc, r7]
 800659c:	201d0314 	.word	0x201d0314
 80065a0:	14          	.byte	0x14
 80065a1:	00          	.byte	0x00
 80065a2:	e9dd 8918 	ldrd	r8, r9, [sp, #96]	; 0x60
 80065a6:	05e9      	lsls	r1, r5, #23
 80065a8:	bf48      	it	mi
 80065aa:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 80065ae:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80065b2:	0d1b      	lsrs	r3, r3, #20
 80065b4:	051b      	lsls	r3, r3, #20
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	d1b9      	bne.n	800652e <_strtod_l+0x76>
 80065ba:	f7fe fb05 	bl	8004bc8 <__errno>
 80065be:	2322      	movs	r3, #34	; 0x22
 80065c0:	6003      	str	r3, [r0, #0]
 80065c2:	e7b4      	b.n	800652e <_strtod_l+0x76>
 80065c4:	e9dd 8318 	ldrd	r8, r3, [sp, #96]	; 0x60
 80065c8:	f202 4233 	addw	r2, r2, #1075	; 0x433
 80065cc:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80065d0:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 80065d4:	e7e7      	b.n	80065a6 <_strtod_l+0xee>
 80065d6:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8006750 <_strtod_l+0x298>
 80065da:	e7e4      	b.n	80065a6 <_strtod_l+0xee>
 80065dc:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 80065e0:	f04f 38ff 	mov.w	r8, #4294967295
 80065e4:	e7df      	b.n	80065a6 <_strtod_l+0xee>
 80065e6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80065e8:	1c5a      	adds	r2, r3, #1
 80065ea:	9215      	str	r2, [sp, #84]	; 0x54
 80065ec:	785b      	ldrb	r3, [r3, #1]
 80065ee:	2b30      	cmp	r3, #48	; 0x30
 80065f0:	d0f9      	beq.n	80065e6 <_strtod_l+0x12e>
 80065f2:	2b00      	cmp	r3, #0
 80065f4:	d09b      	beq.n	800652e <_strtod_l+0x76>
 80065f6:	2301      	movs	r3, #1
 80065f8:	f04f 0a00 	mov.w	sl, #0
 80065fc:	9304      	str	r3, [sp, #16]
 80065fe:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006600:	930b      	str	r3, [sp, #44]	; 0x2c
 8006602:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 8006606:	46d3      	mov	fp, sl
 8006608:	220a      	movs	r2, #10
 800660a:	9815      	ldr	r0, [sp, #84]	; 0x54
 800660c:	7806      	ldrb	r6, [r0, #0]
 800660e:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8006612:	b2d9      	uxtb	r1, r3
 8006614:	2909      	cmp	r1, #9
 8006616:	d926      	bls.n	8006666 <_strtod_l+0x1ae>
 8006618:	494c      	ldr	r1, [pc, #304]	; (800674c <_strtod_l+0x294>)
 800661a:	2201      	movs	r2, #1
 800661c:	f000 ffe6 	bl	80075ec <strncmp>
 8006620:	2800      	cmp	r0, #0
 8006622:	d030      	beq.n	8006686 <_strtod_l+0x1ce>
 8006624:	2000      	movs	r0, #0
 8006626:	4632      	mov	r2, r6
 8006628:	9005      	str	r0, [sp, #20]
 800662a:	465e      	mov	r6, fp
 800662c:	4603      	mov	r3, r0
 800662e:	2a65      	cmp	r2, #101	; 0x65
 8006630:	d001      	beq.n	8006636 <_strtod_l+0x17e>
 8006632:	2a45      	cmp	r2, #69	; 0x45
 8006634:	d113      	bne.n	800665e <_strtod_l+0x1a6>
 8006636:	b91e      	cbnz	r6, 8006640 <_strtod_l+0x188>
 8006638:	9a04      	ldr	r2, [sp, #16]
 800663a:	4302      	orrs	r2, r0
 800663c:	d094      	beq.n	8006568 <_strtod_l+0xb0>
 800663e:	2600      	movs	r6, #0
 8006640:	9d15      	ldr	r5, [sp, #84]	; 0x54
 8006642:	1c6a      	adds	r2, r5, #1
 8006644:	9215      	str	r2, [sp, #84]	; 0x54
 8006646:	786a      	ldrb	r2, [r5, #1]
 8006648:	2a2b      	cmp	r2, #43	; 0x2b
 800664a:	d074      	beq.n	8006736 <_strtod_l+0x27e>
 800664c:	2a2d      	cmp	r2, #45	; 0x2d
 800664e:	d078      	beq.n	8006742 <_strtod_l+0x28a>
 8006650:	f04f 0c00 	mov.w	ip, #0
 8006654:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8006658:	2909      	cmp	r1, #9
 800665a:	d97f      	bls.n	800675c <_strtod_l+0x2a4>
 800665c:	9515      	str	r5, [sp, #84]	; 0x54
 800665e:	2700      	movs	r7, #0
 8006660:	e09e      	b.n	80067a0 <_strtod_l+0x2e8>
 8006662:	2300      	movs	r3, #0
 8006664:	e7c8      	b.n	80065f8 <_strtod_l+0x140>
 8006666:	f1bb 0f08 	cmp.w	fp, #8
 800666a:	bfd8      	it	le
 800666c:	9909      	ldrle	r1, [sp, #36]	; 0x24
 800666e:	f100 0001 	add.w	r0, r0, #1
 8006672:	bfda      	itte	le
 8006674:	fb02 3301 	mlale	r3, r2, r1, r3
 8006678:	9309      	strle	r3, [sp, #36]	; 0x24
 800667a:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 800667e:	f10b 0b01 	add.w	fp, fp, #1
 8006682:	9015      	str	r0, [sp, #84]	; 0x54
 8006684:	e7c1      	b.n	800660a <_strtod_l+0x152>
 8006686:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006688:	1c5a      	adds	r2, r3, #1
 800668a:	9215      	str	r2, [sp, #84]	; 0x54
 800668c:	785a      	ldrb	r2, [r3, #1]
 800668e:	f1bb 0f00 	cmp.w	fp, #0
 8006692:	d037      	beq.n	8006704 <_strtod_l+0x24c>
 8006694:	9005      	str	r0, [sp, #20]
 8006696:	465e      	mov	r6, fp
 8006698:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800669c:	2b09      	cmp	r3, #9
 800669e:	d912      	bls.n	80066c6 <_strtod_l+0x20e>
 80066a0:	2301      	movs	r3, #1
 80066a2:	e7c4      	b.n	800662e <_strtod_l+0x176>
 80066a4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80066a6:	1c5a      	adds	r2, r3, #1
 80066a8:	9215      	str	r2, [sp, #84]	; 0x54
 80066aa:	785a      	ldrb	r2, [r3, #1]
 80066ac:	3001      	adds	r0, #1
 80066ae:	2a30      	cmp	r2, #48	; 0x30
 80066b0:	d0f8      	beq.n	80066a4 <_strtod_l+0x1ec>
 80066b2:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 80066b6:	2b08      	cmp	r3, #8
 80066b8:	f200 84c1 	bhi.w	800703e <_strtod_l+0xb86>
 80066bc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80066be:	9005      	str	r0, [sp, #20]
 80066c0:	2000      	movs	r0, #0
 80066c2:	930b      	str	r3, [sp, #44]	; 0x2c
 80066c4:	4606      	mov	r6, r0
 80066c6:	3a30      	subs	r2, #48	; 0x30
 80066c8:	f100 0301 	add.w	r3, r0, #1
 80066cc:	d014      	beq.n	80066f8 <_strtod_l+0x240>
 80066ce:	9905      	ldr	r1, [sp, #20]
 80066d0:	4419      	add	r1, r3
 80066d2:	9105      	str	r1, [sp, #20]
 80066d4:	4633      	mov	r3, r6
 80066d6:	eb00 0c06 	add.w	ip, r0, r6
 80066da:	210a      	movs	r1, #10
 80066dc:	4563      	cmp	r3, ip
 80066de:	d113      	bne.n	8006708 <_strtod_l+0x250>
 80066e0:	1833      	adds	r3, r6, r0
 80066e2:	2b08      	cmp	r3, #8
 80066e4:	f106 0601 	add.w	r6, r6, #1
 80066e8:	4406      	add	r6, r0
 80066ea:	dc1a      	bgt.n	8006722 <_strtod_l+0x26a>
 80066ec:	9909      	ldr	r1, [sp, #36]	; 0x24
 80066ee:	230a      	movs	r3, #10
 80066f0:	fb03 2301 	mla	r3, r3, r1, r2
 80066f4:	9309      	str	r3, [sp, #36]	; 0x24
 80066f6:	2300      	movs	r3, #0
 80066f8:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80066fa:	1c51      	adds	r1, r2, #1
 80066fc:	9115      	str	r1, [sp, #84]	; 0x54
 80066fe:	7852      	ldrb	r2, [r2, #1]
 8006700:	4618      	mov	r0, r3
 8006702:	e7c9      	b.n	8006698 <_strtod_l+0x1e0>
 8006704:	4658      	mov	r0, fp
 8006706:	e7d2      	b.n	80066ae <_strtod_l+0x1f6>
 8006708:	2b08      	cmp	r3, #8
 800670a:	f103 0301 	add.w	r3, r3, #1
 800670e:	dc03      	bgt.n	8006718 <_strtod_l+0x260>
 8006710:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8006712:	434f      	muls	r7, r1
 8006714:	9709      	str	r7, [sp, #36]	; 0x24
 8006716:	e7e1      	b.n	80066dc <_strtod_l+0x224>
 8006718:	2b10      	cmp	r3, #16
 800671a:	bfd8      	it	le
 800671c:	fb01 fa0a 	mulle.w	sl, r1, sl
 8006720:	e7dc      	b.n	80066dc <_strtod_l+0x224>
 8006722:	2e10      	cmp	r6, #16
 8006724:	bfdc      	itt	le
 8006726:	230a      	movle	r3, #10
 8006728:	fb03 2a0a 	mlale	sl, r3, sl, r2
 800672c:	e7e3      	b.n	80066f6 <_strtod_l+0x23e>
 800672e:	2300      	movs	r3, #0
 8006730:	9305      	str	r3, [sp, #20]
 8006732:	2301      	movs	r3, #1
 8006734:	e780      	b.n	8006638 <_strtod_l+0x180>
 8006736:	f04f 0c00 	mov.w	ip, #0
 800673a:	1caa      	adds	r2, r5, #2
 800673c:	9215      	str	r2, [sp, #84]	; 0x54
 800673e:	78aa      	ldrb	r2, [r5, #2]
 8006740:	e788      	b.n	8006654 <_strtod_l+0x19c>
 8006742:	f04f 0c01 	mov.w	ip, #1
 8006746:	e7f8      	b.n	800673a <_strtod_l+0x282>
 8006748:	08008600 	.word	0x08008600
 800674c:	080085fc 	.word	0x080085fc
 8006750:	7ff00000 	.word	0x7ff00000
 8006754:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8006756:	1c51      	adds	r1, r2, #1
 8006758:	9115      	str	r1, [sp, #84]	; 0x54
 800675a:	7852      	ldrb	r2, [r2, #1]
 800675c:	2a30      	cmp	r2, #48	; 0x30
 800675e:	d0f9      	beq.n	8006754 <_strtod_l+0x29c>
 8006760:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8006764:	2908      	cmp	r1, #8
 8006766:	f63f af7a 	bhi.w	800665e <_strtod_l+0x1a6>
 800676a:	3a30      	subs	r2, #48	; 0x30
 800676c:	9208      	str	r2, [sp, #32]
 800676e:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8006770:	920c      	str	r2, [sp, #48]	; 0x30
 8006772:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8006774:	1c57      	adds	r7, r2, #1
 8006776:	9715      	str	r7, [sp, #84]	; 0x54
 8006778:	7852      	ldrb	r2, [r2, #1]
 800677a:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 800677e:	f1be 0f09 	cmp.w	lr, #9
 8006782:	d938      	bls.n	80067f6 <_strtod_l+0x33e>
 8006784:	990c      	ldr	r1, [sp, #48]	; 0x30
 8006786:	1a7f      	subs	r7, r7, r1
 8006788:	2f08      	cmp	r7, #8
 800678a:	f644 671f 	movw	r7, #19999	; 0x4e1f
 800678e:	dc03      	bgt.n	8006798 <_strtod_l+0x2e0>
 8006790:	9908      	ldr	r1, [sp, #32]
 8006792:	428f      	cmp	r7, r1
 8006794:	bfa8      	it	ge
 8006796:	460f      	movge	r7, r1
 8006798:	f1bc 0f00 	cmp.w	ip, #0
 800679c:	d000      	beq.n	80067a0 <_strtod_l+0x2e8>
 800679e:	427f      	negs	r7, r7
 80067a0:	2e00      	cmp	r6, #0
 80067a2:	d14f      	bne.n	8006844 <_strtod_l+0x38c>
 80067a4:	9904      	ldr	r1, [sp, #16]
 80067a6:	4301      	orrs	r1, r0
 80067a8:	f47f aec1 	bne.w	800652e <_strtod_l+0x76>
 80067ac:	2b00      	cmp	r3, #0
 80067ae:	f47f aedb 	bne.w	8006568 <_strtod_l+0xb0>
 80067b2:	2a69      	cmp	r2, #105	; 0x69
 80067b4:	d029      	beq.n	800680a <_strtod_l+0x352>
 80067b6:	dc26      	bgt.n	8006806 <_strtod_l+0x34e>
 80067b8:	2a49      	cmp	r2, #73	; 0x49
 80067ba:	d026      	beq.n	800680a <_strtod_l+0x352>
 80067bc:	2a4e      	cmp	r2, #78	; 0x4e
 80067be:	f47f aed3 	bne.w	8006568 <_strtod_l+0xb0>
 80067c2:	499b      	ldr	r1, [pc, #620]	; (8006a30 <_strtod_l+0x578>)
 80067c4:	a815      	add	r0, sp, #84	; 0x54
 80067c6:	f001 fa27 	bl	8007c18 <__match>
 80067ca:	2800      	cmp	r0, #0
 80067cc:	f43f aecc 	beq.w	8006568 <_strtod_l+0xb0>
 80067d0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80067d2:	781b      	ldrb	r3, [r3, #0]
 80067d4:	2b28      	cmp	r3, #40	; 0x28
 80067d6:	d12f      	bne.n	8006838 <_strtod_l+0x380>
 80067d8:	4996      	ldr	r1, [pc, #600]	; (8006a34 <_strtod_l+0x57c>)
 80067da:	aa18      	add	r2, sp, #96	; 0x60
 80067dc:	a815      	add	r0, sp, #84	; 0x54
 80067de:	f001 fa2f 	bl	8007c40 <__hexnan>
 80067e2:	2805      	cmp	r0, #5
 80067e4:	d128      	bne.n	8006838 <_strtod_l+0x380>
 80067e6:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80067e8:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80067ec:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 80067f0:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 80067f4:	e69b      	b.n	800652e <_strtod_l+0x76>
 80067f6:	9f08      	ldr	r7, [sp, #32]
 80067f8:	210a      	movs	r1, #10
 80067fa:	fb01 2107 	mla	r1, r1, r7, r2
 80067fe:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 8006802:	9208      	str	r2, [sp, #32]
 8006804:	e7b5      	b.n	8006772 <_strtod_l+0x2ba>
 8006806:	2a6e      	cmp	r2, #110	; 0x6e
 8006808:	e7d9      	b.n	80067be <_strtod_l+0x306>
 800680a:	498b      	ldr	r1, [pc, #556]	; (8006a38 <_strtod_l+0x580>)
 800680c:	a815      	add	r0, sp, #84	; 0x54
 800680e:	f001 fa03 	bl	8007c18 <__match>
 8006812:	2800      	cmp	r0, #0
 8006814:	f43f aea8 	beq.w	8006568 <_strtod_l+0xb0>
 8006818:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800681a:	4988      	ldr	r1, [pc, #544]	; (8006a3c <_strtod_l+0x584>)
 800681c:	3b01      	subs	r3, #1
 800681e:	a815      	add	r0, sp, #84	; 0x54
 8006820:	9315      	str	r3, [sp, #84]	; 0x54
 8006822:	f001 f9f9 	bl	8007c18 <__match>
 8006826:	b910      	cbnz	r0, 800682e <_strtod_l+0x376>
 8006828:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800682a:	3301      	adds	r3, #1
 800682c:	9315      	str	r3, [sp, #84]	; 0x54
 800682e:	f8df 921c 	ldr.w	r9, [pc, #540]	; 8006a4c <_strtod_l+0x594>
 8006832:	f04f 0800 	mov.w	r8, #0
 8006836:	e67a      	b.n	800652e <_strtod_l+0x76>
 8006838:	4881      	ldr	r0, [pc, #516]	; (8006a40 <_strtod_l+0x588>)
 800683a:	f000 ff09 	bl	8007650 <nan>
 800683e:	ec59 8b10 	vmov	r8, r9, d0
 8006842:	e674      	b.n	800652e <_strtod_l+0x76>
 8006844:	9b05      	ldr	r3, [sp, #20]
 8006846:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006848:	1afb      	subs	r3, r7, r3
 800684a:	f1bb 0f00 	cmp.w	fp, #0
 800684e:	bf08      	it	eq
 8006850:	46b3      	moveq	fp, r6
 8006852:	2e10      	cmp	r6, #16
 8006854:	9308      	str	r3, [sp, #32]
 8006856:	4635      	mov	r5, r6
 8006858:	bfa8      	it	ge
 800685a:	2510      	movge	r5, #16
 800685c:	f7f9 fe5a 	bl	8000514 <__aeabi_ui2d>
 8006860:	2e09      	cmp	r6, #9
 8006862:	4680      	mov	r8, r0
 8006864:	4689      	mov	r9, r1
 8006866:	dd13      	ble.n	8006890 <_strtod_l+0x3d8>
 8006868:	4b76      	ldr	r3, [pc, #472]	; (8006a44 <_strtod_l+0x58c>)
 800686a:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800686e:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8006872:	f7f9 fec9 	bl	8000608 <__aeabi_dmul>
 8006876:	4680      	mov	r8, r0
 8006878:	4650      	mov	r0, sl
 800687a:	4689      	mov	r9, r1
 800687c:	f7f9 fe4a 	bl	8000514 <__aeabi_ui2d>
 8006880:	4602      	mov	r2, r0
 8006882:	460b      	mov	r3, r1
 8006884:	4640      	mov	r0, r8
 8006886:	4649      	mov	r1, r9
 8006888:	f7f9 fd08 	bl	800029c <__adddf3>
 800688c:	4680      	mov	r8, r0
 800688e:	4689      	mov	r9, r1
 8006890:	2e0f      	cmp	r6, #15
 8006892:	dc38      	bgt.n	8006906 <_strtod_l+0x44e>
 8006894:	9b08      	ldr	r3, [sp, #32]
 8006896:	2b00      	cmp	r3, #0
 8006898:	f43f ae49 	beq.w	800652e <_strtod_l+0x76>
 800689c:	dd24      	ble.n	80068e8 <_strtod_l+0x430>
 800689e:	2b16      	cmp	r3, #22
 80068a0:	dc0b      	bgt.n	80068ba <_strtod_l+0x402>
 80068a2:	4968      	ldr	r1, [pc, #416]	; (8006a44 <_strtod_l+0x58c>)
 80068a4:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80068a8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80068ac:	4642      	mov	r2, r8
 80068ae:	464b      	mov	r3, r9
 80068b0:	f7f9 feaa 	bl	8000608 <__aeabi_dmul>
 80068b4:	4680      	mov	r8, r0
 80068b6:	4689      	mov	r9, r1
 80068b8:	e639      	b.n	800652e <_strtod_l+0x76>
 80068ba:	9a08      	ldr	r2, [sp, #32]
 80068bc:	f1c6 0325 	rsb	r3, r6, #37	; 0x25
 80068c0:	4293      	cmp	r3, r2
 80068c2:	db20      	blt.n	8006906 <_strtod_l+0x44e>
 80068c4:	4c5f      	ldr	r4, [pc, #380]	; (8006a44 <_strtod_l+0x58c>)
 80068c6:	f1c6 060f 	rsb	r6, r6, #15
 80068ca:	eb04 01c6 	add.w	r1, r4, r6, lsl #3
 80068ce:	4642      	mov	r2, r8
 80068d0:	464b      	mov	r3, r9
 80068d2:	e9d1 0100 	ldrd	r0, r1, [r1]
 80068d6:	f7f9 fe97 	bl	8000608 <__aeabi_dmul>
 80068da:	9b08      	ldr	r3, [sp, #32]
 80068dc:	1b9e      	subs	r6, r3, r6
 80068de:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
 80068e2:	e9d4 2300 	ldrd	r2, r3, [r4]
 80068e6:	e7e3      	b.n	80068b0 <_strtod_l+0x3f8>
 80068e8:	9b08      	ldr	r3, [sp, #32]
 80068ea:	3316      	adds	r3, #22
 80068ec:	db0b      	blt.n	8006906 <_strtod_l+0x44e>
 80068ee:	9b05      	ldr	r3, [sp, #20]
 80068f0:	1bdf      	subs	r7, r3, r7
 80068f2:	4b54      	ldr	r3, [pc, #336]	; (8006a44 <_strtod_l+0x58c>)
 80068f4:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 80068f8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80068fc:	4640      	mov	r0, r8
 80068fe:	4649      	mov	r1, r9
 8006900:	f7f9 ffac 	bl	800085c <__aeabi_ddiv>
 8006904:	e7d6      	b.n	80068b4 <_strtod_l+0x3fc>
 8006906:	9b08      	ldr	r3, [sp, #32]
 8006908:	1b75      	subs	r5, r6, r5
 800690a:	441d      	add	r5, r3
 800690c:	2d00      	cmp	r5, #0
 800690e:	dd70      	ble.n	80069f2 <_strtod_l+0x53a>
 8006910:	f015 030f 	ands.w	r3, r5, #15
 8006914:	d00a      	beq.n	800692c <_strtod_l+0x474>
 8006916:	494b      	ldr	r1, [pc, #300]	; (8006a44 <_strtod_l+0x58c>)
 8006918:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800691c:	4642      	mov	r2, r8
 800691e:	464b      	mov	r3, r9
 8006920:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006924:	f7f9 fe70 	bl	8000608 <__aeabi_dmul>
 8006928:	4680      	mov	r8, r0
 800692a:	4689      	mov	r9, r1
 800692c:	f035 050f 	bics.w	r5, r5, #15
 8006930:	d04d      	beq.n	80069ce <_strtod_l+0x516>
 8006932:	f5b5 7f9a 	cmp.w	r5, #308	; 0x134
 8006936:	dd22      	ble.n	800697e <_strtod_l+0x4c6>
 8006938:	2500      	movs	r5, #0
 800693a:	46ab      	mov	fp, r5
 800693c:	9509      	str	r5, [sp, #36]	; 0x24
 800693e:	9505      	str	r5, [sp, #20]
 8006940:	2322      	movs	r3, #34	; 0x22
 8006942:	f8df 9108 	ldr.w	r9, [pc, #264]	; 8006a4c <_strtod_l+0x594>
 8006946:	6023      	str	r3, [r4, #0]
 8006948:	f04f 0800 	mov.w	r8, #0
 800694c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800694e:	2b00      	cmp	r3, #0
 8006950:	f43f aded 	beq.w	800652e <_strtod_l+0x76>
 8006954:	9916      	ldr	r1, [sp, #88]	; 0x58
 8006956:	4620      	mov	r0, r4
 8006958:	f7ff f924 	bl	8005ba4 <_Bfree>
 800695c:	9905      	ldr	r1, [sp, #20]
 800695e:	4620      	mov	r0, r4
 8006960:	f7ff f920 	bl	8005ba4 <_Bfree>
 8006964:	4659      	mov	r1, fp
 8006966:	4620      	mov	r0, r4
 8006968:	f7ff f91c 	bl	8005ba4 <_Bfree>
 800696c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800696e:	4620      	mov	r0, r4
 8006970:	f7ff f918 	bl	8005ba4 <_Bfree>
 8006974:	4629      	mov	r1, r5
 8006976:	4620      	mov	r0, r4
 8006978:	f7ff f914 	bl	8005ba4 <_Bfree>
 800697c:	e5d7      	b.n	800652e <_strtod_l+0x76>
 800697e:	4b32      	ldr	r3, [pc, #200]	; (8006a48 <_strtod_l+0x590>)
 8006980:	9304      	str	r3, [sp, #16]
 8006982:	2300      	movs	r3, #0
 8006984:	112d      	asrs	r5, r5, #4
 8006986:	4640      	mov	r0, r8
 8006988:	4649      	mov	r1, r9
 800698a:	469a      	mov	sl, r3
 800698c:	2d01      	cmp	r5, #1
 800698e:	dc21      	bgt.n	80069d4 <_strtod_l+0x51c>
 8006990:	b10b      	cbz	r3, 8006996 <_strtod_l+0x4de>
 8006992:	4680      	mov	r8, r0
 8006994:	4689      	mov	r9, r1
 8006996:	492c      	ldr	r1, [pc, #176]	; (8006a48 <_strtod_l+0x590>)
 8006998:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 800699c:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 80069a0:	4642      	mov	r2, r8
 80069a2:	464b      	mov	r3, r9
 80069a4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80069a8:	f7f9 fe2e 	bl	8000608 <__aeabi_dmul>
 80069ac:	4b27      	ldr	r3, [pc, #156]	; (8006a4c <_strtod_l+0x594>)
 80069ae:	460a      	mov	r2, r1
 80069b0:	400b      	ands	r3, r1
 80069b2:	4927      	ldr	r1, [pc, #156]	; (8006a50 <_strtod_l+0x598>)
 80069b4:	428b      	cmp	r3, r1
 80069b6:	4680      	mov	r8, r0
 80069b8:	d8be      	bhi.n	8006938 <_strtod_l+0x480>
 80069ba:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 80069be:	428b      	cmp	r3, r1
 80069c0:	bf86      	itte	hi
 80069c2:	f8df 9090 	ldrhi.w	r9, [pc, #144]	; 8006a54 <_strtod_l+0x59c>
 80069c6:	f04f 38ff 	movhi.w	r8, #4294967295
 80069ca:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 80069ce:	2300      	movs	r3, #0
 80069d0:	9304      	str	r3, [sp, #16]
 80069d2:	e07b      	b.n	8006acc <_strtod_l+0x614>
 80069d4:	07ea      	lsls	r2, r5, #31
 80069d6:	d505      	bpl.n	80069e4 <_strtod_l+0x52c>
 80069d8:	9b04      	ldr	r3, [sp, #16]
 80069da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069de:	f7f9 fe13 	bl	8000608 <__aeabi_dmul>
 80069e2:	2301      	movs	r3, #1
 80069e4:	9a04      	ldr	r2, [sp, #16]
 80069e6:	3208      	adds	r2, #8
 80069e8:	f10a 0a01 	add.w	sl, sl, #1
 80069ec:	106d      	asrs	r5, r5, #1
 80069ee:	9204      	str	r2, [sp, #16]
 80069f0:	e7cc      	b.n	800698c <_strtod_l+0x4d4>
 80069f2:	d0ec      	beq.n	80069ce <_strtod_l+0x516>
 80069f4:	426d      	negs	r5, r5
 80069f6:	f015 020f 	ands.w	r2, r5, #15
 80069fa:	d00a      	beq.n	8006a12 <_strtod_l+0x55a>
 80069fc:	4b11      	ldr	r3, [pc, #68]	; (8006a44 <_strtod_l+0x58c>)
 80069fe:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006a02:	4640      	mov	r0, r8
 8006a04:	4649      	mov	r1, r9
 8006a06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a0a:	f7f9 ff27 	bl	800085c <__aeabi_ddiv>
 8006a0e:	4680      	mov	r8, r0
 8006a10:	4689      	mov	r9, r1
 8006a12:	112d      	asrs	r5, r5, #4
 8006a14:	d0db      	beq.n	80069ce <_strtod_l+0x516>
 8006a16:	2d1f      	cmp	r5, #31
 8006a18:	dd1e      	ble.n	8006a58 <_strtod_l+0x5a0>
 8006a1a:	2500      	movs	r5, #0
 8006a1c:	46ab      	mov	fp, r5
 8006a1e:	9509      	str	r5, [sp, #36]	; 0x24
 8006a20:	9505      	str	r5, [sp, #20]
 8006a22:	2322      	movs	r3, #34	; 0x22
 8006a24:	f04f 0800 	mov.w	r8, #0
 8006a28:	f04f 0900 	mov.w	r9, #0
 8006a2c:	6023      	str	r3, [r4, #0]
 8006a2e:	e78d      	b.n	800694c <_strtod_l+0x494>
 8006a30:	080083ed 	.word	0x080083ed
 8006a34:	08008614 	.word	0x08008614
 8006a38:	080083e5 	.word	0x080083e5
 8006a3c:	0800841c 	.word	0x0800841c
 8006a40:	080087a5 	.word	0x080087a5
 8006a44:	08008528 	.word	0x08008528
 8006a48:	08008500 	.word	0x08008500
 8006a4c:	7ff00000 	.word	0x7ff00000
 8006a50:	7ca00000 	.word	0x7ca00000
 8006a54:	7fefffff 	.word	0x7fefffff
 8006a58:	f015 0310 	ands.w	r3, r5, #16
 8006a5c:	bf18      	it	ne
 8006a5e:	236a      	movne	r3, #106	; 0x6a
 8006a60:	f8df a3a0 	ldr.w	sl, [pc, #928]	; 8006e04 <_strtod_l+0x94c>
 8006a64:	9304      	str	r3, [sp, #16]
 8006a66:	4640      	mov	r0, r8
 8006a68:	4649      	mov	r1, r9
 8006a6a:	2300      	movs	r3, #0
 8006a6c:	07ea      	lsls	r2, r5, #31
 8006a6e:	d504      	bpl.n	8006a7a <_strtod_l+0x5c2>
 8006a70:	e9da 2300 	ldrd	r2, r3, [sl]
 8006a74:	f7f9 fdc8 	bl	8000608 <__aeabi_dmul>
 8006a78:	2301      	movs	r3, #1
 8006a7a:	106d      	asrs	r5, r5, #1
 8006a7c:	f10a 0a08 	add.w	sl, sl, #8
 8006a80:	d1f4      	bne.n	8006a6c <_strtod_l+0x5b4>
 8006a82:	b10b      	cbz	r3, 8006a88 <_strtod_l+0x5d0>
 8006a84:	4680      	mov	r8, r0
 8006a86:	4689      	mov	r9, r1
 8006a88:	9b04      	ldr	r3, [sp, #16]
 8006a8a:	b1bb      	cbz	r3, 8006abc <_strtod_l+0x604>
 8006a8c:	f3c9 520a 	ubfx	r2, r9, #20, #11
 8006a90:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8006a94:	2b00      	cmp	r3, #0
 8006a96:	4649      	mov	r1, r9
 8006a98:	dd10      	ble.n	8006abc <_strtod_l+0x604>
 8006a9a:	2b1f      	cmp	r3, #31
 8006a9c:	f340 811e 	ble.w	8006cdc <_strtod_l+0x824>
 8006aa0:	2b34      	cmp	r3, #52	; 0x34
 8006aa2:	bfde      	ittt	le
 8006aa4:	f04f 33ff 	movle.w	r3, #4294967295
 8006aa8:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8006aac:	4093      	lslle	r3, r2
 8006aae:	f04f 0800 	mov.w	r8, #0
 8006ab2:	bfcc      	ite	gt
 8006ab4:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 8006ab8:	ea03 0901 	andle.w	r9, r3, r1
 8006abc:	2200      	movs	r2, #0
 8006abe:	2300      	movs	r3, #0
 8006ac0:	4640      	mov	r0, r8
 8006ac2:	4649      	mov	r1, r9
 8006ac4:	f7fa f808 	bl	8000ad8 <__aeabi_dcmpeq>
 8006ac8:	2800      	cmp	r0, #0
 8006aca:	d1a6      	bne.n	8006a1a <_strtod_l+0x562>
 8006acc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006ace:	9300      	str	r3, [sp, #0]
 8006ad0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006ad2:	4633      	mov	r3, r6
 8006ad4:	465a      	mov	r2, fp
 8006ad6:	4620      	mov	r0, r4
 8006ad8:	f7ff f8cc 	bl	8005c74 <__s2b>
 8006adc:	9009      	str	r0, [sp, #36]	; 0x24
 8006ade:	2800      	cmp	r0, #0
 8006ae0:	f43f af2a 	beq.w	8006938 <_strtod_l+0x480>
 8006ae4:	9a08      	ldr	r2, [sp, #32]
 8006ae6:	9b05      	ldr	r3, [sp, #20]
 8006ae8:	2a00      	cmp	r2, #0
 8006aea:	eba3 0307 	sub.w	r3, r3, r7
 8006aee:	bfa8      	it	ge
 8006af0:	2300      	movge	r3, #0
 8006af2:	930c      	str	r3, [sp, #48]	; 0x30
 8006af4:	2500      	movs	r5, #0
 8006af6:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8006afa:	9312      	str	r3, [sp, #72]	; 0x48
 8006afc:	46ab      	mov	fp, r5
 8006afe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006b00:	4620      	mov	r0, r4
 8006b02:	6859      	ldr	r1, [r3, #4]
 8006b04:	f7ff f80e 	bl	8005b24 <_Balloc>
 8006b08:	9005      	str	r0, [sp, #20]
 8006b0a:	2800      	cmp	r0, #0
 8006b0c:	f43f af18 	beq.w	8006940 <_strtod_l+0x488>
 8006b10:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006b12:	691a      	ldr	r2, [r3, #16]
 8006b14:	3202      	adds	r2, #2
 8006b16:	f103 010c 	add.w	r1, r3, #12
 8006b1a:	0092      	lsls	r2, r2, #2
 8006b1c:	300c      	adds	r0, #12
 8006b1e:	f000 fd87 	bl	8007630 <memcpy>
 8006b22:	ec49 8b10 	vmov	d0, r8, r9
 8006b26:	aa18      	add	r2, sp, #96	; 0x60
 8006b28:	a917      	add	r1, sp, #92	; 0x5c
 8006b2a:	4620      	mov	r0, r4
 8006b2c:	f7ff fbd6 	bl	80062dc <__d2b>
 8006b30:	ec49 8b18 	vmov	d8, r8, r9
 8006b34:	9016      	str	r0, [sp, #88]	; 0x58
 8006b36:	2800      	cmp	r0, #0
 8006b38:	f43f af02 	beq.w	8006940 <_strtod_l+0x488>
 8006b3c:	2101      	movs	r1, #1
 8006b3e:	4620      	mov	r0, r4
 8006b40:	f7ff f930 	bl	8005da4 <__i2b>
 8006b44:	4683      	mov	fp, r0
 8006b46:	2800      	cmp	r0, #0
 8006b48:	f43f aefa 	beq.w	8006940 <_strtod_l+0x488>
 8006b4c:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 8006b4e:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8006b50:	2e00      	cmp	r6, #0
 8006b52:	bfab      	itete	ge
 8006b54:	9b0c      	ldrge	r3, [sp, #48]	; 0x30
 8006b56:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
 8006b58:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 8006b5a:	f8dd a030 	ldrlt.w	sl, [sp, #48]	; 0x30
 8006b5e:	bfac      	ite	ge
 8006b60:	eb06 0a03 	addge.w	sl, r6, r3
 8006b64:	1b9f      	sublt	r7, r3, r6
 8006b66:	9b04      	ldr	r3, [sp, #16]
 8006b68:	1af6      	subs	r6, r6, r3
 8006b6a:	4416      	add	r6, r2
 8006b6c:	4ba0      	ldr	r3, [pc, #640]	; (8006df0 <_strtod_l+0x938>)
 8006b6e:	3e01      	subs	r6, #1
 8006b70:	429e      	cmp	r6, r3
 8006b72:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8006b76:	f280 80c4 	bge.w	8006d02 <_strtod_l+0x84a>
 8006b7a:	1b9b      	subs	r3, r3, r6
 8006b7c:	2b1f      	cmp	r3, #31
 8006b7e:	eba2 0203 	sub.w	r2, r2, r3
 8006b82:	f04f 0101 	mov.w	r1, #1
 8006b86:	f300 80b0 	bgt.w	8006cea <_strtod_l+0x832>
 8006b8a:	fa01 f303 	lsl.w	r3, r1, r3
 8006b8e:	930e      	str	r3, [sp, #56]	; 0x38
 8006b90:	2300      	movs	r3, #0
 8006b92:	930d      	str	r3, [sp, #52]	; 0x34
 8006b94:	eb0a 0602 	add.w	r6, sl, r2
 8006b98:	9b04      	ldr	r3, [sp, #16]
 8006b9a:	45b2      	cmp	sl, r6
 8006b9c:	4417      	add	r7, r2
 8006b9e:	441f      	add	r7, r3
 8006ba0:	4653      	mov	r3, sl
 8006ba2:	bfa8      	it	ge
 8006ba4:	4633      	movge	r3, r6
 8006ba6:	42bb      	cmp	r3, r7
 8006ba8:	bfa8      	it	ge
 8006baa:	463b      	movge	r3, r7
 8006bac:	2b00      	cmp	r3, #0
 8006bae:	bfc2      	ittt	gt
 8006bb0:	1af6      	subgt	r6, r6, r3
 8006bb2:	1aff      	subgt	r7, r7, r3
 8006bb4:	ebaa 0a03 	subgt.w	sl, sl, r3
 8006bb8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	dd17      	ble.n	8006bee <_strtod_l+0x736>
 8006bbe:	4659      	mov	r1, fp
 8006bc0:	461a      	mov	r2, r3
 8006bc2:	4620      	mov	r0, r4
 8006bc4:	f7ff f9ae 	bl	8005f24 <__pow5mult>
 8006bc8:	4683      	mov	fp, r0
 8006bca:	2800      	cmp	r0, #0
 8006bcc:	f43f aeb8 	beq.w	8006940 <_strtod_l+0x488>
 8006bd0:	4601      	mov	r1, r0
 8006bd2:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8006bd4:	4620      	mov	r0, r4
 8006bd6:	f7ff f8fb 	bl	8005dd0 <__multiply>
 8006bda:	900b      	str	r0, [sp, #44]	; 0x2c
 8006bdc:	2800      	cmp	r0, #0
 8006bde:	f43f aeaf 	beq.w	8006940 <_strtod_l+0x488>
 8006be2:	9916      	ldr	r1, [sp, #88]	; 0x58
 8006be4:	4620      	mov	r0, r4
 8006be6:	f7fe ffdd 	bl	8005ba4 <_Bfree>
 8006bea:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006bec:	9316      	str	r3, [sp, #88]	; 0x58
 8006bee:	2e00      	cmp	r6, #0
 8006bf0:	f300 808c 	bgt.w	8006d0c <_strtod_l+0x854>
 8006bf4:	9b08      	ldr	r3, [sp, #32]
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	dd08      	ble.n	8006c0c <_strtod_l+0x754>
 8006bfa:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006bfc:	9905      	ldr	r1, [sp, #20]
 8006bfe:	4620      	mov	r0, r4
 8006c00:	f7ff f990 	bl	8005f24 <__pow5mult>
 8006c04:	9005      	str	r0, [sp, #20]
 8006c06:	2800      	cmp	r0, #0
 8006c08:	f43f ae9a 	beq.w	8006940 <_strtod_l+0x488>
 8006c0c:	2f00      	cmp	r7, #0
 8006c0e:	dd08      	ble.n	8006c22 <_strtod_l+0x76a>
 8006c10:	9905      	ldr	r1, [sp, #20]
 8006c12:	463a      	mov	r2, r7
 8006c14:	4620      	mov	r0, r4
 8006c16:	f7ff f9df 	bl	8005fd8 <__lshift>
 8006c1a:	9005      	str	r0, [sp, #20]
 8006c1c:	2800      	cmp	r0, #0
 8006c1e:	f43f ae8f 	beq.w	8006940 <_strtod_l+0x488>
 8006c22:	f1ba 0f00 	cmp.w	sl, #0
 8006c26:	dd08      	ble.n	8006c3a <_strtod_l+0x782>
 8006c28:	4659      	mov	r1, fp
 8006c2a:	4652      	mov	r2, sl
 8006c2c:	4620      	mov	r0, r4
 8006c2e:	f7ff f9d3 	bl	8005fd8 <__lshift>
 8006c32:	4683      	mov	fp, r0
 8006c34:	2800      	cmp	r0, #0
 8006c36:	f43f ae83 	beq.w	8006940 <_strtod_l+0x488>
 8006c3a:	9a05      	ldr	r2, [sp, #20]
 8006c3c:	9916      	ldr	r1, [sp, #88]	; 0x58
 8006c3e:	4620      	mov	r0, r4
 8006c40:	f7ff fa52 	bl	80060e8 <__mdiff>
 8006c44:	4605      	mov	r5, r0
 8006c46:	2800      	cmp	r0, #0
 8006c48:	f43f ae7a 	beq.w	8006940 <_strtod_l+0x488>
 8006c4c:	68c3      	ldr	r3, [r0, #12]
 8006c4e:	930b      	str	r3, [sp, #44]	; 0x2c
 8006c50:	2300      	movs	r3, #0
 8006c52:	60c3      	str	r3, [r0, #12]
 8006c54:	4659      	mov	r1, fp
 8006c56:	f7ff fa2b 	bl	80060b0 <__mcmp>
 8006c5a:	2800      	cmp	r0, #0
 8006c5c:	da60      	bge.n	8006d20 <_strtod_l+0x868>
 8006c5e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006c60:	ea53 0308 	orrs.w	r3, r3, r8
 8006c64:	f040 8084 	bne.w	8006d70 <_strtod_l+0x8b8>
 8006c68:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006c6c:	2b00      	cmp	r3, #0
 8006c6e:	d17f      	bne.n	8006d70 <_strtod_l+0x8b8>
 8006c70:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006c74:	0d1b      	lsrs	r3, r3, #20
 8006c76:	051b      	lsls	r3, r3, #20
 8006c78:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8006c7c:	d978      	bls.n	8006d70 <_strtod_l+0x8b8>
 8006c7e:	696b      	ldr	r3, [r5, #20]
 8006c80:	b913      	cbnz	r3, 8006c88 <_strtod_l+0x7d0>
 8006c82:	692b      	ldr	r3, [r5, #16]
 8006c84:	2b01      	cmp	r3, #1
 8006c86:	dd73      	ble.n	8006d70 <_strtod_l+0x8b8>
 8006c88:	4629      	mov	r1, r5
 8006c8a:	2201      	movs	r2, #1
 8006c8c:	4620      	mov	r0, r4
 8006c8e:	f7ff f9a3 	bl	8005fd8 <__lshift>
 8006c92:	4659      	mov	r1, fp
 8006c94:	4605      	mov	r5, r0
 8006c96:	f7ff fa0b 	bl	80060b0 <__mcmp>
 8006c9a:	2800      	cmp	r0, #0
 8006c9c:	dd68      	ble.n	8006d70 <_strtod_l+0x8b8>
 8006c9e:	9904      	ldr	r1, [sp, #16]
 8006ca0:	4a54      	ldr	r2, [pc, #336]	; (8006df4 <_strtod_l+0x93c>)
 8006ca2:	464b      	mov	r3, r9
 8006ca4:	2900      	cmp	r1, #0
 8006ca6:	f000 8084 	beq.w	8006db2 <_strtod_l+0x8fa>
 8006caa:	ea02 0109 	and.w	r1, r2, r9
 8006cae:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8006cb2:	dc7e      	bgt.n	8006db2 <_strtod_l+0x8fa>
 8006cb4:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8006cb8:	f77f aeb3 	ble.w	8006a22 <_strtod_l+0x56a>
 8006cbc:	4b4e      	ldr	r3, [pc, #312]	; (8006df8 <_strtod_l+0x940>)
 8006cbe:	4640      	mov	r0, r8
 8006cc0:	4649      	mov	r1, r9
 8006cc2:	2200      	movs	r2, #0
 8006cc4:	f7f9 fca0 	bl	8000608 <__aeabi_dmul>
 8006cc8:	4b4a      	ldr	r3, [pc, #296]	; (8006df4 <_strtod_l+0x93c>)
 8006cca:	400b      	ands	r3, r1
 8006ccc:	4680      	mov	r8, r0
 8006cce:	4689      	mov	r9, r1
 8006cd0:	2b00      	cmp	r3, #0
 8006cd2:	f47f ae3f 	bne.w	8006954 <_strtod_l+0x49c>
 8006cd6:	2322      	movs	r3, #34	; 0x22
 8006cd8:	6023      	str	r3, [r4, #0]
 8006cda:	e63b      	b.n	8006954 <_strtod_l+0x49c>
 8006cdc:	f04f 32ff 	mov.w	r2, #4294967295
 8006ce0:	fa02 f303 	lsl.w	r3, r2, r3
 8006ce4:	ea03 0808 	and.w	r8, r3, r8
 8006ce8:	e6e8      	b.n	8006abc <_strtod_l+0x604>
 8006cea:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 8006cee:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 8006cf2:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 8006cf6:	36e2      	adds	r6, #226	; 0xe2
 8006cf8:	fa01 f306 	lsl.w	r3, r1, r6
 8006cfc:	e9cd 310d 	strd	r3, r1, [sp, #52]	; 0x34
 8006d00:	e748      	b.n	8006b94 <_strtod_l+0x6dc>
 8006d02:	2100      	movs	r1, #0
 8006d04:	2301      	movs	r3, #1
 8006d06:	e9cd 130d 	strd	r1, r3, [sp, #52]	; 0x34
 8006d0a:	e743      	b.n	8006b94 <_strtod_l+0x6dc>
 8006d0c:	9916      	ldr	r1, [sp, #88]	; 0x58
 8006d0e:	4632      	mov	r2, r6
 8006d10:	4620      	mov	r0, r4
 8006d12:	f7ff f961 	bl	8005fd8 <__lshift>
 8006d16:	9016      	str	r0, [sp, #88]	; 0x58
 8006d18:	2800      	cmp	r0, #0
 8006d1a:	f47f af6b 	bne.w	8006bf4 <_strtod_l+0x73c>
 8006d1e:	e60f      	b.n	8006940 <_strtod_l+0x488>
 8006d20:	46ca      	mov	sl, r9
 8006d22:	d171      	bne.n	8006e08 <_strtod_l+0x950>
 8006d24:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006d26:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006d2a:	b352      	cbz	r2, 8006d82 <_strtod_l+0x8ca>
 8006d2c:	4a33      	ldr	r2, [pc, #204]	; (8006dfc <_strtod_l+0x944>)
 8006d2e:	4293      	cmp	r3, r2
 8006d30:	d12a      	bne.n	8006d88 <_strtod_l+0x8d0>
 8006d32:	9b04      	ldr	r3, [sp, #16]
 8006d34:	4641      	mov	r1, r8
 8006d36:	b1fb      	cbz	r3, 8006d78 <_strtod_l+0x8c0>
 8006d38:	4b2e      	ldr	r3, [pc, #184]	; (8006df4 <_strtod_l+0x93c>)
 8006d3a:	ea09 0303 	and.w	r3, r9, r3
 8006d3e:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8006d42:	f04f 32ff 	mov.w	r2, #4294967295
 8006d46:	d81a      	bhi.n	8006d7e <_strtod_l+0x8c6>
 8006d48:	0d1b      	lsrs	r3, r3, #20
 8006d4a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8006d4e:	fa02 f303 	lsl.w	r3, r2, r3
 8006d52:	4299      	cmp	r1, r3
 8006d54:	d118      	bne.n	8006d88 <_strtod_l+0x8d0>
 8006d56:	4b2a      	ldr	r3, [pc, #168]	; (8006e00 <_strtod_l+0x948>)
 8006d58:	459a      	cmp	sl, r3
 8006d5a:	d102      	bne.n	8006d62 <_strtod_l+0x8aa>
 8006d5c:	3101      	adds	r1, #1
 8006d5e:	f43f adef 	beq.w	8006940 <_strtod_l+0x488>
 8006d62:	4b24      	ldr	r3, [pc, #144]	; (8006df4 <_strtod_l+0x93c>)
 8006d64:	ea0a 0303 	and.w	r3, sl, r3
 8006d68:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 8006d6c:	f04f 0800 	mov.w	r8, #0
 8006d70:	9b04      	ldr	r3, [sp, #16]
 8006d72:	2b00      	cmp	r3, #0
 8006d74:	d1a2      	bne.n	8006cbc <_strtod_l+0x804>
 8006d76:	e5ed      	b.n	8006954 <_strtod_l+0x49c>
 8006d78:	f04f 33ff 	mov.w	r3, #4294967295
 8006d7c:	e7e9      	b.n	8006d52 <_strtod_l+0x89a>
 8006d7e:	4613      	mov	r3, r2
 8006d80:	e7e7      	b.n	8006d52 <_strtod_l+0x89a>
 8006d82:	ea53 0308 	orrs.w	r3, r3, r8
 8006d86:	d08a      	beq.n	8006c9e <_strtod_l+0x7e6>
 8006d88:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006d8a:	b1e3      	cbz	r3, 8006dc6 <_strtod_l+0x90e>
 8006d8c:	ea13 0f0a 	tst.w	r3, sl
 8006d90:	d0ee      	beq.n	8006d70 <_strtod_l+0x8b8>
 8006d92:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006d94:	9a04      	ldr	r2, [sp, #16]
 8006d96:	4640      	mov	r0, r8
 8006d98:	4649      	mov	r1, r9
 8006d9a:	b1c3      	cbz	r3, 8006dce <_strtod_l+0x916>
 8006d9c:	f7ff fb6f 	bl	800647e <sulp>
 8006da0:	4602      	mov	r2, r0
 8006da2:	460b      	mov	r3, r1
 8006da4:	ec51 0b18 	vmov	r0, r1, d8
 8006da8:	f7f9 fa78 	bl	800029c <__adddf3>
 8006dac:	4680      	mov	r8, r0
 8006dae:	4689      	mov	r9, r1
 8006db0:	e7de      	b.n	8006d70 <_strtod_l+0x8b8>
 8006db2:	4013      	ands	r3, r2
 8006db4:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8006db8:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 8006dbc:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 8006dc0:	f04f 38ff 	mov.w	r8, #4294967295
 8006dc4:	e7d4      	b.n	8006d70 <_strtod_l+0x8b8>
 8006dc6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006dc8:	ea13 0f08 	tst.w	r3, r8
 8006dcc:	e7e0      	b.n	8006d90 <_strtod_l+0x8d8>
 8006dce:	f7ff fb56 	bl	800647e <sulp>
 8006dd2:	4602      	mov	r2, r0
 8006dd4:	460b      	mov	r3, r1
 8006dd6:	ec51 0b18 	vmov	r0, r1, d8
 8006dda:	f7f9 fa5d 	bl	8000298 <__aeabi_dsub>
 8006dde:	2200      	movs	r2, #0
 8006de0:	2300      	movs	r3, #0
 8006de2:	4680      	mov	r8, r0
 8006de4:	4689      	mov	r9, r1
 8006de6:	f7f9 fe77 	bl	8000ad8 <__aeabi_dcmpeq>
 8006dea:	2800      	cmp	r0, #0
 8006dec:	d0c0      	beq.n	8006d70 <_strtod_l+0x8b8>
 8006dee:	e618      	b.n	8006a22 <_strtod_l+0x56a>
 8006df0:	fffffc02 	.word	0xfffffc02
 8006df4:	7ff00000 	.word	0x7ff00000
 8006df8:	39500000 	.word	0x39500000
 8006dfc:	000fffff 	.word	0x000fffff
 8006e00:	7fefffff 	.word	0x7fefffff
 8006e04:	08008628 	.word	0x08008628
 8006e08:	4659      	mov	r1, fp
 8006e0a:	4628      	mov	r0, r5
 8006e0c:	f7ff fac0 	bl	8006390 <__ratio>
 8006e10:	ec57 6b10 	vmov	r6, r7, d0
 8006e14:	ee10 0a10 	vmov	r0, s0
 8006e18:	2200      	movs	r2, #0
 8006e1a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8006e1e:	4639      	mov	r1, r7
 8006e20:	f7f9 fe6e 	bl	8000b00 <__aeabi_dcmple>
 8006e24:	2800      	cmp	r0, #0
 8006e26:	d071      	beq.n	8006f0c <_strtod_l+0xa54>
 8006e28:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006e2a:	2b00      	cmp	r3, #0
 8006e2c:	d17c      	bne.n	8006f28 <_strtod_l+0xa70>
 8006e2e:	f1b8 0f00 	cmp.w	r8, #0
 8006e32:	d15a      	bne.n	8006eea <_strtod_l+0xa32>
 8006e34:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006e38:	2b00      	cmp	r3, #0
 8006e3a:	d15d      	bne.n	8006ef8 <_strtod_l+0xa40>
 8006e3c:	4b90      	ldr	r3, [pc, #576]	; (8007080 <_strtod_l+0xbc8>)
 8006e3e:	2200      	movs	r2, #0
 8006e40:	4630      	mov	r0, r6
 8006e42:	4639      	mov	r1, r7
 8006e44:	f7f9 fe52 	bl	8000aec <__aeabi_dcmplt>
 8006e48:	2800      	cmp	r0, #0
 8006e4a:	d15c      	bne.n	8006f06 <_strtod_l+0xa4e>
 8006e4c:	4630      	mov	r0, r6
 8006e4e:	4639      	mov	r1, r7
 8006e50:	4b8c      	ldr	r3, [pc, #560]	; (8007084 <_strtod_l+0xbcc>)
 8006e52:	2200      	movs	r2, #0
 8006e54:	f7f9 fbd8 	bl	8000608 <__aeabi_dmul>
 8006e58:	4606      	mov	r6, r0
 8006e5a:	460f      	mov	r7, r1
 8006e5c:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 8006e60:	9606      	str	r6, [sp, #24]
 8006e62:	9307      	str	r3, [sp, #28]
 8006e64:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006e68:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 8006e6c:	4b86      	ldr	r3, [pc, #536]	; (8007088 <_strtod_l+0xbd0>)
 8006e6e:	ea0a 0303 	and.w	r3, sl, r3
 8006e72:	930d      	str	r3, [sp, #52]	; 0x34
 8006e74:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006e76:	4b85      	ldr	r3, [pc, #532]	; (800708c <_strtod_l+0xbd4>)
 8006e78:	429a      	cmp	r2, r3
 8006e7a:	f040 8090 	bne.w	8006f9e <_strtod_l+0xae6>
 8006e7e:	f1aa 7954 	sub.w	r9, sl, #55574528	; 0x3500000
 8006e82:	ec49 8b10 	vmov	d0, r8, r9
 8006e86:	f7ff f9b9 	bl	80061fc <__ulp>
 8006e8a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006e8e:	ec51 0b10 	vmov	r0, r1, d0
 8006e92:	f7f9 fbb9 	bl	8000608 <__aeabi_dmul>
 8006e96:	4642      	mov	r2, r8
 8006e98:	464b      	mov	r3, r9
 8006e9a:	f7f9 f9ff 	bl	800029c <__adddf3>
 8006e9e:	460b      	mov	r3, r1
 8006ea0:	4979      	ldr	r1, [pc, #484]	; (8007088 <_strtod_l+0xbd0>)
 8006ea2:	4a7b      	ldr	r2, [pc, #492]	; (8007090 <_strtod_l+0xbd8>)
 8006ea4:	4019      	ands	r1, r3
 8006ea6:	4291      	cmp	r1, r2
 8006ea8:	4680      	mov	r8, r0
 8006eaa:	d944      	bls.n	8006f36 <_strtod_l+0xa7e>
 8006eac:	ee18 2a90 	vmov	r2, s17
 8006eb0:	4b78      	ldr	r3, [pc, #480]	; (8007094 <_strtod_l+0xbdc>)
 8006eb2:	429a      	cmp	r2, r3
 8006eb4:	d104      	bne.n	8006ec0 <_strtod_l+0xa08>
 8006eb6:	ee18 3a10 	vmov	r3, s16
 8006eba:	3301      	adds	r3, #1
 8006ebc:	f43f ad40 	beq.w	8006940 <_strtod_l+0x488>
 8006ec0:	f8df 91d0 	ldr.w	r9, [pc, #464]	; 8007094 <_strtod_l+0xbdc>
 8006ec4:	f04f 38ff 	mov.w	r8, #4294967295
 8006ec8:	9916      	ldr	r1, [sp, #88]	; 0x58
 8006eca:	4620      	mov	r0, r4
 8006ecc:	f7fe fe6a 	bl	8005ba4 <_Bfree>
 8006ed0:	9905      	ldr	r1, [sp, #20]
 8006ed2:	4620      	mov	r0, r4
 8006ed4:	f7fe fe66 	bl	8005ba4 <_Bfree>
 8006ed8:	4659      	mov	r1, fp
 8006eda:	4620      	mov	r0, r4
 8006edc:	f7fe fe62 	bl	8005ba4 <_Bfree>
 8006ee0:	4629      	mov	r1, r5
 8006ee2:	4620      	mov	r0, r4
 8006ee4:	f7fe fe5e 	bl	8005ba4 <_Bfree>
 8006ee8:	e609      	b.n	8006afe <_strtod_l+0x646>
 8006eea:	f1b8 0f01 	cmp.w	r8, #1
 8006eee:	d103      	bne.n	8006ef8 <_strtod_l+0xa40>
 8006ef0:	f1b9 0f00 	cmp.w	r9, #0
 8006ef4:	f43f ad95 	beq.w	8006a22 <_strtod_l+0x56a>
 8006ef8:	ed9f 7b55 	vldr	d7, [pc, #340]	; 8007050 <_strtod_l+0xb98>
 8006efc:	4f60      	ldr	r7, [pc, #384]	; (8007080 <_strtod_l+0xbc8>)
 8006efe:	ed8d 7b06 	vstr	d7, [sp, #24]
 8006f02:	2600      	movs	r6, #0
 8006f04:	e7ae      	b.n	8006e64 <_strtod_l+0x9ac>
 8006f06:	4f5f      	ldr	r7, [pc, #380]	; (8007084 <_strtod_l+0xbcc>)
 8006f08:	2600      	movs	r6, #0
 8006f0a:	e7a7      	b.n	8006e5c <_strtod_l+0x9a4>
 8006f0c:	4b5d      	ldr	r3, [pc, #372]	; (8007084 <_strtod_l+0xbcc>)
 8006f0e:	4630      	mov	r0, r6
 8006f10:	4639      	mov	r1, r7
 8006f12:	2200      	movs	r2, #0
 8006f14:	f7f9 fb78 	bl	8000608 <__aeabi_dmul>
 8006f18:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006f1a:	4606      	mov	r6, r0
 8006f1c:	460f      	mov	r7, r1
 8006f1e:	2b00      	cmp	r3, #0
 8006f20:	d09c      	beq.n	8006e5c <_strtod_l+0x9a4>
 8006f22:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8006f26:	e79d      	b.n	8006e64 <_strtod_l+0x9ac>
 8006f28:	ed9f 7b4b 	vldr	d7, [pc, #300]	; 8007058 <_strtod_l+0xba0>
 8006f2c:	ed8d 7b06 	vstr	d7, [sp, #24]
 8006f30:	ec57 6b17 	vmov	r6, r7, d7
 8006f34:	e796      	b.n	8006e64 <_strtod_l+0x9ac>
 8006f36:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 8006f3a:	9b04      	ldr	r3, [sp, #16]
 8006f3c:	46ca      	mov	sl, r9
 8006f3e:	2b00      	cmp	r3, #0
 8006f40:	d1c2      	bne.n	8006ec8 <_strtod_l+0xa10>
 8006f42:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006f46:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006f48:	0d1b      	lsrs	r3, r3, #20
 8006f4a:	051b      	lsls	r3, r3, #20
 8006f4c:	429a      	cmp	r2, r3
 8006f4e:	d1bb      	bne.n	8006ec8 <_strtod_l+0xa10>
 8006f50:	4630      	mov	r0, r6
 8006f52:	4639      	mov	r1, r7
 8006f54:	f7f9 feb8 	bl	8000cc8 <__aeabi_d2lz>
 8006f58:	f7f9 fb28 	bl	80005ac <__aeabi_l2d>
 8006f5c:	4602      	mov	r2, r0
 8006f5e:	460b      	mov	r3, r1
 8006f60:	4630      	mov	r0, r6
 8006f62:	4639      	mov	r1, r7
 8006f64:	f7f9 f998 	bl	8000298 <__aeabi_dsub>
 8006f68:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006f6a:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006f6e:	ea43 0308 	orr.w	r3, r3, r8
 8006f72:	4313      	orrs	r3, r2
 8006f74:	4606      	mov	r6, r0
 8006f76:	460f      	mov	r7, r1
 8006f78:	d054      	beq.n	8007024 <_strtod_l+0xb6c>
 8006f7a:	a339      	add	r3, pc, #228	; (adr r3, 8007060 <_strtod_l+0xba8>)
 8006f7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f80:	f7f9 fdb4 	bl	8000aec <__aeabi_dcmplt>
 8006f84:	2800      	cmp	r0, #0
 8006f86:	f47f ace5 	bne.w	8006954 <_strtod_l+0x49c>
 8006f8a:	a337      	add	r3, pc, #220	; (adr r3, 8007068 <_strtod_l+0xbb0>)
 8006f8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f90:	4630      	mov	r0, r6
 8006f92:	4639      	mov	r1, r7
 8006f94:	f7f9 fdc8 	bl	8000b28 <__aeabi_dcmpgt>
 8006f98:	2800      	cmp	r0, #0
 8006f9a:	d095      	beq.n	8006ec8 <_strtod_l+0xa10>
 8006f9c:	e4da      	b.n	8006954 <_strtod_l+0x49c>
 8006f9e:	9b04      	ldr	r3, [sp, #16]
 8006fa0:	b333      	cbz	r3, 8006ff0 <_strtod_l+0xb38>
 8006fa2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006fa4:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8006fa8:	d822      	bhi.n	8006ff0 <_strtod_l+0xb38>
 8006faa:	a331      	add	r3, pc, #196	; (adr r3, 8007070 <_strtod_l+0xbb8>)
 8006fac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fb0:	4630      	mov	r0, r6
 8006fb2:	4639      	mov	r1, r7
 8006fb4:	f7f9 fda4 	bl	8000b00 <__aeabi_dcmple>
 8006fb8:	b1a0      	cbz	r0, 8006fe4 <_strtod_l+0xb2c>
 8006fba:	4639      	mov	r1, r7
 8006fbc:	4630      	mov	r0, r6
 8006fbe:	f7f9 fdfb 	bl	8000bb8 <__aeabi_d2uiz>
 8006fc2:	2801      	cmp	r0, #1
 8006fc4:	bf38      	it	cc
 8006fc6:	2001      	movcc	r0, #1
 8006fc8:	f7f9 faa4 	bl	8000514 <__aeabi_ui2d>
 8006fcc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006fce:	4606      	mov	r6, r0
 8006fd0:	460f      	mov	r7, r1
 8006fd2:	bb23      	cbnz	r3, 800701e <_strtod_l+0xb66>
 8006fd4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006fd8:	9010      	str	r0, [sp, #64]	; 0x40
 8006fda:	9311      	str	r3, [sp, #68]	; 0x44
 8006fdc:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006fe0:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 8006fe4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006fe6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006fe8:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8006fec:	1a9b      	subs	r3, r3, r2
 8006fee:	930f      	str	r3, [sp, #60]	; 0x3c
 8006ff0:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8006ff4:	eeb0 0a48 	vmov.f32	s0, s16
 8006ff8:	eef0 0a68 	vmov.f32	s1, s17
 8006ffc:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8007000:	f7ff f8fc 	bl	80061fc <__ulp>
 8007004:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8007008:	ec53 2b10 	vmov	r2, r3, d0
 800700c:	f7f9 fafc 	bl	8000608 <__aeabi_dmul>
 8007010:	ec53 2b18 	vmov	r2, r3, d8
 8007014:	f7f9 f942 	bl	800029c <__adddf3>
 8007018:	4680      	mov	r8, r0
 800701a:	4689      	mov	r9, r1
 800701c:	e78d      	b.n	8006f3a <_strtod_l+0xa82>
 800701e:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 8007022:	e7db      	b.n	8006fdc <_strtod_l+0xb24>
 8007024:	a314      	add	r3, pc, #80	; (adr r3, 8007078 <_strtod_l+0xbc0>)
 8007026:	e9d3 2300 	ldrd	r2, r3, [r3]
 800702a:	f7f9 fd5f 	bl	8000aec <__aeabi_dcmplt>
 800702e:	e7b3      	b.n	8006f98 <_strtod_l+0xae0>
 8007030:	2300      	movs	r3, #0
 8007032:	930a      	str	r3, [sp, #40]	; 0x28
 8007034:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8007036:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007038:	6013      	str	r3, [r2, #0]
 800703a:	f7ff ba7c 	b.w	8006536 <_strtod_l+0x7e>
 800703e:	2a65      	cmp	r2, #101	; 0x65
 8007040:	f43f ab75 	beq.w	800672e <_strtod_l+0x276>
 8007044:	2a45      	cmp	r2, #69	; 0x45
 8007046:	f43f ab72 	beq.w	800672e <_strtod_l+0x276>
 800704a:	2301      	movs	r3, #1
 800704c:	f7ff bbaa 	b.w	80067a4 <_strtod_l+0x2ec>
 8007050:	00000000 	.word	0x00000000
 8007054:	bff00000 	.word	0xbff00000
 8007058:	00000000 	.word	0x00000000
 800705c:	3ff00000 	.word	0x3ff00000
 8007060:	94a03595 	.word	0x94a03595
 8007064:	3fdfffff 	.word	0x3fdfffff
 8007068:	35afe535 	.word	0x35afe535
 800706c:	3fe00000 	.word	0x3fe00000
 8007070:	ffc00000 	.word	0xffc00000
 8007074:	41dfffff 	.word	0x41dfffff
 8007078:	94a03595 	.word	0x94a03595
 800707c:	3fcfffff 	.word	0x3fcfffff
 8007080:	3ff00000 	.word	0x3ff00000
 8007084:	3fe00000 	.word	0x3fe00000
 8007088:	7ff00000 	.word	0x7ff00000
 800708c:	7fe00000 	.word	0x7fe00000
 8007090:	7c9fffff 	.word	0x7c9fffff
 8007094:	7fefffff 	.word	0x7fefffff

08007098 <_strtod_r>:
 8007098:	4b01      	ldr	r3, [pc, #4]	; (80070a0 <_strtod_r+0x8>)
 800709a:	f7ff ba0d 	b.w	80064b8 <_strtod_l>
 800709e:	bf00      	nop
 80070a0:	20000068 	.word	0x20000068

080070a4 <_strtol_l.constprop.0>:
 80070a4:	2b01      	cmp	r3, #1
 80070a6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80070aa:	d001      	beq.n	80070b0 <_strtol_l.constprop.0+0xc>
 80070ac:	2b24      	cmp	r3, #36	; 0x24
 80070ae:	d906      	bls.n	80070be <_strtol_l.constprop.0+0x1a>
 80070b0:	f7fd fd8a 	bl	8004bc8 <__errno>
 80070b4:	2316      	movs	r3, #22
 80070b6:	6003      	str	r3, [r0, #0]
 80070b8:	2000      	movs	r0, #0
 80070ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80070be:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 80071a4 <_strtol_l.constprop.0+0x100>
 80070c2:	460d      	mov	r5, r1
 80070c4:	462e      	mov	r6, r5
 80070c6:	f815 4b01 	ldrb.w	r4, [r5], #1
 80070ca:	f81c 7004 	ldrb.w	r7, [ip, r4]
 80070ce:	f017 0708 	ands.w	r7, r7, #8
 80070d2:	d1f7      	bne.n	80070c4 <_strtol_l.constprop.0+0x20>
 80070d4:	2c2d      	cmp	r4, #45	; 0x2d
 80070d6:	d132      	bne.n	800713e <_strtol_l.constprop.0+0x9a>
 80070d8:	782c      	ldrb	r4, [r5, #0]
 80070da:	2701      	movs	r7, #1
 80070dc:	1cb5      	adds	r5, r6, #2
 80070de:	2b00      	cmp	r3, #0
 80070e0:	d05b      	beq.n	800719a <_strtol_l.constprop.0+0xf6>
 80070e2:	2b10      	cmp	r3, #16
 80070e4:	d109      	bne.n	80070fa <_strtol_l.constprop.0+0x56>
 80070e6:	2c30      	cmp	r4, #48	; 0x30
 80070e8:	d107      	bne.n	80070fa <_strtol_l.constprop.0+0x56>
 80070ea:	782c      	ldrb	r4, [r5, #0]
 80070ec:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 80070f0:	2c58      	cmp	r4, #88	; 0x58
 80070f2:	d14d      	bne.n	8007190 <_strtol_l.constprop.0+0xec>
 80070f4:	786c      	ldrb	r4, [r5, #1]
 80070f6:	2310      	movs	r3, #16
 80070f8:	3502      	adds	r5, #2
 80070fa:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 80070fe:	f108 38ff 	add.w	r8, r8, #4294967295
 8007102:	f04f 0e00 	mov.w	lr, #0
 8007106:	fbb8 f9f3 	udiv	r9, r8, r3
 800710a:	4676      	mov	r6, lr
 800710c:	fb03 8a19 	mls	sl, r3, r9, r8
 8007110:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8007114:	f1bc 0f09 	cmp.w	ip, #9
 8007118:	d816      	bhi.n	8007148 <_strtol_l.constprop.0+0xa4>
 800711a:	4664      	mov	r4, ip
 800711c:	42a3      	cmp	r3, r4
 800711e:	dd24      	ble.n	800716a <_strtol_l.constprop.0+0xc6>
 8007120:	f1be 3fff 	cmp.w	lr, #4294967295
 8007124:	d008      	beq.n	8007138 <_strtol_l.constprop.0+0x94>
 8007126:	45b1      	cmp	r9, r6
 8007128:	d31c      	bcc.n	8007164 <_strtol_l.constprop.0+0xc0>
 800712a:	d101      	bne.n	8007130 <_strtol_l.constprop.0+0x8c>
 800712c:	45a2      	cmp	sl, r4
 800712e:	db19      	blt.n	8007164 <_strtol_l.constprop.0+0xc0>
 8007130:	fb06 4603 	mla	r6, r6, r3, r4
 8007134:	f04f 0e01 	mov.w	lr, #1
 8007138:	f815 4b01 	ldrb.w	r4, [r5], #1
 800713c:	e7e8      	b.n	8007110 <_strtol_l.constprop.0+0x6c>
 800713e:	2c2b      	cmp	r4, #43	; 0x2b
 8007140:	bf04      	itt	eq
 8007142:	782c      	ldrbeq	r4, [r5, #0]
 8007144:	1cb5      	addeq	r5, r6, #2
 8007146:	e7ca      	b.n	80070de <_strtol_l.constprop.0+0x3a>
 8007148:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800714c:	f1bc 0f19 	cmp.w	ip, #25
 8007150:	d801      	bhi.n	8007156 <_strtol_l.constprop.0+0xb2>
 8007152:	3c37      	subs	r4, #55	; 0x37
 8007154:	e7e2      	b.n	800711c <_strtol_l.constprop.0+0x78>
 8007156:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800715a:	f1bc 0f19 	cmp.w	ip, #25
 800715e:	d804      	bhi.n	800716a <_strtol_l.constprop.0+0xc6>
 8007160:	3c57      	subs	r4, #87	; 0x57
 8007162:	e7db      	b.n	800711c <_strtol_l.constprop.0+0x78>
 8007164:	f04f 3eff 	mov.w	lr, #4294967295
 8007168:	e7e6      	b.n	8007138 <_strtol_l.constprop.0+0x94>
 800716a:	f1be 3fff 	cmp.w	lr, #4294967295
 800716e:	d105      	bne.n	800717c <_strtol_l.constprop.0+0xd8>
 8007170:	2322      	movs	r3, #34	; 0x22
 8007172:	6003      	str	r3, [r0, #0]
 8007174:	4646      	mov	r6, r8
 8007176:	b942      	cbnz	r2, 800718a <_strtol_l.constprop.0+0xe6>
 8007178:	4630      	mov	r0, r6
 800717a:	e79e      	b.n	80070ba <_strtol_l.constprop.0+0x16>
 800717c:	b107      	cbz	r7, 8007180 <_strtol_l.constprop.0+0xdc>
 800717e:	4276      	negs	r6, r6
 8007180:	2a00      	cmp	r2, #0
 8007182:	d0f9      	beq.n	8007178 <_strtol_l.constprop.0+0xd4>
 8007184:	f1be 0f00 	cmp.w	lr, #0
 8007188:	d000      	beq.n	800718c <_strtol_l.constprop.0+0xe8>
 800718a:	1e69      	subs	r1, r5, #1
 800718c:	6011      	str	r1, [r2, #0]
 800718e:	e7f3      	b.n	8007178 <_strtol_l.constprop.0+0xd4>
 8007190:	2430      	movs	r4, #48	; 0x30
 8007192:	2b00      	cmp	r3, #0
 8007194:	d1b1      	bne.n	80070fa <_strtol_l.constprop.0+0x56>
 8007196:	2308      	movs	r3, #8
 8007198:	e7af      	b.n	80070fa <_strtol_l.constprop.0+0x56>
 800719a:	2c30      	cmp	r4, #48	; 0x30
 800719c:	d0a5      	beq.n	80070ea <_strtol_l.constprop.0+0x46>
 800719e:	230a      	movs	r3, #10
 80071a0:	e7ab      	b.n	80070fa <_strtol_l.constprop.0+0x56>
 80071a2:	bf00      	nop
 80071a4:	08008651 	.word	0x08008651

080071a8 <_strtol_r>:
 80071a8:	f7ff bf7c 	b.w	80070a4 <_strtol_l.constprop.0>

080071ac <__ssputs_r>:
 80071ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80071b0:	688e      	ldr	r6, [r1, #8]
 80071b2:	461f      	mov	r7, r3
 80071b4:	42be      	cmp	r6, r7
 80071b6:	680b      	ldr	r3, [r1, #0]
 80071b8:	4682      	mov	sl, r0
 80071ba:	460c      	mov	r4, r1
 80071bc:	4690      	mov	r8, r2
 80071be:	d82c      	bhi.n	800721a <__ssputs_r+0x6e>
 80071c0:	898a      	ldrh	r2, [r1, #12]
 80071c2:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80071c6:	d026      	beq.n	8007216 <__ssputs_r+0x6a>
 80071c8:	6965      	ldr	r5, [r4, #20]
 80071ca:	6909      	ldr	r1, [r1, #16]
 80071cc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80071d0:	eba3 0901 	sub.w	r9, r3, r1
 80071d4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80071d8:	1c7b      	adds	r3, r7, #1
 80071da:	444b      	add	r3, r9
 80071dc:	106d      	asrs	r5, r5, #1
 80071de:	429d      	cmp	r5, r3
 80071e0:	bf38      	it	cc
 80071e2:	461d      	movcc	r5, r3
 80071e4:	0553      	lsls	r3, r2, #21
 80071e6:	d527      	bpl.n	8007238 <__ssputs_r+0x8c>
 80071e8:	4629      	mov	r1, r5
 80071ea:	f7fe fc0f 	bl	8005a0c <_malloc_r>
 80071ee:	4606      	mov	r6, r0
 80071f0:	b360      	cbz	r0, 800724c <__ssputs_r+0xa0>
 80071f2:	6921      	ldr	r1, [r4, #16]
 80071f4:	464a      	mov	r2, r9
 80071f6:	f000 fa1b 	bl	8007630 <memcpy>
 80071fa:	89a3      	ldrh	r3, [r4, #12]
 80071fc:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8007200:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007204:	81a3      	strh	r3, [r4, #12]
 8007206:	6126      	str	r6, [r4, #16]
 8007208:	6165      	str	r5, [r4, #20]
 800720a:	444e      	add	r6, r9
 800720c:	eba5 0509 	sub.w	r5, r5, r9
 8007210:	6026      	str	r6, [r4, #0]
 8007212:	60a5      	str	r5, [r4, #8]
 8007214:	463e      	mov	r6, r7
 8007216:	42be      	cmp	r6, r7
 8007218:	d900      	bls.n	800721c <__ssputs_r+0x70>
 800721a:	463e      	mov	r6, r7
 800721c:	6820      	ldr	r0, [r4, #0]
 800721e:	4632      	mov	r2, r6
 8007220:	4641      	mov	r1, r8
 8007222:	f000 f9c9 	bl	80075b8 <memmove>
 8007226:	68a3      	ldr	r3, [r4, #8]
 8007228:	1b9b      	subs	r3, r3, r6
 800722a:	60a3      	str	r3, [r4, #8]
 800722c:	6823      	ldr	r3, [r4, #0]
 800722e:	4433      	add	r3, r6
 8007230:	6023      	str	r3, [r4, #0]
 8007232:	2000      	movs	r0, #0
 8007234:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007238:	462a      	mov	r2, r5
 800723a:	f000 fdae 	bl	8007d9a <_realloc_r>
 800723e:	4606      	mov	r6, r0
 8007240:	2800      	cmp	r0, #0
 8007242:	d1e0      	bne.n	8007206 <__ssputs_r+0x5a>
 8007244:	6921      	ldr	r1, [r4, #16]
 8007246:	4650      	mov	r0, sl
 8007248:	f7fe fb6c 	bl	8005924 <_free_r>
 800724c:	230c      	movs	r3, #12
 800724e:	f8ca 3000 	str.w	r3, [sl]
 8007252:	89a3      	ldrh	r3, [r4, #12]
 8007254:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007258:	81a3      	strh	r3, [r4, #12]
 800725a:	f04f 30ff 	mov.w	r0, #4294967295
 800725e:	e7e9      	b.n	8007234 <__ssputs_r+0x88>

08007260 <_svfiprintf_r>:
 8007260:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007264:	4698      	mov	r8, r3
 8007266:	898b      	ldrh	r3, [r1, #12]
 8007268:	061b      	lsls	r3, r3, #24
 800726a:	b09d      	sub	sp, #116	; 0x74
 800726c:	4607      	mov	r7, r0
 800726e:	460d      	mov	r5, r1
 8007270:	4614      	mov	r4, r2
 8007272:	d50e      	bpl.n	8007292 <_svfiprintf_r+0x32>
 8007274:	690b      	ldr	r3, [r1, #16]
 8007276:	b963      	cbnz	r3, 8007292 <_svfiprintf_r+0x32>
 8007278:	2140      	movs	r1, #64	; 0x40
 800727a:	f7fe fbc7 	bl	8005a0c <_malloc_r>
 800727e:	6028      	str	r0, [r5, #0]
 8007280:	6128      	str	r0, [r5, #16]
 8007282:	b920      	cbnz	r0, 800728e <_svfiprintf_r+0x2e>
 8007284:	230c      	movs	r3, #12
 8007286:	603b      	str	r3, [r7, #0]
 8007288:	f04f 30ff 	mov.w	r0, #4294967295
 800728c:	e0d0      	b.n	8007430 <_svfiprintf_r+0x1d0>
 800728e:	2340      	movs	r3, #64	; 0x40
 8007290:	616b      	str	r3, [r5, #20]
 8007292:	2300      	movs	r3, #0
 8007294:	9309      	str	r3, [sp, #36]	; 0x24
 8007296:	2320      	movs	r3, #32
 8007298:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800729c:	f8cd 800c 	str.w	r8, [sp, #12]
 80072a0:	2330      	movs	r3, #48	; 0x30
 80072a2:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8007448 <_svfiprintf_r+0x1e8>
 80072a6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80072aa:	f04f 0901 	mov.w	r9, #1
 80072ae:	4623      	mov	r3, r4
 80072b0:	469a      	mov	sl, r3
 80072b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80072b6:	b10a      	cbz	r2, 80072bc <_svfiprintf_r+0x5c>
 80072b8:	2a25      	cmp	r2, #37	; 0x25
 80072ba:	d1f9      	bne.n	80072b0 <_svfiprintf_r+0x50>
 80072bc:	ebba 0b04 	subs.w	fp, sl, r4
 80072c0:	d00b      	beq.n	80072da <_svfiprintf_r+0x7a>
 80072c2:	465b      	mov	r3, fp
 80072c4:	4622      	mov	r2, r4
 80072c6:	4629      	mov	r1, r5
 80072c8:	4638      	mov	r0, r7
 80072ca:	f7ff ff6f 	bl	80071ac <__ssputs_r>
 80072ce:	3001      	adds	r0, #1
 80072d0:	f000 80a9 	beq.w	8007426 <_svfiprintf_r+0x1c6>
 80072d4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80072d6:	445a      	add	r2, fp
 80072d8:	9209      	str	r2, [sp, #36]	; 0x24
 80072da:	f89a 3000 	ldrb.w	r3, [sl]
 80072de:	2b00      	cmp	r3, #0
 80072e0:	f000 80a1 	beq.w	8007426 <_svfiprintf_r+0x1c6>
 80072e4:	2300      	movs	r3, #0
 80072e6:	f04f 32ff 	mov.w	r2, #4294967295
 80072ea:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80072ee:	f10a 0a01 	add.w	sl, sl, #1
 80072f2:	9304      	str	r3, [sp, #16]
 80072f4:	9307      	str	r3, [sp, #28]
 80072f6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80072fa:	931a      	str	r3, [sp, #104]	; 0x68
 80072fc:	4654      	mov	r4, sl
 80072fe:	2205      	movs	r2, #5
 8007300:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007304:	4850      	ldr	r0, [pc, #320]	; (8007448 <_svfiprintf_r+0x1e8>)
 8007306:	f7f8 ff6b 	bl	80001e0 <memchr>
 800730a:	9a04      	ldr	r2, [sp, #16]
 800730c:	b9d8      	cbnz	r0, 8007346 <_svfiprintf_r+0xe6>
 800730e:	06d0      	lsls	r0, r2, #27
 8007310:	bf44      	itt	mi
 8007312:	2320      	movmi	r3, #32
 8007314:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007318:	0711      	lsls	r1, r2, #28
 800731a:	bf44      	itt	mi
 800731c:	232b      	movmi	r3, #43	; 0x2b
 800731e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007322:	f89a 3000 	ldrb.w	r3, [sl]
 8007326:	2b2a      	cmp	r3, #42	; 0x2a
 8007328:	d015      	beq.n	8007356 <_svfiprintf_r+0xf6>
 800732a:	9a07      	ldr	r2, [sp, #28]
 800732c:	4654      	mov	r4, sl
 800732e:	2000      	movs	r0, #0
 8007330:	f04f 0c0a 	mov.w	ip, #10
 8007334:	4621      	mov	r1, r4
 8007336:	f811 3b01 	ldrb.w	r3, [r1], #1
 800733a:	3b30      	subs	r3, #48	; 0x30
 800733c:	2b09      	cmp	r3, #9
 800733e:	d94d      	bls.n	80073dc <_svfiprintf_r+0x17c>
 8007340:	b1b0      	cbz	r0, 8007370 <_svfiprintf_r+0x110>
 8007342:	9207      	str	r2, [sp, #28]
 8007344:	e014      	b.n	8007370 <_svfiprintf_r+0x110>
 8007346:	eba0 0308 	sub.w	r3, r0, r8
 800734a:	fa09 f303 	lsl.w	r3, r9, r3
 800734e:	4313      	orrs	r3, r2
 8007350:	9304      	str	r3, [sp, #16]
 8007352:	46a2      	mov	sl, r4
 8007354:	e7d2      	b.n	80072fc <_svfiprintf_r+0x9c>
 8007356:	9b03      	ldr	r3, [sp, #12]
 8007358:	1d19      	adds	r1, r3, #4
 800735a:	681b      	ldr	r3, [r3, #0]
 800735c:	9103      	str	r1, [sp, #12]
 800735e:	2b00      	cmp	r3, #0
 8007360:	bfbb      	ittet	lt
 8007362:	425b      	neglt	r3, r3
 8007364:	f042 0202 	orrlt.w	r2, r2, #2
 8007368:	9307      	strge	r3, [sp, #28]
 800736a:	9307      	strlt	r3, [sp, #28]
 800736c:	bfb8      	it	lt
 800736e:	9204      	strlt	r2, [sp, #16]
 8007370:	7823      	ldrb	r3, [r4, #0]
 8007372:	2b2e      	cmp	r3, #46	; 0x2e
 8007374:	d10c      	bne.n	8007390 <_svfiprintf_r+0x130>
 8007376:	7863      	ldrb	r3, [r4, #1]
 8007378:	2b2a      	cmp	r3, #42	; 0x2a
 800737a:	d134      	bne.n	80073e6 <_svfiprintf_r+0x186>
 800737c:	9b03      	ldr	r3, [sp, #12]
 800737e:	1d1a      	adds	r2, r3, #4
 8007380:	681b      	ldr	r3, [r3, #0]
 8007382:	9203      	str	r2, [sp, #12]
 8007384:	2b00      	cmp	r3, #0
 8007386:	bfb8      	it	lt
 8007388:	f04f 33ff 	movlt.w	r3, #4294967295
 800738c:	3402      	adds	r4, #2
 800738e:	9305      	str	r3, [sp, #20]
 8007390:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8007458 <_svfiprintf_r+0x1f8>
 8007394:	7821      	ldrb	r1, [r4, #0]
 8007396:	2203      	movs	r2, #3
 8007398:	4650      	mov	r0, sl
 800739a:	f7f8 ff21 	bl	80001e0 <memchr>
 800739e:	b138      	cbz	r0, 80073b0 <_svfiprintf_r+0x150>
 80073a0:	9b04      	ldr	r3, [sp, #16]
 80073a2:	eba0 000a 	sub.w	r0, r0, sl
 80073a6:	2240      	movs	r2, #64	; 0x40
 80073a8:	4082      	lsls	r2, r0
 80073aa:	4313      	orrs	r3, r2
 80073ac:	3401      	adds	r4, #1
 80073ae:	9304      	str	r3, [sp, #16]
 80073b0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80073b4:	4825      	ldr	r0, [pc, #148]	; (800744c <_svfiprintf_r+0x1ec>)
 80073b6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80073ba:	2206      	movs	r2, #6
 80073bc:	f7f8 ff10 	bl	80001e0 <memchr>
 80073c0:	2800      	cmp	r0, #0
 80073c2:	d038      	beq.n	8007436 <_svfiprintf_r+0x1d6>
 80073c4:	4b22      	ldr	r3, [pc, #136]	; (8007450 <_svfiprintf_r+0x1f0>)
 80073c6:	bb1b      	cbnz	r3, 8007410 <_svfiprintf_r+0x1b0>
 80073c8:	9b03      	ldr	r3, [sp, #12]
 80073ca:	3307      	adds	r3, #7
 80073cc:	f023 0307 	bic.w	r3, r3, #7
 80073d0:	3308      	adds	r3, #8
 80073d2:	9303      	str	r3, [sp, #12]
 80073d4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80073d6:	4433      	add	r3, r6
 80073d8:	9309      	str	r3, [sp, #36]	; 0x24
 80073da:	e768      	b.n	80072ae <_svfiprintf_r+0x4e>
 80073dc:	fb0c 3202 	mla	r2, ip, r2, r3
 80073e0:	460c      	mov	r4, r1
 80073e2:	2001      	movs	r0, #1
 80073e4:	e7a6      	b.n	8007334 <_svfiprintf_r+0xd4>
 80073e6:	2300      	movs	r3, #0
 80073e8:	3401      	adds	r4, #1
 80073ea:	9305      	str	r3, [sp, #20]
 80073ec:	4619      	mov	r1, r3
 80073ee:	f04f 0c0a 	mov.w	ip, #10
 80073f2:	4620      	mov	r0, r4
 80073f4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80073f8:	3a30      	subs	r2, #48	; 0x30
 80073fa:	2a09      	cmp	r2, #9
 80073fc:	d903      	bls.n	8007406 <_svfiprintf_r+0x1a6>
 80073fe:	2b00      	cmp	r3, #0
 8007400:	d0c6      	beq.n	8007390 <_svfiprintf_r+0x130>
 8007402:	9105      	str	r1, [sp, #20]
 8007404:	e7c4      	b.n	8007390 <_svfiprintf_r+0x130>
 8007406:	fb0c 2101 	mla	r1, ip, r1, r2
 800740a:	4604      	mov	r4, r0
 800740c:	2301      	movs	r3, #1
 800740e:	e7f0      	b.n	80073f2 <_svfiprintf_r+0x192>
 8007410:	ab03      	add	r3, sp, #12
 8007412:	9300      	str	r3, [sp, #0]
 8007414:	462a      	mov	r2, r5
 8007416:	4b0f      	ldr	r3, [pc, #60]	; (8007454 <_svfiprintf_r+0x1f4>)
 8007418:	a904      	add	r1, sp, #16
 800741a:	4638      	mov	r0, r7
 800741c:	f7fc fc86 	bl	8003d2c <_printf_float>
 8007420:	1c42      	adds	r2, r0, #1
 8007422:	4606      	mov	r6, r0
 8007424:	d1d6      	bne.n	80073d4 <_svfiprintf_r+0x174>
 8007426:	89ab      	ldrh	r3, [r5, #12]
 8007428:	065b      	lsls	r3, r3, #25
 800742a:	f53f af2d 	bmi.w	8007288 <_svfiprintf_r+0x28>
 800742e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007430:	b01d      	add	sp, #116	; 0x74
 8007432:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007436:	ab03      	add	r3, sp, #12
 8007438:	9300      	str	r3, [sp, #0]
 800743a:	462a      	mov	r2, r5
 800743c:	4b05      	ldr	r3, [pc, #20]	; (8007454 <_svfiprintf_r+0x1f4>)
 800743e:	a904      	add	r1, sp, #16
 8007440:	4638      	mov	r0, r7
 8007442:	f7fc ff17 	bl	8004274 <_printf_i>
 8007446:	e7eb      	b.n	8007420 <_svfiprintf_r+0x1c0>
 8007448:	08008751 	.word	0x08008751
 800744c:	0800875b 	.word	0x0800875b
 8007450:	08003d2d 	.word	0x08003d2d
 8007454:	080071ad 	.word	0x080071ad
 8007458:	08008757 	.word	0x08008757

0800745c <__sflush_r>:
 800745c:	898a      	ldrh	r2, [r1, #12]
 800745e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007462:	4605      	mov	r5, r0
 8007464:	0710      	lsls	r0, r2, #28
 8007466:	460c      	mov	r4, r1
 8007468:	d458      	bmi.n	800751c <__sflush_r+0xc0>
 800746a:	684b      	ldr	r3, [r1, #4]
 800746c:	2b00      	cmp	r3, #0
 800746e:	dc05      	bgt.n	800747c <__sflush_r+0x20>
 8007470:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8007472:	2b00      	cmp	r3, #0
 8007474:	dc02      	bgt.n	800747c <__sflush_r+0x20>
 8007476:	2000      	movs	r0, #0
 8007478:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800747c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800747e:	2e00      	cmp	r6, #0
 8007480:	d0f9      	beq.n	8007476 <__sflush_r+0x1a>
 8007482:	2300      	movs	r3, #0
 8007484:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007488:	682f      	ldr	r7, [r5, #0]
 800748a:	6a21      	ldr	r1, [r4, #32]
 800748c:	602b      	str	r3, [r5, #0]
 800748e:	d032      	beq.n	80074f6 <__sflush_r+0x9a>
 8007490:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007492:	89a3      	ldrh	r3, [r4, #12]
 8007494:	075a      	lsls	r2, r3, #29
 8007496:	d505      	bpl.n	80074a4 <__sflush_r+0x48>
 8007498:	6863      	ldr	r3, [r4, #4]
 800749a:	1ac0      	subs	r0, r0, r3
 800749c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800749e:	b10b      	cbz	r3, 80074a4 <__sflush_r+0x48>
 80074a0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80074a2:	1ac0      	subs	r0, r0, r3
 80074a4:	2300      	movs	r3, #0
 80074a6:	4602      	mov	r2, r0
 80074a8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80074aa:	6a21      	ldr	r1, [r4, #32]
 80074ac:	4628      	mov	r0, r5
 80074ae:	47b0      	blx	r6
 80074b0:	1c43      	adds	r3, r0, #1
 80074b2:	89a3      	ldrh	r3, [r4, #12]
 80074b4:	d106      	bne.n	80074c4 <__sflush_r+0x68>
 80074b6:	6829      	ldr	r1, [r5, #0]
 80074b8:	291d      	cmp	r1, #29
 80074ba:	d82b      	bhi.n	8007514 <__sflush_r+0xb8>
 80074bc:	4a29      	ldr	r2, [pc, #164]	; (8007564 <__sflush_r+0x108>)
 80074be:	410a      	asrs	r2, r1
 80074c0:	07d6      	lsls	r6, r2, #31
 80074c2:	d427      	bmi.n	8007514 <__sflush_r+0xb8>
 80074c4:	2200      	movs	r2, #0
 80074c6:	6062      	str	r2, [r4, #4]
 80074c8:	04d9      	lsls	r1, r3, #19
 80074ca:	6922      	ldr	r2, [r4, #16]
 80074cc:	6022      	str	r2, [r4, #0]
 80074ce:	d504      	bpl.n	80074da <__sflush_r+0x7e>
 80074d0:	1c42      	adds	r2, r0, #1
 80074d2:	d101      	bne.n	80074d8 <__sflush_r+0x7c>
 80074d4:	682b      	ldr	r3, [r5, #0]
 80074d6:	b903      	cbnz	r3, 80074da <__sflush_r+0x7e>
 80074d8:	6560      	str	r0, [r4, #84]	; 0x54
 80074da:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80074dc:	602f      	str	r7, [r5, #0]
 80074de:	2900      	cmp	r1, #0
 80074e0:	d0c9      	beq.n	8007476 <__sflush_r+0x1a>
 80074e2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80074e6:	4299      	cmp	r1, r3
 80074e8:	d002      	beq.n	80074f0 <__sflush_r+0x94>
 80074ea:	4628      	mov	r0, r5
 80074ec:	f7fe fa1a 	bl	8005924 <_free_r>
 80074f0:	2000      	movs	r0, #0
 80074f2:	6360      	str	r0, [r4, #52]	; 0x34
 80074f4:	e7c0      	b.n	8007478 <__sflush_r+0x1c>
 80074f6:	2301      	movs	r3, #1
 80074f8:	4628      	mov	r0, r5
 80074fa:	47b0      	blx	r6
 80074fc:	1c41      	adds	r1, r0, #1
 80074fe:	d1c8      	bne.n	8007492 <__sflush_r+0x36>
 8007500:	682b      	ldr	r3, [r5, #0]
 8007502:	2b00      	cmp	r3, #0
 8007504:	d0c5      	beq.n	8007492 <__sflush_r+0x36>
 8007506:	2b1d      	cmp	r3, #29
 8007508:	d001      	beq.n	800750e <__sflush_r+0xb2>
 800750a:	2b16      	cmp	r3, #22
 800750c:	d101      	bne.n	8007512 <__sflush_r+0xb6>
 800750e:	602f      	str	r7, [r5, #0]
 8007510:	e7b1      	b.n	8007476 <__sflush_r+0x1a>
 8007512:	89a3      	ldrh	r3, [r4, #12]
 8007514:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007518:	81a3      	strh	r3, [r4, #12]
 800751a:	e7ad      	b.n	8007478 <__sflush_r+0x1c>
 800751c:	690f      	ldr	r7, [r1, #16]
 800751e:	2f00      	cmp	r7, #0
 8007520:	d0a9      	beq.n	8007476 <__sflush_r+0x1a>
 8007522:	0793      	lsls	r3, r2, #30
 8007524:	680e      	ldr	r6, [r1, #0]
 8007526:	bf08      	it	eq
 8007528:	694b      	ldreq	r3, [r1, #20]
 800752a:	600f      	str	r7, [r1, #0]
 800752c:	bf18      	it	ne
 800752e:	2300      	movne	r3, #0
 8007530:	eba6 0807 	sub.w	r8, r6, r7
 8007534:	608b      	str	r3, [r1, #8]
 8007536:	f1b8 0f00 	cmp.w	r8, #0
 800753a:	dd9c      	ble.n	8007476 <__sflush_r+0x1a>
 800753c:	6a21      	ldr	r1, [r4, #32]
 800753e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007540:	4643      	mov	r3, r8
 8007542:	463a      	mov	r2, r7
 8007544:	4628      	mov	r0, r5
 8007546:	47b0      	blx	r6
 8007548:	2800      	cmp	r0, #0
 800754a:	dc06      	bgt.n	800755a <__sflush_r+0xfe>
 800754c:	89a3      	ldrh	r3, [r4, #12]
 800754e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007552:	81a3      	strh	r3, [r4, #12]
 8007554:	f04f 30ff 	mov.w	r0, #4294967295
 8007558:	e78e      	b.n	8007478 <__sflush_r+0x1c>
 800755a:	4407      	add	r7, r0
 800755c:	eba8 0800 	sub.w	r8, r8, r0
 8007560:	e7e9      	b.n	8007536 <__sflush_r+0xda>
 8007562:	bf00      	nop
 8007564:	dfbffffe 	.word	0xdfbffffe

08007568 <_fflush_r>:
 8007568:	b538      	push	{r3, r4, r5, lr}
 800756a:	690b      	ldr	r3, [r1, #16]
 800756c:	4605      	mov	r5, r0
 800756e:	460c      	mov	r4, r1
 8007570:	b913      	cbnz	r3, 8007578 <_fflush_r+0x10>
 8007572:	2500      	movs	r5, #0
 8007574:	4628      	mov	r0, r5
 8007576:	bd38      	pop	{r3, r4, r5, pc}
 8007578:	b118      	cbz	r0, 8007582 <_fflush_r+0x1a>
 800757a:	6a03      	ldr	r3, [r0, #32]
 800757c:	b90b      	cbnz	r3, 8007582 <_fflush_r+0x1a>
 800757e:	f7fd fa37 	bl	80049f0 <__sinit>
 8007582:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007586:	2b00      	cmp	r3, #0
 8007588:	d0f3      	beq.n	8007572 <_fflush_r+0xa>
 800758a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800758c:	07d0      	lsls	r0, r2, #31
 800758e:	d404      	bmi.n	800759a <_fflush_r+0x32>
 8007590:	0599      	lsls	r1, r3, #22
 8007592:	d402      	bmi.n	800759a <_fflush_r+0x32>
 8007594:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007596:	f7fd fb42 	bl	8004c1e <__retarget_lock_acquire_recursive>
 800759a:	4628      	mov	r0, r5
 800759c:	4621      	mov	r1, r4
 800759e:	f7ff ff5d 	bl	800745c <__sflush_r>
 80075a2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80075a4:	07da      	lsls	r2, r3, #31
 80075a6:	4605      	mov	r5, r0
 80075a8:	d4e4      	bmi.n	8007574 <_fflush_r+0xc>
 80075aa:	89a3      	ldrh	r3, [r4, #12]
 80075ac:	059b      	lsls	r3, r3, #22
 80075ae:	d4e1      	bmi.n	8007574 <_fflush_r+0xc>
 80075b0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80075b2:	f7fd fb35 	bl	8004c20 <__retarget_lock_release_recursive>
 80075b6:	e7dd      	b.n	8007574 <_fflush_r+0xc>

080075b8 <memmove>:
 80075b8:	4288      	cmp	r0, r1
 80075ba:	b510      	push	{r4, lr}
 80075bc:	eb01 0402 	add.w	r4, r1, r2
 80075c0:	d902      	bls.n	80075c8 <memmove+0x10>
 80075c2:	4284      	cmp	r4, r0
 80075c4:	4623      	mov	r3, r4
 80075c6:	d807      	bhi.n	80075d8 <memmove+0x20>
 80075c8:	1e43      	subs	r3, r0, #1
 80075ca:	42a1      	cmp	r1, r4
 80075cc:	d008      	beq.n	80075e0 <memmove+0x28>
 80075ce:	f811 2b01 	ldrb.w	r2, [r1], #1
 80075d2:	f803 2f01 	strb.w	r2, [r3, #1]!
 80075d6:	e7f8      	b.n	80075ca <memmove+0x12>
 80075d8:	4402      	add	r2, r0
 80075da:	4601      	mov	r1, r0
 80075dc:	428a      	cmp	r2, r1
 80075de:	d100      	bne.n	80075e2 <memmove+0x2a>
 80075e0:	bd10      	pop	{r4, pc}
 80075e2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80075e6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80075ea:	e7f7      	b.n	80075dc <memmove+0x24>

080075ec <strncmp>:
 80075ec:	b510      	push	{r4, lr}
 80075ee:	b16a      	cbz	r2, 800760c <strncmp+0x20>
 80075f0:	3901      	subs	r1, #1
 80075f2:	1884      	adds	r4, r0, r2
 80075f4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80075f8:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80075fc:	429a      	cmp	r2, r3
 80075fe:	d103      	bne.n	8007608 <strncmp+0x1c>
 8007600:	42a0      	cmp	r0, r4
 8007602:	d001      	beq.n	8007608 <strncmp+0x1c>
 8007604:	2a00      	cmp	r2, #0
 8007606:	d1f5      	bne.n	80075f4 <strncmp+0x8>
 8007608:	1ad0      	subs	r0, r2, r3
 800760a:	bd10      	pop	{r4, pc}
 800760c:	4610      	mov	r0, r2
 800760e:	e7fc      	b.n	800760a <strncmp+0x1e>

08007610 <_sbrk_r>:
 8007610:	b538      	push	{r3, r4, r5, lr}
 8007612:	4d06      	ldr	r5, [pc, #24]	; (800762c <_sbrk_r+0x1c>)
 8007614:	2300      	movs	r3, #0
 8007616:	4604      	mov	r4, r0
 8007618:	4608      	mov	r0, r1
 800761a:	602b      	str	r3, [r5, #0]
 800761c:	f7f9 fefc 	bl	8001418 <_sbrk>
 8007620:	1c43      	adds	r3, r0, #1
 8007622:	d102      	bne.n	800762a <_sbrk_r+0x1a>
 8007624:	682b      	ldr	r3, [r5, #0]
 8007626:	b103      	cbz	r3, 800762a <_sbrk_r+0x1a>
 8007628:	6023      	str	r3, [r4, #0]
 800762a:	bd38      	pop	{r3, r4, r5, pc}
 800762c:	200003c4 	.word	0x200003c4

08007630 <memcpy>:
 8007630:	440a      	add	r2, r1
 8007632:	4291      	cmp	r1, r2
 8007634:	f100 33ff 	add.w	r3, r0, #4294967295
 8007638:	d100      	bne.n	800763c <memcpy+0xc>
 800763a:	4770      	bx	lr
 800763c:	b510      	push	{r4, lr}
 800763e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007642:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007646:	4291      	cmp	r1, r2
 8007648:	d1f9      	bne.n	800763e <memcpy+0xe>
 800764a:	bd10      	pop	{r4, pc}
 800764c:	0000      	movs	r0, r0
	...

08007650 <nan>:
 8007650:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8007658 <nan+0x8>
 8007654:	4770      	bx	lr
 8007656:	bf00      	nop
 8007658:	00000000 	.word	0x00000000
 800765c:	7ff80000 	.word	0x7ff80000

08007660 <__assert_func>:
 8007660:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007662:	4614      	mov	r4, r2
 8007664:	461a      	mov	r2, r3
 8007666:	4b09      	ldr	r3, [pc, #36]	; (800768c <__assert_func+0x2c>)
 8007668:	681b      	ldr	r3, [r3, #0]
 800766a:	4605      	mov	r5, r0
 800766c:	68d8      	ldr	r0, [r3, #12]
 800766e:	b14c      	cbz	r4, 8007684 <__assert_func+0x24>
 8007670:	4b07      	ldr	r3, [pc, #28]	; (8007690 <__assert_func+0x30>)
 8007672:	9100      	str	r1, [sp, #0]
 8007674:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007678:	4906      	ldr	r1, [pc, #24]	; (8007694 <__assert_func+0x34>)
 800767a:	462b      	mov	r3, r5
 800767c:	f000 fbca 	bl	8007e14 <fiprintf>
 8007680:	f000 fbda 	bl	8007e38 <abort>
 8007684:	4b04      	ldr	r3, [pc, #16]	; (8007698 <__assert_func+0x38>)
 8007686:	461c      	mov	r4, r3
 8007688:	e7f3      	b.n	8007672 <__assert_func+0x12>
 800768a:	bf00      	nop
 800768c:	20000064 	.word	0x20000064
 8007690:	0800876a 	.word	0x0800876a
 8007694:	08008777 	.word	0x08008777
 8007698:	080087a5 	.word	0x080087a5

0800769c <_calloc_r>:
 800769c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800769e:	fba1 2402 	umull	r2, r4, r1, r2
 80076a2:	b94c      	cbnz	r4, 80076b8 <_calloc_r+0x1c>
 80076a4:	4611      	mov	r1, r2
 80076a6:	9201      	str	r2, [sp, #4]
 80076a8:	f7fe f9b0 	bl	8005a0c <_malloc_r>
 80076ac:	9a01      	ldr	r2, [sp, #4]
 80076ae:	4605      	mov	r5, r0
 80076b0:	b930      	cbnz	r0, 80076c0 <_calloc_r+0x24>
 80076b2:	4628      	mov	r0, r5
 80076b4:	b003      	add	sp, #12
 80076b6:	bd30      	pop	{r4, r5, pc}
 80076b8:	220c      	movs	r2, #12
 80076ba:	6002      	str	r2, [r0, #0]
 80076bc:	2500      	movs	r5, #0
 80076be:	e7f8      	b.n	80076b2 <_calloc_r+0x16>
 80076c0:	4621      	mov	r1, r4
 80076c2:	f7fd fa2e 	bl	8004b22 <memset>
 80076c6:	e7f4      	b.n	80076b2 <_calloc_r+0x16>

080076c8 <rshift>:
 80076c8:	6903      	ldr	r3, [r0, #16]
 80076ca:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80076ce:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80076d2:	ea4f 1261 	mov.w	r2, r1, asr #5
 80076d6:	f100 0414 	add.w	r4, r0, #20
 80076da:	dd45      	ble.n	8007768 <rshift+0xa0>
 80076dc:	f011 011f 	ands.w	r1, r1, #31
 80076e0:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80076e4:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80076e8:	d10c      	bne.n	8007704 <rshift+0x3c>
 80076ea:	f100 0710 	add.w	r7, r0, #16
 80076ee:	4629      	mov	r1, r5
 80076f0:	42b1      	cmp	r1, r6
 80076f2:	d334      	bcc.n	800775e <rshift+0x96>
 80076f4:	1a9b      	subs	r3, r3, r2
 80076f6:	009b      	lsls	r3, r3, #2
 80076f8:	1eea      	subs	r2, r5, #3
 80076fa:	4296      	cmp	r6, r2
 80076fc:	bf38      	it	cc
 80076fe:	2300      	movcc	r3, #0
 8007700:	4423      	add	r3, r4
 8007702:	e015      	b.n	8007730 <rshift+0x68>
 8007704:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8007708:	f1c1 0820 	rsb	r8, r1, #32
 800770c:	40cf      	lsrs	r7, r1
 800770e:	f105 0e04 	add.w	lr, r5, #4
 8007712:	46a1      	mov	r9, r4
 8007714:	4576      	cmp	r6, lr
 8007716:	46f4      	mov	ip, lr
 8007718:	d815      	bhi.n	8007746 <rshift+0x7e>
 800771a:	1a9a      	subs	r2, r3, r2
 800771c:	0092      	lsls	r2, r2, #2
 800771e:	3a04      	subs	r2, #4
 8007720:	3501      	adds	r5, #1
 8007722:	42ae      	cmp	r6, r5
 8007724:	bf38      	it	cc
 8007726:	2200      	movcc	r2, #0
 8007728:	18a3      	adds	r3, r4, r2
 800772a:	50a7      	str	r7, [r4, r2]
 800772c:	b107      	cbz	r7, 8007730 <rshift+0x68>
 800772e:	3304      	adds	r3, #4
 8007730:	1b1a      	subs	r2, r3, r4
 8007732:	42a3      	cmp	r3, r4
 8007734:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8007738:	bf08      	it	eq
 800773a:	2300      	moveq	r3, #0
 800773c:	6102      	str	r2, [r0, #16]
 800773e:	bf08      	it	eq
 8007740:	6143      	streq	r3, [r0, #20]
 8007742:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007746:	f8dc c000 	ldr.w	ip, [ip]
 800774a:	fa0c fc08 	lsl.w	ip, ip, r8
 800774e:	ea4c 0707 	orr.w	r7, ip, r7
 8007752:	f849 7b04 	str.w	r7, [r9], #4
 8007756:	f85e 7b04 	ldr.w	r7, [lr], #4
 800775a:	40cf      	lsrs	r7, r1
 800775c:	e7da      	b.n	8007714 <rshift+0x4c>
 800775e:	f851 cb04 	ldr.w	ip, [r1], #4
 8007762:	f847 cf04 	str.w	ip, [r7, #4]!
 8007766:	e7c3      	b.n	80076f0 <rshift+0x28>
 8007768:	4623      	mov	r3, r4
 800776a:	e7e1      	b.n	8007730 <rshift+0x68>

0800776c <__hexdig_fun>:
 800776c:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8007770:	2b09      	cmp	r3, #9
 8007772:	d802      	bhi.n	800777a <__hexdig_fun+0xe>
 8007774:	3820      	subs	r0, #32
 8007776:	b2c0      	uxtb	r0, r0
 8007778:	4770      	bx	lr
 800777a:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800777e:	2b05      	cmp	r3, #5
 8007780:	d801      	bhi.n	8007786 <__hexdig_fun+0x1a>
 8007782:	3847      	subs	r0, #71	; 0x47
 8007784:	e7f7      	b.n	8007776 <__hexdig_fun+0xa>
 8007786:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800778a:	2b05      	cmp	r3, #5
 800778c:	d801      	bhi.n	8007792 <__hexdig_fun+0x26>
 800778e:	3827      	subs	r0, #39	; 0x27
 8007790:	e7f1      	b.n	8007776 <__hexdig_fun+0xa>
 8007792:	2000      	movs	r0, #0
 8007794:	4770      	bx	lr
	...

08007798 <__gethex>:
 8007798:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800779c:	4617      	mov	r7, r2
 800779e:	680a      	ldr	r2, [r1, #0]
 80077a0:	b085      	sub	sp, #20
 80077a2:	f102 0b02 	add.w	fp, r2, #2
 80077a6:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 80077aa:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 80077ae:	4681      	mov	r9, r0
 80077b0:	468a      	mov	sl, r1
 80077b2:	9302      	str	r3, [sp, #8]
 80077b4:	32fe      	adds	r2, #254	; 0xfe
 80077b6:	eb02 030b 	add.w	r3, r2, fp
 80077ba:	46d8      	mov	r8, fp
 80077bc:	f81b 0b01 	ldrb.w	r0, [fp], #1
 80077c0:	9301      	str	r3, [sp, #4]
 80077c2:	2830      	cmp	r0, #48	; 0x30
 80077c4:	d0f7      	beq.n	80077b6 <__gethex+0x1e>
 80077c6:	f7ff ffd1 	bl	800776c <__hexdig_fun>
 80077ca:	4604      	mov	r4, r0
 80077cc:	2800      	cmp	r0, #0
 80077ce:	d138      	bne.n	8007842 <__gethex+0xaa>
 80077d0:	49a7      	ldr	r1, [pc, #668]	; (8007a70 <__gethex+0x2d8>)
 80077d2:	2201      	movs	r2, #1
 80077d4:	4640      	mov	r0, r8
 80077d6:	f7ff ff09 	bl	80075ec <strncmp>
 80077da:	4606      	mov	r6, r0
 80077dc:	2800      	cmp	r0, #0
 80077de:	d169      	bne.n	80078b4 <__gethex+0x11c>
 80077e0:	f898 0001 	ldrb.w	r0, [r8, #1]
 80077e4:	465d      	mov	r5, fp
 80077e6:	f7ff ffc1 	bl	800776c <__hexdig_fun>
 80077ea:	2800      	cmp	r0, #0
 80077ec:	d064      	beq.n	80078b8 <__gethex+0x120>
 80077ee:	465a      	mov	r2, fp
 80077f0:	7810      	ldrb	r0, [r2, #0]
 80077f2:	2830      	cmp	r0, #48	; 0x30
 80077f4:	4690      	mov	r8, r2
 80077f6:	f102 0201 	add.w	r2, r2, #1
 80077fa:	d0f9      	beq.n	80077f0 <__gethex+0x58>
 80077fc:	f7ff ffb6 	bl	800776c <__hexdig_fun>
 8007800:	2301      	movs	r3, #1
 8007802:	fab0 f480 	clz	r4, r0
 8007806:	0964      	lsrs	r4, r4, #5
 8007808:	465e      	mov	r6, fp
 800780a:	9301      	str	r3, [sp, #4]
 800780c:	4642      	mov	r2, r8
 800780e:	4615      	mov	r5, r2
 8007810:	3201      	adds	r2, #1
 8007812:	7828      	ldrb	r0, [r5, #0]
 8007814:	f7ff ffaa 	bl	800776c <__hexdig_fun>
 8007818:	2800      	cmp	r0, #0
 800781a:	d1f8      	bne.n	800780e <__gethex+0x76>
 800781c:	4994      	ldr	r1, [pc, #592]	; (8007a70 <__gethex+0x2d8>)
 800781e:	2201      	movs	r2, #1
 8007820:	4628      	mov	r0, r5
 8007822:	f7ff fee3 	bl	80075ec <strncmp>
 8007826:	b978      	cbnz	r0, 8007848 <__gethex+0xb0>
 8007828:	b946      	cbnz	r6, 800783c <__gethex+0xa4>
 800782a:	1c6e      	adds	r6, r5, #1
 800782c:	4632      	mov	r2, r6
 800782e:	4615      	mov	r5, r2
 8007830:	3201      	adds	r2, #1
 8007832:	7828      	ldrb	r0, [r5, #0]
 8007834:	f7ff ff9a 	bl	800776c <__hexdig_fun>
 8007838:	2800      	cmp	r0, #0
 800783a:	d1f8      	bne.n	800782e <__gethex+0x96>
 800783c:	1b73      	subs	r3, r6, r5
 800783e:	009e      	lsls	r6, r3, #2
 8007840:	e004      	b.n	800784c <__gethex+0xb4>
 8007842:	2400      	movs	r4, #0
 8007844:	4626      	mov	r6, r4
 8007846:	e7e1      	b.n	800780c <__gethex+0x74>
 8007848:	2e00      	cmp	r6, #0
 800784a:	d1f7      	bne.n	800783c <__gethex+0xa4>
 800784c:	782b      	ldrb	r3, [r5, #0]
 800784e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8007852:	2b50      	cmp	r3, #80	; 0x50
 8007854:	d13d      	bne.n	80078d2 <__gethex+0x13a>
 8007856:	786b      	ldrb	r3, [r5, #1]
 8007858:	2b2b      	cmp	r3, #43	; 0x2b
 800785a:	d02f      	beq.n	80078bc <__gethex+0x124>
 800785c:	2b2d      	cmp	r3, #45	; 0x2d
 800785e:	d031      	beq.n	80078c4 <__gethex+0x12c>
 8007860:	1c69      	adds	r1, r5, #1
 8007862:	f04f 0b00 	mov.w	fp, #0
 8007866:	7808      	ldrb	r0, [r1, #0]
 8007868:	f7ff ff80 	bl	800776c <__hexdig_fun>
 800786c:	1e42      	subs	r2, r0, #1
 800786e:	b2d2      	uxtb	r2, r2
 8007870:	2a18      	cmp	r2, #24
 8007872:	d82e      	bhi.n	80078d2 <__gethex+0x13a>
 8007874:	f1a0 0210 	sub.w	r2, r0, #16
 8007878:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800787c:	f7ff ff76 	bl	800776c <__hexdig_fun>
 8007880:	f100 3cff 	add.w	ip, r0, #4294967295
 8007884:	fa5f fc8c 	uxtb.w	ip, ip
 8007888:	f1bc 0f18 	cmp.w	ip, #24
 800788c:	d91d      	bls.n	80078ca <__gethex+0x132>
 800788e:	f1bb 0f00 	cmp.w	fp, #0
 8007892:	d000      	beq.n	8007896 <__gethex+0xfe>
 8007894:	4252      	negs	r2, r2
 8007896:	4416      	add	r6, r2
 8007898:	f8ca 1000 	str.w	r1, [sl]
 800789c:	b1dc      	cbz	r4, 80078d6 <__gethex+0x13e>
 800789e:	9b01      	ldr	r3, [sp, #4]
 80078a0:	2b00      	cmp	r3, #0
 80078a2:	bf14      	ite	ne
 80078a4:	f04f 0800 	movne.w	r8, #0
 80078a8:	f04f 0806 	moveq.w	r8, #6
 80078ac:	4640      	mov	r0, r8
 80078ae:	b005      	add	sp, #20
 80078b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80078b4:	4645      	mov	r5, r8
 80078b6:	4626      	mov	r6, r4
 80078b8:	2401      	movs	r4, #1
 80078ba:	e7c7      	b.n	800784c <__gethex+0xb4>
 80078bc:	f04f 0b00 	mov.w	fp, #0
 80078c0:	1ca9      	adds	r1, r5, #2
 80078c2:	e7d0      	b.n	8007866 <__gethex+0xce>
 80078c4:	f04f 0b01 	mov.w	fp, #1
 80078c8:	e7fa      	b.n	80078c0 <__gethex+0x128>
 80078ca:	230a      	movs	r3, #10
 80078cc:	fb03 0002 	mla	r0, r3, r2, r0
 80078d0:	e7d0      	b.n	8007874 <__gethex+0xdc>
 80078d2:	4629      	mov	r1, r5
 80078d4:	e7e0      	b.n	8007898 <__gethex+0x100>
 80078d6:	eba5 0308 	sub.w	r3, r5, r8
 80078da:	3b01      	subs	r3, #1
 80078dc:	4621      	mov	r1, r4
 80078de:	2b07      	cmp	r3, #7
 80078e0:	dc0a      	bgt.n	80078f8 <__gethex+0x160>
 80078e2:	4648      	mov	r0, r9
 80078e4:	f7fe f91e 	bl	8005b24 <_Balloc>
 80078e8:	4604      	mov	r4, r0
 80078ea:	b940      	cbnz	r0, 80078fe <__gethex+0x166>
 80078ec:	4b61      	ldr	r3, [pc, #388]	; (8007a74 <__gethex+0x2dc>)
 80078ee:	4602      	mov	r2, r0
 80078f0:	21e4      	movs	r1, #228	; 0xe4
 80078f2:	4861      	ldr	r0, [pc, #388]	; (8007a78 <__gethex+0x2e0>)
 80078f4:	f7ff feb4 	bl	8007660 <__assert_func>
 80078f8:	3101      	adds	r1, #1
 80078fa:	105b      	asrs	r3, r3, #1
 80078fc:	e7ef      	b.n	80078de <__gethex+0x146>
 80078fe:	f100 0a14 	add.w	sl, r0, #20
 8007902:	2300      	movs	r3, #0
 8007904:	495a      	ldr	r1, [pc, #360]	; (8007a70 <__gethex+0x2d8>)
 8007906:	f8cd a004 	str.w	sl, [sp, #4]
 800790a:	469b      	mov	fp, r3
 800790c:	45a8      	cmp	r8, r5
 800790e:	d342      	bcc.n	8007996 <__gethex+0x1fe>
 8007910:	9801      	ldr	r0, [sp, #4]
 8007912:	f840 bb04 	str.w	fp, [r0], #4
 8007916:	eba0 000a 	sub.w	r0, r0, sl
 800791a:	1080      	asrs	r0, r0, #2
 800791c:	6120      	str	r0, [r4, #16]
 800791e:	ea4f 1840 	mov.w	r8, r0, lsl #5
 8007922:	4658      	mov	r0, fp
 8007924:	f7fe f9f0 	bl	8005d08 <__hi0bits>
 8007928:	683d      	ldr	r5, [r7, #0]
 800792a:	eba8 0000 	sub.w	r0, r8, r0
 800792e:	42a8      	cmp	r0, r5
 8007930:	dd59      	ble.n	80079e6 <__gethex+0x24e>
 8007932:	eba0 0805 	sub.w	r8, r0, r5
 8007936:	4641      	mov	r1, r8
 8007938:	4620      	mov	r0, r4
 800793a:	f7fe fd7f 	bl	800643c <__any_on>
 800793e:	4683      	mov	fp, r0
 8007940:	b1b8      	cbz	r0, 8007972 <__gethex+0x1da>
 8007942:	f108 33ff 	add.w	r3, r8, #4294967295
 8007946:	1159      	asrs	r1, r3, #5
 8007948:	f003 021f 	and.w	r2, r3, #31
 800794c:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8007950:	f04f 0b01 	mov.w	fp, #1
 8007954:	fa0b f202 	lsl.w	r2, fp, r2
 8007958:	420a      	tst	r2, r1
 800795a:	d00a      	beq.n	8007972 <__gethex+0x1da>
 800795c:	455b      	cmp	r3, fp
 800795e:	dd06      	ble.n	800796e <__gethex+0x1d6>
 8007960:	f1a8 0102 	sub.w	r1, r8, #2
 8007964:	4620      	mov	r0, r4
 8007966:	f7fe fd69 	bl	800643c <__any_on>
 800796a:	2800      	cmp	r0, #0
 800796c:	d138      	bne.n	80079e0 <__gethex+0x248>
 800796e:	f04f 0b02 	mov.w	fp, #2
 8007972:	4641      	mov	r1, r8
 8007974:	4620      	mov	r0, r4
 8007976:	f7ff fea7 	bl	80076c8 <rshift>
 800797a:	4446      	add	r6, r8
 800797c:	68bb      	ldr	r3, [r7, #8]
 800797e:	42b3      	cmp	r3, r6
 8007980:	da41      	bge.n	8007a06 <__gethex+0x26e>
 8007982:	4621      	mov	r1, r4
 8007984:	4648      	mov	r0, r9
 8007986:	f7fe f90d 	bl	8005ba4 <_Bfree>
 800798a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800798c:	2300      	movs	r3, #0
 800798e:	6013      	str	r3, [r2, #0]
 8007990:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 8007994:	e78a      	b.n	80078ac <__gethex+0x114>
 8007996:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 800799a:	2a2e      	cmp	r2, #46	; 0x2e
 800799c:	d014      	beq.n	80079c8 <__gethex+0x230>
 800799e:	2b20      	cmp	r3, #32
 80079a0:	d106      	bne.n	80079b0 <__gethex+0x218>
 80079a2:	9b01      	ldr	r3, [sp, #4]
 80079a4:	f843 bb04 	str.w	fp, [r3], #4
 80079a8:	f04f 0b00 	mov.w	fp, #0
 80079ac:	9301      	str	r3, [sp, #4]
 80079ae:	465b      	mov	r3, fp
 80079b0:	7828      	ldrb	r0, [r5, #0]
 80079b2:	9303      	str	r3, [sp, #12]
 80079b4:	f7ff feda 	bl	800776c <__hexdig_fun>
 80079b8:	9b03      	ldr	r3, [sp, #12]
 80079ba:	f000 000f 	and.w	r0, r0, #15
 80079be:	4098      	lsls	r0, r3
 80079c0:	ea4b 0b00 	orr.w	fp, fp, r0
 80079c4:	3304      	adds	r3, #4
 80079c6:	e7a1      	b.n	800790c <__gethex+0x174>
 80079c8:	45a8      	cmp	r8, r5
 80079ca:	d8e8      	bhi.n	800799e <__gethex+0x206>
 80079cc:	2201      	movs	r2, #1
 80079ce:	4628      	mov	r0, r5
 80079d0:	9303      	str	r3, [sp, #12]
 80079d2:	f7ff fe0b 	bl	80075ec <strncmp>
 80079d6:	4926      	ldr	r1, [pc, #152]	; (8007a70 <__gethex+0x2d8>)
 80079d8:	9b03      	ldr	r3, [sp, #12]
 80079da:	2800      	cmp	r0, #0
 80079dc:	d1df      	bne.n	800799e <__gethex+0x206>
 80079de:	e795      	b.n	800790c <__gethex+0x174>
 80079e0:	f04f 0b03 	mov.w	fp, #3
 80079e4:	e7c5      	b.n	8007972 <__gethex+0x1da>
 80079e6:	da0b      	bge.n	8007a00 <__gethex+0x268>
 80079e8:	eba5 0800 	sub.w	r8, r5, r0
 80079ec:	4621      	mov	r1, r4
 80079ee:	4642      	mov	r2, r8
 80079f0:	4648      	mov	r0, r9
 80079f2:	f7fe faf1 	bl	8005fd8 <__lshift>
 80079f6:	eba6 0608 	sub.w	r6, r6, r8
 80079fa:	4604      	mov	r4, r0
 80079fc:	f100 0a14 	add.w	sl, r0, #20
 8007a00:	f04f 0b00 	mov.w	fp, #0
 8007a04:	e7ba      	b.n	800797c <__gethex+0x1e4>
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	42b3      	cmp	r3, r6
 8007a0a:	dd73      	ble.n	8007af4 <__gethex+0x35c>
 8007a0c:	1b9e      	subs	r6, r3, r6
 8007a0e:	42b5      	cmp	r5, r6
 8007a10:	dc34      	bgt.n	8007a7c <__gethex+0x2e4>
 8007a12:	68fb      	ldr	r3, [r7, #12]
 8007a14:	2b02      	cmp	r3, #2
 8007a16:	d023      	beq.n	8007a60 <__gethex+0x2c8>
 8007a18:	2b03      	cmp	r3, #3
 8007a1a:	d025      	beq.n	8007a68 <__gethex+0x2d0>
 8007a1c:	2b01      	cmp	r3, #1
 8007a1e:	d115      	bne.n	8007a4c <__gethex+0x2b4>
 8007a20:	42b5      	cmp	r5, r6
 8007a22:	d113      	bne.n	8007a4c <__gethex+0x2b4>
 8007a24:	2d01      	cmp	r5, #1
 8007a26:	d10b      	bne.n	8007a40 <__gethex+0x2a8>
 8007a28:	9a02      	ldr	r2, [sp, #8]
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	6013      	str	r3, [r2, #0]
 8007a2e:	2301      	movs	r3, #1
 8007a30:	6123      	str	r3, [r4, #16]
 8007a32:	f8ca 3000 	str.w	r3, [sl]
 8007a36:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007a38:	f04f 0862 	mov.w	r8, #98	; 0x62
 8007a3c:	601c      	str	r4, [r3, #0]
 8007a3e:	e735      	b.n	80078ac <__gethex+0x114>
 8007a40:	1e69      	subs	r1, r5, #1
 8007a42:	4620      	mov	r0, r4
 8007a44:	f7fe fcfa 	bl	800643c <__any_on>
 8007a48:	2800      	cmp	r0, #0
 8007a4a:	d1ed      	bne.n	8007a28 <__gethex+0x290>
 8007a4c:	4621      	mov	r1, r4
 8007a4e:	4648      	mov	r0, r9
 8007a50:	f7fe f8a8 	bl	8005ba4 <_Bfree>
 8007a54:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007a56:	2300      	movs	r3, #0
 8007a58:	6013      	str	r3, [r2, #0]
 8007a5a:	f04f 0850 	mov.w	r8, #80	; 0x50
 8007a5e:	e725      	b.n	80078ac <__gethex+0x114>
 8007a60:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007a62:	2b00      	cmp	r3, #0
 8007a64:	d1f2      	bne.n	8007a4c <__gethex+0x2b4>
 8007a66:	e7df      	b.n	8007a28 <__gethex+0x290>
 8007a68:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007a6a:	2b00      	cmp	r3, #0
 8007a6c:	d1dc      	bne.n	8007a28 <__gethex+0x290>
 8007a6e:	e7ed      	b.n	8007a4c <__gethex+0x2b4>
 8007a70:	080085fc 	.word	0x080085fc
 8007a74:	08008495 	.word	0x08008495
 8007a78:	080087a6 	.word	0x080087a6
 8007a7c:	f106 38ff 	add.w	r8, r6, #4294967295
 8007a80:	f1bb 0f00 	cmp.w	fp, #0
 8007a84:	d133      	bne.n	8007aee <__gethex+0x356>
 8007a86:	f1b8 0f00 	cmp.w	r8, #0
 8007a8a:	d004      	beq.n	8007a96 <__gethex+0x2fe>
 8007a8c:	4641      	mov	r1, r8
 8007a8e:	4620      	mov	r0, r4
 8007a90:	f7fe fcd4 	bl	800643c <__any_on>
 8007a94:	4683      	mov	fp, r0
 8007a96:	ea4f 1268 	mov.w	r2, r8, asr #5
 8007a9a:	2301      	movs	r3, #1
 8007a9c:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8007aa0:	f008 081f 	and.w	r8, r8, #31
 8007aa4:	fa03 f308 	lsl.w	r3, r3, r8
 8007aa8:	4213      	tst	r3, r2
 8007aaa:	4631      	mov	r1, r6
 8007aac:	4620      	mov	r0, r4
 8007aae:	bf18      	it	ne
 8007ab0:	f04b 0b02 	orrne.w	fp, fp, #2
 8007ab4:	1bad      	subs	r5, r5, r6
 8007ab6:	f7ff fe07 	bl	80076c8 <rshift>
 8007aba:	687e      	ldr	r6, [r7, #4]
 8007abc:	f04f 0802 	mov.w	r8, #2
 8007ac0:	f1bb 0f00 	cmp.w	fp, #0
 8007ac4:	d04a      	beq.n	8007b5c <__gethex+0x3c4>
 8007ac6:	68fb      	ldr	r3, [r7, #12]
 8007ac8:	2b02      	cmp	r3, #2
 8007aca:	d016      	beq.n	8007afa <__gethex+0x362>
 8007acc:	2b03      	cmp	r3, #3
 8007ace:	d018      	beq.n	8007b02 <__gethex+0x36a>
 8007ad0:	2b01      	cmp	r3, #1
 8007ad2:	d109      	bne.n	8007ae8 <__gethex+0x350>
 8007ad4:	f01b 0f02 	tst.w	fp, #2
 8007ad8:	d006      	beq.n	8007ae8 <__gethex+0x350>
 8007ada:	f8da 3000 	ldr.w	r3, [sl]
 8007ade:	ea4b 0b03 	orr.w	fp, fp, r3
 8007ae2:	f01b 0f01 	tst.w	fp, #1
 8007ae6:	d10f      	bne.n	8007b08 <__gethex+0x370>
 8007ae8:	f048 0810 	orr.w	r8, r8, #16
 8007aec:	e036      	b.n	8007b5c <__gethex+0x3c4>
 8007aee:	f04f 0b01 	mov.w	fp, #1
 8007af2:	e7d0      	b.n	8007a96 <__gethex+0x2fe>
 8007af4:	f04f 0801 	mov.w	r8, #1
 8007af8:	e7e2      	b.n	8007ac0 <__gethex+0x328>
 8007afa:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007afc:	f1c3 0301 	rsb	r3, r3, #1
 8007b00:	930f      	str	r3, [sp, #60]	; 0x3c
 8007b02:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007b04:	2b00      	cmp	r3, #0
 8007b06:	d0ef      	beq.n	8007ae8 <__gethex+0x350>
 8007b08:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8007b0c:	f104 0214 	add.w	r2, r4, #20
 8007b10:	ea4f 038b 	mov.w	r3, fp, lsl #2
 8007b14:	9301      	str	r3, [sp, #4]
 8007b16:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 8007b1a:	2300      	movs	r3, #0
 8007b1c:	4694      	mov	ip, r2
 8007b1e:	f852 1b04 	ldr.w	r1, [r2], #4
 8007b22:	f1b1 3fff 	cmp.w	r1, #4294967295
 8007b26:	d01e      	beq.n	8007b66 <__gethex+0x3ce>
 8007b28:	3101      	adds	r1, #1
 8007b2a:	f8cc 1000 	str.w	r1, [ip]
 8007b2e:	f1b8 0f02 	cmp.w	r8, #2
 8007b32:	f104 0214 	add.w	r2, r4, #20
 8007b36:	d13d      	bne.n	8007bb4 <__gethex+0x41c>
 8007b38:	683b      	ldr	r3, [r7, #0]
 8007b3a:	3b01      	subs	r3, #1
 8007b3c:	42ab      	cmp	r3, r5
 8007b3e:	d10b      	bne.n	8007b58 <__gethex+0x3c0>
 8007b40:	1169      	asrs	r1, r5, #5
 8007b42:	2301      	movs	r3, #1
 8007b44:	f005 051f 	and.w	r5, r5, #31
 8007b48:	fa03 f505 	lsl.w	r5, r3, r5
 8007b4c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007b50:	421d      	tst	r5, r3
 8007b52:	bf18      	it	ne
 8007b54:	f04f 0801 	movne.w	r8, #1
 8007b58:	f048 0820 	orr.w	r8, r8, #32
 8007b5c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007b5e:	601c      	str	r4, [r3, #0]
 8007b60:	9b02      	ldr	r3, [sp, #8]
 8007b62:	601e      	str	r6, [r3, #0]
 8007b64:	e6a2      	b.n	80078ac <__gethex+0x114>
 8007b66:	4290      	cmp	r0, r2
 8007b68:	f842 3c04 	str.w	r3, [r2, #-4]
 8007b6c:	d8d6      	bhi.n	8007b1c <__gethex+0x384>
 8007b6e:	68a2      	ldr	r2, [r4, #8]
 8007b70:	4593      	cmp	fp, r2
 8007b72:	db17      	blt.n	8007ba4 <__gethex+0x40c>
 8007b74:	6861      	ldr	r1, [r4, #4]
 8007b76:	4648      	mov	r0, r9
 8007b78:	3101      	adds	r1, #1
 8007b7a:	f7fd ffd3 	bl	8005b24 <_Balloc>
 8007b7e:	4682      	mov	sl, r0
 8007b80:	b918      	cbnz	r0, 8007b8a <__gethex+0x3f2>
 8007b82:	4b1b      	ldr	r3, [pc, #108]	; (8007bf0 <__gethex+0x458>)
 8007b84:	4602      	mov	r2, r0
 8007b86:	2184      	movs	r1, #132	; 0x84
 8007b88:	e6b3      	b.n	80078f2 <__gethex+0x15a>
 8007b8a:	6922      	ldr	r2, [r4, #16]
 8007b8c:	3202      	adds	r2, #2
 8007b8e:	f104 010c 	add.w	r1, r4, #12
 8007b92:	0092      	lsls	r2, r2, #2
 8007b94:	300c      	adds	r0, #12
 8007b96:	f7ff fd4b 	bl	8007630 <memcpy>
 8007b9a:	4621      	mov	r1, r4
 8007b9c:	4648      	mov	r0, r9
 8007b9e:	f7fe f801 	bl	8005ba4 <_Bfree>
 8007ba2:	4654      	mov	r4, sl
 8007ba4:	6922      	ldr	r2, [r4, #16]
 8007ba6:	1c51      	adds	r1, r2, #1
 8007ba8:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8007bac:	6121      	str	r1, [r4, #16]
 8007bae:	2101      	movs	r1, #1
 8007bb0:	6151      	str	r1, [r2, #20]
 8007bb2:	e7bc      	b.n	8007b2e <__gethex+0x396>
 8007bb4:	6921      	ldr	r1, [r4, #16]
 8007bb6:	4559      	cmp	r1, fp
 8007bb8:	dd0b      	ble.n	8007bd2 <__gethex+0x43a>
 8007bba:	2101      	movs	r1, #1
 8007bbc:	4620      	mov	r0, r4
 8007bbe:	f7ff fd83 	bl	80076c8 <rshift>
 8007bc2:	68bb      	ldr	r3, [r7, #8]
 8007bc4:	3601      	adds	r6, #1
 8007bc6:	42b3      	cmp	r3, r6
 8007bc8:	f6ff aedb 	blt.w	8007982 <__gethex+0x1ea>
 8007bcc:	f04f 0801 	mov.w	r8, #1
 8007bd0:	e7c2      	b.n	8007b58 <__gethex+0x3c0>
 8007bd2:	f015 051f 	ands.w	r5, r5, #31
 8007bd6:	d0f9      	beq.n	8007bcc <__gethex+0x434>
 8007bd8:	9b01      	ldr	r3, [sp, #4]
 8007bda:	441a      	add	r2, r3
 8007bdc:	f1c5 0520 	rsb	r5, r5, #32
 8007be0:	f852 0c04 	ldr.w	r0, [r2, #-4]
 8007be4:	f7fe f890 	bl	8005d08 <__hi0bits>
 8007be8:	42a8      	cmp	r0, r5
 8007bea:	dbe6      	blt.n	8007bba <__gethex+0x422>
 8007bec:	e7ee      	b.n	8007bcc <__gethex+0x434>
 8007bee:	bf00      	nop
 8007bf0:	08008495 	.word	0x08008495

08007bf4 <L_shift>:
 8007bf4:	f1c2 0208 	rsb	r2, r2, #8
 8007bf8:	0092      	lsls	r2, r2, #2
 8007bfa:	b570      	push	{r4, r5, r6, lr}
 8007bfc:	f1c2 0620 	rsb	r6, r2, #32
 8007c00:	6843      	ldr	r3, [r0, #4]
 8007c02:	6804      	ldr	r4, [r0, #0]
 8007c04:	fa03 f506 	lsl.w	r5, r3, r6
 8007c08:	432c      	orrs	r4, r5
 8007c0a:	40d3      	lsrs	r3, r2
 8007c0c:	6004      	str	r4, [r0, #0]
 8007c0e:	f840 3f04 	str.w	r3, [r0, #4]!
 8007c12:	4288      	cmp	r0, r1
 8007c14:	d3f4      	bcc.n	8007c00 <L_shift+0xc>
 8007c16:	bd70      	pop	{r4, r5, r6, pc}

08007c18 <__match>:
 8007c18:	b530      	push	{r4, r5, lr}
 8007c1a:	6803      	ldr	r3, [r0, #0]
 8007c1c:	3301      	adds	r3, #1
 8007c1e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007c22:	b914      	cbnz	r4, 8007c2a <__match+0x12>
 8007c24:	6003      	str	r3, [r0, #0]
 8007c26:	2001      	movs	r0, #1
 8007c28:	bd30      	pop	{r4, r5, pc}
 8007c2a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007c2e:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8007c32:	2d19      	cmp	r5, #25
 8007c34:	bf98      	it	ls
 8007c36:	3220      	addls	r2, #32
 8007c38:	42a2      	cmp	r2, r4
 8007c3a:	d0f0      	beq.n	8007c1e <__match+0x6>
 8007c3c:	2000      	movs	r0, #0
 8007c3e:	e7f3      	b.n	8007c28 <__match+0x10>

08007c40 <__hexnan>:
 8007c40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c44:	680b      	ldr	r3, [r1, #0]
 8007c46:	6801      	ldr	r1, [r0, #0]
 8007c48:	115e      	asrs	r6, r3, #5
 8007c4a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8007c4e:	f013 031f 	ands.w	r3, r3, #31
 8007c52:	b087      	sub	sp, #28
 8007c54:	bf18      	it	ne
 8007c56:	3604      	addne	r6, #4
 8007c58:	2500      	movs	r5, #0
 8007c5a:	1f37      	subs	r7, r6, #4
 8007c5c:	4682      	mov	sl, r0
 8007c5e:	4690      	mov	r8, r2
 8007c60:	9301      	str	r3, [sp, #4]
 8007c62:	f846 5c04 	str.w	r5, [r6, #-4]
 8007c66:	46b9      	mov	r9, r7
 8007c68:	463c      	mov	r4, r7
 8007c6a:	9502      	str	r5, [sp, #8]
 8007c6c:	46ab      	mov	fp, r5
 8007c6e:	784a      	ldrb	r2, [r1, #1]
 8007c70:	1c4b      	adds	r3, r1, #1
 8007c72:	9303      	str	r3, [sp, #12]
 8007c74:	b342      	cbz	r2, 8007cc8 <__hexnan+0x88>
 8007c76:	4610      	mov	r0, r2
 8007c78:	9105      	str	r1, [sp, #20]
 8007c7a:	9204      	str	r2, [sp, #16]
 8007c7c:	f7ff fd76 	bl	800776c <__hexdig_fun>
 8007c80:	2800      	cmp	r0, #0
 8007c82:	d14f      	bne.n	8007d24 <__hexnan+0xe4>
 8007c84:	9a04      	ldr	r2, [sp, #16]
 8007c86:	9905      	ldr	r1, [sp, #20]
 8007c88:	2a20      	cmp	r2, #32
 8007c8a:	d818      	bhi.n	8007cbe <__hexnan+0x7e>
 8007c8c:	9b02      	ldr	r3, [sp, #8]
 8007c8e:	459b      	cmp	fp, r3
 8007c90:	dd13      	ble.n	8007cba <__hexnan+0x7a>
 8007c92:	454c      	cmp	r4, r9
 8007c94:	d206      	bcs.n	8007ca4 <__hexnan+0x64>
 8007c96:	2d07      	cmp	r5, #7
 8007c98:	dc04      	bgt.n	8007ca4 <__hexnan+0x64>
 8007c9a:	462a      	mov	r2, r5
 8007c9c:	4649      	mov	r1, r9
 8007c9e:	4620      	mov	r0, r4
 8007ca0:	f7ff ffa8 	bl	8007bf4 <L_shift>
 8007ca4:	4544      	cmp	r4, r8
 8007ca6:	d950      	bls.n	8007d4a <__hexnan+0x10a>
 8007ca8:	2300      	movs	r3, #0
 8007caa:	f1a4 0904 	sub.w	r9, r4, #4
 8007cae:	f844 3c04 	str.w	r3, [r4, #-4]
 8007cb2:	f8cd b008 	str.w	fp, [sp, #8]
 8007cb6:	464c      	mov	r4, r9
 8007cb8:	461d      	mov	r5, r3
 8007cba:	9903      	ldr	r1, [sp, #12]
 8007cbc:	e7d7      	b.n	8007c6e <__hexnan+0x2e>
 8007cbe:	2a29      	cmp	r2, #41	; 0x29
 8007cc0:	d155      	bne.n	8007d6e <__hexnan+0x12e>
 8007cc2:	3102      	adds	r1, #2
 8007cc4:	f8ca 1000 	str.w	r1, [sl]
 8007cc8:	f1bb 0f00 	cmp.w	fp, #0
 8007ccc:	d04f      	beq.n	8007d6e <__hexnan+0x12e>
 8007cce:	454c      	cmp	r4, r9
 8007cd0:	d206      	bcs.n	8007ce0 <__hexnan+0xa0>
 8007cd2:	2d07      	cmp	r5, #7
 8007cd4:	dc04      	bgt.n	8007ce0 <__hexnan+0xa0>
 8007cd6:	462a      	mov	r2, r5
 8007cd8:	4649      	mov	r1, r9
 8007cda:	4620      	mov	r0, r4
 8007cdc:	f7ff ff8a 	bl	8007bf4 <L_shift>
 8007ce0:	4544      	cmp	r4, r8
 8007ce2:	d934      	bls.n	8007d4e <__hexnan+0x10e>
 8007ce4:	f1a8 0204 	sub.w	r2, r8, #4
 8007ce8:	4623      	mov	r3, r4
 8007cea:	f853 1b04 	ldr.w	r1, [r3], #4
 8007cee:	f842 1f04 	str.w	r1, [r2, #4]!
 8007cf2:	429f      	cmp	r7, r3
 8007cf4:	d2f9      	bcs.n	8007cea <__hexnan+0xaa>
 8007cf6:	1b3b      	subs	r3, r7, r4
 8007cf8:	f023 0303 	bic.w	r3, r3, #3
 8007cfc:	3304      	adds	r3, #4
 8007cfe:	3e03      	subs	r6, #3
 8007d00:	3401      	adds	r4, #1
 8007d02:	42a6      	cmp	r6, r4
 8007d04:	bf38      	it	cc
 8007d06:	2304      	movcc	r3, #4
 8007d08:	4443      	add	r3, r8
 8007d0a:	2200      	movs	r2, #0
 8007d0c:	f843 2b04 	str.w	r2, [r3], #4
 8007d10:	429f      	cmp	r7, r3
 8007d12:	d2fb      	bcs.n	8007d0c <__hexnan+0xcc>
 8007d14:	683b      	ldr	r3, [r7, #0]
 8007d16:	b91b      	cbnz	r3, 8007d20 <__hexnan+0xe0>
 8007d18:	4547      	cmp	r7, r8
 8007d1a:	d126      	bne.n	8007d6a <__hexnan+0x12a>
 8007d1c:	2301      	movs	r3, #1
 8007d1e:	603b      	str	r3, [r7, #0]
 8007d20:	2005      	movs	r0, #5
 8007d22:	e025      	b.n	8007d70 <__hexnan+0x130>
 8007d24:	3501      	adds	r5, #1
 8007d26:	2d08      	cmp	r5, #8
 8007d28:	f10b 0b01 	add.w	fp, fp, #1
 8007d2c:	dd06      	ble.n	8007d3c <__hexnan+0xfc>
 8007d2e:	4544      	cmp	r4, r8
 8007d30:	d9c3      	bls.n	8007cba <__hexnan+0x7a>
 8007d32:	2300      	movs	r3, #0
 8007d34:	f844 3c04 	str.w	r3, [r4, #-4]
 8007d38:	2501      	movs	r5, #1
 8007d3a:	3c04      	subs	r4, #4
 8007d3c:	6822      	ldr	r2, [r4, #0]
 8007d3e:	f000 000f 	and.w	r0, r0, #15
 8007d42:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8007d46:	6020      	str	r0, [r4, #0]
 8007d48:	e7b7      	b.n	8007cba <__hexnan+0x7a>
 8007d4a:	2508      	movs	r5, #8
 8007d4c:	e7b5      	b.n	8007cba <__hexnan+0x7a>
 8007d4e:	9b01      	ldr	r3, [sp, #4]
 8007d50:	2b00      	cmp	r3, #0
 8007d52:	d0df      	beq.n	8007d14 <__hexnan+0xd4>
 8007d54:	f1c3 0320 	rsb	r3, r3, #32
 8007d58:	f04f 32ff 	mov.w	r2, #4294967295
 8007d5c:	40da      	lsrs	r2, r3
 8007d5e:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8007d62:	4013      	ands	r3, r2
 8007d64:	f846 3c04 	str.w	r3, [r6, #-4]
 8007d68:	e7d4      	b.n	8007d14 <__hexnan+0xd4>
 8007d6a:	3f04      	subs	r7, #4
 8007d6c:	e7d2      	b.n	8007d14 <__hexnan+0xd4>
 8007d6e:	2004      	movs	r0, #4
 8007d70:	b007      	add	sp, #28
 8007d72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08007d76 <__ascii_mbtowc>:
 8007d76:	b082      	sub	sp, #8
 8007d78:	b901      	cbnz	r1, 8007d7c <__ascii_mbtowc+0x6>
 8007d7a:	a901      	add	r1, sp, #4
 8007d7c:	b142      	cbz	r2, 8007d90 <__ascii_mbtowc+0x1a>
 8007d7e:	b14b      	cbz	r3, 8007d94 <__ascii_mbtowc+0x1e>
 8007d80:	7813      	ldrb	r3, [r2, #0]
 8007d82:	600b      	str	r3, [r1, #0]
 8007d84:	7812      	ldrb	r2, [r2, #0]
 8007d86:	1e10      	subs	r0, r2, #0
 8007d88:	bf18      	it	ne
 8007d8a:	2001      	movne	r0, #1
 8007d8c:	b002      	add	sp, #8
 8007d8e:	4770      	bx	lr
 8007d90:	4610      	mov	r0, r2
 8007d92:	e7fb      	b.n	8007d8c <__ascii_mbtowc+0x16>
 8007d94:	f06f 0001 	mvn.w	r0, #1
 8007d98:	e7f8      	b.n	8007d8c <__ascii_mbtowc+0x16>

08007d9a <_realloc_r>:
 8007d9a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007d9e:	4680      	mov	r8, r0
 8007da0:	4614      	mov	r4, r2
 8007da2:	460e      	mov	r6, r1
 8007da4:	b921      	cbnz	r1, 8007db0 <_realloc_r+0x16>
 8007da6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007daa:	4611      	mov	r1, r2
 8007dac:	f7fd be2e 	b.w	8005a0c <_malloc_r>
 8007db0:	b92a      	cbnz	r2, 8007dbe <_realloc_r+0x24>
 8007db2:	f7fd fdb7 	bl	8005924 <_free_r>
 8007db6:	4625      	mov	r5, r4
 8007db8:	4628      	mov	r0, r5
 8007dba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007dbe:	f000 f842 	bl	8007e46 <_malloc_usable_size_r>
 8007dc2:	4284      	cmp	r4, r0
 8007dc4:	4607      	mov	r7, r0
 8007dc6:	d802      	bhi.n	8007dce <_realloc_r+0x34>
 8007dc8:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007dcc:	d812      	bhi.n	8007df4 <_realloc_r+0x5a>
 8007dce:	4621      	mov	r1, r4
 8007dd0:	4640      	mov	r0, r8
 8007dd2:	f7fd fe1b 	bl	8005a0c <_malloc_r>
 8007dd6:	4605      	mov	r5, r0
 8007dd8:	2800      	cmp	r0, #0
 8007dda:	d0ed      	beq.n	8007db8 <_realloc_r+0x1e>
 8007ddc:	42bc      	cmp	r4, r7
 8007dde:	4622      	mov	r2, r4
 8007de0:	4631      	mov	r1, r6
 8007de2:	bf28      	it	cs
 8007de4:	463a      	movcs	r2, r7
 8007de6:	f7ff fc23 	bl	8007630 <memcpy>
 8007dea:	4631      	mov	r1, r6
 8007dec:	4640      	mov	r0, r8
 8007dee:	f7fd fd99 	bl	8005924 <_free_r>
 8007df2:	e7e1      	b.n	8007db8 <_realloc_r+0x1e>
 8007df4:	4635      	mov	r5, r6
 8007df6:	e7df      	b.n	8007db8 <_realloc_r+0x1e>

08007df8 <__ascii_wctomb>:
 8007df8:	b149      	cbz	r1, 8007e0e <__ascii_wctomb+0x16>
 8007dfa:	2aff      	cmp	r2, #255	; 0xff
 8007dfc:	bf85      	ittet	hi
 8007dfe:	238a      	movhi	r3, #138	; 0x8a
 8007e00:	6003      	strhi	r3, [r0, #0]
 8007e02:	700a      	strbls	r2, [r1, #0]
 8007e04:	f04f 30ff 	movhi.w	r0, #4294967295
 8007e08:	bf98      	it	ls
 8007e0a:	2001      	movls	r0, #1
 8007e0c:	4770      	bx	lr
 8007e0e:	4608      	mov	r0, r1
 8007e10:	4770      	bx	lr
	...

08007e14 <fiprintf>:
 8007e14:	b40e      	push	{r1, r2, r3}
 8007e16:	b503      	push	{r0, r1, lr}
 8007e18:	4601      	mov	r1, r0
 8007e1a:	ab03      	add	r3, sp, #12
 8007e1c:	4805      	ldr	r0, [pc, #20]	; (8007e34 <fiprintf+0x20>)
 8007e1e:	f853 2b04 	ldr.w	r2, [r3], #4
 8007e22:	6800      	ldr	r0, [r0, #0]
 8007e24:	9301      	str	r3, [sp, #4]
 8007e26:	f000 f83f 	bl	8007ea8 <_vfiprintf_r>
 8007e2a:	b002      	add	sp, #8
 8007e2c:	f85d eb04 	ldr.w	lr, [sp], #4
 8007e30:	b003      	add	sp, #12
 8007e32:	4770      	bx	lr
 8007e34:	20000064 	.word	0x20000064

08007e38 <abort>:
 8007e38:	b508      	push	{r3, lr}
 8007e3a:	2006      	movs	r0, #6
 8007e3c:	f000 fa0c 	bl	8008258 <raise>
 8007e40:	2001      	movs	r0, #1
 8007e42:	f7f9 fa71 	bl	8001328 <_exit>

08007e46 <_malloc_usable_size_r>:
 8007e46:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007e4a:	1f18      	subs	r0, r3, #4
 8007e4c:	2b00      	cmp	r3, #0
 8007e4e:	bfbc      	itt	lt
 8007e50:	580b      	ldrlt	r3, [r1, r0]
 8007e52:	18c0      	addlt	r0, r0, r3
 8007e54:	4770      	bx	lr

08007e56 <__sfputc_r>:
 8007e56:	6893      	ldr	r3, [r2, #8]
 8007e58:	3b01      	subs	r3, #1
 8007e5a:	2b00      	cmp	r3, #0
 8007e5c:	b410      	push	{r4}
 8007e5e:	6093      	str	r3, [r2, #8]
 8007e60:	da08      	bge.n	8007e74 <__sfputc_r+0x1e>
 8007e62:	6994      	ldr	r4, [r2, #24]
 8007e64:	42a3      	cmp	r3, r4
 8007e66:	db01      	blt.n	8007e6c <__sfputc_r+0x16>
 8007e68:	290a      	cmp	r1, #10
 8007e6a:	d103      	bne.n	8007e74 <__sfputc_r+0x1e>
 8007e6c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007e70:	f000 b934 	b.w	80080dc <__swbuf_r>
 8007e74:	6813      	ldr	r3, [r2, #0]
 8007e76:	1c58      	adds	r0, r3, #1
 8007e78:	6010      	str	r0, [r2, #0]
 8007e7a:	7019      	strb	r1, [r3, #0]
 8007e7c:	4608      	mov	r0, r1
 8007e7e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007e82:	4770      	bx	lr

08007e84 <__sfputs_r>:
 8007e84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e86:	4606      	mov	r6, r0
 8007e88:	460f      	mov	r7, r1
 8007e8a:	4614      	mov	r4, r2
 8007e8c:	18d5      	adds	r5, r2, r3
 8007e8e:	42ac      	cmp	r4, r5
 8007e90:	d101      	bne.n	8007e96 <__sfputs_r+0x12>
 8007e92:	2000      	movs	r0, #0
 8007e94:	e007      	b.n	8007ea6 <__sfputs_r+0x22>
 8007e96:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007e9a:	463a      	mov	r2, r7
 8007e9c:	4630      	mov	r0, r6
 8007e9e:	f7ff ffda 	bl	8007e56 <__sfputc_r>
 8007ea2:	1c43      	adds	r3, r0, #1
 8007ea4:	d1f3      	bne.n	8007e8e <__sfputs_r+0xa>
 8007ea6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08007ea8 <_vfiprintf_r>:
 8007ea8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007eac:	460d      	mov	r5, r1
 8007eae:	b09d      	sub	sp, #116	; 0x74
 8007eb0:	4614      	mov	r4, r2
 8007eb2:	4698      	mov	r8, r3
 8007eb4:	4606      	mov	r6, r0
 8007eb6:	b118      	cbz	r0, 8007ec0 <_vfiprintf_r+0x18>
 8007eb8:	6a03      	ldr	r3, [r0, #32]
 8007eba:	b90b      	cbnz	r3, 8007ec0 <_vfiprintf_r+0x18>
 8007ebc:	f7fc fd98 	bl	80049f0 <__sinit>
 8007ec0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007ec2:	07d9      	lsls	r1, r3, #31
 8007ec4:	d405      	bmi.n	8007ed2 <_vfiprintf_r+0x2a>
 8007ec6:	89ab      	ldrh	r3, [r5, #12]
 8007ec8:	059a      	lsls	r2, r3, #22
 8007eca:	d402      	bmi.n	8007ed2 <_vfiprintf_r+0x2a>
 8007ecc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007ece:	f7fc fea6 	bl	8004c1e <__retarget_lock_acquire_recursive>
 8007ed2:	89ab      	ldrh	r3, [r5, #12]
 8007ed4:	071b      	lsls	r3, r3, #28
 8007ed6:	d501      	bpl.n	8007edc <_vfiprintf_r+0x34>
 8007ed8:	692b      	ldr	r3, [r5, #16]
 8007eda:	b99b      	cbnz	r3, 8007f04 <_vfiprintf_r+0x5c>
 8007edc:	4629      	mov	r1, r5
 8007ede:	4630      	mov	r0, r6
 8007ee0:	f000 f93a 	bl	8008158 <__swsetup_r>
 8007ee4:	b170      	cbz	r0, 8007f04 <_vfiprintf_r+0x5c>
 8007ee6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007ee8:	07dc      	lsls	r4, r3, #31
 8007eea:	d504      	bpl.n	8007ef6 <_vfiprintf_r+0x4e>
 8007eec:	f04f 30ff 	mov.w	r0, #4294967295
 8007ef0:	b01d      	add	sp, #116	; 0x74
 8007ef2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ef6:	89ab      	ldrh	r3, [r5, #12]
 8007ef8:	0598      	lsls	r0, r3, #22
 8007efa:	d4f7      	bmi.n	8007eec <_vfiprintf_r+0x44>
 8007efc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007efe:	f7fc fe8f 	bl	8004c20 <__retarget_lock_release_recursive>
 8007f02:	e7f3      	b.n	8007eec <_vfiprintf_r+0x44>
 8007f04:	2300      	movs	r3, #0
 8007f06:	9309      	str	r3, [sp, #36]	; 0x24
 8007f08:	2320      	movs	r3, #32
 8007f0a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007f0e:	f8cd 800c 	str.w	r8, [sp, #12]
 8007f12:	2330      	movs	r3, #48	; 0x30
 8007f14:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 80080c8 <_vfiprintf_r+0x220>
 8007f18:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007f1c:	f04f 0901 	mov.w	r9, #1
 8007f20:	4623      	mov	r3, r4
 8007f22:	469a      	mov	sl, r3
 8007f24:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007f28:	b10a      	cbz	r2, 8007f2e <_vfiprintf_r+0x86>
 8007f2a:	2a25      	cmp	r2, #37	; 0x25
 8007f2c:	d1f9      	bne.n	8007f22 <_vfiprintf_r+0x7a>
 8007f2e:	ebba 0b04 	subs.w	fp, sl, r4
 8007f32:	d00b      	beq.n	8007f4c <_vfiprintf_r+0xa4>
 8007f34:	465b      	mov	r3, fp
 8007f36:	4622      	mov	r2, r4
 8007f38:	4629      	mov	r1, r5
 8007f3a:	4630      	mov	r0, r6
 8007f3c:	f7ff ffa2 	bl	8007e84 <__sfputs_r>
 8007f40:	3001      	adds	r0, #1
 8007f42:	f000 80a9 	beq.w	8008098 <_vfiprintf_r+0x1f0>
 8007f46:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007f48:	445a      	add	r2, fp
 8007f4a:	9209      	str	r2, [sp, #36]	; 0x24
 8007f4c:	f89a 3000 	ldrb.w	r3, [sl]
 8007f50:	2b00      	cmp	r3, #0
 8007f52:	f000 80a1 	beq.w	8008098 <_vfiprintf_r+0x1f0>
 8007f56:	2300      	movs	r3, #0
 8007f58:	f04f 32ff 	mov.w	r2, #4294967295
 8007f5c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007f60:	f10a 0a01 	add.w	sl, sl, #1
 8007f64:	9304      	str	r3, [sp, #16]
 8007f66:	9307      	str	r3, [sp, #28]
 8007f68:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007f6c:	931a      	str	r3, [sp, #104]	; 0x68
 8007f6e:	4654      	mov	r4, sl
 8007f70:	2205      	movs	r2, #5
 8007f72:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007f76:	4854      	ldr	r0, [pc, #336]	; (80080c8 <_vfiprintf_r+0x220>)
 8007f78:	f7f8 f932 	bl	80001e0 <memchr>
 8007f7c:	9a04      	ldr	r2, [sp, #16]
 8007f7e:	b9d8      	cbnz	r0, 8007fb8 <_vfiprintf_r+0x110>
 8007f80:	06d1      	lsls	r1, r2, #27
 8007f82:	bf44      	itt	mi
 8007f84:	2320      	movmi	r3, #32
 8007f86:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007f8a:	0713      	lsls	r3, r2, #28
 8007f8c:	bf44      	itt	mi
 8007f8e:	232b      	movmi	r3, #43	; 0x2b
 8007f90:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007f94:	f89a 3000 	ldrb.w	r3, [sl]
 8007f98:	2b2a      	cmp	r3, #42	; 0x2a
 8007f9a:	d015      	beq.n	8007fc8 <_vfiprintf_r+0x120>
 8007f9c:	9a07      	ldr	r2, [sp, #28]
 8007f9e:	4654      	mov	r4, sl
 8007fa0:	2000      	movs	r0, #0
 8007fa2:	f04f 0c0a 	mov.w	ip, #10
 8007fa6:	4621      	mov	r1, r4
 8007fa8:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007fac:	3b30      	subs	r3, #48	; 0x30
 8007fae:	2b09      	cmp	r3, #9
 8007fb0:	d94d      	bls.n	800804e <_vfiprintf_r+0x1a6>
 8007fb2:	b1b0      	cbz	r0, 8007fe2 <_vfiprintf_r+0x13a>
 8007fb4:	9207      	str	r2, [sp, #28]
 8007fb6:	e014      	b.n	8007fe2 <_vfiprintf_r+0x13a>
 8007fb8:	eba0 0308 	sub.w	r3, r0, r8
 8007fbc:	fa09 f303 	lsl.w	r3, r9, r3
 8007fc0:	4313      	orrs	r3, r2
 8007fc2:	9304      	str	r3, [sp, #16]
 8007fc4:	46a2      	mov	sl, r4
 8007fc6:	e7d2      	b.n	8007f6e <_vfiprintf_r+0xc6>
 8007fc8:	9b03      	ldr	r3, [sp, #12]
 8007fca:	1d19      	adds	r1, r3, #4
 8007fcc:	681b      	ldr	r3, [r3, #0]
 8007fce:	9103      	str	r1, [sp, #12]
 8007fd0:	2b00      	cmp	r3, #0
 8007fd2:	bfbb      	ittet	lt
 8007fd4:	425b      	neglt	r3, r3
 8007fd6:	f042 0202 	orrlt.w	r2, r2, #2
 8007fda:	9307      	strge	r3, [sp, #28]
 8007fdc:	9307      	strlt	r3, [sp, #28]
 8007fde:	bfb8      	it	lt
 8007fe0:	9204      	strlt	r2, [sp, #16]
 8007fe2:	7823      	ldrb	r3, [r4, #0]
 8007fe4:	2b2e      	cmp	r3, #46	; 0x2e
 8007fe6:	d10c      	bne.n	8008002 <_vfiprintf_r+0x15a>
 8007fe8:	7863      	ldrb	r3, [r4, #1]
 8007fea:	2b2a      	cmp	r3, #42	; 0x2a
 8007fec:	d134      	bne.n	8008058 <_vfiprintf_r+0x1b0>
 8007fee:	9b03      	ldr	r3, [sp, #12]
 8007ff0:	1d1a      	adds	r2, r3, #4
 8007ff2:	681b      	ldr	r3, [r3, #0]
 8007ff4:	9203      	str	r2, [sp, #12]
 8007ff6:	2b00      	cmp	r3, #0
 8007ff8:	bfb8      	it	lt
 8007ffa:	f04f 33ff 	movlt.w	r3, #4294967295
 8007ffe:	3402      	adds	r4, #2
 8008000:	9305      	str	r3, [sp, #20]
 8008002:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 80080d8 <_vfiprintf_r+0x230>
 8008006:	7821      	ldrb	r1, [r4, #0]
 8008008:	2203      	movs	r2, #3
 800800a:	4650      	mov	r0, sl
 800800c:	f7f8 f8e8 	bl	80001e0 <memchr>
 8008010:	b138      	cbz	r0, 8008022 <_vfiprintf_r+0x17a>
 8008012:	9b04      	ldr	r3, [sp, #16]
 8008014:	eba0 000a 	sub.w	r0, r0, sl
 8008018:	2240      	movs	r2, #64	; 0x40
 800801a:	4082      	lsls	r2, r0
 800801c:	4313      	orrs	r3, r2
 800801e:	3401      	adds	r4, #1
 8008020:	9304      	str	r3, [sp, #16]
 8008022:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008026:	4829      	ldr	r0, [pc, #164]	; (80080cc <_vfiprintf_r+0x224>)
 8008028:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800802c:	2206      	movs	r2, #6
 800802e:	f7f8 f8d7 	bl	80001e0 <memchr>
 8008032:	2800      	cmp	r0, #0
 8008034:	d03f      	beq.n	80080b6 <_vfiprintf_r+0x20e>
 8008036:	4b26      	ldr	r3, [pc, #152]	; (80080d0 <_vfiprintf_r+0x228>)
 8008038:	bb1b      	cbnz	r3, 8008082 <_vfiprintf_r+0x1da>
 800803a:	9b03      	ldr	r3, [sp, #12]
 800803c:	3307      	adds	r3, #7
 800803e:	f023 0307 	bic.w	r3, r3, #7
 8008042:	3308      	adds	r3, #8
 8008044:	9303      	str	r3, [sp, #12]
 8008046:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008048:	443b      	add	r3, r7
 800804a:	9309      	str	r3, [sp, #36]	; 0x24
 800804c:	e768      	b.n	8007f20 <_vfiprintf_r+0x78>
 800804e:	fb0c 3202 	mla	r2, ip, r2, r3
 8008052:	460c      	mov	r4, r1
 8008054:	2001      	movs	r0, #1
 8008056:	e7a6      	b.n	8007fa6 <_vfiprintf_r+0xfe>
 8008058:	2300      	movs	r3, #0
 800805a:	3401      	adds	r4, #1
 800805c:	9305      	str	r3, [sp, #20]
 800805e:	4619      	mov	r1, r3
 8008060:	f04f 0c0a 	mov.w	ip, #10
 8008064:	4620      	mov	r0, r4
 8008066:	f810 2b01 	ldrb.w	r2, [r0], #1
 800806a:	3a30      	subs	r2, #48	; 0x30
 800806c:	2a09      	cmp	r2, #9
 800806e:	d903      	bls.n	8008078 <_vfiprintf_r+0x1d0>
 8008070:	2b00      	cmp	r3, #0
 8008072:	d0c6      	beq.n	8008002 <_vfiprintf_r+0x15a>
 8008074:	9105      	str	r1, [sp, #20]
 8008076:	e7c4      	b.n	8008002 <_vfiprintf_r+0x15a>
 8008078:	fb0c 2101 	mla	r1, ip, r1, r2
 800807c:	4604      	mov	r4, r0
 800807e:	2301      	movs	r3, #1
 8008080:	e7f0      	b.n	8008064 <_vfiprintf_r+0x1bc>
 8008082:	ab03      	add	r3, sp, #12
 8008084:	9300      	str	r3, [sp, #0]
 8008086:	462a      	mov	r2, r5
 8008088:	4b12      	ldr	r3, [pc, #72]	; (80080d4 <_vfiprintf_r+0x22c>)
 800808a:	a904      	add	r1, sp, #16
 800808c:	4630      	mov	r0, r6
 800808e:	f7fb fe4d 	bl	8003d2c <_printf_float>
 8008092:	4607      	mov	r7, r0
 8008094:	1c78      	adds	r0, r7, #1
 8008096:	d1d6      	bne.n	8008046 <_vfiprintf_r+0x19e>
 8008098:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800809a:	07d9      	lsls	r1, r3, #31
 800809c:	d405      	bmi.n	80080aa <_vfiprintf_r+0x202>
 800809e:	89ab      	ldrh	r3, [r5, #12]
 80080a0:	059a      	lsls	r2, r3, #22
 80080a2:	d402      	bmi.n	80080aa <_vfiprintf_r+0x202>
 80080a4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80080a6:	f7fc fdbb 	bl	8004c20 <__retarget_lock_release_recursive>
 80080aa:	89ab      	ldrh	r3, [r5, #12]
 80080ac:	065b      	lsls	r3, r3, #25
 80080ae:	f53f af1d 	bmi.w	8007eec <_vfiprintf_r+0x44>
 80080b2:	9809      	ldr	r0, [sp, #36]	; 0x24
 80080b4:	e71c      	b.n	8007ef0 <_vfiprintf_r+0x48>
 80080b6:	ab03      	add	r3, sp, #12
 80080b8:	9300      	str	r3, [sp, #0]
 80080ba:	462a      	mov	r2, r5
 80080bc:	4b05      	ldr	r3, [pc, #20]	; (80080d4 <_vfiprintf_r+0x22c>)
 80080be:	a904      	add	r1, sp, #16
 80080c0:	4630      	mov	r0, r6
 80080c2:	f7fc f8d7 	bl	8004274 <_printf_i>
 80080c6:	e7e4      	b.n	8008092 <_vfiprintf_r+0x1ea>
 80080c8:	08008751 	.word	0x08008751
 80080cc:	0800875b 	.word	0x0800875b
 80080d0:	08003d2d 	.word	0x08003d2d
 80080d4:	08007e85 	.word	0x08007e85
 80080d8:	08008757 	.word	0x08008757

080080dc <__swbuf_r>:
 80080dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80080de:	460e      	mov	r6, r1
 80080e0:	4614      	mov	r4, r2
 80080e2:	4605      	mov	r5, r0
 80080e4:	b118      	cbz	r0, 80080ee <__swbuf_r+0x12>
 80080e6:	6a03      	ldr	r3, [r0, #32]
 80080e8:	b90b      	cbnz	r3, 80080ee <__swbuf_r+0x12>
 80080ea:	f7fc fc81 	bl	80049f0 <__sinit>
 80080ee:	69a3      	ldr	r3, [r4, #24]
 80080f0:	60a3      	str	r3, [r4, #8]
 80080f2:	89a3      	ldrh	r3, [r4, #12]
 80080f4:	071a      	lsls	r2, r3, #28
 80080f6:	d525      	bpl.n	8008144 <__swbuf_r+0x68>
 80080f8:	6923      	ldr	r3, [r4, #16]
 80080fa:	b31b      	cbz	r3, 8008144 <__swbuf_r+0x68>
 80080fc:	6823      	ldr	r3, [r4, #0]
 80080fe:	6922      	ldr	r2, [r4, #16]
 8008100:	1a98      	subs	r0, r3, r2
 8008102:	6963      	ldr	r3, [r4, #20]
 8008104:	b2f6      	uxtb	r6, r6
 8008106:	4283      	cmp	r3, r0
 8008108:	4637      	mov	r7, r6
 800810a:	dc04      	bgt.n	8008116 <__swbuf_r+0x3a>
 800810c:	4621      	mov	r1, r4
 800810e:	4628      	mov	r0, r5
 8008110:	f7ff fa2a 	bl	8007568 <_fflush_r>
 8008114:	b9e0      	cbnz	r0, 8008150 <__swbuf_r+0x74>
 8008116:	68a3      	ldr	r3, [r4, #8]
 8008118:	3b01      	subs	r3, #1
 800811a:	60a3      	str	r3, [r4, #8]
 800811c:	6823      	ldr	r3, [r4, #0]
 800811e:	1c5a      	adds	r2, r3, #1
 8008120:	6022      	str	r2, [r4, #0]
 8008122:	701e      	strb	r6, [r3, #0]
 8008124:	6962      	ldr	r2, [r4, #20]
 8008126:	1c43      	adds	r3, r0, #1
 8008128:	429a      	cmp	r2, r3
 800812a:	d004      	beq.n	8008136 <__swbuf_r+0x5a>
 800812c:	89a3      	ldrh	r3, [r4, #12]
 800812e:	07db      	lsls	r3, r3, #31
 8008130:	d506      	bpl.n	8008140 <__swbuf_r+0x64>
 8008132:	2e0a      	cmp	r6, #10
 8008134:	d104      	bne.n	8008140 <__swbuf_r+0x64>
 8008136:	4621      	mov	r1, r4
 8008138:	4628      	mov	r0, r5
 800813a:	f7ff fa15 	bl	8007568 <_fflush_r>
 800813e:	b938      	cbnz	r0, 8008150 <__swbuf_r+0x74>
 8008140:	4638      	mov	r0, r7
 8008142:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008144:	4621      	mov	r1, r4
 8008146:	4628      	mov	r0, r5
 8008148:	f000 f806 	bl	8008158 <__swsetup_r>
 800814c:	2800      	cmp	r0, #0
 800814e:	d0d5      	beq.n	80080fc <__swbuf_r+0x20>
 8008150:	f04f 37ff 	mov.w	r7, #4294967295
 8008154:	e7f4      	b.n	8008140 <__swbuf_r+0x64>
	...

08008158 <__swsetup_r>:
 8008158:	b538      	push	{r3, r4, r5, lr}
 800815a:	4b2a      	ldr	r3, [pc, #168]	; (8008204 <__swsetup_r+0xac>)
 800815c:	4605      	mov	r5, r0
 800815e:	6818      	ldr	r0, [r3, #0]
 8008160:	460c      	mov	r4, r1
 8008162:	b118      	cbz	r0, 800816c <__swsetup_r+0x14>
 8008164:	6a03      	ldr	r3, [r0, #32]
 8008166:	b90b      	cbnz	r3, 800816c <__swsetup_r+0x14>
 8008168:	f7fc fc42 	bl	80049f0 <__sinit>
 800816c:	89a3      	ldrh	r3, [r4, #12]
 800816e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008172:	0718      	lsls	r0, r3, #28
 8008174:	d422      	bmi.n	80081bc <__swsetup_r+0x64>
 8008176:	06d9      	lsls	r1, r3, #27
 8008178:	d407      	bmi.n	800818a <__swsetup_r+0x32>
 800817a:	2309      	movs	r3, #9
 800817c:	602b      	str	r3, [r5, #0]
 800817e:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008182:	81a3      	strh	r3, [r4, #12]
 8008184:	f04f 30ff 	mov.w	r0, #4294967295
 8008188:	e034      	b.n	80081f4 <__swsetup_r+0x9c>
 800818a:	0758      	lsls	r0, r3, #29
 800818c:	d512      	bpl.n	80081b4 <__swsetup_r+0x5c>
 800818e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008190:	b141      	cbz	r1, 80081a4 <__swsetup_r+0x4c>
 8008192:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008196:	4299      	cmp	r1, r3
 8008198:	d002      	beq.n	80081a0 <__swsetup_r+0x48>
 800819a:	4628      	mov	r0, r5
 800819c:	f7fd fbc2 	bl	8005924 <_free_r>
 80081a0:	2300      	movs	r3, #0
 80081a2:	6363      	str	r3, [r4, #52]	; 0x34
 80081a4:	89a3      	ldrh	r3, [r4, #12]
 80081a6:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80081aa:	81a3      	strh	r3, [r4, #12]
 80081ac:	2300      	movs	r3, #0
 80081ae:	6063      	str	r3, [r4, #4]
 80081b0:	6923      	ldr	r3, [r4, #16]
 80081b2:	6023      	str	r3, [r4, #0]
 80081b4:	89a3      	ldrh	r3, [r4, #12]
 80081b6:	f043 0308 	orr.w	r3, r3, #8
 80081ba:	81a3      	strh	r3, [r4, #12]
 80081bc:	6923      	ldr	r3, [r4, #16]
 80081be:	b94b      	cbnz	r3, 80081d4 <__swsetup_r+0x7c>
 80081c0:	89a3      	ldrh	r3, [r4, #12]
 80081c2:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80081c6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80081ca:	d003      	beq.n	80081d4 <__swsetup_r+0x7c>
 80081cc:	4621      	mov	r1, r4
 80081ce:	4628      	mov	r0, r5
 80081d0:	f000 f884 	bl	80082dc <__smakebuf_r>
 80081d4:	89a0      	ldrh	r0, [r4, #12]
 80081d6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80081da:	f010 0301 	ands.w	r3, r0, #1
 80081de:	d00a      	beq.n	80081f6 <__swsetup_r+0x9e>
 80081e0:	2300      	movs	r3, #0
 80081e2:	60a3      	str	r3, [r4, #8]
 80081e4:	6963      	ldr	r3, [r4, #20]
 80081e6:	425b      	negs	r3, r3
 80081e8:	61a3      	str	r3, [r4, #24]
 80081ea:	6923      	ldr	r3, [r4, #16]
 80081ec:	b943      	cbnz	r3, 8008200 <__swsetup_r+0xa8>
 80081ee:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80081f2:	d1c4      	bne.n	800817e <__swsetup_r+0x26>
 80081f4:	bd38      	pop	{r3, r4, r5, pc}
 80081f6:	0781      	lsls	r1, r0, #30
 80081f8:	bf58      	it	pl
 80081fa:	6963      	ldrpl	r3, [r4, #20]
 80081fc:	60a3      	str	r3, [r4, #8]
 80081fe:	e7f4      	b.n	80081ea <__swsetup_r+0x92>
 8008200:	2000      	movs	r0, #0
 8008202:	e7f7      	b.n	80081f4 <__swsetup_r+0x9c>
 8008204:	20000064 	.word	0x20000064

08008208 <_raise_r>:
 8008208:	291f      	cmp	r1, #31
 800820a:	b538      	push	{r3, r4, r5, lr}
 800820c:	4604      	mov	r4, r0
 800820e:	460d      	mov	r5, r1
 8008210:	d904      	bls.n	800821c <_raise_r+0x14>
 8008212:	2316      	movs	r3, #22
 8008214:	6003      	str	r3, [r0, #0]
 8008216:	f04f 30ff 	mov.w	r0, #4294967295
 800821a:	bd38      	pop	{r3, r4, r5, pc}
 800821c:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800821e:	b112      	cbz	r2, 8008226 <_raise_r+0x1e>
 8008220:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008224:	b94b      	cbnz	r3, 800823a <_raise_r+0x32>
 8008226:	4620      	mov	r0, r4
 8008228:	f000 f830 	bl	800828c <_getpid_r>
 800822c:	462a      	mov	r2, r5
 800822e:	4601      	mov	r1, r0
 8008230:	4620      	mov	r0, r4
 8008232:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008236:	f000 b817 	b.w	8008268 <_kill_r>
 800823a:	2b01      	cmp	r3, #1
 800823c:	d00a      	beq.n	8008254 <_raise_r+0x4c>
 800823e:	1c59      	adds	r1, r3, #1
 8008240:	d103      	bne.n	800824a <_raise_r+0x42>
 8008242:	2316      	movs	r3, #22
 8008244:	6003      	str	r3, [r0, #0]
 8008246:	2001      	movs	r0, #1
 8008248:	e7e7      	b.n	800821a <_raise_r+0x12>
 800824a:	2400      	movs	r4, #0
 800824c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008250:	4628      	mov	r0, r5
 8008252:	4798      	blx	r3
 8008254:	2000      	movs	r0, #0
 8008256:	e7e0      	b.n	800821a <_raise_r+0x12>

08008258 <raise>:
 8008258:	4b02      	ldr	r3, [pc, #8]	; (8008264 <raise+0xc>)
 800825a:	4601      	mov	r1, r0
 800825c:	6818      	ldr	r0, [r3, #0]
 800825e:	f7ff bfd3 	b.w	8008208 <_raise_r>
 8008262:	bf00      	nop
 8008264:	20000064 	.word	0x20000064

08008268 <_kill_r>:
 8008268:	b538      	push	{r3, r4, r5, lr}
 800826a:	4d07      	ldr	r5, [pc, #28]	; (8008288 <_kill_r+0x20>)
 800826c:	2300      	movs	r3, #0
 800826e:	4604      	mov	r4, r0
 8008270:	4608      	mov	r0, r1
 8008272:	4611      	mov	r1, r2
 8008274:	602b      	str	r3, [r5, #0]
 8008276:	f7f9 f847 	bl	8001308 <_kill>
 800827a:	1c43      	adds	r3, r0, #1
 800827c:	d102      	bne.n	8008284 <_kill_r+0x1c>
 800827e:	682b      	ldr	r3, [r5, #0]
 8008280:	b103      	cbz	r3, 8008284 <_kill_r+0x1c>
 8008282:	6023      	str	r3, [r4, #0]
 8008284:	bd38      	pop	{r3, r4, r5, pc}
 8008286:	bf00      	nop
 8008288:	200003c4 	.word	0x200003c4

0800828c <_getpid_r>:
 800828c:	f7f9 b834 	b.w	80012f8 <_getpid>

08008290 <__swhatbuf_r>:
 8008290:	b570      	push	{r4, r5, r6, lr}
 8008292:	460c      	mov	r4, r1
 8008294:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008298:	2900      	cmp	r1, #0
 800829a:	b096      	sub	sp, #88	; 0x58
 800829c:	4615      	mov	r5, r2
 800829e:	461e      	mov	r6, r3
 80082a0:	da0d      	bge.n	80082be <__swhatbuf_r+0x2e>
 80082a2:	89a3      	ldrh	r3, [r4, #12]
 80082a4:	f013 0f80 	tst.w	r3, #128	; 0x80
 80082a8:	f04f 0100 	mov.w	r1, #0
 80082ac:	bf0c      	ite	eq
 80082ae:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 80082b2:	2340      	movne	r3, #64	; 0x40
 80082b4:	2000      	movs	r0, #0
 80082b6:	6031      	str	r1, [r6, #0]
 80082b8:	602b      	str	r3, [r5, #0]
 80082ba:	b016      	add	sp, #88	; 0x58
 80082bc:	bd70      	pop	{r4, r5, r6, pc}
 80082be:	466a      	mov	r2, sp
 80082c0:	f000 f848 	bl	8008354 <_fstat_r>
 80082c4:	2800      	cmp	r0, #0
 80082c6:	dbec      	blt.n	80082a2 <__swhatbuf_r+0x12>
 80082c8:	9901      	ldr	r1, [sp, #4]
 80082ca:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 80082ce:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 80082d2:	4259      	negs	r1, r3
 80082d4:	4159      	adcs	r1, r3
 80082d6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80082da:	e7eb      	b.n	80082b4 <__swhatbuf_r+0x24>

080082dc <__smakebuf_r>:
 80082dc:	898b      	ldrh	r3, [r1, #12]
 80082de:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80082e0:	079d      	lsls	r5, r3, #30
 80082e2:	4606      	mov	r6, r0
 80082e4:	460c      	mov	r4, r1
 80082e6:	d507      	bpl.n	80082f8 <__smakebuf_r+0x1c>
 80082e8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80082ec:	6023      	str	r3, [r4, #0]
 80082ee:	6123      	str	r3, [r4, #16]
 80082f0:	2301      	movs	r3, #1
 80082f2:	6163      	str	r3, [r4, #20]
 80082f4:	b002      	add	sp, #8
 80082f6:	bd70      	pop	{r4, r5, r6, pc}
 80082f8:	ab01      	add	r3, sp, #4
 80082fa:	466a      	mov	r2, sp
 80082fc:	f7ff ffc8 	bl	8008290 <__swhatbuf_r>
 8008300:	9900      	ldr	r1, [sp, #0]
 8008302:	4605      	mov	r5, r0
 8008304:	4630      	mov	r0, r6
 8008306:	f7fd fb81 	bl	8005a0c <_malloc_r>
 800830a:	b948      	cbnz	r0, 8008320 <__smakebuf_r+0x44>
 800830c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008310:	059a      	lsls	r2, r3, #22
 8008312:	d4ef      	bmi.n	80082f4 <__smakebuf_r+0x18>
 8008314:	f023 0303 	bic.w	r3, r3, #3
 8008318:	f043 0302 	orr.w	r3, r3, #2
 800831c:	81a3      	strh	r3, [r4, #12]
 800831e:	e7e3      	b.n	80082e8 <__smakebuf_r+0xc>
 8008320:	89a3      	ldrh	r3, [r4, #12]
 8008322:	6020      	str	r0, [r4, #0]
 8008324:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008328:	81a3      	strh	r3, [r4, #12]
 800832a:	9b00      	ldr	r3, [sp, #0]
 800832c:	6163      	str	r3, [r4, #20]
 800832e:	9b01      	ldr	r3, [sp, #4]
 8008330:	6120      	str	r0, [r4, #16]
 8008332:	b15b      	cbz	r3, 800834c <__smakebuf_r+0x70>
 8008334:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008338:	4630      	mov	r0, r6
 800833a:	f000 f81d 	bl	8008378 <_isatty_r>
 800833e:	b128      	cbz	r0, 800834c <__smakebuf_r+0x70>
 8008340:	89a3      	ldrh	r3, [r4, #12]
 8008342:	f023 0303 	bic.w	r3, r3, #3
 8008346:	f043 0301 	orr.w	r3, r3, #1
 800834a:	81a3      	strh	r3, [r4, #12]
 800834c:	89a3      	ldrh	r3, [r4, #12]
 800834e:	431d      	orrs	r5, r3
 8008350:	81a5      	strh	r5, [r4, #12]
 8008352:	e7cf      	b.n	80082f4 <__smakebuf_r+0x18>

08008354 <_fstat_r>:
 8008354:	b538      	push	{r3, r4, r5, lr}
 8008356:	4d07      	ldr	r5, [pc, #28]	; (8008374 <_fstat_r+0x20>)
 8008358:	2300      	movs	r3, #0
 800835a:	4604      	mov	r4, r0
 800835c:	4608      	mov	r0, r1
 800835e:	4611      	mov	r1, r2
 8008360:	602b      	str	r3, [r5, #0]
 8008362:	f7f9 f830 	bl	80013c6 <_fstat>
 8008366:	1c43      	adds	r3, r0, #1
 8008368:	d102      	bne.n	8008370 <_fstat_r+0x1c>
 800836a:	682b      	ldr	r3, [r5, #0]
 800836c:	b103      	cbz	r3, 8008370 <_fstat_r+0x1c>
 800836e:	6023      	str	r3, [r4, #0]
 8008370:	bd38      	pop	{r3, r4, r5, pc}
 8008372:	bf00      	nop
 8008374:	200003c4 	.word	0x200003c4

08008378 <_isatty_r>:
 8008378:	b538      	push	{r3, r4, r5, lr}
 800837a:	4d06      	ldr	r5, [pc, #24]	; (8008394 <_isatty_r+0x1c>)
 800837c:	2300      	movs	r3, #0
 800837e:	4604      	mov	r4, r0
 8008380:	4608      	mov	r0, r1
 8008382:	602b      	str	r3, [r5, #0]
 8008384:	f7f9 f82f 	bl	80013e6 <_isatty>
 8008388:	1c43      	adds	r3, r0, #1
 800838a:	d102      	bne.n	8008392 <_isatty_r+0x1a>
 800838c:	682b      	ldr	r3, [r5, #0]
 800838e:	b103      	cbz	r3, 8008392 <_isatty_r+0x1a>
 8008390:	6023      	str	r3, [r4, #0]
 8008392:	bd38      	pop	{r3, r4, r5, pc}
 8008394:	200003c4 	.word	0x200003c4

08008398 <_init>:
 8008398:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800839a:	bf00      	nop
 800839c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800839e:	bc08      	pop	{r3}
 80083a0:	469e      	mov	lr, r3
 80083a2:	4770      	bx	lr

080083a4 <_fini>:
 80083a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80083a6:	bf00      	nop
 80083a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80083aa:	bc08      	pop	{r3}
 80083ac:	469e      	mov	lr, r3
 80083ae:	4770      	bx	lr
