<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <systemtable filter="Default">
  <columns>
   <connections preferredWidth="111" />
   <export visible="0" />
   <irq preferredWidth="34" />
   <inputclock preferredWidth="103" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="312" />
   <clocksource preferredWidth="309" />
   <frequency preferredWidth="308" />
  </columns>
 </clocktable>
 <window width="1440" height="860" x="0" y="0" />
 <library
   expandedCategories="Project/Terasic Technologies Inc./DE2_115,Library/Bridges and Adapters/Memory Mapped,Library,Library/Avalon Verification Suite,Library/Memories and Memory Controllers/DMA,Library/Bridges and Adapters/Streaming,Library/Bridges and Adapters,Project,Project/Terasic Technologies Inc.,Project/Interface Protocols,Project/Interface Protocols/Ethernet,Library/Memories and Memory Controllers" />
 <debug showDebugMenu="0" />
</preferences>
