module module_0 (
    output [1 'h0 : id_1[1]] id_2,
    input [1 : id_1] id_3,
    output id_4,
    input logic [1  <=  id_2 : id_3] id_5,
    input [1 : id_5] id_6,
    input [id_1 : id_5] id_7,
    input logic [id_4 : 1] id_8,
    input id_9,
    input logic [id_6 : id_3] id_10,
    input logic id_11,
    output logic id_12,
    input logic signed id_13,
    input id_14,
    input id_15,
    input id_16,
    input id_17,
    output logic id_18,
    input logic [id_17 : id_4] id_19,
    input id_20,
    input logic id_21,
    input logic id_22
);
  id_23 id_24 (
      .id_7 (id_17[id_6]),
      .id_14(id_6),
      .id_8 (id_13),
      .id_15(id_11)
  );
endmodule
