

================================================================
== Vitis HLS Report for 'tupleSplitter'
================================================================
* Date:           Tue Jul 19 06:14:34 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        toe_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu3p-ffvc1517-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  1.412 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  3.200 ns|  3.200 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      32|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      82|    -|
|Register         |        -|     -|     328|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     328|     114|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1440|  2280|  788160|  394080|  320|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |and_ln725_fu_112_p2               |       and|   0|  0|   2|           1|           1|
    |ap_condition_188                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op34_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op37_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op42_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op46_write_state2    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op49_write_state2    |       and|   0|  0|   2|           1|           1|
    |tmp_7_i_nbreadreq_fu_50_p3        |       and|   0|  0|   2|           1|           0|
    |tmp_i_111_nbreadreq_fu_42_p3      |       and|   0|  0|   2|           1|           0|
    |tmp_i_nbreadreq_fu_70_p3          |       and|   0|  0|   2|           1|           0|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |or_ln732_fu_124_p2                |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |xor_ln732_fu_118_p2               |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  32|          16|          15|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_done                        |   9|          2|    1|          2|
    |sLookup2txEng_rev_rsp_blk_n    |   9|          2|    1|          2|
    |txEng_ipTupleFifo_blk_n        |   9|          2|    1|          2|
    |txEng_ipTupleFifo_din          |  14|          3|   64|        192|
    |txEng_isLookUpFifo_blk_n       |   9|          2|    1|          2|
    |txEng_tcpTupleFifo_blk_n       |   9|          2|    1|          2|
    |txEng_tcpTupleFifo_din         |  14|          3|   96|        288|
    |txEng_tupleShortCutFifo_blk_n  |   9|          2|    1|          2|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          |  82|         18|  166|        492|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |and_ln725_reg_154                     |   1|   0|    1|          0|
    |ap_CS_fsm                             |   1|   0|    1|          0|
    |ap_done_reg                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |   1|   0|    1|          0|
    |or_ln732_reg_158                      |   1|   0|    1|          0|
    |sLookup2txEng_rev_rsp_read_reg_172    |  96|   0|   96|          0|
    |trunc_ln174_1_reg_167                 |  64|   0|   64|          0|
    |trunc_ln174_reg_177                   |  64|   0|   64|          0|
    |ts_getMeta                            |   1|   0|    1|          0|
    |ts_getMeta_load_reg_150               |   1|   0|    1|          0|
    |ts_isLookUp                           |   1|   0|    1|          0|
    |txEng_tupleShortCutFifo_read_reg_162  |  96|   0|   96|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 | 328|   0|  328|          0|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+-------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+---------------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                           |   in|    1|  ap_ctrl_hs|            tupleSplitter|  return value|
|ap_rst                           |   in|    1|  ap_ctrl_hs|            tupleSplitter|  return value|
|ap_start                         |   in|    1|  ap_ctrl_hs|            tupleSplitter|  return value|
|ap_done                          |  out|    1|  ap_ctrl_hs|            tupleSplitter|  return value|
|ap_continue                      |   in|    1|  ap_ctrl_hs|            tupleSplitter|  return value|
|ap_idle                          |  out|    1|  ap_ctrl_hs|            tupleSplitter|  return value|
|ap_ready                         |  out|    1|  ap_ctrl_hs|            tupleSplitter|  return value|
|txEng_tupleShortCutFifo_dout     |   in|   96|     ap_fifo|  txEng_tupleShortCutFifo|       pointer|
|txEng_tupleShortCutFifo_empty_n  |   in|    1|     ap_fifo|  txEng_tupleShortCutFifo|       pointer|
|txEng_tupleShortCutFifo_read     |  out|    1|     ap_fifo|  txEng_tupleShortCutFifo|       pointer|
|sLookup2txEng_rev_rsp_dout       |   in|   96|     ap_fifo|    sLookup2txEng_rev_rsp|       pointer|
|sLookup2txEng_rev_rsp_empty_n    |   in|    1|     ap_fifo|    sLookup2txEng_rev_rsp|       pointer|
|sLookup2txEng_rev_rsp_read       |  out|    1|     ap_fifo|    sLookup2txEng_rev_rsp|       pointer|
|txEng_isLookUpFifo_dout          |   in|    1|     ap_fifo|       txEng_isLookUpFifo|       pointer|
|txEng_isLookUpFifo_empty_n       |   in|    1|     ap_fifo|       txEng_isLookUpFifo|       pointer|
|txEng_isLookUpFifo_read          |  out|    1|     ap_fifo|       txEng_isLookUpFifo|       pointer|
|txEng_ipTupleFifo_din            |  out|   64|     ap_fifo|        txEng_ipTupleFifo|       pointer|
|txEng_ipTupleFifo_full_n         |   in|    1|     ap_fifo|        txEng_ipTupleFifo|       pointer|
|txEng_ipTupleFifo_write          |  out|    1|     ap_fifo|        txEng_ipTupleFifo|       pointer|
|txEng_tcpTupleFifo_din           |  out|   96|     ap_fifo|       txEng_tcpTupleFifo|       pointer|
|txEng_tcpTupleFifo_full_n        |   in|    1|     ap_fifo|       txEng_tcpTupleFifo|       pointer|
|txEng_tcpTupleFifo_write         |  out|    1|     ap_fifo|       txEng_tcpTupleFifo|       pointer|
+---------------------------------+-----+-----+------------+-------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.41>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %sLookup2txEng_rev_rsp, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 3 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %sLookup2txEng_rev_rsp, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %sLookup2txEng_rev_rsp, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %txEng_ipTupleFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %txEng_ipTupleFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %txEng_ipTupleFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %txEng_isLookUpFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %txEng_isLookUpFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %txEng_isLookUpFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %txEng_tcpTupleFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %txEng_tcpTupleFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %txEng_tcpTupleFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %txEng_tupleShortCutFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %txEng_tupleShortCutFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %txEng_tupleShortCutFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %txEng_tcpTupleFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %txEng_ipTupleFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %txEng_tupleShortCutFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %txEng_isLookUpFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %sLookup2txEng_rev_rsp, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specpipeline_ln702 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_5" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:702]   --->   Operation 23 'specpipeline' 'specpipeline_ln702' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%ts_getMeta_load = load i1 %ts_getMeta" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:715]   --->   Operation 24 'load' 'ts_getMeta_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%ts_isLookUp_load = load i1 %ts_isLookUp" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:725]   --->   Operation 25 'load' 'ts_isLookUp_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln715 = br i1 %ts_getMeta_load, void, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:715]   --->   Operation 26 'br' 'br_ln715' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_i_111 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i96P0A, i96 %sLookup2txEng_rev_rsp, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 27 'nbreadreq' 'tmp_i_111' <Predicate = (!ts_getMeta_load)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 96> <Depth = 4> <FIFO>
ST_1 : Operation 28 [1/1] (0.12ns)   --->   "%and_ln725 = and i1 %ts_isLookUp_load, i1 %tmp_i_111" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:725]   --->   Operation 28 'and' 'and_ln725' <Predicate = (!ts_getMeta_load)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln725 = br i1 %and_ln725, void %._crit_edge1.i, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:725]   --->   Operation 29 'br' 'br_ln725' <Predicate = (!ts_getMeta_load)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_7_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i96P0A, i96 %txEng_tupleShortCutFifo, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 30 'nbreadreq' 'tmp_7_i' <Predicate = (!ts_getMeta_load & !and_ln725)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 96> <Depth = 2> <FIFO>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node or_ln732)   --->   "%xor_ln732 = xor i1 %tmp_7_i, i1 1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:732]   --->   Operation 31 'xor' 'xor_ln732' <Predicate = (!ts_getMeta_load & !and_ln725)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln732 = or i1 %ts_isLookUp_load, i1 %xor_ln732" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:732]   --->   Operation 32 'or' 'or_ln732' <Predicate = (!ts_getMeta_load & !and_ln725)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln732 = br i1 %or_ln732, void, void %tupleSplitter.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:732]   --->   Operation 33 'br' 'br_ln732' <Predicate = (!ts_getMeta_load & !and_ln725)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.16ns)   --->   "%txEng_tupleShortCutFifo_read = read i96 @_ssdm_op_Read.ap_fifo.volatile.i96P0A, i96 %txEng_tupleShortCutFifo" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 34 'read' 'txEng_tupleShortCutFifo_read' <Predicate = (!ts_getMeta_load & !and_ln725 & !or_ln732)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 96> <Depth = 2> <FIFO>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln174_1 = trunc i96 %txEng_tupleShortCutFifo_read" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 35 'trunc' 'trunc_ln174_1' <Predicate = (!ts_getMeta_load & !and_ln725 & !or_ln732)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.38ns)   --->   "%store_ln737 = store i1 1, i1 %ts_getMeta" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:737]   --->   Operation 36 'store' 'store_ln737' <Predicate = (!ts_getMeta_load & !and_ln725 & !or_ln732)> <Delay = 0.38>
ST_1 : Operation 37 [1/1] (1.16ns)   --->   "%sLookup2txEng_rev_rsp_read = read i96 @_ssdm_op_Read.ap_fifo.volatile.i96P0A, i96 %sLookup2txEng_rev_rsp" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 37 'read' 'sLookup2txEng_rev_rsp_read' <Predicate = (!ts_getMeta_load & and_ln725)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 96> <Depth = 4> <FIFO>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln174 = trunc i96 %sLookup2txEng_rev_rsp_read" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 38 'trunc' 'trunc_ln174' <Predicate = (!ts_getMeta_load & and_ln725)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.38ns)   --->   "%store_ln730 = store i1 1, i1 %ts_getMeta" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:730]   --->   Operation 39 'store' 'store_ln730' <Predicate = (!ts_getMeta_load & and_ln725)> <Delay = 0.38>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1P0A, i1 %txEng_isLookUpFifo, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 40 'nbreadreq' 'tmp_i' <Predicate = (ts_getMeta_load)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 4> <FIFO>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln717 = br i1 %tmp_i, void %tupleSplitter.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:717]   --->   Operation 41 'br' 'br_ln717' <Predicate = (ts_getMeta_load)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (1.16ns)   --->   "%txEng_isLookUpFifo_read = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P0A, i1 %txEng_isLookUpFifo" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 42 'read' 'txEng_isLookUpFifo_read' <Predicate = (ts_getMeta_load & tmp_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 4> <FIFO>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%store_ln145 = store i1 %txEng_isLookUpFifo_read, i1 %ts_isLookUp" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 43 'store' 'store_ln145' <Predicate = (ts_getMeta_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.38ns)   --->   "%store_ln720 = store i1 0, i1 %ts_getMeta" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:720]   --->   Operation 44 'store' 'store_ln720' <Predicate = (ts_getMeta_load & tmp_i)> <Delay = 0.38>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln721 = br void %tupleSplitter.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:721]   --->   Operation 45 'br' 'br_ln721' <Predicate = (ts_getMeta_load & tmp_i)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.16>
ST_2 : Operation 46 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %txEng_ipTupleFifo, i64 %trunc_ln174_1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 46 'write' 'write_ln174' <Predicate = (!ts_getMeta_load & !and_ln725 & !or_ln732)> <Delay = 1.16> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 32> <FIFO>
ST_2 : Operation 47 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i96P0A, i96 %txEng_tcpTupleFifo, i96 %txEng_tupleShortCutFifo_read" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 47 'write' 'write_ln174' <Predicate = (!ts_getMeta_load & !and_ln725 & !or_ln732)> <Delay = 1.16> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 96> <Depth = 32> <FIFO>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln738 = br void %tupleSplitter.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:738]   --->   Operation 48 'br' 'br_ln738' <Predicate = (!ts_getMeta_load & !and_ln725 & !or_ln732)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %txEng_ipTupleFifo, i64 %trunc_ln174" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 49 'write' 'write_ln174' <Predicate = (!ts_getMeta_load & and_ln725)> <Delay = 1.16> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 32> <FIFO>
ST_2 : Operation 50 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i96P0A, i96 %txEng_tcpTupleFifo, i96 %sLookup2txEng_rev_rsp_read" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 50 'write' 'write_ln174' <Predicate = (!ts_getMeta_load & and_ln725)> <Delay = 1.16> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 96> <Depth = 32> <FIFO>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln731 = br void %tupleSplitter.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:731]   --->   Operation 51 'br' 'br_ln731' <Predicate = (!ts_getMeta_load & and_ln725)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 52 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ ts_getMeta]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ ts_isLookUp]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ txEng_isLookUpFifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ sLookup2txEng_rev_rsp]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ txEng_ipTupleFifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ txEng_tcpTupleFifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ txEng_tupleShortCutFifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0            (specinterface) [ 000]
specinterface_ln0            (specinterface) [ 000]
specinterface_ln0            (specinterface) [ 000]
specinterface_ln0            (specinterface) [ 000]
specinterface_ln0            (specinterface) [ 000]
specinterface_ln0            (specinterface) [ 000]
specinterface_ln0            (specinterface) [ 000]
specinterface_ln0            (specinterface) [ 000]
specinterface_ln0            (specinterface) [ 000]
specinterface_ln0            (specinterface) [ 000]
specinterface_ln0            (specinterface) [ 000]
specinterface_ln0            (specinterface) [ 000]
specinterface_ln0            (specinterface) [ 000]
specinterface_ln0            (specinterface) [ 000]
specinterface_ln0            (specinterface) [ 000]
specinterface_ln0            (specinterface) [ 000]
specinterface_ln0            (specinterface) [ 000]
specinterface_ln0            (specinterface) [ 000]
specinterface_ln0            (specinterface) [ 000]
specinterface_ln0            (specinterface) [ 000]
specpipeline_ln702           (specpipeline ) [ 000]
ts_getMeta_load              (load         ) [ 011]
ts_isLookUp_load             (load         ) [ 000]
br_ln715                     (br           ) [ 000]
tmp_i_111                    (nbreadreq    ) [ 000]
and_ln725                    (and          ) [ 011]
br_ln725                     (br           ) [ 000]
tmp_7_i                      (nbreadreq    ) [ 000]
xor_ln732                    (xor          ) [ 000]
or_ln732                     (or           ) [ 011]
br_ln732                     (br           ) [ 000]
txEng_tupleShortCutFifo_read (read         ) [ 011]
trunc_ln174_1                (trunc        ) [ 011]
store_ln737                  (store        ) [ 000]
sLookup2txEng_rev_rsp_read   (read         ) [ 011]
trunc_ln174                  (trunc        ) [ 011]
store_ln730                  (store        ) [ 000]
tmp_i                        (nbreadreq    ) [ 010]
br_ln717                     (br           ) [ 000]
txEng_isLookUpFifo_read      (read         ) [ 000]
store_ln145                  (store        ) [ 000]
store_ln720                  (store        ) [ 000]
br_ln721                     (br           ) [ 000]
write_ln174                  (write        ) [ 000]
write_ln174                  (write        ) [ 000]
br_ln738                     (br           ) [ 000]
write_ln174                  (write        ) [ 000]
write_ln174                  (write        ) [ 000]
br_ln731                     (br           ) [ 000]
ret_ln0                      (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="ts_getMeta">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ts_getMeta"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ts_isLookUp">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ts_isLookUp"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="txEng_isLookUpFifo">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="txEng_isLookUpFifo"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sLookup2txEng_rev_rsp">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sLookup2txEng_rev_rsp"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="txEng_ipTupleFifo">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="txEng_ipTupleFifo"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="txEng_tcpTupleFifo">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="txEng_tcpTupleFifo"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="txEng_tupleShortCutFifo">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="txEng_tupleShortCutFifo"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i96P0A"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i96P0A"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i96P0A"/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="tmp_i_111_nbreadreq_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="0" index="1" bw="96" slack="0"/>
<pin id="45" dir="0" index="2" bw="1" slack="0"/>
<pin id="46" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i_111/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="tmp_7_i_nbreadreq_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="0" index="1" bw="96" slack="0"/>
<pin id="53" dir="0" index="2" bw="1" slack="0"/>
<pin id="54" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_7_i/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="txEng_tupleShortCutFifo_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="96" slack="0"/>
<pin id="60" dir="0" index="1" bw="96" slack="0"/>
<pin id="61" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="txEng_tupleShortCutFifo_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="sLookup2txEng_rev_rsp_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="96" slack="0"/>
<pin id="66" dir="0" index="1" bw="96" slack="0"/>
<pin id="67" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sLookup2txEng_rev_rsp_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="tmp_i_nbreadreq_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="0" index="2" bw="1" slack="0"/>
<pin id="74" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="txEng_isLookUpFifo_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="txEng_isLookUpFifo_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_write_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="0" slack="0"/>
<pin id="86" dir="0" index="1" bw="64" slack="0"/>
<pin id="87" dir="0" index="2" bw="64" slack="1"/>
<pin id="88" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 write_ln174/2 "/>
</bind>
</comp>

<comp id="91" class="1004" name="grp_write_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="0" slack="0"/>
<pin id="93" dir="0" index="1" bw="96" slack="0"/>
<pin id="94" dir="0" index="2" bw="96" slack="1"/>
<pin id="95" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 write_ln174/2 "/>
</bind>
</comp>

<comp id="98" class="1004" name="grp_store_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln737/1 store_ln730/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="ts_getMeta_load_load_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ts_getMeta_load/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="ts_isLookUp_load_load_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ts_isLookUp_load/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="and_ln725_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln725/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="xor_ln732_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln732/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="or_ln732_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln732/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="trunc_ln174_1_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="96" slack="0"/>
<pin id="132" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln174_1/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="trunc_ln174_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="96" slack="0"/>
<pin id="136" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln174/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="store_ln145_store_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln145/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="store_ln720_store_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln720/1 "/>
</bind>
</comp>

<comp id="150" class="1005" name="ts_getMeta_load_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="1"/>
<pin id="152" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="ts_getMeta_load "/>
</bind>
</comp>

<comp id="154" class="1005" name="and_ln725_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="1"/>
<pin id="156" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln725 "/>
</bind>
</comp>

<comp id="158" class="1005" name="or_ln732_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="1"/>
<pin id="160" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln732 "/>
</bind>
</comp>

<comp id="162" class="1005" name="txEng_tupleShortCutFifo_read_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="96" slack="1"/>
<pin id="164" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opset="txEng_tupleShortCutFifo_read "/>
</bind>
</comp>

<comp id="167" class="1005" name="trunc_ln174_1_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="64" slack="1"/>
<pin id="169" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln174_1 "/>
</bind>
</comp>

<comp id="172" class="1005" name="sLookup2txEng_rev_rsp_read_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="96" slack="1"/>
<pin id="174" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opset="sLookup2txEng_rev_rsp_read "/>
</bind>
</comp>

<comp id="177" class="1005" name="trunc_ln174_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="64" slack="1"/>
<pin id="179" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln174 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="26" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="48"><net_src comp="6" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="49"><net_src comp="24" pin="0"/><net_sink comp="42" pin=2"/></net>

<net id="55"><net_src comp="26" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="56"><net_src comp="12" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="57"><net_src comp="24" pin="0"/><net_sink comp="50" pin=2"/></net>

<net id="62"><net_src comp="30" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="12" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="30" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="6" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="75"><net_src comp="32" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="4" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="77"><net_src comp="24" pin="0"/><net_sink comp="70" pin=2"/></net>

<net id="82"><net_src comp="34" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="4" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="89"><net_src comp="38" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="8" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="96"><net_src comp="40" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="97"><net_src comp="10" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="102"><net_src comp="28" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="0" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="107"><net_src comp="0" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="2" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="116"><net_src comp="108" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="42" pin="3"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="50" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="28" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="108" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="118" pin="2"/><net_sink comp="124" pin=1"/></net>

<net id="133"><net_src comp="58" pin="2"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="64" pin="2"/><net_sink comp="134" pin=0"/></net>

<net id="142"><net_src comp="78" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="2" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="36" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="0" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="153"><net_src comp="104" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="112" pin="2"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="124" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="58" pin="2"/><net_sink comp="162" pin=0"/></net>

<net id="166"><net_src comp="162" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="170"><net_src comp="130" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="171"><net_src comp="167" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="175"><net_src comp="64" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="176"><net_src comp="172" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="180"><net_src comp="134" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="181"><net_src comp="177" pin="1"/><net_sink comp="84" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: ts_getMeta | {1 }
	Port: ts_isLookUp | {1 }
	Port: txEng_isLookUpFifo | {}
	Port: sLookup2txEng_rev_rsp | {}
	Port: txEng_ipTupleFifo | {2 }
	Port: txEng_tcpTupleFifo | {2 }
	Port: txEng_tupleShortCutFifo | {}
 - Input state : 
	Port: tupleSplitter : ts_getMeta | {1 }
	Port: tupleSplitter : ts_isLookUp | {1 }
	Port: tupleSplitter : txEng_isLookUpFifo | {1 }
	Port: tupleSplitter : sLookup2txEng_rev_rsp | {1 }
	Port: tupleSplitter : txEng_ipTupleFifo | {}
	Port: tupleSplitter : txEng_tcpTupleFifo | {}
	Port: tupleSplitter : txEng_tupleShortCutFifo | {1 }
  - Chain level:
	State 1
		br_ln715 : 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------|---------|---------|
| Operation|             Functional Unit             |    FF   |   LUT   |
|----------|-----------------------------------------|---------|---------|
|    and   |             and_ln725_fu_112            |    0    |    2    |
|----------|-----------------------------------------|---------|---------|
|    xor   |             xor_ln732_fu_118            |    0    |    2    |
|----------|-----------------------------------------|---------|---------|
|    or    |             or_ln732_fu_124             |    0    |    2    |
|----------|-----------------------------------------|---------|---------|
|          |        tmp_i_111_nbreadreq_fu_42        |    0    |    0    |
| nbreadreq|         tmp_7_i_nbreadreq_fu_50         |    0    |    0    |
|          |          tmp_i_nbreadreq_fu_70          |    0    |    0    |
|----------|-----------------------------------------|---------|---------|
|          | txEng_tupleShortCutFifo_read_read_fu_58 |    0    |    0    |
|   read   |  sLookup2txEng_rev_rsp_read_read_fu_64  |    0    |    0    |
|          |    txEng_isLookUpFifo_read_read_fu_78   |    0    |    0    |
|----------|-----------------------------------------|---------|---------|
|   write  |             grp_write_fu_84             |    0    |    0    |
|          |             grp_write_fu_91             |    0    |    0    |
|----------|-----------------------------------------|---------|---------|
|   trunc  |           trunc_ln174_1_fu_130          |    0    |    0    |
|          |            trunc_ln174_fu_134           |    0    |    0    |
|----------|-----------------------------------------|---------|---------|
|   Total  |                                         |    0    |    6    |
|----------|-----------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------------+--------+
|                                    |   FF   |
+------------------------------------+--------+
|          and_ln725_reg_154         |    1   |
|          or_ln732_reg_158          |    1   |
| sLookup2txEng_rev_rsp_read_reg_172 |   96   |
|        trunc_ln174_1_reg_167       |   64   |
|         trunc_ln174_reg_177        |   64   |
|       ts_getMeta_load_reg_150      |    1   |
|txEng_tupleShortCutFifo_read_reg_162|   96   |
+------------------------------------+--------+
|                Total               |   323  |
+------------------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_84 |  p2  |   2  |  64  |   128  ||    9    |
| grp_write_fu_91 |  p2  |   2  |  96  |   192  ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   320  ||  0.774  ||    18   |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |    6   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |   18   |
|  Register |    -   |   323  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   323  |   24   |
+-----------+--------+--------+--------+
