{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1479848663572 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1.78 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1.78 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1479848663573 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 22 18:04:23 2016 " "Processing started: Tue Nov 22 18:04:23 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1479848663573 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1479848663573 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processadorSimples -c processadorSimples " "Command: quartus_map --read_settings_files=on --write_settings_files=off processadorSimples -c processadorSimples" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1479848663574 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1479848663786 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "UnidadeDeControle.v(22) " "Verilog HDL information at UnidadeDeControle.v(22): always construct contains both blocking and non-blocking assignments" {  } { { "UnidadeDeControle.v" "" { Text "/home/layhana/Documents/processadorSimples/UnidadeDeControle.v" 22 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1479848663841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UnidadeDeControle.v 1 1 " "Found 1 design units, including 1 entities, in source file UnidadeDeControle.v" { { "Info" "ISGN_ENTITY_NAME" "1 UnidadeDeControle " "Found entity 1: UnidadeDeControle" {  } { { "UnidadeDeControle.v" "" { Text "/home/layhana/Documents/processadorSimples/UnidadeDeControle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479848663844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479848663844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processadorSimples.v 1 1 " "Found 1 design units, including 1 entities, in source file processadorSimples.v" { { "Info" "ISGN_ENTITY_NAME" "1 processadorSimples " "Found entity 1: processadorSimples" {  } { { "processadorSimples.v" "" { Text "/home/layhana/Documents/processadorSimples/processadorSimples.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479848663845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479848663845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULA.v 1 1 " "Found 1 design units, including 1 entities, in source file ULA.v" { { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.v" "" { Text "/home/layhana/Documents/processadorSimples/ULA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479848663845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479848663845 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX MUX.v " "Entity \"MUX\" obtained from \"MUX.v\" instead of from Quartus II megafunction library" {  } { { "MUX.v" "" { Text "/home/layhana/Documents/processadorSimples/MUX.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1479848663846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MUX.v 1 1 " "Found 1 design units, including 1 entities, in source file MUX.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX " "Found entity 1: MUX" {  } { { "MUX.v" "" { Text "/home/layhana/Documents/processadorSimples/MUX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479848663846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479848663846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TOP_DE1.v 1 1 " "Found 1 design units, including 1 entities, in source file TOP_DE1.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_TOP " "Found entity 1: DE1_TOP" {  } { { "../TOP_DE1.v" "" { Text "/home/layhana/Documents/processadorSimples/TOP_DE1.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479848663847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479848663847 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "DE1_TOP.v " "Can't analyze file -- file DE1_TOP.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1479848663847 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ledOutput processadorSimples.v(25) " "Verilog HDL Implicit Net warning at processadorSimples.v(25): created implicit net for \"ledOutput\"" {  } { { "processadorSimples.v" "" { Text "/home/layhana/Documents/processadorSimples/processadorSimples.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1479848663848 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "dataOut UnidadeDeControle.v(20) " "Verilog HDL Module Declaration error at UnidadeDeControle.v(20): top module port \"dataOut\" is not found in the port list" {  } { { "UnidadeDeControle.v" "" { Text "/home/layhana/Documents/processadorSimples/UnidadeDeControle.v" 20 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Quartus II" 0 -1 1479848663848 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "debugger UnidadeDeControle.v(25) " "Verilog HDL error at UnidadeDeControle.v(25): object \"debugger\" is not declared" {  } { { "UnidadeDeControle.v" "" { Text "/home/layhana/Documents/processadorSimples/UnidadeDeControle.v" 25 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1479848663848 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "debugger UnidadeDeControle.v(46) " "Verilog HDL error at UnidadeDeControle.v(46): object \"debugger\" is not declared" {  } { { "UnidadeDeControle.v" "" { Text "/home/layhana/Documents/processadorSimples/UnidadeDeControle.v" 46 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1479848663848 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "ledsDebugger UnidadeDeControle.v(64) " "Verilog HDL error at UnidadeDeControle.v(64): object \"ledsDebugger\" is not declared" {  } { { "UnidadeDeControle.v" "" { Text "/home/layhana/Documents/processadorSimples/UnidadeDeControle.v" 64 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1479848663848 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "debugger UnidadeDeControle.v(64) " "Verilog HDL error at UnidadeDeControle.v(64): object \"debugger\" is not declared" {  } { { "UnidadeDeControle.v" "" { Text "/home/layhana/Documents/processadorSimples/UnidadeDeControle.v" 64 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1479848663848 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/layhana/Documents/processadorSimples/output_files/processadorSimples.map.smsg " "Generated suppressed messages file /home/layhana/Documents/processadorSimples/output_files/processadorSimples.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1479848663861 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 5 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "652 " "Peak virtual memory: 652 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1479848663927 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov 22 18:04:23 2016 " "Processing ended: Tue Nov 22 18:04:23 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1479848663927 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1479848663927 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1479848663927 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1479848663927 ""}
