0.6
2017.2
Jun 15 2017
18:52:51
C:/Users/takuya/fibonacci/solution1/sim/verilog/fibonacci.autotb.v,1508345384,systemVerilog,,,,apatb_fibonacci_top,C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed,,,,,,
C:/Users/takuya/fibonacci/solution1/sim/verilog/fibonacci.v,1508345345,systemVerilog,,,,fibonacci,C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed,,,,,,
