{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1528799772045 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1528799772052 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 12 12:36:11 2018 " "Processing started: Tue Jun 12 12:36:11 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1528799772052 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528799772052 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Stoppuhr -c Stoppuhr " "Command: quartus_map --read_settings_files=on --write_settings_files=off Stoppuhr -c Stoppuhr" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528799772052 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1528799772450 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1528799772450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adcreader.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adcreader.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adcReader-behavior " "Found design unit 1: adcReader-behavior" {  } { { "adcReader.vhd" "" { Text "C:/Users/moren/BoS_Informatik/Semester_2/Mobiles_Hardware_Praktikum/Abgaben/HWP/moreno/adcReader.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528799781617 ""} { "Info" "ISGN_ENTITY_NAME" "1 adcReader " "Found entity 1: adcReader" {  } { { "adcReader.vhd" "" { Text "C:/Users/moren/BoS_Informatik/Semester_2/Mobiles_Hardware_Praktikum/Abgaben/HWP/moreno/adcReader.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528799781617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528799781617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stoppuhr.bdf 1 1 " "Found 1 design units, including 1 entities, in source file stoppuhr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Stoppuhr " "Found entity 1: Stoppuhr" {  } { { "Stoppuhr.bdf" "" { Schematic "C:/Users/moren/BoS_Informatik/Semester_2/Mobiles_Hardware_Praktikum/Abgaben/HWP/moreno/Stoppuhr.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528799781625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528799781625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stpwatch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stpwatch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stpwatch-behavior " "Found design unit 1: stpwatch-behavior" {  } { { "stpwatch.vhd" "" { Text "C:/Users/moren/BoS_Informatik/Semester_2/Mobiles_Hardware_Praktikum/Abgaben/HWP/moreno/stpwatch.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528799781627 ""} { "Info" "ISGN_ENTITY_NAME" "1 stpwatch " "Found entity 1: stpwatch" {  } { { "stpwatch.vhd" "" { Text "C:/Users/moren/BoS_Informatik/Semester_2/Mobiles_Hardware_Praktikum/Abgaben/HWP/moreno/stpwatch.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528799781627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528799781627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "analog_to_buttons.vhd 2 1 " "Found 2 design units, including 1 entities, in source file analog_to_buttons.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 analog_to_buttons-behavior " "Found design unit 1: analog_to_buttons-behavior" {  } { { "analog_to_buttons.vhd" "" { Text "C:/Users/moren/BoS_Informatik/Semester_2/Mobiles_Hardware_Praktikum/Abgaben/HWP/moreno/analog_to_buttons.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528799781627 ""} { "Info" "ISGN_ENTITY_NAME" "1 analog_to_buttons " "Found entity 1: analog_to_buttons" {  } { { "analog_to_buttons.vhd" "" { Text "C:/Users/moren/BoS_Informatik/Semester_2/Mobiles_Hardware_Praktikum/Abgaben/HWP/moreno/analog_to_buttons.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528799781627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528799781627 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Stoppuhr " "Elaborating entity \"Stoppuhr\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1528799781658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adcReader adcReader:adc " "Elaborating entity \"adcReader\" for hierarchy \"adcReader:adc\"" {  } { { "Stoppuhr.bdf" "adc" { Schematic "C:/Users/moren/BoS_Informatik/Semester_2/Mobiles_Hardware_Praktikum/Abgaben/HWP/moreno/Stoppuhr.bdf" { { 152 256 432 392 "adc" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528799781658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stpwatch stpwatch:inst5 " "Elaborating entity \"stpwatch\" for hierarchy \"stpwatch:inst5\"" {  } { { "Stoppuhr.bdf" "inst5" { Schematic "C:/Users/moren/BoS_Informatik/Semester_2/Mobiles_Hardware_Praktikum/Abgaben/HWP/moreno/Stoppuhr.bdf" { { 136 752 936 248 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528799781668 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "startstop stpwatch.vhd(27) " "VHDL Process Statement warning at stpwatch.vhd(27): signal \"startstop\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stpwatch.vhd" "" { Text "C:/Users/moren/BoS_Informatik/Semester_2/Mobiles_Hardware_Praktikum/Abgaben/HWP/moreno/stpwatch.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528799781668 "|Stoppuhr|stpwatch:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset stpwatch.vhd(30) " "VHDL Process Statement warning at stpwatch.vhd(30): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stpwatch.vhd" "" { Text "C:/Users/moren/BoS_Informatik/Semester_2/Mobiles_Hardware_Praktikum/Abgaben/HWP/moreno/stpwatch.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528799781668 "|Stoppuhr|stpwatch:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "strstp stpwatch.vhd(33) " "VHDL Process Statement warning at stpwatch.vhd(33): signal \"strstp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stpwatch.vhd" "" { Text "C:/Users/moren/BoS_Informatik/Semester_2/Mobiles_Hardware_Praktikum/Abgaben/HWP/moreno/stpwatch.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528799781668 "|Stoppuhr|stpwatch:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter stpwatch.vhd(36) " "VHDL Process Statement warning at stpwatch.vhd(36): signal \"counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stpwatch.vhd" "" { Text "C:/Users/moren/BoS_Informatik/Semester_2/Mobiles_Hardware_Praktikum/Abgaben/HWP/moreno/stpwatch.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528799781668 "|Stoppuhr|stpwatch:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count stpwatch.vhd(38) " "VHDL Process Statement warning at stpwatch.vhd(38): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stpwatch.vhd" "" { Text "C:/Users/moren/BoS_Informatik/Semester_2/Mobiles_Hardware_Praktikum/Abgaben/HWP/moreno/stpwatch.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528799781668 "|Stoppuhr|stpwatch:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "analog_to_buttons analog_to_buttons:inst3 " "Elaborating entity \"analog_to_buttons\" for hierarchy \"analog_to_buttons:inst3\"" {  } { { "Stoppuhr.bdf" "inst3" { Schematic "C:/Users/moren/BoS_Informatik/Semester_2/Mobiles_Hardware_Praktikum/Abgaben/HWP/moreno/Stoppuhr.bdf" { { 152 488 704 232 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528799781686 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter analog_to_buttons.vhd(30) " "VHDL Process Statement warning at analog_to_buttons.vhd(30): signal \"counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "analog_to_buttons.vhd" "" { Text "C:/Users/moren/BoS_Informatik/Semester_2/Mobiles_Hardware_Praktikum/Abgaben/HWP/moreno/analog_to_buttons.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528799781686 "|Stoppuhr|analog_to_buttons:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "analogIn analog_to_buttons.vhd(32) " "VHDL Process Statement warning at analog_to_buttons.vhd(32): signal \"analogIn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "analog_to_buttons.vhd" "" { Text "C:/Users/moren/BoS_Informatik/Semester_2/Mobiles_Hardware_Praktikum/Abgaben/HWP/moreno/analog_to_buttons.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528799781686 "|Stoppuhr|analog_to_buttons:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "analogIn analog_to_buttons.vhd(38) " "VHDL Process Statement warning at analog_to_buttons.vhd(38): signal \"analogIn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "analog_to_buttons.vhd" "" { Text "C:/Users/moren/BoS_Informatik/Semester_2/Mobiles_Hardware_Praktikum/Abgaben/HWP/moreno/analog_to_buttons.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528799781686 "|Stoppuhr|analog_to_buttons:inst3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "b1 analog_to_buttons.vhd(25) " "VHDL Process Statement warning at analog_to_buttons.vhd(25): inferring latch(es) for signal or variable \"b1\", which holds its previous value in one or more paths through the process" {  } { { "analog_to_buttons.vhd" "" { Text "C:/Users/moren/BoS_Informatik/Semester_2/Mobiles_Hardware_Praktikum/Abgaben/HWP/moreno/analog_to_buttons.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1528799781686 "|Stoppuhr|analog_to_buttons:inst3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "b3 analog_to_buttons.vhd(25) " "VHDL Process Statement warning at analog_to_buttons.vhd(25): inferring latch(es) for signal or variable \"b3\", which holds its previous value in one or more paths through the process" {  } { { "analog_to_buttons.vhd" "" { Text "C:/Users/moren/BoS_Informatik/Semester_2/Mobiles_Hardware_Praktikum/Abgaben/HWP/moreno/analog_to_buttons.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1528799781686 "|Stoppuhr|analog_to_buttons:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b3 analog_to_buttons.vhd(25) " "Inferred latch for \"b3\" at analog_to_buttons.vhd(25)" {  } { { "analog_to_buttons.vhd" "" { Text "C:/Users/moren/BoS_Informatik/Semester_2/Mobiles_Hardware_Praktikum/Abgaben/HWP/moreno/analog_to_buttons.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528799781686 "|Stoppuhr|analog_to_buttons:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b1 analog_to_buttons.vhd(25) " "Inferred latch for \"b1\" at analog_to_buttons.vhd(25)" {  } { { "analog_to_buttons.vhd" "" { Text "C:/Users/moren/BoS_Informatik/Semester_2/Mobiles_Hardware_Praktikum/Abgaben/HWP/moreno/analog_to_buttons.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528799781686 "|Stoppuhr|analog_to_buttons:inst3"}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stpwatch:inst5\|count\[5\] stpwatch:inst5\|count\[5\]~_emulated stpwatch:inst5\|count\[5\]~1 " "Register \"stpwatch:inst5\|count\[5\]\" is converted into an equivalent circuit using register \"stpwatch:inst5\|count\[5\]~_emulated\" and latch \"stpwatch:inst5\|count\[5\]~1\"" {  } { { "stpwatch.vhd" "" { Text "C:/Users/moren/BoS_Informatik/Semester_2/Mobiles_Hardware_Praktikum/Abgaben/HWP/moreno/stpwatch.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528799782090 "|Stoppuhr|stpwatch:inst5|count[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stpwatch:inst5\|count\[4\] stpwatch:inst5\|count\[4\]~_emulated stpwatch:inst5\|count\[4\]~5 " "Register \"stpwatch:inst5\|count\[4\]\" is converted into an equivalent circuit using register \"stpwatch:inst5\|count\[4\]~_emulated\" and latch \"stpwatch:inst5\|count\[4\]~5\"" {  } { { "stpwatch.vhd" "" { Text "C:/Users/moren/BoS_Informatik/Semester_2/Mobiles_Hardware_Praktikum/Abgaben/HWP/moreno/stpwatch.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528799782090 "|Stoppuhr|stpwatch:inst5|count[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stpwatch:inst5\|count\[3\] stpwatch:inst5\|count\[3\]~_emulated stpwatch:inst5\|count\[3\]~9 " "Register \"stpwatch:inst5\|count\[3\]\" is converted into an equivalent circuit using register \"stpwatch:inst5\|count\[3\]~_emulated\" and latch \"stpwatch:inst5\|count\[3\]~9\"" {  } { { "stpwatch.vhd" "" { Text "C:/Users/moren/BoS_Informatik/Semester_2/Mobiles_Hardware_Praktikum/Abgaben/HWP/moreno/stpwatch.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528799782090 "|Stoppuhr|stpwatch:inst5|count[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stpwatch:inst5\|count\[2\] stpwatch:inst5\|count\[2\]~_emulated stpwatch:inst5\|count\[2\]~13 " "Register \"stpwatch:inst5\|count\[2\]\" is converted into an equivalent circuit using register \"stpwatch:inst5\|count\[2\]~_emulated\" and latch \"stpwatch:inst5\|count\[2\]~13\"" {  } { { "stpwatch.vhd" "" { Text "C:/Users/moren/BoS_Informatik/Semester_2/Mobiles_Hardware_Praktikum/Abgaben/HWP/moreno/stpwatch.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528799782090 "|Stoppuhr|stpwatch:inst5|count[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stpwatch:inst5\|count\[1\] stpwatch:inst5\|count\[1\]~_emulated stpwatch:inst5\|count\[1\]~17 " "Register \"stpwatch:inst5\|count\[1\]\" is converted into an equivalent circuit using register \"stpwatch:inst5\|count\[1\]~_emulated\" and latch \"stpwatch:inst5\|count\[1\]~17\"" {  } { { "stpwatch.vhd" "" { Text "C:/Users/moren/BoS_Informatik/Semester_2/Mobiles_Hardware_Praktikum/Abgaben/HWP/moreno/stpwatch.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528799782090 "|Stoppuhr|stpwatch:inst5|count[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stpwatch:inst5\|count\[0\] stpwatch:inst5\|count\[0\]~_emulated stpwatch:inst5\|count\[0\]~21 " "Register \"stpwatch:inst5\|count\[0\]\" is converted into an equivalent circuit using register \"stpwatch:inst5\|count\[0\]~_emulated\" and latch \"stpwatch:inst5\|count\[0\]~21\"" {  } { { "stpwatch.vhd" "" { Text "C:/Users/moren/BoS_Informatik/Semester_2/Mobiles_Hardware_Praktikum/Abgaben/HWP/moreno/stpwatch.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528799782090 "|Stoppuhr|stpwatch:inst5|count[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1528799782090 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1528799782174 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1528799782691 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528799782691 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "172 " "Implemented 172 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1528799782760 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1528799782760 ""} { "Info" "ICUT_CUT_TM_LCELLS" "161 " "Implemented 161 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1528799782760 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1528799782760 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4825 " "Peak virtual memory: 4825 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1528799782792 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 12 12:36:22 2018 " "Processing ended: Tue Jun 12 12:36:22 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1528799782792 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1528799782792 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1528799782792 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1528799782792 ""}
