// Generated by CIRCT firtool-1.75.0

// Include register initializers in init blocks unless synthesis is set
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for register randomization.

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_
module LoopMatmulStC(	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:514:7]
  input         clock,	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:514:7]
  input         reset,	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:514:7]
  output        io_req_ready,	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:516:14]
  input         io_req_valid,	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:516:14]
  input  [15:0] io_req_bits_max_k,	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:516:14]
  input  [15:0] io_req_bits_max_j,	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:516:14]
  input  [15:0] io_req_bits_max_i,	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:516:14]
  input         io_req_bits_pad_j,	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:516:14]
  input         io_req_bits_pad_i,	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:516:14]
  input  [39:0] io_req_bits_dram_addr,	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:516:14]
  input  [39:0] io_req_bits_dram_stride,	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:516:14]
  input         io_req_bits_full_c,	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:516:14]
  input  [2:0]  io_req_bits_act,	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:516:14]
  input  [8:0]  io_req_bits_addr_start,	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:516:14]
  input         io_req_bits_loop_id,	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:516:14]
  input         io_req_bits_is_resadd,	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:516:14]
  input         io_cmd_ready,	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:516:14]
  output        io_cmd_valid,	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:516:14]
  output [6:0]  io_cmd_bits_inst_funct,	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:516:14]
  output [63:0] io_cmd_bits_rs1,	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:516:14]
  output [63:0] io_cmd_bits_rs2,	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:516:14]
  input  [15:0] io_ex_k,	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:516:14]
  input  [15:0] io_ex_j,	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:516:14]
  input  [15:0] io_ex_i,	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:516:14]
  input         io_ex_completed,	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:516:14]
  output        io_idle,	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:516:14]
  input         io_rob_overloaded,	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:516:14]
  output        io_loop_id	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:516:14]
);

  wire [3:0][2:0] _GEN = '{3'h5, 3'h0, 3'h6, 3'h5};
  wire [3:0][2:0] _GEN_0 = '{3'h1, 3'h0, 3'h3, 3'h1};
  wire [3:0][2:0] _GEN_1 = '{3'h5, 3'h0, 3'h7, 3'h5};
  wire [3:0][2:0] _GEN_2 = '{3'h2, 3'h0, 3'h4, 3'h2};
  reg  [1:0]      state;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:538:22]
  reg  [15:0]     req_max_k;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:540:16]
  reg  [15:0]     req_max_j;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:540:16]
  reg  [15:0]     req_max_i;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:540:16]
  reg             req_pad_j;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:540:16]
  reg             req_pad_i;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:540:16]
  reg  [39:0]     req_dram_addr;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:540:16]
  reg  [39:0]     req_dram_stride;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:540:16]
  reg             req_full_c;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:540:16]
  reg  [2:0]      req_act;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:540:16]
  reg  [8:0]      req_addr_start;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:540:16]
  reg             req_loop_id;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:540:16]
  reg             req_is_resadd;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:540:16]
  wire [15:0]     max_blocks = req_full_c ? 16'h1 : req_max_j < 16'h3 ? req_max_j : 16'h2;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:540:16, :542:{23,44,55}]
  reg  [15:0]     j;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:545:14]
  reg  [15:0]     i;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:546:14]
  wire [30:0]     _ln_dram_offset_T = {15'h0, i} * req_dram_stride[30:0];	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:540:16, :546:14, :550:40]
  wire [30:0]     _GEN_3 = {15'h0, j};	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:545:14, :550:58]
  wire [40:0]     _GEN_4 = {1'h0, req_dram_addr};	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:540:16, :552:33, :1322:17]
  wire [27:0]     _ln_sp_addr_T = {12'h0, i} * {12'h0, req_max_j};	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:540:16, :546:14, :553:37]
  wire [28:0]     _sp_addr_T_4 = {20'h0, req_addr_start} + {_ln_sp_addr_T + {12'h0, j}, 1'h0};	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:540:16, :545:14, :553:{32,37,49}]
  wire [16:0]     _next_j_T_10 = {1'h0, j} + {1'h0, max_blocks};	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:542:23, :545:14, :554:22]
  wire [15:0]     blocks = _next_j_T_10[15:0] <= req_max_j ? max_blocks : req_max_j - j;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:540:16, :542:23, :545:14, :554:{19,22,35,70}]
  wire [15:0]     _ex_ahead_T_22 = j + blocks;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:545:14, :554:19, :555:46]
  wire [2:0]      ln_mvout_cmd_rs2_num_cols = {blocks[1:0], 1'h0} - {2'h0, _ex_ahead_T_22 >= req_max_j & req_pad_j};	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:540:16, :554:19, :555:{38,43,46,55}]
  wire [15:0]     _next_i_max_T_1 = req_max_i - 16'h1;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:540:16, :556:48]
  wire [1:0]      mvout_cmd_rs2_num_rows = 2'h2 - {1'h0, i == _next_i_max_T_1 & req_pad_i};	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:540:16, :546:14, :556:{27,32,35,48}]
  reg  [15:0]     ln_row;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:571:19]
  reg  [15:0]     ln_cmd;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:572:19]
  reg  [15:0]     ln_stat_id;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:573:23]
  wire [16:0]     _GEN_5 = {1'h0, ln_row};	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:571:19, :583:30]
  wire [16:0]     _GEN_6 = {1'h0, ln_stat_id};	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:573:23, :585:21]
  wire [16:0]     ln_r = _GEN_5 + _GEN_6;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:583:30, :585:21]
  wire            _ln_norm_cmd_T_6 = req_act == 3'h2;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:514:7, :540:16, :589:17]
  wire            io_idle_0 = state == 2'h0;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:538:22, :621:25]
  wire            _ex_ahead_T_20 = io_ex_i > i;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:546:14, :631:54]
  wire            io_cmd_valid_0 = (|state) & ~io_rob_overloaded & (req_is_resadd ? io_ex_completed | _ex_ahead_T_20 | io_ex_i == i & io_ex_j >= _ex_ahead_T_22 : io_ex_completed | req_act != 3'h2 & req_act != 3'h4 & io_ex_k == req_max_k - 16'h1 & (io_ex_j >= _ex_ahead_T_22 | io_ex_j == _ex_ahead_T_22 - 16'h1 & _ex_ahead_T_20)) & (|req_dram_addr);	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:514:7, :538:22, :540:16, :546:14, :555:46, :627:{26,43}, :628:{15,41,53,77}, :629:{16,30,36}, :630:{18,32}, :631:{21,36,43,54}, :632:22, :633:{14,33,49,61,67,78}, :636:{25,34,37,56,68,85}]
  wire            _io_cmd_bits_T = state == 2'h2;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:538:22, :638:12]
  wire [16:0]     _ln_stat_ids_T_4 = {15'h0, mvout_cmd_rs2_num_rows} - _GEN_5;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:556:27, :583:30]
  wire            _GEN_7 = req_dram_addr == 40'h0;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:540:16, :550:40, :644:23]
  wire            _GEN_8 = io_cmd_ready & io_cmd_valid_0;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:636:{34,56,68}, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire            _GEN_9 = _GEN_8 & state == 2'h1;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:538:22, :646:{27,36}, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire [16:0]     _GEN_10 = {1'h0, i};	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:546:14, generators/gemmini/src/main/scala/gemmini/Util.scala:41:15]
  wire [16:0]     _next_i_T_3 = _GEN_10 + 17'h1;	// @[generators/gemmini/src/main/scala/gemmini/Util.scala:41:15]
  wire [16:0]     _GEN_11 = {1'h0, _next_i_max_T_1};	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:556:48, generators/gemmini/src/main/scala/gemmini/Util.scala:43:17]
  wire [15:0]     next_i = _next_i_T_3 > _GEN_11 ? 16'h0 : _next_i_T_3[15:0];	// @[generators/gemmini/src/main/scala/gemmini/Util.scala:41:15, :43:17, src/main/scala/chisel3/util/Mux.scala:126:16]
  wire [15:0]     _next_j_T_6 = _next_j_T_10 > {1'h0, req_max_j - 16'h1} ? 16'h0 : _next_j_T_10[15:0];	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:540:16, :554:22, generators/gemmini/src/main/scala/gemmini/Util.scala:39:28, :41:15, :43:17, src/main/scala/chisel3/util/Mux.scala:126:16]
  wire            _GEN_12 = _GEN_8 & _io_cmd_bits_T;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:638:12, :657:27, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire            _GEN_13 = _GEN_8 & (&state);	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:538:22, :639:12, :659:27, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire [15:0]     next_j_1 = _next_j_T_10 > {1'h0, req_max_j - 16'h1} ? 16'h0 : _next_j_T_10[15:0];	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:540:16, :554:22, generators/gemmini/src/main/scala/gemmini/Util.scala:39:28, :41:15, :43:17, src/main/scala/chisel3/util/Mux.scala:126:16]
  wire [16:0]     _next_stat_id_T_4 = _GEN_6 + 17'h1;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:585:21, generators/gemmini/src/main/scala/gemmini/Util.scala:41:15]
  wire [15:0]     _next_stat_id_T_6 = _next_stat_id_T_4 > (_ln_stat_ids_T_4 > 17'h2 ? 17'h2 : _ln_stat_ids_T_4) - 17'h1 ? 16'h0 : _next_stat_id_T_4[15:0];	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:583:{24,30,40}, generators/gemmini/src/main/scala/gemmini/Util.scala:39:28, :41:15, :43:17, src/main/scala/chisel3/util/Mux.scala:126:16]
  wire            _next_i_T_7 = ((|next_j_1) ? ln_stat_id : _next_stat_id_T_6) == 16'h0;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:573:23, :661:70, :662:94, src/main/scala/chisel3/util/Mux.scala:126:16]
  wire            _next_cmd_T_2 = ~(|next_j_1) & _next_i_T_7;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:661:70, :662:{78,94}, src/main/scala/chisel3/util/Mux.scala:126:16]
  wire [16:0]     _next_cmd_T_6 = {1'h0, ln_cmd} + 17'h1;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:572:19, generators/gemmini/src/main/scala/gemmini/Util.scala:41:15]
  wire [15:0]     _next_cmd_T_8 = _next_cmd_T_6 > 17'h2 ? 16'h0 : _next_cmd_T_6[15:0];	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:583:40, generators/gemmini/src/main/scala/gemmini/Util.scala:41:15, :43:17, src/main/scala/chisel3/util/Mux.scala:126:16]
  wire            _next_i_T_9 = (_next_cmd_T_2 ? _next_cmd_T_8 : ln_cmd) == 16'h0;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:572:19, :662:78, :663:111, src/main/scala/chisel3/util/Mux.scala:126:16]
  wire            _next_row_T_4 = ~(|next_j_1) & _next_i_T_7 & _next_i_T_9;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:661:70, :662:94, :663:{75,99,111}, src/main/scala/chisel3/util/Mux.scala:126:16]
  wire [16:0]     _next_row_T_8 = _GEN_5 + 17'h2;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:583:{30,40}, generators/gemmini/src/main/scala/gemmini/Util.scala:41:15]
  wire [15:0]     _next_row_T_10 = _next_row_T_8 > {15'h0, mvout_cmd_rs2_num_rows - 2'h1} ? 16'h0 : _next_row_T_8[15:0];	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:556:27, generators/gemmini/src/main/scala/gemmini/Util.scala:39:28, :41:15, :43:17, src/main/scala/chisel3/util/Mux.scala:126:16]
  wire            _next_i_T_11 = (_next_row_T_4 ? _next_row_T_10 : ln_row) == 16'h0;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:571:19, :663:{75,99}, :665:78, src/main/scala/chisel3/util/Mux.scala:126:16]
  wire            _next_i_T_12 = ~(|next_j_1) & _next_i_T_7 & _next_i_T_9 & _next_i_T_11;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:661:70, :662:94, :663:111, :665:{22,46,66,78}, src/main/scala/chisel3/util/Mux.scala:126:16]
  wire [16:0]     _next_i_T_16 = _GEN_10 + 17'h1;	// @[generators/gemmini/src/main/scala/gemmini/Util.scala:41:15]
  wire [15:0]     _next_i_T_18 = _next_i_T_16 > _GEN_11 ? 16'h0 : _next_i_T_16[15:0];	// @[generators/gemmini/src/main/scala/gemmini/Util.scala:41:15, :43:17, src/main/scala/chisel3/util/Mux.scala:126:16]
  wire            _GEN_14 = io_idle_0 & io_req_valid;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:621:25, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire            _GEN_15 = _GEN_7 | _GEN_9 | _GEN_12;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:573:23, :644:{23,32}, :646:{27,44}, :657:{27,51}, :659:47]
  always @(posedge clock) begin	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:514:7]
    if (reset)	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:514:7]
      state <= 2'h0;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:538:22]
    else if (_GEN_14)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      state <= io_req_bits_act == 3'h2 | io_req_bits_act == 3'h4 ? 2'h2 : 2'h1;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:514:7, :538:22, :646:36, :682:{17,35,61,81}]
    else if (_GEN_7)	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:644:23]
      state <= 2'h0;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:538:22]
    else if (_GEN_9) begin	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:646:27]
      if (~(|next_i) & ((|next_i) ? j : _next_j_T_6) == 16'h0)	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:545:14, :649:60, :654:{26,36}, src/main/scala/chisel3/util/Mux.scala:126:16]
        state <= 2'h0;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:538:22]
    end
    else if (_GEN_12)	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:657:27]
      state <= 2'h3;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:538:22]
    else if (_GEN_13) begin	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:659:27]
      if ((_next_i_T_12 ? _next_i_T_18 : i) == 16'h0 & _next_i_T_11 & _next_i_T_9 & _next_i_T_7 & ~(|next_j_1))	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:546:14, :661:70, :662:94, :663:111, :665:{22,46,66,78}, :673:{18,26,46,66,90}, src/main/scala/chisel3/util/Mux.scala:126:16]
        state <= 2'h0;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:538:22]
      else if (~(|next_j_1))	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:661:70, src/main/scala/chisel3/util/Mux.scala:126:16]
        state <= 2'h2;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:538:22]
    end
    if (_GEN_14) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      req_max_k <= io_req_bits_max_k;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:540:16]
      req_max_j <= io_req_bits_max_j;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:540:16]
      req_max_i <= io_req_bits_max_i;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:540:16]
      req_pad_j <= io_req_bits_pad_j;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:540:16]
      req_pad_i <= io_req_bits_pad_i;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:540:16]
      req_dram_addr <= io_req_bits_dram_addr;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:540:16]
      req_dram_stride <= io_req_bits_dram_stride;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:540:16]
      req_full_c <= io_req_bits_full_c;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:540:16]
      req_act <= io_req_bits_act;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:540:16]
      req_addr_start <= io_req_bits_addr_start;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:540:16]
      req_loop_id <= io_req_bits_loop_id;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:540:16]
      req_is_resadd <= io_req_bits_is_resadd;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:540:16]
      j <= 16'h0;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:545:14]
      i <= 16'h0;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:546:14]
      ln_row <= 16'h0;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:571:19]
      ln_cmd <= 16'h0;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:572:19]
      ln_stat_id <= 16'h0;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:573:23]
    end
    else begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      if (~_GEN_7) begin	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:644:23]
        if (_GEN_9) begin	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:646:27]
          if (~(|next_i))	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:649:60, src/main/scala/chisel3/util/Mux.scala:126:16]
            j <= _next_j_T_6;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:545:14, src/main/scala/chisel3/util/Mux.scala:126:16]
          i <= next_i;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:546:14, src/main/scala/chisel3/util/Mux.scala:126:16]
        end
        else begin	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:646:27]
          if (_GEN_12 | ~_GEN_13) begin	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:545:14, :657:{27,51}, :659:{27,47}]
          end
          else	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:545:14, :657:51, :659:47]
            j <= next_j_1;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:545:14, src/main/scala/chisel3/util/Mux.scala:126:16]
          if (_GEN_12 | ~(_GEN_13 & _next_i_T_12)) begin	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:546:14, :657:{27,51}, :659:{27,47}, :665:{22,46,66}, :671:7]
          end
          else	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:546:14, :657:51, :659:47]
            i <= _next_i_T_18;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:546:14, src/main/scala/chisel3/util/Mux.scala:126:16]
        end
      end
      if (_GEN_15 | ~(_GEN_13 & _next_row_T_4)) begin	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:571:19, :573:23, :644:32, :646:44, :657:51, :659:{27,47}, :663:{75,99}, :670:12]
      end
      else	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:571:19, :644:32, :646:44, :657:51, :659:47]
        ln_row <= _next_row_T_10;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:571:19, src/main/scala/chisel3/util/Mux.scala:126:16]
      if (_GEN_15 | ~(_GEN_13 & _next_cmd_T_2)) begin	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:572:19, :573:23, :644:32, :646:44, :657:51, :659:{27,47}, :662:78, :669:12]
      end
      else	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:572:19, :644:32, :646:44, :657:51, :659:47]
        ln_cmd <= _next_cmd_T_8;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:572:19, src/main/scala/chisel3/util/Mux.scala:126:16]
      if (_GEN_15 | ~_GEN_13 | (|next_j_1)) begin	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:545:14, :573:23, :644:32, :646:44, :657:51, :659:{27,47}, :661:70, :668:16, src/main/scala/chisel3/util/Mux.scala:126:16]
      end
      else	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:573:23, :644:32, :646:44, :657:51, :659:47, :668:16]
        ln_stat_id <= _next_stat_id_T_6;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:573:23, src/main/scala/chisel3/util/Mux.scala:126:16]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:514:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:514:7]
      `FIRRTL_BEFORE_INITIAL	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:514:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:7];	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:514:7]
    initial begin	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:514:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:514:7]
        `INIT_RANDOM_PROLOG_	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:514:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:514:7]
        for (logic [3:0] i_0 = 4'h0; i_0 < 4'h8; i_0 += 4'h1) begin
          _RANDOM[i_0[2:0]] = `RANDOM;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:514:7]
        end	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:514:7]
        state = _RANDOM[3'h0][1:0];	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:514:7, :538:22]
        req_max_k = _RANDOM[3'h0][17:2];	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:514:7, :538:22, :540:16]
        req_max_j = {_RANDOM[3'h0][31:18], _RANDOM[3'h1][1:0]};	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:514:7, :538:22, :540:16]
        req_max_i = _RANDOM[3'h1][17:2];	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:514:7, :540:16]
        req_pad_j = _RANDOM[3'h1][18];	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:514:7, :540:16]
        req_pad_i = _RANDOM[3'h1][19];	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:514:7, :540:16]
        req_dram_addr = {_RANDOM[3'h1][31:20], _RANDOM[3'h2][27:0]};	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:514:7, :540:16]
        req_dram_stride = {_RANDOM[3'h2][31:28], _RANDOM[3'h3], _RANDOM[3'h4][3:0]};	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:514:7, :540:16]
        req_full_c = _RANDOM[3'h4][4];	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:514:7, :540:16]
        req_act = _RANDOM[3'h4][7:5];	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:514:7, :540:16]
        req_addr_start = _RANDOM[3'h4][16:8];	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:514:7, :540:16]
        req_loop_id = _RANDOM[3'h4][17];	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:514:7, :540:16]
        req_is_resadd = _RANDOM[3'h4][18];	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:514:7, :540:16]
        j = {_RANDOM[3'h4][31:19], _RANDOM[3'h5][2:0]};	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:514:7, :540:16, :545:14]
        i = _RANDOM[3'h5][18:3];	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:514:7, :545:14, :546:14]
        ln_row = {_RANDOM[3'h5][31:19], _RANDOM[3'h6][2:0]};	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:514:7, :545:14, :571:19]
        ln_cmd = _RANDOM[3'h6][18:3];	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:514:7, :571:19, :572:19]
        ln_stat_id = {_RANDOM[3'h6][31:19], _RANDOM[3'h7][2:0]};	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:514:7, :571:19, :573:23]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:514:7]
      `FIRRTL_AFTER_INITIAL	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:514:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_req_ready = io_idle_0;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:514:7, :621:25]
  assign io_cmd_valid = io_cmd_valid_0;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:514:7, :636:{34,56,68}]
  assign io_cmd_bits_inst_funct = _io_cmd_bits_T ? 7'h0 : 7'h3;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:514:7, :638:12, src/main/scala/chisel3/util/Mux.scala:126:16]
  assign io_cmd_bits_rs1 = _io_cmd_bits_T ? {48'h2, ln_stat_id[7:0], 8'h3} : {23'h0, (&state) ? {9'h0, {_ln_dram_offset_T + _GEN_3, 1'h0} + {15'h0, ln_r} * req_dram_stride[31:0]} + _GEN_4 : {9'h0, req_full_c ? {_ln_dram_offset_T[29:0] + {14'h0, j}, 2'h0} : {_ln_dram_offset_T + _GEN_3, 1'h0}} + _GEN_4};	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:514:7, :538:22, :540:16, :545:14, :550:{24,40,58,78}, :551:26, :552:33, :573:23, :585:21, :593:{46,67,75}, :594:36, :600:36, :605:44, :638:12, :639:12, :1322:17, src/main/scala/chisel3/util/Mux.scala:126:16]
  assign io_cmd_bits_rs2 = _io_cmd_bits_T ? 64'h0 : (&state) ? {29'h2000, ln_mvout_cmd_rs2_num_cols, 2'h2, req_full_c, _next_j_T_10 >= {1'h0, req_max_j} ? (_ln_norm_cmd_T_6 ? _GEN_2[ln_cmd[1:0]] : _GEN_1[ln_cmd[1:0]]) : _ln_norm_cmd_T_6 ? _GEN_0[ln_cmd[1:0]] : _GEN[ln_cmd[1:0]], 13'h0, {4'h0, req_addr_start} + {_ln_sp_addr_T[11:0] + j[11:0], 1'h0} + ln_r[12:0]} : {14'h0, mvout_cmd_rs2_num_rows, 13'h0, ln_mvout_cmd_rs2_num_cols, 2'h2, req_full_c, _sp_addr_T_4[28:26], 13'h0, _sp_addr_T_4[12:0]};	// @[generators/gemmini/src/main/scala/gemmini/LocalAddr.scala:108:37, generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:514:7, :538:22, :540:16, :545:14, :553:{32,37,49}, :554:{22,70}, :555:38, :556:27, :568:34, :572:19, :585:21, :587:{35,53,74}, :588:{24,41}, :589:{8,17}, :590:8, :619:40, :638:12, :639:12, src/main/scala/chisel3/util/Mux.scala:126:16]
  assign io_idle = io_idle_0;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:514:7, :621:25]
  assign io_loop_id = req_loop_id;	// @[generators/gemmini/src/main/scala/gemmini/LoopMatmul.scala:514:7, :540:16]
endmodule

