# compile verilog/system verilog design source files
verilog xil_defaultlib  "../synthesis/runs/top.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pipe_eq.v"
verilog xil_defaultlib  "../synthesis/runs/top.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pipe_drp.v"
verilog xil_defaultlib  "../synthesis/runs/top.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pipe_rate.v"
verilog xil_defaultlib  "../synthesis/runs/top.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pipe_reset.v"
verilog xil_defaultlib  "../synthesis/runs/top.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pipe_sync.v"
verilog xil_defaultlib  "../synthesis/runs/top.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_gtp_pipe_rate.v"
verilog xil_defaultlib  "../synthesis/runs/top.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_gtp_pipe_drp.v"
verilog xil_defaultlib  "../synthesis/runs/top.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_gtp_pipe_reset.v"
verilog xil_defaultlib  "../synthesis/runs/top.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pipe_user.v"
verilog xil_defaultlib  "../synthesis/runs/top.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pipe_wrapper.v"
verilog xil_defaultlib  "../synthesis/runs/top.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_qpll_drp.v"
verilog xil_defaultlib  "../synthesis/runs/top.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_qpll_reset.v"
verilog xil_defaultlib  "../synthesis/runs/top.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_qpll_wrapper.v"
verilog xil_defaultlib  "../synthesis/runs/top.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_rxeq_scan.v"
verilog xil_defaultlib  "../synthesis/runs/top.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pcie_top.v"
verilog xil_defaultlib  "../synthesis/runs/top.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_core_top.v"
verilog xil_defaultlib  "../synthesis/runs/top.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_axi_basic_rx_null_gen.v"
verilog xil_defaultlib  "../synthesis/runs/top.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_axi_basic_rx_pipeline.v"
verilog xil_defaultlib  "../synthesis/runs/top.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_axi_basic_rx.v"
verilog xil_defaultlib  "../synthesis/runs/top.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_axi_basic_top.v"
verilog xil_defaultlib  "../synthesis/runs/top.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_axi_basic_tx_pipeline.v"
verilog xil_defaultlib  "../synthesis/runs/top.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_axi_basic_tx_thrtl_ctl.v"
verilog xil_defaultlib  "../synthesis/runs/top.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_axi_basic_tx.v"
verilog xil_defaultlib  "../synthesis/runs/top.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pcie_7x.v"
verilog xil_defaultlib  "../synthesis/runs/top.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pcie_bram_7x.v"
verilog xil_defaultlib  "../synthesis/runs/top.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pcie_bram_top_7x.v"
verilog xil_defaultlib  "../synthesis/runs/top.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pcie_brams_7x.v"
verilog xil_defaultlib  "../synthesis/runs/top.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pcie_pipe_lane.v"
verilog xil_defaultlib  "../synthesis/runs/top.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pcie_pipe_misc.v"
verilog xil_defaultlib  "../synthesis/runs/top.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pcie_pipe_pipeline.v"
verilog xil_defaultlib  "../synthesis/runs/top.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_gt_top.v"
verilog xil_defaultlib  "../synthesis/runs/top.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_gt_common.v"
verilog xil_defaultlib  "../synthesis/runs/top.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_gtp_cpllpd_ovrd.v"
verilog xil_defaultlib  "../synthesis/runs/top.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_gtx_cpllpd_ovrd.v"
verilog xil_defaultlib  "../synthesis/runs/top.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_gt_rx_valid_filter_7x.v"
verilog xil_defaultlib  "../synthesis/runs/top.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_gt_wrapper.v"
verilog xil_defaultlib  "../synthesis/runs/top.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pcie2_top.v"
verilog xil_defaultlib  "../synthesis/runs/top.srcs/sources_1/ip/pcie_7x_0/sim/pcie_7x_0.v"

