#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x558ab6cc1a10 .scope module, "notgate" "notgate" 2 13;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "y";
    .port_info 1 /INPUT 1 "a";
o0x7fc8ad3bf018 .functor BUFZ 1, C4<z>; HiZ drive
L_0x558ab6cdfd30 .functor NOT 1, o0x7fc8ad3bf018, C4<0>, C4<0>, C4<0>;
v0x558ab6cc1d30_0 .net "a", 0 0, o0x7fc8ad3bf018;  0 drivers
v0x558ab6cddc10_0 .net "y", 0 0, L_0x558ab6cdfd30;  1 drivers
S_0x558ab6cc1ba0 .scope module, "tb_simple_circuit" "tb_simple_circuit" 3 1;
 .timescale 0 0;
v0x558ab6cdf9d0_0 .var "A2", 0 0;
v0x558ab6cdfa90_0 .var "B2", 0 0;
v0x558ab6cdfb50_0 .var "C2", 0 0;
v0x558ab6cdfc40_0 .net "Z", 0 0, L_0x558ab6ce0000;  1 drivers
S_0x558ab6cddd30 .scope module, "M1" "simple_circuit1" 3 5, 2 19 0, S_0x558ab6cc1ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A2";
    .port_info 1 /INPUT 1 "B2";
    .port_info 2 /INPUT 1 "C2";
    .port_info 3 /OUTPUT 1 "Z";
v0x558ab6cdf340_0 .net "A2", 0 0, v0x558ab6cdf9d0_0;  1 drivers
v0x558ab6cdf430_0 .net "B2", 0 0, v0x558ab6cdfa90_0;  1 drivers
v0x558ab6cdf540_0 .net "C2", 0 0, v0x558ab6cdfb50_0;  1 drivers
v0x558ab6cdf5e0_0 .net "Z", 0 0, L_0x558ab6ce0000;  alias, 1 drivers
v0x558ab6cdf6b0_0 .net "w1", 0 0, L_0x558ab6cdfda0;  1 drivers
v0x558ab6cdf7f0_0 .net "w2", 0 0, L_0x558ab6cdfe10;  1 drivers
v0x558ab6cdf8e0_0 .net "w3", 0 0, L_0x558ab6cdfec0;  1 drivers
S_0x558ab6cddf80 .scope module, "G1" "andgate" 2 24, 2 1 0, S_0x558ab6cddd30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "y";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x558ab6cdfda0 .functor AND 1, v0x558ab6cdfb50_0, v0x558ab6cdfa90_0, C4<1>, C4<1>;
v0x558ab6cde1f0_0 .net "a", 0 0, v0x558ab6cdfb50_0;  alias, 1 drivers
v0x558ab6cde2d0_0 .net "b", 0 0, v0x558ab6cdfa90_0;  alias, 1 drivers
v0x558ab6cde390_0 .net "y", 0 0, L_0x558ab6cdfda0;  alias, 1 drivers
S_0x558ab6cde4b0 .scope module, "G2" "andgate" 2 25, 2 1 0, S_0x558ab6cddd30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "y";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x558ab6cdfe10 .functor AND 1, v0x558ab6cdfa90_0, v0x558ab6cdf9d0_0, C4<1>, C4<1>;
v0x558ab6cde6e0_0 .net "a", 0 0, v0x558ab6cdfa90_0;  alias, 1 drivers
v0x558ab6cde7a0_0 .net "b", 0 0, v0x558ab6cdf9d0_0;  alias, 1 drivers
v0x558ab6cde840_0 .net "y", 0 0, L_0x558ab6cdfe10;  alias, 1 drivers
S_0x558ab6cde960 .scope module, "G3" "orgate" 2 26, 2 7 0, S_0x558ab6cddd30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "y";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x558ab6cdfec0 .functor OR 1, L_0x558ab6cdfda0, v0x558ab6cdf9d0_0, C4<0>, C4<0>;
v0x558ab6cdeb90_0 .net "a", 0 0, L_0x558ab6cdfda0;  alias, 1 drivers
v0x558ab6cdec60_0 .net "b", 0 0, v0x558ab6cdf9d0_0;  alias, 1 drivers
v0x558ab6cded30_0 .net "y", 0 0, L_0x558ab6cdfec0;  alias, 1 drivers
S_0x558ab6cdee40 .scope module, "G4" "orgate" 2 27, 2 7 0, S_0x558ab6cddd30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "y";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x558ab6ce0000 .functor OR 1, L_0x558ab6cdfec0, L_0x558ab6cdfe10, C4<0>, C4<0>;
v0x558ab6cdf070_0 .net "a", 0 0, L_0x558ab6cdfec0;  alias, 1 drivers
v0x558ab6cdf160_0 .net "b", 0 0, L_0x558ab6cdfe10;  alias, 1 drivers
v0x558ab6cdf230_0 .net "y", 0 0, L_0x558ab6ce0000;  alias, 1 drivers
    .scope S_0x558ab6cc1ba0;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558ab6cdf9d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558ab6cdfa90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558ab6cdfb50_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558ab6cdf9d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558ab6cdfa90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558ab6cdfb50_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558ab6cdf9d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558ab6cdfa90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558ab6cdfb50_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558ab6cdf9d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558ab6cdfa90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558ab6cdfb50_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558ab6cdf9d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558ab6cdfa90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558ab6cdfb50_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558ab6cdf9d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558ab6cdfa90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558ab6cdfb50_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558ab6cdf9d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558ab6cdfa90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558ab6cdfb50_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558ab6cdf9d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558ab6cdfa90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558ab6cdfb50_0, 0, 1;
    %delay 20, 0;
    %end;
    .thread T_0;
    .scope S_0x558ab6cc1ba0;
T_1 ;
    %vpi_call 3 20 "$monitor", $time, " A2=%b, B2=%b, C2=%b, Z=%b", v0x558ab6cdf9d0_0, v0x558ab6cdfa90_0, v0x558ab6cdfb50_0, v0x558ab6cdfc40_0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x558ab6cc1ba0;
T_2 ;
    %vpi_call 3 24 "$dumpfile", "simple3.vcd" {0 0 0};
    %vpi_call 3 25 "$dumpvars", 32'sb00000000000000000000000000000001, S_0x558ab6cc1ba0 {0 0 0};
    %delay 200, 0;
    %vpi_call 3 27 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "simple_circuit3.v";
    "simple_circuit3_tb.v";
