5 13 101 3 *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (rshift2.1.vcd) 2 -o (rshift2.1.cdd) 2 -v (rshift2.1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 rshift2.1.v 11 30 1
2 1 15 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 $u0
1 a 1 13 107000b 1 0 79 0 80 17 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffff 0 0 0 0
4 1 1 0 0
3 1 main.$u0 "main.$u0" 0 rshift2.1.v 0 19 1
2 2 16 f0013 1 0 61004 0 0 75 16 0 0 0 0 0 0
2 3 16 6000d 1 0 21000 0 0 5 16 15 c
2 4 16 60013 1 31 1000 2 3 80 18 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffff 17ff 8800 0 0
2 5 16 50014 1 26 1000 4 0 80 18 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffff 17ff 8800 0 0
2 6 16 10001 0 1 1410 0 0 80 1 a
2 7 16 10014 1 37 12 5 6
2 8 17 20002 1 0 1008 0 0 32 48 5 0
2 9 17 10002 2 2c 900a 8 0 32 18 0 ffffffff 0 0 0 0
2 10 18 a000a 1 0 1004 0 0 32 48 0 0
2 11 18 50005 1 1 1000 0 0 80 1 a
2 12 18 5000a 1 10 1000 10 11 80 18 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffff 17ff 8800 0 0
2 13 18 10001 0 1 1410 0 0 80 1 a
2 14 18 1000a 1 37 2 12 13
4 14 0 0 0
4 9 0 14 0
4 7 11 9 9
3 1 main.$u1 "main.$u1" 0 rshift2.1.v 0 28 1
