#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sun Oct 13 19:12:17 2024
# Process ID: 25772
# Current directory: D:/DSD_lab/4bitRCA_behav
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent25364 D:\DSD_lab\4bitRCA_behav\4bitRCA_behav.xpr
# Log file: D:/DSD_lab/4bitRCA_behav/vivado.log
# Journal file: D:/DSD_lab/4bitRCA_behav\vivado.jou
# Running On: DESKTOP-K2CAF5A, OS: Windows, CPU Frequency: 2611 MHz, CPU Physical cores: 10, Host memory: 16849 MB
#-----------------------------------------------------------
start_gui
open_project D:/DSD_lab/4bitRCA_behav/4bitRCA_behav.xpr
update_compile_order -fileset sources_1
launch_simulation
source RCA4bit_behav_tb.tcl
synth_design -rtl -rtl_skip_mlo -name rtl_1
close_sim
close_project
open_project D:/DSD_lab/updown/updown.xpr
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
launch_simulation
source tb_up_down_counter.tcl
close_sim
close_project
open_project D:/DSD_lab/synchro_D/synchro_D.xpr
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
launch_simulation
source tb.tcl
close_sim
close_project
open_project D:/DSD_lab/asynchro_d/asynchro_d.xpr
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
close_project
open_project D:/DSD_lab/asynchro_d/asynchro_d.xpr
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
launch_simulation
source tb.tcl
close_sim
close_project
open_project D:/DSD_lab/synchro_t/synchro_t.xpr
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
launch_simulation
source synchro_t_tb.tcl
close_sim
close_project
open_project D:/DSD_lab/asynchro_t/asynchro_t.xpr
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
launch_simulation
source asynchro_t_tb.tcl
synth_design -rtl -rtl_skip_mlo -name rtl_1
close_sim
launch_simulation
source asynchro_t_tb.tcl
close_sim
