#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Sat May  7 19:57:04 2022
# Process ID: 21660
# Current directory: C:/Users/catch/Desktop/project_max16
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent23392 C:\Users\catch\Desktop\project_max16\project.xpr
# Log file: C:/Users/catch/Desktop/project_max16/vivado.log
# Journal file: C:/Users/catch/Desktop/project_max16\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/catch/Desktop/project_max16/project.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/catch/Desktop/project_synthesize' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
open_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:11 . Memory (MB): peak = 1135.793 ; gain = 0.000
update_compile_order -fileset sources_1
set_property top PFT_bram [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
set_property top tb_NIT [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
set_property top PFT [current_fileset]
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a200tsbg484-1
Top: PFT
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1606.727 ; gain = 263.238
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'PFT' [C:/Users/catch/Desktop/project_max16/project.srcs/sources_1/new/PFT.v:2]
INFO: [Synth 8-6157] synthesizing module 'simple_sram' [C:/Users/catch/Desktop/project_max16/project.srcs/sources_1/new/simple_sram.v:2]
	Parameter addr_width bound to: 5 - type: integer 
	Parameter data_width bound to: 128 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'simple_sram' (1#1) [C:/Users/catch/Desktop/project_max16/project.srcs/sources_1/new/simple_sram.v:2]
INFO: [Synth 8-6157] synthesizing module 'encoder32x5' [C:/Users/catch/Desktop/project_max16/project.srcs/sources_1/new/encoder32x5.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/catch/Desktop/project_max16/project.srcs/sources_1/new/encoder32x5.v:9]
INFO: [Synth 8-6155] done synthesizing module 'encoder32x5' (2#1) [C:/Users/catch/Desktop/project_max16/project.srcs/sources_1/new/encoder32x5.v:3]
INFO: [Synth 8-6155] done synthesizing module 'PFT' (3#1) [C:/Users/catch/Desktop/project_max16/project.srcs/sources_1/new/PFT.v:2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1707.473 ; gain = 363.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1707.473 ; gain = 363.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1707.473 ; gain = 363.984
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.163 . Memory (MB): peak = 1707.473 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/catch/Desktop/project_max16/constraint/Nexys-Video_Master.xdc]
Finished Parsing XDC File [C:/Users/catch/Desktop/project_max16/constraint/Nexys-Video_Master.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1797.977 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 1949.324 ; gain = 605.836
10 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:24 . Memory (MB): peak = 1949.324 ; gain = 813.531
close_design
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_NIT'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/catch/Desktop/project_max16/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/catch/Desktop/project_max16/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_NIT' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_max16/project.sim/sim_1/behav/xsim/sram_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_max16/project.sim/sim_1/behav/xsim/systolic_short_sram_weight.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_max16/project.sim/sim_1/behav/xsim/systolic_short_sram_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_max16/project.sim/sim_1/behav/xsim/NIT_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_max16/project.sim/sim_1/behav/xsim/PFT_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_max16/project.sim/sim_1/behav/xsim/systolic_long_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_max16/project.sim/sim_1/behav/xsim/systolic_long_weight.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_max16/project.sim/sim_1/behav/xsim/Top_NIT.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_max16/project.sim/sim_1/behav/xsim/Top_GB_weight.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_max16/project.sim/sim_1/behav/xsim/Top_GB_input.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/catch/Desktop/project_max16/project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_NIT_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_max16/project.srcs/sources_1/new/PFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PFT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_max16/project.srcs/sources_1/new/address_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module address_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_max16/project.srcs/sources_1/new/encoder32x5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder32x5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_max16/project.srcs/sources_1/new/max_module32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_module32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_max16/project.srcs/sources_1/new/max_operator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_operator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_max16/project.srcs/sources_1/new/microaddr_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module microaddr_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_max16/project.srcs/sources_1/new/simple_sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_sram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_max16/project.srcs/sources_1/new/subtract_module32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtract_module32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_max16/project.srcs/sources_1/new/subtract_operator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtract_operator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_max16/project.srcs/sources_1/new/valid_generator32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module valid_generator32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_max16/project.srcs/sim_1/new/tb_NIT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_NIT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_max16/project.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/catch/Desktop/project_max16/project.sim/sim_1/behav/xsim'
"xelab -wto 21546c65ab404e15a1377c7589c9bfc6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_NIT_behav xil_defaultlib.tb_NIT xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 21546c65ab404e15a1377c7589c9bfc6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_NIT_behav xil_defaultlib.tb_NIT xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 128 into 'max_module_dout' is out of bounds [C:/Users/catch/Desktop/project_max16/project.srcs/sim_1/new/tb_NIT.v:197]
WARNING: [VRFC 10-3705] select index 4096 into 'PFT_dout' is out of bounds [C:/Users/catch/Desktop/project_max16/project.srcs/sim_1/new/tb_NIT.v:198]
WARNING: [VRFC 10-3705] select index 128 into 'max_module_dout' is out of bounds [C:/Users/catch/Desktop/project_max16/project.srcs/sim_1/new/tb_NIT.v:201]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/catch/Desktop/project_max16/project.srcs/sources_1/new/PFT.v" Line 2. Module PFT_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/catch/Desktop/project_max16/project.srcs/sources_1/new/PFT.v" Line 2. Module PFT_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.simple_sram(addr_width=12,data_w...
Compiling module xil_defaultlib.simple_sram(addr_width=5,data_wi...
Compiling module xil_defaultlib.encoder32x5
Compiling module xil_defaultlib.PFT_default
Compiling module xil_defaultlib.microaddr_generator
Compiling module xil_defaultlib.valid_generator32
Compiling module xil_defaultlib.address_generator_default
Compiling module xil_defaultlib.max_operator
Compiling module xil_defaultlib.max_module32_default
Compiling module xil_defaultlib.subtract_operator
Compiling module xil_defaultlib.subtract_module32_default
Compiling module xil_defaultlib.tb_NIT
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_NIT_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1961.918 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/catch/Desktop/project_max16/project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_NIT_behav -key {Behavioral:sim_1:Functional:tb_NIT} -tclbatch {tb_NIT.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_NIT.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/tb_NIT/PFT_data" to the wave window because it has 131072 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 100ms
$finish called at time : 2210 ns : File "C:/Users/catch/Desktop/project_max16/project.srcs/sim_1/new/tb_NIT.v" Line 125
xsim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 1985.168 ; gain = 23.250
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_NIT_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100ms
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:23 . Memory (MB): peak = 1985.168 ; gain = 23.250
set_property top tb_controls [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_controls'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/catch/Desktop/project_max16/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/catch/Desktop/project_max16/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_controls' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_max16/project.sim/sim_1/behav/xsim/sram_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_max16/project.sim/sim_1/behav/xsim/systolic_short_sram_weight.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_max16/project.sim/sim_1/behav/xsim/systolic_short_sram_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_max16/project.sim/sim_1/behav/xsim/NIT_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_max16/project.sim/sim_1/behav/xsim/PFT_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_max16/project.sim/sim_1/behav/xsim/systolic_long_input.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_max16/project.sim/sim_1/behav/xsim/systolic_long_weight.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_max16/project.sim/sim_1/behav/xsim/Top_NIT.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_max16/project.sim/sim_1/behav/xsim/Top_GB_weight.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/catch/Desktop/project_max16/project.sim/sim_1/behav/xsim/Top_GB_input.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/catch/Desktop/project_max16/project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_controls_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_max16/project.gen/sources_1/ip/NIT_bram/sim/NIT_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NIT_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_max16/project.gen/sources_1/ip/output_bram/sim/output_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module output_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_max16/project.gen/sources_1/ip/weight_bram/sim/weight_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_max16/project.gen/sources_1/ip/input_bram/sim/input_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_max16/project.srcs/sources_1/new/PE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_max16/project.srcs/sources_1/new/PFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PFT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_max16/project.srcs/sources_1/new/address_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module address_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_max16/project.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_max16/project.srcs/sources_1/new/delay_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_max16/project.srcs/sources_1/new/encoder32x5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder32x5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_max16/project.srcs/sources_1/new/global_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module global_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_max16/project.srcs/sources_1/new/max_module32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_module32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_max16/project.srcs/sources_1/new/max_operator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_operator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_max16/project.srcs/sources_1/new/microaddr_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module microaddr_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_max16/project.srcs/sources_1/new/shift_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_max16/project.srcs/sources_1/new/simple_sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_sram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_max16/project.srcs/sources_1/new/subtract_module32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtract_module32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_max16/project.srcs/sources_1/new/subtract_operator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtract_operator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_max16/project.srcs/sources_1/new/systolic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_max16/project.srcs/sources_1/new/systolic_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_max16/project.srcs/sources_1/new/systolic_input_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_input_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_max16/project.srcs/sources_1/new/systolic_output_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_output_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_max16/project.srcs/sources_1/new/systolic_row.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_row
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_max16/project.srcs/sources_1/new/valid_generator32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module valid_generator32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/catch/Desktop/project_max16/project.srcs/sim_1/new/tb_controls.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_controls
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/catch/Desktop/project_max16/project.sim/sim_1/behav/xsim'
"xelab -wto 21546c65ab404e15a1377c7589c9bfc6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_controls_behav xil_defaultlib.tb_controls xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 21546c65ab404e15a1377c7589c9bfc6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_controls_behav xil_defaultlib.tb_controls xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 128 into 'max_module_dout' is out of bounds [C:/Users/catch/Desktop/project_max16/project.srcs/sim_1/new/tb_controls.v:449]
WARNING: [VRFC 10-3705] select index 4096 into 'PFT_dout' is out of bounds [C:/Users/catch/Desktop/project_max16/project.srcs/sim_1/new/tb_controls.v:450]
WARNING: [VRFC 10-3705] select index 128 into 'max_module_dout' is out of bounds [C:/Users/catch/Desktop/project_max16/project.srcs/sim_1/new/tb_controls.v:453]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.systolic_controller
Compiling module xil_defaultlib.PE(OUTPUT_DATA_WIDTH=32)
Compiling module xil_defaultlib.systolic_row(OUTPUT_DATA_WIDTH=3...
Compiling module xil_defaultlib.systolic(OUTPUT_DATA_WIDTH=32)
Compiling module xil_defaultlib.shift_register(length=1)
Compiling module xil_defaultlib.shift_register(length=2)
Compiling module xil_defaultlib.shift_register(length=3)
Compiling module xil_defaultlib.shift_register(length=4)
Compiling module xil_defaultlib.shift_register(length=5)
Compiling module xil_defaultlib.shift_register(length=6)
Compiling module xil_defaultlib.shift_register(length=7)
Compiling module xil_defaultlib.shift_register(length=8)
Compiling module xil_defaultlib.shift_register(length=9)
Compiling module xil_defaultlib.shift_register(length=10)
Compiling module xil_defaultlib.shift_register(length=11)
Compiling module xil_defaultlib.shift_register(length=12)
Compiling module xil_defaultlib.shift_register(length=13)
Compiling module xil_defaultlib.shift_register(length=14)
Compiling module xil_defaultlib.shift_register(length=15)
Compiling module xil_defaultlib.shift_register
Compiling module xil_defaultlib.systolic_input_buffer_default
Compiling module xil_defaultlib.systolic_output_buffer_default
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.input_bram
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.weight_bram
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.output_bram
Compiling module xil_defaultlib.global_buffer
Compiling module xil_defaultlib.delay_unit(DATA_WIDTH=17,delay=3...
Compiling module xil_defaultlib.delay_unit(DATA_WIDTH=1,delay=34...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.NIT_bram
Compiling module xil_defaultlib.simple_sram(addr_width=5,data_wi...
Compiling module xil_defaultlib.encoder32x5
Compiling module xil_defaultlib.PFT_default
Compiling module xil_defaultlib.delay_unit(DATA_WIDTH=10,delay=1...
Compiling module xil_defaultlib.delay_unit(DATA_WIDTH=1,delay=1)
Compiling module xil_defaultlib.microaddr_generator
Compiling module xil_defaultlib.valid_generator32
Compiling module xil_defaultlib.address_generator_default
Compiling module xil_defaultlib.max_operator
Compiling module xil_defaultlib.max_module32_default
Compiling module xil_defaultlib.subtract_operator
Compiling module xil_defaultlib.subtract_module32_default
Compiling module xil_defaultlib.tb_controls
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_controls_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 2004.035 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/catch/Desktop/project_max16/project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_controls_behav -key {Behavioral:sim_1:Functional:tb_controls} -tclbatch {tb_controls.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_controls.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/tb_controls/GB_data_input" to the wave window because it has 2097152 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb_controls/GB_data_weight" to the wave window because it has 131072 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb_controls/NIT_data" to the wave window because it has 1351680 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 100ms
Block Memory Generator module tb_controls.u_global_buffer.u_input_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_controls.u_global_buffer.u_weight_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_controls.u_global_buffer.u_output_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_controls.u_NIT.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_4 collision detected at time: 46000, Instance: tb_controls.u_NIT.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 8260000, Instance: tb_controls.u_global_buffer.u_input_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 41030000, Instance: tb_controls.u_global_buffer.u_weight_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 180644000, Instance: tb_controls.u_global_buffer.u_input_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
$finish called at time : 227790 ns : File "C:/Users/catch/Desktop/project_max16/project.srcs/sim_1/new/tb_controls.v" Line 221
run: Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 2057.445 ; gain = 53.410
xsim: Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 2057.445 ; gain = 53.410
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_controls_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100ms
launch_simulation: Time (s): cpu = 00:00:34 ; elapsed = 00:00:57 . Memory (MB): peak = 2057.445 ; gain = 53.410
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat May  7 22:12:26 2022...
