Return-Path: <linux-kernel+bounces-222442-lists+linux-kernel=lfdr.de@vger.kernel.org>
X-Original-To: lists+linux-kernel@lfdr.de
Delivered-To: lists+linux-kernel@lfdr.de
Received: from sv.mirrors.kernel.org (sv.mirrors.kernel.org [139.178.88.99])
	by mail.lfdr.de (Postfix) with ESMTPS id 09EA791019B
	for <lists+linux-kernel@lfdr.de>; Thu, 20 Jun 2024 12:40:06 +0200 (CEST)
Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by sv.mirrors.kernel.org (Postfix) with ESMTPS id 4309928415E
	for <lists+linux-kernel@lfdr.de>; Thu, 20 Jun 2024 10:40:04 +0000 (UTC)
Received: from localhost.localdomain (localhost.localdomain [127.0.0.1])
	by smtp.subspace.kernel.org (Postfix) with ESMTP id 3E1391AB358;
	Thu, 20 Jun 2024 10:39:42 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="eyWtcOfP"
Received: from mail-vs1-f48.google.com (mail-vs1-f48.google.com [209.85.217.48])
	(using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id 278921AB347;
	Thu, 20 Jun 2024 10:39:38 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.217.48
ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1718879981; cv=none; b=lA5NTRp5YyvgbJD7wrH3pcKNQXOYmU7sk3Xm9KHt+FkfQx7tWeSXTQqTtFYS18tvF/VGzuuWFMHtRo0cHcwDltzwpFvnmFXsw0IZtac7z3zOkLfie0EqexLhU2uOWB5q9IIzGT4mKScMUNuUHz0cMeOgD8ltVuh/kZ6pboZrgi8=
ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1718879981; c=relaxed/simple;
	bh=mzZqfq5EGLj0QXIsly1UVvh4WuR4eWVpo86AJS+l82I=;
	h=MIME-Version:References:In-Reply-To:From:Date:Message-ID:Subject:
	 To:Cc:Content-Type; b=jXf3oIiVmlGcZ/rYKf4nAHaT2AMrpnaxOuv4RfmvjNRBU+l5wVYxRZLYqdRgtrkN3EUBsoUBd+B36HRmCEg3XcS9tK58nbEZWuUN2/z1YmQ6b1tcytlNg6M8+SIOQF06WFgWk+CcMB8Z+6Xnq0oH/AfAys0UU9JCBCYdVFYM2N0=
ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=eyWtcOfP; arc=none smtp.client-ip=209.85.217.48
Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com
Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com
Received: by mail-vs1-f48.google.com with SMTP id ada2fe7eead31-48e56ae9ac7so270649137.3;
        Thu, 20 Jun 2024 03:39:38 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=gmail.com; s=20230601; t=1718879978; x=1719484778; darn=vger.kernel.org;
        h=content-transfer-encoding:cc:to:subject:message-id:date:from
         :in-reply-to:references:mime-version:from:to:cc:subject:date
         :message-id:reply-to;
        bh=SulDcIf+7pnwPtcIwb496ZskwuswYg1gvhnNTncFzpk=;
        b=eyWtcOfPea3kohd/IWE0dotkfR59FDPXm+pcVgDJK9IkR4RF6JGamPo8O51ScY/c6/
         HnCHi9QRn4b1aFOPc5/dj8OIqKtB/Nz2J9pxf+s5iOg7P3aOVBFLIi1Amgaw6Hy6AaTj
         sBHaFqCiaxEvZHjy6P8fPSTWy6E0Tk63zjJ3kUArKCQiOCm9WW8UqFRFZZgAgagG0ZGi
         1omXli/wDURn6pTJOxkxSOVd/hCn4Ga6IIUCv/z8iwh1FuCwVkVttsSuMNgbSvZjyThP
         HRmS1OLJ1CK31A3s3FKU2wvEpJ04qltKovylcnNsqNBPVKT8p/3XVXxtcokp6x37jKTJ
         tJng==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20230601; t=1718879978; x=1719484778;
        h=content-transfer-encoding:cc:to:subject:message-id:date:from
         :in-reply-to:references:mime-version:x-gm-message-state:from:to:cc
         :subject:date:message-id:reply-to;
        bh=SulDcIf+7pnwPtcIwb496ZskwuswYg1gvhnNTncFzpk=;
        b=qDcbKIQ8jkB0wfjfxDFnPmJ9T0sFBDBHzbxo+S2lo99OkmJIqLDlN3YmHYjUByROpq
         sCf3GI+8tHEo5u4Q+QVnNItZIY+KsI3Rzq4G0FTTAppNHLreQ5oeUUMwmcP6TeSmW4Lm
         2nVcw+xmkBj9s4CYqncVn5VllJ0LspHyKjfE+Vf26MBz4kEd4S0xaA2YOJyRpJaee41p
         VidWChLepWoZWZte7Uca2vl/x53jd7DDdbmMIb3kavpGtVNQCUkBMhU2c2Mph1smO7mB
         zdPE6W3lXtI47nB83xhgSXqsvKamhHWb+mf2eQqKd+dgJPUOXHtaYY58Sa0XTOaJYCnC
         q69g==
X-Forwarded-Encrypted: i=1; AJvYcCXr+rjqPXVkYx2WSPWumuPAC6aAvemUR6ayWVZSlYAhmv4vlZaWpnwuxEC88a+kkcPdyn5shxzmX5/VHaQrkx8nsaHJR79qUCk7tBlY
X-Gm-Message-State: AOJu0Yyt6JrCl6knUA6vfT+Y3NfL5KMGWUms8qfe6sjOKIrlzN+t7kvI
	rj8FmvXaT3GkpPJ1dZSG5k/mYQL1r0GRnWB3Bi9OIcTkZZY+qOyaAhVEm57qSjk1h/WNojzt/zT
	LEgohanxt8STmoplI81n9ml5fNLE=
X-Google-Smtp-Source: AGHT+IHl2Dz+wMLFuiK21QaqHlnfxwKsMmUSvqbIHlKGUPqQx/5w5T+oFeOKmNYKmqv4VxTIcwjy61aVT9IS8WsBmRk=
X-Received: by 2002:a67:e31a:0:b0:48f:24ae:80d3 with SMTP id
 ada2fe7eead31-48f24ae8432mr1493130137.12.1718879977975; Thu, 20 Jun 2024
 03:39:37 -0700 (PDT)
Precedence: bulk
X-Mailing-List: linux-kernel@vger.kernel.org
List-Id: <linux-kernel.vger.kernel.org>
List-Subscribe: <mailto:linux-kernel+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:linux-kernel+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
References: <20240522110909.10060-1-victorshihgli@gmail.com>
 <20240522110909.10060-24-victorshihgli@gmail.com> <75bc82b1-4a2b-4274-b55e-06288af6dc7a@intel.com>
In-Reply-To: <75bc82b1-4a2b-4274-b55e-06288af6dc7a@intel.com>
From: Victor Shih <victorshihgli@gmail.com>
Date: Thu, 20 Jun 2024 18:39:26 +0800
Message-ID: <CAK00qKA-4m=YhgFNZ_G1J9ec05inm0zhng=0r5azRU45aJoWZg@mail.gmail.com>
Subject: Re: [PATCH V16 23/23] mmc: sdhci-pci-gli: enable UHS-II mode for GL9767
To: Adrian Hunter <adrian.hunter@intel.com>
Cc: linux-mmc@vger.kernel.org, linux-kernel@vger.kernel.org, 
	benchuanggli@gmail.com, HL.Liu@genesyslogic.com.tw, 
	Greg.tu@genesyslogic.com.tw, takahiro.akashi@linaro.org, dlunev@chromium.org, 
	Ben Chuang <ben.chuang@genesyslogic.com.tw>, 
	Victor Shih <victor.shih@genesyslogic.com.tw>, ulf.hansson@linaro.org
Content-Type: text/plain; charset="UTF-8"
Content-Transfer-Encoding: quoted-printable

On Fri, May 24, 2024 at 1:08=E2=80=AFAM Adrian Hunter <adrian.hunter@intel.=
com> wrote:
>
> On 22/05/24 14:09, Victor Shih wrote:
> > From: Victor Shih <victor.shih@genesyslogic.com.tw>
> >
> > Changes are:
> >  * Enable the internal clock when do reset on UHS-II mode.
> >  * Increase timeout value before detecting UHS-II interface.
> >  * Add vendor settings for UHS-II mode.
> >
> > Signed-off-by: Ben Chuang <ben.chuang@genesyslogic.com.tw>
> > Signed-off-by: Victor Shih <victor.shih@genesyslogic.com.tw>
> > ---
> >
> > Updates in V15:
> >  - Add gl9767 to support uhs2 function.
> >
> > ---
> >
> >  drivers/mmc/host/sdhci-pci-gli.c | 152 ++++++++++++++++++++++++++++++-
> >  drivers/mmc/host/sdhci-uhs2.c    |   3 +-
> >  drivers/mmc/host/sdhci-uhs2.h    |   1 +
> >  3 files changed, 153 insertions(+), 3 deletions(-)
> >
> > diff --git a/drivers/mmc/host/sdhci-pci-gli.c b/drivers/mmc/host/sdhci-=
pci-gli.c
> > index 5df6be758b06..20f19cec6e64 100644
> > --- a/drivers/mmc/host/sdhci-pci-gli.c
> > +++ b/drivers/mmc/host/sdhci-pci-gli.c
> > @@ -210,6 +210,10 @@
> >  #define   PCIE_GLI_9767_SCR_CORE_PWR_D3_OFF            BIT(21)
> >  #define   PCIE_GLI_9767_SCR_CFG_RST_DATA_LINK_DOWN     BIT(30)
> >
> > +#define PCIE_GLI_9767_UHS2_PHY_SET_REG1                              0=
x90C
> > +#define   PCIE_GLI_9767_UHS2_PHY_SET_REG1_SERDES_INTR                 =
 GENMASK(31, 29)
> > +#define   PCIE_GLI_9767_UHS2_PHY_SET_REG1_SERDES_INTR_VALUE    0x3
> > +
> >  #define PCIE_GLI_9767_SDHC_CAP                       0x91C
> >  #define   PCIE_GLI_9767_SDHC_CAP_SDEI_RESULT   BIT(5)
> >
> > @@ -228,9 +232,15 @@
> >  #define   PCIE_GLI_9767_SD_EXPRESS_CTL_SD_EXPRESS_MODE         BIT(1)
> >
> >  #define PCIE_GLI_9767_SD_DATA_MULTI_CTL                              0=
x944
> > +#define   PCIE_GLI_9767_SD_DATA_MULTI_CTL_SELECT_UHS2                 =
 BIT(5)
> > +#define   PCIE_GLI_9767_SD_DATA_MULTI_CTL_UHS2_SWITCH_CTL      BIT(8)
> >  #define   PCIE_GLI_9767_SD_DATA_MULTI_CTL_DISCONNECT_TIME      GENMASK=
(23, 16)
> >  #define   PCIE_GLI_9767_SD_DATA_MULTI_CTL_DISCONNECT_TIME_VALUE       =
 0x64
> >
> > +#define PCIE_GLI_9767_UHS2_PHY_SET_REG2                               =
       0x948
> > +#define   PCIE_GLI_9767_UHS2_PHY_SET_REG2_SSC_PPM_SETTING             =
 GENMASK(22, 21)
> > +#define   PCIE_GLI_9767_UHS2_PHY_SET_REG2_SSC_PPM_SETTING_VALUE       =
         0x0
> > +
> >  #define PCIE_GLI_9767_NORMAL_ERR_INT_STATUS_REG2                     0=
x950
> >  #define   PCIE_GLI_9767_NORMAL_ERR_INT_STATUS_REG2_SDEI_COMPLETE      =
 BIT(0)
> >
> > @@ -240,6 +250,28 @@
> >  #define PCIE_GLI_9767_NORMAL_ERR_INT_SIGNAL_EN_REG2                   =
       0x958
> >  #define   PCIE_GLI_9767_NORMAL_ERR_INT_SIGNAL_EN_REG2_SDEI_COMPLETE_SI=
GNAL_EN          BIT(0)
> >
> > +#define PCIE_GLI_9767_UHS2_CTL1                              0x95C
> > +#define   PCIE_GLI_9767_UHS2_CTL1_TRANS_PASS           BIT(5)
> > +#define   PCIE_GLI_9767_UHS2_CTL1_TRANS_PASS_VALUE     0x1
> > +#define   PCIE_GLI_9767_UHS2_CTL1_DECODING_CTL                 BIT(6)
> > +#define   PCIE_GLI_9767_UHS2_CTL1_DECODING_CTL_VALUE   0x1
> > +#define   PCIE_GLI_9767_UHS2_CTL1_SERDES_TRAN                  GENMASK=
(10, 7)
> > +#define   PCIE_GLI_9767_UHS2_CTL1_SERDES_TRAN_VALUE    0x3
> > +#define   PCIE_GLI_9767_UHS2_CTL1_SERDES_RECV                  GENMASK=
(14, 11)
> > +#define   PCIE_GLI_9767_UHS2_CTL1_SERDES_RECV_VALUE    0xf
> > +#define   PCIE_GLI_9767_UHS2_CTL1_DIR_TRANS            GENMASK(16, 15)
> > +#define   PCIE_GLI_9767_UHS2_CTL1_DIR_TRANS_VALUE      0x3
> > +#define   PCIE_GLI_9767_UHS2_CTL1_DIR_RECV             GENMASK(18, 17)
> > +#define   PCIE_GLI_9767_UHS2_CTL1_DIR_RECV_VALUE       0x0
> > +#define   PCIE_GLI_9767_UHS2_CTL1_PDRST                        BIT(25)
> > +#define   PCIE_GLI_9767_UHS2_CTL1_PDRST_VALUE                  0x1
> > +
> > +#define PCIE_GLI_9767_UHS2_CTL2                      0x964
> > +#define   PCIE_GLI_9767_UHS2_CTL2_ZC           GENMASK(3, 0)
> > +#define   PCIE_GLI_9767_UHS2_CTL2_ZC_VALUE     0xb
> > +#define   PCIE_GLI_9767_UHS2_CTL2_ZC_CTL       BIT(6)
> > +#define   PCIE_GLI_9767_UHS2_CTL2_ZC_CTL_VALUE         0x1
> > +
> >  #define GLI_MAX_TUNING_LOOP 40
> >
> >  /* Genesys Logic chipset */
> > @@ -1198,8 +1230,35 @@ static void gl9767_hw_setting(struct sdhci_pci_s=
lot *slot)
> >
> >  static void sdhci_gl9767_reset(struct sdhci_host *host, u8 mask)
> >  {
> > -     sdhci_reset(host, mask);
> > -     gli_set_9767(host);
> > +     u16 clk_ctrl;
> > +     u16 ctrl2;
> > +
> > +     if (host->mmc->ios.timing =3D=3D MMC_TIMING_UHS2_SPEED_A ||
> > +         host->mmc->ios.timing =3D=3D MMC_TIMING_UHS2_SPEED_A_HD ||
> > +         host->mmc->ios.timing =3D=3D MMC_TIMING_UHS2_SPEED_B ||
> > +         host->mmc->ios.timing =3D=3D MMC_TIMING_UHS2_SPEED_B_HD) {
>
> That is the same as:
>
>         if (mmc_card_uhs2(host->mmc)) {
>

Hi, Adrian

I will update this in patch series v17.

Thanks, Victor Shih

> > +             /* need internal clock */
> > +             if (mask & SDHCI_RESET_ALL) {
> > +                     ctrl2 =3D sdhci_readw(host, SDHCI_HOST_CONTROL2);
> > +                     clk_ctrl =3D sdhci_readw(host, SDHCI_CLOCK_CONTRO=
L);
> > +
> > +                     if ((ctrl2 & SDHCI_CTRL_V4_MODE) && (ctrl2 & SDHC=
I_CTRL_UHS2_ENABLE)) {
> > +                             sdhci_writew(host, SDHCI_CLOCK_INT_EN, SD=
HCI_CLOCK_CONTROL);
> > +                     } else {
> > +                             sdhci_writew(host, SDHCI_CLOCK_INT_EN, SD=
HCI_CLOCK_CONTROL);
> > +                             sdhci_wait_clock_stable(host);
> > +                             sdhci_writew(host, SDHCI_CTRL_V4_MODE, SD=
HCI_HOST_CONTROL2);
> > +                     }
> > +             }
> > +             if ((mask & SDHCI_RESET_CMD) | (mask & SDHCI_RESET_DATA))
>
> Simpler:
>                 if (mask & (SDHCI_RESET_CMD | SDHCI_RESET_DATA))
>

Hi, Adrian

I will update this in patch series v17.

Thanks, Victor Shih

> > +                     sdhci_gli_uhs2_reset_sd_tran(host);
> > +
> > +             sdhci_uhs2_reset(host, mask);
> > +             gli_set_9767(host);
> > +     } else {
> > +             sdhci_reset(host, mask);
> > +             gli_set_9767(host);
> > +     }
> >  }
> >
> >  static int gl9767_init_sd_express(struct mmc_host *mmc, struct mmc_ios=
 *ios)
> > @@ -1289,6 +1348,87 @@ static int gl9767_init_sd_express(struct mmc_hos=
t *mmc, struct mmc_ios *ios)
> >       return 0;
> >  }
> >
> > +static void gl9767_vendor_init(struct sdhci_host *host)
> > +{
> > +     struct sdhci_pci_slot *slot =3D sdhci_priv(host);
> > +     struct pci_dev *pdev =3D slot->chip->pdev;
> > +     u32 value;
> > +
> > +     gl9767_vhs_write(pdev);
> > +
> > +     pci_read_config_dword(pdev, PCIE_GLI_9767_UHS2_PHY_SET_REG1, &val=
ue);
> > +     value |=3D FIELD_PREP(PCIE_GLI_9767_UHS2_PHY_SET_REG1_SERDES_INTR=
,
> > +                         PCIE_GLI_9767_UHS2_PHY_SET_REG1_SERDES_INTR_V=
ALUE);
> > +     pci_write_config_dword(pdev, PCIE_GLI_9767_UHS2_PHY_SET_REG1, val=
ue);
> > +
> > +     pci_read_config_dword(pdev, PCIE_GLI_9767_UHS2_PHY_SET_REG2, &val=
ue);
> > +     value |=3D FIELD_PREP(PCIE_GLI_9767_UHS2_PHY_SET_REG2_SSC_PPM_SET=
TING,
> > +                         PCIE_GLI_9767_UHS2_PHY_SET_REG2_SSC_PPM_SETTI=
NG_VALUE);
> > +     pci_write_config_dword(pdev, PCIE_GLI_9767_UHS2_PHY_SET_REG2, val=
ue);
> > +
> > +     pci_read_config_dword(pdev, PCIE_GLI_9767_UHS2_CTL1, &value);
> > +     value |=3D FIELD_PREP(PCIE_GLI_9767_UHS2_CTL1_TRANS_PASS,
> > +                         PCIE_GLI_9767_UHS2_CTL1_TRANS_PASS_VALUE) |
> > +              FIELD_PREP(PCIE_GLI_9767_UHS2_CTL1_DECODING_CTL,
> > +                         PCIE_GLI_9767_UHS2_CTL1_DECODING_CTL_VALUE) |
> > +              FIELD_PREP(PCIE_GLI_9767_UHS2_CTL1_SERDES_TRAN,
> > +                         PCIE_GLI_9767_UHS2_CTL1_SERDES_TRAN_VALUE) |
> > +              FIELD_PREP(PCIE_GLI_9767_UHS2_CTL1_SERDES_RECV,
> > +                         PCIE_GLI_9767_UHS2_CTL1_SERDES_RECV_VALUE) |
> > +              FIELD_PREP(PCIE_GLI_9767_UHS2_CTL1_DIR_TRANS,
> > +                         PCIE_GLI_9767_UHS2_CTL1_DIR_TRANS_VALUE) |
> > +              FIELD_PREP(PCIE_GLI_9767_UHS2_CTL1_DIR_RECV,
> > +                         PCIE_GLI_9767_UHS2_CTL1_DIR_RECV_VALUE) |
> > +              FIELD_PREP(PCIE_GLI_9767_UHS2_CTL1_PDRST,
> > +                         PCIE_GLI_9767_UHS2_CTL1_PDRST_VALUE);
> > +     pci_write_config_dword(pdev, PCIE_GLI_9767_UHS2_CTL1, value);
> > +
> > +     pci_read_config_dword(pdev, PCIE_GLI_9767_UHS2_CTL2, &value);
> > +     value |=3D FIELD_PREP(PCIE_GLI_9767_UHS2_CTL2_ZC,
> > +                         PCIE_GLI_9767_UHS2_CTL2_ZC_VALUE) |
> > +              FIELD_PREP(PCIE_GLI_9767_UHS2_CTL2_ZC_CTL,
> > +                         PCIE_GLI_9767_UHS2_CTL2_ZC_CTL_VALUE);
> > +     pci_write_config_dword(pdev, PCIE_GLI_9767_UHS2_CTL2, value);
> > +
> > +     gl9767_vhs_read(pdev);
> > +}
> > +
> > +static void sdhci_gl9767_set_power(struct sdhci_host *host, unsigned c=
har mode,      unsigned short vdd)
> > +{
> > +     struct sdhci_pci_slot *slot =3D sdhci_priv(host);
> > +     struct pci_dev *pdev;
> > +     u32 value;
> > +
> > +     pdev =3D slot->chip->pdev;
> > +
> > +     if (host->mmc->ios.timing =3D=3D MMC_TIMING_UHS2_SPEED_A ||
> > +         host->mmc->ios.timing =3D=3D MMC_TIMING_UHS2_SPEED_A_HD ||
> > +         host->mmc->ios.timing =3D=3D MMC_TIMING_UHS2_SPEED_B ||
> > +         host->mmc->ios.timing =3D=3D MMC_TIMING_UHS2_SPEED_B_HD) {
>
> That is the same as:
>
>         if (mmc_card_uhs2(host->mmc)) {
>

Hi, Adrian

I will update this in patch series v17.

Thanks, Victor Shih

> > +             gl9767_vhs_write(pdev);
> > +
> > +             pci_read_config_dword(pdev, PCIE_GLI_9767_SD_DATA_MULTI_C=
TL, &value);
> > +             value |=3D PCIE_GLI_9767_SD_DATA_MULTI_CTL_SELECT_UHS2 |
> > +                      PCIE_GLI_9767_SD_DATA_MULTI_CTL_UHS2_SWITCH_CTL;
> > +             pci_write_config_dword(pdev, PCIE_GLI_9767_SD_DATA_MULTI_=
CTL, value);
> > +
> > +             gl9767_vhs_read(pdev);
> > +
> > +             sdhci_uhs2_set_power(host, mode, vdd);
> > +     } else {
> > +             gl9767_vhs_write(pdev);
> > +
> > +             pci_read_config_dword(pdev, PCIE_GLI_9767_SD_DATA_MULTI_C=
TL, &value);
> > +             value &=3D ~(PCIE_GLI_9767_SD_DATA_MULTI_CTL_SELECT_UHS2 =
|
> > +                        PCIE_GLI_9767_SD_DATA_MULTI_CTL_UHS2_SWITCH_CT=
L);
> > +             pci_write_config_dword(pdev, PCIE_GLI_9767_SD_DATA_MULTI_=
CTL, value);
> > +
> > +             gl9767_vhs_read(pdev);
> > +
> > +             sdhci_set_power(host, mode, vdd);
> > +     }
> > +}
> > +
> >  static int gli_probe_slot_gl9750(struct sdhci_pci_slot *slot)
> >  {
> >       struct sdhci_host *host =3D slot->host;
> > @@ -1325,6 +1465,7 @@ static int gli_probe_slot_gl9767(struct sdhci_pci=
_slot *slot)
> >       host->mmc->caps2 |=3D MMC_CAP2_SD_EXP;
> >       host->mmc_host_ops.init_sd_express =3D gl9767_init_sd_express;
> >       sdhci_enable_v4_mode(host);
> > +     gl9767_vendor_init(host);
> >
> >       return 0;
> >  }
> > @@ -1828,12 +1969,19 @@ static const struct sdhci_ops sdhci_gl9767_ops =
=3D {
> >       .reset                   =3D sdhci_gl9767_reset,
> >       .set_uhs_signaling       =3D sdhci_set_uhs_signaling,
> >       .voltage_switch          =3D sdhci_gl9767_voltage_switch,
> > +     .dump_uhs2_regs          =3D sdhci_uhs2_dump_regs,
> > +     .set_timeout             =3D sdhci_uhs2_set_timeout,
> > +     .irq                     =3D sdhci_uhs2_irq,
> > +     .set_power               =3D sdhci_gl9767_set_power,
> > +     .uhs2_pre_detect_init    =3D sdhci_gli_pre_detect_init,
> >  };
> >
> >  const struct sdhci_pci_fixes sdhci_gl9767 =3D {
> >       .quirks         =3D SDHCI_QUIRK_NO_ENDATTR_IN_NOPDESC,
> >       .quirks2        =3D SDHCI_QUIRK2_BROKEN_DDR50,
> >       .probe_slot     =3D gli_probe_slot_gl9767,
> > +     .add_host       =3D sdhci_pci_uhs2_add_host,
> > +     .remove_host    =3D sdhci_pci_uhs2_remove_host,
> >       .ops            =3D &sdhci_gl9767_ops,
> >  #ifdef CONFIG_PM_SLEEP
> >       .resume         =3D sdhci_pci_gli_resume,
> > diff --git a/drivers/mmc/host/sdhci-uhs2.c b/drivers/mmc/host/sdhci-uhs=
2.c
> > index c830ee352504..47180429448b 100644
> > --- a/drivers/mmc/host/sdhci-uhs2.c
> > +++ b/drivers/mmc/host/sdhci-uhs2.c
> > @@ -125,7 +125,7 @@ static void sdhci_uhs2_reset_cmd_data(struct mmc_ho=
st *mmc)
> >       }
> >  }
> >
> > -static void sdhci_uhs2_set_power(struct sdhci_host *host, unsigned cha=
r mode, unsigned short vdd)
> > +void sdhci_uhs2_set_power(struct sdhci_host *host, unsigned char mode,=
 unsigned short vdd)
> >  {
> >       struct mmc_host *mmc =3D host->mmc;
> >       u8 pwr =3D 0;
> > @@ -165,6 +165,7 @@ static void sdhci_uhs2_set_power(struct sdhci_host =
*host, unsigned char mode, un
> >               mdelay(5);
> >       }
> >  }
> > +EXPORT_SYMBOL_GPL(sdhci_uhs2_set_power);
> >
> >  static u8 sdhci_calc_timeout_uhs2(struct sdhci_host *host, u8 *cmd_res=
, u8 *dead_lock)
> >  {
> > diff --git a/drivers/mmc/host/sdhci-uhs2.h b/drivers/mmc/host/sdhci-uhs=
2.h
> > index 42f34ca75275..c4a860f4e1e0 100644
> > --- a/drivers/mmc/host/sdhci-uhs2.h
> > +++ b/drivers/mmc/host/sdhci-uhs2.h
> > @@ -185,5 +185,6 @@ void sdhci_uhs2_clear_set_irqs(struct sdhci_host *h=
ost, u32 clear, u32 set);
> >  u32 sdhci_uhs2_irq(struct sdhci_host *host, u32 intmask);
> >  int sdhci_uhs2_add_host(struct sdhci_host *host);
> >  void sdhci_uhs2_remove_host(struct sdhci_host *host, int dead);
> > +void sdhci_uhs2_set_power(struct sdhci_host *host, unsigned char mode,=
 unsigned short vdd);
> >
> >  #endif /* __SDHCI_UHS2_H */
>

