{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 18 12:41:55 2023 " "Info: Processing started: Sat Feb 18 12:41:55 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../con_signal.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../con_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 con_signal " "Info: Found entity 1: con_signal" {  } { { "../con_signal.v" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/con_signal.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../ins_decode.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../ins_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 ins_decode " "Info: Found entity 1: ins_decode" {  } { { "../ins_decode.v" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/ins_decode.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../ir.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../ir.v" { { "Info" "ISGN_ENTITY_NAME" "1 ir " "Info: Found entity 1: ir" {  } { { "../ir.v" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/ir.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../mux3_1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../mux3_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux3_1 " "Info: Found entity 1: mux3_1" {  } { { "../mux3_1.v" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/mux3_1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../pc.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Info: Found entity 1: pc" {  } { { "../pc.v" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/pc.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../psw.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../psw.v" { { "Info" "ISGN_ENTITY_NAME" "1 psw " "Info: Found entity 1: psw" {  } { { "../psw.v" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/psw.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a reg_group.v(6) " "Info (10281): Verilog HDL Declaration information at reg_group.v(6): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "../reg_group.v" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/reg_group.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b reg_group.v(6) " "Info (10281): Verilog HDL Declaration information at reg_group.v(6): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "../reg_group.v" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/reg_group.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C c reg_group.v(6) " "Info (10281): Verilog HDL Declaration information at reg_group.v(6): object \"C\" differs only in case from object \"c\" in the same scope" {  } { { "../reg_group.v" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/reg_group.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../reg_group.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../reg_group.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_group " "Info: Found entity 1: reg_group" {  } { { "../reg_group.v" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/reg_group.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../shift.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../shift.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift " "Info: Found entity 1: shift" {  } { { "../shift.v" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/shift.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../simple.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../simple.v" { { "Info" "ISGN_ENTITY_NAME" "1 simple " "Info: Found entity 1: simple" {  } { { "../simple.v" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/simple.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../sm.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../sm.v" { { "Info" "ISGN_ENTITY_NAME" "1 sm " "Info: Found entity 1: sm" {  } { { "../sm.v" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/sm.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file cpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Info: Found entity 1: cpu" {  } { { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu " "Info: Elaborating entity \"cpu\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:inst6 " "Info: Elaborating entity \"pc\" for hierarchy \"pc:inst6\"" {  } { { "cpu.bdf" "inst6" { Schematic "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.bdf" { { 280 336 464 408 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "con_signal con_signal:inst25 " "Info: Elaborating entity \"con_signal\" for hierarchy \"con_signal:inst25\"" {  } { { "cpu.bdf" "inst25" { Schematic "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.bdf" { { 184 1568 1712 568 "inst25" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ins_decode ins_decode:inst24 " "Info: Elaborating entity \"ins_decode\" for hierarchy \"ins_decode:inst24\"" {  } { { "cpu.bdf" "inst24" { Schematic "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.bdf" { { 184 1360 1472 504 "inst24" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sm sm:inst23 " "Info: Elaborating entity \"sm\" for hierarchy \"sm:inst23\"" {  } { { "cpu.bdf" "inst23" { Schematic "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.bdf" { { 184 1112 1208 280 "inst23" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ir ir:inst " "Info: Elaborating entity \"ir\" for hierarchy \"ir:inst\"" {  } { { "cpu.bdf" "inst" { Schematic "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.bdf" { { 296 1160 1280 392 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_IO LPM_RAM_IO:inst1 " "Info: Elaborating entity \"LPM_RAM_IO\" for hierarchy \"LPM_RAM_IO:inst1\"" {  } { { "cpu.bdf" "inst1" { Schematic "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.bdf" { { 288 904 1032 416 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_RAM_IO:inst1 " "Info: Elaborated megafunction instantiation \"LPM_RAM_IO:inst1\"" {  } { { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.bdf" { { 288 904 1032 416 "inst1" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_RAM_IO:inst1 " "Info: Instantiated megafunction \"LPM_RAM_IO:inst1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Info: Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE ./smallcomputer.mif " "Info: Parameter \"LPM_FILE\" = \"./smallcomputer.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Info: Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 256 " "Info: Parameter \"LPM_NUMWORDS\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Info: Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Info: Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.bdf" { { 288 904 1032 416 "inst1" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram LPM_RAM_IO:inst1\|altram:sram " "Info: Elaborating entity \"altram\" for hierarchy \"LPM_RAM_IO:inst1\|altram:sram\"" {  } { { "LPM_RAM_IO.tdf" "sram" { Text "c:/users/rilpraa/desktop/quartus/download/libraries/megafunctions/LPM_RAM_IO.tdf" 89 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Cyclone II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone II devices " "Warning: Assertion warning: altram does not support Cyclone II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone II devices" {  } { { "altram.tdf" "" { Text "c:/users/rilpraa/desktop/quartus/download/libraries/megafunctions/altram.tdf" 228 2 0 } } { "LPM_RAM_IO.tdf" "" { Text "c:/users/rilpraa/desktop/quartus/download/libraries/megafunctions/LPM_RAM_IO.tdf" 89 5 0 } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.bdf" { { 288 904 1032 416 "inst1" "" } } } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_RAM_IO:inst1\|altram:sram LPM_RAM_IO:inst1 " "Info: Elaborated megafunction instantiation \"LPM_RAM_IO:inst1\|altram:sram\", which is child of megafunction instantiation \"LPM_RAM_IO:inst1\"" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/users/rilpraa/desktop/quartus/download/libraries/megafunctions/LPM_RAM_IO.tdf" 89 5 0 } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.bdf" { { 288 904 1032 416 "inst1" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram LPM_RAM_IO:inst1\|altram:sram\|altsyncram:ram_block " "Info: Elaborating entity \"altsyncram\" for hierarchy \"LPM_RAM_IO:inst1\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "c:/users/rilpraa/desktop/quartus/download/libraries/megafunctions/altram.tdf" 104 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_RAM_IO:inst1\|altram:sram\|altsyncram:ram_block LPM_RAM_IO:inst1 " "Info: Elaborated megafunction instantiation \"LPM_RAM_IO:inst1\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"LPM_RAM_IO:inst1\"" {  } { { "altram.tdf" "" { Text "c:/users/rilpraa/desktop/quartus/download/libraries/megafunctions/altram.tdf" 104 5 0 } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.bdf" { { 288 904 1032 416 "inst1" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rha1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_rha1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rha1 " "Info: Found entity 1: altsyncram_rha1" {  } { { "db/altsyncram_rha1.tdf" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/cpu/db/altsyncram_rha1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rha1 LPM_RAM_IO:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_rha1:auto_generated " "Info: Elaborating entity \"altsyncram_rha1\" for hierarchy \"LPM_RAM_IO:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_rha1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/users/rilpraa/desktop/quartus/download/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3_1 mux3_1:inst7 " "Info: Elaborating entity \"mux3_1\" for hierarchy \"mux3_1:inst7\"" {  } { { "cpu.bdf" "inst7" { Schematic "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.bdf" { { 280 536 680 408 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_group reg_group:inst11 " "Info: Elaborating entity \"reg_group\" for hierarchy \"reg_group:inst11\"" {  } { { "cpu.bdf" "inst11" { Schematic "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.bdf" { { 528 560 696 656 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift shift:inst19 " "Info: Elaborating entity \"shift\" for hierarchy \"shift:inst19\"" {  } { { "cpu.bdf" "inst19" { Schematic "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.bdf" { { 432 1008 1128 560 "inst19" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple simple:inst12 " "Info: Elaborating entity \"simple\" for hierarchy \"simple:inst12\"" {  } { { "cpu.bdf" "inst12" { Schematic "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.bdf" { { 528 800 912 656 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "psw psw:inst21 " "Info: Elaborating entity \"psw\" for hierarchy \"psw:inst21\"" {  } { { "cpu.bdf" "inst21" { Schematic "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.bdf" { { 592 1120 1216 720 "inst21" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "reg_group:inst11\|d\[0\] " "Warning: Converted tri-state buffer \"reg_group:inst11\|d\[0\]\" feeding internal logic into a wire" {  } { { "../reg_group.v" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/reg_group.v" 5 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "reg_group:inst11\|d\[1\] " "Warning: Converted tri-state buffer \"reg_group:inst11\|d\[1\]\" feeding internal logic into a wire" {  } { { "../reg_group.v" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/reg_group.v" 5 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "reg_group:inst11\|d\[2\] " "Warning: Converted tri-state buffer \"reg_group:inst11\|d\[2\]\" feeding internal logic into a wire" {  } { { "../reg_group.v" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/reg_group.v" 5 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "reg_group:inst11\|d\[3\] " "Warning: Converted tri-state buffer \"reg_group:inst11\|d\[3\]\" feeding internal logic into a wire" {  } { { "../reg_group.v" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/reg_group.v" 5 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "reg_group:inst11\|d\[4\] " "Warning: Converted tri-state buffer \"reg_group:inst11\|d\[4\]\" feeding internal logic into a wire" {  } { { "../reg_group.v" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/reg_group.v" 5 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "reg_group:inst11\|d\[5\] " "Warning: Converted tri-state buffer \"reg_group:inst11\|d\[5\]\" feeding internal logic into a wire" {  } { { "../reg_group.v" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/reg_group.v" 5 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "reg_group:inst11\|d\[6\] " "Warning: Converted tri-state buffer \"reg_group:inst11\|d\[6\]\" feeding internal logic into a wire" {  } { { "../reg_group.v" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/reg_group.v" 5 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "reg_group:inst11\|d\[7\] " "Warning: Converted tri-state buffer \"reg_group:inst11\|d\[7\]\" feeding internal logic into a wire" {  } { { "../reg_group.v" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/reg_group.v" 5 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "reg_group:inst11\|s\[0\] " "Warning: Converted tri-state buffer \"reg_group:inst11\|s\[0\]\" feeding internal logic into a wire" {  } { { "../reg_group.v" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/reg_group.v" 5 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "reg_group:inst11\|s\[1\] " "Warning: Converted tri-state buffer \"reg_group:inst11\|s\[1\]\" feeding internal logic into a wire" {  } { { "../reg_group.v" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/reg_group.v" 5 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "reg_group:inst11\|s\[2\] " "Warning: Converted tri-state buffer \"reg_group:inst11\|s\[2\]\" feeding internal logic into a wire" {  } { { "../reg_group.v" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/reg_group.v" 5 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "reg_group:inst11\|s\[3\] " "Warning: Converted tri-state buffer \"reg_group:inst11\|s\[3\]\" feeding internal logic into a wire" {  } { { "../reg_group.v" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/reg_group.v" 5 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "reg_group:inst11\|s\[4\] " "Warning: Converted tri-state buffer \"reg_group:inst11\|s\[4\]\" feeding internal logic into a wire" {  } { { "../reg_group.v" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/reg_group.v" 5 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "reg_group:inst11\|s\[5\] " "Warning: Converted tri-state buffer \"reg_group:inst11\|s\[5\]\" feeding internal logic into a wire" {  } { { "../reg_group.v" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/reg_group.v" 5 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "reg_group:inst11\|s\[6\] " "Warning: Converted tri-state buffer \"reg_group:inst11\|s\[6\]\" feeding internal logic into a wire" {  } { { "../reg_group.v" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/reg_group.v" 5 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "reg_group:inst11\|s\[7\] " "Warning: Converted tri-state buffer \"reg_group:inst11\|s\[7\]\" feeding internal logic into a wire" {  } { { "../reg_group.v" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/reg_group.v" 5 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst29\[7\] lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_rha1:auto_generated\|q_a\[7\] " "Warning: Converted the fan-out from the tri-state buffer \"inst29\[7\]\" to the node \"lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_rha1:auto_generated\|q_a\[7\]\" into an OR gate" {  } { { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.bdf" { { 232 152 200 264 "inst29" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst29\[6\] lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_rha1:auto_generated\|q_a\[6\] " "Warning: Converted the fan-out from the tri-state buffer \"inst29\[6\]\" to the node \"lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_rha1:auto_generated\|q_a\[6\]\" into an OR gate" {  } { { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.bdf" { { 232 152 200 264 "inst29" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst29\[5\] lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_rha1:auto_generated\|q_a\[5\] " "Warning: Converted the fan-out from the tri-state buffer \"inst29\[5\]\" to the node \"lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_rha1:auto_generated\|q_a\[5\]\" into an OR gate" {  } { { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.bdf" { { 232 152 200 264 "inst29" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst29\[4\] lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_rha1:auto_generated\|q_a\[4\] " "Warning: Converted the fan-out from the tri-state buffer \"inst29\[4\]\" to the node \"lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_rha1:auto_generated\|q_a\[4\]\" into an OR gate" {  } { { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.bdf" { { 232 152 200 264 "inst29" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst29\[3\] lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_rha1:auto_generated\|q_a\[3\] " "Warning: Converted the fan-out from the tri-state buffer \"inst29\[3\]\" to the node \"lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_rha1:auto_generated\|q_a\[3\]\" into an OR gate" {  } { { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.bdf" { { 232 152 200 264 "inst29" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst29\[2\] lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_rha1:auto_generated\|q_a\[2\] " "Warning: Converted the fan-out from the tri-state buffer \"inst29\[2\]\" to the node \"lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_rha1:auto_generated\|q_a\[2\]\" into an OR gate" {  } { { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.bdf" { { 232 152 200 264 "inst29" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst29\[1\] lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_rha1:auto_generated\|q_a\[1\] " "Warning: Converted the fan-out from the tri-state buffer \"inst29\[1\]\" to the node \"lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_rha1:auto_generated\|q_a\[1\]\" into an OR gate" {  } { { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.bdf" { { 232 152 200 264 "inst29" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst29\[0\] lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_rha1:auto_generated\|q_a\[0\] " "Warning: Converted the fan-out from the tri-state buffer \"inst29\[0\]\" to the node \"lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_rha1:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.bdf" { { 232 152 200 264 "inst29" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.map.smsg " "Info: Generated suppressed messages file C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "288 " "Info: Implemented 288 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Info: Implemented 9 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Info: Implemented 24 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "247 " "Info: Implemented 247 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Info: Implemented 8 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "237 " "Info: Peak virtual memory: 237 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 18 12:41:57 2023 " "Info: Processing ended: Sat Feb 18 12:41:57 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 18 12:41:58 2023 " "Info: Processing started: Sat Feb 18 12:41:58 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off cpu -c cpu " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off cpu -c cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "cpu EP2C5T144C8 " "Info: Selected device EP2C5T144C8 for design \"cpu\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Info: Device EP2C5T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C8 " "Info: Device EP2C8T144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Info: Device EP2C8T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rilpraa/desktop/quartus/download/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rilpraa/desktop/quartus/download/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Info: Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rilpraa/desktop/quartus/download/bin/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "33 33 " "Warning: No exact pin location assignment(s) for 33 pins of 33 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP\[7\] " "Info: Pin OP\[7\] not assigned to an exact location on the device" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rilpraa/desktop/quartus/download/bin/pin_planner.ppl" { OP[7] } } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.bdf" { { 280 1056 1232 296 "OP\[7..0\]" "" } } } } { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "" { OP[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP\[6\] " "Info: Pin OP\[6\] not assigned to an exact location on the device" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rilpraa/desktop/quartus/download/bin/pin_planner.ppl" { OP[6] } } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.bdf" { { 280 1056 1232 296 "OP\[7..0\]" "" } } } } { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "" { OP[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP\[5\] " "Info: Pin OP\[5\] not assigned to an exact location on the device" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rilpraa/desktop/quartus/download/bin/pin_planner.ppl" { OP[5] } } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.bdf" { { 280 1056 1232 296 "OP\[7..0\]" "" } } } } { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "" { OP[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP\[4\] " "Info: Pin OP\[4\] not assigned to an exact location on the device" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rilpraa/desktop/quartus/download/bin/pin_planner.ppl" { OP[4] } } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.bdf" { { 280 1056 1232 296 "OP\[7..0\]" "" } } } } { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "" { OP[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP\[3\] " "Info: Pin OP\[3\] not assigned to an exact location on the device" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rilpraa/desktop/quartus/download/bin/pin_planner.ppl" { OP[3] } } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.bdf" { { 280 1056 1232 296 "OP\[7..0\]" "" } } } } { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "" { OP[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP\[2\] " "Info: Pin OP\[2\] not assigned to an exact location on the device" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rilpraa/desktop/quartus/download/bin/pin_planner.ppl" { OP[2] } } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.bdf" { { 280 1056 1232 296 "OP\[7..0\]" "" } } } } { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "" { OP[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP\[1\] " "Info: Pin OP\[1\] not assigned to an exact location on the device" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rilpraa/desktop/quartus/download/bin/pin_planner.ppl" { OP[1] } } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.bdf" { { 280 1056 1232 296 "OP\[7..0\]" "" } } } } { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "" { OP[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP\[0\] " "Info: Pin OP\[0\] not assigned to an exact location on the device" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rilpraa/desktop/quartus/download/bin/pin_planner.ppl" { OP[0] } } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.bdf" { { 280 1056 1232 296 "OP\[7..0\]" "" } } } } { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "" { OP[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[7\] " "Info: Pin output\[7\] not assigned to an exact location on the device" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rilpraa/desktop/quartus/download/bin/pin_planner.ppl" { output[7] } } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.bdf" { { 720 1520 1696 736 "output\[7..0\]" "" } } } } { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "" { output[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[6\] " "Info: Pin output\[6\] not assigned to an exact location on the device" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rilpraa/desktop/quartus/download/bin/pin_planner.ppl" { output[6] } } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.bdf" { { 720 1520 1696 736 "output\[7..0\]" "" } } } } { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "" { output[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[5\] " "Info: Pin output\[5\] not assigned to an exact location on the device" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rilpraa/desktop/quartus/download/bin/pin_planner.ppl" { output[5] } } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.bdf" { { 720 1520 1696 736 "output\[7..0\]" "" } } } } { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "" { output[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[4\] " "Info: Pin output\[4\] not assigned to an exact location on the device" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rilpraa/desktop/quartus/download/bin/pin_planner.ppl" { output[4] } } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.bdf" { { 720 1520 1696 736 "output\[7..0\]" "" } } } } { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "" { output[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[3\] " "Info: Pin output\[3\] not assigned to an exact location on the device" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rilpraa/desktop/quartus/download/bin/pin_planner.ppl" { output[3] } } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.bdf" { { 720 1520 1696 736 "output\[7..0\]" "" } } } } { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "" { output[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[2\] " "Info: Pin output\[2\] not assigned to an exact location on the device" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rilpraa/desktop/quartus/download/bin/pin_planner.ppl" { output[2] } } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.bdf" { { 720 1520 1696 736 "output\[7..0\]" "" } } } } { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "" { output[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[1\] " "Info: Pin output\[1\] not assigned to an exact location on the device" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rilpraa/desktop/quartus/download/bin/pin_planner.ppl" { output[1] } } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.bdf" { { 720 1520 1696 736 "output\[7..0\]" "" } } } } { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "" { output[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[0\] " "Info: Pin output\[0\] not assigned to an exact location on the device" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rilpraa/desktop/quartus/download/bin/pin_planner.ppl" { output[0] } } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.bdf" { { 720 1520 1696 736 "output\[7..0\]" "" } } } } { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "" { output[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ars\[7\] " "Info: Pin ars\[7\] not assigned to an exact location on the device" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rilpraa/desktop/quartus/download/bin/pin_planner.ppl" { ars[7] } } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.bdf" { { 216 488 664 232 "ars\[7..0\]" "" } } } } { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "" { ars[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ars\[6\] " "Info: Pin ars\[6\] not assigned to an exact location on the device" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rilpraa/desktop/quartus/download/bin/pin_planner.ppl" { ars[6] } } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.bdf" { { 216 488 664 232 "ars\[7..0\]" "" } } } } { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "" { ars[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ars\[5\] " "Info: Pin ars\[5\] not assigned to an exact location on the device" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rilpraa/desktop/quartus/download/bin/pin_planner.ppl" { ars[5] } } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.bdf" { { 216 488 664 232 "ars\[7..0\]" "" } } } } { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "" { ars[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ars\[4\] " "Info: Pin ars\[4\] not assigned to an exact location on the device" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rilpraa/desktop/quartus/download/bin/pin_planner.ppl" { ars[4] } } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.bdf" { { 216 488 664 232 "ars\[7..0\]" "" } } } } { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "" { ars[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ars\[3\] " "Info: Pin ars\[3\] not assigned to an exact location on the device" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rilpraa/desktop/quartus/download/bin/pin_planner.ppl" { ars[3] } } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.bdf" { { 216 488 664 232 "ars\[7..0\]" "" } } } } { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "" { ars[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ars\[2\] " "Info: Pin ars\[2\] not assigned to an exact location on the device" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rilpraa/desktop/quartus/download/bin/pin_planner.ppl" { ars[2] } } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.bdf" { { 216 488 664 232 "ars\[7..0\]" "" } } } } { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "" { ars[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ars\[1\] " "Info: Pin ars\[1\] not assigned to an exact location on the device" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rilpraa/desktop/quartus/download/bin/pin_planner.ppl" { ars[1] } } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.bdf" { { 216 488 664 232 "ars\[7..0\]" "" } } } } { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "" { ars[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ars\[0\] " "Info: Pin ars\[0\] not assigned to an exact location on the device" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rilpraa/desktop/quartus/download/bin/pin_planner.ppl" { ars[0] } } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.bdf" { { 216 488 664 232 "ars\[7..0\]" "" } } } } { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "" { ars[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLK " "Info: Pin CLK not assigned to an exact location on the device" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rilpraa/desktop/quartus/download/bin/pin_planner.ppl" { CLK } } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.bdf" { { 104 520 688 120 "CLK" "" } { 320 872 904 332 "clk" "" } { 296 296 336 312 "clk" "" } { 544 496 560 560 "clk" "" } { 608 1088 1120 624 "clk" "" } { 312 1128 1160 328 "clk" "" } { 96 688 744 112 "clk" "" } { 200 1088 1112 216 "clk" "" } } } } { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[7\] " "Info: Pin in\[7\] not assigned to an exact location on the device" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rilpraa/desktop/quartus/download/bin/pin_planner.ppl" { in[7] } } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.bdf" { { 72 320 488 88 "in\[7..0\]" "" } } } } { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "" { in[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[6\] " "Info: Pin in\[6\] not assigned to an exact location on the device" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rilpraa/desktop/quartus/download/bin/pin_planner.ppl" { in[6] } } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.bdf" { { 72 320 488 88 "in\[7..0\]" "" } } } } { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "" { in[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[5\] " "Info: Pin in\[5\] not assigned to an exact location on the device" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rilpraa/desktop/quartus/download/bin/pin_planner.ppl" { in[5] } } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.bdf" { { 72 320 488 88 "in\[7..0\]" "" } } } } { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "" { in[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[4\] " "Info: Pin in\[4\] not assigned to an exact location on the device" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rilpraa/desktop/quartus/download/bin/pin_planner.ppl" { in[4] } } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.bdf" { { 72 320 488 88 "in\[7..0\]" "" } } } } { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "" { in[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[3\] " "Info: Pin in\[3\] not assigned to an exact location on the device" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rilpraa/desktop/quartus/download/bin/pin_planner.ppl" { in[3] } } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.bdf" { { 72 320 488 88 "in\[7..0\]" "" } } } } { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "" { in[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[2\] " "Info: Pin in\[2\] not assigned to an exact location on the device" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rilpraa/desktop/quartus/download/bin/pin_planner.ppl" { in[2] } } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.bdf" { { 72 320 488 88 "in\[7..0\]" "" } } } } { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "" { in[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[1\] " "Info: Pin in\[1\] not assigned to an exact location on the device" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rilpraa/desktop/quartus/download/bin/pin_planner.ppl" { in[1] } } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.bdf" { { 72 320 488 88 "in\[7..0\]" "" } } } } { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "" { in[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[0\] " "Info: Pin in\[0\] not assigned to an exact location on the device" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rilpraa/desktop/quartus/download/bin/pin_planner.ppl" { in[0] } } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.bdf" { { 72 320 488 88 "in\[7..0\]" "" } } } } { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "" { in[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK (placed in PIN 17 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node CLK (placed in PIN 17 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/users/rilpraa/desktop/quartus/download/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rilpraa/desktop/quartus/download/bin/pin_planner.ppl" { CLK } } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.bdf" { { 104 520 688 120 "CLK" "" } { 320 872 904 332 "clk" "" } { 296 296 336 312 "clk" "" } { 544 496 560 560 "clk" "" } { 608 1088 1120 624 "clk" "" } { 312 1128 1160 328 "clk" "" } { 96 688 744 112 "clk" "" } { 200 1088 1112 216 "clk" "" } } } } { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "32 unused 3.3V 8 24 0 " "Info: Number of I/O pins in group: 32 (unused VREF, 3.3V VCCIO, 8 input, 24 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 3 16 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  16 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 23 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 22 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  22 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 24 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register reg_group:inst11\|A\[0\] register pc:inst6\|add\[1\] -13.602 ns " "Info: Slack time is -13.602 ns between source register \"reg_group:inst11\|A\[0\]\" and destination register \"pc:inst6\|add\[1\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.736 ns + Largest register register " "Info: + Largest register to register requirement is 0.736 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.494 ns   Shortest register " "Info:   Shortest clock path from clock \"CLK\" to destination register is 2.494 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.bdf" { { 104 520 688 120 "CLK" "" } { 320 872 904 332 "clk" "" } { 296 296 336 312 "clk" "" } { 544 496 560 560 "clk" "" } { 608 1088 1120 624 "clk" "" } { 312 1128 1160 328 "clk" "" } { 96 688 744 112 "clk" "" } { 200 1088 1112 216 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.142 ns) + CELL(0.000 ns) 0.996 ns CLK~clkctrl 2 COMB Unassigned 131 " "Info: 2: + IC(0.142 ns) + CELL(0.000 ns) = 0.996 ns; Loc. = Unassigned; Fanout = 131; COMB Node = 'CLK~clkctrl'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "0.142 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.bdf" { { 104 520 688 120 "CLK" "" } { 320 872 904 332 "clk" "" } { 296 296 336 312 "clk" "" } { 544 496 560 560 "clk" "" } { 608 1088 1120 624 "clk" "" } { 312 1128 1160 328 "clk" "" } { 96 688 744 112 "clk" "" } { 200 1088 1112 216 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 2.494 ns pc:inst6\|add\[1\] 3 REG Unassigned 4 " "Info: 3: + IC(0.832 ns) + CELL(0.666 ns) = 2.494 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'pc:inst6\|add\[1\]'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { CLK~clkctrl pc:inst6|add[1] } "NODE_NAME" } } { "../pc.v" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/pc.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.520 ns ( 60.95 % ) " "Info: Total cell delay = 1.520 ns ( 60.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.974 ns ( 39.05 % ) " "Info: Total interconnect delay = 0.974 ns ( 39.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.bdf" { { 104 520 688 120 "CLK" "" } { 320 872 904 332 "clk" "" } { 296 296 336 312 "clk" "" } { 544 496 560 560 "clk" "" } { 608 1088 1120 624 "clk" "" } { 312 1128 1160 328 "clk" "" } { 96 688 744 112 "clk" "" } { 200 1088 1112 216 "clk" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.494 ns   Longest register " "Info:   Longest clock path from clock \"CLK\" to destination register is 2.494 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.bdf" { { 104 520 688 120 "CLK" "" } { 320 872 904 332 "clk" "" } { 296 296 336 312 "clk" "" } { 544 496 560 560 "clk" "" } { 608 1088 1120 624 "clk" "" } { 312 1128 1160 328 "clk" "" } { 96 688 744 112 "clk" "" } { 200 1088 1112 216 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.142 ns) + CELL(0.000 ns) 0.996 ns CLK~clkctrl 2 COMB Unassigned 131 " "Info: 2: + IC(0.142 ns) + CELL(0.000 ns) = 0.996 ns; Loc. = Unassigned; Fanout = 131; COMB Node = 'CLK~clkctrl'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "0.142 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.bdf" { { 104 520 688 120 "CLK" "" } { 320 872 904 332 "clk" "" } { 296 296 336 312 "clk" "" } { 544 496 560 560 "clk" "" } { 608 1088 1120 624 "clk" "" } { 312 1128 1160 328 "clk" "" } { 96 688 744 112 "clk" "" } { 200 1088 1112 216 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 2.494 ns pc:inst6\|add\[1\] 3 REG Unassigned 4 " "Info: 3: + IC(0.832 ns) + CELL(0.666 ns) = 2.494 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'pc:inst6\|add\[1\]'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { CLK~clkctrl pc:inst6|add[1] } "NODE_NAME" } } { "../pc.v" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/pc.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.520 ns ( 60.95 % ) " "Info: Total cell delay = 1.520 ns ( 60.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.974 ns ( 39.05 % ) " "Info: Total interconnect delay = 0.974 ns ( 39.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.bdf" { { 104 520 688 120 "CLK" "" } { 320 872 904 332 "clk" "" } { 296 296 336 312 "clk" "" } { 544 496 560 560 "clk" "" } { 608 1088 1120 624 "clk" "" } { 312 1128 1160 328 "clk" "" } { 96 688 744 112 "clk" "" } { 200 1088 1112 216 "clk" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.494 ns   Shortest register " "Info:   Shortest clock path from clock \"CLK\" to source register is 2.494 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.bdf" { { 104 520 688 120 "CLK" "" } { 320 872 904 332 "clk" "" } { 296 296 336 312 "clk" "" } { 544 496 560 560 "clk" "" } { 608 1088 1120 624 "clk" "" } { 312 1128 1160 328 "clk" "" } { 96 688 744 112 "clk" "" } { 200 1088 1112 216 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.142 ns) + CELL(0.000 ns) 0.996 ns CLK~clkctrl 2 COMB Unassigned 131 " "Info: 2: + IC(0.142 ns) + CELL(0.000 ns) = 0.996 ns; Loc. = Unassigned; Fanout = 131; COMB Node = 'CLK~clkctrl'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "0.142 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.bdf" { { 104 520 688 120 "CLK" "" } { 320 872 904 332 "clk" "" } { 296 296 336 312 "clk" "" } { 544 496 560 560 "clk" "" } { 608 1088 1120 624 "clk" "" } { 312 1128 1160 328 "clk" "" } { 96 688 744 112 "clk" "" } { 200 1088 1112 216 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 2.494 ns reg_group:inst11\|A\[0\] 3 REG Unassigned 2 " "Info: 3: + IC(0.832 ns) + CELL(0.666 ns) = 2.494 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'reg_group:inst11\|A\[0\]'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { CLK~clkctrl reg_group:inst11|A[0] } "NODE_NAME" } } { "../reg_group.v" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/reg_group.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.520 ns ( 60.95 % ) " "Info: Total cell delay = 1.520 ns ( 60.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.974 ns ( 39.05 % ) " "Info: Total interconnect delay = 0.974 ns ( 39.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.bdf" { { 104 520 688 120 "CLK" "" } { 320 872 904 332 "clk" "" } { 296 296 336 312 "clk" "" } { 544 496 560 560 "clk" "" } { 608 1088 1120 624 "clk" "" } { 312 1128 1160 328 "clk" "" } { 96 688 744 112 "clk" "" } { 200 1088 1112 216 "clk" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.494 ns   Longest register " "Info:   Longest clock path from clock \"CLK\" to source register is 2.494 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.bdf" { { 104 520 688 120 "CLK" "" } { 320 872 904 332 "clk" "" } { 296 296 336 312 "clk" "" } { 544 496 560 560 "clk" "" } { 608 1088 1120 624 "clk" "" } { 312 1128 1160 328 "clk" "" } { 96 688 744 112 "clk" "" } { 200 1088 1112 216 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.142 ns) + CELL(0.000 ns) 0.996 ns CLK~clkctrl 2 COMB Unassigned 131 " "Info: 2: + IC(0.142 ns) + CELL(0.000 ns) = 0.996 ns; Loc. = Unassigned; Fanout = 131; COMB Node = 'CLK~clkctrl'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "0.142 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.bdf" { { 104 520 688 120 "CLK" "" } { 320 872 904 332 "clk" "" } { 296 296 336 312 "clk" "" } { 544 496 560 560 "clk" "" } { 608 1088 1120 624 "clk" "" } { 312 1128 1160 328 "clk" "" } { 96 688 744 112 "clk" "" } { 200 1088 1112 216 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 2.494 ns reg_group:inst11\|A\[0\] 3 REG Unassigned 2 " "Info: 3: + IC(0.832 ns) + CELL(0.666 ns) = 2.494 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'reg_group:inst11\|A\[0\]'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { CLK~clkctrl reg_group:inst11|A[0] } "NODE_NAME" } } { "../reg_group.v" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/reg_group.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.520 ns ( 60.95 % ) " "Info: Total cell delay = 1.520 ns ( 60.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.974 ns ( 39.05 % ) " "Info: Total interconnect delay = 0.974 ns ( 39.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.bdf" { { 104 520 688 120 "CLK" "" } { 320 872 904 332 "clk" "" } { 296 296 336 312 "clk" "" } { 544 496 560 560 "clk" "" } { 608 1088 1120 624 "clk" "" } { 312 1128 1160 328 "clk" "" } { 96 688 744 112 "clk" "" } { 200 1088 1112 216 "clk" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns   " "Info:   Micro clock to output delay of source is 0.304 ns" {  } { { "../reg_group.v" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/reg_group.v" 26 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns   " "Info:   Micro setup delay of destination is -0.040 ns" {  } { { "../pc.v" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/pc.v" 5 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.338 ns - Longest register register " "Info: - Longest register to register delay is 14.338 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reg_group:inst11\|A\[0\] 1 REG Unassigned 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'reg_group:inst11\|A\[0\]'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "" { reg_group:inst11|A[0] } "NODE_NAME" } } { "../reg_group.v" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/reg_group.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.347 ns) + CELL(0.206 ns) 1.553 ns reg_group:inst11\|Mux0~1 2 COMB Unassigned 1 " "Info: 2: + IC(1.347 ns) + CELL(0.206 ns) = 1.553 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'reg_group:inst11\|Mux0~1'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "1.553 ns" { reg_group:inst11|A[0] reg_group:inst11|Mux0~1 } "NODE_NAME" } } { "../reg_group.v" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/reg_group.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.624 ns) 2.364 ns reg_group:inst11\|Mux0~2 3 COMB Unassigned 8 " "Info: 3: + IC(0.187 ns) + CELL(0.624 ns) = 2.364 ns; Loc. = Unassigned; Fanout = 8; COMB Node = 'reg_group:inst11\|Mux0~2'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { reg_group:inst11|Mux0~1 reg_group:inst11|Mux0~2 } "NODE_NAME" } } { "../reg_group.v" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/reg_group.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.278 ns) + CELL(0.624 ns) 4.266 ns simple:inst12\|Add0~0 4 COMB Unassigned 1 " "Info: 4: + IC(1.278 ns) + CELL(0.624 ns) = 4.266 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'simple:inst12\|Add0~0'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "1.902 ns" { reg_group:inst11|Mux0~2 simple:inst12|Add0~0 } "NODE_NAME" } } { "../simple.v" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/simple.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.748 ns) + CELL(0.370 ns) 5.384 ns simple:inst12\|t\[0\]~66 5 COMB Unassigned 1 " "Info: 5: + IC(0.748 ns) + CELL(0.370 ns) = 5.384 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'simple:inst12\|t\[0\]~66'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { simple:inst12|Add0~0 simple:inst12|t[0]~66 } "NODE_NAME" } } { "../simple.v" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/simple.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.206 ns) 6.195 ns simple:inst12\|t\[0\]~67 6 COMB Unassigned 2 " "Info: 6: + IC(0.605 ns) + CELL(0.206 ns) = 6.195 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'simple:inst12\|t\[0\]~67'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { simple:inst12|t[0]~66 simple:inst12|t[0]~67 } "NODE_NAME" } } { "../simple.v" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/simple.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.206 ns) 7.006 ns simple:inst12\|t\[0\]~68 7 COMB Unassigned 1 " "Info: 7: + IC(0.605 ns) + CELL(0.206 ns) = 7.006 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'simple:inst12\|t\[0\]~68'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { simple:inst12|t[0]~67 simple:inst12|t[0]~68 } "NODE_NAME" } } { "../simple.v" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/simple.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.206 ns) 7.817 ns simple:inst12\|t\[0\]~69 8 COMB Unassigned 3 " "Info: 8: + IC(0.605 ns) + CELL(0.206 ns) = 7.817 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'simple:inst12\|t\[0\]~69'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { simple:inst12|t[0]~68 simple:inst12|t[0]~69 } "NODE_NAME" } } { "../simple.v" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/simple.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.912 ns) + CELL(0.624 ns) 9.353 ns shift:inst19\|w\[1\]~44 9 COMB Unassigned 1 " "Info: 9: + IC(0.912 ns) + CELL(0.624 ns) = 9.353 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'shift:inst19\|w\[1\]~44'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "1.536 ns" { simple:inst12|t[0]~69 shift:inst19|w[1]~44 } "NODE_NAME" } } { "../shift.v" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/shift.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.532 ns) + CELL(0.370 ns) 11.255 ns inst29\[1\]~26 10 COMB Unassigned 3 " "Info: 10: + IC(1.532 ns) + CELL(0.370 ns) = 11.255 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'inst29\[1\]~26'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "1.902 ns" { shift:inst19|w[1]~44 inst29[1]~26 } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.bdf" { { 232 152 200 264 "inst29" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.160 ns) + CELL(0.651 ns) 12.066 ns inst29\[1\]~27 11 COMB Unassigned 6 " "Info: 11: + IC(0.160 ns) + CELL(0.651 ns) = 12.066 ns; Loc. = Unassigned; Fanout = 6; COMB Node = 'inst29\[1\]~27'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { inst29[1]~26 inst29[1]~27 } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.bdf" { { 232 152 200 264 "inst29" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.812 ns) + CELL(0.460 ns) 14.338 ns pc:inst6\|add\[1\] 12 REG Unassigned 4 " "Info: 12: + IC(1.812 ns) + CELL(0.460 ns) = 14.338 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'pc:inst6\|add\[1\]'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "2.272 ns" { inst29[1]~27 pc:inst6|add[1] } "NODE_NAME" } } { "../pc.v" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/pc.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.547 ns ( 31.71 % ) " "Info: Total cell delay = 4.547 ns ( 31.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.791 ns ( 68.29 % ) " "Info: Total interconnect delay = 9.791 ns ( 68.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "14.338 ns" { reg_group:inst11|A[0] reg_group:inst11|Mux0~1 reg_group:inst11|Mux0~2 simple:inst12|Add0~0 simple:inst12|t[0]~66 simple:inst12|t[0]~67 simple:inst12|t[0]~68 simple:inst12|t[0]~69 shift:inst19|w[1]~44 inst29[1]~26 inst29[1]~27 pc:inst6|add[1] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "14.338 ns" { reg_group:inst11|A[0] reg_group:inst11|Mux0~1 reg_group:inst11|Mux0~2 simple:inst12|Add0~0 simple:inst12|t[0]~66 simple:inst12|t[0]~67 simple:inst12|t[0]~68 simple:inst12|t[0]~69 shift:inst19|w[1]~44 inst29[1]~26 inst29[1]~27 pc:inst6|add[1] } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "14.338 ns register register " "Info: Estimated most critical path is register to register delay of 14.338 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reg_group:inst11\|A\[0\] 1 REG LAB_X26_Y6 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X26_Y6; Fanout = 2; REG Node = 'reg_group:inst11\|A\[0\]'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "" { reg_group:inst11|A[0] } "NODE_NAME" } } { "../reg_group.v" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/reg_group.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.347 ns) + CELL(0.206 ns) 1.553 ns reg_group:inst11\|Mux0~1 2 COMB LAB_X24_Y6 1 " "Info: 2: + IC(1.347 ns) + CELL(0.206 ns) = 1.553 ns; Loc. = LAB_X24_Y6; Fanout = 1; COMB Node = 'reg_group:inst11\|Mux0~1'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "1.553 ns" { reg_group:inst11|A[0] reg_group:inst11|Mux0~1 } "NODE_NAME" } } { "../reg_group.v" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/reg_group.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.624 ns) 2.364 ns reg_group:inst11\|Mux0~2 3 COMB LAB_X24_Y6 8 " "Info: 3: + IC(0.187 ns) + CELL(0.624 ns) = 2.364 ns; Loc. = LAB_X24_Y6; Fanout = 8; COMB Node = 'reg_group:inst11\|Mux0~2'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { reg_group:inst11|Mux0~1 reg_group:inst11|Mux0~2 } "NODE_NAME" } } { "../reg_group.v" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/reg_group.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.278 ns) + CELL(0.624 ns) 4.266 ns simple:inst12\|Add0~0 4 COMB LAB_X21_Y6 1 " "Info: 4: + IC(1.278 ns) + CELL(0.624 ns) = 4.266 ns; Loc. = LAB_X21_Y6; Fanout = 1; COMB Node = 'simple:inst12\|Add0~0'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "1.902 ns" { reg_group:inst11|Mux0~2 simple:inst12|Add0~0 } "NODE_NAME" } } { "../simple.v" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/simple.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.748 ns) + CELL(0.370 ns) 5.384 ns simple:inst12\|t\[0\]~66 5 COMB LAB_X22_Y6 1 " "Info: 5: + IC(0.748 ns) + CELL(0.370 ns) = 5.384 ns; Loc. = LAB_X22_Y6; Fanout = 1; COMB Node = 'simple:inst12\|t\[0\]~66'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { simple:inst12|Add0~0 simple:inst12|t[0]~66 } "NODE_NAME" } } { "../simple.v" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/simple.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.206 ns) 6.195 ns simple:inst12\|t\[0\]~67 6 COMB LAB_X22_Y6 2 " "Info: 6: + IC(0.605 ns) + CELL(0.206 ns) = 6.195 ns; Loc. = LAB_X22_Y6; Fanout = 2; COMB Node = 'simple:inst12\|t\[0\]~67'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { simple:inst12|t[0]~66 simple:inst12|t[0]~67 } "NODE_NAME" } } { "../simple.v" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/simple.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.206 ns) 7.006 ns simple:inst12\|t\[0\]~68 7 COMB LAB_X22_Y6 1 " "Info: 7: + IC(0.605 ns) + CELL(0.206 ns) = 7.006 ns; Loc. = LAB_X22_Y6; Fanout = 1; COMB Node = 'simple:inst12\|t\[0\]~68'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { simple:inst12|t[0]~67 simple:inst12|t[0]~68 } "NODE_NAME" } } { "../simple.v" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/simple.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.206 ns) 7.817 ns simple:inst12\|t\[0\]~69 8 COMB LAB_X22_Y6 3 " "Info: 8: + IC(0.605 ns) + CELL(0.206 ns) = 7.817 ns; Loc. = LAB_X22_Y6; Fanout = 3; COMB Node = 'simple:inst12\|t\[0\]~69'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { simple:inst12|t[0]~68 simple:inst12|t[0]~69 } "NODE_NAME" } } { "../simple.v" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/simple.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.912 ns) + CELL(0.624 ns) 9.353 ns shift:inst19\|w\[1\]~44 9 COMB LAB_X22_Y8 1 " "Info: 9: + IC(0.912 ns) + CELL(0.624 ns) = 9.353 ns; Loc. = LAB_X22_Y8; Fanout = 1; COMB Node = 'shift:inst19\|w\[1\]~44'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "1.536 ns" { simple:inst12|t[0]~69 shift:inst19|w[1]~44 } "NODE_NAME" } } { "../shift.v" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/shift.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.532 ns) + CELL(0.370 ns) 11.255 ns inst29\[1\]~26 10 COMB LAB_X25_Y6 3 " "Info: 10: + IC(1.532 ns) + CELL(0.370 ns) = 11.255 ns; Loc. = LAB_X25_Y6; Fanout = 3; COMB Node = 'inst29\[1\]~26'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "1.902 ns" { shift:inst19|w[1]~44 inst29[1]~26 } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.bdf" { { 232 152 200 264 "inst29" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.160 ns) + CELL(0.651 ns) 12.066 ns inst29\[1\]~27 11 COMB LAB_X25_Y6 6 " "Info: 11: + IC(0.160 ns) + CELL(0.651 ns) = 12.066 ns; Loc. = LAB_X25_Y6; Fanout = 6; COMB Node = 'inst29\[1\]~27'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { inst29[1]~26 inst29[1]~27 } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.bdf" { { 232 152 200 264 "inst29" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.812 ns) + CELL(0.460 ns) 14.338 ns pc:inst6\|add\[1\] 12 REG LAB_X20_Y7 4 " "Info: 12: + IC(1.812 ns) + CELL(0.460 ns) = 14.338 ns; Loc. = LAB_X20_Y7; Fanout = 4; REG Node = 'pc:inst6\|add\[1\]'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "2.272 ns" { inst29[1]~27 pc:inst6|add[1] } "NODE_NAME" } } { "../pc.v" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/pc.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.547 ns ( 31.71 % ) " "Info: Total cell delay = 4.547 ns ( 31.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.791 ns ( 68.29 % ) " "Info: Total interconnect delay = 9.791 ns ( 68.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "14.338 ns" { reg_group:inst11|A[0] reg_group:inst11|Mux0~1 reg_group:inst11|Mux0~2 simple:inst12|Add0~0 simple:inst12|t[0]~66 simple:inst12|t[0]~67 simple:inst12|t[0]~68 simple:inst12|t[0]~69 shift:inst19|w[1]~44 inst29[1]~26 inst29[1]~27 pc:inst6|add[1] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X14_Y0 X28_Y14 " "Info: Peak interconnect usage is 3% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "24 " "Warning: Found 24 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP\[7\] 0 " "Info: Pin \"OP\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP\[6\] 0 " "Info: Pin \"OP\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP\[5\] 0 " "Info: Pin \"OP\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP\[4\] 0 " "Info: Pin \"OP\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP\[3\] 0 " "Info: Pin \"OP\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP\[2\] 0 " "Info: Pin \"OP\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP\[1\] 0 " "Info: Pin \"OP\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP\[0\] 0 " "Info: Pin \"OP\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[7\] 0 " "Info: Pin \"output\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[6\] 0 " "Info: Pin \"output\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[5\] 0 " "Info: Pin \"output\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[4\] 0 " "Info: Pin \"output\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[3\] 0 " "Info: Pin \"output\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[2\] 0 " "Info: Pin \"output\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[1\] 0 " "Info: Pin \"output\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[0\] 0 " "Info: Pin \"output\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ars\[7\] 0 " "Info: Pin \"ars\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ars\[6\] 0 " "Info: Pin \"ars\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ars\[5\] 0 " "Info: Pin \"ars\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ars\[4\] 0 " "Info: Pin \"ars\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ars\[3\] 0 " "Info: Pin \"ars\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ars\[2\] 0 " "Info: Pin \"ars\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ars\[1\] 0 " "Info: Pin \"ars\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ars\[0\] 0 " "Info: Pin \"ars\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "267 " "Info: Peak virtual memory: 267 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 18 12:41:59 2023 " "Info: Processing ended: Sat Feb 18 12:41:59 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 18 12:42:00 2023 " "Info: Processing started: Sat Feb 18 12:42:00 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off cpu -c cpu " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off cpu -c cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IPGMIO_CONDONE_ERROR_CHECKS_DISABLED" "" "Info: The Active Serial/Parallel mode CONF_DONE pin error check is disabled" {  } {  } 0 0 "The Active Serial/Parallel mode CONF_DONE pin error check is disabled" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "213 " "Info: Peak virtual memory: 213 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 18 12:42:01 2023 " "Info: Processing ended: Sat Feb 18 12:42:01 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 18 12:42:01 2023 " "Info: Processing started: Sat Feb 18 12:42:01 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off cpu -c cpu --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off cpu -c cpu --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.bdf" { { 104 520 688 120 "CLK" "" } { 320 872 904 332 "clk" "" } { 296 296 336 312 "clk" "" } { 544 496 560 560 "clk" "" } { 608 1088 1120 624 "clk" "" } { 312 1128 1160 328 "clk" "" } { 96 688 744 112 "clk" "" } { 200 1088 1112 216 "clk" "" } } } } { "c:/users/rilpraa/desktop/quartus/download/bin/Assignment Editor.qase" "" { Assignment "c:/users/rilpraa/desktop/quartus/download/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register reg_group:inst11\|C\[5\] memory lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_rha1:auto_generated\|ram_block1a0~porta_datain_reg7 38.68 MHz 25.85 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 38.68 MHz between source register \"reg_group:inst11\|C\[5\]\" and destination memory \"lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_rha1:auto_generated\|ram_block1a0~porta_datain_reg7\" (period= 25.85 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.671 ns + Longest register memory " "Info: + Longest register to memory delay is 12.671 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reg_group:inst11\|C\[5\] 1 REG LCFF_X22_Y7_N11 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y7_N11; Fanout = 2; REG Node = 'reg_group:inst11\|C\[5\]'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "" { reg_group:inst11|C[5] } "NODE_NAME" } } { "../reg_group.v" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/reg_group.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.164 ns) + CELL(0.651 ns) 1.815 ns reg_group:inst11\|Mux5~1 2 COMB LCCOMB_X24_Y7_N20 1 " "Info: 2: + IC(1.164 ns) + CELL(0.651 ns) = 1.815 ns; Loc. = LCCOMB_X24_Y7_N20; Fanout = 1; COMB Node = 'reg_group:inst11\|Mux5~1'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "1.815 ns" { reg_group:inst11|C[5] reg_group:inst11|Mux5~1 } "NODE_NAME" } } { "../reg_group.v" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/reg_group.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.040 ns) + CELL(0.206 ns) 3.061 ns reg_group:inst11\|Mux5~2 3 COMB LCCOMB_X21_Y7_N28 8 " "Info: 3: + IC(1.040 ns) + CELL(0.206 ns) = 3.061 ns; Loc. = LCCOMB_X21_Y7_N28; Fanout = 8; COMB Node = 'reg_group:inst11\|Mux5~2'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "1.246 ns" { reg_group:inst11|Mux5~1 reg_group:inst11|Mux5~2 } "NODE_NAME" } } { "../reg_group.v" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/reg_group.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.508 ns) + CELL(0.706 ns) 5.275 ns simple:inst12\|Add1~11 4 COMB LCCOMB_X24_Y6_N14 2 " "Info: 4: + IC(1.508 ns) + CELL(0.706 ns) = 5.275 ns; Loc. = LCCOMB_X24_Y6_N14; Fanout = 2; COMB Node = 'simple:inst12\|Add1~11'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "2.214 ns" { reg_group:inst11|Mux5~2 simple:inst12|Add1~11 } "NODE_NAME" } } { "../simple.v" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/simple.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.361 ns simple:inst12\|Add1~13 5 COMB LCCOMB_X24_Y6_N16 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 5.361 ns; Loc. = LCCOMB_X24_Y6_N16; Fanout = 2; COMB Node = 'simple:inst12\|Add1~13'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { simple:inst12|Add1~11 simple:inst12|Add1~13 } "NODE_NAME" } } { "../simple.v" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/simple.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 5.867 ns simple:inst12\|Add1~14 6 COMB LCCOMB_X24_Y6_N18 2 " "Info: 6: + IC(0.000 ns) + CELL(0.506 ns) = 5.867 ns; Loc. = LCCOMB_X24_Y6_N18; Fanout = 2; COMB Node = 'simple:inst12\|Add1~14'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { simple:inst12|Add1~13 simple:inst12|Add1~14 } "NODE_NAME" } } { "../simple.v" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/simple.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.067 ns) + CELL(0.370 ns) 7.304 ns simple:inst12\|t\[7\]~58 7 COMB LCCOMB_X21_Y6_N28 1 " "Info: 7: + IC(1.067 ns) + CELL(0.370 ns) = 7.304 ns; Loc. = LCCOMB_X21_Y6_N28; Fanout = 1; COMB Node = 'simple:inst12\|t\[7\]~58'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "1.437 ns" { simple:inst12|Add1~14 simple:inst12|t[7]~58 } "NODE_NAME" } } { "../simple.v" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/simple.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.369 ns) + CELL(0.206 ns) 7.879 ns simple:inst12\|t\[7\]~59 8 COMB LCCOMB_X21_Y6_N30 1 " "Info: 8: + IC(0.369 ns) + CELL(0.206 ns) = 7.879 ns; Loc. = LCCOMB_X21_Y6_N30; Fanout = 1; COMB Node = 'simple:inst12\|t\[7\]~59'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "0.575 ns" { simple:inst12|t[7]~58 simple:inst12|t[7]~59 } "NODE_NAME" } } { "../simple.v" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/simple.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.370 ns) + CELL(0.206 ns) 8.455 ns simple:inst12\|t\[7\]~100 9 COMB LCCOMB_X21_Y6_N22 4 " "Info: 9: + IC(0.370 ns) + CELL(0.206 ns) = 8.455 ns; Loc. = LCCOMB_X21_Y6_N22; Fanout = 4; COMB Node = 'simple:inst12\|t\[7\]~100'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "0.576 ns" { simple:inst12|t[7]~59 simple:inst12|t[7]~100 } "NODE_NAME" } } { "../simple.v" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/simple.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.126 ns) + CELL(0.370 ns) 9.951 ns shift:inst19\|w\[7\]~34 10 COMB LCCOMB_X22_Y7_N20 1 " "Info: 10: + IC(1.126 ns) + CELL(0.370 ns) = 9.951 ns; Loc. = LCCOMB_X22_Y7_N20; Fanout = 1; COMB Node = 'shift:inst19\|w\[7\]~34'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "1.496 ns" { simple:inst12|t[7]~100 shift:inst19|w[7]~34 } "NODE_NAME" } } { "../shift.v" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/shift.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.366 ns) 10.685 ns inst29\[7\]~11 11 COMB LCCOMB_X22_Y7_N6 3 " "Info: 11: + IC(0.368 ns) + CELL(0.366 ns) = 10.685 ns; Loc. = LCCOMB_X22_Y7_N6; Fanout = 3; COMB Node = 'inst29\[7\]~11'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "0.734 ns" { shift:inst19|w[7]~34 inst29[7]~11 } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.bdf" { { 232 152 200 264 "inst29" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.376 ns) + CELL(0.206 ns) 11.267 ns inst29\[7\]~12 12 COMB LCCOMB_X22_Y7_N0 6 " "Info: 12: + IC(0.376 ns) + CELL(0.206 ns) = 11.267 ns; Loc. = LCCOMB_X22_Y7_N0; Fanout = 6; COMB Node = 'inst29\[7\]~12'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "0.582 ns" { inst29[7]~11 inst29[7]~12 } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.bdf" { { 232 152 200 264 "inst29" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.276 ns) + CELL(0.128 ns) 12.671 ns lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_rha1:auto_generated\|ram_block1a0~porta_datain_reg7 13 MEM M4K_X23_Y6 1 " "Info: 13: + IC(1.276 ns) + CELL(0.128 ns) = 12.671 ns; Loc. = M4K_X23_Y6; Fanout = 1; MEM Node = 'lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_rha1:auto_generated\|ram_block1a0~porta_datain_reg7'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "1.404 ns" { inst29[7]~12 lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_rha1:auto_generated|ram_block1a0~porta_datain_reg7 } "NODE_NAME" } } { "db/altsyncram_rha1.tdf" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/cpu/db/altsyncram_rha1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.007 ns ( 31.62 % ) " "Info: Total cell delay = 4.007 ns ( 31.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.664 ns ( 68.38 % ) " "Info: Total interconnect delay = 8.664 ns ( 68.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "12.671 ns" { reg_group:inst11|C[5] reg_group:inst11|Mux5~1 reg_group:inst11|Mux5~2 simple:inst12|Add1~11 simple:inst12|Add1~13 simple:inst12|Add1~14 simple:inst12|t[7]~58 simple:inst12|t[7]~59 simple:inst12|t[7]~100 shift:inst19|w[7]~34 inst29[7]~11 inst29[7]~12 lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_rha1:auto_generated|ram_block1a0~porta_datain_reg7 } "NODE_NAME" } } { "c:/users/rilpraa/desktop/quartus/download/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rilpraa/desktop/quartus/download/bin/Technology_Viewer.qrui" "12.671 ns" { reg_group:inst11|C[5] {} reg_group:inst11|Mux5~1 {} reg_group:inst11|Mux5~2 {} simple:inst12|Add1~11 {} simple:inst12|Add1~13 {} simple:inst12|Add1~14 {} simple:inst12|t[7]~58 {} simple:inst12|t[7]~59 {} simple:inst12|t[7]~100 {} shift:inst19|w[7]~34 {} inst29[7]~11 {} inst29[7]~12 {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_rha1:auto_generated|ram_block1a0~porta_datain_reg7 {} } { 0.000ns 1.164ns 1.040ns 1.508ns 0.000ns 0.000ns 1.067ns 0.369ns 0.370ns 1.126ns 0.368ns 0.376ns 1.276ns } { 0.000ns 0.651ns 0.206ns 0.706ns 0.086ns 0.506ns 0.370ns 0.206ns 0.206ns 0.370ns 0.366ns 0.206ns 0.128ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.096 ns - Smallest " "Info: - Smallest clock skew is 0.096 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.831 ns + Shortest memory " "Info: + Shortest clock path from clock \"CLK\" to destination memory is 2.831 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.bdf" { { 104 520 688 120 "CLK" "" } { 320 872 904 332 "clk" "" } { 296 296 336 312 "clk" "" } { 544 496 560 560 "clk" "" } { 608 1088 1120 624 "clk" "" } { 312 1128 1160 328 "clk" "" } { 96 688 744 112 "clk" "" } { 200 1088 1112 216 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns CLK~clkctrl 2 COMB CLKCTRL_G2 68 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 68; COMB Node = 'CLK~clkctrl'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.bdf" { { 104 520 688 120 "CLK" "" } { 320 872 904 332 "clk" "" } { 296 296 336 312 "clk" "" } { 544 496 560 560 "clk" "" } { 608 1088 1120 624 "clk" "" } { 312 1128 1160 328 "clk" "" } { 96 688 744 112 "clk" "" } { 200 1088 1112 216 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.754 ns) + CELL(0.834 ns) 2.831 ns lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_rha1:auto_generated\|ram_block1a0~porta_datain_reg7 3 MEM M4K_X23_Y6 1 " "Info: 3: + IC(0.754 ns) + CELL(0.834 ns) = 2.831 ns; Loc. = M4K_X23_Y6; Fanout = 1; MEM Node = 'lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_rha1:auto_generated\|ram_block1a0~porta_datain_reg7'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "1.588 ns" { CLK~clkctrl lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_rha1:auto_generated|ram_block1a0~porta_datain_reg7 } "NODE_NAME" } } { "db/altsyncram_rha1.tdf" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/cpu/db/altsyncram_rha1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.934 ns ( 68.32 % ) " "Info: Total cell delay = 1.934 ns ( 68.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.897 ns ( 31.68 % ) " "Info: Total interconnect delay = 0.897 ns ( 31.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "2.831 ns" { CLK CLK~clkctrl lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_rha1:auto_generated|ram_block1a0~porta_datain_reg7 } "NODE_NAME" } } { "c:/users/rilpraa/desktop/quartus/download/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rilpraa/desktop/quartus/download/bin/Technology_Viewer.qrui" "2.831 ns" { CLK {} CLK~combout {} CLK~clkctrl {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_rha1:auto_generated|ram_block1a0~porta_datain_reg7 {} } { 0.000ns 0.000ns 0.143ns 0.754ns } { 0.000ns 1.100ns 0.000ns 0.834ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.735 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 2.735 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.bdf" { { 104 520 688 120 "CLK" "" } { 320 872 904 332 "clk" "" } { 296 296 336 312 "clk" "" } { 544 496 560 560 "clk" "" } { 608 1088 1120 624 "clk" "" } { 312 1128 1160 328 "clk" "" } { 96 688 744 112 "clk" "" } { 200 1088 1112 216 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns CLK~clkctrl 2 COMB CLKCTRL_G2 68 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 68; COMB Node = 'CLK~clkctrl'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.bdf" { { 104 520 688 120 "CLK" "" } { 320 872 904 332 "clk" "" } { 296 296 336 312 "clk" "" } { 544 496 560 560 "clk" "" } { 608 1088 1120 624 "clk" "" } { 312 1128 1160 328 "clk" "" } { 96 688 744 112 "clk" "" } { 200 1088 1112 216 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.826 ns) + CELL(0.666 ns) 2.735 ns reg_group:inst11\|C\[5\] 3 REG LCFF_X22_Y7_N11 2 " "Info: 3: + IC(0.826 ns) + CELL(0.666 ns) = 2.735 ns; Loc. = LCFF_X22_Y7_N11; Fanout = 2; REG Node = 'reg_group:inst11\|C\[5\]'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "1.492 ns" { CLK~clkctrl reg_group:inst11|C[5] } "NODE_NAME" } } { "../reg_group.v" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/reg_group.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.57 % ) " "Info: Total cell delay = 1.766 ns ( 64.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.969 ns ( 35.43 % ) " "Info: Total interconnect delay = 0.969 ns ( 35.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "2.735 ns" { CLK CLK~clkctrl reg_group:inst11|C[5] } "NODE_NAME" } } { "c:/users/rilpraa/desktop/quartus/download/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rilpraa/desktop/quartus/download/bin/Technology_Viewer.qrui" "2.735 ns" { CLK {} CLK~combout {} CLK~clkctrl {} reg_group:inst11|C[5] {} } { 0.000ns 0.000ns 0.143ns 0.826ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "2.831 ns" { CLK CLK~clkctrl lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_rha1:auto_generated|ram_block1a0~porta_datain_reg7 } "NODE_NAME" } } { "c:/users/rilpraa/desktop/quartus/download/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rilpraa/desktop/quartus/download/bin/Technology_Viewer.qrui" "2.831 ns" { CLK {} CLK~combout {} CLK~clkctrl {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_rha1:auto_generated|ram_block1a0~porta_datain_reg7 {} } { 0.000ns 0.000ns 0.143ns 0.754ns } { 0.000ns 1.100ns 0.000ns 0.834ns } "" } } { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "2.735 ns" { CLK CLK~clkctrl reg_group:inst11|C[5] } "NODE_NAME" } } { "c:/users/rilpraa/desktop/quartus/download/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rilpraa/desktop/quartus/download/bin/Technology_Viewer.qrui" "2.735 ns" { CLK {} CLK~combout {} CLK~clkctrl {} reg_group:inst11|C[5] {} } { 0.000ns 0.000ns 0.143ns 0.826ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "../reg_group.v" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/reg_group.v" 26 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.046 ns + " "Info: + Micro setup delay of destination is 0.046 ns" {  } { { "db/altsyncram_rha1.tdf" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/cpu/db/altsyncram_rha1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "../reg_group.v" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/reg_group.v" 26 -1 0 } } { "db/altsyncram_rha1.tdf" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/cpu/db/altsyncram_rha1.tdf" 36 2 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "12.671 ns" { reg_group:inst11|C[5] reg_group:inst11|Mux5~1 reg_group:inst11|Mux5~2 simple:inst12|Add1~11 simple:inst12|Add1~13 simple:inst12|Add1~14 simple:inst12|t[7]~58 simple:inst12|t[7]~59 simple:inst12|t[7]~100 shift:inst19|w[7]~34 inst29[7]~11 inst29[7]~12 lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_rha1:auto_generated|ram_block1a0~porta_datain_reg7 } "NODE_NAME" } } { "c:/users/rilpraa/desktop/quartus/download/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rilpraa/desktop/quartus/download/bin/Technology_Viewer.qrui" "12.671 ns" { reg_group:inst11|C[5] {} reg_group:inst11|Mux5~1 {} reg_group:inst11|Mux5~2 {} simple:inst12|Add1~11 {} simple:inst12|Add1~13 {} simple:inst12|Add1~14 {} simple:inst12|t[7]~58 {} simple:inst12|t[7]~59 {} simple:inst12|t[7]~100 {} shift:inst19|w[7]~34 {} inst29[7]~11 {} inst29[7]~12 {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_rha1:auto_generated|ram_block1a0~porta_datain_reg7 {} } { 0.000ns 1.164ns 1.040ns 1.508ns 0.000ns 0.000ns 1.067ns 0.369ns 0.370ns 1.126ns 0.368ns 0.376ns 1.276ns } { 0.000ns 0.651ns 0.206ns 0.706ns 0.086ns 0.506ns 0.370ns 0.206ns 0.206ns 0.370ns 0.366ns 0.206ns 0.128ns } "" } } { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "2.831 ns" { CLK CLK~clkctrl lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_rha1:auto_generated|ram_block1a0~porta_datain_reg7 } "NODE_NAME" } } { "c:/users/rilpraa/desktop/quartus/download/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rilpraa/desktop/quartus/download/bin/Technology_Viewer.qrui" "2.831 ns" { CLK {} CLK~combout {} CLK~clkctrl {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_rha1:auto_generated|ram_block1a0~porta_datain_reg7 {} } { 0.000ns 0.000ns 0.143ns 0.754ns } { 0.000ns 1.100ns 0.000ns 0.834ns } "" } } { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "2.735 ns" { CLK CLK~clkctrl reg_group:inst11|C[5] } "NODE_NAME" } } { "c:/users/rilpraa/desktop/quartus/download/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rilpraa/desktop/quartus/download/bin/Technology_Viewer.qrui" "2.735 ns" { CLK {} CLK~combout {} CLK~clkctrl {} reg_group:inst11|C[5] {} } { 0.000ns 0.000ns 0.143ns 0.826ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "ir:inst\|ir\[5\] in\[5\] CLK 9.076 ns register " "Info: tsu for register \"ir:inst\|ir\[5\]\" (data pin = \"in\[5\]\", clock pin = \"CLK\") is 9.076 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.848 ns + Longest pin register " "Info: + Longest pin to register delay is 11.848 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns in\[5\] 1 PIN PIN_94 1 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_94; Fanout = 1; PIN Node = 'in\[5\]'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "" { in[5] } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.bdf" { { 72 320 488 88 "in\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.061 ns) + CELL(0.651 ns) 7.657 ns inst29\[5\]~15 2 COMB LCCOMB_X24_Y8_N16 1 " "Info: 2: + IC(6.061 ns) + CELL(0.651 ns) = 7.657 ns; Loc. = LCCOMB_X24_Y8_N16; Fanout = 1; COMB Node = 'inst29\[5\]~15'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "6.712 ns" { in[5] inst29[5]~15 } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.bdf" { { 232 152 200 264 "inst29" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.071 ns) + CELL(0.624 ns) 9.352 ns inst29\[5\]~16 3 COMB LCCOMB_X22_Y7_N2 3 " "Info: 3: + IC(1.071 ns) + CELL(0.624 ns) = 9.352 ns; Loc. = LCCOMB_X22_Y7_N2; Fanout = 3; COMB Node = 'inst29\[5\]~16'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "1.695 ns" { inst29[5]~15 inst29[5]~16 } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.bdf" { { 232 152 200 264 "inst29" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.206 ns) 9.931 ns inst29\[5\]~17 4 COMB LCCOMB_X22_Y7_N10 6 " "Info: 4: + IC(0.373 ns) + CELL(0.206 ns) = 9.931 ns; Loc. = LCCOMB_X22_Y7_N10; Fanout = 6; COMB Node = 'inst29\[5\]~17'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "0.579 ns" { inst29[5]~16 inst29[5]~17 } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.bdf" { { 232 152 200 264 "inst29" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.457 ns) + CELL(0.460 ns) 11.848 ns ir:inst\|ir\[5\] 5 REG LCFF_X22_Y6_N5 24 " "Info: 5: + IC(1.457 ns) + CELL(0.460 ns) = 11.848 ns; Loc. = LCFF_X22_Y6_N5; Fanout = 24; REG Node = 'ir:inst\|ir\[5\]'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "1.917 ns" { inst29[5]~17 ir:inst|ir[5] } "NODE_NAME" } } { "../ir.v" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/ir.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.886 ns ( 24.36 % ) " "Info: Total cell delay = 2.886 ns ( 24.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.962 ns ( 75.64 % ) " "Info: Total interconnect delay = 8.962 ns ( 75.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "11.848 ns" { in[5] inst29[5]~15 inst29[5]~16 inst29[5]~17 ir:inst|ir[5] } "NODE_NAME" } } { "c:/users/rilpraa/desktop/quartus/download/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rilpraa/desktop/quartus/download/bin/Technology_Viewer.qrui" "11.848 ns" { in[5] {} in[5]~combout {} inst29[5]~15 {} inst29[5]~16 {} inst29[5]~17 {} ir:inst|ir[5] {} } { 0.000ns 0.000ns 6.061ns 1.071ns 0.373ns 1.457ns } { 0.000ns 0.945ns 0.651ns 0.624ns 0.206ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "../ir.v" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/ir.v" 5 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.732 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.732 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.bdf" { { 104 520 688 120 "CLK" "" } { 320 872 904 332 "clk" "" } { 296 296 336 312 "clk" "" } { 544 496 560 560 "clk" "" } { 608 1088 1120 624 "clk" "" } { 312 1128 1160 328 "clk" "" } { 96 688 744 112 "clk" "" } { 200 1088 1112 216 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns CLK~clkctrl 2 COMB CLKCTRL_G2 68 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 68; COMB Node = 'CLK~clkctrl'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.bdf" { { 104 520 688 120 "CLK" "" } { 320 872 904 332 "clk" "" } { 296 296 336 312 "clk" "" } { 544 496 560 560 "clk" "" } { 608 1088 1120 624 "clk" "" } { 312 1128 1160 328 "clk" "" } { 96 688 744 112 "clk" "" } { 200 1088 1112 216 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.823 ns) + CELL(0.666 ns) 2.732 ns ir:inst\|ir\[5\] 3 REG LCFF_X22_Y6_N5 24 " "Info: 3: + IC(0.823 ns) + CELL(0.666 ns) = 2.732 ns; Loc. = LCFF_X22_Y6_N5; Fanout = 24; REG Node = 'ir:inst\|ir\[5\]'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "1.489 ns" { CLK~clkctrl ir:inst|ir[5] } "NODE_NAME" } } { "../ir.v" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/ir.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.64 % ) " "Info: Total cell delay = 1.766 ns ( 64.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.966 ns ( 35.36 % ) " "Info: Total interconnect delay = 0.966 ns ( 35.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "2.732 ns" { CLK CLK~clkctrl ir:inst|ir[5] } "NODE_NAME" } } { "c:/users/rilpraa/desktop/quartus/download/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rilpraa/desktop/quartus/download/bin/Technology_Viewer.qrui" "2.732 ns" { CLK {} CLK~combout {} CLK~clkctrl {} ir:inst|ir[5] {} } { 0.000ns 0.000ns 0.143ns 0.823ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "11.848 ns" { in[5] inst29[5]~15 inst29[5]~16 inst29[5]~17 ir:inst|ir[5] } "NODE_NAME" } } { "c:/users/rilpraa/desktop/quartus/download/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rilpraa/desktop/quartus/download/bin/Technology_Viewer.qrui" "11.848 ns" { in[5] {} in[5]~combout {} inst29[5]~15 {} inst29[5]~16 {} inst29[5]~17 {} ir:inst|ir[5] {} } { 0.000ns 0.000ns 6.061ns 1.071ns 0.373ns 1.457ns } { 0.000ns 0.945ns 0.651ns 0.624ns 0.206ns 0.460ns } "" } } { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "2.732 ns" { CLK CLK~clkctrl ir:inst|ir[5] } "NODE_NAME" } } { "c:/users/rilpraa/desktop/quartus/download/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rilpraa/desktop/quartus/download/bin/Technology_Viewer.qrui" "2.732 ns" { CLK {} CLK~combout {} CLK~clkctrl {} ir:inst|ir[5] {} } { 0.000ns 0.000ns 0.143ns 0.823ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK output\[6\] reg_group:inst11\|C\[5\] 19.659 ns register " "Info: tco from clock \"CLK\" to destination pin \"output\[6\]\" through register \"reg_group:inst11\|C\[5\]\" is 19.659 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.735 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 2.735 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.bdf" { { 104 520 688 120 "CLK" "" } { 320 872 904 332 "clk" "" } { 296 296 336 312 "clk" "" } { 544 496 560 560 "clk" "" } { 608 1088 1120 624 "clk" "" } { 312 1128 1160 328 "clk" "" } { 96 688 744 112 "clk" "" } { 200 1088 1112 216 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns CLK~clkctrl 2 COMB CLKCTRL_G2 68 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 68; COMB Node = 'CLK~clkctrl'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.bdf" { { 104 520 688 120 "CLK" "" } { 320 872 904 332 "clk" "" } { 296 296 336 312 "clk" "" } { 544 496 560 560 "clk" "" } { 608 1088 1120 624 "clk" "" } { 312 1128 1160 328 "clk" "" } { 96 688 744 112 "clk" "" } { 200 1088 1112 216 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.826 ns) + CELL(0.666 ns) 2.735 ns reg_group:inst11\|C\[5\] 3 REG LCFF_X22_Y7_N11 2 " "Info: 3: + IC(0.826 ns) + CELL(0.666 ns) = 2.735 ns; Loc. = LCFF_X22_Y7_N11; Fanout = 2; REG Node = 'reg_group:inst11\|C\[5\]'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "1.492 ns" { CLK~clkctrl reg_group:inst11|C[5] } "NODE_NAME" } } { "../reg_group.v" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/reg_group.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.57 % ) " "Info: Total cell delay = 1.766 ns ( 64.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.969 ns ( 35.43 % ) " "Info: Total interconnect delay = 0.969 ns ( 35.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "2.735 ns" { CLK CLK~clkctrl reg_group:inst11|C[5] } "NODE_NAME" } } { "c:/users/rilpraa/desktop/quartus/download/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rilpraa/desktop/quartus/download/bin/Technology_Viewer.qrui" "2.735 ns" { CLK {} CLK~combout {} CLK~clkctrl {} reg_group:inst11|C[5] {} } { 0.000ns 0.000ns 0.143ns 0.826ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "../reg_group.v" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/reg_group.v" 26 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.620 ns + Longest register pin " "Info: + Longest register to pin delay is 16.620 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reg_group:inst11\|C\[5\] 1 REG LCFF_X22_Y7_N11 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y7_N11; Fanout = 2; REG Node = 'reg_group:inst11\|C\[5\]'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "" { reg_group:inst11|C[5] } "NODE_NAME" } } { "../reg_group.v" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/reg_group.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.164 ns) + CELL(0.651 ns) 1.815 ns reg_group:inst11\|Mux5~1 2 COMB LCCOMB_X24_Y7_N20 1 " "Info: 2: + IC(1.164 ns) + CELL(0.651 ns) = 1.815 ns; Loc. = LCCOMB_X24_Y7_N20; Fanout = 1; COMB Node = 'reg_group:inst11\|Mux5~1'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "1.815 ns" { reg_group:inst11|C[5] reg_group:inst11|Mux5~1 } "NODE_NAME" } } { "../reg_group.v" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/reg_group.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.040 ns) + CELL(0.206 ns) 3.061 ns reg_group:inst11\|Mux5~2 3 COMB LCCOMB_X21_Y7_N28 8 " "Info: 3: + IC(1.040 ns) + CELL(0.206 ns) = 3.061 ns; Loc. = LCCOMB_X21_Y7_N28; Fanout = 8; COMB Node = 'reg_group:inst11\|Mux5~2'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "1.246 ns" { reg_group:inst11|Mux5~1 reg_group:inst11|Mux5~2 } "NODE_NAME" } } { "../reg_group.v" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/reg_group.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.508 ns) + CELL(0.706 ns) 5.275 ns simple:inst12\|Add1~11 4 COMB LCCOMB_X24_Y6_N14 2 " "Info: 4: + IC(1.508 ns) + CELL(0.706 ns) = 5.275 ns; Loc. = LCCOMB_X24_Y6_N14; Fanout = 2; COMB Node = 'simple:inst12\|Add1~11'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "2.214 ns" { reg_group:inst11|Mux5~2 simple:inst12|Add1~11 } "NODE_NAME" } } { "../simple.v" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/simple.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.361 ns simple:inst12\|Add1~13 5 COMB LCCOMB_X24_Y6_N16 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 5.361 ns; Loc. = LCCOMB_X24_Y6_N16; Fanout = 2; COMB Node = 'simple:inst12\|Add1~13'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { simple:inst12|Add1~11 simple:inst12|Add1~13 } "NODE_NAME" } } { "../simple.v" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/simple.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 5.867 ns simple:inst12\|Add1~14 6 COMB LCCOMB_X24_Y6_N18 2 " "Info: 6: + IC(0.000 ns) + CELL(0.506 ns) = 5.867 ns; Loc. = LCCOMB_X24_Y6_N18; Fanout = 2; COMB Node = 'simple:inst12\|Add1~14'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { simple:inst12|Add1~13 simple:inst12|Add1~14 } "NODE_NAME" } } { "../simple.v" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/simple.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.067 ns) + CELL(0.370 ns) 7.304 ns simple:inst12\|t\[7\]~58 7 COMB LCCOMB_X21_Y6_N28 1 " "Info: 7: + IC(1.067 ns) + CELL(0.370 ns) = 7.304 ns; Loc. = LCCOMB_X21_Y6_N28; Fanout = 1; COMB Node = 'simple:inst12\|t\[7\]~58'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "1.437 ns" { simple:inst12|Add1~14 simple:inst12|t[7]~58 } "NODE_NAME" } } { "../simple.v" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/simple.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.369 ns) + CELL(0.206 ns) 7.879 ns simple:inst12\|t\[7\]~59 8 COMB LCCOMB_X21_Y6_N30 1 " "Info: 8: + IC(0.369 ns) + CELL(0.206 ns) = 7.879 ns; Loc. = LCCOMB_X21_Y6_N30; Fanout = 1; COMB Node = 'simple:inst12\|t\[7\]~59'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "0.575 ns" { simple:inst12|t[7]~58 simple:inst12|t[7]~59 } "NODE_NAME" } } { "../simple.v" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/simple.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.370 ns) + CELL(0.206 ns) 8.455 ns simple:inst12\|t\[7\]~100 9 COMB LCCOMB_X21_Y6_N22 4 " "Info: 9: + IC(0.370 ns) + CELL(0.206 ns) = 8.455 ns; Loc. = LCCOMB_X21_Y6_N22; Fanout = 4; COMB Node = 'simple:inst12\|t\[7\]~100'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "0.576 ns" { simple:inst12|t[7]~59 simple:inst12|t[7]~100 } "NODE_NAME" } } { "../simple.v" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/simple.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.126 ns) + CELL(0.370 ns) 9.951 ns shift:inst19\|w\[6\]~36 10 COMB LCCOMB_X22_Y7_N24 2 " "Info: 10: + IC(1.126 ns) + CELL(0.370 ns) = 9.951 ns; Loc. = LCCOMB_X22_Y7_N24; Fanout = 2; COMB Node = 'shift:inst19\|w\[6\]~36'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "1.496 ns" { simple:inst12|t[7]~100 shift:inst19|w[6]~36 } "NODE_NAME" } } { "../shift.v" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/shift.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.434 ns) + CELL(0.366 ns) 11.751 ns inst29\[6\]~31 11 COMB LCCOMB_X22_Y10_N0 2 " "Info: 11: + IC(1.434 ns) + CELL(0.366 ns) = 11.751 ns; Loc. = LCCOMB_X22_Y10_N0; Fanout = 2; COMB Node = 'inst29\[6\]~31'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { shift:inst19|w[6]~36 inst29[6]~31 } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.bdf" { { 232 152 200 264 "inst29" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.633 ns) + CELL(3.236 ns) 16.620 ns output\[6\] 12 PIN PIN_112 0 " "Info: 12: + IC(1.633 ns) + CELL(3.236 ns) = 16.620 ns; Loc. = PIN_112; Fanout = 0; PIN Node = 'output\[6\]'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "4.869 ns" { inst29[6]~31 output[6] } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.bdf" { { 720 1520 1696 736 "output\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.909 ns ( 41.57 % ) " "Info: Total cell delay = 6.909 ns ( 41.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.711 ns ( 58.43 % ) " "Info: Total interconnect delay = 9.711 ns ( 58.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "16.620 ns" { reg_group:inst11|C[5] reg_group:inst11|Mux5~1 reg_group:inst11|Mux5~2 simple:inst12|Add1~11 simple:inst12|Add1~13 simple:inst12|Add1~14 simple:inst12|t[7]~58 simple:inst12|t[7]~59 simple:inst12|t[7]~100 shift:inst19|w[6]~36 inst29[6]~31 output[6] } "NODE_NAME" } } { "c:/users/rilpraa/desktop/quartus/download/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rilpraa/desktop/quartus/download/bin/Technology_Viewer.qrui" "16.620 ns" { reg_group:inst11|C[5] {} reg_group:inst11|Mux5~1 {} reg_group:inst11|Mux5~2 {} simple:inst12|Add1~11 {} simple:inst12|Add1~13 {} simple:inst12|Add1~14 {} simple:inst12|t[7]~58 {} simple:inst12|t[7]~59 {} simple:inst12|t[7]~100 {} shift:inst19|w[6]~36 {} inst29[6]~31 {} output[6] {} } { 0.000ns 1.164ns 1.040ns 1.508ns 0.000ns 0.000ns 1.067ns 0.369ns 0.370ns 1.126ns 1.434ns 1.633ns } { 0.000ns 0.651ns 0.206ns 0.706ns 0.086ns 0.506ns 0.370ns 0.206ns 0.206ns 0.370ns 0.366ns 3.236ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "2.735 ns" { CLK CLK~clkctrl reg_group:inst11|C[5] } "NODE_NAME" } } { "c:/users/rilpraa/desktop/quartus/download/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rilpraa/desktop/quartus/download/bin/Technology_Viewer.qrui" "2.735 ns" { CLK {} CLK~combout {} CLK~clkctrl {} reg_group:inst11|C[5] {} } { 0.000ns 0.000ns 0.143ns 0.826ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "16.620 ns" { reg_group:inst11|C[5] reg_group:inst11|Mux5~1 reg_group:inst11|Mux5~2 simple:inst12|Add1~11 simple:inst12|Add1~13 simple:inst12|Add1~14 simple:inst12|t[7]~58 simple:inst12|t[7]~59 simple:inst12|t[7]~100 shift:inst19|w[6]~36 inst29[6]~31 output[6] } "NODE_NAME" } } { "c:/users/rilpraa/desktop/quartus/download/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rilpraa/desktop/quartus/download/bin/Technology_Viewer.qrui" "16.620 ns" { reg_group:inst11|C[5] {} reg_group:inst11|Mux5~1 {} reg_group:inst11|Mux5~2 {} simple:inst12|Add1~11 {} simple:inst12|Add1~13 {} simple:inst12|Add1~14 {} simple:inst12|t[7]~58 {} simple:inst12|t[7]~59 {} simple:inst12|t[7]~100 {} shift:inst19|w[6]~36 {} inst29[6]~31 {} output[6] {} } { 0.000ns 1.164ns 1.040ns 1.508ns 0.000ns 0.000ns 1.067ns 0.369ns 0.370ns 1.126ns 1.434ns 1.633ns } { 0.000ns 0.651ns 0.206ns 0.706ns 0.086ns 0.506ns 0.370ns 0.206ns 0.206ns 0.370ns 0.366ns 3.236ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "in\[7\] OP\[7\] 14.691 ns Longest " "Info: Longest tpd from source pin \"in\[7\]\" to destination pin \"OP\[7\]\" is 14.691 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns in\[7\] 1 PIN PIN_79 1 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_79; Fanout = 1; PIN Node = 'in\[7\]'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "" { in[7] } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.bdf" { { 72 320 488 88 "in\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.127 ns) + CELL(0.647 ns) 7.719 ns inst29\[7\]~10 2 COMB LCCOMB_X24_Y8_N20 1 " "Info: 2: + IC(6.127 ns) + CELL(0.647 ns) = 7.719 ns; Loc. = LCCOMB_X24_Y8_N20; Fanout = 1; COMB Node = 'inst29\[7\]~10'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "6.774 ns" { in[7] inst29[7]~10 } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.bdf" { { 232 152 200 264 "inst29" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.439 ns) + CELL(0.206 ns) 9.364 ns inst29\[7\]~11 3 COMB LCCOMB_X22_Y7_N6 3 " "Info: 3: + IC(1.439 ns) + CELL(0.206 ns) = 9.364 ns; Loc. = LCCOMB_X22_Y7_N6; Fanout = 3; COMB Node = 'inst29\[7\]~11'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "1.645 ns" { inst29[7]~10 inst29[7]~11 } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.bdf" { { 232 152 200 264 "inst29" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.101 ns) + CELL(3.226 ns) 14.691 ns OP\[7\] 4 PIN PIN_67 0 " "Info: 4: + IC(2.101 ns) + CELL(3.226 ns) = 14.691 ns; Loc. = PIN_67; Fanout = 0; PIN Node = 'OP\[7\]'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "5.327 ns" { inst29[7]~11 OP[7] } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.bdf" { { 280 1056 1232 296 "OP\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.024 ns ( 34.20 % ) " "Info: Total cell delay = 5.024 ns ( 34.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.667 ns ( 65.80 % ) " "Info: Total interconnect delay = 9.667 ns ( 65.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "14.691 ns" { in[7] inst29[7]~10 inst29[7]~11 OP[7] } "NODE_NAME" } } { "c:/users/rilpraa/desktop/quartus/download/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rilpraa/desktop/quartus/download/bin/Technology_Viewer.qrui" "14.691 ns" { in[7] {} in[7]~combout {} inst29[7]~10 {} inst29[7]~11 {} OP[7] {} } { 0.000ns 0.000ns 6.127ns 1.439ns 2.101ns } { 0.000ns 0.945ns 0.647ns 0.206ns 3.226ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "reg_group:inst11\|B\[2\] in\[2\] CLK -2.573 ns register " "Info: th for register \"reg_group:inst11\|B\[2\]\" (data pin = \"in\[2\]\", clock pin = \"CLK\") is -2.573 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.751 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 2.751 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.bdf" { { 104 520 688 120 "CLK" "" } { 320 872 904 332 "clk" "" } { 296 296 336 312 "clk" "" } { 544 496 560 560 "clk" "" } { 608 1088 1120 624 "clk" "" } { 312 1128 1160 328 "clk" "" } { 96 688 744 112 "clk" "" } { 200 1088 1112 216 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns CLK~clkctrl 2 COMB CLKCTRL_G2 68 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 68; COMB Node = 'CLK~clkctrl'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.bdf" { { 104 520 688 120 "CLK" "" } { 320 872 904 332 "clk" "" } { 296 296 336 312 "clk" "" } { 544 496 560 560 "clk" "" } { 608 1088 1120 624 "clk" "" } { 312 1128 1160 328 "clk" "" } { 96 688 744 112 "clk" "" } { 200 1088 1112 216 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.842 ns) + CELL(0.666 ns) 2.751 ns reg_group:inst11\|B\[2\] 3 REG LCFF_X24_Y8_N3 2 " "Info: 3: + IC(0.842 ns) + CELL(0.666 ns) = 2.751 ns; Loc. = LCFF_X24_Y8_N3; Fanout = 2; REG Node = 'reg_group:inst11\|B\[2\]'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { CLK~clkctrl reg_group:inst11|B[2] } "NODE_NAME" } } { "../reg_group.v" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/reg_group.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.19 % ) " "Info: Total cell delay = 1.766 ns ( 64.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.985 ns ( 35.81 % ) " "Info: Total interconnect delay = 0.985 ns ( 35.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "2.751 ns" { CLK CLK~clkctrl reg_group:inst11|B[2] } "NODE_NAME" } } { "c:/users/rilpraa/desktop/quartus/download/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rilpraa/desktop/quartus/download/bin/Technology_Viewer.qrui" "2.751 ns" { CLK {} CLK~combout {} CLK~clkctrl {} reg_group:inst11|B[2] {} } { 0.000ns 0.000ns 0.143ns 0.842ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "../reg_group.v" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/reg_group.v" 26 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.630 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.630 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns in\[2\] 1 PIN PIN_22 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_22; Fanout = 1; PIN Node = 'in\[2\]'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "" { in[2] } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.bdf" { { 72 320 488 88 "in\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.678 ns) + CELL(0.651 ns) 3.429 ns inst29\[2\]~23 2 COMB LCCOMB_X24_Y8_N4 2 " "Info: 2: + IC(1.678 ns) + CELL(0.651 ns) = 3.429 ns; Loc. = LCCOMB_X24_Y8_N4; Fanout = 2; COMB Node = 'inst29\[2\]~23'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "2.329 ns" { in[2] inst29[2]~23 } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.bdf" { { 232 152 200 264 "inst29" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.412 ns) + CELL(0.624 ns) 4.465 ns inst29\[2\]~24 3 COMB LCCOMB_X24_Y8_N22 6 " "Info: 3: + IC(0.412 ns) + CELL(0.624 ns) = 4.465 ns; Loc. = LCCOMB_X24_Y8_N22; Fanout = 6; COMB Node = 'inst29\[2\]~24'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "1.036 ns" { inst29[2]~23 inst29[2]~24 } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.bdf" { { 232 152 200 264 "inst29" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.705 ns) + CELL(0.460 ns) 5.630 ns reg_group:inst11\|B\[2\] 4 REG LCFF_X24_Y8_N3 2 " "Info: 4: + IC(0.705 ns) + CELL(0.460 ns) = 5.630 ns; Loc. = LCFF_X24_Y8_N3; Fanout = 2; REG Node = 'reg_group:inst11\|B\[2\]'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "1.165 ns" { inst29[2]~24 reg_group:inst11|B[2] } "NODE_NAME" } } { "../reg_group.v" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/reg_group.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.835 ns ( 50.36 % ) " "Info: Total cell delay = 2.835 ns ( 50.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.795 ns ( 49.64 % ) " "Info: Total interconnect delay = 2.795 ns ( 49.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "5.630 ns" { in[2] inst29[2]~23 inst29[2]~24 reg_group:inst11|B[2] } "NODE_NAME" } } { "c:/users/rilpraa/desktop/quartus/download/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rilpraa/desktop/quartus/download/bin/Technology_Viewer.qrui" "5.630 ns" { in[2] {} in[2]~combout {} inst29[2]~23 {} inst29[2]~24 {} reg_group:inst11|B[2] {} } { 0.000ns 0.000ns 1.678ns 0.412ns 0.705ns } { 0.000ns 1.100ns 0.651ns 0.624ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "2.751 ns" { CLK CLK~clkctrl reg_group:inst11|B[2] } "NODE_NAME" } } { "c:/users/rilpraa/desktop/quartus/download/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rilpraa/desktop/quartus/download/bin/Technology_Viewer.qrui" "2.751 ns" { CLK {} CLK~combout {} CLK~clkctrl {} reg_group:inst11|B[2] {} } { 0.000ns 0.000ns 0.143ns 0.842ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "5.630 ns" { in[2] inst29[2]~23 inst29[2]~24 reg_group:inst11|B[2] } "NODE_NAME" } } { "c:/users/rilpraa/desktop/quartus/download/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rilpraa/desktop/quartus/download/bin/Technology_Viewer.qrui" "5.630 ns" { in[2] {} in[2]~combout {} inst29[2]~23 {} inst29[2]~24 {} reg_group:inst11|B[2] {} } { 0.000ns 0.000ns 1.678ns 0.412ns 0.705ns } { 0.000ns 1.100ns 0.651ns 0.624ns 0.460ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "192 " "Info: Peak virtual memory: 192 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 18 12:42:02 2023 " "Info: Processing ended: Sat Feb 18 12:42:02 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 32 s " "Info: Quartus II Full Compilation was successful. 0 errors, 32 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
