Release 8.2i - xst I.31
Copyright (c) 1995-2006 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to ./xst/projnav.tmp
CPU : 0.00 / 0.08 s | Elapsed : 0.00 / 0.00 s
 
--> 
Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.08 s | Elapsed : 0.00 / 0.00 s
 
--> 
Reading design: fpga.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "fpga.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "fpga"
Output Format                      : NGC
Target Device                      : xc2s200-5-fg256

---- Source Options
Top Module Name                    : fpga
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Multiplier Style                   : lut
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100
Add Generic Clock Buffer(BUFG)     : 4
Register Duplication               : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : NO
RTL Output                         : Yes
Global Optimization                : AllClockNets
Write Timing Constraints           : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
Slice Utilization Ratio Delta      : 5

---- Other Options
lso                                : fpga.lso
Read Cores                         : YES
cross_clock_analysis               : NO
verilog2001                        : YES
safe_implementation                : No
Optimize Instantiated Primitives   : NO
tristate2logic                     : Yes
use_clock_enable                   : Yes
use_sync_set                       : Yes
use_sync_reset                     : Yes

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "../../v/ps2.v" in library work
Compiling verilog file "../../v/fpga2.v" in library work
Module <ps2> compiled
Module <fpga> compiled
No errors in compilation
Analysis of file <"fpga.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <fpga> in library <work>.

Analyzing hierarchy for module <ps2> in library <work> with parameters.
	PS2_FREQ = "00000000000000000000000000001010"
	KEY_RELEASE = "11110000"
	FREQ = "00000000000000000110000110101000"
	TIMEOUT = "00000000000000000000100111000100"

Building hierarchy successfully finished.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <fpga>.
Module <fpga> is correct for synthesis.
 
Analyzing module <ps2> in library <work>.
	FREQ = 32'sb00000000000000000110000110101000
	PS2_FREQ = 32'sb00000000000000000000000000001010
	TIMEOUT = 32'sb00000000000000000000100111000100
	KEY_RELEASE = 8'b11110000
Module <ps2> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <ps2>.
    Related source file is "../../v/ps2.v".
    Found 14-bit adder for signal <$addsub0000> created at line 93.
    Found 4-bit adder for signal <$addsub0001> created at line 103.
    Found 4-bit register for signal <bitcnt_r>.
    Found 4-bit 4-to-1 multiplexer for signal <bitcnt_x>.
    Found 1-bit register for signal <error_r>.
    Found 1-bit register for signal <keyrel_r>.
    Found 1-bit 4-to-1 multiplexer for signal <keyrel_x>.
    Found 5-bit register for signal <ps2_clk_r>.
    Found 1-bit register for signal <rdy_r>.
    Found 10-bit register for signal <sc_r>.
    Found 14-bit register for signal <timer_r>.
    Summary:
	inferred  36 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   5 Multiplexer(s).
Unit <ps2> synthesized.


Synthesizing Unit <fpga>.
    Related source file is "../../v/fpga2.v".
WARNING:Xst:1306 - Output <vga_hsync_n> is never assigned.
WARNING:Xst:1306 - Output <vga_red0> is never assigned.
WARNING:Xst:1306 - Output <vga_red1> is never assigned.
WARNING:Xst:1306 - Output <vga_red2> is never assigned.
WARNING:Xst:1306 - Output <vga_green0> is never assigned.
WARNING:Xst:1306 - Output <vga_green1> is never assigned.
WARNING:Xst:1306 - Output <vga_green2> is never assigned.
WARNING:Xst:647 - Input <clkb> is never used.
WARNING:Xst:1306 - Output <vga_blue0> is never assigned.
WARNING:Xst:1306 - Output <vga_blue1> is never assigned.
WARNING:Xst:1306 - Output <vga_blue2> is never assigned.
WARNING:Xst:1306 - Output <vga_vsync_n> is never assigned.
WARNING:Xst:1780 - Signal <vsync> is never used or assigned.
WARNING:Xst:646 - Signal <kb_scancode<7>> is assigned but never used.
WARNING:Xst:646 - Signal <kb_bsy> is assigned but never used.
WARNING:Xst:1780 - Signal <hsync> is never used or assigned.
WARNING:Xst:1780 - Signal <pixel> is never used or assigned.
WARNING:Xst:1780 - Signal <data> is never used or assigned.
    Found finite state machine <FSM_0> for signal <gray_cnt>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 4                                              |
    | Inputs             | 0                                              |
    | Outputs            | 2                                              |
    | Clock              | clka (rising_edge)                             |
    | Reset              | reset_n (negative)                             |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <rdy>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 D-type flip-flop(s).
Unit <fpga> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 14-bit adder                                          : 1
 4-bit adder                                           : 1
# Registers                                            : 8
 1-bit register                                        : 4
 10-bit register                                       : 1
 14-bit register                                       : 1
 4-bit register                                        : 1
 5-bit register                                        : 1
# Multiplexers                                         : 2
 1-bit 4-to-1 multiplexer                              : 1
 4-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <gray_cnt> on signal <gray_cnt[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 11    | 11
 10    | 10
-------------------
Loading device for application Rf_Device from file 'v200.nph' in environment /opt/Xilinx.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Adders/Subtractors                                   : 2
 14-bit adder                                          : 1
 4-bit adder                                           : 1
# Registers                                            : 39
 Flip-Flops                                            : 39
# Multiplexers                                         : 2
 1-bit 4-to-1 multiplexer                              : 1
 4-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <fpga> ...

Optimizing unit <ps2> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block fpga, actual ratio is 1.

Final Macro Processing ...

Processing Unit <fpga> :
INFO:Xst:2387 - HDL ADVISOR - A 2-bit shift register was found for signal <ps2/ps2_clk_r_1> and currently occupies 2 logic cells (1 slices). Removing the set/reset logic would take advantage of SRL16 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:2387 - HDL ADVISOR - A 3-bit shift register was found for signal <ps2/sc_r_7> and currently occupies 3 logic cells (1 slices). Removing the set/reset logic would take advantage of SRL16 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <fpga> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 39
 Flip-Flops                                            : 39

=========================================================================

=========================================================================
*                          Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : fpga.ngr
Top Level Output File Name         : fpga
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 24

Cell Usage :
# BELS                             : 85
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 13
#      LUT2                        : 16
#      LUT3                        : 2
#      LUT3_L                      : 1
#      LUT4                        : 14
#      LUT4_D                      : 3
#      LUT4_L                      : 2
#      MUXCY                       : 13
#      MUXF5                       : 2
#      VCC                         : 1
#      XORCY                       : 13
# FlipFlops/Latches                : 39
#      FDC                         : 24
#      FDCE                        : 10
#      FDP                         : 5
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 11
#      IBUF                        : 3
#      OBUF                        : 8
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200fg256-5 

 Number of Slices:                      34  out of   2352     1%  
 Number of Slice Flip Flops:            39  out of   4704     0%  
 Number of 4 input LUTs:                55  out of   4704     1%  
 Number of IOs:                         24
 Number of bonded IOBs:                 12  out of    180     6%  
 Number of GCLKs:                        2  out of      4    50%  


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
ps2/rdy_r                          | NONE(rdy)              | 1     |
clka                               | BUFGP                  | 2     |
gray_cnt_FFd11                     | BUFG                   | 36    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-------------------------------------+------------------------+-------+
Control Signal                       | Buffer(FF name)        | Load  |
-------------------------------------+------------------------+-------+
ps2/rst_n_inv(ps2/rst_n_inv1_INV_0:O)| NONE(rdy)              | 39    |
-------------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 10.147ns (Maximum Frequency: 98.551MHz)
   Minimum input arrival time before clock: 2.827ns
   Maximum output required time after clock: 8.329ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'ps2/rdy_r'
  Clock period: 5.188ns (frequency: 192.753MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               5.188ns (Levels of Logic = 1)
  Source:            rdy (FF)
  Destination:       rdy (FF)
  Source Clock:      ps2/rdy_r rising
  Destination Clock: ps2/rdy_r rising

  Data Path: rdy to rdy
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   1.292   1.340  rdy (rdy)
     INV:I->O              1   0.653   1.150  _not00011_INV_0 (_not0001)
     FDC:D                     0.753          rdy
    ----------------------------------------
    Total                      5.188ns (2.698ns logic, 2.490ns route)
                                       (52.0% logic, 48.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clka'
  Clock period: 9.821ns (frequency: 101.823MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               9.821ns (Levels of Logic = 2)
  Source:            gray_cnt_FFd1 (FF)
  Destination:       gray_cnt_FFd2 (FF)
  Source Clock:      clka rising
  Destination Clock: clka rising

  Data Path: gray_cnt_FFd1 to gray_cnt_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   1.292   1.150  gray_cnt_FFd1 (gray_cnt_FFd11)
     BUFG:I->O            37   0.773   4.050  gray_cnt_FFd1_BUFG (gray_cnt_FFd1)
     INV:I->O              1   0.653   1.150  gray_cnt_FFd2-In1_INV_0 (gray_cnt_FFd2-In)
     FDC:D                     0.753          gray_cnt_FFd2
    ----------------------------------------
    Total                      9.821ns (3.471ns logic, 6.350ns route)
                                       (35.3% logic, 64.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'gray_cnt_FFd11'
  Clock period: 10.147ns (frequency: 98.551MHz)
  Total number of paths / destination ports: 389 / 44
-------------------------------------------------------------------------
Delay:               10.147ns (Levels of Logic = 4)
  Source:            ps2/timer_r_7 (FF)
  Destination:       ps2/bitcnt_r_1 (FF)
  Source Clock:      gray_cnt_FFd11 rising
  Destination Clock: gray_cnt_FFd11 rising

  Data Path: ps2/timer_r_7 to ps2/bitcnt_r_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   1.292   1.340  ps2/timer_r_7 (ps2/timer_r_7)
     LUT4:I0->O            1   0.653   1.150  ps2/_cmp_eq00018 (ps2/_cmp_eq0001_map32)
     LUT4:I0->O            6   0.653   1.850  ps2/_cmp_eq000156 (ps2/_cmp_eq0001)
     LUT4_D:I3->O          1   0.653   1.150  ps2/bitcnt_x<1>111 (ps2/N3)
     LUT4:I1->O            1   0.653   0.000  ps2/bitcnt_x<1>1 (ps2/bitcnt_x<1>)
     FDC:D                     0.753          ps2/bitcnt_r_1
    ----------------------------------------
    Total                     10.147ns (4.657ns logic, 5.490ns route)
                                       (45.9% logic, 54.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'gray_cnt_FFd11'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              2.827ns (Levels of Logic = 1)
  Source:            ps2_clk (PAD)
  Destination:       ps2/ps2_clk_r_0 (FF)
  Destination Clock: gray_cnt_FFd11 rising

  Data Path: ps2_clk to ps2/ps2_clk_r_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.924   1.150  ps2_clk_IBUF (ps2_clk_IBUF)
     FDP:D                     0.753          ps2/ps2_clk_r_0
    ----------------------------------------
    Total                      2.827ns (1.677ns logic, 1.150ns route)
                                       (59.3% logic, 40.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'gray_cnt_FFd11'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              8.329ns (Levels of Logic = 1)
  Source:            ps2/sc_r_6 (FF)
  Destination:       fpga_din_d0 (PAD)
  Source Clock:      gray_cnt_FFd11 rising

  Data Path: ps2/sc_r_6 to fpga_din_d0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   1.292   1.480  ps2/sc_r_6 (ps2/sc_r_6)
     OBUF:I->O                 5.557          fpga_din_d0_OBUF (fpga_din_d0)
    ----------------------------------------
    Total                      8.329ns (6.849ns logic, 1.480ns route)
                                       (82.2% logic, 17.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ps2/rdy_r'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              8.189ns (Levels of Logic = 1)
  Source:            rdy (FF)
  Destination:       fpga_d1 (PAD)
  Source Clock:      ps2/rdy_r rising

  Data Path: rdy to fpga_d1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   1.292   1.340  rdy (rdy)
     OBUF:I->O                 5.557          fpga_d1_OBUF (fpga_d1)
    ----------------------------------------
    Total                      8.189ns (6.849ns logic, 1.340ns route)
                                       (83.6% logic, 16.4% route)

=========================================================================
CPU : 7.48 / 7.59 s | Elapsed : 8.00 / 8.00 s
 
--> 


Total memory usage is 239200 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   18 (   0 filtered)
Number of infos    :    3 (   0 filtered)

