Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Mon Jul 29 09:18:41 2024
| Host         : nothon-Swift-SF314-57 running 64-bit Ubuntu 24.04 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_design_wrapper_timing_summary_routed.rpt -pb main_design_wrapper_timing_summary_routed.pb -rpx main_design_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : main_design_wrapper
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                     Violations  
---------  ----------------  ----------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks  2           
TIMING-7   Critical Warning  No common node between related clocks           2           
TIMING-8   Critical Warning  No common period between related clocks         2           
LUTAR-1    Warning           LUT drives async reset alert                    7           
TIMING-16  Warning           Large setup violation                           124         
TIMING-18  Warning           Missing input or output delay                   19          
TIMING-20  Warning           Non-clocked latch                               1           
LATCH-1    Advisory          Existing latches in the design                  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (59)
5. checking no_input_delay (5)
6. checking no_output_delay (34)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (59)
-------------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 58 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (34)
--------------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 4 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.796     -727.022                    401                20984        0.044        0.000                      0                20984        0.889        0.000                       0                  7572  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_fpga_0  {0.000 5.000}        10.000          100.000         
clk_fpga_1  {0.000 7.000}        14.000          71.429          
lvds_clk_0  {0.000 1.389}        2.778           359.971         
lvds_clk_1  {0.000 1.389}        2.778           359.971         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.912        0.000                      0                19967        0.044        0.000                      0                19967        3.870        0.000                       0                  7317  
clk_fpga_1                                                                                                                                                     12.408        0.000                       0                     1  
lvds_clk_0         -3.375      -50.466                     75                  205        0.138        0.000                      0                  205        0.889        0.000                       0                   127  
lvds_clk_1         -1.830      -61.775                    106                  205        0.189        0.000                      0                  205        0.889        0.000                       0                   127  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0    lvds_clk_0         -3.796     -201.557                     62                   62        0.258        0.000                      0                   62  
clk_fpga_0    lvds_clk_1         -2.392     -135.004                     62                   62        0.083        0.000                      0                   62  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               1.673        0.000                      0                  387        0.392        0.000                      0                  387  
**async_default**  clk_fpga_0         lvds_clk_0              -3.226     -197.996                     64                   64        0.295        0.000                      0                   64  
**async_default**  clk_fpga_0         lvds_clk_1              -2.346     -138.393                     64                   64        0.219        0.000                      0                   64  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_fpga_0                  
(none)        clk_fpga_1                  
(none)                      clk_fpga_0    
(none)                      lvds_clk_0    
(none)                      lvds_clk_1    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.912ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.912ns  (required time - arrival time)
  Source:                 main_design_i/noip_ctrl_0/U0/read_spi_data_reg[14]/C
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        3.877ns  (logic 1.251ns (32.270%)  route 2.626ns (67.730%))
  Logic Levels:           4  (LDCE=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.251ns = ( 12.251 - 10.000 ) 
    Source Clock Delay      (SCD):    2.453ns = ( 7.453 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     5.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     6.079 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.374     7.453    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X35Y73         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y73         FDCE (Prop_fdce_C_Q)         0.384     7.837 r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[14]/Q
                         net (fo=2, routed)           0.678     8.515    main_design_i/noip_ctrl_0/U0/read_spi_data[14]
    SLICE_X33Y73         LUT2 (Prop_lut2_I1_O)        0.115     8.630 r  main_design_i/noip_ctrl_0/U0/reg1_reg[30]_i_1/O
                         net (fo=1, routed)           0.545     9.175    main_design_i/noip_ctrl_0/U0/reg1_reg[30]_i_1_n_0
    SLICE_X33Y73         LDCE (DToQ_ldce_D_Q)         0.542     9.717 r  main_design_i/noip_ctrl_0/U0/reg1_reg[30]/Q
                         net (fo=1, routed)           0.584    10.301    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_rdata[31][27]
    SLICE_X31Y75         LUT6 (Prop_lut6_I1_O)        0.105    10.406 r  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_rdata[30]_INST_0/O
                         net (fo=1, routed)           0.205    10.611    main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[30]
    SLICE_X31Y75         LUT6 (Prop_lut6_I0_O)        0.105    10.716 r  main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[33]_i_1/O
                         net (fo=2, routed)           0.613    11.330    main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[33]
    SLICE_X31Y81         FDRE                                         r  main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.268    12.251    main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X31Y81         FDRE                                         r  main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[33]/C
                         clock pessimism              0.192    12.443    
                         clock uncertainty           -0.154    12.289    
    SLICE_X31Y81         FDRE (Setup_fdre_C_D)       -0.047    12.242    main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[33]
  -------------------------------------------------------------------
                         required time                         12.242    
                         arrival time                         -11.330    
  -------------------------------------------------------------------
                         slack                                  0.912    

Slack (MET) :             1.022ns  (required time - arrival time)
  Source:                 main_design_i/noip_ctrl_0/U0/read_spi_data_reg[12]/C
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        3.756ns  (logic 1.313ns (34.962%)  route 2.443ns (65.038%))
  Logic Levels:           4  (LDCE=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.211ns = ( 12.211 - 10.000 ) 
    Source Clock Delay      (SCD):    2.452ns = ( 7.452 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     5.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     6.079 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.373     7.452    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X34Y74         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y74         FDCE (Prop_fdce_C_Q)         0.437     7.889 r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[12]/Q
                         net (fo=2, routed)           0.483     8.372    main_design_i/noip_ctrl_0/U0/read_spi_data[12]
    SLICE_X34Y73         LUT2 (Prop_lut2_I1_O)        0.106     8.478 r  main_design_i/noip_ctrl_0/U0/reg1_reg[28]_i_1/O
                         net (fo=1, routed)           0.388     8.865    main_design_i/noip_ctrl_0/U0/reg1_reg[28]_i_1_n_0
    SLICE_X33Y72         LDCE (DToQ_ldce_D_Q)         0.560     9.425 r  main_design_i/noip_ctrl_0/U0/reg1_reg[28]/Q
                         net (fo=1, routed)           0.349     9.774    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_rdata[31][25]
    SLICE_X33Y72         LUT6 (Prop_lut6_I2_O)        0.105     9.879 r  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_rdata[28]_INST_0/O
                         net (fo=1, routed)           0.582    10.462    main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[28]
    SLICE_X33Y75         LUT6 (Prop_lut6_I0_O)        0.105    10.567 r  main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[31]_i_1/O
                         net (fo=2, routed)           0.641    11.208    main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[31]
    SLICE_X32Y81         FDRE                                         r  main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.228    12.211    main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X32Y81         FDRE                                         r  main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[31]/C
                         clock pessimism              0.192    12.403    
                         clock uncertainty           -0.154    12.249    
    SLICE_X32Y81         FDRE (Setup_fdre_C_D)       -0.019    12.230    main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[31]
  -------------------------------------------------------------------
                         required time                         12.230    
                         arrival time                         -11.208    
  -------------------------------------------------------------------
                         slack                                  1.022    

Slack (MET) :             1.044ns  (required time - arrival time)
  Source:                 main_design_i/noip_ctrl_0/U0/read_spi_data_reg[15]/C
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        3.707ns  (logic 1.266ns (34.156%)  route 2.441ns (65.844%))
  Logic Levels:           4  (LDCE=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.213ns = ( 12.213 - 10.000 ) 
    Source Clock Delay      (SCD):    2.453ns = ( 7.453 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     5.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     6.079 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.374     7.453    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X35Y76         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y76         FDCE (Prop_fdce_C_Q)         0.384     7.837 r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[15]/Q
                         net (fo=2, routed)           0.410     8.247    main_design_i/noip_ctrl_0/U0/read_spi_data[15]
    SLICE_X35Y76         LUT2 (Prop_lut2_I1_O)        0.125     8.372 r  main_design_i/noip_ctrl_0/U0/reg1_reg[31]_i_1/O
                         net (fo=1, routed)           0.433     8.804    main_design_i/noip_ctrl_0/U0/reg1_reg[31]_i_1_n_0
    SLICE_X33Y73         LDCE (DToQ_ldce_D_Q)         0.547     9.351 r  main_design_i/noip_ctrl_0/U0/reg1_reg[31]/Q
                         net (fo=1, routed)           0.330     9.681    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_rdata[31][28]
    SLICE_X32Y72         LUT6 (Prop_lut6_I2_O)        0.105     9.786 r  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_rdata[31]_INST_0/O
                         net (fo=1, routed)           0.482    10.269    main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[31]
    SLICE_X32Y73         LUT6 (Prop_lut6_I0_O)        0.105    10.374 r  main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[34]_i_2/O
                         net (fo=2, routed)           0.786    11.160    main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[34]
    SLICE_X33Y84         FDRE                                         r  main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.230    12.213    main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X33Y84         FDRE                                         r  main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/C
                         clock pessimism              0.192    12.405    
                         clock uncertainty           -0.154    12.251    
    SLICE_X33Y84         FDRE (Setup_fdre_C_D)       -0.047    12.204    main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]
  -------------------------------------------------------------------
                         required time                         12.204    
                         arrival time                         -11.160    
  -------------------------------------------------------------------
                         slack                                  1.044    

Slack (MET) :             1.050ns  (required time - arrival time)
  Source:                 main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/storage_data1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.335ns  (logic 2.205ns (26.456%)  route 6.130ns (73.544%))
  Logic Levels:           10  (LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.309ns = ( 12.309 - 10.000 ) 
    Source Clock Delay      (SCD):    2.632ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.553     2.632    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/aclk
    SLICE_X6Y42          FDRE                                         r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/storage_data1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.433     3.065 f  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/storage_data1_reg[0]/Q
                         net (fo=5, routed)           0.712     3.777    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_select_enc_0
    SLICE_X4Y41          LUT6 (Prop_lut6_I3_O)        0.105     3.882 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wvalid[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.361     4.243    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wvalid[0]_INST_0_i_2_n_0
    SLICE_X4Y41          LUT6 (Prop_lut6_I5_O)        0.105     4.348 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.921     5.269    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X9Y48          LUT3 (Prop_lut3_I0_O)        0.124     5.393 r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.857     6.250    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X4Y42          LUT5 (Prop_lut5_I2_O)        0.267     6.517 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.130     6.647    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]
    SLICE_X4Y42          LUT6 (Prop_lut6_I5_O)        0.105     6.752 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.437     7.188    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0__0
    SLICE_X5Y40          LUT2 (Prop_lut2_I1_O)        0.108     7.296 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=10, routed)          0.944     8.240    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/m_axi_wready
    SLICE_X13Y35         LUT3 (Prop_lut3_I1_O)        0.278     8.518 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_4/O
                         net (fo=6, routed)           0.235     8.753    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_4_n_0
    SLICE_X13Y35         LUT5 (Prop_lut5_I2_O)        0.275     9.028 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/load_mi_d1_i_1/O
                         net (fo=63, routed)          0.455     9.483    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/load_mi_ptr
    SLICE_X13Y36         LUT5 (Prop_lut5_I0_O)        0.108     9.591 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wrap_cnt[3]_i_1/O
                         net (fo=8, routed)           0.573    10.164    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wrap_cnt[3]_i_1_n_0
    SLICE_X13Y38         LUT4 (Prop_lut4_I0_O)        0.297    10.461 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt[7]_i_1/O
                         net (fo=8, routed)           0.506    10.967    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt[7]_i_1_n_0
    SLICE_X13Y41         FDRE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.327    12.309    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/out
    SLICE_X13Y41         FDRE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt_reg[2]/C
                         clock pessimism              0.193    12.502    
                         clock uncertainty           -0.154    12.348    
    SLICE_X13Y41         FDRE (Setup_fdre_C_CE)      -0.331    12.017    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         12.017    
                         arrival time                         -10.967    
  -------------------------------------------------------------------
                         slack                                  1.050    

Slack (MET) :             1.050ns  (required time - arrival time)
  Source:                 main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/storage_data1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.335ns  (logic 2.205ns (26.456%)  route 6.130ns (73.544%))
  Logic Levels:           10  (LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.309ns = ( 12.309 - 10.000 ) 
    Source Clock Delay      (SCD):    2.632ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.553     2.632    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/aclk
    SLICE_X6Y42          FDRE                                         r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/storage_data1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.433     3.065 f  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/storage_data1_reg[0]/Q
                         net (fo=5, routed)           0.712     3.777    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_select_enc_0
    SLICE_X4Y41          LUT6 (Prop_lut6_I3_O)        0.105     3.882 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wvalid[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.361     4.243    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wvalid[0]_INST_0_i_2_n_0
    SLICE_X4Y41          LUT6 (Prop_lut6_I5_O)        0.105     4.348 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.921     5.269    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X9Y48          LUT3 (Prop_lut3_I0_O)        0.124     5.393 r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.857     6.250    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X4Y42          LUT5 (Prop_lut5_I2_O)        0.267     6.517 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.130     6.647    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]
    SLICE_X4Y42          LUT6 (Prop_lut6_I5_O)        0.105     6.752 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.437     7.188    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0__0
    SLICE_X5Y40          LUT2 (Prop_lut2_I1_O)        0.108     7.296 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=10, routed)          0.944     8.240    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/m_axi_wready
    SLICE_X13Y35         LUT3 (Prop_lut3_I1_O)        0.278     8.518 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_4/O
                         net (fo=6, routed)           0.235     8.753    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_4_n_0
    SLICE_X13Y35         LUT5 (Prop_lut5_I2_O)        0.275     9.028 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/load_mi_d1_i_1/O
                         net (fo=63, routed)          0.455     9.483    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/load_mi_ptr
    SLICE_X13Y36         LUT5 (Prop_lut5_I0_O)        0.108     9.591 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wrap_cnt[3]_i_1/O
                         net (fo=8, routed)           0.573    10.164    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wrap_cnt[3]_i_1_n_0
    SLICE_X13Y38         LUT4 (Prop_lut4_I0_O)        0.297    10.461 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt[7]_i_1/O
                         net (fo=8, routed)           0.506    10.967    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt[7]_i_1_n_0
    SLICE_X13Y41         FDRE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.327    12.309    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/out
    SLICE_X13Y41         FDRE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt_reg[5]/C
                         clock pessimism              0.193    12.502    
                         clock uncertainty           -0.154    12.348    
    SLICE_X13Y41         FDRE (Setup_fdre_C_CE)      -0.331    12.017    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt_reg[5]
  -------------------------------------------------------------------
                         required time                         12.017    
                         arrival time                         -10.967    
  -------------------------------------------------------------------
                         slack                                  1.050    

Slack (MET) :             1.050ns  (required time - arrival time)
  Source:                 main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/storage_data1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.335ns  (logic 2.205ns (26.456%)  route 6.130ns (73.544%))
  Logic Levels:           10  (LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.309ns = ( 12.309 - 10.000 ) 
    Source Clock Delay      (SCD):    2.632ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.553     2.632    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/aclk
    SLICE_X6Y42          FDRE                                         r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/storage_data1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.433     3.065 f  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/storage_data1_reg[0]/Q
                         net (fo=5, routed)           0.712     3.777    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_select_enc_0
    SLICE_X4Y41          LUT6 (Prop_lut6_I3_O)        0.105     3.882 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wvalid[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.361     4.243    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wvalid[0]_INST_0_i_2_n_0
    SLICE_X4Y41          LUT6 (Prop_lut6_I5_O)        0.105     4.348 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.921     5.269    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X9Y48          LUT3 (Prop_lut3_I0_O)        0.124     5.393 r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.857     6.250    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X4Y42          LUT5 (Prop_lut5_I2_O)        0.267     6.517 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.130     6.647    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]
    SLICE_X4Y42          LUT6 (Prop_lut6_I5_O)        0.105     6.752 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.437     7.188    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0__0
    SLICE_X5Y40          LUT2 (Prop_lut2_I1_O)        0.108     7.296 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=10, routed)          0.944     8.240    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/m_axi_wready
    SLICE_X13Y35         LUT3 (Prop_lut3_I1_O)        0.278     8.518 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_4/O
                         net (fo=6, routed)           0.235     8.753    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_4_n_0
    SLICE_X13Y35         LUT5 (Prop_lut5_I2_O)        0.275     9.028 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/load_mi_d1_i_1/O
                         net (fo=63, routed)          0.455     9.483    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/load_mi_ptr
    SLICE_X13Y36         LUT5 (Prop_lut5_I0_O)        0.108     9.591 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wrap_cnt[3]_i_1/O
                         net (fo=8, routed)           0.573    10.164    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wrap_cnt[3]_i_1_n_0
    SLICE_X13Y38         LUT4 (Prop_lut4_I0_O)        0.297    10.461 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt[7]_i_1/O
                         net (fo=8, routed)           0.506    10.967    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt[7]_i_1_n_0
    SLICE_X13Y41         FDRE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.327    12.309    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/out
    SLICE_X13Y41         FDRE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt_reg[6]/C
                         clock pessimism              0.193    12.502    
                         clock uncertainty           -0.154    12.348    
    SLICE_X13Y41         FDRE (Setup_fdre_C_CE)      -0.331    12.017    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt_reg[6]
  -------------------------------------------------------------------
                         required time                         12.017    
                         arrival time                         -10.967    
  -------------------------------------------------------------------
                         slack                                  1.050    

Slack (MET) :             1.050ns  (required time - arrival time)
  Source:                 main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/storage_data1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.335ns  (logic 2.205ns (26.456%)  route 6.130ns (73.544%))
  Logic Levels:           10  (LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.309ns = ( 12.309 - 10.000 ) 
    Source Clock Delay      (SCD):    2.632ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.553     2.632    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/aclk
    SLICE_X6Y42          FDRE                                         r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/storage_data1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.433     3.065 f  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/storage_data1_reg[0]/Q
                         net (fo=5, routed)           0.712     3.777    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_select_enc_0
    SLICE_X4Y41          LUT6 (Prop_lut6_I3_O)        0.105     3.882 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wvalid[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.361     4.243    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wvalid[0]_INST_0_i_2_n_0
    SLICE_X4Y41          LUT6 (Prop_lut6_I5_O)        0.105     4.348 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.921     5.269    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X9Y48          LUT3 (Prop_lut3_I0_O)        0.124     5.393 r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.857     6.250    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X4Y42          LUT5 (Prop_lut5_I2_O)        0.267     6.517 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.130     6.647    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]
    SLICE_X4Y42          LUT6 (Prop_lut6_I5_O)        0.105     6.752 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.437     7.188    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0__0
    SLICE_X5Y40          LUT2 (Prop_lut2_I1_O)        0.108     7.296 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=10, routed)          0.944     8.240    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/m_axi_wready
    SLICE_X13Y35         LUT3 (Prop_lut3_I1_O)        0.278     8.518 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_4/O
                         net (fo=6, routed)           0.235     8.753    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_4_n_0
    SLICE_X13Y35         LUT5 (Prop_lut5_I2_O)        0.275     9.028 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/load_mi_d1_i_1/O
                         net (fo=63, routed)          0.455     9.483    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/load_mi_ptr
    SLICE_X13Y36         LUT5 (Prop_lut5_I0_O)        0.108     9.591 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wrap_cnt[3]_i_1/O
                         net (fo=8, routed)           0.573    10.164    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wrap_cnt[3]_i_1_n_0
    SLICE_X13Y38         LUT4 (Prop_lut4_I0_O)        0.297    10.461 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt[7]_i_1/O
                         net (fo=8, routed)           0.506    10.967    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt[7]_i_1_n_0
    SLICE_X13Y41         FDRE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.327    12.309    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/out
    SLICE_X13Y41         FDRE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt_reg[7]/C
                         clock pessimism              0.193    12.502    
                         clock uncertainty           -0.154    12.348    
    SLICE_X13Y41         FDRE (Setup_fdre_C_CE)      -0.331    12.017    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt_reg[7]
  -------------------------------------------------------------------
                         required time                         12.017    
                         arrival time                         -10.967    
  -------------------------------------------------------------------
                         slack                                  1.050    

Slack (MET) :             1.072ns  (required time - arrival time)
  Source:                 main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/M_AXI_WVALID_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.445ns  (logic 2.096ns (24.818%)  route 6.349ns (75.182%))
  Logic Levels:           9  (LUT2=2 LUT3=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.376ns = ( 12.376 - 10.000 ) 
    Source Clock Delay      (SCD):    2.560ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.481     2.560    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/out
    SLICE_X8Y37          FDRE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/M_AXI_WVALID_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y37          FDRE (Prop_fdre_C_Q)         0.433     2.993 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/M_AXI_WVALID_i_reg/Q
                         net (fo=21, routed)          0.756     3.749    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/s_axi_wvalid[0]
    SLICE_X4Y41          LUT6 (Prop_lut6_I4_O)        0.105     3.854 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wvalid[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.361     4.215    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wvalid[0]_INST_0_i_2_n_0
    SLICE_X4Y41          LUT6 (Prop_lut6_I5_O)        0.105     4.320 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.921     5.240    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X9Y48          LUT3 (Prop_lut3_I0_O)        0.124     5.364 r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.857     6.221    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X4Y42          LUT2 (Prop_lut2_I1_O)        0.268     6.489 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.526     7.015    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[2]
    SLICE_X4Y41          LUT6 (Prop_lut6_I4_O)        0.283     7.298 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[2]_INST_0_i_1/O
                         net (fo=2, routed)           0.493     7.791    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0__0
    SLICE_X3Y40          LUT2 (Prop_lut2_I1_O)        0.108     7.899 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[2]_INST_0/O
                         net (fo=10, routed)          0.709     8.608    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/m_axi_wready
    SLICE_X3Y35          LUT3 (Prop_lut3_I2_O)        0.270     8.878 r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_4/O
                         net (fo=6, routed)           0.397     9.275    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_4_n_0
    SLICE_X0Y35          LUT5 (Prop_lut5_I4_O)        0.275     9.550 f  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/M_AXI_WLAST_i_i_2/O
                         net (fo=60, routed)          0.810    10.360    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/M_AXI_WLAST_i_i_2_n_0
    SLICE_X5Y37          LUT4 (Prop_lut4_I0_O)        0.125    10.485 r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt[7]_i_1/O
                         net (fo=8, routed)           0.521    11.005    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt[7]_i_1_n_0
    SLICE_X7Y40          FDRE                                         r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.394    12.376    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/out
    SLICE_X7Y40          FDRE                                         r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt_reg[4]/C
                         clock pessimism              0.193    12.569    
                         clock uncertainty           -0.154    12.415    
    SLICE_X7Y40          FDRE (Setup_fdre_C_CE)      -0.338    12.077    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt_reg[4]
  -------------------------------------------------------------------
                         required time                         12.077    
                         arrival time                         -11.005    
  -------------------------------------------------------------------
                         slack                                  1.072    

Slack (MET) :             1.072ns  (required time - arrival time)
  Source:                 main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/M_AXI_WVALID_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.445ns  (logic 2.096ns (24.818%)  route 6.349ns (75.182%))
  Logic Levels:           9  (LUT2=2 LUT3=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.376ns = ( 12.376 - 10.000 ) 
    Source Clock Delay      (SCD):    2.560ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.481     2.560    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/out
    SLICE_X8Y37          FDRE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/M_AXI_WVALID_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y37          FDRE (Prop_fdre_C_Q)         0.433     2.993 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/M_AXI_WVALID_i_reg/Q
                         net (fo=21, routed)          0.756     3.749    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/s_axi_wvalid[0]
    SLICE_X4Y41          LUT6 (Prop_lut6_I4_O)        0.105     3.854 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wvalid[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.361     4.215    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wvalid[0]_INST_0_i_2_n_0
    SLICE_X4Y41          LUT6 (Prop_lut6_I5_O)        0.105     4.320 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.921     5.240    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X9Y48          LUT3 (Prop_lut3_I0_O)        0.124     5.364 r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.857     6.221    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X4Y42          LUT2 (Prop_lut2_I1_O)        0.268     6.489 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.526     7.015    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[2]
    SLICE_X4Y41          LUT6 (Prop_lut6_I4_O)        0.283     7.298 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[2]_INST_0_i_1/O
                         net (fo=2, routed)           0.493     7.791    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0__0
    SLICE_X3Y40          LUT2 (Prop_lut2_I1_O)        0.108     7.899 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[2]_INST_0/O
                         net (fo=10, routed)          0.709     8.608    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/m_axi_wready
    SLICE_X3Y35          LUT3 (Prop_lut3_I2_O)        0.270     8.878 r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_4/O
                         net (fo=6, routed)           0.397     9.275    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_4_n_0
    SLICE_X0Y35          LUT5 (Prop_lut5_I4_O)        0.275     9.550 f  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/M_AXI_WLAST_i_i_2/O
                         net (fo=60, routed)          0.810    10.360    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/M_AXI_WLAST_i_i_2_n_0
    SLICE_X5Y37          LUT4 (Prop_lut4_I0_O)        0.125    10.485 r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt[7]_i_1/O
                         net (fo=8, routed)           0.521    11.005    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt[7]_i_1_n_0
    SLICE_X7Y40          FDRE                                         r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.394    12.376    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/out
    SLICE_X7Y40          FDRE                                         r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt_reg[5]/C
                         clock pessimism              0.193    12.569    
                         clock uncertainty           -0.154    12.415    
    SLICE_X7Y40          FDRE (Setup_fdre_C_CE)      -0.338    12.077    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt_reg[5]
  -------------------------------------------------------------------
                         required time                         12.077    
                         arrival time                         -11.005    
  -------------------------------------------------------------------
                         slack                                  1.072    

Slack (MET) :             1.072ns  (required time - arrival time)
  Source:                 main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/M_AXI_WVALID_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.445ns  (logic 2.096ns (24.818%)  route 6.349ns (75.182%))
  Logic Levels:           9  (LUT2=2 LUT3=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.376ns = ( 12.376 - 10.000 ) 
    Source Clock Delay      (SCD):    2.560ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.481     2.560    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/out
    SLICE_X8Y37          FDRE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/M_AXI_WVALID_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y37          FDRE (Prop_fdre_C_Q)         0.433     2.993 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/M_AXI_WVALID_i_reg/Q
                         net (fo=21, routed)          0.756     3.749    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/s_axi_wvalid[0]
    SLICE_X4Y41          LUT6 (Prop_lut6_I4_O)        0.105     3.854 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wvalid[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.361     4.215    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wvalid[0]_INST_0_i_2_n_0
    SLICE_X4Y41          LUT6 (Prop_lut6_I5_O)        0.105     4.320 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.921     5.240    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X9Y48          LUT3 (Prop_lut3_I0_O)        0.124     5.364 r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.857     6.221    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X4Y42          LUT2 (Prop_lut2_I1_O)        0.268     6.489 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.526     7.015    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[2]
    SLICE_X4Y41          LUT6 (Prop_lut6_I4_O)        0.283     7.298 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[2]_INST_0_i_1/O
                         net (fo=2, routed)           0.493     7.791    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0__0
    SLICE_X3Y40          LUT2 (Prop_lut2_I1_O)        0.108     7.899 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[2]_INST_0/O
                         net (fo=10, routed)          0.709     8.608    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/m_axi_wready
    SLICE_X3Y35          LUT3 (Prop_lut3_I2_O)        0.270     8.878 r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_4/O
                         net (fo=6, routed)           0.397     9.275    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_4_n_0
    SLICE_X0Y35          LUT5 (Prop_lut5_I4_O)        0.275     9.550 f  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/M_AXI_WLAST_i_i_2/O
                         net (fo=60, routed)          0.810    10.360    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/M_AXI_WLAST_i_i_2_n_0
    SLICE_X5Y37          LUT4 (Prop_lut4_I0_O)        0.125    10.485 r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt[7]_i_1/O
                         net (fo=8, routed)           0.521    11.005    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt[7]_i_1_n_0
    SLICE_X7Y40          FDRE                                         r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.394    12.376    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/out
    SLICE_X7Y40          FDRE                                         r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt_reg[6]/C
                         clock pessimism              0.193    12.569    
                         clock uncertainty           -0.154    12.415    
    SLICE_X7Y40          FDRE (Setup_fdre_C_CE)      -0.338    12.077    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt_reg[6]
  -------------------------------------------------------------------
                         required time                         12.077    
                         arrival time                         -11.005    
  -------------------------------------------------------------------
                         slack                                  1.072    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.155%)  route 0.101ns (41.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.571     0.907    main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X28Y83         FDRE                                         r  main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y83         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[7]/Q
                         net (fo=1, routed)           0.101     1.149    main_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[4]
    SLICE_X30Y84         SRLC32E                                      r  main_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.838     1.204    main_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y84         SRLC32E                                      r  main_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
                         clock pessimism             -0.282     0.922    
    SLICE_X30Y84         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.105    main_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           1.149    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_30_35/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.141ns (67.144%)  route 0.069ns (32.856%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.917ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.581     0.917    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/out
    SLICE_X31Y20         FDRE                                         r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y20         FDRE (Prop_fdre_C_Q)         0.141     1.058 r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i_reg[1]/Q
                         net (fo=4, routed)           0.069     1.126    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_30_35/DIA0
    SLICE_X30Y20         RAMD32                                       r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_30_35/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.847     1.213    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_30_35/WCLK
    SLICE_X30Y20         RAMD32                                       r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_30_35/RAMA/CLK
                         clock pessimism             -0.283     0.930    
    SLICE_X30Y20         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.077    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_30_35/RAMA
  -------------------------------------------------------------------
                         required time                         -1.077    
                         arrival time                           1.126    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.567     0.903    main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X27Y82         FDRE                                         r  main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y82         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.108     1.152    main_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[8]
    SLICE_X26Y82         SRLC32E                                      r  main_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.835     1.201    main_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y82         SRLC32E                                      r  main_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.285     0.916    
    SLICE_X26Y82         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.099    main_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.099    
                         arrival time                           1.152    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][8]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.856%)  route 0.111ns (44.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.591     0.927    main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/m_axi_s2mm_aclk
    SLICE_X11Y16         FDRE                                         r  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDRE (Prop_fdre_C_Q)         0.141     1.067 r  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data_reg[0]/Q
                         net (fo=1, routed)           0.111     1.179    main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[0]
    SLICE_X10Y15         SRL16E                                       r  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][8]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.859     1.225    main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X10Y15         SRL16E                                       r  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][8]_srl16/CLK
                         clock pessimism             -0.283     0.942    
    SLICE_X10Y15         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.125    main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][8]_srl16
  -------------------------------------------------------------------
                         required time                         -1.125    
                         arrival time                           1.179    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.662%)  route 0.266ns (65.338%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.625     0.961    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X3Y44          FDCE                                         r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDCE (Prop_fdce_C_Q)         0.141     1.102 r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=5, routed)           0.266     1.367    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/A0
    SLICE_X4Y45          RAMD32                                       r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.894     1.260    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/WCLK
    SLICE_X4Y45          RAMD32                                       r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
                         clock pessimism             -0.263     0.997    
    SLICE_X4Y45          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.306    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.307    
                         arrival time                           1.367    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.662%)  route 0.266ns (65.338%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.625     0.961    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X3Y44          FDCE                                         r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDCE (Prop_fdce_C_Q)         0.141     1.102 r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=5, routed)           0.266     1.367    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/A0
    SLICE_X4Y45          RAMD32                                       r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.894     1.260    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/WCLK
    SLICE_X4Y45          RAMD32                                       r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
                         clock pessimism             -0.263     0.997    
    SLICE_X4Y45          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.306    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.307    
                         arrival time                           1.367    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.036%)  route 0.179ns (55.964%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.550     0.886    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X44Y23         FDRE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y23         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=42, routed)          0.179     1.206    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/ADDRD3
    SLICE_X46Y22         RAMD32                                       r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.816     1.182    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/WCLK
    SLICE_X46Y22         RAMD32                                       r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.281     0.901    
    SLICE_X46Y22         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.141    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.141    
                         arrival time                           1.206    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.036%)  route 0.179ns (55.964%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.550     0.886    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X44Y23         FDRE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y23         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=42, routed)          0.179     1.206    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/ADDRD3
    SLICE_X46Y22         RAMD32                                       r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.816     1.182    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/WCLK
    SLICE_X46Y22         RAMD32                                       r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.281     0.901    
    SLICE_X46Y22         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.141    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.141    
                         arrival time                           1.206    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.036%)  route 0.179ns (55.964%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.550     0.886    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X44Y23         FDRE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y23         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=42, routed)          0.179     1.206    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/ADDRD3
    SLICE_X46Y22         RAMD32                                       r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.816     1.182    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/WCLK
    SLICE_X46Y22         RAMD32                                       r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/CLK
                         clock pessimism             -0.281     0.901    
    SLICE_X46Y22         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.141    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.141    
                         arrival time                           1.206    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.036%)  route 0.179ns (55.964%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.550     0.886    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X44Y23         FDRE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y23         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=42, routed)          0.179     1.206    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/ADDRD3
    SLICE_X46Y22         RAMD32                                       r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.816     1.182    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/WCLK
    SLICE_X46Y22         RAMD32                                       r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB_D1/CLK
                         clock pessimism             -0.281     0.901    
    SLICE_X46Y22         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.141    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.141    
                         arrival time                           1.206    
  -------------------------------------------------------------------
                         slack                                  0.065    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X1Y2   main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X1Y2   main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X0Y4   main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X0Y4   main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB18_X1Y8   main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[0].ramb_inst/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB18_X1Y8   main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[0].ramb_inst/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB18_X1Y9   main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[1].ramb_inst/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB18_X1Y9   main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[1].ramb_inst/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X1Y6   main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X1Y6   main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X10Y21  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X10Y21  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X10Y21  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X10Y21  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X10Y21  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X10Y21  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X10Y21  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X10Y21  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X10Y21  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X10Y21  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X10Y21  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X10Y21  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X10Y21  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X10Y21  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X10Y21  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X10Y21  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X10Y21  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X10Y21  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X10Y21  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X10Y21  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 7.000 }
Period(ns):         14.000
Sources:            { main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            1.592         14.000      12.408     BUFGCTRL_X0Y17  main_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  lvds_clk_0
  To Clock:  lvds_clk_0

Setup :           75  Failing Endpoints,  Worst Slack       -3.375ns,  Total Violation      -50.466ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.138ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.889ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.375ns  (required time - arrival time)
  Source:                 main_design_i/noip_lvds_stream_0/U0/bitslip_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (lvds_clk_0 rise@2.778ns - lvds_clk_0 rise@0.000ns)
  Data Path Delay:        6.095ns  (logic 1.377ns (22.593%)  route 4.718ns (77.407%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.066ns = ( 7.844 - 2.778 ) 
    Source Clock Delay      (SCD):    5.808ns
    Clock Pessimism Removal (CPR):    0.687ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           3.471     4.341    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.086     4.427 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         1.381     5.808    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X45Y68         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/bitslip_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y68         FDCE (Prop_fdce_C_Q)         0.379     6.187 f  main_design_i/noip_lvds_stream_0/U0/bitslip_reg[3]/Q
                         net (fo=15, routed)          0.519     6.706    main_design_i/noip_lvds_stream_0/U0/bitslip__0[3]
    SLICE_X44Y69         LUT2 (Prop_lut2_I0_O)        0.105     6.811 r  main_design_i/noip_lvds_stream_0/U0/i__carry_i_3/O
                         net (fo=1, routed)           0.000     6.811    main_design_i/noip_lvds_stream_0/U0/i__carry_i_3_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.408     7.219 r  main_design_i/noip_lvds_stream_0/U0/temp_sync_word3_inferred__0/i__carry/CO[1]
                         net (fo=11, routed)          0.429     7.648    main_design_i/noip_lvds_stream_0/U0/temp_sync_word33_in
    SLICE_X40Y69         LUT5 (Prop_lut5_I0_O)        0.275     7.923 r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[3]_i_4/O
                         net (fo=1, routed)           1.589     9.512    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[3]_i_4_n_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I0_O)        0.105     9.617 r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[3]_i_3/O
                         net (fo=1, routed)           2.182    11.798    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[3]_i_3_n_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I4_O)        0.105    11.903 r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[3]_i_1/O
                         net (fo=1, routed)           0.000    11.903    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[3]_i_1_n_0
    SLICE_X40Y68         FDRE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      2.778     2.778 r  
    B19                                               0.000     2.778 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     2.778    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830     3.608 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928     6.537    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078     6.615 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         1.229     7.844    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X40Y68         FDRE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[3]/C
                         clock pessimism              0.687     8.530    
                         clock uncertainty           -0.035     8.495    
    SLICE_X40Y68         FDRE (Setup_fdre_C_D)        0.033     8.528    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[3]
  -------------------------------------------------------------------
                         required time                          8.528    
                         arrival time                         -11.903    
  -------------------------------------------------------------------
                         slack                                 -3.375    

Slack (VIOLATED) :        -2.352ns  (required time - arrival time)
  Source:                 main_design_i/noip_lvds_stream_0/U0/i_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (lvds_clk_0 rise@2.778ns - lvds_clk_0 rise@0.000ns)
  Data Path Delay:        4.870ns  (logic 0.799ns (16.408%)  route 4.071ns (83.592%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.067ns = ( 7.845 - 2.778 ) 
    Source Clock Delay      (SCD):    5.810ns
    Clock Pessimism Removal (CPR):    0.687ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           3.471     4.341    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.086     4.427 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         1.383     5.810    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X41Y66         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/i_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDCE (Prop_fdce_C_Q)         0.379     6.189 f  main_design_i/noip_lvds_stream_0/U0/i_reg[19]/Q
                         net (fo=2, routed)           0.520     6.709    main_design_i/noip_lvds_stream_0/U0/i_reg_n_0_[19]
    SLICE_X41Y65         LUT3 (Prop_lut3_I2_O)        0.105     6.814 f  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[7]_i_10_comp/O
                         net (fo=1, routed)           0.333     7.147    main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[7]_i_10_n_0
    SLICE_X39Y65         LUT6 (Prop_lut6_I4_O)        0.105     7.252 f  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[7]_i_6_comp/O
                         net (fo=8, routed)           0.432     7.684    main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[7]_i_6_n_0
    SLICE_X40Y65         LUT6 (Prop_lut6_I3_O)        0.105     7.789 r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[7]_i_3/O
                         net (fo=56, routed)          0.529     8.319    main_design_i/noip_lvds_stream_0/U0/lvds_word_ready
    SLICE_X46Y65         LUT2 (Prop_lut2_I1_O)        0.105     8.424 r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[7]_i_1/O
                         net (fo=2, routed)           2.256    10.680    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[7]_i_1_n_0
    SLICE_X47Y66         FDRE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      2.778     2.778 r  
    B19                                               0.000     2.778 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     2.778    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830     3.608 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928     6.537    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078     6.615 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         1.230     7.845    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X47Y66         FDRE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[7]/C
                         clock pessimism              0.687     8.531    
                         clock uncertainty           -0.035     8.496    
    SLICE_X47Y66         FDRE (Setup_fdre_C_CE)      -0.168     8.328    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[7]
  -------------------------------------------------------------------
                         required time                          8.328    
                         arrival time                         -10.680    
  -------------------------------------------------------------------
                         slack                                 -2.352    

Slack (VIOLATED) :        -2.274ns  (required time - arrival time)
  Source:                 main_design_i/noip_lvds_stream_0/U0/i_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_data_words_reg[0][5]/CE
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (lvds_clk_0 rise@2.778ns - lvds_clk_0 rise@0.000ns)
  Data Path Delay:        4.795ns  (logic 0.905ns (18.876%)  route 3.890ns (81.124%))
  Logic Levels:           4  (LUT4=3 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.070ns = ( 7.848 - 2.778 ) 
    Source Clock Delay      (SCD):    5.810ns
    Clock Pessimism Removal (CPR):    0.687ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           3.471     4.341    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.086     4.427 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         1.383     5.810    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X45Y66         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/i_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDCE (Prop_fdce_C_Q)         0.348     6.158 f  main_design_i/noip_lvds_stream_0/U0/i_reg[26]/Q
                         net (fo=2, routed)           0.359     6.517    main_design_i/noip_lvds_stream_0/U0/i_reg_n_0_[26]
    SLICE_X45Y66         LUT4 (Prop_lut4_I1_O)        0.242     6.759 f  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[7]_i_7/O
                         net (fo=1, routed)           0.350     7.109    main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[7]_i_7_n_0
    SLICE_X42Y65         LUT6 (Prop_lut6_I0_O)        0.105     7.214 f  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[7]_i_4/O
                         net (fo=8, routed)           0.570     7.784    main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[7]_i_4_n_0
    SLICE_X39Y65         LUT4 (Prop_lut4_I0_O)        0.105     7.889 f  main_design_i/noip_lvds_stream_0/U0/i[0]_i_2/O
                         net (fo=8, routed)           0.370     8.260    main_design_i/noip_lvds_stream_0/U0/i[0]_i_2_n_0
    SLICE_X39Y64         LUT4 (Prop_lut4_I1_O)        0.105     8.365 r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_data_words[0][5]_i_1/O
                         net (fo=1, routed)           2.240    10.605    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_data_words[0][5]_i_1_n_0
    SLICE_X37Y64         FDRE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_data_words_reg[0][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      2.778     2.778 r  
    B19                                               0.000     2.778 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     2.778    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830     3.608 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928     6.537    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078     6.615 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         1.233     7.848    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X37Y64         FDRE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_data_words_reg[0][5]/C
                         clock pessimism              0.687     8.534    
                         clock uncertainty           -0.035     8.499    
    SLICE_X37Y64         FDRE (Setup_fdre_C_CE)      -0.168     8.331    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_data_words_reg[0][5]
  -------------------------------------------------------------------
                         required time                          8.331    
                         arrival time                         -10.605    
  -------------------------------------------------------------------
                         slack                                 -2.274    

Slack (VIOLATED) :        -2.235ns  (required time - arrival time)
  Source:                 main_design_i/noip_lvds_stream_0/U0/i_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_data_words_reg[0][0]/CE
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (lvds_clk_0 rise@2.778ns - lvds_clk_0 rise@0.000ns)
  Data Path Delay:        4.787ns  (logic 0.799ns (16.692%)  route 3.988ns (83.308%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.069ns = ( 7.847 - 2.778 ) 
    Source Clock Delay      (SCD):    5.810ns
    Clock Pessimism Removal (CPR):    0.687ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           3.471     4.341    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.086     4.427 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         1.383     5.810    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X41Y66         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/i_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDCE (Prop_fdce_C_Q)         0.379     6.189 f  main_design_i/noip_lvds_stream_0/U0/i_reg[19]/Q
                         net (fo=2, routed)           0.520     6.709    main_design_i/noip_lvds_stream_0/U0/i_reg_n_0_[19]
    SLICE_X41Y65         LUT3 (Prop_lut3_I2_O)        0.105     6.814 f  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[7]_i_10_comp/O
                         net (fo=1, routed)           0.333     7.147    main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[7]_i_10_n_0
    SLICE_X39Y65         LUT6 (Prop_lut6_I4_O)        0.105     7.252 f  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[7]_i_6_comp/O
                         net (fo=8, routed)           0.653     7.905    main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[7]_i_6_n_0
    SLICE_X39Y66         LUT3 (Prop_lut3_I0_O)        0.105     8.010 f  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[0]_i_2/O
                         net (fo=6, routed)           0.489     8.499    main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[0]_i_2_n_0
    SLICE_X37Y66         LUT5 (Prop_lut5_I1_O)        0.105     8.604 r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_data_words[0][0]_i_1/O
                         net (fo=1, routed)           1.993    10.597    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_data_words[0][0]_i_1_n_0
    SLICE_X36Y66         FDRE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_data_words_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      2.778     2.778 r  
    B19                                               0.000     2.778 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     2.778    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830     3.608 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928     6.537    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078     6.615 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         1.232     7.847    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X36Y66         FDRE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_data_words_reg[0][0]/C
                         clock pessimism              0.687     8.533    
                         clock uncertainty           -0.035     8.498    
    SLICE_X36Y66         FDRE (Setup_fdre_C_CE)      -0.136     8.362    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_data_words_reg[0][0]
  -------------------------------------------------------------------
                         required time                          8.362    
                         arrival time                         -10.597    
  -------------------------------------------------------------------
                         slack                                 -2.235    

Slack (VIOLATED) :        -2.222ns  (required time - arrival time)
  Source:                 main_design_i/noip_lvds_stream_0/U0/bitslip_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (lvds_clk_0 rise@2.778ns - lvds_clk_0 rise@0.000ns)
  Data Path Delay:        4.983ns  (logic 1.377ns (27.633%)  route 3.606ns (72.367%))
  Logic Levels:           5  (CARRY4=1 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.069ns = ( 7.847 - 2.778 ) 
    Source Clock Delay      (SCD):    5.808ns
    Clock Pessimism Removal (CPR):    0.687ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           3.471     4.341    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.086     4.427 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         1.381     5.808    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X45Y68         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/bitslip_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y68         FDCE (Prop_fdce_C_Q)         0.379     6.187 f  main_design_i/noip_lvds_stream_0/U0/bitslip_reg[3]/Q
                         net (fo=15, routed)          0.519     6.706    main_design_i/noip_lvds_stream_0/U0/bitslip__0[3]
    SLICE_X44Y69         LUT2 (Prop_lut2_I0_O)        0.105     6.811 r  main_design_i/noip_lvds_stream_0/U0/i__carry_i_3/O
                         net (fo=1, routed)           0.000     6.811    main_design_i/noip_lvds_stream_0/U0/i__carry_i_3_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.408     7.219 r  main_design_i/noip_lvds_stream_0/U0/temp_sync_word3_inferred__0/i__carry/CO[1]
                         net (fo=11, routed)          0.596     7.815    main_design_i/noip_lvds_stream_0/U0/temp_sync_word33_in
    SLICE_X39Y64         LUT2 (Prop_lut2_I0_O)        0.275     8.090 f  main_design_i/noip_lvds_stream_0/U0/i[1]_i_2/O
                         net (fo=4, routed)           0.485     8.575    main_design_i/noip_lvds_stream_0/U0/i[1]_i_2_n_0
    SLICE_X39Y64         LUT6 (Prop_lut6_I1_O)        0.105     8.680 r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[6]_i_3/O
                         net (fo=1, routed)           2.007    10.687    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[6]_i_3_n_0
    SLICE_X38Y66         LUT6 (Prop_lut6_I5_O)        0.105    10.792 r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[6]_i_1/O
                         net (fo=1, routed)           0.000    10.792    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[6]_i_1_n_0
    SLICE_X38Y66         FDRE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      2.778     2.778 r  
    B19                                               0.000     2.778 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     2.778    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830     3.608 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928     6.537    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078     6.615 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         1.232     7.847    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X38Y66         FDRE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[6]/C
                         clock pessimism              0.687     8.533    
                         clock uncertainty           -0.035     8.498    
    SLICE_X38Y66         FDRE (Setup_fdre_C_D)        0.072     8.570    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[6]
  -------------------------------------------------------------------
                         required time                          8.570    
                         arrival time                         -10.792    
  -------------------------------------------------------------------
                         slack                                 -2.222    

Slack (VIOLATED) :        -2.221ns  (required time - arrival time)
  Source:                 main_design_i/noip_lvds_stream_0/U0/i_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_data_words_reg[0][7]/CE
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (lvds_clk_0 rise@2.778ns - lvds_clk_0 rise@0.000ns)
  Data Path Delay:        4.738ns  (logic 0.799ns (16.862%)  route 3.939ns (83.138%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.067ns = ( 7.845 - 2.778 ) 
    Source Clock Delay      (SCD):    5.810ns
    Clock Pessimism Removal (CPR):    0.687ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           3.471     4.341    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.086     4.427 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         1.383     5.810    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X41Y66         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/i_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDCE (Prop_fdce_C_Q)         0.379     6.189 f  main_design_i/noip_lvds_stream_0/U0/i_reg[19]/Q
                         net (fo=2, routed)           0.520     6.709    main_design_i/noip_lvds_stream_0/U0/i_reg_n_0_[19]
    SLICE_X41Y65         LUT3 (Prop_lut3_I2_O)        0.105     6.814 f  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[7]_i_10_comp/O
                         net (fo=1, routed)           0.333     7.147    main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[7]_i_10_n_0
    SLICE_X39Y65         LUT6 (Prop_lut6_I4_O)        0.105     7.252 f  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[7]_i_6_comp/O
                         net (fo=8, routed)           0.432     7.684    main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[7]_i_6_n_0
    SLICE_X40Y65         LUT6 (Prop_lut6_I3_O)        0.105     7.789 r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[7]_i_3/O
                         net (fo=56, routed)          0.529     8.319    main_design_i/noip_lvds_stream_0/U0/lvds_word_ready
    SLICE_X46Y65         LUT2 (Prop_lut2_I1_O)        0.105     8.424 r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[7]_i_1/O
                         net (fo=2, routed)           2.125    10.549    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[7]_i_1_n_0
    SLICE_X47Y65         FDRE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_data_words_reg[0][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      2.778     2.778 r  
    B19                                               0.000     2.778 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     2.778    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830     3.608 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928     6.537    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078     6.615 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         1.230     7.845    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X47Y65         FDRE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_data_words_reg[0][7]/C
                         clock pessimism              0.687     8.531    
                         clock uncertainty           -0.035     8.496    
    SLICE_X47Y65         FDRE (Setup_fdre_C_CE)      -0.168     8.328    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_data_words_reg[0][7]
  -------------------------------------------------------------------
                         required time                          8.328    
                         arrival time                         -10.549    
  -------------------------------------------------------------------
                         slack                                 -2.221    

Slack (VIOLATED) :        -2.162ns  (required time - arrival time)
  Source:                 main_design_i/noip_lvds_stream_0/U0/i_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (lvds_clk_0 rise@2.778ns - lvds_clk_0 rise@0.000ns)
  Data Path Delay:        4.881ns  (logic 0.904ns (18.521%)  route 3.977ns (81.479%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.068ns = ( 7.846 - 2.778 ) 
    Source Clock Delay      (SCD):    5.810ns
    Clock Pessimism Removal (CPR):    0.687ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           3.471     4.341    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.086     4.427 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         1.383     5.810    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X41Y66         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/i_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDCE (Prop_fdce_C_Q)         0.379     6.189 f  main_design_i/noip_lvds_stream_0/U0/i_reg[19]/Q
                         net (fo=2, routed)           0.520     6.709    main_design_i/noip_lvds_stream_0/U0/i_reg_n_0_[19]
    SLICE_X41Y65         LUT3 (Prop_lut3_I2_O)        0.105     6.814 f  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[7]_i_10_comp/O
                         net (fo=1, routed)           0.333     7.147    main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[7]_i_10_n_0
    SLICE_X39Y65         LUT6 (Prop_lut6_I4_O)        0.105     7.252 f  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[7]_i_6_comp/O
                         net (fo=8, routed)           0.529     7.781    main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[7]_i_6_n_0
    SLICE_X36Y65         LUT6 (Prop_lut6_I3_O)        0.105     7.886 f  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[1]_i_2/O
                         net (fo=4, routed)           0.379     8.265    main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[1]_i_2_n_0
    SLICE_X37Y65         LUT2 (Prop_lut2_I1_O)        0.105     8.370 r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_data_words[0][1]_i_1/O
                         net (fo=2, routed)           2.216    10.586    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_data_words[0][1]_i_1_n_0
    SLICE_X39Y67         LUT6 (Prop_lut6_I3_O)        0.105    10.691 r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[1]_i_1/O
                         net (fo=1, routed)           0.000    10.691    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[1]_i_1_n_0
    SLICE_X39Y67         FDRE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      2.778     2.778 r  
    B19                                               0.000     2.778 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     2.778    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830     3.608 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928     6.537    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078     6.615 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         1.231     7.846    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X39Y67         FDRE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[1]/C
                         clock pessimism              0.687     8.532    
                         clock uncertainty           -0.035     8.497    
    SLICE_X39Y67         FDRE (Setup_fdre_C_D)        0.032     8.529    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[1]
  -------------------------------------------------------------------
                         required time                          8.529    
                         arrival time                         -10.691    
  -------------------------------------------------------------------
                         slack                                 -2.162    

Slack (VIOLATED) :        -2.131ns  (required time - arrival time)
  Source:                 main_design_i/noip_lvds_stream_0/U0/i_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (lvds_clk_0 rise@2.778ns - lvds_clk_0 rise@0.000ns)
  Data Path Delay:        4.847ns  (logic 0.904ns (18.650%)  route 3.943ns (81.350%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.068ns = ( 7.846 - 2.778 ) 
    Source Clock Delay      (SCD):    5.810ns
    Clock Pessimism Removal (CPR):    0.687ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           3.471     4.341    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.086     4.427 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         1.383     5.810    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X41Y66         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/i_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDCE (Prop_fdce_C_Q)         0.379     6.189 f  main_design_i/noip_lvds_stream_0/U0/i_reg[19]/Q
                         net (fo=2, routed)           0.520     6.709    main_design_i/noip_lvds_stream_0/U0/i_reg_n_0_[19]
    SLICE_X41Y65         LUT3 (Prop_lut3_I2_O)        0.105     6.814 f  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[7]_i_10_comp/O
                         net (fo=1, routed)           0.333     7.147    main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[7]_i_10_n_0
    SLICE_X39Y65         LUT6 (Prop_lut6_I4_O)        0.105     7.252 f  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[7]_i_6_comp/O
                         net (fo=8, routed)           0.432     7.684    main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[7]_i_6_n_0
    SLICE_X40Y65         LUT6 (Prop_lut6_I3_O)        0.105     7.789 r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[7]_i_3/O
                         net (fo=56, routed)          0.604     8.393    main_design_i/noip_lvds_stream_0/U0/lvds_word_ready
    SLICE_X39Y66         LUT5 (Prop_lut5_I2_O)        0.105     8.498 r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[4]_i_3/O
                         net (fo=3, routed)           2.055    10.553    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[4]_i_3_n_0
    SLICE_X39Y67         LUT5 (Prop_lut5_I3_O)        0.105    10.658 r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[4]_i_1/O
                         net (fo=1, routed)           0.000    10.658    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[4]_i_1_n_0
    SLICE_X39Y67         FDRE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      2.778     2.778 r  
    B19                                               0.000     2.778 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     2.778    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830     3.608 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928     6.537    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078     6.615 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         1.231     7.846    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X39Y67         FDRE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[4]/C
                         clock pessimism              0.687     8.532    
                         clock uncertainty           -0.035     8.497    
    SLICE_X39Y67         FDRE (Setup_fdre_C_D)        0.030     8.527    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[4]
  -------------------------------------------------------------------
                         required time                          8.527    
                         arrival time                         -10.658    
  -------------------------------------------------------------------
                         slack                                 -2.131    

Slack (VIOLATED) :        -2.110ns  (required time - arrival time)
  Source:                 main_design_i/noip_lvds_stream_0/U0/i_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (lvds_clk_0 rise@2.778ns - lvds_clk_0 rise@0.000ns)
  Data Path Delay:        4.858ns  (logic 0.904ns (18.610%)  route 3.954ns (81.390%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.066ns = ( 7.844 - 2.778 ) 
    Source Clock Delay      (SCD):    5.810ns
    Clock Pessimism Removal (CPR):    0.718ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           3.471     4.341    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.086     4.427 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         1.383     5.810    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X41Y66         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/i_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDCE (Prop_fdce_C_Q)         0.379     6.189 f  main_design_i/noip_lvds_stream_0/U0/i_reg[19]/Q
                         net (fo=2, routed)           0.520     6.709    main_design_i/noip_lvds_stream_0/U0/i_reg_n_0_[19]
    SLICE_X41Y65         LUT3 (Prop_lut3_I2_O)        0.105     6.814 f  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[7]_i_10_comp/O
                         net (fo=1, routed)           0.333     7.147    main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[7]_i_10_n_0
    SLICE_X39Y65         LUT6 (Prop_lut6_I4_O)        0.105     7.252 f  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[7]_i_6_comp/O
                         net (fo=8, routed)           0.432     7.684    main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[7]_i_6_n_0
    SLICE_X40Y65         LUT6 (Prop_lut6_I3_O)        0.105     7.789 r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[7]_i_3/O
                         net (fo=56, routed)          0.604     8.393    main_design_i/noip_lvds_stream_0/U0/lvds_word_ready
    SLICE_X39Y66         LUT5 (Prop_lut5_I2_O)        0.105     8.498 r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[4]_i_3/O
                         net (fo=3, routed)           2.065    10.563    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[4]_i_3_n_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I4_O)        0.105    10.668 r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[2]_i_1/O
                         net (fo=1, routed)           0.000    10.668    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[2]_i_1_n_0
    SLICE_X40Y68         FDRE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      2.778     2.778 r  
    B19                                               0.000     2.778 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     2.778    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830     3.608 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928     6.537    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078     6.615 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         1.229     7.844    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X40Y68         FDRE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[2]/C
                         clock pessimism              0.718     8.561    
                         clock uncertainty           -0.035     8.526    
    SLICE_X40Y68         FDRE (Setup_fdre_C_D)        0.032     8.558    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[2]
  -------------------------------------------------------------------
                         required time                          8.558    
                         arrival time                         -10.668    
  -------------------------------------------------------------------
                         slack                                 -2.110    

Slack (VIOLATED) :        -2.079ns  (required time - arrival time)
  Source:                 main_design_i/noip_lvds_stream_0/U0/i_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (lvds_clk_0 rise@2.778ns - lvds_clk_0 rise@0.000ns)
  Data Path Delay:        4.799ns  (logic 1.010ns (21.047%)  route 3.789ns (78.953%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.069ns = ( 7.847 - 2.778 ) 
    Source Clock Delay      (SCD):    5.810ns
    Clock Pessimism Removal (CPR):    0.687ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           3.471     4.341    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.086     4.427 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         1.383     5.810    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X45Y66         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/i_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDCE (Prop_fdce_C_Q)         0.348     6.158 f  main_design_i/noip_lvds_stream_0/U0/i_reg[26]/Q
                         net (fo=2, routed)           0.359     6.517    main_design_i/noip_lvds_stream_0/U0/i_reg_n_0_[26]
    SLICE_X45Y66         LUT4 (Prop_lut4_I1_O)        0.242     6.759 f  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[7]_i_7/O
                         net (fo=1, routed)           0.350     7.109    main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[7]_i_7_n_0
    SLICE_X42Y65         LUT6 (Prop_lut6_I0_O)        0.105     7.214 f  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[7]_i_4/O
                         net (fo=8, routed)           0.570     7.784    main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[7]_i_4_n_0
    SLICE_X39Y65         LUT4 (Prop_lut4_I0_O)        0.105     7.889 f  main_design_i/noip_lvds_stream_0/U0/i[0]_i_2/O
                         net (fo=8, routed)           0.471     8.361    main_design_i/noip_lvds_stream_0/U0/i[0]_i_2_n_0
    SLICE_X38Y65         LUT6 (Prop_lut6_I4_O)        0.105     8.466 r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[5]_i_3/O
                         net (fo=1, routed)           2.038    10.504    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[5]_i_3_n_0
    SLICE_X39Y65         LUT5 (Prop_lut5_I3_O)        0.105    10.609 r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[5]_i_1/O
                         net (fo=1, routed)           0.000    10.609    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[5]_i_1_n_0
    SLICE_X39Y65         FDRE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      2.778     2.778 r  
    B19                                               0.000     2.778 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     2.778    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830     3.608 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928     6.537    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078     6.615 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         1.232     7.847    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X39Y65         FDRE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[5]/C
                         clock pessimism              0.687     8.533    
                         clock uncertainty           -0.035     8.498    
    SLICE_X39Y65         FDRE (Setup_fdre_C_D)        0.032     8.530    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[5]
  -------------------------------------------------------------------
                         required time                          8.530    
                         arrival time                         -10.609    
  -------------------------------------------------------------------
                         slack                                 -2.079    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/pixel_polarity_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - lvds_clk_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.424%)  route 0.086ns (31.576%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.194ns
    Source Clock Delay      (SCD):    2.597ns
    Clock Pessimism Removal (CPR):    0.584ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.366     0.366 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.652     2.018    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     2.045 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         0.552     2.597    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X47Y67         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y67         FDCE (Prop_fdce_C_Q)         0.141     2.738 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[7]/Q
                         net (fo=4, routed)           0.086     2.824    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg_n_0_[7]
    SLICE_X46Y67         LUT5 (Prop_lut5_I2_O)        0.045     2.869 r  main_design_i/noip_lvds_stream_0/U0/pixel_polarity[0]_i_1/O
                         net (fo=1, routed)           0.000     2.869    main_design_i/noip_lvds_stream_0/U0/pixel_polarity[0]_i_1_n_0
    SLICE_X46Y67         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/pixel_polarity_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         0.818     3.194    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X46Y67         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/pixel_polarity_reg[0]/C
                         clock pessimism             -0.584     2.610    
    SLICE_X46Y67         FDCE (Hold_fdce_C_D)         0.121     2.731    main_design_i/noip_lvds_stream_0/U0/pixel_polarity_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.731    
                         arrival time                           2.869    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - lvds_clk_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.064%)  route 0.159ns (52.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.193ns
    Source Clock Delay      (SCD):    2.596ns
    Clock Pessimism Removal (CPR):    0.565ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.366     0.366 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.652     2.018    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     2.045 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         0.551     2.596    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X39Y68         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y68         FDRE (Prop_fdre_C_Q)         0.141     2.737 r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]/Q
                         net (fo=5, routed)           0.159     2.896    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[8]
    SLICE_X41Y68         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         0.817     3.193    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X41Y68         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/C
                         clock pessimism             -0.565     2.628    
    SLICE_X41Y68         FDRE (Hold_fdre_C_D)         0.072     2.700    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.700    
                         arrival time                           2.896    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - lvds_clk_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.030%)  route 0.146ns (43.970%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.194ns
    Source Clock Delay      (SCD):    2.596ns
    Clock Pessimism Removal (CPR):    0.583ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.366     0.366 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.652     2.018    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     2.045 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         0.551     2.596    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X37Y68         FDSE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDSE (Prop_fdse_C_Q)         0.141     2.737 r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/Q
                         net (fo=9, routed)           0.146     2.883    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[0]
    SLICE_X38Y67         LUT4 (Prop_lut4_I1_O)        0.045     2.928 r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[3]_i_1/O
                         net (fo=1, routed)           0.000     2.928    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/plusOp[3]
    SLICE_X38Y67         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         0.818     3.194    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X38Y67         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.583     2.611    
    SLICE_X38Y67         FDRE (Hold_fdre_C_D)         0.121     2.732    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.732    
                         arrival time                           2.928    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - lvds_clk_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.886%)  route 0.188ns (57.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.194ns
    Source Clock Delay      (SCD):    2.596ns
    Clock Pessimism Removal (CPR):    0.565ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.366     0.366 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.652     2.018    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     2.045 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         0.551     2.596    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X49Y67         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y67         FDCE (Prop_fdce_C_Q)         0.141     2.737 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[2]/Q
                         net (fo=2, routed)           0.188     2.925    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg_n_0_[2]
    SLICE_X47Y67         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         0.818     3.194    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X47Y67         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[3]/C
                         clock pessimism             -0.565     2.629    
    SLICE_X47Y67         FDCE (Hold_fdce_C_D)         0.076     2.705    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.705    
                         arrival time                           2.925    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - lvds_clk_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.209ns (64.477%)  route 0.115ns (35.523%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.193ns
    Source Clock Delay      (SCD):    2.596ns
    Clock Pessimism Removal (CPR):    0.584ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.366     0.366 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.652     2.018    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     2.045 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         0.551     2.596    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X36Y68         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y68         FDRE (Prop_fdre_C_Q)         0.164     2.760 r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/Q
                         net (fo=7, routed)           0.115     2.875    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[6]
    SLICE_X37Y68         LUT3 (Prop_lut3_I1_O)        0.045     2.920 r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[7]_i_1/O
                         net (fo=1, routed)           0.000     2.920    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/plusOp[7]
    SLICE_X37Y68         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         0.817     3.193    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X37Y68         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/C
                         clock pessimism             -0.584     2.609    
    SLICE_X37Y68         FDRE (Hold_fdre_C_D)         0.091     2.700    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.700    
                         arrival time                           2.920    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - lvds_clk_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.209ns (59.392%)  route 0.143ns (40.608%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.195ns
    Source Clock Delay      (SCD):    2.597ns
    Clock Pessimism Removal (CPR):    0.583ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.366     0.366 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.652     2.018    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     2.045 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         0.552     2.597    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X38Y67         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y67         FDRE (Prop_fdre_C_Q)         0.164     2.761 r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/Q
                         net (fo=6, routed)           0.143     2.904    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[3]
    SLICE_X39Y66         LUT5 (Prop_lut5_I3_O)        0.045     2.949 r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[4]_i_1/O
                         net (fo=1, routed)           0.000     2.949    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/plusOp[4]
    SLICE_X39Y66         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         0.819     3.195    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X39Y66         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism             -0.583     2.612    
    SLICE_X39Y66         FDRE (Hold_fdre_C_D)         0.092     2.704    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.704    
                         arrival time                           2.949    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - lvds_clk_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.209ns (59.528%)  route 0.142ns (40.472%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.193ns
    Source Clock Delay      (SCD):    2.596ns
    Clock Pessimism Removal (CPR):    0.583ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.366     0.366 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.652     2.018    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     2.045 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         0.551     2.596    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X36Y68         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y68         FDRE (Prop_fdre_C_Q)         0.164     2.760 r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/Q
                         net (fo=7, routed)           0.142     2.902    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[6]
    SLICE_X39Y68         LUT6 (Prop_lut6_I1_O)        0.045     2.947 r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[10]_i_1/O
                         net (fo=1, routed)           0.000     2.947    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/plusOp[10]
    SLICE_X39Y68         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         0.817     3.193    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X39Y68         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[10]/C
                         clock pessimism             -0.583     2.610    
    SLICE_X39Y68         FDRE (Hold_fdre_C_D)         0.092     2.702    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.702    
                         arrival time                           2.947    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - lvds_clk_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.476%)  route 0.161ns (43.524%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.197ns
    Source Clock Delay      (SCD):    2.599ns
    Clock Pessimism Removal (CPR):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.366     0.366 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.652     2.018    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     2.045 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         0.554     2.599    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X36Y64         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y64         FDRE (Prop_fdre_C_Q)         0.164     2.763 r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[7]/Q
                         net (fo=5, routed)           0.161     2.924    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[7]
    SLICE_X36Y64         LUT3 (Prop_lut3_I2_O)        0.045     2.969 r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count[7]_i_1/O
                         net (fo=1, routed)           0.000     2.969    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp__0[7]
    SLICE_X36Y64         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         0.821     3.197    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X36Y64         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[7]/C
                         clock pessimism             -0.598     2.599    
    SLICE_X36Y64         FDRE (Hold_fdre_C_D)         0.121     2.720    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.720    
                         arrival time                           2.969    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_data_words_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_data_words_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - lvds_clk_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.474%)  route 0.155ns (45.526%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.197ns
    Source Clock Delay      (SCD):    2.599ns
    Clock Pessimism Removal (CPR):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.366     0.366 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.652     2.018    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     2.045 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         0.554     2.599    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X37Y64         FDRE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_data_words_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y64         FDRE (Prop_fdre_C_Q)         0.141     2.740 r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_data_words_reg[0][5]/Q
                         net (fo=1, routed)           0.155     2.895    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_data_words_reg[0]_0[5]
    SLICE_X37Y64         LUT3 (Prop_lut3_I0_O)        0.045     2.940 r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_data_words[0][5]_i_2/O
                         net (fo=2, routed)           0.000     2.940    main_design_i/noip_lvds_stream_0/U0/mux10_out[5]
    SLICE_X37Y64         FDRE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_data_words_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         0.821     3.197    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X37Y64         FDRE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_data_words_reg[0][5]/C
                         clock pessimism             -0.598     2.599    
    SLICE_X37Y64         FDRE (Hold_fdre_C_D)         0.091     2.690    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_data_words_reg[0][5]
  -------------------------------------------------------------------
                         required time                         -2.690    
                         arrival time                           2.940    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_data_words_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_data_words_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - lvds_clk_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.209ns (56.266%)  route 0.162ns (43.734%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.196ns
    Source Clock Delay      (SCD):    2.599ns
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.366     0.366 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.652     2.018    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     2.045 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         0.554     2.599    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X36Y65         FDRE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_data_words_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y65         FDRE (Prop_fdre_C_Q)         0.164     2.763 r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_data_words_reg[0][1]/Q
                         net (fo=1, routed)           0.162     2.925    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_data_words_reg[0]_0[1]
    SLICE_X36Y65         LUT3 (Prop_lut3_I0_O)        0.045     2.970 r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_data_words[0][1]_i_2/O
                         net (fo=2, routed)           0.000     2.970    main_design_i/noip_lvds_stream_0/U0/mux10_out[1]
    SLICE_X36Y65         FDRE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_data_words_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         0.820     3.196    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X36Y65         FDRE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_data_words_reg[0][1]/C
                         clock pessimism             -0.597     2.599    
    SLICE_X36Y65         FDRE (Hold_fdre_C_D)         0.120     2.719    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_data_words_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -2.719    
                         arrival time                           2.970    
  -------------------------------------------------------------------
                         slack                                  0.251    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         lvds_clk_0
Waveform(ns):       { 0.000 1.389 }
Period(ns):         2.778
Sources:            { lvds_clk_0_p[0] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         2.778       1.186      BUFGCTRL_X0Y0  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         2.778       1.778      SLICE_X38Y68   main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
Min Period        n/a     FDSE/C   n/a            1.000         2.778       1.778      SLICE_X38Y68   main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         2.778       1.778      SLICE_X41Y68   main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.778       1.778      SLICE_X43Y65   main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.778       1.778      SLICE_X43Y65   main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.778       1.778      SLICE_X38Y64   main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.778       1.778      SLICE_X42Y64   main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.778       1.778      SLICE_X41Y68   main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.778       1.778      SLICE_X42Y64   main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         1.389       0.889      SLICE_X38Y68   main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         1.389       0.889      SLICE_X38Y68   main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         1.389       0.889      SLICE_X38Y68   main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         1.389       0.889      SLICE_X38Y68   main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.389       0.889      SLICE_X41Y68   main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.389       0.889      SLICE_X41Y68   main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.389       0.889      SLICE_X43Y65   main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.389       0.889      SLICE_X43Y65   main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.389       0.889      SLICE_X43Y65   main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.389       0.889      SLICE_X43Y65   main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         1.389       0.889      SLICE_X38Y68   main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         1.389       0.889      SLICE_X38Y68   main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         1.389       0.889      SLICE_X38Y68   main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         1.389       0.889      SLICE_X38Y68   main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1.389       0.889      SLICE_X41Y68   main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.389       0.889      SLICE_X41Y68   main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1.389       0.889      SLICE_X43Y65   main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.389       0.889      SLICE_X43Y65   main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1.389       0.889      SLICE_X43Y65   main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.389       0.889      SLICE_X43Y65   main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  lvds_clk_1
  To Clock:  lvds_clk_1

Setup :          106  Failing Endpoints,  Worst Slack       -1.830ns,  Total Violation      -61.775ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.889ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.830ns  (required time - arrival time)
  Source:                 main_design_i/noip_lvds_stream_1/U0/i_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (lvds_clk_1 rise@2.778ns - lvds_clk_1 rise@0.000ns)
  Data Path Delay:        4.592ns  (logic 0.904ns (19.686%)  route 3.688ns (80.314%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.101ns = ( 6.879 - 2.778 ) 
    Source Clock Delay      (SCD):    4.496ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.876     0.876 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.160     3.036    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.086     3.122 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         1.374     4.496    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X40Y72         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y72         FDCE (Prop_fdce_C_Q)         0.379     4.875 f  main_design_i/noip_lvds_stream_1/U0/i_reg[3]/Q
                         net (fo=2, routed)           0.665     5.540    main_design_i/noip_lvds_stream_1/U0/i_reg_n_0_[3]
    SLICE_X43Y72         LUT5 (Prop_lut5_I0_O)        0.105     5.645 f  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[7]_i_8/O
                         net (fo=1, routed)           0.457     6.102    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[7]_i_8_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I5_O)        0.105     6.207 f  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[7]_i_4/O
                         net (fo=7, routed)           0.448     6.655    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[7]_i_4_n_0
    SLICE_X38Y72         LUT6 (Prop_lut6_I1_O)        0.105     6.760 r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[7]_i_3/O
                         net (fo=56, routed)          0.630     7.390    main_design_i/noip_lvds_stream_1/U0/lvds_word_ready
    SLICE_X37Y71         LUT5 (Prop_lut5_I2_O)        0.105     7.495 r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word[4]_i_3/O
                         net (fo=3, routed)           1.489     8.984    main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word[4]_i_3_n_0
    SLICE_X38Y70         LUT6 (Prop_lut6_I4_O)        0.105     9.089 r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word[2]_i_1/O
                         net (fo=1, routed)           0.000     9.089    main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word[2]_i_1_n_0
    SLICE_X38Y70         FDRE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      2.778     2.778 r  
    J18                                               0.000     2.778 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     2.778    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837     3.615 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961     5.575    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.078     5.653 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         1.226     6.879    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X38Y70         FDRE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word_reg[2]/C
                         clock pessimism              0.343     7.222    
                         clock uncertainty           -0.035     7.187    
    SLICE_X38Y70         FDRE (Setup_fdre_C_D)        0.072     7.259    main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word_reg[2]
  -------------------------------------------------------------------
                         required time                          7.259    
                         arrival time                          -9.089    
  -------------------------------------------------------------------
                         slack                                 -1.830    

Slack (VIOLATED) :        -1.825ns  (required time - arrival time)
  Source:                 main_design_i/noip_lvds_stream_1/U0/i_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (lvds_clk_1 rise@2.778ns - lvds_clk_1 rise@0.000ns)
  Data Path Delay:        4.586ns  (logic 0.904ns (19.714%)  route 3.682ns (80.286%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.099ns = ( 6.877 - 2.778 ) 
    Source Clock Delay      (SCD):    4.496ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.876     0.876 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.160     3.036    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.086     3.122 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         1.374     4.496    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X40Y72         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y72         FDCE (Prop_fdce_C_Q)         0.379     4.875 f  main_design_i/noip_lvds_stream_1/U0/i_reg[3]/Q
                         net (fo=2, routed)           0.665     5.540    main_design_i/noip_lvds_stream_1/U0/i_reg_n_0_[3]
    SLICE_X43Y72         LUT5 (Prop_lut5_I0_O)        0.105     5.645 f  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[7]_i_8/O
                         net (fo=1, routed)           0.457     6.102    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[7]_i_8_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I5_O)        0.105     6.207 f  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[7]_i_4/O
                         net (fo=7, routed)           0.448     6.655    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[7]_i_4_n_0
    SLICE_X38Y72         LUT6 (Prop_lut6_I1_O)        0.105     6.760 r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[7]_i_3/O
                         net (fo=56, routed)          0.630     7.390    main_design_i/noip_lvds_stream_1/U0/lvds_word_ready
    SLICE_X37Y71         LUT5 (Prop_lut5_I2_O)        0.105     7.495 r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word[4]_i_3/O
                         net (fo=3, routed)           1.482     8.977    main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word[4]_i_3_n_0
    SLICE_X38Y72         LUT6 (Prop_lut6_I4_O)        0.105     9.082 r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word[1]_i_1/O
                         net (fo=1, routed)           0.000     9.082    main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word[1]_i_1_n_0
    SLICE_X38Y72         FDRE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      2.778     2.778 r  
    J18                                               0.000     2.778 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     2.778    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837     3.615 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961     5.575    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.078     5.653 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         1.224     6.877    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X38Y72         FDRE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word_reg[1]/C
                         clock pessimism              0.343     7.220    
                         clock uncertainty           -0.035     7.185    
    SLICE_X38Y72         FDRE (Setup_fdre_C_D)        0.072     7.257    main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word_reg[1]
  -------------------------------------------------------------------
                         required time                          7.257    
                         arrival time                          -9.082    
  -------------------------------------------------------------------
                         slack                                 -1.825    

Slack (VIOLATED) :        -1.816ns  (required time - arrival time)
  Source:                 main_design_i/noip_lvds_stream_1/U0/bitslip_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (lvds_clk_1 rise@2.778ns - lvds_clk_1 rise@0.000ns)
  Data Path Delay:        4.571ns  (logic 1.434ns (31.373%)  route 3.137ns (68.627%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.101ns = ( 6.879 - 2.778 ) 
    Source Clock Delay      (SCD):    4.495ns
    Clock Pessimism Removal (CPR):    0.374ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.876     0.876 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.160     3.036    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.086     3.122 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         1.373     4.495    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X36Y73         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/bitslip_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y73         FDCE (Prop_fdce_C_Q)         0.433     4.928 f  main_design_i/noip_lvds_stream_1/U0/bitslip_reg[3]/Q
                         net (fo=15, routed)          0.518     5.447    main_design_i/noip_lvds_stream_1/U0/bitslip__0[3]
    SLICE_X36Y72         LUT2 (Prop_lut2_I0_O)        0.105     5.552 r  main_design_i/noip_lvds_stream_1/U0/i__carry_i_3/O
                         net (fo=1, routed)           0.000     5.552    main_design_i/noip_lvds_stream_1/U0/i__carry_i_3_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.409     5.961 r  main_design_i/noip_lvds_stream_1/U0/temp_sync_word3_inferred__0/i__carry/CO[1]
                         net (fo=11, routed)          0.598     6.559    main_design_i/noip_lvds_stream_1/U0/temp_sync_word33_in
    SLICE_X36Y71         LUT5 (Prop_lut5_I0_O)        0.277     6.836 r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word[3]_i_4/O
                         net (fo=1, routed)           0.778     7.614    main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word[3]_i_4_n_0
    SLICE_X39Y71         LUT6 (Prop_lut6_I0_O)        0.105     7.719 r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word[3]_i_3/O
                         net (fo=1, routed)           1.243     8.961    main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word[3]_i_3_n_0
    SLICE_X39Y70         LUT6 (Prop_lut6_I4_O)        0.105     9.066 r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word[3]_i_1/O
                         net (fo=1, routed)           0.000     9.066    main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word[3]_i_1_n_0
    SLICE_X39Y70         FDRE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      2.778     2.778 r  
    J18                                               0.000     2.778 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     2.778    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837     3.615 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961     5.575    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.078     5.653 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         1.226     6.879    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X39Y70         FDRE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word_reg[3]/C
                         clock pessimism              0.374     7.253    
                         clock uncertainty           -0.035     7.218    
    SLICE_X39Y70         FDRE (Setup_fdre_C_D)        0.032     7.250    main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word_reg[3]
  -------------------------------------------------------------------
                         required time                          7.250    
                         arrival time                          -9.066    
  -------------------------------------------------------------------
                         slack                                 -1.816    

Slack (VIOLATED) :        -1.736ns  (required time - arrival time)
  Source:                 main_design_i/noip_lvds_stream_1/U0/i_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (lvds_clk_1 rise@2.778ns - lvds_clk_1 rise@0.000ns)
  Data Path Delay:        4.460ns  (logic 0.904ns (20.270%)  route 3.556ns (79.730%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.102ns = ( 6.880 - 2.778 ) 
    Source Clock Delay      (SCD):    4.496ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.876     0.876 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.160     3.036    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.086     3.122 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         1.374     4.496    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X40Y72         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y72         FDCE (Prop_fdce_C_Q)         0.379     4.875 f  main_design_i/noip_lvds_stream_1/U0/i_reg[3]/Q
                         net (fo=2, routed)           0.665     5.540    main_design_i/noip_lvds_stream_1/U0/i_reg_n_0_[3]
    SLICE_X43Y72         LUT5 (Prop_lut5_I0_O)        0.105     5.645 f  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[7]_i_8/O
                         net (fo=1, routed)           0.457     6.102    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[7]_i_8_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I5_O)        0.105     6.207 f  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[7]_i_4/O
                         net (fo=7, routed)           0.438     6.645    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[7]_i_4_n_0
    SLICE_X41Y72         LUT4 (Prop_lut4_I0_O)        0.105     6.750 f  main_design_i/noip_lvds_stream_1/U0/i[0]_i_2/O
                         net (fo=7, routed)           0.735     7.485    main_design_i/noip_lvds_stream_1/U0/i[0]_i_2_n_0
    SLICE_X37Y69         LUT6 (Prop_lut6_I4_O)        0.105     7.590 r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word[5]_i_3/O
                         net (fo=1, routed)           1.261     8.851    main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word[5]_i_3_n_0
    SLICE_X37Y69         LUT5 (Prop_lut5_I3_O)        0.105     8.956 r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word[5]_i_1/O
                         net (fo=1, routed)           0.000     8.956    main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word[5]_i_1_n_0
    SLICE_X37Y69         FDRE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      2.778     2.778 r  
    J18                                               0.000     2.778 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     2.778    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837     3.615 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961     5.575    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.078     5.653 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         1.227     6.880    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X37Y69         FDRE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word_reg[5]/C
                         clock pessimism              0.343     7.223    
                         clock uncertainty           -0.035     7.188    
    SLICE_X37Y69         FDRE (Setup_fdre_C_D)        0.032     7.220    main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word_reg[5]
  -------------------------------------------------------------------
                         required time                          7.220    
                         arrival time                          -8.956    
  -------------------------------------------------------------------
                         slack                                 -1.736    

Slack (VIOLATED) :        -1.689ns  (required time - arrival time)
  Source:                 main_design_i/noip_lvds_stream_1/U0/i_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (lvds_clk_1 rise@2.778ns - lvds_clk_1 rise@0.000ns)
  Data Path Delay:        4.452ns  (logic 0.904ns (20.306%)  route 3.548ns (79.694%))
  Logic Levels:           5  (LUT5=3 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.099ns = ( 6.877 - 2.778 ) 
    Source Clock Delay      (SCD):    4.496ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.876     0.876 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.160     3.036    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.086     3.122 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         1.374     4.496    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X40Y72         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y72         FDCE (Prop_fdce_C_Q)         0.379     4.875 f  main_design_i/noip_lvds_stream_1/U0/i_reg[3]/Q
                         net (fo=2, routed)           0.665     5.540    main_design_i/noip_lvds_stream_1/U0/i_reg_n_0_[3]
    SLICE_X43Y72         LUT5 (Prop_lut5_I0_O)        0.105     5.645 f  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[7]_i_8/O
                         net (fo=1, routed)           0.457     6.102    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[7]_i_8_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I5_O)        0.105     6.207 f  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[7]_i_4/O
                         net (fo=7, routed)           0.448     6.655    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[7]_i_4_n_0
    SLICE_X38Y72         LUT6 (Prop_lut6_I1_O)        0.105     6.760 r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[7]_i_3/O
                         net (fo=56, routed)          0.630     7.390    main_design_i/noip_lvds_stream_1/U0/lvds_word_ready
    SLICE_X37Y71         LUT5 (Prop_lut5_I2_O)        0.105     7.495 r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word[4]_i_3/O
                         net (fo=3, routed)           1.348     8.843    main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word[4]_i_3_n_0
    SLICE_X38Y72         LUT5 (Prop_lut5_I3_O)        0.105     8.948 r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word[4]_i_1/O
                         net (fo=1, routed)           0.000     8.948    main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word[4]_i_1_n_0
    SLICE_X38Y72         FDRE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      2.778     2.778 r  
    J18                                               0.000     2.778 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     2.778    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837     3.615 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961     5.575    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.078     5.653 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         1.224     6.877    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X38Y72         FDRE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word_reg[4]/C
                         clock pessimism              0.343     7.220    
                         clock uncertainty           -0.035     7.185    
    SLICE_X38Y72         FDRE (Setup_fdre_C_D)        0.074     7.259    main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word_reg[4]
  -------------------------------------------------------------------
                         required time                          7.259    
                         arrival time                          -8.948    
  -------------------------------------------------------------------
                         slack                                 -1.689    

Slack (VIOLATED) :        -1.678ns  (required time - arrival time)
  Source:                 main_design_i/noip_lvds_stream_1/U0/i_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_data_words_reg[0][5]/CE
                            (rising edge-triggered cell FDRE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (lvds_clk_1 rise@2.778ns - lvds_clk_1 rise@0.000ns)
  Data Path Delay:        4.201ns  (logic 0.799ns (19.020%)  route 3.402ns (80.980%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.101ns = ( 6.879 - 2.778 ) 
    Source Clock Delay      (SCD):    4.496ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.876     0.876 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.160     3.036    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.086     3.122 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         1.374     4.496    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X40Y72         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y72         FDCE (Prop_fdce_C_Q)         0.379     4.875 f  main_design_i/noip_lvds_stream_1/U0/i_reg[3]/Q
                         net (fo=2, routed)           0.665     5.540    main_design_i/noip_lvds_stream_1/U0/i_reg_n_0_[3]
    SLICE_X43Y72         LUT5 (Prop_lut5_I0_O)        0.105     5.645 f  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[7]_i_8/O
                         net (fo=1, routed)           0.457     6.102    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[7]_i_8_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I5_O)        0.105     6.207 f  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[7]_i_4/O
                         net (fo=7, routed)           0.438     6.645    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[7]_i_4_n_0
    SLICE_X41Y72         LUT4 (Prop_lut4_I0_O)        0.105     6.750 f  main_design_i/noip_lvds_stream_1/U0/i[0]_i_2/O
                         net (fo=7, routed)           0.425     7.175    main_design_i/noip_lvds_stream_1/U0/i[0]_i_2_n_0
    SLICE_X36Y71         LUT4 (Prop_lut4_I1_O)        0.105     7.280 r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_data_words[0][5]_i_1/O
                         net (fo=1, routed)           1.418     8.697    main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_data_words[0][5]_i_1_n_0
    SLICE_X37Y70         FDRE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_data_words_reg[0][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      2.778     2.778 r  
    J18                                               0.000     2.778 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     2.778    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837     3.615 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961     5.575    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.078     5.653 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         1.226     6.879    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X37Y70         FDRE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_data_words_reg[0][5]/C
                         clock pessimism              0.343     7.222    
                         clock uncertainty           -0.035     7.187    
    SLICE_X37Y70         FDRE (Setup_fdre_C_CE)      -0.168     7.019    main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_data_words_reg[0][5]
  -------------------------------------------------------------------
                         required time                          7.019    
                         arrival time                          -8.697    
  -------------------------------------------------------------------
                         slack                                 -1.678    

Slack (VIOLATED) :        -1.655ns  (required time - arrival time)
  Source:                 main_design_i/noip_lvds_stream_1/U0/i_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_data_words_reg[0][4]/CE
                            (rising edge-triggered cell FDRE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (lvds_clk_1 rise@2.778ns - lvds_clk_1 rise@0.000ns)
  Data Path Delay:        4.171ns  (logic 0.904ns (21.672%)  route 3.267ns (78.328%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.095ns = ( 6.873 - 2.778 ) 
    Source Clock Delay      (SCD):    4.496ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.876     0.876 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.160     3.036    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.086     3.122 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         1.374     4.496    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X40Y72         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y72         FDCE (Prop_fdce_C_Q)         0.379     4.875 f  main_design_i/noip_lvds_stream_1/U0/i_reg[3]/Q
                         net (fo=2, routed)           0.665     5.540    main_design_i/noip_lvds_stream_1/U0/i_reg_n_0_[3]
    SLICE_X43Y72         LUT5 (Prop_lut5_I0_O)        0.105     5.645 f  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[7]_i_8/O
                         net (fo=1, routed)           0.457     6.102    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[7]_i_8_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I5_O)        0.105     6.207 f  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[7]_i_4/O
                         net (fo=7, routed)           0.438     6.645    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[7]_i_4_n_0
    SLICE_X41Y72         LUT4 (Prop_lut4_I0_O)        0.105     6.750 f  main_design_i/noip_lvds_stream_1/U0/i[0]_i_2/O
                         net (fo=7, routed)           0.264     7.014    main_design_i/noip_lvds_stream_1/U0/i[0]_i_2_n_0
    SLICE_X45Y72         LUT3 (Prop_lut3_I2_O)        0.105     7.119 f  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[4]_i_2/O
                         net (fo=4, routed)           0.136     7.255    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[4]_i_2_n_0
    SLICE_X45Y72         LUT2 (Prop_lut2_I1_O)        0.105     7.360 r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_data_words[0][4]_i_1/O
                         net (fo=1, routed)           1.308     8.668    main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_data_words[0][4]_i_1_n_0
    SLICE_X44Y73         FDRE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_data_words_reg[0][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      2.778     2.778 r  
    J18                                               0.000     2.778 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     2.778    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837     3.615 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961     5.575    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.078     5.653 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         1.220     6.873    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X44Y73         FDRE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_data_words_reg[0][4]/C
                         clock pessimism              0.343     7.216    
                         clock uncertainty           -0.035     7.181    
    SLICE_X44Y73         FDRE (Setup_fdre_C_CE)      -0.168     7.013    main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_data_words_reg[0][4]
  -------------------------------------------------------------------
                         required time                          7.013    
                         arrival time                          -8.668    
  -------------------------------------------------------------------
                         slack                                 -1.655    

Slack (VIOLATED) :        -1.592ns  (required time - arrival time)
  Source:                 main_design_i/noip_lvds_stream_1/U0/i_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_data_words_reg[0][7]/CE
                            (rising edge-triggered cell FDRE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (lvds_clk_1 rise@2.778ns - lvds_clk_1 rise@0.000ns)
  Data Path Delay:        4.142ns  (logic 0.799ns (19.289%)  route 3.343ns (80.711%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.098ns = ( 6.876 - 2.778 ) 
    Source Clock Delay      (SCD):    4.496ns
    Clock Pessimism Removal (CPR):    0.374ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.876     0.876 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.160     3.036    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.086     3.122 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         1.374     4.496    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X40Y72         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y72         FDCE (Prop_fdce_C_Q)         0.379     4.875 f  main_design_i/noip_lvds_stream_1/U0/i_reg[3]/Q
                         net (fo=2, routed)           0.665     5.540    main_design_i/noip_lvds_stream_1/U0/i_reg_n_0_[3]
    SLICE_X43Y72         LUT5 (Prop_lut5_I0_O)        0.105     5.645 f  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[7]_i_8/O
                         net (fo=1, routed)           0.457     6.102    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[7]_i_8_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I5_O)        0.105     6.207 f  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[7]_i_4/O
                         net (fo=7, routed)           0.448     6.655    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[7]_i_4_n_0
    SLICE_X38Y72         LUT6 (Prop_lut6_I1_O)        0.105     6.760 r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[7]_i_3/O
                         net (fo=56, routed)          0.470     7.229    main_design_i/noip_lvds_stream_1/U0/lvds_word_ready
    SLICE_X43Y73         LUT2 (Prop_lut2_I1_O)        0.105     7.334 r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word[7]_i_1/O
                         net (fo=2, routed)           1.305     8.639    main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word[7]_i_1_n_0
    SLICE_X43Y72         FDRE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_data_words_reg[0][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      2.778     2.778 r  
    J18                                               0.000     2.778 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     2.778    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837     3.615 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961     5.575    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.078     5.653 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         1.223     6.876    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X43Y72         FDRE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_data_words_reg[0][7]/C
                         clock pessimism              0.374     7.250    
                         clock uncertainty           -0.035     7.215    
    SLICE_X43Y72         FDRE (Setup_fdre_C_CE)      -0.168     7.047    main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_data_words_reg[0][7]
  -------------------------------------------------------------------
                         required time                          7.047    
                         arrival time                          -8.639    
  -------------------------------------------------------------------
                         slack                                 -1.592    

Slack (VIOLATED) :        -1.592ns  (required time - arrival time)
  Source:                 main_design_i/noip_lvds_stream_1/U0/i_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (lvds_clk_1 rise@2.778ns - lvds_clk_1 rise@0.000ns)
  Data Path Delay:        4.142ns  (logic 0.799ns (19.289%)  route 3.343ns (80.711%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.098ns = ( 6.876 - 2.778 ) 
    Source Clock Delay      (SCD):    4.496ns
    Clock Pessimism Removal (CPR):    0.374ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.876     0.876 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.160     3.036    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.086     3.122 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         1.374     4.496    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X40Y72         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y72         FDCE (Prop_fdce_C_Q)         0.379     4.875 f  main_design_i/noip_lvds_stream_1/U0/i_reg[3]/Q
                         net (fo=2, routed)           0.665     5.540    main_design_i/noip_lvds_stream_1/U0/i_reg_n_0_[3]
    SLICE_X43Y72         LUT5 (Prop_lut5_I0_O)        0.105     5.645 f  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[7]_i_8/O
                         net (fo=1, routed)           0.457     6.102    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[7]_i_8_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I5_O)        0.105     6.207 f  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[7]_i_4/O
                         net (fo=7, routed)           0.448     6.655    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[7]_i_4_n_0
    SLICE_X38Y72         LUT6 (Prop_lut6_I1_O)        0.105     6.760 r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[7]_i_3/O
                         net (fo=56, routed)          0.470     7.229    main_design_i/noip_lvds_stream_1/U0/lvds_word_ready
    SLICE_X43Y73         LUT2 (Prop_lut2_I1_O)        0.105     7.334 r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word[7]_i_1/O
                         net (fo=2, routed)           1.305     8.639    main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word[7]_i_1_n_0
    SLICE_X43Y72         FDRE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      2.778     2.778 r  
    J18                                               0.000     2.778 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     2.778    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837     3.615 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961     5.575    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.078     5.653 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         1.223     6.876    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X43Y72         FDRE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word_reg[7]/C
                         clock pessimism              0.374     7.250    
                         clock uncertainty           -0.035     7.215    
    SLICE_X43Y72         FDRE (Setup_fdre_C_CE)      -0.168     7.047    main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word_reg[7]
  -------------------------------------------------------------------
                         required time                          7.047    
                         arrival time                          -8.639    
  -------------------------------------------------------------------
                         slack                                 -1.592    

Slack (VIOLATED) :        -1.522ns  (required time - arrival time)
  Source:                 main_design_i/noip_lvds_stream_1/U0/i_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (lvds_clk_1 rise@2.778ns - lvds_clk_1 rise@0.000ns)
  Data Path Delay:        4.274ns  (logic 0.904ns (21.154%)  route 3.370ns (78.846%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.098ns = ( 6.876 - 2.778 ) 
    Source Clock Delay      (SCD):    4.496ns
    Clock Pessimism Removal (CPR):    0.374ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.876     0.876 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.160     3.036    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.086     3.122 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         1.374     4.496    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X40Y72         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y72         FDCE (Prop_fdce_C_Q)         0.379     4.875 f  main_design_i/noip_lvds_stream_1/U0/i_reg[3]/Q
                         net (fo=2, routed)           0.665     5.540    main_design_i/noip_lvds_stream_1/U0/i_reg_n_0_[3]
    SLICE_X43Y72         LUT5 (Prop_lut5_I0_O)        0.105     5.645 f  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[7]_i_8/O
                         net (fo=1, routed)           0.457     6.102    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[7]_i_8_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I5_O)        0.105     6.207 f  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[7]_i_4/O
                         net (fo=7, routed)           0.438     6.645    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word[7]_i_4_n_0
    SLICE_X41Y72         LUT4 (Prop_lut4_I0_O)        0.105     6.750 f  main_design_i/noip_lvds_stream_1/U0/i[0]_i_2/O
                         net (fo=7, routed)           0.533     7.283    main_design_i/noip_lvds_stream_1/U0/i[0]_i_2_n_0
    SLICE_X38Y70         LUT6 (Prop_lut6_I3_O)        0.105     7.388 r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word[6]_i_3/O
                         net (fo=1, routed)           1.277     8.665    main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word[6]_i_3_n_0
    SLICE_X41Y71         LUT6 (Prop_lut6_I5_O)        0.105     8.770 r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word[6]_i_1/O
                         net (fo=1, routed)           0.000     8.770    main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word[6]_i_1_n_0
    SLICE_X41Y71         FDRE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      2.778     2.778 r  
    J18                                               0.000     2.778 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     2.778    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837     3.615 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961     5.575    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.078     5.653 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         1.223     6.876    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X41Y71         FDRE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word_reg[6]/C
                         clock pessimism              0.374     7.250    
                         clock uncertainty           -0.035     7.215    
    SLICE_X41Y71         FDRE (Setup_fdre_C_D)        0.033     7.248    main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word_reg[6]
  -------------------------------------------------------------------
                         required time                          7.248    
                         arrival time                          -8.770    
  -------------------------------------------------------------------
                         slack                                 -1.522    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_1 rise@0.000ns - lvds_clk_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.681%)  route 0.132ns (48.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.156ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.842     1.214    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.027     1.241 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         0.546     1.787    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X47Y71         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y71         FDRE (Prop_fdre_C_Q)         0.141     1.928 r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]/Q
                         net (fo=5, routed)           0.132     2.060    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[8]
    SLICE_X45Y71         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.314    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.344 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         0.812     2.156    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X45Y71         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/C
                         clock pessimism             -0.355     1.801    
    SLICE_X45Y71         FDRE (Hold_fdre_C_D)         0.070     1.871    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.871    
                         arrival time                           2.060    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_1 rise@0.000ns - lvds_clk_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.212ns (66.670%)  route 0.106ns (33.330%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.152ns
    Source Clock Delay      (SCD):    1.784ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.842     1.214    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.027     1.241 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         0.543     1.784    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X42Y74         FDPE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y74         FDPE (Prop_fdpe_C_Q)         0.164     1.948 r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[0]/Q
                         net (fo=3, routed)           0.106     2.054    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg_n_0_[0]
    SLICE_X43Y74         LUT2 (Prop_lut2_I0_O)        0.048     2.102 r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[1]_i_1/O
                         net (fo=1, routed)           0.000     2.102    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[1]_i_1_n_0
    SLICE_X43Y74         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.314    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.344 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         0.808     2.152    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X43Y74         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[1]/C
                         clock pessimism             -0.355     1.797    
    SLICE_X43Y74         FDCE (Hold_fdce_C_D)         0.107     1.904    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.102    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_1 rise@0.000ns - lvds_clk_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (59.075%)  route 0.129ns (40.925%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.156ns
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.842     1.214    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.027     1.241 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         0.547     1.788    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X41Y70         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDRE (Prop_fdre_C_Q)         0.141     1.929 r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/Q
                         net (fo=5, routed)           0.129     2.058    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[4]
    SLICE_X43Y71         LUT6 (Prop_lut6_I4_O)        0.045     2.103 r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count[5]_i_1/O
                         net (fo=1, routed)           0.000     2.103    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp__0[5]
    SLICE_X43Y71         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.314    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.344 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         0.812     2.156    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X43Y71         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]/C
                         clock pessimism             -0.355     1.801    
    SLICE_X43Y71         FDRE (Hold_fdre_C_D)         0.092     1.893    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.103    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_1 rise@0.000ns - lvds_clk_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.208%)  route 0.178ns (55.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.156ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.842     1.214    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.027     1.241 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         0.546     1.787    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X44Y72         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y72         FDRE (Prop_fdre_C_Q)         0.141     1.928 r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[6]/Q
                         net (fo=6, routed)           0.178     2.106    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[6]
    SLICE_X44Y71         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.314    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.344 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         0.812     2.156    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X44Y71         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]/C
                         clock pessimism             -0.355     1.801    
    SLICE_X44Y71         FDRE (Hold_fdre_C_D)         0.076     1.877    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           2.106    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_1 rise@0.000ns - lvds_clk_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.017%)  route 0.179ns (55.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.155ns
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.842     1.214    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.027     1.241 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         0.547     1.788    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X47Y70         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y70         FDRE (Prop_fdre_C_Q)         0.141     1.929 r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[9]/Q
                         net (fo=3, routed)           0.179     2.108    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[9]
    SLICE_X44Y72         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.314    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.344 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         0.811     2.155    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X44Y72         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[9]/C
                         clock pessimism             -0.355     1.800    
    SLICE_X44Y72         FDRE (Hold_fdre_C_D)         0.070     1.870    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.870    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_1 rise@0.000ns - lvds_clk_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.355%)  route 0.150ns (44.645%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.157ns
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.842     1.214    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.027     1.241 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         0.547     1.788    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X47Y70         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y70         FDRE (Prop_fdre_C_Q)         0.141     1.929 r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[7]/Q
                         net (fo=5, routed)           0.150     2.079    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[7]
    SLICE_X47Y70         LUT5 (Prop_lut5_I0_O)        0.045     2.124 r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count[9]_i_1/O
                         net (fo=1, routed)           0.000     2.124    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp__0[9]
    SLICE_X47Y70         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.314    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.344 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         0.813     2.157    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X47Y70         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[9]/C
                         clock pessimism             -0.369     1.788    
    SLICE_X47Y70         FDRE (Hold_fdre_C_D)         0.092     1.880    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           2.124    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_1 rise@0.000ns - lvds_clk_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.209ns (56.673%)  route 0.160ns (43.327%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.158ns
    Source Clock Delay      (SCD):    1.789ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.842     1.214    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.027     1.241 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         0.548     1.789    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X38Y69         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDRE (Prop_fdre_C_Q)         0.164     1.953 r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/Q
                         net (fo=8, routed)           0.160     2.112    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[1]
    SLICE_X38Y69         LUT2 (Prop_lut2_I1_O)        0.045     2.157 r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[1]_i_1/O
                         net (fo=1, routed)           0.000     2.157    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/plusOp[1]
    SLICE_X38Y69         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.314    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.344 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         0.814     2.158    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X38Y69         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.369     1.789    
    SLICE_X38Y69         FDRE (Hold_fdre_C_D)         0.121     1.910    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           2.157    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_data_words_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_data_words_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_1 rise@0.000ns - lvds_clk_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.474%)  route 0.155ns (45.526%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.157ns
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.842     1.214    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.027     1.241 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         0.547     1.788    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X37Y70         FDRE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_data_words_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y70         FDRE (Prop_fdre_C_Q)         0.141     1.929 r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_data_words_reg[0][5]/Q
                         net (fo=1, routed)           0.155     2.084    main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_data_words_reg[0]_0[5]
    SLICE_X37Y70         LUT3 (Prop_lut3_I0_O)        0.045     2.129 r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_data_words[0][5]_i_2/O
                         net (fo=2, routed)           0.000     2.129    main_design_i/noip_lvds_stream_1/U0/mux10_out[5]
    SLICE_X37Y70         FDRE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_data_words_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.314    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.344 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         0.813     2.157    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X37Y70         FDRE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_data_words_reg[0][5]/C
                         clock pessimism             -0.369     1.788    
    SLICE_X37Y70         FDRE (Hold_fdre_C_D)         0.091     1.879    main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_data_words_reg[0][5]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           2.129    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_1 rise@0.000ns - lvds_clk_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.209ns (58.868%)  route 0.146ns (41.132%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.152ns
    Source Clock Delay      (SCD):    1.784ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.842     1.214    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.027     1.241 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         0.543     1.784    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X42Y74         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y74         FDCE (Prop_fdce_C_Q)         0.164     1.948 r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[4]/Q
                         net (fo=2, routed)           0.146     2.094    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg_n_0_[4]
    SLICE_X43Y74         LUT2 (Prop_lut2_I0_O)        0.045     2.139 r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[5]_i_1/O
                         net (fo=1, routed)           0.000     2.139    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[5]_i_1_n_0
    SLICE_X43Y74         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.314    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.344 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         0.808     2.152    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X43Y74         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[5]/C
                         clock pessimism             -0.355     1.797    
    SLICE_X43Y74         FDCE (Hold_fdce_C_D)         0.091     1.888    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.888    
                         arrival time                           2.139    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_1 rise@0.000ns - lvds_clk_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.243%)  route 0.163ns (46.757%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.158ns
    Source Clock Delay      (SCD):    1.789ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.842     1.214    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.027     1.241 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         0.548     1.789    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X45Y69         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y69         FDRE (Prop_fdre_C_Q)         0.141     1.930 r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/Q
                         net (fo=7, routed)           0.163     2.093    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[2]
    SLICE_X45Y69         LUT3 (Prop_lut3_I2_O)        0.045     2.138 r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[2]_i_1/O
                         net (fo=1, routed)           0.000     2.138    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/plusOp[2]
    SLICE_X45Y69         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.314    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.344 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         0.814     2.158    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X45Y69         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.369     1.789    
    SLICE_X45Y69         FDRE (Hold_fdre_C_D)         0.092     1.881    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           2.138    
  -------------------------------------------------------------------
                         slack                                  0.257    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         lvds_clk_1
Waveform(ns):       { 0.000 1.389 }
Period(ns):         2.778
Sources:            { lvds_clk_1_p[0] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         2.778       1.186      BUFGCTRL_X0Y18  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         2.778       1.778      SLICE_X47Y72    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
Min Period        n/a     FDSE/C   n/a            1.000         2.778       1.778      SLICE_X47Y72    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         2.778       1.778      SLICE_X44Y70    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.778       1.778      SLICE_X45Y71    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.778       1.778      SLICE_X46Y71    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.778       1.778      SLICE_X46Y71    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.778       1.778      SLICE_X46Y70    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.778       1.778      SLICE_X44Y70    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.778       1.778      SLICE_X44Y70    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         1.389       0.889      SLICE_X47Y72    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         1.389       0.889      SLICE_X47Y72    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         1.389       0.889      SLICE_X47Y72    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         1.389       0.889      SLICE_X47Y72    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.389       0.889      SLICE_X44Y70    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.389       0.889      SLICE_X44Y70    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.389       0.889      SLICE_X45Y71    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.389       0.889      SLICE_X45Y71    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.389       0.889      SLICE_X46Y71    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.389       0.889      SLICE_X46Y71    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         1.389       0.889      SLICE_X47Y72    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         1.389       0.889      SLICE_X47Y72    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         1.389       0.889      SLICE_X47Y72    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         1.389       0.889      SLICE_X47Y72    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1.389       0.889      SLICE_X44Y70    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.389       0.889      SLICE_X44Y70    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1.389       0.889      SLICE_X45Y71    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.389       0.889      SLICE_X45Y71    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1.389       0.889      SLICE_X46Y71    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.389       0.889      SLICE_X46Y71    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  lvds_clk_0

Setup :           62  Failing Endpoints,  Worst Slack       -3.796ns,  Total Violation     -201.557ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.258ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.796ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (lvds_clk_0 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        6.291ns  (logic 0.694ns (11.031%)  route 5.597ns (88.969%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        2.613ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.066ns = ( 55.070 - 50.004 ) 
    Source Clock Delay      (SCD):    2.453ns = ( 52.453 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.374    52.453    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y72         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.379    52.832 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=97, routed)          1.827    54.659    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X40Y69         LUT5 (Prop_lut5_I3_O)        0.105    54.764 r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[3]_i_4/O
                         net (fo=1, routed)           1.589    56.353    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[3]_i_4_n_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I0_O)        0.105    56.458 r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[3]_i_3/O
                         net (fo=1, routed)           2.182    58.639    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[3]_i_3_n_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I4_O)        0.105    58.744 r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[3]_i_1/O
                         net (fo=1, routed)           0.000    58.744    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[3]_i_1_n_0
    SLICE_X40Y68         FDRE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                     50.004    50.004 r  
    B19                                               0.000    50.004 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830    50.834 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928    53.763    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078    53.841 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         1.229    55.070    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X40Y68         FDRE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[3]/C
                         clock pessimism              0.000    55.070    
                         clock uncertainty           -0.154    54.916    
    SLICE_X40Y68         FDRE (Setup_fdre_C_D)        0.033    54.949    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[3]
  -------------------------------------------------------------------
                         required time                         54.949    
                         arrival time                         -58.744    
  -------------------------------------------------------------------
                         slack                                 -3.796    

Slack (VIOLATED) :        -3.544ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/S
                            (rising edge-triggered cell FDSE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (lvds_clk_0 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        5.584ns  (logic 0.484ns (8.667%)  route 5.100ns (91.333%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.614ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.067ns = ( 55.071 - 50.004 ) 
    Source Clock Delay      (SCD):    2.453ns = ( 52.453 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.374    52.453    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y72         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.379    52.832 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=97, routed)          2.529    55.361    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X38Y68         LUT1 (Prop_lut1_I0_O)        0.105    55.466 r  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         2.571    58.037    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/srst
    SLICE_X38Y68         FDSE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                     50.004    50.004 r  
    B19                                               0.000    50.004 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830    50.834 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928    53.763    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078    53.841 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         1.230    55.071    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X38Y68         FDSE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.000    55.071    
                         clock uncertainty           -0.154    54.917    
    SLICE_X38Y68         FDSE (Setup_fdse_C_S)       -0.423    54.494    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         54.494    
                         arrival time                         -58.037    
  -------------------------------------------------------------------
                         slack                                 -3.544    

Slack (VIOLATED) :        -3.544ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/S
                            (rising edge-triggered cell FDSE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (lvds_clk_0 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        5.584ns  (logic 0.484ns (8.667%)  route 5.100ns (91.333%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.614ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.067ns = ( 55.071 - 50.004 ) 
    Source Clock Delay      (SCD):    2.453ns = ( 52.453 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.374    52.453    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y72         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.379    52.832 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=97, routed)          2.529    55.361    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X38Y68         LUT1 (Prop_lut1_I0_O)        0.105    55.466 r  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         2.571    58.037    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/srst
    SLICE_X38Y68         FDSE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                     50.004    50.004 r  
    B19                                               0.000    50.004 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830    50.834 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928    53.763    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078    53.841 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         1.230    55.071    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X38Y68         FDSE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism              0.000    55.071    
                         clock uncertainty           -0.154    54.917    
    SLICE_X38Y68         FDSE (Setup_fdse_C_S)       -0.423    54.494    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         54.494    
                         arrival time                         -58.037    
  -------------------------------------------------------------------
                         slack                                 -3.544    

Slack (VIOLATED) :        -3.537ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (lvds_clk_0 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        5.577ns  (logic 0.484ns (8.678%)  route 5.093ns (91.322%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.614ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.067ns = ( 55.071 - 50.004 ) 
    Source Clock Delay      (SCD):    2.453ns = ( 52.453 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.374    52.453    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y72         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.379    52.832 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=97, routed)          2.529    55.361    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X38Y68         LUT1 (Prop_lut1_I0_O)        0.105    55.466 r  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         2.564    58.030    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/srst
    SLICE_X42Y67         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                     50.004    50.004 r  
    B19                                               0.000    50.004 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830    50.834 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928    53.763    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078    53.841 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         1.230    55.071    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X42Y67         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.000    55.071    
                         clock uncertainty           -0.154    54.917    
    SLICE_X42Y67         FDRE (Setup_fdre_C_R)       -0.423    54.494    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         54.494    
                         arrival time                         -58.030    
  -------------------------------------------------------------------
                         slack                                 -3.537    

Slack (VIOLATED) :        -3.537ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (lvds_clk_0 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        5.577ns  (logic 0.484ns (8.678%)  route 5.093ns (91.322%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.614ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.067ns = ( 55.071 - 50.004 ) 
    Source Clock Delay      (SCD):    2.453ns = ( 52.453 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.374    52.453    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y72         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.379    52.832 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=97, routed)          2.529    55.361    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X38Y68         LUT1 (Prop_lut1_I0_O)        0.105    55.466 r  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         2.564    58.030    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/srst
    SLICE_X42Y67         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                     50.004    50.004 r  
    B19                                               0.000    50.004 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830    50.834 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928    53.763    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078    53.841 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         1.230    55.071    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X42Y67         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/C
                         clock pessimism              0.000    55.071    
                         clock uncertainty           -0.154    54.917    
    SLICE_X42Y67         FDRE (Setup_fdre_C_R)       -0.423    54.494    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]
  -------------------------------------------------------------------
                         required time                         54.494    
                         arrival time                         -58.030    
  -------------------------------------------------------------------
                         slack                                 -3.537    

Slack (VIOLATED) :        -3.537ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (lvds_clk_0 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        5.577ns  (logic 0.484ns (8.678%)  route 5.093ns (91.322%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.614ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.067ns = ( 55.071 - 50.004 ) 
    Source Clock Delay      (SCD):    2.453ns = ( 52.453 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.374    52.453    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y72         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.379    52.832 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=97, routed)          2.529    55.361    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X38Y68         LUT1 (Prop_lut1_I0_O)        0.105    55.466 r  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         2.564    58.030    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/srst
    SLICE_X42Y67         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                     50.004    50.004 r  
    B19                                               0.000    50.004 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830    50.834 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928    53.763    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078    53.841 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         1.230    55.071    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X42Y67         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[9]/C
                         clock pessimism              0.000    55.071    
                         clock uncertainty           -0.154    54.917    
    SLICE_X42Y67         FDRE (Setup_fdre_C_R)       -0.423    54.494    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[9]
  -------------------------------------------------------------------
                         required time                         54.494    
                         arrival time                         -58.030    
  -------------------------------------------------------------------
                         slack                                 -3.537    

Slack (VIOLATED) :        -3.525ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (lvds_clk_0 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        5.566ns  (logic 0.484ns (8.695%)  route 5.082ns (91.305%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.615ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.068ns = ( 55.072 - 50.004 ) 
    Source Clock Delay      (SCD):    2.453ns = ( 52.453 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.374    52.453    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y72         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.379    52.832 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=97, routed)          2.529    55.361    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X38Y68         LUT1 (Prop_lut1_I0_O)        0.105    55.466 r  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         2.553    58.019    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/srst
    SLICE_X38Y67         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                     50.004    50.004 r  
    B19                                               0.000    50.004 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830    50.834 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928    53.763    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078    53.841 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         1.231    55.072    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X38Y67         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.000    55.072    
                         clock uncertainty           -0.154    54.918    
    SLICE_X38Y67         FDRE (Setup_fdre_C_R)       -0.423    54.495    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         54.495    
                         arrival time                         -58.019    
  -------------------------------------------------------------------
                         slack                                 -3.525    

Slack (VIOLATED) :        -3.525ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (lvds_clk_0 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        5.566ns  (logic 0.484ns (8.695%)  route 5.082ns (91.305%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.615ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.068ns = ( 55.072 - 50.004 ) 
    Source Clock Delay      (SCD):    2.453ns = ( 52.453 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.374    52.453    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y72         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.379    52.832 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=97, routed)          2.529    55.361    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X38Y68         LUT1 (Prop_lut1_I0_O)        0.105    55.466 r  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         2.553    58.019    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/srst
    SLICE_X38Y67         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                     50.004    50.004 r  
    B19                                               0.000    50.004 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830    50.834 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928    53.763    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078    53.841 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         1.231    55.072    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X38Y67         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.000    55.072    
                         clock uncertainty           -0.154    54.918    
    SLICE_X38Y67         FDRE (Setup_fdre_C_R)       -0.423    54.495    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         54.495    
                         arrival time                         -58.019    
  -------------------------------------------------------------------
                         slack                                 -3.525    

Slack (VIOLATED) :        -3.525ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (lvds_clk_0 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        5.566ns  (logic 0.484ns (8.695%)  route 5.082ns (91.305%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.615ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.068ns = ( 55.072 - 50.004 ) 
    Source Clock Delay      (SCD):    2.453ns = ( 52.453 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.374    52.453    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y72         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.379    52.832 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=97, routed)          2.529    55.361    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X38Y68         LUT1 (Prop_lut1_I0_O)        0.105    55.466 r  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         2.553    58.019    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/srst
    SLICE_X38Y67         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                     50.004    50.004 r  
    B19                                               0.000    50.004 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830    50.834 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928    53.763    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078    53.841 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         1.231    55.072    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X38Y67         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
                         clock pessimism              0.000    55.072    
                         clock uncertainty           -0.154    54.918    
    SLICE_X38Y67         FDRE (Setup_fdre_C_R)       -0.423    54.495    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]
  -------------------------------------------------------------------
                         required time                         54.495    
                         arrival time                         -58.019    
  -------------------------------------------------------------------
                         slack                                 -3.525    

Slack (VIOLATED) :        -3.522ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (lvds_clk_0 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        5.564ns  (logic 0.484ns (8.699%)  route 5.080ns (91.301%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.616ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.069ns = ( 55.073 - 50.004 ) 
    Source Clock Delay      (SCD):    2.453ns = ( 52.453 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.374    52.453    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y72         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.379    52.832 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=97, routed)          2.529    55.361    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X38Y68         LUT1 (Prop_lut1_I0_O)        0.105    55.466 r  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         2.551    58.017    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/srst
    SLICE_X42Y64         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                     50.004    50.004 r  
    B19                                               0.000    50.004 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830    50.834 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928    53.763    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078    53.841 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         1.232    55.073    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X42Y64         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.000    55.073    
                         clock uncertainty           -0.154    54.919    
    SLICE_X42Y64         FDRE (Setup_fdre_C_R)       -0.423    54.496    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         54.496    
                         arrival time                         -58.017    
  -------------------------------------------------------------------
                         slack                                 -3.522    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.819ns  (logic 0.231ns (8.196%)  route 2.588ns (91.804%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        2.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.196ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.546     0.882    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y72         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=97, routed)          1.476     2.499    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X38Y65         LUT6 (Prop_lut6_I5_O)        0.045     2.544 r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[5]_i_3/O
                         net (fo=1, routed)           1.111     3.655    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[5]_i_3_n_0
    SLICE_X39Y65         LUT5 (Prop_lut5_I3_O)        0.045     3.700 r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[5]_i_1/O
                         net (fo=1, routed)           0.000     3.700    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[5]_i_1_n_0
    SLICE_X39Y65         FDRE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         0.820     3.196    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X39Y65         FDRE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[5]/C
                         clock pessimism              0.000     3.196    
                         clock uncertainty            0.154     3.350    
    SLICE_X39Y65         FDRE (Hold_fdre_C_D)         0.092     3.442    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.442    
                         arrival time                           3.700    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.817ns  (logic 0.231ns (8.201%)  route 2.586ns (91.799%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        2.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.193ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.546     0.882    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y72         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=97, routed)          1.468     2.490    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X42Y67         LUT2 (Prop_lut2_I0_O)        0.045     2.535 r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_data_words[0][2]_i_1/O
                         net (fo=2, routed)           1.118     3.653    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_data_words[0][2]_i_1_n_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I3_O)        0.045     3.698 r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[2]_i_1/O
                         net (fo=1, routed)           0.000     3.698    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[2]_i_1_n_0
    SLICE_X40Y68         FDRE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         0.817     3.193    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X40Y68         FDRE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[2]/C
                         clock pessimism              0.000     3.193    
                         clock uncertainty            0.154     3.347    
    SLICE_X40Y68         FDRE (Hold_fdre_C_D)         0.092     3.439    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.439    
                         arrival time                           3.698    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.826ns  (logic 0.186ns (6.582%)  route 2.640ns (93.418%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.194ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.546     0.882    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y72         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=97, routed)          2.640     3.662    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X39Y67         LUT5 (Prop_lut5_I2_O)        0.045     3.707 r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[4]_i_1/O
                         net (fo=1, routed)           0.000     3.707    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[4]_i_1_n_0
    SLICE_X39Y67         FDRE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         0.818     3.194    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X39Y67         FDRE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[4]/C
                         clock pessimism              0.000     3.194    
                         clock uncertainty            0.154     3.348    
    SLICE_X39Y67         FDRE (Hold_fdre_C_D)         0.091     3.439    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.439    
                         arrival time                           3.707    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.867ns  (logic 0.231ns (8.058%)  route 2.636ns (91.942%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        2.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.195ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.546     0.882    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y72         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=97, routed)          1.519     2.542    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X39Y64         LUT6 (Prop_lut6_I5_O)        0.045     2.587 r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[6]_i_3/O
                         net (fo=1, routed)           1.117     3.703    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[6]_i_3_n_0
    SLICE_X38Y66         LUT6 (Prop_lut6_I5_O)        0.045     3.748 r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[6]_i_1/O
                         net (fo=1, routed)           0.000     3.748    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[6]_i_1_n_0
    SLICE_X38Y66         FDRE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         0.819     3.195    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X38Y66         FDRE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[6]/C
                         clock pessimism              0.000     3.195    
                         clock uncertainty            0.154     3.349    
    SLICE_X38Y66         FDRE (Hold_fdre_C_D)         0.120     3.469    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.469    
                         arrival time                           3.748    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.858ns  (logic 0.186ns (6.507%)  route 2.672ns (93.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.193ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.546     0.882    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y72         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=97, routed)          2.672     3.695    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X44Y68         LUT6 (Prop_lut6_I4_O)        0.045     3.740 r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[0]_i_1/O
                         net (fo=1, routed)           0.000     3.740    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[0]_i_1_n_0
    SLICE_X44Y68         FDRE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         0.817     3.193    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X44Y68         FDRE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[0]/C
                         clock pessimism              0.000     3.193    
                         clock uncertainty            0.154     3.347    
    SLICE_X44Y68         FDRE (Hold_fdre_C_D)         0.092     3.439    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.439    
                         arrival time                           3.740    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/R
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.762ns  (logic 0.186ns (6.735%)  route 2.576ns (93.265%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.195ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.546     0.882    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y72         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.141     1.023 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=97, routed)          1.440     2.463    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X38Y68         LUT1 (Prop_lut1_I0_O)        0.045     2.508 r  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         1.136     3.643    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/srst
    SLICE_X40Y66         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         0.819     3.195    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X40Y66         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.000     3.195    
                         clock uncertainty            0.154     3.349    
    SLICE_X40Y66         FDRE (Hold_fdre_C_R)        -0.018     3.331    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -3.331    
                         arrival time                           3.643    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/R
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.762ns  (logic 0.186ns (6.735%)  route 2.576ns (93.265%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.195ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.546     0.882    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y72         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.141     1.023 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=97, routed)          1.440     2.463    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X38Y68         LUT1 (Prop_lut1_I0_O)        0.045     2.508 r  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         1.136     3.643    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/srst
    SLICE_X40Y66         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         0.819     3.195    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X40Y66         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism              0.000     3.195    
                         clock uncertainty            0.154     3.349    
    SLICE_X40Y66         FDRE (Hold_fdre_C_R)        -0.018     3.331    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -3.331    
                         arrival time                           3.643    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.871ns  (logic 0.231ns (8.046%)  route 2.640ns (91.954%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        2.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.194ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.546     0.882    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y72         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=97, routed)          1.499     2.522    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X39Y66         LUT5 (Prop_lut5_I0_O)        0.045     2.567 r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[4]_i_3/O
                         net (fo=3, routed)           1.141     3.708    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[4]_i_3_n_0
    SLICE_X39Y67         LUT6 (Prop_lut6_I4_O)        0.045     3.753 r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[1]_i_1/O
                         net (fo=1, routed)           0.000     3.753    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[1]_i_1_n_0
    SLICE_X39Y67         FDRE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         0.818     3.194    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X39Y67         FDRE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[1]/C
                         clock pessimism              0.000     3.194    
                         clock uncertainty            0.154     3.348    
    SLICE_X39Y67         FDRE (Hold_fdre_C_D)         0.092     3.440    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.440    
                         arrival time                           3.753    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_data_words_reg[0][2]/CE
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.761ns  (logic 0.186ns (6.738%)  route 2.575ns (93.262%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.194ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.546     0.882    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y72         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=97, routed)          1.468     2.490    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X42Y67         LUT2 (Prop_lut2_I0_O)        0.045     2.535 r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_data_words[0][2]_i_1/O
                         net (fo=2, routed)           1.107     3.642    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_data_words[0][2]_i_1_n_0
    SLICE_X45Y67         FDRE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_data_words_reg[0][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         0.818     3.194    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X45Y67         FDRE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_data_words_reg[0][2]/C
                         clock pessimism              0.000     3.194    
                         clock uncertainty            0.154     3.348    
    SLICE_X45Y67         FDRE (Hold_fdre_C_CE)       -0.039     3.309    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_data_words_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -3.309    
                         arrival time                           3.642    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.782ns  (logic 0.186ns (6.686%)  route 2.596ns (93.314%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.194ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.546     0.882    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y72         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.141     1.023 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=97, routed)          1.440     2.463    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X38Y68         LUT1 (Prop_lut1_I0_O)        0.045     2.508 r  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         1.156     3.664    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/srst
    SLICE_X43Y67         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         0.818     3.194    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X43Y67         FDRE                                         r  main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]/C
                         clock pessimism              0.000     3.194    
                         clock uncertainty            0.154     3.348    
    SLICE_X43Y67         FDRE (Hold_fdre_C_R)        -0.018     3.330    main_design_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.330    
                         arrival time                           3.664    
  -------------------------------------------------------------------
                         slack                                  0.333    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  lvds_clk_1

Setup :           62  Failing Endpoints,  Worst Slack       -2.392ns,  Total Violation     -135.004ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.083ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.392ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (lvds_clk_1 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        3.922ns  (logic 0.694ns (17.695%)  route 3.228ns (82.305%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        1.648ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.101ns = ( 54.105 - 50.004 ) 
    Source Clock Delay      (SCD):    2.453ns = ( 52.453 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.374    52.453    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y72         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.379    52.832 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=97, routed)          1.207    54.039    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X36Y71         LUT5 (Prop_lut5_I3_O)        0.105    54.144 r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word[3]_i_4/O
                         net (fo=1, routed)           0.778    54.922    main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word[3]_i_4_n_0
    SLICE_X39Y71         LUT6 (Prop_lut6_I0_O)        0.105    55.027 r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word[3]_i_3/O
                         net (fo=1, routed)           1.243    56.270    main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word[3]_i_3_n_0
    SLICE_X39Y70         LUT6 (Prop_lut6_I4_O)        0.105    56.375 r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word[3]_i_1/O
                         net (fo=1, routed)           0.000    56.375    main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word[3]_i_1_n_0
    SLICE_X39Y70         FDRE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                     50.004    50.004 r  
    J18                                               0.000    50.004 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837    50.841 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961    52.801    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.078    52.879 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         1.226    54.105    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X39Y70         FDRE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word_reg[3]/C
                         clock pessimism              0.000    54.105    
                         clock uncertainty           -0.154    53.951    
    SLICE_X39Y70         FDRE (Setup_fdre_C_D)        0.032    53.983    main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word_reg[3]
  -------------------------------------------------------------------
                         required time                         53.983    
                         arrival time                         -56.375    
  -------------------------------------------------------------------
                         slack                                 -2.392    

Slack (VIOLATED) :        -2.354ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (lvds_clk_1 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        3.428ns  (logic 0.484ns (14.117%)  route 2.944ns (85.883%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.647ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.100ns = ( 54.104 - 50.004 ) 
    Source Clock Delay      (SCD):    2.453ns = ( 52.453 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.374    52.453    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y72         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.379    52.832 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=97, routed)          1.402    54.234    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X43Y71         LUT1 (Prop_lut1_I0_O)        0.105    54.339 r  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         1.542    55.881    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/srst
    SLICE_X46Y69         FDSE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                     50.004    50.004 r  
    J18                                               0.000    50.004 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837    50.841 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961    52.801    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.078    52.879 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         1.225    54.104    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X46Y69         FDSE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism              0.000    54.104    
                         clock uncertainty           -0.154    53.950    
    SLICE_X46Y69         FDSE (Setup_fdse_C_S)       -0.423    53.527    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         53.527    
                         arrival time                         -55.881    
  -------------------------------------------------------------------
                         slack                                 -2.354    

Slack (VIOLATED) :        -2.354ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (lvds_clk_1 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        3.428ns  (logic 0.484ns (14.117%)  route 2.944ns (85.883%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.647ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.100ns = ( 54.104 - 50.004 ) 
    Source Clock Delay      (SCD):    2.453ns = ( 52.453 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.374    52.453    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y72         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.379    52.832 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=97, routed)          1.402    54.234    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X43Y71         LUT1 (Prop_lut1_I0_O)        0.105    54.339 r  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         1.542    55.881    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/srst
    SLICE_X46Y69         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                     50.004    50.004 r  
    J18                                               0.000    50.004 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837    50.841 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961    52.801    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.078    52.879 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         1.225    54.104    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X46Y69         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism              0.000    54.104    
                         clock uncertainty           -0.154    53.950    
    SLICE_X46Y69         FDRE (Setup_fdre_C_R)       -0.423    53.527    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         53.527    
                         arrival time                         -55.881    
  -------------------------------------------------------------------
                         slack                                 -2.354    

Slack (VIOLATED) :        -2.344ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (lvds_clk_1 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        3.417ns  (logic 0.484ns (14.164%)  route 2.933ns (85.836%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.646ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.099ns = ( 54.103 - 50.004 ) 
    Source Clock Delay      (SCD):    2.453ns = ( 52.453 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.374    52.453    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y72         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.379    52.832 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=97, routed)          1.402    54.234    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X43Y71         LUT1 (Prop_lut1_I0_O)        0.105    54.339 r  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         1.531    55.870    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/srst
    SLICE_X46Y70         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                     50.004    50.004 r  
    J18                                               0.000    50.004 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837    50.841 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961    52.801    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.078    52.879 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         1.224    54.103    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X46Y70         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.000    54.103    
                         clock uncertainty           -0.154    53.949    
    SLICE_X46Y70         FDRE (Setup_fdre_C_R)       -0.423    53.526    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         53.526    
                         arrival time                         -55.870    
  -------------------------------------------------------------------
                         slack                                 -2.344    

Slack (VIOLATED) :        -2.333ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (lvds_clk_1 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        3.409ns  (logic 0.484ns (14.198%)  route 2.925ns (85.802%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.649ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.102ns = ( 54.106 - 50.004 ) 
    Source Clock Delay      (SCD):    2.453ns = ( 52.453 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.374    52.453    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y72         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.379    52.832 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=97, routed)          1.402    54.234    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X43Y71         LUT1 (Prop_lut1_I0_O)        0.105    54.339 r  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         1.523    55.862    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/srst
    SLICE_X38Y69         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                     50.004    50.004 r  
    J18                                               0.000    50.004 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837    50.841 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961    52.801    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.078    52.879 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         1.227    54.106    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X38Y69         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.000    54.106    
                         clock uncertainty           -0.154    53.952    
    SLICE_X38Y69         FDRE (Setup_fdre_C_R)       -0.423    53.529    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         53.529    
                         arrival time                         -55.862    
  -------------------------------------------------------------------
                         slack                                 -2.333    

Slack (VIOLATED) :        -2.320ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (lvds_clk_1 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        3.463ns  (logic 0.484ns (13.976%)  route 2.979ns (86.024%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.645ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.098ns = ( 54.102 - 50.004 ) 
    Source Clock Delay      (SCD):    2.453ns = ( 52.453 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.374    52.453    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y72         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.379    52.832 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=97, routed)          1.402    54.234    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X43Y71         LUT1 (Prop_lut1_I0_O)        0.105    54.339 r  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         1.577    55.916    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/srst
    SLICE_X43Y71         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                     50.004    50.004 r  
    J18                                               0.000    50.004 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837    50.841 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961    52.801    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.078    52.879 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         1.223    54.102    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X43Y71         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/C
                         clock pessimism              0.000    54.102    
                         clock uncertainty           -0.154    53.948    
    SLICE_X43Y71         FDRE (Setup_fdre_C_R)       -0.352    53.596    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]
  -------------------------------------------------------------------
                         required time                         53.596    
                         arrival time                         -55.916    
  -------------------------------------------------------------------
                         slack                                 -2.320    

Slack (VIOLATED) :        -2.320ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (lvds_clk_1 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        3.463ns  (logic 0.484ns (13.976%)  route 2.979ns (86.024%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.645ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.098ns = ( 54.102 - 50.004 ) 
    Source Clock Delay      (SCD):    2.453ns = ( 52.453 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.374    52.453    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y72         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.379    52.832 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=97, routed)          1.402    54.234    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X43Y71         LUT1 (Prop_lut1_I0_O)        0.105    54.339 r  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         1.577    55.916    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/srst
    SLICE_X43Y71         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                     50.004    50.004 r  
    J18                                               0.000    50.004 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837    50.841 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961    52.801    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.078    52.879 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         1.223    54.102    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X43Y71         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]/C
                         clock pessimism              0.000    54.102    
                         clock uncertainty           -0.154    53.948    
    SLICE_X43Y71         FDRE (Setup_fdre_C_R)       -0.352    53.596    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]
  -------------------------------------------------------------------
                         required time                         53.596    
                         arrival time                         -55.916    
  -------------------------------------------------------------------
                         slack                                 -2.320    

Slack (VIOLATED) :        -2.320ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (lvds_clk_1 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        3.463ns  (logic 0.484ns (13.976%)  route 2.979ns (86.024%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.645ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.098ns = ( 54.102 - 50.004 ) 
    Source Clock Delay      (SCD):    2.453ns = ( 52.453 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.374    52.453    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y72         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.379    52.832 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=97, routed)          1.402    54.234    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X43Y71         LUT1 (Prop_lut1_I0_O)        0.105    54.339 r  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         1.577    55.916    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/srst
    SLICE_X43Y71         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                     50.004    50.004 r  
    J18                                               0.000    50.004 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837    50.841 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961    52.801    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.078    52.879 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         1.223    54.102    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X43Y71         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]/C
                         clock pessimism              0.000    54.102    
                         clock uncertainty           -0.154    53.948    
    SLICE_X43Y71         FDRE (Setup_fdre_C_R)       -0.352    53.596    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]
  -------------------------------------------------------------------
                         required time                         53.596    
                         arrival time                         -55.916    
  -------------------------------------------------------------------
                         slack                                 -2.320    

Slack (VIOLATED) :        -2.290ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (lvds_clk_1 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        3.361ns  (logic 0.484ns (14.400%)  route 2.877ns (85.600%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.644ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.097ns = ( 54.101 - 50.004 ) 
    Source Clock Delay      (SCD):    2.453ns = ( 52.453 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.374    52.453    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y72         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.379    52.832 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=97, routed)          1.402    54.234    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X43Y71         LUT1 (Prop_lut1_I0_O)        0.105    54.339 r  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         1.475    55.814    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/srst
    SLICE_X46Y71         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                     50.004    50.004 r  
    J18                                               0.000    50.004 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837    50.841 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961    52.801    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.078    52.879 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         1.222    54.101    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X46Y71         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.000    54.101    
                         clock uncertainty           -0.154    53.947    
    SLICE_X46Y71         FDRE (Setup_fdre_C_R)       -0.423    53.524    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         53.524    
                         arrival time                         -55.814    
  -------------------------------------------------------------------
                         slack                                 -2.290    

Slack (VIOLATED) :        -2.290ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (lvds_clk_1 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        3.361ns  (logic 0.484ns (14.400%)  route 2.877ns (85.600%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.644ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.097ns = ( 54.101 - 50.004 ) 
    Source Clock Delay      (SCD):    2.453ns = ( 52.453 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.374    52.453    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y72         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.379    52.832 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=97, routed)          1.402    54.234    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X43Y71         LUT1 (Prop_lut1_I0_O)        0.105    54.339 r  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         1.475    55.814    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/srst
    SLICE_X46Y71         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                     50.004    50.004 r  
    J18                                               0.000    50.004 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837    50.841 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961    52.801    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.078    52.879 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         1.222    54.101    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X46Y71         FDRE                                         r  main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.000    54.101    
                         clock uncertainty           -0.154    53.947    
    SLICE_X46Y71         FDRE (Setup_fdre_C_R)       -0.423    53.524    main_design_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         53.524    
                         arrival time                         -55.814    
  -------------------------------------------------------------------
                         slack                                 -2.290    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (lvds_clk_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.749ns  (logic 0.388ns (14.113%)  route 2.361ns (85.887%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.497ns
    Source Clock Delay      (SCD):    2.206ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.223     2.206    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y72         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.304     2.510 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=97, routed)          2.361     4.871    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X41Y71         LUT6 (Prop_lut6_I4_O)        0.084     4.955 r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word[0]_i_1/O
                         net (fo=1, routed)           0.000     4.955    main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word[0]_i_1_n_0
    SLICE_X41Y71         FDRE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.876     0.876 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.160     3.036    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.086     3.122 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         1.375     4.497    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X41Y71         FDRE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word_reg[0]/C
                         clock pessimism              0.000     4.497    
                         clock uncertainty            0.154     4.652    
    SLICE_X41Y71         FDRE (Hold_fdre_C_D)         0.220     4.872    main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.872    
                         arrival time                           4.955    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (lvds_clk_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.860ns  (logic 0.388ns (13.567%)  route 2.472ns (86.433%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.497ns
    Source Clock Delay      (SCD):    2.206ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.223     2.206    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y72         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.304     2.510 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=97, routed)          2.472     4.981    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X38Y72         LUT5 (Prop_lut5_I2_O)        0.084     5.065 r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word[4]_i_1/O
                         net (fo=1, routed)           0.000     5.065    main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word[4]_i_1_n_0
    SLICE_X38Y72         FDRE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.876     0.876 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.160     3.036    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.086     3.122 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         1.375     4.497    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X38Y72         FDRE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word_reg[4]/C
                         clock pessimism              0.000     4.497    
                         clock uncertainty            0.154     4.652    
    SLICE_X38Y72         FDRE (Hold_fdre_C_D)         0.273     4.925    main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.925    
                         arrival time                           5.065    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_data_words_reg[0][6]/CE
                            (rising edge-triggered cell FDRE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.570ns  (logic 0.186ns (11.843%)  route 1.384ns (88.157%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.157ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.546     0.882    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y72         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=97, routed)          0.752     1.775    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X41Y70         LUT2 (Prop_lut2_I0_O)        0.045     1.820 r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_data_words[0][6]_i_1/O
                         net (fo=1, routed)           0.632     2.452    main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_data_words[0][6]_i_1_n_0
    SLICE_X43Y70         FDRE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_data_words_reg[0][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.314    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.344 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         0.813     2.157    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X43Y70         FDRE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_data_words_reg[0][6]/C
                         clock pessimism              0.000     2.157    
                         clock uncertainty            0.154     2.311    
    SLICE_X43Y70         FDRE (Hold_fdre_C_CE)       -0.039     2.272    main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_data_words_reg[0][6]
  -------------------------------------------------------------------
                         required time                         -2.272    
                         arrival time                           2.452    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.744ns  (logic 0.231ns (13.244%)  route 1.513ns (86.756%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        1.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.157ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.546     0.882    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y72         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=97, routed)          0.793     1.816    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X37Y71         LUT5 (Prop_lut5_I0_O)        0.045     1.861 r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word[4]_i_3/O
                         net (fo=3, routed)           0.720     2.581    main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word[4]_i_3_n_0
    SLICE_X38Y70         LUT6 (Prop_lut6_I4_O)        0.045     2.626 r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word[2]_i_1/O
                         net (fo=1, routed)           0.000     2.626    main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word[2]_i_1_n_0
    SLICE_X38Y70         FDRE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.314    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.344 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         0.813     2.157    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X38Y70         FDRE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word_reg[2]/C
                         clock pessimism              0.000     2.157    
                         clock uncertainty            0.154     2.311    
    SLICE_X38Y70         FDRE (Hold_fdre_C_D)         0.120     2.431    main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.431    
                         arrival time                           2.626    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_data_words_reg[0][2]/CE
                            (rising edge-triggered cell FDRE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.612ns  (logic 0.186ns (11.537%)  route 1.426ns (88.463%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.157ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.546     0.882    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y72         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=97, routed)          0.845     1.868    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X40Y70         LUT2 (Prop_lut2_I0_O)        0.045     1.913 r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_data_words[0][2]_i_1/O
                         net (fo=2, routed)           0.581     2.494    main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_data_words[0][2]_i_1_n_0
    SLICE_X42Y70         FDRE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_data_words_reg[0][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.314    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.344 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         0.813     2.157    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X42Y70         FDRE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_data_words_reg[0][2]/C
                         clock pessimism              0.000     2.157    
                         clock uncertainty            0.154     2.311    
    SLICE_X42Y70         FDRE (Hold_fdre_C_CE)       -0.016     2.295    main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_data_words_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -2.295    
                         arrival time                           2.494    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (lvds_clk_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.873ns  (logic 0.472ns (16.430%)  route 2.401ns (83.570%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        2.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.500ns
    Source Clock Delay      (SCD):    2.206ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.223     2.206    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y72         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.304     2.510 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=97, routed)          1.327     3.837    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X39Y71         LUT6 (Prop_lut6_I5_O)        0.084     3.921 r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word[3]_i_3/O
                         net (fo=1, routed)           1.074     4.994    main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word[3]_i_3_n_0
    SLICE_X39Y70         LUT6 (Prop_lut6_I4_O)        0.084     5.078 r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word[3]_i_1/O
                         net (fo=1, routed)           0.000     5.078    main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word[3]_i_1_n_0
    SLICE_X39Y70         FDRE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.876     0.876 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.160     3.036    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.086     3.122 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         1.378     4.500    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X39Y70         FDRE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word_reg[3]/C
                         clock pessimism              0.000     4.500    
                         clock uncertainty            0.154     4.655    
    SLICE_X39Y70         FDRE (Hold_fdre_C_D)         0.222     4.877    main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.877    
                         arrival time                           5.078    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_data_words_reg[0][0]/CE
                            (rising edge-triggered cell FDRE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.615ns  (logic 0.186ns (11.516%)  route 1.429ns (88.484%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.156ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.546     0.882    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y72         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=97, routed)          0.926     1.948    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X37Y72         LUT5 (Prop_lut5_I0_O)        0.045     1.993 r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_data_words[0][0]_i_1/O
                         net (fo=1, routed)           0.503     2.497    main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_data_words[0][0]_i_1_n_0
    SLICE_X37Y71         FDRE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_data_words_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.314    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.344 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         0.812     2.156    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X37Y71         FDRE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_data_words_reg[0][0]/C
                         clock pessimism              0.000     2.156    
                         clock uncertainty            0.154     2.310    
    SLICE_X37Y71         FDRE (Hold_fdre_C_CE)       -0.039     2.271    main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_data_words_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -2.271    
                         arrival time                           2.497    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_data_words_reg[0][7]/CE
                            (rising edge-triggered cell FDRE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.615ns  (logic 0.186ns (11.514%)  route 1.429ns (88.486%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.155ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.546     0.882    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y72         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=97, routed)          0.792     1.814    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X43Y73         LUT2 (Prop_lut2_I0_O)        0.045     1.859 r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word[7]_i_1/O
                         net (fo=2, routed)           0.638     2.497    main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word[7]_i_1_n_0
    SLICE_X43Y72         FDRE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_data_words_reg[0][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.314    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.344 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         0.811     2.155    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X43Y72         FDRE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_data_words_reg[0][7]/C
                         clock pessimism              0.000     2.155    
                         clock uncertainty            0.154     2.309    
    SLICE_X43Y72         FDRE (Hold_fdre_C_CE)       -0.039     2.270    main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_data_words_reg[0][7]
  -------------------------------------------------------------------
                         required time                         -2.270    
                         arrival time                           2.497    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.615ns  (logic 0.186ns (11.514%)  route 1.429ns (88.486%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.155ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.546     0.882    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y72         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=97, routed)          0.792     1.814    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X43Y73         LUT2 (Prop_lut2_I0_O)        0.045     1.859 r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word[7]_i_1/O
                         net (fo=2, routed)           0.638     2.497    main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word[7]_i_1_n_0
    SLICE_X43Y72         FDRE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.314    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.344 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         0.811     2.155    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X43Y72         FDRE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word_reg[7]/C
                         clock pessimism              0.000     2.155    
                         clock uncertainty            0.154     2.309    
    SLICE_X43Y72         FDRE (Hold_fdre_C_CE)       -0.039     2.270    main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.270    
                         arrival time                           2.497    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_data_words_reg[0][3]/CE
                            (rising edge-triggered cell FDRE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             lvds_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.625ns  (logic 0.186ns (11.444%)  route 1.439ns (88.556%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.158ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.546     0.882    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y72         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=97, routed)          0.873     1.895    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X41Y69         LUT2 (Prop_lut2_I0_O)        0.045     1.940 r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_data_words[0][3]_i_1/O
                         net (fo=1, routed)           0.566     2.507    main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_data_words[0][3]_i_1_n_0
    SLICE_X43Y69         FDRE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_data_words_reg[0][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.314    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.344 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         0.814     2.158    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X43Y69         FDRE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_data_words_reg[0][3]/C
                         clock pessimism              0.000     2.158    
                         clock uncertainty            0.154     2.312    
    SLICE_X43Y69         FDRE (Hold_fdre_C_CE)       -0.039     2.273    main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_data_words_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -2.273    
                         arrival time                           2.507    
  -------------------------------------------------------------------
                         slack                                  0.234    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.673ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.392ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.673ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.830ns  (logic 0.484ns (17.103%)  route 2.346ns (82.897%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.245ns = ( 7.245 - 5.000 ) 
    Source Clock Delay      (SCD):    2.453ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.374     2.453    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y72         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.379     2.832 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=97, routed)          1.162     3.994    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X35Y76         LUT1 (Prop_lut1_I0_O)        0.105     4.099 f  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/noip_reset_n[0]_i_2/O
                         net (fo=282, routed)         1.184     5.283    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst_n_1
    SLICE_X31Y73         FDCE                                         f  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     5.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.983 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.262     7.245    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X31Y73         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.192     7.437    
                         clock uncertainty           -0.154     7.283    
    SLICE_X31Y73         FDCE (Recov_fdce_C_CLR)     -0.327     6.956    main_design_i/noip_ctrl_0/U0/read_spi_data_reg[3]
  -------------------------------------------------------------------
                         required time                          6.956    
                         arrival time                          -5.283    
  -------------------------------------------------------------------
                         slack                                  1.673    

Slack (MET) :             1.673ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.830ns  (logic 0.484ns (17.103%)  route 2.346ns (82.897%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.245ns = ( 7.245 - 5.000 ) 
    Source Clock Delay      (SCD):    2.453ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.374     2.453    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y72         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.379     2.832 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=97, routed)          1.162     3.994    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X35Y76         LUT1 (Prop_lut1_I0_O)        0.105     4.099 f  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/noip_reset_n[0]_i_2/O
                         net (fo=282, routed)         1.184     5.283    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst_n_1
    SLICE_X31Y73         FDCE                                         f  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     5.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.983 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.262     7.245    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X31Y73         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.192     7.437    
                         clock uncertainty           -0.154     7.283    
    SLICE_X31Y73         FDCE (Recov_fdce_C_CLR)     -0.327     6.956    main_design_i/noip_ctrl_0/U0/read_spi_data_reg[4]
  -------------------------------------------------------------------
                         required time                          6.956    
                         arrival time                          -5.283    
  -------------------------------------------------------------------
                         slack                                  1.673    

Slack (MET) :             1.710ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[28]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.757ns  (logic 0.484ns (17.557%)  route 2.273ns (82.443%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.209ns = ( 7.209 - 5.000 ) 
    Source Clock Delay      (SCD):    2.453ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.374     2.453    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y72         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.379     2.832 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=97, routed)          1.162     3.994    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X35Y76         LUT1 (Prop_lut1_I0_O)        0.105     4.099 f  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/noip_reset_n[0]_i_2/O
                         net (fo=282, routed)         1.111     5.210    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst_n_1
    SLICE_X41Y80         FDCE                                         f  main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     5.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.983 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.226     7.209    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X41Y80         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[28]/C  (IS_INVERTED)
                         clock pessimism              0.192     7.401    
                         clock uncertainty           -0.154     7.247    
    SLICE_X41Y80         FDCE (Recov_fdce_C_CLR)     -0.327     6.920    main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[28]
  -------------------------------------------------------------------
                         required time                          6.920    
                         arrival time                          -5.210    
  -------------------------------------------------------------------
                         slack                                  1.710    

Slack (MET) :             1.710ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[29]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.757ns  (logic 0.484ns (17.557%)  route 2.273ns (82.443%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.209ns = ( 7.209 - 5.000 ) 
    Source Clock Delay      (SCD):    2.453ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.374     2.453    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y72         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.379     2.832 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=97, routed)          1.162     3.994    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X35Y76         LUT1 (Prop_lut1_I0_O)        0.105     4.099 f  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/noip_reset_n[0]_i_2/O
                         net (fo=282, routed)         1.111     5.210    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst_n_1
    SLICE_X41Y80         FDCE                                         f  main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     5.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.983 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.226     7.209    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X41Y80         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[29]/C  (IS_INVERTED)
                         clock pessimism              0.192     7.401    
                         clock uncertainty           -0.154     7.247    
    SLICE_X41Y80         FDCE (Recov_fdce_C_CLR)     -0.327     6.920    main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[29]
  -------------------------------------------------------------------
                         required time                          6.920    
                         arrival time                          -5.210    
  -------------------------------------------------------------------
                         slack                                  1.710    

Slack (MET) :             1.710ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[30]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.757ns  (logic 0.484ns (17.557%)  route 2.273ns (82.443%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.209ns = ( 7.209 - 5.000 ) 
    Source Clock Delay      (SCD):    2.453ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.374     2.453    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y72         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.379     2.832 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=97, routed)          1.162     3.994    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X35Y76         LUT1 (Prop_lut1_I0_O)        0.105     4.099 f  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/noip_reset_n[0]_i_2/O
                         net (fo=282, routed)         1.111     5.210    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst_n_1
    SLICE_X41Y80         FDCE                                         f  main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     5.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.983 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.226     7.209    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X41Y80         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[30]/C  (IS_INVERTED)
                         clock pessimism              0.192     7.401    
                         clock uncertainty           -0.154     7.247    
    SLICE_X41Y80         FDCE (Recov_fdce_C_CLR)     -0.327     6.920    main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[30]
  -------------------------------------------------------------------
                         required time                          6.920    
                         arrival time                          -5.210    
  -------------------------------------------------------------------
                         slack                                  1.710    

Slack (MET) :             1.710ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[31]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.757ns  (logic 0.484ns (17.557%)  route 2.273ns (82.443%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.209ns = ( 7.209 - 5.000 ) 
    Source Clock Delay      (SCD):    2.453ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.374     2.453    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y72         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.379     2.832 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=97, routed)          1.162     3.994    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X35Y76         LUT1 (Prop_lut1_I0_O)        0.105     4.099 f  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/noip_reset_n[0]_i_2/O
                         net (fo=282, routed)         1.111     5.210    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst_n_1
    SLICE_X41Y80         FDCE                                         f  main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     5.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.983 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.226     7.209    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X41Y80         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[31]/C  (IS_INVERTED)
                         clock pessimism              0.192     7.401    
                         clock uncertainty           -0.154     7.247    
    SLICE_X41Y80         FDCE (Recov_fdce_C_CLR)     -0.327     6.920    main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[31]
  -------------------------------------------------------------------
                         required time                          6.920    
                         arrival time                          -5.210    
  -------------------------------------------------------------------
                         slack                                  1.710    

Slack (MET) :             1.714ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[20]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.750ns  (logic 0.484ns (17.602%)  route 2.266ns (82.398%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.206ns = ( 7.206 - 5.000 ) 
    Source Clock Delay      (SCD):    2.453ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.374     2.453    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y72         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.379     2.832 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=97, routed)          1.162     3.994    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X35Y76         LUT1 (Prop_lut1_I0_O)        0.105     4.099 f  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/noip_reset_n[0]_i_2/O
                         net (fo=282, routed)         1.104     5.203    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst_n_1
    SLICE_X41Y78         FDCE                                         f  main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     5.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.983 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.223     7.206    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X41Y78         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[20]/C  (IS_INVERTED)
                         clock pessimism              0.192     7.398    
                         clock uncertainty           -0.154     7.244    
    SLICE_X41Y78         FDCE (Recov_fdce_C_CLR)     -0.327     6.917    main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[20]
  -------------------------------------------------------------------
                         required time                          6.917    
                         arrival time                          -5.203    
  -------------------------------------------------------------------
                         slack                                  1.714    

Slack (MET) :             1.714ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[21]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.750ns  (logic 0.484ns (17.602%)  route 2.266ns (82.398%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.206ns = ( 7.206 - 5.000 ) 
    Source Clock Delay      (SCD):    2.453ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.374     2.453    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y72         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.379     2.832 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=97, routed)          1.162     3.994    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X35Y76         LUT1 (Prop_lut1_I0_O)        0.105     4.099 f  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/noip_reset_n[0]_i_2/O
                         net (fo=282, routed)         1.104     5.203    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst_n_1
    SLICE_X41Y78         FDCE                                         f  main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     5.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.983 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.223     7.206    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X41Y78         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[21]/C  (IS_INVERTED)
                         clock pessimism              0.192     7.398    
                         clock uncertainty           -0.154     7.244    
    SLICE_X41Y78         FDCE (Recov_fdce_C_CLR)     -0.327     6.917    main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[21]
  -------------------------------------------------------------------
                         required time                          6.917    
                         arrival time                          -5.203    
  -------------------------------------------------------------------
                         slack                                  1.714    

Slack (MET) :             1.714ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[22]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.750ns  (logic 0.484ns (17.602%)  route 2.266ns (82.398%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.206ns = ( 7.206 - 5.000 ) 
    Source Clock Delay      (SCD):    2.453ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.374     2.453    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y72         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.379     2.832 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=97, routed)          1.162     3.994    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X35Y76         LUT1 (Prop_lut1_I0_O)        0.105     4.099 f  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/noip_reset_n[0]_i_2/O
                         net (fo=282, routed)         1.104     5.203    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst_n_1
    SLICE_X41Y78         FDCE                                         f  main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     5.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.983 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.223     7.206    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X41Y78         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[22]/C  (IS_INVERTED)
                         clock pessimism              0.192     7.398    
                         clock uncertainty           -0.154     7.244    
    SLICE_X41Y78         FDCE (Recov_fdce_C_CLR)     -0.327     6.917    main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[22]
  -------------------------------------------------------------------
                         required time                          6.917    
                         arrival time                          -5.203    
  -------------------------------------------------------------------
                         slack                                  1.714    

Slack (MET) :             1.714ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[23]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.750ns  (logic 0.484ns (17.602%)  route 2.266ns (82.398%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.206ns = ( 7.206 - 5.000 ) 
    Source Clock Delay      (SCD):    2.453ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.374     2.453    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y72         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.379     2.832 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=97, routed)          1.162     3.994    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X35Y76         LUT1 (Prop_lut1_I0_O)        0.105     4.099 f  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/noip_reset_n[0]_i_2/O
                         net (fo=282, routed)         1.104     5.203    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst_n_1
    SLICE_X41Y78         FDCE                                         f  main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     5.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.983 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.223     7.206    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X41Y78         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[23]/C  (IS_INVERTED)
                         clock pessimism              0.192     7.398    
                         clock uncertainty           -0.154     7.244    
    SLICE_X41Y78         FDCE (Recov_fdce_C_CLR)     -0.327     6.917    main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[23]
  -------------------------------------------------------------------
                         required time                          6.917    
                         arrival time                          -5.203    
  -------------------------------------------------------------------
                         slack                                  1.714    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.128ns (49.922%)  route 0.128ns (50.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.553     0.889    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X40Y20         FDPE                                         r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y20         FDPE (Prop_fdpe_C_Q)         0.128     1.017 f  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.128     1.145    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg_0
    SLICE_X41Y21         FDPE                                         f  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.817     1.183    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X41Y21         FDPE                                         r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.281     0.902    
    SLICE_X41Y21         FDPE (Remov_fdpe_C_PRE)     -0.149     0.753    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.753    
                         arrival time                           1.145    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.128ns (49.922%)  route 0.128ns (50.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.553     0.889    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X40Y20         FDPE                                         r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y20         FDPE (Prop_fdpe_C_Q)         0.128     1.017 f  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.128     1.145    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg_0
    SLICE_X41Y21         FDPE                                         f  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.817     1.183    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X41Y21         FDPE                                         r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.281     0.902    
    SLICE_X41Y21         FDPE (Remov_fdpe_C_PRE)     -0.149     0.753    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.753    
                         arrival time                           1.145    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.128ns (47.313%)  route 0.143ns (52.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.554     0.890    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X40Y19         FDPE                                         r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y19         FDPE (Prop_fdpe_C_Q)         0.128     1.018 f  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.143     1.160    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X40Y20         FDPE                                         f  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.818     1.184    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X40Y20         FDPE                                         r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.281     0.903    
    SLICE_X40Y20         FDPE (Remov_fdpe_C_PRE)     -0.149     0.754    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -0.754    
                         arrival time                           1.160    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.128ns (47.313%)  route 0.143ns (52.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.554     0.890    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X40Y19         FDPE                                         r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y19         FDPE (Prop_fdpe_C_Q)         0.128     1.018 f  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.143     1.160    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X40Y20         FDPE                                         f  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.818     1.184    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X40Y20         FDPE                                         r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.281     0.903    
    SLICE_X40Y20         FDPE (Remov_fdpe_C_PRE)     -0.149     0.754    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -0.754    
                         arrival time                           1.160    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.128ns (47.313%)  route 0.143ns (52.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.554     0.890    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X40Y19         FDPE                                         r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y19         FDPE (Prop_fdpe_C_Q)         0.128     1.018 f  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.143     1.160    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X40Y20         FDPE                                         f  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.818     1.184    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X40Y20         FDPE                                         r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism             -0.281     0.903    
    SLICE_X40Y20         FDPE (Remov_fdpe_C_PRE)     -0.149     0.754    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -0.754    
                         arrival time                           1.160    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.128ns (41.344%)  route 0.182ns (58.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.550     0.886    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X52Y30         FDPE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y30         FDPE (Prop_fdpe_C_Q)         0.128     1.013 f  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.182     1.195    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X51Y31         FDPE                                         f  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.816     1.182    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X51Y31         FDPE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.281     0.901    
    SLICE_X51Y31         FDPE (Remov_fdpe_C_PRE)     -0.149     0.752    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -0.752    
                         arrival time                           1.195    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.128ns (41.344%)  route 0.182ns (58.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.550     0.886    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X52Y30         FDPE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y30         FDPE (Prop_fdpe_C_Q)         0.128     1.013 f  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.182     1.195    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X51Y31         FDPE                                         f  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.816     1.182    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X51Y31         FDPE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.281     0.901    
    SLICE_X51Y31         FDPE (Remov_fdpe_C_PRE)     -0.149     0.752    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -0.752    
                         arrival time                           1.195    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.128ns (41.344%)  route 0.182ns (58.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.550     0.886    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X52Y30         FDPE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y30         FDPE (Prop_fdpe_C_Q)         0.128     1.013 f  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.182     1.195    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X51Y31         FDPE                                         f  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.816     1.182    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X51Y31         FDPE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism             -0.281     0.901    
    SLICE_X51Y31         FDPE (Remov_fdpe_C_PRE)     -0.149     0.752    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -0.752    
                         arrival time                           1.195    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.506ns  (arrival time - required time)
  Source:                 main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.148ns (37.314%)  route 0.249ns (62.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.591     0.927    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X20Y34         FDPE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y34         FDPE (Prop_fdpe_C_Q)         0.148     1.075 f  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.249     1.323    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg_0
    SLICE_X20Y36         FDPE                                         f  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.859     1.225    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X20Y36         FDPE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.283     0.942    
    SLICE_X20Y36         FDPE (Remov_fdpe_C_PRE)     -0.124     0.818    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.817    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  0.506    

Slack (MET) :             0.506ns  (arrival time - required time)
  Source:                 main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.148ns (37.314%)  route 0.249ns (62.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.591     0.927    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X20Y34         FDPE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y34         FDPE (Prop_fdpe_C_Q)         0.148     1.075 f  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.249     1.323    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg_0
    SLICE_X20Y36         FDPE                                         f  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.859     1.225    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X20Y36         FDPE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.283     0.942    
    SLICE_X20Y36         FDPE (Remov_fdpe_C_PRE)     -0.124     0.818    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.817    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  0.506    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  lvds_clk_0

Setup :           64  Failing Endpoints,  Worst Slack       -3.226ns,  Total Violation     -197.996ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.295ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.226ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/i_reg[21]/CLR
                            (recovery check against rising-edge clock lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.004ns  (lvds_clk_0 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        5.359ns  (logic 0.484ns (9.032%)  route 4.875ns (90.968%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.614ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.067ns = ( 55.071 - 50.004 ) 
    Source Clock Delay      (SCD):    2.453ns = ( 52.453 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.374    52.453    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y72         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.379    52.832 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=97, routed)          2.529    55.361    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X38Y68         LUT1 (Prop_lut1_I0_O)        0.105    55.466 f  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         2.346    57.812    main_design_i/noip_lvds_stream_0/U0/fifo_srst
    SLICE_X44Y66         FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/i_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                     50.004    50.004 r  
    B19                                               0.000    50.004 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830    50.834 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928    53.763    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078    53.841 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         1.230    55.071    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X44Y66         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/i_reg[21]/C
                         clock pessimism              0.000    55.071    
                         clock uncertainty           -0.154    54.917    
    SLICE_X44Y66         FDCE (Recov_fdce_C_CLR)     -0.331    54.586    main_design_i/noip_lvds_stream_0/U0/i_reg[21]
  -------------------------------------------------------------------
                         required time                         54.586    
                         arrival time                         -57.812    
  -------------------------------------------------------------------
                         slack                                 -3.226    

Slack (VIOLATED) :        -3.226ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/i_reg[22]/CLR
                            (recovery check against rising-edge clock lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.004ns  (lvds_clk_0 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        5.359ns  (logic 0.484ns (9.032%)  route 4.875ns (90.968%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.614ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.067ns = ( 55.071 - 50.004 ) 
    Source Clock Delay      (SCD):    2.453ns = ( 52.453 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.374    52.453    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y72         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.379    52.832 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=97, routed)          2.529    55.361    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X38Y68         LUT1 (Prop_lut1_I0_O)        0.105    55.466 f  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         2.346    57.812    main_design_i/noip_lvds_stream_0/U0/fifo_srst
    SLICE_X44Y66         FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/i_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                     50.004    50.004 r  
    B19                                               0.000    50.004 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830    50.834 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928    53.763    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078    53.841 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         1.230    55.071    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X44Y66         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/i_reg[22]/C
                         clock pessimism              0.000    55.071    
                         clock uncertainty           -0.154    54.917    
    SLICE_X44Y66         FDCE (Recov_fdce_C_CLR)     -0.331    54.586    main_design_i/noip_lvds_stream_0/U0/i_reg[22]
  -------------------------------------------------------------------
                         required time                         54.586    
                         arrival time                         -57.812    
  -------------------------------------------------------------------
                         slack                                 -3.226    

Slack (VIOLATED) :        -3.222ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/i_reg[25]/CLR
                            (recovery check against rising-edge clock lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.004ns  (lvds_clk_0 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        5.355ns  (logic 0.484ns (9.038%)  route 4.871ns (90.962%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.614ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.067ns = ( 55.071 - 50.004 ) 
    Source Clock Delay      (SCD):    2.453ns = ( 52.453 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.374    52.453    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y72         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.379    52.832 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=97, routed)          2.529    55.361    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X38Y68         LUT1 (Prop_lut1_I0_O)        0.105    55.466 f  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         2.342    57.808    main_design_i/noip_lvds_stream_0/U0/fifo_srst
    SLICE_X45Y66         FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/i_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                     50.004    50.004 r  
    B19                                               0.000    50.004 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830    50.834 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928    53.763    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078    53.841 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         1.230    55.071    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X45Y66         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/i_reg[25]/C
                         clock pessimism              0.000    55.071    
                         clock uncertainty           -0.154    54.917    
    SLICE_X45Y66         FDCE (Recov_fdce_C_CLR)     -0.331    54.586    main_design_i/noip_lvds_stream_0/U0/i_reg[25]
  -------------------------------------------------------------------
                         required time                         54.586    
                         arrival time                         -57.808    
  -------------------------------------------------------------------
                         slack                                 -3.222    

Slack (VIOLATED) :        -3.222ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/i_reg[26]/CLR
                            (recovery check against rising-edge clock lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.004ns  (lvds_clk_0 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        5.355ns  (logic 0.484ns (9.038%)  route 4.871ns (90.962%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.614ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.067ns = ( 55.071 - 50.004 ) 
    Source Clock Delay      (SCD):    2.453ns = ( 52.453 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.374    52.453    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y72         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.379    52.832 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=97, routed)          2.529    55.361    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X38Y68         LUT1 (Prop_lut1_I0_O)        0.105    55.466 f  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         2.342    57.808    main_design_i/noip_lvds_stream_0/U0/fifo_srst
    SLICE_X45Y66         FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/i_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                     50.004    50.004 r  
    B19                                               0.000    50.004 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830    50.834 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928    53.763    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078    53.841 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         1.230    55.071    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X45Y66         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/i_reg[26]/C
                         clock pessimism              0.000    55.071    
                         clock uncertainty           -0.154    54.917    
    SLICE_X45Y66         FDCE (Recov_fdce_C_CLR)     -0.331    54.586    main_design_i/noip_lvds_stream_0/U0/i_reg[26]
  -------------------------------------------------------------------
                         required time                         54.586    
                         arrival time                         -57.808    
  -------------------------------------------------------------------
                         slack                                 -3.222    

Slack (VIOLATED) :        -3.222ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/i_reg[27]/CLR
                            (recovery check against rising-edge clock lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.004ns  (lvds_clk_0 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        5.355ns  (logic 0.484ns (9.038%)  route 4.871ns (90.962%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.614ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.067ns = ( 55.071 - 50.004 ) 
    Source Clock Delay      (SCD):    2.453ns = ( 52.453 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.374    52.453    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y72         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.379    52.832 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=97, routed)          2.529    55.361    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X38Y68         LUT1 (Prop_lut1_I0_O)        0.105    55.466 f  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         2.342    57.808    main_design_i/noip_lvds_stream_0/U0/fifo_srst
    SLICE_X45Y66         FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/i_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                     50.004    50.004 r  
    B19                                               0.000    50.004 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830    50.834 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928    53.763    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078    53.841 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         1.230    55.071    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X45Y66         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/i_reg[27]/C
                         clock pessimism              0.000    55.071    
                         clock uncertainty           -0.154    54.917    
    SLICE_X45Y66         FDCE (Recov_fdce_C_CLR)     -0.331    54.586    main_design_i/noip_lvds_stream_0/U0/i_reg[27]
  -------------------------------------------------------------------
                         required time                         54.586    
                         arrival time                         -57.808    
  -------------------------------------------------------------------
                         slack                                 -3.222    

Slack (VIOLATED) :        -3.215ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][1]/CLR
                            (recovery check against rising-edge clock lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.004ns  (lvds_clk_0 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        5.348ns  (logic 0.484ns (9.050%)  route 4.864ns (90.950%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.615ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.068ns = ( 55.072 - 50.004 ) 
    Source Clock Delay      (SCD):    2.453ns = ( 52.453 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.374    52.453    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y72         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.379    52.832 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=97, routed)          2.529    55.361    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X38Y68         LUT1 (Prop_lut1_I0_O)        0.105    55.466 f  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         2.335    57.801    main_design_i/noip_lvds_stream_0/U0/fifo_srst
    SLICE_X41Y65         FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                     50.004    50.004 r  
    B19                                               0.000    50.004 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830    50.834 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928    53.763    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078    53.841 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         1.231    55.072    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X41Y65         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][1]/C
                         clock pessimism              0.000    55.072    
                         clock uncertainty           -0.154    54.918    
    SLICE_X41Y65         FDCE (Recov_fdce_C_CLR)     -0.331    54.587    main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][1]
  -------------------------------------------------------------------
                         required time                         54.587    
                         arrival time                         -57.801    
  -------------------------------------------------------------------
                         slack                                 -3.215    

Slack (VIOLATED) :        -3.215ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[0]/CLR
                            (recovery check against rising-edge clock lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.004ns  (lvds_clk_0 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        5.348ns  (logic 0.484ns (9.050%)  route 4.864ns (90.950%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.615ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.068ns = ( 55.072 - 50.004 ) 
    Source Clock Delay      (SCD):    2.453ns = ( 52.453 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.374    52.453    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y72         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.379    52.832 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=97, routed)          2.529    55.361    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X38Y68         LUT1 (Prop_lut1_I0_O)        0.105    55.466 f  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         2.335    57.801    main_design_i/noip_lvds_stream_0/U0/fifo_srst
    SLICE_X41Y65         FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                     50.004    50.004 r  
    B19                                               0.000    50.004 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830    50.834 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928    53.763    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078    53.841 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         1.231    55.072    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X41Y65         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[0]/C
                         clock pessimism              0.000    55.072    
                         clock uncertainty           -0.154    54.918    
    SLICE_X41Y65         FDCE (Recov_fdce_C_CLR)     -0.331    54.587    main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[0]
  -------------------------------------------------------------------
                         required time                         54.587    
                         arrival time                         -57.801    
  -------------------------------------------------------------------
                         slack                                 -3.215    

Slack (VIOLATED) :        -3.210ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][2]/CLR
                            (recovery check against rising-edge clock lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.004ns  (lvds_clk_0 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        5.343ns  (logic 0.484ns (9.058%)  route 4.859ns (90.942%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.615ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.068ns = ( 55.072 - 50.004 ) 
    Source Clock Delay      (SCD):    2.453ns = ( 52.453 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.374    52.453    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y72         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.379    52.832 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=97, routed)          2.529    55.361    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X38Y68         LUT1 (Prop_lut1_I0_O)        0.105    55.466 f  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         2.330    57.796    main_design_i/noip_lvds_stream_0/U0/fifo_srst
    SLICE_X43Y66         FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                     50.004    50.004 r  
    B19                                               0.000    50.004 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830    50.834 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928    53.763    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078    53.841 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         1.231    55.072    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X43Y66         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][2]/C
                         clock pessimism              0.000    55.072    
                         clock uncertainty           -0.154    54.918    
    SLICE_X43Y66         FDCE (Recov_fdce_C_CLR)     -0.331    54.587    main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][2]
  -------------------------------------------------------------------
                         required time                         54.587    
                         arrival time                         -57.796    
  -------------------------------------------------------------------
                         slack                                 -3.210    

Slack (VIOLATED) :        -3.162ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[5]/CLR
                            (recovery check against rising-edge clock lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.004ns  (lvds_clk_0 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        5.299ns  (logic 0.484ns (9.135%)  route 4.815ns (90.865%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.618ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.071ns = ( 55.075 - 50.004 ) 
    Source Clock Delay      (SCD):    2.453ns = ( 52.453 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.374    52.453    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y72         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.379    52.832 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=97, routed)          2.529    55.361    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X38Y68         LUT1 (Prop_lut1_I0_O)        0.105    55.466 f  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         2.285    57.752    main_design_i/noip_lvds_stream_0/U0/fifo_srst
    SLICE_X37Y63         FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                     50.004    50.004 r  
    B19                                               0.000    50.004 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830    50.834 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928    53.763    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078    53.841 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         1.234    55.075    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X37Y63         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[5]/C
                         clock pessimism              0.000    55.075    
                         clock uncertainty           -0.154    54.921    
    SLICE_X37Y63         FDCE (Recov_fdce_C_CLR)     -0.331    54.590    main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[5]
  -------------------------------------------------------------------
                         required time                         54.590    
                         arrival time                         -57.752    
  -------------------------------------------------------------------
                         slack                                 -3.162    

Slack (VIOLATED) :        -3.152ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/i_reg[4]/CLR
                            (recovery check against rising-edge clock lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.004ns  (lvds_clk_0 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        5.286ns  (logic 0.484ns (9.157%)  route 4.802ns (90.843%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.615ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.068ns = ( 55.072 - 50.004 ) 
    Source Clock Delay      (SCD):    2.453ns = ( 52.453 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.374    52.453    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y72         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.379    52.832 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=97, routed)          2.529    55.361    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X38Y68         LUT1 (Prop_lut1_I0_O)        0.105    55.466 f  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         2.273    57.739    main_design_i/noip_lvds_stream_0/U0/fifo_srst
    SLICE_X44Y64         FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/i_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                     50.004    50.004 r  
    B19                                               0.000    50.004 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830    50.834 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928    53.763    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078    53.841 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         1.231    55.072    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X44Y64         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/i_reg[4]/C
                         clock pessimism              0.000    55.072    
                         clock uncertainty           -0.154    54.918    
    SLICE_X44Y64         FDCE (Recov_fdce_C_CLR)     -0.331    54.587    main_design_i/noip_lvds_stream_0/U0/i_reg[4]
  -------------------------------------------------------------------
                         required time                         54.587    
                         arrival time                         -57.739    
  -------------------------------------------------------------------
                         slack                                 -3.152    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][6]/CLR
                            (removal check against rising-edge clock lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.696ns  (logic 0.186ns (6.898%)  route 2.510ns (93.102%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.196ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.546     0.882    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y72         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=97, routed)          1.440     2.463    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X38Y68         LUT1 (Prop_lut1_I0_O)        0.045     2.508 f  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         1.070     3.578    main_design_i/noip_lvds_stream_0/U0/fifo_srst
    SLICE_X42Y65         FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         0.820     3.196    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X42Y65         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][6]/C
                         clock pessimism              0.000     3.196    
                         clock uncertainty            0.154     3.350    
    SLICE_X42Y65         FDCE (Remov_fdce_C_CLR)     -0.067     3.283    main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][6]
  -------------------------------------------------------------------
                         required time                         -3.283    
                         arrival time                           3.578    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][7]/CLR
                            (removal check against rising-edge clock lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.696ns  (logic 0.186ns (6.898%)  route 2.510ns (93.102%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.196ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.546     0.882    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y72         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=97, routed)          1.440     2.463    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X38Y68         LUT1 (Prop_lut1_I0_O)        0.045     2.508 f  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         1.070     3.578    main_design_i/noip_lvds_stream_0/U0/fifo_srst
    SLICE_X42Y65         FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         0.820     3.196    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X42Y65         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][7]/C
                         clock pessimism              0.000     3.196    
                         clock uncertainty            0.154     3.350    
    SLICE_X42Y65         FDCE (Remov_fdce_C_CLR)     -0.067     3.283    main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][7]
  -------------------------------------------------------------------
                         required time                         -3.283    
                         arrival time                           3.578    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[2]/CLR
                            (removal check against rising-edge clock lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.696ns  (logic 0.186ns (6.898%)  route 2.510ns (93.102%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.196ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.546     0.882    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y72         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=97, routed)          1.440     2.463    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X38Y68         LUT1 (Prop_lut1_I0_O)        0.045     2.508 f  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         1.070     3.578    main_design_i/noip_lvds_stream_0/U0/fifo_srst
    SLICE_X42Y65         FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         0.820     3.196    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X42Y65         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[2]/C
                         clock pessimism              0.000     3.196    
                         clock uncertainty            0.154     3.350    
    SLICE_X42Y65         FDCE (Remov_fdce_C_CLR)     -0.067     3.283    main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.283    
                         arrival time                           3.578    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/fifo_wr_en_reg/CLR
                            (removal check against rising-edge clock lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.713ns  (logic 0.186ns (6.855%)  route 2.527ns (93.145%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.194ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.546     0.882    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y72         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=97, routed)          1.440     2.463    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X38Y68         LUT1 (Prop_lut1_I0_O)        0.045     2.508 f  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         1.087     3.595    main_design_i/noip_lvds_stream_0/U0/fifo_srst
    SLICE_X46Y67         FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/fifo_wr_en_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         0.818     3.194    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X46Y67         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/fifo_wr_en_reg/C
                         clock pessimism              0.000     3.194    
                         clock uncertainty            0.154     3.348    
    SLICE_X46Y67         FDCE (Remov_fdce_C_CLR)     -0.067     3.281    main_design_i/noip_lvds_stream_0/U0/fifo_wr_en_reg
  -------------------------------------------------------------------
                         required time                         -3.281    
                         arrival time                           3.595    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/pixel_polarity_reg[0]/CLR
                            (removal check against rising-edge clock lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.713ns  (logic 0.186ns (6.855%)  route 2.527ns (93.145%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.194ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.546     0.882    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y72         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=97, routed)          1.440     2.463    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X38Y68         LUT1 (Prop_lut1_I0_O)        0.045     2.508 f  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         1.087     3.595    main_design_i/noip_lvds_stream_0/U0/fifo_srst
    SLICE_X46Y67         FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/pixel_polarity_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         0.818     3.194    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X46Y67         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/pixel_polarity_reg[0]/C
                         clock pessimism              0.000     3.194    
                         clock uncertainty            0.154     3.348    
    SLICE_X46Y67         FDCE (Remov_fdce_C_CLR)     -0.067     3.281    main_design_i/noip_lvds_stream_0/U0/pixel_polarity_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.281    
                         arrival time                           3.595    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/bitslip_reg[3]/CLR
                            (removal check against rising-edge clock lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.696ns  (logic 0.186ns (6.899%)  route 2.510ns (93.101%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.193ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.546     0.882    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y72         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=97, routed)          1.440     2.463    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X38Y68         LUT1 (Prop_lut1_I0_O)        0.045     2.508 f  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         1.070     3.578    main_design_i/noip_lvds_stream_0/U0/fifo_srst
    SLICE_X45Y68         FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/bitslip_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         0.817     3.193    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X45Y68         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/bitslip_reg[3]/C
                         clock pessimism              0.000     3.193    
                         clock uncertainty            0.154     3.347    
    SLICE_X45Y68         FDCE (Remov_fdce_C_CLR)     -0.092     3.255    main_design_i/noip_lvds_stream_0/U0/bitslip_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.255    
                         arrival time                           3.578    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][3]/CLR
                            (removal check against rising-edge clock lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.727ns  (logic 0.186ns (6.822%)  route 2.541ns (93.178%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.196ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.546     0.882    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y72         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=97, routed)          1.440     2.463    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X38Y68         LUT1 (Prop_lut1_I0_O)        0.045     2.508 f  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         1.100     3.608    main_design_i/noip_lvds_stream_0/U0/fifo_srst
    SLICE_X46Y65         FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         0.820     3.196    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X46Y65         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][3]/C
                         clock pessimism              0.000     3.196    
                         clock uncertainty            0.154     3.350    
    SLICE_X46Y65         FDCE (Remov_fdce_C_CLR)     -0.067     3.283    main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -3.283    
                         arrival time                           3.608    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[7]/CLR
                            (removal check against rising-edge clock lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.727ns  (logic 0.186ns (6.822%)  route 2.541ns (93.178%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.196ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.546     0.882    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y72         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=97, routed)          1.440     2.463    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X38Y68         LUT1 (Prop_lut1_I0_O)        0.045     2.508 f  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         1.100     3.608    main_design_i/noip_lvds_stream_0/U0/fifo_srst
    SLICE_X46Y65         FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         0.820     3.196    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X46Y65         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[7]/C
                         clock pessimism              0.000     3.196    
                         clock uncertainty            0.154     3.350    
    SLICE_X46Y65         FDCE (Remov_fdce_C_CLR)     -0.067     3.283    main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.283    
                         arrival time                           3.608    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/i_reg[0]/CLR
                            (removal check against rising-edge clock lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.713ns  (logic 0.186ns (6.857%)  route 2.527ns (93.143%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.198ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.546     0.882    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y72         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=97, routed)          1.440     2.463    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X38Y68         LUT1 (Prop_lut1_I0_O)        0.045     2.508 f  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         1.086     3.594    main_design_i/noip_lvds_stream_0/U0/fifo_srst
    SLICE_X41Y62         FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/i_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         0.822     3.198    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X41Y62         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/i_reg[0]/C
                         clock pessimism              0.000     3.198    
                         clock uncertainty            0.154     3.352    
    SLICE_X41Y62         FDCE (Remov_fdce_C_CLR)     -0.092     3.260    main_design_i/noip_lvds_stream_0/U0/i_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.260    
                         arrival time                           3.594    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[1]/CLR
                            (removal check against rising-edge clock lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.713ns  (logic 0.186ns (6.855%)  route 2.527ns (93.145%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.194ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.546     0.882    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y72         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=97, routed)          1.440     2.463    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X38Y68         LUT1 (Prop_lut1_I0_O)        0.045     2.508 f  main_design_i/noip_lvds_stream_0/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         1.087     3.595    main_design_i/noip_lvds_stream_0/U0/fifo_srst
    SLICE_X47Y67         FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         0.818     3.194    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X47Y67         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[1]/C
                         clock pessimism              0.000     3.194    
                         clock uncertainty            0.154     3.348    
    SLICE_X47Y67         FDCE (Remov_fdce_C_CLR)     -0.092     3.256    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.256    
                         arrival time                           3.595    
  -------------------------------------------------------------------
                         slack                                  0.339    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  lvds_clk_1

Setup :           64  Failing Endpoints,  Worst Slack       -2.346ns,  Total Violation     -138.393ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.219ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.346ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/i_reg[1]/CLR
                            (recovery check against rising-edge clock lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.004ns  (lvds_clk_1 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        3.514ns  (logic 0.484ns (13.775%)  route 3.030ns (86.225%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.648ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.101ns = ( 54.105 - 50.004 ) 
    Source Clock Delay      (SCD):    2.453ns = ( 52.453 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.374    52.453    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y72         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.379    52.832 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=97, routed)          1.402    54.234    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X43Y71         LUT1 (Prop_lut1_I0_O)        0.105    54.339 f  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         1.628    55.967    main_design_i/noip_lvds_stream_1/U0/fifo_srst
    SLICE_X47Y68         FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/i_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                     50.004    50.004 r  
    J18                                               0.000    50.004 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837    50.841 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961    52.801    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.078    52.879 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         1.226    54.105    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X47Y68         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/i_reg[1]/C
                         clock pessimism              0.000    54.105    
                         clock uncertainty           -0.154    53.951    
    SLICE_X47Y68         FDCE (Recov_fdce_C_CLR)     -0.331    53.620    main_design_i/noip_lvds_stream_1/U0/i_reg[1]
  -------------------------------------------------------------------
                         required time                         53.620    
                         arrival time                         -55.967    
  -------------------------------------------------------------------
                         slack                                 -2.346    

Slack (VIOLATED) :        -2.265ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/i_reg[5]/CLR
                            (recovery check against rising-edge clock lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.004ns  (lvds_clk_1 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        3.431ns  (logic 0.484ns (14.106%)  route 2.947ns (85.894%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.647ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.100ns = ( 54.104 - 50.004 ) 
    Source Clock Delay      (SCD):    2.453ns = ( 52.453 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.374    52.453    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y72         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.379    52.832 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=97, routed)          1.402    54.234    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X43Y71         LUT1 (Prop_lut1_I0_O)        0.105    54.339 f  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         1.545    55.884    main_design_i/noip_lvds_stream_1/U0/fifo_srst
    SLICE_X40Y70         FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/i_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                     50.004    50.004 r  
    J18                                               0.000    50.004 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837    50.841 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961    52.801    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.078    52.879 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         1.225    54.104    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X40Y70         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/i_reg[5]/C
                         clock pessimism              0.000    54.104    
                         clock uncertainty           -0.154    53.950    
    SLICE_X40Y70         FDCE (Recov_fdce_C_CLR)     -0.331    53.619    main_design_i/noip_lvds_stream_1/U0/i_reg[5]
  -------------------------------------------------------------------
                         required time                         53.619    
                         arrival time                         -55.884    
  -------------------------------------------------------------------
                         slack                                 -2.265    

Slack (VIOLATED) :        -2.265ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/i_reg[6]/CLR
                            (recovery check against rising-edge clock lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.004ns  (lvds_clk_1 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        3.431ns  (logic 0.484ns (14.106%)  route 2.947ns (85.894%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.647ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.100ns = ( 54.104 - 50.004 ) 
    Source Clock Delay      (SCD):    2.453ns = ( 52.453 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.374    52.453    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y72         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.379    52.832 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=97, routed)          1.402    54.234    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X43Y71         LUT1 (Prop_lut1_I0_O)        0.105    54.339 f  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         1.545    55.884    main_design_i/noip_lvds_stream_1/U0/fifo_srst
    SLICE_X40Y70         FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/i_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                     50.004    50.004 r  
    J18                                               0.000    50.004 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837    50.841 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961    52.801    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.078    52.879 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         1.225    54.104    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X40Y70         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/i_reg[6]/C
                         clock pessimism              0.000    54.104    
                         clock uncertainty           -0.154    53.950    
    SLICE_X40Y70         FDCE (Recov_fdce_C_CLR)     -0.331    53.619    main_design_i/noip_lvds_stream_1/U0/i_reg[6]
  -------------------------------------------------------------------
                         required time                         53.619    
                         arrival time                         -55.884    
  -------------------------------------------------------------------
                         slack                                 -2.265    

Slack (VIOLATED) :        -2.265ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/i_reg[8]/CLR
                            (recovery check against rising-edge clock lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.004ns  (lvds_clk_1 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        3.431ns  (logic 0.484ns (14.106%)  route 2.947ns (85.894%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.647ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.100ns = ( 54.104 - 50.004 ) 
    Source Clock Delay      (SCD):    2.453ns = ( 52.453 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.374    52.453    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y72         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.379    52.832 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=97, routed)          1.402    54.234    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X43Y71         LUT1 (Prop_lut1_I0_O)        0.105    54.339 f  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         1.545    55.884    main_design_i/noip_lvds_stream_1/U0/fifo_srst
    SLICE_X40Y70         FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/i_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                     50.004    50.004 r  
    J18                                               0.000    50.004 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837    50.841 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961    52.801    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.078    52.879 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         1.225    54.104    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X40Y70         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/i_reg[8]/C
                         clock pessimism              0.000    54.104    
                         clock uncertainty           -0.154    53.950    
    SLICE_X40Y70         FDCE (Recov_fdce_C_CLR)     -0.331    53.619    main_design_i/noip_lvds_stream_1/U0/i_reg[8]
  -------------------------------------------------------------------
                         required time                         53.619    
                         arrival time                         -55.884    
  -------------------------------------------------------------------
                         slack                                 -2.265    

Slack (VIOLATED) :        -2.250ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][6]/CLR
                            (recovery check against rising-edge clock lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.004ns  (lvds_clk_1 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        3.417ns  (logic 0.484ns (14.163%)  route 2.933ns (85.837%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.648ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.101ns = ( 54.105 - 50.004 ) 
    Source Clock Delay      (SCD):    2.453ns = ( 52.453 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.374    52.453    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y72         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.379    52.832 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=97, routed)          1.402    54.234    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X43Y71         LUT1 (Prop_lut1_I0_O)        0.105    54.339 f  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         1.531    55.870    main_design_i/noip_lvds_stream_1/U0/fifo_srst
    SLICE_X40Y69         FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                     50.004    50.004 r  
    J18                                               0.000    50.004 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837    50.841 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961    52.801    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.078    52.879 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         1.226    54.105    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X40Y69         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][6]/C
                         clock pessimism              0.000    54.105    
                         clock uncertainty           -0.154    53.951    
    SLICE_X40Y69         FDCE (Recov_fdce_C_CLR)     -0.331    53.620    main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][6]
  -------------------------------------------------------------------
                         required time                         53.620    
                         arrival time                         -55.870    
  -------------------------------------------------------------------
                         slack                                 -2.250    

Slack (VIOLATED) :        -2.246ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/i_reg[0]/CLR
                            (recovery check against rising-edge clock lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.004ns  (lvds_clk_1 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        3.414ns  (logic 0.484ns (14.179%)  route 2.930ns (85.821%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.648ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.101ns = ( 54.105 - 50.004 ) 
    Source Clock Delay      (SCD):    2.453ns = ( 52.453 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.374    52.453    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y72         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.379    52.832 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=97, routed)          1.402    54.234    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X43Y71         LUT1 (Prop_lut1_I0_O)        0.105    54.339 f  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         1.527    55.867    main_design_i/noip_lvds_stream_1/U0/fifo_srst
    SLICE_X41Y69         FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/i_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                     50.004    50.004 r  
    J18                                               0.000    50.004 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837    50.841 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961    52.801    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.078    52.879 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         1.226    54.105    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X41Y69         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/i_reg[0]/C
                         clock pessimism              0.000    54.105    
                         clock uncertainty           -0.154    53.951    
    SLICE_X41Y69         FDCE (Recov_fdce_C_CLR)     -0.331    53.620    main_design_i/noip_lvds_stream_1/U0/i_reg[0]
  -------------------------------------------------------------------
                         required time                         53.620    
                         arrival time                         -55.867    
  -------------------------------------------------------------------
                         slack                                 -2.246    

Slack (VIOLATED) :        -2.246ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/i_reg[2]/CLR
                            (recovery check against rising-edge clock lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.004ns  (lvds_clk_1 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        3.414ns  (logic 0.484ns (14.179%)  route 2.930ns (85.821%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.648ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.101ns = ( 54.105 - 50.004 ) 
    Source Clock Delay      (SCD):    2.453ns = ( 52.453 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.374    52.453    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y72         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.379    52.832 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=97, routed)          1.402    54.234    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X43Y71         LUT1 (Prop_lut1_I0_O)        0.105    54.339 f  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         1.527    55.867    main_design_i/noip_lvds_stream_1/U0/fifo_srst
    SLICE_X41Y69         FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/i_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                     50.004    50.004 r  
    J18                                               0.000    50.004 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837    50.841 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961    52.801    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.078    52.879 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         1.226    54.105    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X41Y69         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/i_reg[2]/C
                         clock pessimism              0.000    54.105    
                         clock uncertainty           -0.154    53.951    
    SLICE_X41Y69         FDCE (Recov_fdce_C_CLR)     -0.331    53.620    main_design_i/noip_lvds_stream_1/U0/i_reg[2]
  -------------------------------------------------------------------
                         required time                         53.620    
                         arrival time                         -55.867    
  -------------------------------------------------------------------
                         slack                                 -2.246    

Slack (VIOLATED) :        -2.240ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][4]/CLR
                            (recovery check against rising-edge clock lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.004ns  (lvds_clk_1 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        3.403ns  (logic 0.484ns (14.222%)  route 2.919ns (85.778%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.644ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.097ns = ( 54.101 - 50.004 ) 
    Source Clock Delay      (SCD):    2.453ns = ( 52.453 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.374    52.453    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y72         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.379    52.832 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=97, routed)          1.402    54.234    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X43Y71         LUT1 (Prop_lut1_I0_O)        0.105    54.339 f  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         1.517    55.856    main_design_i/noip_lvds_stream_1/U0/fifo_srst
    SLICE_X45Y72         FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                     50.004    50.004 r  
    J18                                               0.000    50.004 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837    50.841 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961    52.801    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.078    52.879 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         1.222    54.101    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X45Y72         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][4]/C
                         clock pessimism              0.000    54.101    
                         clock uncertainty           -0.154    53.947    
    SLICE_X45Y72         FDCE (Recov_fdce_C_CLR)     -0.331    53.616    main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][4]
  -------------------------------------------------------------------
                         required time                         53.616    
                         arrival time                         -55.856    
  -------------------------------------------------------------------
                         slack                                 -2.240    

Slack (VIOLATED) :        -2.240ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][7]/CLR
                            (recovery check against rising-edge clock lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.004ns  (lvds_clk_1 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        3.403ns  (logic 0.484ns (14.222%)  route 2.919ns (85.778%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.644ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.097ns = ( 54.101 - 50.004 ) 
    Source Clock Delay      (SCD):    2.453ns = ( 52.453 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.374    52.453    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y72         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.379    52.832 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=97, routed)          1.402    54.234    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X43Y71         LUT1 (Prop_lut1_I0_O)        0.105    54.339 f  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         1.517    55.856    main_design_i/noip_lvds_stream_1/U0/fifo_srst
    SLICE_X45Y72         FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                     50.004    50.004 r  
    J18                                               0.000    50.004 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837    50.841 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961    52.801    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.078    52.879 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         1.222    54.101    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X45Y72         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][7]/C
                         clock pessimism              0.000    54.101    
                         clock uncertainty           -0.154    53.947    
    SLICE_X45Y72         FDCE (Recov_fdce_C_CLR)     -0.331    53.616    main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][7]
  -------------------------------------------------------------------
                         required time                         53.616    
                         arrival time                         -55.856    
  -------------------------------------------------------------------
                         slack                                 -2.240    

Slack (VIOLATED) :        -2.240ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[2]/CLR
                            (recovery check against rising-edge clock lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.004ns  (lvds_clk_1 rise@50.004ns - clk_fpga_0 rise@50.000ns)
  Data Path Delay:        3.403ns  (logic 0.484ns (14.222%)  route 2.919ns (85.778%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.644ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.097ns = ( 54.101 - 50.004 ) 
    Source Clock Delay      (SCD):    2.453ns = ( 52.453 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    50.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    51.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.374    52.453    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y72         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.379    52.832 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=97, routed)          1.402    54.234    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X43Y71         LUT1 (Prop_lut1_I0_O)        0.105    54.339 f  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         1.517    55.856    main_design_i/noip_lvds_stream_1/U0/fifo_srst
    SLICE_X45Y72         FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                     50.004    50.004 r  
    J18                                               0.000    50.004 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000    50.004    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837    50.841 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961    52.801    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.078    52.879 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         1.222    54.101    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X45Y72         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[2]/C
                         clock pessimism              0.000    54.101    
                         clock uncertainty           -0.154    53.947    
    SLICE_X45Y72         FDCE (Recov_fdce_C_CLR)     -0.331    53.616    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[2]
  -------------------------------------------------------------------
                         required time                         53.616    
                         arrival time                         -55.856    
  -------------------------------------------------------------------
                         slack                                 -2.240    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/i_reg[7]/CLR
                            (removal check against rising-edge clock lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.552ns  (logic 0.186ns (11.982%)  route 1.366ns (88.018%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.153ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.546     0.882    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y72         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=97, routed)          0.761     1.784    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X43Y71         LUT1 (Prop_lut1_I0_O)        0.045     1.829 f  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         0.605     2.434    main_design_i/noip_lvds_stream_1/U0/fifo_srst
    SLICE_X45Y73         FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/i_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.314    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.344 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         0.809     2.153    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X45Y73         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/i_reg[7]/C
                         clock pessimism              0.000     2.153    
                         clock uncertainty            0.154     2.307    
    SLICE_X45Y73         FDCE (Remov_fdce_C_CLR)     -0.092     2.215    main_design_i/noip_lvds_stream_1/U0/i_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.215    
                         arrival time                           2.434    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_word_ready_reg/CLR
                            (removal check against rising-edge clock lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.670ns  (logic 0.186ns (11.136%)  route 1.484ns (88.864%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.152ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.546     0.882    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y72         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=97, routed)          0.761     1.784    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X43Y71         LUT1 (Prop_lut1_I0_O)        0.045     1.829 f  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         0.723     2.552    main_design_i/noip_lvds_stream_1/U0/fifo_srst
    SLICE_X38Y74         FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/lvds_word_ready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.314    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.344 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         0.808     2.152    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X38Y74         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_word_ready_reg/C
                         clock pessimism              0.000     2.152    
                         clock uncertainty            0.154     2.306    
    SLICE_X38Y74         FDCE (Remov_fdce_C_CLR)     -0.067     2.239    main_design_i/noip_lvds_stream_1/U0/lvds_word_ready_reg
  -------------------------------------------------------------------
                         required time                         -2.239    
                         arrival time                           2.552    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/bitslip_reg[3]/CLR
                            (removal check against rising-edge clock lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.678ns  (logic 0.186ns (11.084%)  route 1.492ns (88.916%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.153ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.546     0.882    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y72         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=97, routed)          0.761     1.784    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X43Y71         LUT1 (Prop_lut1_I0_O)        0.045     1.829 f  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         0.731     2.560    main_design_i/noip_lvds_stream_1/U0/fifo_srst
    SLICE_X36Y73         FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/bitslip_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.314    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.344 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         0.809     2.153    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X36Y73         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/bitslip_reg[3]/C
                         clock pessimism              0.000     2.153    
                         clock uncertainty            0.154     2.307    
    SLICE_X36Y73         FDCE (Remov_fdce_C_CLR)     -0.067     2.240    main_design_i/noip_lvds_stream_1/U0/bitslip_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.240    
                         arrival time                           2.560    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[2]/CLR
                            (removal check against rising-edge clock lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.653ns  (logic 0.186ns (11.254%)  route 1.467ns (88.746%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.152ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.546     0.882    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y72         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=97, routed)          0.761     1.784    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X43Y71         LUT1 (Prop_lut1_I0_O)        0.045     1.829 f  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         0.706     2.534    main_design_i/noip_lvds_stream_1/U0/fifo_srst
    SLICE_X40Y74         FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.314    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.344 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         0.808     2.152    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X40Y74         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[2]/C
                         clock pessimism              0.000     2.152    
                         clock uncertainty            0.154     2.306    
    SLICE_X40Y74         FDCE (Remov_fdce_C_CLR)     -0.092     2.214    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.214    
                         arrival time                           2.534    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[3]/CLR
                            (removal check against rising-edge clock lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.653ns  (logic 0.186ns (11.254%)  route 1.467ns (88.746%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.152ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.546     0.882    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y72         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=97, routed)          0.761     1.784    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X43Y71         LUT1 (Prop_lut1_I0_O)        0.045     1.829 f  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         0.706     2.534    main_design_i/noip_lvds_stream_1/U0/fifo_srst
    SLICE_X40Y74         FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.314    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.344 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         0.808     2.152    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X40Y74         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[3]/C
                         clock pessimism              0.000     2.152    
                         clock uncertainty            0.154     2.306    
    SLICE_X40Y74         FDCE (Remov_fdce_C_CLR)     -0.092     2.214    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.214    
                         arrival time                           2.534    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[6]/CLR
                            (removal check against rising-edge clock lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.653ns  (logic 0.186ns (11.254%)  route 1.467ns (88.746%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.152ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.546     0.882    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y72         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=97, routed)          0.761     1.784    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X43Y71         LUT1 (Prop_lut1_I0_O)        0.045     1.829 f  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         0.706     2.534    main_design_i/noip_lvds_stream_1/U0/fifo_srst
    SLICE_X40Y74         FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.314    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.344 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         0.808     2.152    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X40Y74         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[6]/C
                         clock pessimism              0.000     2.152    
                         clock uncertainty            0.154     2.306    
    SLICE_X40Y74         FDCE (Remov_fdce_C_CLR)     -0.092     2.214    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.214    
                         arrival time                           2.534    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[3]/CLR
                            (removal check against rising-edge clock lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.665ns  (logic 0.186ns (11.170%)  route 1.479ns (88.830%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.155ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.546     0.882    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y72         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=97, routed)          0.761     1.784    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X43Y71         LUT1 (Prop_lut1_I0_O)        0.045     1.829 f  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         0.718     2.547    main_design_i/noip_lvds_stream_1/U0/fifo_srst
    SLICE_X39Y72         FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.314    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.344 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         0.811     2.155    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X39Y72         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[3]/C
                         clock pessimism              0.000     2.155    
                         clock uncertainty            0.154     2.309    
    SLICE_X39Y72         FDCE (Remov_fdce_C_CLR)     -0.092     2.217    main_design_i/noip_lvds_stream_1/U0/lvds_sync_word_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.217    
                         arrival time                           2.547    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/i_reg[31]/CLR
                            (removal check against rising-edge clock lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.665ns  (logic 0.186ns (11.171%)  route 1.479ns (88.829%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.153ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.546     0.882    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y72         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=97, routed)          0.761     1.784    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X43Y71         LUT1 (Prop_lut1_I0_O)        0.045     1.829 f  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         0.718     2.547    main_design_i/noip_lvds_stream_1/U0/fifo_srst
    SLICE_X43Y73         FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/i_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.314    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.344 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         0.809     2.153    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X43Y73         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/i_reg[31]/C
                         clock pessimism              0.000     2.153    
                         clock uncertainty            0.154     2.307    
    SLICE_X43Y73         FDCE (Remov_fdce_C_CLR)     -0.092     2.215    main_design_i/noip_lvds_stream_1/U0/i_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.215    
                         arrival time                           2.547    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[1]/CLR
                            (removal check against rising-edge clock lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.669ns  (logic 0.186ns (11.146%)  route 1.483ns (88.854%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.152ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.546     0.882    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y72         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=97, routed)          0.761     1.784    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X43Y71         LUT1 (Prop_lut1_I0_O)        0.045     1.829 f  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         0.722     2.550    main_design_i/noip_lvds_stream_1/U0/fifo_srst
    SLICE_X43Y74         FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.314    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.344 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         0.808     2.152    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X43Y74         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[1]/C
                         clock pessimism              0.000     2.152    
                         clock uncertainty            0.154     2.306    
    SLICE_X43Y74         FDCE (Remov_fdce_C_CLR)     -0.092     2.214    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.214    
                         arrival time                           2.550    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[5]/CLR
                            (removal check against rising-edge clock lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_clk_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.669ns  (logic 0.186ns (11.146%)  route 1.483ns (88.854%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.152ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.546     0.882    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y72         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=97, routed)          0.761     1.784    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X43Y71         LUT1 (Prop_lut1_I0_O)        0.045     1.829 f  main_design_i/noip_lvds_stream_1/U0/fifo_srst_INST_0/O
                         net (fo=110, routed)         0.722     2.550    main_design_i/noip_lvds_stream_1/U0/fifo_srst
    SLICE_X43Y74         FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.314    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.344 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         0.808     2.152    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X43Y74         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[5]/C
                         clock pessimism              0.000     2.152    
                         clock uncertainty            0.154     2.306    
    SLICE_X43Y74         FDCE (Remov_fdce_C_CLR)     -0.092     2.214    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.214    
                         arrival time                           2.550    
  -------------------------------------------------------------------
                         slack                                  0.336    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_design_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            main_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.215ns  (logic 0.105ns (8.640%)  route 1.110ns (91.360%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.110     1.110    main_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X40Y90         LUT1 (Prop_lut1_I0_O)        0.105     1.215 r  main_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.215    main_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X40Y90         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.234     2.217    main_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X40Y90         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_design_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            main_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.582ns  (logic 0.045ns (7.729%)  route 0.537ns (92.271%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.537     0.537    main_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X40Y90         LUT1 (Prop_lut1_I0_O)        0.045     0.582 r  main_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.582    main_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X40Y90         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.823     1.189    main_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X40Y90         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay           104 Endpoints
Min Delay           104 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.580ns  (logic 0.484ns (5.641%)  route 8.096ns (94.359%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.216ns
    Source Clock Delay      (SCD):    2.453ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.374     2.453    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y72         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.379     2.832 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=97, routed)          7.691    10.523    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/s_aresetn
    SLICE_X52Y30         LUT1 (Prop_lut1_I0_O)        0.105    10.628 f  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/inverted_reset/O
                         net (fo=2, routed)           0.405    11.033    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X52Y30         FDPE                                         f  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.234     2.216    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X52Y30         FDPE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.580ns  (logic 0.484ns (5.641%)  route 8.096ns (94.359%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.216ns
    Source Clock Delay      (SCD):    2.453ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.374     2.453    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y72         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.379     2.832 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=97, routed)          7.691    10.523    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/s_aresetn
    SLICE_X52Y30         LUT1 (Prop_lut1_I0_O)        0.105    10.628 f  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/inverted_reset/O
                         net (fo=2, routed)           0.405    11.033    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X52Y30         FDPE                                         f  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.234     2.216    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X52Y30         FDPE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.528ns  (logic 0.502ns (5.886%)  route 8.026ns (94.114%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.226ns
    Source Clock Delay      (SCD):    2.453ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.374     2.453    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y72         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.379     2.832 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=97, routed)          7.449    10.281    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/s_aresetn
    SLICE_X40Y12         LUT1 (Prop_lut1_I0_O)        0.123    10.404 f  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/inverted_reset/O
                         net (fo=2, routed)           0.577    10.981    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X40Y19         FDPE                                         f  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.244     2.226    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X40Y19         FDPE                                         r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.528ns  (logic 0.502ns (5.886%)  route 8.026ns (94.114%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.226ns
    Source Clock Delay      (SCD):    2.453ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.374     2.453    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y72         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.379     2.832 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=97, routed)          7.449    10.281    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/s_aresetn
    SLICE_X40Y12         LUT1 (Prop_lut1_I0_O)        0.123    10.404 f  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/inverted_reset/O
                         net (fo=2, routed)           0.577    10.981    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X40Y19         FDPE                                         f  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.244     2.226    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X40Y19         FDPE                                         r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.835ns  (logic 0.484ns (7.082%)  route 6.351ns (92.918%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.371ns
    Source Clock Delay      (SCD):    2.453ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.374     2.453    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y72         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.379     2.832 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=97, routed)          5.950     8.782    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/s_aresetn
    SLICE_X3Y31          LUT1 (Prop_lut1_I0_O)        0.105     8.887 f  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/inverted_reset/O
                         net (fo=2, routed)           0.401     9.288    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X3Y31          FDPE                                         f  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.389     2.371    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y31          FDPE                                         r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.835ns  (logic 0.484ns (7.082%)  route 6.351ns (92.918%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.371ns
    Source Clock Delay      (SCD):    2.453ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.374     2.453    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y72         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.379     2.832 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=97, routed)          5.950     8.782    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/s_aresetn
    SLICE_X3Y31          LUT1 (Prop_lut1_I0_O)        0.105     8.887 f  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/inverted_reset/O
                         net (fo=2, routed)           0.401     9.288    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X3Y31          FDPE                                         f  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.389     2.371    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y31          FDPE                                         r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.385ns  (logic 0.484ns (7.581%)  route 5.901ns (92.419%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.302ns
    Source Clock Delay      (SCD):    2.453ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.374     2.453    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y72         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.379     2.832 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=97, routed)          5.467     8.299    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/s_aresetn
    SLICE_X20Y35         LUT1 (Prop_lut1_I0_O)        0.105     8.404 f  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/inverted_reset/O
                         net (fo=2, routed)           0.434     8.838    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X20Y35         FDPE                                         f  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.320     2.302    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X20Y35         FDPE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.385ns  (logic 0.484ns (7.581%)  route 5.901ns (92.419%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.302ns
    Source Clock Delay      (SCD):    2.453ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.374     2.453    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y72         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.379     2.832 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=97, routed)          5.467     8.299    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/s_aresetn
    SLICE_X20Y35         LUT1 (Prop_lut1_I0_O)        0.105     8.404 f  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/inverted_reset/O
                         net (fo=2, routed)           0.434     8.838    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X20Y35         FDPE                                         f  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.320     2.302    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X20Y35         FDPE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.974ns  (logic 0.494ns (8.269%)  route 5.480ns (91.731%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.379ns
    Source Clock Delay      (SCD):    2.453ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.374     2.453    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y72         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.379     2.832 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=97, routed)          4.748     7.580    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X11Y46         LUT1 (Prop_lut1_I0_O)        0.115     7.695 f  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=290, routed)         0.732     8.427    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X3Y49          FDPE                                         f  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.397     2.379    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y49          FDPE                                         r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.974ns  (logic 0.494ns (8.269%)  route 5.480ns (91.731%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.379ns
    Source Clock Delay      (SCD):    2.453ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.374     2.453    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y72         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.379     2.832 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=97, routed)          4.748     7.580    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X11Y46         LUT1 (Prop_lut1_I0_O)        0.115     7.695 f  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=290, routed)         0.732     8.427    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X3Y49          FDPE                                         f  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.397     2.379    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y49          FDPE                                         r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.235ns  (logic 0.128ns (54.525%)  route 0.107ns (45.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.554     0.890    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X33Y63         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y63         FDRE (Prop_fdre_C_Q)         0.128     1.018 r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[25]/Q
                         net (fo=1, routed)           0.107     1.124    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[25]
    SLICE_X33Y64         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.820     1.186    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X33Y64         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.235ns  (logic 0.128ns (54.525%)  route 0.107ns (45.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.554     0.890    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X35Y63         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y63         FDRE (Prop_fdre_C_Q)         0.128     1.018 r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[2]/Q
                         net (fo=1, routed)           0.107     1.124    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[2]
    SLICE_X35Y64         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.820     1.186    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X35Y64         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.235ns  (logic 0.128ns (54.525%)  route 0.107ns (45.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.569     0.905    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X27Y63         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y63         FDRE (Prop_fdre_C_Q)         0.128     1.033 r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[14]/Q
                         net (fo=1, routed)           0.107     1.139    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[14]
    SLICE_X27Y64         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.838     1.204    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X27Y64         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.235ns  (logic 0.128ns (54.525%)  route 0.107ns (45.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.572     0.908    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X27Y59         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y59         FDRE (Prop_fdre_C_Q)         0.128     1.036 r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]/Q
                         net (fo=1, routed)           0.107     1.142    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[6]
    SLICE_X27Y60         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.841     1.207    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X27Y60         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.235ns  (logic 0.128ns (54.525%)  route 0.107ns (45.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.572     0.908    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X27Y57         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y57         FDRE (Prop_fdre_C_Q)         0.128     1.036 r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[7]/Q
                         net (fo=1, routed)           0.107     1.142    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[7]
    SLICE_X27Y58         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.842     1.208    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X27Y58         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.235ns  (logic 0.128ns (54.525%)  route 0.107ns (45.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.573     0.909    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X27Y55         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y55         FDRE (Prop_fdre_C_Q)         0.128     1.037 r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[4]/Q
                         net (fo=1, routed)           0.107     1.143    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[4]
    SLICE_X27Y56         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.843     1.209    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X27Y56         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.235ns  (logic 0.128ns (54.525%)  route 0.107ns (45.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.574     0.910    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X31Y61         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y61         FDRE (Prop_fdre_C_Q)         0.128     1.038 r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[16]/Q
                         net (fo=1, routed)           0.107     1.144    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[16]
    SLICE_X31Y62         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.840     1.206    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X31Y62         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.235ns  (logic 0.128ns (54.525%)  route 0.107ns (45.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.575     0.911    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X31Y59         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y59         FDRE (Prop_fdre_C_Q)         0.128     1.039 r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[8]/Q
                         net (fo=1, routed)           0.107     1.145    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[8]
    SLICE_X31Y60         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.842     1.208    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X31Y60         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.235ns  (logic 0.128ns (54.525%)  route 0.107ns (45.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.576     0.912    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X29Y56         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y56         FDRE (Prop_fdre_C_Q)         0.128     1.040 r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[17]/Q
                         net (fo=1, routed)           0.107     1.146    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[17]
    SLICE_X29Y57         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.843     1.209    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X29Y57         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.258ns  (logic 0.148ns (57.273%)  route 0.110ns (42.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.555     0.891    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X34Y62         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y62         FDRE (Prop_fdre_C_Q)         0.148     1.039 r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[27]/Q
                         net (fo=1, routed)           0.110     1.149    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[27]
    SLICE_X34Y63         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.820     1.186    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X34Y63         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            hdmi_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.236ns  (logic 3.800ns (46.135%)  route 4.436ns (53.865%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y67         LDCE                         0.000     0.000 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
    SLICE_X52Y67         LDCE (EnToQ_ldce_G_Q)        0.469     0.469 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/Q
                         net (fo=16, routed)          4.436     4.905    hdmi_data_OBUF[0]
    T16                  OBUF (Prop_obuf_I_O)         3.331     8.236 r  hdmi_data_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.236    hdmi_data[0]
    T16                                                               r  hdmi_data[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            hdmi_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.143ns  (logic 3.817ns (46.882%)  route 4.325ns (53.118%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y67         LDCE                         0.000     0.000 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
    SLICE_X52Y67         LDCE (EnToQ_ldce_G_Q)        0.469     0.469 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/Q
                         net (fo=16, routed)          4.325     4.794    hdmi_data_OBUF[1]
    U17                  OBUF (Prop_obuf_I_O)         3.348     8.143 r  hdmi_data_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.143    hdmi_data[1]
    U17                                                               r  hdmi_data[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            hdmi_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.053ns  (logic 3.847ns (47.778%)  route 4.205ns (52.222%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y67         LDCE                         0.000     0.000 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
    SLICE_X52Y67         LDCE (EnToQ_ldce_G_Q)        0.469     0.469 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/Q
                         net (fo=16, routed)          4.205     4.674    hdmi_data_OBUF[2]
    V15                  OBUF (Prop_obuf_I_O)         3.378     8.053 r  hdmi_data_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.053    hdmi_data[2]
    V15                                                               r  hdmi_data[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            hdmi_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.934ns  (logic 3.848ns (48.505%)  route 4.086ns (51.495%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y67         LDCE                         0.000     0.000 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
    SLICE_X52Y67         LDCE (EnToQ_ldce_G_Q)        0.469     0.469 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/Q
                         net (fo=16, routed)          4.086     4.555    hdmi_data_OBUF[3]
    W15                  OBUF (Prop_obuf_I_O)         3.379     7.934 r  hdmi_data_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.934    hdmi_data[3]
    W15                                                               r  hdmi_data[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            hdmi_data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.613ns  (logic 3.768ns (49.489%)  route 3.846ns (50.511%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y67         LDCE                         0.000     0.000 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
    SLICE_X52Y67         LDCE (EnToQ_ldce_G_Q)        0.469     0.469 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/Q
                         net (fo=16, routed)          3.846     4.315    hdmi_data_OBUF[4]
    U18                  OBUF (Prop_obuf_I_O)         3.299     7.613 r  hdmi_data_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.613    hdmi_data[4]
    U18                                                               r  hdmi_data[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            hdmi_data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.498ns  (logic 3.773ns (50.313%)  route 3.726ns (49.687%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y67         LDCE                         0.000     0.000 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
    SLICE_X52Y67         LDCE (EnToQ_ldce_G_Q)        0.469     0.469 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/Q
                         net (fo=16, routed)          3.726     4.195    hdmi_data_OBUF[5]
    U19                  OBUF (Prop_obuf_I_O)         3.304     7.498 r  hdmi_data_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.498    hdmi_data[5]
    U19                                                               r  hdmi_data[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            hdmi_data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.311ns  (logic 3.731ns (51.030%)  route 3.580ns (48.970%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y67         LDCE                         0.000     0.000 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
    SLICE_X52Y67         LDCE (EnToQ_ldce_G_Q)        0.469     0.469 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/Q
                         net (fo=16, routed)          3.580     4.049    hdmi_data_OBUF[6]
    N18                  OBUF (Prop_obuf_I_O)         3.262     7.311 r  hdmi_data_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.311    hdmi_data[6]
    N18                                                               r  hdmi_data[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            hdmi_data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.206ns  (logic 3.746ns (51.981%)  route 3.460ns (48.019%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y67         LDCE                         0.000     0.000 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
    SLICE_X52Y67         LDCE (EnToQ_ldce_G_Q)        0.469     0.469 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/Q
                         net (fo=16, routed)          3.460     3.929    hdmi_data_OBUF[7]
    P19                  OBUF (Prop_obuf_I_O)         3.277     7.206 r  hdmi_data_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.206    hdmi_data[7]
    P19                                                               r  hdmi_data[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            hdmi_data[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.064ns  (logic 3.724ns (52.716%)  route 3.340ns (47.284%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y67         LDCE                         0.000     0.000 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
    SLICE_X52Y67         LDCE (EnToQ_ldce_G_Q)        0.469     0.469 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/Q
                         net (fo=16, routed)          3.340     3.809    hdmi_data_OBUF[8]
    N20                  OBUF (Prop_obuf_I_O)         3.255     7.064 r  hdmi_data_OBUF[8]_inst/O
                         net (fo=0)                   0.000     7.064    hdmi_data[8]
    N20                                                               r  hdmi_data[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            hdmi_data[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.953ns  (logic 3.732ns (53.679%)  route 3.220ns (46.321%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y67         LDCE                         0.000     0.000 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
    SLICE_X52Y67         LDCE (EnToQ_ldce_G_Q)        0.469     0.469 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/Q
                         net (fo=16, routed)          3.220     3.689    hdmi_data_OBUF[9]
    P20                  OBUF (Prop_obuf_I_O)         3.263     6.953 r  hdmi_data_OBUF[9]_inst/O
                         net (fo=0)                   0.000     6.953    hdmi_data[9]
    P20                                                               r  hdmi_data[9] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            hdmi_data[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.695ns  (logic 1.447ns (53.676%)  route 1.249ns (46.324%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y67         LDCE                         0.000     0.000 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
    SLICE_X52Y67         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/Q
                         net (fo=16, routed)          1.249     1.412    hdmi_data_OBUF[13]
    W20                  OBUF (Prop_obuf_I_O)         1.284     2.695 r  hdmi_data_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.695    hdmi_data[13]
    W20                                                               r  hdmi_data[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            hdmi_data[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.720ns  (logic 1.404ns (51.619%)  route 1.316ns (48.381%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y67         LDCE                         0.000     0.000 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
    SLICE_X52Y67         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/Q
                         net (fo=16, routed)          1.316     1.479    hdmi_data_OBUF[11]
    U20                  OBUF (Prop_obuf_I_O)         1.241     2.720 r  hdmi_data_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.720    hdmi_data[11]
    U20                                                               r  hdmi_data[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            hdmi_data[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.744ns  (logic 1.443ns (52.589%)  route 1.301ns (47.411%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y67         LDCE                         0.000     0.000 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
    SLICE_X52Y67         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/Q
                         net (fo=16, routed)          1.301     1.464    hdmi_data_OBUF[14]
    Y18                  OBUF (Prop_obuf_I_O)         1.280     2.744 r  hdmi_data_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.744    hdmi_data[14]
    Y18                                                               r  hdmi_data[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            hdmi_data[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.744ns  (logic 1.441ns (52.507%)  route 1.303ns (47.493%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y67         LDCE                         0.000     0.000 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
    SLICE_X52Y67         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/Q
                         net (fo=16, routed)          1.303     1.466    hdmi_data_OBUF[12]
    V20                  OBUF (Prop_obuf_I_O)         1.278     2.744 r  hdmi_data_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.744    hdmi_data[12]
    V20                                                               r  hdmi_data[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            hdmi_data[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.782ns  (logic 1.403ns (50.441%)  route 1.379ns (49.559%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y67         LDCE                         0.000     0.000 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
    SLICE_X52Y67         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/Q
                         net (fo=16, routed)          1.379     1.542    hdmi_data_OBUF[10]
    T20                  OBUF (Prop_obuf_I_O)         1.240     2.782 r  hdmi_data_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.782    hdmi_data[10]
    T20                                                               r  hdmi_data[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            hdmi_data[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.790ns  (logic 1.437ns (51.489%)  route 1.354ns (48.511%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y67         LDCE                         0.000     0.000 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
    SLICE_X52Y67         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/Q
                         net (fo=16, routed)          1.354     1.517    hdmi_data_OBUF[15]
    Y19                  OBUF (Prop_obuf_I_O)         1.274     2.790 r  hdmi_data_OBUF[15]_inst/O
                         net (fo=0)                   0.000     2.790    hdmi_data[15]
    Y19                                                               r  hdmi_data[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            hdmi_data[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.823ns  (logic 1.382ns (48.938%)  route 1.441ns (51.062%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y67         LDCE                         0.000     0.000 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
    SLICE_X52Y67         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/Q
                         net (fo=16, routed)          1.441     1.604    hdmi_data_OBUF[9]
    P20                  OBUF (Prop_obuf_I_O)         1.219     2.823 r  hdmi_data_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.823    hdmi_data[9]
    P20                                                               r  hdmi_data[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            hdmi_data[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.878ns  (logic 1.373ns (47.727%)  route 1.504ns (52.273%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y67         LDCE                         0.000     0.000 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
    SLICE_X52Y67         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/Q
                         net (fo=16, routed)          1.504     1.667    hdmi_data_OBUF[8]
    N20                  OBUF (Prop_obuf_I_O)         1.210     2.878 r  hdmi_data_OBUF[8]_inst/O
                         net (fo=0)                   0.000     2.878    hdmi_data[8]
    N20                                                               r  hdmi_data[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            hdmi_data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.962ns  (logic 1.395ns (47.092%)  route 1.567ns (52.908%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y67         LDCE                         0.000     0.000 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
    SLICE_X52Y67         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/Q
                         net (fo=16, routed)          1.567     1.730    hdmi_data_OBUF[7]
    P19                  OBUF (Prop_obuf_I_O)         1.232     2.962 r  hdmi_data_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.962    hdmi_data[7]
    P19                                                               r  hdmi_data[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            hdmi_data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.010ns  (logic 1.380ns (45.848%)  route 1.630ns (54.152%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y67         LDCE                         0.000     0.000 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
    SLICE_X52Y67         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/Q
                         net (fo=16, routed)          1.630     1.793    hdmi_data_OBUF[6]
    N18                  OBUF (Prop_obuf_I_O)         1.217     3.010 r  hdmi_data_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.010    hdmi_data[6]
    N18                                                               r  hdmi_data[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noip_sck
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.799ns  (logic 3.561ns (36.335%)  route 6.239ns (63.665%))
  Logic Levels:           3  (BUFG=1 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     5.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     6.079 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.929     8.008    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X38Y82         LUT2 (Prop_lut2_I0_O)        0.105     8.113 f  main_design_i/noip_ctrl_0/U0/sck_INST_0/O
                         net (fo=2, routed)           3.315    11.429    noip_sck_OBUF
    V13                  OBUF (Prop_obuf_I_O)         3.371    14.799 f  noip_sck_OBUF_inst/O
                         net (fo=0)                   0.000    14.799    noip_sck
    V13                                                               f  noip_sck (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noip_sck1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.630ns  (logic 3.557ns (36.937%)  route 6.073ns (63.063%))
  Logic Levels:           3  (BUFG=1 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     5.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     6.079 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.929     8.008    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X38Y82         LUT2 (Prop_lut2_I0_O)        0.105     8.113 f  main_design_i/noip_ctrl_0/U0/sck_INST_0/O
                         net (fo=2, routed)           3.150    11.263    noip_sck1_OBUF
    Y17                  OBUF (Prop_obuf_I_O)         3.367    14.630 f  noip_sck1_OBUF_inst/O
                         net (fo=0)                   0.000    14.630    noip_sck1
    Y17                                                               f  noip_sck1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_pclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.993ns  (logic 3.359ns (48.030%)  route 3.634ns (51.970%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     5.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     6.079 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        2.640     8.719    hdmi_pclk_OBUF
    R17                  OBUF (Prop_obuf_I_O)         3.274    11.993 f  hdmi_pclk_OBUF_inst/O
                         net (fo=0)                   0.000    11.993    hdmi_pclk
    R17                                                               f  hdmi_pclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/noip_ctrl_0/U0/pll_clk_en_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noip_clk_pll[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.517ns  (logic 3.851ns (45.217%)  route 4.666ns (54.783%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.380     2.459    main_design_i/noip_ctrl_0/U0/s00_axi_aclk
    SLICE_X36Y81         FDCE                                         r  main_design_i/noip_ctrl_0/U0/pll_clk_en_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y81         FDCE (Prop_fdce_C_Q)         0.433     2.892 r  main_design_i/noip_ctrl_0/U0/pll_clk_en_reg[0]/Q
                         net (fo=2, routed)           0.557     3.449    main_design_i/noip_ctrl_0/U0/pll_clk_en_reg_n_0_[0]
    SLICE_X36Y81         LUT2 (Prop_lut2_I0_O)        0.105     3.554 r  main_design_i/noip_ctrl_0/U0/clk_pll_out[0]_INST_0/O
                         net (fo=1, routed)           4.109     7.663    noip_clk_pll_OBUF[0]
    Y7                   OBUF (Prop_obuf_I_O)         3.313    10.976 r  noip_clk_pll_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.976    noip_clk_pll[0]
    Y7                                                                r  noip_clk_pll[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/noip_ctrl_0/U0/vddpix_toggle_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vddpix_toggle[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.184ns  (logic 3.747ns (45.779%)  route 4.437ns (54.221%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.381     2.460    main_design_i/noip_ctrl_0/U0/s00_axi_aclk
    SLICE_X37Y82         FDCE                                         r  main_design_i/noip_ctrl_0/U0/vddpix_toggle_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y82         FDCE (Prop_fdce_C_Q)         0.379     2.839 r  main_design_i/noip_ctrl_0/U0/vddpix_toggle_reg[0]/Q
                         net (fo=2, routed)           4.437     7.276    vddpix_toggle_OBUF[0]
    W8                   OBUF (Prop_obuf_I_O)         3.368    10.644 r  vddpix_toggle_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.644    vddpix_toggle[0]
    W8                                                                r  vddpix_toggle[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/noip_ctrl_0/U0/vdd18_toggle_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vdd18_toggle[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.946ns  (logic 3.746ns (47.150%)  route 4.199ns (52.850%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.381     2.460    main_design_i/noip_ctrl_0/U0/s00_axi_aclk
    SLICE_X37Y82         FDCE                                         r  main_design_i/noip_ctrl_0/U0/vdd18_toggle_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y82         FDCE (Prop_fdce_C_Q)         0.379     2.839 r  main_design_i/noip_ctrl_0/U0/vdd18_toggle_reg[0]/Q
                         net (fo=2, routed)           4.199     7.038    vdd18_toggle_OBUF[0]
    V8                   OBUF (Prop_obuf_I_O)         3.367    10.406 r  vdd18_toggle_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.406    vdd18_toggle[0]
    V8                                                                r  vdd18_toggle[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/noip_ctrl_0/U0/pll_clk_en_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noip_clk_pll[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.921ns  (logic 4.190ns (52.898%)  route 3.731ns (47.102%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.380     2.459    main_design_i/noip_ctrl_0/U0/s00_axi_aclk
    SLICE_X36Y81         FDCE                                         r  main_design_i/noip_ctrl_0/U0/pll_clk_en_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y81         FDCE (Prop_fdce_C_Q)         0.398     2.857 r  main_design_i/noip_ctrl_0/U0/pll_clk_en_reg[1]/Q
                         net (fo=2, routed)           0.577     3.434    main_design_i/noip_ctrl_0/U0/pll_clk_en_reg_n_0_[1]
    SLICE_X36Y81         LUT2 (Prop_lut2_I0_O)        0.248     3.682 r  main_design_i/noip_ctrl_0/U0/clk_pll_out[1]_INST_0/O
                         net (fo=1, routed)           3.155     6.836    noip_clk_pll_OBUF[1]
    U15                  OBUF (Prop_obuf_I_O)         3.544    10.380 r  noip_clk_pll_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.380    noip_clk_pll[1]
    U15                                                               r  noip_clk_pll[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/noip_ctrl_0/U0/sw_enable_n_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_enable_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.784ns  (logic 3.732ns (47.942%)  route 4.052ns (52.058%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.379     2.458    main_design_i/noip_ctrl_0/U0/s00_axi_aclk
    SLICE_X36Y80         FDPE                                         r  main_design_i/noip_ctrl_0/U0/sw_enable_n_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDPE (Prop_fdpe_C_Q)         0.433     2.891 r  main_design_i/noip_ctrl_0/U0/sw_enable_n_reg[0]/Q
                         net (fo=2, routed)           4.052     6.943    sw_enable_n_OBUF[0]
    Y6                   OBUF (Prop_obuf_I_O)         3.299    10.242 r  sw_enable_n_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.242    sw_enable_n[0]
    Y6                                                                r  sw_enable_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/noip_ctrl_0/U0/noip_reset_n_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noip_rst_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.678ns  (logic 3.684ns (47.979%)  route 3.994ns (52.021%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.381     2.460    main_design_i/noip_ctrl_0/U0/s00_axi_aclk
    SLICE_X37Y82         FDCE                                         r  main_design_i/noip_ctrl_0/U0/noip_reset_n_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y82         FDCE (Prop_fdce_C_Q)         0.379     2.839 r  main_design_i/noip_ctrl_0/U0/noip_reset_n_reg[0]/Q
                         net (fo=2, routed)           3.994     6.833    noip_rst_n_OBUF[0]
    T9                   OBUF (Prop_obuf_I_O)         3.305    10.138 r  noip_rst_n_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.138    noip_rst_n[0]
    T9                                                                r  noip_rst_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/noip_ctrl_0/U0/mosi_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noip_mosi
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.616ns  (logic 3.725ns (48.909%)  route 3.891ns (51.091%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.376     2.455    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X35Y77         FDCE                                         r  main_design_i/noip_ctrl_0/U0/mosi_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y77         FDCE (Prop_fdce_C_Q)         0.379     2.834 r  main_design_i/noip_ctrl_0/U0/mosi_reg/Q
                         net (fo=3, routed)           3.891     6.725    noip_mosi_OBUF
    Y9                   OBUF (Prop_obuf_I_O)         3.346    10.071 r  noip_mosi_OBUF_inst/O
                         net (fo=0)                   0.000    10.071    noip_mosi
    Y9                                                                r  noip_mosi (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/hdmi_ctrl_0/U0/red_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.426ns  (logic 0.141ns (33.116%)  route 0.285ns (66.884%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.546     0.882    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y72         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=97, routed)          0.285     1.307    main_design_i/hdmi_ctrl_0/U0/s00_axis_aresetn
    SLICE_X52Y67         LDCE                                         r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_pclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.352ns  (logic 1.255ns (53.364%)  route 1.097ns (46.636%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.787     1.123    hdmi_pclk_OBUF
    R17                  OBUF (Prop_obuf_I_O)         1.229     2.352 r  hdmi_pclk_OBUF_inst/O
                         net (fo=0)                   0.000     2.352    hdmi_pclk
    R17                                                               r  hdmi_pclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/noip_ctrl_0/U0/sw_enable_n_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_enable_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.574ns  (logic 1.422ns (55.246%)  route 1.152ns (44.754%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.548     0.884    main_design_i/noip_ctrl_0/U0/s00_axi_aclk
    SLICE_X36Y80         FDPE                                         r  main_design_i/noip_ctrl_0/U0/sw_enable_n_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDPE (Prop_fdpe_C_Q)         0.164     1.048 r  main_design_i/noip_ctrl_0/U0/sw_enable_n_reg[1]/Q
                         net (fo=2, routed)           1.152     2.200    sw_enable_n_OBUF[1]
    P14                  OBUF (Prop_obuf_I_O)         1.258     3.457 r  sw_enable_n_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.457    sw_enable_n[1]
    P14                                                               r  sw_enable_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/noip_ctrl_0/U0/noip_reset_n_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noip_rst_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.582ns  (logic 1.524ns (59.029%)  route 1.058ns (40.971%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.550     0.886    main_design_i/noip_ctrl_0/U0/s00_axi_aclk
    SLICE_X37Y82         FDCE                                         r  main_design_i/noip_ctrl_0/U0/noip_reset_n_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y82         FDCE (Prop_fdce_C_Q)         0.128     1.014 r  main_design_i/noip_ctrl_0/U0/noip_reset_n_reg[1]/Q
                         net (fo=2, routed)           1.058     2.072    noip_rst_n_OBUF[1]
    Y14                  OBUF (Prop_obuf_I_O)         1.396     3.468 r  noip_rst_n_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.468    noip_rst_n[1]
    Y14                                                               r  noip_rst_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/noip_ctrl_0/U0/ss_n_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noip_ss[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.910ns  (logic 1.465ns (50.346%)  route 1.445ns (49.654%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.549     0.885    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X39Y81         FDPE                                         r  main_design_i/noip_ctrl_0/U0/ss_n_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDPE (Prop_fdpe_C_Q)         0.141     1.026 r  main_design_i/noip_ctrl_0/U0/ss_n_reg[1]/Q
                         net (fo=2, routed)           1.445     2.470    noip_ss_OBUF[1]
    Y16                  OBUF (Prop_obuf_I_O)         1.324     3.794 r  noip_ss_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.794    noip_ss[1]
    Y16                                                               r  noip_ss[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/noip_ctrl_0/U0/ss_n_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noip_ss[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.922ns  (logic 1.439ns (49.261%)  route 1.482ns (50.739%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.549     0.885    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X39Y81         FDPE                                         r  main_design_i/noip_ctrl_0/U0/ss_n_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDPE (Prop_fdpe_C_Q)         0.141     1.026 r  main_design_i/noip_ctrl_0/U0/ss_n_reg[0]/Q
                         net (fo=2, routed)           1.482     2.508    noip_ss_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         1.298     3.806 r  noip_ss_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.806    noip_ss[0]
    T10                                                               r  noip_ss[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/noip_ctrl_0/U0/vddpix_toggle_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vddpix_toggle[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.934ns  (logic 1.468ns (50.019%)  route 1.466ns (49.981%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.550     0.886    main_design_i/noip_ctrl_0/U0/s00_axi_aclk
    SLICE_X37Y82         FDCE                                         r  main_design_i/noip_ctrl_0/U0/vddpix_toggle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y82         FDCE (Prop_fdce_C_Q)         0.128     1.014 r  main_design_i/noip_ctrl_0/U0/vddpix_toggle_reg[1]/Q
                         net (fo=2, routed)           1.466     2.480    vddpix_toggle_OBUF[1]
    W13                  OBUF (Prop_obuf_I_O)         1.340     3.820 r  vddpix_toggle_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.820    vddpix_toggle[1]
    W13                                                               r  vddpix_toggle[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noip_sck1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.870ns  (logic 1.393ns (35.981%)  route 2.478ns (64.019%))
  Logic Levels:           3  (BUFG=1 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.775     1.111    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X38Y82         LUT2 (Prop_lut2_I0_O)        0.045     1.156 r  main_design_i/noip_ctrl_0/U0/sck_INST_0/O
                         net (fo=2, routed)           1.393     2.549    noip_sck1_OBUF
    Y17                  OBUF (Prop_obuf_I_O)         1.322     3.870 r  noip_sck1_OBUF_inst/O
                         net (fo=0)                   0.000     3.870    noip_sck1
    Y17                                                               r  noip_sck1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/noip_ctrl_0/U0/mosi_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noip_mosi1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.001ns  (logic 1.420ns (47.306%)  route 1.581ns (52.694%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.548     0.884    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X35Y77         FDCE                                         r  main_design_i/noip_ctrl_0/U0/mosi_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y77         FDCE (Prop_fdce_C_Q)         0.141     1.025 r  main_design_i/noip_ctrl_0/U0/mosi_reg/Q
                         net (fo=3, routed)           1.581     2.606    noip_mosi1_OBUF
    T15                  OBUF (Prop_obuf_I_O)         1.279     3.885 r  noip_mosi1_OBUF_inst/O
                         net (fo=0)                   0.000     3.885    noip_mosi1
    T15                                                               r  noip_mosi1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/noip_ctrl_0/U0/vdd33_toggle_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vdd33_toggle[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.011ns  (logic 1.502ns (49.895%)  route 1.509ns (50.105%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.550     0.886    main_design_i/noip_ctrl_0/U0/s00_axi_aclk
    SLICE_X38Y82         FDCE                                         r  main_design_i/noip_ctrl_0/U0/vdd33_toggle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y82         FDCE (Prop_fdce_C_Q)         0.148     1.034 r  main_design_i/noip_ctrl_0/U0/vdd33_toggle_reg[1]/Q
                         net (fo=2, routed)           1.509     2.542    vdd33_toggle_OBUF[1]
    V12                  OBUF (Prop_obuf_I_O)         1.354     3.897 r  vdd33_toggle_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.897    vdd33_toggle[1]
    V12                                                               r  vdd33_toggle[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_1
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                            (clock source 'clk_fpga_1'  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            noip_clk_pll[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.648ns  (logic 3.418ns (39.528%)  route 5.230ns (60.472%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.420ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 fall edge)
                                                      7.000     7.000 f  
    PS7_X0Y0             PS7                          0.000     7.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=3, routed)           1.120     8.120    main_design_i/noip_ctrl_0/U0/lopt
    SLICE_X36Y81         LUT2 (Prop_lut2_I1_O)        0.105     8.225 f  main_design_i/noip_ctrl_0/U0/clk_pll_out[0]_INST_0/O
                         net (fo=1, routed)           4.109    12.335    noip_clk_pll_OBUF[0]
    Y7                   OBUF (Prop_obuf_I_O)         3.313    15.648 f  noip_clk_pll_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.648    noip_clk_pll[0]
    Y7                                                                f  noip_clk_pll[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                            (clock source 'clk_fpga_1'  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            noip_clk_pll[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.924ns  (logic 3.649ns (46.051%)  route 4.275ns (53.949%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.420ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 fall edge)
                                                      7.000     7.000 f  
    PS7_X0Y0             PS7                          0.000     7.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=3, routed)           1.120     8.120    main_design_i/noip_ctrl_0/U0/lopt
    SLICE_X36Y81         LUT2 (Prop_lut2_I1_O)        0.105     8.225 f  main_design_i/noip_ctrl_0/U0/clk_pll_out[1]_INST_0/O
                         net (fo=1, routed)           3.155    11.380    noip_clk_pll_OBUF[1]
    U15                  OBUF (Prop_obuf_I_O)         3.544    14.924 f  noip_clk_pll_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.924    noip_clk_pll[1]
    U15                                                               f  noip_clk_pll[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                            (clock source 'clk_fpga_1'  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            clk_test_port
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.222ns  (logic 3.413ns (47.266%)  route 3.808ns (52.734%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.420ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 fall edge)
                                                      7.000     7.000 f  
    PS7_X0Y0             PS7                          0.000     7.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=3, routed)           0.994     7.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     8.079 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           2.814    10.893    clk_test_port_OBUF
    M15                  OBUF (Prop_obuf_I_O)         3.328    14.222 f  clk_test_port_OBUF_inst/O
                         net (fo=0)                   0.000    14.222    clk_test_port
    M15                                                               f  clk_test_port (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                            (clock source 'clk_fpga_1'  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            clk_test_port
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.490ns  (logic 1.309ns (52.567%)  route 1.181ns (47.433%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.420ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=3, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.871     1.207    clk_test_port_OBUF
    M15                  OBUF (Prop_obuf_I_O)         1.283     2.490 r  clk_test_port_OBUF_inst/O
                         net (fo=0)                   0.000     2.490    clk_test_port
    M15                                                               r  clk_test_port (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                            (clock source 'clk_fpga_1'  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            noip_clk_pll[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.385ns  (logic 1.453ns (42.930%)  route 1.932ns (57.070%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.420ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=3, routed)           0.544     0.544    main_design_i/noip_ctrl_0/U0/lopt
    SLICE_X36Y81         LUT2 (Prop_lut2_I1_O)        0.048     0.592 r  main_design_i/noip_ctrl_0/U0/clk_pll_out[1]_INST_0/O
                         net (fo=1, routed)           1.388     1.980    noip_clk_pll_OBUF[1]
    U15                  OBUF (Prop_obuf_I_O)         1.405     3.385 r  noip_clk_pll_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.385    noip_clk_pll[1]
    U15                                                               r  noip_clk_pll[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                            (clock source 'clk_fpga_1'  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            noip_clk_pll[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.773ns  (logic 1.313ns (34.808%)  route 2.460ns (65.192%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.420ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=3, routed)           0.544     0.544    main_design_i/noip_ctrl_0/U0/lopt
    SLICE_X36Y81         LUT2 (Prop_lut2_I1_O)        0.045     0.589 r  main_design_i/noip_ctrl_0/U0/clk_pll_out[0]_INST_0/O
                         net (fo=1, routed)           1.915     2.505    noip_clk_pll_OBUF[0]
    Y7                   OBUF (Prop_obuf_I_O)         1.268     3.773 r  noip_clk_pll_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.773    noip_clk_pll[0]
    Y7                                                                r  noip_clk_pll[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 noip_miso
                            (input port)
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.609ns  (logic 1.565ns (27.895%)  route 4.044ns (72.105%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.245ns = ( 7.245 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  noip_miso (IN)
                         net (fo=0)                   0.000     0.000    noip_miso
    T14                  IBUF (Prop_ibuf_I_O)         1.460     1.460 r  noip_miso_IBUF_inst/O
                         net (fo=16, routed)          4.044     5.504    main_design_i/noip_ctrl_0/U0/miso
    SLICE_X31Y73         LUT6 (Prop_lut6_I0_O)        0.105     5.609 r  main_design_i/noip_ctrl_0/U0/read_spi_data[3]_i_1/O
                         net (fo=1, routed)           0.000     5.609    main_design_i/noip_ctrl_0/U0/read_spi_data[3]_i_1_n_0
    SLICE_X31Y73         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     5.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.983 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.262     7.245    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X31Y73         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 noip_miso
                            (input port)
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[7]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.482ns  (logic 1.565ns (28.541%)  route 3.917ns (71.459%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.204ns = ( 7.204 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  noip_miso (IN)
                         net (fo=0)                   0.000     0.000    noip_miso
    T14                  IBUF (Prop_ibuf_I_O)         1.460     1.460 r  noip_miso_IBUF_inst/O
                         net (fo=16, routed)          3.917     5.377    main_design_i/noip_ctrl_0/U0/miso
    SLICE_X32Y74         LUT6 (Prop_lut6_I0_O)        0.105     5.482 r  main_design_i/noip_ctrl_0/U0/read_spi_data[7]_i_1/O
                         net (fo=1, routed)           0.000     5.482    main_design_i/noip_ctrl_0/U0/read_spi_data[7]_i_1_n_0
    SLICE_X32Y74         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     5.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.983 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.221     7.204    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X32Y74         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[7]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 noip_miso
                            (input port)
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[5]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.476ns  (logic 1.565ns (28.572%)  route 3.911ns (71.428%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.204ns = ( 7.204 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  noip_miso (IN)
                         net (fo=0)                   0.000     0.000    noip_miso
    T14                  IBUF (Prop_ibuf_I_O)         1.460     1.460 r  noip_miso_IBUF_inst/O
                         net (fo=16, routed)          3.911     5.371    main_design_i/noip_ctrl_0/U0/miso
    SLICE_X32Y74         LUT6 (Prop_lut6_I0_O)        0.105     5.476 r  main_design_i/noip_ctrl_0/U0/read_spi_data[5]_i_1/O
                         net (fo=1, routed)           0.000     5.476    main_design_i/noip_ctrl_0/U0/read_spi_data[5]_i_1_n_0
    SLICE_X32Y74         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     5.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.983 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.221     7.204    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X32Y74         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[5]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 noip_miso
                            (input port)
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[6]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.193ns  (logic 1.565ns (30.127%)  route 3.629ns (69.873%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.204ns = ( 7.204 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  noip_miso (IN)
                         net (fo=0)                   0.000     0.000    noip_miso
    T14                  IBUF (Prop_ibuf_I_O)         1.460     1.460 r  noip_miso_IBUF_inst/O
                         net (fo=16, routed)          3.629     5.088    main_design_i/noip_ctrl_0/U0/miso
    SLICE_X32Y74         LUT6 (Prop_lut6_I0_O)        0.105     5.193 r  main_design_i/noip_ctrl_0/U0/read_spi_data[6]_i_1/O
                         net (fo=1, routed)           0.000     5.193    main_design_i/noip_ctrl_0/U0/read_spi_data[6]_i_1_n_0
    SLICE_X32Y74         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     5.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.983 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.221     7.204    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X32Y74         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[6]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 noip_miso
                            (input port)
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.175ns  (logic 1.565ns (30.234%)  route 3.610ns (69.766%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.245ns = ( 7.245 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  noip_miso (IN)
                         net (fo=0)                   0.000     0.000    noip_miso
    T14                  IBUF (Prop_ibuf_I_O)         1.460     1.460 r  noip_miso_IBUF_inst/O
                         net (fo=16, routed)          3.610     5.070    main_design_i/noip_ctrl_0/U0/miso
    SLICE_X31Y73         LUT6 (Prop_lut6_I0_O)        0.105     5.175 r  main_design_i/noip_ctrl_0/U0/read_spi_data[4]_i_1/O
                         net (fo=1, routed)           0.000     5.175    main_design_i/noip_ctrl_0/U0/read_spi_data[4]_i_1_n_0
    SLICE_X31Y73         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     5.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.983 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.262     7.245    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X31Y73         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[4]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 noip_miso
                            (input port)
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[8]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.172ns  (logic 1.565ns (30.253%)  route 3.607ns (69.747%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.204ns = ( 7.204 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  noip_miso (IN)
                         net (fo=0)                   0.000     0.000    noip_miso
    T14                  IBUF (Prop_ibuf_I_O)         1.460     1.460 r  noip_miso_IBUF_inst/O
                         net (fo=16, routed)          3.607     5.067    main_design_i/noip_ctrl_0/U0/miso
    SLICE_X33Y74         LUT6 (Prop_lut6_I0_O)        0.105     5.172 r  main_design_i/noip_ctrl_0/U0/read_spi_data[8]_i_1/O
                         net (fo=1, routed)           0.000     5.172    main_design_i/noip_ctrl_0/U0/read_spi_data[8]_i_1_n_0
    SLICE_X33Y74         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     5.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.983 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.221     7.204    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X33Y74         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[8]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 noip_miso
                            (input port)
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.997ns  (logic 1.565ns (31.312%)  route 3.432ns (68.688%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.204ns = ( 7.204 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  noip_miso (IN)
                         net (fo=0)                   0.000     0.000    noip_miso
    T14                  IBUF (Prop_ibuf_I_O)         1.460     1.460 r  noip_miso_IBUF_inst/O
                         net (fo=16, routed)          3.432     4.892    main_design_i/noip_ctrl_0/U0/miso
    SLICE_X32Y74         LUT6 (Prop_lut6_I0_O)        0.105     4.997 r  main_design_i/noip_ctrl_0/U0/read_spi_data[0]_i_1/O
                         net (fo=1, routed)           0.000     4.997    main_design_i/noip_ctrl_0/U0/read_spi_data[0]_i_1_n_0
    SLICE_X32Y74         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     5.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.983 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.221     7.204    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X32Y74         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 noip_miso
                            (input port)
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.969ns  (logic 1.565ns (31.489%)  route 3.404ns (68.511%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.204ns = ( 7.204 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  noip_miso (IN)
                         net (fo=0)                   0.000     0.000    noip_miso
    T14                  IBUF (Prop_ibuf_I_O)         1.460     1.460 r  noip_miso_IBUF_inst/O
                         net (fo=16, routed)          3.404     4.864    main_design_i/noip_ctrl_0/U0/miso
    SLICE_X34Y74         LUT6 (Prop_lut6_I0_O)        0.105     4.969 r  main_design_i/noip_ctrl_0/U0/read_spi_data[2]_i_1/O
                         net (fo=1, routed)           0.000     4.969    main_design_i/noip_ctrl_0/U0/read_spi_data[2]_i_1_n_0
    SLICE_X34Y74         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     5.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.983 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.221     7.204    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X34Y74         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 noip_miso
                            (input port)
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.954ns  (logic 1.565ns (31.584%)  route 3.389ns (68.416%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.204ns = ( 7.204 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  noip_miso (IN)
                         net (fo=0)                   0.000     0.000    noip_miso
    T14                  IBUF (Prop_ibuf_I_O)         1.460     1.460 r  noip_miso_IBUF_inst/O
                         net (fo=16, routed)          3.389     4.849    main_design_i/noip_ctrl_0/U0/miso
    SLICE_X34Y74         LUT6 (Prop_lut6_I0_O)        0.105     4.954 r  main_design_i/noip_ctrl_0/U0/read_spi_data[1]_i_1/O
                         net (fo=1, routed)           0.000     4.954    main_design_i/noip_ctrl_0/U0/read_spi_data[1]_i_1_n_0
    SLICE_X34Y74         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     5.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.983 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.221     7.204    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X34Y74         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 noip_miso
                            (input port)
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[14]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.933ns  (logic 1.565ns (31.717%)  route 3.368ns (68.283%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.205ns = ( 7.205 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  noip_miso (IN)
                         net (fo=0)                   0.000     0.000    noip_miso
    T14                  IBUF (Prop_ibuf_I_O)         1.460     1.460 r  noip_miso_IBUF_inst/O
                         net (fo=16, routed)          3.368     4.828    main_design_i/noip_ctrl_0/U0/miso
    SLICE_X35Y73         LUT6 (Prop_lut6_I0_O)        0.105     4.933 r  main_design_i/noip_ctrl_0/U0/read_spi_data[14]_i_1/O
                         net (fo=1, routed)           0.000     4.933    main_design_i/noip_ctrl_0/U0/read_spi_data[14]_i_1_n_0
    SLICE_X35Y73         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     5.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.983 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.222     7.205    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X35Y73         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[14]/C  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 noip_miso
                            (input port)
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[15]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.935ns  (logic 0.341ns (17.619%)  route 1.594ns (82.381%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.176ns = ( 6.176 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  noip_miso (IN)
                         net (fo=0)                   0.000     0.000    noip_miso
    T14                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  noip_miso_IBUF_inst/O
                         net (fo=16, routed)          1.594     1.890    main_design_i/noip_ctrl_0/U0/miso
    SLICE_X35Y76         LUT6 (Prop_lut6_I0_O)        0.045     1.935 r  main_design_i/noip_ctrl_0/U0/read_spi_data[15]_i_1/O
                         net (fo=1, routed)           0.000     1.935    main_design_i/noip_ctrl_0/U0/read_spi_data[15]_i_1_n_0
    SLICE_X35Y76         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.810     6.176    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X35Y76         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[15]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 noip_miso
                            (input port)
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[10]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.050ns  (logic 0.341ns (16.630%)  route 1.709ns (83.370%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.176ns = ( 6.176 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  noip_miso (IN)
                         net (fo=0)                   0.000     0.000    noip_miso
    T14                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  noip_miso_IBUF_inst/O
                         net (fo=16, routed)          1.709     2.005    main_design_i/noip_ctrl_0/U0/miso
    SLICE_X35Y73         LUT6 (Prop_lut6_I0_O)        0.045     2.050 r  main_design_i/noip_ctrl_0/U0/read_spi_data[10]_i_1/O
                         net (fo=1, routed)           0.000     2.050    main_design_i/noip_ctrl_0/U0/read_spi_data[10]_i_1_n_0
    SLICE_X35Y73         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.810     6.176    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X35Y73         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[10]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 noip_miso
                            (input port)
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[13]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.051ns  (logic 0.341ns (16.622%)  route 1.710ns (83.378%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.176ns = ( 6.176 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  noip_miso (IN)
                         net (fo=0)                   0.000     0.000    noip_miso
    T14                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  noip_miso_IBUF_inst/O
                         net (fo=16, routed)          1.710     2.006    main_design_i/noip_ctrl_0/U0/miso
    SLICE_X35Y73         LUT6 (Prop_lut6_I0_O)        0.045     2.051 r  main_design_i/noip_ctrl_0/U0/read_spi_data[13]_i_1/O
                         net (fo=1, routed)           0.000     2.051    main_design_i/noip_ctrl_0/U0/read_spi_data[13]_i_1_n_0
    SLICE_X35Y73         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.810     6.176    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X35Y73         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[13]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 noip_miso
                            (input port)
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[12]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.115ns  (logic 0.341ns (16.120%)  route 1.774ns (83.880%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns = ( 6.175 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  noip_miso (IN)
                         net (fo=0)                   0.000     0.000    noip_miso
    T14                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  noip_miso_IBUF_inst/O
                         net (fo=16, routed)          1.774     2.070    main_design_i/noip_ctrl_0/U0/miso
    SLICE_X34Y74         LUT6 (Prop_lut6_I0_O)        0.045     2.115 r  main_design_i/noip_ctrl_0/U0/read_spi_data[12]_i_1/O
                         net (fo=1, routed)           0.000     2.115    main_design_i/noip_ctrl_0/U0/read_spi_data[12]_i_1_n_0
    SLICE_X34Y74         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.809     6.175    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X34Y74         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[12]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 noip_miso
                            (input port)
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[11]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.117ns  (logic 0.341ns (16.105%)  route 1.776ns (83.895%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns = ( 6.175 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  noip_miso (IN)
                         net (fo=0)                   0.000     0.000    noip_miso
    T14                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  noip_miso_IBUF_inst/O
                         net (fo=16, routed)          1.776     2.072    main_design_i/noip_ctrl_0/U0/miso
    SLICE_X34Y74         LUT6 (Prop_lut6_I0_O)        0.045     2.117 r  main_design_i/noip_ctrl_0/U0/read_spi_data[11]_i_1/O
                         net (fo=1, routed)           0.000     2.117    main_design_i/noip_ctrl_0/U0/read_spi_data[11]_i_1_n_0
    SLICE_X34Y74         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.809     6.175    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X34Y74         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[11]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 noip_miso
                            (input port)
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.183ns  (logic 0.341ns (15.618%)  route 1.842ns (84.382%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns = ( 6.175 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  noip_miso (IN)
                         net (fo=0)                   0.000     0.000    noip_miso
    T14                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  noip_miso_IBUF_inst/O
                         net (fo=16, routed)          1.842     2.138    main_design_i/noip_ctrl_0/U0/miso
    SLICE_X34Y74         LUT6 (Prop_lut6_I0_O)        0.045     2.183 r  main_design_i/noip_ctrl_0/U0/read_spi_data[2]_i_1/O
                         net (fo=1, routed)           0.000     2.183    main_design_i/noip_ctrl_0/U0/read_spi_data[2]_i_1_n_0
    SLICE_X34Y74         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.809     6.175    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X34Y74         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 noip_miso
                            (input port)
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.188ns  (logic 0.341ns (15.582%)  route 1.847ns (84.418%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns = ( 6.175 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  noip_miso (IN)
                         net (fo=0)                   0.000     0.000    noip_miso
    T14                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  noip_miso_IBUF_inst/O
                         net (fo=16, routed)          1.847     2.143    main_design_i/noip_ctrl_0/U0/miso
    SLICE_X32Y74         LUT6 (Prop_lut6_I0_O)        0.045     2.188 r  main_design_i/noip_ctrl_0/U0/read_spi_data[0]_i_1/O
                         net (fo=1, routed)           0.000     2.188    main_design_i/noip_ctrl_0/U0/read_spi_data[0]_i_1_n_0
    SLICE_X32Y74         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.809     6.175    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X32Y74         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 noip_miso
                            (input port)
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.199ns  (logic 0.341ns (15.504%)  route 1.858ns (84.496%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns = ( 6.175 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  noip_miso (IN)
                         net (fo=0)                   0.000     0.000    noip_miso
    T14                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  noip_miso_IBUF_inst/O
                         net (fo=16, routed)          1.858     2.154    main_design_i/noip_ctrl_0/U0/miso
    SLICE_X34Y74         LUT6 (Prop_lut6_I0_O)        0.045     2.199 r  main_design_i/noip_ctrl_0/U0/read_spi_data[1]_i_1/O
                         net (fo=1, routed)           0.000     2.199    main_design_i/noip_ctrl_0/U0/read_spi_data[1]_i_1_n_0
    SLICE_X34Y74         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.809     6.175    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X34Y74         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 noip_miso
                            (input port)
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[14]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.214ns  (logic 0.341ns (15.398%)  route 1.873ns (84.602%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.176ns = ( 6.176 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  noip_miso (IN)
                         net (fo=0)                   0.000     0.000    noip_miso
    T14                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  noip_miso_IBUF_inst/O
                         net (fo=16, routed)          1.873     2.169    main_design_i/noip_ctrl_0/U0/miso
    SLICE_X35Y73         LUT6 (Prop_lut6_I0_O)        0.045     2.214 r  main_design_i/noip_ctrl_0/U0/read_spi_data[14]_i_1/O
                         net (fo=1, routed)           0.000     2.214    main_design_i/noip_ctrl_0/U0/read_spi_data[14]_i_1_n_0
    SLICE_X35Y73         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.810     6.176    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X35Y73         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[14]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 noip_miso
                            (input port)
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[9]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.214ns  (logic 0.341ns (15.398%)  route 1.873ns (84.602%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.176ns = ( 6.176 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  noip_miso (IN)
                         net (fo=0)                   0.000     0.000    noip_miso
    T14                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  noip_miso_IBUF_inst/O
                         net (fo=16, routed)          1.873     2.169    main_design_i/noip_ctrl_0/U0/miso
    SLICE_X35Y73         LUT6 (Prop_lut6_I0_O)        0.045     2.214 r  main_design_i/noip_ctrl_0/U0/read_spi_data[9]_i_1/O
                         net (fo=1, routed)           0.000     2.214    main_design_i/noip_ctrl_0/U0/read_spi_data[9]_i_1_n_0
    SLICE_X35Y73         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.810     6.176    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X35Y73         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[9]/C  (IS_INVERTED)





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  lvds_clk_0

Max Delay            35 Endpoints
Min Delay            35 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lvds_sync_0_n[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.427ns  (logic 1.404ns (12.284%)  route 10.024ns (87.716%))
  Logic Levels:           6  (IBUFDS=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        5.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.066ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  lvds_sync_0_n[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_sync_0_ibuf/U0/IBUF_DS_N[0]
    K17                  IBUFDS (Prop_ibufds_IB_O)    0.878     0.878 r  main_design_i/lvds_sync_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          5.356     6.234    main_design_i/noip_lvds_stream_0/U0/lvds_sync
    SLICE_X38Y65         LUT4 (Prop_lut4_I2_O)        0.106     6.340 r  main_design_i/noip_lvds_stream_0/U0/i[2]_i_3/O
                         net (fo=1, routed)           0.463     6.803    main_design_i/noip_lvds_stream_0/U0/i[2]_i_3_n_0
    SLICE_X39Y67         LUT5 (Prop_lut5_I4_O)        0.105     6.908 r  main_design_i/noip_lvds_stream_0/U0/i[2]_i_2/O
                         net (fo=8, routed)           0.434     7.342    main_design_i/noip_lvds_stream_0/U0/i[2]_i_2_n_0
    SLICE_X40Y69         LUT5 (Prop_lut5_I4_O)        0.105     7.447 r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[3]_i_4/O
                         net (fo=1, routed)           1.589     9.036    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[3]_i_4_n_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I0_O)        0.105     9.141 r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[3]_i_3/O
                         net (fo=1, routed)           2.182    11.322    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[3]_i_3_n_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I4_O)        0.105    11.427 r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[3]_i_1/O
                         net (fo=1, routed)           0.000    11.427    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[3]_i_1_n_0
    SLICE_X40Y68         FDRE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928     3.759    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078     3.837 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         1.229     5.066    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X40Y68         FDRE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[3]/C

Slack:                    inf
  Source:                 lvds_sync_0_n[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.777ns  (logic 1.299ns (13.285%)  route 8.478ns (86.715%))
  Logic Levels:           5  (IBUFDS=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        5.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.069ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  lvds_sync_0_n[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_sync_0_ibuf/U0/IBUF_DS_N[0]
    K17                  IBUFDS (Prop_ibufds_IB_O)    0.878     0.878 r  main_design_i/lvds_sync_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          5.356     6.234    main_design_i/noip_lvds_stream_0/U0/lvds_sync
    SLICE_X38Y65         LUT4 (Prop_lut4_I2_O)        0.106     6.340 r  main_design_i/noip_lvds_stream_0/U0/i[2]_i_3/O
                         net (fo=1, routed)           0.463     6.803    main_design_i/noip_lvds_stream_0/U0/i[2]_i_3_n_0
    SLICE_X39Y67         LUT5 (Prop_lut5_I4_O)        0.105     6.908 r  main_design_i/noip_lvds_stream_0/U0/i[2]_i_2/O
                         net (fo=8, routed)           0.652     7.560    main_design_i/noip_lvds_stream_0/U0/i[2]_i_2_n_0
    SLICE_X39Y64         LUT6 (Prop_lut6_I0_O)        0.105     7.665 r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[6]_i_3/O
                         net (fo=1, routed)           2.007     9.672    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[6]_i_3_n_0
    SLICE_X38Y66         LUT6 (Prop_lut6_I5_O)        0.105     9.777 r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[6]_i_1/O
                         net (fo=1, routed)           0.000     9.777    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[6]_i_1_n_0
    SLICE_X38Y66         FDRE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928     3.759    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078     3.837 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         1.232     5.069    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X38Y66         FDRE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[6]/C

Slack:                    inf
  Source:                 lvds_sync_0_n[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.756ns  (logic 1.299ns (13.313%)  route 8.457ns (86.687%))
  Logic Levels:           5  (IBUFDS=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        5.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.066ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  lvds_sync_0_n[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_sync_0_ibuf/U0/IBUF_DS_N[0]
    K17                  IBUFDS (Prop_ibufds_IB_O)    0.878     0.878 r  main_design_i/lvds_sync_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          5.356     6.234    main_design_i/noip_lvds_stream_0/U0/lvds_sync
    SLICE_X38Y65         LUT4 (Prop_lut4_I2_O)        0.106     6.340 r  main_design_i/noip_lvds_stream_0/U0/i[2]_i_3/O
                         net (fo=1, routed)           0.463     6.803    main_design_i/noip_lvds_stream_0/U0/i[2]_i_3_n_0
    SLICE_X39Y67         LUT5 (Prop_lut5_I4_O)        0.105     6.908 r  main_design_i/noip_lvds_stream_0/U0/i[2]_i_2/O
                         net (fo=8, routed)           0.573     7.481    main_design_i/noip_lvds_stream_0/U0/i[2]_i_2_n_0
    SLICE_X39Y66         LUT5 (Prop_lut5_I1_O)        0.105     7.586 r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[4]_i_3/O
                         net (fo=3, routed)           2.065     9.651    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[4]_i_3_n_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I4_O)        0.105     9.756 r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[2]_i_1/O
                         net (fo=1, routed)           0.000     9.756    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[2]_i_1_n_0
    SLICE_X40Y68         FDRE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928     3.759    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078     3.837 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         1.229     5.066    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X40Y68         FDRE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[2]/C

Slack:                    inf
  Source:                 lvds_sync_0_n[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.745ns  (logic 1.299ns (13.327%)  route 8.447ns (86.673%))
  Logic Levels:           5  (IBUFDS=1 LUT4=1 LUT5=3)
  Clock Path Skew:        5.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.068ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  lvds_sync_0_n[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_sync_0_ibuf/U0/IBUF_DS_N[0]
    K17                  IBUFDS (Prop_ibufds_IB_O)    0.878     0.878 r  main_design_i/lvds_sync_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          5.356     6.234    main_design_i/noip_lvds_stream_0/U0/lvds_sync
    SLICE_X38Y65         LUT4 (Prop_lut4_I2_O)        0.106     6.340 r  main_design_i/noip_lvds_stream_0/U0/i[2]_i_3/O
                         net (fo=1, routed)           0.463     6.803    main_design_i/noip_lvds_stream_0/U0/i[2]_i_3_n_0
    SLICE_X39Y67         LUT5 (Prop_lut5_I4_O)        0.105     6.908 r  main_design_i/noip_lvds_stream_0/U0/i[2]_i_2/O
                         net (fo=8, routed)           0.573     7.481    main_design_i/noip_lvds_stream_0/U0/i[2]_i_2_n_0
    SLICE_X39Y66         LUT5 (Prop_lut5_I1_O)        0.105     7.586 r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[4]_i_3/O
                         net (fo=3, routed)           2.055     9.640    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[4]_i_3_n_0
    SLICE_X39Y67         LUT5 (Prop_lut5_I3_O)        0.105     9.745 r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[4]_i_1/O
                         net (fo=1, routed)           0.000     9.745    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[4]_i_1_n_0
    SLICE_X39Y67         FDRE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928     3.759    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078     3.837 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         1.231     5.068    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X39Y67         FDRE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[4]/C

Slack:                    inf
  Source:                 lvds_sync_0_n[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.742ns  (logic 1.299ns (13.331%)  route 8.444ns (86.669%))
  Logic Levels:           5  (IBUFDS=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        5.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.068ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  lvds_sync_0_n[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_sync_0_ibuf/U0/IBUF_DS_N[0]
    K17                  IBUFDS (Prop_ibufds_IB_O)    0.878     0.878 r  main_design_i/lvds_sync_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          5.356     6.234    main_design_i/noip_lvds_stream_0/U0/lvds_sync
    SLICE_X38Y65         LUT4 (Prop_lut4_I2_O)        0.106     6.340 r  main_design_i/noip_lvds_stream_0/U0/i[2]_i_3/O
                         net (fo=1, routed)           0.463     6.803    main_design_i/noip_lvds_stream_0/U0/i[2]_i_3_n_0
    SLICE_X39Y67         LUT5 (Prop_lut5_I4_O)        0.105     6.908 r  main_design_i/noip_lvds_stream_0/U0/i[2]_i_2/O
                         net (fo=8, routed)           0.573     7.481    main_design_i/noip_lvds_stream_0/U0/i[2]_i_2_n_0
    SLICE_X39Y66         LUT5 (Prop_lut5_I1_O)        0.105     7.586 r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[4]_i_3/O
                         net (fo=3, routed)           2.052     9.637    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[4]_i_3_n_0
    SLICE_X39Y67         LUT6 (Prop_lut6_I4_O)        0.105     9.742 r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[1]_i_1/O
                         net (fo=1, routed)           0.000     9.742    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[1]_i_1_n_0
    SLICE_X39Y67         FDRE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928     3.759    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078     3.837 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         1.231     5.068    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X39Y67         FDRE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[1]/C

Slack:                    inf
  Source:                 lvds_sync_0_n[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.715ns  (logic 1.299ns (13.370%)  route 8.416ns (86.630%))
  Logic Levels:           5  (IBUFDS=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        5.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.069ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  lvds_sync_0_n[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_sync_0_ibuf/U0/IBUF_DS_N[0]
    K17                  IBUFDS (Prop_ibufds_IB_O)    0.878     0.878 r  main_design_i/lvds_sync_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          5.356     6.234    main_design_i/noip_lvds_stream_0/U0/lvds_sync
    SLICE_X38Y65         LUT4 (Prop_lut4_I2_O)        0.106     6.340 r  main_design_i/noip_lvds_stream_0/U0/i[2]_i_3/O
                         net (fo=1, routed)           0.463     6.803    main_design_i/noip_lvds_stream_0/U0/i[2]_i_3_n_0
    SLICE_X39Y67         LUT5 (Prop_lut5_I4_O)        0.105     6.908 r  main_design_i/noip_lvds_stream_0/U0/i[2]_i_2/O
                         net (fo=8, routed)           0.558     7.466    main_design_i/noip_lvds_stream_0/U0/i[2]_i_2_n_0
    SLICE_X38Y65         LUT6 (Prop_lut6_I1_O)        0.105     7.571 r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[5]_i_3/O
                         net (fo=1, routed)           2.038     9.610    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[5]_i_3_n_0
    SLICE_X39Y65         LUT5 (Prop_lut5_I3_O)        0.105     9.715 r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[5]_i_1/O
                         net (fo=1, routed)           0.000     9.715    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[5]_i_1_n_0
    SLICE_X39Y65         FDRE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928     3.759    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078     3.837 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         1.232     5.069    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X39Y65         FDRE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[5]/C

Slack:                    inf
  Source:                 lvds_sync_0_n[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_0/U0/i_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.833ns  (logic 1.194ns (15.241%)  route 6.639ns (84.759%))
  Logic Levels:           4  (IBUFDS=1 LUT4=1 LUT5=2)
  Clock Path Skew:        5.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.071ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  lvds_sync_0_n[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_sync_0_ibuf/U0/IBUF_DS_N[0]
    K17                  IBUFDS (Prop_ibufds_IB_O)    0.878     0.878 r  main_design_i/lvds_sync_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          5.356     6.234    main_design_i/noip_lvds_stream_0/U0/lvds_sync
    SLICE_X38Y65         LUT4 (Prop_lut4_I2_O)        0.106     6.340 r  main_design_i/noip_lvds_stream_0/U0/i[2]_i_3/O
                         net (fo=1, routed)           0.463     6.803    main_design_i/noip_lvds_stream_0/U0/i[2]_i_3_n_0
    SLICE_X39Y67         LUT5 (Prop_lut5_I4_O)        0.105     6.908 r  main_design_i/noip_lvds_stream_0/U0/i[2]_i_2/O
                         net (fo=8, routed)           0.556     7.463    main_design_i/noip_lvds_stream_0/U0/i[2]_i_2_n_0
    SLICE_X41Y63         LUT5 (Prop_lut5_I1_O)        0.105     7.568 r  main_design_i/noip_lvds_stream_0/U0/i[1]_i_1/O
                         net (fo=1, routed)           0.264     7.833    main_design_i/noip_lvds_stream_0/U0/i[1]
    SLICE_X42Y62         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928     3.759    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078     3.837 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         1.234     5.071    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X42Y62         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/i_reg[1]/C

Slack:                    inf
  Source:                 lvds_sync_0_n[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_0/U0/i_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.768ns  (logic 1.194ns (15.368%)  route 6.574ns (84.632%))
  Logic Levels:           4  (IBUFDS=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        5.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.071ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  lvds_sync_0_n[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_sync_0_ibuf/U0/IBUF_DS_N[0]
    K17                  IBUFDS (Prop_ibufds_IB_O)    0.878     0.878 r  main_design_i/lvds_sync_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          5.356     6.234    main_design_i/noip_lvds_stream_0/U0/lvds_sync
    SLICE_X38Y65         LUT4 (Prop_lut4_I2_O)        0.106     6.340 r  main_design_i/noip_lvds_stream_0/U0/i[2]_i_3/O
                         net (fo=1, routed)           0.463     6.803    main_design_i/noip_lvds_stream_0/U0/i[2]_i_3_n_0
    SLICE_X39Y67         LUT5 (Prop_lut5_I4_O)        0.105     6.908 r  main_design_i/noip_lvds_stream_0/U0/i[2]_i_2/O
                         net (fo=8, routed)           0.755     7.663    main_design_i/noip_lvds_stream_0/U0/i[2]_i_2_n_0
    SLICE_X41Y62         LUT6 (Prop_lut6_I4_O)        0.105     7.768 r  main_design_i/noip_lvds_stream_0/U0/i[0]_i_1/O
                         net (fo=1, routed)           0.000     7.768    main_design_i/noip_lvds_stream_0/U0/i[0]
    SLICE_X41Y62         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928     3.759    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078     3.837 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         1.234     5.071    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X41Y62         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/i_reg[0]/C

Slack:                    inf
  Source:                 lvds_sync_0_n[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.674ns  (logic 1.194ns (15.557%)  route 6.480ns (84.443%))
  Logic Levels:           4  (IBUFDS=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        5.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.065ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  lvds_sync_0_n[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_sync_0_ibuf/U0/IBUF_DS_N[0]
    K17                  IBUFDS (Prop_ibufds_IB_O)    0.878     0.878 r  main_design_i/lvds_sync_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          5.356     6.234    main_design_i/noip_lvds_stream_0/U0/lvds_sync
    SLICE_X38Y65         LUT4 (Prop_lut4_I2_O)        0.106     6.340 r  main_design_i/noip_lvds_stream_0/U0/i[2]_i_3/O
                         net (fo=1, routed)           0.463     6.803    main_design_i/noip_lvds_stream_0/U0/i[2]_i_3_n_0
    SLICE_X39Y67         LUT5 (Prop_lut5_I4_O)        0.105     6.908 r  main_design_i/noip_lvds_stream_0/U0/i[2]_i_2/O
                         net (fo=8, routed)           0.661     7.569    main_design_i/noip_lvds_stream_0/U0/i[2]_i_2_n_0
    SLICE_X44Y68         LUT6 (Prop_lut6_I3_O)        0.105     7.674 r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[0]_i_1/O
                         net (fo=1, routed)           0.000     7.674    main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word[0]_i_1_n_0
    SLICE_X44Y68         FDRE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928     3.759    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078     3.837 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         1.228     5.065    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X44Y68         FDRE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_sync_word_reg[0]/C

Slack:                    inf
  Source:                 lvds_sync_0_n[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_0/U0/i_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.452ns  (logic 1.194ns (16.019%)  route 6.259ns (83.981%))
  Logic Levels:           4  (IBUFDS=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        5.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.070ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  lvds_sync_0_n[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_sync_0_ibuf/U0/IBUF_DS_N[0]
    K17                  IBUFDS (Prop_ibufds_IB_O)    0.878     0.878 r  main_design_i/lvds_sync_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          5.356     6.234    main_design_i/noip_lvds_stream_0/U0/lvds_sync
    SLICE_X38Y65         LUT4 (Prop_lut4_I2_O)        0.106     6.340 r  main_design_i/noip_lvds_stream_0/U0/i[2]_i_3/O
                         net (fo=1, routed)           0.463     6.803    main_design_i/noip_lvds_stream_0/U0/i[2]_i_3_n_0
    SLICE_X39Y67         LUT5 (Prop_lut5_I4_O)        0.105     6.908 r  main_design_i/noip_lvds_stream_0/U0/i[2]_i_2/O
                         net (fo=8, routed)           0.440     7.347    main_design_i/noip_lvds_stream_0/U0/i[2]_i_2_n_0
    SLICE_X41Y63         LUT6 (Prop_lut6_I5_O)        0.105     7.452 r  main_design_i/noip_lvds_stream_0/U0/i[2]_i_1/O
                         net (fo=1, routed)           0.000     7.452    main_design_i/noip_lvds_stream_0/U0/i[2]
    SLICE_X41Y63         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.928     3.759    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078     3.837 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         1.233     5.070    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X41Y63         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/i_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lvds_sync_0_p[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.590ns  (logic 0.418ns (16.124%)  route 2.173ns (83.876%))
  Logic Levels:           2  (IBUFDS=1 LUT3=1)
  Clock Path Skew:        3.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.196ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K17                                               0.000     0.000 f  lvds_sync_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_sync_0_ibuf/U0/IBUF_DS_P[0]
    K17                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 f  main_design_i/lvds_sync_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          2.173     2.544    main_design_i/noip_lvds_stream_0/U0/lvds_sync
    SLICE_X49Y65         LUT3 (Prop_lut3_I2_O)        0.046     2.590 r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[1]_i_1/O
                         net (fo=1, routed)           0.000     2.590    main_design_i/noip_lvds_stream_0/U0/mux16_out[1]
    SLICE_X49Y65         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         0.820     3.196    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X49Y65         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[1]/C

Slack:                    inf
  Source:                 lvds_dout3_0_p[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_data_words_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.597ns  (logic 0.453ns (17.432%)  route 2.144ns (82.568%))
  Logic Levels:           2  (IBUFDS=1 LUT3=1)
  Clock Path Skew:        3.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.196ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K19                                               0.000     0.000 f  lvds_dout3_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_dout3_0_ibuf/U0/IBUF_DS_P[0]
    K19                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 f  main_design_i/lvds_dout3_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=8, routed)           1.989     2.395    main_design_i/noip_lvds_stream_0/U0/lvds_data[0]
    SLICE_X41Y66         LUT3 (Prop_lut3_I2_O)        0.046     2.441 r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_data_words[0][3]_i_2/O
                         net (fo=2, routed)           0.156     2.597    main_design_i/noip_lvds_stream_0/U0/mux10_out[3]
    SLICE_X40Y65         FDRE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_data_words_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         0.820     3.196    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X40Y65         FDRE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_data_words_reg[0][3]/C

Slack:                    inf
  Source:                 lvds_dout3_0_p[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][6]/D
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.621ns  (logic 0.453ns (17.273%)  route 2.168ns (82.727%))
  Logic Levels:           2  (IBUFDS=1 LUT3=1)
  Clock Path Skew:        3.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.196ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K19                                               0.000     0.000 f  lvds_dout3_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_dout3_0_ibuf/U0/IBUF_DS_P[0]
    K19                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 f  main_design_i/lvds_dout3_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=8, routed)           2.007     2.413    main_design_i/noip_lvds_stream_0/U0/lvds_data[0]
    SLICE_X40Y64         LUT3 (Prop_lut3_I2_O)        0.046     2.459 r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_data_words[0][6]_i_2/O
                         net (fo=2, routed)           0.161     2.621    main_design_i/noip_lvds_stream_0/U0/mux10_out[6]
    SLICE_X42Y65         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         0.820     3.196    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X42Y65         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][6]/C

Slack:                    inf
  Source:                 lvds_dout3_0_p[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_data_words_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.637ns  (logic 0.453ns (17.168%)  route 2.184ns (82.832%))
  Logic Levels:           2  (IBUFDS=1 LUT3=1)
  Clock Path Skew:        3.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.197ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K19                                               0.000     0.000 f  lvds_dout3_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_dout3_0_ibuf/U0/IBUF_DS_P[0]
    K19                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 f  main_design_i/lvds_dout3_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=8, routed)           2.007     2.413    main_design_i/noip_lvds_stream_0/U0/lvds_data[0]
    SLICE_X40Y64         LUT3 (Prop_lut3_I2_O)        0.046     2.459 r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_data_words[0][6]_i_2/O
                         net (fo=2, routed)           0.177     2.637    main_design_i/noip_lvds_stream_0/U0/mux10_out[6]
    SLICE_X40Y63         FDRE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_data_words_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         0.821     3.197    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X40Y63         FDRE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_data_words_reg[0][6]/C

Slack:                    inf
  Source:                 lvds_dout3_0_p[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][3]/D
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.667ns  (logic 0.453ns (16.972%)  route 2.215ns (83.028%))
  Logic Levels:           2  (IBUFDS=1 LUT3=1)
  Clock Path Skew:        3.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.196ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K19                                               0.000     0.000 f  lvds_dout3_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_dout3_0_ibuf/U0/IBUF_DS_P[0]
    K19                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 f  main_design_i/lvds_dout3_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=8, routed)           1.989     2.395    main_design_i/noip_lvds_stream_0/U0/lvds_data[0]
    SLICE_X41Y66         LUT3 (Prop_lut3_I2_O)        0.046     2.441 r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_data_words[0][3]_i_2/O
                         net (fo=2, routed)           0.226     2.667    main_design_i/noip_lvds_stream_0/U0/mux10_out[3]
    SLICE_X46Y65         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         0.820     3.196    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X46Y65         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][3]/C

Slack:                    inf
  Source:                 lvds_dout3_0_p[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_data_words_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.680ns  (logic 0.453ns (16.893%)  route 2.227ns (83.107%))
  Logic Levels:           2  (IBUFDS=1 LUT3=1)
  Clock Path Skew:        3.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.196ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K19                                               0.000     0.000 f  lvds_dout3_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_dout3_0_ibuf/U0/IBUF_DS_P[0]
    K19                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 f  main_design_i/lvds_dout3_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=8, routed)           2.227     2.634    main_design_i/noip_lvds_stream_0/U0/lvds_data[0]
    SLICE_X36Y65         LUT3 (Prop_lut3_I2_O)        0.046     2.680 r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_data_words[0][1]_i_2/O
                         net (fo=2, routed)           0.000     2.680    main_design_i/noip_lvds_stream_0/U0/mux10_out[1]
    SLICE_X36Y65         FDRE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_data_words_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         0.820     3.196    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X36Y65         FDRE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_data_words_reg[0][1]/C

Slack:                    inf
  Source:                 lvds_dout3_0_p[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_data_words_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.714ns  (logic 0.453ns (16.682%)  route 2.261ns (83.318%))
  Logic Levels:           2  (IBUFDS=1 LUT3=1)
  Clock Path Skew:        3.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.194ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K19                                               0.000     0.000 f  lvds_dout3_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_dout3_0_ibuf/U0/IBUF_DS_P[0]
    K19                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 f  main_design_i/lvds_dout3_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=8, routed)           2.080     2.487    main_design_i/noip_lvds_stream_0/U0/lvds_data[0]
    SLICE_X42Y67         LUT3 (Prop_lut3_I2_O)        0.046     2.533 r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_data_words[0][2]_i_2/O
                         net (fo=2, routed)           0.181     2.714    main_design_i/noip_lvds_stream_0/U0/mux10_out[2]
    SLICE_X45Y67         FDRE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_data_words_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         0.818     3.194    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X45Y67         FDRE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_data_words_reg[0][2]/C

Slack:                    inf
  Source:                 lvds_dout3_0_p[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.721ns  (logic 0.453ns (16.635%)  route 2.269ns (83.365%))
  Logic Levels:           2  (IBUFDS=1 LUT3=1)
  Clock Path Skew:        3.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.196ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K19                                               0.000     0.000 f  lvds_dout3_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_dout3_0_ibuf/U0/IBUF_DS_P[0]
    K19                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 f  main_design_i/lvds_dout3_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=8, routed)           2.150     2.557    main_design_i/noip_lvds_stream_0/U0/lvds_data[0]
    SLICE_X38Y66         LUT3 (Prop_lut3_I2_O)        0.046     2.603 r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_data_words[0][0]_i_2/O
                         net (fo=2, routed)           0.118     2.721    main_design_i/noip_lvds_stream_0/U0/mux10_out[0]
    SLICE_X38Y65         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         0.820     3.196    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X38Y65         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_data_words_reg[0][0]/C

Slack:                    inf
  Source:                 lvds_dout3_0_p[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_data_words_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.735ns  (logic 0.453ns (16.548%)  route 2.283ns (83.452%))
  Logic Levels:           2  (IBUFDS=1 LUT3=1)
  Clock Path Skew:        3.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.197ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K19                                               0.000     0.000 f  lvds_dout3_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_dout3_0_ibuf/U0/IBUF_DS_P[0]
    K19                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 f  main_design_i/lvds_dout3_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=8, routed)           2.283     2.689    main_design_i/noip_lvds_stream_0/U0/lvds_data[0]
    SLICE_X37Y64         LUT3 (Prop_lut3_I2_O)        0.046     2.735 r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_data_words[0][5]_i_2/O
                         net (fo=2, routed)           0.000     2.735    main_design_i/noip_lvds_stream_0/U0/mux10_out[5]
    SLICE_X37Y64         FDRE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_data_words_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         0.821     3.197    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X37Y64         FDRE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_read_process.temp_data_words_reg[0][5]/C

Slack:                    inf
  Source:                 lvds_sync_0_p[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by lvds_clk_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.758ns  (logic 0.418ns (15.143%)  route 2.341ns (84.857%))
  Logic Levels:           2  (IBUFDS=1 LUT3=1)
  Clock Path Skew:        3.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.196ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K17                                               0.000     0.000 f  lvds_sync_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_sync_0_ibuf/U0/IBUF_DS_P[0]
    K17                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 f  main_design_i/lvds_sync_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          2.225     2.597    main_design_i/noip_lvds_stream_0/U0/lvds_sync
    SLICE_X46Y65         LUT3 (Prop_lut3_I2_O)        0.046     2.643 r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word[2]_i_1/O
                         net (fo=1, routed)           0.116     2.758    main_design_i/noip_lvds_stream_0/U0/mux16_out[2]
    SLICE_X42Y65         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_DS_P[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  main_design_i/lvds_clkin_0_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.945     2.346    main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  main_design_i/lvds_clkin_0_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         0.820     3.196    main_design_i/noip_lvds_stream_0/U0/lvds_clk
    SLICE_X42Y65         FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/lvds_sync_word_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  lvds_clk_1

Max Delay            35 Endpoints
Min Delay            35 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lvds_sync_1_n[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.947ns  (logic 1.402ns (17.639%)  route 6.545ns (82.361%))
  Logic Levels:           6  (IBUFDS=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        4.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.101ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J16                                               0.000     0.000 f  lvds_sync_1_n[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_sync_1_ibuf/U0/IBUF_DS_N[0]
    K16                  IBUFDS (Prop_ibufds_IB_O)    0.876     0.876 r  main_design_i/lvds_sync_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          3.986     4.861    main_design_i/noip_lvds_stream_1/U0/lvds_sync
    SLICE_X38Y69         LUT4 (Prop_lut4_I2_O)        0.106     4.967 r  main_design_i/noip_lvds_stream_1/U0/i[2]_i_3/O
                         net (fo=1, routed)           0.121     5.089    main_design_i/noip_lvds_stream_1/U0/i[2]_i_3_n_0
    SLICE_X38Y69         LUT5 (Prop_lut5_I4_O)        0.105     5.194 r  main_design_i/noip_lvds_stream_1/U0/i[2]_i_2/O
                         net (fo=8, routed)           0.417     5.611    main_design_i/noip_lvds_stream_1/U0/i[2]_i_2_n_0
    SLICE_X36Y71         LUT5 (Prop_lut5_I4_O)        0.105     5.716 r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word[3]_i_4/O
                         net (fo=1, routed)           0.778     6.494    main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word[3]_i_4_n_0
    SLICE_X39Y71         LUT6 (Prop_lut6_I0_O)        0.105     6.599 r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word[3]_i_3/O
                         net (fo=1, routed)           1.243     7.842    main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word[3]_i_3_n_0
    SLICE_X39Y70         LUT6 (Prop_lut6_I4_O)        0.105     7.947 r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word[3]_i_1/O
                         net (fo=1, routed)           0.000     7.947    main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word[3]_i_1_n_0
    SLICE_X39Y70         FDRE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961     2.797    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.078     2.875 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         1.226     4.101    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X39Y70         FDRE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word_reg[3]/C

Slack:                    inf
  Source:                 lvds_sync_1_n[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.530ns  (logic 1.297ns (17.221%)  route 6.233ns (82.779%))
  Logic Levels:           5  (IBUFDS=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        4.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.101ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J16                                               0.000     0.000 f  lvds_sync_1_n[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_sync_1_ibuf/U0/IBUF_DS_N[0]
    K16                  IBUFDS (Prop_ibufds_IB_O)    0.876     0.876 r  main_design_i/lvds_sync_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          3.986     4.861    main_design_i/noip_lvds_stream_1/U0/lvds_sync
    SLICE_X38Y69         LUT4 (Prop_lut4_I2_O)        0.106     4.967 r  main_design_i/noip_lvds_stream_1/U0/i[2]_i_3/O
                         net (fo=1, routed)           0.121     5.089    main_design_i/noip_lvds_stream_1/U0/i[2]_i_3_n_0
    SLICE_X38Y69         LUT5 (Prop_lut5_I4_O)        0.105     5.194 r  main_design_i/noip_lvds_stream_1/U0/i[2]_i_2/O
                         net (fo=8, routed)           0.637     5.831    main_design_i/noip_lvds_stream_1/U0/i[2]_i_2_n_0
    SLICE_X37Y71         LUT5 (Prop_lut5_I1_O)        0.105     5.936 r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word[4]_i_3/O
                         net (fo=3, routed)           1.489     7.425    main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word[4]_i_3_n_0
    SLICE_X38Y70         LUT6 (Prop_lut6_I4_O)        0.105     7.530 r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word[2]_i_1/O
                         net (fo=1, routed)           0.000     7.530    main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word[2]_i_1_n_0
    SLICE_X38Y70         FDRE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961     2.797    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.078     2.875 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         1.226     4.101    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X38Y70         FDRE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word_reg[2]/C

Slack:                    inf
  Source:                 lvds_sync_1_n[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.523ns  (logic 1.297ns (17.236%)  route 6.227ns (82.764%))
  Logic Levels:           5  (IBUFDS=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        4.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.099ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J16                                               0.000     0.000 f  lvds_sync_1_n[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_sync_1_ibuf/U0/IBUF_DS_N[0]
    K16                  IBUFDS (Prop_ibufds_IB_O)    0.876     0.876 r  main_design_i/lvds_sync_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          3.986     4.861    main_design_i/noip_lvds_stream_1/U0/lvds_sync
    SLICE_X38Y69         LUT4 (Prop_lut4_I2_O)        0.106     4.967 r  main_design_i/noip_lvds_stream_1/U0/i[2]_i_3/O
                         net (fo=1, routed)           0.121     5.089    main_design_i/noip_lvds_stream_1/U0/i[2]_i_3_n_0
    SLICE_X38Y69         LUT5 (Prop_lut5_I4_O)        0.105     5.194 r  main_design_i/noip_lvds_stream_1/U0/i[2]_i_2/O
                         net (fo=8, routed)           0.637     5.831    main_design_i/noip_lvds_stream_1/U0/i[2]_i_2_n_0
    SLICE_X37Y71         LUT5 (Prop_lut5_I1_O)        0.105     5.936 r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word[4]_i_3/O
                         net (fo=3, routed)           1.482     7.418    main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word[4]_i_3_n_0
    SLICE_X38Y72         LUT6 (Prop_lut6_I4_O)        0.105     7.523 r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word[1]_i_1/O
                         net (fo=1, routed)           0.000     7.523    main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word[1]_i_1_n_0
    SLICE_X38Y72         FDRE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961     2.797    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.078     2.875 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         1.224     4.099    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X38Y72         FDRE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word_reg[1]/C

Slack:                    inf
  Source:                 lvds_sync_1_n[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.390ns  (logic 1.297ns (17.548%)  route 6.093ns (82.452%))
  Logic Levels:           5  (IBUFDS=1 LUT4=1 LUT5=3)
  Clock Path Skew:        4.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.099ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J16                                               0.000     0.000 f  lvds_sync_1_n[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_sync_1_ibuf/U0/IBUF_DS_N[0]
    K16                  IBUFDS (Prop_ibufds_IB_O)    0.876     0.876 r  main_design_i/lvds_sync_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          3.986     4.861    main_design_i/noip_lvds_stream_1/U0/lvds_sync
    SLICE_X38Y69         LUT4 (Prop_lut4_I2_O)        0.106     4.967 r  main_design_i/noip_lvds_stream_1/U0/i[2]_i_3/O
                         net (fo=1, routed)           0.121     5.089    main_design_i/noip_lvds_stream_1/U0/i[2]_i_3_n_0
    SLICE_X38Y69         LUT5 (Prop_lut5_I4_O)        0.105     5.194 r  main_design_i/noip_lvds_stream_1/U0/i[2]_i_2/O
                         net (fo=8, routed)           0.637     5.831    main_design_i/noip_lvds_stream_1/U0/i[2]_i_2_n_0
    SLICE_X37Y71         LUT5 (Prop_lut5_I1_O)        0.105     5.936 r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word[4]_i_3/O
                         net (fo=3, routed)           1.348     7.285    main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word[4]_i_3_n_0
    SLICE_X38Y72         LUT5 (Prop_lut5_I3_O)        0.105     7.390 r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word[4]_i_1/O
                         net (fo=1, routed)           0.000     7.390    main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word[4]_i_1_n_0
    SLICE_X38Y72         FDRE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961     2.797    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.078     2.875 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         1.224     4.099    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X38Y72         FDRE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word_reg[4]/C

Slack:                    inf
  Source:                 lvds_sync_1_n[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.378ns  (logic 1.297ns (17.576%)  route 6.081ns (82.424%))
  Logic Levels:           5  (IBUFDS=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        4.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.102ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J16                                               0.000     0.000 f  lvds_sync_1_n[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_sync_1_ibuf/U0/IBUF_DS_N[0]
    K16                  IBUFDS (Prop_ibufds_IB_O)    0.876     0.876 r  main_design_i/lvds_sync_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          3.986     4.861    main_design_i/noip_lvds_stream_1/U0/lvds_sync
    SLICE_X38Y69         LUT4 (Prop_lut4_I2_O)        0.106     4.967 r  main_design_i/noip_lvds_stream_1/U0/i[2]_i_3/O
                         net (fo=1, routed)           0.121     5.089    main_design_i/noip_lvds_stream_1/U0/i[2]_i_3_n_0
    SLICE_X38Y69         LUT5 (Prop_lut5_I4_O)        0.105     5.194 r  main_design_i/noip_lvds_stream_1/U0/i[2]_i_2/O
                         net (fo=8, routed)           0.713     5.907    main_design_i/noip_lvds_stream_1/U0/i[2]_i_2_n_0
    SLICE_X37Y69         LUT6 (Prop_lut6_I1_O)        0.105     6.012 r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word[5]_i_3/O
                         net (fo=1, routed)           1.261     7.273    main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word[5]_i_3_n_0
    SLICE_X37Y69         LUT5 (Prop_lut5_I3_O)        0.105     7.378 r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word[5]_i_1/O
                         net (fo=1, routed)           0.000     7.378    main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word[5]_i_1_n_0
    SLICE_X37Y69         FDRE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961     2.797    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.078     2.875 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         1.227     4.102    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X37Y69         FDRE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word_reg[5]/C

Slack:                    inf
  Source:                 lvds_sync_1_n[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.376ns  (logic 1.297ns (17.581%)  route 6.079ns (82.419%))
  Logic Levels:           5  (IBUFDS=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.098ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J16                                               0.000     0.000 f  lvds_sync_1_n[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_sync_1_ibuf/U0/IBUF_DS_N[0]
    K16                  IBUFDS (Prop_ibufds_IB_O)    0.876     0.876 r  main_design_i/lvds_sync_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          3.986     4.861    main_design_i/noip_lvds_stream_1/U0/lvds_sync
    SLICE_X38Y69         LUT4 (Prop_lut4_I2_O)        0.106     4.967 r  main_design_i/noip_lvds_stream_1/U0/i[2]_i_3/O
                         net (fo=1, routed)           0.121     5.089    main_design_i/noip_lvds_stream_1/U0/i[2]_i_3_n_0
    SLICE_X38Y69         LUT5 (Prop_lut5_I4_O)        0.105     5.194 r  main_design_i/noip_lvds_stream_1/U0/i[2]_i_2/O
                         net (fo=8, routed)           0.695     5.889    main_design_i/noip_lvds_stream_1/U0/i[2]_i_2_n_0
    SLICE_X38Y70         LUT6 (Prop_lut6_I0_O)        0.105     5.994 r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word[6]_i_3/O
                         net (fo=1, routed)           1.277     7.271    main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word[6]_i_3_n_0
    SLICE_X41Y71         LUT6 (Prop_lut6_I5_O)        0.105     7.376 r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word[6]_i_1/O
                         net (fo=1, routed)           0.000     7.376    main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word[6]_i_1_n_0
    SLICE_X41Y71         FDRE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961     2.797    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.078     2.875 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         1.223     4.098    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X41Y71         FDRE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word_reg[6]/C

Slack:                    inf
  Source:                 lvds_sync_1_n[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_1/U0/i_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.361ns  (logic 1.192ns (18.736%)  route 5.169ns (81.264%))
  Logic Levels:           4  (IBUFDS=1 LUT4=1 LUT5=2)
  Clock Path Skew:        4.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.101ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J16                                               0.000     0.000 f  lvds_sync_1_n[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_sync_1_ibuf/U0/IBUF_DS_N[0]
    K16                  IBUFDS (Prop_ibufds_IB_O)    0.876     0.876 r  main_design_i/lvds_sync_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          3.986     4.861    main_design_i/noip_lvds_stream_1/U0/lvds_sync
    SLICE_X38Y69         LUT4 (Prop_lut4_I2_O)        0.106     4.967 r  main_design_i/noip_lvds_stream_1/U0/i[2]_i_3/O
                         net (fo=1, routed)           0.121     5.089    main_design_i/noip_lvds_stream_1/U0/i[2]_i_3_n_0
    SLICE_X38Y69         LUT5 (Prop_lut5_I4_O)        0.105     5.194 r  main_design_i/noip_lvds_stream_1/U0/i[2]_i_2/O
                         net (fo=8, routed)           0.788     5.981    main_design_i/noip_lvds_stream_1/U0/i[2]_i_2_n_0
    SLICE_X48Y67         LUT5 (Prop_lut5_I1_O)        0.105     6.086 r  main_design_i/noip_lvds_stream_1/U0/i[1]_i_1/O
                         net (fo=1, routed)           0.274     6.361    main_design_i/noip_lvds_stream_1/U0/i[1]
    SLICE_X47Y68         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961     2.797    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.078     2.875 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         1.226     4.101    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X47Y68         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/i_reg[1]/C

Slack:                    inf
  Source:                 lvds_sync_1_n[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.994ns  (logic 1.192ns (19.882%)  route 4.802ns (80.118%))
  Logic Levels:           4  (IBUFDS=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.098ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J16                                               0.000     0.000 f  lvds_sync_1_n[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_sync_1_ibuf/U0/IBUF_DS_N[0]
    K16                  IBUFDS (Prop_ibufds_IB_O)    0.876     0.876 r  main_design_i/lvds_sync_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          3.986     4.861    main_design_i/noip_lvds_stream_1/U0/lvds_sync
    SLICE_X38Y69         LUT4 (Prop_lut4_I2_O)        0.106     4.967 r  main_design_i/noip_lvds_stream_1/U0/i[2]_i_3/O
                         net (fo=1, routed)           0.121     5.089    main_design_i/noip_lvds_stream_1/U0/i[2]_i_3_n_0
    SLICE_X38Y69         LUT5 (Prop_lut5_I4_O)        0.105     5.194 r  main_design_i/noip_lvds_stream_1/U0/i[2]_i_2/O
                         net (fo=8, routed)           0.695     5.889    main_design_i/noip_lvds_stream_1/U0/i[2]_i_2_n_0
    SLICE_X41Y71         LUT6 (Prop_lut6_I3_O)        0.105     5.994 r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word[0]_i_1/O
                         net (fo=1, routed)           0.000     5.994    main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word[0]_i_1_n_0
    SLICE_X41Y71         FDRE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961     2.797    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.078     2.875 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         1.223     4.098    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X41Y71         FDRE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_sync_word_reg[0]/C

Slack:                    inf
  Source:                 lvds_sync_1_n[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_1/U0/i_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.887ns  (logic 1.192ns (20.244%)  route 4.695ns (79.756%))
  Logic Levels:           4  (IBUFDS=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.101ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J16                                               0.000     0.000 f  lvds_sync_1_n[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_sync_1_ibuf/U0/IBUF_DS_N[0]
    K16                  IBUFDS (Prop_ibufds_IB_O)    0.876     0.876 r  main_design_i/lvds_sync_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          3.986     4.861    main_design_i/noip_lvds_stream_1/U0/lvds_sync
    SLICE_X38Y69         LUT4 (Prop_lut4_I2_O)        0.106     4.967 r  main_design_i/noip_lvds_stream_1/U0/i[2]_i_3/O
                         net (fo=1, routed)           0.121     5.089    main_design_i/noip_lvds_stream_1/U0/i[2]_i_3_n_0
    SLICE_X38Y69         LUT5 (Prop_lut5_I4_O)        0.105     5.194 r  main_design_i/noip_lvds_stream_1/U0/i[2]_i_2/O
                         net (fo=8, routed)           0.588     5.782    main_design_i/noip_lvds_stream_1/U0/i[2]_i_2_n_0
    SLICE_X41Y69         LUT6 (Prop_lut6_I5_O)        0.105     5.887 r  main_design_i/noip_lvds_stream_1/U0/i[2]_i_1/O
                         net (fo=1, routed)           0.000     5.887    main_design_i/noip_lvds_stream_1/U0/i[2]
    SLICE_X41Y69         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961     2.797    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.078     2.875 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         1.226     4.101    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X41Y69         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/i_reg[2]/C

Slack:                    inf
  Source:                 lvds_sync_1_n[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_1/U0/i_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.883ns  (logic 1.192ns (20.258%)  route 4.691ns (79.742%))
  Logic Levels:           4  (IBUFDS=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.101ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J16                                               0.000     0.000 f  lvds_sync_1_n[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_sync_1_ibuf/U0/IBUF_DS_N[0]
    K16                  IBUFDS (Prop_ibufds_IB_O)    0.876     0.876 r  main_design_i/lvds_sync_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=15, routed)          3.986     4.861    main_design_i/noip_lvds_stream_1/U0/lvds_sync
    SLICE_X38Y69         LUT4 (Prop_lut4_I2_O)        0.106     4.967 r  main_design_i/noip_lvds_stream_1/U0/i[2]_i_3/O
                         net (fo=1, routed)           0.121     5.089    main_design_i/noip_lvds_stream_1/U0/i[2]_i_3_n_0
    SLICE_X38Y69         LUT5 (Prop_lut5_I4_O)        0.105     5.194 r  main_design_i/noip_lvds_stream_1/U0/i[2]_i_2/O
                         net (fo=8, routed)           0.584     5.778    main_design_i/noip_lvds_stream_1/U0/i[2]_i_2_n_0
    SLICE_X41Y69         LUT6 (Prop_lut6_I4_O)        0.105     5.883 r  main_design_i/noip_lvds_stream_1/U0/i[0]_i_1/O
                         net (fo=1, routed)           0.000     5.883    main_design_i/noip_lvds_stream_1/U0/i[0]
    SLICE_X41Y69         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.961     2.797    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.078     2.875 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         1.226     4.101    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X41Y69         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/i_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lvds_dout3_1_p[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.030ns  (logic 0.483ns (23.783%)  route 1.547ns (76.217%))
  Logic Levels:           2  (IBUFDS=1 LUT3=1)
  Clock Path Skew:        2.156ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.156ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L14                                               0.000     0.000 f  lvds_dout3_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_dout3_1_ibuf/U0/IBUF_DS_P[0]
    L14                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 f  main_design_i/lvds_dout3_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=8, routed)           1.547     1.984    main_design_i/noip_lvds_stream_1/U0/lvds_data[0]
    SLICE_X39Y71         LUT3 (Prop_lut3_I2_O)        0.046     2.030 r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_data_words[0][0]_i_2/O
                         net (fo=2, routed)           0.000     2.030    main_design_i/noip_lvds_stream_1/U0/mux10_out[0]
    SLICE_X39Y71         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.314    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.344 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         0.812     2.156    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X39Y71         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][0]/C

Slack:                    inf
  Source:                 lvds_dout3_1_p[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][4]/D
                            (rising edge-triggered cell FDCE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.081ns  (logic 0.483ns (23.202%)  route 1.598ns (76.798%))
  Logic Levels:           2  (IBUFDS=1 LUT3=1)
  Clock Path Skew:        2.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.155ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L14                                               0.000     0.000 f  lvds_dout3_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_dout3_1_ibuf/U0/IBUF_DS_P[0]
    L14                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 f  main_design_i/lvds_dout3_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=8, routed)           1.476     1.913    main_design_i/noip_lvds_stream_1/U0/lvds_data[0]
    SLICE_X45Y72         LUT3 (Prop_lut3_I2_O)        0.046     1.959 r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_data_words[0][4]_i_2/O
                         net (fo=2, routed)           0.122     2.081    main_design_i/noip_lvds_stream_1/U0/mux10_out[4]
    SLICE_X45Y72         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.314    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.344 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         0.811     2.155    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X45Y72         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][4]/C

Slack:                    inf
  Source:                 lvds_dout3_1_p[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_data_words_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.083ns  (logic 0.483ns (23.179%)  route 1.600ns (76.821%))
  Logic Levels:           2  (IBUFDS=1 LUT3=1)
  Clock Path Skew:        2.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.153ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L14                                               0.000     0.000 f  lvds_dout3_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_dout3_1_ibuf/U0/IBUF_DS_P[0]
    L14                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 f  main_design_i/lvds_dout3_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=8, routed)           1.476     1.913    main_design_i/noip_lvds_stream_1/U0/lvds_data[0]
    SLICE_X45Y72         LUT3 (Prop_lut3_I2_O)        0.046     1.959 r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_data_words[0][4]_i_2/O
                         net (fo=2, routed)           0.124     2.083    main_design_i/noip_lvds_stream_1/U0/mux10_out[4]
    SLICE_X44Y73         FDRE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_data_words_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.314    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.344 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         0.809     2.153    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X44Y73         FDRE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_data_words_reg[0][4]/C

Slack:                    inf
  Source:                 lvds_dout3_1_p[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_data_words_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.128ns  (logic 0.483ns (22.681%)  route 1.646ns (77.319%))
  Logic Levels:           2  (IBUFDS=1 LUT3=1)
  Clock Path Skew:        2.156ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.156ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L14                                               0.000     0.000 f  lvds_dout3_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_dout3_1_ibuf/U0/IBUF_DS_P[0]
    L14                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 f  main_design_i/lvds_dout3_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=8, routed)           1.547     1.984    main_design_i/noip_lvds_stream_1/U0/lvds_data[0]
    SLICE_X39Y71         LUT3 (Prop_lut3_I2_O)        0.046     2.030 r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_data_words[0][0]_i_2/O
                         net (fo=2, routed)           0.099     2.128    main_design_i/noip_lvds_stream_1/U0/mux10_out[0]
    SLICE_X37Y71         FDRE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_data_words_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.314    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.344 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         0.812     2.156    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X37Y71         FDRE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_data_words_reg[0][0]/C

Slack:                    inf
  Source:                 lvds_dout3_1_p[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][7]/D
                            (rising edge-triggered cell FDCE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.161ns  (logic 0.483ns (22.341%)  route 1.678ns (77.659%))
  Logic Levels:           2  (IBUFDS=1 LUT3=1)
  Clock Path Skew:        2.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.155ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L14                                               0.000     0.000 f  lvds_dout3_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_dout3_1_ibuf/U0/IBUF_DS_P[0]
    L14                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 f  main_design_i/lvds_dout3_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=8, routed)           1.557     1.994    main_design_i/noip_lvds_stream_1/U0/lvds_data[0]
    SLICE_X43Y72         LUT3 (Prop_lut3_I2_O)        0.046     2.040 r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_data_words[0][7]_i_1/O
                         net (fo=2, routed)           0.121     2.161    main_design_i/noip_lvds_stream_1/U0/mux10_out[7]
    SLICE_X45Y72         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.314    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.344 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         0.811     2.155    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X45Y72         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][7]/C

Slack:                    inf
  Source:                 lvds_dout3_1_p[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][6]/D
                            (rising edge-triggered cell FDCE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.207ns  (logic 0.483ns (21.876%)  route 1.724ns (78.124%))
  Logic Levels:           2  (IBUFDS=1 LUT3=1)
  Clock Path Skew:        2.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.158ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L14                                               0.000     0.000 f  lvds_dout3_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_dout3_1_ibuf/U0/IBUF_DS_P[0]
    L14                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 f  main_design_i/lvds_dout3_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=8, routed)           1.606     2.042    main_design_i/noip_lvds_stream_1/U0/lvds_data[0]
    SLICE_X41Y70         LUT3 (Prop_lut3_I2_O)        0.046     2.088 r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_data_words[0][6]_i_2/O
                         net (fo=2, routed)           0.119     2.207    main_design_i/noip_lvds_stream_1/U0/mux10_out[6]
    SLICE_X40Y69         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.314    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.344 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         0.814     2.158    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X40Y69         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][6]/C

Slack:                    inf
  Source:                 lvds_dout3_1_p[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_data_words_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.218ns  (logic 0.483ns (21.770%)  route 1.735ns (78.230%))
  Logic Levels:           2  (IBUFDS=1 LUT3=1)
  Clock Path Skew:        2.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.155ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L14                                               0.000     0.000 f  lvds_dout3_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_dout3_1_ibuf/U0/IBUF_DS_P[0]
    L14                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 f  main_design_i/lvds_dout3_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=8, routed)           1.627     2.064    main_design_i/noip_lvds_stream_1/U0/lvds_data[0]
    SLICE_X38Y71         LUT3 (Prop_lut3_I2_O)        0.046     2.110 r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_data_words[0][1]_i_2/O
                         net (fo=2, routed)           0.108     2.218    main_design_i/noip_lvds_stream_1/U0/mux10_out[1]
    SLICE_X36Y72         FDRE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_data_words_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.314    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.344 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         0.811     2.155    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X36Y72         FDRE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_data_words_reg[0][1]/C

Slack:                    inf
  Source:                 lvds_dout3_1_p[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_data_words_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.222ns  (logic 0.483ns (21.728%)  route 1.739ns (78.272%))
  Logic Levels:           2  (IBUFDS=1 LUT3=1)
  Clock Path Skew:        2.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.155ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L14                                               0.000     0.000 f  lvds_dout3_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_dout3_1_ibuf/U0/IBUF_DS_P[0]
    L14                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 f  main_design_i/lvds_dout3_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=8, routed)           1.557     1.994    main_design_i/noip_lvds_stream_1/U0/lvds_data[0]
    SLICE_X43Y72         LUT3 (Prop_lut3_I2_O)        0.046     2.040 r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_data_words[0][7]_i_1/O
                         net (fo=2, routed)           0.182     2.222    main_design_i/noip_lvds_stream_1/U0/mux10_out[7]
    SLICE_X43Y72         FDRE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_data_words_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.314    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.344 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         0.811     2.155    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X43Y72         FDRE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_data_words_reg[0][7]/C

Slack:                    inf
  Source:                 lvds_dout3_1_p[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][1]/D
                            (rising edge-triggered cell FDCE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.228ns  (logic 0.483ns (21.664%)  route 1.746ns (78.336%))
  Logic Levels:           2  (IBUFDS=1 LUT3=1)
  Clock Path Skew:        2.156ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.156ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L14                                               0.000     0.000 f  lvds_dout3_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_dout3_1_ibuf/U0/IBUF_DS_P[0]
    L14                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 f  main_design_i/lvds_dout3_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=8, routed)           1.627     2.064    main_design_i/noip_lvds_stream_1/U0/lvds_data[0]
    SLICE_X38Y71         LUT3 (Prop_lut3_I2_O)        0.046     2.110 r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_data_words[0][1]_i_2/O
                         net (fo=2, routed)           0.118     2.228    main_design_i/noip_lvds_stream_1/U0/mux10_out[1]
    SLICE_X39Y71         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.314    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.344 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         0.812     2.156    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X39Y71         FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_data_words_reg[0][1]/C

Slack:                    inf
  Source:                 lvds_dout3_1_p[0]
                            (input port)
  Destination:            main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_data_words_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by lvds_clk_1  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.232ns  (logic 0.483ns (21.624%)  route 1.750ns (78.376%))
  Logic Levels:           2  (IBUFDS=1 LUT3=1)
  Clock Path Skew:        2.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.157ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L14                                               0.000     0.000 f  lvds_dout3_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_dout3_1_ibuf/U0/IBUF_DS_P[0]
    L14                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 f  main_design_i/lvds_dout3_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=8, routed)           1.750     2.186    main_design_i/noip_lvds_stream_1/U0/lvds_data[0]
    SLICE_X37Y70         LUT3 (Prop_lut3_I2_O)        0.046     2.232 r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_data_words[0][5]_i_2/O
                         net (fo=2, routed)           0.000     2.232    main_design_i/noip_lvds_stream_1/U0/mux10_out[5]
    SLICE_X37Y70         FDRE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_data_words_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_DS_P[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_clkin_1_ibuf/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.907     1.314    main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.344 r  main_design_i/lvds_clkin_1_ibuf/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=126, routed)         0.813     2.157    main_design_i/noip_lvds_stream_1/U0/lvds_clk
    SLICE_X37Y70         FDRE                                         r  main_design_i/noip_lvds_stream_1/U0/lvds_read_process.temp_data_words_reg[0][5]/C





