-- generated by newgenasym Thu Feb 19 11:30:55 2009

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity \1746540_4\ is
    port (    
	A0:        INOUT  STD_LOGIC;    
	A1:        INOUT  STD_LOGIC;    
	A10:       INOUT  STD_LOGIC;    
	A11:       INOUT  STD_LOGIC;    
	A12:       INOUT  STD_LOGIC;    
	A13:       INOUT  STD_LOGIC;    
	A2:        INOUT  STD_LOGIC;    
	A3:        INOUT  STD_LOGIC;    
	A4:        INOUT  STD_LOGIC;    
	A5:        INOUT  STD_LOGIC;    
	A6:        INOUT  STD_LOGIC;    
	A7:        INOUT  STD_LOGIC;    
	A8:        INOUT  STD_LOGIC;    
	A9:        INOUT  STD_LOGIC;    
	BA0:       INOUT  STD_LOGIC;    
	BA1:       INOUT  STD_LOGIC;    
	\cas#\:    INOUT  STD_LOGIC;    
	CK0:       INOUT  STD_LOGIC;    
	\ck0#\:    INOUT  STD_LOGIC;    
	CK1:       INOUT  STD_LOGIC;    
	\ck1#\:    INOUT  STD_LOGIC;    
	CKE0:      INOUT  STD_LOGIC;    
	CKE1:      INOUT  STD_LOGIC;    
	DM0:       INOUT  STD_LOGIC;    
	DM1:       INOUT  STD_LOGIC;    
	DM2:       INOUT  STD_LOGIC;    
	DM3:       INOUT  STD_LOGIC;    
	DM4:       INOUT  STD_LOGIC;    
	DM5:       INOUT  STD_LOGIC;    
	DM6:       INOUT  STD_LOGIC;    
	DM7:       INOUT  STD_LOGIC;    
	DQ0:       INOUT  STD_LOGIC;    
	DQ1:       INOUT  STD_LOGIC;    
	DQ10:      INOUT  STD_LOGIC;    
	DQ11:      INOUT  STD_LOGIC;    
	DQ12:      INOUT  STD_LOGIC;    
	DQ13:      INOUT  STD_LOGIC;    
	DQ14:      INOUT  STD_LOGIC;    
	DQ15:      INOUT  STD_LOGIC;    
	DQ16:      INOUT  STD_LOGIC;    
	DQ17:      INOUT  STD_LOGIC;    
	DQ18:      INOUT  STD_LOGIC;    
	DQ19:      INOUT  STD_LOGIC;    
	DQ2:       INOUT  STD_LOGIC;    
	DQ20:      INOUT  STD_LOGIC;    
	DQ21:      INOUT  STD_LOGIC;    
	DQ22:      INOUT  STD_LOGIC;    
	DQ23:      INOUT  STD_LOGIC;    
	DQ24:      INOUT  STD_LOGIC;    
	DQ25:      INOUT  STD_LOGIC;    
	DQ26:      INOUT  STD_LOGIC;    
	DQ27:      INOUT  STD_LOGIC;    
	DQ28:      INOUT  STD_LOGIC;    
	DQ29:      INOUT  STD_LOGIC;    
	DQ3:       INOUT  STD_LOGIC;    
	DQ30:      INOUT  STD_LOGIC;    
	DQ31:      INOUT  STD_LOGIC;    
	DQ32:      INOUT  STD_LOGIC;    
	DQ33:      INOUT  STD_LOGIC;    
	DQ34:      INOUT  STD_LOGIC;    
	DQ35:      INOUT  STD_LOGIC;    
	DQ36:      INOUT  STD_LOGIC;    
	DQ37:      INOUT  STD_LOGIC;    
	DQ38:      INOUT  STD_LOGIC;    
	DQ39:      INOUT  STD_LOGIC;    
	DQ4:       INOUT  STD_LOGIC;    
	DQ40:      INOUT  STD_LOGIC;    
	DQ41:      INOUT  STD_LOGIC;    
	DQ42:      INOUT  STD_LOGIC;    
	DQ43:      INOUT  STD_LOGIC;    
	DQ44:      INOUT  STD_LOGIC;    
	DQ45:      INOUT  STD_LOGIC;    
	DQ46:      INOUT  STD_LOGIC;    
	DQ47:      INOUT  STD_LOGIC;    
	DQ48:      INOUT  STD_LOGIC;    
	DQ49:      INOUT  STD_LOGIC;    
	DQ5:       INOUT  STD_LOGIC;    
	DQ50:      INOUT  STD_LOGIC;    
	DQ51:      INOUT  STD_LOGIC;    
	DQ52:      INOUT  STD_LOGIC;    
	DQ53:      INOUT  STD_LOGIC;    
	DQ54:      INOUT  STD_LOGIC;    
	DQ55:      INOUT  STD_LOGIC;    
	DQ56:      INOUT  STD_LOGIC;    
	DQ57:      INOUT  STD_LOGIC;    
	DQ58:      INOUT  STD_LOGIC;    
	DQ59:      INOUT  STD_LOGIC;    
	DQ6:       INOUT  STD_LOGIC;    
	DQ60:      INOUT  STD_LOGIC;    
	DQ61:      INOUT  STD_LOGIC;    
	DQ62:      INOUT  STD_LOGIC;    
	DQ63:      INOUT  STD_LOGIC;    
	DQ7:       INOUT  STD_LOGIC;    
	DQ8:       INOUT  STD_LOGIC;    
	DQ9:       INOUT  STD_LOGIC;    
	DQS0:      INOUT  STD_LOGIC;    
	\dqs0#\:   INOUT  STD_LOGIC;    
	DQS1:      INOUT  STD_LOGIC;    
	\dqs1#\:   INOUT  STD_LOGIC;    
	DQS2:      INOUT  STD_LOGIC;    
	\dqs2#\:   INOUT  STD_LOGIC;    
	DQS3:      INOUT  STD_LOGIC;    
	\dqs3#\:   INOUT  STD_LOGIC;    
	DQS4:      INOUT  STD_LOGIC;    
	\dqs4#\:   INOUT  STD_LOGIC;    
	DQS5:      INOUT  STD_LOGIC;    
	\dqs5#\:   INOUT  STD_LOGIC;    
	DQS6:      INOUT  STD_LOGIC;    
	\dqs6#\:   INOUT  STD_LOGIC;    
	DQS7:      INOUT  STD_LOGIC;    
	\dqs7#\:   INOUT  STD_LOGIC;    
	NC_1:      INOUT  STD_LOGIC;    
	NC_2:      INOUT  STD_LOGIC;    
	NC_3:      INOUT  STD_LOGIC;    
	NC_4:      INOUT  STD_LOGIC;    
	\nc_5/ba2\: INOUT  STD_LOGIC;    
	NC_6:      INOUT  STD_LOGIC;    
	NC_7:      INOUT  STD_LOGIC;    
	NC_8:      INOUT  STD_LOGIC;    
	ODT0:      INOUT  STD_LOGIC;    
	ODT1:      INOUT  STD_LOGIC;    
	PAD1:      INOUT  STD_LOGIC;    
	PAD2:      INOUT  STD_LOGIC;    
	\ras#\:    INOUT  STD_LOGIC;    
	\s0#\:     INOUT  STD_LOGIC;    
	\s1#\:     INOUT  STD_LOGIC;    
	SA0:       INOUT  STD_LOGIC;    
	SA1:       INOUT  STD_LOGIC;    
	SCL:       INOUT  STD_LOGIC;    
	SDA:       INOUT  STD_LOGIC;    
	VDD_1:     INOUT  STD_LOGIC;    
	VDD_10:    INOUT  STD_LOGIC;    
	VDD_11:    INOUT  STD_LOGIC;    
	VDD_12:    INOUT  STD_LOGIC;    
	VDD_2:     INOUT  STD_LOGIC;    
	VDD_3:     INOUT  STD_LOGIC;    
	VDD_4:     INOUT  STD_LOGIC;    
	VDD_5:     INOUT  STD_LOGIC;    
	VDD_6:     INOUT  STD_LOGIC;    
	VDD_7:     INOUT  STD_LOGIC;    
	VDD_8:     INOUT  STD_LOGIC;    
	VDD_9:     INOUT  STD_LOGIC;    
	VDDSPD:    INOUT  STD_LOGIC;    
	VREF:      INOUT  STD_LOGIC;    
	VSS_1:     INOUT  STD_LOGIC;    
	VSS_10:    INOUT  STD_LOGIC;    
	VSS_11:    INOUT  STD_LOGIC;    
	VSS_12:    INOUT  STD_LOGIC;    
	VSS_13:    INOUT  STD_LOGIC;    
	VSS_14:    INOUT  STD_LOGIC;    
	VSS_15:    INOUT  STD_LOGIC;    
	VSS_16:    INOUT  STD_LOGIC;    
	VSS_17:    INOUT  STD_LOGIC;    
	VSS_18:    INOUT  STD_LOGIC;    
	VSS_19:    INOUT  STD_LOGIC;    
	VSS_2:     INOUT  STD_LOGIC;    
	VSS_20:    INOUT  STD_LOGIC;    
	VSS_21:    INOUT  STD_LOGIC;    
	VSS_22:    INOUT  STD_LOGIC;    
	VSS_23:    INOUT  STD_LOGIC;    
	VSS_24:    INOUT  STD_LOGIC;    
	VSS_25:    INOUT  STD_LOGIC;    
	VSS_26:    INOUT  STD_LOGIC;    
	VSS_27:    INOUT  STD_LOGIC;    
	VSS_28:    INOUT  STD_LOGIC;    
	VSS_29:    INOUT  STD_LOGIC;    
	VSS_3:     INOUT  STD_LOGIC;    
	VSS_30:    INOUT  STD_LOGIC;    
	VSS_31:    INOUT  STD_LOGIC;    
	VSS_32:    INOUT  STD_LOGIC;    
	VSS_33:    INOUT  STD_LOGIC;    
	VSS_34:    INOUT  STD_LOGIC;    
	VSS_35:    INOUT  STD_LOGIC;    
	VSS_36:    INOUT  STD_LOGIC;    
	VSS_37:    INOUT  STD_LOGIC;    
	VSS_38:    INOUT  STD_LOGIC;    
	VSS_39:    INOUT  STD_LOGIC;    
	VSS_4:     INOUT  STD_LOGIC;    
	VSS_40:    INOUT  STD_LOGIC;    
	VSS_41:    INOUT  STD_LOGIC;    
	VSS_42:    INOUT  STD_LOGIC;    
	VSS_43:    INOUT  STD_LOGIC;    
	VSS_44:    INOUT  STD_LOGIC;    
	VSS_45:    INOUT  STD_LOGIC;    
	VSS_46:    INOUT  STD_LOGIC;    
	VSS_47:    INOUT  STD_LOGIC;    
	VSS_48:    INOUT  STD_LOGIC;    
	VSS_49:    INOUT  STD_LOGIC;    
	VSS_5:     INOUT  STD_LOGIC;    
	VSS_50:    INOUT  STD_LOGIC;    
	VSS_51:    INOUT  STD_LOGIC;    
	VSS_52:    INOUT  STD_LOGIC;    
	VSS_53:    INOUT  STD_LOGIC;    
	VSS_54:    INOUT  STD_LOGIC;    
	VSS_55:    INOUT  STD_LOGIC;    
	VSS_56:    INOUT  STD_LOGIC;    
	VSS_57:    INOUT  STD_LOGIC;    
	VSS_6:     INOUT  STD_LOGIC;    
	VSS_7:     INOUT  STD_LOGIC;    
	VSS_8:     INOUT  STD_LOGIC;    
	VSS_9:     INOUT  STD_LOGIC;    
	\we#\:     INOUT  STD_LOGIC);
end \1746540_4\;
