****************************************
Report : report_size_only
Design : FIFO
Version: U-2022.12-SP1
Date   : Wed Feb 15 17:00:18 2023
****************************************

Report : size_only

Instance memblk/FIFO_reg[1][31] (DFFX1_RVT)
  Mode: default, reason:  clock_network

Instance memblk/FIFO_reg[1][30] (DFFX1_RVT)
  Mode: default, reason:  clock_network

Instance memblk/FIFO_reg[1][29] (DFFX1_RVT)
  Mode: default, reason:  clock_network

Instance memblk/FIFO_reg[1][28] (DFFX1_RVT)
  Mode: default, reason:  clock_network

Instance memblk/FIFO_reg[1][27] (DFFX1_RVT)
  Mode: default, reason:  clock_network

Instance memblk/FIFO_reg[1][26] (DFFX1_RVT)
  Mode: default, reason:  clock_network

Instance memblk/FIFO_reg[1][25] (DFFX1_RVT)
  Mode: default, reason:  clock_network

Instance memblk/FIFO_reg[1][24] (DFFX1_RVT)
  Mode: default, reason:  clock_network

Instance memblk/FIFO_reg[1][23] (DFFX1_RVT)
  Mode: default, reason:  clock_network

Instance memblk/FIFO_reg[1][22] (DFFX1_RVT)
  Mode: default, reason:  clock_network

Instance memblk/FIFO_reg[1][21] (DFFX1_RVT)
  Mode: default, reason:  clock_network

Instance memblk/FIFO_reg[1][20] (DFFX1_RVT)
  Mode: default, reason:  clock_network

Instance memblk/FIFO_reg[1][19] (DFFX1_RVT)
  Mode: default, reason:  clock_network

Instance memblk/FIFO_reg[1][18] (DFFX1_RVT)
  Mode: default, reason:  clock_network

Instance memblk/FIFO_reg[1][17] (DFFX1_RVT)
  Mode: default, reason:  clock_network

Instance memblk/FIFO_reg[1][16] (DFFX1_RVT)
  Mode: default, reason:  clock_network

Instance memblk/FIFO_reg[1][15] (DFFX1_RVT)
  Mode: default, reason:  clock_network

Instance memblk/FIFO_reg[1][14] (DFFX1_RVT)
  Mode: default, reason:  clock_network

Instance memblk/FIFO_reg[1][13] (DFFX1_RVT)
  Mode: default, reason:  clock_network

Instance memblk/FIFO_reg[1][12] (DFFX1_RVT)
  Mode: default, reason:  clock_network

Instance memblk/FIFO_reg[1][11] (DFFX1_RVT)
  Mode: default, reason:  clock_network

Instance memblk/FIFO_reg[1][10] (DFFX1_RVT)
  Mode: default, reason:  clock_network

Instance memblk/FIFO_reg[1][9] (DFFX1_RVT)
  Mode: default, reason:  clock_network

Instance memblk/FIFO_reg[1][8] (DFFX1_RVT)
  Mode: default, reason:  clock_network

Instance memblk/FIFO_reg[1][7] (DFFX1_RVT)
  Mode: default, reason:  clock_network

Instance memblk/FIFO_reg[1][6] (DFFX1_RVT)
  Mode: default, reason:  clock_network

Instance memblk/FIFO_reg[1][5] (DFFX1_RVT)
  Mode: default, reason:  clock_network

Instance memblk/FIFO_reg[1][4] (DFFX1_RVT)
  Mode: default, reason:  clock_network

Instance memblk/FIFO_reg[1][3] (DFFX1_RVT)
  Mode: default, reason:  clock_network

Instance memblk/FIFO_reg[1][2] (DFFX1_RVT)
  Mode: default, reason:  clock_network

Instance memblk/FIFO_reg[1][1] (DFFX1_RVT)
  Mode: default, reason:  clock_network

Instance memblk/FIFO_reg[1][0] (DFFX1_RVT)
  Mode: default, reason:  clock_network

Instance memblk/FIFO_reg[0][31] (DFFX1_RVT)
  Mode: default, reason:  clock_network

Instance memblk/FIFO_reg[0][30] (DFFX1_RVT)
  Mode: default, reason:  clock_network

Instance memblk/FIFO_reg[0][29] (DFFX1_RVT)
  Mode: default, reason:  clock_network

Instance memblk/FIFO_reg[0][28] (DFFX1_RVT)
  Mode: default, reason:  clock_network

Instance memblk/FIFO_reg[0][27] (DFFX1_RVT)
  Mode: default, reason:  clock_network

Instance memblk/FIFO_reg[0][26] (DFFX1_RVT)
  Mode: default, reason:  clock_network

Instance memblk/FIFO_reg[0][25] (DFFX1_RVT)
  Mode: default, reason:  clock_network

Instance memblk/FIFO_reg[0][24] (DFFX1_RVT)
  Mode: default, reason:  clock_network

Instance memblk/FIFO_reg[0][23] (DFFX1_RVT)
  Mode: default, reason:  clock_network

Instance memblk/FIFO_reg[0][22] (DFFX1_RVT)
  Mode: default, reason:  clock_network

Instance memblk/FIFO_reg[0][21] (DFFX1_RVT)
  Mode: default, reason:  clock_network

Instance memblk/FIFO_reg[0][20] (DFFX1_RVT)
  Mode: default, reason:  clock_network

Instance memblk/FIFO_reg[0][19] (DFFX1_RVT)
  Mode: default, reason:  clock_network

Instance memblk/FIFO_reg[0][18] (DFFX1_RVT)
  Mode: default, reason:  clock_network

Instance memblk/FIFO_reg[0][17] (DFFX1_RVT)
  Mode: default, reason:  clock_network

Instance memblk/FIFO_reg[0][16] (DFFX1_RVT)
  Mode: default, reason:  clock_network

Instance memblk/FIFO_reg[0][15] (DFFX1_RVT)
  Mode: default, reason:  clock_network

Instance memblk/FIFO_reg[0][14] (DFFX1_RVT)
  Mode: default, reason:  clock_network

Instance memblk/FIFO_reg[0][13] (DFFX1_RVT)
  Mode: default, reason:  clock_network

Instance memblk/FIFO_reg[0][12] (DFFX1_RVT)
  Mode: default, reason:  clock_network

Instance memblk/FIFO_reg[0][11] (DFFX1_RVT)
  Mode: default, reason:  clock_network

Instance memblk/FIFO_reg[0][10] (DFFX1_RVT)
  Mode: default, reason:  clock_network

Instance memblk/FIFO_reg[0][9] (DFFX1_RVT)
  Mode: default, reason:  clock_network

Instance memblk/FIFO_reg[0][8] (DFFX1_RVT)
  Mode: default, reason:  clock_network

Instance memblk/FIFO_reg[0][7] (DFFX1_RVT)
  Mode: default, reason:  clock_network

Instance memblk/FIFO_reg[0][6] (DFFX1_RVT)
  Mode: default, reason:  clock_network

Instance memblk/FIFO_reg[0][5] (DFFX1_RVT)
  Mode: default, reason:  clock_network

Instance memblk/FIFO_reg[0][4] (DFFX1_RVT)
  Mode: default, reason:  clock_network

Instance memblk/FIFO_reg[0][3] (DFFX1_RVT)
  Mode: default, reason:  clock_network

Instance memblk/FIFO_reg[0][2] (DFFX1_RVT)
  Mode: default, reason:  clock_network

Instance memblk/FIFO_reg[0][1] (DFFX1_RVT)
  Mode: default, reason:  clock_network

Instance memblk/FIFO_reg[0][0] (DFFX1_RVT)
  Mode: default, reason:  clock_network

Instance memblk/FIFO_reg[2][31] (DFFX1_RVT)
  Mode: default, reason:  clock_network

Instance memblk/FIFO_reg[2][30] (DFFX1_RVT)
  Mode: default, reason:  clock_network

Instance memblk/FIFO_reg[2][29] (DFFX1_RVT)
  Mode: default, reason:  clock_network

Instance memblk/FIFO_reg[2][28] (DFFX1_RVT)
  Mode: default, reason:  clock_network

Instance memblk/FIFO_reg[2][27] (DFFX1_RVT)
  Mode: default, reason:  clock_network

Instance memblk/FIFO_reg[2][26] (DFFX1_RVT)
  Mode: default, reason:  clock_network

Instance memblk/FIFO_reg[2][25] (DFFX1_RVT)
  Mode: default, reason:  clock_network

Instance memblk/FIFO_reg[2][24] (DFFX1_RVT)
  Mode: default, reason:  clock_network

Instance memblk/FIFO_reg[2][23] (DFFX1_RVT)
  Mode: default, reason:  clock_network

Instance memblk/FIFO_reg[2][22] (DFFX1_RVT)
  Mode: default, reason:  clock_network

Instance memblk/FIFO_reg[2][21] (DFFX1_RVT)
  Mode: default, reason:  clock_network

Instance memblk/FIFO_reg[2][20] (DFFX1_RVT)
  Mode: default, reason:  clock_network

Instance memblk/FIFO_reg[2][19] (DFFX1_RVT)
  Mode: default, reason:  clock_network

Instance memblk/FIFO_reg[2][18] (DFFX1_RVT)
  Mode: default, reason:  clock_network

Instance memblk/FIFO_reg[2][17] (DFFX1_RVT)
  Mode: default, reason:  clock_network

Instance memblk/FIFO_reg[2][16] (DFFX1_RVT)
  Mode: default, reason:  clock_network

Instance memblk/FIFO_reg[2][15] (DFFX1_RVT)
  Mode: default, reason:  clock_network

Instance memblk/FIFO_reg[2][14] (DFFX1_RVT)
  Mode: default, reason:  clock_network

Instance memblk/FIFO_reg[2][13] (DFFX1_RVT)
  Mode: default, reason:  clock_network

Instance memblk/FIFO_reg[2][12] (DFFX1_RVT)
  Mode: default, reason:  clock_network

Instance memblk/FIFO_reg[2][11] (DFFX1_RVT)
  Mode: default, reason:  clock_network

Instance memblk/FIFO_reg[2][10] (DFFX1_RVT)
  Mode: default, reason:  clock_network

Instance memblk/FIFO_reg[2][9] (DFFX1_RVT)
  Mode: default, reason:  clock_network

Instance memblk/FIFO_reg[2][8] (DFFX1_RVT)
  Mode: default, reason:  clock_network

Instance memblk/FIFO_reg[2][7] (DFFX1_RVT)
  Mode: default, reason:  clock_network

Instance memblk/FIFO_reg[2][6] (DFFX1_RVT)
  Mode: default, reason:  clock_network

Instance memblk/FIFO_reg[2][5] (DFFX1_RVT)
  Mode: default, reason:  clock_network

Instance memblk/FIFO_reg[2][4] (DFFX1_RVT)
  Mode: default, reason:  clock_network

Instance memblk/FIFO_reg[2][3] (DFFX1_RVT)
  Mode: default, reason:  clock_network

Instance memblk/FIFO_reg[2][2] (DFFX1_RVT)
  Mode: default, reason:  clock_network

Instance memblk/FIFO_reg[2][1] (DFFX1_RVT)
  Mode: default, reason:  clock_network

Instance memblk/FIFO_reg[2][0] (DFFX1_RVT)
  Mode: default, reason:  clock_network

Instance memblk/FIFO_reg[3][31] (DFFX1_RVT)
  Mode: default, reason:  clock_network

Instance memblk/FIFO_reg[3][30] (DFFX1_RVT)
  Mode: default, reason:  clock_network

Instance memblk/FIFO_reg[3][29] (DFFX1_RVT)
  Mode: default, reason:  clock_network

Instance memblk/FIFO_reg[3][28] (DFFX1_RVT)
  Mode: default, reason:  clock_network

Instance memblk/FIFO_reg[3][27] (DFFX1_RVT)
  Mode: default, reason:  clock_network

Instance memblk/FIFO_reg[3][26] (DFFX1_RVT)
  Mode: default, reason:  clock_network

Instance memblk/FIFO_reg[3][25] (DFFX1_RVT)
  Mode: default, reason:  clock_network

Instance memblk/FIFO_reg[3][24] (DFFX1_RVT)
  Mode: default, reason:  clock_network

Instance memblk/FIFO_reg[3][23] (DFFX1_RVT)
  Mode: default, reason:  clock_network

Instance memblk/FIFO_reg[3][22] (DFFX1_RVT)
  Mode: default, reason:  clock_network

Instance memblk/FIFO_reg[3][21] (DFFX1_RVT)
  Mode: default, reason:  clock_network

Instance memblk/FIFO_reg[3][20] (DFFX1_RVT)
  Mode: default, reason:  clock_network

Instance memblk/FIFO_reg[3][19] (DFFX1_RVT)
  Mode: default, reason:  clock_network

Instance memblk/FIFO_reg[3][18] (DFFX1_RVT)
  Mode: default, reason:  clock_network

Instance memblk/FIFO_reg[3][17] (DFFX1_RVT)
  Mode: default, reason:  clock_network

Instance memblk/FIFO_reg[3][16] (DFFX1_RVT)
  Mode: default, reason:  clock_network

Instance memblk/FIFO_reg[3][15] (DFFX1_RVT)
  Mode: default, reason:  clock_network

Instance memblk/FIFO_reg[3][14] (DFFX1_RVT)
  Mode: default, reason:  clock_network

Instance memblk/FIFO_reg[3][13] (DFFX1_RVT)
  Mode: default, reason:  clock_network

Instance memblk/FIFO_reg[3][12] (DFFX1_RVT)
  Mode: default, reason:  clock_network

Instance memblk/FIFO_reg[3][11] (DFFX1_RVT)
  Mode: default, reason:  clock_network

Instance memblk/FIFO_reg[3][10] (DFFX1_RVT)
  Mode: default, reason:  clock_network

Instance memblk/FIFO_reg[3][9] (DFFX1_RVT)
  Mode: default, reason:  clock_network

Instance memblk/FIFO_reg[3][8] (DFFX1_RVT)
  Mode: default, reason:  clock_network

Instance memblk/FIFO_reg[3][7] (DFFX1_RVT)
  Mode: default, reason:  clock_network

Instance memblk/FIFO_reg[3][6] (DFFX1_RVT)
  Mode: default, reason:  clock_network

Instance memblk/FIFO_reg[3][5] (DFFX1_RVT)
  Mode: default, reason:  clock_network

Instance memblk/FIFO_reg[3][4] (DFFX1_RVT)
  Mode: default, reason:  clock_network

Instance memblk/FIFO_reg[3][3] (DFFX1_RVT)
  Mode: default, reason:  clock_network

Instance memblk/FIFO_reg[3][2] (DFFX1_RVT)
  Mode: default, reason:  clock_network

Instance memblk/FIFO_reg[3][1] (DFFX1_RVT)
  Mode: default, reason:  clock_network

Instance memblk/FIFO_reg[3][0] (DFFX1_RVT)
  Mode: default, reason:  clock_network

Instance F_SLastN_reg (DFFASX1_RVT)
  Mode: default, reason:  clock_network

Instance rd_ptr_reg[31] (DFFARX1_RVT)
  Mode: default, reason:  clock_network

Instance F_LastN_reg (DFFASX1_RVT)
  Mode: default, reason:  clock_network

Instance F_FirstN_reg (DFFASX1_RVT)
  Mode: default, reason:  clock_network

Instance rd_ptr_reg[30] (DFFARX1_RVT)
  Mode: default, reason:  clock_network

Instance rd_ptr_reg[29] (DFFARX1_RVT)
  Mode: default, reason:  clock_network

Instance rd_ptr_reg[28] (DFFARX1_RVT)
  Mode: default, reason:  clock_network

Instance rd_ptr_reg[27] (DFFARX1_RVT)
  Mode: default, reason:  clock_network

Instance rd_ptr_reg[26] (DFFARX1_RVT)
  Mode: default, reason:  clock_network

Instance rd_ptr_reg[25] (DFFARX1_RVT)
  Mode: default, reason:  clock_network

Instance rd_ptr_reg[24] (DFFARX1_RVT)
  Mode: default, reason:  clock_network

Instance rd_ptr_reg[23] (DFFARX1_RVT)
  Mode: default, reason:  clock_network

Instance rd_ptr_reg[22] (DFFARX1_RVT)
  Mode: default, reason:  clock_network

Instance rd_ptr_reg[21] (DFFARX1_RVT)
  Mode: default, reason:  clock_network

Instance rd_ptr_reg[20] (DFFARX1_RVT)
  Mode: default, reason:  clock_network

Instance fcounter_reg[31] (DFFARX1_RVT)
  Mode: default, reason:  clock_network

Instance rd_ptr_reg[19] (DFFARX1_RVT)
  Mode: default, reason:  clock_network

Instance rd_ptr_reg[18] (DFFARX1_RVT)
  Mode: default, reason:  clock_network

Instance fcounter_reg[27] (DFFARX1_RVT)
  Mode: default, reason:  clock_network

Instance fcounter_reg[29] (DFFARX1_RVT)
  Mode: default, reason:  clock_network

Instance fcounter_reg[28] (DFFARX1_RVT)
  Mode: default, reason:  clock_network

Instance fcounter_reg[30] (DFFARX1_RVT)
  Mode: default, reason:  clock_network

Instance rd_ptr_reg[17] (DFFARX1_RVT)
  Mode: default, reason:  clock_network

Instance rd_ptr_reg[16] (DFFARX1_RVT)
  Mode: default, reason:  clock_network

Instance fcounter_reg[26] (DFFARX1_RVT)
  Mode: default, reason:  clock_network

Instance rd_ptr_reg[15] (DFFARX1_RVT)
  Mode: default, reason:  clock_network

Instance rd_ptr_reg[14] (DFFARX1_RVT)
  Mode: default, reason:  clock_network

Instance rd_ptr_reg[13] (DFFARX1_RVT)
  Mode: default, reason:  clock_network

Instance fcounter_reg[25] (DFFARX1_RVT)
  Mode: default, reason:  clock_network

Instance rd_ptr_reg[12] (DFFARX1_RVT)
  Mode: default, reason:  clock_network

Instance rd_ptr_reg[11] (DFFARX1_RVT)
  Mode: default, reason:  clock_network

Instance fcounter_reg[24] (DFFARX1_RVT)
  Mode: default, reason:  clock_network

Instance rd_ptr_reg[10] (DFFARX1_RVT)
  Mode: default, reason:  clock_network

Instance rd_ptr_reg[9] (DFFARX1_RVT)
  Mode: default, reason:  clock_network

Instance fcounter_reg[23] (DFFARX1_RVT)
  Mode: default, reason:  clock_network

Instance rd_ptr_reg[8] (DFFARX1_RVT)
  Mode: default, reason:  clock_network

Instance rd_ptr_reg[7] (DFFARX1_RVT)
  Mode: default, reason:  clock_network

Instance fcounter_reg[22] (DFFARX1_RVT)
  Mode: default, reason:  clock_network

Instance rd_ptr_reg[6] (DFFARX1_RVT)
  Mode: default, reason:  clock_network

Instance rd_ptr_reg[5] (DFFARX1_RVT)
  Mode: default, reason:  clock_network

Instance rd_ptr_reg[4] (DFFARX1_RVT)
  Mode: default, reason:  clock_network

Instance fcounter_reg[21] (DFFARX1_RVT)
  Mode: default, reason:  clock_network

Instance rd_ptr_reg[3] (DFFARX1_RVT)
  Mode: default, reason:  clock_network

Instance rd_ptr_reg[2] (DFFARX1_RVT)
  Mode: default, reason:  clock_network

Instance fcounter_reg[20] (DFFARX1_RVT)
  Mode: default, reason:  clock_network

Instance fcounter_reg[19] (DFFARX1_RVT)
  Mode: default, reason:  clock_network

Instance fcounter_reg[18] (DFFARX1_RVT)
  Mode: default, reason:  clock_network

Instance fcounter_reg[17] (DFFARX1_RVT)
  Mode: default, reason:  clock_network

Instance fcounter_reg[16] (DFFARX1_RVT)
  Mode: default, reason:  clock_network

Instance fcounter_reg[15] (DFFARX1_RVT)
  Mode: default, reason:  clock_network

Instance fcounter_reg[14] (DFFARX1_RVT)
  Mode: default, reason:  clock_network

Instance rd_ptr_reg[1] (DFFARX1_RVT)
  Mode: default, reason:  clock_network

Instance fcounter_reg[13] (DFFARX1_RVT)
  Mode: default, reason:  clock_network

Instance rd_ptr_reg[0] (DFFARX1_RVT)
  Mode: default, reason:  clock_network

Instance fcounter_reg[12] (DFFARX1_RVT)
  Mode: default, reason:  clock_network

Instance fcounter_reg[11] (DFFARX1_RVT)
  Mode: default, reason:  clock_network

Instance fcounter_reg[10] (DFFARX1_RVT)
  Mode: default, reason:  clock_network

Instance F_FullN_reg (DFFASX1_RVT)
  Mode: default, reason:  clock_network

Instance fcounter_reg[9] (DFFARX1_RVT)
  Mode: default, reason:  clock_network

Instance F_EmptyN_reg (DFFARX1_RVT)
  Mode: default, reason:  clock_network

Instance fcounter_reg[8] (DFFARX1_RVT)
  Mode: default, reason:  clock_network

Instance fcounter_reg[7] (DFFARX1_RVT)
  Mode: default, reason:  clock_network

Instance fcounter_reg[6] (DFFARX1_RVT)
  Mode: default, reason:  clock_network

Instance fcounter_reg[5] (DFFARX1_RVT)
  Mode: default, reason:  clock_network

Instance fcounter_reg[4] (DFFARX1_RVT)
  Mode: default, reason:  clock_network

Instance fcounter_reg[3] (DFFARX1_RVT)
  Mode: default, reason:  clock_network

Instance fcounter_reg[2] (DFFARX1_RVT)
  Mode: default, reason:  clock_network

Instance fcounter_reg[1] (DFFARX1_RVT)
  Mode: default, reason:  clock_network

Instance fcounter_reg[0] (DFFARX1_RVT)
  Mode: default, reason:  clock_network

Instance wr_ptr_reg[1] (DFFARX1_RVT)
  Mode: default, reason:  clock_network

Instance wr_ptr_reg[17] (DFFARX1_RVT)
  Mode: default, reason:  clock_network

Instance wr_ptr_reg[21] (DFFARX1_RVT)
  Mode: default, reason:  clock_network

Instance wr_ptr_reg[11] (DFFARX1_RVT)
  Mode: default, reason:  clock_network

Instance wr_ptr_reg[18] (DFFARX1_RVT)
  Mode: default, reason:  clock_network

Instance wr_ptr_reg[22] (DFFARX1_RVT)
  Mode: default, reason:  clock_network

Instance wr_ptr_reg[19] (DFFARX1_RVT)
  Mode: default, reason:  clock_network

Instance wr_ptr_reg[12] (DFFARX1_RVT)
  Mode: default, reason:  clock_network

Instance wr_ptr_reg[20] (DFFARX1_RVT)
  Mode: default, reason:  clock_network

Instance wr_ptr_reg[23] (DFFARX1_RVT)
  Mode: default, reason:  clock_network

Instance wr_ptr_reg[10] (DFFARX1_RVT)
  Mode: default, reason:  clock_network

Instance wr_ptr_reg[24] (DFFARX1_RVT)
  Mode: default, reason:  clock_network

Instance wr_ptr_reg[25] (DFFARX1_RVT)
  Mode: default, reason:  clock_network

Instance wr_ptr_reg[29] (DFFARX1_RVT)
  Mode: default, reason:  clock_network

Instance wr_ptr_reg[3] (DFFARX1_RVT)
  Mode: default, reason:  clock_network

Instance wr_ptr_reg[15] (DFFARX1_RVT)
  Mode: default, reason:  clock_network

Instance wr_ptr_reg[7] (DFFARX1_RVT)
  Mode: default, reason:  clock_network

Instance wr_ptr_reg[26] (DFFARX1_RVT)
  Mode: default, reason:  clock_network

Instance wr_ptr_reg[2] (DFFARX1_RVT)
  Mode: default, reason:  clock_network

Instance wr_ptr_reg[27] (DFFARX1_RVT)
  Mode: default, reason:  clock_network

Instance wr_ptr_reg[16] (DFFARX1_RVT)
  Mode: default, reason:  clock_network

Instance wr_ptr_reg[4] (DFFARX1_RVT)
  Mode: default, reason:  clock_network

Instance wr_ptr_reg[8] (DFFARX1_RVT)
  Mode: default, reason:  clock_network

Instance wr_ptr_reg[28] (DFFARX1_RVT)
  Mode: default, reason:  clock_network

Instance wr_ptr_reg[30] (DFFARX1_RVT)
  Mode: default, reason:  clock_network

Instance wr_ptr_reg[5] (DFFARX1_RVT)
  Mode: default, reason:  clock_network

Instance wr_ptr_reg[13] (DFFARX1_RVT)
  Mode: default, reason:  clock_network

Instance wr_ptr_reg[9] (DFFARX1_RVT)
  Mode: default, reason:  clock_network

Instance wr_ptr_reg[31] (DFFARX1_RVT)
  Mode: default, reason:  clock_network

Instance wr_ptr_reg[6] (DFFARX1_RVT)
  Mode: default, reason:  clock_network

Instance wr_ptr_reg[14] (DFFARX1_RVT)
  Mode: default, reason:  clock_network

Instance wr_ptr_reg[0] (DFFARX1_RVT)
  Mode: default, reason:  clock_network
229 of 828 instances are size_only
1
