// Seed: 639618945
module module_0;
  logic [7:0]
      id_1,
      id_2,
      id_3,
      id_4,
      id_5,
      id_6,
      id_7,
      id_8,
      id_9,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17;
  logic [7:0] id_18;
  assign id_13[1] = 1;
  assign id_14 = id_18;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_4;
  wire id_5;
  wire id_6, id_7;
  wire id_8;
  wire id_9 = id_4;
  wire id_10;
  always @(negedge id_7 or posedge id_1) assert (id_2);
  module_0();
endmodule
