<?xml version="1.0" encoding="utf-8"?>
<CyXmlSerializer>
<!--This file is machine generated and read. It is not intended to be edited by hand.-->
<!--Due to this, there is no schema for this file.-->
<CyGuid_843a90a4-0c4b-4e44-991d-05e7fb117a21 type_name="CyDesigner.Common.ProjMgmt.Model.CyPrjMgmtWrkspcCustomData" version="4">
<CyGuid_fdba8dfd-b15b-4469-9bbb-9e40c3e70997 type_name="CyDesigner.Common.Base.CyCustomData" version="2">
<userData>
<dataGuid v="1b906a0f-a7b6-4e4d-a428-82f98b53cb35">
<CyGuid_1b906a0f-a7b6-4e4d-a428-82f98b53cb35 type_name="CyDesigner.Common.ProjMgmt.GUI.CyExplorerWindow+CyExplorerWindowState" version="3" SelectedTab="Source">
<TreeKeys>
<v>Source</v>
<v>Components</v>
<v>Output</v>
</TreeKeys>
<TreeStates>
<CyGuid_2a325b3b-c96a-4e9f-b7a0-2c44ecb5f237 type_name="CyDesigner.Common.Base.Controls.CyTreeViewState" version="1" SelectedNodeId="Lab55\MASTERLOCK\Source Files\main.c">
<ExpandedNodeIds>
<v>Lab55</v>
<v>Lab55\MASTERLOCK</v>
<v>Lab55\MASTERLOCK\TopDesign</v>
<v>Lab55\MASTERLOCK\MASTERLOCK.cydwr</v>
<v>Lab55\MASTERLOCK\Header Files</v>
<v>Lab55\MASTERLOCK\Source Files</v>
<v>Lab55\MASTERLOCK\Source Files\main.c</v>
<v>Lab55\MASTERLOCK\Generated_Source</v>
<v>Lab55\MASTERLOCK\Generated_Source\PSoC4</v>
<v>Lab55\MASTERLOCK\Generated_Source\PSoC4\cy_boot</v>
<v>Lab55\MASTERLOCK\Generated_Source\PSoC4\cy_boot\cm0gcc.ld</v>
<v>Lab55\MASTERLOCK\Generated_Source\PSoC4\cy_boot\Cm0Iar.icf</v>
<v>Lab55\MASTERLOCK\Generated_Source\PSoC4\cy_boot\Cm0RealView.scat</v>
<v>Lab55\MASTERLOCK\Generated_Source\PSoC4\cy_boot\Cm0Start.c</v>
<v>Lab55\MASTERLOCK\Generated_Source\PSoC4\cy_boot\core_cm0.h</v>
<v>Lab55\MASTERLOCK\Generated_Source\PSoC4\cy_boot\core_cm0_psoc4.h</v>
<v>Lab55\MASTERLOCK\Generated_Source\PSoC4\cy_boot\core_cmFunc.h</v>
<v>Lab55\MASTERLOCK\Generated_Source\PSoC4\cy_boot\core_cmInstr.h</v>
<v>Lab55\MASTERLOCK\Generated_Source\PSoC4\cy_boot\CyBootAsmGnu.s</v>
<v>Lab55\MASTERLOCK\Generated_Source\PSoC4\cy_boot\CyBootAsmIar.s</v>
<v>Lab55\MASTERLOCK\Generated_Source\PSoC4\cy_boot\CyBootAsmRv.s</v>
<v>Lab55\MASTERLOCK\Generated_Source\PSoC4\cy_boot\CyFlash.c</v>
<v>Lab55\MASTERLOCK\Generated_Source\PSoC4\cy_boot\CyFlash.h</v>
<v>Lab55\MASTERLOCK\Generated_Source\PSoC4\cy_boot\CyLib.c</v>
<v>Lab55\MASTERLOCK\Generated_Source\PSoC4\cy_boot\CyLib.h</v>
<v>Lab55\MASTERLOCK\Generated_Source\PSoC4\cy_boot\cypins.h</v>
<v>Lab55\MASTERLOCK\Generated_Source\PSoC4\cy_boot\cyPm.c</v>
<v>Lab55\MASTERLOCK\Generated_Source\PSoC4\cy_boot\cyPm.h</v>
<v>Lab55\MASTERLOCK\Generated_Source\PSoC4\cy_boot\cytypes.h</v>
<v>Lab55\MASTERLOCK\Generated_Source\PSoC4\cy_boot\cyutils.c</v>
<v>Lab55\MASTERLOCK\Generated_Source\PSoC4\cy_lfclk</v>
<v>Lab55\MASTERLOCK\Generated_Source\PSoC4\cy_lfclk\CyLFClk.c</v>
<v>Lab55\MASTERLOCK\Generated_Source\PSoC4\cy_lfclk\CyLFClk.h</v>
<v>Lab55\MASTERLOCK\Generated_Source\PSoC4\RED_LED</v>
<v>Lab55\MASTERLOCK\Generated_Source\PSoC4\RED_LED\RED_LED.c</v>
<v>Lab55\MASTERLOCK\Generated_Source\PSoC4\RED_LED\RED_LED.h</v>
<v>Lab55\MASTERLOCK\Generated_Source\PSoC4\RED_LED\RED_LED_aliases.h</v>
<v>Lab55\MASTERLOCK\Generated_Source\PSoC4\Timer_1</v>
<v>Lab55\MASTERLOCK\Generated_Source\PSoC4\Timer_1\Timer_1.c</v>
<v>Lab55\MASTERLOCK\Generated_Source\PSoC4\Timer_1\Timer_1.h</v>
<v>Lab55\MASTERLOCK\Generated_Source\PSoC4\Timer_1\Timer_1_PM.c</v>
<v>Lab55\MASTERLOCK\Generated_Source\PSoC4\timerISR</v>
<v>Lab55\MASTERLOCK\Generated_Source\PSoC4\timerISR\timerISR.c</v>
<v>Lab55\MASTERLOCK\Generated_Source\PSoC4\timerISR\timerISR.h</v>
<v>Lab55\MASTERLOCK\Generated_Source\PSoC4\UART_1</v>
<v>Lab55\MASTERLOCK\Generated_Source\PSoC4\UART_1\UART_1.c</v>
<v>Lab55\MASTERLOCK\Generated_Source\PSoC4\UART_1\UART_1.h</v>
<v>Lab55\MASTERLOCK\Generated_Source\PSoC4\UART_1\UART_1_BOOT.c</v>
<v>Lab55\MASTERLOCK\Generated_Source\PSoC4\UART_1\UART_1_BOOT.h</v>
<v>Lab55\MASTERLOCK\Generated_Source\PSoC4\UART_1\UART_1_PINS.h</v>
<v>Lab55\MASTERLOCK\Generated_Source\PSoC4\UART_1\UART_1_PM.c</v>
<v>Lab55\MASTERLOCK\Generated_Source\PSoC4\UART_1\UART_1_PVT.h</v>
<v>Lab55\MASTERLOCK\Generated_Source\PSoC4\UART_1\UART_1_SPI_UART.c</v>
<v>Lab55\MASTERLOCK\Generated_Source\PSoC4\UART_1\UART_1_SPI_UART.h</v>
<v>Lab55\MASTERLOCK\Generated_Source\PSoC4\UART_1\UART_1_SPI_UART_INT.c</v>
<v>Lab55\MASTERLOCK\Generated_Source\PSoC4\UART_1\UART_1_SPI_UART_PVT.h</v>
<v>Lab55\MASTERLOCK\Generated_Source\PSoC4\UART_1\UART_1_UART.c</v>
<v>Lab55\MASTERLOCK\Generated_Source\PSoC4\UART_1\UART_1_UART_BOOT.c</v>
<v>Lab55\MASTERLOCK\Generated_Source\PSoC4\UART_1_rx</v>
<v>Lab55\MASTERLOCK\Generated_Source\PSoC4\UART_1_rx\UART_1_rx.c</v>
<v>Lab55\MASTERLOCK\Generated_Source\PSoC4\UART_1_rx\UART_1_rx.h</v>
<v>Lab55\MASTERLOCK\Generated_Source\PSoC4\UART_1_rx\UART_1_rx_aliases.h</v>
<v>Lab55\MASTERLOCK\Generated_Source\PSoC4\UART_1_SCBCLK</v>
<v>Lab55\MASTERLOCK\Generated_Source\PSoC4\UART_1_SCBCLK\UART_1_SCBCLK.c</v>
<v>Lab55\MASTERLOCK\Generated_Source\PSoC4\UART_1_SCBCLK\UART_1_SCBCLK.h</v>
<v>Lab55\MASTERLOCK\Generated_Source\PSoC4\UART_1_tx</v>
<v>Lab55\MASTERLOCK\Generated_Source\PSoC4\UART_1_tx\UART_1_tx.c</v>
<v>Lab55\MASTERLOCK\Generated_Source\PSoC4\UART_1_tx\UART_1_tx.h</v>
<v>Lab55\MASTERLOCK\Generated_Source\PSoC4\UART_1_tx\UART_1_tx_aliases.h</v>
<v>Lab55\MASTERLOCK\Generated_Source\PSoC4\cydevice_trm.h</v>
<v>Lab55\MASTERLOCK\Generated_Source\PSoC4\cydevicegnu_trm.inc</v>
<v>Lab55\MASTERLOCK\Generated_Source\PSoC4\cydeviceiar_trm.inc</v>
<v>Lab55\MASTERLOCK\Generated_Source\PSoC4\cydevicerv_trm.inc</v>
<v>Lab55\MASTERLOCK\Generated_Source\PSoC4\cydisabledsheets.h</v>
<v>Lab55\MASTERLOCK\Generated_Source\PSoC4\cyfitter.h</v>
<v>Lab55\MASTERLOCK\Generated_Source\PSoC4\cyfitter_cfg.c</v>
<v>Lab55\MASTERLOCK\Generated_Source\PSoC4\cyfitter_cfg.h</v>
<v>Lab55\MASTERLOCK\Generated_Source\PSoC4\cyfittergnu.inc</v>
<v>Lab55\MASTERLOCK\Generated_Source\PSoC4\cyfitteriar.inc</v>
<v>Lab55\MASTERLOCK\Generated_Source\PSoC4\cyfitterrv.inc</v>
<v>Lab55\MASTERLOCK\Generated_Source\PSoC4\cymetadata.c</v>
<v>Lab55\MASTERLOCK\Generated_Source\PSoC4\project.h</v>
<v>Lab55\PWM\TopDesign</v>
<v>Lab55\PWM\PWM.cydwr</v>
<v>Lab55\PWM\Header Files</v>
<v>Lab55\PWM\Source Files</v>
<v>Lab55\PWM\Source Files\main.c</v>
<v>Lab55\PWM\Generated_Source</v>
<v>Lab55\PWM\Generated_Source\PSoC4</v>
<v>Lab55\PWM\Generated_Source\PSoC4\Clock_1</v>
<v>Lab55\PWM\Generated_Source\PSoC4\Clock_1\Clock_1.c</v>
<v>Lab55\PWM\Generated_Source\PSoC4\Clock_1\Clock_1.h</v>
<v>Lab55\PWM\Generated_Source\PSoC4\cy_boot</v>
<v>Lab55\PWM\Generated_Source\PSoC4\cy_boot\cm0gcc.ld</v>
<v>Lab55\PWM\Generated_Source\PSoC4\cy_boot\Cm0Iar.icf</v>
<v>Lab55\PWM\Generated_Source\PSoC4\cy_boot\Cm0RealView.scat</v>
<v>Lab55\PWM\Generated_Source\PSoC4\cy_boot\Cm0Start.c</v>
<v>Lab55\PWM\Generated_Source\PSoC4\cy_boot\core_cm0.h</v>
<v>Lab55\PWM\Generated_Source\PSoC4\cy_boot\core_cm0_psoc4.h</v>
<v>Lab55\PWM\Generated_Source\PSoC4\cy_boot\core_cmFunc.h</v>
<v>Lab55\PWM\Generated_Source\PSoC4\cy_boot\core_cmInstr.h</v>
<v>Lab55\PWM\Generated_Source\PSoC4\cy_boot\CyBootAsmGnu.s</v>
<v>Lab55\PWM\Generated_Source\PSoC4\cy_boot\CyBootAsmIar.s</v>
<v>Lab55\PWM\Generated_Source\PSoC4\cy_boot\CyBootAsmRv.s</v>
<v>Lab55\PWM\Generated_Source\PSoC4\cy_boot\CyFlash.c</v>
<v>Lab55\PWM\Generated_Source\PSoC4\cy_boot\CyFlash.h</v>
<v>Lab55\PWM\Generated_Source\PSoC4\cy_boot\CyLib.c</v>
<v>Lab55\PWM\Generated_Source\PSoC4\cy_boot\CyLib.h</v>
<v>Lab55\PWM\Generated_Source\PSoC4\cy_boot\cypins.h</v>
<v>Lab55\PWM\Generated_Source\PSoC4\cy_boot\cyPm.c</v>
<v>Lab55\PWM\Generated_Source\PSoC4\cy_boot\cyPm.h</v>
<v>Lab55\PWM\Generated_Source\PSoC4\cy_boot\cytypes.h</v>
<v>Lab55\PWM\Generated_Source\PSoC4\cy_boot\cyutils.c</v>
<v>Lab55\PWM\Generated_Source\PSoC4\cy_lfclk</v>
<v>Lab55\PWM\Generated_Source\PSoC4\cy_lfclk\CyLFClk.c</v>
<v>Lab55\PWM\Generated_Source\PSoC4\cy_lfclk\CyLFClk.h</v>
<v>Lab55\PWM\Generated_Source\PSoC4\LED_PIN</v>
<v>Lab55\PWM\Generated_Source\PSoC4\LED_PIN\LED_PIN.c</v>
<v>Lab55\PWM\Generated_Source\PSoC4\LED_PIN\LED_PIN.h</v>
<v>Lab55\PWM\Generated_Source\PSoC4\LED_PIN\LED_PIN_aliases.h</v>
<v>Lab55\PWM\Generated_Source\PSoC4\PWM_1</v>
<v>Lab55\PWM\Generated_Source\PSoC4\PWM_1\PWM_1.c</v>
<v>Lab55\PWM\Generated_Source\PSoC4\PWM_1\PWM_1.h</v>
<v>Lab55\PWM\Generated_Source\PSoC4\PWM_1\PWM_1_PM.c</v>
<v>Lab55\PWM\Generated_Source\PSoC4\cydevice_trm.h</v>
<v>Lab55\PWM\Generated_Source\PSoC4\cydevicegnu_trm.inc</v>
<v>Lab55\PWM\Generated_Source\PSoC4\cydeviceiar_trm.inc</v>
<v>Lab55\PWM\Generated_Source\PSoC4\cydevicerv_trm.inc</v>
<v>Lab55\PWM\Generated_Source\PSoC4\cydisabledsheets.h</v>
<v>Lab55\PWM\Generated_Source\PSoC4\cyfitter.h</v>
<v>Lab55\PWM\Generated_Source\PSoC4\cyfitter_cfg.c</v>
<v>Lab55\PWM\Generated_Source\PSoC4\cyfitter_cfg.h</v>
<v>Lab55\PWM\Generated_Source\PSoC4\cyfittergnu.inc</v>
<v>Lab55\PWM\Generated_Source\PSoC4\cyfitteriar.inc</v>
<v>Lab55\PWM\Generated_Source\PSoC4\cyfitterrv.inc</v>
<v>Lab55\PWM\Generated_Source\PSoC4\cymetadata.c</v>
<v>Lab55\PWM\Generated_Source\PSoC4\project.h</v>
</ExpandedNodeIds>
<VisibleNodeIds>
<v>Lab55</v>
<v>Lab55\MASTERLOCK</v>
<v>Lab55\MASTERLOCK\TopDesign</v>
<v>Lab55\MASTERLOCK\MASTERLOCK.cydwr</v>
<v>Lab55\MASTERLOCK\Header Files</v>
<v>Lab55\MASTERLOCK\Source Files</v>
<v>Lab55\MASTERLOCK\Source Files\main.c</v>
<v>Lab55\MASTERLOCK\Generated_Source</v>
<v>Lab55\MASTERLOCK\Generated_Source\PSoC4</v>
<v>Lab55\MASTERLOCK\Generated_Source\PSoC4\cy_boot</v>
<v>Lab55\MASTERLOCK\Generated_Source\PSoC4\cy_boot\cm0gcc.ld</v>
<v>Lab55\MASTERLOCK\Generated_Source\PSoC4\cy_boot\Cm0Iar.icf</v>
<v>Lab55\MASTERLOCK\Generated_Source\PSoC4\cy_boot\Cm0RealView.scat</v>
<v>Lab55\MASTERLOCK\Generated_Source\PSoC4\cy_boot\Cm0Start.c</v>
<v>Lab55\MASTERLOCK\Generated_Source\PSoC4\cy_boot\core_cm0.h</v>
<v>Lab55\MASTERLOCK\Generated_Source\PSoC4\cy_boot\core_cm0_psoc4.h</v>
<v>Lab55\MASTERLOCK\Generated_Source\PSoC4\cy_boot\core_cmFunc.h</v>
<v>Lab55\MASTERLOCK\Generated_Source\PSoC4\cy_boot\core_cmInstr.h</v>
<v>Lab55\MASTERLOCK\Generated_Source\PSoC4\cy_boot\CyBootAsmGnu.s</v>
<v>Lab55\MASTERLOCK\Generated_Source\PSoC4\cy_boot\CyBootAsmIar.s</v>
<v>Lab55\MASTERLOCK\Generated_Source\PSoC4\cy_boot\CyBootAsmRv.s</v>
<v>Lab55\MASTERLOCK\Generated_Source\PSoC4\cy_boot\CyFlash.c</v>
<v>Lab55\MASTERLOCK\Generated_Source\PSoC4\cy_boot\CyFlash.h</v>
<v>Lab55\MASTERLOCK\Generated_Source\PSoC4\cy_boot\CyLib.c</v>
<v>Lab55\MASTERLOCK\Generated_Source\PSoC4\cy_boot\CyLib.h</v>
<v>Lab55\MASTERLOCK\Generated_Source\PSoC4\cy_boot\cypins.h</v>
<v>Lab55\MASTERLOCK\Generated_Source\PSoC4\cy_boot\cyPm.c</v>
<v>Lab55\MASTERLOCK\Generated_Source\PSoC4\cy_boot\cyPm.h</v>
<v>Lab55\MASTERLOCK\Generated_Source\PSoC4\cy_boot\cytypes.h</v>
<v>Lab55\MASTERLOCK\Generated_Source\PSoC4\cy_boot\cyutils.c</v>
<v>Lab55\MASTERLOCK\Generated_Source\PSoC4\cy_lfclk</v>
<v>Lab55\MASTERLOCK\Generated_Source\PSoC4\cy_lfclk\CyLFClk.c</v>
<v>Lab55\MASTERLOCK\Generated_Source\PSoC4\cy_lfclk\CyLFClk.h</v>
<v>Lab55\MASTERLOCK\Generated_Source\PSoC4\RED_LED</v>
<v>Lab55\MASTERLOCK\Generated_Source\PSoC4\RED_LED\RED_LED.c</v>
<v>Lab55\MASTERLOCK\Generated_Source\PSoC4\RED_LED\RED_LED.h</v>
<v>Lab55\MASTERLOCK\Generated_Source\PSoC4\RED_LED\RED_LED_aliases.h</v>
<v>Lab55\MASTERLOCK\Generated_Source\PSoC4\Timer_1</v>
<v>Lab55\MASTERLOCK\Generated_Source\PSoC4\Timer_1\Timer_1.c</v>
<v>Lab55\MASTERLOCK\Generated_Source\PSoC4\Timer_1\Timer_1.h</v>
<v>Lab55\MASTERLOCK\Generated_Source\PSoC4\Timer_1\Timer_1_PM.c</v>
<v>Lab55\MASTERLOCK\Generated_Source\PSoC4\timerISR</v>
<v>Lab55\MASTERLOCK\Generated_Source\PSoC4\timerISR\timerISR.c</v>
<v>Lab55\MASTERLOCK\Generated_Source\PSoC4\timerISR\timerISR.h</v>
<v>Lab55\MASTERLOCK\Generated_Source\PSoC4\UART_1</v>
</VisibleNodeIds>
</CyGuid_2a325b3b-c96a-4e9f-b7a0-2c44ecb5f237>
<CyGuid_2a325b3b-c96a-4e9f-b7a0-2c44ecb5f237 type_name="CyDesigner.Common.Base.Controls.CyTreeViewState" version="1" SelectedNodeId="">
<ExpandedNodeIds>
<v>Lab55</v>
<v>Lab55\MASTERLOCK</v>
<v>Lab55\MASTERLOCK\TopDesign</v>
<v>Lab55\MASTERLOCK\TopDesign\TopDesign.cysch</v>
<v>Lab55\PWM</v>
<v>Lab55\PWM\TopDesign</v>
<v>Lab55\PWM\TopDesign\TopDesign.cysch</v>
</ExpandedNodeIds>
<VisibleNodeIds>
<v>Lab55</v>
<v>Lab55\MASTERLOCK</v>
<v>Lab55\MASTERLOCK\TopDesign</v>
<v>Lab55\MASTERLOCK\TopDesign\TopDesign.cysch</v>
<v>Lab55\PWM</v>
<v>Lab55\PWM\TopDesign</v>
<v>Lab55\PWM\TopDesign\TopDesign.cysch</v>
</VisibleNodeIds>
</CyGuid_2a325b3b-c96a-4e9f-b7a0-2c44ecb5f237>
<CyGuid_2a325b3b-c96a-4e9f-b7a0-2c44ecb5f237 type_name="CyDesigner.Common.Base.Controls.CyTreeViewState" version="1" SelectedNodeId="">
<ExpandedNodeIds>
<v>Lab55</v>
<v>Lab55\MASTERLOCK</v>
<v>Lab55\MASTERLOCK\CortexM0</v>
<v>Lab55\MASTERLOCK\CortexM0\ARM_GCC_484</v>
<v>Lab55\MASTERLOCK\CortexM0\ARM_GCC_484\Debug</v>
<v>Lab55\MASTERLOCK\CortexM0\ARM_GCC_484\Debug\Listing Files</v>
<v>Lab55\MASTERLOCK\CortexM0\ARM_GCC_484\Debug\Listing Files\Cm0Start.lst</v>
<v>Lab55\MASTERLOCK\CortexM0\ARM_GCC_484\Debug\Listing Files\CyBootAsmGnu.lst</v>
<v>Lab55\MASTERLOCK\CortexM0\ARM_GCC_484\Debug\Listing Files\cyfitter_cfg.lst</v>
<v>Lab55\MASTERLOCK\CortexM0\ARM_GCC_484\Debug\Listing Files\CyFlash.lst</v>
<v>Lab55\MASTERLOCK\CortexM0\ARM_GCC_484\Debug\Listing Files\CyLFClk.lst</v>
<v>Lab55\MASTERLOCK\CortexM0\ARM_GCC_484\Debug\Listing Files\CyLib.lst</v>
<v>Lab55\MASTERLOCK\CortexM0\ARM_GCC_484\Debug\Listing Files\cymetadata.lst</v>
<v>Lab55\MASTERLOCK\CortexM0\ARM_GCC_484\Debug\Listing Files\cyPm.lst</v>
<v>Lab55\MASTERLOCK\CortexM0\ARM_GCC_484\Debug\Listing Files\cyutils.lst</v>
<v>Lab55\MASTERLOCK\CortexM0\ARM_GCC_484\Debug\Listing Files\main.lst</v>
<v>Lab55\MASTERLOCK\CortexM0\ARM_GCC_484\Debug\Listing Files\RED_LED.lst</v>
<v>Lab55\MASTERLOCK\CortexM0\ARM_GCC_484\Debug\Listing Files\Timer_1.lst</v>
<v>Lab55\MASTERLOCK\CortexM0\ARM_GCC_484\Debug\Listing Files\Timer_1_PM.lst</v>
<v>Lab55\MASTERLOCK\CortexM0\ARM_GCC_484\Debug\Listing Files\timerISR.lst</v>
<v>Lab55\MASTERLOCK\CortexM0\ARM_GCC_484\Debug\Listing Files\UART_1.lst</v>
<v>Lab55\MASTERLOCK\CortexM0\ARM_GCC_484\Debug\Listing Files\UART_1_BOOT.lst</v>
<v>Lab55\MASTERLOCK\CortexM0\ARM_GCC_484\Debug\Listing Files\UART_1_PM.lst</v>
<v>Lab55\MASTERLOCK\CortexM0\ARM_GCC_484\Debug\Listing Files\UART_1_rx.lst</v>
<v>Lab55\MASTERLOCK\CortexM0\ARM_GCC_484\Debug\Listing Files\UART_1_SCBCLK.lst</v>
<v>Lab55\MASTERLOCK\CortexM0\ARM_GCC_484\Debug\Listing Files\UART_1_SPI_UART.lst</v>
<v>Lab55\MASTERLOCK\CortexM0\ARM_GCC_484\Debug\Listing Files\UART_1_SPI_UART_INT.lst</v>
<v>Lab55\MASTERLOCK\CortexM0\ARM_GCC_484\Debug\Listing Files\UART_1_tx.lst</v>
<v>Lab55\MASTERLOCK\CortexM0\ARM_GCC_484\Debug\Listing Files\UART_1_UART.lst</v>
<v>Lab55\MASTERLOCK\CortexM0\ARM_GCC_484\Debug\Listing Files\UART_1_UART_BOOT.lst</v>
<v>Lab55\MASTERLOCK\CortexM0\ARM_GCC_484\Debug\MASTERLOCK.elf</v>
<v>Lab55\MASTERLOCK\CortexM0\ARM_GCC_484\Debug\MASTERLOCK.hex</v>
<v>Lab55\MASTERLOCK\CortexM0\ARM_GCC_484\Debug\MASTERLOCK.map</v>
<v>Lab55\MASTERLOCK\MASTERLOCK.gpdsc</v>
<v>Lab55\MASTERLOCK\MASTERLOCK.rpt</v>
<v>Lab55\MASTERLOCK\MASTERLOCK_timing.html</v>
<v>Lab55\PWM</v>
<v>Lab55\PWM\CortexM0</v>
<v>Lab55\PWM\CortexM0\ARM_GCC_484</v>
<v>Lab55\PWM\CortexM0\ARM_GCC_484\Debug</v>
<v>Lab55\PWM\CortexM0\ARM_GCC_484\Debug\Listing Files</v>
<v>Lab55\PWM\CortexM0\ARM_GCC_484\Debug\Listing Files\Clock_1.lst</v>
<v>Lab55\PWM\CortexM0\ARM_GCC_484\Debug\Listing Files\Cm0Start.lst</v>
<v>Lab55\PWM\CortexM0\ARM_GCC_484\Debug\Listing Files\CyBootAsmGnu.lst</v>
<v>Lab55\PWM\CortexM0\ARM_GCC_484\Debug\Listing Files\cyfitter_cfg.lst</v>
<v>Lab55\PWM\CortexM0\ARM_GCC_484\Debug\Listing Files\CyFlash.lst</v>
<v>Lab55\PWM\CortexM0\ARM_GCC_484\Debug\Listing Files\CyLFClk.lst</v>
<v>Lab55\PWM\CortexM0\ARM_GCC_484\Debug\Listing Files\CyLib.lst</v>
<v>Lab55\PWM\CortexM0\ARM_GCC_484\Debug\Listing Files\cymetadata.lst</v>
<v>Lab55\PWM\CortexM0\ARM_GCC_484\Debug\Listing Files\cyPm.lst</v>
<v>Lab55\PWM\CortexM0\ARM_GCC_484\Debug\Listing Files\cyutils.lst</v>
<v>Lab55\PWM\CortexM0\ARM_GCC_484\Debug\Listing Files\LED_PIN.lst</v>
<v>Lab55\PWM\CortexM0\ARM_GCC_484\Debug\Listing Files\main.lst</v>
<v>Lab55\PWM\CortexM0\ARM_GCC_484\Debug\Listing Files\PWM_1.lst</v>
<v>Lab55\PWM\CortexM0\ARM_GCC_484\Debug\Listing Files\PWM_1_PM.lst</v>
<v>Lab55\PWM\CortexM0\ARM_GCC_484\Debug\PWM.elf</v>
<v>Lab55\PWM\CortexM0\ARM_GCC_484\Debug\PWM.hex</v>
<v>Lab55\PWM\CortexM0\ARM_GCC_484\Debug\PWM.map</v>
<v>Lab55\PWM\PWM.gpdsc</v>
<v>Lab55\PWM\PWM.rpt</v>
<v>Lab55\PWM\PWM_timing.html</v>
</ExpandedNodeIds>
<VisibleNodeIds>
<v>Lab55</v>
<v>Lab55\MASTERLOCK</v>
<v>Lab55\MASTERLOCK\CortexM0</v>
<v>Lab55\MASTERLOCK\CortexM0\ARM_GCC_484</v>
<v>Lab55\MASTERLOCK\CortexM0\ARM_GCC_484\Debug</v>
<v>Lab55\MASTERLOCK\CortexM0\ARM_GCC_484\Debug\Listing Files</v>
<v>Lab55\MASTERLOCK\CortexM0\ARM_GCC_484\Debug\Listing Files\Cm0Start.lst</v>
<v>Lab55\MASTERLOCK\CortexM0\ARM_GCC_484\Debug\Listing Files\CyBootAsmGnu.lst</v>
<v>Lab55\MASTERLOCK\CortexM0\ARM_GCC_484\Debug\Listing Files\cyfitter_cfg.lst</v>
<v>Lab55\MASTERLOCK\CortexM0\ARM_GCC_484\Debug\Listing Files\CyFlash.lst</v>
<v>Lab55\MASTERLOCK\CortexM0\ARM_GCC_484\Debug\Listing Files\CyLFClk.lst</v>
<v>Lab55\MASTERLOCK\CortexM0\ARM_GCC_484\Debug\Listing Files\CyLib.lst</v>
<v>Lab55\MASTERLOCK\CortexM0\ARM_GCC_484\Debug\Listing Files\cymetadata.lst</v>
<v>Lab55\MASTERLOCK\CortexM0\ARM_GCC_484\Debug\Listing Files\cyPm.lst</v>
<v>Lab55\MASTERLOCK\CortexM0\ARM_GCC_484\Debug\Listing Files\cyutils.lst</v>
<v>Lab55\MASTERLOCK\CortexM0\ARM_GCC_484\Debug\Listing Files\main.lst</v>
<v>Lab55\MASTERLOCK\CortexM0\ARM_GCC_484\Debug\Listing Files\RED_LED.lst</v>
<v>Lab55\MASTERLOCK\CortexM0\ARM_GCC_484\Debug\Listing Files\Timer_1.lst</v>
<v>Lab55\MASTERLOCK\CortexM0\ARM_GCC_484\Debug\Listing Files\Timer_1_PM.lst</v>
<v>Lab55\MASTERLOCK\CortexM0\ARM_GCC_484\Debug\Listing Files\timerISR.lst</v>
<v>Lab55\MASTERLOCK\CortexM0\ARM_GCC_484\Debug\Listing Files\UART_1.lst</v>
<v>Lab55\MASTERLOCK\CortexM0\ARM_GCC_484\Debug\Listing Files\UART_1_BOOT.lst</v>
<v>Lab55\MASTERLOCK\CortexM0\ARM_GCC_484\Debug\Listing Files\UART_1_PM.lst</v>
<v>Lab55\MASTERLOCK\CortexM0\ARM_GCC_484\Debug\Listing Files\UART_1_rx.lst</v>
<v>Lab55\MASTERLOCK\CortexM0\ARM_GCC_484\Debug\Listing Files\UART_1_SCBCLK.lst</v>
<v>Lab55\MASTERLOCK\CortexM0\ARM_GCC_484\Debug\Listing Files\UART_1_SPI_UART.lst</v>
<v>Lab55\MASTERLOCK\CortexM0\ARM_GCC_484\Debug\Listing Files\UART_1_SPI_UART_INT.lst</v>
<v>Lab55\MASTERLOCK\CortexM0\ARM_GCC_484\Debug\Listing Files\UART_1_tx.lst</v>
<v>Lab55\MASTERLOCK\CortexM0\ARM_GCC_484\Debug\Listing Files\UART_1_UART.lst</v>
<v>Lab55\MASTERLOCK\CortexM0\ARM_GCC_484\Debug\Listing Files\UART_1_UART_BOOT.lst</v>
<v>Lab55\MASTERLOCK\CortexM0\ARM_GCC_484\Debug\MASTERLOCK.elf</v>
<v>Lab55\MASTERLOCK\CortexM0\ARM_GCC_484\Debug\MASTERLOCK.hex</v>
<v>Lab55\MASTERLOCK\CortexM0\ARM_GCC_484\Debug\MASTERLOCK.map</v>
<v>Lab55\MASTERLOCK\MASTERLOCK.gpdsc</v>
<v>Lab55\MASTERLOCK\MASTERLOCK.rpt</v>
<v>Lab55\MASTERLOCK\MASTERLOCK_timing.html</v>
<v>Lab55\PWM</v>
<v>Lab55\PWM\CortexM0</v>
<v>Lab55\PWM\CortexM0\ARM_GCC_484</v>
<v>Lab55\PWM\CortexM0\ARM_GCC_484\Debug</v>
<v>Lab55\PWM\CortexM0\ARM_GCC_484\Debug\Listing Files</v>
<v>Lab55\PWM\CortexM0\ARM_GCC_484\Debug\Listing Files\Clock_1.lst</v>
<v>Lab55\PWM\CortexM0\ARM_GCC_484\Debug\Listing Files\Cm0Start.lst</v>
<v>Lab55\PWM\CortexM0\ARM_GCC_484\Debug\Listing Files\CyBootAsmGnu.lst</v>
<v>Lab55\PWM\CortexM0\ARM_GCC_484\Debug\Listing Files\cyfitter_cfg.lst</v>
</VisibleNodeIds>
</CyGuid_2a325b3b-c96a-4e9f-b7a0-2c44ecb5f237>
</TreeStates>
<TreeKeysV2>
<v>Datasheet</v>
</TreeKeysV2>
<TreeStatesV2>
<CyGuid_2a325b3b-c96a-4e9f-b7a0-2c44ecb5f237 type_name="CyDesigner.Common.Base.Controls.CyTreeViewState" version="1" SelectedNodeId="">
<ExpandedNodeIds>
<v>Lab55</v>
<v>Lab55\MASTERLOCK</v>
<v>Lab55\MASTERLOCK\PSoC 4 Architecture TRM</v>
<v>Lab55\MASTERLOCK\PSoC 4200 Family Datasheet</v>
<v>Lab55\MASTERLOCK\System Reference Guides</v>
<v>Lab55\MASTERLOCK\System Reference Guides\cy_boot_v5_10</v>
<v>Lab55\MASTERLOCK\System Reference Guides\cy_lfclk_v1_0</v>
<v>Lab55\MASTERLOCK\cy_clock_v2_20</v>
<v>Lab55\MASTERLOCK\cy_isr_v1_70</v>
<v>Lab55\MASTERLOCK\cy_pins_v2_10</v>
<v>Lab55\MASTERLOCK\SCB_P4_v3_0</v>
<v>Lab55\MASTERLOCK\Timer_v2_70</v>
<v>Lab55\MASTERLOCK\ZeroTerminal</v>
<v>Lab55\PWM</v>
<v>Lab55\PWM\PSoC 4 Architecture TRM</v>
<v>Lab55\PWM\PSoC 4200 Family Datasheet</v>
<v>Lab55\PWM\System Reference Guides</v>
<v>Lab55\PWM\System Reference Guides\cy_boot_v5_10</v>
<v>Lab55\PWM\System Reference Guides\cy_lfclk_v1_0</v>
<v>Lab55\PWM\cy_clock_v2_20</v>
<v>Lab55\PWM\cy_pins_v2_10</v>
<v>Lab55\PWM\TCPWM_P4_v2_0</v>
</ExpandedNodeIds>
<VisibleNodeIds>
<v>Lab55</v>
<v>Lab55\MASTERLOCK</v>
<v>Lab55\MASTERLOCK\PSoC 4 Architecture TRM</v>
<v>Lab55\MASTERLOCK\PSoC 4200 Family Datasheet</v>
<v>Lab55\MASTERLOCK\System Reference Guides</v>
<v>Lab55\MASTERLOCK\System Reference Guides\cy_boot_v5_10</v>
<v>Lab55\MASTERLOCK\System Reference Guides\cy_lfclk_v1_0</v>
<v>Lab55\MASTERLOCK\cy_clock_v2_20</v>
<v>Lab55\MASTERLOCK\cy_isr_v1_70</v>
<v>Lab55\MASTERLOCK\cy_pins_v2_10</v>
<v>Lab55\MASTERLOCK\SCB_P4_v3_0</v>
<v>Lab55\MASTERLOCK\Timer_v2_70</v>
<v>Lab55\MASTERLOCK\ZeroTerminal</v>
<v>Lab55\PWM</v>
<v>Lab55\PWM\PSoC 4 Architecture TRM</v>
<v>Lab55\PWM\PSoC 4200 Family Datasheet</v>
<v>Lab55\PWM\System Reference Guides</v>
<v>Lab55\PWM\System Reference Guides\cy_boot_v5_10</v>
<v>Lab55\PWM\System Reference Guides\cy_lfclk_v1_0</v>
<v>Lab55\PWM\cy_clock_v2_20</v>
<v>Lab55\PWM\cy_pins_v2_10</v>
<v>Lab55\PWM\TCPWM_P4_v2_0</v>
</VisibleNodeIds>
</CyGuid_2a325b3b-c96a-4e9f-b7a0-2c44ecb5f237>
</TreeStatesV2>
</CyGuid_1b906a0f-a7b6-4e4d-a428-82f98b53cb35>
</dataGuid>
<dataGuid v="5f2be1a5-0687-4501-bb8c-cf21cb8211bf">
<CyGuid_5f2be1a5-0687-4501-bb8c-cf21cb8211bf type_name="CyDesigner.Common.ProjMgmt.GUI.CyBookmarkData" version="1">
<indicators />
</CyGuid_5f2be1a5-0687-4501-bb8c-cf21cb8211bf>
</dataGuid>
</userData>
</CyGuid_fdba8dfd-b15b-4469-9bbb-9e40c3e70997>
<Unloaded />
<OpenDocs>
<name v=".\PWM.cydsn\TopDesign\TopDesign.cysch" />
<name v=".\PWM.cydsn\main.c" />
<name v=".\PWM.cydsn\PWM.cydwr" />
<name v=".\MASTERLOCK.cydsn\main.c" />
</OpenDocs>
<config v="" />
<AutoUpdate v="true" />
</CyGuid_843a90a4-0c4b-4e44-991d-05e7fb117a21>
</CyXmlSerializer>