Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2.1 (win64) Build 3414424 Sun Dec 19 10:57:22 MST 2021
| Date         : Sun Aug 24 22:27:56 2025
| Host         : c011-06 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file snake_toplevel_timing_summary_routed.rpt -pb snake_toplevel_timing_summary_routed.pb -rpx snake_toplevel_timing_summary_routed.rpx -warn_on_violation
| Design       : snake_toplevel
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  20          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (6)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.302        0.000                      0                 4668        0.094        0.000                      0                 4668        4.500        0.000                       0                  1620  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.302        0.000                      0                 4668        0.094        0.000                      0                 4668        4.500        0.000                       0                  1620  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.302ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.302ns  (required time - arrival time)
  Source:                 sync/x_sig_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blue_reg_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.495ns  (logic 2.213ns (23.308%)  route 7.282ns (76.692%))
  Logic Levels:           9  (CARRY4=1 LUT3=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1619, routed)        1.549     5.070    sync/clk_ext_IBUF_BUFG
    SLICE_X33Y62         FDRE                                         r  sync/x_sig_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y62         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  sync/x_sig_reg[7]/Q
                         net (fo=14, routed)          0.929     6.455    sync/pixel_x[7]
    SLICE_X32Y62         LUT5 (Prop_lut5_I2_O)        0.124     6.579 r  sync/red_reg[3]_i_34/O
                         net (fo=1, routed)           0.000     6.579    sync/red_reg[3]_i_34_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     6.806 r  sync/red_reg_reg[3]_i_9/O[1]
                         net (fo=648, routed)         1.813     8.619    datapath/O[1]
    SLICE_X56Y44         MUXF7 (Prop_muxf7_S_O)       0.493     9.112 f  datapath/red_reg_reg[3]_i_998/O
                         net (fo=1, routed)           0.000     9.112    datapath/red_reg_reg[3]_i_998_n_0
    SLICE_X56Y44         MUXF8 (Prop_muxf8_I0_O)      0.098     9.210 f  datapath/red_reg_reg[3]_i_408/O
                         net (fo=1, routed)           0.876    10.086    datapath/red_reg_reg[3]_i_408_n_0
    SLICE_X47Y44         LUT6 (Prop_lut6_I3_O)        0.319    10.405 f  datapath/red_reg[3]_i_150/O
                         net (fo=2, routed)           0.932    11.337    datapath/red_reg[3]_i_150_n_0
    SLICE_X47Y55         LUT6 (Prop_lut6_I3_O)        0.124    11.461 f  datapath/green_reg[3]_i_9/O
                         net (fo=1, routed)           0.927    12.388    datapath/green_reg[3]_i_9_n_0
    SLICE_X47Y59         LUT6 (Prop_lut6_I4_O)        0.124    12.512 f  datapath/green_reg[3]_i_5/O
                         net (fo=2, routed)           0.840    13.352    datapath/green_reg[3]_i_5_n_0
    SLICE_X47Y61         LUT3 (Prop_lut3_I0_O)        0.124    13.476 f  datapath/blue_reg[3]_i_2/O
                         net (fo=1, routed)           0.575    14.051    datapath/blue_reg[3]_i_2_n_0
    SLICE_X47Y61         LUT6 (Prop_lut6_I3_O)        0.124    14.175 r  datapath/blue_reg[3]_i_1/O
                         net (fo=4, routed)           0.390    14.565    blue[3]
    SLICE_X47Y61         FDRE                                         r  blue_reg_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext (IN)
                         net (fo=0)                   0.000    10.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1619, routed)        1.435    14.776    clk_ext_IBUF_BUFG
    SLICE_X47Y61         FDRE                                         r  blue_reg_reg[3]_lopt_replica_2/C
                         clock pessimism              0.187    14.963    
                         clock uncertainty           -0.035    14.927    
    SLICE_X47Y61         FDRE (Setup_fdre_C_D)       -0.061    14.866    blue_reg_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         14.866    
                         arrival time                         -14.565    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.307ns  (required time - arrival time)
  Source:                 datapath/head_pos_reg[5]_rep__1/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/grid_2d_reg[2][9][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.173ns  (logic 2.045ns (22.294%)  route 7.128ns (77.706%))
  Logic Levels:           9  (LUT3=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1619, routed)        1.551     5.072    datapath/clk_ext_IBUF_BUFG
    SLICE_X47Y62         FDSE                                         r  datapath/head_pos_reg[5]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y62         FDSE (Prop_fdse_C_Q)         0.419     5.491 r  datapath/head_pos_reg[5]_rep__1/Q
                         net (fo=100, routed)         1.846     7.336    datapath/head_pos_reg[5]_rep__1_n_0
    SLICE_X59Y56         LUT6 (Prop_lut6_I2_O)        0.299     7.635 f  datapath/grid_2d[8][10][7]_i_394/O
                         net (fo=1, routed)           0.000     7.635    datapath/grid_2d[8][10][7]_i_394_n_0
    SLICE_X59Y56         MUXF7 (Prop_muxf7_I0_O)      0.212     7.847 f  datapath/grid_2d_reg[8][10][7]_i_305/O
                         net (fo=1, routed)           0.000     7.847    datapath/grid_2d_reg[8][10][7]_i_305_n_0
    SLICE_X59Y56         MUXF8 (Prop_muxf8_I1_O)      0.094     7.941 f  datapath/grid_2d_reg[8][10][7]_i_192/O
                         net (fo=1, routed)           1.449     9.390    datapath/grid_2d_reg[8][10][7]_i_192_n_0
    SLICE_X43Y53         LUT6 (Prop_lut6_I0_O)        0.316     9.706 f  datapath/grid_2d[8][10][7]_i_93/O
                         net (fo=1, routed)           0.575    10.281    datapath/grid_2d[8][10][7]_i_93_n_0
    SLICE_X43Y55         LUT6 (Prop_lut6_I5_O)        0.124    10.405 f  datapath/grid_2d[8][10][7]_i_39/O
                         net (fo=2, routed)           0.458    10.863    datapath/grid_2d[8][10][7]_i_39_n_0
    SLICE_X47Y56         LUT3 (Prop_lut3_I2_O)        0.124    10.987 f  datapath/grid_2d[8][10][7]_i_15/O
                         net (fo=176, routed)         1.351    12.338    datapath/grid_2d[8][10][7]_i_15_n_0
    SLICE_X38Y45         LUT6 (Prop_lut6_I0_O)        0.124    12.462 r  datapath/grid_2d[2][9][7]_i_6/O
                         net (fo=1, routed)           0.792    13.254    datapath/grid_2d[2][9][7]_i_6_n_0
    SLICE_X34Y39         LUT6 (Prop_lut6_I3_O)        0.124    13.378 r  datapath/grid_2d[2][9][7]_i_3/O
                         net (fo=1, routed)           0.000    13.378    datapath/grid_2d[2][9][7]_i_3_n_0
    SLICE_X34Y39         MUXF7 (Prop_muxf7_I0_O)      0.209    13.587 r  datapath/grid_2d_reg[2][9][7]_i_1/O
                         net (fo=8, routed)           0.658    14.245    datapath/grid_2d_reg[2][9][7]_i_1_n_0
    SLICE_X36Y42         FDRE                                         r  datapath/grid_2d_reg[2][9][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext (IN)
                         net (fo=0)                   0.000    10.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1619, routed)        1.444    14.785    datapath/clk_ext_IBUF_BUFG
    SLICE_X36Y42         FDRE                                         r  datapath/grid_2d_reg[2][9][0]/C
                         clock pessimism              0.180    14.965    
                         clock uncertainty           -0.035    14.930    
    SLICE_X36Y42         FDRE (Setup_fdre_C_CE)      -0.378    14.552    datapath/grid_2d_reg[2][9][0]
  -------------------------------------------------------------------
                         required time                         14.552    
                         arrival time                         -14.245    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.307ns  (required time - arrival time)
  Source:                 datapath/head_pos_reg[5]_rep__1/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/grid_2d_reg[2][9][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.173ns  (logic 2.045ns (22.294%)  route 7.128ns (77.706%))
  Logic Levels:           9  (LUT3=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1619, routed)        1.551     5.072    datapath/clk_ext_IBUF_BUFG
    SLICE_X47Y62         FDSE                                         r  datapath/head_pos_reg[5]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y62         FDSE (Prop_fdse_C_Q)         0.419     5.491 r  datapath/head_pos_reg[5]_rep__1/Q
                         net (fo=100, routed)         1.846     7.336    datapath/head_pos_reg[5]_rep__1_n_0
    SLICE_X59Y56         LUT6 (Prop_lut6_I2_O)        0.299     7.635 f  datapath/grid_2d[8][10][7]_i_394/O
                         net (fo=1, routed)           0.000     7.635    datapath/grid_2d[8][10][7]_i_394_n_0
    SLICE_X59Y56         MUXF7 (Prop_muxf7_I0_O)      0.212     7.847 f  datapath/grid_2d_reg[8][10][7]_i_305/O
                         net (fo=1, routed)           0.000     7.847    datapath/grid_2d_reg[8][10][7]_i_305_n_0
    SLICE_X59Y56         MUXF8 (Prop_muxf8_I1_O)      0.094     7.941 f  datapath/grid_2d_reg[8][10][7]_i_192/O
                         net (fo=1, routed)           1.449     9.390    datapath/grid_2d_reg[8][10][7]_i_192_n_0
    SLICE_X43Y53         LUT6 (Prop_lut6_I0_O)        0.316     9.706 f  datapath/grid_2d[8][10][7]_i_93/O
                         net (fo=1, routed)           0.575    10.281    datapath/grid_2d[8][10][7]_i_93_n_0
    SLICE_X43Y55         LUT6 (Prop_lut6_I5_O)        0.124    10.405 f  datapath/grid_2d[8][10][7]_i_39/O
                         net (fo=2, routed)           0.458    10.863    datapath/grid_2d[8][10][7]_i_39_n_0
    SLICE_X47Y56         LUT3 (Prop_lut3_I2_O)        0.124    10.987 f  datapath/grid_2d[8][10][7]_i_15/O
                         net (fo=176, routed)         1.351    12.338    datapath/grid_2d[8][10][7]_i_15_n_0
    SLICE_X38Y45         LUT6 (Prop_lut6_I0_O)        0.124    12.462 r  datapath/grid_2d[2][9][7]_i_6/O
                         net (fo=1, routed)           0.792    13.254    datapath/grid_2d[2][9][7]_i_6_n_0
    SLICE_X34Y39         LUT6 (Prop_lut6_I3_O)        0.124    13.378 r  datapath/grid_2d[2][9][7]_i_3/O
                         net (fo=1, routed)           0.000    13.378    datapath/grid_2d[2][9][7]_i_3_n_0
    SLICE_X34Y39         MUXF7 (Prop_muxf7_I0_O)      0.209    13.587 r  datapath/grid_2d_reg[2][9][7]_i_1/O
                         net (fo=8, routed)           0.658    14.245    datapath/grid_2d_reg[2][9][7]_i_1_n_0
    SLICE_X36Y42         FDRE                                         r  datapath/grid_2d_reg[2][9][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext (IN)
                         net (fo=0)                   0.000    10.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1619, routed)        1.444    14.785    datapath/clk_ext_IBUF_BUFG
    SLICE_X36Y42         FDRE                                         r  datapath/grid_2d_reg[2][9][1]/C
                         clock pessimism              0.180    14.965    
                         clock uncertainty           -0.035    14.930    
    SLICE_X36Y42         FDRE (Setup_fdre_C_CE)      -0.378    14.552    datapath/grid_2d_reg[2][9][1]
  -------------------------------------------------------------------
                         required time                         14.552    
                         arrival time                         -14.245    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.307ns  (required time - arrival time)
  Source:                 datapath/head_pos_reg[5]_rep__1/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/grid_2d_reg[2][9][2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.173ns  (logic 2.045ns (22.294%)  route 7.128ns (77.706%))
  Logic Levels:           9  (LUT3=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1619, routed)        1.551     5.072    datapath/clk_ext_IBUF_BUFG
    SLICE_X47Y62         FDSE                                         r  datapath/head_pos_reg[5]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y62         FDSE (Prop_fdse_C_Q)         0.419     5.491 r  datapath/head_pos_reg[5]_rep__1/Q
                         net (fo=100, routed)         1.846     7.336    datapath/head_pos_reg[5]_rep__1_n_0
    SLICE_X59Y56         LUT6 (Prop_lut6_I2_O)        0.299     7.635 f  datapath/grid_2d[8][10][7]_i_394/O
                         net (fo=1, routed)           0.000     7.635    datapath/grid_2d[8][10][7]_i_394_n_0
    SLICE_X59Y56         MUXF7 (Prop_muxf7_I0_O)      0.212     7.847 f  datapath/grid_2d_reg[8][10][7]_i_305/O
                         net (fo=1, routed)           0.000     7.847    datapath/grid_2d_reg[8][10][7]_i_305_n_0
    SLICE_X59Y56         MUXF8 (Prop_muxf8_I1_O)      0.094     7.941 f  datapath/grid_2d_reg[8][10][7]_i_192/O
                         net (fo=1, routed)           1.449     9.390    datapath/grid_2d_reg[8][10][7]_i_192_n_0
    SLICE_X43Y53         LUT6 (Prop_lut6_I0_O)        0.316     9.706 f  datapath/grid_2d[8][10][7]_i_93/O
                         net (fo=1, routed)           0.575    10.281    datapath/grid_2d[8][10][7]_i_93_n_0
    SLICE_X43Y55         LUT6 (Prop_lut6_I5_O)        0.124    10.405 f  datapath/grid_2d[8][10][7]_i_39/O
                         net (fo=2, routed)           0.458    10.863    datapath/grid_2d[8][10][7]_i_39_n_0
    SLICE_X47Y56         LUT3 (Prop_lut3_I2_O)        0.124    10.987 f  datapath/grid_2d[8][10][7]_i_15/O
                         net (fo=176, routed)         1.351    12.338    datapath/grid_2d[8][10][7]_i_15_n_0
    SLICE_X38Y45         LUT6 (Prop_lut6_I0_O)        0.124    12.462 r  datapath/grid_2d[2][9][7]_i_6/O
                         net (fo=1, routed)           0.792    13.254    datapath/grid_2d[2][9][7]_i_6_n_0
    SLICE_X34Y39         LUT6 (Prop_lut6_I3_O)        0.124    13.378 r  datapath/grid_2d[2][9][7]_i_3/O
                         net (fo=1, routed)           0.000    13.378    datapath/grid_2d[2][9][7]_i_3_n_0
    SLICE_X34Y39         MUXF7 (Prop_muxf7_I0_O)      0.209    13.587 r  datapath/grid_2d_reg[2][9][7]_i_1/O
                         net (fo=8, routed)           0.658    14.245    datapath/grid_2d_reg[2][9][7]_i_1_n_0
    SLICE_X36Y42         FDRE                                         r  datapath/grid_2d_reg[2][9][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext (IN)
                         net (fo=0)                   0.000    10.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1619, routed)        1.444    14.785    datapath/clk_ext_IBUF_BUFG
    SLICE_X36Y42         FDRE                                         r  datapath/grid_2d_reg[2][9][2]/C
                         clock pessimism              0.180    14.965    
                         clock uncertainty           -0.035    14.930    
    SLICE_X36Y42         FDRE (Setup_fdre_C_CE)      -0.378    14.552    datapath/grid_2d_reg[2][9][2]
  -------------------------------------------------------------------
                         required time                         14.552    
                         arrival time                         -14.245    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.318ns  (required time - arrival time)
  Source:                 sync/x_sig_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blue_reg_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.495ns  (logic 2.213ns (23.308%)  route 7.282ns (76.692%))
  Logic Levels:           9  (CARRY4=1 LUT3=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1619, routed)        1.549     5.070    sync/clk_ext_IBUF_BUFG
    SLICE_X33Y62         FDRE                                         r  sync/x_sig_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y62         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  sync/x_sig_reg[7]/Q
                         net (fo=14, routed)          0.929     6.455    sync/pixel_x[7]
    SLICE_X32Y62         LUT5 (Prop_lut5_I2_O)        0.124     6.579 r  sync/red_reg[3]_i_34/O
                         net (fo=1, routed)           0.000     6.579    sync/red_reg[3]_i_34_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     6.806 r  sync/red_reg_reg[3]_i_9/O[1]
                         net (fo=648, routed)         1.813     8.619    datapath/O[1]
    SLICE_X56Y44         MUXF7 (Prop_muxf7_S_O)       0.493     9.112 f  datapath/red_reg_reg[3]_i_998/O
                         net (fo=1, routed)           0.000     9.112    datapath/red_reg_reg[3]_i_998_n_0
    SLICE_X56Y44         MUXF8 (Prop_muxf8_I0_O)      0.098     9.210 f  datapath/red_reg_reg[3]_i_408/O
                         net (fo=1, routed)           0.876    10.086    datapath/red_reg_reg[3]_i_408_n_0
    SLICE_X47Y44         LUT6 (Prop_lut6_I3_O)        0.319    10.405 f  datapath/red_reg[3]_i_150/O
                         net (fo=2, routed)           0.932    11.337    datapath/red_reg[3]_i_150_n_0
    SLICE_X47Y55         LUT6 (Prop_lut6_I3_O)        0.124    11.461 f  datapath/green_reg[3]_i_9/O
                         net (fo=1, routed)           0.927    12.388    datapath/green_reg[3]_i_9_n_0
    SLICE_X47Y59         LUT6 (Prop_lut6_I4_O)        0.124    12.512 f  datapath/green_reg[3]_i_5/O
                         net (fo=2, routed)           0.840    13.352    datapath/green_reg[3]_i_5_n_0
    SLICE_X47Y61         LUT3 (Prop_lut3_I0_O)        0.124    13.476 f  datapath/blue_reg[3]_i_2/O
                         net (fo=1, routed)           0.575    14.051    datapath/blue_reg[3]_i_2_n_0
    SLICE_X47Y61         LUT6 (Prop_lut6_I3_O)        0.124    14.175 r  datapath/blue_reg[3]_i_1/O
                         net (fo=4, routed)           0.390    14.565    blue[3]
    SLICE_X46Y61         FDRE                                         r  blue_reg_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext (IN)
                         net (fo=0)                   0.000    10.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1619, routed)        1.435    14.776    clk_ext_IBUF_BUFG
    SLICE_X46Y61         FDRE                                         r  blue_reg_reg[3]_lopt_replica_3/C
                         clock pessimism              0.187    14.963    
                         clock uncertainty           -0.035    14.927    
    SLICE_X46Y61         FDRE (Setup_fdre_C_D)       -0.045    14.882    blue_reg_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         14.882    
                         arrival time                         -14.565    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.407ns  (required time - arrival time)
  Source:                 datapath/head_pos_reg[7]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/grid_2d_reg[4][6][2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.039ns  (logic 1.812ns (20.047%)  route 7.227ns (79.953%))
  Logic Levels:           7  (LUT3=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 14.767 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1619, routed)        1.566     5.087    datapath/clk_ext_IBUF_BUFG
    SLICE_X42Y43         FDRE                                         r  datapath/head_pos_reg[7]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y43         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  datapath/head_pos_reg[7]_rep/Q
                         net (fo=187, routed)         2.060     7.665    datapath/head_pos_reg[7]_rep_n_0
    SLICE_X51Y71         MUXF8 (Prop_muxf8_S_O)       0.273     7.938 f  datapath/grid_2d_reg[8][10][7]_i_189/O
                         net (fo=1, routed)           1.068     9.005    datapath/grid_2d_reg[8][10][7]_i_189_n_0
    SLICE_X43Y71         LUT6 (Prop_lut6_I1_O)        0.316     9.321 f  datapath/grid_2d[8][10][7]_i_92/O
                         net (fo=1, routed)           0.958    10.279    datapath/grid_2d[8][10][7]_i_92_n_0
    SLICE_X43Y55         LUT6 (Prop_lut6_I3_O)        0.124    10.403 f  datapath/grid_2d[8][10][7]_i_39/O
                         net (fo=2, routed)           0.458    10.861    datapath/grid_2d[8][10][7]_i_39_n_0
    SLICE_X47Y56         LUT3 (Prop_lut3_I2_O)        0.124    10.985 f  datapath/grid_2d[8][10][7]_i_15/O
                         net (fo=176, routed)         1.223    12.208    datapath/grid_2d[8][10][7]_i_15_n_0
    SLICE_X50Y65         LUT6 (Prop_lut6_I0_O)        0.124    12.332 r  datapath/grid_2d[4][6][7]_i_6/O
                         net (fo=1, routed)           0.493    12.826    datapath/grid_2d[4][6][7]_i_6_n_0
    SLICE_X50Y65         LUT6 (Prop_lut6_I3_O)        0.124    12.950 r  datapath/grid_2d[4][6][7]_i_3/O
                         net (fo=1, routed)           0.000    12.950    datapath/grid_2d[4][6][7]_i_3_n_0
    SLICE_X50Y65         MUXF7 (Prop_muxf7_I0_O)      0.209    13.159 r  datapath/grid_2d_reg[4][6][7]_i_1/O
                         net (fo=8, routed)           0.967    14.126    datapath/grid_2d_reg[4][6][7]_i_1_n_0
    SLICE_X49Y76         FDRE                                         r  datapath/grid_2d_reg[4][6][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext (IN)
                         net (fo=0)                   0.000    10.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1619, routed)        1.426    14.767    datapath/clk_ext_IBUF_BUFG
    SLICE_X49Y76         FDRE                                         r  datapath/grid_2d_reg[4][6][2]/C
                         clock pessimism              0.180    14.947    
                         clock uncertainty           -0.035    14.911    
    SLICE_X49Y76         FDRE (Setup_fdre_C_CE)      -0.378    14.533    datapath/grid_2d_reg[4][6][2]
  -------------------------------------------------------------------
                         required time                         14.533    
                         arrival time                         -14.126    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.416ns  (required time - arrival time)
  Source:                 datapath/head_pos_reg[5]_rep__1/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/grid_2d_reg[7][1][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.064ns  (logic 2.048ns (22.595%)  route 7.016ns (77.405%))
  Logic Levels:           9  (LUT3=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1619, routed)        1.551     5.072    datapath/clk_ext_IBUF_BUFG
    SLICE_X47Y62         FDSE                                         r  datapath/head_pos_reg[5]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y62         FDSE (Prop_fdse_C_Q)         0.419     5.491 r  datapath/head_pos_reg[5]_rep__1/Q
                         net (fo=100, routed)         1.846     7.336    datapath/head_pos_reg[5]_rep__1_n_0
    SLICE_X59Y56         LUT6 (Prop_lut6_I2_O)        0.299     7.635 f  datapath/grid_2d[8][10][7]_i_394/O
                         net (fo=1, routed)           0.000     7.635    datapath/grid_2d[8][10][7]_i_394_n_0
    SLICE_X59Y56         MUXF7 (Prop_muxf7_I0_O)      0.212     7.847 f  datapath/grid_2d_reg[8][10][7]_i_305/O
                         net (fo=1, routed)           0.000     7.847    datapath/grid_2d_reg[8][10][7]_i_305_n_0
    SLICE_X59Y56         MUXF8 (Prop_muxf8_I1_O)      0.094     7.941 f  datapath/grid_2d_reg[8][10][7]_i_192/O
                         net (fo=1, routed)           1.449     9.390    datapath/grid_2d_reg[8][10][7]_i_192_n_0
    SLICE_X43Y53         LUT6 (Prop_lut6_I0_O)        0.316     9.706 f  datapath/grid_2d[8][10][7]_i_93/O
                         net (fo=1, routed)           0.575    10.281    datapath/grid_2d[8][10][7]_i_93_n_0
    SLICE_X43Y55         LUT6 (Prop_lut6_I5_O)        0.124    10.405 f  datapath/grid_2d[8][10][7]_i_39/O
                         net (fo=2, routed)           0.458    10.863    datapath/grid_2d[8][10][7]_i_39_n_0
    SLICE_X47Y56         LUT3 (Prop_lut3_I2_O)        0.124    10.987 f  datapath/grid_2d[8][10][7]_i_15/O
                         net (fo=176, routed)         1.206    12.193    datapath/grid_2d[8][10][7]_i_15_n_0
    SLICE_X36Y49         LUT6 (Prop_lut6_I0_O)        0.124    12.317 r  datapath/grid_2d[7][1][7]_i_6/O
                         net (fo=1, routed)           0.815    13.131    datapath/grid_2d[7][1][7]_i_6_n_0
    SLICE_X33Y43         LUT6 (Prop_lut6_I3_O)        0.124    13.255 r  datapath/grid_2d[7][1][7]_i_3/O
                         net (fo=1, routed)           0.000    13.255    datapath/grid_2d[7][1][7]_i_3_n_0
    SLICE_X33Y43         MUXF7 (Prop_muxf7_I0_O)      0.212    13.467 r  datapath/grid_2d_reg[7][1][7]_i_1/O
                         net (fo=8, routed)           0.669    14.136    datapath/grid_2d_reg[7][1][7]_i_1_n_0
    SLICE_X29Y42         FDRE                                         r  datapath/grid_2d_reg[7][1][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext (IN)
                         net (fo=0)                   0.000    10.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1619, routed)        1.446    14.787    datapath/clk_ext_IBUF_BUFG
    SLICE_X29Y42         FDRE                                         r  datapath/grid_2d_reg[7][1][0]/C
                         clock pessimism              0.180    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X29Y42         FDRE (Setup_fdre_C_CE)      -0.380    14.552    datapath/grid_2d_reg[7][1][0]
  -------------------------------------------------------------------
                         required time                         14.552    
                         arrival time                         -14.136    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.416ns  (required time - arrival time)
  Source:                 datapath/head_pos_reg[5]_rep__1/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/grid_2d_reg[7][1][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.064ns  (logic 2.048ns (22.595%)  route 7.016ns (77.405%))
  Logic Levels:           9  (LUT3=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1619, routed)        1.551     5.072    datapath/clk_ext_IBUF_BUFG
    SLICE_X47Y62         FDSE                                         r  datapath/head_pos_reg[5]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y62         FDSE (Prop_fdse_C_Q)         0.419     5.491 r  datapath/head_pos_reg[5]_rep__1/Q
                         net (fo=100, routed)         1.846     7.336    datapath/head_pos_reg[5]_rep__1_n_0
    SLICE_X59Y56         LUT6 (Prop_lut6_I2_O)        0.299     7.635 f  datapath/grid_2d[8][10][7]_i_394/O
                         net (fo=1, routed)           0.000     7.635    datapath/grid_2d[8][10][7]_i_394_n_0
    SLICE_X59Y56         MUXF7 (Prop_muxf7_I0_O)      0.212     7.847 f  datapath/grid_2d_reg[8][10][7]_i_305/O
                         net (fo=1, routed)           0.000     7.847    datapath/grid_2d_reg[8][10][7]_i_305_n_0
    SLICE_X59Y56         MUXF8 (Prop_muxf8_I1_O)      0.094     7.941 f  datapath/grid_2d_reg[8][10][7]_i_192/O
                         net (fo=1, routed)           1.449     9.390    datapath/grid_2d_reg[8][10][7]_i_192_n_0
    SLICE_X43Y53         LUT6 (Prop_lut6_I0_O)        0.316     9.706 f  datapath/grid_2d[8][10][7]_i_93/O
                         net (fo=1, routed)           0.575    10.281    datapath/grid_2d[8][10][7]_i_93_n_0
    SLICE_X43Y55         LUT6 (Prop_lut6_I5_O)        0.124    10.405 f  datapath/grid_2d[8][10][7]_i_39/O
                         net (fo=2, routed)           0.458    10.863    datapath/grid_2d[8][10][7]_i_39_n_0
    SLICE_X47Y56         LUT3 (Prop_lut3_I2_O)        0.124    10.987 f  datapath/grid_2d[8][10][7]_i_15/O
                         net (fo=176, routed)         1.206    12.193    datapath/grid_2d[8][10][7]_i_15_n_0
    SLICE_X36Y49         LUT6 (Prop_lut6_I0_O)        0.124    12.317 r  datapath/grid_2d[7][1][7]_i_6/O
                         net (fo=1, routed)           0.815    13.131    datapath/grid_2d[7][1][7]_i_6_n_0
    SLICE_X33Y43         LUT6 (Prop_lut6_I3_O)        0.124    13.255 r  datapath/grid_2d[7][1][7]_i_3/O
                         net (fo=1, routed)           0.000    13.255    datapath/grid_2d[7][1][7]_i_3_n_0
    SLICE_X33Y43         MUXF7 (Prop_muxf7_I0_O)      0.212    13.467 r  datapath/grid_2d_reg[7][1][7]_i_1/O
                         net (fo=8, routed)           0.669    14.136    datapath/grid_2d_reg[7][1][7]_i_1_n_0
    SLICE_X29Y42         FDRE                                         r  datapath/grid_2d_reg[7][1][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext (IN)
                         net (fo=0)                   0.000    10.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1619, routed)        1.446    14.787    datapath/clk_ext_IBUF_BUFG
    SLICE_X29Y42         FDRE                                         r  datapath/grid_2d_reg[7][1][1]/C
                         clock pessimism              0.180    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X29Y42         FDRE (Setup_fdre_C_CE)      -0.380    14.552    datapath/grid_2d_reg[7][1][1]
  -------------------------------------------------------------------
                         required time                         14.552    
                         arrival time                         -14.136    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.416ns  (required time - arrival time)
  Source:                 datapath/head_pos_reg[5]_rep__1/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/grid_2d_reg[7][1][2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.064ns  (logic 2.048ns (22.595%)  route 7.016ns (77.405%))
  Logic Levels:           9  (LUT3=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1619, routed)        1.551     5.072    datapath/clk_ext_IBUF_BUFG
    SLICE_X47Y62         FDSE                                         r  datapath/head_pos_reg[5]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y62         FDSE (Prop_fdse_C_Q)         0.419     5.491 r  datapath/head_pos_reg[5]_rep__1/Q
                         net (fo=100, routed)         1.846     7.336    datapath/head_pos_reg[5]_rep__1_n_0
    SLICE_X59Y56         LUT6 (Prop_lut6_I2_O)        0.299     7.635 f  datapath/grid_2d[8][10][7]_i_394/O
                         net (fo=1, routed)           0.000     7.635    datapath/grid_2d[8][10][7]_i_394_n_0
    SLICE_X59Y56         MUXF7 (Prop_muxf7_I0_O)      0.212     7.847 f  datapath/grid_2d_reg[8][10][7]_i_305/O
                         net (fo=1, routed)           0.000     7.847    datapath/grid_2d_reg[8][10][7]_i_305_n_0
    SLICE_X59Y56         MUXF8 (Prop_muxf8_I1_O)      0.094     7.941 f  datapath/grid_2d_reg[8][10][7]_i_192/O
                         net (fo=1, routed)           1.449     9.390    datapath/grid_2d_reg[8][10][7]_i_192_n_0
    SLICE_X43Y53         LUT6 (Prop_lut6_I0_O)        0.316     9.706 f  datapath/grid_2d[8][10][7]_i_93/O
                         net (fo=1, routed)           0.575    10.281    datapath/grid_2d[8][10][7]_i_93_n_0
    SLICE_X43Y55         LUT6 (Prop_lut6_I5_O)        0.124    10.405 f  datapath/grid_2d[8][10][7]_i_39/O
                         net (fo=2, routed)           0.458    10.863    datapath/grid_2d[8][10][7]_i_39_n_0
    SLICE_X47Y56         LUT3 (Prop_lut3_I2_O)        0.124    10.987 f  datapath/grid_2d[8][10][7]_i_15/O
                         net (fo=176, routed)         1.206    12.193    datapath/grid_2d[8][10][7]_i_15_n_0
    SLICE_X36Y49         LUT6 (Prop_lut6_I0_O)        0.124    12.317 r  datapath/grid_2d[7][1][7]_i_6/O
                         net (fo=1, routed)           0.815    13.131    datapath/grid_2d[7][1][7]_i_6_n_0
    SLICE_X33Y43         LUT6 (Prop_lut6_I3_O)        0.124    13.255 r  datapath/grid_2d[7][1][7]_i_3/O
                         net (fo=1, routed)           0.000    13.255    datapath/grid_2d[7][1][7]_i_3_n_0
    SLICE_X33Y43         MUXF7 (Prop_muxf7_I0_O)      0.212    13.467 r  datapath/grid_2d_reg[7][1][7]_i_1/O
                         net (fo=8, routed)           0.669    14.136    datapath/grid_2d_reg[7][1][7]_i_1_n_0
    SLICE_X29Y42         FDRE                                         r  datapath/grid_2d_reg[7][1][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext (IN)
                         net (fo=0)                   0.000    10.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1619, routed)        1.446    14.787    datapath/clk_ext_IBUF_BUFG
    SLICE_X29Y42         FDRE                                         r  datapath/grid_2d_reg[7][1][2]/C
                         clock pessimism              0.180    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X29Y42         FDRE (Setup_fdre_C_CE)      -0.380    14.552    datapath/grid_2d_reg[7][1][2]
  -------------------------------------------------------------------
                         required time                         14.552    
                         arrival time                         -14.136    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.426ns  (required time - arrival time)
  Source:                 datapath/head_pos_reg[7]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/grid_2d_reg[2][4][6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.010ns  (logic 1.815ns (20.143%)  route 7.195ns (79.857%))
  Logic Levels:           7  (LUT3=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.759ns = ( 14.759 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1619, routed)        1.566     5.087    datapath/clk_ext_IBUF_BUFG
    SLICE_X42Y43         FDRE                                         r  datapath/head_pos_reg[7]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y43         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  datapath/head_pos_reg[7]_rep/Q
                         net (fo=187, routed)         2.060     7.665    datapath/head_pos_reg[7]_rep_n_0
    SLICE_X51Y71         MUXF8 (Prop_muxf8_S_O)       0.273     7.938 f  datapath/grid_2d_reg[8][10][7]_i_189/O
                         net (fo=1, routed)           1.068     9.005    datapath/grid_2d_reg[8][10][7]_i_189_n_0
    SLICE_X43Y71         LUT6 (Prop_lut6_I1_O)        0.316     9.321 f  datapath/grid_2d[8][10][7]_i_92/O
                         net (fo=1, routed)           0.958    10.279    datapath/grid_2d[8][10][7]_i_92_n_0
    SLICE_X43Y55         LUT6 (Prop_lut6_I3_O)        0.124    10.403 f  datapath/grid_2d[8][10][7]_i_39/O
                         net (fo=2, routed)           0.458    10.861    datapath/grid_2d[8][10][7]_i_39_n_0
    SLICE_X47Y56         LUT3 (Prop_lut3_I2_O)        0.124    10.985 f  datapath/grid_2d[8][10][7]_i_15/O
                         net (fo=176, routed)         1.192    12.177    datapath/grid_2d[8][10][7]_i_15_n_0
    SLICE_X39Y64         LUT6 (Prop_lut6_I0_O)        0.124    12.301 r  datapath/grid_2d[2][4][7]_i_6/O
                         net (fo=1, routed)           0.745    13.046    datapath/grid_2d[2][4][7]_i_6_n_0
    SLICE_X39Y73         LUT6 (Prop_lut6_I3_O)        0.124    13.170 r  datapath/grid_2d[2][4][7]_i_3/O
                         net (fo=1, routed)           0.000    13.170    datapath/grid_2d[2][4][7]_i_3_n_0
    SLICE_X39Y73         MUXF7 (Prop_muxf7_I0_O)      0.212    13.382 r  datapath/grid_2d_reg[2][4][7]_i_1/O
                         net (fo=8, routed)           0.716    14.098    datapath/grid_2d_reg[2][4][7]_i_1_n_0
    SLICE_X37Y75         FDRE                                         r  datapath/grid_2d_reg[2][4][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext (IN)
                         net (fo=0)                   0.000    10.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1619, routed)        1.418    14.759    datapath/clk_ext_IBUF_BUFG
    SLICE_X37Y75         FDRE                                         r  datapath/grid_2d_reg[2][4][6]/C
                         clock pessimism              0.180    14.939    
                         clock uncertainty           -0.035    14.903    
    SLICE_X37Y75         FDRE (Setup_fdre_C_CE)      -0.380    14.523    datapath/grid_2d_reg[2][4][6]
  -------------------------------------------------------------------
                         required time                         14.523    
                         arrival time                         -14.098    
  -------------------------------------------------------------------
                         slack                                  0.426    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 datapath/grid_2d_reg[12][1][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/grid_2d_reg[12][1][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.186ns (40.679%)  route 0.271ns (59.321%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1619, routed)        0.562     1.445    datapath/clk_ext_IBUF_BUFG
    SLICE_X40Y50         FDRE                                         r  datapath/grid_2d_reg[12][1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  datapath/grid_2d_reg[12][1][6]/Q
                         net (fo=6, routed)           0.271     1.857    datapath/grid_2d_reg[12][1]_147[6]
    SLICE_X39Y49         LUT5 (Prop_lut5_I0_O)        0.045     1.902 r  datapath/grid_2d[12][1][7]_i_2/O
                         net (fo=1, routed)           0.000     1.902    datapath/p_0_in__146[7]
    SLICE_X39Y49         FDRE                                         r  datapath/grid_2d_reg[12][1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1619, routed)        0.833     1.960    datapath/clk_ext_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  datapath/grid_2d_reg[12][1][7]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X39Y49         FDRE (Hold_fdre_C_D)         0.092     1.808    datapath/grid_2d_reg[12][1][7]
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 datapath/grid_2d_reg[2][9][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/grid_2d_reg[2][9][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.186ns (38.612%)  route 0.296ns (61.388%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1619, routed)        0.562     1.445    datapath/clk_ext_IBUF_BUFG
    SLICE_X36Y42         FDRE                                         r  datapath/grid_2d_reg[2][9][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  datapath/grid_2d_reg[2][9][0]/Q
                         net (fo=11, routed)          0.296     1.882    datapath/grid_2d_reg[2][9]_29[0]
    SLICE_X33Y39         LUT6 (Prop_lut6_I1_O)        0.045     1.927 r  datapath/grid_2d[2][9][3]_i_1/O
                         net (fo=1, routed)           0.000     1.927    datapath/p_0_in__28[3]
    SLICE_X33Y39         FDRE                                         r  datapath/grid_2d_reg[2][9][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1619, routed)        0.830     1.957    datapath/clk_ext_IBUF_BUFG
    SLICE_X33Y39         FDRE                                         r  datapath/grid_2d_reg[2][9][3]/C
                         clock pessimism             -0.249     1.708    
    SLICE_X33Y39         FDRE (Hold_fdre_C_D)         0.092     1.800    datapath/grid_2d_reg[2][9][3]
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 datapath/grid_2d_reg[12][2][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/grid_2d_reg[12][2][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.254ns (52.138%)  route 0.233ns (47.862%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1619, routed)        0.595     1.478    datapath/clk_ext_IBUF_BUFG
    SLICE_X60Y49         FDRE                                         r  datapath/grid_2d_reg[12][2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y49         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  datapath/grid_2d_reg[12][2][4]/Q
                         net (fo=7, routed)           0.172     1.814    datapath/grid_2d_reg[12][2]_131[4]
    SLICE_X61Y50         LUT6 (Prop_lut6_I0_O)        0.045     1.859 r  datapath/grid_2d[12][2][7]_i_5/O
                         net (fo=2, routed)           0.062     1.920    datapath/grid_2d[12][2][7]_i_5_n_0
    SLICE_X61Y50         LUT5 (Prop_lut5_I1_O)        0.045     1.965 r  datapath/grid_2d[12][2][7]_i_2/O
                         net (fo=1, routed)           0.000     1.965    datapath/p_0_in__130[7]
    SLICE_X61Y50         FDRE                                         r  datapath/grid_2d_reg[12][2][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1619, routed)        0.863     1.990    datapath/clk_ext_IBUF_BUFG
    SLICE_X61Y50         FDRE                                         r  datapath/grid_2d_reg[12][2][7]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X61Y50         FDRE (Hold_fdre_C_D)         0.092     1.838    datapath/grid_2d_reg[12][2][7]
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 datapath/grid_2d_reg[12][2][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/grid_2d_reg[12][2][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.254ns (52.031%)  route 0.234ns (47.969%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1619, routed)        0.595     1.478    datapath/clk_ext_IBUF_BUFG
    SLICE_X60Y49         FDRE                                         r  datapath/grid_2d_reg[12][2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y49         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  datapath/grid_2d_reg[12][2][4]/Q
                         net (fo=7, routed)           0.172     1.814    datapath/grid_2d_reg[12][2]_131[4]
    SLICE_X61Y50         LUT6 (Prop_lut6_I0_O)        0.045     1.859 r  datapath/grid_2d[12][2][7]_i_5/O
                         net (fo=2, routed)           0.063     1.921    datapath/grid_2d[12][2][7]_i_5_n_0
    SLICE_X61Y50         LUT4 (Prop_lut4_I0_O)        0.045     1.966 r  datapath/grid_2d[12][2][6]_i_1/O
                         net (fo=1, routed)           0.000     1.966    datapath/p_0_in__130[6]
    SLICE_X61Y50         FDRE                                         r  datapath/grid_2d_reg[12][2][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1619, routed)        0.863     1.990    datapath/clk_ext_IBUF_BUFG
    SLICE_X61Y50         FDRE                                         r  datapath/grid_2d_reg[12][2][6]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X61Y50         FDRE (Hold_fdre_C_D)         0.091     1.837    datapath/grid_2d_reg[12][2][6]
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 datapath/grid_2d_reg[15][10][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/grid_2d_reg[15][10][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.246ns (49.626%)  route 0.250ns (50.374%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1619, routed)        0.559     1.442    datapath/clk_ext_IBUF_BUFG
    SLICE_X34Y59         FDRE                                         r  datapath/grid_2d_reg[15][10][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y59         FDRE (Prop_fdre_C_Q)         0.148     1.590 r  datapath/grid_2d_reg[15][10][1]/Q
                         net (fo=10, routed)          0.250     1.840    datapath/grid_2d_reg[15][10]_0[1]
    SLICE_X36Y59         LUT6 (Prop_lut6_I2_O)        0.098     1.938 r  datapath/grid_2d[15][10][3]_i_1/O
                         net (fo=1, routed)           0.000     1.938    datapath/p_0_in[3]
    SLICE_X36Y59         FDRE                                         r  datapath/grid_2d_reg[15][10][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1619, routed)        0.828     1.956    datapath/clk_ext_IBUF_BUFG
    SLICE_X36Y59         FDRE                                         r  datapath/grid_2d_reg[15][10][3]/C
                         clock pessimism             -0.249     1.707    
    SLICE_X36Y59         FDRE (Hold_fdre_C_D)         0.092     1.799    datapath/grid_2d_reg[15][10][3]
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 datapath/grid_2d_reg[5][1][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/grid_2d_reg[5][1][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.186ns (67.276%)  route 0.090ns (32.724%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1619, routed)        0.567     1.450    datapath/clk_ext_IBUF_BUFG
    SLICE_X55Y47         FDRE                                         r  datapath/grid_2d_reg[5][1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y47         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  datapath/grid_2d_reg[5][1][2]/Q
                         net (fo=9, routed)           0.090     1.682    datapath/grid_2d_reg[5][1]_154[2]
    SLICE_X54Y47         LUT6 (Prop_lut6_I0_O)        0.045     1.727 r  datapath/grid_2d[5][1][3]_i_1/O
                         net (fo=1, routed)           0.000     1.727    datapath/p_0_in__153[3]
    SLICE_X54Y47         FDRE                                         r  datapath/grid_2d_reg[5][1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1619, routed)        0.838     1.965    datapath/clk_ext_IBUF_BUFG
    SLICE_X54Y47         FDRE                                         r  datapath/grid_2d_reg[5][1][3]/C
                         clock pessimism             -0.502     1.463    
    SLICE_X54Y47         FDRE (Hold_fdre_C_D)         0.121     1.584    datapath/grid_2d_reg[5][1][3]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 datapath/grid_2d_reg[6][0][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/grid_2d_reg[6][0][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.573%)  route 0.102ns (35.428%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1619, routed)        0.567     1.450    datapath/clk_ext_IBUF_BUFG
    SLICE_X55Y48         FDRE                                         r  datapath/grid_2d_reg[6][0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y48         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  datapath/grid_2d_reg[6][0][2]/Q
                         net (fo=9, routed)           0.102     1.693    datapath/grid_2d_reg[6][0]_169[2]
    SLICE_X54Y48         LUT6 (Prop_lut6_I0_O)        0.045     1.738 r  datapath/grid_2d[6][0][3]_i_1/O
                         net (fo=1, routed)           0.000     1.738    datapath/p_0_in__168[3]
    SLICE_X54Y48         FDRE                                         r  datapath/grid_2d_reg[6][0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1619, routed)        0.838     1.965    datapath/clk_ext_IBUF_BUFG
    SLICE_X54Y48         FDRE                                         r  datapath/grid_2d_reg[6][0][3]/C
                         clock pessimism             -0.502     1.463    
    SLICE_X54Y48         FDRE (Hold_fdre_C_D)         0.121     1.584    datapath/grid_2d_reg[6][0][3]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 datapath/grid_2d_reg[11][0][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/grid_2d_reg[11][0][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.227ns (44.412%)  route 0.284ns (55.588%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1619, routed)        0.562     1.445    datapath/clk_ext_IBUF_BUFG
    SLICE_X35Y43         FDRE                                         r  datapath/grid_2d_reg[11][0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.128     1.573 r  datapath/grid_2d_reg[11][0][1]/Q
                         net (fo=10, routed)          0.284     1.857    datapath/grid_2d_reg[11][0]_164[1]
    SLICE_X36Y43         LUT5 (Prop_lut5_I0_O)        0.099     1.956 r  datapath/grid_2d[11][0][2]_i_1/O
                         net (fo=1, routed)           0.000     1.956    datapath/p_0_in__163[2]
    SLICE_X36Y43         FDRE                                         r  datapath/grid_2d_reg[11][0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1619, routed)        0.832     1.959    datapath/clk_ext_IBUF_BUFG
    SLICE_X36Y43         FDRE                                         r  datapath/grid_2d_reg[11][0][2]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X36Y43         FDRE (Hold_fdre_C_D)         0.092     1.802    datapath/grid_2d_reg[11][0][2]
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 datapath/grid_2d_reg[5][3][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/grid_2d_reg[5][3][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.916%)  route 0.114ns (38.084%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1619, routed)        0.592     1.475    datapath/clk_ext_IBUF_BUFG
    SLICE_X65Y57         FDRE                                         r  datapath/grid_2d_reg[5][3][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y57         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  datapath/grid_2d_reg[5][3][6]/Q
                         net (fo=6, routed)           0.114     1.731    datapath/grid_2d_reg[5][3]_122[6]
    SLICE_X64Y57         LUT5 (Prop_lut5_I0_O)        0.045     1.776 r  datapath/grid_2d[5][3][7]_i_2/O
                         net (fo=1, routed)           0.000     1.776    datapath/p_0_in__121[7]
    SLICE_X64Y57         FDRE                                         r  datapath/grid_2d_reg[5][3][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1619, routed)        0.862     1.990    datapath/clk_ext_IBUF_BUFG
    SLICE_X64Y57         FDRE                                         r  datapath/grid_2d_reg[5][3][7]/C
                         clock pessimism             -0.502     1.488    
    SLICE_X64Y57         FDRE (Hold_fdre_C_D)         0.121     1.609    datapath/grid_2d_reg[5][3][7]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 datapath/grid_2d_reg[12][5][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/grid_2d_reg[12][5][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.226ns (41.182%)  route 0.323ns (58.818%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1619, routed)        0.557     1.440    datapath/clk_ext_IBUF_BUFG
    SLICE_X36Y65         FDRE                                         r  datapath/grid_2d_reg[12][5][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y65         FDRE (Prop_fdre_C_Q)         0.128     1.568 r  datapath/grid_2d_reg[12][5][1]/Q
                         net (fo=10, routed)          0.323     1.891    datapath/grid_2d_reg[12][5]_83[1]
    SLICE_X34Y65         LUT6 (Prop_lut6_I2_O)        0.098     1.989 r  datapath/grid_2d[12][5][3]_i_1/O
                         net (fo=1, routed)           0.000     1.989    datapath/p_0_in__82[3]
    SLICE_X34Y65         FDRE                                         r  datapath/grid_2d_reg[12][5][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1619, routed)        0.822     1.950    datapath/clk_ext_IBUF_BUFG
    SLICE_X34Y65         FDRE                                         r  datapath/grid_2d_reg[12][5][3]/C
                         clock pessimism             -0.249     1.701    
    SLICE_X34Y65         FDRE (Hold_fdre_C_D)         0.121     1.822    datapath/grid_2d_reg[12][5][3]
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.167    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_ext }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_ext_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y61   blue_reg_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y61   blue_reg_reg[3]_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y61   blue_reg_reg[3]_lopt_replica_2/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y61   blue_reg_reg[3]_lopt_replica_3/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y60   green_reg_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y61   green_reg_reg[3]_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y60   green_reg_reg[3]_lopt_replica_2/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y60   green_reg_reg[3]_lopt_replica_3/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y24   input_sig_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y61   blue_reg_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y61   blue_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y61   blue_reg_reg[3]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y61   blue_reg_reg[3]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y61   blue_reg_reg[3]_lopt_replica_2/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y61   blue_reg_reg[3]_lopt_replica_2/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y61   blue_reg_reg[3]_lopt_replica_3/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y61   blue_reg_reg[3]_lopt_replica_3/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y60   green_reg_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y60   green_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y61   blue_reg_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y61   blue_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y61   blue_reg_reg[3]_lopt_replica/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y61   blue_reg_reg[3]_lopt_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y61   blue_reg_reg[3]_lopt_replica_2/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y61   blue_reg_reg[3]_lopt_replica_2/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y61   blue_reg_reg[3]_lopt_replica_3/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y61   blue_reg_reg[3]_lopt_replica_3/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y60   green_reg_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y60   green_reg_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sync/y_sig_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.473ns  (logic 4.497ns (47.474%)  route 4.976ns (52.526%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1619, routed)        1.548     5.069    sync/clk_ext_IBUF_BUFG
    SLICE_X30Y63         FDRE                                         r  sync/y_sig_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y63         FDRE (Prop_fdre_C_Q)         0.518     5.587 f  sync/y_sig_reg[6]/Q
                         net (fo=12, routed)          1.042     6.629    sync/pixel_y[6]
    SLICE_X30Y62         LUT4 (Prop_lut4_I2_O)        0.148     6.777 r  sync/vga_vsync_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.569     7.345    sync/vga_vsync_OBUF_inst_i_2_n_0
    SLICE_X29Y63         LUT6 (Prop_lut6_I5_O)        0.328     7.673 r  sync/vga_vsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.366    11.039    vga_vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.503    14.542 r  vga_vsync_OBUF_inst/O
                         net (fo=0)                   0.000    14.542    vga_vsync
    R19                                                               r  vga_vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync/x_sig_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.268ns  (logic 4.215ns (50.972%)  route 4.054ns (49.028%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1619, routed)        1.550     5.071    sync/clk_ext_IBUF_BUFG
    SLICE_X29Y62         FDRE                                         r  sync/x_sig_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y62         FDRE (Prop_fdre_C_Q)         0.419     5.490 r  sync/x_sig_reg[4]/Q
                         net (fo=5, routed)           0.882     6.372    sync/pixel_x[4]
    SLICE_X29Y62         LUT6 (Prop_lut6_I2_O)        0.299     6.671 r  sync/vga_hsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.172     9.843    vga_hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.497    13.339 r  vga_hsync_OBUF_inst/O
                         net (fo=0)                   0.000    13.339    vga_hsync
    P19                                                               r  vga_hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 red_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.653ns  (logic 4.020ns (52.536%)  route 3.632ns (47.464%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1619, routed)        1.552     5.073    clk_ext_IBUF_BUFG
    SLICE_X46Y61         FDRE                                         r  red_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y61         FDRE (Prop_fdre_C_Q)         0.518     5.591 r  red_reg_reg[3]/Q
                         net (fo=1, routed)           3.632     9.223    vga_red_OBUF[0]
    N19                  OBUF (Prop_obuf_I_O)         3.502    12.726 r  vga_red_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.726    vga_red[3]
    N19                                                               r  vga_red[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blue_reg_reg[3]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.638ns  (logic 4.037ns (52.853%)  route 3.601ns (47.147%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1619, routed)        1.552     5.073    clk_ext_IBUF_BUFG
    SLICE_X46Y61         FDRE                                         r  blue_reg_reg[3]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y61         FDRE (Prop_fdre_C_Q)         0.518     5.591 r  blue_reg_reg[3]_lopt_replica_3/Q
                         net (fo=1, routed)           3.601     9.192    blue_reg_reg[3]_lopt_replica_3_1
    K18                  OBUF (Prop_obuf_I_O)         3.519    12.711 r  vga_blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.711    vga_blue[2]
    K18                                                               r  vga_blue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blue_reg_reg[3]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.569ns  (logic 3.959ns (52.311%)  route 3.610ns (47.689%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1619, routed)        1.552     5.073    clk_ext_IBUF_BUFG
    SLICE_X47Y61         FDRE                                         r  blue_reg_reg[3]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y61         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  blue_reg_reg[3]_lopt_replica_2/Q
                         net (fo=1, routed)           3.610     9.138    blue_reg_reg[3]_lopt_replica_2_1
    L18                  OBUF (Prop_obuf_I_O)         3.503    12.642 r  vga_blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.642    vga_blue[1]
    L18                                                               r  vga_blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blue_reg_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.568ns  (logic 3.951ns (52.213%)  route 3.616ns (47.787%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1619, routed)        1.552     5.073    clk_ext_IBUF_BUFG
    SLICE_X47Y61         FDRE                                         r  blue_reg_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y61         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  blue_reg_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           3.616     9.145    blue_reg_reg[3]_lopt_replica_1
    N18                  OBUF (Prop_obuf_I_O)         3.495    12.640 r  vga_blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.640    vga_blue[0]
    N18                                                               r  vga_blue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 red_reg_reg[3]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.526ns  (logic 4.116ns (54.687%)  route 3.410ns (45.313%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1619, routed)        1.552     5.073    clk_ext_IBUF_BUFG
    SLICE_X44Y61         FDRE                                         r  red_reg_reg[3]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y61         FDRE (Prop_fdre_C_Q)         0.419     5.492 r  red_reg_reg[3]_lopt_replica_3/Q
                         net (fo=1, routed)           3.410     8.902    red_reg_reg[3]_lopt_replica_3_1
    J19                  OBUF (Prop_obuf_I_O)         3.697    12.599 r  vga_red_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.599    vga_red[2]
    J19                                                               r  vga_red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 green_reg_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.488ns  (logic 4.115ns (54.956%)  route 3.373ns (45.044%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1619, routed)        1.552     5.073    clk_ext_IBUF_BUFG
    SLICE_X47Y61         FDRE                                         r  green_reg_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y61         FDRE (Prop_fdre_C_Q)         0.419     5.492 r  green_reg_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           3.373     8.865    green_reg_reg[3]_lopt_replica_1
    J17                  OBUF (Prop_obuf_I_O)         3.696    12.560 r  vga_green_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.560    vga_green[0]
    J17                                                               r  vga_green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 red_reg_reg[3]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.370ns  (logic 3.975ns (53.941%)  route 3.394ns (46.059%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1619, routed)        1.552     5.073    clk_ext_IBUF_BUFG
    SLICE_X47Y61         FDRE                                         r  red_reg_reg[3]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y61         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  red_reg_reg[3]_lopt_replica_2/Q
                         net (fo=1, routed)           3.394     8.923    red_reg_reg[3]_lopt_replica_2_1
    H19                  OBUF (Prop_obuf_I_O)         3.519    12.443 r  vga_red_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.443    vga_red[1]
    H19                                                               r  vga_red[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 green_reg_reg[3]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.311ns  (logic 4.023ns (55.033%)  route 3.288ns (44.967%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1619, routed)        1.553     5.074    clk_ext_IBUF_BUFG
    SLICE_X46Y60         FDRE                                         r  green_reg_reg[3]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y60         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  green_reg_reg[3]_lopt_replica_2/Q
                         net (fo=1, routed)           3.288     8.879    green_reg_reg[3]_lopt_replica_2_1
    H17                  OBUF (Prop_obuf_I_O)         3.505    12.385 r  vga_green_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.385    vga_green[1]
    H17                                                               r  vga_green[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blue_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.348ns  (logic 1.390ns (59.183%)  route 0.958ns (40.817%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1619, routed)        0.560     1.443    clk_ext_IBUF_BUFG
    SLICE_X46Y61         FDRE                                         r  blue_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y61         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  blue_reg_reg[3]/Q
                         net (fo=1, routed)           0.958     2.566    vga_blue_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         1.226     3.791 r  vga_blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.791    vga_blue[3]
    J18                                                               r  vga_blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 green_reg_reg[3]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.358ns  (logic 1.394ns (59.111%)  route 0.964ns (40.889%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1619, routed)        0.560     1.443    clk_ext_IBUF_BUFG
    SLICE_X46Y60         FDRE                                         r  green_reg_reg[3]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y60         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  green_reg_reg[3]_lopt_replica_3/Q
                         net (fo=1, routed)           0.964     2.572    green_reg_reg[3]_lopt_replica_3_1
    G17                  OBUF (Prop_obuf_I_O)         1.230     3.802 r  vga_green_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.802    vga_green[2]
    G17                                                               r  vga_green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 red_reg_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_red[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.371ns  (logic 1.389ns (58.558%)  route 0.983ns (41.442%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1619, routed)        0.560     1.443    clk_ext_IBUF_BUFG
    SLICE_X46Y61         FDRE                                         r  red_reg_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y61         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  red_reg_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.983     2.590    red_reg_reg[3]_lopt_replica_1
    G19                  OBUF (Prop_obuf_I_O)         1.225     3.815 r  vga_red_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.815    vga_red[0]
    G19                                                               r  vga_red[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 green_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.441ns  (logic 1.395ns (57.163%)  route 1.046ns (42.837%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1619, routed)        0.560     1.443    clk_ext_IBUF_BUFG
    SLICE_X46Y60         FDRE                                         r  green_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y60         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  green_reg_reg[3]/Q
                         net (fo=1, routed)           1.046     2.653    vga_green_OBUF[0]
    D17                  OBUF (Prop_obuf_I_O)         1.231     3.884 r  vga_green_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.884    vga_green[3]
    D17                                                               r  vga_green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 green_reg_reg[3]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.442ns  (logic 1.371ns (56.122%)  route 1.072ns (43.878%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1619, routed)        0.560     1.443    clk_ext_IBUF_BUFG
    SLICE_X46Y60         FDRE                                         r  green_reg_reg[3]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y60         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  green_reg_reg[3]_lopt_replica_2/Q
                         net (fo=1, routed)           1.072     2.679    green_reg_reg[3]_lopt_replica_2_1
    H17                  OBUF (Prop_obuf_I_O)         1.207     3.885 r  vga_green_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.885    vga_green[1]
    H17                                                               r  vga_green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 red_reg_reg[3]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.451ns  (logic 1.361ns (55.546%)  route 1.089ns (44.454%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1619, routed)        0.560     1.443    clk_ext_IBUF_BUFG
    SLICE_X47Y61         FDRE                                         r  red_reg_reg[3]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y61         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  red_reg_reg[3]_lopt_replica_2/Q
                         net (fo=1, routed)           1.089     2.674    red_reg_reg[3]_lopt_replica_2_1
    H19                  OBUF (Prop_obuf_I_O)         1.220     3.894 r  vga_red_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.894    vga_red[1]
    H19                                                               r  vga_red[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 green_reg_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.505ns  (logic 1.403ns (56.012%)  route 1.102ns (43.988%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1619, routed)        0.560     1.443    clk_ext_IBUF_BUFG
    SLICE_X47Y61         FDRE                                         r  green_reg_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y61         FDRE (Prop_fdre_C_Q)         0.128     1.571 r  green_reg_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.102     2.673    green_reg_reg[3]_lopt_replica_1
    J17                  OBUF (Prop_obuf_I_O)         1.275     3.948 r  vga_green_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.948    vga_green[0]
    J17                                                               r  vga_green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blue_reg_reg[3]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.589ns  (logic 1.346ns (51.969%)  route 1.244ns (48.031%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1619, routed)        0.560     1.443    clk_ext_IBUF_BUFG
    SLICE_X47Y61         FDRE                                         r  blue_reg_reg[3]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y61         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  blue_reg_reg[3]_lopt_replica_2/Q
                         net (fo=1, routed)           1.244     2.828    blue_reg_reg[3]_lopt_replica_2_1
    L18                  OBUF (Prop_obuf_I_O)         1.205     4.032 r  vga_blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.032    vga_blue[1]
    L18                                                               r  vga_blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 red_reg_reg[3]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.600ns  (logic 1.406ns (54.066%)  route 1.194ns (45.934%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1619, routed)        0.560     1.443    clk_ext_IBUF_BUFG
    SLICE_X44Y61         FDRE                                         r  red_reg_reg[3]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y61         FDRE (Prop_fdre_C_Q)         0.128     1.571 r  red_reg_reg[3]_lopt_replica_3/Q
                         net (fo=1, routed)           1.194     2.766    red_reg_reg[3]_lopt_replica_3_1
    J19                  OBUF (Prop_obuf_I_O)         1.278     4.043 r  vga_red_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.043    vga_red[2]
    J19                                                               r  vga_red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync/x_sig_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.611ns  (logic 1.384ns (52.991%)  route 1.228ns (47.009%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1619, routed)        0.558     1.441    sync/clk_ext_IBUF_BUFG
    SLICE_X29Y62         FDRE                                         r  sync/x_sig_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y62         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  sync/x_sig_reg[5]/Q
                         net (fo=49, routed)          0.195     1.777    sync/x_sig_reg[6]_0[0]
    SLICE_X29Y62         LUT6 (Prop_lut6_I1_O)        0.045     1.822 r  sync/vga_hsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.033     2.855    vga_hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         1.198     4.053 r  vga_hsync_OBUF_inst/O
                         net (fo=0)                   0.000     4.053    vga_hsync
    P19                                                               r  vga_hsync (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_switch
                            (input port)
  Destination:            reset_sw/synchronizer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.239ns  (logic 1.461ns (45.110%)  route 1.778ns (54.890%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  reset_switch (IN)
                         net (fo=0)                   0.000     0.000    reset_switch
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  reset_switch_IBUF_inst/O
                         net (fo=1, routed)           1.778     3.239    reset_sw/D[0]
    SLICE_X13Y25         FDRE                                         r  reset_sw/synchronizer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1619, routed)        1.433     4.774    reset_sw/clk_ext_IBUF_BUFG
    SLICE_X13Y25         FDRE                                         r  reset_sw/synchronizer_reg[1]/C

Slack:                    inf
  Source:                 pause_switch
                            (input port)
  Destination:            pause_sw/synchronizer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.211ns  (logic 1.453ns (45.246%)  route 1.758ns (54.754%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  pause_switch (IN)
                         net (fo=0)                   0.000     0.000    pause_switch
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  pause_switch_IBUF_inst/O
                         net (fo=1, routed)           1.758     3.211    pause_sw/D[0]
    SLICE_X11Y25         FDRE                                         r  pause_sw/synchronizer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1619, routed)        1.434     4.775    pause_sw/clk_ext_IBUF_BUFG
    SLICE_X11Y25         FDRE                                         r  pause_sw/synchronizer_reg[1]/C

Slack:                    inf
  Source:                 down_button
                            (input port)
  Destination:            down_btn/synchronizer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.044ns  (logic 1.452ns (47.720%)  route 1.591ns (52.280%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  down_button (IN)
                         net (fo=0)                   0.000     0.000    down_button
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  down_button_IBUF_inst/O
                         net (fo=1, routed)           1.591     3.044    down_btn/D[0]
    SLICE_X10Y25         FDRE                                         r  down_btn/synchronizer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1619, routed)        1.434     4.775    down_btn/clk_ext_IBUF_BUFG
    SLICE_X10Y25         FDRE                                         r  down_btn/synchronizer_reg[1]/C

Slack:                    inf
  Source:                 up_button
                            (input port)
  Destination:            up_btn/synchronizer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.033ns  (logic 1.454ns (47.938%)  route 1.579ns (52.062%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  up_button (IN)
                         net (fo=0)                   0.000     0.000    up_button
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  up_button_IBUF_inst/O
                         net (fo=1, routed)           1.579     3.033    up_btn/D[0]
    SLICE_X13Y21         FDRE                                         r  up_btn/synchronizer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1619, routed)        1.438     4.779    up_btn/clk_ext_IBUF_BUFG
    SLICE_X13Y21         FDRE                                         r  up_btn/synchronizer_reg[1]/C

Slack:                    inf
  Source:                 right_button
                            (input port)
  Destination:            right_btn/synchronizer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.974ns  (logic 1.451ns (48.787%)  route 1.523ns (51.213%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  right_button (IN)
                         net (fo=0)                   0.000     0.000    right_button
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  right_button_IBUF_inst/O
                         net (fo=1, routed)           1.523     2.974    right_btn/D[0]
    SLICE_X13Y21         FDRE                                         r  right_btn/synchronizer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1619, routed)        1.438     4.779    right_btn/clk_ext_IBUF_BUFG
    SLICE_X13Y21         FDRE                                         r  right_btn/synchronizer_reg[1]/C

Slack:                    inf
  Source:                 left_button
                            (input port)
  Destination:            left_btn/synchronizer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.817ns  (logic 1.451ns (51.520%)  route 1.366ns (48.480%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  left_button (IN)
                         net (fo=0)                   0.000     0.000    left_button
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  left_button_IBUF_inst/O
                         net (fo=1, routed)           1.366     2.817    left_btn/D[0]
    SLICE_X10Y23         FDRE                                         r  left_btn/synchronizer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1619, routed)        1.436     4.777    left_btn/clk_ext_IBUF_BUFG
    SLICE_X10Y23         FDRE                                         r  left_btn/synchronizer_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 left_button
                            (input port)
  Destination:            left_btn/synchronizer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.798ns  (logic 0.219ns (27.491%)  route 0.579ns (72.509%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  left_button (IN)
                         net (fo=0)                   0.000     0.000    left_button
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  left_button_IBUF_inst/O
                         net (fo=1, routed)           0.579     0.798    left_btn/D[0]
    SLICE_X10Y23         FDRE                                         r  left_btn/synchronizer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1619, routed)        0.821     1.948    left_btn/clk_ext_IBUF_BUFG
    SLICE_X10Y23         FDRE                                         r  left_btn/synchronizer_reg[1]/C

Slack:                    inf
  Source:                 right_button
                            (input port)
  Destination:            right_btn/synchronizer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.868ns  (logic 0.219ns (25.274%)  route 0.648ns (74.726%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.951ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  right_button (IN)
                         net (fo=0)                   0.000     0.000    right_button
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  right_button_IBUF_inst/O
                         net (fo=1, routed)           0.648     0.868    right_btn/D[0]
    SLICE_X13Y21         FDRE                                         r  right_btn/synchronizer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1619, routed)        0.824     1.951    right_btn/clk_ext_IBUF_BUFG
    SLICE_X13Y21         FDRE                                         r  right_btn/synchronizer_reg[1]/C

Slack:                    inf
  Source:                 up_button
                            (input port)
  Destination:            up_btn/synchronizer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.883ns  (logic 0.222ns (25.136%)  route 0.661ns (74.864%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.951ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  up_button (IN)
                         net (fo=0)                   0.000     0.000    up_button
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  up_button_IBUF_inst/O
                         net (fo=1, routed)           0.661     0.883    up_btn/D[0]
    SLICE_X13Y21         FDRE                                         r  up_btn/synchronizer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1619, routed)        0.824     1.951    up_btn/clk_ext_IBUF_BUFG
    SLICE_X13Y21         FDRE                                         r  up_btn/synchronizer_reg[1]/C

Slack:                    inf
  Source:                 down_button
                            (input port)
  Destination:            down_btn/synchronizer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.913ns  (logic 0.221ns (24.163%)  route 0.692ns (75.837%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  down_button (IN)
                         net (fo=0)                   0.000     0.000    down_button
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  down_button_IBUF_inst/O
                         net (fo=1, routed)           0.692     0.913    down_btn/D[0]
    SLICE_X10Y25         FDRE                                         r  down_btn/synchronizer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1619, routed)        0.820     1.947    down_btn/clk_ext_IBUF_BUFG
    SLICE_X10Y25         FDRE                                         r  down_btn/synchronizer_reg[1]/C

Slack:                    inf
  Source:                 pause_switch
                            (input port)
  Destination:            pause_sw/synchronizer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.004ns  (logic 0.221ns (22.005%)  route 0.783ns (77.995%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  pause_switch (IN)
                         net (fo=0)                   0.000     0.000    pause_switch
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  pause_switch_IBUF_inst/O
                         net (fo=1, routed)           0.783     1.004    pause_sw/D[0]
    SLICE_X11Y25         FDRE                                         r  pause_sw/synchronizer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1619, routed)        0.820     1.947    pause_sw/clk_ext_IBUF_BUFG
    SLICE_X11Y25         FDRE                                         r  pause_sw/synchronizer_reg[1]/C

Slack:                    inf
  Source:                 reset_switch
                            (input port)
  Destination:            reset_sw/synchronizer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.012ns  (logic 0.229ns (22.653%)  route 0.783ns (77.347%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  reset_switch (IN)
                         net (fo=0)                   0.000     0.000    reset_switch
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  reset_switch_IBUF_inst/O
                         net (fo=1, routed)           0.783     1.012    reset_sw/D[0]
    SLICE_X13Y25         FDRE                                         r  reset_sw/synchronizer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=1619, routed)        0.820     1.947    reset_sw/clk_ext_IBUF_BUFG
    SLICE_X13Y25         FDRE                                         r  reset_sw/synchronizer_reg[1]/C





