# Final-Project
Final project for EE3613 to create a functional CPU using verilog.
