<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.13.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<link rel="icon" href="logo.ico">
<title>HPM SDK: soc/HPM6P00/ip/hpm_qeov2_regs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="customdoxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><a href="https://www.hpmicro.com/"
     target="_blank"><img alt="Logo" src="logo.png"/></a></td>
  <td id="projectalign" style="padding-left: 1em;">
   <div id="projectname">HPM SDK
   </div>
   <div id="projectbrief">HPMicro Software Development Kit</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.13.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search',true);
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('HPM6P00_2ip_2hpm__qeov2__regs_8h_source.html',''); initResizable(true); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">hpm_qeov2_regs.h</div></div>
</div><!--header-->
<div class="contents">
<a href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/*</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment"> * Copyright (c) 2021-2025 HPMicro</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment"> *</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment"> * SPDX-License-Identifier: BSD-3-Clause</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment"> *</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment"> */</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span> </div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span> </div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="preprocessor">#ifndef HPM_QEOV2_H</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="preprocessor">#define HPM_QEOV2_H</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span> </div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span>    <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span>        __RW uint32_t MODE;                    <span class="comment">/* 0x0: analog waves mode */</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span>        __RW uint32_t RESOLUTION;              <span class="comment">/* 0x4: resolution of wave0/1/2 */</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span>        __RW uint32_t PHASE_SHIFT[3];          <span class="comment">/* 0x8 - 0x10: wave0 phase shifter */</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span>        __RW uint32_t VD_INJECT;               <span class="comment">/* 0x14: wave vd inject value */</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span>        __R  uint8_t  RESERVED0[8];            <span class="comment">/* 0x18 - 0x1F: Reserved */</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span>        __RW uint32_t VQ_INJECT;               <span class="comment">/* 0x20: wave vq inject value */</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span>        __R  uint8_t  RESERVED1[8];            <span class="comment">/* 0x24 - 0x2B: Reserved */</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span>        __W  uint32_t VD_VQ_LOAD;              <span class="comment">/* 0x2C: load wave0/1/2 vd vq value */</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span>        __RW uint32_t AMPLITUDE[3];            <span class="comment">/* 0x30 - 0x38: wave0 amplitude */</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span>        __RW uint32_t MID_POINT[3];            <span class="comment">/* 0x3C - 0x44: wave0 output middle point offset */</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span>        <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span>            __RW uint32_t MIN_LEVEL0;          <span class="comment">/* 0x48: wave0 low area limit value */</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span>            __RW uint32_t MAX_LEVEL0;          <span class="comment">/* 0x4C: wave0 high area limit value */</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno"><a class="line" href="structQEOV2__Type.html#a892fda0b4bab7f7539feffafb9b773c6">   27</a></span>        } LIMIT0[3];</div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span>        <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span>            __RW uint32_t MIN_LEVEL1;          <span class="comment">/* 0x60: wave0 low area limit value level1 */</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span>            __RW uint32_t MAX_LEVEL1;          <span class="comment">/* 0x64: wave0 high area limit value level1 */</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno"><a class="line" href="structQEOV2__Type.html#a4b842e4b3879490f8b2ef3c2c32ef763">   31</a></span>        } LIMIT1[3];</div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span>        __RW uint32_t DEADZONE_SHIFT[3];       <span class="comment">/* 0x78 - 0x80: deadzone_shifter_wave0 */</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span>        __RW uint32_t PWM_CYCLE;               <span class="comment">/* 0x84: pwm_cycle */</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno"><a class="line" href="structQEOV2__Type.html#a2849e814747d07857c6aab31e560262f">   34</a></span>    } WAVE;</div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span>    __R  uint8_t  RESERVED0[120];              <span class="comment">/* 0x88 - 0xFF: Reserved */</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span>    <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span>        __RW uint32_t MODE;                    <span class="comment">/* 0x100: wave_a/b/z output mode */</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span>        __RW uint32_t RESOLUTION;              <span class="comment">/* 0x104: resolution of wave_a/b/z */</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span>        __RW uint32_t PHASE_SHIFT[3];          <span class="comment">/* 0x108 - 0x110: wave_a phase shifter */</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span>        __RW uint32_t LINE_WIDTH;              <span class="comment">/* 0x114: Two-phase orthogonality wave 1/4 period */</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span>        __RW uint32_t WDOG_WIDTH;              <span class="comment">/* 0x118: wdog width of qeo */</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span>        __W  uint32_t POSTION_SYNC;            <span class="comment">/* 0x11C: sync abz owned postion */</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span>        __RW uint32_t OVERALL_OFFSET;          <span class="comment">/* 0x120: abz overall position offset */</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span>        __RW uint32_t Z_START;                 <span class="comment">/* 0x124: zero phase start line num */</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span>        __RW uint32_t Z_END;                   <span class="comment">/* 0x128: zero phase end line num */</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span>        __RW uint32_t Z_OFFSET;                <span class="comment">/* 0x12C: zero phase start and end 1/4 line num */</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span>        __RW uint32_t Z_PULSE_WIDTH;           <span class="comment">/* 0x130: zero pulse witdth */</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno"><a class="line" href="structQEOV2__Type.html#ac4d110870e8721ab141ead1576b1a1d6">   48</a></span>    } ABZ;</div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span>    __R  uint8_t  RESERVED1[12];               <span class="comment">/* 0x134 - 0x13F: Reserved */</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span>    <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span>        __RW uint32_t MODE;                    <span class="comment">/* 0x140: pwm mode */</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span>        __RW uint32_t RESOLUTION;              <span class="comment">/* 0x144: resolution of pwm */</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span>        __RW uint32_t PHASE_SHIFT[4];          <span class="comment">/* 0x148 - 0x154: pwm_a phase shifter */</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span>        __RW uint32_t PHASE_TABLE[24];         <span class="comment">/* 0x158 - 0x1B4: pwm_phase_table 0 */</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno"><a class="line" href="structQEOV2__Type.html#a7f078897e576350d50984526148cd73f">   55</a></span>    } PWM;</div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span>    __R  uint8_t  RESERVED2[64];               <span class="comment">/* 0x1B8 - 0x1F7: Reserved */</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span>    __RW uint32_t POSTION_SOFTWARE;            <span class="comment">/* 0x1F8: softwave inject postion */</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span>    __RW uint32_t POSTION_SEL;                 <span class="comment">/* 0x1FC: select softwave inject postion */</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span>    __R  uint32_t STATUS;                      <span class="comment">/* 0x200: qeo status */</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span>    __R  uint32_t DEBUG0;                      <span class="comment">/* 0x204: qeo debug 0 */</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span>    __R  uint32_t DEBUG1;                      <span class="comment">/* 0x208: qeo debug 1 */</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span>    __R  uint32_t DEBUG2;                      <span class="comment">/* 0x20C: qeo debug 2 */</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span>    __R  uint32_t DEBUG3;                      <span class="comment">/* 0x210: qeo debug 3 */</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span>    __R  uint32_t DEBUG4;                      <span class="comment">/* 0x214: qeo debug 4 */</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span>    __R  uint32_t DEBUG5;                      <span class="comment">/* 0x218: qeo debug 5 */</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span>} <a class="code hl_struct" href="structQEOV2__Type.html">QEOV2_Type</a>;</div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span> </div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span> </div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span><span class="comment">/* Bitfield definition for register of struct WAVE: MODE */</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span><span class="comment">/*</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span><span class="comment"> * WAVE2_ABOVE_MAX_LIMIT (RW)</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span><span class="comment"> *</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span><span class="comment"> * wave2 above max limit mode.</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span><span class="comment"> * 0: output all bits are 1.</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span><span class="comment"> * 1: output 0x0.</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span><span class="comment"> * 2: output as level_max_limit2.level0_max_limit</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span><span class="comment"> */</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#ad0ce87b8de371cfb07713e59d16a1681">   78</a></span><span class="preprocessor">#define QEOV2_WAVE_MODE_WAVE2_ABOVE_MAX_LIMIT_MASK (0xC0000000UL)</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#af29c027734962d51d0dd35f86eb0b494">   79</a></span><span class="preprocessor">#define QEOV2_WAVE_MODE_WAVE2_ABOVE_MAX_LIMIT_SHIFT (30U)</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a43b15fa1a9ef6eba1e79485ff6ca134f">   80</a></span><span class="preprocessor">#define QEOV2_WAVE_MODE_WAVE2_ABOVE_MAX_LIMIT_SET(x) (((uint32_t)(x) &lt;&lt; QEOV2_WAVE_MODE_WAVE2_ABOVE_MAX_LIMIT_SHIFT) &amp; QEOV2_WAVE_MODE_WAVE2_ABOVE_MAX_LIMIT_MASK)</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#abb07f1009a142568caf42d98f99bc149">   81</a></span><span class="preprocessor">#define QEOV2_WAVE_MODE_WAVE2_ABOVE_MAX_LIMIT_GET(x) (((uint32_t)(x) &amp; QEOV2_WAVE_MODE_WAVE2_ABOVE_MAX_LIMIT_MASK) &gt;&gt; QEOV2_WAVE_MODE_WAVE2_ABOVE_MAX_LIMIT_SHIFT)</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span> </div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span><span class="comment">/*</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span><span class="comment"> * WAVE2_HIGH_AREA1_LIMIT (RW)</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span><span class="comment"> *</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span><span class="comment"> * wave2 high area1 limit mode.</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span><span class="comment"> * 0: output all bits are 1.</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span><span class="comment"> * 1: output as level_max_limit2.level0_max_limit</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span><span class="comment"> */</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a5348e6bbd5a2fdba14f36d11b8f3ebf1">   90</a></span><span class="preprocessor">#define QEOV2_WAVE_MODE_WAVE2_HIGH_AREA1_LIMIT_MASK (0x20000000UL)</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a2967a16ae12a3fe674571186fe821556">   91</a></span><span class="preprocessor">#define QEOV2_WAVE_MODE_WAVE2_HIGH_AREA1_LIMIT_SHIFT (29U)</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#ac7bfcef7d0bce5e92b3771b93b36538c">   92</a></span><span class="preprocessor">#define QEOV2_WAVE_MODE_WAVE2_HIGH_AREA1_LIMIT_SET(x) (((uint32_t)(x) &lt;&lt; QEOV2_WAVE_MODE_WAVE2_HIGH_AREA1_LIMIT_SHIFT) &amp; QEOV2_WAVE_MODE_WAVE2_HIGH_AREA1_LIMIT_MASK)</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a0bfdad387dd7f3973f33eff30b252be1">   93</a></span><span class="preprocessor">#define QEOV2_WAVE_MODE_WAVE2_HIGH_AREA1_LIMIT_GET(x) (((uint32_t)(x) &amp; QEOV2_WAVE_MODE_WAVE2_HIGH_AREA1_LIMIT_MASK) &gt;&gt; QEOV2_WAVE_MODE_WAVE2_HIGH_AREA1_LIMIT_SHIFT)</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span> </div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span><span class="comment">/*</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span><span class="comment"> * WAVE2_HIGH_AREA0_LIMIT (RW)</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span><span class="comment"> *</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span><span class="comment"> * wave2 high area0 limit mode.</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span><span class="comment"> * 0: output all bits are 1.</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span><span class="comment"> * 1: output as level_max_limit2.level0_max_limit</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span><span class="comment"> */</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a2d7933808dc03db48549c9bbd95b9771">  102</a></span><span class="preprocessor">#define QEOV2_WAVE_MODE_WAVE2_HIGH_AREA0_LIMIT_MASK (0x10000000UL)</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a8bdc650b97e7fed20fb31747538085a6">  103</a></span><span class="preprocessor">#define QEOV2_WAVE_MODE_WAVE2_HIGH_AREA0_LIMIT_SHIFT (28U)</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#ad08960bd7d489c7e59864720ffbe9596">  104</a></span><span class="preprocessor">#define QEOV2_WAVE_MODE_WAVE2_HIGH_AREA0_LIMIT_SET(x) (((uint32_t)(x) &lt;&lt; QEOV2_WAVE_MODE_WAVE2_HIGH_AREA0_LIMIT_SHIFT) &amp; QEOV2_WAVE_MODE_WAVE2_HIGH_AREA0_LIMIT_MASK)</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#acdc43035a69f81ef6eb8606ebad56ba5">  105</a></span><span class="preprocessor">#define QEOV2_WAVE_MODE_WAVE2_HIGH_AREA0_LIMIT_GET(x) (((uint32_t)(x) &amp; QEOV2_WAVE_MODE_WAVE2_HIGH_AREA0_LIMIT_MASK) &gt;&gt; QEOV2_WAVE_MODE_WAVE2_HIGH_AREA0_LIMIT_SHIFT)</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span> </div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span><span class="comment">/*</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span><span class="comment"> * WAVE2_LOW_AREA1_LIMIT (RW)</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span><span class="comment"> *</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span><span class="comment"> * wave2 low area1 limit mode.</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span><span class="comment"> * 0: output 0.</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span><span class="comment"> * 1: output as level_min_limit2.level1_min_limit</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span><span class="comment"> */</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a76c679c87dc9163fba6f2eb80e739a6c">  114</a></span><span class="preprocessor">#define QEOV2_WAVE_MODE_WAVE2_LOW_AREA1_LIMIT_MASK (0x8000000UL)</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#abcdf99ecfd8bba4e6472dc4521efc1dd">  115</a></span><span class="preprocessor">#define QEOV2_WAVE_MODE_WAVE2_LOW_AREA1_LIMIT_SHIFT (27U)</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a88ac500ac1f664922f9af9f1e0c4d198">  116</a></span><span class="preprocessor">#define QEOV2_WAVE_MODE_WAVE2_LOW_AREA1_LIMIT_SET(x) (((uint32_t)(x) &lt;&lt; QEOV2_WAVE_MODE_WAVE2_LOW_AREA1_LIMIT_SHIFT) &amp; QEOV2_WAVE_MODE_WAVE2_LOW_AREA1_LIMIT_MASK)</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a10b7335105aba22d8147e31a65ea39e5">  117</a></span><span class="preprocessor">#define QEOV2_WAVE_MODE_WAVE2_LOW_AREA1_LIMIT_GET(x) (((uint32_t)(x) &amp; QEOV2_WAVE_MODE_WAVE2_LOW_AREA1_LIMIT_MASK) &gt;&gt; QEOV2_WAVE_MODE_WAVE2_LOW_AREA1_LIMIT_SHIFT)</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span> </div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span><span class="comment">/*</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span><span class="comment"> * WAVE2_LOW_AREA0_LIMIT (RW)</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span><span class="comment"> *</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span><span class="comment"> * wave2 low area0 limit mode.</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span><span class="comment"> * 0: output 0.</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span><span class="comment"> * 1: output as level_min_limit2.level1_min_limit</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span><span class="comment"> */</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#aa1da06f3de0ace5ee5939732844728f6">  126</a></span><span class="preprocessor">#define QEOV2_WAVE_MODE_WAVE2_LOW_AREA0_LIMIT_MASK (0x4000000UL)</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a9740dc07e788496cb985c421ccfccfcb">  127</a></span><span class="preprocessor">#define QEOV2_WAVE_MODE_WAVE2_LOW_AREA0_LIMIT_SHIFT (26U)</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a9cd99e1e23bc0e68dd02faf079c823db">  128</a></span><span class="preprocessor">#define QEOV2_WAVE_MODE_WAVE2_LOW_AREA0_LIMIT_SET(x) (((uint32_t)(x) &lt;&lt; QEOV2_WAVE_MODE_WAVE2_LOW_AREA0_LIMIT_SHIFT) &amp; QEOV2_WAVE_MODE_WAVE2_LOW_AREA0_LIMIT_MASK)</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a930164d6629b466c91f43c989b7c47f0">  129</a></span><span class="preprocessor">#define QEOV2_WAVE_MODE_WAVE2_LOW_AREA0_LIMIT_GET(x) (((uint32_t)(x) &amp; QEOV2_WAVE_MODE_WAVE2_LOW_AREA0_LIMIT_MASK) &gt;&gt; QEOV2_WAVE_MODE_WAVE2_LOW_AREA0_LIMIT_SHIFT)</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span> </div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span><span class="comment">/*</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span><span class="comment"> * WAVE2_BELOW_MIN_LIMIT (RW)</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span><span class="comment"> *</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span><span class="comment"> * wave2 below min limit mode.</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span><span class="comment"> * 0: output 0.</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span><span class="comment"> * 1: output all bits are 1.</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span><span class="comment"> * 2: output as level_min_limit2.level1_min_limit</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span><span class="comment"> */</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#aae8badd56f56e25c0b5bbaac7cf883d2">  139</a></span><span class="preprocessor">#define QEOV2_WAVE_MODE_WAVE2_BELOW_MIN_LIMIT_MASK (0x3000000UL)</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a42465e5a431131592deee7c1d2144543">  140</a></span><span class="preprocessor">#define QEOV2_WAVE_MODE_WAVE2_BELOW_MIN_LIMIT_SHIFT (24U)</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a37fb5b9d7539f665708cbba361339798">  141</a></span><span class="preprocessor">#define QEOV2_WAVE_MODE_WAVE2_BELOW_MIN_LIMIT_SET(x) (((uint32_t)(x) &lt;&lt; QEOV2_WAVE_MODE_WAVE2_BELOW_MIN_LIMIT_SHIFT) &amp; QEOV2_WAVE_MODE_WAVE2_BELOW_MIN_LIMIT_MASK)</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a47faa3186f83defcc3bce2bed71bdc73">  142</a></span><span class="preprocessor">#define QEOV2_WAVE_MODE_WAVE2_BELOW_MIN_LIMIT_GET(x) (((uint32_t)(x) &amp; QEOV2_WAVE_MODE_WAVE2_BELOW_MIN_LIMIT_MASK) &gt;&gt; QEOV2_WAVE_MODE_WAVE2_BELOW_MIN_LIMIT_SHIFT)</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span> </div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span><span class="comment">/*</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span><span class="comment"> * WAVE1_ABOVE_MAX_LIMIT (RW)</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span><span class="comment"> *</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span><span class="comment"> * wave1 above max limit mode.</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span><span class="comment"> * 0: output all bits are 1.</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span><span class="comment"> * 1: output 0x0.</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span><span class="comment"> * 2: output as level_max_limit1.level0_max_limit</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span><span class="comment"> */</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a7d597e0af1d05088aa12dcddd334d3fa">  152</a></span><span class="preprocessor">#define QEOV2_WAVE_MODE_WAVE1_ABOVE_MAX_LIMIT_MASK (0xC00000UL)</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a96a7c797a373591f3c0b782d525a3619">  153</a></span><span class="preprocessor">#define QEOV2_WAVE_MODE_WAVE1_ABOVE_MAX_LIMIT_SHIFT (22U)</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#adf926f598809c2d906d6a15bcc5af60a">  154</a></span><span class="preprocessor">#define QEOV2_WAVE_MODE_WAVE1_ABOVE_MAX_LIMIT_SET(x) (((uint32_t)(x) &lt;&lt; QEOV2_WAVE_MODE_WAVE1_ABOVE_MAX_LIMIT_SHIFT) &amp; QEOV2_WAVE_MODE_WAVE1_ABOVE_MAX_LIMIT_MASK)</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a49502410052277de7713b514e504b8f4">  155</a></span><span class="preprocessor">#define QEOV2_WAVE_MODE_WAVE1_ABOVE_MAX_LIMIT_GET(x) (((uint32_t)(x) &amp; QEOV2_WAVE_MODE_WAVE1_ABOVE_MAX_LIMIT_MASK) &gt;&gt; QEOV2_WAVE_MODE_WAVE1_ABOVE_MAX_LIMIT_SHIFT)</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span> </div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span><span class="comment">/*</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span><span class="comment"> * WAVE1_HIGH_AREA1_LIMIT (RW)</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span><span class="comment"> *</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span><span class="comment"> * wave1 high area1 limit mode.</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span><span class="comment"> * 0: output all bits are 1.</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span><span class="comment"> * 1: output as level_max_limit1.level0_max_limit</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span><span class="comment"> */</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a75cc859274cb637d01d75ae3525d0165">  164</a></span><span class="preprocessor">#define QEOV2_WAVE_MODE_WAVE1_HIGH_AREA1_LIMIT_MASK (0x200000UL)</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#ac4bebd1a5d22174464a83813febbc069">  165</a></span><span class="preprocessor">#define QEOV2_WAVE_MODE_WAVE1_HIGH_AREA1_LIMIT_SHIFT (21U)</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a205b57c6ee9570ebb8eaa086705219d4">  166</a></span><span class="preprocessor">#define QEOV2_WAVE_MODE_WAVE1_HIGH_AREA1_LIMIT_SET(x) (((uint32_t)(x) &lt;&lt; QEOV2_WAVE_MODE_WAVE1_HIGH_AREA1_LIMIT_SHIFT) &amp; QEOV2_WAVE_MODE_WAVE1_HIGH_AREA1_LIMIT_MASK)</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a81952379376cc420c863d1a8e2bbceb8">  167</a></span><span class="preprocessor">#define QEOV2_WAVE_MODE_WAVE1_HIGH_AREA1_LIMIT_GET(x) (((uint32_t)(x) &amp; QEOV2_WAVE_MODE_WAVE1_HIGH_AREA1_LIMIT_MASK) &gt;&gt; QEOV2_WAVE_MODE_WAVE1_HIGH_AREA1_LIMIT_SHIFT)</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span> </div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span><span class="comment">/*</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span><span class="comment"> * WAVE1_HIGH_AREA0_LIMIT (RW)</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span><span class="comment"> *</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span><span class="comment"> * wave1 high area0 limit mode.</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span><span class="comment"> * 0: output all bits are 1.</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span><span class="comment"> * 1: output as level_max_limit1.level0_max_limit</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span><span class="comment"> */</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#abad47771bb392a70a16240437a7fdc09">  176</a></span><span class="preprocessor">#define QEOV2_WAVE_MODE_WAVE1_HIGH_AREA0_LIMIT_MASK (0x100000UL)</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a49cffc7903af20af32aac0ce3dc7e228">  177</a></span><span class="preprocessor">#define QEOV2_WAVE_MODE_WAVE1_HIGH_AREA0_LIMIT_SHIFT (20U)</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a644b00e21f33b15535f069ed0862e67b">  178</a></span><span class="preprocessor">#define QEOV2_WAVE_MODE_WAVE1_HIGH_AREA0_LIMIT_SET(x) (((uint32_t)(x) &lt;&lt; QEOV2_WAVE_MODE_WAVE1_HIGH_AREA0_LIMIT_SHIFT) &amp; QEOV2_WAVE_MODE_WAVE1_HIGH_AREA0_LIMIT_MASK)</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a802dd2aa49602f80ab5433505d3f8f7f">  179</a></span><span class="preprocessor">#define QEOV2_WAVE_MODE_WAVE1_HIGH_AREA0_LIMIT_GET(x) (((uint32_t)(x) &amp; QEOV2_WAVE_MODE_WAVE1_HIGH_AREA0_LIMIT_MASK) &gt;&gt; QEOV2_WAVE_MODE_WAVE1_HIGH_AREA0_LIMIT_SHIFT)</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span> </div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span><span class="comment">/*</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span><span class="comment"> * WAVE1_LOW_AREA1_LIMIT (RW)</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span><span class="comment"> *</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span><span class="comment"> * wave1 low area1 limit mode.</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span><span class="comment"> * 0: output 0.</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span><span class="comment"> * 1: output as level_min_limit1.level1_min_limit</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span><span class="comment"> */</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#aca81e97162531d4657fe13e0df4cdc7c">  188</a></span><span class="preprocessor">#define QEOV2_WAVE_MODE_WAVE1_LOW_AREA1_LIMIT_MASK (0x80000UL)</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#aaf1212a54d81f60d02adac9d2b996807">  189</a></span><span class="preprocessor">#define QEOV2_WAVE_MODE_WAVE1_LOW_AREA1_LIMIT_SHIFT (19U)</span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a671970229d85d0976252925b36614883">  190</a></span><span class="preprocessor">#define QEOV2_WAVE_MODE_WAVE1_LOW_AREA1_LIMIT_SET(x) (((uint32_t)(x) &lt;&lt; QEOV2_WAVE_MODE_WAVE1_LOW_AREA1_LIMIT_SHIFT) &amp; QEOV2_WAVE_MODE_WAVE1_LOW_AREA1_LIMIT_MASK)</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#af5bb293dc47d157b53f201d860f4a67d">  191</a></span><span class="preprocessor">#define QEOV2_WAVE_MODE_WAVE1_LOW_AREA1_LIMIT_GET(x) (((uint32_t)(x) &amp; QEOV2_WAVE_MODE_WAVE1_LOW_AREA1_LIMIT_MASK) &gt;&gt; QEOV2_WAVE_MODE_WAVE1_LOW_AREA1_LIMIT_SHIFT)</span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span> </div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span><span class="comment">/*</span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span><span class="comment"> * WAVE1_LOW_AREA0_LIMIT (RW)</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span><span class="comment"> *</span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span><span class="comment"> * wave1 low area0 limit mode.</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span><span class="comment"> * 0: output 0.</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span><span class="comment"> * 1: output as level_min_limit1.level1_min_limit</span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span><span class="comment"> */</span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a9fc9df8320d2df7a6419e10ea2916108">  200</a></span><span class="preprocessor">#define QEOV2_WAVE_MODE_WAVE1_LOW_AREA0_LIMIT_MASK (0x40000UL)</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#ac5c667d43ebf57f944c6fd21e56d8972">  201</a></span><span class="preprocessor">#define QEOV2_WAVE_MODE_WAVE1_LOW_AREA0_LIMIT_SHIFT (18U)</span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#afc18d2ba94bf7ee8dbb407e9026cdaca">  202</a></span><span class="preprocessor">#define QEOV2_WAVE_MODE_WAVE1_LOW_AREA0_LIMIT_SET(x) (((uint32_t)(x) &lt;&lt; QEOV2_WAVE_MODE_WAVE1_LOW_AREA0_LIMIT_SHIFT) &amp; QEOV2_WAVE_MODE_WAVE1_LOW_AREA0_LIMIT_MASK)</span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#acef1f9f701c28198856bb6299411c2f2">  203</a></span><span class="preprocessor">#define QEOV2_WAVE_MODE_WAVE1_LOW_AREA0_LIMIT_GET(x) (((uint32_t)(x) &amp; QEOV2_WAVE_MODE_WAVE1_LOW_AREA0_LIMIT_MASK) &gt;&gt; QEOV2_WAVE_MODE_WAVE1_LOW_AREA0_LIMIT_SHIFT)</span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span> </div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span><span class="comment">/*</span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span><span class="comment"> * WAVE1_BELOW_MIN_LIMIT (RW)</span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span><span class="comment"> *</span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span><span class="comment"> * wave1 below min limit mode.</span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span><span class="comment"> * 0: output 0.</span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span><span class="comment"> * 1: output all bits are 1.</span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span><span class="comment"> * 2: output as level_min_limit1.level1_min_limit</span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span><span class="comment"> */</span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a04f7aa75269e76aa2d641ad1a0b94f1a">  213</a></span><span class="preprocessor">#define QEOV2_WAVE_MODE_WAVE1_BELOW_MIN_LIMIT_MASK (0x30000UL)</span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a6af53a5071406148c752712e5f7f26e6">  214</a></span><span class="preprocessor">#define QEOV2_WAVE_MODE_WAVE1_BELOW_MIN_LIMIT_SHIFT (16U)</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a5d10467043c92ee0175cf8c8c09c7959">  215</a></span><span class="preprocessor">#define QEOV2_WAVE_MODE_WAVE1_BELOW_MIN_LIMIT_SET(x) (((uint32_t)(x) &lt;&lt; QEOV2_WAVE_MODE_WAVE1_BELOW_MIN_LIMIT_SHIFT) &amp; QEOV2_WAVE_MODE_WAVE1_BELOW_MIN_LIMIT_MASK)</span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a1f7e57bed5568478030ee1a9610050b4">  216</a></span><span class="preprocessor">#define QEOV2_WAVE_MODE_WAVE1_BELOW_MIN_LIMIT_GET(x) (((uint32_t)(x) &amp; QEOV2_WAVE_MODE_WAVE1_BELOW_MIN_LIMIT_MASK) &gt;&gt; QEOV2_WAVE_MODE_WAVE1_BELOW_MIN_LIMIT_SHIFT)</span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span> </div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span><span class="comment">/*</span></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span><span class="comment"> * WAVE0_ABOVE_MAX_LIMIT (RW)</span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span><span class="comment"> *</span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span><span class="comment"> * wave0 above max limit mode.</span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span><span class="comment"> * 0: output all bits are 1.</span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span><span class="comment"> * 1: output 0x0.</span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span><span class="comment"> * 2: output as level_max_limit0.level0_max_limit</span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span><span class="comment"> */</span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a845986dd7fe194aa6f6c40c0790c75fe">  226</a></span><span class="preprocessor">#define QEOV2_WAVE_MODE_WAVE0_ABOVE_MAX_LIMIT_MASK (0xC000U)</span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#aaa04d56da8e9250f469a51c4a198de97">  227</a></span><span class="preprocessor">#define QEOV2_WAVE_MODE_WAVE0_ABOVE_MAX_LIMIT_SHIFT (14U)</span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a1fc73af6aa1702ec449a54a9f799dbce">  228</a></span><span class="preprocessor">#define QEOV2_WAVE_MODE_WAVE0_ABOVE_MAX_LIMIT_SET(x) (((uint32_t)(x) &lt;&lt; QEOV2_WAVE_MODE_WAVE0_ABOVE_MAX_LIMIT_SHIFT) &amp; QEOV2_WAVE_MODE_WAVE0_ABOVE_MAX_LIMIT_MASK)</span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a1aed94e09ed5f1ba3b77ebe0e5bb3c3c">  229</a></span><span class="preprocessor">#define QEOV2_WAVE_MODE_WAVE0_ABOVE_MAX_LIMIT_GET(x) (((uint32_t)(x) &amp; QEOV2_WAVE_MODE_WAVE0_ABOVE_MAX_LIMIT_MASK) &gt;&gt; QEOV2_WAVE_MODE_WAVE0_ABOVE_MAX_LIMIT_SHIFT)</span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span> </div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span><span class="comment">/*</span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span><span class="comment"> * WAVE0_HIGH_AREA1_LIMIT (RW)</span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span><span class="comment"> *</span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span><span class="comment"> * wave0 high area1 limit mode.</span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span><span class="comment"> * 0: output all bits are 1.</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span><span class="comment"> * 1: output as level_max_limit0.level0_max_limit</span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span><span class="comment"> */</span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a6d0295b761a89a7b365cbd5c28da4867">  238</a></span><span class="preprocessor">#define QEOV2_WAVE_MODE_WAVE0_HIGH_AREA1_LIMIT_MASK (0x2000U)</span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a937d72f16f80fdc51b2780dca6089024">  239</a></span><span class="preprocessor">#define QEOV2_WAVE_MODE_WAVE0_HIGH_AREA1_LIMIT_SHIFT (13U)</span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#ac0b360e20f7ce5188869529fc62c878e">  240</a></span><span class="preprocessor">#define QEOV2_WAVE_MODE_WAVE0_HIGH_AREA1_LIMIT_SET(x) (((uint32_t)(x) &lt;&lt; QEOV2_WAVE_MODE_WAVE0_HIGH_AREA1_LIMIT_SHIFT) &amp; QEOV2_WAVE_MODE_WAVE0_HIGH_AREA1_LIMIT_MASK)</span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#aece45a5489c6ad1534dfd9c5f7fa3065">  241</a></span><span class="preprocessor">#define QEOV2_WAVE_MODE_WAVE0_HIGH_AREA1_LIMIT_GET(x) (((uint32_t)(x) &amp; QEOV2_WAVE_MODE_WAVE0_HIGH_AREA1_LIMIT_MASK) &gt;&gt; QEOV2_WAVE_MODE_WAVE0_HIGH_AREA1_LIMIT_SHIFT)</span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span> </div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span><span class="comment">/*</span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span><span class="comment"> * WAVE0_HIGH_AREA0_LIMIT (RW)</span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span><span class="comment"> *</span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span><span class="comment"> * wave0 high area0 limit mode.</span></div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span><span class="comment"> * 0: output all bits are 1.</span></div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span><span class="comment"> * 1: output as level_max_limit0.level0_max_limit</span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span><span class="comment"> */</span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#aa16fb770f4c95647cb1bda4df898196e">  250</a></span><span class="preprocessor">#define QEOV2_WAVE_MODE_WAVE0_HIGH_AREA0_LIMIT_MASK (0x1000U)</span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a4341477e9a6de1349bfe48e071e9ed7c">  251</a></span><span class="preprocessor">#define QEOV2_WAVE_MODE_WAVE0_HIGH_AREA0_LIMIT_SHIFT (12U)</span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#ac25e4f18921da374d18aea9616829b95">  252</a></span><span class="preprocessor">#define QEOV2_WAVE_MODE_WAVE0_HIGH_AREA0_LIMIT_SET(x) (((uint32_t)(x) &lt;&lt; QEOV2_WAVE_MODE_WAVE0_HIGH_AREA0_LIMIT_SHIFT) &amp; QEOV2_WAVE_MODE_WAVE0_HIGH_AREA0_LIMIT_MASK)</span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#abe03d19db00f94ee9048539fb65474f0">  253</a></span><span class="preprocessor">#define QEOV2_WAVE_MODE_WAVE0_HIGH_AREA0_LIMIT_GET(x) (((uint32_t)(x) &amp; QEOV2_WAVE_MODE_WAVE0_HIGH_AREA0_LIMIT_MASK) &gt;&gt; QEOV2_WAVE_MODE_WAVE0_HIGH_AREA0_LIMIT_SHIFT)</span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span> </div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span><span class="comment">/*</span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span><span class="comment"> * WAVE0_LOW_AREA1_LIMIT (RW)</span></div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span><span class="comment"> *</span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span><span class="comment"> * wave0 low area1 limit mode.</span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span><span class="comment"> * 0: output 0.</span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span><span class="comment"> * 1: output as level_min_limit0.level1_min_limit</span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span><span class="comment"> */</span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a9e46ae61d429685200d1128de25a5bfa">  262</a></span><span class="preprocessor">#define QEOV2_WAVE_MODE_WAVE0_LOW_AREA1_LIMIT_MASK (0x800U)</span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a303645352e31d6082a6d338fcd0f319e">  263</a></span><span class="preprocessor">#define QEOV2_WAVE_MODE_WAVE0_LOW_AREA1_LIMIT_SHIFT (11U)</span></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a32f2c07a721451f85603b905ef5f01b9">  264</a></span><span class="preprocessor">#define QEOV2_WAVE_MODE_WAVE0_LOW_AREA1_LIMIT_SET(x) (((uint32_t)(x) &lt;&lt; QEOV2_WAVE_MODE_WAVE0_LOW_AREA1_LIMIT_SHIFT) &amp; QEOV2_WAVE_MODE_WAVE0_LOW_AREA1_LIMIT_MASK)</span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#aaaeff1e63c007d54e682a9743ac92489">  265</a></span><span class="preprocessor">#define QEOV2_WAVE_MODE_WAVE0_LOW_AREA1_LIMIT_GET(x) (((uint32_t)(x) &amp; QEOV2_WAVE_MODE_WAVE0_LOW_AREA1_LIMIT_MASK) &gt;&gt; QEOV2_WAVE_MODE_WAVE0_LOW_AREA1_LIMIT_SHIFT)</span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span> </div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span><span class="comment">/*</span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span><span class="comment"> * WAVE0_LOW_AREA0_LIMIT (RW)</span></div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span><span class="comment"> *</span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span><span class="comment"> * wave0 low area0 limit mode.</span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span><span class="comment"> * 0: output 0.</span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span><span class="comment"> * 1: output as level_min_limit0.level1_min_limit</span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span><span class="comment"> */</span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a522c97dfc495f51f5da1d748677ad22f">  274</a></span><span class="preprocessor">#define QEOV2_WAVE_MODE_WAVE0_LOW_AREA0_LIMIT_MASK (0x400U)</span></div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a740d0f6c4f9f69d18805709dd5f0327a">  275</a></span><span class="preprocessor">#define QEOV2_WAVE_MODE_WAVE0_LOW_AREA0_LIMIT_SHIFT (10U)</span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#ac658b6ea3a2954e5d7d514f61cf0f8e7">  276</a></span><span class="preprocessor">#define QEOV2_WAVE_MODE_WAVE0_LOW_AREA0_LIMIT_SET(x) (((uint32_t)(x) &lt;&lt; QEOV2_WAVE_MODE_WAVE0_LOW_AREA0_LIMIT_SHIFT) &amp; QEOV2_WAVE_MODE_WAVE0_LOW_AREA0_LIMIT_MASK)</span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a3dffeadee0b00ef555382e9a96b0aadb">  277</a></span><span class="preprocessor">#define QEOV2_WAVE_MODE_WAVE0_LOW_AREA0_LIMIT_GET(x) (((uint32_t)(x) &amp; QEOV2_WAVE_MODE_WAVE0_LOW_AREA0_LIMIT_MASK) &gt;&gt; QEOV2_WAVE_MODE_WAVE0_LOW_AREA0_LIMIT_SHIFT)</span></div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span> </div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span><span class="comment">/*</span></div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span><span class="comment"> * WAVE0_BELOW_MIN_LIMIT (RW)</span></div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span><span class="comment"> *</span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span><span class="comment"> * wave0 below min limit mode.</span></div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span><span class="comment"> * 0: output 0.</span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span><span class="comment"> * 1: output all bits are 1.</span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span><span class="comment"> * 2: output as level_min_limit0.level1_min_limit</span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span><span class="comment"> */</span></div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#aae26249516538a8ba9cdb37808cee30c">  287</a></span><span class="preprocessor">#define QEOV2_WAVE_MODE_WAVE0_BELOW_MIN_LIMIT_MASK (0x300U)</span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a5e1b2c10bc5e97f6343adce42c5790ac">  288</a></span><span class="preprocessor">#define QEOV2_WAVE_MODE_WAVE0_BELOW_MIN_LIMIT_SHIFT (8U)</span></div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#abf64c4d4fdfe5ea90cf84a80c0974cec">  289</a></span><span class="preprocessor">#define QEOV2_WAVE_MODE_WAVE0_BELOW_MIN_LIMIT_SET(x) (((uint32_t)(x) &lt;&lt; QEOV2_WAVE_MODE_WAVE0_BELOW_MIN_LIMIT_SHIFT) &amp; QEOV2_WAVE_MODE_WAVE0_BELOW_MIN_LIMIT_MASK)</span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#ad52229969a2aedc9a98a2bb84944a357">  290</a></span><span class="preprocessor">#define QEOV2_WAVE_MODE_WAVE0_BELOW_MIN_LIMIT_GET(x) (((uint32_t)(x) &amp; QEOV2_WAVE_MODE_WAVE0_BELOW_MIN_LIMIT_MASK) &gt;&gt; QEOV2_WAVE_MODE_WAVE0_BELOW_MIN_LIMIT_SHIFT)</span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span> </div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span><span class="comment">/*</span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span><span class="comment"> * SADDLE_TYPE (RW)</span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span><span class="comment"> *</span></div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span><span class="comment"> * saddle type seclect;</span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span><span class="comment"> * 0:standard saddle.</span></div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span><span class="comment"> * 1: triple-cos saddle.</span></div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span><span class="comment"> */</span></div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#afabae6371fdb757e10e03c15f29357f1">  299</a></span><span class="preprocessor">#define QEOV2_WAVE_MODE_SADDLE_TYPE_MASK (0x80U)</span></div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#ac7f60e012c5d5bf9477395eb1dda9ccd">  300</a></span><span class="preprocessor">#define QEOV2_WAVE_MODE_SADDLE_TYPE_SHIFT (7U)</span></div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#ac7396f097995cd30b98a4fd83bb44fb4">  301</a></span><span class="preprocessor">#define QEOV2_WAVE_MODE_SADDLE_TYPE_SET(x) (((uint32_t)(x) &lt;&lt; QEOV2_WAVE_MODE_SADDLE_TYPE_SHIFT) &amp; QEOV2_WAVE_MODE_SADDLE_TYPE_MASK)</span></div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a2595dff08e25fde788bde4a8bc4d70fc">  302</a></span><span class="preprocessor">#define QEOV2_WAVE_MODE_SADDLE_TYPE_GET(x) (((uint32_t)(x) &amp; QEOV2_WAVE_MODE_SADDLE_TYPE_MASK) &gt;&gt; QEOV2_WAVE_MODE_SADDLE_TYPE_SHIFT)</span></div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span> </div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span><span class="comment">/*</span></div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span><span class="comment"> * ENABLE_DQ_VALID (RW)</span></div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span><span class="comment"> *</span></div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span><span class="comment"> * enable vd or vq valid to trigger analog wave calcuation</span></div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span><span class="comment"> * 0: disable.</span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span><span class="comment"> * 1: enable.</span></div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span><span class="comment"> */</span></div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a3218e2540774391a787a8e602c01c684">  311</a></span><span class="preprocessor">#define QEOV2_WAVE_MODE_ENABLE_DQ_VALID_MASK (0x40U)</span></div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a3122b59d777fb2fa39efbc2bbe8fed9d">  312</a></span><span class="preprocessor">#define QEOV2_WAVE_MODE_ENABLE_DQ_VALID_SHIFT (6U)</span></div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a2be813f187be0e6f282e828b6c6eea9b">  313</a></span><span class="preprocessor">#define QEOV2_WAVE_MODE_ENABLE_DQ_VALID_SET(x) (((uint32_t)(x) &lt;&lt; QEOV2_WAVE_MODE_ENABLE_DQ_VALID_SHIFT) &amp; QEOV2_WAVE_MODE_ENABLE_DQ_VALID_MASK)</span></div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a4d82dc425d74b211484e4ddc41b06141">  314</a></span><span class="preprocessor">#define QEOV2_WAVE_MODE_ENABLE_DQ_VALID_GET(x) (((uint32_t)(x) &amp; QEOV2_WAVE_MODE_ENABLE_DQ_VALID_MASK) &gt;&gt; QEOV2_WAVE_MODE_ENABLE_DQ_VALID_SHIFT)</span></div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span> </div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span><span class="comment">/*</span></div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span><span class="comment"> * ENABLE_POS_VALID (RW)</span></div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span><span class="comment"> *</span></div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span><span class="comment"> * enable position valid to trigger analog wave calcuation</span></div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span><span class="comment"> * 0: disable.</span></div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span><span class="comment"> * 1: enable.</span></div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span><span class="comment"> */</span></div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a6dedd55b86a55473f4fb6e7f28979a51">  323</a></span><span class="preprocessor">#define QEOV2_WAVE_MODE_ENABLE_POS_VALID_MASK (0x20U)</span></div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#aa17ee54fc69d0eb37164fba7a8e80f9d">  324</a></span><span class="preprocessor">#define QEOV2_WAVE_MODE_ENABLE_POS_VALID_SHIFT (5U)</span></div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a66ac2ddf6f119d1490cab3ce7779e691">  325</a></span><span class="preprocessor">#define QEOV2_WAVE_MODE_ENABLE_POS_VALID_SET(x) (((uint32_t)(x) &lt;&lt; QEOV2_WAVE_MODE_ENABLE_POS_VALID_SHIFT) &amp; QEOV2_WAVE_MODE_ENABLE_POS_VALID_MASK)</span></div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a569c1faf843a69bd0443ccdae991d26f">  326</a></span><span class="preprocessor">#define QEOV2_WAVE_MODE_ENABLE_POS_VALID_GET(x) (((uint32_t)(x) &amp; QEOV2_WAVE_MODE_ENABLE_POS_VALID_MASK) &gt;&gt; QEOV2_WAVE_MODE_ENABLE_POS_VALID_SHIFT)</span></div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span> </div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span><span class="comment">/*</span></div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span><span class="comment"> * EN_WAVE_VD_VQ_INJECT (RW)</span></div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span><span class="comment"> *</span></div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span><span class="comment"> * wave VdVq inject enable.</span></div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span><span class="comment"> * 0: disable VdVq inject.</span></div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span><span class="comment"> * 1: enable VdVq inject.</span></div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span><span class="comment"> */</span></div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a35b6ae67fa83c8e701f5fe4f5d1ca3c5">  335</a></span><span class="preprocessor">#define QEOV2_WAVE_MODE_EN_WAVE_VD_VQ_INJECT_MASK (0x10U)</span></div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a2f59b79dc22b5029b0fa07c58c306805">  336</a></span><span class="preprocessor">#define QEOV2_WAVE_MODE_EN_WAVE_VD_VQ_INJECT_SHIFT (4U)</span></div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a135ff1c3d73168d7ccaeb6e88b420807">  337</a></span><span class="preprocessor">#define QEOV2_WAVE_MODE_EN_WAVE_VD_VQ_INJECT_SET(x) (((uint32_t)(x) &lt;&lt; QEOV2_WAVE_MODE_EN_WAVE_VD_VQ_INJECT_SHIFT) &amp; QEOV2_WAVE_MODE_EN_WAVE_VD_VQ_INJECT_MASK)</span></div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#afdd187a4004c4da768e0d4d26f4be138">  338</a></span><span class="preprocessor">#define QEOV2_WAVE_MODE_EN_WAVE_VD_VQ_INJECT_GET(x) (((uint32_t)(x) &amp; QEOV2_WAVE_MODE_EN_WAVE_VD_VQ_INJECT_MASK) &gt;&gt; QEOV2_WAVE_MODE_EN_WAVE_VD_VQ_INJECT_SHIFT)</span></div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span> </div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span><span class="comment">/*</span></div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span><span class="comment"> * VD_VQ_SEL (RW)</span></div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span><span class="comment"> *</span></div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span><span class="comment"> * vd_vq sel ctrl:</span></div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span><span class="comment"> * 0: from CLC.</span></div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span><span class="comment"> * 1: from software.</span></div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span><span class="comment"> */</span></div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#abded92c301a65e54558217fa0a9a30c2">  347</a></span><span class="preprocessor">#define QEOV2_WAVE_MODE_VD_VQ_SEL_MASK (0x4U)</span></div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a4cae263fd58e3e7e37a4bbf233939f93">  348</a></span><span class="preprocessor">#define QEOV2_WAVE_MODE_VD_VQ_SEL_SHIFT (2U)</span></div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a766895bae9de0f119141c3fb11beb5f6">  349</a></span><span class="preprocessor">#define QEOV2_WAVE_MODE_VD_VQ_SEL_SET(x) (((uint32_t)(x) &lt;&lt; QEOV2_WAVE_MODE_VD_VQ_SEL_SHIFT) &amp; QEOV2_WAVE_MODE_VD_VQ_SEL_MASK)</span></div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#ad1519ed946504daf439d5beff9b6fb07">  350</a></span><span class="preprocessor">#define QEOV2_WAVE_MODE_VD_VQ_SEL_GET(x) (((uint32_t)(x) &amp; QEOV2_WAVE_MODE_VD_VQ_SEL_MASK) &gt;&gt; QEOV2_WAVE_MODE_VD_VQ_SEL_SHIFT)</span></div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span> </div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span><span class="comment">/*</span></div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span><span class="comment"> * WAVES_OUTPUT_TYPE (RW)</span></div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span><span class="comment"> *</span></div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span><span class="comment"> * wave0/1/2 output mode.</span></div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span><span class="comment"> * 0: cosine wave.</span></div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span><span class="comment"> * 1: saddle wave.</span></div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span><span class="comment"> * 2. abs cosine wave.</span></div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span><span class="comment"> * 3. saw wave</span></div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span><span class="comment"> */</span></div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a54109163452817c1c3ecac460aa74425">  361</a></span><span class="preprocessor">#define QEOV2_WAVE_MODE_WAVES_OUTPUT_TYPE_MASK (0x3U)</span></div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a1cf6affced18d69c22164297cee866fb">  362</a></span><span class="preprocessor">#define QEOV2_WAVE_MODE_WAVES_OUTPUT_TYPE_SHIFT (0U)</span></div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a38be6d55a297ab7216f3f87c37ca130d">  363</a></span><span class="preprocessor">#define QEOV2_WAVE_MODE_WAVES_OUTPUT_TYPE_SET(x) (((uint32_t)(x) &lt;&lt; QEOV2_WAVE_MODE_WAVES_OUTPUT_TYPE_SHIFT) &amp; QEOV2_WAVE_MODE_WAVES_OUTPUT_TYPE_MASK)</span></div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#aaf783e71a750e226d4c0d599ece805cc">  364</a></span><span class="preprocessor">#define QEOV2_WAVE_MODE_WAVES_OUTPUT_TYPE_GET(x) (((uint32_t)(x) &amp; QEOV2_WAVE_MODE_WAVES_OUTPUT_TYPE_MASK) &gt;&gt; QEOV2_WAVE_MODE_WAVES_OUTPUT_TYPE_SHIFT)</span></div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span> </div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span><span class="comment">/* Bitfield definition for register of struct WAVE: RESOLUTION */</span></div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span><span class="comment">/*</span></div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span><span class="comment"> * LINES (RW)</span></div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span><span class="comment"> *</span></div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span><span class="comment"> * wave0/1/2 resolution</span></div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span><span class="comment"> */</span></div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#ab8b48c4af43ad309c7369ae83a346c57">  372</a></span><span class="preprocessor">#define QEOV2_WAVE_RESOLUTION_LINES_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a3b166c9de783ad61fcfc848fefc7d228">  373</a></span><span class="preprocessor">#define QEOV2_WAVE_RESOLUTION_LINES_SHIFT (0U)</span></div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a0ce87497cf8d8779b97bb3e50936eefe">  374</a></span><span class="preprocessor">#define QEOV2_WAVE_RESOLUTION_LINES_SET(x) (((uint32_t)(x) &lt;&lt; QEOV2_WAVE_RESOLUTION_LINES_SHIFT) &amp; QEOV2_WAVE_RESOLUTION_LINES_MASK)</span></div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a6b49e155d194e13fbaf303f75fbfb885">  375</a></span><span class="preprocessor">#define QEOV2_WAVE_RESOLUTION_LINES_GET(x) (((uint32_t)(x) &amp; QEOV2_WAVE_RESOLUTION_LINES_MASK) &gt;&gt; QEOV2_WAVE_RESOLUTION_LINES_SHIFT)</span></div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span> </div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span><span class="comment">/* Bitfield definition for register of struct WAVE: WAVE0 */</span></div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span><span class="comment">/*</span></div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span><span class="comment"> * VAL (RW)</span></div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span><span class="comment"> *</span></div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span><span class="comment"> * wave0 phase shifter value, default is 0x0. write other value will shift phase early as (cfg_value/2^32) period</span></div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span><span class="comment"> */</span></div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a242ac872ed37a6104f1187b6fa4eeecb">  383</a></span><span class="preprocessor">#define QEOV2_WAVE_PHASE_SHIFT_VAL_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a91d259fcb3d1e2920f78b249b1a1edd5">  384</a></span><span class="preprocessor">#define QEOV2_WAVE_PHASE_SHIFT_VAL_SHIFT (0U)</span></div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a73f0cb977fefec35f9c02f268106096e">  385</a></span><span class="preprocessor">#define QEOV2_WAVE_PHASE_SHIFT_VAL_SET(x) (((uint32_t)(x) &lt;&lt; QEOV2_WAVE_PHASE_SHIFT_VAL_SHIFT) &amp; QEOV2_WAVE_PHASE_SHIFT_VAL_MASK)</span></div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#af6c9f19dddee2da78bd49af1017666df">  386</a></span><span class="preprocessor">#define QEOV2_WAVE_PHASE_SHIFT_VAL_GET(x) (((uint32_t)(x) &amp; QEOV2_WAVE_PHASE_SHIFT_VAL_MASK) &gt;&gt; QEOV2_WAVE_PHASE_SHIFT_VAL_SHIFT)</span></div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span> </div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span><span class="comment">/* Bitfield definition for register of struct WAVE: VD_INJECT */</span></div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span><span class="comment">/*</span></div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span><span class="comment"> * VD_VAL (RW)</span></div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span><span class="comment"> *</span></div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span><span class="comment"> * Vd inject value</span></div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span><span class="comment"> */</span></div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#ad704f264e5287c5f539a39a8446c13c0">  394</a></span><span class="preprocessor">#define QEOV2_WAVE_VD_INJECT_VD_VAL_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a2e0d722da356fcedb544899d29b6190d">  395</a></span><span class="preprocessor">#define QEOV2_WAVE_VD_INJECT_VD_VAL_SHIFT (0U)</span></div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a134c4951e21907af6218d610107d02ff">  396</a></span><span class="preprocessor">#define QEOV2_WAVE_VD_INJECT_VD_VAL_SET(x) (((uint32_t)(x) &lt;&lt; QEOV2_WAVE_VD_INJECT_VD_VAL_SHIFT) &amp; QEOV2_WAVE_VD_INJECT_VD_VAL_MASK)</span></div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#aad9e4135abc7df40cc52bb8feb8a0c4a">  397</a></span><span class="preprocessor">#define QEOV2_WAVE_VD_INJECT_VD_VAL_GET(x) (((uint32_t)(x) &amp; QEOV2_WAVE_VD_INJECT_VD_VAL_MASK) &gt;&gt; QEOV2_WAVE_VD_INJECT_VD_VAL_SHIFT)</span></div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span> </div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span><span class="comment">/* Bitfield definition for register of struct WAVE: VQ_INJECT */</span></div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span><span class="comment">/*</span></div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span><span class="comment"> * VQ_VAL (RW)</span></div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span><span class="comment"> *</span></div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span><span class="comment"> * Vq inject value</span></div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span><span class="comment"> */</span></div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#ad8512490d0d8972aa10f70776ed0d1c6">  405</a></span><span class="preprocessor">#define QEOV2_WAVE_VQ_INJECT_VQ_VAL_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a82c263bdb66e688852e61da5b399d5ab">  406</a></span><span class="preprocessor">#define QEOV2_WAVE_VQ_INJECT_VQ_VAL_SHIFT (0U)</span></div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#acf8ed7d3ceda370f826ab8ca56b183bd">  407</a></span><span class="preprocessor">#define QEOV2_WAVE_VQ_INJECT_VQ_VAL_SET(x) (((uint32_t)(x) &lt;&lt; QEOV2_WAVE_VQ_INJECT_VQ_VAL_SHIFT) &amp; QEOV2_WAVE_VQ_INJECT_VQ_VAL_MASK)</span></div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#adfefe3d7885ced466dedc50fa6659869">  408</a></span><span class="preprocessor">#define QEOV2_WAVE_VQ_INJECT_VQ_VAL_GET(x) (((uint32_t)(x) &amp; QEOV2_WAVE_VQ_INJECT_VQ_VAL_MASK) &gt;&gt; QEOV2_WAVE_VQ_INJECT_VQ_VAL_SHIFT)</span></div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span> </div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span><span class="comment">/* Bitfield definition for register of struct WAVE: VD_VQ_LOAD */</span></div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span><span class="comment">/*</span></div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span><span class="comment"> * LOAD (WO)</span></div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span><span class="comment"> *</span></div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span><span class="comment"> * load wave0/1/2 vd vq value.  always read 0</span></div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno">  415</span><span class="comment"> * 0: vd vq keep previous value.</span></div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span><span class="comment"> * 1: load wave0/1/2 vd vq value at sametime.</span></div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span><span class="comment"> */</span></div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a24ffb819ce7c6e7ff628049e9bcbe79d">  418</a></span><span class="preprocessor">#define QEOV2_WAVE_VD_VQ_LOAD_LOAD_MASK (0x1U)</span></div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#ac06e7b08b3224f0de05a5ba4e64cc376">  419</a></span><span class="preprocessor">#define QEOV2_WAVE_VD_VQ_LOAD_LOAD_SHIFT (0U)</span></div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#adbd7d4f69c5d4929aff6680c0c37c8fd">  420</a></span><span class="preprocessor">#define QEOV2_WAVE_VD_VQ_LOAD_LOAD_SET(x) (((uint32_t)(x) &lt;&lt; QEOV2_WAVE_VD_VQ_LOAD_LOAD_SHIFT) &amp; QEOV2_WAVE_VD_VQ_LOAD_LOAD_MASK)</span></div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#af5d4fb72fdb603677ddb5d2a9882d5a2">  421</a></span><span class="preprocessor">#define QEOV2_WAVE_VD_VQ_LOAD_LOAD_GET(x) (((uint32_t)(x) &amp; QEOV2_WAVE_VD_VQ_LOAD_LOAD_MASK) &gt;&gt; QEOV2_WAVE_VD_VQ_LOAD_LOAD_SHIFT)</span></div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span> </div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span><span class="comment">/* Bitfield definition for register of struct WAVE: WAVE0 */</span></div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span><span class="comment">/*</span></div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span><span class="comment"> * EN_SCAL (RW)</span></div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span><span class="comment"> *</span></div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno">  427</span><span class="comment"> * enable wave amplitude scaling. 0: disable; 1: enable</span></div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno">  428</span><span class="comment"> */</span></div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#ae7161e605926c6fdabc71714815bb06f">  429</a></span><span class="preprocessor">#define QEOV2_WAVE_AMPLITUDE_EN_SCAL_MASK (0x10000UL)</span></div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#ad94d8378fd0d57ae9584e4b20bb12e64">  430</a></span><span class="preprocessor">#define QEOV2_WAVE_AMPLITUDE_EN_SCAL_SHIFT (16U)</span></div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a7cf6e0c54d5f89274957cc0424d95673">  431</a></span><span class="preprocessor">#define QEOV2_WAVE_AMPLITUDE_EN_SCAL_SET(x) (((uint32_t)(x) &lt;&lt; QEOV2_WAVE_AMPLITUDE_EN_SCAL_SHIFT) &amp; QEOV2_WAVE_AMPLITUDE_EN_SCAL_MASK)</span></div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a341ceb50579df355d32a3daa5801cfc8">  432</a></span><span class="preprocessor">#define QEOV2_WAVE_AMPLITUDE_EN_SCAL_GET(x) (((uint32_t)(x) &amp; QEOV2_WAVE_AMPLITUDE_EN_SCAL_MASK) &gt;&gt; QEOV2_WAVE_AMPLITUDE_EN_SCAL_SHIFT)</span></div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span> </div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span><span class="comment">/*</span></div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span><span class="comment"> * AMP_VAL (RW)</span></div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno">  436</span><span class="comment"> *</span></div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno">  437</span><span class="comment"> * amplitude scaling value. bit15-12 are integer part value. bit11-0 are fraction value.</span></div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno">  438</span><span class="comment"> */</span></div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a116ce400f9b5f99fb52e672e17f63405">  439</a></span><span class="preprocessor">#define QEOV2_WAVE_AMPLITUDE_AMP_VAL_MASK (0xFFFFU)</span></div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a8046a639af5c9d4c19a33cb4860e836f">  440</a></span><span class="preprocessor">#define QEOV2_WAVE_AMPLITUDE_AMP_VAL_SHIFT (0U)</span></div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a01609e380c25c0adce9ae13e57314f11">  441</a></span><span class="preprocessor">#define QEOV2_WAVE_AMPLITUDE_AMP_VAL_SET(x) (((uint32_t)(x) &lt;&lt; QEOV2_WAVE_AMPLITUDE_AMP_VAL_SHIFT) &amp; QEOV2_WAVE_AMPLITUDE_AMP_VAL_MASK)</span></div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#ab3bcf14d27740db843b2d029823afd10">  442</a></span><span class="preprocessor">#define QEOV2_WAVE_AMPLITUDE_AMP_VAL_GET(x) (((uint32_t)(x) &amp; QEOV2_WAVE_AMPLITUDE_AMP_VAL_MASK) &gt;&gt; QEOV2_WAVE_AMPLITUDE_AMP_VAL_SHIFT)</span></div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span> </div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span><span class="comment">/* Bitfield definition for register of struct WAVE: WAVE0 */</span></div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span><span class="comment">/*</span></div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno">  446</span><span class="comment"> * VAL (RW)</span></div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno">  447</span><span class="comment"> *</span></div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno">  448</span><span class="comment"> * wave0 output middle point, use this value as 32 bit signed value. bit 31 is signed bit. bit30-27 is integer part value. bit26-0 is fraction value.</span></div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno">  449</span><span class="comment"> */</span></div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a6e6fae16b9ffd86c92c046c8ddb5cc4a">  450</a></span><span class="preprocessor">#define QEOV2_WAVE_MID_POINT_VAL_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a89c8b7124df588d37d3da31b7097eab0">  451</a></span><span class="preprocessor">#define QEOV2_WAVE_MID_POINT_VAL_SHIFT (0U)</span></div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a7efffca7fbf2bead675515ace0faf7d7">  452</a></span><span class="preprocessor">#define QEOV2_WAVE_MID_POINT_VAL_SET(x) (((uint32_t)(x) &lt;&lt; QEOV2_WAVE_MID_POINT_VAL_SHIFT) &amp; QEOV2_WAVE_MID_POINT_VAL_MASK)</span></div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a2ed1353c9b0908813b66fa6ad3131e95">  453</a></span><span class="preprocessor">#define QEOV2_WAVE_MID_POINT_VAL_GET(x) (((uint32_t)(x) &amp; QEOV2_WAVE_MID_POINT_VAL_MASK) &gt;&gt; QEOV2_WAVE_MID_POINT_VAL_SHIFT)</span></div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span> </div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno">  455</span><span class="comment">/* Bitfield definition for register of struct WAVE: MIN_LEVEL0 */</span></div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span><span class="comment">/*</span></div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno">  457</span><span class="comment"> * LIMIT_LEVEL0 (RW)</span></div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno">  458</span><span class="comment"> *</span></div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno">  459</span><span class="comment"> * low area limit level0</span></div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno">  460</span><span class="comment"> */</span></div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a655a9bd2ed3f4dbb48edd9130b804160">  461</a></span><span class="preprocessor">#define QEOV2_WAVE_LIMIT0_MIN_LEVEL0_LIMIT_LEVEL0_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#ab5a4f32e31c1f7886f67c29810c43501">  462</a></span><span class="preprocessor">#define QEOV2_WAVE_LIMIT0_MIN_LEVEL0_LIMIT_LEVEL0_SHIFT (0U)</span></div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#aa0490a09334ece1114d1a3cb86bea917">  463</a></span><span class="preprocessor">#define QEOV2_WAVE_LIMIT0_MIN_LEVEL0_LIMIT_LEVEL0_SET(x) (((uint32_t)(x) &lt;&lt; QEOV2_WAVE_LIMIT0_MIN_LEVEL0_LIMIT_LEVEL0_SHIFT) &amp; QEOV2_WAVE_LIMIT0_MIN_LEVEL0_LIMIT_LEVEL0_MASK)</span></div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#ad3db5eb9717e5d975db1ebf2ead3728c">  464</a></span><span class="preprocessor">#define QEOV2_WAVE_LIMIT0_MIN_LEVEL0_LIMIT_LEVEL0_GET(x) (((uint32_t)(x) &amp; QEOV2_WAVE_LIMIT0_MIN_LEVEL0_LIMIT_LEVEL0_MASK) &gt;&gt; QEOV2_WAVE_LIMIT0_MIN_LEVEL0_LIMIT_LEVEL0_SHIFT)</span></div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno">  465</span> </div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno">  466</span><span class="comment">/* Bitfield definition for register of struct WAVE: MAX_LEVEL0 */</span></div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno">  467</span><span class="comment">/*</span></div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno">  468</span><span class="comment"> * LIMIT_LEVEL0 (RW)</span></div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno">  469</span><span class="comment"> *</span></div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno">  470</span><span class="comment"> * high area limit level0</span></div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span><span class="comment"> */</span></div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#ab3386ea528a24d2d9d2be3aefca58b26">  472</a></span><span class="preprocessor">#define QEOV2_WAVE_LIMIT0_MAX_LEVEL0_LIMIT_LEVEL0_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a84d7994fede25e6a796822b77ce40b44">  473</a></span><span class="preprocessor">#define QEOV2_WAVE_LIMIT0_MAX_LEVEL0_LIMIT_LEVEL0_SHIFT (0U)</span></div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#aef58836aa9532da9d87a06af7bdceff7">  474</a></span><span class="preprocessor">#define QEOV2_WAVE_LIMIT0_MAX_LEVEL0_LIMIT_LEVEL0_SET(x) (((uint32_t)(x) &lt;&lt; QEOV2_WAVE_LIMIT0_MAX_LEVEL0_LIMIT_LEVEL0_SHIFT) &amp; QEOV2_WAVE_LIMIT0_MAX_LEVEL0_LIMIT_LEVEL0_MASK)</span></div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#ae071fb7165087db725b71a980035d17b">  475</a></span><span class="preprocessor">#define QEOV2_WAVE_LIMIT0_MAX_LEVEL0_LIMIT_LEVEL0_GET(x) (((uint32_t)(x) &amp; QEOV2_WAVE_LIMIT0_MAX_LEVEL0_LIMIT_LEVEL0_MASK) &gt;&gt; QEOV2_WAVE_LIMIT0_MAX_LEVEL0_LIMIT_LEVEL0_SHIFT)</span></div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno">  476</span> </div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno">  477</span><span class="comment">/* Bitfield definition for register of struct WAVE: MIN_LEVEL1 */</span></div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno">  478</span><span class="comment">/*</span></div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno">  479</span><span class="comment"> * LIMIT_LEVEL1 (RW)</span></div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno">  480</span><span class="comment"> *</span></div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno">  481</span><span class="comment"> * low area limit level1</span></div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno">  482</span><span class="comment"> */</span></div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#af3b988111635f2c9fbb10c330729b6ea">  483</a></span><span class="preprocessor">#define QEOV2_WAVE_LIMIT1_MIN_LEVEL1_LIMIT_LEVEL1_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a2778b90b7629808d9165081ed1c2239c">  484</a></span><span class="preprocessor">#define QEOV2_WAVE_LIMIT1_MIN_LEVEL1_LIMIT_LEVEL1_SHIFT (0U)</span></div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a705ffcd9f5771b1e24d3ed30797f5ea2">  485</a></span><span class="preprocessor">#define QEOV2_WAVE_LIMIT1_MIN_LEVEL1_LIMIT_LEVEL1_SET(x) (((uint32_t)(x) &lt;&lt; QEOV2_WAVE_LIMIT1_MIN_LEVEL1_LIMIT_LEVEL1_SHIFT) &amp; QEOV2_WAVE_LIMIT1_MIN_LEVEL1_LIMIT_LEVEL1_MASK)</span></div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a1ab90141828a3329bff3a6b44c58eaee">  486</a></span><span class="preprocessor">#define QEOV2_WAVE_LIMIT1_MIN_LEVEL1_LIMIT_LEVEL1_GET(x) (((uint32_t)(x) &amp; QEOV2_WAVE_LIMIT1_MIN_LEVEL1_LIMIT_LEVEL1_MASK) &gt;&gt; QEOV2_WAVE_LIMIT1_MIN_LEVEL1_LIMIT_LEVEL1_SHIFT)</span></div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno">  487</span> </div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno">  488</span><span class="comment">/* Bitfield definition for register of struct WAVE: MAX_LEVEL1 */</span></div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno">  489</span><span class="comment">/*</span></div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno">  490</span><span class="comment"> * LIMIT_LEVEL1 (RW)</span></div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno">  491</span><span class="comment"> *</span></div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno">  492</span><span class="comment"> * high area limit level1</span></div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno">  493</span><span class="comment"> */</span></div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#af8a72db73d878ee39f8bfd19e3c493f2">  494</a></span><span class="preprocessor">#define QEOV2_WAVE_LIMIT1_MAX_LEVEL1_LIMIT_LEVEL1_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a042cfbd12e28ea4b0504538fafd9e926">  495</a></span><span class="preprocessor">#define QEOV2_WAVE_LIMIT1_MAX_LEVEL1_LIMIT_LEVEL1_SHIFT (0U)</span></div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a0fcdb325bf8eec8c421bcd43b554abd4">  496</a></span><span class="preprocessor">#define QEOV2_WAVE_LIMIT1_MAX_LEVEL1_LIMIT_LEVEL1_SET(x) (((uint32_t)(x) &lt;&lt; QEOV2_WAVE_LIMIT1_MAX_LEVEL1_LIMIT_LEVEL1_SHIFT) &amp; QEOV2_WAVE_LIMIT1_MAX_LEVEL1_LIMIT_LEVEL1_MASK)</span></div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a81ea490a53c475a647b743a77ecb780d">  497</a></span><span class="preprocessor">#define QEOV2_WAVE_LIMIT1_MAX_LEVEL1_LIMIT_LEVEL1_GET(x) (((uint32_t)(x) &amp; QEOV2_WAVE_LIMIT1_MAX_LEVEL1_LIMIT_LEVEL1_MASK) &gt;&gt; QEOV2_WAVE_LIMIT1_MAX_LEVEL1_LIMIT_LEVEL1_SHIFT)</span></div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span> </div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span><span class="comment">/* Bitfield definition for register of struct WAVE: WAVE0 */</span></div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno">  500</span><span class="comment">/*</span></div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno">  501</span><span class="comment"> * VAL (RW)</span></div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno">  502</span><span class="comment"> *</span></div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno">  503</span><span class="comment"> * wave0 deadzone shifter value</span></div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno">  504</span><span class="comment"> */</span></div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#aef162232481b835e404ed650b05da060">  505</a></span><span class="preprocessor">#define QEOV2_WAVE_DEADZONE_SHIFT_VAL_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#aeed676003473a2b32f7c443ec372295e">  506</a></span><span class="preprocessor">#define QEOV2_WAVE_DEADZONE_SHIFT_VAL_SHIFT (0U)</span></div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a0b80cae90134d16ecc516cbdf89a0fd9">  507</a></span><span class="preprocessor">#define QEOV2_WAVE_DEADZONE_SHIFT_VAL_SET(x) (((uint32_t)(x) &lt;&lt; QEOV2_WAVE_DEADZONE_SHIFT_VAL_SHIFT) &amp; QEOV2_WAVE_DEADZONE_SHIFT_VAL_MASK)</span></div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a569b682d90f64c0b09e4ec10b0382d4e">  508</a></span><span class="preprocessor">#define QEOV2_WAVE_DEADZONE_SHIFT_VAL_GET(x) (((uint32_t)(x) &amp; QEOV2_WAVE_DEADZONE_SHIFT_VAL_MASK) &gt;&gt; QEOV2_WAVE_DEADZONE_SHIFT_VAL_SHIFT)</span></div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno">  509</span> </div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno">  510</span><span class="comment">/* Bitfield definition for register of struct WAVE: PWM_CYCLE */</span></div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno">  511</span><span class="comment">/*</span></div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno">  512</span><span class="comment"> * VAL (RW)</span></div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno">  513</span><span class="comment"> *</span></div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno">  514</span><span class="comment"> * pwm_cycle</span></div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno">  515</span><span class="comment"> */</span></div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a1ac1f82a379e5e40d0980c8b177da081">  516</a></span><span class="preprocessor">#define QEOV2_WAVE_PWM_CYCLE_VAL_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a2214f36b4315d2a6a9337b7851036bb7">  517</a></span><span class="preprocessor">#define QEOV2_WAVE_PWM_CYCLE_VAL_SHIFT (0U)</span></div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#afc5a64179d5e0557c850c68099aa1ada">  518</a></span><span class="preprocessor">#define QEOV2_WAVE_PWM_CYCLE_VAL_SET(x) (((uint32_t)(x) &lt;&lt; QEOV2_WAVE_PWM_CYCLE_VAL_SHIFT) &amp; QEOV2_WAVE_PWM_CYCLE_VAL_MASK)</span></div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a17f450d08044d5e37ecdd25675e88590">  519</a></span><span class="preprocessor">#define QEOV2_WAVE_PWM_CYCLE_VAL_GET(x) (((uint32_t)(x) &amp; QEOV2_WAVE_PWM_CYCLE_VAL_MASK) &gt;&gt; QEOV2_WAVE_PWM_CYCLE_VAL_SHIFT)</span></div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno">  520</span> </div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno">  521</span><span class="comment">/* Bitfield definition for register of struct ABZ: MODE */</span></div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno">  522</span><span class="comment">/*</span></div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno">  523</span><span class="comment"> * ABZ_OUTPUT_ENABLE (RW)</span></div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno">  524</span><span class="comment"> *</span></div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno">  525</span><span class="comment"> * abz output enable：</span></div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno">  526</span><span class="comment"> * 0：abz output disable, all keep 0</span></div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno">  527</span><span class="comment"> * 1：abz output enable.</span></div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno">  528</span><span class="comment"> */</span></div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a203194253ceb693db06b9b9236d8c2ef">  529</a></span><span class="preprocessor">#define QEOV2_ABZ_MODE_ABZ_OUTPUT_ENABLE_MASK (0x80000000UL)</span></div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#af3ccefb626e6b3bd52b2fceeaf9d24b5">  530</a></span><span class="preprocessor">#define QEOV2_ABZ_MODE_ABZ_OUTPUT_ENABLE_SHIFT (31U)</span></div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a4a97455d3dfcfef00cb5ff4f8785aa88">  531</a></span><span class="preprocessor">#define QEOV2_ABZ_MODE_ABZ_OUTPUT_ENABLE_SET(x) (((uint32_t)(x) &lt;&lt; QEOV2_ABZ_MODE_ABZ_OUTPUT_ENABLE_SHIFT) &amp; QEOV2_ABZ_MODE_ABZ_OUTPUT_ENABLE_MASK)</span></div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a6a8840301f65288d292d7c91081b62eb">  532</a></span><span class="preprocessor">#define QEOV2_ABZ_MODE_ABZ_OUTPUT_ENABLE_GET(x) (((uint32_t)(x) &amp; QEOV2_ABZ_MODE_ABZ_OUTPUT_ENABLE_MASK) &gt;&gt; QEOV2_ABZ_MODE_ABZ_OUTPUT_ENABLE_SHIFT)</span></div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno">  533</span> </div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno">  534</span><span class="comment">/*</span></div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno">  535</span><span class="comment"> * REVERSE_EDGE_TYPE (RW)</span></div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno">  536</span><span class="comment"> *</span></div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno">  537</span><span class="comment"> * pulse reverse wave，reverse edge point:</span></div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno">  538</span><span class="comment"> * 0: between pulse&#39;s posedge and negedge, min period dedicated by the num line_width</span></div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno">  539</span><span class="comment"> * 1: edge change point flow pulse&#39;s negedge.</span></div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno">  540</span><span class="comment"> */</span></div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a494f63758bfee533037383163f751e5d">  541</a></span><span class="preprocessor">#define QEOV2_ABZ_MODE_REVERSE_EDGE_TYPE_MASK (0x10000000UL)</span></div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#af3054e9f3c627b9fd7384652c82c0a56">  542</a></span><span class="preprocessor">#define QEOV2_ABZ_MODE_REVERSE_EDGE_TYPE_SHIFT (28U)</span></div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#aba2c075b1063ae93b6be7cb23518800d">  543</a></span><span class="preprocessor">#define QEOV2_ABZ_MODE_REVERSE_EDGE_TYPE_SET(x) (((uint32_t)(x) &lt;&lt; QEOV2_ABZ_MODE_REVERSE_EDGE_TYPE_SHIFT) &amp; QEOV2_ABZ_MODE_REVERSE_EDGE_TYPE_MASK)</span></div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#ae4e27280fcc67cefd0eb76cd6f5894c5">  544</a></span><span class="preprocessor">#define QEOV2_ABZ_MODE_REVERSE_EDGE_TYPE_GET(x) (((uint32_t)(x) &amp; QEOV2_ABZ_MODE_REVERSE_EDGE_TYPE_MASK) &gt;&gt; QEOV2_ABZ_MODE_REVERSE_EDGE_TYPE_SHIFT)</span></div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno">  545</span> </div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno">  546</span><span class="comment">/*</span></div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno">  547</span><span class="comment"> * POSITION_SYNC_MODE (RW)</span></div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno">  548</span><span class="comment"> *</span></div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno">  549</span><span class="comment"> * position sync mode:</span></div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno">  550</span><span class="comment"> * 0: only sync integer line part into qeo own position.</span></div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno">  551</span><span class="comment"> * 1: sync integer and fraction part into qeo own position.</span></div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno">  552</span><span class="comment"> */</span></div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#ab213e2aed490724b48918c04851ff073">  553</a></span><span class="preprocessor">#define QEOV2_ABZ_MODE_POSITION_SYNC_MODE_MASK (0x8000000UL)</span></div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a1527e1f7450033fa12f29e0b9a181b6d">  554</a></span><span class="preprocessor">#define QEOV2_ABZ_MODE_POSITION_SYNC_MODE_SHIFT (27U)</span></div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#ad48f104c9102f6393d0102c9ecac7616">  555</a></span><span class="preprocessor">#define QEOV2_ABZ_MODE_POSITION_SYNC_MODE_SET(x) (((uint32_t)(x) &lt;&lt; QEOV2_ABZ_MODE_POSITION_SYNC_MODE_SHIFT) &amp; QEOV2_ABZ_MODE_POSITION_SYNC_MODE_MASK)</span></div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a4b2e035b84c481b3fdbd68b035e94014">  556</a></span><span class="preprocessor">#define QEOV2_ABZ_MODE_POSITION_SYNC_MODE_GET(x) (((uint32_t)(x) &amp; QEOV2_ABZ_MODE_POSITION_SYNC_MODE_MASK) &gt;&gt; QEOV2_ABZ_MODE_POSITION_SYNC_MODE_SHIFT)</span></div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno">  557</span> </div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno">  558</span><span class="comment">/*</span></div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno">  559</span><span class="comment"> * EN_WDOG (RW)</span></div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno">  560</span><span class="comment"> *</span></div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno">  561</span><span class="comment"> * enable abz wdog:</span></div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno">  562</span><span class="comment"> * 0: disable abz wdog.</span></div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno">  563</span><span class="comment"> * 1: enable abz wdog.</span></div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno">  564</span><span class="comment"> */</span></div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#abf6f85638cf1cebe1ed92db5ee2d02f0">  565</a></span><span class="preprocessor">#define QEOV2_ABZ_MODE_EN_WDOG_MASK (0x1000000UL)</span></div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a6b7f3f0a3335640505e4d22abef3dcdc">  566</a></span><span class="preprocessor">#define QEOV2_ABZ_MODE_EN_WDOG_SHIFT (24U)</span></div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a49115004c93d462ee5dbe5afd0747076">  567</a></span><span class="preprocessor">#define QEOV2_ABZ_MODE_EN_WDOG_SET(x) (((uint32_t)(x) &lt;&lt; QEOV2_ABZ_MODE_EN_WDOG_SHIFT) &amp; QEOV2_ABZ_MODE_EN_WDOG_MASK)</span></div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#ae0038178cfe9a59e71a8e85bf1ceccee">  568</a></span><span class="preprocessor">#define QEOV2_ABZ_MODE_EN_WDOG_GET(x) (((uint32_t)(x) &amp; QEOV2_ABZ_MODE_EN_WDOG_MASK) &gt;&gt; QEOV2_ABZ_MODE_EN_WDOG_SHIFT)</span></div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno">  569</span> </div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno">  570</span><span class="comment">/*</span></div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno">  571</span><span class="comment"> * Z_POLARITY (RW)</span></div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno">  572</span><span class="comment"> *</span></div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno">  573</span><span class="comment"> * wave_z polarity.</span></div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno">  574</span><span class="comment"> * 0: normal output.</span></div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno">  575</span><span class="comment"> * 1: invert normal output</span></div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno">  576</span><span class="comment"> */</span></div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a0a0d157c2b0739cc77f3a84c4a077c2e">  577</a></span><span class="preprocessor">#define QEOV2_ABZ_MODE_Z_POLARITY_MASK (0x100000UL)</span></div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a1e7df114dc4565c40f40b0ffb99675dc">  578</a></span><span class="preprocessor">#define QEOV2_ABZ_MODE_Z_POLARITY_SHIFT (20U)</span></div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a581827bedc225d07f4be914738404318">  579</a></span><span class="preprocessor">#define QEOV2_ABZ_MODE_Z_POLARITY_SET(x) (((uint32_t)(x) &lt;&lt; QEOV2_ABZ_MODE_Z_POLARITY_SHIFT) &amp; QEOV2_ABZ_MODE_Z_POLARITY_MASK)</span></div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a15a3da35db4ef7d285254f0d3916ef8d">  580</a></span><span class="preprocessor">#define QEOV2_ABZ_MODE_Z_POLARITY_GET(x) (((uint32_t)(x) &amp; QEOV2_ABZ_MODE_Z_POLARITY_MASK) &gt;&gt; QEOV2_ABZ_MODE_Z_POLARITY_SHIFT)</span></div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno">  581</span> </div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno">  582</span><span class="comment">/*</span></div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno">  583</span><span class="comment"> * B_POLARITY (RW)</span></div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno">  584</span><span class="comment"> *</span></div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno">  585</span><span class="comment"> * wave_b polarity.</span></div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno">  586</span><span class="comment"> * 0: normal output.</span></div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno">  587</span><span class="comment"> * 1: invert normal output</span></div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno">  588</span><span class="comment"> */</span></div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#ab3b73b117a682aa479d25a21988ee8d8">  589</a></span><span class="preprocessor">#define QEOV2_ABZ_MODE_B_POLARITY_MASK (0x10000UL)</span></div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a0e1ef32dd076c00b03d4b98ee0ba6680">  590</a></span><span class="preprocessor">#define QEOV2_ABZ_MODE_B_POLARITY_SHIFT (16U)</span></div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a82c4dc54413cf41949fb6a0b80a6ef31">  591</a></span><span class="preprocessor">#define QEOV2_ABZ_MODE_B_POLARITY_SET(x) (((uint32_t)(x) &lt;&lt; QEOV2_ABZ_MODE_B_POLARITY_SHIFT) &amp; QEOV2_ABZ_MODE_B_POLARITY_MASK)</span></div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#ac37af54d83746248eb9f55c44c5996f5">  592</a></span><span class="preprocessor">#define QEOV2_ABZ_MODE_B_POLARITY_GET(x) (((uint32_t)(x) &amp; QEOV2_ABZ_MODE_B_POLARITY_MASK) &gt;&gt; QEOV2_ABZ_MODE_B_POLARITY_SHIFT)</span></div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno">  593</span> </div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno">  594</span><span class="comment">/*</span></div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno">  595</span><span class="comment"> * A_POLARITY (RW)</span></div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno">  596</span><span class="comment"> *</span></div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno">  597</span><span class="comment"> * wave_a polarity.</span></div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno">  598</span><span class="comment"> * 0: normal output.</span></div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno">  599</span><span class="comment"> * 1: invert normal output</span></div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno">  600</span><span class="comment"> */</span></div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a7bd0f45b4513882188089c48ca139635">  601</a></span><span class="preprocessor">#define QEOV2_ABZ_MODE_A_POLARITY_MASK (0x1000U)</span></div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a8f6ff096865fb8f8ecf2f32bbcc3ecfe">  602</a></span><span class="preprocessor">#define QEOV2_ABZ_MODE_A_POLARITY_SHIFT (12U)</span></div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#aa979e5dbbed1dde7b8d3ddb1a298ae98">  603</a></span><span class="preprocessor">#define QEOV2_ABZ_MODE_A_POLARITY_SET(x) (((uint32_t)(x) &lt;&lt; QEOV2_ABZ_MODE_A_POLARITY_SHIFT) &amp; QEOV2_ABZ_MODE_A_POLARITY_MASK)</span></div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a21f65fb811c447718b55688bf5d989c7">  604</a></span><span class="preprocessor">#define QEOV2_ABZ_MODE_A_POLARITY_GET(x) (((uint32_t)(x) &amp; QEOV2_ABZ_MODE_A_POLARITY_MASK) &gt;&gt; QEOV2_ABZ_MODE_A_POLARITY_SHIFT)</span></div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno">  605</span> </div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno">  606</span><span class="comment">/*</span></div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno">  607</span><span class="comment"> * Z_TYPE (RW)</span></div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno">  608</span><span class="comment"> *</span></div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno">  609</span><span class="comment"> * wave_z type:</span></div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno">  610</span><span class="comment"> * 0: zero pulse type, start and end line number decided by z_start、z_end and z_offset.</span></div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno">  611</span><span class="comment"> * 1: zero pulse type, z output start to high when position= z_start, and mantain numbers of 1/4 line cfg in z_pulse_width register</span></div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno">  612</span><span class="comment"> * 2: reserved</span></div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno">  613</span><span class="comment"> * 3: wave_z output as tree-phase wave same as wave_a/wave_b</span></div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno">  614</span><span class="comment"> */</span></div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#ad10672a06af282a10c883bca7b5a8815">  615</a></span><span class="preprocessor">#define QEOV2_ABZ_MODE_Z_TYPE_MASK (0x300U)</span></div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#ae362a7d310cd3c0701c0ea08f891a3c0">  616</a></span><span class="preprocessor">#define QEOV2_ABZ_MODE_Z_TYPE_SHIFT (8U)</span></div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a1f4e3bdb8d68b542788cf966d798872a">  617</a></span><span class="preprocessor">#define QEOV2_ABZ_MODE_Z_TYPE_SET(x) (((uint32_t)(x) &lt;&lt; QEOV2_ABZ_MODE_Z_TYPE_SHIFT) &amp; QEOV2_ABZ_MODE_Z_TYPE_MASK)</span></div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a504c0fb4699e943db666ead05bc16345">  618</a></span><span class="preprocessor">#define QEOV2_ABZ_MODE_Z_TYPE_GET(x) (((uint32_t)(x) &amp; QEOV2_ABZ_MODE_Z_TYPE_MASK) &gt;&gt; QEOV2_ABZ_MODE_Z_TYPE_SHIFT)</span></div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno">  619</span> </div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno">  620</span><span class="comment">/*</span></div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno">  621</span><span class="comment"> * B_TYPE (RW)</span></div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno">  622</span><span class="comment"> *</span></div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno">  623</span><span class="comment"> * wave_b type:</span></div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno">  624</span><span class="comment"> * 0: Two-phase orthogonality wave_b.</span></div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno">  625</span><span class="comment"> * 1: reverse wave of pulse/reverse type.</span></div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno">  626</span><span class="comment"> * 2: down wave of up/down type.</span></div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno">  627</span><span class="comment"> * 3: Three-phase orthogonality wave_b.</span></div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno">  628</span><span class="comment"> */</span></div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a20015d7f3fec5535f14eb17e24563f99">  629</a></span><span class="preprocessor">#define QEOV2_ABZ_MODE_B_TYPE_MASK (0x30U)</span></div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a01709c151d66ba6cd57a7d4bba117ed4">  630</a></span><span class="preprocessor">#define QEOV2_ABZ_MODE_B_TYPE_SHIFT (4U)</span></div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#acf30852d88e2873e45bbefdb23d05e9b">  631</a></span><span class="preprocessor">#define QEOV2_ABZ_MODE_B_TYPE_SET(x) (((uint32_t)(x) &lt;&lt; QEOV2_ABZ_MODE_B_TYPE_SHIFT) &amp; QEOV2_ABZ_MODE_B_TYPE_MASK)</span></div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a2803405778c1437028e24ea44ebf161e">  632</a></span><span class="preprocessor">#define QEOV2_ABZ_MODE_B_TYPE_GET(x) (((uint32_t)(x) &amp; QEOV2_ABZ_MODE_B_TYPE_MASK) &gt;&gt; QEOV2_ABZ_MODE_B_TYPE_SHIFT)</span></div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno">  633</span> </div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno">  634</span><span class="comment">/*</span></div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno">  635</span><span class="comment"> * A_TYPE (RW)</span></div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno">  636</span><span class="comment"> *</span></div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno">  637</span><span class="comment"> * wave_a type:</span></div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno">  638</span><span class="comment"> * 0: Two-phase orthogonality wave_a.</span></div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno">  639</span><span class="comment"> * 1: pulse wave of pulse/reverse type.</span></div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno">  640</span><span class="comment"> * 2: up wave of up/down type.</span></div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno">  641</span><span class="comment"> * 3: Three-phase orthogonality wave_a.</span></div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno">  642</span><span class="comment"> */</span></div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a7f2feaa203ffc5a24df73a8ad97fd2d9">  643</a></span><span class="preprocessor">#define QEOV2_ABZ_MODE_A_TYPE_MASK (0x3U)</span></div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a858527bf2bd8e5e9ddea74516f87e956">  644</a></span><span class="preprocessor">#define QEOV2_ABZ_MODE_A_TYPE_SHIFT (0U)</span></div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#ad2a9772778d7ade19f2180c836ad876b">  645</a></span><span class="preprocessor">#define QEOV2_ABZ_MODE_A_TYPE_SET(x) (((uint32_t)(x) &lt;&lt; QEOV2_ABZ_MODE_A_TYPE_SHIFT) &amp; QEOV2_ABZ_MODE_A_TYPE_MASK)</span></div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#aad232bd466d494b74fc71f84eb79b0da">  646</a></span><span class="preprocessor">#define QEOV2_ABZ_MODE_A_TYPE_GET(x) (((uint32_t)(x) &amp; QEOV2_ABZ_MODE_A_TYPE_MASK) &gt;&gt; QEOV2_ABZ_MODE_A_TYPE_SHIFT)</span></div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno">  647</span> </div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno">  648</span><span class="comment">/* Bitfield definition for register of struct ABZ: RESOLUTION */</span></div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno">  649</span><span class="comment">/*</span></div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno">  650</span><span class="comment"> * LINES (RW)</span></div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno">  651</span><span class="comment"> *</span></div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno">  652</span><span class="comment"> * wave_a/b/z resolution</span></div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno">  653</span><span class="comment"> */</span></div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a1a7390a5f19c775d5f02c48ece044bab">  654</a></span><span class="preprocessor">#define QEOV2_ABZ_RESOLUTION_LINES_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a3a7bbec013161f1ae6e8a06b3dc29184">  655</a></span><span class="preprocessor">#define QEOV2_ABZ_RESOLUTION_LINES_SHIFT (0U)</span></div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#ae1a03825a8ea5bdfe673746cc7f0bb93">  656</a></span><span class="preprocessor">#define QEOV2_ABZ_RESOLUTION_LINES_SET(x) (((uint32_t)(x) &lt;&lt; QEOV2_ABZ_RESOLUTION_LINES_SHIFT) &amp; QEOV2_ABZ_RESOLUTION_LINES_MASK)</span></div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#ab639be671b81b8adf3ef927e8c19a36a">  657</a></span><span class="preprocessor">#define QEOV2_ABZ_RESOLUTION_LINES_GET(x) (((uint32_t)(x) &amp; QEOV2_ABZ_RESOLUTION_LINES_MASK) &gt;&gt; QEOV2_ABZ_RESOLUTION_LINES_SHIFT)</span></div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno">  658</span> </div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno">  659</span><span class="comment">/* Bitfield definition for register of struct ABZ: A */</span></div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno">  660</span><span class="comment">/*</span></div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno">  661</span><span class="comment"> * VAL (RW)</span></div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno">  662</span><span class="comment"> *</span></div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno">  663</span><span class="comment"> * wave_a phase shifter value, default is 0x0. write other value will shift phase early as (cfg_value/2^32) period.</span></div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno">  664</span><span class="comment"> */</span></div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a2fdf267dc720ed20852edc6d61cff275">  665</a></span><span class="preprocessor">#define QEOV2_ABZ_PHASE_SHIFT_VAL_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a554e10dbeffbaa7eb69becd9d14d690c">  666</a></span><span class="preprocessor">#define QEOV2_ABZ_PHASE_SHIFT_VAL_SHIFT (0U)</span></div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a53674394047b01b6dd1f0f523a7b4d50">  667</a></span><span class="preprocessor">#define QEOV2_ABZ_PHASE_SHIFT_VAL_SET(x) (((uint32_t)(x) &lt;&lt; QEOV2_ABZ_PHASE_SHIFT_VAL_SHIFT) &amp; QEOV2_ABZ_PHASE_SHIFT_VAL_MASK)</span></div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a4161604b7b90dbc783f076bb429b9fa6">  668</a></span><span class="preprocessor">#define QEOV2_ABZ_PHASE_SHIFT_VAL_GET(x) (((uint32_t)(x) &amp; QEOV2_ABZ_PHASE_SHIFT_VAL_MASK) &gt;&gt; QEOV2_ABZ_PHASE_SHIFT_VAL_SHIFT)</span></div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno">  669</span> </div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno">  670</span><span class="comment">/* Bitfield definition for register of struct ABZ: LINE_WIDTH */</span></div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno">  671</span><span class="comment">/*</span></div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno">  672</span><span class="comment"> * LINE (RW)</span></div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno">  673</span><span class="comment"> *</span></div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno">  674</span><span class="comment"> * the num of system clk by 1/4 period when using as Two-phase orthogonality.</span></div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno">  675</span><span class="comment"> */</span></div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#aa5f2de9be63f892ad9a8751473981332">  676</a></span><span class="preprocessor">#define QEOV2_ABZ_LINE_WIDTH_LINE_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a122179b6f20cc378140d44a6839e97d0">  677</a></span><span class="preprocessor">#define QEOV2_ABZ_LINE_WIDTH_LINE_SHIFT (0U)</span></div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a6a279b5f81cede093a6b2cf25197e99a">  678</a></span><span class="preprocessor">#define QEOV2_ABZ_LINE_WIDTH_LINE_SET(x) (((uint32_t)(x) &lt;&lt; QEOV2_ABZ_LINE_WIDTH_LINE_SHIFT) &amp; QEOV2_ABZ_LINE_WIDTH_LINE_MASK)</span></div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#ad9007849d01f8a5f29873b1d1c560894">  679</a></span><span class="preprocessor">#define QEOV2_ABZ_LINE_WIDTH_LINE_GET(x) (((uint32_t)(x) &amp; QEOV2_ABZ_LINE_WIDTH_LINE_MASK) &gt;&gt; QEOV2_ABZ_LINE_WIDTH_LINE_SHIFT)</span></div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno">  680</span> </div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno">  681</span><span class="comment">/* Bitfield definition for register of struct ABZ: WDOG_WIDTH */</span></div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno">  682</span><span class="comment">/*</span></div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno">  683</span><span class="comment"> * WIDTH (RW)</span></div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno">  684</span><span class="comment"> *</span></div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno">  685</span><span class="comment"> * wave will step 1/4 line to reminder user QEO still in controlled if QEO has no any toggle after the num of wdog_width sys clk.</span></div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno">  686</span><span class="comment"> */</span></div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a35d32694a93a8c169aee73af03d165c2">  687</a></span><span class="preprocessor">#define QEOV2_ABZ_WDOG_WIDTH_WIDTH_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a7b5b4749eb064f623e0d86451de4a147">  688</a></span><span class="preprocessor">#define QEOV2_ABZ_WDOG_WIDTH_WIDTH_SHIFT (0U)</span></div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#abb12e0d55d72d0666dfefe97d73a53cc">  689</a></span><span class="preprocessor">#define QEOV2_ABZ_WDOG_WIDTH_WIDTH_SET(x) (((uint32_t)(x) &lt;&lt; QEOV2_ABZ_WDOG_WIDTH_WIDTH_SHIFT) &amp; QEOV2_ABZ_WDOG_WIDTH_WIDTH_MASK)</span></div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#af717615e89e69cf3474848980a7e1a4d">  690</a></span><span class="preprocessor">#define QEOV2_ABZ_WDOG_WIDTH_WIDTH_GET(x) (((uint32_t)(x) &amp; QEOV2_ABZ_WDOG_WIDTH_WIDTH_MASK) &gt;&gt; QEOV2_ABZ_WDOG_WIDTH_WIDTH_SHIFT)</span></div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno">  691</span> </div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno">  692</span><span class="comment">/* Bitfield definition for register of struct ABZ: POSTION_SYNC */</span></div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno">  693</span><span class="comment">/*</span></div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno">  694</span><span class="comment"> * POSTION (WO)</span></div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno">  695</span><span class="comment"> *</span></div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno">  696</span><span class="comment"> * load next valid postion into  abz owned postion.  always read 0</span></div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno">  697</span><span class="comment"> * 0: sync abz owned postion with next valid postion.</span></div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno">  698</span><span class="comment"> * 1: not sync.</span></div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno">  699</span><span class="comment"> */</span></div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#af87451bf4a10f7a461ca74bd6cb27bdb">  700</a></span><span class="preprocessor">#define QEOV2_ABZ_POSTION_SYNC_POSTION_MASK (0x1U)</span></div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a734e355464045cced68637a13da848c7">  701</a></span><span class="preprocessor">#define QEOV2_ABZ_POSTION_SYNC_POSTION_SHIFT (0U)</span></div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#aae5413f471e254cb182032f9ae04b47f">  702</a></span><span class="preprocessor">#define QEOV2_ABZ_POSTION_SYNC_POSTION_SET(x) (((uint32_t)(x) &lt;&lt; QEOV2_ABZ_POSTION_SYNC_POSTION_SHIFT) &amp; QEOV2_ABZ_POSTION_SYNC_POSTION_MASK)</span></div>
<div class="line"><a id="l00703" name="l00703"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a0ec22f5ea01b1c336d2de40491a0fdb7">  703</a></span><span class="preprocessor">#define QEOV2_ABZ_POSTION_SYNC_POSTION_GET(x) (((uint32_t)(x) &amp; QEOV2_ABZ_POSTION_SYNC_POSTION_MASK) &gt;&gt; QEOV2_ABZ_POSTION_SYNC_POSTION_SHIFT)</span></div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno">  704</span> </div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno">  705</span><span class="comment">/* Bitfield definition for register of struct ABZ: OVERALL_OFFSET */</span></div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno">  706</span><span class="comment">/*</span></div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno">  707</span><span class="comment"> * VAL (RW)</span></div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno">  708</span><span class="comment"> *</span></div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno">  709</span><span class="comment"> * abz position overall offset, it affects abz position before resolution convert</span></div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno">  710</span><span class="comment"> */</span></div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a225c4fafed7a1be71e57270d4fb5be47">  711</a></span><span class="preprocessor">#define QEOV2_ABZ_OVERALL_OFFSET_VAL_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#ad7e09f6a9f79feec50a2d685a6537305">  712</a></span><span class="preprocessor">#define QEOV2_ABZ_OVERALL_OFFSET_VAL_SHIFT (0U)</span></div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#abb5a3d7d9665031774e0b931eecda55a">  713</a></span><span class="preprocessor">#define QEOV2_ABZ_OVERALL_OFFSET_VAL_SET(x) (((uint32_t)(x) &lt;&lt; QEOV2_ABZ_OVERALL_OFFSET_VAL_SHIFT) &amp; QEOV2_ABZ_OVERALL_OFFSET_VAL_MASK)</span></div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a6f7b4318e2cf789039d0e978ab5f4274">  714</a></span><span class="preprocessor">#define QEOV2_ABZ_OVERALL_OFFSET_VAL_GET(x) (((uint32_t)(x) &amp; QEOV2_ABZ_OVERALL_OFFSET_VAL_MASK) &gt;&gt; QEOV2_ABZ_OVERALL_OFFSET_VAL_SHIFT)</span></div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno">  715</span> </div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno">  716</span><span class="comment">/* Bitfield definition for register of struct ABZ: Z_START */</span></div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno">  717</span><span class="comment">/*</span></div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno">  718</span><span class="comment"> * Z_START (RW)</span></div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno">  719</span><span class="comment"> *</span></div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno">  720</span><span class="comment"> * number of Z start line</span></div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno">  721</span><span class="comment"> */</span></div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a4fe14b6f206c22683437a56d93f18e0e">  722</a></span><span class="preprocessor">#define QEOV2_ABZ_Z_START_Z_START_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#af372a10eccd0368d021aa8015ee3dc12">  723</a></span><span class="preprocessor">#define QEOV2_ABZ_Z_START_Z_START_SHIFT (0U)</span></div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#abfa1d792aa27152d224d0710bdecef4c">  724</a></span><span class="preprocessor">#define QEOV2_ABZ_Z_START_Z_START_SET(x) (((uint32_t)(x) &lt;&lt; QEOV2_ABZ_Z_START_Z_START_SHIFT) &amp; QEOV2_ABZ_Z_START_Z_START_MASK)</span></div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a9f4590f60f4fefd41d0b4d387c7c0c8c">  725</a></span><span class="preprocessor">#define QEOV2_ABZ_Z_START_Z_START_GET(x) (((uint32_t)(x) &amp; QEOV2_ABZ_Z_START_Z_START_MASK) &gt;&gt; QEOV2_ABZ_Z_START_Z_START_SHIFT)</span></div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno">  726</span> </div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno">  727</span><span class="comment">/* Bitfield definition for register of struct ABZ: Z_END */</span></div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno">  728</span><span class="comment">/*</span></div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno">  729</span><span class="comment"> * Z_END (RW)</span></div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno">  730</span><span class="comment"> *</span></div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno">  731</span><span class="comment"> * number of Z end line</span></div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno">  732</span><span class="comment"> */</span></div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a076a2ab29ba9f93a12234f8e9de8e710">  733</a></span><span class="preprocessor">#define QEOV2_ABZ_Z_END_Z_END_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a353dd1a2d96c7130ca2cff742e307e27">  734</a></span><span class="preprocessor">#define QEOV2_ABZ_Z_END_Z_END_SHIFT (0U)</span></div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a09c458667a3948610895e4a793a59558">  735</a></span><span class="preprocessor">#define QEOV2_ABZ_Z_END_Z_END_SET(x) (((uint32_t)(x) &lt;&lt; QEOV2_ABZ_Z_END_Z_END_SHIFT) &amp; QEOV2_ABZ_Z_END_Z_END_MASK)</span></div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#abbabc9d37af4d0e1693a6b0712af69b6">  736</a></span><span class="preprocessor">#define QEOV2_ABZ_Z_END_Z_END_GET(x) (((uint32_t)(x) &amp; QEOV2_ABZ_Z_END_Z_END_MASK) &gt;&gt; QEOV2_ABZ_Z_END_Z_END_SHIFT)</span></div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno">  737</span> </div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno">  738</span><span class="comment">/* Bitfield definition for register of struct ABZ: Z_OFFSET */</span></div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno">  739</span><span class="comment">/*</span></div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno">  740</span><span class="comment"> * Z_END_OFFSET (RW)</span></div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno">  741</span><span class="comment"> *</span></div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno">  742</span><span class="comment"> * number of Z end 1/4 line</span></div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno">  743</span><span class="comment"> */</span></div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a267ef2cedd5a08bc65fefdca85f1bb89">  744</a></span><span class="preprocessor">#define QEOV2_ABZ_Z_OFFSET_Z_END_OFFSET_MASK (0x300U)</span></div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#aa0002464f7ce5ce419934e8344c5d84f">  745</a></span><span class="preprocessor">#define QEOV2_ABZ_Z_OFFSET_Z_END_OFFSET_SHIFT (8U)</span></div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a9f0aff0e75e7baf630019c2fec999b2e">  746</a></span><span class="preprocessor">#define QEOV2_ABZ_Z_OFFSET_Z_END_OFFSET_SET(x) (((uint32_t)(x) &lt;&lt; QEOV2_ABZ_Z_OFFSET_Z_END_OFFSET_SHIFT) &amp; QEOV2_ABZ_Z_OFFSET_Z_END_OFFSET_MASK)</span></div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#ad1d3940bf2193c40019f242b13fccd02">  747</a></span><span class="preprocessor">#define QEOV2_ABZ_Z_OFFSET_Z_END_OFFSET_GET(x) (((uint32_t)(x) &amp; QEOV2_ABZ_Z_OFFSET_Z_END_OFFSET_MASK) &gt;&gt; QEOV2_ABZ_Z_OFFSET_Z_END_OFFSET_SHIFT)</span></div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno">  748</span> </div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno">  749</span><span class="comment">/*</span></div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno">  750</span><span class="comment"> * Z_START_OFFSET (RW)</span></div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno">  751</span><span class="comment"> *</span></div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno">  752</span><span class="comment"> * number of Z start 1/4 line</span></div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno">  753</span><span class="comment"> */</span></div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a10a560881e060d938583bfc2a0eab7c5">  754</a></span><span class="preprocessor">#define QEOV2_ABZ_Z_OFFSET_Z_START_OFFSET_MASK (0x30U)</span></div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a2d1f7929233041cc1bf3c65fa4516503">  755</a></span><span class="preprocessor">#define QEOV2_ABZ_Z_OFFSET_Z_START_OFFSET_SHIFT (4U)</span></div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a43ff20ed4124dda19234b4cf38b6b6b4">  756</a></span><span class="preprocessor">#define QEOV2_ABZ_Z_OFFSET_Z_START_OFFSET_SET(x) (((uint32_t)(x) &lt;&lt; QEOV2_ABZ_Z_OFFSET_Z_START_OFFSET_SHIFT) &amp; QEOV2_ABZ_Z_OFFSET_Z_START_OFFSET_MASK)</span></div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a56e246ac970b6841acc8eb12a4f621db">  757</a></span><span class="preprocessor">#define QEOV2_ABZ_Z_OFFSET_Z_START_OFFSET_GET(x) (((uint32_t)(x) &amp; QEOV2_ABZ_Z_OFFSET_Z_START_OFFSET_MASK) &gt;&gt; QEOV2_ABZ_Z_OFFSET_Z_START_OFFSET_SHIFT)</span></div>
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno">  758</span> </div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno">  759</span><span class="comment">/* Bitfield definition for register of struct ABZ: Z_PULSE_WIDTH */</span></div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno">  760</span><span class="comment">/*</span></div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno">  761</span><span class="comment"> * VAL (RW)</span></div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno">  762</span><span class="comment"> *</span></div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno">  763</span><span class="comment"> * number of z_pulse_width</span></div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno">  764</span><span class="comment"> */</span></div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a48e64ec6864d312a32d4c40a2720fbb6">  765</a></span><span class="preprocessor">#define QEOV2_ABZ_Z_PULSE_WIDTH_VAL_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a5d50b4f5bd7e213f71f5e944c5abac66">  766</a></span><span class="preprocessor">#define QEOV2_ABZ_Z_PULSE_WIDTH_VAL_SHIFT (0U)</span></div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a44c263d4b4d8af00a5c324580b2c73d4">  767</a></span><span class="preprocessor">#define QEOV2_ABZ_Z_PULSE_WIDTH_VAL_SET(x) (((uint32_t)(x) &lt;&lt; QEOV2_ABZ_Z_PULSE_WIDTH_VAL_SHIFT) &amp; QEOV2_ABZ_Z_PULSE_WIDTH_VAL_MASK)</span></div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a051c8b3f91c6c8ed335906fe60707fd8">  768</a></span><span class="preprocessor">#define QEOV2_ABZ_Z_PULSE_WIDTH_VAL_GET(x) (((uint32_t)(x) &amp; QEOV2_ABZ_Z_PULSE_WIDTH_VAL_MASK) &gt;&gt; QEOV2_ABZ_Z_PULSE_WIDTH_VAL_SHIFT)</span></div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno">  769</span> </div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno">  770</span><span class="comment">/* Bitfield definition for register of struct PWM: MODE */</span></div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno">  771</span><span class="comment">/*</span></div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno">  772</span><span class="comment"> * PWM7_SAFETY (RW)</span></div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno">  773</span><span class="comment"> *</span></div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno">  774</span><span class="comment"> * PWM safety mode phase table</span></div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno">  775</span><span class="comment"> */</span></div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#aace441520c50f5179371be87af95f7cf">  776</a></span><span class="preprocessor">#define QEOV2_PWM_MODE_PWM7_SAFETY_MASK (0xC0000000UL)</span></div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a314806cce006cb7e93ec6d601501e96c">  777</a></span><span class="preprocessor">#define QEOV2_PWM_MODE_PWM7_SAFETY_SHIFT (30U)</span></div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a74d5d924e9a69afa5f6f591f6ce68cb9">  778</a></span><span class="preprocessor">#define QEOV2_PWM_MODE_PWM7_SAFETY_SET(x) (((uint32_t)(x) &lt;&lt; QEOV2_PWM_MODE_PWM7_SAFETY_SHIFT) &amp; QEOV2_PWM_MODE_PWM7_SAFETY_MASK)</span></div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a122bb554d53d6773bd36230638596d06">  779</a></span><span class="preprocessor">#define QEOV2_PWM_MODE_PWM7_SAFETY_GET(x) (((uint32_t)(x) &amp; QEOV2_PWM_MODE_PWM7_SAFETY_MASK) &gt;&gt; QEOV2_PWM_MODE_PWM7_SAFETY_SHIFT)</span></div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno">  780</span> </div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno">  781</span><span class="comment">/*</span></div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno">  782</span><span class="comment"> * PWM6_SAFETY (RW)</span></div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno">  783</span><span class="comment"> *</span></div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno">  784</span><span class="comment"> * PWM safety mode phase table</span></div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno">  785</span><span class="comment"> */</span></div>
<div class="line"><a id="l00786" name="l00786"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a9e7acb40812408e794342eb0e91c9df0">  786</a></span><span class="preprocessor">#define QEOV2_PWM_MODE_PWM6_SAFETY_MASK (0x30000000UL)</span></div>
<div class="line"><a id="l00787" name="l00787"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a13e1caab13f11abe128ad8cb142b856a">  787</a></span><span class="preprocessor">#define QEOV2_PWM_MODE_PWM6_SAFETY_SHIFT (28U)</span></div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#aa0889ff1e21303aa080df1273615573e">  788</a></span><span class="preprocessor">#define QEOV2_PWM_MODE_PWM6_SAFETY_SET(x) (((uint32_t)(x) &lt;&lt; QEOV2_PWM_MODE_PWM6_SAFETY_SHIFT) &amp; QEOV2_PWM_MODE_PWM6_SAFETY_MASK)</span></div>
<div class="line"><a id="l00789" name="l00789"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a3e79fbda58ccd980574be57abb611e55">  789</a></span><span class="preprocessor">#define QEOV2_PWM_MODE_PWM6_SAFETY_GET(x) (((uint32_t)(x) &amp; QEOV2_PWM_MODE_PWM6_SAFETY_MASK) &gt;&gt; QEOV2_PWM_MODE_PWM6_SAFETY_SHIFT)</span></div>
<div class="line"><a id="l00790" name="l00790"></a><span class="lineno">  790</span> </div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno">  791</span><span class="comment">/*</span></div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno">  792</span><span class="comment"> * PWM5_SAFETY (RW)</span></div>
<div class="line"><a id="l00793" name="l00793"></a><span class="lineno">  793</span><span class="comment"> *</span></div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno">  794</span><span class="comment"> * PWM safety mode phase table</span></div>
<div class="line"><a id="l00795" name="l00795"></a><span class="lineno">  795</span><span class="comment"> */</span></div>
<div class="line"><a id="l00796" name="l00796"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#af32a50fa41de966694c145393ffe4189">  796</a></span><span class="preprocessor">#define QEOV2_PWM_MODE_PWM5_SAFETY_MASK (0xC000000UL)</span></div>
<div class="line"><a id="l00797" name="l00797"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#afe36117aa01b266a5f709456fa85000a">  797</a></span><span class="preprocessor">#define QEOV2_PWM_MODE_PWM5_SAFETY_SHIFT (26U)</span></div>
<div class="line"><a id="l00798" name="l00798"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a3f1d1c3fea37a8629be37b8455f589aa">  798</a></span><span class="preprocessor">#define QEOV2_PWM_MODE_PWM5_SAFETY_SET(x) (((uint32_t)(x) &lt;&lt; QEOV2_PWM_MODE_PWM5_SAFETY_SHIFT) &amp; QEOV2_PWM_MODE_PWM5_SAFETY_MASK)</span></div>
<div class="line"><a id="l00799" name="l00799"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#aa6fb9be6996c052e68974911d9e04f76">  799</a></span><span class="preprocessor">#define QEOV2_PWM_MODE_PWM5_SAFETY_GET(x) (((uint32_t)(x) &amp; QEOV2_PWM_MODE_PWM5_SAFETY_MASK) &gt;&gt; QEOV2_PWM_MODE_PWM5_SAFETY_SHIFT)</span></div>
<div class="line"><a id="l00800" name="l00800"></a><span class="lineno">  800</span> </div>
<div class="line"><a id="l00801" name="l00801"></a><span class="lineno">  801</span><span class="comment">/*</span></div>
<div class="line"><a id="l00802" name="l00802"></a><span class="lineno">  802</span><span class="comment"> * PWM4_SAFETY (RW)</span></div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno">  803</span><span class="comment"> *</span></div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno">  804</span><span class="comment"> * PWM safety mode phase table</span></div>
<div class="line"><a id="l00805" name="l00805"></a><span class="lineno">  805</span><span class="comment"> */</span></div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#ab249c8a7913a00d5acfbe58ecd1bd120">  806</a></span><span class="preprocessor">#define QEOV2_PWM_MODE_PWM4_SAFETY_MASK (0x3000000UL)</span></div>
<div class="line"><a id="l00807" name="l00807"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a9b882a7005885ddc55a27bab27ce7555">  807</a></span><span class="preprocessor">#define QEOV2_PWM_MODE_PWM4_SAFETY_SHIFT (24U)</span></div>
<div class="line"><a id="l00808" name="l00808"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#ad995f809ee4b23ec535839653c7f2a9f">  808</a></span><span class="preprocessor">#define QEOV2_PWM_MODE_PWM4_SAFETY_SET(x) (((uint32_t)(x) &lt;&lt; QEOV2_PWM_MODE_PWM4_SAFETY_SHIFT) &amp; QEOV2_PWM_MODE_PWM4_SAFETY_MASK)</span></div>
<div class="line"><a id="l00809" name="l00809"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a81497cff33d53ae454f9cc30ba86c8a1">  809</a></span><span class="preprocessor">#define QEOV2_PWM_MODE_PWM4_SAFETY_GET(x) (((uint32_t)(x) &amp; QEOV2_PWM_MODE_PWM4_SAFETY_MASK) &gt;&gt; QEOV2_PWM_MODE_PWM4_SAFETY_SHIFT)</span></div>
<div class="line"><a id="l00810" name="l00810"></a><span class="lineno">  810</span> </div>
<div class="line"><a id="l00811" name="l00811"></a><span class="lineno">  811</span><span class="comment">/*</span></div>
<div class="line"><a id="l00812" name="l00812"></a><span class="lineno">  812</span><span class="comment"> * PWM3_SAFETY (RW)</span></div>
<div class="line"><a id="l00813" name="l00813"></a><span class="lineno">  813</span><span class="comment"> *</span></div>
<div class="line"><a id="l00814" name="l00814"></a><span class="lineno">  814</span><span class="comment"> * PWM safety mode phase table</span></div>
<div class="line"><a id="l00815" name="l00815"></a><span class="lineno">  815</span><span class="comment"> */</span></div>
<div class="line"><a id="l00816" name="l00816"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a09032fc74563bc4446fc8e81e1094c57">  816</a></span><span class="preprocessor">#define QEOV2_PWM_MODE_PWM3_SAFETY_MASK (0xC00000UL)</span></div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a28f98690f5dff2059f8673ce009223d7">  817</a></span><span class="preprocessor">#define QEOV2_PWM_MODE_PWM3_SAFETY_SHIFT (22U)</span></div>
<div class="line"><a id="l00818" name="l00818"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a3d37889645a517f69f11969c4643c428">  818</a></span><span class="preprocessor">#define QEOV2_PWM_MODE_PWM3_SAFETY_SET(x) (((uint32_t)(x) &lt;&lt; QEOV2_PWM_MODE_PWM3_SAFETY_SHIFT) &amp; QEOV2_PWM_MODE_PWM3_SAFETY_MASK)</span></div>
<div class="line"><a id="l00819" name="l00819"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a83ebd01793e1d6847e0af8ac381c6d69">  819</a></span><span class="preprocessor">#define QEOV2_PWM_MODE_PWM3_SAFETY_GET(x) (((uint32_t)(x) &amp; QEOV2_PWM_MODE_PWM3_SAFETY_MASK) &gt;&gt; QEOV2_PWM_MODE_PWM3_SAFETY_SHIFT)</span></div>
<div class="line"><a id="l00820" name="l00820"></a><span class="lineno">  820</span> </div>
<div class="line"><a id="l00821" name="l00821"></a><span class="lineno">  821</span><span class="comment">/*</span></div>
<div class="line"><a id="l00822" name="l00822"></a><span class="lineno">  822</span><span class="comment"> * PWM2_SAFETY (RW)</span></div>
<div class="line"><a id="l00823" name="l00823"></a><span class="lineno">  823</span><span class="comment"> *</span></div>
<div class="line"><a id="l00824" name="l00824"></a><span class="lineno">  824</span><span class="comment"> * PWM safety mode phase table</span></div>
<div class="line"><a id="l00825" name="l00825"></a><span class="lineno">  825</span><span class="comment"> */</span></div>
<div class="line"><a id="l00826" name="l00826"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#ac41ae9b1016d776ce9126beb6bc779da">  826</a></span><span class="preprocessor">#define QEOV2_PWM_MODE_PWM2_SAFETY_MASK (0x300000UL)</span></div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a061ef3aabd745363caa4a9760da5eb0e">  827</a></span><span class="preprocessor">#define QEOV2_PWM_MODE_PWM2_SAFETY_SHIFT (20U)</span></div>
<div class="line"><a id="l00828" name="l00828"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a5e63b2d5d74ea7d7133a999c2effe1e7">  828</a></span><span class="preprocessor">#define QEOV2_PWM_MODE_PWM2_SAFETY_SET(x) (((uint32_t)(x) &lt;&lt; QEOV2_PWM_MODE_PWM2_SAFETY_SHIFT) &amp; QEOV2_PWM_MODE_PWM2_SAFETY_MASK)</span></div>
<div class="line"><a id="l00829" name="l00829"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a91c201e09333aad90146cbf9a10bb0bb">  829</a></span><span class="preprocessor">#define QEOV2_PWM_MODE_PWM2_SAFETY_GET(x) (((uint32_t)(x) &amp; QEOV2_PWM_MODE_PWM2_SAFETY_MASK) &gt;&gt; QEOV2_PWM_MODE_PWM2_SAFETY_SHIFT)</span></div>
<div class="line"><a id="l00830" name="l00830"></a><span class="lineno">  830</span> </div>
<div class="line"><a id="l00831" name="l00831"></a><span class="lineno">  831</span><span class="comment">/*</span></div>
<div class="line"><a id="l00832" name="l00832"></a><span class="lineno">  832</span><span class="comment"> * PWM1_SAFETY (RW)</span></div>
<div class="line"><a id="l00833" name="l00833"></a><span class="lineno">  833</span><span class="comment"> *</span></div>
<div class="line"><a id="l00834" name="l00834"></a><span class="lineno">  834</span><span class="comment"> * PWM safety mode phase table</span></div>
<div class="line"><a id="l00835" name="l00835"></a><span class="lineno">  835</span><span class="comment"> */</span></div>
<div class="line"><a id="l00836" name="l00836"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#ac0c404c3e7b12b5b4a1b76ab5ffbea9d">  836</a></span><span class="preprocessor">#define QEOV2_PWM_MODE_PWM1_SAFETY_MASK (0xC0000UL)</span></div>
<div class="line"><a id="l00837" name="l00837"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#abe831078d4bcfefc6e7bad3d453b34b8">  837</a></span><span class="preprocessor">#define QEOV2_PWM_MODE_PWM1_SAFETY_SHIFT (18U)</span></div>
<div class="line"><a id="l00838" name="l00838"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a8962062451c537d522fe4b549e139bb6">  838</a></span><span class="preprocessor">#define QEOV2_PWM_MODE_PWM1_SAFETY_SET(x) (((uint32_t)(x) &lt;&lt; QEOV2_PWM_MODE_PWM1_SAFETY_SHIFT) &amp; QEOV2_PWM_MODE_PWM1_SAFETY_MASK)</span></div>
<div class="line"><a id="l00839" name="l00839"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a43f499c03804f158e9058dd709bf24bf">  839</a></span><span class="preprocessor">#define QEOV2_PWM_MODE_PWM1_SAFETY_GET(x) (((uint32_t)(x) &amp; QEOV2_PWM_MODE_PWM1_SAFETY_MASK) &gt;&gt; QEOV2_PWM_MODE_PWM1_SAFETY_SHIFT)</span></div>
<div class="line"><a id="l00840" name="l00840"></a><span class="lineno">  840</span> </div>
<div class="line"><a id="l00841" name="l00841"></a><span class="lineno">  841</span><span class="comment">/*</span></div>
<div class="line"><a id="l00842" name="l00842"></a><span class="lineno">  842</span><span class="comment"> * PWM0_SAFETY (RW)</span></div>
<div class="line"><a id="l00843" name="l00843"></a><span class="lineno">  843</span><span class="comment"> *</span></div>
<div class="line"><a id="l00844" name="l00844"></a><span class="lineno">  844</span><span class="comment"> * PWM safety mode phase table</span></div>
<div class="line"><a id="l00845" name="l00845"></a><span class="lineno">  845</span><span class="comment"> */</span></div>
<div class="line"><a id="l00846" name="l00846"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a32c448b779ec6b5309c3d815cf4b2461">  846</a></span><span class="preprocessor">#define QEOV2_PWM_MODE_PWM0_SAFETY_MASK (0x30000UL)</span></div>
<div class="line"><a id="l00847" name="l00847"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#abd475715ceda8f7d411348d873586c1c">  847</a></span><span class="preprocessor">#define QEOV2_PWM_MODE_PWM0_SAFETY_SHIFT (16U)</span></div>
<div class="line"><a id="l00848" name="l00848"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a14e6724d758c016b2f19a252d867629d">  848</a></span><span class="preprocessor">#define QEOV2_PWM_MODE_PWM0_SAFETY_SET(x) (((uint32_t)(x) &lt;&lt; QEOV2_PWM_MODE_PWM0_SAFETY_SHIFT) &amp; QEOV2_PWM_MODE_PWM0_SAFETY_MASK)</span></div>
<div class="line"><a id="l00849" name="l00849"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a3fac20842e52a648d2153d1dbdf99583">  849</a></span><span class="preprocessor">#define QEOV2_PWM_MODE_PWM0_SAFETY_GET(x) (((uint32_t)(x) &amp; QEOV2_PWM_MODE_PWM0_SAFETY_MASK) &gt;&gt; QEOV2_PWM_MODE_PWM0_SAFETY_SHIFT)</span></div>
<div class="line"><a id="l00850" name="l00850"></a><span class="lineno">  850</span> </div>
<div class="line"><a id="l00851" name="l00851"></a><span class="lineno">  851</span><span class="comment">/*</span></div>
<div class="line"><a id="l00852" name="l00852"></a><span class="lineno">  852</span><span class="comment"> * ENABLE_PWM (RW)</span></div>
<div class="line"><a id="l00853" name="l00853"></a><span class="lineno">  853</span><span class="comment"> *</span></div>
<div class="line"><a id="l00854" name="l00854"></a><span class="lineno">  854</span><span class="comment"> * enable PWM force output</span></div>
<div class="line"><a id="l00855" name="l00855"></a><span class="lineno">  855</span><span class="comment"> * 0: disable</span></div>
<div class="line"><a id="l00856" name="l00856"></a><span class="lineno">  856</span><span class="comment"> * 1: enable</span></div>
<div class="line"><a id="l00857" name="l00857"></a><span class="lineno">  857</span><span class="comment"> */</span></div>
<div class="line"><a id="l00858" name="l00858"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#aaf82e03452a3072f40c129cdfa740f3e">  858</a></span><span class="preprocessor">#define QEOV2_PWM_MODE_ENABLE_PWM_MASK (0x8000U)</span></div>
<div class="line"><a id="l00859" name="l00859"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#afedbd04e5f7ab552268542374c0aec38">  859</a></span><span class="preprocessor">#define QEOV2_PWM_MODE_ENABLE_PWM_SHIFT (15U)</span></div>
<div class="line"><a id="l00860" name="l00860"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a4f56a8c8fd1ca6439e0787d5f467964f">  860</a></span><span class="preprocessor">#define QEOV2_PWM_MODE_ENABLE_PWM_SET(x) (((uint32_t)(x) &lt;&lt; QEOV2_PWM_MODE_ENABLE_PWM_SHIFT) &amp; QEOV2_PWM_MODE_ENABLE_PWM_MASK)</span></div>
<div class="line"><a id="l00861" name="l00861"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#aa42856168002527d5fa3b740341ea9f2">  861</a></span><span class="preprocessor">#define QEOV2_PWM_MODE_ENABLE_PWM_GET(x) (((uint32_t)(x) &amp; QEOV2_PWM_MODE_ENABLE_PWM_MASK) &gt;&gt; QEOV2_PWM_MODE_ENABLE_PWM_SHIFT)</span></div>
<div class="line"><a id="l00862" name="l00862"></a><span class="lineno">  862</span> </div>
<div class="line"><a id="l00863" name="l00863"></a><span class="lineno">  863</span><span class="comment">/*</span></div>
<div class="line"><a id="l00864" name="l00864"></a><span class="lineno">  864</span><span class="comment"> * PWM_ENTER_SAFETY_MODE (RW)</span></div>
<div class="line"><a id="l00865" name="l00865"></a><span class="lineno">  865</span><span class="comment"> *</span></div>
<div class="line"><a id="l00866" name="l00866"></a><span class="lineno">  866</span><span class="comment"> * PWM  enter safety mode</span></div>
<div class="line"><a id="l00867" name="l00867"></a><span class="lineno">  867</span><span class="comment"> * 0: not enter</span></div>
<div class="line"><a id="l00868" name="l00868"></a><span class="lineno">  868</span><span class="comment"> * 1: enter</span></div>
<div class="line"><a id="l00869" name="l00869"></a><span class="lineno">  869</span><span class="comment"> */</span></div>
<div class="line"><a id="l00870" name="l00870"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a0922f3480d1d79f92157f8200d813441">  870</a></span><span class="preprocessor">#define QEOV2_PWM_MODE_PWM_ENTER_SAFETY_MODE_MASK (0x200U)</span></div>
<div class="line"><a id="l00871" name="l00871"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#abd6bbe954b23a8c27da82c8cc2899ed5">  871</a></span><span class="preprocessor">#define QEOV2_PWM_MODE_PWM_ENTER_SAFETY_MODE_SHIFT (9U)</span></div>
<div class="line"><a id="l00872" name="l00872"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a9d5156e4524007d39b39f2baf9b12591">  872</a></span><span class="preprocessor">#define QEOV2_PWM_MODE_PWM_ENTER_SAFETY_MODE_SET(x) (((uint32_t)(x) &lt;&lt; QEOV2_PWM_MODE_PWM_ENTER_SAFETY_MODE_SHIFT) &amp; QEOV2_PWM_MODE_PWM_ENTER_SAFETY_MODE_MASK)</span></div>
<div class="line"><a id="l00873" name="l00873"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a55db412e5c57eb1f8e7523e67a8181b6">  873</a></span><span class="preprocessor">#define QEOV2_PWM_MODE_PWM_ENTER_SAFETY_MODE_GET(x) (((uint32_t)(x) &amp; QEOV2_PWM_MODE_PWM_ENTER_SAFETY_MODE_MASK) &gt;&gt; QEOV2_PWM_MODE_PWM_ENTER_SAFETY_MODE_SHIFT)</span></div>
<div class="line"><a id="l00874" name="l00874"></a><span class="lineno">  874</span> </div>
<div class="line"><a id="l00875" name="l00875"></a><span class="lineno">  875</span><span class="comment">/*</span></div>
<div class="line"><a id="l00876" name="l00876"></a><span class="lineno">  876</span><span class="comment"> * PWM_SAFETY_BYPASS (RW)</span></div>
<div class="line"><a id="l00877" name="l00877"></a><span class="lineno">  877</span><span class="comment"> *</span></div>
<div class="line"><a id="l00878" name="l00878"></a><span class="lineno">  878</span><span class="comment"> * PWM safety mode bypass</span></div>
<div class="line"><a id="l00879" name="l00879"></a><span class="lineno">  879</span><span class="comment"> * 0: not bypass</span></div>
<div class="line"><a id="l00880" name="l00880"></a><span class="lineno">  880</span><span class="comment"> * 1: bypass</span></div>
<div class="line"><a id="l00881" name="l00881"></a><span class="lineno">  881</span><span class="comment"> */</span></div>
<div class="line"><a id="l00882" name="l00882"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a019ac7869afb0c74bb9d3276f1fbff6e">  882</a></span><span class="preprocessor">#define QEOV2_PWM_MODE_PWM_SAFETY_BYPASS_MASK (0x100U)</span></div>
<div class="line"><a id="l00883" name="l00883"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a4fc89cfb8664baeb5e697b84ec4a63bb">  883</a></span><span class="preprocessor">#define QEOV2_PWM_MODE_PWM_SAFETY_BYPASS_SHIFT (8U)</span></div>
<div class="line"><a id="l00884" name="l00884"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a5f9d6afc0535cabe50ff22fd2dc16ac0">  884</a></span><span class="preprocessor">#define QEOV2_PWM_MODE_PWM_SAFETY_BYPASS_SET(x) (((uint32_t)(x) &lt;&lt; QEOV2_PWM_MODE_PWM_SAFETY_BYPASS_SHIFT) &amp; QEOV2_PWM_MODE_PWM_SAFETY_BYPASS_MASK)</span></div>
<div class="line"><a id="l00885" name="l00885"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a755e9ca96a7dc96239005037689f9a52">  885</a></span><span class="preprocessor">#define QEOV2_PWM_MODE_PWM_SAFETY_BYPASS_GET(x) (((uint32_t)(x) &amp; QEOV2_PWM_MODE_PWM_SAFETY_BYPASS_MASK) &gt;&gt; QEOV2_PWM_MODE_PWM_SAFETY_BYPASS_SHIFT)</span></div>
<div class="line"><a id="l00886" name="l00886"></a><span class="lineno">  886</span> </div>
<div class="line"><a id="l00887" name="l00887"></a><span class="lineno">  887</span><span class="comment">/*</span></div>
<div class="line"><a id="l00888" name="l00888"></a><span class="lineno">  888</span><span class="comment"> * REVISE_UP_DN (RW)</span></div>
<div class="line"><a id="l00889" name="l00889"></a><span class="lineno">  889</span><span class="comment"> *</span></div>
<div class="line"><a id="l00890" name="l00890"></a><span class="lineno">  890</span><span class="comment"> * exchange PWM pairs’ output</span></div>
<div class="line"><a id="l00891" name="l00891"></a><span class="lineno">  891</span><span class="comment"> * 0: not exchange.</span></div>
<div class="line"><a id="l00892" name="l00892"></a><span class="lineno">  892</span><span class="comment"> * 1: exchange.</span></div>
<div class="line"><a id="l00893" name="l00893"></a><span class="lineno">  893</span><span class="comment"> */</span></div>
<div class="line"><a id="l00894" name="l00894"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a246dbf4a40b968de21f317e690f74c01">  894</a></span><span class="preprocessor">#define QEOV2_PWM_MODE_REVISE_UP_DN_MASK (0x10U)</span></div>
<div class="line"><a id="l00895" name="l00895"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#ac64cfd280e42035a4aae5513c87a6d71">  895</a></span><span class="preprocessor">#define QEOV2_PWM_MODE_REVISE_UP_DN_SHIFT (4U)</span></div>
<div class="line"><a id="l00896" name="l00896"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a692a428105c659b84fc02abe54cabaf8">  896</a></span><span class="preprocessor">#define QEOV2_PWM_MODE_REVISE_UP_DN_SET(x) (((uint32_t)(x) &lt;&lt; QEOV2_PWM_MODE_REVISE_UP_DN_SHIFT) &amp; QEOV2_PWM_MODE_REVISE_UP_DN_MASK)</span></div>
<div class="line"><a id="l00897" name="l00897"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a7f969598241a1c57211871f04c47df51">  897</a></span><span class="preprocessor">#define QEOV2_PWM_MODE_REVISE_UP_DN_GET(x) (((uint32_t)(x) &amp; QEOV2_PWM_MODE_REVISE_UP_DN_MASK) &gt;&gt; QEOV2_PWM_MODE_REVISE_UP_DN_SHIFT)</span></div>
<div class="line"><a id="l00898" name="l00898"></a><span class="lineno">  898</span> </div>
<div class="line"><a id="l00899" name="l00899"></a><span class="lineno">  899</span><span class="comment">/*</span></div>
<div class="line"><a id="l00900" name="l00900"></a><span class="lineno">  900</span><span class="comment"> * PHASE_NUM (RW)</span></div>
<div class="line"><a id="l00901" name="l00901"></a><span class="lineno">  901</span><span class="comment"> *</span></div>
<div class="line"><a id="l00902" name="l00902"></a><span class="lineno">  902</span><span class="comment"> * pwm force phase number.</span></div>
<div class="line"><a id="l00903" name="l00903"></a><span class="lineno">  903</span><span class="comment"> */</span></div>
<div class="line"><a id="l00904" name="l00904"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#ac937edccda3f293732e029e5528ebbf3">  904</a></span><span class="preprocessor">#define QEOV2_PWM_MODE_PHASE_NUM_MASK (0xFU)</span></div>
<div class="line"><a id="l00905" name="l00905"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a5515701d9b89d94b3b53b8813667a505">  905</a></span><span class="preprocessor">#define QEOV2_PWM_MODE_PHASE_NUM_SHIFT (0U)</span></div>
<div class="line"><a id="l00906" name="l00906"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a3b3437888cb370847b4e27993642233d">  906</a></span><span class="preprocessor">#define QEOV2_PWM_MODE_PHASE_NUM_SET(x) (((uint32_t)(x) &lt;&lt; QEOV2_PWM_MODE_PHASE_NUM_SHIFT) &amp; QEOV2_PWM_MODE_PHASE_NUM_MASK)</span></div>
<div class="line"><a id="l00907" name="l00907"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a0a09527add60ccd745239b130d9ff606">  907</a></span><span class="preprocessor">#define QEOV2_PWM_MODE_PHASE_NUM_GET(x) (((uint32_t)(x) &amp; QEOV2_PWM_MODE_PHASE_NUM_MASK) &gt;&gt; QEOV2_PWM_MODE_PHASE_NUM_SHIFT)</span></div>
<div class="line"><a id="l00908" name="l00908"></a><span class="lineno">  908</span> </div>
<div class="line"><a id="l00909" name="l00909"></a><span class="lineno">  909</span><span class="comment">/* Bitfield definition for register of struct PWM: RESOLUTION */</span></div>
<div class="line"><a id="l00910" name="l00910"></a><span class="lineno">  910</span><span class="comment">/*</span></div>
<div class="line"><a id="l00911" name="l00911"></a><span class="lineno">  911</span><span class="comment"> * LINES (RW)</span></div>
<div class="line"><a id="l00912" name="l00912"></a><span class="lineno">  912</span><span class="comment"> *</span></div>
<div class="line"><a id="l00913" name="l00913"></a><span class="lineno">  913</span><span class="comment"> * pwm resolution</span></div>
<div class="line"><a id="l00914" name="l00914"></a><span class="lineno">  914</span><span class="comment"> */</span></div>
<div class="line"><a id="l00915" name="l00915"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#aabc066acd6f9c6bbbf10d6c81018ca10">  915</a></span><span class="preprocessor">#define QEOV2_PWM_RESOLUTION_LINES_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00916" name="l00916"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#af749e756f84952f534821b9eb2e1bd44">  916</a></span><span class="preprocessor">#define QEOV2_PWM_RESOLUTION_LINES_SHIFT (0U)</span></div>
<div class="line"><a id="l00917" name="l00917"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#aaf9e5a9c5082870d80ec0c3cd69eee0e">  917</a></span><span class="preprocessor">#define QEOV2_PWM_RESOLUTION_LINES_SET(x) (((uint32_t)(x) &lt;&lt; QEOV2_PWM_RESOLUTION_LINES_SHIFT) &amp; QEOV2_PWM_RESOLUTION_LINES_MASK)</span></div>
<div class="line"><a id="l00918" name="l00918"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#acc7902e7bb656b517ef403219bcb84cd">  918</a></span><span class="preprocessor">#define QEOV2_PWM_RESOLUTION_LINES_GET(x) (((uint32_t)(x) &amp; QEOV2_PWM_RESOLUTION_LINES_MASK) &gt;&gt; QEOV2_PWM_RESOLUTION_LINES_SHIFT)</span></div>
<div class="line"><a id="l00919" name="l00919"></a><span class="lineno">  919</span> </div>
<div class="line"><a id="l00920" name="l00920"></a><span class="lineno">  920</span><span class="comment">/* Bitfield definition for register of struct PWM: A */</span></div>
<div class="line"><a id="l00921" name="l00921"></a><span class="lineno">  921</span><span class="comment">/*</span></div>
<div class="line"><a id="l00922" name="l00922"></a><span class="lineno">  922</span><span class="comment"> * VAL (RW)</span></div>
<div class="line"><a id="l00923" name="l00923"></a><span class="lineno">  923</span><span class="comment"> *</span></div>
<div class="line"><a id="l00924" name="l00924"></a><span class="lineno">  924</span><span class="comment"> * pwm_a phase shifter value, default is 0x0. write other value will shift phase early as (cfg_value/2^32) period</span></div>
<div class="line"><a id="l00925" name="l00925"></a><span class="lineno">  925</span><span class="comment"> */</span></div>
<div class="line"><a id="l00926" name="l00926"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#aa3bf6346eaa682469ce25bc8d1af5af8">  926</a></span><span class="preprocessor">#define QEOV2_PWM_PHASE_SHIFT_VAL_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00927" name="l00927"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#af645da91c88d8c2693828f4d097a3f94">  927</a></span><span class="preprocessor">#define QEOV2_PWM_PHASE_SHIFT_VAL_SHIFT (0U)</span></div>
<div class="line"><a id="l00928" name="l00928"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#aff9be6f9eddbd9c3aedc4b172553128f">  928</a></span><span class="preprocessor">#define QEOV2_PWM_PHASE_SHIFT_VAL_SET(x) (((uint32_t)(x) &lt;&lt; QEOV2_PWM_PHASE_SHIFT_VAL_SHIFT) &amp; QEOV2_PWM_PHASE_SHIFT_VAL_MASK)</span></div>
<div class="line"><a id="l00929" name="l00929"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#add67cef89e21ca1420e54c4db43b128c">  929</a></span><span class="preprocessor">#define QEOV2_PWM_PHASE_SHIFT_VAL_GET(x) (((uint32_t)(x) &amp; QEOV2_PWM_PHASE_SHIFT_VAL_MASK) &gt;&gt; QEOV2_PWM_PHASE_SHIFT_VAL_SHIFT)</span></div>
<div class="line"><a id="l00930" name="l00930"></a><span class="lineno">  930</span> </div>
<div class="line"><a id="l00931" name="l00931"></a><span class="lineno">  931</span><span class="comment">/* Bitfield definition for register of struct PWM: POSEDGE0 */</span></div>
<div class="line"><a id="l00932" name="l00932"></a><span class="lineno">  932</span><span class="comment">/*</span></div>
<div class="line"><a id="l00933" name="l00933"></a><span class="lineno">  933</span><span class="comment"> * PWM7 (RW)</span></div>
<div class="line"><a id="l00934" name="l00934"></a><span class="lineno">  934</span><span class="comment"> *</span></div>
<div class="line"><a id="l00935" name="l00935"></a><span class="lineno">  935</span><span class="comment"> * pwm phase table value</span></div>
<div class="line"><a id="l00936" name="l00936"></a><span class="lineno">  936</span><span class="comment"> */</span></div>
<div class="line"><a id="l00937" name="l00937"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a39d3d887dcbe49e815eee49457d935a4">  937</a></span><span class="preprocessor">#define QEOV2_PWM_PHASE_TABLE_PWM7_MASK (0xC000U)</span></div>
<div class="line"><a id="l00938" name="l00938"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a037955526d91e4485069a66447834cc5">  938</a></span><span class="preprocessor">#define QEOV2_PWM_PHASE_TABLE_PWM7_SHIFT (14U)</span></div>
<div class="line"><a id="l00939" name="l00939"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#af4b6a48918f05a32c5fa637c33b83992">  939</a></span><span class="preprocessor">#define QEOV2_PWM_PHASE_TABLE_PWM7_SET(x) (((uint32_t)(x) &lt;&lt; QEOV2_PWM_PHASE_TABLE_PWM7_SHIFT) &amp; QEOV2_PWM_PHASE_TABLE_PWM7_MASK)</span></div>
<div class="line"><a id="l00940" name="l00940"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a59609f9e8e38ba18d1de3d94bd7b594d">  940</a></span><span class="preprocessor">#define QEOV2_PWM_PHASE_TABLE_PWM7_GET(x) (((uint32_t)(x) &amp; QEOV2_PWM_PHASE_TABLE_PWM7_MASK) &gt;&gt; QEOV2_PWM_PHASE_TABLE_PWM7_SHIFT)</span></div>
<div class="line"><a id="l00941" name="l00941"></a><span class="lineno">  941</span> </div>
<div class="line"><a id="l00942" name="l00942"></a><span class="lineno">  942</span><span class="comment">/*</span></div>
<div class="line"><a id="l00943" name="l00943"></a><span class="lineno">  943</span><span class="comment"> * PWM6 (RW)</span></div>
<div class="line"><a id="l00944" name="l00944"></a><span class="lineno">  944</span><span class="comment"> *</span></div>
<div class="line"><a id="l00945" name="l00945"></a><span class="lineno">  945</span><span class="comment"> * pwm phase table value</span></div>
<div class="line"><a id="l00946" name="l00946"></a><span class="lineno">  946</span><span class="comment"> */</span></div>
<div class="line"><a id="l00947" name="l00947"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a527bd3cdad1307729eb9eacd4ff5d5f7">  947</a></span><span class="preprocessor">#define QEOV2_PWM_PHASE_TABLE_PWM6_MASK (0x3000U)</span></div>
<div class="line"><a id="l00948" name="l00948"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#aefea2ec205361811c8a6aaa9bd4bc082">  948</a></span><span class="preprocessor">#define QEOV2_PWM_PHASE_TABLE_PWM6_SHIFT (12U)</span></div>
<div class="line"><a id="l00949" name="l00949"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a7e537af2e05d8b884558148df0a1db58">  949</a></span><span class="preprocessor">#define QEOV2_PWM_PHASE_TABLE_PWM6_SET(x) (((uint32_t)(x) &lt;&lt; QEOV2_PWM_PHASE_TABLE_PWM6_SHIFT) &amp; QEOV2_PWM_PHASE_TABLE_PWM6_MASK)</span></div>
<div class="line"><a id="l00950" name="l00950"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a001a3f6c3ca9c8a701f2b037c7924310">  950</a></span><span class="preprocessor">#define QEOV2_PWM_PHASE_TABLE_PWM6_GET(x) (((uint32_t)(x) &amp; QEOV2_PWM_PHASE_TABLE_PWM6_MASK) &gt;&gt; QEOV2_PWM_PHASE_TABLE_PWM6_SHIFT)</span></div>
<div class="line"><a id="l00951" name="l00951"></a><span class="lineno">  951</span> </div>
<div class="line"><a id="l00952" name="l00952"></a><span class="lineno">  952</span><span class="comment">/*</span></div>
<div class="line"><a id="l00953" name="l00953"></a><span class="lineno">  953</span><span class="comment"> * PWM5 (RW)</span></div>
<div class="line"><a id="l00954" name="l00954"></a><span class="lineno">  954</span><span class="comment"> *</span></div>
<div class="line"><a id="l00955" name="l00955"></a><span class="lineno">  955</span><span class="comment"> * pwm phase table value</span></div>
<div class="line"><a id="l00956" name="l00956"></a><span class="lineno">  956</span><span class="comment"> */</span></div>
<div class="line"><a id="l00957" name="l00957"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a7fe81f7c8c8c99963180bd3e758c4a24">  957</a></span><span class="preprocessor">#define QEOV2_PWM_PHASE_TABLE_PWM5_MASK (0xC00U)</span></div>
<div class="line"><a id="l00958" name="l00958"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a4052502ee24e028122fad8a2a2c1da09">  958</a></span><span class="preprocessor">#define QEOV2_PWM_PHASE_TABLE_PWM5_SHIFT (10U)</span></div>
<div class="line"><a id="l00959" name="l00959"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#acbb5e94517f34eb142d42ea823ae11ca">  959</a></span><span class="preprocessor">#define QEOV2_PWM_PHASE_TABLE_PWM5_SET(x) (((uint32_t)(x) &lt;&lt; QEOV2_PWM_PHASE_TABLE_PWM5_SHIFT) &amp; QEOV2_PWM_PHASE_TABLE_PWM5_MASK)</span></div>
<div class="line"><a id="l00960" name="l00960"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a3b89403a21ce161b01f9980bf2cc61b6">  960</a></span><span class="preprocessor">#define QEOV2_PWM_PHASE_TABLE_PWM5_GET(x) (((uint32_t)(x) &amp; QEOV2_PWM_PHASE_TABLE_PWM5_MASK) &gt;&gt; QEOV2_PWM_PHASE_TABLE_PWM5_SHIFT)</span></div>
<div class="line"><a id="l00961" name="l00961"></a><span class="lineno">  961</span> </div>
<div class="line"><a id="l00962" name="l00962"></a><span class="lineno">  962</span><span class="comment">/*</span></div>
<div class="line"><a id="l00963" name="l00963"></a><span class="lineno">  963</span><span class="comment"> * PWM4 (RW)</span></div>
<div class="line"><a id="l00964" name="l00964"></a><span class="lineno">  964</span><span class="comment"> *</span></div>
<div class="line"><a id="l00965" name="l00965"></a><span class="lineno">  965</span><span class="comment"> * pwm phase table value</span></div>
<div class="line"><a id="l00966" name="l00966"></a><span class="lineno">  966</span><span class="comment"> */</span></div>
<div class="line"><a id="l00967" name="l00967"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#ac9b56eb775949a9c5d31ef31c7cbdfe2">  967</a></span><span class="preprocessor">#define QEOV2_PWM_PHASE_TABLE_PWM4_MASK (0x300U)</span></div>
<div class="line"><a id="l00968" name="l00968"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a9114df7a78659e9c96760c9f51e3a077">  968</a></span><span class="preprocessor">#define QEOV2_PWM_PHASE_TABLE_PWM4_SHIFT (8U)</span></div>
<div class="line"><a id="l00969" name="l00969"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#ab47c03d18ac7710c5fcf5848c938b092">  969</a></span><span class="preprocessor">#define QEOV2_PWM_PHASE_TABLE_PWM4_SET(x) (((uint32_t)(x) &lt;&lt; QEOV2_PWM_PHASE_TABLE_PWM4_SHIFT) &amp; QEOV2_PWM_PHASE_TABLE_PWM4_MASK)</span></div>
<div class="line"><a id="l00970" name="l00970"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#ae97027fd96ab3c8908716cc7e122185a">  970</a></span><span class="preprocessor">#define QEOV2_PWM_PHASE_TABLE_PWM4_GET(x) (((uint32_t)(x) &amp; QEOV2_PWM_PHASE_TABLE_PWM4_MASK) &gt;&gt; QEOV2_PWM_PHASE_TABLE_PWM4_SHIFT)</span></div>
<div class="line"><a id="l00971" name="l00971"></a><span class="lineno">  971</span> </div>
<div class="line"><a id="l00972" name="l00972"></a><span class="lineno">  972</span><span class="comment">/*</span></div>
<div class="line"><a id="l00973" name="l00973"></a><span class="lineno">  973</span><span class="comment"> * PWM3 (RW)</span></div>
<div class="line"><a id="l00974" name="l00974"></a><span class="lineno">  974</span><span class="comment"> *</span></div>
<div class="line"><a id="l00975" name="l00975"></a><span class="lineno">  975</span><span class="comment"> * pwm phase table value</span></div>
<div class="line"><a id="l00976" name="l00976"></a><span class="lineno">  976</span><span class="comment"> */</span></div>
<div class="line"><a id="l00977" name="l00977"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#abe0ee75e4cee46d7860a612f5facfbc1">  977</a></span><span class="preprocessor">#define QEOV2_PWM_PHASE_TABLE_PWM3_MASK (0xC0U)</span></div>
<div class="line"><a id="l00978" name="l00978"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a36cf68ea54fb91ed57a9f0d761adeb60">  978</a></span><span class="preprocessor">#define QEOV2_PWM_PHASE_TABLE_PWM3_SHIFT (6U)</span></div>
<div class="line"><a id="l00979" name="l00979"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a1df9ad74f9acc17aa73848f5d50172bc">  979</a></span><span class="preprocessor">#define QEOV2_PWM_PHASE_TABLE_PWM3_SET(x) (((uint32_t)(x) &lt;&lt; QEOV2_PWM_PHASE_TABLE_PWM3_SHIFT) &amp; QEOV2_PWM_PHASE_TABLE_PWM3_MASK)</span></div>
<div class="line"><a id="l00980" name="l00980"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#afe91a2b8cf798f41bbfacf4e620d7cb4">  980</a></span><span class="preprocessor">#define QEOV2_PWM_PHASE_TABLE_PWM3_GET(x) (((uint32_t)(x) &amp; QEOV2_PWM_PHASE_TABLE_PWM3_MASK) &gt;&gt; QEOV2_PWM_PHASE_TABLE_PWM3_SHIFT)</span></div>
<div class="line"><a id="l00981" name="l00981"></a><span class="lineno">  981</span> </div>
<div class="line"><a id="l00982" name="l00982"></a><span class="lineno">  982</span><span class="comment">/*</span></div>
<div class="line"><a id="l00983" name="l00983"></a><span class="lineno">  983</span><span class="comment"> * PWM2 (RW)</span></div>
<div class="line"><a id="l00984" name="l00984"></a><span class="lineno">  984</span><span class="comment"> *</span></div>
<div class="line"><a id="l00985" name="l00985"></a><span class="lineno">  985</span><span class="comment"> * pwm phase table value</span></div>
<div class="line"><a id="l00986" name="l00986"></a><span class="lineno">  986</span><span class="comment"> */</span></div>
<div class="line"><a id="l00987" name="l00987"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#aebe6d78d2ebda8ea8d7b909822313064">  987</a></span><span class="preprocessor">#define QEOV2_PWM_PHASE_TABLE_PWM2_MASK (0x30U)</span></div>
<div class="line"><a id="l00988" name="l00988"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a82d7b15e5cdaf61f3c301c40fd1a85f7">  988</a></span><span class="preprocessor">#define QEOV2_PWM_PHASE_TABLE_PWM2_SHIFT (4U)</span></div>
<div class="line"><a id="l00989" name="l00989"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#aaf5fe9a65a07a701a57a3df1dbf6531a">  989</a></span><span class="preprocessor">#define QEOV2_PWM_PHASE_TABLE_PWM2_SET(x) (((uint32_t)(x) &lt;&lt; QEOV2_PWM_PHASE_TABLE_PWM2_SHIFT) &amp; QEOV2_PWM_PHASE_TABLE_PWM2_MASK)</span></div>
<div class="line"><a id="l00990" name="l00990"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a5de17dde66d9d0a9e1d5376d31559181">  990</a></span><span class="preprocessor">#define QEOV2_PWM_PHASE_TABLE_PWM2_GET(x) (((uint32_t)(x) &amp; QEOV2_PWM_PHASE_TABLE_PWM2_MASK) &gt;&gt; QEOV2_PWM_PHASE_TABLE_PWM2_SHIFT)</span></div>
<div class="line"><a id="l00991" name="l00991"></a><span class="lineno">  991</span> </div>
<div class="line"><a id="l00992" name="l00992"></a><span class="lineno">  992</span><span class="comment">/*</span></div>
<div class="line"><a id="l00993" name="l00993"></a><span class="lineno">  993</span><span class="comment"> * PWM1 (RW)</span></div>
<div class="line"><a id="l00994" name="l00994"></a><span class="lineno">  994</span><span class="comment"> *</span></div>
<div class="line"><a id="l00995" name="l00995"></a><span class="lineno">  995</span><span class="comment"> * pwm phase table value</span></div>
<div class="line"><a id="l00996" name="l00996"></a><span class="lineno">  996</span><span class="comment"> */</span></div>
<div class="line"><a id="l00997" name="l00997"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#aa57bcbf0567638618598dbb3bc7df881">  997</a></span><span class="preprocessor">#define QEOV2_PWM_PHASE_TABLE_PWM1_MASK (0xCU)</span></div>
<div class="line"><a id="l00998" name="l00998"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#abb94196192db11fc5b46bb6a88b3bcbc">  998</a></span><span class="preprocessor">#define QEOV2_PWM_PHASE_TABLE_PWM1_SHIFT (2U)</span></div>
<div class="line"><a id="l00999" name="l00999"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#acaca3e0a7a79f333ca185a5daef29f83">  999</a></span><span class="preprocessor">#define QEOV2_PWM_PHASE_TABLE_PWM1_SET(x) (((uint32_t)(x) &lt;&lt; QEOV2_PWM_PHASE_TABLE_PWM1_SHIFT) &amp; QEOV2_PWM_PHASE_TABLE_PWM1_MASK)</span></div>
<div class="line"><a id="l01000" name="l01000"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a8df94b1273688653ea435c7cf2e571e4"> 1000</a></span><span class="preprocessor">#define QEOV2_PWM_PHASE_TABLE_PWM1_GET(x) (((uint32_t)(x) &amp; QEOV2_PWM_PHASE_TABLE_PWM1_MASK) &gt;&gt; QEOV2_PWM_PHASE_TABLE_PWM1_SHIFT)</span></div>
<div class="line"><a id="l01001" name="l01001"></a><span class="lineno"> 1001</span> </div>
<div class="line"><a id="l01002" name="l01002"></a><span class="lineno"> 1002</span><span class="comment">/*</span></div>
<div class="line"><a id="l01003" name="l01003"></a><span class="lineno"> 1003</span><span class="comment"> * PWM0 (RW)</span></div>
<div class="line"><a id="l01004" name="l01004"></a><span class="lineno"> 1004</span><span class="comment"> *</span></div>
<div class="line"><a id="l01005" name="l01005"></a><span class="lineno"> 1005</span><span class="comment"> * pwm phase table value</span></div>
<div class="line"><a id="l01006" name="l01006"></a><span class="lineno"> 1006</span><span class="comment"> */</span></div>
<div class="line"><a id="l01007" name="l01007"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a98ff042741305a6496d56eeb3875e13d"> 1007</a></span><span class="preprocessor">#define QEOV2_PWM_PHASE_TABLE_PWM0_MASK (0x3U)</span></div>
<div class="line"><a id="l01008" name="l01008"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a723c03bfe0807e89463ba5ad15cf3de1"> 1008</a></span><span class="preprocessor">#define QEOV2_PWM_PHASE_TABLE_PWM0_SHIFT (0U)</span></div>
<div class="line"><a id="l01009" name="l01009"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a35df16a1dba92b3d5949514ebd430f11"> 1009</a></span><span class="preprocessor">#define QEOV2_PWM_PHASE_TABLE_PWM0_SET(x) (((uint32_t)(x) &lt;&lt; QEOV2_PWM_PHASE_TABLE_PWM0_SHIFT) &amp; QEOV2_PWM_PHASE_TABLE_PWM0_MASK)</span></div>
<div class="line"><a id="l01010" name="l01010"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a31bbd5bb311b3c8f7a485c249178c4ad"> 1010</a></span><span class="preprocessor">#define QEOV2_PWM_PHASE_TABLE_PWM0_GET(x) (((uint32_t)(x) &amp; QEOV2_PWM_PHASE_TABLE_PWM0_MASK) &gt;&gt; QEOV2_PWM_PHASE_TABLE_PWM0_SHIFT)</span></div>
<div class="line"><a id="l01011" name="l01011"></a><span class="lineno"> 1011</span> </div>
<div class="line"><a id="l01012" name="l01012"></a><span class="lineno"> 1012</span><span class="comment">/* Bitfield definition for register: POSTION_SOFTWARE */</span></div>
<div class="line"><a id="l01013" name="l01013"></a><span class="lineno"> 1013</span><span class="comment">/*</span></div>
<div class="line"><a id="l01014" name="l01014"></a><span class="lineno"> 1014</span><span class="comment"> * POSTION_SOFTWAVE (RW)</span></div>
<div class="line"><a id="l01015" name="l01015"></a><span class="lineno"> 1015</span><span class="comment"> *</span></div>
<div class="line"><a id="l01016" name="l01016"></a><span class="lineno"> 1016</span><span class="comment"> * softwave inject postion</span></div>
<div class="line"><a id="l01017" name="l01017"></a><span class="lineno"> 1017</span><span class="comment"> */</span></div>
<div class="line"><a id="l01018" name="l01018"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a21ca66d3e13b51ba3a5681e7de7f23f1"> 1018</a></span><span class="preprocessor">#define QEOV2_POSTION_SOFTWARE_POSTION_SOFTWAVE_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l01019" name="l01019"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a26d11c1c85774832ae93f36ae0f2725a"> 1019</a></span><span class="preprocessor">#define QEOV2_POSTION_SOFTWARE_POSTION_SOFTWAVE_SHIFT (0U)</span></div>
<div class="line"><a id="l01020" name="l01020"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a8a5f5cc50407a509f7465cd568bb413f"> 1020</a></span><span class="preprocessor">#define QEOV2_POSTION_SOFTWARE_POSTION_SOFTWAVE_SET(x) (((uint32_t)(x) &lt;&lt; QEOV2_POSTION_SOFTWARE_POSTION_SOFTWAVE_SHIFT) &amp; QEOV2_POSTION_SOFTWARE_POSTION_SOFTWAVE_MASK)</span></div>
<div class="line"><a id="l01021" name="l01021"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a046e978d436dc9d0cbe7b130935e90c1"> 1021</a></span><span class="preprocessor">#define QEOV2_POSTION_SOFTWARE_POSTION_SOFTWAVE_GET(x) (((uint32_t)(x) &amp; QEOV2_POSTION_SOFTWARE_POSTION_SOFTWAVE_MASK) &gt;&gt; QEOV2_POSTION_SOFTWARE_POSTION_SOFTWAVE_SHIFT)</span></div>
<div class="line"><a id="l01022" name="l01022"></a><span class="lineno"> 1022</span> </div>
<div class="line"><a id="l01023" name="l01023"></a><span class="lineno"> 1023</span><span class="comment">/* Bitfield definition for register: POSTION_SEL */</span></div>
<div class="line"><a id="l01024" name="l01024"></a><span class="lineno"> 1024</span><span class="comment">/*</span></div>
<div class="line"><a id="l01025" name="l01025"></a><span class="lineno"> 1025</span><span class="comment"> * POSTION_SEL (RW)</span></div>
<div class="line"><a id="l01026" name="l01026"></a><span class="lineno"> 1026</span><span class="comment"> *</span></div>
<div class="line"><a id="l01027" name="l01027"></a><span class="lineno"> 1027</span><span class="comment"> * enable softwave inject postion.</span></div>
<div class="line"><a id="l01028" name="l01028"></a><span class="lineno"> 1028</span><span class="comment"> * 0: disable.</span></div>
<div class="line"><a id="l01029" name="l01029"></a><span class="lineno"> 1029</span><span class="comment"> * 1: enable.</span></div>
<div class="line"><a id="l01030" name="l01030"></a><span class="lineno"> 1030</span><span class="comment"> */</span></div>
<div class="line"><a id="l01031" name="l01031"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a86a130a094c0fb4b1a12a92cffdc94a2"> 1031</a></span><span class="preprocessor">#define QEOV2_POSTION_SEL_POSTION_SEL_MASK (0x1U)</span></div>
<div class="line"><a id="l01032" name="l01032"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a6893f2cc4b1bd64e89b3965091983823"> 1032</a></span><span class="preprocessor">#define QEOV2_POSTION_SEL_POSTION_SEL_SHIFT (0U)</span></div>
<div class="line"><a id="l01033" name="l01033"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a91f3f1b1027346d6b5b72671537ce7d1"> 1033</a></span><span class="preprocessor">#define QEOV2_POSTION_SEL_POSTION_SEL_SET(x) (((uint32_t)(x) &lt;&lt; QEOV2_POSTION_SEL_POSTION_SEL_SHIFT) &amp; QEOV2_POSTION_SEL_POSTION_SEL_MASK)</span></div>
<div class="line"><a id="l01034" name="l01034"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#ab9978d5a223a649fe7b92e687eaf52c1"> 1034</a></span><span class="preprocessor">#define QEOV2_POSTION_SEL_POSTION_SEL_GET(x) (((uint32_t)(x) &amp; QEOV2_POSTION_SEL_POSTION_SEL_MASK) &gt;&gt; QEOV2_POSTION_SEL_POSTION_SEL_SHIFT)</span></div>
<div class="line"><a id="l01035" name="l01035"></a><span class="lineno"> 1035</span> </div>
<div class="line"><a id="l01036" name="l01036"></a><span class="lineno"> 1036</span><span class="comment">/* Bitfield definition for register: STATUS */</span></div>
<div class="line"><a id="l01037" name="l01037"></a><span class="lineno"> 1037</span><span class="comment">/*</span></div>
<div class="line"><a id="l01038" name="l01038"></a><span class="lineno"> 1038</span><span class="comment"> * PWM_FOURCE (RO)</span></div>
<div class="line"><a id="l01039" name="l01039"></a><span class="lineno"> 1039</span><span class="comment"> *</span></div>
<div class="line"><a id="l01040" name="l01040"></a><span class="lineno"> 1040</span><span class="comment"> * qeo_pwm_force observe</span></div>
<div class="line"><a id="l01041" name="l01041"></a><span class="lineno"> 1041</span><span class="comment"> */</span></div>
<div class="line"><a id="l01042" name="l01042"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#af7fa51db5c290e7d436a17c9ceca300d"> 1042</a></span><span class="preprocessor">#define QEOV2_STATUS_PWM_FOURCE_MASK (0xFFFF0000UL)</span></div>
<div class="line"><a id="l01043" name="l01043"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a8a4b858735f1e92444da2537917274d1"> 1043</a></span><span class="preprocessor">#define QEOV2_STATUS_PWM_FOURCE_SHIFT (16U)</span></div>
<div class="line"><a id="l01044" name="l01044"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#afd5c5364385b78f9d5be755da9a38117"> 1044</a></span><span class="preprocessor">#define QEOV2_STATUS_PWM_FOURCE_GET(x) (((uint32_t)(x) &amp; QEOV2_STATUS_PWM_FOURCE_MASK) &gt;&gt; QEOV2_STATUS_PWM_FOURCE_SHIFT)</span></div>
<div class="line"><a id="l01045" name="l01045"></a><span class="lineno"> 1045</span> </div>
<div class="line"><a id="l01046" name="l01046"></a><span class="lineno"> 1046</span><span class="comment">/*</span></div>
<div class="line"><a id="l01047" name="l01047"></a><span class="lineno"> 1047</span><span class="comment"> * PWM_SAFETY (RO)</span></div>
<div class="line"><a id="l01048" name="l01048"></a><span class="lineno"> 1048</span><span class="comment"> *</span></div>
<div class="line"><a id="l01049" name="l01049"></a><span class="lineno"> 1049</span><span class="comment"> * pwm_fault status</span></div>
<div class="line"><a id="l01050" name="l01050"></a><span class="lineno"> 1050</span><span class="comment"> */</span></div>
<div class="line"><a id="l01051" name="l01051"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a861a89c5a7b95bb84c9e1b025039cf6a"> 1051</a></span><span class="preprocessor">#define QEOV2_STATUS_PWM_SAFETY_MASK (0x1U)</span></div>
<div class="line"><a id="l01052" name="l01052"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#aa55168a586bc4300bc3569c5be55a4b4"> 1052</a></span><span class="preprocessor">#define QEOV2_STATUS_PWM_SAFETY_SHIFT (0U)</span></div>
<div class="line"><a id="l01053" name="l01053"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#aada890e8fe381c5425c735dd7a0a7330"> 1053</a></span><span class="preprocessor">#define QEOV2_STATUS_PWM_SAFETY_GET(x) (((uint32_t)(x) &amp; QEOV2_STATUS_PWM_SAFETY_MASK) &gt;&gt; QEOV2_STATUS_PWM_SAFETY_SHIFT)</span></div>
<div class="line"><a id="l01054" name="l01054"></a><span class="lineno"> 1054</span> </div>
<div class="line"><a id="l01055" name="l01055"></a><span class="lineno"> 1055</span><span class="comment">/* Bitfield definition for register: DEBUG0 */</span></div>
<div class="line"><a id="l01056" name="l01056"></a><span class="lineno"> 1056</span><span class="comment">/*</span></div>
<div class="line"><a id="l01057" name="l01057"></a><span class="lineno"> 1057</span><span class="comment"> * VALUE_DAC0 (RO)</span></div>
<div class="line"><a id="l01058" name="l01058"></a><span class="lineno"> 1058</span><span class="comment"> *</span></div>
<div class="line"><a id="l01059" name="l01059"></a><span class="lineno"> 1059</span><span class="comment"> * wave0</span></div>
<div class="line"><a id="l01060" name="l01060"></a><span class="lineno"> 1060</span><span class="comment"> */</span></div>
<div class="line"><a id="l01061" name="l01061"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#ade5463b06cde2fa2d40bbc05eb05cefb"> 1061</a></span><span class="preprocessor">#define QEOV2_DEBUG0_VALUE_DAC0_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l01062" name="l01062"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a1bc292ed3e8500c4dfd7eac58654d9fd"> 1062</a></span><span class="preprocessor">#define QEOV2_DEBUG0_VALUE_DAC0_SHIFT (0U)</span></div>
<div class="line"><a id="l01063" name="l01063"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a964634e4ffc3604a2fd24d4c4225c5e1"> 1063</a></span><span class="preprocessor">#define QEOV2_DEBUG0_VALUE_DAC0_GET(x) (((uint32_t)(x) &amp; QEOV2_DEBUG0_VALUE_DAC0_MASK) &gt;&gt; QEOV2_DEBUG0_VALUE_DAC0_SHIFT)</span></div>
<div class="line"><a id="l01064" name="l01064"></a><span class="lineno"> 1064</span> </div>
<div class="line"><a id="l01065" name="l01065"></a><span class="lineno"> 1065</span><span class="comment">/* Bitfield definition for register: DEBUG1 */</span></div>
<div class="line"><a id="l01066" name="l01066"></a><span class="lineno"> 1066</span><span class="comment">/*</span></div>
<div class="line"><a id="l01067" name="l01067"></a><span class="lineno"> 1067</span><span class="comment"> * QEO_FINISH (RO)</span></div>
<div class="line"><a id="l01068" name="l01068"></a><span class="lineno"> 1068</span><span class="comment"> *</span></div>
<div class="line"><a id="l01069" name="l01069"></a><span class="lineno"> 1069</span><span class="comment"> * qeo finish observe</span></div>
<div class="line"><a id="l01070" name="l01070"></a><span class="lineno"> 1070</span><span class="comment"> */</span></div>
<div class="line"><a id="l01071" name="l01071"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a808da924108461afcf9f748400cad4f6"> 1071</a></span><span class="preprocessor">#define QEOV2_DEBUG1_QEO_FINISH_MASK (0x10000000UL)</span></div>
<div class="line"><a id="l01072" name="l01072"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#abb08a02e885101a28c99608f95af27cb"> 1072</a></span><span class="preprocessor">#define QEOV2_DEBUG1_QEO_FINISH_SHIFT (28U)</span></div>
<div class="line"><a id="l01073" name="l01073"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a5a037132166c551267f3c121b46324fa"> 1073</a></span><span class="preprocessor">#define QEOV2_DEBUG1_QEO_FINISH_GET(x) (((uint32_t)(x) &amp; QEOV2_DEBUG1_QEO_FINISH_MASK) &gt;&gt; QEOV2_DEBUG1_QEO_FINISH_SHIFT)</span></div>
<div class="line"><a id="l01074" name="l01074"></a><span class="lineno"> 1074</span> </div>
<div class="line"><a id="l01075" name="l01075"></a><span class="lineno"> 1075</span><span class="comment">/*</span></div>
<div class="line"><a id="l01076" name="l01076"></a><span class="lineno"> 1076</span><span class="comment"> * PAD_Z (RO)</span></div>
<div class="line"><a id="l01077" name="l01077"></a><span class="lineno"> 1077</span><span class="comment"> *</span></div>
<div class="line"><a id="l01078" name="l01078"></a><span class="lineno"> 1078</span><span class="comment"> * pad_z observe</span></div>
<div class="line"><a id="l01079" name="l01079"></a><span class="lineno"> 1079</span><span class="comment"> */</span></div>
<div class="line"><a id="l01080" name="l01080"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#ad255aa896a346105c4f5dc64a73fa8e6"> 1080</a></span><span class="preprocessor">#define QEOV2_DEBUG1_PAD_Z_MASK (0x1000000UL)</span></div>
<div class="line"><a id="l01081" name="l01081"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a83ef2444003fc927c0451c229b2ad418"> 1081</a></span><span class="preprocessor">#define QEOV2_DEBUG1_PAD_Z_SHIFT (24U)</span></div>
<div class="line"><a id="l01082" name="l01082"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a8ff06a99a5a5654a4e426d110150f5dc"> 1082</a></span><span class="preprocessor">#define QEOV2_DEBUG1_PAD_Z_GET(x) (((uint32_t)(x) &amp; QEOV2_DEBUG1_PAD_Z_MASK) &gt;&gt; QEOV2_DEBUG1_PAD_Z_SHIFT)</span></div>
<div class="line"><a id="l01083" name="l01083"></a><span class="lineno"> 1083</span> </div>
<div class="line"><a id="l01084" name="l01084"></a><span class="lineno"> 1084</span><span class="comment">/*</span></div>
<div class="line"><a id="l01085" name="l01085"></a><span class="lineno"> 1085</span><span class="comment"> * PAD_B (RO)</span></div>
<div class="line"><a id="l01086" name="l01086"></a><span class="lineno"> 1086</span><span class="comment"> *</span></div>
<div class="line"><a id="l01087" name="l01087"></a><span class="lineno"> 1087</span><span class="comment"> * pad_b observe</span></div>
<div class="line"><a id="l01088" name="l01088"></a><span class="lineno"> 1088</span><span class="comment"> */</span></div>
<div class="line"><a id="l01089" name="l01089"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a1fa28a32e224fe4ac453ea7b425d2702"> 1089</a></span><span class="preprocessor">#define QEOV2_DEBUG1_PAD_B_MASK (0x100000UL)</span></div>
<div class="line"><a id="l01090" name="l01090"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a998d077d3f0e97608cbbb9c1b02bcb0b"> 1090</a></span><span class="preprocessor">#define QEOV2_DEBUG1_PAD_B_SHIFT (20U)</span></div>
<div class="line"><a id="l01091" name="l01091"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a4d7dfd39c63c7eff90cc274876d3fc43"> 1091</a></span><span class="preprocessor">#define QEOV2_DEBUG1_PAD_B_GET(x) (((uint32_t)(x) &amp; QEOV2_DEBUG1_PAD_B_MASK) &gt;&gt; QEOV2_DEBUG1_PAD_B_SHIFT)</span></div>
<div class="line"><a id="l01092" name="l01092"></a><span class="lineno"> 1092</span> </div>
<div class="line"><a id="l01093" name="l01093"></a><span class="lineno"> 1093</span><span class="comment">/*</span></div>
<div class="line"><a id="l01094" name="l01094"></a><span class="lineno"> 1094</span><span class="comment"> * PAD_A (RO)</span></div>
<div class="line"><a id="l01095" name="l01095"></a><span class="lineno"> 1095</span><span class="comment"> *</span></div>
<div class="line"><a id="l01096" name="l01096"></a><span class="lineno"> 1096</span><span class="comment"> * pad_a observe</span></div>
<div class="line"><a id="l01097" name="l01097"></a><span class="lineno"> 1097</span><span class="comment"> */</span></div>
<div class="line"><a id="l01098" name="l01098"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#afd6129d7db8fc737ff076cfcbff672b4"> 1098</a></span><span class="preprocessor">#define QEOV2_DEBUG1_PAD_A_MASK (0x10000UL)</span></div>
<div class="line"><a id="l01099" name="l01099"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a2606f91a893561446c04dfcbf2df5d86"> 1099</a></span><span class="preprocessor">#define QEOV2_DEBUG1_PAD_A_SHIFT (16U)</span></div>
<div class="line"><a id="l01100" name="l01100"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a80083fbf1ceab1ba3e86a81e115741b3"> 1100</a></span><span class="preprocessor">#define QEOV2_DEBUG1_PAD_A_GET(x) (((uint32_t)(x) &amp; QEOV2_DEBUG1_PAD_A_MASK) &gt;&gt; QEOV2_DEBUG1_PAD_A_SHIFT)</span></div>
<div class="line"><a id="l01101" name="l01101"></a><span class="lineno"> 1101</span> </div>
<div class="line"><a id="l01102" name="l01102"></a><span class="lineno"> 1102</span><span class="comment">/* Bitfield definition for register: DEBUG2 */</span></div>
<div class="line"><a id="l01103" name="l01103"></a><span class="lineno"> 1103</span><span class="comment">/*</span></div>
<div class="line"><a id="l01104" name="l01104"></a><span class="lineno"> 1104</span><span class="comment"> * ABZ_OWN_POSTION (RO)</span></div>
<div class="line"><a id="l01105" name="l01105"></a><span class="lineno"> 1105</span><span class="comment"> *</span></div>
<div class="line"><a id="l01106" name="l01106"></a><span class="lineno"> 1106</span><span class="comment"> * abz_own_postion observe</span></div>
<div class="line"><a id="l01107" name="l01107"></a><span class="lineno"> 1107</span><span class="comment"> */</span></div>
<div class="line"><a id="l01108" name="l01108"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#ac0a2c19187a072069429f699e000c029"> 1108</a></span><span class="preprocessor">#define QEOV2_DEBUG2_ABZ_OWN_POSTION_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l01109" name="l01109"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a9ef7bcce2d1c2af6c91c4538c96f5b16"> 1109</a></span><span class="preprocessor">#define QEOV2_DEBUG2_ABZ_OWN_POSTION_SHIFT (0U)</span></div>
<div class="line"><a id="l01110" name="l01110"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#afcfce6b2f567ac8b3c9ebb9c7e8ef951"> 1110</a></span><span class="preprocessor">#define QEOV2_DEBUG2_ABZ_OWN_POSTION_GET(x) (((uint32_t)(x) &amp; QEOV2_DEBUG2_ABZ_OWN_POSTION_MASK) &gt;&gt; QEOV2_DEBUG2_ABZ_OWN_POSTION_SHIFT)</span></div>
<div class="line"><a id="l01111" name="l01111"></a><span class="lineno"> 1111</span> </div>
<div class="line"><a id="l01112" name="l01112"></a><span class="lineno"> 1112</span><span class="comment">/* Bitfield definition for register: DEBUG3 */</span></div>
<div class="line"><a id="l01113" name="l01113"></a><span class="lineno"> 1113</span><span class="comment">/*</span></div>
<div class="line"><a id="l01114" name="l01114"></a><span class="lineno"> 1114</span><span class="comment"> * ABZ_OWN_POSTION (RO)</span></div>
<div class="line"><a id="l01115" name="l01115"></a><span class="lineno"> 1115</span><span class="comment"> *</span></div>
<div class="line"><a id="l01116" name="l01116"></a><span class="lineno"> 1116</span><span class="comment"> * abz_own_postion observe</span></div>
<div class="line"><a id="l01117" name="l01117"></a><span class="lineno"> 1117</span><span class="comment"> */</span></div>
<div class="line"><a id="l01118" name="l01118"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a029a66d04986826c82655b093d6fbddd"> 1118</a></span><span class="preprocessor">#define QEOV2_DEBUG3_ABZ_OWN_POSTION_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l01119" name="l01119"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a65285f9e007f7284ce9c0fdef69a3127"> 1119</a></span><span class="preprocessor">#define QEOV2_DEBUG3_ABZ_OWN_POSTION_SHIFT (0U)</span></div>
<div class="line"><a id="l01120" name="l01120"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a9aa053f4b33322b8214c0046bc9ea02b"> 1120</a></span><span class="preprocessor">#define QEOV2_DEBUG3_ABZ_OWN_POSTION_GET(x) (((uint32_t)(x) &amp; QEOV2_DEBUG3_ABZ_OWN_POSTION_MASK) &gt;&gt; QEOV2_DEBUG3_ABZ_OWN_POSTION_SHIFT)</span></div>
<div class="line"><a id="l01121" name="l01121"></a><span class="lineno"> 1121</span> </div>
<div class="line"><a id="l01122" name="l01122"></a><span class="lineno"> 1122</span><span class="comment">/* Bitfield definition for register: DEBUG4 */</span></div>
<div class="line"><a id="l01123" name="l01123"></a><span class="lineno"> 1123</span><span class="comment">/*</span></div>
<div class="line"><a id="l01124" name="l01124"></a><span class="lineno"> 1124</span><span class="comment"> * VALUE_DAC1 (RO)</span></div>
<div class="line"><a id="l01125" name="l01125"></a><span class="lineno"> 1125</span><span class="comment"> *</span></div>
<div class="line"><a id="l01126" name="l01126"></a><span class="lineno"> 1126</span><span class="comment"> * wave1</span></div>
<div class="line"><a id="l01127" name="l01127"></a><span class="lineno"> 1127</span><span class="comment"> */</span></div>
<div class="line"><a id="l01128" name="l01128"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a88b76266c4e613134c7497c5b7a5e474"> 1128</a></span><span class="preprocessor">#define QEOV2_DEBUG4_VALUE_DAC1_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l01129" name="l01129"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a3771a0d8894585bf41a506c047bd0327"> 1129</a></span><span class="preprocessor">#define QEOV2_DEBUG4_VALUE_DAC1_SHIFT (0U)</span></div>
<div class="line"><a id="l01130" name="l01130"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a2ce9c1485aa5d04f1125650b4f0959e5"> 1130</a></span><span class="preprocessor">#define QEOV2_DEBUG4_VALUE_DAC1_GET(x) (((uint32_t)(x) &amp; QEOV2_DEBUG4_VALUE_DAC1_MASK) &gt;&gt; QEOV2_DEBUG4_VALUE_DAC1_SHIFT)</span></div>
<div class="line"><a id="l01131" name="l01131"></a><span class="lineno"> 1131</span> </div>
<div class="line"><a id="l01132" name="l01132"></a><span class="lineno"> 1132</span><span class="comment">/* Bitfield definition for register: DEBUG5 */</span></div>
<div class="line"><a id="l01133" name="l01133"></a><span class="lineno"> 1133</span><span class="comment">/*</span></div>
<div class="line"><a id="l01134" name="l01134"></a><span class="lineno"> 1134</span><span class="comment"> * VALUE_DAC2 (RO)</span></div>
<div class="line"><a id="l01135" name="l01135"></a><span class="lineno"> 1135</span><span class="comment"> *</span></div>
<div class="line"><a id="l01136" name="l01136"></a><span class="lineno"> 1136</span><span class="comment"> * wave2</span></div>
<div class="line"><a id="l01137" name="l01137"></a><span class="lineno"> 1137</span><span class="comment"> */</span></div>
<div class="line"><a id="l01138" name="l01138"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a54604c57023d3c6e7df8f0710b0f7a1c"> 1138</a></span><span class="preprocessor">#define QEOV2_DEBUG5_VALUE_DAC2_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l01139" name="l01139"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#aa0806b5e1e2978257a7884da8fe523eb"> 1139</a></span><span class="preprocessor">#define QEOV2_DEBUG5_VALUE_DAC2_SHIFT (0U)</span></div>
<div class="line"><a id="l01140" name="l01140"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a1d6437d3da355382dd51641bcf314dae"> 1140</a></span><span class="preprocessor">#define QEOV2_DEBUG5_VALUE_DAC2_GET(x) (((uint32_t)(x) &amp; QEOV2_DEBUG5_VALUE_DAC2_MASK) &gt;&gt; QEOV2_DEBUG5_VALUE_DAC2_SHIFT)</span></div>
<div class="line"><a id="l01141" name="l01141"></a><span class="lineno"> 1141</span> </div>
<div class="line"><a id="l01142" name="l01142"></a><span class="lineno"> 1142</span> </div>
<div class="line"><a id="l01143" name="l01143"></a><span class="lineno"> 1143</span> </div>
<div class="line"><a id="l01144" name="l01144"></a><span class="lineno"> 1144</span><span class="comment">/* PHASE_SHIFT register group index macro definition */</span></div>
<div class="line"><a id="l01145" name="l01145"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#ae355cb49d84e82acf233641fec8b9cdf"> 1145</a></span><span class="preprocessor">#define QEOV2_WAVE_PHASE_SHIFT_WAVE0 (0UL)</span></div>
<div class="line"><a id="l01146" name="l01146"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a923b097790e394c2ec5360d0fbdb0ebe"> 1146</a></span><span class="preprocessor">#define QEOV2_WAVE_PHASE_SHIFT_WAVE1 (1UL)</span></div>
<div class="line"><a id="l01147" name="l01147"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a1a1625f221ef273f9388d45f914aeb58"> 1147</a></span><span class="preprocessor">#define QEOV2_WAVE_PHASE_SHIFT_WAVE2 (2UL)</span></div>
<div class="line"><a id="l01148" name="l01148"></a><span class="lineno"> 1148</span> </div>
<div class="line"><a id="l01149" name="l01149"></a><span class="lineno"> 1149</span><span class="comment">/* AMPLITUDE register group index macro definition */</span></div>
<div class="line"><a id="l01150" name="l01150"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a520e6e24d5fa3ef9d0415b926de40f5e"> 1150</a></span><span class="preprocessor">#define QEOV2_WAVE_AMPLITUDE_WAVE0 (0UL)</span></div>
<div class="line"><a id="l01151" name="l01151"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a5591d6c86c7c6849272b0f08172676c1"> 1151</a></span><span class="preprocessor">#define QEOV2_WAVE_AMPLITUDE_WAVE1 (1UL)</span></div>
<div class="line"><a id="l01152" name="l01152"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#aca866f9fdd8f7dae7030cb69bf7d469a"> 1152</a></span><span class="preprocessor">#define QEOV2_WAVE_AMPLITUDE_WAVE2 (2UL)</span></div>
<div class="line"><a id="l01153" name="l01153"></a><span class="lineno"> 1153</span> </div>
<div class="line"><a id="l01154" name="l01154"></a><span class="lineno"> 1154</span><span class="comment">/* MID_POINT register group index macro definition */</span></div>
<div class="line"><a id="l01155" name="l01155"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a0e3181f901a1f629c9e8f00e645bd70f"> 1155</a></span><span class="preprocessor">#define QEOV2_WAVE_MID_POINT_WAVE0 (0UL)</span></div>
<div class="line"><a id="l01156" name="l01156"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a7f7fbff61652d589a019894b15dd88bc"> 1156</a></span><span class="preprocessor">#define QEOV2_WAVE_MID_POINT_WAVE1 (1UL)</span></div>
<div class="line"><a id="l01157" name="l01157"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a976220eca648677b87ec3bc4ac1af245"> 1157</a></span><span class="preprocessor">#define QEOV2_WAVE_MID_POINT_WAVE2 (2UL)</span></div>
<div class="line"><a id="l01158" name="l01158"></a><span class="lineno"> 1158</span> </div>
<div class="line"><a id="l01159" name="l01159"></a><span class="lineno"> 1159</span><span class="comment">/* LIMIT0 register group index macro definition */</span></div>
<div class="line"><a id="l01160" name="l01160"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a0effab67051213fe833545a834ce5146"> 1160</a></span><span class="preprocessor">#define QEOV2_LIMIT0_WAVE0 (0UL)</span></div>
<div class="line"><a id="l01161" name="l01161"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a3ca01e4f32b1febd8a8817c073714651"> 1161</a></span><span class="preprocessor">#define QEOV2_LIMIT0_WAVE1 (1UL)</span></div>
<div class="line"><a id="l01162" name="l01162"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a86041aeb5aac6ef58ce463e7774451c5"> 1162</a></span><span class="preprocessor">#define QEOV2_LIMIT0_WAVE2 (2UL)</span></div>
<div class="line"><a id="l01163" name="l01163"></a><span class="lineno"> 1163</span> </div>
<div class="line"><a id="l01164" name="l01164"></a><span class="lineno"> 1164</span><span class="comment">/* LIMIT1 register group index macro definition */</span></div>
<div class="line"><a id="l01165" name="l01165"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a0b444e78455c85ad01f906167fca3bfe"> 1165</a></span><span class="preprocessor">#define QEOV2_LIMIT1_WAVE0 (0UL)</span></div>
<div class="line"><a id="l01166" name="l01166"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#add62c4e7edd00d1960efee24a2a9ecfc"> 1166</a></span><span class="preprocessor">#define QEOV2_LIMIT1_WAVE1 (1UL)</span></div>
<div class="line"><a id="l01167" name="l01167"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a5f24854b6ac9111c5838f65e2cda3439"> 1167</a></span><span class="preprocessor">#define QEOV2_LIMIT1_WAVE2 (2UL)</span></div>
<div class="line"><a id="l01168" name="l01168"></a><span class="lineno"> 1168</span> </div>
<div class="line"><a id="l01169" name="l01169"></a><span class="lineno"> 1169</span><span class="comment">/* DEADZONE_SHIFT register group index macro definition */</span></div>
<div class="line"><a id="l01170" name="l01170"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a8c5b13abb2cda1464b93023f5973bf13"> 1170</a></span><span class="preprocessor">#define QEOV2_WAVE_DEADZONE_SHIFT_WAVE0 (0UL)</span></div>
<div class="line"><a id="l01171" name="l01171"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a19d58e03580c265d4a5da848e74a86d9"> 1171</a></span><span class="preprocessor">#define QEOV2_WAVE_DEADZONE_SHIFT_WAVE1 (1UL)</span></div>
<div class="line"><a id="l01172" name="l01172"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a0070d4f843a7a7f60bdcef60b3348961"> 1172</a></span><span class="preprocessor">#define QEOV2_WAVE_DEADZONE_SHIFT_WAVE2 (2UL)</span></div>
<div class="line"><a id="l01173" name="l01173"></a><span class="lineno"> 1173</span> </div>
<div class="line"><a id="l01174" name="l01174"></a><span class="lineno"> 1174</span><span class="comment">/* PHASE_SHIFT register group index macro definition */</span></div>
<div class="line"><a id="l01175" name="l01175"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a6b5ec91044db180ba6b18d1fbb373e10"> 1175</a></span><span class="preprocessor">#define QEOV2_ABZ_PHASE_SHIFT_A (0UL)</span></div>
<div class="line"><a id="l01176" name="l01176"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#ab08d98db0d51a8b02b919ddddac5600a"> 1176</a></span><span class="preprocessor">#define QEOV2_ABZ_PHASE_SHIFT_B (1UL)</span></div>
<div class="line"><a id="l01177" name="l01177"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a0d9d11ba7e3599ebe02dabaf30d1459f"> 1177</a></span><span class="preprocessor">#define QEOV2_ABZ_PHASE_SHIFT_Z (2UL)</span></div>
<div class="line"><a id="l01178" name="l01178"></a><span class="lineno"> 1178</span> </div>
<div class="line"><a id="l01179" name="l01179"></a><span class="lineno"> 1179</span><span class="comment">/* PHASE_SHIFT register group index macro definition */</span></div>
<div class="line"><a id="l01180" name="l01180"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a586d9fd1aaa8a96e41bbe58c9bf25b14"> 1180</a></span><span class="preprocessor">#define QEOV2_PWM_PHASE_SHIFT_A (0UL)</span></div>
<div class="line"><a id="l01181" name="l01181"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a635cd658a41837c2967d1dd89830c6a6"> 1181</a></span><span class="preprocessor">#define QEOV2_PWM_PHASE_SHIFT_B (1UL)</span></div>
<div class="line"><a id="l01182" name="l01182"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a5e8076d9933f9f60df518e627022b268"> 1182</a></span><span class="preprocessor">#define QEOV2_PWM_PHASE_SHIFT_C (2UL)</span></div>
<div class="line"><a id="l01183" name="l01183"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#ad4a48059b2f6f9f57383defd2a8f2266"> 1183</a></span><span class="preprocessor">#define QEOV2_PWM_PHASE_SHIFT_D (3UL)</span></div>
<div class="line"><a id="l01184" name="l01184"></a><span class="lineno"> 1184</span> </div>
<div class="line"><a id="l01185" name="l01185"></a><span class="lineno"> 1185</span><span class="comment">/* PHASE_TABLE register group index macro definition */</span></div>
<div class="line"><a id="l01186" name="l01186"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#ae648d1f27f0e24d9d6fc6dd9f79dcb57"> 1186</a></span><span class="preprocessor">#define QEOV2_PWM_PHASE_TABLE_POSEDGE0 (0UL)</span></div>
<div class="line"><a id="l01187" name="l01187"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#ac154d9efb08d9ebd817d389cdb555fae"> 1187</a></span><span class="preprocessor">#define QEOV2_PWM_PHASE_TABLE_POSEDGE1 (1UL)</span></div>
<div class="line"><a id="l01188" name="l01188"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a168cceaa4a05f11c8f61972051ea31a5"> 1188</a></span><span class="preprocessor">#define QEOV2_PWM_PHASE_TABLE_POSEDGE2 (2UL)</span></div>
<div class="line"><a id="l01189" name="l01189"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#ab1cffb503bb14cd6c442e9d5dd2df48c"> 1189</a></span><span class="preprocessor">#define QEOV2_PWM_PHASE_TABLE_POSEDGE3 (3UL)</span></div>
<div class="line"><a id="l01190" name="l01190"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a3e01d3b277049b63afaee05b15fd7116"> 1190</a></span><span class="preprocessor">#define QEOV2_PWM_PHASE_TABLE_POSEDGE4 (4UL)</span></div>
<div class="line"><a id="l01191" name="l01191"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a224c5231b14eef00557e107f81f91e83"> 1191</a></span><span class="preprocessor">#define QEOV2_PWM_PHASE_TABLE_POSEDGE5 (5UL)</span></div>
<div class="line"><a id="l01192" name="l01192"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a36c0a7b09bc3c3856bc0992af4a03bcf"> 1192</a></span><span class="preprocessor">#define QEOV2_PWM_PHASE_TABLE_POSEDGE6 (6UL)</span></div>
<div class="line"><a id="l01193" name="l01193"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a231eb7fd3fde5e9ae3a6c26987f05634"> 1193</a></span><span class="preprocessor">#define QEOV2_PWM_PHASE_TABLE_POSEDGE7 (7UL)</span></div>
<div class="line"><a id="l01194" name="l01194"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#ae7e8ef0551dbc34e7c0c803b8b96e2f2"> 1194</a></span><span class="preprocessor">#define QEOV2_PWM_PHASE_TABLE_POSEDGE8 (8UL)</span></div>
<div class="line"><a id="l01195" name="l01195"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a2dc690f40997c8f20710a4e80b1173f3"> 1195</a></span><span class="preprocessor">#define QEOV2_PWM_PHASE_TABLE_POSEDGE9 (9UL)</span></div>
<div class="line"><a id="l01196" name="l01196"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a0d49ebb0ef186614cbd6492a629fe304"> 1196</a></span><span class="preprocessor">#define QEOV2_PWM_PHASE_TABLE_POSEDGE10 (10UL)</span></div>
<div class="line"><a id="l01197" name="l01197"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a9cf3235b1bc1bfa67a14de394dba1ce6"> 1197</a></span><span class="preprocessor">#define QEOV2_PWM_PHASE_TABLE_POSEDGE11 (11UL)</span></div>
<div class="line"><a id="l01198" name="l01198"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a1a4a083b0bab8384177867f7878a82c3"> 1198</a></span><span class="preprocessor">#define QEOV2_PWM_PHASE_TABLE_NEGEDGE0 (12UL)</span></div>
<div class="line"><a id="l01199" name="l01199"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#aef781356c3f6cd1888f2dea18e46a1be"> 1199</a></span><span class="preprocessor">#define QEOV2_PWM_PHASE_TABLE_NEGEDGE1 (13UL)</span></div>
<div class="line"><a id="l01200" name="l01200"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#aed001620f852105c4ed4f284904753d5"> 1200</a></span><span class="preprocessor">#define QEOV2_PWM_PHASE_TABLE_NEGEDGE2 (14UL)</span></div>
<div class="line"><a id="l01201" name="l01201"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#ad1f7139b6980dfa10e873cf35606ad75"> 1201</a></span><span class="preprocessor">#define QEOV2_PWM_PHASE_TABLE_NEGEDGE3 (15UL)</span></div>
<div class="line"><a id="l01202" name="l01202"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a0993e5c077bb291d867e8f4b7675409a"> 1202</a></span><span class="preprocessor">#define QEOV2_PWM_PHASE_TABLE_NEGEDGE4 (16UL)</span></div>
<div class="line"><a id="l01203" name="l01203"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a723ddf183d52e057a36ccf15e26465a9"> 1203</a></span><span class="preprocessor">#define QEOV2_PWM_PHASE_TABLE_NEGEDGE5 (17UL)</span></div>
<div class="line"><a id="l01204" name="l01204"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#aa9e04946ca4cdb4cde3c8e7598902dd2"> 1204</a></span><span class="preprocessor">#define QEOV2_PWM_PHASE_TABLE_NEGEDGE6 (18UL)</span></div>
<div class="line"><a id="l01205" name="l01205"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#aef00ca2eff5e67fb3cef8bbb4a8260c7"> 1205</a></span><span class="preprocessor">#define QEOV2_PWM_PHASE_TABLE_NEGEDGE7 (19UL)</span></div>
<div class="line"><a id="l01206" name="l01206"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a44a664d4273aa0c5200b4211b83e15ff"> 1206</a></span><span class="preprocessor">#define QEOV2_PWM_PHASE_TABLE_NEGEDGE8 (20UL)</span></div>
<div class="line"><a id="l01207" name="l01207"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#ac8c1a38b6722d6f50dd4e45621f534be"> 1207</a></span><span class="preprocessor">#define QEOV2_PWM_PHASE_TABLE_NEGEDGE9 (21UL)</span></div>
<div class="line"><a id="l01208" name="l01208"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a23c424821d186601cc0e72f20611ea2a"> 1208</a></span><span class="preprocessor">#define QEOV2_PWM_PHASE_TABLE_NEGEDGE10 (22UL)</span></div>
<div class="line"><a id="l01209" name="l01209"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html#a91bd9a759b3bbcacbc5668894464f2cc"> 1209</a></span><span class="preprocessor">#define QEOV2_PWM_PHASE_TABLE_NEGEDGE11 (23UL)</span></div>
<div class="line"><a id="l01210" name="l01210"></a><span class="lineno"> 1210</span> </div>
<div class="line"><a id="l01211" name="l01211"></a><span class="lineno"> 1211</span> </div>
<div class="line"><a id="l01212" name="l01212"></a><span class="lineno"> 1212</span><span class="preprocessor">#endif </span><span class="comment">/* HPM_QEOV2_H */</span><span class="preprocessor"></span></div>
<div class="ttc" id="astructQEOV2__Type_html"><div class="ttname"><a href="structQEOV2__Type.html">QEOV2_Type</a></div><div class="ttdef"><b>Definition</b> hpm_qeov2_regs.h:12</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_19d806e154b23a5f4c4c08b2e30365a6.html">soc</a></li><li class="navelem"><a class="el" href="dir_0bab427931d655ddd2af7139442554af.html">HPM6P00</a></li><li class="navelem"><a class="el" href="dir_816c333c49150c31054324385fcb9ab7.html">ip</a></li><li class="navelem"><a class="el" href="HPM6P00_2ip_2hpm__qeov2__regs_8h.html">hpm_qeov2_regs.h</a></li>
    <li class="footer">Generated on Mon Mar 31 2025 13:17:18 for HPM SDK by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.13.2 </li>
  </ul>
</div>
</body>
</html>
