# Seven Segment Display
![image](https://user-images.githubusercontent.com/38965858/143217062-d6ee5466-3675-4f81-aad0-919d173ba624.png)
* 0 is on and 1 is off
* examples:
  
  ![image](https://user-images.githubusercontent.com/38965858/143217373-27769434-6cc4-4b90-9f98-3e9228a8dfd3.png) 
  ```verilog
  // g = 1
  out = 7'b1000000
  ```
