v {xschem version=3.4.3 file_version=1.2
}
G {}
K {}
V {}
S {}
E {}
N 760 200 760 250 {
lab=IREF}
N 790 200 790 260 {
lab=VDD}
N 790 360 790 420 {
lab=VSS}
N 760 370 760 420 {
lab=VCM}
N 630 290 710 290 {
lab=#net1}
N 630 330 710 330 {
lab=#net2}
N 870 290 950 290 {
lab=OUT1}
N 870 330 950 330 {
lab=OUT2}
N 1040 110 1040 290 {
lab=OUT1}
N 950 290 1040 290 {
lab=OUT1}
N 620 110 620 290 {
lab=#net1}
N 620 290 630 290 {
lab=#net1}
N 620 330 620 360 {
lab=#net2}
N 620 330 630 330 {
lab=#net2}
N 950 330 1040 330 {
lab=OUT2}
N 620 360 620 450 {
lab=#net2}
N 970 10 980 10 {
lab=#net3}
N 750 -90 750 -30 {
lab=VDD}
N 790 -90 790 -30 {
lab=VSS}
N 900 -90 900 -30 {
lab=VDD}
N 940 -90 940 -30 {
lab=VSS}
N 920 40 920 80 {
lab=S1}
N 770 40 770 80 {
lab=S2}
N 460 40 460 60 {
lab=S4}
N 460 60 490 60 {
lab=S4}
N 610 40 610 70 {
lab=S3}
N 610 70 640 70 {
lab=S3}
N 310 40 310 80 {
lab=S5}
N 240 10 260 10 {
lab=#net1}
N 290 -80 290 -30 {
lab=VDD}
N 330 -80 330 -30 {
lab=VSS}
N 440 -80 440 -30 {
lab=VDD}
N 480 -80 480 -30 {
lab=VSS}
N 590 -80 590 -30 {
lab=VDD}
N 630 -80 630 -30 {
lab=VSS}
N 1040 10 1040 50 {
lab=OUT1}
N 1040 10 1140 10 {
lab=OUT1}
N 1140 -160 1140 10 {
lab=OUT1}
N 1060 -160 1140 -160 {
lab=OUT1}
N 870 -160 1000 -160 {
lab=#net3}
N 980 -160 980 10 {
lab=#net3}
N 820 10 830 10 {
lab=#net4}
N 830 -110 830 10 {
lab=#net4}
N 780 -110 830 -110 {
lab=#net4}
N 780 -160 780 -110 {
lab=#net4}
N 780 -160 810 -160 {
lab=#net4}
N 710 -160 780 -160 {
lab=#net4}
N 850 10 870 10 {
lab=#net1}
N 850 10 850 110 {
lab=#net1}
N 620 110 850 110 {
lab=#net1}
N 710 10 720 10 {
lab=#net1}
N 710 10 710 110 {
lab=#net1}
N 660 10 680 10 {
lab=#net5}
N 680 -110 680 10 {
lab=#net5}
N 620 -110 680 -110 {
lab=#net5}
N 620 -160 620 -110 {
lab=#net5}
N 620 -160 650 -160 {
lab=#net5}
N 550 10 560 10 {
lab=#net1}
N 550 10 550 110 {
lab=#net1}
N 550 110 620 110 {
lab=#net1}
N 400 10 410 10 {
lab=#net1}
N 400 10 400 110 {
lab=#net1}
N 400 110 550 110 {
lab=#net1}
N 510 10 530 10 {
lab=#net6}
N 530 -120 530 10 {
lab=#net6}
N 460 -120 530 -120 {
lab=#net6}
N 460 -160 460 -120 {
lab=#net6}
N 460 -160 490 -160 {
lab=#net6}
N 550 -160 620 -160 {
lab=#net5}
N 360 10 370 10 {
lab=#net7}
N 370 -120 370 10 {
lab=#net7}
N 310 -120 370 -120 {
lab=#net7}
N 310 -160 310 -120 {
lab=#net7}
N 310 -160 330 -160 {
lab=#net7}
N 390 -160 460 -160 {
lab=#net6}
N 240 10 240 110 {
lab=#net1}
N 240 110 400 110 {
lab=#net1}
N 230 -160 310 -160 {
lab=#net7}
N 1040 50 1040 110 {
lab=OUT1}
N 150 40 150 80 {
lab=S6}
N 80 10 100 10 {
lab=#net1}
N 130 -80 130 -30 {
lab=VDD}
N 170 -80 170 -30 {
lab=VSS}
N 200 10 210 10 {
lab=#net8}
N 80 10 80 110 {
lab=#net1}
N 80 110 240 110 {
lab=#net1}
N 100 -160 170 -160 {
lab=#net8}
N 210 -110 210 10 {
lab=#net8}
N 140 -110 210 -110 {
lab=#net8}
N 140 -160 140 -110 {
lab=#net8}
N -40 -160 40 -160 {
lab=IN1}
N 970 590 980 590 {
lab=#net9}
N 750 630 750 690 {
lab=VDD}
N 790 630 790 690 {
lab=VSS}
N 900 630 900 690 {
lab=VDD}
N 940 630 940 690 {
lab=VSS}
N 920 520 920 560 {
lab=S1}
N 770 520 770 560 {
lab=S2}
N 460 540 460 560 {
lab=S4}
N 460 540 490 540 {
lab=S4}
N 610 530 610 560 {
lab=S3}
N 610 530 640 530 {
lab=S3}
N 310 520 310 560 {
lab=S5}
N 240 590 260 590 {
lab=#net2}
N 290 630 290 680 {
lab=VDD}
N 330 630 330 680 {
lab=VSS}
N 440 630 440 680 {
lab=VDD}
N 480 630 480 680 {
lab=VSS}
N 590 630 590 680 {
lab=VDD}
N 630 630 630 680 {
lab=VSS}
N 1040 550 1040 590 {
lab=OUT2}
N 1040 590 1140 590 {
lab=OUT2}
N 1140 590 1140 760 {
lab=OUT2}
N 1060 760 1140 760 {
lab=OUT2}
N 870 760 1000 760 {
lab=#net9}
N 980 590 980 760 {
lab=#net9}
N 820 590 830 590 {
lab=#net10}
N 830 590 830 710 {
lab=#net10}
N 780 710 830 710 {
lab=#net10}
N 780 710 780 760 {
lab=#net10}
N 780 760 810 760 {
lab=#net10}
N 710 760 780 760 {
lab=#net10}
N 850 590 870 590 {
lab=#net2}
N 850 490 850 590 {
lab=#net2}
N 620 490 850 490 {
lab=#net2}
N 710 590 720 590 {
lab=#net2}
N 710 490 710 590 {
lab=#net2}
N 660 590 680 590 {
lab=#net11}
N 680 590 680 710 {
lab=#net11}
N 620 710 680 710 {
lab=#net11}
N 620 710 620 760 {
lab=#net11}
N 620 760 650 760 {
lab=#net11}
N 550 590 560 590 {
lab=#net2}
N 550 490 550 590 {
lab=#net2}
N 550 490 620 490 {
lab=#net2}
N 400 590 410 590 {
lab=#net2}
N 400 490 400 590 {
lab=#net2}
N 400 490 550 490 {
lab=#net2}
N 510 590 530 590 {
lab=#net12}
N 530 590 530 720 {
lab=#net12}
N 460 720 530 720 {
lab=#net12}
N 460 720 460 760 {
lab=#net12}
N 460 760 490 760 {
lab=#net12}
N 550 760 620 760 {
lab=#net11}
N 360 590 370 590 {
lab=#net13}
N 370 590 370 720 {
lab=#net13}
N 310 720 370 720 {
lab=#net13}
N 310 720 310 760 {
lab=#net13}
N 310 760 330 760 {
lab=#net13}
N 390 760 460 760 {
lab=#net12}
N 240 490 240 590 {
lab=#net2}
N 240 490 400 490 {
lab=#net2}
N 230 760 310 760 {
lab=#net13}
N 1040 490 1040 550 {
lab=OUT2}
N 150 520 150 560 {
lab=S6}
N 80 590 100 590 {
lab=#net2}
N 130 630 130 680 {
lab=VDD}
N 170 630 170 680 {
lab=VSS}
N 200 590 210 590 {
lab=#net14}
N 80 490 80 590 {
lab=#net2}
N 80 490 240 490 {
lab=#net2}
N 100 760 170 760 {
lab=#net14}
N 210 590 210 710 {
lab=#net14}
N 140 710 210 710 {
lab=#net14}
N 140 710 140 760 {
lab=#net14}
N -40 760 40 760 {
lab=IN2}
N 620 450 620 490 {
lab=#net2}
N 1040 330 1040 490 {
lab=OUT2}
N 1550 160 1550 240 {
lab=VDD}
N 1550 420 1550 490 {
lab=VSS}
N 1650 280 1730 280 {
lab=S1}
N 1650 300 1730 300 {
lab=S2}
N 1650 320 1730 320 {
lab=S3}
N 1650 340 1730 340 {
lab=S4}
N 1650 360 1730 360 {
lab=S5}
N 1650 380 1730 380 {
lab=S6}
N 1370 290 1450 290 {
lab=A}
N 1370 330 1450 330 {
lab=B}
N 1370 370 1450 370 {
lab=C}
C {devices/lab_wire.sym} 790 400 0 0 {name=p4 sig_type=std_logic lab=VSS}
C {devices/lab_wire.sym} 760 420 0 0 {name=p5 sig_type=std_logic lab=VCM}
C {devices/lab_wire.sym} 790 220 0 1 {name=p6 sig_type=std_logic lab=VDD}
C {devices/lab_wire.sym} 760 220 0 0 {name=p33 sig_type=std_logic lab=IREF}
C {devices/lab_wire.sym} 1040 210 0 0 {name=p34 sig_type=std_logic lab=OUT1}
C {devices/lab_wire.sym} 1040 400 0 0 {name=p35 sig_type=std_logic lab=OUT2}
C {devices/lab_wire.sym} 1700 280 0 0 {name=p48 sig_type=std_logic lab=S1}
C {devices/lab_wire.sym} 1700 300 0 0 {name=p49 sig_type=std_logic lab=S2}
C {devices/lab_wire.sym} 1700 320 0 0 {name=p50 sig_type=std_logic lab=S3}
C {devices/lab_wire.sym} 1700 340 0 0 {name=p51 sig_type=std_logic lab=S4}
C {devices/lab_wire.sym} 1700 360 0 0 {name=p52 sig_type=std_logic lab=S5}
C {devices/res.sym} 840 -160 1 1 {name=R2
value=2.4k
footprint=1206
device=resistor
m=1}
C {devices/res.sym} 680 -160 1 1 {name=R3
value=3k
footprint=1206
device=resistor
m=1}
C {devices/res.sym} 1030 -160 1 1 {name=R4
value=3.6k
footprint=1206
device=resistor
m=1}
C {devices/res.sym} 520 -160 1 0 {name=R5
value=3k
footprint=1206
device=resistor
m=1}
C {devices/res.sym} 360 -160 1 0 {name=R6
value=2.4k
footprint=1206
device=resistor
m=1}
C {devices/res.sym} 200 -160 1 0 {name=R7
value=1.6k
footprint=1206
device=resistor
m=1}
C {devices/lab_wire.sym} 900 -70 2 1 {name=p17 sig_type=std_logic lab=VDD}
C {devices/lab_wire.sym} 940 -70 2 1 {name=p18 sig_type=std_logic lab=VSS}
C {devices/lab_wire.sym} 790 -70 2 1 {name=p19 sig_type=std_logic lab=VSS}
C {devices/lab_wire.sym} 750 -70 2 1 {name=p20 sig_type=std_logic lab=VDD}
C {devices/lab_wire.sym} 630 -60 2 1 {name=p21 sig_type=std_logic lab=VSS}
C {devices/lab_wire.sym} 590 -60 2 1 {name=p22 sig_type=std_logic lab=VDD}
C {devices/lab_wire.sym} 440 -60 2 1 {name=p23 sig_type=std_logic lab=VDD}
C {devices/lab_wire.sym} 480 -60 2 1 {name=p24 sig_type=std_logic lab=VSS}
C {devices/lab_wire.sym} 290 -60 2 1 {name=p25 sig_type=std_logic lab=VDD}
C {devices/lab_wire.sym} 330 -60 2 1 {name=p26 sig_type=std_logic lab=VSS}
C {devices/lab_wire.sym} 920 70 2 1 {name=p29 sig_type=std_logic lab=S1}
C {devices/lab_wire.sym} 770 60 2 1 {name=p30 sig_type=std_logic lab=S2}
C {devices/lab_wire.sym} 630 70 2 1 {name=p43 sig_type=std_logic lab=S3}
C {devices/lab_wire.sym} 480 60 2 1 {name=p44 sig_type=std_logic lab=S4}
C {devices/lab_wire.sym} 310 70 2 1 {name=p45 sig_type=std_logic lab=S5}
C {devices/lab_wire.sym} 0 -160 2 1 {name=p58 sig_type=std_logic lab=IN1}
C {devices/lab_wire.sym} 1700 380 0 0 {name=p59 sig_type=std_logic lab=S6}
C {devices/lab_wire.sym} 130 -60 2 1 {name=p67 sig_type=std_logic lab=VDD}
C {devices/lab_wire.sym} 170 -60 2 1 {name=p68 sig_type=std_logic lab=VSS}
C {devices/lab_wire.sym} 150 70 2 1 {name=p69 sig_type=std_logic lab=S6}
C {devices/res.sym} 70 -160 1 0 {name=R13
value=2k
footprint=1206
device=resistor
m=1}
C {devices/res.sym} 840 760 1 0 {name=R1
value=2.4k
footprint=1206
device=resistor
m=1}
C {devices/res.sym} 680 760 1 0 {name=R8
value=3k
footprint=1206
device=resistor
m=1}
C {devices/res.sym} 1030 760 1 0 {name=R9
value=3.6k
footprint=1206
device=resistor
m=1}
C {devices/res.sym} 520 760 1 1 {name=R10
value=3k
footprint=1206
device=resistor
m=1}
C {devices/res.sym} 360 760 1 1 {name=R11
value=2.4k
footprint=1206
device=resistor
m=1}
C {devices/res.sym} 200 760 1 1 {name=R12
value=1.6k
footprint=1206
device=resistor
m=1}
C {devices/lab_wire.sym} 900 670 0 0 {name=p7 sig_type=std_logic lab=VDD}
C {devices/lab_wire.sym} 940 670 0 0 {name=p8 sig_type=std_logic lab=VSS}
C {devices/lab_wire.sym} 790 670 0 0 {name=p9 sig_type=std_logic lab=VSS}
C {devices/lab_wire.sym} 750 670 0 0 {name=p10 sig_type=std_logic lab=VDD}
C {devices/lab_wire.sym} 630 660 0 0 {name=p11 sig_type=std_logic lab=VSS}
C {devices/lab_wire.sym} 590 660 0 0 {name=p12 sig_type=std_logic lab=VDD}
C {devices/lab_wire.sym} 440 660 0 0 {name=p13 sig_type=std_logic lab=VDD}
C {devices/lab_wire.sym} 480 660 0 0 {name=p14 sig_type=std_logic lab=VSS}
C {devices/lab_wire.sym} 290 660 0 0 {name=p15 sig_type=std_logic lab=VDD}
C {devices/lab_wire.sym} 330 660 0 0 {name=p16 sig_type=std_logic lab=VSS}
C {devices/lab_wire.sym} 920 530 0 0 {name=p38 sig_type=std_logic lab=S1}
C {devices/lab_wire.sym} 770 540 0 0 {name=p39 sig_type=std_logic lab=S2}
C {devices/lab_wire.sym} 630 530 0 0 {name=p40 sig_type=std_logic lab=S3}
C {devices/lab_wire.sym} 480 540 0 0 {name=p41 sig_type=std_logic lab=S4}
C {devices/lab_wire.sym} 310 530 0 0 {name=p42 sig_type=std_logic lab=S5}
C {devices/lab_wire.sym} 0 760 0 0 {name=p46 sig_type=std_logic lab=IN2}
C {devices/lab_wire.sym} 130 660 0 0 {name=p47 sig_type=std_logic lab=VDD}
C {devices/lab_wire.sym} 170 660 0 0 {name=p53 sig_type=std_logic lab=VSS}
C {devices/lab_wire.sym} 150 530 0 0 {name=p54 sig_type=std_logic lab=S6}
C {devices/res.sym} 70 760 1 1 {name=R14
value=2k
footprint=1206
device=resistor
m=1}
C {devices/lab_wire.sym} 1400 290 0 0 {name=p60 sig_type=std_logic lab=A}
C {devices/lab_wire.sym} 1400 330 0 0 {name=p61 sig_type=std_logic lab=B}
C {devices/lab_wire.sym} 1400 370 0 0 {name=p62 sig_type=std_logic lab=C}
C {devices/lab_wire.sym} 1550 200 0 0 {name=p63 sig_type=std_logic lab=VDD}
C {devices/lab_wire.sym} 1550 460 0 0 {name=p64 sig_type=std_logic lab=VSS}
C {devices/ipin.sym} 1250 370 0 0 {name=p1 lab=A}
C {devices/ipin.sym} 1250 410 0 0 {name=p2 lab=B}
C {devices/ipin.sym} 1250 450 0 0 {name=p3 lab=C}
C {devices/iopin.sym} -70 250 0 0 {name=p27 lab=VDD}
C {devices/iopin.sym} -70 290 0 0 {name=p28 lab=VSS}
C {devices/iopin.sym} -70 330 0 0 {name=p31 lab=IREF}
C {devices/ipin.sym} -40 370 0 0 {name=p32 lab=VCM}
C {devices/opin.sym} 1170 210 0 0 {name=p36 lab=OUT1}
C {devices/opin.sym} 1170 250 0 0 {name=p37 lab=OUT2}
C {devices/ipin.sym} -60 10 0 0 {name=p55 lab=IN1}
C {devices/ipin.sym} -60 40 0 0 {name=p56 lab=IN2}
C {/home/shahid/GF180Projects/Tapeout/Xschem/Logic_Gates/Transmission_Gate_5x.sym} 310 10 0 0 {name=x1}
C {/home/shahid/GF180Projects/Tapeout/Xschem/Logic_Gates/Transmission_Gate_5x.sym} 150 10 0 0 {name=x2}
C {/home/shahid/GF180Projects/Tapeout/Xschem/Logic_Gates/Transmission_Gate_5x.sym} 460 10 0 0 {name=x3}
C {/home/shahid/GF180Projects/Tapeout/Xschem/Logic_Gates/Transmission_Gate_5x.sym} 610 10 0 0 {name=x4}
C {/home/shahid/GF180Projects/Tapeout/Xschem/Logic_Gates/Transmission_Gate_5x.sym} 770 10 0 0 {name=x5}
C {/home/shahid/GF180Projects/Tapeout/Xschem/Logic_Gates/Transmission_Gate_5x.sym} 920 10 0 0 {name=x6}
C {/home/shahid/GF180Projects/Tapeout/Xschem/Logic_Gates/Transmission_Gate_5x.sym} 150 590 2 1 {name=x7}
C {/home/shahid/GF180Projects/Tapeout/Xschem/Logic_Gates/Transmission_Gate_5x.sym} 310 590 2 1 {name=x8}
C {/home/shahid/GF180Projects/Tapeout/Xschem/Logic_Gates/Transmission_Gate_5x.sym} 460 590 2 1 {name=x9}
C {/home/shahid/GF180Projects/Tapeout/Xschem/Logic_Gates/Transmission_Gate_5x.sym} 610 590 2 1 {name=x10}
C {/home/shahid/GF180Projects/Tapeout/Xschem/Logic_Gates/Transmission_Gate_5x.sym} 770 590 2 1 {name=x11}
C {/home/shahid/GF180Projects/Tapeout/Xschem/Logic_Gates/Transmission_Gate_5x.sym} 920 590 2 1 {name=x12}
C {/home/shahid/GF180Projects/Tapeout/Xschem/Folded_Cascode_Amplifier/Folded_Cascode.sym} 770 310 0 0 {name=x13}
C {/home/shahid/GF180Projects/Tapeout/Xschem/PGA_Decoder/PGA_Decoder.sym} 1550 340 0 0 {name=x14}
