
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.148377                       # Number of seconds simulated
sim_ticks                                148376822500                       # Number of ticks simulated
final_tick                               148376822500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  44439                       # Simulator instruction rate (inst/s)
host_op_rate                                    70209                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               26535281                       # Simulator tick rate (ticks/s)
host_mem_usage                                4758188                       # Number of bytes of host memory used
host_seconds                                  5591.68                       # Real time elapsed on the host
sim_insts                                   248487100                       # Number of instructions simulated
sim_ops                                     392586845                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 148376822500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst          156224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        14874560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           15030784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       156224                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        156224                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      8095296                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8095296                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             2441                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           232415                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              234856                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        126489                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             126489                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst            1052887                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          100248541                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             101301428                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst       1052887                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1052887                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        54559033                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             54559033                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        54559033                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst           1052887                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         100248541                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            155860461                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      234856                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     126489                       # Number of write requests accepted
system.mem_ctrls.readBursts                    234856                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   126489                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               15027648                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3136                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 8093504                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                15030784                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8095296                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     49                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             14360                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             13943                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             12715                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             12625                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             12999                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             12624                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             12725                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             12817                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             14672                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             16489                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            16513                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            16952                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            17197                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            16395                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            16487                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            15294                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7814                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              7332                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7136                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7018                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7104                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7058                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7122                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7113                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8022                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8572                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8608                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8656                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8765                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8653                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             8934                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             8554                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  148376738000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                234856                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               126489                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  187069                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   38926                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    6476                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2296                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   8487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       108364                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    213.351445                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   125.154265                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   270.936663                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        63246     58.36%     58.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        17340     16.00%     74.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9196      8.49%     82.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3953      3.65%     86.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3126      2.88%     89.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1987      1.83%     91.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1650      1.52%     92.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1615      1.49%     94.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         6251      5.77%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       108364                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7706                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.466779                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    371.008198                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023         7704     99.97%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::31744-32767            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7706                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7706                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.410719                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.389458                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.861241                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6173     80.11%     80.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              166      2.15%     82.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1122     14.56%     96.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              230      2.98%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               12      0.16%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7706                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   5746227750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             10148859000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 1174035000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     24472.13                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                43222.13                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       101.28                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        54.55                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    101.30                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     54.56                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.22                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.79                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.43                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      10.84                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   161490                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   91400                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 68.78                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                72.26                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     410623.47                       # Average gap between requests
system.mem_ctrls.pageHitRate                    70.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                379640940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                201757380                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               748329120                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              301178340                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         6608609280.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           3650701230                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            222624000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     22863359490                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      7575433440                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      17183361180                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            59735220000                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            402.591314                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         139791114250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    263309000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    2799978000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  69923995000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  19727532500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    5522373000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  50139635000                       # Time in different power states
system.mem_ctrls_1.actEnergy                394177980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                209484000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               928192860                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              358948080                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         6823733280.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           3975022110                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            232100640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     23812932750                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      7714250400                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      16385415960                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            60834949410                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            410.003048                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         139054144250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    257364000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    2890612000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  66743158250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  20090138500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    6174549750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  52221000000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 148376822500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                97607428                       # Number of BP lookups
system.cpu.branchPred.condPredicted          97607428                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           7567359                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             68322216                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                 7100228                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              74969                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups        68322216                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits           47559745                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses         20762471                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted      2300255                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 148376822500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    62084887                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    27270492                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        214024                       # TLB misses on read requests
system.cpu.dtb.wrMisses                        501830                       # TLB misses on write requests
system.cpu.dtb.spec_tlb_misses                      0                       # TLB misses on speculative memory requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 148376822500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 148376822500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    61104824                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           619                       # TLB misses on write requests
system.cpu.itb.spec_tlb_misses                      0                       # TLB misses on speculative memory requests
system.cpu.workload.numSyscalls                   110                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    148376822500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        296753646                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           63966838                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      611421599                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    97607428                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           54659973                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     225015318                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                15146222                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                 1298                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          2906                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles            7                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          230                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                  61104365                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes               1983870                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          296559708                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.263936                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.525964                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                136529750     46.04%     46.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 13320399      4.49%     50.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 11224056      3.78%     54.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  8293688      2.80%     57.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 12922688      4.36%     61.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  8904812      3.00%     64.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  9066900      3.06%     67.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                 13693261      4.62%     72.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 82604154     27.85%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            296559708                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.328917                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.060368                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 49546535                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles             107481526                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 113712014                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              18246522                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                7573111                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              902919647                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                7573111                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 59669533                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                67404842                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          15871                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                 119260508                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              42635843                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              865978492                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                202099                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents               25085345                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                1082012                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents               13052925                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents              130                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands          1234430986                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups            2050340023                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups       1284141685                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           5106521                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             569059643                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                665371343                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                472                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            643                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  78968320                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             70742930                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            38448167                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads          12927884                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores         13442210                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  796024545                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                4681                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 658791868                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           3090171                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined       403442380                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined    530232104                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved           4499                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     296559708                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.221448                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.364886                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           119616056     40.33%     40.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            27149057      9.15%     49.49% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            31650261     10.67%     60.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            24279083      8.19%     68.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            33106657     11.16%     79.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5            21798642      7.35%     86.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6            22790721      7.69%     94.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7            12012972      4.05%     98.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             4156259      1.40%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       296559708                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 7256694     98.76%     98.76% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     98.76% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     98.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                  3893      0.05%     98.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     98.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     98.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     98.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     98.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     98.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     98.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     98.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     98.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     98.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     98.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     98.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     98.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     98.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     98.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     98.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     98.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     98.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     98.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     98.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     98.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     98.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     98.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     98.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     98.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     98.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     98.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     98.82% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  15705      0.21%     99.03% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  2051      0.03%     99.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             56282      0.77%     99.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite            12914      0.18%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass          11344000      1.72%      1.72% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             549928336     83.48%     85.20% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                19682      0.00%     85.20% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                282630      0.04%     85.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             1436694      0.22%     85.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     85.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  46      0.00%     85.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     85.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     85.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     85.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     85.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     85.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     85.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     85.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     85.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     85.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     85.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     85.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     85.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     85.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     85.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     85.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     85.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     85.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     85.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     85.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     85.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     85.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     85.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     85.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     85.46% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             66504497     10.09%     95.56% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            28242096      4.29%     99.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          732550      0.11%     99.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         301337      0.05%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              658791868                       # Type of FU issued
system.cpu.iq.rate                           2.219996                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     7347539                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.011153                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads         1618151945                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes        1195931505                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    626168364                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             6429209                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            3547473                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      2980242                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              651554419                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 3240988                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.instsSetReady                 661882039                       # Number of instructions added to ready list
system.cpu.iq.instsStalledBeforeSetReady            0                       # Number of instructions stalled before being added to ready list
system.cpu.iew.lsq.thread0.forwLoads         11268744                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.taintedforwLoads      3326868                       # Number of tainted loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads     34709469                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses       125627                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         9073                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores     20510512                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         1679                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked         63471                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.specBuffHits             0                       # Number of times an access hits in speculative buffer
system.cpu.iew.lsq.thread0.specBuffMisses            0                       # Number of times an access misses in speculative buffer
system.cpu.iew.lsq.thread0.numValidates             0                       # Number of validates sent to cache
system.cpu.iew.lsq.thread0.numExposes               0                       # Number of exposes sent to cache
system.cpu.iew.lsq.thread0.numConvertedExposes            0                       # Number of exposes converted from validation
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                7573111                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                54173988                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles               9819308                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           796029226                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            368275                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              70742930                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             38448167                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               1730                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                 128739                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents               9479643                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           9073                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        3541073                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect      5983552                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              9524625                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             635355520                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              60278783                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts          18535448                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     87541369                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 59284836                       # Number of branches executed
system.cpu.iew.exec_stores                   27262586                       # Number of stores executed
system.cpu.iew.exec_rate                     2.141020                       # Inst execution rate
system.cpu.iew.wb_sent                      632035675                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     629148606                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 480374712                       # num instructions producing a value
system.cpu.iew.wb_consumers                 785396707                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.120104                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.611633                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts       403445518                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             182                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           7567728                       # The number of times a branch was mispredicted
system.cpu.commit.memoryViolations               5382                       # The number of times a memory operation(load) has violation
system.cpu.commit.stalledBranchMispredicts      1053555                       # The number of times a branch misprediction is stalled(STT)
system.cpu.commit.stalledMemoryViolations            0                       # The number of times a memory violation is stalled(STT)
system.cpu.commit.loadHitInvalidations              0                       # The number of times a load hits a invalidation
system.cpu.commit.loadHitExternalEvictions            0                       # The number of times a load hits an external invalidation
system.cpu.commit.loadValidationFails               0                       # The number of times a load fails validation
system.cpu.commit.validationStalls                  0                       # The number of ticks the commit is stalled due to waiting for validation responses
system.cpu.commit.committed_per_cycle::samples    241836552                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.623356                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.154829                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     93103416     38.50%     38.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     66588861     27.53%     66.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     29819689     12.33%     78.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     17402497      7.20%     85.56% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      9866280      4.08%     89.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      6444089      2.66%     92.30% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      2022755      0.84%     93.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      2382700      0.99%     94.13% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8     14206265      5.87%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    241836552                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            248487100                       # Number of instructions committed
system.cpu.commit.committedOps              392586845                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       53971116                       # Number of memory references committed
system.cpu.commit.loads                      36033461                       # Number of loads committed
system.cpu.commit.membars                          48                       # Number of memory barriers committed
system.cpu.commit.branches                   38550034                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    2945493                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 385972713                       # Number of committed integer instructions.
system.cpu.commit.function_calls              3778879                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass      4506496      1.15%      1.15% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        332420741     84.67%     85.82% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           19024      0.00%     85.83% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv           263740      0.07%     85.89% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        1405728      0.36%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        35483355      9.04%     95.29% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       17644866      4.49%     99.79% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       550106      0.14%     99.93% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite       292789      0.07%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         392586845                       # Class of committed instruction
system.cpu.commit.bw_lim_events              14206265                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                   1023662650                       # The number of ROB reads
system.cpu.rob.rob_writes                  1647206382                       # The number of ROB writes
system.cpu.timesIdled                            2453                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          193938                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   248487100                       # Number of Instructions Simulated
system.cpu.committedOps                     392586845                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.194242                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.194242                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.837351                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.837351                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                854317993                       # number of integer regfile reads
system.cpu.int_regfile_writes               532753429                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   4860878                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  2707989                       # number of floating regfile writes
system.cpu.cc_regfile_reads                 291975031                       # number of cc regfile reads
system.cpu.cc_regfile_writes                325417045                       # number of cc regfile writes
system.cpu.misc_regfile_reads               220869719                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 148376822500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           1083487                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1020.131722                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            69812883                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1083487                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             64.433522                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1020.131722                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.996222                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996222                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           97                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          879                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           48                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         144981975                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        144981975                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 148376822500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     52306551                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        52306551                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     17515711                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       17515711                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      69822262                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         69822262                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     69822262                       # number of overall hits
system.cpu.dcache.overall_hits::total        69822262                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      1697380                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1697380                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       429090                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       429090                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      2126470                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2126470                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      2126470                       # number of overall misses
system.cpu.dcache.overall_misses::total       2126470                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  66965294000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  66965294000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  14812513893                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  14812513893                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  81777807893                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  81777807893                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  81777807893                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  81777807893                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     54003931                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     54003931                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     17944801                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     17944801                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     71948732                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     71948732                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     71948732                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     71948732                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.031431                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.031431                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.023912                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.023912                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.029555                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.029555                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.029555                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.029555                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 39452.152140                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 39452.152140                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 34520.762295                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 34520.762295                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 38457.071058                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 38457.071058                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 38457.071058                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 38457.071058                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       566641                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        78004                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              9323                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             691                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    60.778827                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   112.885673                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       950137                       # number of writebacks
system.cpu.dcache.writebacks::total            950137                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data      1041940                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1041940                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data           19                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           19                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data      1041959                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1041959                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data      1041959                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1041959                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       655440                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       655440                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       429071                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       429071                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      1084511                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1084511                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      1084511                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1084511                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  18211148000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  18211148000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  14382632893                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  14382632893                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  32593780893                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  32593780893                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  32593780893                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  32593780893                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.012137                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.012137                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.023911                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.023911                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.015073                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015073                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.015073                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.015073                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 27784.614915                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 27784.614915                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 33520.403134                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 33520.403134                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 30053.896081                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 30053.896081                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 30053.896081                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 30053.896081                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 148376822500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 148376822500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 148376822500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements              6453                       # number of replacements
system.cpu.icache.tags.tagsinuse           510.503941                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            33333493                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              6453                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           5165.580815                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   510.503941                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.997078                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.997078                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           88                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          122                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          143                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          136                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         122215689                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        122215689                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 148376822500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     61096312                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        61096312                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      61096312                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         61096312                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     61096312                       # number of overall hits
system.cpu.icache.overall_hits::total        61096312                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         8050                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          8050                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         8050                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           8050                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         8050                       # number of overall misses
system.cpu.icache.overall_misses::total          8050                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    376670998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    376670998                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    376670998                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    376670998                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    376670998                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    376670998                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     61104362                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     61104362                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     61104362                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     61104362                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     61104362                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     61104362                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000132                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000132                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000132                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000132                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000132                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000132                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 46791.428323                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 46791.428323                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 46791.428323                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 46791.428323                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 46791.428323                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 46791.428323                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         3067                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                51                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    60.137255                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks         6453                       # number of writebacks
system.cpu.icache.writebacks::total              6453                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         1084                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1084                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         1084                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1084                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         1084                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1084                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         6966                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         6966                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         6966                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         6966                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         6966                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         6966                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    305763498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    305763498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    305763498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    305763498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    305763498                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    305763498                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000114                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000114                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000114                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000114                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000114                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000114                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 43893.697674                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 43893.697674                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 43893.697674                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 43893.697674                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 43893.697674                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 43893.697674                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 148376822500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 148376822500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 148376822500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                    203215                       # number of replacements
system.l2.tags.tagsinuse                 23604.105866                       # Cycle average of tags in use
system.l2.tags.total_refs                     1746792                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    203215                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.595783                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       46.805018                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        845.238967                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      22712.061880                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.001428                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.025795                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.693117                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.720340                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          178                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           95                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        32391                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           76                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  17687215                       # Number of tag accesses
system.l2.tags.data_accesses                 17687215                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 148376822500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks       950137                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           950137                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         6453                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             6453                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             321027                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                321027                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst            4524                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               4524                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data         531069                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            531069                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                  4524                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                852096                       # number of demand (read+write) hits
system.l2.demand_hits::total                   856620                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                 4524                       # number of overall hits
system.l2.overall_hits::cpu.data               852096                       # number of overall hits
system.l2.overall_hits::total                  856620                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           108046                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              108046                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          2442                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2442                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data       124369                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          124369                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                2442                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              232415                       # number of demand (read+write) misses
system.l2.demand_misses::total                 234857                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               2442                       # number of overall misses
system.l2.overall_misses::cpu.data             232415                       # number of overall misses
system.l2.overall_misses::total                234857                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  10313188000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   10313188000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    247541000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    247541000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  11604507500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  11604507500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     247541000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   21917695500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      22165236500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    247541000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  21917695500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     22165236500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       950137                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       950137                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         6453                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         6453                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         429073                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            429073                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         6966                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           6966                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data       655438                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        655438                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              6966                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           1084511                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1091477                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             6966                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          1084511                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1091477                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.251813                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.251813                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.350560                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.350560                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.189749                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.189749                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.350560                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.214304                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.215174                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.350560                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.214304                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.215174                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 95451.826074                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 95451.826074                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 101368.140868                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 101368.140868                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 93307.074110                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 93307.074110                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 101368.140868                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 94304.134845                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 94377.585084                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 101368.140868                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 94304.134845                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 94377.585084                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks               126489                       # number of writebacks
system.l2.writebacks::total                    126489                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks            3                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             3                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       108046                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         108046                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         2442                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2442                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       124369                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       124369                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           2442                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         232415                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            234857                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          2442                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        232415                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           234857                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data   9232728000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   9232728000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    223131000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    223131000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  10360817500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  10360817500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    223131000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  19593545500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  19816676500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    223131000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  19593545500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  19816676500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.251813                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.251813                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.350560                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.350560                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.189749                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.189749                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.350560                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.214304                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.215174                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.350560                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.214304                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.215174                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 85451.826074                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 85451.826074                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 91372.235872                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 91372.235872                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 83307.074110                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 83307.074110                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 91372.235872                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 84304.134845                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 84377.627663                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 91372.235872                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 84304.134845                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 84377.627663                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests        436802                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       201947                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 148376822500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             126810                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       126489                       # Transaction distribution
system.membus.trans_dist::CleanEvict            75457                       # Transaction distribution
system.membus.trans_dist::ReadExReq            108046                       # Transaction distribution
system.membus.trans_dist::ReadExResp           108046                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        126810                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       671658                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       671658                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 671658                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     23126080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     23126080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                23126080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            234856                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  234856    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              234856                       # Request fanout histogram
system.membus.reqLayer2.occupancy           999321500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1254497250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.8                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      2181417                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      1089942                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests           13                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           1272                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         1272                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 148376822500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            662403                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1076626                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         6453                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          210076                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           429073                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          429073                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          6966                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       655438                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        20384                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      3252509                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3272893                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       858752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    130217472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              131076224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          203215                       # Total snoops (count)
system.tol2bus.snoopTraffic                   8095296                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1294692                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000994                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.031513                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1293405     99.90%     99.90% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1287      0.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1294692                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2047298500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          10448997                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1626771989                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
