/*******************************************************************************/
/*  © Université de Lille, The Pip Development Team (2015-2022)                */
/*                                                                             */
/*  This software is a computer program whose purpose is to run a minimal,     */
/*  hypervisor relying on proven properties such as memory isolation.          */
/*                                                                             */
/*  This software is governed by the CeCILL license under French law and       */
/*  abiding by the rules of distribution of free software.  You can  use,      */
/*  modify and/ or redistribute the software under the terms of the CeCILL     */
/*  license as circulated by CEA, CNRS and INRIA at the following URL          */
/*  "http://www.cecill.info".                                                  */
/*                                                                             */
/*  As a counterpart to the access to the source code and  rights to copy,     */
/*  modify and redistribute granted by the license, users are provided only    */
/*  with a limited warranty  and the software's author,  the holder of the     */
/*  economic rights,  and the successive licensors  have only  limited         */
/*  liability.                                                                 */
/*                                                                             */
/*  In this respect, the user's attention is drawn to the risks associated     */
/*  with loading,  using,  modifying and/or developing or reproducing the      */
/*  software by the user in light of its specific status of free software,     */
/*  that may mean  that it is complicated to manipulate,  and  that  also      */
/*  therefore means  that it is reserved for developers  and  experienced      */
/*  professionals having in-depth computer knowledge. Users are therefore      */
/*  encouraged to load and test the software's suitability as regards their    */
/*  requirements in conditions enabling the security of their systems and/or   */
/*  data to be ensured and,  more generally, to use and operate it in the      */
/*  same conditions as regards security.                                       */
/*                                                                             */
/*  The fact that you are presently reading this means that you have had       */
/*  knowledge of the CeCILL license and that you accept its terms.             */
/*******************************************************************************/

#ifndef __REGISTER_ID_H__
#define __REGISTER_ID_H__

/*******************************************************************************/
/* Definition of register indices                                              */
/*******************************************************************************/

#define PIP_NRF_FICR_FICR_DEVICEID_0_INDEX (0)
#define PIP_NRF_FICR_FICR_DEVICEADDRTYPE_INDEX (1)
#define PIP_NRF_FICR_FICR_DEVICEADDR_0_INDEX (2)
#define PIP_NRF_FICR_FICR_DEVICEADDR_1_INDEX (3)
#define PIP_NRF_CLOCK_CLOCK_TASKS_HFCLKSTART_INDEX (0)
#define PIP_NRF_CLOCK_CLOCK_TASKS_HFCLKSTOP_INDEX (1)
#define PIP_NRF_CLOCK_CLOCK_TASKS_LFCLKSTART_INDEX (2)
#define PIP_NRF_CLOCK_CLOCK_TASKS_LFCLKSTOP_INDEX (3)
#define PIP_NRF_CLOCK_CLOCK_TASKS_CAL_INDEX (4)
#define PIP_NRF_CLOCK_CLOCK_EVENTS_HFCLKSTARTED_INDEX (5)
#define PIP_NRF_CLOCK_CLOCK_EVENTS_LFCLKSTARTED_INDEX (6)
#define PIP_NRF_CLOCK_CLOCK_EVENTS_DONE_INDEX (7)
#define PIP_NRF_CLOCK_CLOCK_EVENTS_CTTO_INDEX (8)
#define PIP_NRF_CLOCK_CLOCK_LFCLKSTAT_INDEX (9)
#define PIP_NRF_CLOCK_CLOCK_LFCLKSRC_INDEX (10)
#define PIP_NRF_POWER_POWER_SYSTEMOFF_INDEX (0)
#define PIP_NRF_POWER_POWER_RAMON_INDEX (1)
#define PIP_NRF_POWER_POWER_DCDCEN_INDEX (2)
#define PIP_NRF_POWER_POWER_RAM_0_POWERCLR_INDEX (3)
#define PIP_NRF_POWER_POWER_RAM_1_POWERCLR_INDEX (4)
#define PIP_NRF_POWER_POWER_RAM_2_POWERCLR_INDEX (5)
#define PIP_NRF_POWER_POWER_RAM_3_POWERCLR_INDEX (6)
#define PIP_NRF_POWER_POWER_RAM_4_POWERCLR_INDEX (7)
#define PIP_NRF_POWER_POWER_RAM_5_POWERCLR_INDEX (8)
#define PIP_NRF_POWER_POWER_RAM_6_POWERCLR_INDEX (9)
#define PIP_NRF_POWER_POWER_RAM_7_POWERCLR_INDEX (10)
#define PIP_NRF_RADIO_RADIO_ERRATA_32_INDEX (0)
#define PIP_NRF_RADIO_RADIO_TASKS_TXEN_INDEX (1)
#define PIP_NRF_RADIO_RADIO_TASKS_RXEN_INDEX (2)
#define PIP_NRF_RADIO_RADIO_TASKS_START_INDEX (3)
#define PIP_NRF_RADIO_RADIO_TASKS_DISABLE_INDEX (4)
#define PIP_NRF_RADIO_RADIO_EVENTS_READY_INDEX (5)
#define PIP_NRF_RADIO_RADIO_EVENTS_ADDRESS_INDEX (6)
#define PIP_NRF_RADIO_RADIO_EVENTS_END_INDEX (7)
#define PIP_NRF_RADIO_RADIO_EVENTS_DISABLED_INDEX (8)
#define PIP_NRF_RADIO_RADIO_EVENTS_FRAMESTART_INDEX (9)
#define PIP_NRF_RADIO_RADIO_EVENTS_CCAIDLE_INDEX (10)
#define PIP_NRF_RADIO_RADIO_EVENTS_CCABUSY_INDEX (11)
#define PIP_NRF_RADIO_RADIO_SHORTS_INDEX (12)
#define PIP_NRF_RADIO_RADIO_INTENSET_INDEX (13)
#define PIP_NRF_RADIO_RADIO_INTENCLR_INDEX (14)
#define PIP_NRF_RADIO_RADIO_CRCSTATUS_INDEX (15)
#define PIP_NRF_RADIO_RADIO_PACKETPTR_INDEX (16)
#define PIP_NRF_RADIO_RADIO_FREQUENCY_INDEX (17)
#define PIP_NRF_RADIO_RADIO_TXPOWER_INDEX (18)
#define PIP_NRF_RADIO_RADIO_MODE_INDEX (19)
#define PIP_NRF_RADIO_RADIO_PCNF0_INDEX (20)
#define PIP_NRF_RADIO_RADIO_PCNF1_INDEX (21)
#define PIP_NRF_RADIO_RADIO_BASE0_INDEX (22)
#define PIP_NRF_RADIO_RADIO_BASE1_INDEX (23)
#define PIP_NRF_RADIO_RADIO_PREFIX0_INDEX (24)
#define PIP_NRF_RADIO_RADIO_TXADDRESS_INDEX (25)
#define PIP_NRF_RADIO_RADIO_RXADDRESSES_INDEX (26)
#define PIP_NRF_RADIO_RADIO_CRCCNF_INDEX (27)
#define PIP_NRF_RADIO_RADIO_CRCPOLY_INDEX (28)
#define PIP_NRF_RADIO_RADIO_CRCINIT_INDEX (29)
#define PIP_NRF_RADIO_RADIO_TIFS_INDEX (30)
#define PIP_NRF_RADIO_RADIO_STATE_INDEX (31)
#define PIP_NRF_RADIO_RADIO_DATAWHITEIV_INDEX (32)
#define PIP_NRF_RADIO_RADIO_MHRMATCHCONF_INDEX (33)
#define PIP_NRF_RADIO_RADIO_MHRMATCHMAS_INDEX (34)
#define PIP_NRF_RADIO_RADIO_MODECNF0_INDEX (35)
#define PIP_NRF_RADIO_RADIO_SFD_INDEX (36)
#define PIP_NRF_RADIO_RADIO_CCACTRL_INDEX (37)
#define PIP_NRF_RADIO_RADIO_POWER_INDEX (38)
#define PIP_NRF_UART_UART0_TASKS_STARTRX_INDEX (0)
#define PIP_NRF_UART_UART0_TASKS_STARTTX_INDEX (1)
#define PIP_NRF_UART_UART0_TASKS_SUSPEND_INDEX (2)
#define PIP_NRF_UART_UART0_EVENTS_RXDRDY_INDEX (3)
#define PIP_NRF_UART_UART0_EVENTS_TXDRDY_INDEX (4)
#define PIP_NRF_UART_UART0_INTENSET_INDEX (5)
#define PIP_NRF_UART_UART0_ENABLE_INDEX (6)
#define PIP_NRF_UART_UART0_PSELRTS_INDEX (7)
#define PIP_NRF_UART_UART0_PSELTXD_INDEX (8)
#define PIP_NRF_UART_UART0_PSELCTS_INDEX (9)
#define PIP_NRF_UART_UART0_PSELRXD_INDEX (10)
#define PIP_NRF_UART_UART0_RXD_INDEX (11)
#define PIP_NRF_UART_UART0_TXD_INDEX (12)
#define PIP_NRF_UART_UART0_BAUDRATE_INDEX (13)
#define PIP_NRF_UART_UART0_CONFIG_INDEX (14)
#define PIP_NRF_TWIM_TWIM0_TASKS_STARTRX_INDEX (0)
#define PIP_NRF_TWIM_TWIM0_TASKS_STARTTX_INDEX (1)
#define PIP_NRF_TWIM_TWIM0_EVENTS_STOPPED_INDEX (2)
#define PIP_NRF_TWIM_TWIM0_EVENTS_ERROR_INDEX (3)
#define PIP_NRF_TWIM_TWIM0_SHORTS_INDEX (4)
#define PIP_NRF_TWIM_TWIM0_INTENSET_INDEX (5)
#define PIP_NRF_TWIM_TWIM0_INTENCLR_INDEX (6)
#define PIP_NRF_TWIM_TWIM0_ERRORSRC_INDEX (7)
#define PIP_NRF_TWIM_TWIM0_ENABLE_INDEX (8)
#define PIP_NRF_TWIM_TWIM0_PSEL_SCL_INDEX (9)
#define PIP_NRF_TWIM_TWIM0_PSEL_SDA_INDEX (10)
#define PIP_NRF_TWIM_TWIM0_FREQUENCY_INDEX (11)
#define PIP_NRF_TWIM_TWIM0_RXD_PTR_INDEX (12)
#define PIP_NRF_TWIM_TWIM0_RXD_MAXCNT_INDEX (13)
#define PIP_NRF_TWIM_TWIM0_TXD_PTR_INDEX (14)
#define PIP_NRF_TWIM_TWIM0_TXD_MAXCNT_INDEX (15)
#define PIP_NRF_TWIM_TWIM0_ADDRESS_INDEX (16)
#define PIP_NRF_SPIM_SPIM0_TASKS_START_INDEX (0)
#define PIP_NRF_SPIM_SPIM0_EVENTS_END_INDEX (1)
#define PIP_NRF_SPIM_SPIM0_INTENSET_INDEX (2)
#define PIP_NRF_SPIM_SPIM0_INTENCLR_INDEX (3)
#define PIP_NRF_SPIM_SPIM0_ENABLE_INDEX (4)
#define PIP_NRF_SPIM_SPIM0_PSEL_SCK_INDEX (5)
#define PIP_NRF_SPIM_SPIM0_PSEL_MOSI_INDEX (6)
#define PIP_NRF_SPIM_SPIM0_PSEL_MISO_INDEX (7)
#define PIP_NRF_SPIM_SPIM0_FREQUENCY_INDEX (8)
#define PIP_NRF_SPIM_SPIM0_RXD_PTR_INDEX (9)
#define PIP_NRF_SPIM_SPIM0_RXD_MAXCNT_INDEX (10)
#define PIP_NRF_SPIM_SPIM0_TXD_PTR_INDEX (11)
#define PIP_NRF_SPIM_SPIM0_TXD_MAXCNT_INDEX (12)
#define PIP_NRF_SPIM_SPIM0_CONFIG_INDEX (13)
#define PIP_NRF_TWIM_TWIM1_TASKS_STARTRX_INDEX (0)
#define PIP_NRF_TWIM_TWIM1_TASKS_STARTTX_INDEX (1)
#define PIP_NRF_TWIM_TWIM1_EVENTS_STOPPED_INDEX (2)
#define PIP_NRF_TWIM_TWIM1_EVENTS_ERROR_INDEX (3)
#define PIP_NRF_TWIM_TWIM1_SHORTS_INDEX (4)
#define PIP_NRF_TWIM_TWIM1_INTENSET_INDEX (5)
#define PIP_NRF_TWIM_TWIM1_INTENCLR_INDEX (6)
#define PIP_NRF_TWIM_TWIM1_ERRORSRC_INDEX (7)
#define PIP_NRF_TWIM_TWIM1_ENABLE_INDEX (8)
#define PIP_NRF_TWIM_TWIM1_PSEL_SCL_INDEX (9)
#define PIP_NRF_TWIM_TWIM1_PSEL_SDA_INDEX (10)
#define PIP_NRF_TWIM_TWIM1_FREQUENCY_INDEX (11)
#define PIP_NRF_TWIM_TWIM1_RXD_PTR_INDEX (12)
#define PIP_NRF_TWIM_TWIM1_RXD_MAXCNT_INDEX (13)
#define PIP_NRF_TWIM_TWIM1_TXD_PTR_INDEX (14)
#define PIP_NRF_TWIM_TWIM1_TXD_MAXCNT_INDEX (15)
#define PIP_NRF_TWIM_TWIM1_ADDRESS_INDEX (16)
#define PIP_NRF_SPIM_SPIM1_TASKS_START_INDEX (0)
#define PIP_NRF_SPIM_SPIM1_EVENTS_END_INDEX (1)
#define PIP_NRF_SPIM_SPIM1_INTENSET_INDEX (2)
#define PIP_NRF_SPIM_SPIM1_INTENCLR_INDEX (3)
#define PIP_NRF_SPIM_SPIM1_ENABLE_INDEX (4)
#define PIP_NRF_SPIM_SPIM1_PSEL_SCK_INDEX (5)
#define PIP_NRF_SPIM_SPIM1_PSEL_MOSI_INDEX (6)
#define PIP_NRF_SPIM_SPIM1_PSEL_MISO_INDEX (7)
#define PIP_NRF_SPIM_SPIM1_FREQUENCY_INDEX (8)
#define PIP_NRF_SPIM_SPIM1_RXD_PTR_INDEX (9)
#define PIP_NRF_SPIM_SPIM1_RXD_MAXCNT_INDEX (10)
#define PIP_NRF_SPIM_SPIM1_TXD_PTR_INDEX (11)
#define PIP_NRF_SPIM_SPIM1_TXD_MAXCNT_INDEX (12)
#define PIP_NRF_SPIM_SPIM1_CONFIG_INDEX (13)
#define PIP_NRF_SPIM_SPIM2_TASKS_START_INDEX (0)
#define PIP_NRF_SPIM_SPIM2_EVENTS_END_INDEX (1)
#define PIP_NRF_SPIM_SPIM2_INTENSET_INDEX (2)
#define PIP_NRF_SPIM_SPIM2_INTENCLR_INDEX (3)
#define PIP_NRF_SPIM_SPIM2_ENABLE_INDEX (4)
#define PIP_NRF_SPIM_SPIM2_PSEL_SCK_INDEX (5)
#define PIP_NRF_SPIM_SPIM2_PSEL_MOSI_INDEX (6)
#define PIP_NRF_SPIM_SPIM2_PSEL_MISO_INDEX (7)
#define PIP_NRF_SPIM_SPIM2_FREQUENCY_INDEX (8)
#define PIP_NRF_SPIM_SPIM2_RXD_PTR_INDEX (9)
#define PIP_NRF_SPIM_SPIM2_RXD_MAXCNT_INDEX (10)
#define PIP_NRF_SPIM_SPIM2_TXD_PTR_INDEX (11)
#define PIP_NRF_SPIM_SPIM2_TXD_MAXCNT_INDEX (12)
#define PIP_NRF_SPIM_SPIM2_CONFIG_INDEX (13)
#define PIP_NRF_GPIOTE_GPIOTE_EVENTS_IN_0_INDEX (0)
#define PIP_NRF_GPIOTE_GPIOTE_EVENTS_IN_1_INDEX (1)
#define PIP_NRF_GPIOTE_GPIOTE_EVENTS_IN_2_INDEX (2)
#define PIP_NRF_GPIOTE_GPIOTE_EVENTS_IN_3_INDEX (3)
#define PIP_NRF_GPIOTE_GPIOTE_EVENTS_IN_4_INDEX (4)
#define PIP_NRF_GPIOTE_GPIOTE_EVENTS_IN_5_INDEX (5)
#define PIP_NRF_GPIOTE_GPIOTE_EVENTS_IN_6_INDEX (6)
#define PIP_NRF_GPIOTE_GPIOTE_EVENTS_IN_7_INDEX (7)
#define PIP_NRF_GPIOTE_GPIOTE_INTENSET_INDEX (8)
#define PIP_NRF_GPIOTE_GPIOTE_INTENCLR_INDEX (9)
#define PIP_NRF_GPIOTE_GPIOTE_CONFIG_0_INDEX (10)
#define PIP_NRF_GPIOTE_GPIOTE_CONFIG_1_INDEX (11)
#define PIP_NRF_GPIOTE_GPIOTE_CONFIG_2_INDEX (12)
#define PIP_NRF_GPIOTE_GPIOTE_CONFIG_3_INDEX (13)
#define PIP_NRF_GPIOTE_GPIOTE_CONFIG_4_INDEX (14)
#define PIP_NRF_GPIOTE_GPIOTE_CONFIG_5_INDEX (15)
#define PIP_NRF_GPIOTE_GPIOTE_CONFIG_6_INDEX (16)
#define PIP_NRF_GPIOTE_GPIOTE_CONFIG_7_INDEX (17)
#define PIP_NRF_SAADC_SAADC_TASKS_START_INDEX (0)
#define PIP_NRF_SAADC_SAADC_TASKS_SAMPLE_INDEX (1)
#define PIP_NRF_SAADC_SAADC_TASKS_STOP_INDEX (2)
#define PIP_NRF_SAADC_SAADC_TASKS_CALIBRATEOFFSET_INDEX (3)
#define PIP_NRF_SAADC_SAADC_EVENTS_STARTED_INDEX (4)
#define PIP_NRF_SAADC_SAADC_EVENTS_END_INDEX (5)
#define PIP_NRF_SAADC_SAADC_EVENTS_CALIBRATEDONE_INDEX (6)
#define PIP_NRF_SAADC_SAADC_EVENTS_STOPPED_INDEX (7)
#define PIP_NRF_SAADC_SAADC_ENABLE_INDEX (8)
#define PIP_NRF_SAADC_SAADC_CH_0_PSELP_INDEX (9)
#define PIP_NRF_SAADC_SAADC_CH_0_PSELN_INDEX (10)
#define PIP_NRF_SAADC_SAADC_CH_0_CONFIG_INDEX (11)
#define PIP_NRF_SAADC_SAADC_RESOLUTION_INDEX (12)
#define PIP_NRF_SAADC_SAADC_OVERSAMPLE_INDEX (13)
#define PIP_NRF_SAADC_SAADC_RESULT_PTR_INDEX (14)
#define PIP_NRF_SAADC_SAADC_RESULT_MAXCNT_INDEX (15)
#define PIP_NRF_TIMER_TIMER1_TASKS_START_INDEX (0)
#define PIP_NRF_TIMER_TIMER1_TASKS_STOP_INDEX (1)
#define PIP_NRF_TIMER_TIMER1_TASKS_CLEAR_INDEX (2)
#define PIP_NRF_TIMER_TIMER1_TASKS_CAPTURE_0_INDEX (3)
#define PIP_NRF_TIMER_TIMER1_TASKS_CAPTURE_1_INDEX (4)
#define PIP_NRF_TIMER_TIMER1_TASKS_CAPTURE_2_INDEX (5)
#define PIP_NRF_TIMER_TIMER1_TASKS_CAPTURE_3_INDEX (6)
#define PIP_NRF_TIMER_TIMER1_TASKS_CAPTURE_4_INDEX (7)
#define PIP_NRF_TIMER_TIMER1_TASKS_CAPTURE_5_INDEX (8)
#define PIP_NRF_TIMER_TIMER1_EVENTS_COMPARE_0_INDEX (9)
#define PIP_NRF_TIMER_TIMER1_EVENTS_COMPARE_1_INDEX (10)
#define PIP_NRF_TIMER_TIMER1_EVENTS_COMPARE_2_INDEX (11)
#define PIP_NRF_TIMER_TIMER1_EVENTS_COMPARE_3_INDEX (12)
#define PIP_NRF_TIMER_TIMER1_EVENTS_COMPARE_4_INDEX (13)
#define PIP_NRF_TIMER_TIMER1_EVENTS_COMPARE_5_INDEX (14)
#define PIP_NRF_TIMER_TIMER1_SHORTS_INDEX (15)
#define PIP_NRF_TIMER_TIMER1_INTENSET_INDEX (16)
#define PIP_NRF_TIMER_TIMER1_INTENCLR_INDEX (17)
#define PIP_NRF_TIMER_TIMER1_MODE_INDEX (18)
#define PIP_NRF_TIMER_TIMER1_BITMODE_INDEX (19)
#define PIP_NRF_TIMER_TIMER1_PRESCALER_INDEX (20)
#define PIP_NRF_TIMER_TIMER1_CC_0_INDEX (21)
#define PIP_NRF_TIMER_TIMER1_CC_1_INDEX (22)
#define PIP_NRF_TIMER_TIMER1_CC_2_INDEX (23)
#define PIP_NRF_TIMER_TIMER1_CC_3_INDEX (24)
#define PIP_NRF_TIMER_TIMER1_CC_4_INDEX (25)
#define PIP_NRF_TIMER_TIMER1_CC_5_INDEX (26)
#define PIP_NRF_TIMER_TIMER2_TASKS_START_INDEX (0)
#define PIP_NRF_TIMER_TIMER2_TASKS_STOP_INDEX (1)
#define PIP_NRF_TIMER_TIMER2_TASKS_CLEAR_INDEX (2)
#define PIP_NRF_TIMER_TIMER2_TASKS_CAPTURE_0_INDEX (3)
#define PIP_NRF_TIMER_TIMER2_TASKS_CAPTURE_1_INDEX (4)
#define PIP_NRF_TIMER_TIMER2_TASKS_CAPTURE_2_INDEX (5)
#define PIP_NRF_TIMER_TIMER2_TASKS_CAPTURE_3_INDEX (6)
#define PIP_NRF_TIMER_TIMER2_TASKS_CAPTURE_4_INDEX (7)
#define PIP_NRF_TIMER_TIMER2_TASKS_CAPTURE_5_INDEX (8)
#define PIP_NRF_TIMER_TIMER2_EVENTS_COMPARE_0_INDEX (9)
#define PIP_NRF_TIMER_TIMER2_EVENTS_COMPARE_1_INDEX (10)
#define PIP_NRF_TIMER_TIMER2_EVENTS_COMPARE_2_INDEX (11)
#define PIP_NRF_TIMER_TIMER2_EVENTS_COMPARE_3_INDEX (12)
#define PIP_NRF_TIMER_TIMER2_EVENTS_COMPARE_4_INDEX (13)
#define PIP_NRF_TIMER_TIMER2_EVENTS_COMPARE_5_INDEX (14)
#define PIP_NRF_TIMER_TIMER2_SHORTS_INDEX (15)
#define PIP_NRF_TIMER_TIMER2_INTENSET_INDEX (16)
#define PIP_NRF_TIMER_TIMER2_INTENCLR_INDEX (17)
#define PIP_NRF_TIMER_TIMER2_MODE_INDEX (18)
#define PIP_NRF_TIMER_TIMER2_BITMODE_INDEX (19)
#define PIP_NRF_TIMER_TIMER2_PRESCALER_INDEX (20)
#define PIP_NRF_TIMER_TIMER2_CC_0_INDEX (21)
#define PIP_NRF_TIMER_TIMER2_CC_1_INDEX (22)
#define PIP_NRF_TIMER_TIMER2_CC_2_INDEX (23)
#define PIP_NRF_TIMER_TIMER2_CC_3_INDEX (24)
#define PIP_NRF_TIMER_TIMER2_CC_4_INDEX (25)
#define PIP_NRF_TIMER_TIMER2_CC_5_INDEX (26)
#define PIP_NRF_TEMP_TEMP_TASKS_START_INDEX (0)
#define PIP_NRF_TEMP_TEMP_TASKS_STOP_INDEX (1)
#define PIP_NRF_TEMP_TEMP_EVENTS_DATARDY_INDEX (2)
#define PIP_NRF_TEMP_TEMP_TEMP_INDEX (3)
#define PIP_NRF_RNG_RNG_TASKS_START_INDEX (0)
#define PIP_NRF_RNG_RNG_TASKS_STOP_INDEX (1)
#define PIP_NRF_RNG_RNG_EVENTS_VALRDY_INDEX (2)
#define PIP_NRF_RNG_RNG_INTENSET_INDEX (3)
#define PIP_NRF_RNG_RNG_INTENCLR_INDEX (4)
#define PIP_NRF_RNG_RNG_CONFIG_INDEX (5)
#define PIP_NRF_RNG_RNG_VALUE_INDEX (6)
#define PIP_NRF_WDT_WDT_TASKS_START_INDEX (0)
#define PIP_NRF_WDT_WDT_INTENSET_INDEX (1)
#define PIP_NRF_WDT_WDT_RUNSTATUS_INDEX (2)
#define PIP_NRF_WDT_WDT_CRV_INDEX (3)
#define PIP_NRF_WDT_WDT_RREN_INDEX (4)
#define PIP_NRF_WDT_WDT_CONFIG_INDEX (5)
#define PIP_NRF_WDT_WDT_RR_0_INDEX (6)
#define PIP_NRF_RTC_RTC1_TASKS_START_INDEX (0)
#define PIP_NRF_RTC_RTC1_TASKS_STOP_INDEX (1)
#define PIP_NRF_RTC_RTC1_EVENTS_OVRFLW_INDEX (2)
#define PIP_NRF_RTC_RTC1_EVENTS_COMPARE_0_INDEX (3)
#define PIP_NRF_RTC_RTC1_INTENSET_INDEX (4)
#define PIP_NRF_RTC_RTC1_INTENCLR_INDEX (5)
#define PIP_NRF_RTC_RTC1_COUNTER_INDEX (6)
#define PIP_NRF_RTC_RTC1_PRESCALER_INDEX (7)
#define PIP_NRF_RTC_RTC1_CC_0_INDEX (8)
#define PIP_NRF_QDEC_QDEC_TASKS_START_INDEX (0)
#define PIP_NRF_QDEC_QDEC_TASKS_STOP_INDEX (1)
#define PIP_NRF_QDEC_QDEC_TASKS_RDCLRACC_INDEX (2)
#define PIP_NRF_QDEC_QDEC_EVENTS_ACCOF_INDEX (3)
#define PIP_NRF_QDEC_QDEC_EVENTS_STOPPED_INDEX (4)
#define PIP_NRF_QDEC_QDEC_INTENSET_INDEX (5)
#define PIP_NRF_QDEC_QDEC_INTENCLR_INDEX (6)
#define PIP_NRF_QDEC_QDEC_ENABLE_INDEX (7)
#define PIP_NRF_QDEC_QDEC_ACC_INDEX (8)
#define PIP_NRF_QDEC_QDEC_ACCREAD_INDEX (9)
#define PIP_NRF_QDEC_QDEC_PSEL_LED_INDEX (10)
#define PIP_NRF_QDEC_QDEC_PSEL_A_INDEX (11)
#define PIP_NRF_QDEC_QDEC_PSEL_B_INDEX (12)
#define PIP_NRF_QDEC_QDEC_DBFEN_INDEX (13)
#define PIP_NRF_TIMER_TIMER3_TASKS_START_INDEX (0)
#define PIP_NRF_TIMER_TIMER3_TASKS_STOP_INDEX (1)
#define PIP_NRF_TIMER_TIMER3_TASKS_CLEAR_INDEX (2)
#define PIP_NRF_TIMER_TIMER3_TASKS_CAPTURE_0_INDEX (3)
#define PIP_NRF_TIMER_TIMER3_TASKS_CAPTURE_1_INDEX (4)
#define PIP_NRF_TIMER_TIMER3_TASKS_CAPTURE_2_INDEX (5)
#define PIP_NRF_TIMER_TIMER3_TASKS_CAPTURE_3_INDEX (6)
#define PIP_NRF_TIMER_TIMER3_TASKS_CAPTURE_4_INDEX (7)
#define PIP_NRF_TIMER_TIMER3_TASKS_CAPTURE_5_INDEX (8)
#define PIP_NRF_TIMER_TIMER3_EVENTS_COMPARE_0_INDEX (9)
#define PIP_NRF_TIMER_TIMER3_EVENTS_COMPARE_1_INDEX (10)
#define PIP_NRF_TIMER_TIMER3_EVENTS_COMPARE_2_INDEX (11)
#define PIP_NRF_TIMER_TIMER3_EVENTS_COMPARE_3_INDEX (12)
#define PIP_NRF_TIMER_TIMER3_EVENTS_COMPARE_4_INDEX (13)
#define PIP_NRF_TIMER_TIMER3_EVENTS_COMPARE_5_INDEX (14)
#define PIP_NRF_TIMER_TIMER3_SHORTS_INDEX (15)
#define PIP_NRF_TIMER_TIMER3_INTENSET_INDEX (16)
#define PIP_NRF_TIMER_TIMER3_INTENCLR_INDEX (17)
#define PIP_NRF_TIMER_TIMER3_MODE_INDEX (18)
#define PIP_NRF_TIMER_TIMER3_BITMODE_INDEX (19)
#define PIP_NRF_TIMER_TIMER3_PRESCALER_INDEX (20)
#define PIP_NRF_TIMER_TIMER3_CC_0_INDEX (21)
#define PIP_NRF_TIMER_TIMER3_CC_1_INDEX (22)
#define PIP_NRF_TIMER_TIMER3_CC_2_INDEX (23)
#define PIP_NRF_TIMER_TIMER3_CC_3_INDEX (24)
#define PIP_NRF_TIMER_TIMER3_CC_4_INDEX (25)
#define PIP_NRF_TIMER_TIMER3_CC_5_INDEX (26)
#define PIP_NRF_TIMER_TIMER4_TASKS_START_INDEX (0)
#define PIP_NRF_TIMER_TIMER4_TASKS_STOP_INDEX (1)
#define PIP_NRF_TIMER_TIMER4_TASKS_CLEAR_INDEX (2)
#define PIP_NRF_TIMER_TIMER4_TASKS_CAPTURE_0_INDEX (3)
#define PIP_NRF_TIMER_TIMER4_TASKS_CAPTURE_1_INDEX (4)
#define PIP_NRF_TIMER_TIMER4_TASKS_CAPTURE_2_INDEX (5)
#define PIP_NRF_TIMER_TIMER4_TASKS_CAPTURE_3_INDEX (6)
#define PIP_NRF_TIMER_TIMER4_TASKS_CAPTURE_4_INDEX (7)
#define PIP_NRF_TIMER_TIMER4_TASKS_CAPTURE_5_INDEX (8)
#define PIP_NRF_TIMER_TIMER4_EVENTS_COMPARE_0_INDEX (9)
#define PIP_NRF_TIMER_TIMER4_EVENTS_COMPARE_1_INDEX (10)
#define PIP_NRF_TIMER_TIMER4_EVENTS_COMPARE_2_INDEX (11)
#define PIP_NRF_TIMER_TIMER4_EVENTS_COMPARE_3_INDEX (12)
#define PIP_NRF_TIMER_TIMER4_EVENTS_COMPARE_4_INDEX (13)
#define PIP_NRF_TIMER_TIMER4_EVENTS_COMPARE_5_INDEX (14)
#define PIP_NRF_TIMER_TIMER4_SHORTS_INDEX (15)
#define PIP_NRF_TIMER_TIMER4_INTENSET_INDEX (16)
#define PIP_NRF_TIMER_TIMER4_INTENCLR_INDEX (17)
#define PIP_NRF_TIMER_TIMER4_MODE_INDEX (18)
#define PIP_NRF_TIMER_TIMER4_BITMODE_INDEX (19)
#define PIP_NRF_TIMER_TIMER4_PRESCALER_INDEX (20)
#define PIP_NRF_TIMER_TIMER4_CC_0_INDEX (21)
#define PIP_NRF_TIMER_TIMER4_CC_1_INDEX (22)
#define PIP_NRF_TIMER_TIMER4_CC_2_INDEX (23)
#define PIP_NRF_TIMER_TIMER4_CC_3_INDEX (24)
#define PIP_NRF_TIMER_TIMER4_CC_4_INDEX (25)
#define PIP_NRF_TIMER_TIMER4_CC_5_INDEX (26)
#define PIP_NRF_NVMC_NVMC_READY_INDEX (0)
#define PIP_NRF_NVMC_NVMC_CONFIG_INDEX (1)
#define PIP_NRF_NVMC_NVMC_ERASEPAGE_INDEX (2)
#define PIP_NRF_NVMC_NVMC_ICACHECNF_INDEX (3)
#define PIP_NRF_PPI_PPI_CHENSET_INDEX (0)
#define PIP_NRF_PPI_PPI_CHENCLR_INDEX (1)
#define PIP_NRF_PPI_PPI_CH_0_EEP_INDEX (2)
#define PIP_NRF_PPI_PPI_CH_0_TEP_INDEX (3)
#define PIP_NRF_PPI_PPI_CH_1_EEP_INDEX (4)
#define PIP_NRF_PPI_PPI_CH_1_TEP_INDEX (5)
#define PIP_NRF_PPI_PPI_CH_2_EEP_INDEX (6)
#define PIP_NRF_PPI_PPI_CH_2_TEP_INDEX (7)
#define PIP_NRF_PPI_PPI_CH_3_EEP_INDEX (8)
#define PIP_NRF_PPI_PPI_CH_3_TEP_INDEX (9)
#define PIP_NRF_PPI_PPI_CH_4_EEP_INDEX (10)
#define PIP_NRF_PPI_PPI_CH_4_TEP_INDEX (11)
#define PIP_NRF_PPI_PPI_CH_5_EEP_INDEX (12)
#define PIP_NRF_PPI_PPI_CH_5_TEP_INDEX (13)
#define PIP_NRF_PPI_PPI_CH_6_EEP_INDEX (14)
#define PIP_NRF_PPI_PPI_CH_6_TEP_INDEX (15)
#define PIP_NRF_PPI_PPI_CH_7_EEP_INDEX (16)
#define PIP_NRF_PPI_PPI_CH_7_TEP_INDEX (17)
#define PIP_NRF_PPI_PPI_CH_8_EEP_INDEX (18)
#define PIP_NRF_PPI_PPI_CH_8_TEP_INDEX (19)
#define PIP_NRF_PPI_PPI_CH_9_EEP_INDEX (20)
#define PIP_NRF_PPI_PPI_CH_9_TEP_INDEX (21)
#define PIP_NRF_PPI_PPI_CH_10_EEP_INDEX (22)
#define PIP_NRF_PPI_PPI_CH_10_TEP_INDEX (23)
#define PIP_NRF_PPI_PPI_CH_11_EEP_INDEX (24)
#define PIP_NRF_PPI_PPI_CH_11_TEP_INDEX (25)
#define PIP_NRF_PPI_PPI_CH_12_EEP_INDEX (26)
#define PIP_NRF_PPI_PPI_CH_12_TEP_INDEX (27)
#define PIP_NRF_PPI_PPI_CH_13_EEP_INDEX (28)
#define PIP_NRF_PPI_PPI_CH_13_TEP_INDEX (29)
#define PIP_NRF_PPI_PPI_CH_14_EEP_INDEX (30)
#define PIP_NRF_PPI_PPI_CH_14_TEP_INDEX (31)
#define PIP_NRF_PPI_PPI_CH_15_EEP_INDEX (32)
#define PIP_NRF_PPI_PPI_CH_15_TEP_INDEX (33)
#define PIP_NRF_PPI_PPI_CH_16_EEP_INDEX (34)
#define PIP_NRF_PPI_PPI_CH_16_TEP_INDEX (35)
#define PIP_NRF_PPI_PPI_CH_17_EEP_INDEX (36)
#define PIP_NRF_PPI_PPI_CH_17_TEP_INDEX (37)
#define PIP_NRF_PPI_PPI_CH_18_EEP_INDEX (38)
#define PIP_NRF_PPI_PPI_CH_18_TEP_INDEX (39)
#define PIP_NRF_PPI_PPI_CH_19_EEP_INDEX (40)
#define PIP_NRF_PPI_PPI_CH_19_TEP_INDEX (41)
#define PIP_NRF_RTC_RTC2_TASKS_START_INDEX (0)
#define PIP_NRF_RTC_RTC2_TASKS_STOP_INDEX (1)
#define PIP_NRF_RTC_RTC2_EVENTS_OVRFLW_INDEX (2)
#define PIP_NRF_RTC_RTC2_EVENTS_COMPARE_0_INDEX (3)
#define PIP_NRF_RTC_RTC2_INTENSET_INDEX (4)
#define PIP_NRF_RTC_RTC2_INTENCLR_INDEX (5)
#define PIP_NRF_RTC_RTC2_COUNTER_INDEX (6)
#define PIP_NRF_RTC_RTC2_PRESCALER_INDEX (7)
#define PIP_NRF_RTC_RTC2_CC_0_INDEX (8)
#define PIP_NRF_GPIO_P0_OUT_INDEX (0)
#define PIP_NRF_GPIO_P0_OUTSET_INDEX (1)
#define PIP_NRF_GPIO_P0_OUTCLR_INDEX (2)
#define PIP_NRF_GPIO_P0_IN_INDEX (3)
#define PIP_NRF_GPIO_P0_DIR_INDEX (4)
#define PIP_NRF_GPIO_P0_PIN_CNF_0_INDEX (5)
#define PIP_NRF_GPIO_P0_PIN_CNF_1_INDEX (6)
#define PIP_NRF_GPIO_P0_PIN_CNF_2_INDEX (7)
#define PIP_NRF_GPIO_P0_PIN_CNF_3_INDEX (8)
#define PIP_NRF_GPIO_P0_PIN_CNF_4_INDEX (9)
#define PIP_NRF_GPIO_P0_PIN_CNF_5_INDEX (10)
#define PIP_NRF_GPIO_P0_PIN_CNF_6_INDEX (11)
#define PIP_NRF_GPIO_P0_PIN_CNF_7_INDEX (12)
#define PIP_NRF_GPIO_P0_PIN_CNF_8_INDEX (13)
#define PIP_NRF_GPIO_P0_PIN_CNF_9_INDEX (14)
#define PIP_NRF_GPIO_P0_PIN_CNF_10_INDEX (15)
#define PIP_NRF_GPIO_P0_PIN_CNF_11_INDEX (16)
#define PIP_NRF_GPIO_P0_PIN_CNF_12_INDEX (17)
#define PIP_NRF_GPIO_P0_PIN_CNF_13_INDEX (18)
#define PIP_NRF_GPIO_P0_PIN_CNF_14_INDEX (19)
#define PIP_NRF_GPIO_P0_PIN_CNF_15_INDEX (20)
#define PIP_NRF_GPIO_P0_PIN_CNF_16_INDEX (21)
#define PIP_NRF_GPIO_P0_PIN_CNF_17_INDEX (22)
#define PIP_NRF_GPIO_P0_PIN_CNF_18_INDEX (23)
#define PIP_NRF_GPIO_P0_PIN_CNF_19_INDEX (24)
#define PIP_NRF_GPIO_P0_PIN_CNF_20_INDEX (25)
#define PIP_NRF_GPIO_P0_PIN_CNF_21_INDEX (26)
#define PIP_NRF_GPIO_P0_PIN_CNF_22_INDEX (27)
#define PIP_NRF_GPIO_P0_PIN_CNF_23_INDEX (28)
#define PIP_NRF_GPIO_P0_PIN_CNF_24_INDEX (29)
#define PIP_NRF_GPIO_P0_PIN_CNF_25_INDEX (30)
#define PIP_NRF_GPIO_P0_PIN_CNF_26_INDEX (31)
#define PIP_NRF_GPIO_P0_PIN_CNF_27_INDEX (32)
#define PIP_NRF_GPIO_P0_PIN_CNF_28_INDEX (33)
#define PIP_NRF_GPIO_P0_PIN_CNF_29_INDEX (34)
#define PIP_NRF_GPIO_P0_PIN_CNF_30_INDEX (35)
#define PIP_NRF_GPIO_P0_PIN_CNF_31_INDEX (36)
#define PIP_ARMV7M_SCS_NVIC_ISER0_INDEX (0)
#define PIP_ARMV7M_SCS_NVIC_ISER1_INDEX (1)
#define PIP_ARMV7M_SCS_NVIC_ISER2_INDEX (2)
#define PIP_ARMV7M_SCS_NVIC_ISER3_INDEX (3)
#define PIP_ARMV7M_SCS_NVIC_ISER4_INDEX (4)
#define PIP_ARMV7M_SCS_NVIC_ISER5_INDEX (5)
#define PIP_ARMV7M_SCS_NVIC_ISER6_INDEX (6)
#define PIP_ARMV7M_SCS_NVIC_ISER7_INDEX (7)
#define PIP_ARMV7M_SCS_NVIC_ISER8_INDEX (8)
#define PIP_ARMV7M_SCS_NVIC_ISER9_INDEX (9)
#define PIP_ARMV7M_SCS_NVIC_ISER10_INDEX (10)
#define PIP_ARMV7M_SCS_NVIC_ISER11_INDEX (11)
#define PIP_ARMV7M_SCS_NVIC_ISER12_INDEX (12)
#define PIP_ARMV7M_SCS_NVIC_ISER13_INDEX (13)
#define PIP_ARMV7M_SCS_NVIC_ISER14_INDEX (14)
#define PIP_ARMV7M_SCS_NVIC_ISER15_INDEX (15)
#define PIP_ARMV7M_SCS_NVIC_ICER0_INDEX (16)
#define PIP_ARMV7M_SCS_NVIC_ICER1_INDEX (17)
#define PIP_ARMV7M_SCS_NVIC_ICER2_INDEX (18)
#define PIP_ARMV7M_SCS_NVIC_ICER3_INDEX (19)
#define PIP_ARMV7M_SCS_NVIC_ICER4_INDEX (20)
#define PIP_ARMV7M_SCS_NVIC_ICER5_INDEX (21)
#define PIP_ARMV7M_SCS_NVIC_ICER6_INDEX (22)
#define PIP_ARMV7M_SCS_NVIC_ICER7_INDEX (23)
#define PIP_ARMV7M_SCS_NVIC_ICER8_INDEX (24)
#define PIP_ARMV7M_SCS_NVIC_ICER9_INDEX (25)
#define PIP_ARMV7M_SCS_NVIC_ICER10_INDEX (26)
#define PIP_ARMV7M_SCS_NVIC_ICER11_INDEX (27)
#define PIP_ARMV7M_SCS_NVIC_ICER12_INDEX (28)
#define PIP_ARMV7M_SCS_NVIC_ICER13_INDEX (29)
#define PIP_ARMV7M_SCS_NVIC_ICER14_INDEX (30)
#define PIP_ARMV7M_SCS_NVIC_ICER15_INDEX (31)
#define PIP_ARMV7M_SCS_NVIC_ICPR0_INDEX (32)
#define PIP_ARMV7M_SCS_NVIC_ICPR1_INDEX (33)
#define PIP_ARMV7M_SCS_NVIC_ICPR2_INDEX (34)
#define PIP_ARMV7M_SCS_NVIC_ICPR3_INDEX (35)
#define PIP_ARMV7M_SCS_NVIC_ICPR4_INDEX (36)
#define PIP_ARMV7M_SCS_NVIC_ICPR5_INDEX (37)
#define PIP_ARMV7M_SCS_NVIC_ICPR6_INDEX (38)
#define PIP_ARMV7M_SCS_NVIC_ICPR7_INDEX (39)
#define PIP_ARMV7M_SCS_NVIC_ICPR8_INDEX (40)
#define PIP_ARMV7M_SCS_NVIC_ICPR9_INDEX (41)
#define PIP_ARMV7M_SCS_NVIC_ICPR10_INDEX (42)
#define PIP_ARMV7M_SCS_NVIC_ICPR11_INDEX (43)
#define PIP_ARMV7M_SCS_NVIC_ICPR12_INDEX (44)
#define PIP_ARMV7M_SCS_NVIC_ICPR13_INDEX (45)
#define PIP_ARMV7M_SCS_NVIC_ICPR14_INDEX (46)
#define PIP_ARMV7M_SCS_NVIC_ICPR15_INDEX (47)
#define PIP_ARMV7M_SCS_NVIC_IPR0_INDEX (48)
#define PIP_ARMV7M_SCS_NVIC_IPR1_INDEX (49)
#define PIP_ARMV7M_SCS_NVIC_IPR2_INDEX (50)
#define PIP_ARMV7M_SCS_NVIC_IPR3_INDEX (51)
#define PIP_ARMV7M_SCS_NVIC_IPR4_INDEX (52)
#define PIP_ARMV7M_SCS_NVIC_IPR5_INDEX (53)
#define PIP_ARMV7M_SCS_NVIC_IPR6_INDEX (54)
#define PIP_ARMV7M_SCS_NVIC_IPR7_INDEX (55)
#define PIP_ARMV7M_SCS_NVIC_IPR8_INDEX (56)
#define PIP_ARMV7M_SCS_NVIC_IPR9_INDEX (57)
#define PIP_ARMV7M_SCS_NVIC_IPR10_INDEX (58)
#define PIP_ARMV7M_SCS_NVIC_IPR11_INDEX (59)
#define PIP_ARMV7M_SCS_NVIC_IPR12_INDEX (60)
#define PIP_ARMV7M_SCS_NVIC_IPR13_INDEX (61)
#define PIP_ARMV7M_SCS_NVIC_IPR14_INDEX (62)
#define PIP_ARMV7M_SCS_NVIC_IPR15_INDEX (63)
#define PIP_ARMV7M_SCS_NVIC_IPR16_INDEX (64)
#define PIP_ARMV7M_SCS_NVIC_IPR17_INDEX (65)
#define PIP_ARMV7M_SCS_NVIC_IPR18_INDEX (66)
#define PIP_ARMV7M_SCS_NVIC_IPR19_INDEX (67)
#define PIP_ARMV7M_SCS_NVIC_IPR20_INDEX (68)
#define PIP_ARMV7M_SCS_NVIC_IPR21_INDEX (69)
#define PIP_ARMV7M_SCS_NVIC_IPR22_INDEX (70)
#define PIP_ARMV7M_SCS_NVIC_IPR23_INDEX (71)
#define PIP_ARMV7M_SCS_NVIC_IPR24_INDEX (72)
#define PIP_ARMV7M_SCS_NVIC_IPR25_INDEX (73)
#define PIP_ARMV7M_SCS_NVIC_IPR26_INDEX (74)
#define PIP_ARMV7M_SCS_NVIC_IPR27_INDEX (75)
#define PIP_ARMV7M_SCS_NVIC_IPR28_INDEX (76)
#define PIP_ARMV7M_SCS_NVIC_IPR29_INDEX (77)
#define PIP_ARMV7M_SCS_NVIC_IPR30_INDEX (78)
#define PIP_ARMV7M_SCS_NVIC_IPR31_INDEX (79)
#define PIP_ARMV7M_SCS_NVIC_IPR32_INDEX (80)
#define PIP_ARMV7M_SCS_NVIC_IPR33_INDEX (81)
#define PIP_ARMV7M_SCS_NVIC_IPR34_INDEX (82)
#define PIP_ARMV7M_SCS_NVIC_IPR35_INDEX (83)
#define PIP_ARMV7M_SCS_NVIC_IPR36_INDEX (84)
#define PIP_ARMV7M_SCS_NVIC_IPR37_INDEX (85)
#define PIP_ARMV7M_SCS_NVIC_IPR38_INDEX (86)
#define PIP_ARMV7M_SCS_NVIC_IPR39_INDEX (87)
#define PIP_ARMV7M_SCS_NVIC_IPR40_INDEX (88)
#define PIP_ARMV7M_SCS_NVIC_IPR41_INDEX (89)
#define PIP_ARMV7M_SCS_NVIC_IPR42_INDEX (90)
#define PIP_ARMV7M_SCS_NVIC_IPR43_INDEX (91)
#define PIP_ARMV7M_SCS_NVIC_IPR44_INDEX (92)
#define PIP_ARMV7M_SCS_NVIC_IPR45_INDEX (93)
#define PIP_ARMV7M_SCS_NVIC_IPR46_INDEX (94)
#define PIP_ARMV7M_SCS_NVIC_IPR47_INDEX (95)
#define PIP_ARMV7M_SCS_NVIC_IPR48_INDEX (96)
#define PIP_ARMV7M_SCS_NVIC_IPR49_INDEX (97)
#define PIP_ARMV7M_SCS_NVIC_IPR50_INDEX (98)
#define PIP_ARMV7M_SCS_NVIC_IPR51_INDEX (99)
#define PIP_ARMV7M_SCS_NVIC_IPR52_INDEX (100)
#define PIP_ARMV7M_SCS_NVIC_IPR53_INDEX (101)
#define PIP_ARMV7M_SCS_NVIC_IPR54_INDEX (102)
#define PIP_ARMV7M_SCS_NVIC_IPR55_INDEX (103)
#define PIP_ARMV7M_SCS_NVIC_IPR56_INDEX (104)
#define PIP_ARMV7M_SCS_NVIC_IPR57_INDEX (105)
#define PIP_ARMV7M_SCS_NVIC_IPR58_INDEX (106)
#define PIP_ARMV7M_SCS_NVIC_IPR59_INDEX (107)
#define PIP_ARMV7M_SCS_NVIC_IPR60_INDEX (108)
#define PIP_ARMV7M_SCS_NVIC_IPR61_INDEX (109)
#define PIP_ARMV7M_SCS_NVIC_IPR62_INDEX (110)
#define PIP_ARMV7M_SCS_NVIC_IPR63_INDEX (111)
#define PIP_ARMV7M_SCS_NVIC_IPR64_INDEX (112)
#define PIP_ARMV7M_SCS_NVIC_IPR65_INDEX (113)
#define PIP_ARMV7M_SCS_NVIC_IPR66_INDEX (114)
#define PIP_ARMV7M_SCS_NVIC_IPR67_INDEX (115)
#define PIP_ARMV7M_SCS_NVIC_IPR68_INDEX (116)
#define PIP_ARMV7M_SCS_NVIC_IPR69_INDEX (117)
#define PIP_ARMV7M_SCS_NVIC_IPR70_INDEX (118)
#define PIP_ARMV7M_SCS_NVIC_IPR71_INDEX (119)
#define PIP_ARMV7M_SCS_NVIC_IPR72_INDEX (120)
#define PIP_ARMV7M_SCS_NVIC_IPR73_INDEX (121)
#define PIP_ARMV7M_SCS_NVIC_IPR74_INDEX (122)
#define PIP_ARMV7M_SCS_NVIC_IPR75_INDEX (123)
#define PIP_ARMV7M_SCS_NVIC_IPR76_INDEX (124)
#define PIP_ARMV7M_SCS_NVIC_IPR77_INDEX (125)
#define PIP_ARMV7M_SCS_NVIC_IPR78_INDEX (126)
#define PIP_ARMV7M_SCS_NVIC_IPR79_INDEX (127)
#define PIP_ARMV7M_SCS_NVIC_IPR80_INDEX (128)
#define PIP_ARMV7M_SCS_NVIC_IPR81_INDEX (129)
#define PIP_ARMV7M_SCS_NVIC_IPR82_INDEX (130)
#define PIP_ARMV7M_SCS_NVIC_IPR83_INDEX (131)
#define PIP_ARMV7M_SCS_NVIC_IPR84_INDEX (132)
#define PIP_ARMV7M_SCS_NVIC_IPR85_INDEX (133)
#define PIP_ARMV7M_SCS_NVIC_IPR86_INDEX (134)
#define PIP_ARMV7M_SCS_NVIC_IPR87_INDEX (135)
#define PIP_ARMV7M_SCS_NVIC_IPR88_INDEX (136)
#define PIP_ARMV7M_SCS_NVIC_IPR89_INDEX (137)
#define PIP_ARMV7M_SCS_NVIC_IPR90_INDEX (138)
#define PIP_ARMV7M_SCS_NVIC_IPR91_INDEX (139)
#define PIP_ARMV7M_SCS_NVIC_IPR92_INDEX (140)
#define PIP_ARMV7M_SCS_NVIC_IPR93_INDEX (141)
#define PIP_ARMV7M_SCS_NVIC_IPR94_INDEX (142)
#define PIP_ARMV7M_SCS_NVIC_IPR95_INDEX (143)
#define PIP_ARMV7M_SCS_NVIC_IPR96_INDEX (144)
#define PIP_ARMV7M_SCS_NVIC_IPR97_INDEX (145)
#define PIP_ARMV7M_SCS_NVIC_IPR98_INDEX (146)
#define PIP_ARMV7M_SCS_NVIC_IPR99_INDEX (147)
#define PIP_ARMV7M_SCS_NVIC_IPR100_INDEX (148)
#define PIP_ARMV7M_SCS_NVIC_IPR101_INDEX (149)
#define PIP_ARMV7M_SCS_NVIC_IPR102_INDEX (150)
#define PIP_ARMV7M_SCS_NVIC_IPR103_INDEX (151)
#define PIP_ARMV7M_SCS_NVIC_IPR104_INDEX (152)
#define PIP_ARMV7M_SCS_NVIC_IPR105_INDEX (153)
#define PIP_ARMV7M_SCS_NVIC_IPR106_INDEX (154)
#define PIP_ARMV7M_SCS_NVIC_IPR107_INDEX (155)
#define PIP_ARMV7M_SCS_NVIC_IPR108_INDEX (156)
#define PIP_ARMV7M_SCS_NVIC_IPR109_INDEX (157)
#define PIP_ARMV7M_SCS_NVIC_IPR110_INDEX (158)
#define PIP_ARMV7M_SCS_NVIC_IPR111_INDEX (159)
#define PIP_ARMV7M_SCS_NVIC_IPR112_INDEX (160)
#define PIP_ARMV7M_SCS_NVIC_IPR113_INDEX (161)
#define PIP_ARMV7M_SCS_NVIC_IPR114_INDEX (162)
#define PIP_ARMV7M_SCS_NVIC_IPR115_INDEX (163)
#define PIP_ARMV7M_SCS_NVIC_IPR116_INDEX (164)
#define PIP_ARMV7M_SCS_NVIC_IPR117_INDEX (165)
#define PIP_ARMV7M_SCS_NVIC_IPR118_INDEX (166)
#define PIP_ARMV7M_SCS_NVIC_IPR119_INDEX (167)
#define PIP_ARMV7M_SCS_NVIC_IPR120_INDEX (168)
#define PIP_ARMV7M_SCS_NVIC_IPR121_INDEX (169)
#define PIP_ARMV7M_SCS_NVIC_IPR122_INDEX (170)
#define PIP_ARMV7M_SCS_NVIC_IPR123_INDEX (171)
#define PIP_ARMV7M_SCS_SCID_ICSR_INDEX (0)
#define PIP_ARMV7M_SCS_SCID_SCR_INDEX (1)
#define PIP_ARMV7M_SCS_SCID_CCR_INDEX (2)
#define PIP_ARMV7M_SCS_SCID_SHPR1_INDEX (3)
#define PIP_ARMV7M_SCS_SCID_SHPR2_INDEX (4)
#define PIP_ARMV7M_SCS_SCID_SHPR3_INDEX (5)
#define PIP_ARMV7M_SCS_SCID_CFSR_INDEX (6)
#define PIP_ARMV7M_SCS_SCID_CPACR_INDEX (7)
#define PIP_ARMV7M_SCS_SCID_DEMCR_INDEX (8)
#define PIP_NRF_ERRATA_REG0_INDEX (0)
#define PIP_NRF_ERRATA_REG1_INDEX (1)
#define PIP_NRF_ERRATA_REG2_INDEX (2)
#define PIP_NRF_ERRATA_REG3_INDEX (3)

/*******************************************************************************/
/* Definition of register base                                                 */
/*******************************************************************************/

#define PIP_NRF_FICR_FICR_BASE (0)
#define PIP_NRF_CLOCK_CLOCK_BASE (4)
#define PIP_NRF_POWER_POWER_BASE (15)
#define PIP_NRF_RADIO_RADIO_BASE (26)
#define PIP_NRF_UART_UART0_BASE (65)
#define PIP_NRF_TWIM_TWIM0_BASE (80)
#define PIP_NRF_SPIM_SPIM0_BASE (97)
#define PIP_NRF_TWIM_TWIM1_BASE (101)
#define PIP_NRF_SPIM_SPIM1_BASE (118)
#define PIP_NRF_SPIM_SPIM2_BASE (118)
#define PIP_NRF_GPIOTE_GPIOTE_BASE (122)
#define PIP_NRF_SAADC_SAADC_BASE (140)
#define PIP_NRF_TIMER_TIMER1_BASE (156)
#define PIP_NRF_TIMER_TIMER2_BASE (183)
#define PIP_NRF_TEMP_TEMP_BASE (210)
#define PIP_NRF_RNG_RNG_BASE (214)
#define PIP_NRF_WDT_WDT_BASE (221)
#define PIP_NRF_RTC_RTC1_BASE (228)
#define PIP_NRF_QDEC_QDEC_BASE (237)
#define PIP_NRF_TIMER_TIMER3_BASE (251)
#define PIP_NRF_TIMER_TIMER4_BASE (278)
#define PIP_NRF_NVMC_NVMC_BASE (305)
#define PIP_NRF_PPI_PPI_BASE (309)
#define PIP_NRF_RTC_RTC2_BASE (351)
#define PIP_NRF_GPIO_P0_BASE (360)
#define PIP_ARMV7M_SCS_NVIC_BASE (397)
#define PIP_ARMV7M_SCS_SCID_BASE (569)
#define PIP_NRF_ERRATA_BASE (578)

/*******************************************************************************/
/* Definition of registers                                                     */
/*******************************************************************************/

#define PIP_NRF_FICR_FICR_DEVICEID_0 (PIP_NRF_FICR_FICR_BASE + PIP_NRF_FICR_FICR_DEVICEID_0_INDEX)
#define PIP_NRF_FICR_FICR_DEVICEADDRTYPE (PIP_NRF_FICR_FICR_BASE + PIP_NRF_FICR_FICR_DEVICEADDRTYPE_INDEX)
#define PIP_NRF_FICR_FICR_DEVICEADDR_0 (PIP_NRF_FICR_FICR_BASE + PIP_NRF_FICR_FICR_DEVICEADDR_0_INDEX)
#define PIP_NRF_FICR_FICR_DEVICEADDR_1 (PIP_NRF_FICR_FICR_BASE + PIP_NRF_FICR_FICR_DEVICEADDR_1_INDEX)
#define PIP_NRF_CLOCK_CLOCK_TASKS_HFCLKSTART (PIP_NRF_CLOCK_CLOCK_BASE + PIP_NRF_CLOCK_CLOCK_TASKS_HFCLKSTART_INDEX)
#define PIP_NRF_CLOCK_CLOCK_TASKS_HFCLKSTOP (PIP_NRF_CLOCK_CLOCK_BASE + PIP_NRF_CLOCK_CLOCK_TASKS_HFCLKSTOP_INDEX)
#define PIP_NRF_CLOCK_CLOCK_TASKS_LFCLKSTART (PIP_NRF_CLOCK_CLOCK_BASE + PIP_NRF_CLOCK_CLOCK_TASKS_LFCLKSTART_INDEX)
#define PIP_NRF_CLOCK_CLOCK_TASKS_LFCLKSTOP (PIP_NRF_CLOCK_CLOCK_BASE + PIP_NRF_CLOCK_CLOCK_TASKS_LFCLKSTOP_INDEX)
#define PIP_NRF_CLOCK_CLOCK_TASKS_CAL (PIP_NRF_CLOCK_CLOCK_BASE + PIP_NRF_CLOCK_CLOCK_TASKS_CAL_INDEX)
#define PIP_NRF_CLOCK_CLOCK_EVENTS_HFCLKSTARTED (PIP_NRF_CLOCK_CLOCK_BASE + PIP_NRF_CLOCK_CLOCK_EVENTS_HFCLKSTARTED_INDEX)
#define PIP_NRF_CLOCK_CLOCK_EVENTS_LFCLKSTARTED (PIP_NRF_CLOCK_CLOCK_BASE + PIP_NRF_CLOCK_CLOCK_EVENTS_LFCLKSTARTED_INDEX)
#define PIP_NRF_CLOCK_CLOCK_EVENTS_DONE (PIP_NRF_CLOCK_CLOCK_BASE + PIP_NRF_CLOCK_CLOCK_EVENTS_DONE_INDEX)
#define PIP_NRF_CLOCK_CLOCK_EVENTS_CTTO (PIP_NRF_CLOCK_CLOCK_BASE + PIP_NRF_CLOCK_CLOCK_EVENTS_CTTO_INDEX)
#define PIP_NRF_CLOCK_CLOCK_LFCLKSTAT (PIP_NRF_CLOCK_CLOCK_BASE + PIP_NRF_CLOCK_CLOCK_LFCLKSTAT_INDEX)
#define PIP_NRF_CLOCK_CLOCK_LFCLKSRC (PIP_NRF_CLOCK_CLOCK_BASE + PIP_NRF_CLOCK_CLOCK_LFCLKSRC_INDEX)
#define PIP_NRF_POWER_POWER_SYSTEMOFF (PIP_NRF_POWER_POWER_BASE + PIP_NRF_POWER_POWER_SYSTEMOFF_INDEX)
#define PIP_NRF_POWER_POWER_RAMON (PIP_NRF_POWER_POWER_BASE + PIP_NRF_POWER_POWER_RAMON_INDEX)
#define PIP_NRF_POWER_POWER_DCDCEN (PIP_NRF_POWER_POWER_BASE + PIP_NRF_POWER_POWER_DCDCEN_INDEX)
#define PIP_NRF_POWER_POWER_RAM_0_POWERCLR (PIP_NRF_POWER_POWER_BASE + PIP_NRF_POWER_POWER_RAM_0_POWERCLR_INDEX)
#define PIP_NRF_POWER_POWER_RAM_1_POWERCLR (PIP_NRF_POWER_POWER_BASE + PIP_NRF_POWER_POWER_RAM_1_POWERCLR_INDEX)
#define PIP_NRF_POWER_POWER_RAM_2_POWERCLR (PIP_NRF_POWER_POWER_BASE + PIP_NRF_POWER_POWER_RAM_2_POWERCLR_INDEX)
#define PIP_NRF_POWER_POWER_RAM_3_POWERCLR (PIP_NRF_POWER_POWER_BASE + PIP_NRF_POWER_POWER_RAM_3_POWERCLR_INDEX)
#define PIP_NRF_POWER_POWER_RAM_4_POWERCLR (PIP_NRF_POWER_POWER_BASE + PIP_NRF_POWER_POWER_RAM_4_POWERCLR_INDEX)
#define PIP_NRF_POWER_POWER_RAM_5_POWERCLR (PIP_NRF_POWER_POWER_BASE + PIP_NRF_POWER_POWER_RAM_5_POWERCLR_INDEX)
#define PIP_NRF_POWER_POWER_RAM_6_POWERCLR (PIP_NRF_POWER_POWER_BASE + PIP_NRF_POWER_POWER_RAM_6_POWERCLR_INDEX)
#define PIP_NRF_POWER_POWER_RAM_7_POWERCLR (PIP_NRF_POWER_POWER_BASE + PIP_NRF_POWER_POWER_RAM_7_POWERCLR_INDEX)
#define PIP_NRF_RADIO_RADIO_ERRATA_32 (PIP_NRF_RADIO_RADIO_BASE + PIP_NRF_RADIO_RADIO_ERRATA_32_INDEX)
#define PIP_NRF_RADIO_RADIO_TASKS_TXEN (PIP_NRF_RADIO_RADIO_BASE + PIP_NRF_RADIO_RADIO_TASKS_TXEN_INDEX)
#define PIP_NRF_RADIO_RADIO_TASKS_RXEN (PIP_NRF_RADIO_RADIO_BASE + PIP_NRF_RADIO_RADIO_TASKS_RXEN_INDEX)
#define PIP_NRF_RADIO_RADIO_TASKS_START (PIP_NRF_RADIO_RADIO_BASE + PIP_NRF_RADIO_RADIO_TASKS_START_INDEX)
#define PIP_NRF_RADIO_RADIO_TASKS_DISABLE (PIP_NRF_RADIO_RADIO_BASE + PIP_NRF_RADIO_RADIO_TASKS_DISABLE_INDEX)
#define PIP_NRF_RADIO_RADIO_EVENTS_READY (PIP_NRF_RADIO_RADIO_BASE + PIP_NRF_RADIO_RADIO_EVENTS_READY_INDEX)
#define PIP_NRF_RADIO_RADIO_EVENTS_ADDRESS (PIP_NRF_RADIO_RADIO_BASE + PIP_NRF_RADIO_RADIO_EVENTS_ADDRESS_INDEX)
#define PIP_NRF_RADIO_RADIO_EVENTS_END (PIP_NRF_RADIO_RADIO_BASE + PIP_NRF_RADIO_RADIO_EVENTS_END_INDEX)
#define PIP_NRF_RADIO_RADIO_EVENTS_DISABLED (PIP_NRF_RADIO_RADIO_BASE + PIP_NRF_RADIO_RADIO_EVENTS_DISABLED_INDEX)
#define PIP_NRF_RADIO_RADIO_EVENTS_FRAMESTART (PIP_NRF_RADIO_RADIO_BASE + PIP_NRF_RADIO_RADIO_EVENTS_FRAMESTART_INDEX)
#define PIP_NRF_RADIO_RADIO_EVENTS_CCAIDLE (PIP_NRF_RADIO_RADIO_BASE + PIP_NRF_RADIO_RADIO_EVENTS_CCAIDLE_INDEX)
#define PIP_NRF_RADIO_RADIO_EVENTS_CCABUSY (PIP_NRF_RADIO_RADIO_BASE + PIP_NRF_RADIO_RADIO_EVENTS_CCABUSY_INDEX)
#define PIP_NRF_RADIO_RADIO_SHORTS (PIP_NRF_RADIO_RADIO_BASE + PIP_NRF_RADIO_RADIO_SHORTS_INDEX)
#define PIP_NRF_RADIO_RADIO_INTENSET (PIP_NRF_RADIO_RADIO_BASE + PIP_NRF_RADIO_RADIO_INTENSET_INDEX)
#define PIP_NRF_RADIO_RADIO_INTENCLR (PIP_NRF_RADIO_RADIO_BASE + PIP_NRF_RADIO_RADIO_INTENCLR_INDEX)
#define PIP_NRF_RADIO_RADIO_CRCSTATUS (PIP_NRF_RADIO_RADIO_BASE + PIP_NRF_RADIO_RADIO_CRCSTATUS_INDEX)
#define PIP_NRF_RADIO_RADIO_PACKETPTR (PIP_NRF_RADIO_RADIO_BASE + PIP_NRF_RADIO_RADIO_PACKETPTR_INDEX)
#define PIP_NRF_RADIO_RADIO_FREQUENCY (PIP_NRF_RADIO_RADIO_BASE + PIP_NRF_RADIO_RADIO_FREQUENCY_INDEX)
#define PIP_NRF_RADIO_RADIO_TXPOWER (PIP_NRF_RADIO_RADIO_BASE + PIP_NRF_RADIO_RADIO_TXPOWER_INDEX)
#define PIP_NRF_RADIO_RADIO_MODE (PIP_NRF_RADIO_RADIO_BASE + PIP_NRF_RADIO_RADIO_MODE_INDEX)
#define PIP_NRF_RADIO_RADIO_PCNF0 (PIP_NRF_RADIO_RADIO_BASE + PIP_NRF_RADIO_RADIO_PCNF0_INDEX)
#define PIP_NRF_RADIO_RADIO_PCNF1 (PIP_NRF_RADIO_RADIO_BASE + PIP_NRF_RADIO_RADIO_PCNF1_INDEX)
#define PIP_NRF_RADIO_RADIO_BASE0 (PIP_NRF_RADIO_RADIO_BASE + PIP_NRF_RADIO_RADIO_BASE0_INDEX)
#define PIP_NRF_RADIO_RADIO_BASE1 (PIP_NRF_RADIO_RADIO_BASE + PIP_NRF_RADIO_RADIO_BASE1_INDEX)
#define PIP_NRF_RADIO_RADIO_PREFIX0 (PIP_NRF_RADIO_RADIO_BASE + PIP_NRF_RADIO_RADIO_PREFIX0_INDEX)
#define PIP_NRF_RADIO_RADIO_TXADDRESS (PIP_NRF_RADIO_RADIO_BASE + PIP_NRF_RADIO_RADIO_TXADDRESS_INDEX)
#define PIP_NRF_RADIO_RADIO_RXADDRESSES (PIP_NRF_RADIO_RADIO_BASE + PIP_NRF_RADIO_RADIO_RXADDRESSES_INDEX)
#define PIP_NRF_RADIO_RADIO_CRCCNF (PIP_NRF_RADIO_RADIO_BASE + PIP_NRF_RADIO_RADIO_CRCCNF_INDEX)
#define PIP_NRF_RADIO_RADIO_CRCPOLY (PIP_NRF_RADIO_RADIO_BASE + PIP_NRF_RADIO_RADIO_CRCPOLY_INDEX)
#define PIP_NRF_RADIO_RADIO_CRCINIT (PIP_NRF_RADIO_RADIO_BASE + PIP_NRF_RADIO_RADIO_CRCINIT_INDEX)
#define PIP_NRF_RADIO_RADIO_TIFS (PIP_NRF_RADIO_RADIO_BASE + PIP_NRF_RADIO_RADIO_TIFS_INDEX)
#define PIP_NRF_RADIO_RADIO_STATE (PIP_NRF_RADIO_RADIO_BASE + PIP_NRF_RADIO_RADIO_STATE_INDEX)
#define PIP_NRF_RADIO_RADIO_DATAWHITEIV (PIP_NRF_RADIO_RADIO_BASE + PIP_NRF_RADIO_RADIO_DATAWHITEIV_INDEX)
#define PIP_NRF_RADIO_RADIO_MHRMATCHCONF (PIP_NRF_RADIO_RADIO_BASE + PIP_NRF_RADIO_RADIO_MHRMATCHCONF_INDEX)
#define PIP_NRF_RADIO_RADIO_MHRMATCHMAS (PIP_NRF_RADIO_RADIO_BASE + PIP_NRF_RADIO_RADIO_MHRMATCHMAS_INDEX)
#define PIP_NRF_RADIO_RADIO_MODECNF0 (PIP_NRF_RADIO_RADIO_BASE + PIP_NRF_RADIO_RADIO_MODECNF0_INDEX)
#define PIP_NRF_RADIO_RADIO_SFD (PIP_NRF_RADIO_RADIO_BASE + PIP_NRF_RADIO_RADIO_SFD_INDEX)
#define PIP_NRF_RADIO_RADIO_CCACTRL (PIP_NRF_RADIO_RADIO_BASE + PIP_NRF_RADIO_RADIO_CCACTRL_INDEX)
#define PIP_NRF_RADIO_RADIO_POWER (PIP_NRF_RADIO_RADIO_BASE + PIP_NRF_RADIO_RADIO_POWER_INDEX)
#define PIP_NRF_UART_UART0_TASKS_STARTRX (PIP_NRF_UART_UART0_BASE + PIP_NRF_UART_UART0_TASKS_STARTRX_INDEX)
#define PIP_NRF_UART_UART0_TASKS_STARTTX (PIP_NRF_UART_UART0_BASE + PIP_NRF_UART_UART0_TASKS_STARTTX_INDEX)
#define PIP_NRF_UART_UART0_TASKS_SUSPEND (PIP_NRF_UART_UART0_BASE + PIP_NRF_UART_UART0_TASKS_SUSPEND_INDEX)
#define PIP_NRF_UART_UART0_EVENTS_RXDRDY (PIP_NRF_UART_UART0_BASE + PIP_NRF_UART_UART0_EVENTS_RXDRDY_INDEX)
#define PIP_NRF_UART_UART0_EVENTS_TXDRDY (PIP_NRF_UART_UART0_BASE + PIP_NRF_UART_UART0_EVENTS_TXDRDY_INDEX)
#define PIP_NRF_UART_UART0_INTENSET (PIP_NRF_UART_UART0_BASE + PIP_NRF_UART_UART0_INTENSET_INDEX)
#define PIP_NRF_UART_UART0_ENABLE (PIP_NRF_UART_UART0_BASE + PIP_NRF_UART_UART0_ENABLE_INDEX)
#define PIP_NRF_UART_UART0_PSELRTS (PIP_NRF_UART_UART0_BASE + PIP_NRF_UART_UART0_PSELRTS_INDEX)
#define PIP_NRF_UART_UART0_PSELTXD (PIP_NRF_UART_UART0_BASE + PIP_NRF_UART_UART0_PSELTXD_INDEX)
#define PIP_NRF_UART_UART0_PSELCTS (PIP_NRF_UART_UART0_BASE + PIP_NRF_UART_UART0_PSELCTS_INDEX)
#define PIP_NRF_UART_UART0_PSELRXD (PIP_NRF_UART_UART0_BASE + PIP_NRF_UART_UART0_PSELRXD_INDEX)
#define PIP_NRF_UART_UART0_RXD (PIP_NRF_UART_UART0_BASE + PIP_NRF_UART_UART0_RXD_INDEX)
#define PIP_NRF_UART_UART0_TXD (PIP_NRF_UART_UART0_BASE + PIP_NRF_UART_UART0_TXD_INDEX)
#define PIP_NRF_UART_UART0_BAUDRATE (PIP_NRF_UART_UART0_BASE + PIP_NRF_UART_UART0_BAUDRATE_INDEX)
#define PIP_NRF_UART_UART0_CONFIG (PIP_NRF_UART_UART0_BASE + PIP_NRF_UART_UART0_CONFIG_INDEX)
#define PIP_NRF_TWIM_TWIM0_TASKS_STARTRX (PIP_NRF_TWIM_TWIM0_BASE + PIP_NRF_TWIM_TWIM0_TASKS_STARTRX_INDEX)
#define PIP_NRF_TWIM_TWIM0_TASKS_STARTTX (PIP_NRF_TWIM_TWIM0_BASE + PIP_NRF_TWIM_TWIM0_TASKS_STARTTX_INDEX)
#define PIP_NRF_TWIM_TWIM0_EVENTS_STOPPED (PIP_NRF_TWIM_TWIM0_BASE + PIP_NRF_TWIM_TWIM0_EVENTS_STOPPED_INDEX)
#define PIP_NRF_TWIM_TWIM0_EVENTS_ERROR (PIP_NRF_TWIM_TWIM0_BASE + PIP_NRF_TWIM_TWIM0_EVENTS_ERROR_INDEX)
#define PIP_NRF_TWIM_TWIM0_SHORTS (PIP_NRF_TWIM_TWIM0_BASE + PIP_NRF_TWIM_TWIM0_SHORTS_INDEX)
#define PIP_NRF_TWIM_TWIM0_INTENSET (PIP_NRF_TWIM_TWIM0_BASE + PIP_NRF_TWIM_TWIM0_INTENSET_INDEX)
#define PIP_NRF_TWIM_TWIM0_INTENCLR (PIP_NRF_TWIM_TWIM0_BASE + PIP_NRF_TWIM_TWIM0_INTENCLR_INDEX)
#define PIP_NRF_TWIM_TWIM0_ERRORSRC (PIP_NRF_TWIM_TWIM0_BASE + PIP_NRF_TWIM_TWIM0_ERRORSRC_INDEX)
#define PIP_NRF_TWIM_TWIM0_ENABLE (PIP_NRF_TWIM_TWIM0_BASE + PIP_NRF_TWIM_TWIM0_ENABLE_INDEX)
#define PIP_NRF_TWIM_TWIM0_PSEL_SCL (PIP_NRF_TWIM_TWIM0_BASE + PIP_NRF_TWIM_TWIM0_PSEL_SCL_INDEX)
#define PIP_NRF_TWIM_TWIM0_PSEL_SDA (PIP_NRF_TWIM_TWIM0_BASE + PIP_NRF_TWIM_TWIM0_PSEL_SDA_INDEX)
#define PIP_NRF_TWIM_TWIM0_FREQUENCY (PIP_NRF_TWIM_TWIM0_BASE + PIP_NRF_TWIM_TWIM0_FREQUENCY_INDEX)
#define PIP_NRF_TWIM_TWIM0_RXD_PTR (PIP_NRF_TWIM_TWIM0_BASE + PIP_NRF_TWIM_TWIM0_RXD_PTR_INDEX)
#define PIP_NRF_TWIM_TWIM0_RXD_MAXCNT (PIP_NRF_TWIM_TWIM0_BASE + PIP_NRF_TWIM_TWIM0_RXD_MAXCNT_INDEX)
#define PIP_NRF_TWIM_TWIM0_TXD_PTR (PIP_NRF_TWIM_TWIM0_BASE + PIP_NRF_TWIM_TWIM0_TXD_PTR_INDEX)
#define PIP_NRF_TWIM_TWIM0_TXD_MAXCNT (PIP_NRF_TWIM_TWIM0_BASE + PIP_NRF_TWIM_TWIM0_TXD_MAXCNT_INDEX)
#define PIP_NRF_TWIM_TWIM0_ADDRESS (PIP_NRF_TWIM_TWIM0_BASE + PIP_NRF_TWIM_TWIM0_ADDRESS_INDEX)
#define PIP_NRF_SPIM_SPIM0_TASKS_START (PIP_NRF_SPIM_SPIM0_BASE + PIP_NRF_SPIM_SPIM0_TASKS_START_INDEX)
#define PIP_NRF_SPIM_SPIM0_EVENTS_END (PIP_NRF_SPIM_SPIM0_BASE + PIP_NRF_SPIM_SPIM0_EVENTS_END_INDEX)
#define PIP_NRF_SPIM_SPIM0_INTENSET (PIP_NRF_SPIM_SPIM0_BASE + PIP_NRF_SPIM_SPIM0_INTENSET_INDEX)
#define PIP_NRF_SPIM_SPIM0_INTENCLR (PIP_NRF_SPIM_SPIM0_BASE + PIP_NRF_SPIM_SPIM0_INTENCLR_INDEX)
#define PIP_NRF_SPIM_SPIM0_ENABLE (PIP_NRF_SPIM_SPIM0_BASE + PIP_NRF_SPIM_SPIM0_ENABLE_INDEX)
#define PIP_NRF_SPIM_SPIM0_PSEL_SCK (PIP_NRF_SPIM_SPIM0_BASE + PIP_NRF_SPIM_SPIM0_PSEL_SCK_INDEX)
#define PIP_NRF_SPIM_SPIM0_PSEL_MOSI (PIP_NRF_SPIM_SPIM0_BASE + PIP_NRF_SPIM_SPIM0_PSEL_MOSI_INDEX)
#define PIP_NRF_SPIM_SPIM0_PSEL_MISO (PIP_NRF_SPIM_SPIM0_BASE + PIP_NRF_SPIM_SPIM0_PSEL_MISO_INDEX)
#define PIP_NRF_SPIM_SPIM0_FREQUENCY (PIP_NRF_SPIM_SPIM0_BASE + PIP_NRF_SPIM_SPIM0_FREQUENCY_INDEX)
#define PIP_NRF_SPIM_SPIM0_RXD_PTR (PIP_NRF_SPIM_SPIM0_BASE + PIP_NRF_SPIM_SPIM0_RXD_PTR_INDEX)
#define PIP_NRF_SPIM_SPIM0_RXD_MAXCNT (PIP_NRF_SPIM_SPIM0_BASE + PIP_NRF_SPIM_SPIM0_RXD_MAXCNT_INDEX)
#define PIP_NRF_SPIM_SPIM0_TXD_PTR (PIP_NRF_SPIM_SPIM0_BASE + PIP_NRF_SPIM_SPIM0_TXD_PTR_INDEX)
#define PIP_NRF_SPIM_SPIM0_TXD_MAXCNT (PIP_NRF_SPIM_SPIM0_BASE + PIP_NRF_SPIM_SPIM0_TXD_MAXCNT_INDEX)
#define PIP_NRF_SPIM_SPIM0_CONFIG (PIP_NRF_SPIM_SPIM0_BASE + PIP_NRF_SPIM_SPIM0_CONFIG_INDEX)
#define PIP_NRF_TWIM_TWIM1_TASKS_STARTRX (PIP_NRF_TWIM_TWIM1_BASE + PIP_NRF_TWIM_TWIM1_TASKS_STARTRX_INDEX)
#define PIP_NRF_TWIM_TWIM1_TASKS_STARTTX (PIP_NRF_TWIM_TWIM1_BASE + PIP_NRF_TWIM_TWIM1_TASKS_STARTTX_INDEX)
#define PIP_NRF_TWIM_TWIM1_EVENTS_STOPPED (PIP_NRF_TWIM_TWIM1_BASE + PIP_NRF_TWIM_TWIM1_EVENTS_STOPPED_INDEX)
#define PIP_NRF_TWIM_TWIM1_EVENTS_ERROR (PIP_NRF_TWIM_TWIM1_BASE + PIP_NRF_TWIM_TWIM1_EVENTS_ERROR_INDEX)
#define PIP_NRF_TWIM_TWIM1_SHORTS (PIP_NRF_TWIM_TWIM1_BASE + PIP_NRF_TWIM_TWIM1_SHORTS_INDEX)
#define PIP_NRF_TWIM_TWIM1_INTENSET (PIP_NRF_TWIM_TWIM1_BASE + PIP_NRF_TWIM_TWIM1_INTENSET_INDEX)
#define PIP_NRF_TWIM_TWIM1_INTENCLR (PIP_NRF_TWIM_TWIM1_BASE + PIP_NRF_TWIM_TWIM1_INTENCLR_INDEX)
#define PIP_NRF_TWIM_TWIM1_ERRORSRC (PIP_NRF_TWIM_TWIM1_BASE + PIP_NRF_TWIM_TWIM1_ERRORSRC_INDEX)
#define PIP_NRF_TWIM_TWIM1_ENABLE (PIP_NRF_TWIM_TWIM1_BASE + PIP_NRF_TWIM_TWIM1_ENABLE_INDEX)
#define PIP_NRF_TWIM_TWIM1_PSEL_SCL (PIP_NRF_TWIM_TWIM1_BASE + PIP_NRF_TWIM_TWIM1_PSEL_SCL_INDEX)
#define PIP_NRF_TWIM_TWIM1_PSEL_SDA (PIP_NRF_TWIM_TWIM1_BASE + PIP_NRF_TWIM_TWIM1_PSEL_SDA_INDEX)
#define PIP_NRF_TWIM_TWIM1_FREQUENCY (PIP_NRF_TWIM_TWIM1_BASE + PIP_NRF_TWIM_TWIM1_FREQUENCY_INDEX)
#define PIP_NRF_TWIM_TWIM1_RXD_PTR (PIP_NRF_TWIM_TWIM1_BASE + PIP_NRF_TWIM_TWIM1_RXD_PTR_INDEX)
#define PIP_NRF_TWIM_TWIM1_RXD_MAXCNT (PIP_NRF_TWIM_TWIM1_BASE + PIP_NRF_TWIM_TWIM1_RXD_MAXCNT_INDEX)
#define PIP_NRF_TWIM_TWIM1_TXD_PTR (PIP_NRF_TWIM_TWIM1_BASE + PIP_NRF_TWIM_TWIM1_TXD_PTR_INDEX)
#define PIP_NRF_TWIM_TWIM1_TXD_MAXCNT (PIP_NRF_TWIM_TWIM1_BASE + PIP_NRF_TWIM_TWIM1_TXD_MAXCNT_INDEX)
#define PIP_NRF_TWIM_TWIM1_ADDRESS (PIP_NRF_TWIM_TWIM1_BASE + PIP_NRF_TWIM_TWIM1_ADDRESS_INDEX)
#define PIP_NRF_SPIM_SPIM1_TASKS_START (PIP_NRF_SPIM_SPIM1_BASE + PIP_NRF_SPIM_SPIM1_TASKS_START_INDEX)
#define PIP_NRF_SPIM_SPIM1_EVENTS_END (PIP_NRF_SPIM_SPIM1_BASE + PIP_NRF_SPIM_SPIM1_EVENTS_END_INDEX)
#define PIP_NRF_SPIM_SPIM1_INTENSET (PIP_NRF_SPIM_SPIM1_BASE + PIP_NRF_SPIM_SPIM1_INTENSET_INDEX)
#define PIP_NRF_SPIM_SPIM1_INTENCLR (PIP_NRF_SPIM_SPIM1_BASE + PIP_NRF_SPIM_SPIM1_INTENCLR_INDEX)
#define PIP_NRF_SPIM_SPIM1_ENABLE (PIP_NRF_SPIM_SPIM1_BASE + PIP_NRF_SPIM_SPIM1_ENABLE_INDEX)
#define PIP_NRF_SPIM_SPIM1_PSEL_SCK (PIP_NRF_SPIM_SPIM1_BASE + PIP_NRF_SPIM_SPIM1_PSEL_SCK_INDEX)
#define PIP_NRF_SPIM_SPIM1_PSEL_MOSI (PIP_NRF_SPIM_SPIM1_BASE + PIP_NRF_SPIM_SPIM1_PSEL_MOSI_INDEX)
#define PIP_NRF_SPIM_SPIM1_PSEL_MISO (PIP_NRF_SPIM_SPIM1_BASE + PIP_NRF_SPIM_SPIM1_PSEL_MISO_INDEX)
#define PIP_NRF_SPIM_SPIM1_FREQUENCY (PIP_NRF_SPIM_SPIM1_BASE + PIP_NRF_SPIM_SPIM1_FREQUENCY_INDEX)
#define PIP_NRF_SPIM_SPIM1_RXD_PTR (PIP_NRF_SPIM_SPIM1_BASE + PIP_NRF_SPIM_SPIM1_RXD_PTR_INDEX)
#define PIP_NRF_SPIM_SPIM1_RXD_MAXCNT (PIP_NRF_SPIM_SPIM1_BASE + PIP_NRF_SPIM_SPIM1_RXD_MAXCNT_INDEX)
#define PIP_NRF_SPIM_SPIM1_TXD_PTR (PIP_NRF_SPIM_SPIM1_BASE + PIP_NRF_SPIM_SPIM1_TXD_PTR_INDEX)
#define PIP_NRF_SPIM_SPIM1_TXD_MAXCNT (PIP_NRF_SPIM_SPIM1_BASE + PIP_NRF_SPIM_SPIM1_TXD_MAXCNT_INDEX)
#define PIP_NRF_SPIM_SPIM1_CONFIG (PIP_NRF_SPIM_SPIM1_BASE + PIP_NRF_SPIM_SPIM1_CONFIG_INDEX)
#define PIP_NRF_SPIM_SPIM2_TASKS_START (PIP_NRF_SPIM_SPIM2_BASE + PIP_NRF_SPIM_SPIM2_TASKS_START_INDEX)
#define PIP_NRF_SPIM_SPIM2_EVENTS_END (PIP_NRF_SPIM_SPIM2_BASE + PIP_NRF_SPIM_SPIM2_EVENTS_END_INDEX)
#define PIP_NRF_SPIM_SPIM2_INTENSET (PIP_NRF_SPIM_SPIM2_BASE + PIP_NRF_SPIM_SPIM2_INTENSET_INDEX)
#define PIP_NRF_SPIM_SPIM2_INTENCLR (PIP_NRF_SPIM_SPIM2_BASE + PIP_NRF_SPIM_SPIM2_INTENCLR_INDEX)
#define PIP_NRF_SPIM_SPIM2_ENABLE (PIP_NRF_SPIM_SPIM2_BASE + PIP_NRF_SPIM_SPIM2_ENABLE_INDEX)
#define PIP_NRF_SPIM_SPIM2_PSEL_SCK (PIP_NRF_SPIM_SPIM2_BASE + PIP_NRF_SPIM_SPIM2_PSEL_SCK_INDEX)
#define PIP_NRF_SPIM_SPIM2_PSEL_MOSI (PIP_NRF_SPIM_SPIM2_BASE + PIP_NRF_SPIM_SPIM2_PSEL_MOSI_INDEX)
#define PIP_NRF_SPIM_SPIM2_PSEL_MISO (PIP_NRF_SPIM_SPIM2_BASE + PIP_NRF_SPIM_SPIM2_PSEL_MISO_INDEX)
#define PIP_NRF_SPIM_SPIM2_FREQUENCY (PIP_NRF_SPIM_SPIM2_BASE + PIP_NRF_SPIM_SPIM2_FREQUENCY_INDEX)
#define PIP_NRF_SPIM_SPIM2_RXD_PTR (PIP_NRF_SPIM_SPIM2_BASE + PIP_NRF_SPIM_SPIM2_RXD_PTR_INDEX)
#define PIP_NRF_SPIM_SPIM2_RXD_MAXCNT (PIP_NRF_SPIM_SPIM2_BASE + PIP_NRF_SPIM_SPIM2_RXD_MAXCNT_INDEX)
#define PIP_NRF_SPIM_SPIM2_TXD_PTR (PIP_NRF_SPIM_SPIM2_BASE + PIP_NRF_SPIM_SPIM2_TXD_PTR_INDEX)
#define PIP_NRF_SPIM_SPIM2_TXD_MAXCNT (PIP_NRF_SPIM_SPIM2_BASE + PIP_NRF_SPIM_SPIM2_TXD_MAXCNT_INDEX)
#define PIP_NRF_SPIM_SPIM2_CONFIG (PIP_NRF_SPIM_SPIM2_BASE + PIP_NRF_SPIM_SPIM2_CONFIG_INDEX)
#define PIP_NRF_GPIOTE_GPIOTE_EVENTS_IN_0 (PIP_NRF_GPIOTE_GPIOTE_BASE + PIP_NRF_GPIOTE_GPIOTE_EVENTS_IN_0_INDEX)
#define PIP_NRF_GPIOTE_GPIOTE_EVENTS_IN_1 (PIP_NRF_GPIOTE_GPIOTE_BASE + PIP_NRF_GPIOTE_GPIOTE_EVENTS_IN_1_INDEX)
#define PIP_NRF_GPIOTE_GPIOTE_EVENTS_IN_2 (PIP_NRF_GPIOTE_GPIOTE_BASE + PIP_NRF_GPIOTE_GPIOTE_EVENTS_IN_2_INDEX)
#define PIP_NRF_GPIOTE_GPIOTE_EVENTS_IN_3 (PIP_NRF_GPIOTE_GPIOTE_BASE + PIP_NRF_GPIOTE_GPIOTE_EVENTS_IN_3_INDEX)
#define PIP_NRF_GPIOTE_GPIOTE_EVENTS_IN_4 (PIP_NRF_GPIOTE_GPIOTE_BASE + PIP_NRF_GPIOTE_GPIOTE_EVENTS_IN_4_INDEX)
#define PIP_NRF_GPIOTE_GPIOTE_EVENTS_IN_5 (PIP_NRF_GPIOTE_GPIOTE_BASE + PIP_NRF_GPIOTE_GPIOTE_EVENTS_IN_5_INDEX)
#define PIP_NRF_GPIOTE_GPIOTE_EVENTS_IN_6 (PIP_NRF_GPIOTE_GPIOTE_BASE + PIP_NRF_GPIOTE_GPIOTE_EVENTS_IN_6_INDEX)
#define PIP_NRF_GPIOTE_GPIOTE_EVENTS_IN_7 (PIP_NRF_GPIOTE_GPIOTE_BASE + PIP_NRF_GPIOTE_GPIOTE_EVENTS_IN_7_INDEX)
#define PIP_NRF_GPIOTE_GPIOTE_INTENSET (PIP_NRF_GPIOTE_GPIOTE_BASE + PIP_NRF_GPIOTE_GPIOTE_INTENSET_INDEX)
#define PIP_NRF_GPIOTE_GPIOTE_INTENCLR (PIP_NRF_GPIOTE_GPIOTE_BASE + PIP_NRF_GPIOTE_GPIOTE_INTENCLR_INDEX)
#define PIP_NRF_GPIOTE_GPIOTE_CONFIG_0 (PIP_NRF_GPIOTE_GPIOTE_BASE + PIP_NRF_GPIOTE_GPIOTE_CONFIG_0_INDEX)
#define PIP_NRF_GPIOTE_GPIOTE_CONFIG_1 (PIP_NRF_GPIOTE_GPIOTE_BASE + PIP_NRF_GPIOTE_GPIOTE_CONFIG_1_INDEX)
#define PIP_NRF_GPIOTE_GPIOTE_CONFIG_2 (PIP_NRF_GPIOTE_GPIOTE_BASE + PIP_NRF_GPIOTE_GPIOTE_CONFIG_2_INDEX)
#define PIP_NRF_GPIOTE_GPIOTE_CONFIG_3 (PIP_NRF_GPIOTE_GPIOTE_BASE + PIP_NRF_GPIOTE_GPIOTE_CONFIG_3_INDEX)
#define PIP_NRF_GPIOTE_GPIOTE_CONFIG_4 (PIP_NRF_GPIOTE_GPIOTE_BASE + PIP_NRF_GPIOTE_GPIOTE_CONFIG_4_INDEX)
#define PIP_NRF_GPIOTE_GPIOTE_CONFIG_5 (PIP_NRF_GPIOTE_GPIOTE_BASE + PIP_NRF_GPIOTE_GPIOTE_CONFIG_5_INDEX)
#define PIP_NRF_GPIOTE_GPIOTE_CONFIG_6 (PIP_NRF_GPIOTE_GPIOTE_BASE + PIP_NRF_GPIOTE_GPIOTE_CONFIG_6_INDEX)
#define PIP_NRF_GPIOTE_GPIOTE_CONFIG_7 (PIP_NRF_GPIOTE_GPIOTE_BASE + PIP_NRF_GPIOTE_GPIOTE_CONFIG_7_INDEX)
#define PIP_NRF_SAADC_SAADC_TASKS_START (PIP_NRF_SAADC_SAADC_BASE + PIP_NRF_SAADC_SAADC_TASKS_START_INDEX)
#define PIP_NRF_SAADC_SAADC_TASKS_SAMPLE (PIP_NRF_SAADC_SAADC_BASE + PIP_NRF_SAADC_SAADC_TASKS_SAMPLE_INDEX)
#define PIP_NRF_SAADC_SAADC_TASKS_STOP (PIP_NRF_SAADC_SAADC_BASE + PIP_NRF_SAADC_SAADC_TASKS_STOP_INDEX)
#define PIP_NRF_SAADC_SAADC_TASKS_CALIBRATEOFFSET (PIP_NRF_SAADC_SAADC_BASE + PIP_NRF_SAADC_SAADC_TASKS_CALIBRATEOFFSET_INDEX)
#define PIP_NRF_SAADC_SAADC_EVENTS_STARTED (PIP_NRF_SAADC_SAADC_BASE + PIP_NRF_SAADC_SAADC_EVENTS_STARTED_INDEX)
#define PIP_NRF_SAADC_SAADC_EVENTS_END (PIP_NRF_SAADC_SAADC_BASE + PIP_NRF_SAADC_SAADC_EVENTS_END_INDEX)
#define PIP_NRF_SAADC_SAADC_EVENTS_CALIBRATEDONE (PIP_NRF_SAADC_SAADC_BASE + PIP_NRF_SAADC_SAADC_EVENTS_CALIBRATEDONE_INDEX)
#define PIP_NRF_SAADC_SAADC_EVENTS_STOPPED (PIP_NRF_SAADC_SAADC_BASE + PIP_NRF_SAADC_SAADC_EVENTS_STOPPED_INDEX)
#define PIP_NRF_SAADC_SAADC_ENABLE (PIP_NRF_SAADC_SAADC_BASE + PIP_NRF_SAADC_SAADC_ENABLE_INDEX)
#define PIP_NRF_SAADC_SAADC_CH_0_PSELP (PIP_NRF_SAADC_SAADC_BASE + PIP_NRF_SAADC_SAADC_CH_0_PSELP_INDEX)
#define PIP_NRF_SAADC_SAADC_CH_0_PSELN (PIP_NRF_SAADC_SAADC_BASE + PIP_NRF_SAADC_SAADC_CH_0_PSELN_INDEX)
#define PIP_NRF_SAADC_SAADC_CH_0_CONFIG (PIP_NRF_SAADC_SAADC_BASE + PIP_NRF_SAADC_SAADC_CH_0_CONFIG_INDEX)
#define PIP_NRF_SAADC_SAADC_RESOLUTION (PIP_NRF_SAADC_SAADC_BASE + PIP_NRF_SAADC_SAADC_RESOLUTION_INDEX)
#define PIP_NRF_SAADC_SAADC_OVERSAMPLE (PIP_NRF_SAADC_SAADC_BASE + PIP_NRF_SAADC_SAADC_OVERSAMPLE_INDEX)
#define PIP_NRF_SAADC_SAADC_RESULT_PTR (PIP_NRF_SAADC_SAADC_BASE + PIP_NRF_SAADC_SAADC_RESULT_PTR_INDEX)
#define PIP_NRF_SAADC_SAADC_RESULT_MAXCNT (PIP_NRF_SAADC_SAADC_BASE + PIP_NRF_SAADC_SAADC_RESULT_MAXCNT_INDEX)
#define PIP_NRF_TIMER_TIMER1_TASKS_START (PIP_NRF_TIMER_TIMER1_BASE + PIP_NRF_TIMER_TIMER1_TASKS_START_INDEX)
#define PIP_NRF_TIMER_TIMER1_TASKS_STOP (PIP_NRF_TIMER_TIMER1_BASE + PIP_NRF_TIMER_TIMER1_TASKS_STOP_INDEX)
#define PIP_NRF_TIMER_TIMER1_TASKS_CLEAR (PIP_NRF_TIMER_TIMER1_BASE + PIP_NRF_TIMER_TIMER1_TASKS_CLEAR_INDEX)
#define PIP_NRF_TIMER_TIMER1_TASKS_CAPTURE_0 (PIP_NRF_TIMER_TIMER1_BASE + PIP_NRF_TIMER_TIMER1_TASKS_CAPTURE_0_INDEX)
#define PIP_NRF_TIMER_TIMER1_TASKS_CAPTURE_1 (PIP_NRF_TIMER_TIMER1_BASE + PIP_NRF_TIMER_TIMER1_TASKS_CAPTURE_1_INDEX)
#define PIP_NRF_TIMER_TIMER1_TASKS_CAPTURE_2 (PIP_NRF_TIMER_TIMER1_BASE + PIP_NRF_TIMER_TIMER1_TASKS_CAPTURE_2_INDEX)
#define PIP_NRF_TIMER_TIMER1_TASKS_CAPTURE_3 (PIP_NRF_TIMER_TIMER1_BASE + PIP_NRF_TIMER_TIMER1_TASKS_CAPTURE_3_INDEX)
#define PIP_NRF_TIMER_TIMER1_TASKS_CAPTURE_4 (PIP_NRF_TIMER_TIMER1_BASE + PIP_NRF_TIMER_TIMER1_TASKS_CAPTURE_4_INDEX)
#define PIP_NRF_TIMER_TIMER1_TASKS_CAPTURE_5 (PIP_NRF_TIMER_TIMER1_BASE + PIP_NRF_TIMER_TIMER1_TASKS_CAPTURE_5_INDEX)
#define PIP_NRF_TIMER_TIMER1_EVENTS_COMPARE_0 (PIP_NRF_TIMER_TIMER1_BASE + PIP_NRF_TIMER_TIMER1_EVENTS_COMPARE_0_INDEX)
#define PIP_NRF_TIMER_TIMER1_EVENTS_COMPARE_1 (PIP_NRF_TIMER_TIMER1_BASE + PIP_NRF_TIMER_TIMER1_EVENTS_COMPARE_1_INDEX)
#define PIP_NRF_TIMER_TIMER1_EVENTS_COMPARE_2 (PIP_NRF_TIMER_TIMER1_BASE + PIP_NRF_TIMER_TIMER1_EVENTS_COMPARE_2_INDEX)
#define PIP_NRF_TIMER_TIMER1_EVENTS_COMPARE_3 (PIP_NRF_TIMER_TIMER1_BASE + PIP_NRF_TIMER_TIMER1_EVENTS_COMPARE_3_INDEX)
#define PIP_NRF_TIMER_TIMER1_EVENTS_COMPARE_4 (PIP_NRF_TIMER_TIMER1_BASE + PIP_NRF_TIMER_TIMER1_EVENTS_COMPARE_4_INDEX)
#define PIP_NRF_TIMER_TIMER1_EVENTS_COMPARE_5 (PIP_NRF_TIMER_TIMER1_BASE + PIP_NRF_TIMER_TIMER1_EVENTS_COMPARE_5_INDEX)
#define PIP_NRF_TIMER_TIMER1_SHORTS (PIP_NRF_TIMER_TIMER1_BASE + PIP_NRF_TIMER_TIMER1_SHORTS_INDEX)
#define PIP_NRF_TIMER_TIMER1_INTENSET (PIP_NRF_TIMER_TIMER1_BASE + PIP_NRF_TIMER_TIMER1_INTENSET_INDEX)
#define PIP_NRF_TIMER_TIMER1_INTENCLR (PIP_NRF_TIMER_TIMER1_BASE + PIP_NRF_TIMER_TIMER1_INTENCLR_INDEX)
#define PIP_NRF_TIMER_TIMER1_MODE (PIP_NRF_TIMER_TIMER1_BASE + PIP_NRF_TIMER_TIMER1_MODE_INDEX)
#define PIP_NRF_TIMER_TIMER1_BITMODE (PIP_NRF_TIMER_TIMER1_BASE + PIP_NRF_TIMER_TIMER1_BITMODE_INDEX)
#define PIP_NRF_TIMER_TIMER1_PRESCALER (PIP_NRF_TIMER_TIMER1_BASE + PIP_NRF_TIMER_TIMER1_PRESCALER_INDEX)
#define PIP_NRF_TIMER_TIMER1_CC_0 (PIP_NRF_TIMER_TIMER1_BASE + PIP_NRF_TIMER_TIMER1_CC_0_INDEX)
#define PIP_NRF_TIMER_TIMER1_CC_1 (PIP_NRF_TIMER_TIMER1_BASE + PIP_NRF_TIMER_TIMER1_CC_1_INDEX)
#define PIP_NRF_TIMER_TIMER1_CC_2 (PIP_NRF_TIMER_TIMER1_BASE + PIP_NRF_TIMER_TIMER1_CC_2_INDEX)
#define PIP_NRF_TIMER_TIMER1_CC_3 (PIP_NRF_TIMER_TIMER1_BASE + PIP_NRF_TIMER_TIMER1_CC_3_INDEX)
#define PIP_NRF_TIMER_TIMER1_CC_4 (PIP_NRF_TIMER_TIMER1_BASE + PIP_NRF_TIMER_TIMER1_CC_4_INDEX)
#define PIP_NRF_TIMER_TIMER1_CC_5 (PIP_NRF_TIMER_TIMER1_BASE + PIP_NRF_TIMER_TIMER1_CC_5_INDEX)
#define PIP_NRF_TIMER_TIMER2_TASKS_START (PIP_NRF_TIMER_TIMER2_BASE + PIP_NRF_TIMER_TIMER2_TASKS_START_INDEX)
#define PIP_NRF_TIMER_TIMER2_TASKS_STOP (PIP_NRF_TIMER_TIMER2_BASE + PIP_NRF_TIMER_TIMER2_TASKS_STOP_INDEX)
#define PIP_NRF_TIMER_TIMER2_TASKS_CLEAR (PIP_NRF_TIMER_TIMER2_BASE + PIP_NRF_TIMER_TIMER2_TASKS_CLEAR_INDEX)
#define PIP_NRF_TIMER_TIMER2_TASKS_CAPTURE_0 (PIP_NRF_TIMER_TIMER2_BASE + PIP_NRF_TIMER_TIMER2_TASKS_CAPTURE_0_INDEX)
#define PIP_NRF_TIMER_TIMER2_TASKS_CAPTURE_1 (PIP_NRF_TIMER_TIMER2_BASE + PIP_NRF_TIMER_TIMER2_TASKS_CAPTURE_1_INDEX)
#define PIP_NRF_TIMER_TIMER2_TASKS_CAPTURE_2 (PIP_NRF_TIMER_TIMER2_BASE + PIP_NRF_TIMER_TIMER2_TASKS_CAPTURE_2_INDEX)
#define PIP_NRF_TIMER_TIMER2_TASKS_CAPTURE_3 (PIP_NRF_TIMER_TIMER2_BASE + PIP_NRF_TIMER_TIMER2_TASKS_CAPTURE_3_INDEX)
#define PIP_NRF_TIMER_TIMER2_TASKS_CAPTURE_4 (PIP_NRF_TIMER_TIMER2_BASE + PIP_NRF_TIMER_TIMER2_TASKS_CAPTURE_4_INDEX)
#define PIP_NRF_TIMER_TIMER2_TASKS_CAPTURE_5 (PIP_NRF_TIMER_TIMER2_BASE + PIP_NRF_TIMER_TIMER2_TASKS_CAPTURE_5_INDEX)
#define PIP_NRF_TIMER_TIMER2_EVENTS_COMPARE_0 (PIP_NRF_TIMER_TIMER2_BASE + PIP_NRF_TIMER_TIMER2_EVENTS_COMPARE_0_INDEX)
#define PIP_NRF_TIMER_TIMER2_EVENTS_COMPARE_1 (PIP_NRF_TIMER_TIMER2_BASE + PIP_NRF_TIMER_TIMER2_EVENTS_COMPARE_1_INDEX)
#define PIP_NRF_TIMER_TIMER2_EVENTS_COMPARE_2 (PIP_NRF_TIMER_TIMER2_BASE + PIP_NRF_TIMER_TIMER2_EVENTS_COMPARE_2_INDEX)
#define PIP_NRF_TIMER_TIMER2_EVENTS_COMPARE_3 (PIP_NRF_TIMER_TIMER2_BASE + PIP_NRF_TIMER_TIMER2_EVENTS_COMPARE_3_INDEX)
#define PIP_NRF_TIMER_TIMER2_EVENTS_COMPARE_4 (PIP_NRF_TIMER_TIMER2_BASE + PIP_NRF_TIMER_TIMER2_EVENTS_COMPARE_4_INDEX)
#define PIP_NRF_TIMER_TIMER2_EVENTS_COMPARE_5 (PIP_NRF_TIMER_TIMER2_BASE + PIP_NRF_TIMER_TIMER2_EVENTS_COMPARE_5_INDEX)
#define PIP_NRF_TIMER_TIMER2_SHORTS (PIP_NRF_TIMER_TIMER2_BASE + PIP_NRF_TIMER_TIMER2_SHORTS_INDEX)
#define PIP_NRF_TIMER_TIMER2_INTENSET (PIP_NRF_TIMER_TIMER2_BASE + PIP_NRF_TIMER_TIMER2_INTENSET_INDEX)
#define PIP_NRF_TIMER_TIMER2_INTENCLR (PIP_NRF_TIMER_TIMER2_BASE + PIP_NRF_TIMER_TIMER2_INTENCLR_INDEX)
#define PIP_NRF_TIMER_TIMER2_MODE (PIP_NRF_TIMER_TIMER2_BASE + PIP_NRF_TIMER_TIMER2_MODE_INDEX)
#define PIP_NRF_TIMER_TIMER2_BITMODE (PIP_NRF_TIMER_TIMER2_BASE + PIP_NRF_TIMER_TIMER2_BITMODE_INDEX)
#define PIP_NRF_TIMER_TIMER2_PRESCALER (PIP_NRF_TIMER_TIMER2_BASE + PIP_NRF_TIMER_TIMER2_PRESCALER_INDEX)
#define PIP_NRF_TIMER_TIMER2_CC_0 (PIP_NRF_TIMER_TIMER2_BASE + PIP_NRF_TIMER_TIMER2_CC_0_INDEX)
#define PIP_NRF_TIMER_TIMER2_CC_1 (PIP_NRF_TIMER_TIMER2_BASE + PIP_NRF_TIMER_TIMER2_CC_1_INDEX)
#define PIP_NRF_TIMER_TIMER2_CC_2 (PIP_NRF_TIMER_TIMER2_BASE + PIP_NRF_TIMER_TIMER2_CC_2_INDEX)
#define PIP_NRF_TIMER_TIMER2_CC_3 (PIP_NRF_TIMER_TIMER2_BASE + PIP_NRF_TIMER_TIMER2_CC_3_INDEX)
#define PIP_NRF_TIMER_TIMER2_CC_4 (PIP_NRF_TIMER_TIMER2_BASE + PIP_NRF_TIMER_TIMER2_CC_4_INDEX)
#define PIP_NRF_TIMER_TIMER2_CC_5 (PIP_NRF_TIMER_TIMER2_BASE + PIP_NRF_TIMER_TIMER2_CC_5_INDEX)
#define PIP_NRF_TEMP_TEMP_TASKS_START (PIP_NRF_TEMP_TEMP_BASE + PIP_NRF_TEMP_TEMP_TASKS_START_INDEX)
#define PIP_NRF_TEMP_TEMP_TASKS_STOP (PIP_NRF_TEMP_TEMP_BASE + PIP_NRF_TEMP_TEMP_TASKS_STOP_INDEX)
#define PIP_NRF_TEMP_TEMP_EVENTS_DATARDY (PIP_NRF_TEMP_TEMP_BASE + PIP_NRF_TEMP_TEMP_EVENTS_DATARDY_INDEX)
#define PIP_NRF_TEMP_TEMP_TEMP (PIP_NRF_TEMP_TEMP_BASE + PIP_NRF_TEMP_TEMP_TEMP_INDEX)
#define PIP_NRF_RNG_RNG_TASKS_START (PIP_NRF_RNG_RNG_BASE + PIP_NRF_RNG_RNG_TASKS_START_INDEX)
#define PIP_NRF_RNG_RNG_TASKS_STOP (PIP_NRF_RNG_RNG_BASE + PIP_NRF_RNG_RNG_TASKS_STOP_INDEX)
#define PIP_NRF_RNG_RNG_EVENTS_VALRDY (PIP_NRF_RNG_RNG_BASE + PIP_NRF_RNG_RNG_EVENTS_VALRDY_INDEX)
#define PIP_NRF_RNG_RNG_INTENSET (PIP_NRF_RNG_RNG_BASE + PIP_NRF_RNG_RNG_INTENSET_INDEX)
#define PIP_NRF_RNG_RNG_INTENCLR (PIP_NRF_RNG_RNG_BASE + PIP_NRF_RNG_RNG_INTENCLR_INDEX)
#define PIP_NRF_RNG_RNG_CONFIG (PIP_NRF_RNG_RNG_BASE + PIP_NRF_RNG_RNG_CONFIG_INDEX)
#define PIP_NRF_RNG_RNG_VALUE (PIP_NRF_RNG_RNG_BASE + PIP_NRF_RNG_RNG_VALUE_INDEX)
#define PIP_NRF_WDT_WDT_TASKS_START (PIP_NRF_WDT_WDT_BASE + PIP_NRF_WDT_WDT_TASKS_START_INDEX)
#define PIP_NRF_WDT_WDT_INTENSET (PIP_NRF_WDT_WDT_BASE + PIP_NRF_WDT_WDT_INTENSET_INDEX)
#define PIP_NRF_WDT_WDT_RUNSTATUS (PIP_NRF_WDT_WDT_BASE + PIP_NRF_WDT_WDT_RUNSTATUS_INDEX)
#define PIP_NRF_WDT_WDT_CRV (PIP_NRF_WDT_WDT_BASE + PIP_NRF_WDT_WDT_CRV_INDEX)
#define PIP_NRF_WDT_WDT_RREN (PIP_NRF_WDT_WDT_BASE + PIP_NRF_WDT_WDT_RREN_INDEX)
#define PIP_NRF_WDT_WDT_CONFIG (PIP_NRF_WDT_WDT_BASE + PIP_NRF_WDT_WDT_CONFIG_INDEX)
#define PIP_NRF_WDT_WDT_RR_0 (PIP_NRF_WDT_WDT_BASE + PIP_NRF_WDT_WDT_RR_0_INDEX)
#define PIP_NRF_RTC_RTC1_TASKS_START (PIP_NRF_RTC_RTC1_BASE + PIP_NRF_RTC_RTC1_TASKS_START_INDEX)
#define PIP_NRF_RTC_RTC1_TASKS_STOP (PIP_NRF_RTC_RTC1_BASE + PIP_NRF_RTC_RTC1_TASKS_STOP_INDEX)
#define PIP_NRF_RTC_RTC1_EVENTS_OVRFLW (PIP_NRF_RTC_RTC1_BASE + PIP_NRF_RTC_RTC1_EVENTS_OVRFLW_INDEX)
#define PIP_NRF_RTC_RTC1_EVENTS_COMPARE_0 (PIP_NRF_RTC_RTC1_BASE + PIP_NRF_RTC_RTC1_EVENTS_COMPARE_0_INDEX)
#define PIP_NRF_RTC_RTC1_INTENSET (PIP_NRF_RTC_RTC1_BASE + PIP_NRF_RTC_RTC1_INTENSET_INDEX)
#define PIP_NRF_RTC_RTC1_INTENCLR (PIP_NRF_RTC_RTC1_BASE + PIP_NRF_RTC_RTC1_INTENCLR_INDEX)
#define PIP_NRF_RTC_RTC1_COUNTER (PIP_NRF_RTC_RTC1_BASE + PIP_NRF_RTC_RTC1_COUNTER_INDEX)
#define PIP_NRF_RTC_RTC1_PRESCALER (PIP_NRF_RTC_RTC1_BASE + PIP_NRF_RTC_RTC1_PRESCALER_INDEX)
#define PIP_NRF_RTC_RTC1_CC_0 (PIP_NRF_RTC_RTC1_BASE + PIP_NRF_RTC_RTC1_CC_0_INDEX)
#define PIP_NRF_QDEC_QDEC_TASKS_START (PIP_NRF_QDEC_QDEC_BASE + PIP_NRF_QDEC_QDEC_TASKS_START_INDEX)
#define PIP_NRF_QDEC_QDEC_TASKS_STOP (PIP_NRF_QDEC_QDEC_BASE + PIP_NRF_QDEC_QDEC_TASKS_STOP_INDEX)
#define PIP_NRF_QDEC_QDEC_TASKS_RDCLRACC (PIP_NRF_QDEC_QDEC_BASE + PIP_NRF_QDEC_QDEC_TASKS_RDCLRACC_INDEX)
#define PIP_NRF_QDEC_QDEC_EVENTS_ACCOF (PIP_NRF_QDEC_QDEC_BASE + PIP_NRF_QDEC_QDEC_EVENTS_ACCOF_INDEX)
#define PIP_NRF_QDEC_QDEC_EVENTS_STOPPED (PIP_NRF_QDEC_QDEC_BASE + PIP_NRF_QDEC_QDEC_EVENTS_STOPPED_INDEX)
#define PIP_NRF_QDEC_QDEC_INTENSET (PIP_NRF_QDEC_QDEC_BASE + PIP_NRF_QDEC_QDEC_INTENSET_INDEX)
#define PIP_NRF_QDEC_QDEC_INTENCLR (PIP_NRF_QDEC_QDEC_BASE + PIP_NRF_QDEC_QDEC_INTENCLR_INDEX)
#define PIP_NRF_QDEC_QDEC_ENABLE (PIP_NRF_QDEC_QDEC_BASE + PIP_NRF_QDEC_QDEC_ENABLE_INDEX)
#define PIP_NRF_QDEC_QDEC_ACC (PIP_NRF_QDEC_QDEC_BASE + PIP_NRF_QDEC_QDEC_ACC_INDEX)
#define PIP_NRF_QDEC_QDEC_ACCREAD (PIP_NRF_QDEC_QDEC_BASE + PIP_NRF_QDEC_QDEC_ACCREAD_INDEX)
#define PIP_NRF_QDEC_QDEC_PSEL_LED (PIP_NRF_QDEC_QDEC_BASE + PIP_NRF_QDEC_QDEC_PSEL_LED_INDEX)
#define PIP_NRF_QDEC_QDEC_PSEL_A (PIP_NRF_QDEC_QDEC_BASE + PIP_NRF_QDEC_QDEC_PSEL_A_INDEX)
#define PIP_NRF_QDEC_QDEC_PSEL_B (PIP_NRF_QDEC_QDEC_BASE + PIP_NRF_QDEC_QDEC_PSEL_B_INDEX)
#define PIP_NRF_QDEC_QDEC_DBFEN (PIP_NRF_QDEC_QDEC_BASE + PIP_NRF_QDEC_QDEC_DBFEN_INDEX)
#define PIP_NRF_TIMER_TIMER3_TASKS_START (PIP_NRF_TIMER_TIMER3_BASE + PIP_NRF_TIMER_TIMER3_TASKS_START_INDEX)
#define PIP_NRF_TIMER_TIMER3_TASKS_STOP (PIP_NRF_TIMER_TIMER3_BASE + PIP_NRF_TIMER_TIMER3_TASKS_STOP_INDEX)
#define PIP_NRF_TIMER_TIMER3_TASKS_CLEAR (PIP_NRF_TIMER_TIMER3_BASE + PIP_NRF_TIMER_TIMER3_TASKS_CLEAR_INDEX)
#define PIP_NRF_TIMER_TIMER3_TASKS_CAPTURE_0 (PIP_NRF_TIMER_TIMER3_BASE + PIP_NRF_TIMER_TIMER3_TASKS_CAPTURE_0_INDEX)
#define PIP_NRF_TIMER_TIMER3_TASKS_CAPTURE_1 (PIP_NRF_TIMER_TIMER3_BASE + PIP_NRF_TIMER_TIMER3_TASKS_CAPTURE_1_INDEX)
#define PIP_NRF_TIMER_TIMER3_TASKS_CAPTURE_2 (PIP_NRF_TIMER_TIMER3_BASE + PIP_NRF_TIMER_TIMER3_TASKS_CAPTURE_2_INDEX)
#define PIP_NRF_TIMER_TIMER3_TASKS_CAPTURE_3 (PIP_NRF_TIMER_TIMER3_BASE + PIP_NRF_TIMER_TIMER3_TASKS_CAPTURE_3_INDEX)
#define PIP_NRF_TIMER_TIMER3_TASKS_CAPTURE_4 (PIP_NRF_TIMER_TIMER3_BASE + PIP_NRF_TIMER_TIMER3_TASKS_CAPTURE_4_INDEX)
#define PIP_NRF_TIMER_TIMER3_TASKS_CAPTURE_5 (PIP_NRF_TIMER_TIMER3_BASE + PIP_NRF_TIMER_TIMER3_TASKS_CAPTURE_5_INDEX)
#define PIP_NRF_TIMER_TIMER3_EVENTS_COMPARE_0 (PIP_NRF_TIMER_TIMER3_BASE + PIP_NRF_TIMER_TIMER3_EVENTS_COMPARE_0_INDEX)
#define PIP_NRF_TIMER_TIMER3_EVENTS_COMPARE_1 (PIP_NRF_TIMER_TIMER3_BASE + PIP_NRF_TIMER_TIMER3_EVENTS_COMPARE_1_INDEX)
#define PIP_NRF_TIMER_TIMER3_EVENTS_COMPARE_2 (PIP_NRF_TIMER_TIMER3_BASE + PIP_NRF_TIMER_TIMER3_EVENTS_COMPARE_2_INDEX)
#define PIP_NRF_TIMER_TIMER3_EVENTS_COMPARE_3 (PIP_NRF_TIMER_TIMER3_BASE + PIP_NRF_TIMER_TIMER3_EVENTS_COMPARE_3_INDEX)
#define PIP_NRF_TIMER_TIMER3_EVENTS_COMPARE_4 (PIP_NRF_TIMER_TIMER3_BASE + PIP_NRF_TIMER_TIMER3_EVENTS_COMPARE_4_INDEX)
#define PIP_NRF_TIMER_TIMER3_EVENTS_COMPARE_5 (PIP_NRF_TIMER_TIMER3_BASE + PIP_NRF_TIMER_TIMER3_EVENTS_COMPARE_5_INDEX)
#define PIP_NRF_TIMER_TIMER3_SHORTS (PIP_NRF_TIMER_TIMER3_BASE + PIP_NRF_TIMER_TIMER3_SHORTS_INDEX)
#define PIP_NRF_TIMER_TIMER3_INTENSET (PIP_NRF_TIMER_TIMER3_BASE + PIP_NRF_TIMER_TIMER3_INTENSET_INDEX)
#define PIP_NRF_TIMER_TIMER3_INTENCLR (PIP_NRF_TIMER_TIMER3_BASE + PIP_NRF_TIMER_TIMER3_INTENCLR_INDEX)
#define PIP_NRF_TIMER_TIMER3_MODE (PIP_NRF_TIMER_TIMER3_BASE + PIP_NRF_TIMER_TIMER3_MODE_INDEX)
#define PIP_NRF_TIMER_TIMER3_BITMODE (PIP_NRF_TIMER_TIMER3_BASE + PIP_NRF_TIMER_TIMER3_BITMODE_INDEX)
#define PIP_NRF_TIMER_TIMER3_PRESCALER (PIP_NRF_TIMER_TIMER3_BASE + PIP_NRF_TIMER_TIMER3_PRESCALER_INDEX)
#define PIP_NRF_TIMER_TIMER3_CC_0 (PIP_NRF_TIMER_TIMER3_BASE + PIP_NRF_TIMER_TIMER3_CC_0_INDEX)
#define PIP_NRF_TIMER_TIMER3_CC_1 (PIP_NRF_TIMER_TIMER3_BASE + PIP_NRF_TIMER_TIMER3_CC_1_INDEX)
#define PIP_NRF_TIMER_TIMER3_CC_2 (PIP_NRF_TIMER_TIMER3_BASE + PIP_NRF_TIMER_TIMER3_CC_2_INDEX)
#define PIP_NRF_TIMER_TIMER3_CC_3 (PIP_NRF_TIMER_TIMER3_BASE + PIP_NRF_TIMER_TIMER3_CC_3_INDEX)
#define PIP_NRF_TIMER_TIMER3_CC_4 (PIP_NRF_TIMER_TIMER3_BASE + PIP_NRF_TIMER_TIMER3_CC_4_INDEX)
#define PIP_NRF_TIMER_TIMER3_CC_5 (PIP_NRF_TIMER_TIMER3_BASE + PIP_NRF_TIMER_TIMER3_CC_5_INDEX)
#define PIP_NRF_TIMER_TIMER4_TASKS_START (PIP_NRF_TIMER_TIMER4_BASE + PIP_NRF_TIMER_TIMER4_TASKS_START_INDEX)
#define PIP_NRF_TIMER_TIMER4_TASKS_STOP (PIP_NRF_TIMER_TIMER4_BASE + PIP_NRF_TIMER_TIMER4_TASKS_STOP_INDEX)
#define PIP_NRF_TIMER_TIMER4_TASKS_CLEAR (PIP_NRF_TIMER_TIMER4_BASE + PIP_NRF_TIMER_TIMER4_TASKS_CLEAR_INDEX)
#define PIP_NRF_TIMER_TIMER4_TASKS_CAPTURE_0 (PIP_NRF_TIMER_TIMER4_BASE + PIP_NRF_TIMER_TIMER4_TASKS_CAPTURE_0_INDEX)
#define PIP_NRF_TIMER_TIMER4_TASKS_CAPTURE_1 (PIP_NRF_TIMER_TIMER4_BASE + PIP_NRF_TIMER_TIMER4_TASKS_CAPTURE_1_INDEX)
#define PIP_NRF_TIMER_TIMER4_TASKS_CAPTURE_2 (PIP_NRF_TIMER_TIMER4_BASE + PIP_NRF_TIMER_TIMER4_TASKS_CAPTURE_2_INDEX)
#define PIP_NRF_TIMER_TIMER4_TASKS_CAPTURE_3 (PIP_NRF_TIMER_TIMER4_BASE + PIP_NRF_TIMER_TIMER4_TASKS_CAPTURE_3_INDEX)
#define PIP_NRF_TIMER_TIMER4_TASKS_CAPTURE_4 (PIP_NRF_TIMER_TIMER4_BASE + PIP_NRF_TIMER_TIMER4_TASKS_CAPTURE_4_INDEX)
#define PIP_NRF_TIMER_TIMER4_TASKS_CAPTURE_5 (PIP_NRF_TIMER_TIMER4_BASE + PIP_NRF_TIMER_TIMER4_TASKS_CAPTURE_5_INDEX)
#define PIP_NRF_TIMER_TIMER4_EVENTS_COMPARE_0 (PIP_NRF_TIMER_TIMER4_BASE + PIP_NRF_TIMER_TIMER4_EVENTS_COMPARE_0_INDEX)
#define PIP_NRF_TIMER_TIMER4_EVENTS_COMPARE_1 (PIP_NRF_TIMER_TIMER4_BASE + PIP_NRF_TIMER_TIMER4_EVENTS_COMPARE_1_INDEX)
#define PIP_NRF_TIMER_TIMER4_EVENTS_COMPARE_2 (PIP_NRF_TIMER_TIMER4_BASE + PIP_NRF_TIMER_TIMER4_EVENTS_COMPARE_2_INDEX)
#define PIP_NRF_TIMER_TIMER4_EVENTS_COMPARE_3 (PIP_NRF_TIMER_TIMER4_BASE + PIP_NRF_TIMER_TIMER4_EVENTS_COMPARE_3_INDEX)
#define PIP_NRF_TIMER_TIMER4_EVENTS_COMPARE_4 (PIP_NRF_TIMER_TIMER4_BASE + PIP_NRF_TIMER_TIMER4_EVENTS_COMPARE_4_INDEX)
#define PIP_NRF_TIMER_TIMER4_EVENTS_COMPARE_5 (PIP_NRF_TIMER_TIMER4_BASE + PIP_NRF_TIMER_TIMER4_EVENTS_COMPARE_5_INDEX)
#define PIP_NRF_TIMER_TIMER4_SHORTS (PIP_NRF_TIMER_TIMER4_BASE + PIP_NRF_TIMER_TIMER4_SHORTS_INDEX)
#define PIP_NRF_TIMER_TIMER4_INTENSET (PIP_NRF_TIMER_TIMER4_BASE + PIP_NRF_TIMER_TIMER4_INTENSET_INDEX)
#define PIP_NRF_TIMER_TIMER4_INTENCLR (PIP_NRF_TIMER_TIMER4_BASE + PIP_NRF_TIMER_TIMER4_INTENCLR_INDEX)
#define PIP_NRF_TIMER_TIMER4_MODE (PIP_NRF_TIMER_TIMER4_BASE + PIP_NRF_TIMER_TIMER4_MODE_INDEX)
#define PIP_NRF_TIMER_TIMER4_BITMODE (PIP_NRF_TIMER_TIMER4_BASE + PIP_NRF_TIMER_TIMER4_BITMODE_INDEX)
#define PIP_NRF_TIMER_TIMER4_PRESCALER (PIP_NRF_TIMER_TIMER4_BASE + PIP_NRF_TIMER_TIMER4_PRESCALER_INDEX)
#define PIP_NRF_TIMER_TIMER4_CC_0 (PIP_NRF_TIMER_TIMER4_BASE + PIP_NRF_TIMER_TIMER4_CC_0_INDEX)
#define PIP_NRF_TIMER_TIMER4_CC_1 (PIP_NRF_TIMER_TIMER4_BASE + PIP_NRF_TIMER_TIMER4_CC_1_INDEX)
#define PIP_NRF_TIMER_TIMER4_CC_2 (PIP_NRF_TIMER_TIMER4_BASE + PIP_NRF_TIMER_TIMER4_CC_2_INDEX)
#define PIP_NRF_TIMER_TIMER4_CC_3 (PIP_NRF_TIMER_TIMER4_BASE + PIP_NRF_TIMER_TIMER4_CC_3_INDEX)
#define PIP_NRF_TIMER_TIMER4_CC_4 (PIP_NRF_TIMER_TIMER4_BASE + PIP_NRF_TIMER_TIMER4_CC_4_INDEX)
#define PIP_NRF_TIMER_TIMER4_CC_5 (PIP_NRF_TIMER_TIMER4_BASE + PIP_NRF_TIMER_TIMER4_CC_5_INDEX)
#define PIP_NRF_NVMC_NVMC_READY (PIP_NRF_NVMC_NVMC_BASE + PIP_NRF_NVMC_NVMC_READY_INDEX)
#define PIP_NRF_NVMC_NVMC_CONFIG (PIP_NRF_NVMC_NVMC_BASE + PIP_NRF_NVMC_NVMC_CONFIG_INDEX)
#define PIP_NRF_NVMC_NVMC_ERASEPAGE (PIP_NRF_NVMC_NVMC_BASE + PIP_NRF_NVMC_NVMC_ERASEPAGE_INDEX)
#define PIP_NRF_NVMC_NVMC_ICACHECNF (PIP_NRF_NVMC_NVMC_BASE + PIP_NRF_NVMC_NVMC_ICACHECNF_INDEX)
#define PIP_NRF_PPI_PPI_CHENSET (PIP_NRF_PPI_PPI_BASE + PIP_NRF_PPI_PPI_CHENSET_INDEX)
#define PIP_NRF_PPI_PPI_CHENCLR (PIP_NRF_PPI_PPI_BASE + PIP_NRF_PPI_PPI_CHENCLR_INDEX)
#define PIP_NRF_PPI_PPI_CH_0_EEP (PIP_NRF_PPI_PPI_BASE + PIP_NRF_PPI_PPI_CH_0_EEP_INDEX)
#define PIP_NRF_PPI_PPI_CH_0_TEP (PIP_NRF_PPI_PPI_BASE + PIP_NRF_PPI_PPI_CH_0_TEP_INDEX)
#define PIP_NRF_PPI_PPI_CH_1_EEP (PIP_NRF_PPI_PPI_BASE + PIP_NRF_PPI_PPI_CH_1_EEP_INDEX)
#define PIP_NRF_PPI_PPI_CH_1_TEP (PIP_NRF_PPI_PPI_BASE + PIP_NRF_PPI_PPI_CH_1_TEP_INDEX)
#define PIP_NRF_PPI_PPI_CH_2_EEP (PIP_NRF_PPI_PPI_BASE + PIP_NRF_PPI_PPI_CH_2_EEP_INDEX)
#define PIP_NRF_PPI_PPI_CH_2_TEP (PIP_NRF_PPI_PPI_BASE + PIP_NRF_PPI_PPI_CH_2_TEP_INDEX)
#define PIP_NRF_PPI_PPI_CH_3_EEP (PIP_NRF_PPI_PPI_BASE + PIP_NRF_PPI_PPI_CH_3_EEP_INDEX)
#define PIP_NRF_PPI_PPI_CH_3_TEP (PIP_NRF_PPI_PPI_BASE + PIP_NRF_PPI_PPI_CH_3_TEP_INDEX)
#define PIP_NRF_PPI_PPI_CH_4_EEP (PIP_NRF_PPI_PPI_BASE + PIP_NRF_PPI_PPI_CH_4_EEP_INDEX)
#define PIP_NRF_PPI_PPI_CH_4_TEP (PIP_NRF_PPI_PPI_BASE + PIP_NRF_PPI_PPI_CH_4_TEP_INDEX)
#define PIP_NRF_PPI_PPI_CH_5_EEP (PIP_NRF_PPI_PPI_BASE + PIP_NRF_PPI_PPI_CH_5_EEP_INDEX)
#define PIP_NRF_PPI_PPI_CH_5_TEP (PIP_NRF_PPI_PPI_BASE + PIP_NRF_PPI_PPI_CH_5_TEP_INDEX)
#define PIP_NRF_PPI_PPI_CH_6_EEP (PIP_NRF_PPI_PPI_BASE + PIP_NRF_PPI_PPI_CH_6_EEP_INDEX)
#define PIP_NRF_PPI_PPI_CH_6_TEP (PIP_NRF_PPI_PPI_BASE + PIP_NRF_PPI_PPI_CH_6_TEP_INDEX)
#define PIP_NRF_PPI_PPI_CH_7_EEP (PIP_NRF_PPI_PPI_BASE + PIP_NRF_PPI_PPI_CH_7_EEP_INDEX)
#define PIP_NRF_PPI_PPI_CH_7_TEP (PIP_NRF_PPI_PPI_BASE + PIP_NRF_PPI_PPI_CH_7_TEP_INDEX)
#define PIP_NRF_PPI_PPI_CH_8_EEP (PIP_NRF_PPI_PPI_BASE + PIP_NRF_PPI_PPI_CH_8_EEP_INDEX)
#define PIP_NRF_PPI_PPI_CH_8_TEP (PIP_NRF_PPI_PPI_BASE + PIP_NRF_PPI_PPI_CH_8_TEP_INDEX)
#define PIP_NRF_PPI_PPI_CH_9_EEP (PIP_NRF_PPI_PPI_BASE + PIP_NRF_PPI_PPI_CH_9_EEP_INDEX)
#define PIP_NRF_PPI_PPI_CH_9_TEP (PIP_NRF_PPI_PPI_BASE + PIP_NRF_PPI_PPI_CH_9_TEP_INDEX)
#define PIP_NRF_PPI_PPI_CH_10_EEP (PIP_NRF_PPI_PPI_BASE + PIP_NRF_PPI_PPI_CH_10_EEP_INDEX)
#define PIP_NRF_PPI_PPI_CH_10_TEP (PIP_NRF_PPI_PPI_BASE + PIP_NRF_PPI_PPI_CH_10_TEP_INDEX)
#define PIP_NRF_PPI_PPI_CH_11_EEP (PIP_NRF_PPI_PPI_BASE + PIP_NRF_PPI_PPI_CH_11_EEP_INDEX)
#define PIP_NRF_PPI_PPI_CH_11_TEP (PIP_NRF_PPI_PPI_BASE + PIP_NRF_PPI_PPI_CH_11_TEP_INDEX)
#define PIP_NRF_PPI_PPI_CH_12_EEP (PIP_NRF_PPI_PPI_BASE + PIP_NRF_PPI_PPI_CH_12_EEP_INDEX)
#define PIP_NRF_PPI_PPI_CH_12_TEP (PIP_NRF_PPI_PPI_BASE + PIP_NRF_PPI_PPI_CH_12_TEP_INDEX)
#define PIP_NRF_PPI_PPI_CH_13_EEP (PIP_NRF_PPI_PPI_BASE + PIP_NRF_PPI_PPI_CH_13_EEP_INDEX)
#define PIP_NRF_PPI_PPI_CH_13_TEP (PIP_NRF_PPI_PPI_BASE + PIP_NRF_PPI_PPI_CH_13_TEP_INDEX)
#define PIP_NRF_PPI_PPI_CH_14_EEP (PIP_NRF_PPI_PPI_BASE + PIP_NRF_PPI_PPI_CH_14_EEP_INDEX)
#define PIP_NRF_PPI_PPI_CH_14_TEP (PIP_NRF_PPI_PPI_BASE + PIP_NRF_PPI_PPI_CH_14_TEP_INDEX)
#define PIP_NRF_PPI_PPI_CH_15_EEP (PIP_NRF_PPI_PPI_BASE + PIP_NRF_PPI_PPI_CH_15_EEP_INDEX)
#define PIP_NRF_PPI_PPI_CH_15_TEP (PIP_NRF_PPI_PPI_BASE + PIP_NRF_PPI_PPI_CH_15_TEP_INDEX)
#define PIP_NRF_PPI_PPI_CH_16_EEP (PIP_NRF_PPI_PPI_BASE + PIP_NRF_PPI_PPI_CH_16_EEP_INDEX)
#define PIP_NRF_PPI_PPI_CH_16_TEP (PIP_NRF_PPI_PPI_BASE + PIP_NRF_PPI_PPI_CH_16_TEP_INDEX)
#define PIP_NRF_PPI_PPI_CH_17_EEP (PIP_NRF_PPI_PPI_BASE + PIP_NRF_PPI_PPI_CH_17_EEP_INDEX)
#define PIP_NRF_PPI_PPI_CH_17_TEP (PIP_NRF_PPI_PPI_BASE + PIP_NRF_PPI_PPI_CH_17_TEP_INDEX)
#define PIP_NRF_PPI_PPI_CH_18_EEP (PIP_NRF_PPI_PPI_BASE + PIP_NRF_PPI_PPI_CH_18_EEP_INDEX)
#define PIP_NRF_PPI_PPI_CH_18_TEP (PIP_NRF_PPI_PPI_BASE + PIP_NRF_PPI_PPI_CH_18_TEP_INDEX)
#define PIP_NRF_PPI_PPI_CH_19_EEP (PIP_NRF_PPI_PPI_BASE + PIP_NRF_PPI_PPI_CH_19_EEP_INDEX)
#define PIP_NRF_PPI_PPI_CH_19_TEP (PIP_NRF_PPI_PPI_BASE + PIP_NRF_PPI_PPI_CH_19_TEP_INDEX)
#define PIP_NRF_RTC_RTC2_TASKS_START (PIP_NRF_RTC_RTC2_BASE + PIP_NRF_RTC_RTC2_TASKS_START_INDEX)
#define PIP_NRF_RTC_RTC2_TASKS_STOP (PIP_NRF_RTC_RTC2_BASE + PIP_NRF_RTC_RTC2_TASKS_STOP_INDEX)
#define PIP_NRF_RTC_RTC2_EVENTS_OVRFLW (PIP_NRF_RTC_RTC2_BASE + PIP_NRF_RTC_RTC2_EVENTS_OVRFLW_INDEX)
#define PIP_NRF_RTC_RTC2_EVENTS_COMPARE_0 (PIP_NRF_RTC_RTC2_BASE + PIP_NRF_RTC_RTC2_EVENTS_COMPARE_0_INDEX)
#define PIP_NRF_RTC_RTC2_INTENSET (PIP_NRF_RTC_RTC2_BASE + PIP_NRF_RTC_RTC2_INTENSET_INDEX)
#define PIP_NRF_RTC_RTC2_INTENCLR (PIP_NRF_RTC_RTC2_BASE + PIP_NRF_RTC_RTC2_INTENCLR_INDEX)
#define PIP_NRF_RTC_RTC2_COUNTER (PIP_NRF_RTC_RTC2_BASE + PIP_NRF_RTC_RTC2_COUNTER_INDEX)
#define PIP_NRF_RTC_RTC2_PRESCALER (PIP_NRF_RTC_RTC2_BASE + PIP_NRF_RTC_RTC2_PRESCALER_INDEX)
#define PIP_NRF_RTC_RTC2_CC_0 (PIP_NRF_RTC_RTC2_BASE + PIP_NRF_RTC_RTC2_CC_0_INDEX)
#define PIP_NRF_GPIO_P0_OUT (PIP_NRF_GPIO_P0_BASE + PIP_NRF_GPIO_P0_OUT_INDEX)
#define PIP_NRF_GPIO_P0_OUTSET (PIP_NRF_GPIO_P0_BASE + PIP_NRF_GPIO_P0_OUTSET_INDEX)
#define PIP_NRF_GPIO_P0_OUTCLR (PIP_NRF_GPIO_P0_BASE + PIP_NRF_GPIO_P0_OUTCLR_INDEX)
#define PIP_NRF_GPIO_P0_IN (PIP_NRF_GPIO_P0_BASE + PIP_NRF_GPIO_P0_IN_INDEX)
#define PIP_NRF_GPIO_P0_DIR (PIP_NRF_GPIO_P0_BASE + PIP_NRF_GPIO_P0_DIR_INDEX)
#define PIP_NRF_GPIO_P0_PIN_CNF_0 (PIP_NRF_GPIO_P0_BASE + PIP_NRF_GPIO_P0_PIN_CNF_0_INDEX)
#define PIP_NRF_GPIO_P0_PIN_CNF_1 (PIP_NRF_GPIO_P0_BASE + PIP_NRF_GPIO_P0_PIN_CNF_1_INDEX)
#define PIP_NRF_GPIO_P0_PIN_CNF_2 (PIP_NRF_GPIO_P0_BASE + PIP_NRF_GPIO_P0_PIN_CNF_2_INDEX)
#define PIP_NRF_GPIO_P0_PIN_CNF_3 (PIP_NRF_GPIO_P0_BASE + PIP_NRF_GPIO_P0_PIN_CNF_3_INDEX)
#define PIP_NRF_GPIO_P0_PIN_CNF_4 (PIP_NRF_GPIO_P0_BASE + PIP_NRF_GPIO_P0_PIN_CNF_4_INDEX)
#define PIP_NRF_GPIO_P0_PIN_CNF_5 (PIP_NRF_GPIO_P0_BASE + PIP_NRF_GPIO_P0_PIN_CNF_5_INDEX)
#define PIP_NRF_GPIO_P0_PIN_CNF_6 (PIP_NRF_GPIO_P0_BASE + PIP_NRF_GPIO_P0_PIN_CNF_6_INDEX)
#define PIP_NRF_GPIO_P0_PIN_CNF_7 (PIP_NRF_GPIO_P0_BASE + PIP_NRF_GPIO_P0_PIN_CNF_7_INDEX)
#define PIP_NRF_GPIO_P0_PIN_CNF_8 (PIP_NRF_GPIO_P0_BASE + PIP_NRF_GPIO_P0_PIN_CNF_8_INDEX)
#define PIP_NRF_GPIO_P0_PIN_CNF_9 (PIP_NRF_GPIO_P0_BASE + PIP_NRF_GPIO_P0_PIN_CNF_9_INDEX)
#define PIP_NRF_GPIO_P0_PIN_CNF_10 (PIP_NRF_GPIO_P0_BASE + PIP_NRF_GPIO_P0_PIN_CNF_10_INDEX)
#define PIP_NRF_GPIO_P0_PIN_CNF_11 (PIP_NRF_GPIO_P0_BASE + PIP_NRF_GPIO_P0_PIN_CNF_11_INDEX)
#define PIP_NRF_GPIO_P0_PIN_CNF_12 (PIP_NRF_GPIO_P0_BASE + PIP_NRF_GPIO_P0_PIN_CNF_12_INDEX)
#define PIP_NRF_GPIO_P0_PIN_CNF_13 (PIP_NRF_GPIO_P0_BASE + PIP_NRF_GPIO_P0_PIN_CNF_13_INDEX)
#define PIP_NRF_GPIO_P0_PIN_CNF_14 (PIP_NRF_GPIO_P0_BASE + PIP_NRF_GPIO_P0_PIN_CNF_14_INDEX)
#define PIP_NRF_GPIO_P0_PIN_CNF_15 (PIP_NRF_GPIO_P0_BASE + PIP_NRF_GPIO_P0_PIN_CNF_15_INDEX)
#define PIP_NRF_GPIO_P0_PIN_CNF_16 (PIP_NRF_GPIO_P0_BASE + PIP_NRF_GPIO_P0_PIN_CNF_16_INDEX)
#define PIP_NRF_GPIO_P0_PIN_CNF_17 (PIP_NRF_GPIO_P0_BASE + PIP_NRF_GPIO_P0_PIN_CNF_17_INDEX)
#define PIP_NRF_GPIO_P0_PIN_CNF_18 (PIP_NRF_GPIO_P0_BASE + PIP_NRF_GPIO_P0_PIN_CNF_18_INDEX)
#define PIP_NRF_GPIO_P0_PIN_CNF_19 (PIP_NRF_GPIO_P0_BASE + PIP_NRF_GPIO_P0_PIN_CNF_19_INDEX)
#define PIP_NRF_GPIO_P0_PIN_CNF_20 (PIP_NRF_GPIO_P0_BASE + PIP_NRF_GPIO_P0_PIN_CNF_20_INDEX)
#define PIP_NRF_GPIO_P0_PIN_CNF_21 (PIP_NRF_GPIO_P0_BASE + PIP_NRF_GPIO_P0_PIN_CNF_21_INDEX)
#define PIP_NRF_GPIO_P0_PIN_CNF_22 (PIP_NRF_GPIO_P0_BASE + PIP_NRF_GPIO_P0_PIN_CNF_22_INDEX)
#define PIP_NRF_GPIO_P0_PIN_CNF_23 (PIP_NRF_GPIO_P0_BASE + PIP_NRF_GPIO_P0_PIN_CNF_23_INDEX)
#define PIP_NRF_GPIO_P0_PIN_CNF_24 (PIP_NRF_GPIO_P0_BASE + PIP_NRF_GPIO_P0_PIN_CNF_24_INDEX)
#define PIP_NRF_GPIO_P0_PIN_CNF_25 (PIP_NRF_GPIO_P0_BASE + PIP_NRF_GPIO_P0_PIN_CNF_25_INDEX)
#define PIP_NRF_GPIO_P0_PIN_CNF_26 (PIP_NRF_GPIO_P0_BASE + PIP_NRF_GPIO_P0_PIN_CNF_26_INDEX)
#define PIP_NRF_GPIO_P0_PIN_CNF_27 (PIP_NRF_GPIO_P0_BASE + PIP_NRF_GPIO_P0_PIN_CNF_27_INDEX)
#define PIP_NRF_GPIO_P0_PIN_CNF_28 (PIP_NRF_GPIO_P0_BASE + PIP_NRF_GPIO_P0_PIN_CNF_28_INDEX)
#define PIP_NRF_GPIO_P0_PIN_CNF_29 (PIP_NRF_GPIO_P0_BASE + PIP_NRF_GPIO_P0_PIN_CNF_29_INDEX)
#define PIP_NRF_GPIO_P0_PIN_CNF_30 (PIP_NRF_GPIO_P0_BASE + PIP_NRF_GPIO_P0_PIN_CNF_30_INDEX)
#define PIP_NRF_GPIO_P0_PIN_CNF_31 (PIP_NRF_GPIO_P0_BASE + PIP_NRF_GPIO_P0_PIN_CNF_31_INDEX)
#define PIP_ARMV7M_SCS_NVIC_ISER0 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_ISER0_INDEX)
#define PIP_ARMV7M_SCS_NVIC_ISER1 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_ISER1_INDEX)
#define PIP_ARMV7M_SCS_NVIC_ISER2 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_ISER2_INDEX)
#define PIP_ARMV7M_SCS_NVIC_ISER3 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_ISER3_INDEX)
#define PIP_ARMV7M_SCS_NVIC_ISER4 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_ISER4_INDEX)
#define PIP_ARMV7M_SCS_NVIC_ISER5 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_ISER5_INDEX)
#define PIP_ARMV7M_SCS_NVIC_ISER6 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_ISER6_INDEX)
#define PIP_ARMV7M_SCS_NVIC_ISER7 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_ISER7_INDEX)
#define PIP_ARMV7M_SCS_NVIC_ISER8 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_ISER8_INDEX)
#define PIP_ARMV7M_SCS_NVIC_ISER9 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_ISER9_INDEX)
#define PIP_ARMV7M_SCS_NVIC_ISER10 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_ISER10_INDEX)
#define PIP_ARMV7M_SCS_NVIC_ISER11 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_ISER11_INDEX)
#define PIP_ARMV7M_SCS_NVIC_ISER12 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_ISER12_INDEX)
#define PIP_ARMV7M_SCS_NVIC_ISER13 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_ISER13_INDEX)
#define PIP_ARMV7M_SCS_NVIC_ISER14 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_ISER14_INDEX)
#define PIP_ARMV7M_SCS_NVIC_ISER15 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_ISER15_INDEX)
#define PIP_ARMV7M_SCS_NVIC_ICER0 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_ICER0_INDEX)
#define PIP_ARMV7M_SCS_NVIC_ICER1 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_ICER1_INDEX)
#define PIP_ARMV7M_SCS_NVIC_ICER2 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_ICER2_INDEX)
#define PIP_ARMV7M_SCS_NVIC_ICER3 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_ICER3_INDEX)
#define PIP_ARMV7M_SCS_NVIC_ICER4 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_ICER4_INDEX)
#define PIP_ARMV7M_SCS_NVIC_ICER5 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_ICER5_INDEX)
#define PIP_ARMV7M_SCS_NVIC_ICER6 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_ICER6_INDEX)
#define PIP_ARMV7M_SCS_NVIC_ICER7 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_ICER7_INDEX)
#define PIP_ARMV7M_SCS_NVIC_ICER8 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_ICER8_INDEX)
#define PIP_ARMV7M_SCS_NVIC_ICER9 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_ICER9_INDEX)
#define PIP_ARMV7M_SCS_NVIC_ICER10 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_ICER10_INDEX)
#define PIP_ARMV7M_SCS_NVIC_ICER11 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_ICER11_INDEX)
#define PIP_ARMV7M_SCS_NVIC_ICER12 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_ICER12_INDEX)
#define PIP_ARMV7M_SCS_NVIC_ICER13 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_ICER13_INDEX)
#define PIP_ARMV7M_SCS_NVIC_ICER14 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_ICER14_INDEX)
#define PIP_ARMV7M_SCS_NVIC_ICER15 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_ICER15_INDEX)
#define PIP_ARMV7M_SCS_NVIC_ICPR0 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_ICPR0_INDEX)
#define PIP_ARMV7M_SCS_NVIC_ICPR1 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_ICPR1_INDEX)
#define PIP_ARMV7M_SCS_NVIC_ICPR2 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_ICPR2_INDEX)
#define PIP_ARMV7M_SCS_NVIC_ICPR3 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_ICPR3_INDEX)
#define PIP_ARMV7M_SCS_NVIC_ICPR4 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_ICPR4_INDEX)
#define PIP_ARMV7M_SCS_NVIC_ICPR5 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_ICPR5_INDEX)
#define PIP_ARMV7M_SCS_NVIC_ICPR6 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_ICPR6_INDEX)
#define PIP_ARMV7M_SCS_NVIC_ICPR7 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_ICPR7_INDEX)
#define PIP_ARMV7M_SCS_NVIC_ICPR8 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_ICPR8_INDEX)
#define PIP_ARMV7M_SCS_NVIC_ICPR9 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_ICPR9_INDEX)
#define PIP_ARMV7M_SCS_NVIC_ICPR10 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_ICPR10_INDEX)
#define PIP_ARMV7M_SCS_NVIC_ICPR11 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_ICPR11_INDEX)
#define PIP_ARMV7M_SCS_NVIC_ICPR12 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_ICPR12_INDEX)
#define PIP_ARMV7M_SCS_NVIC_ICPR13 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_ICPR13_INDEX)
#define PIP_ARMV7M_SCS_NVIC_ICPR14 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_ICPR14_INDEX)
#define PIP_ARMV7M_SCS_NVIC_ICPR15 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_ICPR15_INDEX)
#define PIP_ARMV7M_SCS_NVIC_IPR0 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_IPR0_INDEX)
#define PIP_ARMV7M_SCS_NVIC_IPR1 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_IPR1_INDEX)
#define PIP_ARMV7M_SCS_NVIC_IPR2 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_IPR2_INDEX)
#define PIP_ARMV7M_SCS_NVIC_IPR3 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_IPR3_INDEX)
#define PIP_ARMV7M_SCS_NVIC_IPR4 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_IPR4_INDEX)
#define PIP_ARMV7M_SCS_NVIC_IPR5 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_IPR5_INDEX)
#define PIP_ARMV7M_SCS_NVIC_IPR6 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_IPR6_INDEX)
#define PIP_ARMV7M_SCS_NVIC_IPR7 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_IPR7_INDEX)
#define PIP_ARMV7M_SCS_NVIC_IPR8 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_IPR8_INDEX)
#define PIP_ARMV7M_SCS_NVIC_IPR9 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_IPR9_INDEX)
#define PIP_ARMV7M_SCS_NVIC_IPR10 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_IPR10_INDEX)
#define PIP_ARMV7M_SCS_NVIC_IPR11 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_IPR11_INDEX)
#define PIP_ARMV7M_SCS_NVIC_IPR12 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_IPR12_INDEX)
#define PIP_ARMV7M_SCS_NVIC_IPR13 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_IPR13_INDEX)
#define PIP_ARMV7M_SCS_NVIC_IPR14 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_IPR14_INDEX)
#define PIP_ARMV7M_SCS_NVIC_IPR15 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_IPR15_INDEX)
#define PIP_ARMV7M_SCS_NVIC_IPR16 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_IPR16_INDEX)
#define PIP_ARMV7M_SCS_NVIC_IPR17 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_IPR17_INDEX)
#define PIP_ARMV7M_SCS_NVIC_IPR18 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_IPR18_INDEX)
#define PIP_ARMV7M_SCS_NVIC_IPR19 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_IPR19_INDEX)
#define PIP_ARMV7M_SCS_NVIC_IPR20 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_IPR20_INDEX)
#define PIP_ARMV7M_SCS_NVIC_IPR21 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_IPR21_INDEX)
#define PIP_ARMV7M_SCS_NVIC_IPR22 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_IPR22_INDEX)
#define PIP_ARMV7M_SCS_NVIC_IPR23 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_IPR23_INDEX)
#define PIP_ARMV7M_SCS_NVIC_IPR24 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_IPR24_INDEX)
#define PIP_ARMV7M_SCS_NVIC_IPR25 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_IPR25_INDEX)
#define PIP_ARMV7M_SCS_NVIC_IPR26 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_IPR26_INDEX)
#define PIP_ARMV7M_SCS_NVIC_IPR27 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_IPR27_INDEX)
#define PIP_ARMV7M_SCS_NVIC_IPR28 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_IPR28_INDEX)
#define PIP_ARMV7M_SCS_NVIC_IPR29 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_IPR29_INDEX)
#define PIP_ARMV7M_SCS_NVIC_IPR30 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_IPR30_INDEX)
#define PIP_ARMV7M_SCS_NVIC_IPR31 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_IPR31_INDEX)
#define PIP_ARMV7M_SCS_NVIC_IPR32 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_IPR32_INDEX)
#define PIP_ARMV7M_SCS_NVIC_IPR33 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_IPR33_INDEX)
#define PIP_ARMV7M_SCS_NVIC_IPR34 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_IPR34_INDEX)
#define PIP_ARMV7M_SCS_NVIC_IPR35 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_IPR35_INDEX)
#define PIP_ARMV7M_SCS_NVIC_IPR36 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_IPR36_INDEX)
#define PIP_ARMV7M_SCS_NVIC_IPR37 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_IPR37_INDEX)
#define PIP_ARMV7M_SCS_NVIC_IPR38 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_IPR38_INDEX)
#define PIP_ARMV7M_SCS_NVIC_IPR39 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_IPR39_INDEX)
#define PIP_ARMV7M_SCS_NVIC_IPR40 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_IPR40_INDEX)
#define PIP_ARMV7M_SCS_NVIC_IPR41 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_IPR41_INDEX)
#define PIP_ARMV7M_SCS_NVIC_IPR42 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_IPR42_INDEX)
#define PIP_ARMV7M_SCS_NVIC_IPR43 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_IPR43_INDEX)
#define PIP_ARMV7M_SCS_NVIC_IPR44 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_IPR44_INDEX)
#define PIP_ARMV7M_SCS_NVIC_IPR45 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_IPR45_INDEX)
#define PIP_ARMV7M_SCS_NVIC_IPR46 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_IPR46_INDEX)
#define PIP_ARMV7M_SCS_NVIC_IPR47 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_IPR47_INDEX)
#define PIP_ARMV7M_SCS_NVIC_IPR48 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_IPR48_INDEX)
#define PIP_ARMV7M_SCS_NVIC_IPR49 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_IPR49_INDEX)
#define PIP_ARMV7M_SCS_NVIC_IPR50 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_IPR50_INDEX)
#define PIP_ARMV7M_SCS_NVIC_IPR51 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_IPR51_INDEX)
#define PIP_ARMV7M_SCS_NVIC_IPR52 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_IPR52_INDEX)
#define PIP_ARMV7M_SCS_NVIC_IPR53 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_IPR53_INDEX)
#define PIP_ARMV7M_SCS_NVIC_IPR54 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_IPR54_INDEX)
#define PIP_ARMV7M_SCS_NVIC_IPR55 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_IPR55_INDEX)
#define PIP_ARMV7M_SCS_NVIC_IPR56 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_IPR56_INDEX)
#define PIP_ARMV7M_SCS_NVIC_IPR57 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_IPR57_INDEX)
#define PIP_ARMV7M_SCS_NVIC_IPR58 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_IPR58_INDEX)
#define PIP_ARMV7M_SCS_NVIC_IPR59 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_IPR59_INDEX)
#define PIP_ARMV7M_SCS_NVIC_IPR60 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_IPR60_INDEX)
#define PIP_ARMV7M_SCS_NVIC_IPR61 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_IPR61_INDEX)
#define PIP_ARMV7M_SCS_NVIC_IPR62 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_IPR62_INDEX)
#define PIP_ARMV7M_SCS_NVIC_IPR63 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_IPR63_INDEX)
#define PIP_ARMV7M_SCS_NVIC_IPR64 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_IPR64_INDEX)
#define PIP_ARMV7M_SCS_NVIC_IPR65 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_IPR65_INDEX)
#define PIP_ARMV7M_SCS_NVIC_IPR66 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_IPR66_INDEX)
#define PIP_ARMV7M_SCS_NVIC_IPR67 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_IPR67_INDEX)
#define PIP_ARMV7M_SCS_NVIC_IPR68 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_IPR68_INDEX)
#define PIP_ARMV7M_SCS_NVIC_IPR69 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_IPR69_INDEX)
#define PIP_ARMV7M_SCS_NVIC_IPR70 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_IPR70_INDEX)
#define PIP_ARMV7M_SCS_NVIC_IPR71 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_IPR71_INDEX)
#define PIP_ARMV7M_SCS_NVIC_IPR72 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_IPR72_INDEX)
#define PIP_ARMV7M_SCS_NVIC_IPR73 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_IPR73_INDEX)
#define PIP_ARMV7M_SCS_NVIC_IPR74 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_IPR74_INDEX)
#define PIP_ARMV7M_SCS_NVIC_IPR75 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_IPR75_INDEX)
#define PIP_ARMV7M_SCS_NVIC_IPR76 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_IPR76_INDEX)
#define PIP_ARMV7M_SCS_NVIC_IPR77 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_IPR77_INDEX)
#define PIP_ARMV7M_SCS_NVIC_IPR78 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_IPR78_INDEX)
#define PIP_ARMV7M_SCS_NVIC_IPR79 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_IPR79_INDEX)
#define PIP_ARMV7M_SCS_NVIC_IPR80 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_IPR80_INDEX)
#define PIP_ARMV7M_SCS_NVIC_IPR81 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_IPR81_INDEX)
#define PIP_ARMV7M_SCS_NVIC_IPR82 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_IPR82_INDEX)
#define PIP_ARMV7M_SCS_NVIC_IPR83 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_IPR83_INDEX)
#define PIP_ARMV7M_SCS_NVIC_IPR84 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_IPR84_INDEX)
#define PIP_ARMV7M_SCS_NVIC_IPR85 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_IPR85_INDEX)
#define PIP_ARMV7M_SCS_NVIC_IPR86 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_IPR86_INDEX)
#define PIP_ARMV7M_SCS_NVIC_IPR87 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_IPR87_INDEX)
#define PIP_ARMV7M_SCS_NVIC_IPR88 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_IPR88_INDEX)
#define PIP_ARMV7M_SCS_NVIC_IPR89 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_IPR89_INDEX)
#define PIP_ARMV7M_SCS_NVIC_IPR90 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_IPR90_INDEX)
#define PIP_ARMV7M_SCS_NVIC_IPR91 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_IPR91_INDEX)
#define PIP_ARMV7M_SCS_NVIC_IPR92 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_IPR92_INDEX)
#define PIP_ARMV7M_SCS_NVIC_IPR93 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_IPR93_INDEX)
#define PIP_ARMV7M_SCS_NVIC_IPR94 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_IPR94_INDEX)
#define PIP_ARMV7M_SCS_NVIC_IPR95 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_IPR95_INDEX)
#define PIP_ARMV7M_SCS_NVIC_IPR96 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_IPR96_INDEX)
#define PIP_ARMV7M_SCS_NVIC_IPR97 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_IPR97_INDEX)
#define PIP_ARMV7M_SCS_NVIC_IPR98 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_IPR98_INDEX)
#define PIP_ARMV7M_SCS_NVIC_IPR99 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_IPR99_INDEX)
#define PIP_ARMV7M_SCS_NVIC_IPR100 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_IPR100_INDEX)
#define PIP_ARMV7M_SCS_NVIC_IPR101 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_IPR101_INDEX)
#define PIP_ARMV7M_SCS_NVIC_IPR102 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_IPR102_INDEX)
#define PIP_ARMV7M_SCS_NVIC_IPR103 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_IPR103_INDEX)
#define PIP_ARMV7M_SCS_NVIC_IPR104 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_IPR104_INDEX)
#define PIP_ARMV7M_SCS_NVIC_IPR105 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_IPR105_INDEX)
#define PIP_ARMV7M_SCS_NVIC_IPR106 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_IPR106_INDEX)
#define PIP_ARMV7M_SCS_NVIC_IPR107 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_IPR107_INDEX)
#define PIP_ARMV7M_SCS_NVIC_IPR108 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_IPR108_INDEX)
#define PIP_ARMV7M_SCS_NVIC_IPR109 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_IPR109_INDEX)
#define PIP_ARMV7M_SCS_NVIC_IPR110 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_IPR110_INDEX)
#define PIP_ARMV7M_SCS_NVIC_IPR111 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_IPR111_INDEX)
#define PIP_ARMV7M_SCS_NVIC_IPR112 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_IPR112_INDEX)
#define PIP_ARMV7M_SCS_NVIC_IPR113 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_IPR113_INDEX)
#define PIP_ARMV7M_SCS_NVIC_IPR114 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_IPR114_INDEX)
#define PIP_ARMV7M_SCS_NVIC_IPR115 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_IPR115_INDEX)
#define PIP_ARMV7M_SCS_NVIC_IPR116 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_IPR116_INDEX)
#define PIP_ARMV7M_SCS_NVIC_IPR117 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_IPR117_INDEX)
#define PIP_ARMV7M_SCS_NVIC_IPR118 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_IPR118_INDEX)
#define PIP_ARMV7M_SCS_NVIC_IPR119 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_IPR119_INDEX)
#define PIP_ARMV7M_SCS_NVIC_IPR120 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_IPR120_INDEX)
#define PIP_ARMV7M_SCS_NVIC_IPR121 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_IPR121_INDEX)
#define PIP_ARMV7M_SCS_NVIC_IPR122 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_IPR122_INDEX)
#define PIP_ARMV7M_SCS_NVIC_IPR123 (PIP_ARMV7M_SCS_NVIC_BASE + PIP_ARMV7M_SCS_NVIC_IPR123_INDEX)
#define PIP_ARMV7M_SCS_SCID_ICSR (PIP_ARMV7M_SCS_SCID_BASE + PIP_ARMV7M_SCS_SCID_ICSR_INDEX)
#define PIP_ARMV7M_SCS_SCID_SCR (PIP_ARMV7M_SCS_SCID_BASE + PIP_ARMV7M_SCS_SCID_SCR_INDEX)
#define PIP_ARMV7M_SCS_SCID_CCR (PIP_ARMV7M_SCS_SCID_BASE + PIP_ARMV7M_SCS_SCID_CCR_INDEX)
#define PIP_ARMV7M_SCS_SCID_SHPR1 (PIP_ARMV7M_SCS_SCID_BASE + PIP_ARMV7M_SCS_SCID_SHPR1_INDEX)
#define PIP_ARMV7M_SCS_SCID_SHPR2 (PIP_ARMV7M_SCS_SCID_BASE + PIP_ARMV7M_SCS_SCID_SHPR2_INDEX)
#define PIP_ARMV7M_SCS_SCID_SHPR3 (PIP_ARMV7M_SCS_SCID_BASE + PIP_ARMV7M_SCS_SCID_SHPR3_INDEX)
#define PIP_ARMV7M_SCS_SCID_CFSR (PIP_ARMV7M_SCS_SCID_BASE + PIP_ARMV7M_SCS_SCID_CFSR_INDEX)
#define PIP_ARMV7M_SCS_SCID_CPACR (PIP_ARMV7M_SCS_SCID_BASE + PIP_ARMV7M_SCS_SCID_CPACR_INDEX)
#define PIP_ARMV7M_SCS_SCID_DEMCR (PIP_ARMV7M_SCS_SCID_BASE + PIP_ARMV7M_SCS_SCID_DEMCR_INDEX)
#define PIP_NRF_ERRATA_REG0 (PIP_NRF_ERRATA_BASE + PIP_NRF_ERRATA_REG0_INDEX)
#define PIP_NRF_ERRATA_REG1 (PIP_NRF_ERRATA_BASE + PIP_NRF_ERRATA_REG1_INDEX)
#define PIP_NRF_ERRATA_REG2 (PIP_NRF_ERRATA_BASE + PIP_NRF_ERRATA_REG2_INDEX)
#define PIP_NRF_ERRATA_REG3 (PIP_NRF_ERRATA_BASE + PIP_NRF_ERRATA_REG3_INDEX)

#endif /* __REGISTER_ID_H__ */
