
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003679                       # Number of seconds simulated
sim_ticks                                  3678763575                       # Number of ticks simulated
final_tick                               533250107829                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 319337                       # Simulator instruction rate (inst/s)
host_op_rate                                   413758                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 296756                       # Simulator tick rate (ticks/s)
host_mem_usage                               16915808                       # Number of bytes of host memory used
host_seconds                                 12396.60                       # Real time elapsed on the host
sim_insts                                  3958695848                       # Number of instructions simulated
sim_ops                                    5129185530                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       732416                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5632                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       549632                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       446080                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       538752                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2288384                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5632                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           21504                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       418560                       # Number of bytes written to this memory
system.physmem.bytes_written::total            418560                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         5722                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           44                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         4294                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         3485                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         4209                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 17878                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            3270                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 3270                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1496155                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data    199092979                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1530949                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data    149406720                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1391772                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data    121258132                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1426566                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data    146449205                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               622052479                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1496155                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1530949                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1391772                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1426566                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            5845442                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks         113777358                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total              113777358                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks         113777358                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1496155                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data    199092979                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1530949                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data    149406720                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1391772                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data    121258132                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1426566                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data    146449205                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              735829837                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus0.numCycles                 8821976                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3088654                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2535649                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       207043                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1286503                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1196219                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          299886                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8868                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3322683                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              16815715                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3088654                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1496105                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3600473                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1040557                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        815059                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1634727                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        92135                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8568527                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.407036                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.311939                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4968054     57.98%     57.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          355839      4.15%     62.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          335937      3.92%     66.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          316795      3.70%     69.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          260718      3.04%     72.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          187959      2.19%     74.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          135871      1.59%     76.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          210070      2.45%     79.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1797284     20.98%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8568527                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.350109                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.906117                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3479299                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       782028                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3440391                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        40348                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        826458                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       497104                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         3875                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      19973405                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        10390                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        826458                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3661311                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         418765                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        85604                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3291881                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       284505                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19376418                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           91                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        152995                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        80846                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           23                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     26864354                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     90264540                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     90264540                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16795125                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10069184                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3657                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1949                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           698259                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1900191                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1018784                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        23538                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       412288                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18057239                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3562                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14621763                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        23126                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5724527                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     17464408                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          308                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8568527                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.706450                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.840746                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      3085900     36.01%     36.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1713477     20.00%     56.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1350923     15.77%     71.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       819302      9.56%     81.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       836446      9.76%     91.10% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       379397      4.43%     95.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       245806      2.87%     98.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        67279      0.79%     99.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        69997      0.82%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8568527                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          63989     58.57%     58.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     58.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     58.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     58.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     58.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     58.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     58.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     58.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     58.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     58.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     58.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     58.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     58.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     58.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     58.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     58.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     58.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     58.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     58.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     58.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     58.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     58.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     58.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     58.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     58.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     58.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     58.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     58.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         21143     19.35%     77.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        24120     22.08%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12020974     82.21%     82.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200512      1.37%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1594      0.01%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1548801     10.59%     94.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       849882      5.81%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14621763                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.657425                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             109252                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007472                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     37944428                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     23785542                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14247281                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14731015                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        45021                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       667829                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          414                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          220                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       236813                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           74                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        826458                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         331060                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        16478                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18060802                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        80793                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1900191                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1018784                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1939                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         11399                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         1412                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          220                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       123065                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       115890                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       238955                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14378533                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1469607                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       243227                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2305438                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2020283                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            835831                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.629854                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14258168                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14247281                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9205088                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         24895242                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.614976                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.369753                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239191                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5822355                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3254                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       206243                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7742069                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.580868                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.109710                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3151333     40.70%     40.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2049732     26.48%     67.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       850548     10.99%     78.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       430883      5.57%     83.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       450904      5.82%     89.55% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       226405      2.92%     92.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       154388      1.99%     94.47% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        89263      1.15%     95.63% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       338613      4.37%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7742069                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239191                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2014331                       # Number of memory references committed
system.switch_cpus0.commit.loads              1232360                       # Number of loads committed
system.switch_cpus0.commit.membars               1618                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1757708                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11009334                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240449                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       338613                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25464846                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           36950103                       # The number of ROB writes
system.switch_cpus0.timesIdled                   5685                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 253449                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239191                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.882198                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.882198                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.133533                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.133533                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        65000059                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19491944                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18757075                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3248                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   8                       # Number of system calls
system.switch_cpus1.numCycles                 8821976                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3090709                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2691786                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       203096                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1553615                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1492245                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          218825                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         6238                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3768425                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17148371                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3090709                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1711070                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3636084                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         944255                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        426220                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1853350                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        97229                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8570629                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.309612                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.289411                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4934545     57.58%     57.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          648641      7.57%     65.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          320688      3.74%     68.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          238727      2.79%     71.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          197604      2.31%     73.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          170762      1.99%     75.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           59413      0.69%     76.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          214064      2.50%     79.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1786185     20.84%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8570629                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.350342                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.943824                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3903418                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       400032                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3512363                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        17981                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        736831                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       342088                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         3088                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19197792                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4693                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        736831                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         4066109                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         193425                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        47285                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3366163                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       160812                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18594508                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           50                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         77954                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        69354                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     24655875                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     84699232                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     84699232                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16208574                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         8447272                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         2346                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1251                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           405578                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      2828917                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       650277                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         8350                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       299857                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17498593                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         2347                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14913173                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        18581                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5024777                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     13760733                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          121                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8570629                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.740032                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.851445                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      3069456     35.81%     35.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1806974     21.08%     56.90% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       972870     11.35%     68.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      1082044     12.63%     80.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       786896      9.18%     90.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       516054      6.02%     96.08% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       218669      2.55%     98.63% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        66869      0.78%     99.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        50797      0.59%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8570629                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          63504     73.40%     73.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     73.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     73.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     73.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     73.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     73.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     73.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     73.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     73.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     73.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     73.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     73.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     73.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     73.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     73.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     73.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     73.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     73.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     73.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     73.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     73.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     73.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     73.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     73.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     73.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     73.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     73.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     73.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     73.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         13512     15.62%     89.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         9499     10.98%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11723369     78.61%     78.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       119578      0.80%     79.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1092      0.01%     79.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      2538205     17.02%     96.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       530929      3.56%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14913173                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.690457                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              86515                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005801                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38502069                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     22525834                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14403496                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14999688                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        24152                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       789539                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           94                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          121                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       170287                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        736831                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         116950                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         9064                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17500940                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        68890                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      2828917                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       650277                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1238                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          4498                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           68                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          121                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       103266                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       119070                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       222336                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14593976                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      2429266                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       319195                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2947030                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2187428                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            517764                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.654275                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14430202                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14403496                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8682732                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         21448539                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.632684                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.404817                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10854085                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12354094                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5147031                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         2226                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       201197                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7833798                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.577025                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.289079                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      3666684     46.81%     46.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1668603     21.30%     68.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       901250     11.50%     79.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       330398      4.22%     83.83% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       288036      3.68%     87.51% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       128943      1.65%     89.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       310492      3.96%     93.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        83150      1.06%     94.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       456242      5.82%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7833798                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10854085                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12354094                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               2519361                       # Number of memory references committed
system.switch_cpus1.commit.loads              2039376                       # Number of loads committed
system.switch_cpus1.commit.membars               1108                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1931302                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10791690                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       168784                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       456242                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            24878577                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           35740074                       # The number of ROB writes
system.switch_cpus1.timesIdled                   5661                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 251347                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10854085                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12354094                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10854085                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.812779                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.812779                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.230346                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.230346                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        67541655                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18933468                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19761677                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          2220                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus2.numCycles                 8821976                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3248760                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2647937                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       215546                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1327704                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1262470                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          346995                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9545                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3344888                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              17744913                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3248760                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1609465                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3718047                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1162465                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        551725                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1640993                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        92802                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8558487                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.569239                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.368989                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4840440     56.56%     56.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          258367      3.02%     59.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          270663      3.16%     62.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          425292      4.97%     67.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          202774      2.37%     70.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          286248      3.34%     73.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          192371      2.25%     75.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          141985      1.66%     77.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1940347     22.67%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8558487                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.368258                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.011444                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3522969                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       505634                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3557078                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        30068                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        942737                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       550128                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         1084                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      21203423                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         4138                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        942737                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3700354                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         124606                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       152915                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3407992                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       229875                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      20440214                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           42                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        132943                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        68389                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     28609930                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     95304754                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     95304754                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     17431531                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        11178332                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3514                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1795                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           606631                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1906729                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       983131                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        10326                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       296192                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          19154360                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3524                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         15204252                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        27836                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6618216                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     20425659                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           31                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      8558487                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.776512                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.931105                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      3004265     35.10%     35.10% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1850744     21.62%     56.73% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1192864     13.94%     70.67% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       806199      9.42%     80.09% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       750612      8.77%     88.86% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       416818      4.87%     93.73% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       374894      4.38%     98.11% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        83447      0.98%     99.08% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        78644      0.92%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8558487                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         114418     77.44%     77.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     77.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     77.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     77.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     77.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     77.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     77.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     77.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     77.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     77.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     77.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     77.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     77.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     77.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     77.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     77.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     77.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     77.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     77.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     77.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     77.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     77.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     77.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     77.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     77.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     77.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     77.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     77.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         16859     11.41%     88.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        16470     11.15%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     12686989     83.44%     83.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       202164      1.33%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1715      0.01%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1506625      9.91%     94.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       806759      5.31%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      15204252                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.723452                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             147747                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.009717                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     39142571                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     25776208                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     14768256                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      15351999                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        21624                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       765666                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           62                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          115                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       260740                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        942737                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          80740                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        14226                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     19157887                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        47415                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1906729                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       983131                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1784                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         11560                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           18                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          115                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       128798                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       122527                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       251325                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     14928039                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1407356                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       276210                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2183384                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2120560                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            776028                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.692142                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              14779531                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             14768256                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9691184                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         27559859                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.674030                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.351641                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     10158273                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12507639                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6650261                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3493                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       217501                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7615750                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.642338                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.171856                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2948350     38.71%     38.71% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2141378     28.12%     66.83% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       852806     11.20%     78.03% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       426960      5.61%     83.64% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       392389      5.15%     88.79% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       177946      2.34%     91.12% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       193587      2.54%     93.67% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        99711      1.31%     94.98% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       382623      5.02%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7615750                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     10158273                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12507639                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1863451                       # Number of memory references committed
system.switch_cpus2.commit.loads              1141060                       # Number of loads committed
system.switch_cpus2.commit.membars               1740                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1806005                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         11267629                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       257913                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       382623                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            26390858                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           39259670                       # The number of ROB writes
system.switch_cpus2.timesIdled                   5372                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 263489                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           10158273                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12507639                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     10158273                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.868452                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.868452                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.151474                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.151474                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        67026225                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       20473216                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       19517625                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3480                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus3.numCycles                 8821976                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3124940                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2544551                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       209362                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1291080                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1210219                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          330248                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9247                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3115840                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              17248186                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3124940                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1540467                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3797638                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1126293                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        714505                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles           31                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1525888                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        88879                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8540951                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.499125                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.301832                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4743313     55.54%     55.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          331585      3.88%     59.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          270963      3.17%     62.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          653015      7.65%     70.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          174948      2.05%     72.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          235673      2.76%     75.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          161430      1.89%     76.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           94585      1.11%     78.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1875439     21.96%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8540951                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.354222                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.955139                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3252712                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       700766                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3651545                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        23288                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        912638                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       531237                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          322                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      20664734                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1695                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        912638                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3491173                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         127380                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       229309                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3431675                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       348771                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      19931755                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          358                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        139276                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       113923                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     27863024                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     93060833                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     93060833                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17110497                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        10752522                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         4283                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2614                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           977922                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1875140                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       972819                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        19152                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       295830                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          18823700                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         4290                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         14935513                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        30364                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6475684                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     19939699                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          883                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      8540951                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.748694                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.896212                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      3032604     35.51%     35.51% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1822637     21.34%     56.85% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1162650     13.61%     70.46% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       878529     10.29%     80.75% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       766302      8.97%     89.72% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       398021      4.66%     94.38% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       338901      3.97%     98.35% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        67186      0.79%     99.13% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        74121      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8540951                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          88428     69.41%     69.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             2      0.00%     69.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         19565     15.36%     84.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        19397     15.23%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     12410740     83.10%     83.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       208347      1.39%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1668      0.01%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1492144      9.99%     94.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       822614      5.51%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      14935513                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.692990                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             127392                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008529                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     38569733                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     25303853                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     14553770                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      15062905                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        56969                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       741657                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          393                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          181                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       246031                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           10                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        912638                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          76182                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         8779                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     18827994                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        42209                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1875140                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       972819                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2591                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          6928                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           20                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          181                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       126199                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       119976                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       246175                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     14700181                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1398853                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       235332                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2199867                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2070576                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            801014                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.666314                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              14563798                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             14553770                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          9464443                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         26891243                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.649718                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.351953                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10027036                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12324325                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6503732                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3407                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       212903                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7628312                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.615603                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.142849                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      3003590     39.37%     39.37% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2094139     27.45%     66.83% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       846009     11.09%     77.92% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       486749      6.38%     84.30% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       387019      5.07%     89.37% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       160888      2.11%     91.48% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       189920      2.49%     93.97% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        94099      1.23%     95.20% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       365899      4.80%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7628312                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10027036                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12324325                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1860271                       # Number of memory references committed
system.switch_cpus3.commit.loads              1133483                       # Number of loads committed
system.switch_cpus3.commit.membars               1694                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1767820                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11108088                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       251283                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       365899                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            26090301                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           38569400                       # The number of ROB writes
system.switch_cpus3.timesIdled                   5072                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 281025                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10027036                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12324325                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10027036                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.879819                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.879819                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.136598                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.136598                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        66139451                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       20091316                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       19056774                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3400                       # number of misc regfile writes
system.l2.replacements                          18010                       # number of replacements
system.l2.tagsinuse                       2046.619822                       # Cycle average of tags in use
system.l2.total_refs                            15498                       # Total number of references to valid blocks.
system.l2.sampled_refs                          20058                       # Sample count of references to valid blocks.
system.l2.avg_refs                           0.772659                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            31.038589                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      3.603914                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    626.835090                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      3.335726                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    421.658432                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      3.289108                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    353.344438                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst      3.076081                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    442.122618                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data             73.165795                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data             26.533122                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data             25.908437                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data             32.708472                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.015156                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.001760                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.306072                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.001629                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.205888                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.001606                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.172531                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.001502                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.215880                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.035725                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.012956                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.012651                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.015971                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999326                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         4625                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         1398                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         1021                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         1367                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    8417                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             4117                       # number of Writeback hits
system.l2.Writeback_hits::total                  4117                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           38                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           13                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data           51                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           52                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   154                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         4663                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         1411                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         1072                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         1419                       # number of demand (read+write) hits
system.l2.demand_hits::total                     8571                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         4663                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         1411                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         1072                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         1419                       # number of overall hits
system.l2.overall_hits::total                    8571                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           43                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         5712                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           44                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         4284                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         3484                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           41                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         4208                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 17856                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus0.data           10                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data           11                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  23                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           43                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         5722                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           44                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         4295                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         3485                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         4209                       # number of demand (read+write) misses
system.l2.demand_misses::total                  17879                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           43                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         5722                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           44                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         4295                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         3485                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         4209                       # number of overall misses
system.l2.overall_misses::total                 17879                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1961341                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    285494856                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2238209                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    200720001                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      2135707                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    162725536                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      1843358                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    191329152                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       848448160                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data       395007                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data       489010                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data        41330                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data        50646                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        975993                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1961341                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    285889863                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2238209                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    201209011                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      2135707                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    162766866                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      1843358                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    191379798                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        849424153                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1961341                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    285889863                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2238209                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    201209011                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      2135707                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    162766866                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      1843358                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    191379798                       # number of overall miss cycles
system.l2.overall_miss_latency::total       849424153                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           44                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        10337                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           46                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         5682                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           42                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         4505                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           42                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         5575                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               26273                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         4117                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              4117                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           48                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           24                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           52                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data           53                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               177                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           44                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        10385                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           46                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         5706                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           42                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         4557                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           42                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         5628                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                26450                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           44                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        10385                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           46                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         5706                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           42                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         4557                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           42                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         5628                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               26450                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.977273                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.552578                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.956522                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.753960                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.952381                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.773363                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.976190                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.754798                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.679633                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.208333                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.458333                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.019231                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.018868                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.129944                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.977273                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.550987                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.956522                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.752716                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.952381                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.764758                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.976190                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.747868                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.675955                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.977273                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.550987                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.956522                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.752716                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.952381                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.764758                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.976190                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.747868                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.675955                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 45612.581395                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 49981.592437                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 50868.386364                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 46853.408263                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 53392.675000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 46706.525832                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 44959.951220                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 45467.954373                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 47516.137993                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 39500.700000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 44455.454545                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data        41330                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data        50646                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 42434.478261                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 45612.581395                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 49963.275603                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 50868.386364                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 46847.266822                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 53392.675000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 46704.983070                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 44959.951220                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 45469.184604                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 47509.600817                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 45612.581395                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 49963.275603                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 50868.386364                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 46847.266822                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 53392.675000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 46704.983070                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 44959.951220                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 45469.184604                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 47509.600817                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 3270                       # number of writebacks
system.l2.writebacks::total                      3270                       # number of writebacks
system.l2.ReadReq_mshr_hits::switch_cpus1.data            1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                  1                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           43                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         5712                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           44                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         4283                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         3484                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         4208                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            17855                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data           10                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data           11                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             23                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           43                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         5722                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           44                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         4294                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         3485                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         4209                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             17878                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           43                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         5722                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           44                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         4294                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         3485                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         4209                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            17878                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1716747                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    253018477                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1988255                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    175993283                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1910442                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    142646527                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      1611507                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    167003311                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    745888549                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data       338440                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data       428071                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data        36000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data        44454                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       846965                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1716747                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    253356917                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1988255                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    176421354                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1910442                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    142682527                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      1611507                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    167047765                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    746735514                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1716747                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    253356917                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1988255                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    176421354                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1910442                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    142682527                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      1611507                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    167047765                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    746735514                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.977273                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.552578                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.956522                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.753784                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.952381                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.773363                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.976190                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.754798                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.679595                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.208333                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.458333                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.019231                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.018868                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.129944                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.977273                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.550987                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.956522                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.752541                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.952381                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.764758                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.976190                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.747868                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.675917                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.977273                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.550987                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.956522                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.752541                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.952381                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.764758                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.976190                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.747868                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.675917                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 39924.348837                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 44295.951856                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 45187.613636                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 41091.123745                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 47761.050000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 40943.320034                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 39305.048780                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 39687.098622                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 41774.771717                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data        33844                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 38915.545455                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data        36000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data        44454                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 36824.565217                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 39924.348837                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 44277.685599                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 45187.613636                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 41085.550536                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 47761.050000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 40941.901578                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 39305.048780                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 39688.231171                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 41768.403289                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 39924.348837                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 44277.685599                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 45187.613636                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 41085.550536                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 47761.050000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 40941.901578                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 39305.048780                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 39688.231171                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 41768.403289                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     3                       # number of replacements
system.cpu0.icache.tagsinuse               578.478633                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001643363                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   585                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1712210.876923                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    40.059060                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   538.419574                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.064197                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.862852                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.927049                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1634669                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1634669                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1634669                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1634669                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1634669                       # number of overall hits
system.cpu0.icache.overall_hits::total        1634669                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           58                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           58                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           58                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            58                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           58                       # number of overall misses
system.cpu0.icache.overall_misses::total           58                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2593479                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2593479                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2593479                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2593479                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2593479                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2593479                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1634727                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1634727                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1634727                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1634727                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1634727                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1634727                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000035                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000035                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000035                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000035                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 44715.155172                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 44715.155172                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 44715.155172                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 44715.155172                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 44715.155172                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 44715.155172                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           14                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           14                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           14                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           44                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           44                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           44                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2120810                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2120810                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2120810                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2120810                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2120810                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2120810                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 48200.227273                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 48200.227273                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 48200.227273                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 48200.227273                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 48200.227273                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 48200.227273                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 10385                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174377108                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10641                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              16387.285781                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.150416                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.849584                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.899025                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.100975                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1132337                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1132337                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       778462                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        778462                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1779                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1779                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1624                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1624                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1910799                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1910799                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1910799                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1910799                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        38633                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        38633                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          183                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          183                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        38816                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         38816                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        38816                       # number of overall misses
system.cpu0.dcache.overall_misses::total        38816                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1649044536                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1649044536                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      5464049                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      5464049                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1654508585                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1654508585                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1654508585                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1654508585                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1170970                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1170970                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1779                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1779                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1624                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1624                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1949615                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1949615                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1949615                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1949615                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.032992                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.032992                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000235                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000235                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.019910                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.019910                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.019910                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019910                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 42684.868791                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 42684.868791                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 29858.191257                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 29858.191257                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 42624.396769                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 42624.396769                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 42624.396769                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 42624.396769                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          901                       # number of writebacks
system.cpu0.dcache.writebacks::total              901                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        28296                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        28296                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          135                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          135                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        28431                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        28431                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        28431                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        28431                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        10337                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        10337                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           48                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           48                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        10385                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        10385                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        10385                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        10385                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    335140064                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    335140064                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      1000106                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      1000106                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    336140170                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    336140170                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    336140170                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    336140170                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008828                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008828                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005327                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005327                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005327                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005327                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 32421.405050                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 32421.405050                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 20835.541667                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 20835.541667                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 32367.854598                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 32367.854598                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 32367.854598                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 32367.854598                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     3                       # number of replacements
system.cpu1.icache.tagsinuse               557.499733                       # Cycle average of tags in use
system.cpu1.icache.total_refs               913294606                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   564                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1619316.677305                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    42.163084                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst   515.336649                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.067569                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.825860                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.893429                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1853297                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1853297                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1853297                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1853297                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1853297                       # number of overall hits
system.cpu1.icache.overall_hits::total        1853297                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           53                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           53                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           53                       # number of overall misses
system.cpu1.icache.overall_misses::total           53                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2739658                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2739658                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2739658                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2739658                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2739658                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2739658                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1853350                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1853350                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1853350                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1853350                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1853350                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1853350                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000029                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000029                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000029                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000029                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000029                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000029                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 51691.660377                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 51691.660377                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 51691.660377                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 51691.660377                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 51691.660377                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 51691.660377                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            7                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            7                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            7                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           46                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           46                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           46                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           46                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           46                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           46                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2362348                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2362348                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2362348                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2362348                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2362348                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2362348                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000025                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000025                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000025                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000025                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 51355.391304                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 51355.391304                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 51355.391304                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 51355.391304                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 51355.391304                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 51355.391304                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5706                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               206895756                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5962                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              34702.407917                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   205.442290                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    50.557710                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.802509                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.197491                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      2207340                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2207340                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       477623                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        477623                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1217                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1217                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1110                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1110                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      2684963                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2684963                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      2684963                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2684963                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        21079                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        21079                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           72                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           72                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        21151                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         21151                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        21151                       # number of overall misses
system.cpu1.dcache.overall_misses::total        21151                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   1057769699                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1057769699                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      2966056                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      2966056                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   1060735755                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1060735755                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   1060735755                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1060735755                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      2228419                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2228419                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       477695                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       477695                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1217                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1217                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1110                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1110                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      2706114                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2706114                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      2706114                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2706114                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009459                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009459                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000151                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000151                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007816                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007816                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007816                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007816                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 50181.208739                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 50181.208739                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 41195.222222                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 41195.222222                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 50150.619592                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 50150.619592                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 50150.619592                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 50150.619592                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          596                       # number of writebacks
system.cpu1.dcache.writebacks::total              596                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        15397                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        15397                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           48                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           48                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        15445                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        15445                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        15445                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        15445                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5682                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5682                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           24                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           24                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5706                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5706                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5706                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5706                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    219747670                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    219747670                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       741919                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       741919                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    220489589                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    220489589                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    220489589                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    220489589                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002550                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002550                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000050                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000050                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002109                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002109                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002109                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002109                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 38674.352341                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 38674.352341                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 30913.291667                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 30913.291667                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 38641.708552                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 38641.708552                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 38641.708552                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 38641.708552                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               499.775867                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1004689507                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   504                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1993431.561508                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    37.775867                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          462                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.060538                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.740385                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.800923                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1640944                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1640944                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1640944                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1640944                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1640944                       # number of overall hits
system.cpu2.icache.overall_hits::total        1640944                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           49                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           49                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            49                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           49                       # number of overall misses
system.cpu2.icache.overall_misses::total           49                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2704837                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2704837                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2704837                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2704837                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2704837                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2704837                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1640993                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1640993                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1640993                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1640993                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1640993                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1640993                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000030                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000030                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000030                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000030                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000030                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000030                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 55200.755102                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 55200.755102                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 55200.755102                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 55200.755102                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 55200.755102                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 55200.755102                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            7                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            7                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            7                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           42                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           42                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           42                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2282281                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2282281                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2282281                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2282281                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2282281                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2282281                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 54340.023810                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 54340.023810                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 54340.023810                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 54340.023810                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 54340.023810                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 54340.023810                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  4557                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               153829235                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  4813                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              31961.195720                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   226.190946                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    29.809054                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.883558                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.116442                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1100631                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1100631                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       718727                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        718727                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1743                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1743                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1740                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1740                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1819358                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1819358                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1819358                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1819358                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        12569                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        12569                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          167                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          167                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        12736                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         12736                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        12736                       # number of overall misses
system.cpu2.dcache.overall_misses::total        12736                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    660293962                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    660293962                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      4657289                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      4657289                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    664951251                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    664951251                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    664951251                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    664951251                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1113200                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1113200                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       718894                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       718894                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1743                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1743                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1740                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1740                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1832094                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1832094                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1832094                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1832094                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.011291                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.011291                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000232                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000232                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.006952                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.006952                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.006952                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.006952                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 52533.531864                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 52533.531864                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 27887.958084                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 27887.958084                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 52210.368326                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 52210.368326                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 52210.368326                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 52210.368326                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          945                       # number of writebacks
system.cpu2.dcache.writebacks::total              945                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         8064                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         8064                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          115                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          115                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         8179                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         8179                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         8179                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         8179                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         4505                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         4505                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           52                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           52                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         4557                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         4557                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         4557                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         4557                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    180681913                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    180681913                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       938823                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       938823                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    181620736                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    181620736                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    181620736                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    181620736                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004047                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004047                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000072                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000072                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002487                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002487                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002487                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002487                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 40106.972919                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 40106.972919                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 18054.288462                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 18054.288462                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 39855.329383                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 39855.329383                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 39855.329383                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 39855.329383                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               512.903492                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1004742505                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   516                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1947175.397287                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    38.903492                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          474                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.062345                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.759615                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.821961                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1525841                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1525841                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1525841                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1525841                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1525841                       # number of overall hits
system.cpu3.icache.overall_hits::total        1525841                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           47                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           47                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           47                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            47                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           47                       # number of overall misses
system.cpu3.icache.overall_misses::total           47                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      2243544                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      2243544                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      2243544                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      2243544                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      2243544                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      2243544                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1525888                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1525888                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1525888                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1525888                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1525888                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1525888                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000031                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000031                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000031                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000031                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000031                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000031                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 47734.978723                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 47734.978723                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 47734.978723                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 47734.978723                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 47734.978723                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 47734.978723                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            5                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            5                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            5                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           42                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           42                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           42                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      1937963                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      1937963                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      1937963                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      1937963                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      1937963                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      1937963                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 46141.976190                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 46141.976190                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 46141.976190                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 46141.976190                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 46141.976190                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 46141.976190                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5628                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               158200965                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5884                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              26886.635792                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   225.716764                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    30.283236                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.881706                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.118294                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1060928                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1060928                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       722752                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        722752                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1984                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1984                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1700                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1700                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1783680                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1783680                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1783680                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1783680                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        15543                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        15543                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          460                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          460                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        16003                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         16003                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        16003                       # number of overall misses
system.cpu3.dcache.overall_misses::total        16003                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    811711912                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    811711912                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     19736347                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     19736347                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    831448259                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    831448259                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    831448259                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    831448259                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1076471                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1076471                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       723212                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       723212                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1984                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1984                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1700                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1700                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1799683                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1799683                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1799683                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1799683                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.014439                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.014439                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000636                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000636                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008892                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008892                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008892                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008892                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 52223.631989                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 52223.631989                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 42905.102174                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 42905.102174                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 51955.774480                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 51955.774480                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 51955.774480                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 51955.774480                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        38344                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets        38344                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         1675                       # number of writebacks
system.cpu3.dcache.writebacks::total             1675                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         9968                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         9968                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          407                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          407                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        10375                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        10375                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        10375                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        10375                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5575                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5575                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           53                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           53                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5628                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5628                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5628                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5628                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    215563406                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    215563406                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1063612                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1063612                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    216627018                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    216627018                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    216627018                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    216627018                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005179                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005179                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000073                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000073                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003127                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003127                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003127                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003127                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 38666.081794                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 38666.081794                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 20068.150943                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 20068.150943                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 38490.941365                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 38490.941365                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 38490.941365                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 38490.941365                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
