

================================================================
== Vivado HLS Report for 'mux_binary2onehot_op'
================================================================
* Date:           Thu Apr  8 05:50:02 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        Multiplexor
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 3.727 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|   0 ns   |   0 ns   |    0|    0|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|      8|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       0|     90|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|      -|    -|
|Register         |        -|      -|       -|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|       0|     98|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|       0|   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------+------------------+---------+-------+---+----+-----+
    |       Instance       |      Module      | BRAM_18K| DSP48E| FF| LUT| URAM|
    +----------------------+------------------+---------+-------+---+----+-----+
    |top_mux_83_8_1_1_U22  |top_mux_83_8_1_1  |        0|      0|  0|  45|    0|
    |top_mux_83_8_1_1_U23  |top_mux_83_8_1_1  |        0|      0|  0|  45|    0|
    +----------------------+------------------+---------+-------+---+----+-----+
    |Total                 |                  |        0|      0|  0|  90|    0|
    +----------------------+------------------+---------+-------+---+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------+----------+-------+---+----+------------+------------+
    | Variable Name| Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+-------+---+----+------------+------------+
    |ap_return     |  select  |      0|  0|   8|           1|           8|
    +--------------+----------+-------+---+----+------------+------------+
    |Total         |          |      0|  0|   8|           1|           8|
    +--------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+----------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+--------------+-----+-----+------------+----------------------+--------------+
|ap_ready      | out |    1| ap_ctrl_hs | mux_binary2onehot_op | return value |
|ap_return     | out |    8| ap_ctrl_hs | mux_binary2onehot_op | return value |
|din_0_V_read  |  in |    8|   ap_none  |     din_0_V_read     |    scalar    |
|din_1_V_read  |  in |    8|   ap_none  |     din_1_V_read     |    scalar    |
|din_2_V_read  |  in |    8|   ap_none  |     din_2_V_read     |    scalar    |
|din_3_V_read  |  in |    8|   ap_none  |     din_3_V_read     |    scalar    |
|din_4_V_read  |  in |    8|   ap_none  |     din_4_V_read     |    scalar    |
|din_5_V_read  |  in |    8|   ap_none  |     din_5_V_read     |    scalar    |
|din_6_V_read  |  in |    8|   ap_none  |     din_6_V_read     |    scalar    |
|din_7_V_read  |  in |    8|   ap_none  |     din_7_V_read     |    scalar    |
|sel0_V        |  in |    3|   ap_none  |        sel0_V        |    scalar    |
|sel1_V        |  in |    3|   ap_none  |        sel1_V        |    scalar    |
|s             |  in |    1|   ap_none  |           s          |    scalar    |
+--------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 1
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.72>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%s_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %s)" [Multiplexor/mux_binary2onehot_opt.cpp:3]   --->   Operation 2 'read' 's_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%sel1_V_read = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %sel1_V)" [Multiplexor/mux_binary2onehot_opt.cpp:3]   --->   Operation 3 'read' 'sel1_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%sel0_V_read = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %sel0_V)" [Multiplexor/mux_binary2onehot_opt.cpp:3]   --->   Operation 4 'read' 'sel0_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%din_7_V_read_4 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %din_7_V_read)" [Multiplexor/mux_binary2onehot_opt.cpp:3]   --->   Operation 5 'read' 'din_7_V_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%din_6_V_read_4 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %din_6_V_read)" [Multiplexor/mux_binary2onehot_opt.cpp:3]   --->   Operation 6 'read' 'din_6_V_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%din_5_V_read_4 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %din_5_V_read)" [Multiplexor/mux_binary2onehot_opt.cpp:3]   --->   Operation 7 'read' 'din_5_V_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%din_4_V_read_4 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %din_4_V_read)" [Multiplexor/mux_binary2onehot_opt.cpp:3]   --->   Operation 8 'read' 'din_4_V_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%din_3_V_read_4 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %din_3_V_read)" [Multiplexor/mux_binary2onehot_opt.cpp:3]   --->   Operation 9 'read' 'din_3_V_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%din_2_V_read_4 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %din_2_V_read)" [Multiplexor/mux_binary2onehot_opt.cpp:3]   --->   Operation 10 'read' 'din_2_V_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%din_1_V_read_4 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %din_1_V_read)" [Multiplexor/mux_binary2onehot_opt.cpp:3]   --->   Operation 11 'read' 'din_1_V_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%din_0_V_read_4 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %din_0_V_read)" [Multiplexor/mux_binary2onehot_opt.cpp:3]   --->   Operation 12 'read' 'din_0_V_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (2.47ns)   --->   "%tmp = call i8 @_ssdm_op_Mux.ap_auto.8i8.i3(i8 %din_0_V_read_4, i8 %din_1_V_read_4, i8 %din_2_V_read_4, i8 %din_3_V_read_4, i8 %din_4_V_read_4, i8 %din_5_V_read_4, i8 %din_6_V_read_4, i8 %din_7_V_read_4, i3 %sel0_V_read)" [Multiplexor/mux_binary2onehot_opt.cpp:9]   --->   Operation 13 'mux' 'tmp' <Predicate = (s_read)> <Delay = 2.47> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (2.47ns)   --->   "%tmp_1 = call i8 @_ssdm_op_Mux.ap_auto.8i8.i3(i8 %din_0_V_read_4, i8 %din_1_V_read_4, i8 %din_2_V_read_4, i8 %din_3_V_read_4, i8 %din_4_V_read_4, i8 %din_5_V_read_4, i8 %din_6_V_read_4, i8 %din_7_V_read_4, i3 %sel1_V_read)" [Multiplexor/mux_binary2onehot_opt.cpp:11]   --->   Operation 14 'mux' 'tmp_1' <Predicate = (!s_read)> <Delay = 2.47> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (1.24ns)   --->   "%tmp_V = select i1 %s_read, i8 %tmp, i8 %tmp_1" [Multiplexor/mux_binary2onehot_opt.cpp:3]   --->   Operation 15 'select' 'tmp_V' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "ret i8 %tmp_V" [Multiplexor/mux_binary2onehot_opt.cpp:12]   --->   Operation 16 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ din_0_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ din_1_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ din_2_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ din_3_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ din_4_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ din_5_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ din_6_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ din_7_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sel0_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sel1_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ s]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
s_read         (read  ) [ 01]
sel1_V_read    (read  ) [ 00]
sel0_V_read    (read  ) [ 00]
din_7_V_read_4 (read  ) [ 00]
din_6_V_read_4 (read  ) [ 00]
din_5_V_read_4 (read  ) [ 00]
din_4_V_read_4 (read  ) [ 00]
din_3_V_read_4 (read  ) [ 00]
din_2_V_read_4 (read  ) [ 00]
din_1_V_read_4 (read  ) [ 00]
din_0_V_read_4 (read  ) [ 00]
tmp            (mux   ) [ 00]
tmp_1          (mux   ) [ 00]
tmp_V          (select) [ 00]
ret_ln12       (ret   ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="din_0_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="din_0_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="din_1_V_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="din_1_V_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="din_2_V_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="din_2_V_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="din_3_V_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="din_3_V_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="din_4_V_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="din_4_V_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="din_5_V_read">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="din_5_V_read"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="din_6_V_read">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="din_6_V_read"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="din_7_V_read">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="din_7_V_read"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="sel0_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sel0_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="sel1_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sel1_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="s">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.8i8.i3"/></StgValue>
</bind>
</comp>

<comp id="30" class="1004" name="s_read_read_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="1" slack="0"/>
<pin id="32" dir="0" index="1" bw="1" slack="0"/>
<pin id="33" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="s_read/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="sel1_V_read_read_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="3" slack="0"/>
<pin id="38" dir="0" index="1" bw="3" slack="0"/>
<pin id="39" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sel1_V_read/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="sel0_V_read_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="3" slack="0"/>
<pin id="44" dir="0" index="1" bw="3" slack="0"/>
<pin id="45" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sel0_V_read/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="din_7_V_read_4_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="8" slack="0"/>
<pin id="50" dir="0" index="1" bw="8" slack="0"/>
<pin id="51" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="din_7_V_read_4/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="din_6_V_read_4_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="8" slack="0"/>
<pin id="56" dir="0" index="1" bw="8" slack="0"/>
<pin id="57" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="din_6_V_read_4/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="din_5_V_read_4_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="8" slack="0"/>
<pin id="62" dir="0" index="1" bw="8" slack="0"/>
<pin id="63" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="din_5_V_read_4/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="din_4_V_read_4_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="8" slack="0"/>
<pin id="68" dir="0" index="1" bw="8" slack="0"/>
<pin id="69" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="din_4_V_read_4/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="din_3_V_read_4_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="8" slack="0"/>
<pin id="74" dir="0" index="1" bw="8" slack="0"/>
<pin id="75" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="din_3_V_read_4/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="din_2_V_read_4_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="8" slack="0"/>
<pin id="80" dir="0" index="1" bw="8" slack="0"/>
<pin id="81" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="din_2_V_read_4/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="din_1_V_read_4_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="8" slack="0"/>
<pin id="86" dir="0" index="1" bw="8" slack="0"/>
<pin id="87" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="din_1_V_read_4/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="din_0_V_read_4_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="8" slack="0"/>
<pin id="92" dir="0" index="1" bw="8" slack="0"/>
<pin id="93" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="din_0_V_read_4/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="tmp_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="8" slack="0"/>
<pin id="98" dir="0" index="1" bw="8" slack="0"/>
<pin id="99" dir="0" index="2" bw="8" slack="0"/>
<pin id="100" dir="0" index="3" bw="8" slack="0"/>
<pin id="101" dir="0" index="4" bw="8" slack="0"/>
<pin id="102" dir="0" index="5" bw="8" slack="0"/>
<pin id="103" dir="0" index="6" bw="8" slack="0"/>
<pin id="104" dir="0" index="7" bw="8" slack="0"/>
<pin id="105" dir="0" index="8" bw="8" slack="0"/>
<pin id="106" dir="0" index="9" bw="3" slack="0"/>
<pin id="107" dir="1" index="10" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="tmp_1_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="8" slack="0"/>
<pin id="120" dir="0" index="1" bw="8" slack="0"/>
<pin id="121" dir="0" index="2" bw="8" slack="0"/>
<pin id="122" dir="0" index="3" bw="8" slack="0"/>
<pin id="123" dir="0" index="4" bw="8" slack="0"/>
<pin id="124" dir="0" index="5" bw="8" slack="0"/>
<pin id="125" dir="0" index="6" bw="8" slack="0"/>
<pin id="126" dir="0" index="7" bw="8" slack="0"/>
<pin id="127" dir="0" index="8" bw="8" slack="0"/>
<pin id="128" dir="0" index="9" bw="3" slack="0"/>
<pin id="129" dir="1" index="10" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="tmp_V_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="0" index="1" bw="8" slack="0"/>
<pin id="143" dir="0" index="2" bw="8" slack="0"/>
<pin id="144" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_V/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="34"><net_src comp="22" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="35"><net_src comp="20" pin="0"/><net_sink comp="30" pin=1"/></net>

<net id="40"><net_src comp="24" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="41"><net_src comp="18" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="46"><net_src comp="24" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="16" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="52"><net_src comp="26" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="14" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="26" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="12" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="26" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="10" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="26" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="8" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="26" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="6" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="26" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="4" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="26" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="2" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="26" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="0" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="108"><net_src comp="28" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="109"><net_src comp="90" pin="2"/><net_sink comp="96" pin=1"/></net>

<net id="110"><net_src comp="84" pin="2"/><net_sink comp="96" pin=2"/></net>

<net id="111"><net_src comp="78" pin="2"/><net_sink comp="96" pin=3"/></net>

<net id="112"><net_src comp="72" pin="2"/><net_sink comp="96" pin=4"/></net>

<net id="113"><net_src comp="66" pin="2"/><net_sink comp="96" pin=5"/></net>

<net id="114"><net_src comp="60" pin="2"/><net_sink comp="96" pin=6"/></net>

<net id="115"><net_src comp="54" pin="2"/><net_sink comp="96" pin=7"/></net>

<net id="116"><net_src comp="48" pin="2"/><net_sink comp="96" pin=8"/></net>

<net id="117"><net_src comp="42" pin="2"/><net_sink comp="96" pin=9"/></net>

<net id="130"><net_src comp="28" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="131"><net_src comp="90" pin="2"/><net_sink comp="118" pin=1"/></net>

<net id="132"><net_src comp="84" pin="2"/><net_sink comp="118" pin=2"/></net>

<net id="133"><net_src comp="78" pin="2"/><net_sink comp="118" pin=3"/></net>

<net id="134"><net_src comp="72" pin="2"/><net_sink comp="118" pin=4"/></net>

<net id="135"><net_src comp="66" pin="2"/><net_sink comp="118" pin=5"/></net>

<net id="136"><net_src comp="60" pin="2"/><net_sink comp="118" pin=6"/></net>

<net id="137"><net_src comp="54" pin="2"/><net_sink comp="118" pin=7"/></net>

<net id="138"><net_src comp="48" pin="2"/><net_sink comp="118" pin=8"/></net>

<net id="139"><net_src comp="36" pin="2"/><net_sink comp="118" pin=9"/></net>

<net id="145"><net_src comp="30" pin="2"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="96" pin="10"/><net_sink comp="140" pin=1"/></net>

<net id="147"><net_src comp="118" pin="10"/><net_sink comp="140" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: mux_binary2onehot_op : din_0_V_read | {1 }
	Port: mux_binary2onehot_op : din_1_V_read | {1 }
	Port: mux_binary2onehot_op : din_2_V_read | {1 }
	Port: mux_binary2onehot_op : din_3_V_read | {1 }
	Port: mux_binary2onehot_op : din_4_V_read | {1 }
	Port: mux_binary2onehot_op : din_5_V_read | {1 }
	Port: mux_binary2onehot_op : din_6_V_read | {1 }
	Port: mux_binary2onehot_op : din_7_V_read | {1 }
	Port: mux_binary2onehot_op : sel0_V | {1 }
	Port: mux_binary2onehot_op : sel1_V | {1 }
	Port: mux_binary2onehot_op : s | {1 }
  - Chain level:
	State 1
		tmp_V : 1
		ret_ln12 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|    mux   |         tmp_fu_96         |    0    |    45   |
|          |        tmp_1_fu_118       |    0    |    45   |
|----------|---------------------------|---------|---------|
|  select  |        tmp_V_fu_140       |    0    |    8    |
|----------|---------------------------|---------|---------|
|          |     s_read_read_fu_30     |    0    |    0    |
|          |   sel1_V_read_read_fu_36  |    0    |    0    |
|          |   sel0_V_read_read_fu_42  |    0    |    0    |
|          | din_7_V_read_4_read_fu_48 |    0    |    0    |
|          | din_6_V_read_4_read_fu_54 |    0    |    0    |
|   read   | din_5_V_read_4_read_fu_60 |    0    |    0    |
|          | din_4_V_read_4_read_fu_66 |    0    |    0    |
|          | din_3_V_read_4_read_fu_72 |    0    |    0    |
|          | din_2_V_read_4_read_fu_78 |    0    |    0    |
|          | din_1_V_read_4_read_fu_84 |    0    |    0    |
|          | din_0_V_read_4_read_fu_90 |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |    98   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   98   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   98   |
+-----------+--------+--------+
