
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//recode-sr-latin_clang_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000400d90 <.init>:
  400d90:	stp	x29, x30, [sp, #-16]!
  400d94:	mov	x29, sp
  400d98:	bl	401020 <ferror@plt+0x60>
  400d9c:	ldp	x29, x30, [sp], #16
  400da0:	ret

Disassembly of section .plt:

0000000000400db0 <exit@plt-0x20>:
  400db0:	stp	x16, x30, [sp, #-16]!
  400db4:	adrp	x16, 412000 <ferror@plt+0x11040>
  400db8:	ldr	x17, [x16, #4088]
  400dbc:	add	x16, x16, #0xff8
  400dc0:	br	x17
  400dc4:	nop
  400dc8:	nop
  400dcc:	nop

0000000000400dd0 <exit@plt>:
  400dd0:	adrp	x16, 413000 <ferror@plt+0x12040>
  400dd4:	ldr	x17, [x16]
  400dd8:	add	x16, x16, #0x0
  400ddc:	br	x17

0000000000400de0 <error@plt>:
  400de0:	adrp	x16, 413000 <ferror@plt+0x12040>
  400de4:	ldr	x17, [x16, #8]
  400de8:	add	x16, x16, #0x8
  400dec:	br	x17

0000000000400df0 <iconv_close@plt>:
  400df0:	adrp	x16, 413000 <ferror@plt+0x12040>
  400df4:	ldr	x17, [x16, #16]
  400df8:	add	x16, x16, #0x10
  400dfc:	br	x17

0000000000400e00 <set_program_name@plt>:
  400e00:	adrp	x16, 413000 <ferror@plt+0x12040>
  400e04:	ldr	x17, [x16, #24]
  400e08:	add	x16, x16, #0x18
  400e0c:	br	x17

0000000000400e10 <__cxa_atexit@plt>:
  400e10:	adrp	x16, 413000 <ferror@plt+0x12040>
  400e14:	ldr	x17, [x16, #32]
  400e18:	add	x16, x16, #0x20
  400e1c:	br	x17

0000000000400e20 <xrealloc@plt>:
  400e20:	adrp	x16, 413000 <ferror@plt+0x12040>
  400e24:	ldr	x17, [x16, #40]
  400e28:	add	x16, x16, #0x28
  400e2c:	br	x17

0000000000400e30 <bindtextdomain@plt>:
  400e30:	adrp	x16, 413000 <ferror@plt+0x12040>
  400e34:	ldr	x17, [x16, #48]
  400e38:	add	x16, x16, #0x30
  400e3c:	br	x17

0000000000400e40 <__libc_start_main@plt>:
  400e40:	adrp	x16, 413000 <ferror@plt+0x12040>
  400e44:	ldr	x17, [x16, #56]
  400e48:	add	x16, x16, #0x38
  400e4c:	br	x17

0000000000400e50 <xmalloc@plt>:
  400e50:	adrp	x16, 413000 <ferror@plt+0x12040>
  400e54:	ldr	x17, [x16, #64]
  400e58:	add	x16, x16, #0x40
  400e5c:	br	x17

0000000000400e60 <close_stdout@plt>:
  400e60:	adrp	x16, 413000 <ferror@plt+0x12040>
  400e64:	ldr	x17, [x16, #72]
  400e68:	add	x16, x16, #0x48
  400e6c:	br	x17

0000000000400e70 <proper_name_utf8@plt>:
  400e70:	adrp	x16, 413000 <ferror@plt+0x12040>
  400e74:	ldr	x17, [x16, #80]
  400e78:	add	x16, x16, #0x50
  400e7c:	br	x17

0000000000400e80 <getc@plt>:
  400e80:	adrp	x16, 413000 <ferror@plt+0x12040>
  400e84:	ldr	x17, [x16, #88]
  400e88:	add	x16, x16, #0x58
  400e8c:	br	x17

0000000000400e90 <__gmon_start__@plt>:
  400e90:	adrp	x16, 413000 <ferror@plt+0x12040>
  400e94:	ldr	x17, [x16, #96]
  400e98:	add	x16, x16, #0x60
  400e9c:	br	x17

0000000000400ea0 <abort@plt>:
  400ea0:	adrp	x16, 413000 <ferror@plt+0x12040>
  400ea4:	ldr	x17, [x16, #104]
  400ea8:	add	x16, x16, #0x68
  400eac:	br	x17

0000000000400eb0 <feof@plt>:
  400eb0:	adrp	x16, 413000 <ferror@plt+0x12040>
  400eb4:	ldr	x17, [x16, #112]
  400eb8:	add	x16, x16, #0x70
  400ebc:	br	x17

0000000000400ec0 <textdomain@plt>:
  400ec0:	adrp	x16, 413000 <ferror@plt+0x12040>
  400ec4:	ldr	x17, [x16, #120]
  400ec8:	add	x16, x16, #0x78
  400ecc:	br	x17

0000000000400ed0 <getopt_long@plt>:
  400ed0:	adrp	x16, 413000 <ferror@plt+0x12040>
  400ed4:	ldr	x17, [x16, #128]
  400ed8:	add	x16, x16, #0x80
  400edc:	br	x17

0000000000400ee0 <basename@plt>:
  400ee0:	adrp	x16, 413000 <ferror@plt+0x12040>
  400ee4:	ldr	x17, [x16, #136]
  400ee8:	add	x16, x16, #0x88
  400eec:	br	x17

0000000000400ef0 <xmem_cd_iconv@plt>:
  400ef0:	adrp	x16, 413000 <ferror@plt+0x12040>
  400ef4:	ldr	x17, [x16, #144]
  400ef8:	add	x16, x16, #0x90
  400efc:	br	x17

0000000000400f00 <proper_name@plt>:
  400f00:	adrp	x16, 413000 <ferror@plt+0x12040>
  400f04:	ldr	x17, [x16, #152]
  400f08:	add	x16, x16, #0x98
  400f0c:	br	x17

0000000000400f10 <free@plt>:
  400f10:	adrp	x16, 413000 <ferror@plt+0x12040>
  400f14:	ldr	x17, [x16, #160]
  400f18:	add	x16, x16, #0xa0
  400f1c:	br	x17

0000000000400f20 <fwrite@plt>:
  400f20:	adrp	x16, 413000 <ferror@plt+0x12040>
  400f24:	ldr	x17, [x16, #168]
  400f28:	add	x16, x16, #0xa8
  400f2c:	br	x17

0000000000400f30 <iconv_open@plt>:
  400f30:	adrp	x16, 413000 <ferror@plt+0x12040>
  400f34:	ldr	x17, [x16, #176]
  400f38:	add	x16, x16, #0xb0
  400f3c:	br	x17

0000000000400f40 <dcgettext@plt>:
  400f40:	adrp	x16, 413000 <ferror@plt+0x12040>
  400f44:	ldr	x17, [x16, #184]
  400f48:	add	x16, x16, #0xb8
  400f4c:	br	x17

0000000000400f50 <c_strcasecmp@plt>:
  400f50:	adrp	x16, 413000 <ferror@plt+0x12040>
  400f54:	ldr	x17, [x16, #192]
  400f58:	add	x16, x16, #0xc0
  400f5c:	br	x17

0000000000400f60 <printf@plt>:
  400f60:	adrp	x16, 413000 <ferror@plt+0x12040>
  400f64:	ldr	x17, [x16, #200]
  400f68:	add	x16, x16, #0xc8
  400f6c:	br	x17

0000000000400f70 <__errno_location@plt>:
  400f70:	adrp	x16, 413000 <ferror@plt+0x12040>
  400f74:	ldr	x17, [x16, #208]
  400f78:	add	x16, x16, #0xd0
  400f7c:	br	x17

0000000000400f80 <locale_charset@plt>:
  400f80:	adrp	x16, 413000 <ferror@plt+0x12040>
  400f84:	ldr	x17, [x16, #216]
  400f88:	add	x16, x16, #0xd8
  400f8c:	br	x17

0000000000400f90 <putchar@plt>:
  400f90:	adrp	x16, 413000 <ferror@plt+0x12040>
  400f94:	ldr	x17, [x16, #224]
  400f98:	add	x16, x16, #0xe0
  400f9c:	br	x17

0000000000400fa0 <fprintf@plt>:
  400fa0:	adrp	x16, 413000 <ferror@plt+0x12040>
  400fa4:	ldr	x17, [x16, #232]
  400fa8:	add	x16, x16, #0xe8
  400fac:	br	x17

0000000000400fb0 <setlocale@plt>:
  400fb0:	adrp	x16, 413000 <ferror@plt+0x12040>
  400fb4:	ldr	x17, [x16, #240]
  400fb8:	add	x16, x16, #0xf0
  400fbc:	br	x17

0000000000400fc0 <ferror@plt>:
  400fc0:	adrp	x16, 413000 <ferror@plt+0x12040>
  400fc4:	ldr	x17, [x16, #248]
  400fc8:	add	x16, x16, #0xf8
  400fcc:	br	x17

Disassembly of section .text:

0000000000400fd0 <.text>:
  400fd0:	mov	x29, #0x0                   	// #0
  400fd4:	mov	x30, #0x0                   	// #0
  400fd8:	mov	x5, x0
  400fdc:	ldr	x1, [sp]
  400fe0:	add	x2, sp, #0x8
  400fe4:	mov	x6, sp
  400fe8:	movz	x0, #0x0, lsl #48
  400fec:	movk	x0, #0x0, lsl #32
  400ff0:	movk	x0, #0x40, lsl #16
  400ff4:	movk	x0, #0x10dc
  400ff8:	movz	x3, #0x0, lsl #48
  400ffc:	movk	x3, #0x0, lsl #32
  401000:	movk	x3, #0x40, lsl #16
  401004:	movk	x3, #0x1a48
  401008:	movz	x4, #0x0, lsl #48
  40100c:	movk	x4, #0x0, lsl #32
  401010:	movk	x4, #0x40, lsl #16
  401014:	movk	x4, #0x1ac8
  401018:	bl	400e40 <__libc_start_main@plt>
  40101c:	bl	400ea0 <abort@plt>
  401020:	adrp	x0, 412000 <ferror@plt+0x11040>
  401024:	ldr	x0, [x0, #4064]
  401028:	cbz	x0, 401030 <ferror@plt+0x70>
  40102c:	b	400e90 <__gmon_start__@plt>
  401030:	ret
  401034:	nop
  401038:	adrp	x0, 413000 <ferror@plt+0x12040>
  40103c:	add	x0, x0, #0x110
  401040:	adrp	x1, 413000 <ferror@plt+0x12040>
  401044:	add	x1, x1, #0x110
  401048:	cmp	x1, x0
  40104c:	b.eq	401064 <ferror@plt+0xa4>  // b.none
  401050:	adrp	x1, 401000 <ferror@plt+0x40>
  401054:	ldr	x1, [x1, #2808]
  401058:	cbz	x1, 401064 <ferror@plt+0xa4>
  40105c:	mov	x16, x1
  401060:	br	x16
  401064:	ret
  401068:	adrp	x0, 413000 <ferror@plt+0x12040>
  40106c:	add	x0, x0, #0x110
  401070:	adrp	x1, 413000 <ferror@plt+0x12040>
  401074:	add	x1, x1, #0x110
  401078:	sub	x1, x1, x0
  40107c:	lsr	x2, x1, #63
  401080:	add	x1, x2, x1, asr #3
  401084:	cmp	xzr, x1, asr #1
  401088:	asr	x1, x1, #1
  40108c:	b.eq	4010a4 <ferror@plt+0xe4>  // b.none
  401090:	adrp	x2, 401000 <ferror@plt+0x40>
  401094:	ldr	x2, [x2, #2816]
  401098:	cbz	x2, 4010a4 <ferror@plt+0xe4>
  40109c:	mov	x16, x2
  4010a0:	br	x16
  4010a4:	ret
  4010a8:	stp	x29, x30, [sp, #-32]!
  4010ac:	mov	x29, sp
  4010b0:	str	x19, [sp, #16]
  4010b4:	adrp	x19, 413000 <ferror@plt+0x12040>
  4010b8:	ldrb	w0, [x19, #312]
  4010bc:	cbnz	w0, 4010cc <ferror@plt+0x10c>
  4010c0:	bl	401038 <ferror@plt+0x78>
  4010c4:	mov	w0, #0x1                   	// #1
  4010c8:	strb	w0, [x19, #312]
  4010cc:	ldr	x19, [sp, #16]
  4010d0:	ldp	x29, x30, [sp], #32
  4010d4:	ret
  4010d8:	b	401068 <ferror@plt+0xa8>
  4010dc:	stp	x29, x30, [sp, #-64]!
  4010e0:	stp	x24, x23, [sp, #16]
  4010e4:	stp	x22, x21, [sp, #32]
  4010e8:	stp	x20, x19, [sp, #48]
  4010ec:	ldr	x8, [x1]
  4010f0:	mov	w19, w0
  4010f4:	mov	x29, sp
  4010f8:	mov	x20, x1
  4010fc:	mov	x0, x8
  401100:	bl	400e00 <set_program_name@plt>
  401104:	adrp	x1, 401000 <ferror@plt+0x40>
  401108:	add	x1, x1, #0xe43
  40110c:	mov	w0, #0x6                   	// #6
  401110:	bl	400fb0 <setlocale@plt>
  401114:	adrp	x21, 401000 <ferror@plt+0x40>
  401118:	add	x21, x21, #0xb08
  40111c:	adrp	x1, 401000 <ferror@plt+0x40>
  401120:	add	x1, x1, #0xb16
  401124:	mov	x0, x21
  401128:	bl	400e30 <bindtextdomain@plt>
  40112c:	mov	x0, x21
  401130:	bl	400ec0 <textdomain@plt>
  401134:	adrp	x0, 400000 <exit@plt-0xdd0>
  401138:	add	x0, x0, #0xe60
  40113c:	bl	401ad0 <ferror@plt+0xb10>
  401140:	adrp	x21, 401000 <ferror@plt+0x40>
  401144:	adrp	x22, 401000 <ferror@plt+0x40>
  401148:	mov	w23, wzr
  40114c:	mov	w24, wzr
  401150:	add	x21, x21, #0xb28
  401154:	add	x22, x22, #0xf50
  401158:	b	401160 <ferror@plt+0x1a0>
  40115c:	mov	w23, #0x1                   	// #1
  401160:	mov	w0, w19
  401164:	mov	x1, x20
  401168:	mov	x2, x21
  40116c:	mov	x3, x22
  401170:	mov	x4, xzr
  401174:	bl	400ed0 <getopt_long@plt>
  401178:	cmp	w0, #0x55
  40117c:	b.le	401198 <ferror@plt+0x1d8>
  401180:	cmp	w0, #0x56
  401184:	b.eq	40115c <ferror@plt+0x19c>  // b.none
  401188:	cmp	w0, #0x68
  40118c:	b.ne	40125c <ferror@plt+0x29c>  // b.any
  401190:	mov	w24, #0x1                   	// #1
  401194:	b	401160 <ferror@plt+0x1a0>
  401198:	cbz	w0, 401160 <ferror@plt+0x1a0>
  40119c:	cmn	w0, #0x1
  4011a0:	b.ne	40125c <ferror@plt+0x29c>  // b.any
  4011a4:	tbz	w23, #0, 401250 <ferror@plt+0x290>
  4011a8:	adrp	x8, 413000 <ferror@plt+0x12040>
  4011ac:	ldr	x0, [x8, #304]
  4011b0:	bl	400ee0 <basename@plt>
  4011b4:	mov	x1, x0
  4011b8:	adrp	x0, 401000 <ferror@plt+0x40>
  4011bc:	adrp	x2, 401000 <ferror@plt+0x40>
  4011c0:	adrp	x3, 401000 <ferror@plt+0x40>
  4011c4:	add	x0, x0, #0xb2b
  4011c8:	add	x2, x2, #0xb08
  4011cc:	add	x3, x3, #0xb3b
  4011d0:	bl	400f60 <printf@plt>
  4011d4:	adrp	x1, 401000 <ferror@plt+0x40>
  4011d8:	add	x1, x1, #0xb42
  4011dc:	mov	w2, #0x5                   	// #5
  4011e0:	mov	x0, xzr
  4011e4:	bl	400f40 <dcgettext@plt>
  4011e8:	adrp	x1, 401000 <ferror@plt+0x40>
  4011ec:	adrp	x2, 401000 <ferror@plt+0x40>
  4011f0:	add	x1, x1, #0xc1c
  4011f4:	add	x2, x2, #0xc26
  4011f8:	bl	400f60 <printf@plt>
  4011fc:	adrp	x1, 401000 <ferror@plt+0x40>
  401200:	add	x1, x1, #0xc48
  401204:	mov	w2, #0x5                   	// #5
  401208:	mov	x0, xzr
  40120c:	bl	400f40 <dcgettext@plt>
  401210:	mov	x19, x0
  401214:	adrp	x0, 401000 <ferror@plt+0x40>
  401218:	adrp	x1, 401000 <ferror@plt+0x40>
  40121c:	add	x0, x0, #0xc5f
  401220:	add	x1, x1, #0xc6c
  401224:	bl	400e70 <proper_name_utf8@plt>
  401228:	mov	x20, x0
  40122c:	adrp	x0, 401000 <ferror@plt+0x40>
  401230:	add	x0, x0, #0xc7a
  401234:	bl	400f00 <proper_name@plt>
  401238:	mov	x2, x0
  40123c:	mov	x0, x19
  401240:	mov	x1, x20
  401244:	bl	400f60 <printf@plt>
  401248:	mov	w0, wzr
  40124c:	bl	400dd0 <exit@plt>
  401250:	tbz	w24, #0, 401264 <ferror@plt+0x2a4>
  401254:	mov	w0, wzr
  401258:	bl	4012ac <ferror@plt+0x2ec>
  40125c:	mov	w0, #0x1                   	// #1
  401260:	bl	4012ac <ferror@plt+0x2ec>
  401264:	adrp	x8, 413000 <ferror@plt+0x12040>
  401268:	ldr	w8, [x8, #280]
  40126c:	cmp	w8, w19
  401270:	b.ge	401298 <ferror@plt+0x2d8>  // b.tcont
  401274:	adrp	x1, 401000 <ferror@plt+0x40>
  401278:	add	x1, x1, #0xc87
  40127c:	mov	w2, #0x5                   	// #5
  401280:	mov	x0, xzr
  401284:	bl	400f40 <dcgettext@plt>
  401288:	mov	x2, x0
  40128c:	mov	w0, #0x1                   	// #1
  401290:	mov	w1, wzr
  401294:	bl	400de0 <error@plt>
  401298:	adrp	x8, 413000 <ferror@plt+0x12040>
  40129c:	ldr	x0, [x8, #296]
  4012a0:	bl	4013d8 <ferror@plt+0x418>
  4012a4:	mov	w0, wzr
  4012a8:	bl	400dd0 <exit@plt>
  4012ac:	stp	x29, x30, [sp, #-32]!
  4012b0:	stp	x20, x19, [sp, #16]
  4012b4:	mov	w19, w0
  4012b8:	mov	x29, sp
  4012bc:	cbnz	w0, 4013a0 <ferror@plt+0x3e0>
  4012c0:	adrp	x1, 401000 <ferror@plt+0x40>
  4012c4:	add	x1, x1, #0xcce
  4012c8:	mov	w2, #0x5                   	// #5
  4012cc:	mov	x0, xzr
  4012d0:	bl	400f40 <dcgettext@plt>
  4012d4:	adrp	x8, 413000 <ferror@plt+0x12040>
  4012d8:	ldr	x1, [x8, #304]
  4012dc:	bl	400f60 <printf@plt>
  4012e0:	mov	w0, #0xa                   	// #10
  4012e4:	bl	400f90 <putchar@plt>
  4012e8:	adrp	x1, 401000 <ferror@plt+0x40>
  4012ec:	add	x1, x1, #0xce2
  4012f0:	mov	w2, #0x5                   	// #5
  4012f4:	mov	x0, xzr
  4012f8:	bl	400f40 <dcgettext@plt>
  4012fc:	bl	400f60 <printf@plt>
  401300:	adrp	x1, 401000 <ferror@plt+0x40>
  401304:	add	x1, x1, #0xd16
  401308:	mov	w2, #0x5                   	// #5
  40130c:	mov	x0, xzr
  401310:	bl	400f40 <dcgettext@plt>
  401314:	bl	400f60 <printf@plt>
  401318:	mov	w0, #0xa                   	// #10
  40131c:	bl	400f90 <putchar@plt>
  401320:	adrp	x1, 401000 <ferror@plt+0x40>
  401324:	add	x1, x1, #0xd75
  401328:	mov	w2, #0x5                   	// #5
  40132c:	mov	x0, xzr
  401330:	bl	400f40 <dcgettext@plt>
  401334:	bl	400f60 <printf@plt>
  401338:	adrp	x1, 401000 <ferror@plt+0x40>
  40133c:	add	x1, x1, #0xd8a
  401340:	mov	w2, #0x5                   	// #5
  401344:	mov	x0, xzr
  401348:	bl	400f40 <dcgettext@plt>
  40134c:	bl	400f60 <printf@plt>
  401350:	adrp	x1, 401000 <ferror@plt+0x40>
  401354:	add	x1, x1, #0xdc4
  401358:	mov	w2, #0x5                   	// #5
  40135c:	mov	x0, xzr
  401360:	bl	400f40 <dcgettext@plt>
  401364:	bl	400f60 <printf@plt>
  401368:	mov	w0, #0xa                   	// #10
  40136c:	bl	400f90 <putchar@plt>
  401370:	adrp	x1, 401000 <ferror@plt+0x40>
  401374:	add	x1, x1, #0xe07
  401378:	mov	w2, #0x5                   	// #5
  40137c:	mov	x0, xzr
  401380:	bl	400f40 <dcgettext@plt>
  401384:	adrp	x1, 401000 <ferror@plt+0x40>
  401388:	adrp	x2, 401000 <ferror@plt+0x40>
  40138c:	add	x1, x1, #0xe44
  401390:	add	x2, x2, #0xe6e
  401394:	bl	400f60 <printf@plt>
  401398:	mov	w0, w19
  40139c:	bl	400dd0 <exit@plt>
  4013a0:	adrp	x8, 413000 <ferror@plt+0x12040>
  4013a4:	ldr	x20, [x8, #272]
  4013a8:	adrp	x1, 401000 <ferror@plt+0x40>
  4013ac:	add	x1, x1, #0xca7
  4013b0:	mov	w2, #0x5                   	// #5
  4013b4:	mov	x0, xzr
  4013b8:	bl	400f40 <dcgettext@plt>
  4013bc:	adrp	x8, 413000 <ferror@plt+0x12040>
  4013c0:	ldr	x2, [x8, #304]
  4013c4:	mov	x1, x0
  4013c8:	mov	x0, x20
  4013cc:	bl	400fa0 <fprintf@plt>
  4013d0:	mov	w0, w19
  4013d4:	bl	400dd0 <exit@plt>
  4013d8:	sub	sp, sp, #0xa0
  4013dc:	stp	x29, x30, [sp, #64]
  4013e0:	stp	x28, x27, [sp, #80]
  4013e4:	stp	x26, x25, [sp, #96]
  4013e8:	stp	x24, x23, [sp, #112]
  4013ec:	stp	x22, x21, [sp, #128]
  4013f0:	stp	x20, x19, [sp, #144]
  4013f4:	add	x29, sp, #0x40
  4013f8:	mov	x19, x0
  4013fc:	bl	400f80 <locale_charset@plt>
  401400:	adrp	x1, 401000 <ferror@plt+0x40>
  401404:	add	x1, x1, #0xe82
  401408:	mov	x20, x0
  40140c:	bl	400f50 <c_strcasecmp@plt>
  401410:	mov	w21, w0
  401414:	sub	x0, x29, #0x18
  401418:	bl	401690 <ferror@plt+0x6d0>
  40141c:	cbz	w21, 40145c <ferror@plt+0x49c>
  401420:	adrp	x23, 401000 <ferror@plt+0x40>
  401424:	add	x23, x23, #0xe82
  401428:	mov	x0, x23
  40142c:	mov	x1, x20
  401430:	bl	400f30 <iconv_open@plt>
  401434:	mov	x22, x0
  401438:	mov	x0, x20
  40143c:	mov	x1, x23
  401440:	bl	400f30 <iconv_open@plt>
  401444:	cmn	x22, #0x1
  401448:	mov	x23, x0
  40144c:	b.eq	401468 <ferror@plt+0x4a8>  // b.none
  401450:	cmn	x23, #0x1
  401454:	b.ne	401500 <ferror@plt+0x540>  // b.any
  401458:	b	4014b8 <ferror@plt+0x4f8>
  40145c:	mov	x22, #0xffffffffffffffff    	// #-1
  401460:	mov	x23, #0xffffffffffffffff    	// #-1
  401464:	b	401500 <ferror@plt+0x540>
  401468:	adrp	x1, 401000 <ferror@plt+0x40>
  40146c:	add	x1, x1, #0xe88
  401470:	mov	w2, #0x5                   	// #5
  401474:	mov	x0, xzr
  401478:	bl	400f40 <dcgettext@plt>
  40147c:	adrp	x8, 413000 <ferror@plt+0x12040>
  401480:	ldr	x8, [x8, #304]
  401484:	mov	x24, x0
  401488:	mov	x0, x8
  40148c:	bl	400ee0 <basename@plt>
  401490:	adrp	x4, 401000 <ferror@plt+0x40>
  401494:	mov	x5, x0
  401498:	add	x4, x4, #0xe82
  40149c:	mov	w0, #0x1                   	// #1
  4014a0:	mov	w1, wzr
  4014a4:	mov	x2, x24
  4014a8:	mov	x3, x20
  4014ac:	bl	400de0 <error@plt>
  4014b0:	cmn	x23, #0x1
  4014b4:	b.ne	401500 <ferror@plt+0x540>  // b.any
  4014b8:	adrp	x1, 401000 <ferror@plt+0x40>
  4014bc:	add	x1, x1, #0xe88
  4014c0:	mov	w2, #0x5                   	// #5
  4014c4:	mov	x0, xzr
  4014c8:	bl	400f40 <dcgettext@plt>
  4014cc:	adrp	x8, 413000 <ferror@plt+0x12040>
  4014d0:	ldr	x8, [x8, #304]
  4014d4:	mov	x24, x0
  4014d8:	mov	x0, x8
  4014dc:	bl	400ee0 <basename@plt>
  4014e0:	adrp	x3, 401000 <ferror@plt+0x40>
  4014e4:	mov	x5, x0
  4014e8:	add	x3, x3, #0xe82
  4014ec:	mov	w0, #0x1                   	// #1
  4014f0:	mov	w1, wzr
  4014f4:	mov	x2, x24
  4014f8:	mov	x4, x20
  4014fc:	bl	400de0 <error@plt>
  401500:	mov	x24, xzr
  401504:	mov	x27, xzr
  401508:	mov	x25, xzr
  40150c:	mov	x28, xzr
  401510:	b	40151c <ferror@plt+0x55c>
  401514:	mov	w8, wzr
  401518:	tbz	w8, #0, 401650 <ferror@plt+0x690>
  40151c:	sub	x0, x29, #0x18
  401520:	mov	x1, x19
  401524:	bl	40169c <ferror@plt+0x6dc>
  401528:	cbz	x0, 401514 <ferror@plt+0x554>
  40152c:	ldur	x1, [x29, #-16]
  401530:	cbz	x1, 40168c <ferror@plt+0x6cc>
  401534:	ldur	x0, [x29, #-8]
  401538:	cbz	w21, 4015a4 <ferror@plt+0x5e4>
  40153c:	add	x3, sp, #0x20
  401540:	add	x4, sp, #0x18
  401544:	mov	x2, x22
  401548:	stp	x27, x24, [sp, #24]
  40154c:	bl	400ef0 <xmem_cd_iconv@plt>
  401550:	cbz	w0, 401584 <ferror@plt+0x5c4>
  401554:	bl	400f70 <__errno_location@plt>
  401558:	ldr	w26, [x0]
  40155c:	adrp	x1, 401000 <ferror@plt+0x40>
  401560:	mov	w2, #0x5                   	// #5
  401564:	mov	x0, xzr
  401568:	add	x1, x1, #0xeee
  40156c:	bl	400f40 <dcgettext@plt>
  401570:	mov	x2, x0
  401574:	mov	w0, #0x1                   	// #1
  401578:	mov	w1, w26
  40157c:	mov	x3, x20
  401580:	bl	400de0 <error@plt>
  401584:	ldr	x8, [sp, #32]
  401588:	cmp	x8, x24
  40158c:	b.eq	4015a0 <ferror@plt+0x5e0>  // b.none
  401590:	cbz	x24, 40159c <ferror@plt+0x5dc>
  401594:	mov	x0, x24
  401598:	bl	400f10 <free@plt>
  40159c:	ldp	x27, x24, [sp, #24]
  4015a0:	ldp	x1, x0, [sp, #24]
  4015a4:	add	x2, sp, #0x20
  4015a8:	add	x3, sp, #0x18
  4015ac:	bl	4017ac <ferror@plt+0x7ec>
  4015b0:	cbz	w21, 40162c <ferror@plt+0x66c>
  4015b4:	ldp	x1, x0, [sp, #24]
  4015b8:	add	x3, sp, #0x10
  4015bc:	add	x4, sp, #0x8
  4015c0:	mov	x2, x23
  4015c4:	stp	x28, x25, [sp, #8]
  4015c8:	bl	400ef0 <xmem_cd_iconv@plt>
  4015cc:	cbz	w0, 401608 <ferror@plt+0x648>
  4015d0:	bl	400f70 <__errno_location@plt>
  4015d4:	ldr	w26, [x0]
  4015d8:	adrp	x1, 401000 <ferror@plt+0x40>
  4015dc:	mov	w2, #0x5                   	// #5
  4015e0:	mov	x0, xzr
  4015e4:	add	x1, x1, #0xf12
  4015e8:	bl	400f40 <dcgettext@plt>
  4015ec:	adrp	x3, 401000 <ferror@plt+0x40>
  4015f0:	mov	x2, x0
  4015f4:	mov	w0, #0x1                   	// #1
  4015f8:	mov	w1, w26
  4015fc:	add	x3, x3, #0xe82
  401600:	mov	x4, x20
  401604:	bl	400de0 <error@plt>
  401608:	ldr	x8, [sp, #16]
  40160c:	cmp	x8, x25
  401610:	b.eq	401624 <ferror@plt+0x664>  // b.none
  401614:	cbz	x25, 401620 <ferror@plt+0x660>
  401618:	mov	x0, x25
  40161c:	bl	400f10 <free@plt>
  401620:	ldp	x28, x25, [sp, #8]
  401624:	ldp	x2, x0, [sp, #8]
  401628:	b	401630 <ferror@plt+0x670>
  40162c:	ldp	x2, x0, [sp, #24]
  401630:	adrp	x8, 413000 <ferror@plt+0x12040>
  401634:	ldr	x3, [x8, #288]
  401638:	mov	w1, #0x1                   	// #1
  40163c:	bl	400f20 <fwrite@plt>
  401640:	ldr	x0, [sp, #32]
  401644:	bl	400f10 <free@plt>
  401648:	mov	w8, #0x1                   	// #1
  40164c:	tbnz	w8, #0, 40151c <ferror@plt+0x55c>
  401650:	cbz	w21, 401664 <ferror@plt+0x6a4>
  401654:	mov	x0, x23
  401658:	bl	400df0 <iconv_close@plt>
  40165c:	mov	x0, x22
  401660:	bl	400df0 <iconv_close@plt>
  401664:	sub	x0, x29, #0x18
  401668:	bl	401790 <ferror@plt+0x7d0>
  40166c:	ldp	x20, x19, [sp, #144]
  401670:	ldp	x22, x21, [sp, #128]
  401674:	ldp	x24, x23, [sp, #112]
  401678:	ldp	x26, x25, [sp, #96]
  40167c:	ldp	x28, x27, [sp, #80]
  401680:	ldp	x29, x30, [sp, #64]
  401684:	add	sp, sp, #0xa0
  401688:	ret
  40168c:	bl	400ea0 <abort@plt>
  401690:	stp	xzr, xzr, [x0]
  401694:	str	xzr, [x0, #16]
  401698:	ret
  40169c:	stp	x29, x30, [sp, #-64]!
  4016a0:	stp	x20, x19, [sp, #48]
  4016a4:	mov	x19, x0
  4016a8:	mov	x0, x1
  4016ac:	stp	x24, x23, [sp, #16]
  4016b0:	stp	x22, x21, [sp, #32]
  4016b4:	mov	x29, sp
  4016b8:	mov	x20, x1
  4016bc:	bl	400eb0 <feof@plt>
  4016c0:	cbnz	w0, 401774 <ferror@plt+0x7b4>
  4016c4:	ldr	x24, [x19, #16]
  4016c8:	ldr	x8, [x19]
  4016cc:	mov	w23, #0x1                   	// #1
  4016d0:	add	x22, x24, x8
  4016d4:	b	4016ec <ferror@plt+0x72c>
  4016d8:	cmp	w21, #0xa
  4016dc:	cset	w8, eq  // eq = none
  4016e0:	strb	w21, [x24], #1
  4016e4:	lsl	w8, w8, #1
  4016e8:	cbnz	w8, 40175c <ferror@plt+0x79c>
  4016ec:	mov	x0, x20
  4016f0:	bl	400e80 <getc@plt>
  4016f4:	cmn	w0, #0x1
  4016f8:	b.eq	401734 <ferror@plt+0x774>  // b.none
  4016fc:	mov	w21, w0
  401700:	cmp	x24, x22
  401704:	b.ne	4016d8 <ferror@plt+0x718>  // b.any
  401708:	ldr	x24, [x19]
  40170c:	ldr	x0, [x19, #16]
  401710:	lsl	x8, x24, #1
  401714:	add	x22, x8, #0x28
  401718:	mov	x1, x22
  40171c:	bl	400e20 <xrealloc@plt>
  401720:	str	x22, [x19]
  401724:	add	x24, x0, x24
  401728:	add	x22, x0, x22
  40172c:	str	x0, [x19, #16]
  401730:	b	4016d8 <ferror@plt+0x718>
  401734:	ldr	x8, [x19, #16]
  401738:	cmp	x24, x8
  40173c:	b.eq	401754 <ferror@plt+0x794>  // b.none
  401740:	mov	x0, x20
  401744:	bl	400fc0 <ferror@plt>
  401748:	cmp	w0, #0x0
  40174c:	cinc	w8, w23, eq  // eq = none
  401750:	b	4016e8 <ferror@plt+0x728>
  401754:	mov	w8, #0x1                   	// #1
  401758:	b	4016e8 <ferror@plt+0x728>
  40175c:	cmp	w8, #0x2
  401760:	b.ne	401774 <ferror@plt+0x7b4>  // b.any
  401764:	ldr	x8, [x19, #16]
  401768:	sub	x8, x24, x8
  40176c:	str	x8, [x19, #8]
  401770:	b	401778 <ferror@plt+0x7b8>
  401774:	mov	x19, xzr
  401778:	mov	x0, x19
  40177c:	ldp	x20, x19, [sp, #48]
  401780:	ldp	x22, x21, [sp, #32]
  401784:	ldp	x24, x23, [sp, #16]
  401788:	ldp	x29, x30, [sp], #64
  40178c:	ret
  401790:	stp	x29, x30, [sp, #-16]!
  401794:	ldr	x0, [x0, #16]
  401798:	mov	x29, sp
  40179c:	cbz	x0, 4017a4 <ferror@plt+0x7e4>
  4017a0:	bl	400f10 <free@plt>
  4017a4:	ldp	x29, x30, [sp], #16
  4017a8:	ret
  4017ac:	stp	x29, x30, [sp, #-64]!
  4017b0:	stp	x22, x21, [sp, #32]
  4017b4:	add	x21, x1, x1, lsr #1
  4017b8:	str	x23, [sp, #16]
  4017bc:	mov	x23, x0
  4017c0:	mov	x0, x21
  4017c4:	stp	x20, x19, [sp, #48]
  4017c8:	mov	x29, sp
  4017cc:	mov	x19, x3
  4017d0:	mov	x20, x2
  4017d4:	mov	x22, x1
  4017d8:	bl	400e50 <xmalloc@plt>
  4017dc:	cmp	x22, #0x1
  4017e0:	mov	x16, x0
  4017e4:	b.lt	401a0c <ferror@plt+0xa4c>  // b.tstop
  4017e8:	adrp	x9, 401000 <ferror@plt+0x40>
  4017ec:	adrp	x13, 402000 <ferror@plt+0x1040>
  4017f0:	adrp	x14, 402000 <ferror@plt+0x1040>
  4017f4:	adrp	x15, 402000 <ferror@plt+0x1040>
  4017f8:	mov	x10, xzr
  4017fc:	add	x8, x23, x22
  401800:	add	x9, x9, #0xfb0
  401804:	mov	w11, #0x1                   	// #1
  401808:	mov	w12, #0x43                  	// #67
  40180c:	add	x13, x13, #0x370
  401810:	add	x14, x14, #0x376
  401814:	add	x15, x15, #0x373
  401818:	mov	x18, x23
  40181c:	mov	x16, x0
  401820:	b	40183c <ferror@plt+0x87c>
  401824:	ldrb	w17, [x23, x10]
  401828:	add	x10, x10, #0x1
  40182c:	strb	w17, [x16], #1
  401830:	cmp	x10, x22
  401834:	add	x18, x23, x10
  401838:	b.ge	401a0c <ferror@plt+0xa4c>  // b.tcont
  40183c:	ldrb	w17, [x23, x10]
  401840:	and	w1, w17, #0xfc
  401844:	cmp	w1, #0xd0
  401848:	b.ne	401824 <ferror@plt+0x864>  // b.any
  40184c:	add	x1, x18, #0x1
  401850:	cmp	x1, x8
  401854:	b.cs	401824 <ferror@plt+0x864>  // b.hs, b.nlast
  401858:	ldrsb	w1, [x1]
  40185c:	tbz	w1, #31, 401a00 <ferror@plt+0xa40>
  401860:	and	w1, w1, #0xff
  401864:	cmp	w1, #0xbf
  401868:	b.hi	401a00 <ferror@plt+0xa40>  // b.pmore
  40186c:	and	w17, w17, #0x1f
  401870:	and	w1, w1, #0x3f
  401874:	bfi	w1, w17, #6, #5
  401878:	sub	w17, w1, #0x400
  40187c:	cmp	w17, #0xef
  401880:	b.hi	4019f0 <ferror@plt+0xa30>  // b.pmore
  401884:	add	x17, x9, w17, uxtw #2
  401888:	ldrb	w2, [x17]
  40188c:	cbz	w2, 401944 <ferror@plt+0x984>
  401890:	sub	w2, w1, #0x409
  401894:	cmp	w2, #0x6
  401898:	b.hi	4019a4 <ferror@plt+0x9e4>  // b.pmore
  40189c:	lsl	w2, w11, w2
  4018a0:	tst	w2, w12
  4018a4:	b.eq	4019a4 <ferror@plt+0x9e4>  // b.none
  4018a8:	add	x3, x18, #0x2
  4018ac:	cmp	x3, x8
  4018b0:	b.cs	4018c4 <ferror@plt+0x904>  // b.hs, b.nlast
  4018b4:	ldrb	w2, [x3]
  4018b8:	sub	w2, w2, #0x41
  4018bc:	cmp	w2, #0x1a
  4018c0:	b.cc	401924 <ferror@plt+0x964>  // b.lo, b.ul, b.last
  4018c4:	add	x2, x18, #0x3
  4018c8:	cmp	x2, x8
  4018cc:	b.cs	40190c <ferror@plt+0x94c>  // b.hs, b.nlast
  4018d0:	ldrb	w3, [x3]
  4018d4:	cmp	w3, #0xd3
  4018d8:	b.eq	4018f8 <ferror@plt+0x938>  // b.none
  4018dc:	cmp	w3, #0xd0
  4018e0:	b.ne	40190c <ferror@plt+0x94c>  // b.any
  4018e4:	ldrsb	w4, [x2]
  4018e8:	cmn	w4, #0x50
  4018ec:	b.lt	401924 <ferror@plt+0x964>  // b.tstop
  4018f0:	cmp	w3, #0xd3
  4018f4:	b.ne	40190c <ferror@plt+0x94c>  // b.any
  4018f8:	ldrb	w2, [x2]
  4018fc:	cmp	w2, #0xa2
  401900:	b.eq	401924 <ferror@plt+0x964>  // b.none
  401904:	cmp	w2, #0xae
  401908:	b.eq	401924 <ferror@plt+0x964>  // b.none
  40190c:	cmp	x10, #0x1
  401910:	b.lt	401950 <ferror@plt+0x990>  // b.tstop
  401914:	ldurb	w2, [x18, #-1]
  401918:	sub	w2, w2, #0x41
  40191c:	cmp	w2, #0x1a
  401920:	b.cs	401950 <ferror@plt+0x990>  // b.hs, b.nlast
  401924:	cmp	w1, #0x409
  401928:	b.eq	4019a0 <ferror@plt+0x9e0>  // b.none
  40192c:	cmp	w1, #0x40f
  401930:	b.eq	401998 <ferror@plt+0x9d8>  // b.none
  401934:	cmp	w1, #0x40a
  401938:	b.ne	401a40 <ferror@plt+0xa80>  // b.any
  40193c:	mov	x17, x15
  401940:	b	4019a4 <ferror@plt+0x9e4>
  401944:	mov	w17, wzr
  401948:	cbnz	w17, 4019f4 <ferror@plt+0xa34>
  40194c:	b	4019f0 <ferror@plt+0xa30>
  401950:	cmp	x10, #0x1
  401954:	b.le	4019a4 <ferror@plt+0x9e4>
  401958:	ldurb	w2, [x18, #-2]
  40195c:	cmp	w2, #0xd3
  401960:	b.eq	401980 <ferror@plt+0x9c0>  // b.none
  401964:	cmp	w2, #0xd0
  401968:	b.ne	4019a4 <ferror@plt+0x9e4>  // b.any
  40196c:	ldursb	w3, [x18, #-1]
  401970:	cmn	w3, #0x50
  401974:	b.lt	401924 <ferror@plt+0x964>  // b.tstop
  401978:	cmp	w2, #0xd3
  40197c:	b.ne	4019a4 <ferror@plt+0x9e4>  // b.any
  401980:	ldurb	w18, [x18, #-1]
  401984:	cmp	w18, #0xae
  401988:	b.eq	401924 <ferror@plt+0x964>  // b.none
  40198c:	cmp	w18, #0xa2
  401990:	b.eq	401924 <ferror@plt+0x964>  // b.none
  401994:	b	4019a4 <ferror@plt+0x9e4>
  401998:	mov	x17, x14
  40199c:	b	4019a4 <ferror@plt+0x9e4>
  4019a0:	mov	x17, x13
  4019a4:	ldrb	w1, [x17]
  4019a8:	mov	x18, x16
  4019ac:	strb	w1, [x18], #1
  4019b0:	ldrb	w1, [x17, #1]
  4019b4:	cbz	w1, 4019d8 <ferror@plt+0xa18>
  4019b8:	strb	w1, [x16, #1]
  4019bc:	ldrb	w18, [x17, #2]
  4019c0:	cbz	w18, 4019e0 <ferror@plt+0xa20>
  4019c4:	strb	w18, [x16, #2]
  4019c8:	ldrb	w17, [x17, #3]
  4019cc:	cbnz	w17, 401a40 <ferror@plt+0xa80>
  4019d0:	add	x16, x16, #0x3
  4019d4:	b	4019e4 <ferror@plt+0xa24>
  4019d8:	mov	x16, x18
  4019dc:	b	4019e4 <ferror@plt+0xa24>
  4019e0:	add	x16, x16, #0x2
  4019e4:	add	x10, x10, #0x2
  4019e8:	mov	w17, #0x3                   	// #3
  4019ec:	cbnz	w17, 4019f4 <ferror@plt+0xa34>
  4019f0:	mov	w17, wzr
  4019f4:	cbz	w17, 401a00 <ferror@plt+0xa40>
  4019f8:	cbnz	w17, 401830 <ferror@plt+0x870>
  4019fc:	b	401824 <ferror@plt+0x864>
  401a00:	mov	w17, wzr
  401a04:	cbnz	w17, 401830 <ferror@plt+0x870>
  401a08:	b	401824 <ferror@plt+0x864>
  401a0c:	sub	x22, x16, x0
  401a10:	cmp	x22, x21
  401a14:	b.hi	401a40 <ferror@plt+0xa80>  // b.pmore
  401a18:	b.cs	401a24 <ferror@plt+0xa64>  // b.hs, b.nlast
  401a1c:	mov	x1, x22
  401a20:	bl	400e20 <xrealloc@plt>
  401a24:	str	x0, [x20]
  401a28:	str	x22, [x19]
  401a2c:	ldp	x20, x19, [sp, #48]
  401a30:	ldp	x22, x21, [sp, #32]
  401a34:	ldr	x23, [sp, #16]
  401a38:	ldp	x29, x30, [sp], #64
  401a3c:	ret
  401a40:	bl	400ea0 <abort@plt>
  401a44:	nop
  401a48:	stp	x29, x30, [sp, #-64]!
  401a4c:	mov	x29, sp
  401a50:	stp	x19, x20, [sp, #16]
  401a54:	adrp	x20, 412000 <ferror@plt+0x11040>
  401a58:	add	x20, x20, #0xdb0
  401a5c:	stp	x21, x22, [sp, #32]
  401a60:	adrp	x21, 412000 <ferror@plt+0x11040>
  401a64:	add	x21, x21, #0xda8
  401a68:	sub	x20, x20, x21
  401a6c:	mov	w22, w0
  401a70:	stp	x23, x24, [sp, #48]
  401a74:	mov	x23, x1
  401a78:	mov	x24, x2
  401a7c:	bl	400d90 <exit@plt-0x40>
  401a80:	cmp	xzr, x20, asr #3
  401a84:	b.eq	401ab0 <ferror@plt+0xaf0>  // b.none
  401a88:	asr	x20, x20, #3
  401a8c:	mov	x19, #0x0                   	// #0
  401a90:	ldr	x3, [x21, x19, lsl #3]
  401a94:	mov	x2, x24
  401a98:	add	x19, x19, #0x1
  401a9c:	mov	x1, x23
  401aa0:	mov	w0, w22
  401aa4:	blr	x3
  401aa8:	cmp	x20, x19
  401aac:	b.ne	401a90 <ferror@plt+0xad0>  // b.any
  401ab0:	ldp	x19, x20, [sp, #16]
  401ab4:	ldp	x21, x22, [sp, #32]
  401ab8:	ldp	x23, x24, [sp, #48]
  401abc:	ldp	x29, x30, [sp], #64
  401ac0:	ret
  401ac4:	nop
  401ac8:	ret
  401acc:	nop
  401ad0:	adrp	x2, 413000 <ferror@plt+0x12040>
  401ad4:	mov	x1, #0x0                   	// #0
  401ad8:	ldr	x2, [x2, #264]
  401adc:	b	400e10 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000401ae0 <.fini>:
  401ae0:	stp	x29, x30, [sp, #-16]!
  401ae4:	mov	x29, sp
  401ae8:	ldp	x29, x30, [sp], #16
  401aec:	ret
