Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date             : Thu Mar 01 10:31:09 2018
| Host             : 804-064 running 64-bit Service Pack 1  (build 7601)
| Command          : 
| Design           : cpu
| Device           : xc7a100tcsg324-1
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-----------------------------------+
| Total On-Chip Power (W)  | 148.497 (Junction temp exceeded!) |
| Dynamic (W)              | 147.700                           |
| Device Static (W)        | 0.797                             |
| Effective TJA (C/W)      | 4.6                               |
| Max Ambient (C)          | 0.0                               |
| Junction Temperature (C) | 125.0                             |
| Confidence Level         | Low                               |
| Setting File             | ---                               |
| Simulation Activity File | ---                               |
| Design Nets Matched      | NA                                |
+--------------------------+-----------------------------------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |    63.286 |     7714 |       --- |             --- |
|   LUT as Logic           |    55.982 |     4924 |     63400 |            7.77 |
|   CARRY4                 |     5.286 |      909 |     15850 |            5.74 |
|   LUT as Distributed RAM |     1.781 |      304 |     19000 |            1.60 |
|   F7/F8 Muxes            |     0.207 |      307 |     63400 |            0.48 |
|   Register               |     0.025 |      198 |    126800 |            0.16 |
|   BUFG                   |     0.006 |        2 |        32 |            6.25 |
|   Others                 |     0.000 |       30 |       --- |             --- |
| Signals                  |    59.458 |     6317 |       --- |             --- |
| DSPs                     |     2.384 |        3 |       240 |            1.25 |
| I/O                      |    22.573 |       23 |       210 |           10.95 |
| Static Power             |     0.797 |          |           |                 |
| Total                    |   148.497 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |   125.714 |     125.152 |      0.563 |
| Vccaux    |       1.800 |     0.919 |       0.826 |      0.093 |
| Vcco33    |       3.300 |     6.386 |       6.382 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.018 |       0.000 |      0.018 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------+-----------+
| Name                            | Power (W) |
+---------------------------------+-----------+
| cpu                             |   147.701 |
|   ALU                           |     2.961 |
|   REGISTER                      |     8.977 |
|     registers_reg_r1_0_31_0_5   |     0.401 |
|     registers_reg_r1_0_31_12_17 |     0.397 |
|     registers_reg_r1_0_31_18_23 |     0.439 |
|     registers_reg_r1_0_31_24_29 |     0.495 |
|     registers_reg_r1_0_31_30_31 |     0.272 |
|     registers_reg_r1_0_31_6_11  |     0.377 |
|     registers_reg_r2_0_31_0_5   |     0.154 |
|     registers_reg_r2_0_31_12_17 |     0.136 |
|     registers_reg_r2_0_31_18_23 |     0.135 |
|     registers_reg_r2_0_31_24_29 |     0.138 |
|     registers_reg_r2_0_31_30_31 |     0.061 |
|     registers_reg_r2_0_31_6_11  |     0.152 |
|   Reg_count                     |     0.016 |
|   _PC                           |    34.432 |
|   _npc                          |     0.022 |
|   d1                            |     0.161 |
|   inst_countw                   |    43.676 |
|     reg1                        |     0.029 |
|     reg2                        |     8.733 |
|     reg3                        |     0.021 |
|     reg4                        |    34.892 |
|   ramw_w                        |     2.075 |
|     RAM_reg_0_255_0_0           |     0.022 |
|     RAM_reg_0_255_10_10         |     0.025 |
|     RAM_reg_0_255_11_11         |     0.022 |
|     RAM_reg_0_255_12_12         |     0.027 |
|     RAM_reg_0_255_13_13         |     0.025 |
|     RAM_reg_0_255_14_14         |     0.025 |
|     RAM_reg_0_255_15_15         |     0.024 |
|     RAM_reg_0_255_16_16         |     0.026 |
|     RAM_reg_0_255_17_17         |     0.025 |
|     RAM_reg_0_255_18_18         |     0.026 |
|     RAM_reg_0_255_19_19         |     0.030 |
|     RAM_reg_0_255_1_1           |     0.024 |
|     RAM_reg_0_255_20_20         |     0.027 |
|     RAM_reg_0_255_21_21         |     0.035 |
|     RAM_reg_0_255_22_22         |     0.029 |
|     RAM_reg_0_255_23_23         |     0.027 |
|     RAM_reg_0_255_24_24         |     0.027 |
|     RAM_reg_0_255_25_25         |     0.027 |
|     RAM_reg_0_255_26_26         |     0.029 |
|     RAM_reg_0_255_27_27         |     0.028 |
|     RAM_reg_0_255_28_28         |     0.030 |
|     RAM_reg_0_255_29_29         |     0.027 |
|     RAM_reg_0_255_2_2           |     0.027 |
|     RAM_reg_0_255_30_30         |     0.027 |
|     RAM_reg_0_255_31_31         |     0.029 |
|     RAM_reg_0_255_3_3           |     0.030 |
|     RAM_reg_0_255_4_4           |     0.028 |
|     RAM_reg_0_255_5_5           |     0.027 |
|     RAM_reg_0_255_6_6           |     0.025 |
|     RAM_reg_0_255_7_7           |     0.030 |
|     RAM_reg_0_255_8_8           |     0.027 |
|     RAM_reg_0_255_9_9           |     0.028 |
|     RAM_reg_256_511_0_0         |     0.021 |
|     RAM_reg_256_511_10_10       |     0.028 |
|     RAM_reg_256_511_11_11       |     0.025 |
|     RAM_reg_256_511_12_12       |     0.026 |
|     RAM_reg_256_511_13_13       |     0.029 |
|     RAM_reg_256_511_14_14       |     0.026 |
|     RAM_reg_256_511_15_15       |     0.025 |
|     RAM_reg_256_511_16_16       |     0.026 |
|     RAM_reg_256_511_17_17       |     0.027 |
|     RAM_reg_256_511_18_18       |     0.028 |
|     RAM_reg_256_511_19_19       |     0.029 |
|     RAM_reg_256_511_1_1         |     0.021 |
|     RAM_reg_256_511_20_20       |     0.028 |
|     RAM_reg_256_511_21_21       |     0.030 |
|     RAM_reg_256_511_22_22       |     0.029 |
|     RAM_reg_256_511_23_23       |     0.028 |
|     RAM_reg_256_511_24_24       |     0.028 |
|     RAM_reg_256_511_25_25       |     0.028 |
|     RAM_reg_256_511_26_26       |     0.028 |
|     RAM_reg_256_511_27_27       |     0.028 |
|     RAM_reg_256_511_28_28       |     0.029 |
|     RAM_reg_256_511_29_29       |     0.030 |
|     RAM_reg_256_511_2_2         |     0.028 |
|     RAM_reg_256_511_30_30       |     0.026 |
|     RAM_reg_256_511_31_31       |     0.029 |
|     RAM_reg_256_511_3_3         |     0.027 |
|     RAM_reg_256_511_4_4         |     0.026 |
|     RAM_reg_256_511_5_5         |     0.027 |
|     RAM_reg_256_511_6_6         |     0.027 |
|     RAM_reg_256_511_7_7         |     0.030 |
|     RAM_reg_256_511_8_8         |     0.026 |
|     RAM_reg_256_511_9_9         |     0.028 |
|   regw_1                        |     0.000 |
|   show_w                        |    15.467 |
|     d5w                         |     0.160 |
|     dis                         |    15.307 |
|       change1                   |    13.963 |
|       counter1                  |     1.344 |
+---------------------------------+-----------+


