
                         Lattice Mapping Report File

Design:  top
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:  High-Performance_1.2V

Mapper:    version Radiant Software (64-bit) 2024.2.0.3.0
Mapped on: Tue Sep 23 16:50:23 2025

Design Information
------------------

Command line:   map -pdc
     C:/Users/ccoggshall/Desktop/e155lab3/lab3_cc/pinplan.pdc -i
     lab3_cc_impl_1_syn.udb -o lab3_cc_impl_1_map.udb -mp lab3_cc_impl_1.mrp
     -hierrpt -gui -msgset
     C:/Users/ccoggshall/Desktop/e155lab3/lab3_cc/promote.xml

Design Summary
--------------

   Number of slice registers:  59 out of  5280 (1%)
   Number of I/O registers:      0 out of   117 (0%)
   Number of LUT4s:           193 out of  5280 (4%)
      Number of logic LUT4s:             142
      Number of inserted feedthru LUT4s:   4
      Number of replicated LUT4s:          1
      Number of ripple logic:             23 (46 LUT4s)
   Number of IO sites used:   22 out of 39 (56%)
      Number of IO sites used for general PIO: 22
      Number of IO sites used for I3C: 0 out of 2 (0%)
      (note: If I3C is not used, its site can be used as general PIO)
      Number of IO sites used for PIO+I3C: 22 out of 36 (61%)
      Number of IO sites used for OD+RGB IO buffers: 0 out of 3 (0%)
      (note: If RGB LED drivers are not used, sites can be used as OD outputs,
       see TN1288 iCE40 LED Driver Usage Guide)
      Number of IO sites used for PIO+I3C+OD+RGB: 22 out of 39 (56%)
   Number of DSPs:             0 out of 8 (0%)
   Number of I2Cs:             0 out of 2 (0%)
   Number of High Speed OSCs:  1 out of 1 (100%)
   Number of Low Speed OSCs:   0 out of 1 (0%)
   Number of RGB PWM:          0 out of 1 (0%)
   Number of RGB Drivers:      0 out of 1 (0%)
   Number of SCL FILTERs:      0 out of 2 (0%)
   Number of SRAMs:            0 out of 4 (0%)
   Number of WARMBOOTs:        0 out of 1 (0%)
   Number of SPIs:             0 out of 2 (0%)
   Number of EBRs:             0 out of 30 (0%)
   Number of PLLs:             0 out of 1 (0%)
   Number of Clocks:  2
      Net clk: 29 loads, 29 rising, 0 falling (Driver: Pin
     sc.counter_258_280__i18/Q)
      Net hsosc_clk: 10 loads, 10 rising, 0 falling (Driver: Pin
     hf_osc.osc_inst/CLKHF)
   Number of Clock Enables:  2
      Net VCC_net: 1 loads, 0 SLICEs
      Net n849: 8 loads, 8 SLICEs
   Number of LSRs:  2
      Net enable_c_1_N_83: 16 loads, 16 SLICEs

                                    Page 1





Design Summary (cont)
---------------------
      Net db.n842: 13 loads, 13 SLICEs
   Top 10 highest fanout non-clock nets:
      Net ks.state[2]: 25 loads
      Net ks.state[1]: 24 loads
      Net ks.state[0]: 22 loads
      Net ks.state[3]: 17 loads
      Net enable_c_1_N_83: 16 loads
      Net ks.state[4]: 16 loads
      Net ks.n7: 14 loads
      Net db.n842: 13 loads
      Net led_c_0_c: 12 loads
      Net led_c_1_c: 12 loads





   Number of warnings:  16
   Number of criticals: 0
   Number of errors:    0

Design Errors/Criticals/Warnings
--------------------------------

WARNING <1026001> - map:
     C:/Users/ccoggshall/Desktop/e155lab3/lab3_cc/pinplan.pdc (19) : No port
     matched 'unsyncrow[0]'.
WARNING <1026001> - map:
     C:/Users/ccoggshall/Desktop/e155lab3/lab3_cc/pinplan.pdc (20) : No port
     matched 'unsyncrow[1]'.
WARNING <1026001> - map:
     C:/Users/ccoggshall/Desktop/e155lab3/lab3_cc/pinplan.pdc (21) : No port
     matched 'unsyncrow[2]'.
WARNING <1026001> - map:
     C:/Users/ccoggshall/Desktop/e155lab3/lab3_cc/pinplan.pdc (22) : No port
     matched 'unsyncrow[3]'.
WARNING <1027013> - map: No port matched 'unsyncrow[0]'.
WARNING <1026001> - map:
     C:/Users/ccoggshall/Desktop/e155lab3/lab3_cc/pinplan.pdc (19) : Can't
     resolve object 'unsyncrow[0]' in constraint 'ldc_set_port -iobuf
     {PULLMODE=NA} [get_ports {unsyncrow[0]}]'.
WARNING <1027013> - map: No port matched 'unsyncrow[1]'.
WARNING <1026001> - map:
     C:/Users/ccoggshall/Desktop/e155lab3/lab3_cc/pinplan.pdc (20) : Can't
     resolve object 'unsyncrow[1]' in constraint 'ldc_set_port -iobuf
     {PULLMODE=NA} [get_ports {unsyncrow[1]}]'.
WARNING <1027013> - map: No port matched 'unsyncrow[2]'.
WARNING <1026001> - map:
     C:/Users/ccoggshall/Desktop/e155lab3/lab3_cc/pinplan.pdc (21) : Can't
     resolve object 'unsyncrow[2]' in constraint 'ldc_set_port -iobuf
     {PULLMODE=NA} [get_ports {unsyncrow[2]}]'.
WARNING <1027013> - map: No port matched 'unsyncrow[3]'.
WARNING <1026001> - map:
     C:/Users/ccoggshall/Desktop/e155lab3/lab3_cc/pinplan.pdc (22) : Can't
     resolve object 'unsyncrow[3]' in constraint 'ldc_set_port -iobuf
     {PULLMODE=NA} [get_ports {unsyncrow[3]}]'.
WARNING <1011001> - map: Remove invalid constraint 'ldc_set_port -iobuf
     {PULLMODE=NA} [get_ports {unsyncrow[0]}]'.

                                    Page 2





Design Errors/Criticals/Warnings (cont)
---------------------------------------
WARNING <1011001> - map: Remove invalid constraint 'ldc_set_port -iobuf
     {PULLMODE=NA} [get_ports {unsyncrow[1]}]'.
WARNING <1011001> - map: Remove invalid constraint 'ldc_set_port -iobuf
     {PULLMODE=NA} [get_ports {unsyncrow[2]}]'.
WARNING <1011001> - map: Remove invalid constraint 'ldc_set_port -iobuf
     {PULLMODE=NA} [get_ports {unsyncrow[3]}]'.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+-------+-------+-----------+
| IO Name             | Direction | Levelmode |  IO   |  IO   | Special   |
|                     |           |  IO_TYPE  |  REG  |  DDR  | IO Buffer |
+---------------------+-----------+-----------+-------+-------+-----------+
| row[0]              | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| row[1]              | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| row[2]              | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| row[3]              | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| reset               | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| led[0]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| led[1]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| led[2]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| led[3]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| col[0]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| col[1]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| col[2]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| col[3]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| enable[0]           | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| enable[1]           | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| seg[0]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| seg[1]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| seg[2]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| seg[3]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| seg[4]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| seg[5]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| seg[6]              | OUTPUT    |           |       |       |           |

                                    Page 3





IO (PIO) Attributes (cont)
--------------------------
+---------------------+-----------+-----------+-------+-------+-----------+

Removed logic
-------------

Block hf_osc.vlo_inst was optimized away.

OSC Summary
-----------

OSC 1:                                 Pin/Node Value
  OSC Instance Name:                            hf_osc.osc_inst
  Power UP:                            NODE     VCC_net
  Enable Signal:                       NODE     VCC_net
  OSC Output:                          NODE     hsosc_clk
  DIV Setting:                                  01

ASIC Components
---------------

Instance Name: hf_osc.osc_inst
         Type: HFOSC

Constraint Summary
------------------

   Total number of constraints: 27
   Total number of constraints dropped: 4
   Dropped constraints are:
     ldc_set_port -iobuf {PULLMODE=NA} [get_ports {unsyncrow[0]}]
     ldc_set_port -iobuf {PULLMODE=NA} [get_ports {unsyncrow[1]}]
     ldc_set_port -iobuf {PULLMODE=NA} [get_ports {unsyncrow[2]}]
     ldc_set_port -iobuf {PULLMODE=NA} [get_ports {unsyncrow[3]}]

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs
   Total REAL Time: 0 secs
   Peak Memory Usage: 69 MB
Checksum -- map: 3ccea88c6247e78f9df1186f51f206d6698760f

















                                    Page 4


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995
     AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent
     Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems
     All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor
     Corporation,  All rights reserved.
