<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="flab5/testbench/flab5_tb/simulation/submodules/flab5_irq_mapper.sv"
   type="SYSTEM_VERILOG"
   library="irq_mapper" />
 <file
   path="flab5/testbench/flab5_tb/simulation/submodules/flab5_rsp_xbar_demux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_xbar_demux" />
 <file
   path="flab5/testbench/flab5_tb/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_xbar_mux" />
 <file
   path="flab5/testbench/flab5_tb/simulation/submodules/flab5_cmd_xbar_mux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_xbar_mux" />
 <file
   path="flab5/testbench/flab5_tb/simulation/submodules/flab5_cmd_xbar_demux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_xbar_demux" />
 <file
   path="flab5/testbench/flab5_tb/simulation/submodules/altera_reset_controller.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="flab5/testbench/flab5_tb/simulation/submodules/altera_reset_synchronizer.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="flab5/testbench/flab5_tb/simulation/submodules/flab5_id_router.sv"
   type="SYSTEM_VERILOG"
   library="id_router" />
 <file
   path="flab5/testbench/flab5_tb/simulation/submodules/flab5_addr_router.sv"
   type="SYSTEM_VERILOG"
   library="addr_router" />
 <file
   path="flab5/testbench/flab5_tb/simulation/submodules/altera_avalon_sc_fifo.v"
   type="VERILOG"
   library="onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" />
 <file
   path="flab5/testbench/flab5_tb/simulation/submodules/altera_merlin_slave_agent.sv"
   type="SYSTEM_VERILOG"
   library="onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent" />
 <file
   path="flab5/testbench/flab5_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent" />
 <file
   path="flab5/testbench/flab5_tb/simulation/submodules/altera_merlin_master_agent.sv"
   type="SYSTEM_VERILOG"
   library="nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent" />
 <file
   path="flab5/testbench/flab5_tb/simulation/submodules/altera_merlin_slave_translator.sv"
   type="SYSTEM_VERILOG"
   library="onchip_memory2_0_s1_translator" />
 <file
   path="flab5/testbench/flab5_tb/simulation/submodules/altera_merlin_master_translator.sv"
   type="SYSTEM_VERILOG"
   library="nios2_qsys_0_data_master_translator" />
 <file
   path="flab5/testbench/flab5_tb/simulation/submodules/flab5_pio_0.v"
   type="VERILOG"
   library="pio_0" />
 <file
   path="flab5/testbench/flab5_tb/simulation/submodules/flab5_nios2_qsys_0.do"
   type="OTHER"
   library="nios2_qsys_0" />
 <file
   path="flab5/testbench/flab5_tb/simulation/submodules/flab5_nios2_qsys_0.v"
   type="VERILOG"
   library="nios2_qsys_0" />
 <file
   path="flab5/testbench/flab5_tb/simulation/submodules/flab5_nios2_qsys_0_rf_ram_a.dat"
   type="DAT"
   library="nios2_qsys_0" />
 <file
   path="flab5/testbench/flab5_tb/simulation/submodules/flab5_nios2_qsys_0_rf_ram_a.hex"
   type="HEX"
   library="nios2_qsys_0" />
 <file
   path="flab5/testbench/flab5_tb/simulation/submodules/flab5_nios2_qsys_0_rf_ram_a.mif"
   type="MIF"
   library="nios2_qsys_0" />
 <file
   path="flab5/testbench/flab5_tb/simulation/submodules/flab5_nios2_qsys_0_rf_ram_b.dat"
   type="DAT"
   library="nios2_qsys_0" />
 <file
   path="flab5/testbench/flab5_tb/simulation/submodules/flab5_nios2_qsys_0_rf_ram_b.hex"
   type="HEX"
   library="nios2_qsys_0" />
 <file
   path="flab5/testbench/flab5_tb/simulation/submodules/flab5_nios2_qsys_0_rf_ram_b.mif"
   type="MIF"
   library="nios2_qsys_0" />
 <file
   path="flab5/testbench/flab5_tb/simulation/submodules/flab5_nios2_qsys_0_test_bench.v"
   type="VERILOG"
   library="nios2_qsys_0" />
 <file
   path="flab5/testbench/flab5_tb/simulation/submodules/flab5_onchip_memory2_0.hex"
   type="HEX"
   library="onchip_memory2_0" />
 <file
   path="flab5/testbench/flab5_tb/simulation/submodules/flab5_onchip_memory2_0.v"
   type="VERILOG"
   library="onchip_memory2_0" />
 <file
   path="flab5/testbench/flab5_tb/simulation/submodules/verbosity_pkg.sv"
   type="SYSTEM_VERILOG"
   library="flab5_inst_out_data_bfm" />
 <file
   path="flab5/testbench/flab5_tb/simulation/submodules/altera_conduit_bfm.sv"
   type="SYSTEM_VERILOG"
   library="flab5_inst_out_data_bfm" />
 <file
   path="flab5/testbench/flab5_tb/simulation/submodules/verbosity_pkg.sv"
   type="SYSTEM_VERILOG"
   library="flab5_inst_reset_bfm" />
 <file
   path="flab5/testbench/flab5_tb/simulation/submodules/altera_avalon_reset_source.sv"
   type="SYSTEM_VERILOG"
   library="flab5_inst_reset_bfm" />
 <file
   path="flab5/testbench/flab5_tb/simulation/submodules/verbosity_pkg.sv"
   type="SYSTEM_VERILOG"
   library="flab5_inst_clk_bfm" />
 <file
   path="flab5/testbench/flab5_tb/simulation/submodules/altera_avalon_clock_source.sv"
   type="SYSTEM_VERILOG"
   library="flab5_inst_clk_bfm" />
 <file
   path="flab5/testbench/flab5_tb/simulation/submodules/flab5.v"
   type="VERILOG"
   library="flab5_inst" />
 <file path="flab5/testbench/flab5_tb/simulation/flab5_tb.v" type="VERILOG" />
 <topLevel name="flab5_tb" />
 <deviceFamily name="cycloneii" />
 <modelMap
   controllerPath="flab5_tb.flab5_inst.onchip_memory2_0"
   modelPath="flab5_tb.flab5_inst.onchip_memory2_0" />
</simPackage>
