<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>E:\Code\FPGA\GW_project\screen_driver_filter_light\impl\gwsynthesis\screen_driver.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>E:\Code\FPGA\GW_project\screen_driver_filter_light\src\screen_driver.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.02</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV55PG484C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-55</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sat Nov  9 15:25:25 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>16763</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>8548</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>10</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>6</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>27</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>I_clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>I_clk_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>I_clkin_p</td>
<td>Base</td>
<td>14.597</td>
<td>68.508
<td>0.000</td>
<td>7.298</td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I </td>
</tr>
<tr>
<td>3</td>
<td>tck_pad_i</td>
<td>Base</td>
<td>50.000</td>
<td>20.000
<td>0.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td>gw_gao_inst_0/tck_ibuf/I </td>
</tr>
<tr>
<td>4</td>
<td>bh/clk_100khz</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>bh/clk_100khz_s0/Q </td>
</tr>
<tr>
<td>5</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>4.171</td>
<td>239.778
<td>0.000</td>
<td>2.085</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
<td>I_clkin_p</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>6</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>4.171</td>
<td>239.778
<td>0.000</td>
<td>2.085</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
<td>I_clkin_p</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>7</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>8.341</td>
<td>119.889
<td>0.000</td>
<td>4.171</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
<td>I_clkin_p</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>8</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>12.512</td>
<td>79.926
<td>0.000</td>
<td>6.256</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
<td>I_clkin_p</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>9</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>40.000</td>
<td>25.000
<td>0.000</td>
<td>20.000</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>10</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>40.000</td>
<td>25.000
<td>0.000</td>
<td>20.000</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>11</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>1040.000</td>
<td>0.962
<td>0.000</td>
<td>520.000</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>12</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>120.000</td>
<td>8.333
<td>0.000</td>
<td>60.000</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>13</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>14.597</td>
<td>68.508
<td>0.000</td>
<td>7.298</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT </td>
</tr>
<tr>
<td>14</td>
<td>lvds_video_top_inst/LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>4.171</td>
<td>239.778
<td>0.000</td>
<td>2.085</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
<td>lvds_video_top_inst/LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>15</td>
<td>lvds_video_top_inst/LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>4.171</td>
<td>239.778
<td>0.000</td>
<td>2.085</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
<td>lvds_video_top_inst/LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>16</td>
<td>lvds_video_top_inst/LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>8.341</td>
<td>119.889
<td>0.000</td>
<td>4.171</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
<td>lvds_video_top_inst/LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>17</td>
<td>lvds_video_top_inst/LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>12.512</td>
<td>79.926
<td>0.000</td>
<td>6.256</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
<td>lvds_video_top_inst/LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>I_clk</td>
<td>50.000(MHz)</td>
<td>162.618(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>I_clkin_p</td>
<td>68.508(MHz)</td>
<td>461.006(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>tck_pad_i</td>
<td>20.000(MHz)</td>
<td>119.717(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>bh/clk_100khz</td>
<td>100.000(MHz)</td>
<td>100.570(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUT.default_gen_clk</td>
<td>25.000(MHz)</td>
<td>109.936(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>6</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUTD.default_gen_clk</td>
<td>0.962(MHz)</td>
<td>215.323(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>7</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
<td>68.508(MHz)</td>
<td>70.251(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h4>No timing paths to get frequency of MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h4>No timing paths to get frequency of lvds_video_top_inst/LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of lvds_video_top_inst/LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of lvds_video_top_inst/LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of lvds_video_top_inst/LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>I_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>I_clk</td>
<td>Hold</td>
<td>-1.522</td>
<td>1</td>
</tr>
<tr>
<td>I_clkin_p</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>I_clkin_p</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>bh/clk_100khz</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>bh/clk_100khz</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>lvds_video_top_inst/LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>lvds_video_top_inst/LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>lvds_video_top_inst/LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>lvds_video_top_inst/LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>lvds_video_top_inst/LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>lvds_video_top_inst/LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>lvds_video_top_inst/LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>lvds_video_top_inst/LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.057</td>
<td>bh/cnt_8_s0/Q</td>
<td>bh/r_scl_s1/D</td>
<td>bh/clk_100khz:[R]</td>
<td>bh/clk_100khz:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>9.908</td>
</tr>
<tr>
<td>2</td>
<td>0.362</td>
<td>lvds_video_top_inst/u_filter/center_0_s1/Q</td>
<td>lvds_video_top_inst/u_filter/compare_data_13_s0/D</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>14.597</td>
<td>0.000</td>
<td>14.200</td>
</tr>
<tr>
<td>3</td>
<td>0.387</td>
<td>bh/cnt_8_s0/Q</td>
<td>bh/r_scl_s1/CE</td>
<td>bh/clk_100khz:[R]</td>
<td>bh/clk_100khz:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>9.578</td>
</tr>
<tr>
<td>4</td>
<td>0.411</td>
<td>bh/cnt_8_s0/Q</td>
<td>bh/r_sda_s1/CE</td>
<td>bh/clk_100khz:[R]</td>
<td>bh/clk_100khz:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>9.554</td>
</tr>
<tr>
<td>5</td>
<td>0.594</td>
<td>bh/cnt_8_s0/Q</td>
<td>bh/r_sda_s1/D</td>
<td>bh/clk_100khz:[R]</td>
<td>bh/clk_100khz:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>9.371</td>
</tr>
<tr>
<td>6</td>
<td>1.136</td>
<td>lvds_video_top_inst/u_filter/center_0_s1/Q</td>
<td>lvds_video_top_inst/u_filter/compare_data_1_s0/D</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>14.597</td>
<td>0.000</td>
<td>13.426</td>
</tr>
<tr>
<td>7</td>
<td>1.141</td>
<td>lvds_video_top_inst/u_filter/center_0_s1/Q</td>
<td>lvds_video_top_inst/u_filter/compare_data_0_s0/D</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>14.597</td>
<td>0.000</td>
<td>13.421</td>
</tr>
<tr>
<td>8</td>
<td>1.207</td>
<td>lvds_video_top_inst/u_filter/center_0_s1/Q</td>
<td>lvds_video_top_inst/u_filter/compare_data_2_s0/D</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>14.597</td>
<td>0.000</td>
<td>13.355</td>
</tr>
<tr>
<td>9</td>
<td>1.363</td>
<td>lvds_video_top_inst/u_filter/center_0_s1/Q</td>
<td>lvds_video_top_inst/u_filter/compare_data_6_s0/D</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>14.597</td>
<td>0.000</td>
<td>13.198</td>
</tr>
<tr>
<td>10</td>
<td>1.467</td>
<td>lvds_video_top_inst/u_filter/center_0_s1/Q</td>
<td>lvds_video_top_inst/u_filter/compare_data_5_s0/D</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>14.597</td>
<td>0.000</td>
<td>13.095</td>
</tr>
<tr>
<td>11</td>
<td>1.503</td>
<td>lvds_video_top_inst/u_filter/center_0_s1/Q</td>
<td>lvds_video_top_inst/u_filter/compare_data_4_s0/D</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>14.597</td>
<td>0.000</td>
<td>13.058</td>
</tr>
<tr>
<td>12</td>
<td>1.547</td>
<td>lvds_video_top_inst/u_filter/center_0_s1/Q</td>
<td>lvds_video_top_inst/u_filter/compare_data_9_s0/D</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>14.597</td>
<td>0.000</td>
<td>13.015</td>
</tr>
<tr>
<td>13</td>
<td>1.655</td>
<td>lvds_video_top_inst/u_filter/center_0_s1/Q</td>
<td>lvds_video_top_inst/u_filter/compare_data_12_s0/D</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>14.597</td>
<td>0.000</td>
<td>12.907</td>
</tr>
<tr>
<td>14</td>
<td>1.665</td>
<td>lvds_video_top_inst/u_filter/center_0_s1/Q</td>
<td>lvds_video_top_inst/u_filter/compare_data_7_s0/D</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>14.597</td>
<td>0.000</td>
<td>12.897</td>
</tr>
<tr>
<td>15</td>
<td>1.682</td>
<td>lvds_video_top_inst/u_filter/center_0_s1/Q</td>
<td>lvds_video_top_inst/u_filter/compare_data_11_s0/D</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>14.597</td>
<td>0.000</td>
<td>12.879</td>
</tr>
<tr>
<td>16</td>
<td>1.694</td>
<td>lvds_video_top_inst/u_filter/center_0_s1/Q</td>
<td>lvds_video_top_inst/u_filter/compare_data_10_s0/D</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>14.597</td>
<td>0.000</td>
<td>12.868</td>
</tr>
<tr>
<td>17</td>
<td>1.752</td>
<td>lvds_video_top_inst/u_filter/center_0_s1/Q</td>
<td>lvds_video_top_inst/u_filter/compare_data_3_s0/D</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>14.597</td>
<td>0.000</td>
<td>12.810</td>
</tr>
<tr>
<td>18</td>
<td>1.804</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/slip_s1/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A/CALIB</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[R]</td>
<td>2.085</td>
<td>-2.335</td>
<td>2.581</td>
</tr>
<tr>
<td>19</td>
<td>1.821</td>
<td>lvds_video_top_inst/u_filter/center_0_s1/Q</td>
<td>lvds_video_top_inst/u_filter/compare_data_15_s0/D</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>14.597</td>
<td>0.000</td>
<td>12.741</td>
</tr>
<tr>
<td>20</td>
<td>1.897</td>
<td>lvds_video_top_inst/u_filter/center_0_s1/Q</td>
<td>lvds_video_top_inst/u_filter/compare_data_14_s0/D</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>14.597</td>
<td>0.000</td>
<td>12.665</td>
</tr>
<tr>
<td>21</td>
<td>1.997</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/slip_s1/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A3/CALIB</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[R]</td>
<td>2.085</td>
<td>-2.335</td>
<td>2.388</td>
</tr>
<tr>
<td>22</td>
<td>2.035</td>
<td>lvds_video_top_inst/u_filter/center_0_s1/Q</td>
<td>lvds_video_top_inst/u_filter/compare_data_8_s0/D</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>14.597</td>
<td>0.000</td>
<td>12.527</td>
</tr>
<tr>
<td>23</td>
<td>2.067</td>
<td>bh/cnt_8_s0/Q</td>
<td>bh/ctl_sda_s1/CE</td>
<td>bh/clk_100khz:[R]</td>
<td>bh/clk_100khz:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.898</td>
</tr>
<tr>
<td>24</td>
<td>2.268</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/slip_s1/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A0/CALIB</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[R]</td>
<td>2.085</td>
<td>-2.335</td>
<td>2.117</td>
</tr>
<tr>
<td>25</td>
<td>2.341</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/slip_s1/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A1/CALIB</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[R]</td>
<td>2.085</td>
<td>-2.335</td>
<td>2.044</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-4.317</td>
<td>bh/n54_s0/I0</td>
<td>bh/clk_100khz_s0/D</td>
<td>bh/clk_100khz:[R]</td>
<td>I_clk:[R]</td>
<td>0.000</td>
<td>-4.638</td>
<td>0.366</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-3.056</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A/D</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A/D</td>
<td>I_clkin_p:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[F]</td>
<td>0.000</td>
<td>-2.988</td>
<td>0.000</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-3.049</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A/D</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A/D</td>
<td>I_clkin_p:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.983</td>
<td>0.000</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-1.872</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/slip_s1/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A0/CALIB</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-3.065</td>
<td>1.227</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-1.859</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/slip_s1/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A1/CALIB</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-3.065</td>
<td>1.241</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-1.859</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/slip_s1/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A2/CALIB</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-3.065</td>
<td>1.241</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-1.723</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/slip_s1/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A3/CALIB</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-3.065</td>
<td>1.376</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-1.563</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/slip_s1/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A/CALIB</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-3.065</td>
<td>1.537</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-1.522</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0/D</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0/D</td>
<td>I_clk:[R]</td>
<td>I_clk:[R]</td>
<td>0.000</td>
<td>-1.511</td>
<td>0.000</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-1.318</td>
<td>bh/data_6_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_6_s0/D</td>
<td>bh/clk_100khz:[R]</td>
<td>I_clk:[R]</td>
<td>0.000</td>
<td>-2.269</td>
<td>0.997</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-1.195</td>
<td>bh/data_5_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_5_s0/D</td>
<td>bh/clk_100khz:[R]</td>
<td>I_clk:[R]</td>
<td>0.000</td>
<td>-2.269</td>
<td>1.120</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-1.155</td>
<td>bh/data_10_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_10_s0/D</td>
<td>bh/clk_100khz:[R]</td>
<td>I_clk:[R]</td>
<td>0.000</td>
<td>-2.269</td>
<td>1.160</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-1.047</td>
<td>bh/data_1_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1_s0/D</td>
<td>bh/clk_100khz:[R]</td>
<td>I_clk:[R]</td>
<td>0.000</td>
<td>-2.269</td>
<td>1.268</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-1.047</td>
<td>bh/data_12_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_12_s0/D</td>
<td>bh/clk_100khz:[R]</td>
<td>I_clk:[R]</td>
<td>0.000</td>
<td>-2.269</td>
<td>1.268</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-1.033</td>
<td>bh/data_11_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_11_s0/D</td>
<td>bh/clk_100khz:[R]</td>
<td>I_clk:[R]</td>
<td>0.000</td>
<td>-2.269</td>
<td>1.282</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-1.017</td>
<td>bh/data_8_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s0/D</td>
<td>bh/clk_100khz:[R]</td>
<td>I_clk:[R]</td>
<td>0.000</td>
<td>-2.269</td>
<td>1.298</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-1.007</td>
<td>bh/data_3_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_3_s0/D</td>
<td>bh/clk_100khz:[R]</td>
<td>I_clk:[R]</td>
<td>0.000</td>
<td>-2.269</td>
<td>1.308</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-1.005</td>
<td>bh/data_7_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_7_s0/D</td>
<td>bh/clk_100khz:[R]</td>
<td>I_clk:[R]</td>
<td>0.000</td>
<td>-2.269</td>
<td>1.310</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-0.892</td>
<td>bh/data_2_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_2_s0/D</td>
<td>bh/clk_100khz:[R]</td>
<td>I_clk:[R]</td>
<td>0.000</td>
<td>-2.269</td>
<td>1.423</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-0.857</td>
<td>bh/data_0_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_0_s0/D</td>
<td>bh/clk_100khz:[R]</td>
<td>I_clk:[R]</td>
<td>0.000</td>
<td>-2.269</td>
<td>1.458</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-0.747</td>
<td>bh/data_9_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_9_s0/D</td>
<td>bh/clk_100khz:[R]</td>
<td>I_clk:[R]</td>
<td>0.000</td>
<td>-2.269</td>
<td>1.568</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-0.720</td>
<td>bh/data_13_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_13_s0/D</td>
<td>bh/clk_100khz:[R]</td>
<td>I_clk:[R]</td>
<td>0.000</td>
<td>-2.269</td>
<td>1.595</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-0.596</td>
<td>bh/data_4_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_4_s0/D</td>
<td>bh/clk_100khz:[R]</td>
<td>I_clk:[R]</td>
<td>0.000</td>
<td>-2.269</td>
<td>1.719</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-0.558</td>
<td>bh/data_14_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_14_s0/D</td>
<td>bh/clk_100khz:[R]</td>
<td>I_clk:[R]</td>
<td>0.000</td>
<td>-2.269</td>
<td>1.757</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-0.281</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_9_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/D</td>
<td>I_clk:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>-1.057</td>
<td>0.821</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-1.066</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/RESETN</td>
<td>I_clkin_p:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[R]</td>
<td>2.085</td>
<td>0.218</td>
<td>2.868</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.700</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A0/RESET</td>
<td>I_clkin_p:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[R]</td>
<td>2.085</td>
<td>0.479</td>
<td>2.154</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-0.700</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A1/RESET</td>
<td>I_clkin_p:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[R]</td>
<td>2.085</td>
<td>0.479</td>
<td>2.154</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-0.700</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A2/RESET</td>
<td>I_clkin_p:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[R]</td>
<td>2.085</td>
<td>0.479</td>
<td>2.154</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-0.700</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A3/RESET</td>
<td>I_clkin_p:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[R]</td>
<td>2.085</td>
<td>0.479</td>
<td>2.154</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-0.700</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A/RESET</td>
<td>I_clkin_p:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[R]</td>
<td>2.085</td>
<td>0.479</td>
<td>2.154</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-0.692</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A0/RESET</td>
<td>I_clkin_p:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[F]</td>
<td>2.085</td>
<td>0.473</td>
<td>2.154</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-0.692</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A1/RESET</td>
<td>I_clkin_p:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[F]</td>
<td>2.085</td>
<td>0.473</td>
<td>2.154</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-0.692</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A2/RESET</td>
<td>I_clkin_p:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[F]</td>
<td>2.085</td>
<td>0.473</td>
<td>2.154</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-0.692</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A3/RESET</td>
<td>I_clkin_p:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[F]</td>
<td>2.085</td>
<td>0.473</td>
<td>2.154</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-0.692</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A/RESET</td>
<td>I_clkin_p:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[F]</td>
<td>2.085</td>
<td>0.473</td>
<td>2.154</td>
</tr>
<tr>
<td>12</td>
<td>9.477</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A0/RESET</td>
<td>I_clkin_p:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>14.597</td>
<td>2.814</td>
<td>2.154</td>
</tr>
<tr>
<td>13</td>
<td>9.477</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A1/RESET</td>
<td>I_clkin_p:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>14.597</td>
<td>2.814</td>
<td>2.154</td>
</tr>
<tr>
<td>14</td>
<td>9.477</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A2/RESET</td>
<td>I_clkin_p:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>14.597</td>
<td>2.814</td>
<td>2.154</td>
</tr>
<tr>
<td>15</td>
<td>9.477</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A3/RESET</td>
<td>I_clkin_p:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>14.597</td>
<td>2.814</td>
<td>2.154</td>
</tr>
<tr>
<td>16</td>
<td>9.477</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A/RESET</td>
<td>I_clkin_p:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>14.597</td>
<td>2.814</td>
<td>2.154</td>
</tr>
<tr>
<td>17</td>
<td>9.551</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/O_data_r_7_s0/CLEAR</td>
<td>I_clkin_p:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>14.597</td>
<td>2.814</td>
<td>2.162</td>
</tr>
<tr>
<td>18</td>
<td>9.551</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/O_de_s0/CLEAR</td>
<td>I_clkin_p:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>14.597</td>
<td>2.814</td>
<td>2.162</td>
</tr>
<tr>
<td>19</td>
<td>9.551</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/O_hs_s0/CLEAR</td>
<td>I_clkin_p:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>14.597</td>
<td>2.814</td>
<td>2.162</td>
</tr>
<tr>
<td>20</td>
<td>9.551</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/O_data_b_0_s0/CLEAR</td>
<td>I_clkin_p:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>14.597</td>
<td>2.814</td>
<td>2.162</td>
</tr>
<tr>
<td>21</td>
<td>9.551</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/O_data_b_1_s0/CLEAR</td>
<td>I_clkin_p:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>14.597</td>
<td>2.814</td>
<td>2.162</td>
</tr>
<tr>
<td>22</td>
<td>9.551</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/O_data_b_2_s0/CLEAR</td>
<td>I_clkin_p:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>14.597</td>
<td>2.814</td>
<td>2.162</td>
</tr>
<tr>
<td>23</td>
<td>9.551</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/O_data_b_4_s0/CLEAR</td>
<td>I_clkin_p:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>14.597</td>
<td>2.814</td>
<td>2.162</td>
</tr>
<tr>
<td>24</td>
<td>9.551</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/O_data_b_6_s0/CLEAR</td>
<td>I_clkin_p:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>14.597</td>
<td>2.814</td>
<td>2.162</td>
</tr>
<tr>
<td>25</td>
<td>9.551</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/O_data_b_7_s0/CLEAR</td>
<td>I_clkin_p:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>14.597</td>
<td>2.814</td>
<td>2.162</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-1.612</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/CLEAR</td>
<td>I_clk:[F]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>-2.041</td>
<td>0.475</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-1.336</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0/CLEAR</td>
<td>I_clk:[F]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>-2.041</td>
<td>0.751</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-1.336</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0/CLEAR</td>
<td>I_clk:[F]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>-2.041</td>
<td>0.751</td>
</tr>
<tr>
<td>4</td>
<td>0.248</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A0/RESET</td>
<td>I_clkin_p:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[F]</td>
<td>0.000</td>
<td>-1.080</td>
<td>1.475</td>
</tr>
<tr>
<td>5</td>
<td>0.248</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A1/RESET</td>
<td>I_clkin_p:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[F]</td>
<td>0.000</td>
<td>-1.080</td>
<td>1.475</td>
</tr>
<tr>
<td>6</td>
<td>0.248</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A2/RESET</td>
<td>I_clkin_p:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[F]</td>
<td>0.000</td>
<td>-1.080</td>
<td>1.475</td>
</tr>
<tr>
<td>7</td>
<td>0.248</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A3/RESET</td>
<td>I_clkin_p:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[F]</td>
<td>0.000</td>
<td>-1.080</td>
<td>1.475</td>
</tr>
<tr>
<td>8</td>
<td>0.248</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A/RESET</td>
<td>I_clkin_p:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[F]</td>
<td>0.000</td>
<td>-1.080</td>
<td>1.475</td>
</tr>
<tr>
<td>9</td>
<td>0.256</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A0/RESET</td>
<td>I_clkin_p:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.074</td>
<td>1.475</td>
</tr>
<tr>
<td>10</td>
<td>0.256</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A1/RESET</td>
<td>I_clkin_p:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.074</td>
<td>1.475</td>
</tr>
<tr>
<td>11</td>
<td>0.256</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A2/RESET</td>
<td>I_clkin_p:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.074</td>
<td>1.475</td>
</tr>
<tr>
<td>12</td>
<td>0.256</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A3/RESET</td>
<td>I_clkin_p:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.074</td>
<td>1.475</td>
</tr>
<tr>
<td>13</td>
<td>0.256</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A/RESET</td>
<td>I_clkin_p:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.074</td>
<td>1.475</td>
</tr>
<tr>
<td>14</td>
<td>0.616</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/RESETN</td>
<td>I_clkin_p:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.275</td>
<td>1.936</td>
</tr>
<tr>
<td>15</td>
<td>3.320</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A0/RESET</td>
<td>I_clkin_p:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>1.990</td>
<td>1.475</td>
</tr>
<tr>
<td>16</td>
<td>3.320</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A1/RESET</td>
<td>I_clkin_p:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>1.990</td>
<td>1.475</td>
</tr>
<tr>
<td>17</td>
<td>3.320</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A2/RESET</td>
<td>I_clkin_p:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>1.990</td>
<td>1.475</td>
</tr>
<tr>
<td>18</td>
<td>3.320</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A3/RESET</td>
<td>I_clkin_p:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>1.990</td>
<td>1.475</td>
</tr>
<tr>
<td>19</td>
<td>3.320</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A/RESET</td>
<td>I_clkin_p:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>1.990</td>
<td>1.475</td>
</tr>
<tr>
<td>20</td>
<td>3.414</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/slip_s1/CLEAR</td>
<td>I_clkin_p:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>1.990</td>
<td>1.470</td>
</tr>
<tr>
<td>21</td>
<td>3.414</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/clock_word_lock_s0/CLEAR</td>
<td>I_clkin_p:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>1.990</td>
<td>1.470</td>
</tr>
<tr>
<td>22</td>
<td>3.414</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/dphase_lock_d2_s0/CLEAR</td>
<td>I_clkin_p:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>1.990</td>
<td>1.470</td>
</tr>
<tr>
<td>23</td>
<td>3.414</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/dphase_lock_d1_s0/CLEAR</td>
<td>I_clkin_p:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>1.990</td>
<td>1.470</td>
</tr>
<tr>
<td>24</td>
<td>3.414</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/O_vs_s0/CLEAR</td>
<td>I_clkin_p:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>1.990</td>
<td>1.470</td>
</tr>
<tr>
<td>25</td>
<td>3.414</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/O_data_b_5_s0/CLEAR</td>
<td>I_clkin_p:[R]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>1.990</td>
<td>1.470</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>2.600</td>
<td>3.600</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>bh/clk_100khz</td>
<td>bh/cnt_11_s0</td>
</tr>
<tr>
<td>2</td>
<td>2.600</td>
<td>3.600</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>bh/clk_100khz</td>
<td>bh/cnt_10_s0</td>
</tr>
<tr>
<td>3</td>
<td>2.600</td>
<td>3.600</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>bh/clk_100khz</td>
<td>bh/cnt_9_s0</td>
</tr>
<tr>
<td>4</td>
<td>2.600</td>
<td>3.600</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>bh/clk_100khz</td>
<td>bh/cnt_8_s0</td>
</tr>
<tr>
<td>5</td>
<td>2.600</td>
<td>3.600</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>bh/clk_100khz</td>
<td>bh/data_2_s0</td>
</tr>
<tr>
<td>6</td>
<td>2.600</td>
<td>3.600</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>bh/clk_100khz</td>
<td>bh/data_1_s0</td>
</tr>
<tr>
<td>7</td>
<td>2.600</td>
<td>3.600</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>bh/clk_100khz</td>
<td>bh/data_0_s0</td>
</tr>
<tr>
<td>8</td>
<td>2.600</td>
<td>3.600</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>bh/clk_100khz</td>
<td>bh/r_sda_s1</td>
</tr>
<tr>
<td>9</td>
<td>2.600</td>
<td>3.600</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>bh/clk_100khz</td>
<td>bh/r_scl_s1</td>
</tr>
<tr>
<td>10</td>
<td>2.600</td>
<td>3.600</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>bh/clk_100khz</td>
<td>bh/ctl_sda_s1</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.057</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.399</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.455</td>
</tr>
<tr>
<td class="label">From</td>
<td>bh/cnt_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>bh/r_scl_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>bh/clk_100khz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>bh/clk_100khz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bh/clk_100khz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>R24C25[0][B]</td>
<td>bh/clk_100khz_s0/Q</td>
</tr>
<tr>
<td>3.490</td>
<td>3.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C67[2][A]</td>
<td>bh/cnt_8_s0/CLK</td>
</tr>
<tr>
<td>3.722</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R22C67[2][A]</td>
<td style=" font-weight:bold;">bh/cnt_8_s0/Q</td>
</tr>
<tr>
<td>4.421</td>
<td>0.699</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C58[3][B]</td>
<td>bh/n1384_s3/I1</td>
</tr>
<tr>
<td>4.976</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R24C58[3][B]</td>
<td style=" background: #97FFFF;">bh/n1384_s3/F</td>
</tr>
<tr>
<td>6.507</td>
<td>1.531</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C28[3][A]</td>
<td>bh/n1384_s5/I0</td>
</tr>
<tr>
<td>6.960</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R23C28[3][A]</td>
<td style=" background: #97FFFF;">bh/n1384_s5/F</td>
</tr>
<tr>
<td>8.393</td>
<td>1.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C51[3][A]</td>
<td>bh/n1224_s10/I1</td>
</tr>
<tr>
<td>8.855</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C51[3][A]</td>
<td style=" background: #97FFFF;">bh/n1224_s10/F</td>
</tr>
<tr>
<td>9.027</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C51[3][B]</td>
<td>bh/n1224_s6/I1</td>
</tr>
<tr>
<td>9.582</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R24C51[3][B]</td>
<td style=" background: #97FFFF;">bh/n1224_s6/F</td>
</tr>
<tr>
<td>10.029</td>
<td>0.446</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C42[3][B]</td>
<td>bh/n1226_s3/I3</td>
</tr>
<tr>
<td>10.491</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R24C42[3][B]</td>
<td style=" background: #97FFFF;">bh/n1226_s3/F</td>
</tr>
<tr>
<td>10.664</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C42[0][B]</td>
<td>bh/n1226_s0/I2</td>
</tr>
<tr>
<td>11.117</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C42[0][B]</td>
<td style=" background: #97FFFF;">bh/n1226_s0/F</td>
</tr>
<tr>
<td>13.399</td>
<td>2.281</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR28[A]</td>
<td style=" font-weight:bold;">bh/r_scl_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bh/clk_100khz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>R24C25[0][B]</td>
<td>bh/clk_100khz_s0/Q</td>
</tr>
<tr>
<td>13.490</td>
<td>3.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR28[A]</td>
<td>bh/r_scl_s1/CLK</td>
</tr>
<tr>
<td>13.455</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR28[A]</td>
<td>bh/r_scl_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.490, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.940, 29.672%; route: 6.736, 67.986%; tC2Q: 0.232, 2.341%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.490, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.362</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.800</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.163</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/u_filter/center_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/u_filter/compare_data_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C58[1][A]</td>
<td>lvds_video_top_inst/u_filter/center_0_s1/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>287</td>
<td>R47C58[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/u_filter/center_0_s1/Q</td>
</tr>
<tr>
<td>9.831</td>
<td>6.998</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R31C23</td>
<td>lvds_video_top_inst/u_filter/gray_ram_gray_ram_0_3_s0/RAD[0]</td>
</tr>
<tr>
<td>10.348</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C23</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_gray_ram_0_3_s0/DO[1]</td>
</tr>
<tr>
<td>11.274</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C29[3][A]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_410_G[3]_s10/I0</td>
</tr>
<tr>
<td>11.727</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C29[3][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_410_G[3]_s10/F</td>
</tr>
<tr>
<td>12.897</td>
<td>1.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C36[3][A]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_403_G[0]_s47/I2</td>
</tr>
<tr>
<td>13.350</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C36[3][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_403_G[0]_s47/F</td>
</tr>
<tr>
<td>13.350</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C36[3][A]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_403_G[0]_s23/I0</td>
</tr>
<tr>
<td>13.453</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C36[3][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_403_G[0]_s23/O</td>
</tr>
<tr>
<td>13.453</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C36[2][B]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_403_G[0]_s11/I0</td>
</tr>
<tr>
<td>13.556</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C36[2][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_403_G[0]_s11/O</td>
</tr>
<tr>
<td>13.556</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C36[1][B]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_403_G[0]_s5/I0</td>
</tr>
<tr>
<td>13.659</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C36[1][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_403_G[0]_s5/O</td>
</tr>
<tr>
<td>15.133</td>
<td>1.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C48[3][B]</td>
<td>lvds_video_top_inst/u_filter/n195_s24/I2</td>
</tr>
<tr>
<td>15.688</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R48C48[3][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/n195_s24/F</td>
</tr>
<tr>
<td>16.251</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C46[1][B]</td>
<td>lvds_video_top_inst/u_filter/n195_s21/I3</td>
</tr>
<tr>
<td>16.800</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R48C46[1][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/n195_s21/F</td>
</tr>
<tr>
<td>16.800</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C46[1][B]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/u_filter/compare_data_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.926</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>17.198</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C46[1][B]</td>
<td>lvds_video_top_inst/u_filter/compare_data_13_s0/CLK</td>
</tr>
<tr>
<td>17.163</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C46[1][B]</td>
<td>lvds_video_top_inst/u_filter/compare_data_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>14.597</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.836, 19.972%; route: 11.132, 78.394%; tC2Q: 0.232, 1.634%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.387</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.069</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.455</td>
</tr>
<tr>
<td class="label">From</td>
<td>bh/cnt_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>bh/r_scl_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>bh/clk_100khz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>bh/clk_100khz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bh/clk_100khz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>R24C25[0][B]</td>
<td>bh/clk_100khz_s0/Q</td>
</tr>
<tr>
<td>3.490</td>
<td>3.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C67[2][A]</td>
<td>bh/cnt_8_s0/CLK</td>
</tr>
<tr>
<td>3.722</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R22C67[2][A]</td>
<td style=" font-weight:bold;">bh/cnt_8_s0/Q</td>
</tr>
<tr>
<td>4.421</td>
<td>0.699</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C58[3][B]</td>
<td>bh/n1384_s3/I1</td>
</tr>
<tr>
<td>4.976</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R24C58[3][B]</td>
<td style=" background: #97FFFF;">bh/n1384_s3/F</td>
</tr>
<tr>
<td>6.507</td>
<td>1.531</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C28[3][A]</td>
<td>bh/n1384_s5/I0</td>
</tr>
<tr>
<td>6.960</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R23C28[3][A]</td>
<td style=" background: #97FFFF;">bh/n1384_s5/F</td>
</tr>
<tr>
<td>8.393</td>
<td>1.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C51[3][A]</td>
<td>bh/n1224_s10/I1</td>
</tr>
<tr>
<td>8.855</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C51[3][A]</td>
<td style=" background: #97FFFF;">bh/n1224_s10/F</td>
</tr>
<tr>
<td>9.027</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C51[3][B]</td>
<td>bh/n1224_s6/I1</td>
</tr>
<tr>
<td>9.582</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R24C51[3][B]</td>
<td style=" background: #97FFFF;">bh/n1224_s6/F</td>
</tr>
<tr>
<td>10.029</td>
<td>0.446</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C42[3][B]</td>
<td>bh/n1226_s3/I3</td>
</tr>
<tr>
<td>10.491</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R24C42[3][B]</td>
<td style=" background: #97FFFF;">bh/n1226_s3/F</td>
</tr>
<tr>
<td>10.664</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C42[0][A]</td>
<td>bh/n1228_s5/I2</td>
</tr>
<tr>
<td>11.234</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C42[0][A]</td>
<td style=" background: #97FFFF;">bh/n1228_s5/F</td>
</tr>
<tr>
<td>13.069</td>
<td>1.834</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR28[A]</td>
<td style=" font-weight:bold;">bh/r_scl_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bh/clk_100khz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>R24C25[0][B]</td>
<td>bh/clk_100khz_s0/Q</td>
</tr>
<tr>
<td>13.490</td>
<td>3.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR28[A]</td>
<td>bh/r_scl_s1/CLK</td>
</tr>
<tr>
<td>13.455</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR28[A]</td>
<td>bh/r_scl_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.490, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.057, 31.916%; route: 6.289, 65.662%; tC2Q: 0.232, 2.422%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.490, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.411</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.044</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.455</td>
</tr>
<tr>
<td class="label">From</td>
<td>bh/cnt_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>bh/r_sda_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>bh/clk_100khz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>bh/clk_100khz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bh/clk_100khz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>R24C25[0][B]</td>
<td>bh/clk_100khz_s0/Q</td>
</tr>
<tr>
<td>3.490</td>
<td>3.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C67[2][A]</td>
<td>bh/cnt_8_s0/CLK</td>
</tr>
<tr>
<td>3.722</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R22C67[2][A]</td>
<td style=" font-weight:bold;">bh/cnt_8_s0/Q</td>
</tr>
<tr>
<td>4.421</td>
<td>0.699</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C58[3][B]</td>
<td>bh/n1384_s3/I1</td>
</tr>
<tr>
<td>4.976</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R24C58[3][B]</td>
<td style=" background: #97FFFF;">bh/n1384_s3/F</td>
</tr>
<tr>
<td>6.507</td>
<td>1.531</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C28[3][A]</td>
<td>bh/n1384_s5/I0</td>
</tr>
<tr>
<td>6.960</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R23C28[3][A]</td>
<td style=" background: #97FFFF;">bh/n1384_s5/F</td>
</tr>
<tr>
<td>8.254</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C41[1][B]</td>
<td>bh/n1232_s15/I0</td>
</tr>
<tr>
<td>8.771</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C41[1][B]</td>
<td style=" background: #97FFFF;">bh/n1232_s15/F</td>
</tr>
<tr>
<td>9.022</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C41[3][B]</td>
<td>bh/n1232_s8/I0</td>
</tr>
<tr>
<td>9.539</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C41[3][B]</td>
<td style=" background: #97FFFF;">bh/n1232_s8/F</td>
</tr>
<tr>
<td>9.786</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C39[3][B]</td>
<td>bh/n1232_s6/I1</td>
</tr>
<tr>
<td>10.303</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C39[3][B]</td>
<td style=" background: #97FFFF;">bh/n1232_s6/F</td>
</tr>
<tr>
<td>11.015</td>
<td>0.712</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C55[3][B]</td>
<td>bh/n1232_s5/I1</td>
</tr>
<tr>
<td>11.564</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C55[3][B]</td>
<td style=" background: #97FFFF;">bh/n1232_s5/F</td>
</tr>
<tr>
<td>13.044</td>
<td>1.479</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR28[B]</td>
<td style=" font-weight:bold;">bh/r_sda_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bh/clk_100khz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>R24C25[0][B]</td>
<td>bh/clk_100khz_s0/Q</td>
</tr>
<tr>
<td>13.490</td>
<td>3.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR28[B]</td>
<td>bh/r_sda_s1/CLK</td>
</tr>
<tr>
<td>13.455</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR28[B]</td>
<td>bh/r_sda_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.490, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.108, 32.532%; route: 6.214, 65.039%; tC2Q: 0.232, 2.428%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.490, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.594</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.861</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.455</td>
</tr>
<tr>
<td class="label">From</td>
<td>bh/cnt_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>bh/r_sda_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>bh/clk_100khz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>bh/clk_100khz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bh/clk_100khz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>R24C25[0][B]</td>
<td>bh/clk_100khz_s0/Q</td>
</tr>
<tr>
<td>3.490</td>
<td>3.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C67[2][A]</td>
<td>bh/cnt_8_s0/CLK</td>
</tr>
<tr>
<td>3.722</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R22C67[2][A]</td>
<td style=" font-weight:bold;">bh/cnt_8_s0/Q</td>
</tr>
<tr>
<td>4.421</td>
<td>0.699</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C58[3][B]</td>
<td>bh/n1384_s3/I1</td>
</tr>
<tr>
<td>4.976</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R24C58[3][B]</td>
<td style=" background: #97FFFF;">bh/n1384_s3/F</td>
</tr>
<tr>
<td>6.507</td>
<td>1.531</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C28[0][B]</td>
<td>bh/n1221_s6/I3</td>
</tr>
<tr>
<td>6.960</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R23C28[0][B]</td>
<td style=" background: #97FFFF;">bh/n1221_s6/F</td>
</tr>
<tr>
<td>7.666</td>
<td>0.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C36[3][B]</td>
<td>bh/n1230_s12/I3</td>
</tr>
<tr>
<td>8.183</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C36[3][B]</td>
<td style=" background: #97FFFF;">bh/n1230_s12/F</td>
</tr>
<tr>
<td>8.867</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C40[3][A]</td>
<td>bh/n1230_s4/I3</td>
</tr>
<tr>
<td>9.437</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C40[3][A]</td>
<td style=" background: #97FFFF;">bh/n1230_s4/F</td>
</tr>
<tr>
<td>9.438</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C40[3][B]</td>
<td>bh/n1230_s2/I0</td>
</tr>
<tr>
<td>9.891</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R24C40[3][B]</td>
<td style=" background: #97FFFF;">bh/n1230_s2/F</td>
</tr>
<tr>
<td>10.613</td>
<td>0.721</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C55[3][A]</td>
<td>bh/n1230_s0/I2</td>
</tr>
<tr>
<td>11.066</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C55[3][A]</td>
<td style=" background: #97FFFF;">bh/n1230_s0/F</td>
</tr>
<tr>
<td>12.861</td>
<td>1.796</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR28[B]</td>
<td style=" font-weight:bold;">bh/r_sda_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bh/clk_100khz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>R24C25[0][B]</td>
<td>bh/clk_100khz_s0/Q</td>
</tr>
<tr>
<td>13.490</td>
<td>3.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR28[B]</td>
<td>bh/r_sda_s1/CLK</td>
</tr>
<tr>
<td>13.455</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR28[B]</td>
<td>bh/r_sda_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.490, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.001, 32.024%; route: 6.138, 65.500%; tC2Q: 0.232, 2.476%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.490, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.136</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.027</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.163</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/u_filter/center_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/u_filter/compare_data_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C58[1][A]</td>
<td>lvds_video_top_inst/u_filter/center_0_s1/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>287</td>
<td>R47C58[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/u_filter/center_0_s1/Q</td>
</tr>
<tr>
<td>9.831</td>
<td>6.998</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R32C23</td>
<td>lvds_video_top_inst/u_filter/gray_ram_gray_ram_1_0_s0/RAD[0]</td>
</tr>
<tr>
<td>10.348</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C23</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_gray_ram_1_0_s0/DO[1]</td>
</tr>
<tr>
<td>11.274</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C29[2][B]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_42_G[3]_s10/I0</td>
</tr>
<tr>
<td>11.645</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C29[2][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_42_G[3]_s10/F</td>
</tr>
<tr>
<td>12.544</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C36[1][A]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_31_G[0]_s51/I2</td>
</tr>
<tr>
<td>12.997</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C36[1][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_31_G[0]_s51/F</td>
</tr>
<tr>
<td>12.997</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C36[1][A]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_31_G[0]_s25/I0</td>
</tr>
<tr>
<td>13.100</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C36[1][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_31_G[0]_s25/O</td>
</tr>
<tr>
<td>13.100</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C36[0][B]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_31_G[0]_s12/I0</td>
</tr>
<tr>
<td>13.203</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C36[0][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_31_G[0]_s12/O</td>
</tr>
<tr>
<td>13.203</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C36[1][B]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_31_G[0]_s5/I1</td>
</tr>
<tr>
<td>13.306</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C36[1][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_31_G[0]_s5/O</td>
</tr>
<tr>
<td>14.538</td>
<td>1.232</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R46C48[0][A]</td>
<td>lvds_video_top_inst/u_filter/n207_s23/I0</td>
</tr>
<tr>
<td>14.909</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R46C48[0][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/n207_s23/F</td>
</tr>
<tr>
<td>15.565</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C48[0][A]</td>
<td>lvds_video_top_inst/u_filter/n207_s21/I3</td>
</tr>
<tr>
<td>16.027</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R51C48[0][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/n207_s21/F</td>
</tr>
<tr>
<td>16.027</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C48[0][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/u_filter/compare_data_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.926</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>17.198</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C48[0][A]</td>
<td>lvds_video_top_inst/u_filter/compare_data_1_s0/CLK</td>
</tr>
<tr>
<td>17.163</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C48[0][A]</td>
<td>lvds_video_top_inst/u_filter/compare_data_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>14.597</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.483, 18.494%; route: 10.711, 79.778%; tC2Q: 0.232, 1.728%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.141</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.021</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.163</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/u_filter/center_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/u_filter/compare_data_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C58[1][A]</td>
<td>lvds_video_top_inst/u_filter/center_0_s1/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>287</td>
<td>R47C58[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/u_filter/center_0_s1/Q</td>
</tr>
<tr>
<td>9.831</td>
<td>6.998</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R32C23</td>
<td>lvds_video_top_inst/u_filter/gray_ram_gray_ram_1_0_s0/RAD[0]</td>
</tr>
<tr>
<td>10.348</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C23</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_gray_ram_1_0_s0/DO[0]</td>
</tr>
<tr>
<td>11.303</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C30[2][A]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_11_G[3]_s10/I0</td>
</tr>
<tr>
<td>11.858</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C30[2][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_11_G[3]_s10/F</td>
</tr>
<tr>
<td>12.513</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C35[1][A]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_0_G[0]_s51/I2</td>
</tr>
<tr>
<td>12.884</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C35[1][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_0_G[0]_s51/F</td>
</tr>
<tr>
<td>12.884</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C35[1][A]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_0_G[0]_s25/I0</td>
</tr>
<tr>
<td>12.987</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C35[1][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_0_G[0]_s25/O</td>
</tr>
<tr>
<td>12.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C35[0][B]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_0_G[0]_s12/I0</td>
</tr>
<tr>
<td>13.090</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C35[0][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_0_G[0]_s12/O</td>
</tr>
<tr>
<td>13.090</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C35[1][B]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_0_G[0]_s5/I1</td>
</tr>
<tr>
<td>13.193</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C35[1][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_0_G[0]_s5/O</td>
</tr>
<tr>
<td>14.348</td>
<td>1.155</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R46C50[0][A]</td>
<td>lvds_video_top_inst/u_filter/n208_s23/I0</td>
</tr>
<tr>
<td>14.903</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R46C50[0][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/n208_s23/F</td>
</tr>
<tr>
<td>15.559</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C50[0][B]</td>
<td>lvds_video_top_inst/u_filter/n208_s21/I3</td>
</tr>
<tr>
<td>16.021</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R51C50[0][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/n208_s21/F</td>
</tr>
<tr>
<td>16.021</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C50[0][B]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/u_filter/compare_data_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.926</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>17.198</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C50[0][B]</td>
<td>lvds_video_top_inst/u_filter/compare_data_0_s0/CLK</td>
</tr>
<tr>
<td>17.163</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C50[0][B]</td>
<td>lvds_video_top_inst/u_filter/compare_data_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>14.597</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.769, 20.632%; route: 10.420, 77.639%; tC2Q: 0.232, 1.729%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.207</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.956</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.163</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/u_filter/center_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/u_filter/compare_data_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C58[1][A]</td>
<td>lvds_video_top_inst/u_filter/center_0_s1/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>287</td>
<td>R47C58[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/u_filter/center_0_s1/Q</td>
</tr>
<tr>
<td>9.882</td>
<td>7.049</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R32C21</td>
<td>lvds_video_top_inst/u_filter/gray_ram_gray_ram_0_0_s0/RAD[0]</td>
</tr>
<tr>
<td>10.399</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C21</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_gray_ram_0_0_s0/DO[2]</td>
</tr>
<tr>
<td>10.841</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C30[3][B]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_69_G[3]_s10/I0</td>
</tr>
<tr>
<td>11.212</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C30[3][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_69_G[3]_s10/F</td>
</tr>
<tr>
<td>12.288</td>
<td>1.077</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C37[3][A]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_62_G[0]_s47/I2</td>
</tr>
<tr>
<td>12.741</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C37[3][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_62_G[0]_s47/F</td>
</tr>
<tr>
<td>12.741</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C37[3][A]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_62_G[0]_s23/I0</td>
</tr>
<tr>
<td>12.844</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C37[3][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_62_G[0]_s23/O</td>
</tr>
<tr>
<td>12.844</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C37[2][B]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_62_G[0]_s11/I0</td>
</tr>
<tr>
<td>12.947</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C37[2][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_62_G[0]_s11/O</td>
</tr>
<tr>
<td>12.947</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C37[1][B]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_62_G[0]_s5/I0</td>
</tr>
<tr>
<td>13.050</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C37[1][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_62_G[0]_s5/O</td>
</tr>
<tr>
<td>14.448</td>
<td>1.398</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R46C50[2][B]</td>
<td>lvds_video_top_inst/u_filter/n206_s23/I0</td>
</tr>
<tr>
<td>14.901</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R46C50[2][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/n206_s23/F</td>
</tr>
<tr>
<td>15.585</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C50[0][A]</td>
<td>lvds_video_top_inst/u_filter/n206_s21/I3</td>
</tr>
<tr>
<td>15.956</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R51C50[0][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/n206_s21/F</td>
</tr>
<tr>
<td>15.956</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C50[0][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/u_filter/compare_data_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.926</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>17.198</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C50[0][A]</td>
<td>lvds_video_top_inst/u_filter/compare_data_2_s0/CLK</td>
</tr>
<tr>
<td>17.163</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C50[0][A]</td>
<td>lvds_video_top_inst/u_filter/compare_data_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>14.597</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.474, 18.525%; route: 10.649, 79.738%; tC2Q: 0.232, 1.737%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.363</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.799</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.163</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/u_filter/center_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/u_filter/compare_data_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C58[1][A]</td>
<td>lvds_video_top_inst/u_filter/center_0_s1/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>287</td>
<td>R47C58[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/u_filter/center_0_s1/Q</td>
</tr>
<tr>
<td>4.846</td>
<td>2.014</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C52[0][A]</td>
<td>lvds_video_top_inst/u_filter/right_0_s142/I0</td>
</tr>
<tr>
<td>5.363</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>184</td>
<td>R33C52[0][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/right_0_s142/F</td>
</tr>
<tr>
<td>10.554</td>
<td>5.191</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R59C29</td>
<td>lvds_video_top_inst/u_filter/gray_ram_gray_ram_1_1_s1/RAD[0]</td>
</tr>
<tr>
<td>11.071</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R59C29</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_gray_ram_1_1_s1/DO[2]</td>
</tr>
<tr>
<td>11.860</td>
<td>0.789</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C37[2][A]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_197_G[3]_s11/I0</td>
</tr>
<tr>
<td>12.377</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R57C37[2][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_197_G[3]_s11/F</td>
</tr>
<tr>
<td>13.033</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C41[1][A]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_186_G[0]_s59/I2</td>
</tr>
<tr>
<td>13.486</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R57C41[1][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_186_G[0]_s59/F</td>
</tr>
<tr>
<td>13.486</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C41[1][A]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_186_G[0]_s29/I0</td>
</tr>
<tr>
<td>13.589</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R57C41[1][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_186_G[0]_s29/O</td>
</tr>
<tr>
<td>13.589</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C41[0][B]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_186_G[0]_s14/I0</td>
</tr>
<tr>
<td>13.692</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R57C41[0][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_186_G[0]_s14/O</td>
</tr>
<tr>
<td>13.692</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C41[1][B]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_186_G[0]_s6/I1</td>
</tr>
<tr>
<td>13.795</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R57C41[1][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_186_G[0]_s6/O</td>
</tr>
<tr>
<td>14.679</td>
<td>0.884</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C46[2][B]</td>
<td>lvds_video_top_inst/u_filter/n202_s23/I0</td>
</tr>
<tr>
<td>15.249</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R48C46[2][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/n202_s23/F</td>
</tr>
<tr>
<td>15.250</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C46[1][A]</td>
<td>lvds_video_top_inst/u_filter/n202_s21/I2</td>
</tr>
<tr>
<td>15.799</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C46[1][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/n202_s21/F</td>
</tr>
<tr>
<td>15.799</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C46[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/u_filter/compare_data_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.926</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>17.198</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C46[1][A]</td>
<td>lvds_video_top_inst/u_filter/compare_data_6_s0/CLK</td>
</tr>
<tr>
<td>17.163</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C46[1][A]</td>
<td>lvds_video_top_inst/u_filter/compare_data_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>14.597</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.432, 26.003%; route: 9.534, 72.239%; tC2Q: 0.232, 1.758%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.467</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.696</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.163</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/u_filter/center_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/u_filter/compare_data_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C58[1][A]</td>
<td>lvds_video_top_inst/u_filter/center_0_s1/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>287</td>
<td>R47C58[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/u_filter/center_0_s1/Q</td>
</tr>
<tr>
<td>4.846</td>
<td>2.014</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C52[0][A]</td>
<td>lvds_video_top_inst/u_filter/right_0_s142/I0</td>
</tr>
<tr>
<td>5.363</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>184</td>
<td>R33C52[0][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/right_0_s142/F</td>
</tr>
<tr>
<td>10.294</td>
<td>4.931</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R59C30</td>
<td>lvds_video_top_inst/u_filter/gray_ram_gray_ram_2_1_s1/RAD[0]</td>
</tr>
<tr>
<td>10.811</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R59C30</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_gray_ram_2_1_s1/DO[1]</td>
</tr>
<tr>
<td>11.329</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C36[3][A]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_164_G[3]_s11/I0</td>
</tr>
<tr>
<td>11.884</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R59C36[3][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_164_G[3]_s11/F</td>
</tr>
<tr>
<td>12.690</td>
<td>0.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C40[2][A]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_155_G[0]_s57/I2</td>
</tr>
<tr>
<td>13.143</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R60C40[2][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_155_G[0]_s57/F</td>
</tr>
<tr>
<td>13.143</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C40[2][A]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_155_G[0]_s28/I0</td>
</tr>
<tr>
<td>13.246</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R60C40[2][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_155_G[0]_s28/O</td>
</tr>
<tr>
<td>13.246</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C40[2][B]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_155_G[0]_s13/I1</td>
</tr>
<tr>
<td>13.349</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R60C40[2][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_155_G[0]_s13/O</td>
</tr>
<tr>
<td>13.349</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C40[1][B]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_155_G[0]_s6/I0</td>
</tr>
<tr>
<td>13.452</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R60C40[1][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_155_G[0]_s6/O</td>
</tr>
<tr>
<td>14.683</td>
<td>1.232</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C46[2][A]</td>
<td>lvds_video_top_inst/u_filter/n203_s22/I0</td>
</tr>
<tr>
<td>15.232</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R48C46[2][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/n203_s22/F</td>
</tr>
<tr>
<td>15.234</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C46[0][B]</td>
<td>lvds_video_top_inst/u_filter/n203_s21/I2</td>
</tr>
<tr>
<td>15.696</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C46[0][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/n203_s21/F</td>
</tr>
<tr>
<td>15.696</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C46[0][B]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/u_filter/compare_data_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.926</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>17.198</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C46[0][B]</td>
<td>lvds_video_top_inst/u_filter/compare_data_5_s0/CLK</td>
</tr>
<tr>
<td>17.163</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C46[0][B]</td>
<td>lvds_video_top_inst/u_filter/compare_data_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>14.597</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.362, 25.674%; route: 9.501, 72.555%; tC2Q: 0.232, 1.772%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.503</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.659</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.163</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/u_filter/center_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/u_filter/compare_data_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C58[1][A]</td>
<td>lvds_video_top_inst/u_filter/center_0_s1/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>287</td>
<td>R47C58[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/u_filter/center_0_s1/Q</td>
</tr>
<tr>
<td>4.846</td>
<td>2.014</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C52[0][A]</td>
<td>lvds_video_top_inst/u_filter/right_0_s142/I0</td>
</tr>
<tr>
<td>5.363</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>184</td>
<td>R33C52[0][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/right_0_s142/F</td>
</tr>
<tr>
<td>10.294</td>
<td>4.931</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R59C30</td>
<td>lvds_video_top_inst/u_filter/gray_ram_gray_ram_2_1_s1/RAD[0]</td>
</tr>
<tr>
<td>10.811</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R59C30</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_gray_ram_2_1_s1/DO[0]</td>
</tr>
<tr>
<td>11.329</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C36[3][B]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_133_G[3]_s11/I0</td>
</tr>
<tr>
<td>11.884</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R59C36[3][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_133_G[3]_s11/F</td>
</tr>
<tr>
<td>12.568</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C41[2][A]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_124_G[0]_s57/I2</td>
</tr>
<tr>
<td>13.085</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R60C41[2][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_124_G[0]_s57/F</td>
</tr>
<tr>
<td>13.085</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C41[2][A]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_124_G[0]_s28/I0</td>
</tr>
<tr>
<td>13.188</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R60C41[2][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_124_G[0]_s28/O</td>
</tr>
<tr>
<td>13.188</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C41[2][B]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_124_G[0]_s13/I1</td>
</tr>
<tr>
<td>13.291</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R60C41[2][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_124_G[0]_s13/O</td>
</tr>
<tr>
<td>13.291</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C41[1][B]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_124_G[0]_s6/I0</td>
</tr>
<tr>
<td>13.394</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R60C41[1][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_124_G[0]_s6/O</td>
</tr>
<tr>
<td>14.626</td>
<td>1.232</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C48[3][A]</td>
<td>lvds_video_top_inst/u_filter/n204_s22/I0</td>
</tr>
<tr>
<td>15.196</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R47C48[3][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/n204_s22/F</td>
</tr>
<tr>
<td>15.197</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C48[1][A]</td>
<td>lvds_video_top_inst/u_filter/n204_s21/I2</td>
</tr>
<tr>
<td>15.659</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C48[1][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/n204_s21/F</td>
</tr>
<tr>
<td>15.659</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C48[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/u_filter/compare_data_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.926</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>17.198</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C48[1][A]</td>
<td>lvds_video_top_inst/u_filter/compare_data_4_s0/CLK</td>
</tr>
<tr>
<td>17.163</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C48[1][A]</td>
<td>lvds_video_top_inst/u_filter/compare_data_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>14.597</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.447, 26.397%; route: 9.379, 71.827%; tC2Q: 0.232, 1.777%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.547</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.616</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.163</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/u_filter/center_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/u_filter/compare_data_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C58[1][A]</td>
<td>lvds_video_top_inst/u_filter/center_0_s1/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>287</td>
<td>R47C58[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/u_filter/center_0_s1/Q</td>
</tr>
<tr>
<td>9.622</td>
<td>6.790</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R32C22</td>
<td>lvds_video_top_inst/u_filter/gray_ram_gray_ram_0_2_s0/RAD[0]</td>
</tr>
<tr>
<td>10.139</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C22</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_gray_ram_0_2_s0/DO[1]</td>
</tr>
<tr>
<td>10.657</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C28[3][A]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_286_G[3]_s10/I0</td>
</tr>
<tr>
<td>11.028</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C28[3][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_286_G[3]_s10/F</td>
</tr>
<tr>
<td>12.105</td>
<td>1.077</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C35[3][A]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_279_G[0]_s47/I2</td>
</tr>
<tr>
<td>12.476</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C35[3][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_279_G[0]_s47/F</td>
</tr>
<tr>
<td>12.476</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C35[3][A]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_279_G[0]_s23/I0</td>
</tr>
<tr>
<td>12.579</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C35[3][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_279_G[0]_s23/O</td>
</tr>
<tr>
<td>12.579</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C35[2][B]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_279_G[0]_s11/I0</td>
</tr>
<tr>
<td>12.682</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C35[2][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_279_G[0]_s11/O</td>
</tr>
<tr>
<td>12.682</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C35[1][B]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_279_G[0]_s5/I0</td>
</tr>
<tr>
<td>12.785</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C35[1][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_279_G[0]_s5/O</td>
</tr>
<tr>
<td>14.287</td>
<td>1.503</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C47[1][B]</td>
<td>lvds_video_top_inst/u_filter/n199_s23/I2</td>
</tr>
<tr>
<td>14.740</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R48C47[1][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/n199_s23/F</td>
</tr>
<tr>
<td>15.154</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C46[0][A]</td>
<td>lvds_video_top_inst/u_filter/n199_s21/I3</td>
</tr>
<tr>
<td>15.616</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R48C46[0][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/n199_s21/F</td>
</tr>
<tr>
<td>15.616</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C46[0][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/u_filter/compare_data_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.926</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>17.198</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C46[0][A]</td>
<td>lvds_video_top_inst/u_filter/compare_data_9_s0/CLK</td>
</tr>
<tr>
<td>17.163</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C46[0][A]</td>
<td>lvds_video_top_inst/u_filter/compare_data_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>14.597</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.483, 19.078%; route: 10.300, 79.139%; tC2Q: 0.232, 1.783%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.655</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.507</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.163</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/u_filter/center_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/u_filter/compare_data_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C58[1][A]</td>
<td>lvds_video_top_inst/u_filter/center_0_s1/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>287</td>
<td>R47C58[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/u_filter/center_0_s1/Q</td>
</tr>
<tr>
<td>9.831</td>
<td>6.998</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R31C23</td>
<td>lvds_video_top_inst/u_filter/gray_ram_gray_ram_0_3_s0/RAD[0]</td>
</tr>
<tr>
<td>10.348</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C23</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_gray_ram_0_3_s0/DO[0]</td>
</tr>
<tr>
<td>11.198</td>
<td>0.850</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C30[3][B]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_379_G[3]_s10/I0</td>
</tr>
<tr>
<td>11.569</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C30[3][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_379_G[3]_s10/F</td>
</tr>
<tr>
<td>12.253</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C37[3][A]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_372_G[0]_s47/I2</td>
</tr>
<tr>
<td>12.770</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C37[3][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_372_G[0]_s47/F</td>
</tr>
<tr>
<td>12.770</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C37[3][A]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_372_G[0]_s23/I0</td>
</tr>
<tr>
<td>12.873</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C37[3][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_372_G[0]_s23/O</td>
</tr>
<tr>
<td>12.873</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C37[2][B]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_372_G[0]_s11/I0</td>
</tr>
<tr>
<td>12.976</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C37[2][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_372_G[0]_s11/O</td>
</tr>
<tr>
<td>12.976</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C37[1][B]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_372_G[0]_s5/I0</td>
</tr>
<tr>
<td>13.079</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C37[1][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_372_G[0]_s5/O</td>
</tr>
<tr>
<td>14.387</td>
<td>1.308</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C47[3][B]</td>
<td>lvds_video_top_inst/u_filter/n196_s23/I2</td>
</tr>
<tr>
<td>14.957</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R47C47[3][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/n196_s23/F</td>
</tr>
<tr>
<td>14.958</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C47[2][A]</td>
<td>lvds_video_top_inst/u_filter/n196_s21/I3</td>
</tr>
<tr>
<td>15.507</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C47[2][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/n196_s21/F</td>
</tr>
<tr>
<td>15.507</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C47[2][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/u_filter/compare_data_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.926</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>17.198</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C47[2][A]</td>
<td>lvds_video_top_inst/u_filter/compare_data_12_s0/CLK</td>
</tr>
<tr>
<td>17.163</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C47[2][A]</td>
<td>lvds_video_top_inst/u_filter/compare_data_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>14.597</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.833, 21.950%; route: 9.842, 76.253%; tC2Q: 0.232, 1.798%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.665</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.497</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.163</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/u_filter/center_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/u_filter/compare_data_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C58[1][A]</td>
<td>lvds_video_top_inst/u_filter/center_0_s1/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>287</td>
<td>R47C58[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/u_filter/center_0_s1/Q</td>
</tr>
<tr>
<td>4.846</td>
<td>2.014</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C52[0][A]</td>
<td>lvds_video_top_inst/u_filter/right_0_s142/I0</td>
</tr>
<tr>
<td>5.363</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>184</td>
<td>R33C52[0][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/right_0_s142/F</td>
</tr>
<tr>
<td>10.294</td>
<td>4.931</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R59C30</td>
<td>lvds_video_top_inst/u_filter/gray_ram_gray_ram_2_1_s1/RAD[0]</td>
</tr>
<tr>
<td>10.811</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R59C30</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_gray_ram_2_1_s1/DO[3]</td>
</tr>
<tr>
<td>11.495</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C37[3][A]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_226_G[3]_s11/I0</td>
</tr>
<tr>
<td>12.012</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R59C37[3][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_226_G[3]_s11/F</td>
</tr>
<tr>
<td>12.818</td>
<td>0.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C40[2][A]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_217_G[0]_s57/I2</td>
</tr>
<tr>
<td>13.271</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R57C40[2][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_217_G[0]_s57/F</td>
</tr>
<tr>
<td>13.271</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C40[2][A]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_217_G[0]_s28/I0</td>
</tr>
<tr>
<td>13.374</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R57C40[2][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_217_G[0]_s28/O</td>
</tr>
<tr>
<td>13.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C40[2][B]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_217_G[0]_s13/I1</td>
</tr>
<tr>
<td>13.477</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R57C40[2][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_217_G[0]_s13/O</td>
</tr>
<tr>
<td>13.477</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C40[1][B]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_217_G[0]_s6/I0</td>
</tr>
<tr>
<td>13.580</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R57C40[1][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_217_G[0]_s6/O</td>
</tr>
<tr>
<td>14.464</td>
<td>0.884</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C47[3][A]</td>
<td>lvds_video_top_inst/u_filter/n201_s22/I0</td>
</tr>
<tr>
<td>15.034</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R48C47[3][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/n201_s22/F</td>
</tr>
<tr>
<td>15.035</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C47[0][B]</td>
<td>lvds_video_top_inst/u_filter/n201_s21/I2</td>
</tr>
<tr>
<td>15.497</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C47[0][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/n201_s21/F</td>
</tr>
<tr>
<td>15.497</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C47[0][B]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/u_filter/compare_data_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.926</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>17.198</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C47[0][B]</td>
<td>lvds_video_top_inst/u_filter/compare_data_7_s0/CLK</td>
</tr>
<tr>
<td>17.163</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C47[0][B]</td>
<td>lvds_video_top_inst/u_filter/compare_data_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>14.597</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.345, 25.937%; route: 9.320, 72.264%; tC2Q: 0.232, 1.799%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.682</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.480</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.163</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/u_filter/center_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/u_filter/compare_data_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C58[1][A]</td>
<td>lvds_video_top_inst/u_filter/center_0_s1/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>287</td>
<td>R47C58[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/u_filter/center_0_s1/Q</td>
</tr>
<tr>
<td>9.622</td>
<td>6.790</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R32C22</td>
<td>lvds_video_top_inst/u_filter/gray_ram_gray_ram_0_2_s0/RAD[0]</td>
</tr>
<tr>
<td>10.139</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C22</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_gray_ram_0_2_s0/DO[3]</td>
</tr>
<tr>
<td>10.823</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C30[3][A]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_348_G[3]_s10/I0</td>
</tr>
<tr>
<td>11.276</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C30[3][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_348_G[3]_s10/F</td>
</tr>
<tr>
<td>11.960</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C36[3][A]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_341_G[0]_s47/I2</td>
</tr>
<tr>
<td>12.515</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C36[3][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_341_G[0]_s47/F</td>
</tr>
<tr>
<td>12.515</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C36[3][A]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_341_G[0]_s23/I0</td>
</tr>
<tr>
<td>12.618</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C36[3][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_341_G[0]_s23/O</td>
</tr>
<tr>
<td>12.618</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C36[2][B]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_341_G[0]_s11/I0</td>
</tr>
<tr>
<td>12.721</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C36[2][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_341_G[0]_s11/O</td>
</tr>
<tr>
<td>12.721</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C36[1][B]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_341_G[0]_s5/I0</td>
</tr>
<tr>
<td>12.824</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C36[1][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_341_G[0]_s5/O</td>
</tr>
<tr>
<td>14.250</td>
<td>1.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R46C50[0][B]</td>
<td>lvds_video_top_inst/u_filter/n197_s23/I0</td>
</tr>
<tr>
<td>14.621</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R46C50[0][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/n197_s23/F</td>
</tr>
<tr>
<td>15.018</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C50[0][B]</td>
<td>lvds_video_top_inst/u_filter/n197_s21/I3</td>
</tr>
<tr>
<td>15.480</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R48C50[0][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/n197_s21/F</td>
</tr>
<tr>
<td>15.480</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C50[0][B]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/u_filter/compare_data_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.926</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>17.198</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C50[0][B]</td>
<td>lvds_video_top_inst/u_filter/compare_data_11_s0/CLK</td>
</tr>
<tr>
<td>17.163</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C50[0][B]</td>
<td>lvds_video_top_inst/u_filter/compare_data_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>14.597</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.667, 20.707%; route: 9.980, 77.491%; tC2Q: 0.232, 1.801%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.694</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.468</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.163</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/u_filter/center_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/u_filter/compare_data_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C58[1][A]</td>
<td>lvds_video_top_inst/u_filter/center_0_s1/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>287</td>
<td>R47C58[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/u_filter/center_0_s1/Q</td>
</tr>
<tr>
<td>9.622</td>
<td>6.790</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R32C22</td>
<td>lvds_video_top_inst/u_filter/gray_ram_gray_ram_0_2_s0/RAD[0]</td>
</tr>
<tr>
<td>10.139</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C22</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_gray_ram_0_2_s0/DO[2]</td>
</tr>
<tr>
<td>10.823</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C29[3][A]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_317_G[3]_s10/I0</td>
</tr>
<tr>
<td>11.378</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C29[3][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_317_G[3]_s10/F</td>
</tr>
<tr>
<td>12.062</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C36[3][A]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_310_G[0]_s47/I2</td>
</tr>
<tr>
<td>12.515</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C36[3][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_310_G[0]_s47/F</td>
</tr>
<tr>
<td>12.515</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C36[3][A]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_310_G[0]_s23/I0</td>
</tr>
<tr>
<td>12.618</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C36[3][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_310_G[0]_s23/O</td>
</tr>
<tr>
<td>12.618</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C36[2][B]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_310_G[0]_s11/I0</td>
</tr>
<tr>
<td>12.721</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C36[2][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_310_G[0]_s11/O</td>
</tr>
<tr>
<td>12.721</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C36[1][B]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_310_G[0]_s5/I0</td>
</tr>
<tr>
<td>12.824</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C36[1][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_310_G[0]_s5/O</td>
</tr>
<tr>
<td>14.327</td>
<td>1.503</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C49[1][B]</td>
<td>lvds_video_top_inst/u_filter/n198_s23/I2</td>
</tr>
<tr>
<td>14.897</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R47C49[1][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/n198_s23/F</td>
</tr>
<tr>
<td>14.898</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C49[0][A]</td>
<td>lvds_video_top_inst/u_filter/n198_s21/I3</td>
</tr>
<tr>
<td>15.468</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C49[0][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/n198_s21/F</td>
</tr>
<tr>
<td>15.468</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C49[0][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/u_filter/compare_data_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.926</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>17.198</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C49[0][A]</td>
<td>lvds_video_top_inst/u_filter/compare_data_10_s0/CLK</td>
</tr>
<tr>
<td>17.163</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C49[0][A]</td>
<td>lvds_video_top_inst/u_filter/compare_data_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>14.597</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.974, 23.112%; route: 9.662, 75.085%; tC2Q: 0.232, 1.803%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.752</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.410</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.163</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/u_filter/center_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/u_filter/compare_data_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C58[1][A]</td>
<td>lvds_video_top_inst/u_filter/center_0_s1/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>287</td>
<td>R47C58[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/u_filter/center_0_s1/Q</td>
</tr>
<tr>
<td>4.846</td>
<td>2.014</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C52[0][A]</td>
<td>lvds_video_top_inst/u_filter/right_0_s142/I0</td>
</tr>
<tr>
<td>5.363</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>184</td>
<td>R33C52[0][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/right_0_s142/F</td>
</tr>
<tr>
<td>10.028</td>
<td>4.665</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R58C30</td>
<td>lvds_video_top_inst/u_filter/gray_ram_gray_ram_2_0_s1/RAD[0]</td>
</tr>
<tr>
<td>10.545</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R58C30</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_gray_ram_2_0_s1/DO[3]</td>
</tr>
<tr>
<td>11.229</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C38[3][A]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_102_G[3]_s11/I0</td>
</tr>
<tr>
<td>11.784</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R58C38[3][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_102_G[3]_s11/F</td>
</tr>
<tr>
<td>12.440</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C41[2][A]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_93_G[0]_s57/I2</td>
</tr>
<tr>
<td>12.957</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R56C41[2][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_93_G[0]_s57/F</td>
</tr>
<tr>
<td>12.957</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C41[2][A]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_93_G[0]_s28/I0</td>
</tr>
<tr>
<td>13.060</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R56C41[2][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_93_G[0]_s28/O</td>
</tr>
<tr>
<td>13.060</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C41[2][B]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_93_G[0]_s13/I1</td>
</tr>
<tr>
<td>13.163</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R56C41[2][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_93_G[0]_s13/O</td>
</tr>
<tr>
<td>13.163</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C41[1][B]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_93_G[0]_s6/I0</td>
</tr>
<tr>
<td>13.266</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R56C41[1][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_93_G[0]_s6/O</td>
</tr>
<tr>
<td>14.377</td>
<td>1.111</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C49[0][B]</td>
<td>lvds_video_top_inst/u_filter/n205_s22/I0</td>
</tr>
<tr>
<td>14.839</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R47C49[0][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/n205_s22/F</td>
</tr>
<tr>
<td>14.840</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C49[1][A]</td>
<td>lvds_video_top_inst/u_filter/n205_s21/I2</td>
</tr>
<tr>
<td>15.410</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C49[1][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/n205_s21/F</td>
</tr>
<tr>
<td>15.410</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C49[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/u_filter/compare_data_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.926</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>17.198</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C49[1][A]</td>
<td>lvds_video_top_inst/u_filter/compare_data_3_s0/CLK</td>
</tr>
<tr>
<td>17.163</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C49[1][A]</td>
<td>lvds_video_top_inst/u_filter/compare_data_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>14.597</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.447, 26.910%; route: 9.131, 71.279%; tC2Q: 0.232, 1.811%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.804</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.778</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.582</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/slip_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.926</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>17.198</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C33[0][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/slip_s1/CLK</td>
</tr>
<tr>
<td>17.430</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R37C33[0][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/slip_s1/Q</td>
</tr>
<tr>
<td>19.778</td>
<td>2.349</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT56[A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.682</td>
<td>16.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>21.503</td>
<td>4.821</td>
<td>tCL</td>
<td>RR</td>
<td>6</td>
<td>PLL_R[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>21.617</td>
<td>0.114</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT56[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A/FCLK</td>
</tr>
<tr>
<td>21.582</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A</td>
</tr>
<tr>
<td>21.582</td>
<td>0.000</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT56[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.335</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.085</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.349, 91.010%; tC2Q: 0.232, 8.990%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.114, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.821</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.342</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.163</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/u_filter/center_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/u_filter/compare_data_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C58[1][A]</td>
<td>lvds_video_top_inst/u_filter/center_0_s1/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>287</td>
<td>R47C58[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/u_filter/center_0_s1/Q</td>
</tr>
<tr>
<td>5.574</td>
<td>2.741</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C51[0][B]</td>
<td>lvds_video_top_inst/u_filter/right_1_s4/I0</td>
</tr>
<tr>
<td>6.129</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>92</td>
<td>R14C51[0][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/right_1_s4/F</td>
</tr>
<tr>
<td>9.727</td>
<td>3.599</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R32C75</td>
<td>lvds_video_top_inst/u_filter/gray_ram_gray_ram_22_3_s3/RAD[1]</td>
</tr>
<tr>
<td>10.244</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C75</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_gray_ram_22_3_s3/DO[3]</td>
</tr>
<tr>
<td>11.199</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C62[2][B]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_465_G[0]_s74/I1</td>
</tr>
<tr>
<td>11.652</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C62[2][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_465_G[0]_s74/F</td>
</tr>
<tr>
<td>11.652</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C62[2][A]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_465_G[0]_s36/I1</td>
</tr>
<tr>
<td>11.755</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C62[2][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_465_G[0]_s36/O</td>
</tr>
<tr>
<td>11.755</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C62[2][B]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_465_G[0]_s17/I1</td>
</tr>
<tr>
<td>11.858</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C62[2][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_465_G[0]_s17/O</td>
</tr>
<tr>
<td>11.858</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C62[1][B]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_465_G[0]_s8/I0</td>
</tr>
<tr>
<td>11.961</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C62[1][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_465_G[0]_s8/O</td>
</tr>
<tr>
<td>13.436</td>
<td>1.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R46C50[1][A]</td>
<td>lvds_video_top_inst/u_filter/n193_s23/I2</td>
</tr>
<tr>
<td>13.953</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R46C50[1][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/n193_s23/F</td>
</tr>
<tr>
<td>14.880</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C47[0][A]</td>
<td>lvds_video_top_inst/u_filter/n193_s21/I2</td>
</tr>
<tr>
<td>15.342</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R51C47[0][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/n193_s21/F</td>
</tr>
<tr>
<td>15.342</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C47[0][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/u_filter/compare_data_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.926</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>17.198</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C47[0][A]</td>
<td>lvds_video_top_inst/u_filter/compare_data_15_s0/CLK</td>
</tr>
<tr>
<td>17.163</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C47[0][A]</td>
<td>lvds_video_top_inst/u_filter/compare_data_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>14.597</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.813, 22.079%; route: 9.696, 76.100%; tC2Q: 0.232, 1.821%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.897</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.265</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.163</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/u_filter/center_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/u_filter/compare_data_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C58[1][A]</td>
<td>lvds_video_top_inst/u_filter/center_0_s1/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>287</td>
<td>R47C58[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/u_filter/center_0_s1/Q</td>
</tr>
<tr>
<td>9.831</td>
<td>6.998</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R31C23</td>
<td>lvds_video_top_inst/u_filter/gray_ram_gray_ram_0_3_s0/RAD[0]</td>
</tr>
<tr>
<td>10.348</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C23</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_gray_ram_0_3_s0/DO[2]</td>
</tr>
<tr>
<td>11.032</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C30[0][A]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_441_G[3]_s10/I0</td>
</tr>
<tr>
<td>11.587</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C30[0][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_441_G[3]_s10/F</td>
</tr>
<tr>
<td>12.194</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C38[3][A]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_434_G[0]_s47/I2</td>
</tr>
<tr>
<td>12.711</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C38[3][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_434_G[0]_s47/F</td>
</tr>
<tr>
<td>12.711</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C38[3][A]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_434_G[0]_s23/I0</td>
</tr>
<tr>
<td>12.814</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C38[3][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_434_G[0]_s23/O</td>
</tr>
<tr>
<td>12.814</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C38[2][B]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_434_G[0]_s11/I0</td>
</tr>
<tr>
<td>12.917</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C38[2][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_434_G[0]_s11/O</td>
</tr>
<tr>
<td>12.917</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C38[1][B]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_434_G[0]_s5/I0</td>
</tr>
<tr>
<td>13.020</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C38[1][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_434_G[0]_s5/O</td>
</tr>
<tr>
<td>14.175</td>
<td>1.155</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R46C47[0][A]</td>
<td>lvds_video_top_inst/u_filter/n194_s23/I0</td>
</tr>
<tr>
<td>14.546</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R46C47[0][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/n194_s23/F</td>
</tr>
<tr>
<td>14.716</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C47[2][B]</td>
<td>lvds_video_top_inst/u_filter/n194_s21/I3</td>
</tr>
<tr>
<td>15.265</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R47C47[2][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/n194_s21/F</td>
</tr>
<tr>
<td>15.265</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C47[2][B]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/u_filter/compare_data_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.926</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>17.198</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C47[2][B]</td>
<td>lvds_video_top_inst/u_filter/compare_data_14_s0/CLK</td>
</tr>
<tr>
<td>17.163</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C47[2][B]</td>
<td>lvds_video_top_inst/u_filter/compare_data_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>14.597</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.818, 22.251%; route: 9.615, 75.917%; tC2Q: 0.232, 1.832%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.997</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.586</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.582</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/slip_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.926</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>17.198</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C33[0][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/slip_s1/CLK</td>
</tr>
<tr>
<td>17.430</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R37C33[0][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/slip_s1/Q</td>
</tr>
<tr>
<td>19.586</td>
<td>2.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT18[A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A3/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.682</td>
<td>16.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>21.503</td>
<td>4.821</td>
<td>tCL</td>
<td>RR</td>
<td>6</td>
<td>PLL_R[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>21.617</td>
<td>0.114</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT18[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A3/FCLK</td>
</tr>
<tr>
<td>21.582</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A3</td>
</tr>
<tr>
<td>21.582</td>
<td>0.000</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT18[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.335</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.085</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.156, 90.285%; tC2Q: 0.232, 9.715%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.114, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.035</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.128</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.163</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/u_filter/center_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/u_filter/compare_data_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C58[1][A]</td>
<td>lvds_video_top_inst/u_filter/center_0_s1/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>287</td>
<td>R47C58[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/u_filter/center_0_s1/Q</td>
</tr>
<tr>
<td>9.622</td>
<td>6.790</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R32C22</td>
<td>lvds_video_top_inst/u_filter/gray_ram_gray_ram_0_2_s0/RAD[0]</td>
</tr>
<tr>
<td>10.139</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C22</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_gray_ram_0_2_s0/DO[0]</td>
</tr>
<tr>
<td>10.657</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C28[3][B]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_255_G[3]_s10/I0</td>
</tr>
<tr>
<td>11.212</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C28[3][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_255_G[3]_s10/F</td>
</tr>
<tr>
<td>12.139</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C35[3][A]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_248_G[0]_s47/I2</td>
</tr>
<tr>
<td>12.510</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C35[3][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_248_G[0]_s47/F</td>
</tr>
<tr>
<td>12.510</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C35[3][A]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_248_G[0]_s23/I0</td>
</tr>
<tr>
<td>12.613</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C35[3][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_248_G[0]_s23/O</td>
</tr>
<tr>
<td>12.613</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C35[2][B]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_248_G[0]_s11/I0</td>
</tr>
<tr>
<td>12.716</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C35[2][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_248_G[0]_s11/O</td>
</tr>
<tr>
<td>12.716</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C35[1][B]</td>
<td>lvds_video_top_inst/u_filter/gray_ram_DOL_248_G[0]_s5/I0</td>
</tr>
<tr>
<td>12.819</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C35[1][B]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/gray_ram_DOL_248_G[0]_s5/O</td>
</tr>
<tr>
<td>14.293</td>
<td>1.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C47[1][A]</td>
<td>lvds_video_top_inst/u_filter/n200_s23/I2</td>
</tr>
<tr>
<td>14.755</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R48C47[1][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/n200_s23/F</td>
</tr>
<tr>
<td>14.757</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C47[0][A]</td>
<td>lvds_video_top_inst/u_filter/n200_s21/I3</td>
</tr>
<tr>
<td>15.128</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R48C47[0][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/u_filter/n200_s21/F</td>
</tr>
<tr>
<td>15.128</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C47[0][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/u_filter/compare_data_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.926</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>17.198</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C47[0][A]</td>
<td>lvds_video_top_inst/u_filter/compare_data_8_s0/CLK</td>
</tr>
<tr>
<td>17.163</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C47[0][A]</td>
<td>lvds_video_top_inst/u_filter/compare_data_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>14.597</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.585, 20.635%; route: 9.710, 77.513%; tC2Q: 0.232, 1.852%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.067</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.388</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.455</td>
</tr>
<tr>
<td class="label">From</td>
<td>bh/cnt_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>bh/ctl_sda_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>bh/clk_100khz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>bh/clk_100khz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bh/clk_100khz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>R24C25[0][B]</td>
<td>bh/clk_100khz_s0/Q</td>
</tr>
<tr>
<td>3.490</td>
<td>3.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C67[2][A]</td>
<td>bh/cnt_8_s0/CLK</td>
</tr>
<tr>
<td>3.722</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R22C67[2][A]</td>
<td style=" font-weight:bold;">bh/cnt_8_s0/Q</td>
</tr>
<tr>
<td>4.421</td>
<td>0.699</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C58[3][B]</td>
<td>bh/n1384_s3/I1</td>
</tr>
<tr>
<td>4.976</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R24C58[3][B]</td>
<td style=" background: #97FFFF;">bh/n1384_s3/F</td>
</tr>
<tr>
<td>6.507</td>
<td>1.531</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C28[3][A]</td>
<td>bh/n1384_s5/I0</td>
</tr>
<tr>
<td>6.960</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R23C28[3][A]</td>
<td style=" background: #97FFFF;">bh/n1384_s5/F</td>
</tr>
<tr>
<td>8.393</td>
<td>1.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C51[3][A]</td>
<td>bh/n1224_s10/I1</td>
</tr>
<tr>
<td>8.855</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C51[3][A]</td>
<td style=" background: #97FFFF;">bh/n1224_s10/F</td>
</tr>
<tr>
<td>9.027</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C51[3][B]</td>
<td>bh/n1224_s6/I1</td>
</tr>
<tr>
<td>9.582</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R24C51[3][B]</td>
<td style=" background: #97FFFF;">bh/n1224_s6/F</td>
</tr>
<tr>
<td>10.570</td>
<td>0.988</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C27[0][A]</td>
<td>bh/n1224_s5/I1</td>
</tr>
<tr>
<td>11.032</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C27[0][A]</td>
<td style=" background: #97FFFF;">bh/n1224_s5/F</td>
</tr>
<tr>
<td>11.388</td>
<td>0.356</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C28[2][A]</td>
<td style=" font-weight:bold;">bh/ctl_sda_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bh/clk_100khz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>R24C25[0][B]</td>
<td>bh/clk_100khz_s0/Q</td>
</tr>
<tr>
<td>13.490</td>
<td>3.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C28[2][A]</td>
<td>bh/ctl_sda_s1/CLK</td>
</tr>
<tr>
<td>13.455</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C28[2][A]</td>
<td>bh/ctl_sda_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.490, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.487, 31.488%; route: 5.179, 65.574%; tC2Q: 0.232, 2.937%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.490, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.268</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.315</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.582</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/slip_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.926</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>17.198</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C33[0][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/slip_s1/CLK</td>
</tr>
<tr>
<td>17.430</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R37C33[0][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/slip_s1/Q</td>
</tr>
<tr>
<td>19.315</td>
<td>1.885</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT42[A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A0/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.682</td>
<td>16.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>21.503</td>
<td>4.821</td>
<td>tCL</td>
<td>RR</td>
<td>6</td>
<td>PLL_R[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>21.617</td>
<td>0.114</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT42[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A0/FCLK</td>
</tr>
<tr>
<td>21.582</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A0</td>
</tr>
<tr>
<td>21.582</td>
<td>0.000</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT42[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.335</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.085</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.885, 89.042%; tC2Q: 0.232, 10.958%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.114, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.341</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.241</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.582</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/slip_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.926</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>17.198</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C33[0][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/slip_s1/CLK</td>
</tr>
<tr>
<td>17.430</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R37C33[0][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/slip_s1/Q</td>
</tr>
<tr>
<td>19.241</td>
<td>1.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT40[A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A1/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.682</td>
<td>16.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>21.503</td>
<td>4.821</td>
<td>tCL</td>
<td>RR</td>
<td>6</td>
<td>PLL_R[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>21.617</td>
<td>0.114</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT40[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A1/FCLK</td>
</tr>
<tr>
<td>21.582</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A1</td>
</tr>
<tr>
<td>21.582</td>
<td>0.000</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT40[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.335</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.085</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.812, 88.649%; tC2Q: 0.232, 11.351%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.114, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.317</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.366</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.684</td>
</tr>
<tr>
<td class="label">From</td>
<td>bh/n54_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>bh/clk_100khz_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>bh/clk_100khz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bh/clk_100khz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>R24C25[0][B]</td>
<td>bh/clk_100khz_s0/Q</td>
</tr>
<tr>
<td>20.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C25[0][B]</td>
<td style=" font-weight:bold;">bh/n54_s0/I0</td>
</tr>
<tr>
<td>20.366</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C25[0][B]</td>
<td style=" background: #97FFFF;">bh/n54_s0/F</td>
</tr>
<tr>
<td>20.366</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C25[0][B]</td>
<td style=" font-weight:bold;">bh/clk_100khz_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>23.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>102</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>24.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C25[0][B]</td>
<td>bh/clk_100khz_s0/CLK</td>
</tr>
<tr>
<td>24.673</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>bh/clk_100khz_s0</td>
</tr>
<tr>
<td>24.684</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C25[0][B]</td>
<td>bh/clk_100khz_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.638</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.364, 99.333%; route: 0.000, 0.000%; tC2Q: 0.002, 0.667%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.056</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.519</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.575</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>16.519</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>16.519</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT56[A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>19.418</td>
<td>4.821</td>
<td>tCL</td>
<td>FF</td>
<td>6</td>
<td>PLL_R[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>19.507</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT56[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A/FCLK</td>
</tr>
<tr>
<td>19.542</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A</td>
</tr>
<tr>
<td>19.575</td>
<td>0.033</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT56[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.988</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.090, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.049</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.922</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.971</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>1.922</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT56[A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>4.821</td>
<td>4.821</td>
<td>tCL</td>
<td>RR</td>
<td>6</td>
<td>PLL_R[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>4.905</td>
<td>0.084</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT56[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A/FCLK</td>
</tr>
<tr>
<td>4.940</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A</td>
</tr>
<tr>
<td>4.971</td>
<td>0.031</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT56[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.983</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.084, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.872</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.068</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.940</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/slip_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C33[0][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/slip_s1/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R37C33[0][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/slip_s1/Q</td>
</tr>
<tr>
<td>3.068</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT42[A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A0/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>4.821</td>
<td>4.821</td>
<td>tCL</td>
<td>RR</td>
<td>6</td>
<td>PLL_R[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>4.905</td>
<td>0.084</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT42[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A0/FCLK</td>
</tr>
<tr>
<td>4.940</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A0</td>
</tr>
<tr>
<td>4.940</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT42[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.065</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.025, 83.540%; tC2Q: 0.202, 16.460%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.084, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.859</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.081</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.940</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/slip_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C33[0][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/slip_s1/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R37C33[0][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/slip_s1/Q</td>
</tr>
<tr>
<td>3.081</td>
<td>1.039</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT40[A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A1/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>4.821</td>
<td>4.821</td>
<td>tCL</td>
<td>RR</td>
<td>6</td>
<td>PLL_R[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>4.905</td>
<td>0.084</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT40[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A1/FCLK</td>
</tr>
<tr>
<td>4.940</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A1</td>
</tr>
<tr>
<td>4.940</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT40[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.065</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.039, 83.717%; tC2Q: 0.202, 16.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.084, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.859</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.081</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.940</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/slip_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C33[0][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/slip_s1/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R37C33[0][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/slip_s1/Q</td>
</tr>
<tr>
<td>3.081</td>
<td>1.039</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT24[A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A2/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>4.821</td>
<td>4.821</td>
<td>tCL</td>
<td>RR</td>
<td>6</td>
<td>PLL_R[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>4.905</td>
<td>0.084</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT24[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A2/FCLK</td>
</tr>
<tr>
<td>4.940</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A2</td>
</tr>
<tr>
<td>4.940</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT24[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.065</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.039, 83.717%; tC2Q: 0.202, 16.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.084, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.723</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.217</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.940</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/slip_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C33[0][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/slip_s1/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R37C33[0][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/slip_s1/Q</td>
</tr>
<tr>
<td>3.217</td>
<td>1.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT18[A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A3/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>4.821</td>
<td>4.821</td>
<td>tCL</td>
<td>RR</td>
<td>6</td>
<td>PLL_R[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>4.905</td>
<td>0.084</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT18[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A3/FCLK</td>
</tr>
<tr>
<td>4.940</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A3</td>
</tr>
<tr>
<td>4.940</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT18[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.065</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.174, 85.325%; tC2Q: 0.202, 14.675%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.084, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.563</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.377</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.940</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/slip_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C33[0][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/slip_s1/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R37C33[0][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/slip_s1/Q</td>
</tr>
<tr>
<td>3.377</td>
<td>1.335</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT56[A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>4.821</td>
<td>4.821</td>
<td>tCL</td>
<td>RR</td>
<td>6</td>
<td>PLL_R[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>4.905</td>
<td>0.084</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT56[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A/FCLK</td>
</tr>
<tr>
<td>4.940</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A</td>
</tr>
<tr>
<td>4.940</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT56[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.065</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.335, 86.856%; tC2Q: 0.202, 13.144%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.084, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.522</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.126</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>102</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>3.126</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR44[A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>102</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR44[A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR44[A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.511</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.318</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.366</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.684</td>
</tr>
<tr>
<td class="label">From</td>
<td>bh/data_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>bh/clk_100khz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bh/clk_100khz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>R24C25[0][B]</td>
<td>bh/clk_100khz_s0/Q</td>
</tr>
<tr>
<td>22.369</td>
<td>2.369</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C49[0][A]</td>
<td>bh/data_6_s0/CLK</td>
</tr>
<tr>
<td>22.571</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R34C49[0][A]</td>
<td style=" font-weight:bold;">bh/data_6_s0/Q</td>
</tr>
<tr>
<td>23.366</td>
<td>0.795</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C50[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>23.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>102</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>24.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C50[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_6_s0/CLK</td>
</tr>
<tr>
<td>24.673</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_6_s0</td>
</tr>
<tr>
<td>24.684</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C50[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.269</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.369, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.795, 79.742%; tC2Q: 0.202, 20.258%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.195</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.489</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.684</td>
</tr>
<tr>
<td class="label">From</td>
<td>bh/data_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>bh/clk_100khz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bh/clk_100khz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>R24C25[0][B]</td>
<td>bh/clk_100khz_s0/Q</td>
</tr>
<tr>
<td>22.369</td>
<td>2.369</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C52[0][B]</td>
<td>bh/data_5_s0/CLK</td>
</tr>
<tr>
<td>22.571</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R25C52[0][B]</td>
<td style=" font-weight:bold;">bh/data_5_s0/Q</td>
</tr>
<tr>
<td>23.489</td>
<td>0.918</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C52[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>23.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>102</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>24.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C52[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_5_s0/CLK</td>
</tr>
<tr>
<td>24.673</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_5_s0</td>
</tr>
<tr>
<td>24.684</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R46C52[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.269</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.369, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.918, 81.970%; tC2Q: 0.202, 18.030%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.155</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.528</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.684</td>
</tr>
<tr>
<td class="label">From</td>
<td>bh/data_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>bh/clk_100khz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bh/clk_100khz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>R24C25[0][B]</td>
<td>bh/clk_100khz_s0/Q</td>
</tr>
<tr>
<td>22.369</td>
<td>2.369</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C47[1][A]</td>
<td>bh/data_10_s0/CLK</td>
</tr>
<tr>
<td>22.571</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R34C47[1][A]</td>
<td style=" font-weight:bold;">bh/data_10_s0/Q</td>
</tr>
<tr>
<td>23.528</td>
<td>0.958</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C63[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>23.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>102</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>24.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C63[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_10_s0/CLK</td>
</tr>
<tr>
<td>24.673</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_10_s0</td>
</tr>
<tr>
<td>24.684</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C63[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.269</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.369, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.958, 82.581%; tC2Q: 0.202, 17.419%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.047</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.637</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.684</td>
</tr>
<tr>
<td class="label">From</td>
<td>bh/data_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>bh/clk_100khz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bh/clk_100khz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>R24C25[0][B]</td>
<td>bh/clk_100khz_s0/Q</td>
</tr>
<tr>
<td>22.369</td>
<td>2.369</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C60[1][A]</td>
<td>bh/data_1_s0/CLK</td>
</tr>
<tr>
<td>22.571</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R26C60[1][A]</td>
<td style=" font-weight:bold;">bh/data_1_s0/Q</td>
</tr>
<tr>
<td>23.637</td>
<td>1.066</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C64[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>23.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>102</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>24.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C64[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1_s0/CLK</td>
</tr>
<tr>
<td>24.673</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1_s0</td>
</tr>
<tr>
<td>24.684</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C64[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.269</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.369, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.066, 84.074%; tC2Q: 0.202, 15.926%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.047</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.637</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.684</td>
</tr>
<tr>
<td class="label">From</td>
<td>bh/data_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>bh/clk_100khz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bh/clk_100khz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>R24C25[0][B]</td>
<td>bh/clk_100khz_s0/Q</td>
</tr>
<tr>
<td>22.369</td>
<td>2.369</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C55[0][A]</td>
<td>bh/data_12_s0/CLK</td>
</tr>
<tr>
<td>22.571</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R26C55[0][A]</td>
<td style=" font-weight:bold;">bh/data_12_s0/Q</td>
</tr>
<tr>
<td>23.637</td>
<td>1.066</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C63[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>23.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>102</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>24.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C63[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_12_s0/CLK</td>
</tr>
<tr>
<td>24.673</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_12_s0</td>
</tr>
<tr>
<td>24.684</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C63[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.269</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.369, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.066, 84.074%; tC2Q: 0.202, 15.926%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.033</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.650</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.684</td>
</tr>
<tr>
<td class="label">From</td>
<td>bh/data_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>bh/clk_100khz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bh/clk_100khz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>R24C25[0][B]</td>
<td>bh/clk_100khz_s0/Q</td>
</tr>
<tr>
<td>22.369</td>
<td>2.369</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C49[1][A]</td>
<td>bh/data_11_s0/CLK</td>
</tr>
<tr>
<td>22.571</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R34C49[1][A]</td>
<td style=" font-weight:bold;">bh/data_11_s0/Q</td>
</tr>
<tr>
<td>23.650</td>
<td>1.080</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C63[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>23.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>102</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>24.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C63[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_11_s0/CLK</td>
</tr>
<tr>
<td>24.673</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_11_s0</td>
</tr>
<tr>
<td>24.684</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C63[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.269</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.369, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.080, 84.239%; tC2Q: 0.202, 15.761%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.017</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.667</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.684</td>
</tr>
<tr>
<td class="label">From</td>
<td>bh/data_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>bh/clk_100khz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bh/clk_100khz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>R24C25[0][B]</td>
<td>bh/clk_100khz_s0/Q</td>
</tr>
<tr>
<td>22.369</td>
<td>2.369</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C55[0][B]</td>
<td>bh/data_8_s0/CLK</td>
</tr>
<tr>
<td>22.571</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R25C55[0][B]</td>
<td style=" font-weight:bold;">bh/data_8_s0/Q</td>
</tr>
<tr>
<td>23.667</td>
<td>1.096</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C62[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>23.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>102</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>24.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C62[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s0/CLK</td>
</tr>
<tr>
<td>24.673</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s0</td>
</tr>
<tr>
<td>24.684</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C62[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.269</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.369, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.096, 84.436%; tC2Q: 0.202, 15.564%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.007</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.676</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.684</td>
</tr>
<tr>
<td class="label">From</td>
<td>bh/data_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>bh/clk_100khz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bh/clk_100khz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>R24C25[0][B]</td>
<td>bh/clk_100khz_s0/Q</td>
</tr>
<tr>
<td>22.369</td>
<td>2.369</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C49[1][A]</td>
<td>bh/data_3_s0/CLK</td>
</tr>
<tr>
<td>22.571</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R25C49[1][A]</td>
<td style=" font-weight:bold;">bh/data_3_s0/Q</td>
</tr>
<tr>
<td>23.676</td>
<td>1.106</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C65[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>23.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>102</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>24.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C65[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_3_s0/CLK</td>
</tr>
<tr>
<td>24.673</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_3_s0</td>
</tr>
<tr>
<td>24.684</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R49C65[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.269</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.369, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.106, 84.553%; tC2Q: 0.202, 15.447%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.005</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.678</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.684</td>
</tr>
<tr>
<td class="label">From</td>
<td>bh/data_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>bh/clk_100khz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bh/clk_100khz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>R24C25[0][B]</td>
<td>bh/clk_100khz_s0/Q</td>
</tr>
<tr>
<td>22.369</td>
<td>2.369</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C49[2][A]</td>
<td>bh/data_7_s0/CLK</td>
</tr>
<tr>
<td>22.571</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R34C49[2][A]</td>
<td style=" font-weight:bold;">bh/data_7_s0/Q</td>
</tr>
<tr>
<td>23.678</td>
<td>1.108</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C62[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>23.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>102</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>24.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C62[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_7_s0/CLK</td>
</tr>
<tr>
<td>24.673</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_7_s0</td>
</tr>
<tr>
<td>24.684</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C62[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.269</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.369, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.108, 84.575%; tC2Q: 0.202, 15.425%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.892</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.791</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.684</td>
</tr>
<tr>
<td class="label">From</td>
<td>bh/data_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>bh/clk_100khz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bh/clk_100khz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>R24C25[0][B]</td>
<td>bh/clk_100khz_s0/Q</td>
</tr>
<tr>
<td>22.369</td>
<td>2.369</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C60[0][A]</td>
<td>bh/data_2_s0/CLK</td>
</tr>
<tr>
<td>22.571</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R25C60[0][A]</td>
<td style=" font-weight:bold;">bh/data_2_s0/Q</td>
</tr>
<tr>
<td>23.791</td>
<td>1.221</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C65[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>23.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>102</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>24.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C65[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_2_s0/CLK</td>
</tr>
<tr>
<td>24.673</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_2_s0</td>
</tr>
<tr>
<td>24.684</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C65[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.269</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.369, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.221, 85.803%; tC2Q: 0.202, 14.197%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.857</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.827</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.684</td>
</tr>
<tr>
<td class="label">From</td>
<td>bh/data_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>bh/clk_100khz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bh/clk_100khz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>R24C25[0][B]</td>
<td>bh/clk_100khz_s0/Q</td>
</tr>
<tr>
<td>22.369</td>
<td>2.369</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C41[2][B]</td>
<td>bh/data_0_s0/CLK</td>
</tr>
<tr>
<td>22.571</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R22C41[2][B]</td>
<td style=" font-weight:bold;">bh/data_0_s0/Q</td>
</tr>
<tr>
<td>23.827</td>
<td>1.256</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C65[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>23.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>102</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>24.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C65[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_0_s0/CLK</td>
</tr>
<tr>
<td>24.673</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_0_s0</td>
</tr>
<tr>
<td>24.684</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C65[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.269</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.369, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.256, 86.147%; tC2Q: 0.202, 13.853%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.747</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.937</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.684</td>
</tr>
<tr>
<td class="label">From</td>
<td>bh/data_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>bh/clk_100khz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bh/clk_100khz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>R24C25[0][B]</td>
<td>bh/clk_100khz_s0/Q</td>
</tr>
<tr>
<td>22.369</td>
<td>2.369</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C43[1][A]</td>
<td>bh/data_9_s0/CLK</td>
</tr>
<tr>
<td>22.571</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R25C43[1][A]</td>
<td style=" font-weight:bold;">bh/data_9_s0/Q</td>
</tr>
<tr>
<td>23.937</td>
<td>1.366</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C62[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>23.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>102</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>24.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C62[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_9_s0/CLK</td>
</tr>
<tr>
<td>24.673</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_9_s0</td>
</tr>
<tr>
<td>24.684</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C62[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.269</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.369, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.366, 87.118%; tC2Q: 0.202, 12.882%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.720</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.964</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.684</td>
</tr>
<tr>
<td class="label">From</td>
<td>bh/data_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>bh/clk_100khz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bh/clk_100khz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>R24C25[0][B]</td>
<td>bh/clk_100khz_s0/Q</td>
</tr>
<tr>
<td>22.369</td>
<td>2.369</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C42[0][A]</td>
<td>bh/data_13_s0/CLK</td>
</tr>
<tr>
<td>22.571</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R26C42[0][A]</td>
<td style=" font-weight:bold;">bh/data_13_s0/Q</td>
</tr>
<tr>
<td>23.964</td>
<td>1.393</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C63[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>23.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>102</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>24.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C63[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_13_s0/CLK</td>
</tr>
<tr>
<td>24.673</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_13_s0</td>
</tr>
<tr>
<td>24.684</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C63[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.269</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.369, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.393, 87.338%; tC2Q: 0.202, 12.662%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.596</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.088</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.684</td>
</tr>
<tr>
<td class="label">From</td>
<td>bh/data_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>bh/clk_100khz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bh/clk_100khz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>R24C25[0][B]</td>
<td>bh/clk_100khz_s0/Q</td>
</tr>
<tr>
<td>22.369</td>
<td>2.369</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C39[2][A]</td>
<td>bh/data_4_s0/CLK</td>
</tr>
<tr>
<td>22.571</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R22C39[2][A]</td>
<td style=" font-weight:bold;">bh/data_4_s0/Q</td>
</tr>
<tr>
<td>24.088</td>
<td>1.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C65[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>23.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>102</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>24.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C65[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_4_s0/CLK</td>
</tr>
<tr>
<td>24.673</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_4_s0</td>
</tr>
<tr>
<td>24.684</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R49C65[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.269</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.369, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.517, 88.252%; tC2Q: 0.202, 11.748%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.558</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.125</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.684</td>
</tr>
<tr>
<td class="label">From</td>
<td>bh/data_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>bh/clk_100khz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bh/clk_100khz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>R24C25[0][B]</td>
<td>bh/clk_100khz_s0/Q</td>
</tr>
<tr>
<td>22.369</td>
<td>2.369</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C29[0][A]</td>
<td>bh/data_14_s0/CLK</td>
</tr>
<tr>
<td>22.571</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R25C29[0][A]</td>
<td style=" font-weight:bold;">bh/data_14_s0/Q</td>
</tr>
<tr>
<td>24.125</td>
<td>1.555</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C65[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>23.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>102</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>24.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C65[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_14_s0/CLK</td>
</tr>
<tr>
<td>24.673</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_14_s0</td>
</tr>
<tr>
<td>24.684</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C65[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.269</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.369, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.555, 88.501%; tC2Q: 0.202, 11.499%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.281</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>105.459</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>105.740</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>103.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>102</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>104.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C67[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_9_s1/CLK</td>
</tr>
<tr>
<td>104.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R55C67[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_9_s1/Q</td>
</tr>
<tr>
<td>105.095</td>
<td>0.255</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C67[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/n1368_s1/I2</td>
</tr>
<tr>
<td>105.459</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R53C67[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n1368_s1/F</td>
</tr>
<tr>
<td>105.459</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C67[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR43[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>103.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR43[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>103.126</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>103.802</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>205</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>105.694</td>
<td>1.892</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C67[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/CLK</td>
</tr>
<tr>
<td>105.729</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td>105.740</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R53C67[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.057</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.364, 44.315%; route: 0.255, 31.092%; tC2Q: 0.202, 24.593%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.802, 66.767%; route: 1.892, 33.233%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.066</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.879</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.813</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>17.198</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>20.011</td>
<td>2.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C48[1][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/CLK</td>
</tr>
<tr>
<td>20.243</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>44</td>
<td>R30C48[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
</tr>
<tr>
<td>22.158</td>
<td>1.914</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C46[0][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/n58_s2/I0</td>
</tr>
<tr>
<td>22.707</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C46[0][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/n58_s2/F</td>
</tr>
<tr>
<td>22.879</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>TOPSIDE[0]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/RESETN</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.682</td>
<td>16.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>21.503</td>
<td>4.821</td>
<td>tCL</td>
<td>RR</td>
<td>6</td>
<td>PLL_R[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>21.878</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/HCLKIN</td>
</tr>
<tr>
<td>21.843</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC</td>
</tr>
<tr>
<td>21.813</td>
<td>-0.030</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.218</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.085</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.601, 48.035%; route: 2.814, 51.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.549, 19.144%; route: 2.087, 72.766%; tC2Q: 0.232, 8.090%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.375, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.700</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.165</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.465</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>17.198</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>20.011</td>
<td>2.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C48[1][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/CLK</td>
</tr>
<tr>
<td>20.243</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>44</td>
<td>R30C48[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
</tr>
<tr>
<td>22.165</td>
<td>1.922</td>
<td>tNET</td>
<td>FF</td>
<td>7</td>
<td>IOT42[A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.682</td>
<td>16.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>21.503</td>
<td>4.821</td>
<td>tCL</td>
<td>RR</td>
<td>6</td>
<td>PLL_R[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>21.617</td>
<td>0.114</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT42[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A0/FCLK</td>
</tr>
<tr>
<td>21.582</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A0</td>
</tr>
<tr>
<td>21.465</td>
<td>-0.117</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT42[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.479</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.085</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.601, 48.035%; route: 2.814, 51.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.922, 89.230%; tC2Q: 0.232, 10.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.114, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.700</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.165</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.465</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>17.198</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>20.011</td>
<td>2.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C48[1][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/CLK</td>
</tr>
<tr>
<td>20.243</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>44</td>
<td>R30C48[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
</tr>
<tr>
<td>22.165</td>
<td>1.922</td>
<td>tNET</td>
<td>FF</td>
<td>7</td>
<td>IOT40[A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.682</td>
<td>16.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>21.503</td>
<td>4.821</td>
<td>tCL</td>
<td>RR</td>
<td>6</td>
<td>PLL_R[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>21.617</td>
<td>0.114</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT40[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A1/FCLK</td>
</tr>
<tr>
<td>21.582</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A1</td>
</tr>
<tr>
<td>21.465</td>
<td>-0.117</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT40[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.479</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.085</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.601, 48.035%; route: 2.814, 51.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.922, 89.230%; tC2Q: 0.232, 10.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.114, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.700</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.165</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.465</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>17.198</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>20.011</td>
<td>2.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C48[1][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/CLK</td>
</tr>
<tr>
<td>20.243</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>44</td>
<td>R30C48[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
</tr>
<tr>
<td>22.165</td>
<td>1.922</td>
<td>tNET</td>
<td>FF</td>
<td>7</td>
<td>IOT24[A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.682</td>
<td>16.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>21.503</td>
<td>4.821</td>
<td>tCL</td>
<td>RR</td>
<td>6</td>
<td>PLL_R[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>21.617</td>
<td>0.114</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT24[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A2/FCLK</td>
</tr>
<tr>
<td>21.582</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A2</td>
</tr>
<tr>
<td>21.465</td>
<td>-0.117</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT24[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.479</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.085</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.601, 48.035%; route: 2.814, 51.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.922, 89.230%; tC2Q: 0.232, 10.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.114, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.700</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.165</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.465</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>17.198</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>20.011</td>
<td>2.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C48[1][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/CLK</td>
</tr>
<tr>
<td>20.243</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>44</td>
<td>R30C48[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
</tr>
<tr>
<td>22.165</td>
<td>1.922</td>
<td>tNET</td>
<td>FF</td>
<td>7</td>
<td>IOT18[A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A3/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.682</td>
<td>16.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>21.503</td>
<td>4.821</td>
<td>tCL</td>
<td>RR</td>
<td>6</td>
<td>PLL_R[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>21.617</td>
<td>0.114</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT18[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A3/FCLK</td>
</tr>
<tr>
<td>21.582</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A3</td>
</tr>
<tr>
<td>21.465</td>
<td>-0.117</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT18[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.479</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.085</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.601, 48.035%; route: 2.814, 51.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.922, 89.230%; tC2Q: 0.232, 10.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.114, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.700</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.165</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.465</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>17.198</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>20.011</td>
<td>2.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C48[1][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/CLK</td>
</tr>
<tr>
<td>20.243</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>44</td>
<td>R30C48[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
</tr>
<tr>
<td>22.165</td>
<td>1.922</td>
<td>tNET</td>
<td>FF</td>
<td>7</td>
<td>IOT56[A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.682</td>
<td>16.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>21.503</td>
<td>4.821</td>
<td>tCL</td>
<td>RR</td>
<td>6</td>
<td>PLL_R[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>21.617</td>
<td>0.114</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT56[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A/FCLK</td>
</tr>
<tr>
<td>21.582</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A</td>
</tr>
<tr>
<td>21.465</td>
<td>-0.117</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT56[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.479</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.085</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.601, 48.035%; route: 2.814, 51.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.922, 89.230%; tC2Q: 0.232, 10.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.114, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.692</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.569</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.877</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>2.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>5.414</td>
<td>2.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C48[1][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/CLK</td>
</tr>
<tr>
<td>5.646</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>44</td>
<td>R30C48[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
</tr>
<tr>
<td>7.569</td>
<td>1.922</td>
<td>tNET</td>
<td>FF</td>
<td>7</td>
<td>IOT42[A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.085</td>
<td>2.085</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.085</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>6.906</td>
<td>4.821</td>
<td>tCL</td>
<td>FF</td>
<td>6</td>
<td>PLL_R[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>7.027</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT42[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A0/FCLK</td>
</tr>
<tr>
<td>6.992</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A0</td>
</tr>
<tr>
<td>6.877</td>
<td>-0.115</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT42[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.473</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.085</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.601, 48.035%; route: 2.814, 51.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.922, 89.230%; tC2Q: 0.232, 10.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.120, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.692</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.569</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.877</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>2.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>5.414</td>
<td>2.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C48[1][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/CLK</td>
</tr>
<tr>
<td>5.646</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>44</td>
<td>R30C48[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
</tr>
<tr>
<td>7.569</td>
<td>1.922</td>
<td>tNET</td>
<td>FF</td>
<td>7</td>
<td>IOT40[A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.085</td>
<td>2.085</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.085</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>6.906</td>
<td>4.821</td>
<td>tCL</td>
<td>FF</td>
<td>6</td>
<td>PLL_R[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>7.027</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT40[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A1/FCLK</td>
</tr>
<tr>
<td>6.992</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A1</td>
</tr>
<tr>
<td>6.877</td>
<td>-0.115</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT40[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.473</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.085</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.601, 48.035%; route: 2.814, 51.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.922, 89.230%; tC2Q: 0.232, 10.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.120, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.692</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.569</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.877</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>2.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>5.414</td>
<td>2.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C48[1][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/CLK</td>
</tr>
<tr>
<td>5.646</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>44</td>
<td>R30C48[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
</tr>
<tr>
<td>7.569</td>
<td>1.922</td>
<td>tNET</td>
<td>FF</td>
<td>7</td>
<td>IOT24[A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.085</td>
<td>2.085</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.085</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>6.906</td>
<td>4.821</td>
<td>tCL</td>
<td>FF</td>
<td>6</td>
<td>PLL_R[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>7.027</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT24[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A2/FCLK</td>
</tr>
<tr>
<td>6.992</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A2</td>
</tr>
<tr>
<td>6.877</td>
<td>-0.115</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT24[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.473</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.085</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.601, 48.035%; route: 2.814, 51.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.922, 89.230%; tC2Q: 0.232, 10.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.120, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.692</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.569</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.877</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>2.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>5.414</td>
<td>2.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C48[1][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/CLK</td>
</tr>
<tr>
<td>5.646</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>44</td>
<td>R30C48[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
</tr>
<tr>
<td>7.569</td>
<td>1.922</td>
<td>tNET</td>
<td>FF</td>
<td>7</td>
<td>IOT18[A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A3/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.085</td>
<td>2.085</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.085</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>6.906</td>
<td>4.821</td>
<td>tCL</td>
<td>FF</td>
<td>6</td>
<td>PLL_R[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>7.027</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT18[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A3/FCLK</td>
</tr>
<tr>
<td>6.992</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A3</td>
</tr>
<tr>
<td>6.877</td>
<td>-0.115</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT18[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.473</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.085</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.601, 48.035%; route: 2.814, 51.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.922, 89.230%; tC2Q: 0.232, 10.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.120, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.692</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.569</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.877</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>2.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>5.414</td>
<td>2.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C48[1][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/CLK</td>
</tr>
<tr>
<td>5.646</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>44</td>
<td>R30C48[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
</tr>
<tr>
<td>7.569</td>
<td>1.922</td>
<td>tNET</td>
<td>FF</td>
<td>7</td>
<td>IOT56[A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.085</td>
<td>2.085</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.085</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>6.906</td>
<td>4.821</td>
<td>tCL</td>
<td>FF</td>
<td>6</td>
<td>PLL_R[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>7.027</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT56[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A/FCLK</td>
</tr>
<tr>
<td>6.992</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A</td>
</tr>
<tr>
<td>6.877</td>
<td>-0.115</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT56[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.473</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.085</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.601, 48.035%; route: 2.814, 51.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.922, 89.230%; tC2Q: 0.232, 10.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.120, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.477</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.569</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.046</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>2.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>5.414</td>
<td>2.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C48[1][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/CLK</td>
</tr>
<tr>
<td>5.646</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>44</td>
<td>R30C48[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
</tr>
<tr>
<td>7.569</td>
<td>1.922</td>
<td>tNET</td>
<td>FF</td>
<td>7</td>
<td>IOT42[A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.926</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>17.198</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT42[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A0/PCLK</td>
</tr>
<tr>
<td>17.163</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A0</td>
</tr>
<tr>
<td>17.046</td>
<td>-0.117</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT42[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.814</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>14.597</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.601, 48.035%; route: 2.814, 51.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.922, 89.230%; tC2Q: 0.232, 10.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.477</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.569</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.046</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>2.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>5.414</td>
<td>2.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C48[1][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/CLK</td>
</tr>
<tr>
<td>5.646</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>44</td>
<td>R30C48[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
</tr>
<tr>
<td>7.569</td>
<td>1.922</td>
<td>tNET</td>
<td>FF</td>
<td>7</td>
<td>IOT40[A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.926</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>17.198</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT40[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A1/PCLK</td>
</tr>
<tr>
<td>17.163</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A1</td>
</tr>
<tr>
<td>17.046</td>
<td>-0.117</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT40[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.814</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>14.597</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.601, 48.035%; route: 2.814, 51.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.922, 89.230%; tC2Q: 0.232, 10.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.477</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.569</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.046</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>2.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>5.414</td>
<td>2.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C48[1][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/CLK</td>
</tr>
<tr>
<td>5.646</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>44</td>
<td>R30C48[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
</tr>
<tr>
<td>7.569</td>
<td>1.922</td>
<td>tNET</td>
<td>FF</td>
<td>7</td>
<td>IOT24[A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.926</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>17.198</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT24[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A2/PCLK</td>
</tr>
<tr>
<td>17.163</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A2</td>
</tr>
<tr>
<td>17.046</td>
<td>-0.117</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT24[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.814</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>14.597</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.601, 48.035%; route: 2.814, 51.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.922, 89.230%; tC2Q: 0.232, 10.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.477</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.569</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.046</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>2.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>5.414</td>
<td>2.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C48[1][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/CLK</td>
</tr>
<tr>
<td>5.646</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>44</td>
<td>R30C48[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
</tr>
<tr>
<td>7.569</td>
<td>1.922</td>
<td>tNET</td>
<td>FF</td>
<td>7</td>
<td>IOT18[A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A3/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.926</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>17.198</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT18[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A3/PCLK</td>
</tr>
<tr>
<td>17.163</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A3</td>
</tr>
<tr>
<td>17.046</td>
<td>-0.117</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT18[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.814</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>14.597</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.601, 48.035%; route: 2.814, 51.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.922, 89.230%; tC2Q: 0.232, 10.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.477</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.569</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.046</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>2.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>5.414</td>
<td>2.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C48[1][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/CLK</td>
</tr>
<tr>
<td>5.646</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>44</td>
<td>R30C48[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
</tr>
<tr>
<td>7.569</td>
<td>1.922</td>
<td>tNET</td>
<td>FF</td>
<td>7</td>
<td>IOT56[A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.926</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>17.198</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT56[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A/PCLK</td>
</tr>
<tr>
<td>17.163</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A</td>
</tr>
<tr>
<td>17.046</td>
<td>-0.117</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT56[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.814</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>14.597</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.601, 48.035%; route: 2.814, 51.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.922, 89.230%; tC2Q: 0.232, 10.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.551</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.576</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.128</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/O_data_r_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>2.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>5.414</td>
<td>2.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C48[1][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/CLK</td>
</tr>
<tr>
<td>5.646</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>44</td>
<td>R30C48[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
</tr>
<tr>
<td>7.576</td>
<td>1.930</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C31[0][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/O_data_r_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.926</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>17.198</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C31[0][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/O_data_r_7_s0/CLK</td>
</tr>
<tr>
<td>17.163</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/O_data_r_7_s0</td>
</tr>
<tr>
<td>17.128</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R37C31[0][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/O_data_r_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.814</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>14.597</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.601, 48.035%; route: 2.814, 51.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.930, 89.269%; tC2Q: 0.232, 10.731%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.551</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.576</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.128</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/O_de_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>2.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>5.414</td>
<td>2.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C48[1][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/CLK</td>
</tr>
<tr>
<td>5.646</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>44</td>
<td>R30C48[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
</tr>
<tr>
<td>7.576</td>
<td>1.930</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C32[2][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/O_de_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.926</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>17.198</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C32[2][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/O_de_s0/CLK</td>
</tr>
<tr>
<td>17.163</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/O_de_s0</td>
</tr>
<tr>
<td>17.128</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R37C32[2][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/O_de_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.814</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>14.597</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.601, 48.035%; route: 2.814, 51.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.930, 89.269%; tC2Q: 0.232, 10.731%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.551</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.576</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.128</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/O_hs_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>2.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>5.414</td>
<td>2.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C48[1][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/CLK</td>
</tr>
<tr>
<td>5.646</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>44</td>
<td>R30C48[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
</tr>
<tr>
<td>7.576</td>
<td>1.930</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C32[1][B]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/O_hs_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.926</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>17.198</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C32[1][B]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/O_hs_s0/CLK</td>
</tr>
<tr>
<td>17.163</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/O_hs_s0</td>
</tr>
<tr>
<td>17.128</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R37C32[1][B]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/O_hs_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.814</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>14.597</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.601, 48.035%; route: 2.814, 51.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.930, 89.269%; tC2Q: 0.232, 10.731%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.551</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.576</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.128</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/O_data_b_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>2.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>5.414</td>
<td>2.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C48[1][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/CLK</td>
</tr>
<tr>
<td>5.646</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>44</td>
<td>R30C48[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
</tr>
<tr>
<td>7.576</td>
<td>1.930</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C34[0][B]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/O_data_b_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.926</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>17.198</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C34[0][B]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/O_data_b_0_s0/CLK</td>
</tr>
<tr>
<td>17.163</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/O_data_b_0_s0</td>
</tr>
<tr>
<td>17.128</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C34[0][B]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/O_data_b_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.814</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>14.597</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.601, 48.035%; route: 2.814, 51.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.930, 89.269%; tC2Q: 0.232, 10.731%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.551</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.576</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.128</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/O_data_b_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>2.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>5.414</td>
<td>2.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C48[1][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/CLK</td>
</tr>
<tr>
<td>5.646</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>44</td>
<td>R30C48[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
</tr>
<tr>
<td>7.576</td>
<td>1.930</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C34[2][B]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/O_data_b_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.926</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>17.198</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C34[2][B]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/O_data_b_1_s0/CLK</td>
</tr>
<tr>
<td>17.163</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/O_data_b_1_s0</td>
</tr>
<tr>
<td>17.128</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C34[2][B]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/O_data_b_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.814</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>14.597</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.601, 48.035%; route: 2.814, 51.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.930, 89.269%; tC2Q: 0.232, 10.731%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.551</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.576</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.128</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/O_data_b_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>2.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>5.414</td>
<td>2.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C48[1][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/CLK</td>
</tr>
<tr>
<td>5.646</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>44</td>
<td>R30C48[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
</tr>
<tr>
<td>7.576</td>
<td>1.930</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C32[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/O_data_b_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.926</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>17.198</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C32[1][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/O_data_b_2_s0/CLK</td>
</tr>
<tr>
<td>17.163</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/O_data_b_2_s0</td>
</tr>
<tr>
<td>17.128</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R37C32[1][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/O_data_b_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.814</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>14.597</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.601, 48.035%; route: 2.814, 51.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.930, 89.269%; tC2Q: 0.232, 10.731%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.551</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.576</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.128</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/O_data_b_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>2.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>5.414</td>
<td>2.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C48[1][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/CLK</td>
</tr>
<tr>
<td>5.646</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>44</td>
<td>R30C48[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
</tr>
<tr>
<td>7.576</td>
<td>1.930</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C32[0][B]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/O_data_b_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.926</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>17.198</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C32[0][B]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/O_data_b_4_s0/CLK</td>
</tr>
<tr>
<td>17.163</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/O_data_b_4_s0</td>
</tr>
<tr>
<td>17.128</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R37C32[0][B]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/O_data_b_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.814</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>14.597</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.601, 48.035%; route: 2.814, 51.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.930, 89.269%; tC2Q: 0.232, 10.731%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.551</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.576</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.128</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/O_data_b_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>2.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>5.414</td>
<td>2.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C48[1][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/CLK</td>
</tr>
<tr>
<td>5.646</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>44</td>
<td>R30C48[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
</tr>
<tr>
<td>7.576</td>
<td>1.930</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C31[2][B]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/O_data_b_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.926</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>17.198</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C31[2][B]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/O_data_b_6_s0/CLK</td>
</tr>
<tr>
<td>17.163</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/O_data_b_6_s0</td>
</tr>
<tr>
<td>17.128</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R37C31[2][B]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/O_data_b_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.814</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>14.597</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.601, 48.035%; route: 2.814, 51.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.930, 89.269%; tC2Q: 0.232, 10.731%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.551</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.576</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.128</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/O_data_b_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>2.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>5.414</td>
<td>2.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C48[1][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/CLK</td>
</tr>
<tr>
<td>5.646</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>44</td>
<td>R30C48[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
</tr>
<tr>
<td>7.576</td>
<td>1.930</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C31[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/O_data_b_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.926</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>17.198</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C31[1][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/O_data_b_7_s0/CLK</td>
</tr>
<tr>
<td>17.163</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/O_data_b_7_s0</td>
</tr>
<tr>
<td>17.128</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R37C31[1][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/O_data_b_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.814</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>14.597</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.601, 48.035%; route: 2.814, 51.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.930, 89.269%; tC2Q: 0.232, 10.731%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.612</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>54.129</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>55.740</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>52.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>102</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>53.653</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C70[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>53.855</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>53</td>
<td>R53C70[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>54.129</td>
<td>0.273</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C67[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR43[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>53.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR43[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>53.126</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>53.802</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>205</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>55.694</td>
<td>1.892</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C67[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/CLK</td>
</tr>
<tr>
<td>55.729</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td>55.740</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R53C67[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.041</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.140, 58.574%; route: 1.514, 41.426%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.273, 57.484%; tC2Q: 0.202, 42.516%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.802, 66.767%; route: 1.892, 33.233%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.336</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>54.405</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>55.740</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>52.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>102</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>53.653</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C70[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>53.855</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>53</td>
<td>R53C70[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>54.405</td>
<td>0.549</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C63[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR43[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>53.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR43[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>53.126</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>53.802</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>205</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>55.694</td>
<td>1.892</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C63[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0/CLK</td>
</tr>
<tr>
<td>55.729</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0</td>
</tr>
<tr>
<td>55.740</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R55C63[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.041</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.140, 58.574%; route: 1.514, 41.426%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.549, 73.107%; tC2Q: 0.202, 26.893%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.802, 66.767%; route: 1.892, 33.233%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.336</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>54.405</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>55.740</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>52.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>102</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>53.653</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C70[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>53.855</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>53</td>
<td>R53C70[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>54.405</td>
<td>0.549</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C63[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR43[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>53.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR43[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>53.126</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>53.802</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>205</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>55.694</td>
<td>1.892</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C63[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0/CLK</td>
</tr>
<tr>
<td>55.729</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0</td>
</tr>
<tr>
<td>55.740</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R55C63[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.041</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.140, 58.574%; route: 1.514, 41.426%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.549, 73.107%; tC2Q: 0.202, 26.893%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.802, 66.767%; route: 1.892, 33.233%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.248</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.903</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.655</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>16.519</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>18.428</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C48[1][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/CLK</td>
</tr>
<tr>
<td>18.630</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>44</td>
<td>R30C48[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
</tr>
<tr>
<td>19.903</td>
<td>1.273</td>
<td>tNET</td>
<td>RR</td>
<td>7</td>
<td>IOT42[A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>19.418</td>
<td>4.821</td>
<td>tCL</td>
<td>FF</td>
<td>6</td>
<td>PLL_R[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>19.507</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT42[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A0/FCLK</td>
</tr>
<tr>
<td>19.542</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A0</td>
</tr>
<tr>
<td>19.655</td>
<td>0.113</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT42[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.080</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 50.181%; route: 1.908, 49.819%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.273, 86.306%; tC2Q: 0.202, 13.694%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.090, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.248</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.903</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.655</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>16.519</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>18.428</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C48[1][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/CLK</td>
</tr>
<tr>
<td>18.630</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>44</td>
<td>R30C48[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
</tr>
<tr>
<td>19.903</td>
<td>1.273</td>
<td>tNET</td>
<td>RR</td>
<td>7</td>
<td>IOT40[A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>19.418</td>
<td>4.821</td>
<td>tCL</td>
<td>FF</td>
<td>6</td>
<td>PLL_R[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>19.507</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT40[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A1/FCLK</td>
</tr>
<tr>
<td>19.542</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A1</td>
</tr>
<tr>
<td>19.655</td>
<td>0.113</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT40[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.080</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 50.181%; route: 1.908, 49.819%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.273, 86.306%; tC2Q: 0.202, 13.694%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.090, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.248</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.903</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.655</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>16.519</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>18.428</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C48[1][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/CLK</td>
</tr>
<tr>
<td>18.630</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>44</td>
<td>R30C48[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
</tr>
<tr>
<td>19.903</td>
<td>1.273</td>
<td>tNET</td>
<td>RR</td>
<td>7</td>
<td>IOT24[A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>19.418</td>
<td>4.821</td>
<td>tCL</td>
<td>FF</td>
<td>6</td>
<td>PLL_R[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>19.507</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT24[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A2/FCLK</td>
</tr>
<tr>
<td>19.542</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A2</td>
</tr>
<tr>
<td>19.655</td>
<td>0.113</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT24[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.080</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 50.181%; route: 1.908, 49.819%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.273, 86.306%; tC2Q: 0.202, 13.694%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.090, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.248</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.903</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.655</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>16.519</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>18.428</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C48[1][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/CLK</td>
</tr>
<tr>
<td>18.630</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>44</td>
<td>R30C48[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
</tr>
<tr>
<td>19.903</td>
<td>1.273</td>
<td>tNET</td>
<td>RR</td>
<td>7</td>
<td>IOT18[A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A3/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>19.418</td>
<td>4.821</td>
<td>tCL</td>
<td>FF</td>
<td>6</td>
<td>PLL_R[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>19.507</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT18[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A3/FCLK</td>
</tr>
<tr>
<td>19.542</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A3</td>
</tr>
<tr>
<td>19.655</td>
<td>0.113</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT18[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.080</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 50.181%; route: 1.908, 49.819%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.273, 86.306%; tC2Q: 0.202, 13.694%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.090, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.248</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.903</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.655</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>16.519</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>18.428</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C48[1][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/CLK</td>
</tr>
<tr>
<td>18.630</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>44</td>
<td>R30C48[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
</tr>
<tr>
<td>19.903</td>
<td>1.273</td>
<td>tNET</td>
<td>RR</td>
<td>7</td>
<td>IOT56[A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.597</td>
<td>14.597</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.597</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>19.418</td>
<td>4.821</td>
<td>tCL</td>
<td>FF</td>
<td>6</td>
<td>PLL_R[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>19.507</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT56[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A/FCLK</td>
</tr>
<tr>
<td>19.542</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A</td>
</tr>
<tr>
<td>19.655</td>
<td>0.113</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT56[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.080</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 50.181%; route: 1.908, 49.819%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.273, 86.306%; tC2Q: 0.202, 13.694%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.090, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.256</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.306</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.050</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>3.831</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C48[1][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/CLK</td>
</tr>
<tr>
<td>4.033</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>44</td>
<td>R30C48[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
</tr>
<tr>
<td>5.306</td>
<td>1.273</td>
<td>tNET</td>
<td>RR</td>
<td>7</td>
<td>IOT42[A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>4.821</td>
<td>4.821</td>
<td>tCL</td>
<td>RR</td>
<td>6</td>
<td>PLL_R[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>4.905</td>
<td>0.084</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT42[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A0/FCLK</td>
</tr>
<tr>
<td>4.940</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A0</td>
</tr>
<tr>
<td>5.050</td>
<td>0.110</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT42[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.074</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 50.181%; route: 1.908, 49.819%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.273, 86.306%; tC2Q: 0.202, 13.694%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.084, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.256</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.306</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.050</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>3.831</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C48[1][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/CLK</td>
</tr>
<tr>
<td>4.033</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>44</td>
<td>R30C48[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
</tr>
<tr>
<td>5.306</td>
<td>1.273</td>
<td>tNET</td>
<td>RR</td>
<td>7</td>
<td>IOT40[A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>4.821</td>
<td>4.821</td>
<td>tCL</td>
<td>RR</td>
<td>6</td>
<td>PLL_R[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>4.905</td>
<td>0.084</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT40[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A1/FCLK</td>
</tr>
<tr>
<td>4.940</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A1</td>
</tr>
<tr>
<td>5.050</td>
<td>0.110</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT40[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.074</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 50.181%; route: 1.908, 49.819%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.273, 86.306%; tC2Q: 0.202, 13.694%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.084, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.256</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.306</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.050</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>3.831</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C48[1][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/CLK</td>
</tr>
<tr>
<td>4.033</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>44</td>
<td>R30C48[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
</tr>
<tr>
<td>5.306</td>
<td>1.273</td>
<td>tNET</td>
<td>RR</td>
<td>7</td>
<td>IOT24[A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>4.821</td>
<td>4.821</td>
<td>tCL</td>
<td>RR</td>
<td>6</td>
<td>PLL_R[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>4.905</td>
<td>0.084</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT24[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A2/FCLK</td>
</tr>
<tr>
<td>4.940</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A2</td>
</tr>
<tr>
<td>5.050</td>
<td>0.110</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT24[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.074</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 50.181%; route: 1.908, 49.819%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.273, 86.306%; tC2Q: 0.202, 13.694%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.084, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.256</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.306</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.050</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>3.831</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C48[1][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/CLK</td>
</tr>
<tr>
<td>4.033</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>44</td>
<td>R30C48[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
</tr>
<tr>
<td>5.306</td>
<td>1.273</td>
<td>tNET</td>
<td>RR</td>
<td>7</td>
<td>IOT18[A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A3/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>4.821</td>
<td>4.821</td>
<td>tCL</td>
<td>RR</td>
<td>6</td>
<td>PLL_R[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>4.905</td>
<td>0.084</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT18[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A3/FCLK</td>
</tr>
<tr>
<td>4.940</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A3</td>
</tr>
<tr>
<td>5.050</td>
<td>0.110</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT18[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.074</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 50.181%; route: 1.908, 49.819%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.273, 86.306%; tC2Q: 0.202, 13.694%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.084, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.256</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.306</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.050</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>3.831</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C48[1][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/CLK</td>
</tr>
<tr>
<td>4.033</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>44</td>
<td>R30C48[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
</tr>
<tr>
<td>5.306</td>
<td>1.273</td>
<td>tNET</td>
<td>RR</td>
<td>7</td>
<td>IOT56[A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>4.821</td>
<td>4.821</td>
<td>tCL</td>
<td>RR</td>
<td>6</td>
<td>PLL_R[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>4.905</td>
<td>0.084</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT56[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A/FCLK</td>
</tr>
<tr>
<td>4.940</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A</td>
</tr>
<tr>
<td>5.050</td>
<td>0.110</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT56[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.074</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 50.181%; route: 1.908, 49.819%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.273, 86.306%; tC2Q: 0.202, 13.694%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.084, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.616</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.767</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.151</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>3.831</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C48[1][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/CLK</td>
</tr>
<tr>
<td>4.033</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>44</td>
<td>R30C48[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
</tr>
<tr>
<td>5.301</td>
<td>1.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C46[0][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/n58_s2/I0</td>
</tr>
<tr>
<td>5.645</td>
<td>0.344</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C46[0][A]</td>
<td style=" background: #97FFFF;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/n58_s2/F</td>
</tr>
<tr>
<td>5.767</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>TOPSIDE[0]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/RESETN</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>4.821</td>
<td>4.821</td>
<td>tCL</td>
<td>RR</td>
<td>6</td>
<td>PLL_R[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>5.106</td>
<td>0.285</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/HCLKIN</td>
</tr>
<tr>
<td>5.141</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC</td>
</tr>
<tr>
<td>5.151</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.275</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 50.181%; route: 1.908, 49.819%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.344, 17.766%; route: 1.390, 71.801%; tC2Q: 0.202, 10.433%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.285, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.320</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.306</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.986</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>3.831</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C48[1][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/CLK</td>
</tr>
<tr>
<td>4.033</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>44</td>
<td>R30C48[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
</tr>
<tr>
<td>5.306</td>
<td>1.273</td>
<td>tNET</td>
<td>RR</td>
<td>7</td>
<td>IOT42[A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT42[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A0/PCLK</td>
</tr>
<tr>
<td>1.876</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A0</td>
</tr>
<tr>
<td>1.986</td>
<td>0.110</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT42[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.990</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 50.181%; route: 1.908, 49.819%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.273, 86.306%; tC2Q: 0.202, 13.694%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.320</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.306</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.986</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>3.831</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C48[1][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/CLK</td>
</tr>
<tr>
<td>4.033</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>44</td>
<td>R30C48[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
</tr>
<tr>
<td>5.306</td>
<td>1.273</td>
<td>tNET</td>
<td>RR</td>
<td>7</td>
<td>IOT40[A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT40[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A1/PCLK</td>
</tr>
<tr>
<td>1.876</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A1</td>
</tr>
<tr>
<td>1.986</td>
<td>0.110</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT40[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.990</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 50.181%; route: 1.908, 49.819%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.273, 86.306%; tC2Q: 0.202, 13.694%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.320</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.306</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.986</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>3.831</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C48[1][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/CLK</td>
</tr>
<tr>
<td>4.033</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>44</td>
<td>R30C48[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
</tr>
<tr>
<td>5.306</td>
<td>1.273</td>
<td>tNET</td>
<td>RR</td>
<td>7</td>
<td>IOT24[A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT24[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A2/PCLK</td>
</tr>
<tr>
<td>1.876</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A2</td>
</tr>
<tr>
<td>1.986</td>
<td>0.110</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT24[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.990</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 50.181%; route: 1.908, 49.819%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.273, 86.306%; tC2Q: 0.202, 13.694%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.320</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.306</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.986</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>3.831</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C48[1][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/CLK</td>
</tr>
<tr>
<td>4.033</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>44</td>
<td>R30C48[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
</tr>
<tr>
<td>5.306</td>
<td>1.273</td>
<td>tNET</td>
<td>RR</td>
<td>7</td>
<td>IOT18[A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A3/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT18[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A3/PCLK</td>
</tr>
<tr>
<td>1.876</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A3</td>
</tr>
<tr>
<td>1.986</td>
<td>0.110</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT18[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst7_IDDRX71A3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.990</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 50.181%; route: 1.908, 49.819%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.273, 86.306%; tC2Q: 0.202, 13.694%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.320</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.306</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.986</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>3.831</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C48[1][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/CLK</td>
</tr>
<tr>
<td>4.033</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>44</td>
<td>R30C48[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
</tr>
<tr>
<td>5.306</td>
<td>1.273</td>
<td>tNET</td>
<td>RR</td>
<td>7</td>
<td>IOT56[A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT56[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A/PCLK</td>
</tr>
<tr>
<td>1.876</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A</td>
</tr>
<tr>
<td>1.986</td>
<td>0.110</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT56[A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.990</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 50.181%; route: 1.908, 49.819%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.273, 86.306%; tC2Q: 0.202, 13.694%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.414</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.301</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.887</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/slip_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>3.831</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C48[1][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/CLK</td>
</tr>
<tr>
<td>4.033</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>44</td>
<td>R30C48[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
</tr>
<tr>
<td>5.301</td>
<td>1.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C33[0][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/slip_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C33[0][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/slip_s1/CLK</td>
</tr>
<tr>
<td>1.876</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/slip_s1</td>
</tr>
<tr>
<td>1.887</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R37C33[0][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/slip_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.990</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 50.181%; route: 1.908, 49.819%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.268, 86.260%; tC2Q: 0.202, 13.740%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.414</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.301</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.887</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/clock_word_lock_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>3.831</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C48[1][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/CLK</td>
</tr>
<tr>
<td>4.033</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>44</td>
<td>R30C48[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
</tr>
<tr>
<td>5.301</td>
<td>1.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C34[0][B]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/clock_word_lock_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C34[0][B]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/clock_word_lock_s0/CLK</td>
</tr>
<tr>
<td>1.876</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/clock_word_lock_s0</td>
</tr>
<tr>
<td>1.887</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C34[0][B]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/clock_word_lock_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.990</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 50.181%; route: 1.908, 49.819%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.268, 86.260%; tC2Q: 0.202, 13.740%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.414</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.301</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.887</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/dphase_lock_d2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>3.831</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C48[1][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/CLK</td>
</tr>
<tr>
<td>4.033</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>44</td>
<td>R30C48[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
</tr>
<tr>
<td>5.301</td>
<td>1.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C34[0][B]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/dphase_lock_d2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C34[0][B]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/dphase_lock_d2_s0/CLK</td>
</tr>
<tr>
<td>1.876</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/dphase_lock_d2_s0</td>
</tr>
<tr>
<td>1.887</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C34[0][B]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/dphase_lock_d2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.990</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 50.181%; route: 1.908, 49.819%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.268, 86.260%; tC2Q: 0.202, 13.740%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.414</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.301</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.887</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/dphase_lock_d1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>3.831</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C48[1][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/CLK</td>
</tr>
<tr>
<td>4.033</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>44</td>
<td>R30C48[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
</tr>
<tr>
<td>5.301</td>
<td>1.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C34[0][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/dphase_lock_d1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C34[0][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/dphase_lock_d1_s0/CLK</td>
</tr>
<tr>
<td>1.876</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/dphase_lock_d1_s0</td>
</tr>
<tr>
<td>1.887</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C34[0][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/dphase_lock_d1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.990</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 50.181%; route: 1.908, 49.819%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.268, 86.260%; tC2Q: 0.202, 13.740%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.414</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.301</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.887</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/O_vs_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>3.831</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C48[1][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/CLK</td>
</tr>
<tr>
<td>4.033</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>44</td>
<td>R30C48[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
</tr>
<tr>
<td>5.301</td>
<td>1.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C24[2][B]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/O_vs_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C24[2][B]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/O_vs_s0/CLK</td>
</tr>
<tr>
<td>1.876</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/O_vs_s0</td>
</tr>
<tr>
<td>1.887</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C24[2][B]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/O_vs_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.990</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 50.181%; route: 1.908, 49.819%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.268, 86.260%; tC2Q: 0.202, 13.740%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.414</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.301</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.887</td>
</tr>
<tr>
<td class="label">From</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/O_data_b_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clkin_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOT56</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>3.831</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C48[1][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/CLK</td>
</tr>
<tr>
<td>4.033</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>44</td>
<td>R30C48[1][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/reset_sync_s0/Q</td>
</tr>
<tr>
<td>5.301</td>
<td>1.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C34[2][A]</td>
<td style=" font-weight:bold;">lvds_video_top_inst/LVDS_7to1_RX_Top_inst/O_data_b_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1149</td>
<td>TOPSIDE[0]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C34[2][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/O_data_b_5_s0/CLK</td>
</tr>
<tr>
<td>1.876</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/O_data_b_5_s0</td>
</tr>
<tr>
<td>1.887</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C34[2][A]</td>
<td>lvds_video_top_inst/LVDS_7to1_RX_Top_inst/O_data_b_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.990</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 50.181%; route: 1.908, 49.819%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.268, 86.260%; tC2Q: 0.202, 13.740%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.600</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.600</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>bh/clk_100khz</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>bh/cnt_11_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>bh/clk_100khz</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>bh/clk_100khz_s0/Q</td>
</tr>
<tr>
<td>8.769</td>
<td>3.769</td>
<td>tNET</td>
<td>FF</td>
<td>bh/cnt_11_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>bh/clk_100khz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>bh/clk_100khz_s0/Q</td>
</tr>
<tr>
<td>12.369</td>
<td>2.369</td>
<td>tNET</td>
<td>RR</td>
<td>bh/cnt_11_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.600</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.600</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>bh/clk_100khz</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>bh/cnt_10_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>bh/clk_100khz</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>bh/clk_100khz_s0/Q</td>
</tr>
<tr>
<td>8.769</td>
<td>3.769</td>
<td>tNET</td>
<td>FF</td>
<td>bh/cnt_10_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>bh/clk_100khz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>bh/clk_100khz_s0/Q</td>
</tr>
<tr>
<td>12.369</td>
<td>2.369</td>
<td>tNET</td>
<td>RR</td>
<td>bh/cnt_10_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.600</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.600</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>bh/clk_100khz</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>bh/cnt_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>bh/clk_100khz</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>bh/clk_100khz_s0/Q</td>
</tr>
<tr>
<td>8.769</td>
<td>3.769</td>
<td>tNET</td>
<td>FF</td>
<td>bh/cnt_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>bh/clk_100khz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>bh/clk_100khz_s0/Q</td>
</tr>
<tr>
<td>12.369</td>
<td>2.369</td>
<td>tNET</td>
<td>RR</td>
<td>bh/cnt_9_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.600</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.600</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>bh/clk_100khz</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>bh/cnt_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>bh/clk_100khz</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>bh/clk_100khz_s0/Q</td>
</tr>
<tr>
<td>8.769</td>
<td>3.769</td>
<td>tNET</td>
<td>FF</td>
<td>bh/cnt_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>bh/clk_100khz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>bh/clk_100khz_s0/Q</td>
</tr>
<tr>
<td>12.369</td>
<td>2.369</td>
<td>tNET</td>
<td>RR</td>
<td>bh/cnt_8_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.600</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.600</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>bh/clk_100khz</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>bh/data_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>bh/clk_100khz</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>bh/clk_100khz_s0/Q</td>
</tr>
<tr>
<td>8.769</td>
<td>3.769</td>
<td>tNET</td>
<td>FF</td>
<td>bh/data_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>bh/clk_100khz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>bh/clk_100khz_s0/Q</td>
</tr>
<tr>
<td>12.369</td>
<td>2.369</td>
<td>tNET</td>
<td>RR</td>
<td>bh/data_2_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.600</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.600</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>bh/clk_100khz</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>bh/data_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>bh/clk_100khz</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>bh/clk_100khz_s0/Q</td>
</tr>
<tr>
<td>8.769</td>
<td>3.769</td>
<td>tNET</td>
<td>FF</td>
<td>bh/data_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>bh/clk_100khz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>bh/clk_100khz_s0/Q</td>
</tr>
<tr>
<td>12.369</td>
<td>2.369</td>
<td>tNET</td>
<td>RR</td>
<td>bh/data_1_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.600</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.600</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>bh/clk_100khz</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>bh/data_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>bh/clk_100khz</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>bh/clk_100khz_s0/Q</td>
</tr>
<tr>
<td>8.769</td>
<td>3.769</td>
<td>tNET</td>
<td>FF</td>
<td>bh/data_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>bh/clk_100khz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>bh/clk_100khz_s0/Q</td>
</tr>
<tr>
<td>12.369</td>
<td>2.369</td>
<td>tNET</td>
<td>RR</td>
<td>bh/data_0_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.600</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.600</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>bh/clk_100khz</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>bh/r_sda_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>bh/clk_100khz</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>bh/clk_100khz_s0/Q</td>
</tr>
<tr>
<td>8.769</td>
<td>3.769</td>
<td>tNET</td>
<td>FF</td>
<td>bh/r_sda_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>bh/clk_100khz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>bh/clk_100khz_s0/Q</td>
</tr>
<tr>
<td>12.369</td>
<td>2.369</td>
<td>tNET</td>
<td>RR</td>
<td>bh/r_sda_s1/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.600</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.600</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>bh/clk_100khz</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>bh/r_scl_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>bh/clk_100khz</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>bh/clk_100khz_s0/Q</td>
</tr>
<tr>
<td>8.769</td>
<td>3.769</td>
<td>tNET</td>
<td>FF</td>
<td>bh/r_scl_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>bh/clk_100khz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>bh/clk_100khz_s0/Q</td>
</tr>
<tr>
<td>12.369</td>
<td>2.369</td>
<td>tNET</td>
<td>RR</td>
<td>bh/r_scl_s1/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.600</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.600</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>bh/clk_100khz</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>bh/ctl_sda_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>bh/clk_100khz</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>bh/clk_100khz_s0/Q</td>
</tr>
<tr>
<td>8.769</td>
<td>3.769</td>
<td>tNET</td>
<td>FF</td>
<td>bh/ctl_sda_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>bh/clk_100khz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>bh/clk_100khz_s0/Q</td>
</tr>
<tr>
<td>12.369</td>
<td>2.369</td>
<td>tNET</td>
<td>RR</td>
<td>bh/ctl_sda_s1/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>1149</td>
<td>rx_sclk</td>
<td>0.362</td>
<td>2.274</td>
</tr>
<tr>
<td>489</td>
<td>index[0]</td>
<td>6.711</td>
<td>2.927</td>
</tr>
<tr>
<td>488</td>
<td>index[1]</td>
<td>6.847</td>
<td>2.945</td>
</tr>
<tr>
<td>487</td>
<td>index[2]</td>
<td>7.009</td>
<td>3.116</td>
</tr>
<tr>
<td>460</td>
<td>index[3]</td>
<td>9.396</td>
<td>2.953</td>
</tr>
<tr>
<td>458</td>
<td>vs_delaya</td>
<td>8.690</td>
<td>2.082</td>
</tr>
<tr>
<td>457</td>
<td>vs_delayb</td>
<td>8.202</td>
<td>2.548</td>
</tr>
<tr>
<td>439</td>
<td>process_end_Z</td>
<td>6.255</td>
<td>3.285</td>
</tr>
<tr>
<td>356</td>
<td>clk25M</td>
<td>32.675</td>
<td>2.274</td>
</tr>
<tr>
<td>287</td>
<td>center[0]</td>
<td>0.362</td>
<td>7.049</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R43C28</td>
<td>93.06%</td>
</tr>
<tr>
<td>R47C28</td>
<td>93.06%</td>
</tr>
<tr>
<td>R43C31</td>
<td>90.28%</td>
</tr>
<tr>
<td>R48C49</td>
<td>88.89%</td>
</tr>
<tr>
<td>R27C32</td>
<td>88.89%</td>
</tr>
<tr>
<td>R44C30</td>
<td>88.89%</td>
</tr>
<tr>
<td>R37C29</td>
<td>88.89%</td>
</tr>
<tr>
<td>R39C29</td>
<td>88.89%</td>
</tr>
<tr>
<td>R53C66</td>
<td>88.89%</td>
</tr>
<tr>
<td>R43C30</td>
<td>87.50%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
