#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Thu Dec 16 15:14:20 2021
# Process ID: 20900
# Current directory: D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/lab6
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22020 D:\Documents\_Schoolware\_CU\Y3T1\HWSYNLAB\lab6\lab6.xpr
# Log file: D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/lab6/vivado.log
# Journal file: D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/lab6\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/lab6/lab6.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/lab6/lab6.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
open_project: Time (s): cpu = 00:00:23 ; elapsed = 00:00:13 . Memory (MB): peak = 1133.434 ; gain = 0.000
update_compile_order -fileset sources_1
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.0 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.1 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.1 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.2 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.2/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.0 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.1 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.1 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.2 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.2/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.0 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.1 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.1 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.2 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.2/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.0 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.1 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.1 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.2 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.2/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
INFO: [Common 17-14] Message 'Board 49-26' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
create_project final-calculator D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator -part xc7a35tcpg236-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
create_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 1133.434 ; gain = 0.000
file mkdir D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new
close [ open D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/system.v w ]
add_files D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/system.v
update_compile_order -fileset sources_1
current_project lab6
current_project final-calculator
current_project lab6
current_project final-calculator
close [ open D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/uart.v w ]
add_files D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/uart.v
update_compile_order -fileset sources_1
current_project lab6
current_project final-calculator
current_project lab6
current_project final-calculator
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: system
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1528.871 ; gain = 261.020
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system' [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/system.v:23]
INFO: [Synth 8-6157] synthesizing module 'uart' [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/uart.v:23]
INFO: [Synth 8-6157] synthesizing module 'baudrate_gen' [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/uart.v:135]
INFO: [Synth 8-6155] done synthesizing module 'baudrate_gen' (1#1) [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/uart.v:135]
INFO: [Synth 8-6157] synthesizing module 'uart_receiver' [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/uart.v:98]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/uart.v:120]
INFO: [Synth 8-6155] done synthesizing module 'uart_receiver' (2#1) [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/uart.v:98]
INFO: [Synth 8-6157] synthesizing module 'uart_transmitter' [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/uart.v:52]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/uart.v:82]
INFO: [Synth 8-6155] done synthesizing module 'uart_transmitter' (3#1) [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/uart.v:52]
INFO: [Synth 8-6155] done synthesizing module 'uart' (4#1) [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/uart.v:23]
INFO: [Synth 8-6155] done synthesizing module 'system' (5#1) [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/system.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1577.191 ; gain = 309.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1577.191 ; gain = 309.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1577.191 ; gain = 309.340
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1577.191 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1678.961 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 1771.457 ; gain = 503.605
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1771.457 ; gain = 638.023
current_project lab6
current_project final-calculator
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1838.348 ; gain = 63.184
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system' [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/system.v:23]
INFO: [Synth 8-6157] synthesizing module 'uart' [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/uart.v:23]
INFO: [Synth 8-6157] synthesizing module 'baudrate_gen' [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/uart.v:133]
INFO: [Synth 8-6155] done synthesizing module 'baudrate_gen' (1#1) [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/uart.v:133]
INFO: [Synth 8-6157] synthesizing module 'uart_receiver' [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/uart.v:96]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/uart.v:118]
INFO: [Synth 8-6155] done synthesizing module 'uart_receiver' (2#1) [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/uart.v:96]
INFO: [Synth 8-6157] synthesizing module 'uart_transmitter' [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/uart.v:50]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/uart.v:80]
INFO: [Synth 8-6155] done synthesizing module 'uart_transmitter' (3#1) [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/uart.v:50]
INFO: [Synth 8-6155] done synthesizing module 'uart' (4#1) [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/uart.v:23]
INFO: [Synth 8-6155] done synthesizing module 'system' (5#1) [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/system.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1862.285 ; gain = 87.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1885.164 ; gain = 110.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1885.164 ; gain = 110.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1893.016 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 1893.016 ; gain = 117.852
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1893.016 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system' [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/system.v:23]
INFO: [Synth 8-6157] synthesizing module 'uart' [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/uart.v:23]
INFO: [Synth 8-6157] synthesizing module 'baudrate_gen' [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/uart.v:133]
INFO: [Synth 8-6155] done synthesizing module 'baudrate_gen' (1#1) [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/uart.v:133]
INFO: [Synth 8-6157] synthesizing module 'uart_receiver' [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/uart.v:96]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/uart.v:118]
INFO: [Synth 8-6155] done synthesizing module 'uart_receiver' (2#1) [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/uart.v:96]
INFO: [Synth 8-6157] synthesizing module 'uart_transmitter' [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/uart.v:50]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/uart.v:80]
INFO: [Synth 8-6155] done synthesizing module 'uart_transmitter' (3#1) [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/uart.v:50]
INFO: [Synth 8-6155] done synthesizing module 'uart' (4#1) [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/uart.v:23]
INFO: [Synth 8-6155] done synthesizing module 'system' (5#1) [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/system.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1893.016 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1899.656 ; gain = 6.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1899.656 ; gain = 6.641
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1907.465 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 1907.465 ; gain = 14.449
launch_runs synth_1 -jobs 4
[Thu Dec 16 16:00:24 2021] Launched synth_1...
Run output will be captured here: D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.runs/synth_1/runme.log
file mkdir D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/constrs_1
file mkdir D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/constrs_1/new
close [ open D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/constrs_1/new/BASYS3.xdc w ]
add_files -fileset constrs_1 D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/constrs_1/new/BASYS3.xdc
close_design
reset_run synth_1
launch_runs synth_1 -jobs 4
[Thu Dec 16 16:02:04 2021] Launched synth_1...
Run output will be captured here: D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Thu Dec 16 16:03:09 2021] Launched impl_1...
Run output will be captured here: D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Dec 16 16:04:49 2021] Launched impl_1...
Run output will be captured here: D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2021.1
  **** Build date : Jun 10 2021 at 20:17:23
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2021.1
  ****** Build date   : May 27 2021-00:32:33
    **** Build number : 2021.1.1622050353
      ** Copyright 2017-2021 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1907.465 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AA12E2A
open_hw_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3331.906 ; gain = 1424.441
set_property PROGRAM.FILE {D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.runs/impl_1/system.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.runs/impl_1/system.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 4
[Thu Dec 16 16:11:13 2021] Launched synth_1...
Run output will be captured here: D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Thu Dec 16 16:12:06 2021] Launched impl_1...
Run output will be captured here: D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Dec 16 16:14:17 2021] Launched impl_1...
Run output will be captured here: D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.runs/impl_1/system.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 4
[Thu Dec 16 16:18:43 2021] Launched synth_1...
Run output will be captured here: D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Thu Dec 16 16:20:22 2021] Launched impl_1...
Run output will be captured here: D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.runs/impl_1/runme.log
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3359.773 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 4006.719 ; gain = 0.000
open_run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 4006.719 ; gain = 646.945
INFO: [Common 17-344] 'open_run' was cancelled
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Dec 16 16:22:16 2021] Launched impl_1...
Run output will be captured here: D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.runs/impl_1/system.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 4
[Thu Dec 16 16:26:19 2021] Launched synth_1...
Run output will be captured here: D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Thu Dec 16 16:27:33 2021] Launched impl_1...
Run output will be captured here: D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Dec 16 16:28:47 2021] Launched impl_1...
Run output will be captured here: D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.runs/impl_1/system.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 4
[Thu Dec 16 16:32:28 2021] Launched synth_1...
Run output will be captured here: D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Thu Dec 16 16:33:56 2021] Launched impl_1...
Run output will be captured here: D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Dec 16 16:36:18 2021] Launched impl_1...
Run output will be captured here: D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.runs/impl_1/system.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: system
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4006.719 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system' [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/system.v:23]
INFO: [Synth 8-6157] synthesizing module 'uart' [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/uart.v:23]
INFO: [Synth 8-6157] synthesizing module 'baudrate_gen' [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/uart.v:135]
INFO: [Synth 8-6155] done synthesizing module 'baudrate_gen' (1#1) [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/uart.v:135]
INFO: [Synth 8-6157] synthesizing module 'uart_receiver' [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/uart.v:98]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/uart.v:120]
INFO: [Synth 8-6155] done synthesizing module 'uart_receiver' (2#1) [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/uart.v:98]
INFO: [Synth 8-6157] synthesizing module 'uart_transmitter' [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/uart.v:52]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/uart.v:82]
INFO: [Synth 8-6155] done synthesizing module 'uart_transmitter' (3#1) [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/uart.v:52]
INFO: [Synth 8-6155] done synthesizing module 'uart' (4#1) [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/uart.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'data_received' does not match port width (8) of module 'uart' [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/system.v:31]
WARNING: [Synth 8-6104] Input port 'RsRx' has an internal driver [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/system.v:31]
WARNING: [Synth 8-7071] port 'RsRx' of module 'uart' is unconnected for instance 'uart' [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/system.v:31]
WARNING: [Synth 8-7071] port 'clk' of module 'uart' is unconnected for instance 'uart' [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/system.v:31]
WARNING: [Synth 8-7023] instance 'uart' of module 'uart' has 5 connections declared, but only 3 given [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/system.v:31]
INFO: [Synth 8-6155] done synthesizing module 'system' (5#1) [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/system.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 4006.719 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 4006.719 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 4006.719 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 4006.719 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/constrs_1/new/BASYS3.xdc]
Finished Parsing XDC File [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/constrs_1/new/BASYS3.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4067.043 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 4094.426 ; gain = 87.707
14 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 4094.426 ; gain = 87.707
refresh_design
ERROR: [Synth 8-2543] port connections cannot be mixed ordered and named [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/system.v:32]
INFO: [Synth 8-2350] module system ignored due to previous errors [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/system.v:23]
Failed to read verilog 'D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/system.v'
refresh_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4153.301 ; gain = 57.078
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
current_project lab6
current_project final-calculator
refresh_design
ERROR: [Synth 8-2543] port connections cannot be mixed ordered and named [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/system.v:32]
INFO: [Synth 8-2350] module system ignored due to previous errors [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/system.v:23]
Failed to read verilog 'D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/system.v'
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4163.055 ; gain = 6.457
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system' [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/system.v:23]
INFO: [Synth 8-6157] synthesizing module 'uart' [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/uart.v:23]
INFO: [Synth 8-6157] synthesizing module 'baudrate_gen' [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/uart.v:135]
INFO: [Synth 8-6155] done synthesizing module 'baudrate_gen' (1#1) [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/uart.v:135]
INFO: [Synth 8-6157] synthesizing module 'uart_receiver' [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/uart.v:98]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/uart.v:120]
INFO: [Synth 8-6155] done synthesizing module 'uart_receiver' (2#1) [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/uart.v:98]
INFO: [Synth 8-6157] synthesizing module 'uart_transmitter' [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/uart.v:52]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/uart.v:82]
INFO: [Synth 8-6155] done synthesizing module 'uart_transmitter' (3#1) [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/uart.v:52]
INFO: [Synth 8-6155] done synthesizing module 'uart' (4#1) [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/uart.v:23]
ERROR: [Synth 8-685] variable 'char' should not be used in output port connection [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/system.v:34]
ERROR: [Synth 8-6156] failed synthesizing module 'system' [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/system.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4194.266 ; gain = 37.668
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4194.305 ; gain = 37.707
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4235.082 ; gain = 20.691
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system' [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/system.v:23]
INFO: [Synth 8-6157] synthesizing module 'uart' [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/uart.v:23]
INFO: [Synth 8-6157] synthesizing module 'baudrate_gen' [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/uart.v:135]
INFO: [Synth 8-6155] done synthesizing module 'baudrate_gen' (1#1) [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/uart.v:135]
INFO: [Synth 8-6157] synthesizing module 'uart_receiver' [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/uart.v:98]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/uart.v:120]
INFO: [Synth 8-6155] done synthesizing module 'uart_receiver' (2#1) [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/uart.v:98]
INFO: [Synth 8-6157] synthesizing module 'uart_transmitter' [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/uart.v:52]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/uart.v:82]
INFO: [Synth 8-6155] done synthesizing module 'uart_transmitter' (3#1) [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/uart.v:52]
INFO: [Synth 8-6155] done synthesizing module 'uart' (4#1) [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/uart.v:23]
ERROR: [Synth 8-685] variable 'from_uart' should not be used in output port connection [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/system.v:34]
ERROR: [Synth 8-6156] failed synthesizing module 'system' [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/system.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4235.082 ; gain = 20.691
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 4235.082 ; gain = 20.691
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: system
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4238.445 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system' [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/system.v:23]
INFO: [Synth 8-6157] synthesizing module 'uart' [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/uart.v:23]
INFO: [Synth 8-6157] synthesizing module 'baudrate_gen' [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/uart.v:135]
INFO: [Synth 8-6155] done synthesizing module 'baudrate_gen' (1#1) [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/uart.v:135]
INFO: [Synth 8-6157] synthesizing module 'uart_receiver' [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/uart.v:98]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/uart.v:120]
INFO: [Synth 8-6155] done synthesizing module 'uart_receiver' (2#1) [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/uart.v:98]
INFO: [Synth 8-6157] synthesizing module 'uart_transmitter' [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/uart.v:52]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/uart.v:82]
INFO: [Synth 8-6155] done synthesizing module 'uart_transmitter' (3#1) [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/uart.v:52]
INFO: [Synth 8-6155] done synthesizing module 'uart' (4#1) [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/uart.v:23]
ERROR: [Synth 8-685] variable 'from_uart' should not be used in output port connection [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/system.v:34]
ERROR: [Synth 8-6156] failed synthesizing module 'system' [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/system.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4238.445 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
11 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: system
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4238.445 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system' [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/system.v:23]
INFO: [Synth 8-6157] synthesizing module 'uart' [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/uart.v:23]
INFO: [Synth 8-6157] synthesizing module 'baudrate_gen' [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/uart.v:135]
INFO: [Synth 8-6155] done synthesizing module 'baudrate_gen' (1#1) [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/uart.v:135]
INFO: [Synth 8-6157] synthesizing module 'uart_receiver' [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/uart.v:98]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/uart.v:120]
INFO: [Synth 8-6155] done synthesizing module 'uart_receiver' (2#1) [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/uart.v:98]
INFO: [Synth 8-6157] synthesizing module 'uart_transmitter' [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/uart.v:52]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/uart.v:82]
INFO: [Synth 8-6155] done synthesizing module 'uart_transmitter' (3#1) [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/uart.v:52]
INFO: [Synth 8-6155] done synthesizing module 'uart' (4#1) [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/uart.v:23]
INFO: [Synth 8-6155] done synthesizing module 'system' (5#1) [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/system.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4238.445 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4238.445 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4238.445 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 4238.445 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/constrs_1/new/BASYS3.xdc]
Finished Parsing XDC File [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/constrs_1/new/BASYS3.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 4239.141 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 4242.617 ; gain = 4.172
14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 4242.617 ; gain = 4.172
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4242.617 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system' [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/system.v:23]
INFO: [Synth 8-6157] synthesizing module 'uart' [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/uart.v:23]
INFO: [Synth 8-6157] synthesizing module 'baudrate_gen' [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/uart.v:141]
INFO: [Synth 8-6155] done synthesizing module 'baudrate_gen' (1#1) [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/uart.v:141]
INFO: [Synth 8-6157] synthesizing module 'uart_receiver' [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/uart.v:104]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/uart.v:126]
INFO: [Synth 8-6155] done synthesizing module 'uart_receiver' (2#1) [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/uart.v:104]
INFO: [Synth 8-6157] synthesizing module 'uart_transmitter' [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/uart.v:58]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/uart.v:88]
INFO: [Synth 8-6155] done synthesizing module 'uart_transmitter' (3#1) [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/uart.v:58]
INFO: [Synth 8-6155] done synthesizing module 'uart' (4#1) [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/uart.v:23]
INFO: [Synth 8-6155] done synthesizing module 'system' (5#1) [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/system.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4242.617 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4242.617 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4242.617 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 4252.484 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/constrs_1/new/BASYS3.xdc]
Finished Parsing XDC File [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/constrs_1/new/BASYS3.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 4252.484 ; gain = 9.867
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4252.484 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system' [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/system.v:23]
INFO: [Synth 8-6157] synthesizing module 'uart' [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/uart.v:23]
INFO: [Synth 8-6157] synthesizing module 'baudrate_gen' [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/uart.v:141]
INFO: [Synth 8-6155] done synthesizing module 'baudrate_gen' (1#1) [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/uart.v:141]
INFO: [Synth 8-6157] synthesizing module 'uart_receiver' [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/uart.v:104]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/uart.v:126]
INFO: [Synth 8-6155] done synthesizing module 'uart_receiver' (2#1) [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/uart.v:104]
INFO: [Synth 8-6157] synthesizing module 'uart_transmitter' [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/uart.v:58]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/uart.v:88]
INFO: [Synth 8-6155] done synthesizing module 'uart_transmitter' (3#1) [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/uart.v:58]
INFO: [Synth 8-6155] done synthesizing module 'uart' (4#1) [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/uart.v:23]
INFO: [Synth 8-6155] done synthesizing module 'system' (5#1) [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/system.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4252.484 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4252.484 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4252.484 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 4258.688 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/constrs_1/new/BASYS3.xdc]
Finished Parsing XDC File [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/constrs_1/new/BASYS3.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 4258.688 ; gain = 6.203
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4258.688 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system' [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/system.v:23]
INFO: [Synth 8-6157] synthesizing module 'uart' [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/uart.v:23]
INFO: [Synth 8-6157] synthesizing module 'baudrate_gen' [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/uart.v:142]
INFO: [Synth 8-6155] done synthesizing module 'baudrate_gen' (1#1) [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/uart.v:142]
INFO: [Synth 8-6157] synthesizing module 'uart_receiver' [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/uart.v:105]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/uart.v:127]
INFO: [Synth 8-6155] done synthesizing module 'uart_receiver' (2#1) [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/uart.v:105]
INFO: [Synth 8-6157] synthesizing module 'uart_transmitter' [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/uart.v:59]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/uart.v:89]
INFO: [Synth 8-6155] done synthesizing module 'uart_transmitter' (3#1) [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/uart.v:59]
INFO: [Synth 8-6155] done synthesizing module 'uart' (4#1) [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/uart.v:23]
INFO: [Synth 8-6155] done synthesizing module 'system' (5#1) [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/system.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4258.688 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4258.688 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4258.688 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 4267.414 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/constrs_1/new/BASYS3.xdc]
Finished Parsing XDC File [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/constrs_1/new/BASYS3.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 4267.414 ; gain = 8.727
close_design
reset_run synth_1
launch_runs synth_1 -jobs 4
[Thu Dec 16 19:03:52 2021] Launched synth_1...
Run output will be captured here: D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Thu Dec 16 19:04:41 2021] Launched impl_1...
Run output will be captured here: D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Dec 16 19:06:57 2021] Launched impl_1...
Run output will be captured here: D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.runs/impl_1/runme.log
current_project lab6
close_project
open_project D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/project_1/project_1.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/project_1/project_1.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
update_compile_order -fileset sources_1
current_project final-calculator
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2021.1
  **** Build date : Jun 10 2021 at 20:17:23
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2021.1
  ****** Build date   : May 27 2021-00:32:33
    **** Build number : 2021.1.1622050353
      ** Copyright 2017-2021 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 4271.418 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AA12E2A
set_property PROGRAM.FILE {D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.runs/impl_1/system.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.runs/impl_1/system.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 4
[Thu Dec 16 19:16:02 2021] Launched synth_1...
Run output will be captured here: D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Thu Dec 16 19:17:22 2021] Launched impl_1...
Run output will be captured here: D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Dec 16 19:18:55 2021] Launched impl_1...
Run output will be captured here: D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.runs/impl_1/system.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
close [ open D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/alu.v w ]
add_files D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/alu.v
update_compile_order -fileset sources_1
current_project project_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: nano_sc_system
WARNING: [Synth 8-2611] redeclaration of ansi port clkDiv is not allowed [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/HWSYNLAB2021-main/lab05/sources_1/clockDiv.v:28]
WARNING: [Synth 8-2611] redeclaration of ansi port segments is not allowed [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/HWSYNLAB2021-main/lab05/sources_1/hexTo7Segment.v:28]
WARNING: [Synth 8-992] c_flag is already implicitly declared earlier [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/HWSYNLAB2021-main/lab05/sources_1/nanocpu.v:79]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/HWSYNLAB2021-main/lab05/sources_1/rom.v:9]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/HWSYNLAB2021-main/lab05/sources_1/rom.v:10]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 4271.418 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'nano_sc_system' [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/HWSYNLAB2021-main/lab05/sources_1/nano_sc_system.v:10]
INFO: [Synth 8-6157] synthesizing module 'nanocpu' [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/HWSYNLAB2021-main/lab05/sources_1/nanocpu.v:10]
INFO: [Synth 8-6157] synthesizing module 'adder' [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/HWSYNLAB2021-main/lab05/sources_1/adder.v:9]
	Parameter WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'adder' (1#1) [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/HWSYNLAB2021-main/lab05/sources_1/adder.v:9]
INFO: [Synth 8-6157] synthesizing module 'mux2_1' [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/HWSYNLAB2021-main/lab05/sources_1/mux.v:9]
	Parameter WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2_1' (2#1) [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/HWSYNLAB2021-main/lab05/sources_1/mux.v:9]
INFO: [Synth 8-6157] synthesizing module 'extender' [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/HWSYNLAB2021-main/lab05/sources_1/extender.v:10]
INFO: [Synth 8-6155] done synthesizing module 'extender' (3#1) [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/HWSYNLAB2021-main/lab05/sources_1/extender.v:10]
INFO: [Synth 8-6157] synthesizing module 'mux2_1__parameterized0' [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/HWSYNLAB2021-main/lab05/sources_1/mux.v:9]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2_1__parameterized0' (3#1) [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/HWSYNLAB2021-main/lab05/sources_1/mux.v:9]
INFO: [Synth 8-6157] synthesizing module 'regfile' [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/HWSYNLAB2021-main/lab05/sources_1/regfile.v:9]
WARNING: [Synth 8-639] system function call 'time' not supported [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/HWSYNLAB2021-main/lab05/sources_1/regfile.v:33]
INFO: [Synth 8-251] 0 - A(REG[x]) -  xxxxxxxx, B(REG[x]) -  xxxxxxxx
 [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/HWSYNLAB2021-main/lab05/sources_1/regfile.v:33]
WARNING: [Synth 8-639] system function call 'time' not supported [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/HWSYNLAB2021-main/lab05/sources_1/regfile.v:37]
INFO: [Synth 8-251] 0 - REG[x] <- xxxxxxxx [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/HWSYNLAB2021-main/lab05/sources_1/regfile.v:37]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (4#1) [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/HWSYNLAB2021-main/lab05/sources_1/regfile.v:9]
INFO: [Synth 8-6157] synthesizing module 'mux2_1__parameterized1' [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/HWSYNLAB2021-main/lab05/sources_1/mux.v:9]
INFO: [Synth 8-6155] done synthesizing module 'mux2_1__parameterized1' (4#1) [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/HWSYNLAB2021-main/lab05/sources_1/mux.v:9]
INFO: [Synth 8-6157] synthesizing module 'alu' [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/HWSYNLAB2021-main/lab05/sources_1/alu.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alu' (5#1) [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/HWSYNLAB2021-main/lab05/sources_1/alu.v:23]
INFO: [Synth 8-6157] synthesizing module 'control' [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/HWSYNLAB2021-main/lab05/sources_1/control.v:10]
WARNING: [Synth 8-567] referenced signal 'opcode' should be on the sensitivity list [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/HWSYNLAB2021-main/lab05/sources_1/control.v:109]
WARNING: [Synth 8-567] referenced signal 'reserved' should be on the sensitivity list [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/HWSYNLAB2021-main/lab05/sources_1/control.v:109]
INFO: [Synth 8-6155] done synthesizing module 'control' (6#1) [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/HWSYNLAB2021-main/lab05/sources_1/control.v:10]
INFO: [Synth 8-6155] done synthesizing module 'nanocpu' (7#1) [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/HWSYNLAB2021-main/lab05/sources_1/nanocpu.v:10]
INFO: [Synth 8-6157] synthesizing module 'rom' [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/HWSYNLAB2021-main/lab05/sources_1/rom.v:12]
INFO: [Synth 8-3876] $readmem data file 'prog.list' is read successfully [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/HWSYNLAB2021-main/lab05/sources_1/rom.v:22]
INFO: [Synth 8-6155] done synthesizing module 'rom' (8#1) [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/HWSYNLAB2021-main/lab05/sources_1/rom.v:12]
INFO: [Synth 8-6157] synthesizing module 'memory' [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/HWSYNLAB2021-main/lab05/sources_1/memory.v:10]
INFO: [Synth 8-6157] synthesizing module 'clockDiv' [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/HWSYNLAB2021-main/lab05/sources_1/clockDiv.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clockDiv' (9#1) [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/HWSYNLAB2021-main/lab05/sources_1/clockDiv.v:23]
INFO: [Synth 8-3876] $readmem data file 'data.list' is read successfully [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/HWSYNLAB2021-main/lab05/sources_1/memory.v:51]
INFO: [Synth 8-6157] synthesizing module 'quadSevenSeg' [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/HWSYNLAB2021-main/lab05/sources_1/quadSevenSeg.v:23]
INFO: [Synth 8-6157] synthesizing module 'hexTo7Segment' [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/HWSYNLAB2021-main/lab05/sources_1/hexTo7Segment.v:23]
INFO: [Synth 8-6155] done synthesizing module 'hexTo7Segment' (10#1) [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/HWSYNLAB2021-main/lab05/sources_1/hexTo7Segment.v:23]
WARNING: [Synth 8-567] referenced signal 'num0' should be on the sensitivity list [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/HWSYNLAB2021-main/lab05/sources_1/quadSevenSeg.v:72]
WARNING: [Synth 8-567] referenced signal 'num1' should be on the sensitivity list [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/HWSYNLAB2021-main/lab05/sources_1/quadSevenSeg.v:72]
WARNING: [Synth 8-567] referenced signal 'num2' should be on the sensitivity list [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/HWSYNLAB2021-main/lab05/sources_1/quadSevenSeg.v:72]
WARNING: [Synth 8-567] referenced signal 'num3' should be on the sensitivity list [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/HWSYNLAB2021-main/lab05/sources_1/quadSevenSeg.v:72]
INFO: [Synth 8-6155] done synthesizing module 'quadSevenSeg' (11#1) [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/HWSYNLAB2021-main/lab05/sources_1/quadSevenSeg.v:23]
WARNING: [Synth 8-567] referenced signal 'num0' should be on the sensitivity list [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/HWSYNLAB2021-main/lab05/sources_1/memory.v:54]
WARNING: [Synth 8-567] referenced signal 'num1' should be on the sensitivity list [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/HWSYNLAB2021-main/lab05/sources_1/memory.v:54]
WARNING: [Synth 8-567] referenced signal 'num2' should be on the sensitivity list [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/HWSYNLAB2021-main/lab05/sources_1/memory.v:54]
WARNING: [Synth 8-567] referenced signal 'num3' should be on the sensitivity list [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/HWSYNLAB2021-main/lab05/sources_1/memory.v:54]
WARNING: [Synth 8-567] referenced signal 'sw' should be on the sensitivity list [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/HWSYNLAB2021-main/lab05/sources_1/memory.v:54]
WARNING: [Synth 8-639] system function call 'time' not supported [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/HWSYNLAB2021-main/lab05/sources_1/memory.v:77]
INFO: [Synth 8-251] 0 - MEM[xxxx] <- xxxxxxxx [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/HWSYNLAB2021-main/lab05/sources_1/memory.v:77]
INFO: [Synth 8-6155] done synthesizing module 'memory' (12#1) [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/HWSYNLAB2021-main/lab05/sources_1/memory.v:10]
INFO: [Synth 8-6155] done synthesizing module 'nano_sc_system' (13#1) [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/HWSYNLAB2021-main/lab05/sources_1/nano_sc_system.v:10]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 4271.418 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4271.418 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4271.418 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 4271.418 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/project_1/project_1.srcs/constrs_1/new/constraint.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/project_1/project_1.srcs/constrs_1/new/constraint.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/project_1/project_1.srcs/constrs_1/new/constraint.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/project_1/project_1.srcs/constrs_1/new/constraint.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/project_1/project_1.srcs/constrs_1/new/constraint.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/project_1/project_1.srcs/constrs_1/new/constraint.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/project_1/project_1.srcs/constrs_1/new/constraint.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/project_1/project_1.srcs/constrs_1/new/constraint.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/project_1/project_1.srcs/constrs_1/new/constraint.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/project_1/project_1.srcs/constrs_1/new/constraint.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/project_1/project_1.srcs/constrs_1/new/constraint.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/project_1/project_1.srcs/constrs_1/new/constraint.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/project_1/project_1.srcs/constrs_1/new/constraint.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/project_1/project_1.srcs/constrs_1/new/constraint.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/project_1/project_1.srcs/constrs_1/new/constraint.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/project_1/project_1.srcs/constrs_1/new/constraint.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/project_1/project_1.srcs/constrs_1/new/constraint.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/project_1/project_1.srcs/constrs_1/new/constraint.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 4271.418 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 4271.418 ; gain = 0.000
37 Infos, 27 Warnings, 8 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 4271.418 ; gain = 0.000
current_project final-calculator
current_project project_1
file mkdir D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sim_1/new
current_project final-calculator
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sim_1/new/testALU.v w ]
add_files -fileset sim_1 D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sim_1/new/testALU.v
update_compile_order -fileset sim_1
set_property top testALU [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testALU'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testALU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testALU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sim_1/new/testALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.sim/sim_1/behav/xsim'
"xelab -wto c39a27ab29fb4d6c9f0461ee3219ed8d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testALU_behav xil_defaultlib.testALU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto c39a27ab29fb4d6c9f0461ee3219ed8d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testALU_behav xil_defaultlib.testALU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.testALU
Compiling module xil_defaultlib.glbl
Built simulation snapshot testALU_behav

****** Webtalk v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.sim/sim_1/behav/xsim/xsim.dir/testALU_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.sim/sim_1/behav/xsim/xsim.dir/testALU_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Dec 16 21:57:58 2021. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2021.1/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 86.344 ; gain = 4.508
INFO: [Common 17-206] Exiting Webtalk at Thu Dec 16 21:57:58 2021...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 4323.312 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testALU_behav -key {Behavioral:sim_1:Functional:testALU} -tclbatch {testALU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testALU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 140 ns : File "D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sim_1/new/testALU.v" Line 65
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testALU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 4362.102 ; gain = 38.789
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 5584.355 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testALU'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testALU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testALU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sim_1/new/testALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testALU
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.sim/sim_1/behav/xsim'
"xelab -wto c39a27ab29fb4d6c9f0461ee3219ed8d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testALU_behav xil_defaultlib.testALU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto c39a27ab29fb4d6c9f0461ee3219ed8d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testALU_behav xil_defaultlib.testALU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.testALU
Compiling module xil_defaultlib.glbl
Built simulation snapshot testALU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testALU_behav -key {Behavioral:sim_1:Functional:testALU} -tclbatch {testALU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testALU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 140 ns : File "D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sim_1/new/testALU.v" Line 65
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testALU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 5584.355 ; gain = 0.000
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: system
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'source' was cancelled
2 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
INFO: [Common 17-344] 'synth_design' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testALU'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testALU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testALU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sim_1/new/testALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testALU
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.sim/sim_1/behav/xsim'
"xelab -wto c39a27ab29fb4d6c9f0461ee3219ed8d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testALU_behav xil_defaultlib.testALU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto c39a27ab29fb4d6c9f0461ee3219ed8d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testALU_behav xil_defaultlib.testALU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.testALU
Compiling module xil_defaultlib.glbl
Built simulation snapshot testALU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testALU_behav -key {Behavioral:sim_1:Functional:testALU} -tclbatch {testALU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testALU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 150 ns : File "D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sim_1/new/testALU.v" Line 65
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testALU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 5584.355 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testALU'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testALU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testALU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sim_1/new/testALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testALU
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.sim/sim_1/behav/xsim'
"xelab -wto c39a27ab29fb4d6c9f0461ee3219ed8d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testALU_behav xil_defaultlib.testALU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto c39a27ab29fb4d6c9f0461ee3219ed8d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testALU_behav xil_defaultlib.testALU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.testALU
Compiling module xil_defaultlib.glbl
Built simulation snapshot testALU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testALU_behav -key {Behavioral:sim_1:Functional:testALU} -tclbatch {testALU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testALU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 160 ns : File "D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sim_1/new/testALU.v" Line 66
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testALU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 5584.355 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testALU'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testALU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testALU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sim_1/new/testALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testALU
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.sim/sim_1/behav/xsim'
"xelab -wto c39a27ab29fb4d6c9f0461ee3219ed8d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testALU_behav xil_defaultlib.testALU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto c39a27ab29fb4d6c9f0461ee3219ed8d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testALU_behav xil_defaultlib.testALU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.testALU
Compiling module xil_defaultlib.glbl
Built simulation snapshot testALU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testALU_behav -key {Behavioral:sim_1:Functional:testALU} -tclbatch {testALU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testALU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 170 ns : File "D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sim_1/new/testALU.v" Line 72
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testALU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 5584.355 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testALU'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testALU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testALU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sim_1/new/testALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testALU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.sim/sim_1/behav/xsim'
"xelab -wto c39a27ab29fb4d6c9f0461ee3219ed8d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testALU_behav xil_defaultlib.testALU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto c39a27ab29fb4d6c9f0461ee3219ed8d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testALU_behav xil_defaultlib.testALU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.testALU
Compiling module xil_defaultlib.glbl
Built simulation snapshot testALU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testALU_behav -key {Behavioral:sim_1:Functional:testALU} -tclbatch {testALU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testALU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 170 ns : File "D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sim_1/new/testALU.v" Line 72
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testALU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 5584.355 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testALU'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testALU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testALU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sim_1/new/testALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testALU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.sim/sim_1/behav/xsim'
"xelab -wto c39a27ab29fb4d6c9f0461ee3219ed8d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testALU_behav xil_defaultlib.testALU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto c39a27ab29fb4d6c9f0461ee3219ed8d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testALU_behav xil_defaultlib.testALU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.testALU
Compiling module xil_defaultlib.glbl
Built simulation snapshot testALU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testALU_behav -key {Behavioral:sim_1:Functional:testALU} -tclbatch {testALU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testALU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 170 ns : File "D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sim_1/new/testALU.v" Line 73
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testALU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 5584.355 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testALU'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testALU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testALU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sim_1/new/testALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testALU
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.sim/sim_1/behav/xsim'
"xelab -wto c39a27ab29fb4d6c9f0461ee3219ed8d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testALU_behav xil_defaultlib.testALU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto c39a27ab29fb4d6c9f0461ee3219ed8d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testALU_behav xil_defaultlib.testALU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.testALU
Compiling module xil_defaultlib.glbl
Built simulation snapshot testALU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testALU_behav -key {Behavioral:sim_1:Functional:testALU} -tclbatch {testALU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testALU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 180 ns : File "D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sim_1/new/testALU.v" Line 75
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testALU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 5584.355 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testALU'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testALU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testALU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sim_1/new/testALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testALU
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.sim/sim_1/behav/xsim'
"xelab -wto c39a27ab29fb4d6c9f0461ee3219ed8d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testALU_behav xil_defaultlib.testALU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto c39a27ab29fb4d6c9f0461ee3219ed8d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testALU_behav xil_defaultlib.testALU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.testALU
Compiling module xil_defaultlib.glbl
Built simulation snapshot testALU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testALU_behav -key {Behavioral:sim_1:Functional:testALU} -tclbatch {testALU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testALU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 180 ns : File "D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sim_1/new/testALU.v" Line 76
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testALU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 5584.355 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testALU'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testALU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testALU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sim_1/new/testALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testALU
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.sim/sim_1/behav/xsim'
"xelab -wto c39a27ab29fb4d6c9f0461ee3219ed8d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testALU_behav xil_defaultlib.testALU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto c39a27ab29fb4d6c9f0461ee3219ed8d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testALU_behav xil_defaultlib.testALU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.testALU
Compiling module xil_defaultlib.glbl
Built simulation snapshot testALU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testALU_behav -key {Behavioral:sim_1:Functional:testALU} -tclbatch {testALU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testALU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 180 ns : File "D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sim_1/new/testALU.v" Line 76
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testALU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 5744.012 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testALU'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testALU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testALU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sim_1/new/testALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testALU
ERROR: [VRFC 10-4982] syntax error near 'reg' [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sim_1/new/testALU.v:28]
ERROR: [VRFC 10-2790] Verilog 2000 keyword reg used in incorrect context [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sim_1/new/testALU.v:28]
INFO: [VRFC 10-2458] undeclared symbol A, assumed default net type wire [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sim_1/new/testALU.v:32]
ERROR: [VRFC 10-1280] procedural assignment to a non-register A is not permitted, left-hand side should be reg/integer/time/genvar [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sim_1/new/testALU.v:38]
ERROR: [VRFC 10-1280] procedural assignment to a non-register A is not permitted, left-hand side should be reg/integer/time/genvar [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sim_1/new/testALU.v:46]
ERROR: [VRFC 10-1280] procedural assignment to a non-register A is not permitted, left-hand side should be reg/integer/time/genvar [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sim_1/new/testALU.v:51]
ERROR: [VRFC 10-1280] procedural assignment to a non-register A is not permitted, left-hand side should be reg/integer/time/genvar [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sim_1/new/testALU.v:54]
ERROR: [VRFC 10-1280] procedural assignment to a non-register A is not permitted, left-hand side should be reg/integer/time/genvar [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sim_1/new/testALU.v:58]
ERROR: [VRFC 10-1280] procedural assignment to a non-register A is not permitted, left-hand side should be reg/integer/time/genvar [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sim_1/new/testALU.v:60]
ERROR: [VRFC 10-1280] procedural assignment to a non-register A is not permitted, left-hand side should be reg/integer/time/genvar [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sim_1/new/testALU.v:62]
ERROR: [VRFC 10-1280] procedural assignment to a non-register A is not permitted, left-hand side should be reg/integer/time/genvar [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sim_1/new/testALU.v:67]
ERROR: [VRFC 10-1280] procedural assignment to a non-register A is not permitted, left-hand side should be reg/integer/time/genvar [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sim_1/new/testALU.v:70]
ERROR: [VRFC 10-1280] procedural assignment to a non-register A is not permitted, left-hand side should be reg/integer/time/genvar [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sim_1/new/testALU.v:72]
ERROR: [VRFC 10-2865] module 'testALU' ignored due to previous errors [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sim_1/new/testALU.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testALU'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testALU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testALU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sim_1/new/testALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testALU
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.sim/sim_1/behav/xsim'
"xelab -wto c39a27ab29fb4d6c9f0461ee3219ed8d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testALU_behav xil_defaultlib.testALU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto c39a27ab29fb4d6c9f0461ee3219ed8d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testALU_behav xil_defaultlib.testALU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.testALU
Compiling module xil_defaultlib.glbl
Built simulation snapshot testALU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testALU_behav -key {Behavioral:sim_1:Functional:testALU} -tclbatch {testALU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testALU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 180 ns : File "D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sim_1/new/testALU.v" Line 77
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testALU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 5744.012 ; gain = 0.000
current_project project_1
close_project
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testALU'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testALU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testALU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sim_1/new/testALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testALU
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.sim/sim_1/behav/xsim'
"xelab -wto c39a27ab29fb4d6c9f0461ee3219ed8d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testALU_behav xil_defaultlib.testALU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto c39a27ab29fb4d6c9f0461ee3219ed8d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testALU_behav xil_defaultlib.testALU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.testALU
Compiling module xil_defaultlib.glbl
Built simulation snapshot testALU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testALU_behav -key {Behavioral:sim_1:Functional:testALU} -tclbatch {testALU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testALU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 180 ns : File "D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sim_1/new/testALU.v" Line 77
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testALU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 5744.012 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testALU'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testALU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testALU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sim_1/new/testALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testALU
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.sim/sim_1/behav/xsim'
"xelab -wto c39a27ab29fb4d6c9f0461ee3219ed8d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testALU_behav xil_defaultlib.testALU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto c39a27ab29fb4d6c9f0461ee3219ed8d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testALU_behav xil_defaultlib.testALU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.testALU
Compiling module xil_defaultlib.glbl
Built simulation snapshot testALU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testALU_behav -key {Behavioral:sim_1:Functional:testALU} -tclbatch {testALU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testALU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 180 ns : File "D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sim_1/new/testALU.v" Line 77
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testALU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 5744.012 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testALU'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testALU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testALU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sim_1/new/testALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testALU
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.sim/sim_1/behav/xsim'
"xelab -wto c39a27ab29fb4d6c9f0461ee3219ed8d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testALU_behav xil_defaultlib.testALU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto c39a27ab29fb4d6c9f0461ee3219ed8d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testALU_behav xil_defaultlib.testALU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.testALU
Compiling module xil_defaultlib.glbl
Built simulation snapshot testALU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testALU_behav -key {Behavioral:sim_1:Functional:testALU} -tclbatch {testALU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testALU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 180 ns : File "D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sim_1/new/testALU.v" Line 77
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testALU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 5744.012 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testALU'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testALU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testALU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sim_1/new/testALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testALU
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.sim/sim_1/behav/xsim'
"xelab -wto c39a27ab29fb4d6c9f0461ee3219ed8d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testALU_behav xil_defaultlib.testALU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto c39a27ab29fb4d6c9f0461ee3219ed8d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testALU_behav xil_defaultlib.testALU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.testALU
Compiling module xil_defaultlib.glbl
Built simulation snapshot testALU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testALU_behav -key {Behavioral:sim_1:Functional:testALU} -tclbatch {testALU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testALU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 200 ns : File "D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sim_1/new/testALU.v" Line 83
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testALU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 5744.012 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testALU'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testALU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testALU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sim_1/new/testALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testALU
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.sim/sim_1/behav/xsim'
"xelab -wto c39a27ab29fb4d6c9f0461ee3219ed8d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testALU_behav xil_defaultlib.testALU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto c39a27ab29fb4d6c9f0461ee3219ed8d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testALU_behav xil_defaultlib.testALU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.testALU
Compiling module xil_defaultlib.glbl
Built simulation snapshot testALU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testALU_behav -key {Behavioral:sim_1:Functional:testALU} -tclbatch {testALU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testALU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 200 ns : File "D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sim_1/new/testALU.v" Line 83
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testALU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 5744.012 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testALU'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testALU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testALU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sim_1/new/testALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testALU
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.sim/sim_1/behav/xsim'
"xelab -wto c39a27ab29fb4d6c9f0461ee3219ed8d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testALU_behav xil_defaultlib.testALU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto c39a27ab29fb4d6c9f0461ee3219ed8d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testALU_behav xil_defaultlib.testALU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.testALU
Compiling module xil_defaultlib.glbl
Built simulation snapshot testALU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testALU_behav -key {Behavioral:sim_1:Functional:testALU} -tclbatch {testALU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testALU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 200 ns : File "D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sim_1/new/testALU.v" Line 83
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testALU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 5744.012 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testALU'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testALU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testALU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sim_1/new/testALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testALU
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.sim/sim_1/behav/xsim'
"xelab -wto c39a27ab29fb4d6c9f0461ee3219ed8d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testALU_behav xil_defaultlib.testALU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto c39a27ab29fb4d6c9f0461ee3219ed8d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testALU_behav xil_defaultlib.testALU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.testALU
Compiling module xil_defaultlib.glbl
Built simulation snapshot testALU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testALU_behav -key {Behavioral:sim_1:Functional:testALU} -tclbatch {testALU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testALU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 200 ns : File "D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sim_1/new/testALU.v" Line 83
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testALU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 5744.012 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close [ open D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/conversion.v w ]
add_files D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/conversion.v
update_compile_order -fileset sources_1
update_files -from_files D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/conversionUtils.v -to_files D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/conversion.v -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/conversion.v' with file 'D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/final-calculator/final-calculator.srcs/sources_1/new/conversionUtils.v'.
exit
INFO: [Common 17-206] Exiting Vivado at Fri Dec 17 01:41:47 2021...
