
Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03L-SP1
Install: C:\lscc\diamond\3.13\synpbase
OS: Windows 10 or later
Hostname: EDAWIN

Implementation : debugPortV2
Synopsys HDL compiler and linker, Version comp202303synp1, Build 155R, Built Aug 10 2023 09:42:17, @

Modified Files: 24
FID:  path (prevtimestamp, timestamp)
0        C:/Users/Duncan/git/ForthCPU/constants.v (N/A, 2024-01-02 16:48:28)
1        C:\Users\Duncan\git\ForthCPU\constants.v (N/A, 2024-01-02 16:48:28)
2        C:\Users\Duncan\git\ForthCPU\debugPortV2\source\../../constants.v (N/A, 2024-01-02 16:48:28)
3        C:\Users\Duncan\git\ForthCPU\debugPortV2\source\debugDecoder.v (N/A, 2024-01-02 16:52:42)
4        C:\Users\Duncan\git\ForthCPU\debugPortV2\source\debugPort.v (N/A, 2024-01-02 16:57:39)
5        C:\Users\Duncan\git\ForthCPU\debugPortV2\source\debugSequencer.v (N/A, 2024-01-02 14:33:13)
6        C:\Users\Duncan\git\ForthCPU\debugPortV2\source\requestGenerator.v (N/A, 2024-01-08 18:31:56)
7        C:\Users\Duncan\git\ForthCPU\debugSnooper\source\../../constants.v (N/A, 2024-01-02 16:48:28)
8        C:\Users\Duncan\git\ForthCPU\debugSnooper\source\snooper.v (N/A, 2024-01-02 16:05:24)
9        C:\Users\Duncan\git\ForthCPU\debugWatcher\source\../../constants.v (N/A, 2024-01-02 16:48:28)
10       C:\Users\Duncan\git\ForthCPU\debugWatcher\source\addressWatcher.v (N/A, 2024-01-02 16:41:05)
11       C:\Users\Duncan\git\ForthCPU\debugWatcher\source\watcher.v (N/A, 2024-01-02 16:46:36)
12       C:\Users\Duncan\git\ForthCPU\generics\source\oneOfSixteenDecoder.v (N/A, 2023-12-23 16:56:07)
13       C:\Users\Duncan\git\ForthCPU\generics\source\synchronizer.v (N/A, 2023-12-09 18:06:11)
14       C:\Users\Duncan\git\ForthCPU\generics\source\wordRegister.v (N/A, 2023-12-23 16:55:43)
15       C:\Users\Duncan\git\ForthCPU\generics\source\wordSynchronizer.v (N/A, 2023-12-23 17:26:07)
16       C:\Users\Duncan\git\ForthCPU\instructionPhaseDecoder\source\instructionPhaseDecoder.v (N/A, 2023-12-23 14:42:00)
17       C:\Users\Duncan\git\ForthCPU\programCounter\source\programCounter.v (N/A, 2024-01-02 16:31:42)
18       C:\Users\Duncan\git\ForthCPU\testSetup.v (N/A, 2024-01-02 14:58:40)
19       C:\lscc\diamond\3.13\synpbase\lib\lucent\machxo3l.v (N/A, 2023-08-10 12:56:42)
20       C:\lscc\diamond\3.13\synpbase\lib\lucent\pmi_def.v (N/A, 2023-08-10 12:56:42)
21       C:\lscc\diamond\3.13\synpbase\lib\vlog\hypermods.v (N/A, 2023-08-10 10:32:12)
22       C:\lscc\diamond\3.13\synpbase\lib\vlog\scemi_objects.v (N/A, 2023-08-10 10:32:12)
23       C:\lscc\diamond\3.13\synpbase\lib\vlog\scemi_pipes.svh (N/A, 2023-08-10 10:32:12)

*******************************************************************
Modules that may have changed as a result of file changes: 13
MID:  lib.cell.view
0        work.addressWatcher.verilog may have changed because the following files changed:
                        C:\Users\Duncan\git\ForthCPU\debugPortV2\source\debugPort.v (N/A, 2024-01-02 16:57:39) <-- (may instantiate this module)
                        C:\Users\Duncan\git\ForthCPU\generics\source\oneOfSixteenDecoder.v (N/A, 2023-12-23 16:56:07) <-- (may instantiate this module)
                        C:\Users\Duncan\git\ForthCPU\generics\source\wordSynchronizer.v (N/A, 2023-12-23 17:26:07) <-- (module definition)
1        work.debugDecoder.verilog may have changed because the following files changed:
                        C:\Users\Duncan\git\ForthCPU\debugPortV2\source\debugSequencer.v (N/A, 2024-01-02 14:33:13) <-- (module definition)
2        work.debugPort.verilog may have changed because the following files changed:
                        C:\Users\Duncan\git\ForthCPU\debugPortV2\source\debugPort.v (N/A, 2024-01-02 16:57:39) <-- (module definition)
3        work.debugSequencer.verilog may have changed because the following files changed:
                        C:\Users\Duncan\git\ForthCPU\testSetup.v (N/A, 2024-01-02 14:58:40) <-- (module definition)
4        work.instructionPhaseDecoder.verilog may have changed because the following files changed:
                        C:/Users/Duncan/git/ForthCPU/constants.v (N/A, 2024-01-02 16:48:28) <-- Error finding FID for 'C:/Users/Duncan/git/ForthCPU/constants.v' in FDep file
5        work.oneOfSixteenDecoder.verilog may have changed because the following files changed:
                        C:\Users\Duncan\git\ForthCPU\debugPortV2\source\debugPort.v (N/A, 2024-01-02 16:57:39) <-- (may instantiate this module)
                        C:\Users\Duncan\git\ForthCPU\instructionPhaseDecoder\source\instructionPhaseDecoder.v (N/A, 2023-12-23 14:42:00) <-- (module definition)
6        work.programCounter.verilog may have changed because the following files changed:
                        C:\Users\Duncan\git\ForthCPU\generics\source\wordRegister.v (N/A, 2023-12-23 16:55:43) <-- (module definition)
7        work.requestGenerator.verilog may have changed because the following files changed:
                        C:\Users\Duncan\git\ForthCPU\debugSnooper\source\snooper.v (N/A, 2024-01-02 16:05:24) <-- (module definition)
8        work.snooper.verilog may have changed because the following files changed:
                        C:\Users\Duncan\git\ForthCPU\debugPortV2\source\debugPort.v (N/A, 2024-01-02 16:57:39) <-- (may instantiate this module)
                        C:\Users\Duncan\git\ForthCPU\debugWatcher\source\addressWatcher.v (N/A, 2024-01-02 16:41:05) <-- (module definition)
9        work.synchronizer.verilog may have changed because the following files changed:
                        C:/Users/Duncan/git/ForthCPU/constants.v (N/A, 2024-01-02 16:48:28) <-- Error finding FID for 'C:/Users/Duncan/git/ForthCPU/constants.v' in FDep file
                        C:\Users\Duncan\git\ForthCPU\debugPortV2\source\debugPort.v (N/A, 2024-01-02 16:57:39) <-- (may instantiate this module)
                        C:\Users\Duncan\git\ForthCPU\debugSnooper\source\snooper.v (N/A, 2024-01-02 16:05:24) <-- (may instantiate this module)
10       work.watcher.verilog may have changed because the following files changed:
                        C:\Users\Duncan\git\ForthCPU\debugPortV2\source\debugPort.v (N/A, 2024-01-02 16:57:39) <-- (may instantiate this module)
                        C:\Users\Duncan\git\ForthCPU\generics\source\oneOfSixteenDecoder.v (N/A, 2023-12-23 16:56:07) <-- (module definition)
11       work.wordRegister.verilog may have changed because the following files changed:
                        C:/Users/Duncan/git/ForthCPU/constants.v (N/A, 2024-01-02 16:48:28) <-- Error finding FID for 'C:/Users/Duncan/git/ForthCPU/constants.v' in FDep file
                        C:\Users\Duncan\git\ForthCPU\debugPortV2\source\debugPort.v (N/A, 2024-01-02 16:57:39) <-- (may instantiate this module)
                        C:\Users\Duncan\git\ForthCPU\generics\source\oneOfSixteenDecoder.v (N/A, 2023-12-23 16:56:07) <-- (may instantiate this module)
12       work.wordSynchronizer.verilog may have changed because the following files changed:
                        C:/Users/Duncan/git/ForthCPU/constants.v (N/A, 2024-01-02 16:48:28) <-- Error finding FID for 'C:/Users/Duncan/git/ForthCPU/constants.v' in FDep file
                        C:\Users\Duncan\git\ForthCPU\debugPortV2\source\debugPort.v (N/A, 2024-01-02 16:57:39) <-- (may instantiate this module)

*******************************************************************
Unmodified files: 0
FID:  path (timestamp)

*******************************************************************
Unchanged modules: 0
MID:  lib.cell.view
