

================================================================
== Vivado HLS Report for 'padding2d_fix16'
================================================================
* Date:           Sat Dec 28 19:43:31 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.964|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-------+-----+-------+---------+
    |   Latency   |   Interval  | Pipeline|
    | min |  max  | min |  max  |   Type  |
    +-----+-------+-----+-------+---------+
    |  124|  16738|  124|  16738|   none  |
    +-----+-------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-------+------------+-----------+-----------+---------+----------+
        |                 |   Latency   |  Iteration |  Initiation Interval  |   Trip  |          |
        |    Loop Name    | min |  max  |   Latency  |  achieved |   target  |  Count  | Pipelined|
        +-----------------+-----+-------+------------+-----------+-----------+---------+----------+
        |- Loop 1         |  122|  16736| 122 ~ 1046 |          -|          -|  1 ~ 16 |    no    |
        | + Loop 1.1      |   10|     31|           1|          1|          1| 10 ~ 31 |    yes   |
        | + Loop 1.2      |   98|    980|   14 ~ 35  |          -|          -|  7 ~ 28 |    no    |
        |  ++ Loop 1.2.1  |    7|     28|           2|          1|          1|  7 ~ 28 |    yes   |
        |  ++ Loop 1.2.2  |    2|      2|           1|          1|          1|        2|    yes   |
        | + Loop 1.3      |    8|     29|           1|          1|          1|  8 ~ 29 |    yes   |
        +-----------------+-----+-------+------------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      0|       0|    711|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    284|    -|
|Register         |        -|      -|     462|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     462|    995|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |mul_ln13_1_fu_362_p2     |     *    |      0|  0|  33|           5|           7|
    |mul_ln13_fu_393_p2       |     *    |      0|  0|  33|           7|           7|
    |add_ln13_10_fu_678_p2    |     +    |      0|  0|  19|          14|          14|
    |add_ln13_11_fu_484_p2    |     +    |      0|  0|  16|           5|           5|
    |add_ln13_12_fu_489_p2    |     +    |      0|  0|  16|           1|           5|
    |add_ln13_13_fu_495_p2    |     +    |      0|  0|  15|           5|           5|
    |add_ln13_15_fu_683_p2    |     +    |      0|  0|  15|           5|           5|
    |add_ln13_16_fu_688_p2    |     +    |      0|  0|  15|           5|           5|
    |add_ln13_1_fu_436_p2     |     +    |      0|  0|  16|          10|          10|
    |add_ln13_2_fu_441_p2     |     +    |      0|  0|  16|          10|          10|
    |add_ln13_3_fu_451_p2     |     +    |      0|  0|  15|           6|           6|
    |add_ln13_4_fu_469_p2     |     +    |      0|  0|  15|           3|           6|
    |add_ln13_5_fu_479_p2     |     +    |      0|  0|  15|           5|           5|
    |add_ln13_6_fu_668_p2     |     +    |      0|  0|  19|          14|          14|
    |add_ln13_7_fu_673_p2     |     +    |      0|  0|  19|          14|          14|
    |add_ln13_8_fu_505_p2     |     +    |      0|  0|  16|           3|          10|
    |add_ln13_9_fu_510_p2     |     +    |      0|  0|  16|          10|          10|
    |add_ln13_fu_348_p2       |     +    |      0|  0|  15|           2|           5|
    |add_ln20_1_fu_583_p2     |     +    |      0|  0|  23|          16|          16|
    |add_ln20_2_fu_615_p2     |     +    |      0|  0|  19|          14|          14|
    |add_ln20_fu_546_p2       |     +    |      0|  0|  23|          16|           1|
    |add_ln23_1_fu_562_p2     |     +    |      0|  0|  16|          16|          16|
    |add_ln23_3_fu_637_p2     |     +    |      0|  0|  19|          14|          14|
    |add_ln23_4_fu_642_p2     |     +    |      0|  0|  19|          14|          14|
    |add_ln23_fu_557_p2       |     +    |      0|  0|  16|          16|          16|
    |add_ln30_1_fu_598_p2     |     +    |      0|  0|  19|          14|           1|
    |add_ln30_fu_578_p2       |     +    |      0|  0|  19|          14|          14|
    |depth_fu_525_p2          |     +    |      0|  0|  15|           5|           1|
    |empty_23_fu_402_p2       |     +    |      0|  0|  15|           2|           5|
    |empty_24_fu_423_p2       |     +    |      0|  0|  15|           1|           5|
    |height_fu_572_p2         |     +    |      0|  0|  15|           5|           1|
    |i_count_fu_552_p2        |     +    |      0|  0|  19|          14|          14|
    |o_count_6_fu_662_p2      |     +    |      0|  0|  23|          16|           1|
    |o_count_7_fu_604_p2      |     +    |      0|  0|  19|          14|           1|
    |o_count_8_fu_631_p2      |     +    |      0|  0|  19|          14|           1|
    |icmp_ln13_fu_520_p2      |   icmp   |      0|  0|  11|           5|           5|
    |icmp_ln15_fu_535_p2      |   icmp   |      0|  0|  11|           5|           5|
    |icmp_ln23_fu_567_p2      |   icmp   |      0|  0|  11|           5|           5|
    |icmp_ln25_fu_587_p2      |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln34_fu_620_p2      |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln43_fu_651_p2      |   icmp   |      0|  0|  11|           5|           5|
    |ap_enable_pp1            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp1_iter1  |    xor   |      0|  0|   2|           2|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 711|         380|         329|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                           |  56|         13|    1|         13|
    |ap_enable_reg_pp1_iter1             |  15|          3|    1|          3|
    |ap_phi_mux_o_count_3_phi_fu_303_p4  |   9|          2|   14|         28|
    |depth_0_reg_224                     |   9|          2|    5|         10|
    |height_0_reg_289                    |   9|          2|    5|         10|
    |i_count_0_reg_212                   |   9|          2|   14|         28|
    |i_count_1_reg_278                   |   9|          2|   14|         28|
    |i_count_2_reg_311                   |   9|          2|   14|         28|
    |indvars_iv10_reg_190                |   9|          2|   14|         28|
    |indvars_iv1_reg_170                 |   9|          2|   14|         28|
    |indvars_iv2_reg_150                 |   9|          2|    5|         10|
    |indvars_iv_reg_160                  |   9|          2|    5|         10|
    |o_count_0_reg_200                   |   9|          2|   16|         32|
    |o_count_1_reg_235                   |   9|          2|   16|         32|
    |o_count_2_reg_267                   |   9|          2|   14|         28|
    |o_count_3_reg_300                   |   9|          2|   14|         28|
    |o_count_4_reg_321                   |   9|          2|   14|         28|
    |o_count_5_reg_331                   |   9|          2|   16|         32|
    |o_count_reg_256                     |   9|          2|   14|         28|
    |output_r_address0                   |  27|          5|   14|         70|
    |output_r_d0                         |  15|          3|   16|         48|
    |phi_ln13_1_reg_245                  |   9|          2|   14|         28|
    |phi_ln13_reg_180                    |   9|          2|   14|         28|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               | 284|         62|  268|        606|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add_ln13_13_reg_801      |   5|   0|    5|          0|
    |add_ln13_reg_712         |   5|   0|    5|          0|
    |add_ln20_1_reg_859       |  16|   0|   16|          0|
    |add_ln20_2_reg_883       |  14|   0|   14|          0|
    |add_ln23_1_reg_839       |  16|   0|   16|          0|
    |add_ln30_reg_854         |  14|   0|   14|          0|
    |ap_CS_fsm                |  12|   0|   12|          0|
    |ap_enable_reg_pp1_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1  |   1|   0|    1|          0|
    |depth_0_reg_224          |   5|   0|    5|          0|
    |depth_reg_821            |   5|   0|    5|          0|
    |empty_25_reg_733         |   5|   0|    5|          0|
    |empty_26_reg_807         |   5|   0|    5|          0|
    |empty_reg_722            |  10|   0|   10|          0|
    |height_0_reg_289         |   5|   0|    5|          0|
    |height_reg_849           |   5|   0|    5|          0|
    |i_count_0_reg_212        |  14|   0|   14|          0|
    |i_count_1_reg_278        |  14|   0|   14|          0|
    |i_count_2_reg_311        |  14|   0|   14|          0|
    |i_count_reg_834          |  14|   0|   14|          0|
    |icmp_ln25_reg_864        |   1|   0|    1|          0|
    |indvars_iv10_reg_190     |  14|   0|   14|          0|
    |indvars_iv1_reg_170      |  14|   0|   14|          0|
    |indvars_iv2_reg_150      |   5|   0|    5|          0|
    |indvars_iv_reg_160       |   5|   0|    5|          0|
    |mul_ln13_1_reg_717       |  12|   0|   12|          0|
    |mul_ln13_reg_750         |  14|   0|   14|          0|
    |o_count_0_reg_200        |  16|   0|   16|          0|
    |o_count_1_reg_235        |  16|   0|   16|          0|
    |o_count_2_reg_267        |  14|   0|   14|          0|
    |o_count_3_reg_300        |  14|   0|   14|          0|
    |o_count_4_reg_321        |  14|   0|   14|          0|
    |o_count_5_reg_331        |  16|   0|   16|          0|
    |o_count_7_reg_878        |  14|   0|   14|          0|
    |o_count_reg_256          |  14|   0|   14|          0|
    |p_cast5_reg_775          |   5|   0|   16|         11|
    |p_cast9_reg_765          |   5|   0|   16|         11|
    |phi_ln13_1_reg_245       |  14|   0|   14|          0|
    |phi_ln13_reg_180         |  14|   0|   14|          0|
    |sext_ln5_1_reg_700       |   7|   0|    7|          0|
    |trunc_ln13_1_reg_728     |   5|   0|    5|          0|
    |trunc_ln13_reg_705       |   5|   0|    5|          0|
    |zext_ln13_10_reg_812     |  10|   0|   14|          4|
    |zext_ln13_2_reg_745      |   7|   0|   14|          7|
    |zext_ln13_5_reg_755      |  12|   0|   16|          4|
    |zext_ln13_6_reg_780      |  10|   0|   14|          4|
    |zext_ln13_reg_738        |   5|   0|   14|          9|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 462|   0|  512|         50|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-----------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-------------------+-----+-----+------------+-----------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | padding2d_fix16 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | padding2d_fix16 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | padding2d_fix16 | return value |
|ap_done            | out |    1| ap_ctrl_hs | padding2d_fix16 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | padding2d_fix16 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | padding2d_fix16 | return value |
|input_depth        |  in |    7|   ap_none  |   input_depth   |    scalar    |
|input_height       |  in |    6|   ap_none  |   input_height  |    scalar    |
|input_width        |  in |    6|   ap_none  |   input_width   |    scalar    |
|input_r_address0   | out |   14|  ap_memory |     input_r     |     array    |
|input_r_ce0        | out |    1|  ap_memory |     input_r     |     array    |
|input_r_q0         |  in |   16|  ap_memory |     input_r     |     array    |
|output_r_address0  | out |   14|  ap_memory |     output_r    |     array    |
|output_r_ce0       | out |    1|  ap_memory |     output_r    |     array    |
|output_r_we0       | out |    1|  ap_memory |     output_r    |     array    |
|output_r_d0        | out |   16|  ap_memory |     output_r    |     array    |
+-------------------+-----+-----+------------+-----------------+--------------+

