{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1733793131145 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1733793131146 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 10 09:12:11 2024 " "Processing started: Tue Dec 10 09:12:11 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1733793131146 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1733793131146 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off experiment14 -c experiment14 " "Command: quartus_map --read_settings_files=on --write_settings_files=off experiment14 -c experiment14" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1733793131146 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "16 24 32 " "Parallel Compilation has detected 32 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 16 of the 24 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1733793131325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "experiment14.bdf 1 1 " "Found 1 design units, including 1 entities, in source file experiment14.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 experiment14 " "Found entity 1: experiment14" {  } { { "experiment14.bdf" "" { Schematic "F:/FPGA Tools/experiment14/experiment14.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733793131346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733793131346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microcode_container.vhd 2 1 " "Found 2 design units, including 1 entities, in source file microcode_container.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 microcode_container-SYN " "Found design unit 1: microcode_container-SYN" {  } { { "microcode_container.vhd" "" { Text "F:/FPGA Tools/experiment14/microcode_container.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733793131535 ""} { "Info" "ISGN_ENTITY_NAME" "1 microcode_container " "Found entity 1: microcode_container" {  } { { "microcode_container.vhd" "" { Text "F:/FPGA Tools/experiment14/microcode_container.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733793131535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733793131535 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "experiment14 " "Elaborating entity \"experiment14\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1733793131572 ""}
{ "Warning" "WSGN_SEARCH_FILE" "experiment5.bdf 1 1 " "Using design file experiment5.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 experiment5 " "Found entity 1: experiment5" {  } { { "experiment5.bdf" "" { Schematic "F:/FPGA Tools/experiment14/experiment5.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733793131578 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1733793131578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "experiment5 experiment5:inst " "Elaborating entity \"experiment5\" for hierarchy \"experiment5:inst\"" {  } { { "experiment14.bdf" "inst" { Schematic "F:/FPGA Tools/experiment14/experiment14.bdf" { { 168 984 1120 456 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733793131579 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "experiment4 move " "Block or symbol \"experiment4\" of instance \"move\" overlaps another block or symbol" {  } { { "experiment5.bdf" "" { Schematic "F:/FPGA Tools/experiment14/experiment5.bdf" { { 280 752 848 440 "move" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1733793131580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74173 experiment5:inst\|74173:A5 " "Elaborating entity \"74173\" for hierarchy \"experiment5:inst\|74173:A5\"" {  } { { "experiment5.bdf" "A5" { Schematic "F:/FPGA Tools/experiment14/experiment5.bdf" { { 288 912 1032 480 "A5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733793131587 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "experiment5:inst\|74173:A5 " "Elaborated megafunction instantiation \"experiment5:inst\|74173:A5\"" {  } { { "experiment5.bdf" "" { Schematic "F:/FPGA Tools/experiment14/experiment5.bdf" { { 288 912 1032 480 "A5" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733793131587 ""}
{ "Warning" "WSGN_SEARCH_FILE" "experiment4.bdf 1 1 " "Using design file experiment4.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 experiment4 " "Found entity 1: experiment4" {  } { { "experiment4.bdf" "" { Schematic "F:/FPGA Tools/experiment14/experiment4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733793131593 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1733793131593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "experiment4 experiment5:inst\|experiment4:move " "Elaborating entity \"experiment4\" for hierarchy \"experiment5:inst\|experiment4:move\"" {  } { { "experiment5.bdf" "move" { Schematic "F:/FPGA Tools/experiment14/experiment5.bdf" { { 280 752 848 440 "move" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733793131593 ""}
{ "Warning" "WSGN_SEARCH_FILE" "expreriment3.bdf 1 1 " "Using design file expreriment3.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 expreriment3 " "Found entity 1: expreriment3" {  } { { "expreriment3.bdf" "" { Schematic "F:/FPGA Tools/experiment14/expreriment3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733793131599 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1733793131599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "expreriment3 experiment5:inst\|expreriment3:add " "Elaborating entity \"expreriment3\" for hierarchy \"experiment5:inst\|expreriment3:add\"" {  } { { "experiment5.bdf" "add" { Schematic "F:/FPGA Tools/experiment14/experiment5.bdf" { { 264 576 672 488 "add" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733793131600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7482 experiment5:inst\|expreriment3:add\|7482:inst4 " "Elaborating entity \"7482\" for hierarchy \"experiment5:inst\|expreriment3:add\|7482:inst4\"" {  } { { "expreriment3.bdf" "inst4" { Schematic "F:/FPGA Tools/experiment14/expreriment3.bdf" { { 112 680 784 224 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733793131607 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "experiment5:inst\|expreriment3:add\|7482:inst4 " "Elaborated megafunction instantiation \"experiment5:inst\|expreriment3:add\|7482:inst4\"" {  } { { "expreriment3.bdf" "" { Schematic "F:/FPGA Tools/experiment14/expreriment3.bdf" { { 112 680 784 224 "inst4" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733793131607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7486 experiment5:inst\|expreriment3:add\|7486:inst " "Elaborating entity \"7486\" for hierarchy \"experiment5:inst\|expreriment3:add\|7486:inst\"" {  } { { "expreriment3.bdf" "inst" { Schematic "F:/FPGA Tools/experiment14/expreriment3.bdf" { { 376 520 584 416 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733793131614 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "experiment5:inst\|expreriment3:add\|7486:inst " "Elaborated megafunction instantiation \"experiment5:inst\|expreriment3:add\|7486:inst\"" {  } { { "expreriment3.bdf" "" { Schematic "F:/FPGA Tools/experiment14/expreriment3.bdf" { { 376 520 584 416 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733793131614 ""}
{ "Warning" "WSGN_SEARCH_FILE" "experiment13.bdf 1 1 " "Using design file experiment13.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 experiment13 " "Found entity 1: experiment13" {  } { { "experiment13.bdf" "" { Schematic "F:/FPGA Tools/experiment14/experiment13.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733793131625 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1733793131625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "experiment13 experiment13:ram " "Elaborating entity \"experiment13\" for hierarchy \"experiment13:ram\"" {  } { { "experiment14.bdf" "ram" { Schematic "F:/FPGA Tools/experiment14/experiment14.bdf" { { 312 456 624 408 "ram" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733793131625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "microcode_container experiment13:ram\|microcode_container:inst " "Elaborating entity \"microcode_container\" for hierarchy \"experiment13:ram\|microcode_container:inst\"" {  } { { "experiment13.bdf" "inst" { Schematic "F:/FPGA Tools/experiment14/experiment13.bdf" { { 216 720 936 344 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733793131627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram experiment13:ram\|microcode_container:inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"experiment13:ram\|microcode_container:inst\|altsyncram:altsyncram_component\"" {  } { { "microcode_container.vhd" "altsyncram_component" { Text "F:/FPGA Tools/experiment14/microcode_container.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733793131645 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "experiment13:ram\|microcode_container:inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"experiment13:ram\|microcode_container:inst\|altsyncram:altsyncram_component\"" {  } { { "microcode_container.vhd" "" { Text "F:/FPGA Tools/experiment14/microcode_container.vhd" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733793131646 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "experiment13:ram\|microcode_container:inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"experiment13:ram\|microcode_container:inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733793131646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733793131646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file experiment14.mif " "Parameter \"init_file\" = \"experiment14.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733793131646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733793131646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733793131646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733793131646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733793131646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733793131646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733793131646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733793131646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733793131646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733793131646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733793131646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733793131646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733793131646 ""}  } { { "microcode_container.vhd" "" { Text "F:/FPGA Tools/experiment14/microcode_container.vhd" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1733793131646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_43i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_43i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_43i1 " "Found entity 1: altsyncram_43i1" {  } { { "db/altsyncram_43i1.tdf" "" { Text "F:/FPGA Tools/experiment14/db/altsyncram_43i1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733793131676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733793131676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_43i1 experiment13:ram\|microcode_container:inst\|altsyncram:altsyncram_component\|altsyncram_43i1:auto_generated " "Elaborating entity \"altsyncram_43i1\" for hierarchy \"experiment13:ram\|microcode_container:inst\|altsyncram:altsyncram_component\|altsyncram_43i1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/fpga tools/quartus ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733793131677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 experiment13:ram\|74161:counter2 " "Elaborating entity \"74161\" for hierarchy \"experiment13:ram\|74161:counter2\"" {  } { { "experiment13.bdf" "counter2" { Schematic "F:/FPGA Tools/experiment14/experiment13.bdf" { { 336 368 488 520 "counter2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733793131689 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "experiment13:ram\|74161:counter2 " "Elaborated megafunction instantiation \"experiment13:ram\|74161:counter2\"" {  } { { "experiment13.bdf" "" { Schematic "F:/FPGA Tools/experiment14/experiment13.bdf" { { 336 368 488 520 "counter2" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733793131689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74161 experiment13:ram\|74161:counter2\|f74161:sub " "Elaborating entity \"f74161\" for hierarchy \"experiment13:ram\|74161:counter2\|f74161:sub\"" {  } { { "74161.tdf" "sub" { Text "f:/fpga tools/quartus ii/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733793131697 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "experiment13:ram\|74161:counter2\|f74161:sub experiment13:ram\|74161:counter2 " "Elaborated megafunction instantiation \"experiment13:ram\|74161:counter2\|f74161:sub\", which is child of megafunction instantiation \"experiment13:ram\|74161:counter2\"" {  } { { "74161.tdf" "" { Text "f:/fpga tools/quartus ii/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } } { "experiment13.bdf" "" { Schematic "F:/FPGA Tools/experiment14/experiment13.bdf" { { 336 368 488 520 "counter2" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733793131698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 experiment13:ram\|74161:counter1 " "Elaborating entity \"74161\" for hierarchy \"experiment13:ram\|74161:counter1\"" {  } { { "experiment13.bdf" "counter1" { Schematic "F:/FPGA Tools/experiment14/experiment13.bdf" { { 136 368 488 320 "counter1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733793131700 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "experiment13:ram\|74161:counter1 " "Elaborated megafunction instantiation \"experiment13:ram\|74161:counter1\"" {  } { { "experiment13.bdf" "" { Schematic "F:/FPGA Tools/experiment14/experiment13.bdf" { { 136 368 488 320 "counter1" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733793131700 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "8 " "Ignored 8 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY" "8 " "Ignored 8 CARRY buffer(s)" {  } {  } 0 13015 "Ignored %1!d! CARRY buffer(s)" 0 0 "Quartus II" 0 -1 1733793131792 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1733793131792 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "experiment5:inst\|74173:B\|42 " "Converted tri-state buffer \"experiment5:inst\|74173:B\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "f:/fpga tools/quartus ii/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1733793131792 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "experiment5:inst\|74173:B\|43 " "Converted tri-state buffer \"experiment5:inst\|74173:B\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "f:/fpga tools/quartus ii/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1733793131792 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "experiment5:inst\|74173:B\|44 " "Converted tri-state buffer \"experiment5:inst\|74173:B\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "f:/fpga tools/quartus ii/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1733793131792 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "experiment5:inst\|74173:B\|45 " "Converted tri-state buffer \"experiment5:inst\|74173:B\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "f:/fpga tools/quartus ii/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1733793131792 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "experiment5:inst\|74173:A\|42 " "Converted tri-state buffer \"experiment5:inst\|74173:A\|42\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "f:/fpga tools/quartus ii/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1733793131792 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "experiment5:inst\|74173:A\|43 " "Converted tri-state buffer \"experiment5:inst\|74173:A\|43\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "f:/fpga tools/quartus ii/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1733793131792 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "experiment5:inst\|74173:A\|44 " "Converted tri-state buffer \"experiment5:inst\|74173:A\|44\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "f:/fpga tools/quartus ii/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1733793131792 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "experiment5:inst\|74173:A\|45 " "Converted tri-state buffer \"experiment5:inst\|74173:A\|45\" feeding internal logic into a wire" {  } { { "74173.bdf" "" { Schematic "f:/fpga tools/quartus ii/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1733793131792 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1733793131792 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "experiment5:inst\|74173:A5\|42 D1 " "Converted the fanout from the always-enabled tri-state buffer \"experiment5:inst\|74173:A5\|42\" to the node \"D1\" into a wire" {  } { { "74173.bdf" "" { Schematic "f:/fpga tools/quartus ii/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733793131984 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "experiment5:inst\|74173:A5\|43 D2 " "Converted the fanout from the always-enabled tri-state buffer \"experiment5:inst\|74173:A5\|43\" to the node \"D2\" into a wire" {  } { { "74173.bdf" "" { Schematic "f:/fpga tools/quartus ii/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733793131984 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "experiment5:inst\|74173:A5\|44 D3 " "Converted the fanout from the always-enabled tri-state buffer \"experiment5:inst\|74173:A5\|44\" to the node \"D3\" into a wire" {  } { { "74173.bdf" "" { Schematic "f:/fpga tools/quartus ii/quartus/libraries/others/maxplus2/74173.bdf" { { 480 720 768 512 "44" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733793131984 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "experiment5:inst\|74173:A5\|45 D4 " "Converted the fanout from the always-enabled tri-state buffer \"experiment5:inst\|74173:A5\|45\" to the node \"D4\" into a wire" {  } { { "74173.bdf" "" { Schematic "f:/fpga tools/quartus ii/quartus/libraries/others/maxplus2/74173.bdf" { { 640 720 768 672 "45" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733793131984 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Quartus II" 0 -1 1733793131984 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1733793132056 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1733793132197 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733793132197 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "93 " "Implemented 93 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1733793132221 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1733793132221 ""} { "Info" "ICUT_CUT_TM_LCELLS" "39 " "Implemented 39 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1733793132221 ""} { "Info" "ICUT_CUT_TM_RAMS" "24 " "Implemented 24 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1733793132221 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1733793132221 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4658 " "Peak virtual memory: 4658 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1733793132232 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 10 09:12:12 2024 " "Processing ended: Tue Dec 10 09:12:12 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1733793132232 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1733793132232 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1733793132232 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1733793132232 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1733793133300 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1733793133301 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 10 09:12:13 2024 " "Processing started: Tue Dec 10 09:12:13 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1733793133301 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1733793133301 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off experiment14 -c experiment14 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off experiment14 -c experiment14" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1733793133301 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1733793133351 ""}
{ "Info" "0" "" "Project  = experiment14" {  } {  } 0 0 "Project  = experiment14" 0 0 "Fitter" 0 0 1733793133352 ""}
{ "Info" "0" "" "Revision = experiment14" {  } {  } 0 0 "Revision = experiment14" 0 0 "Fitter" 0 0 1733793133352 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "16 24 32 " "Parallel Compilation has detected 32 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 16 of the 24 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1733793133389 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "experiment14 EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"experiment14\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1733793133398 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1733793133422 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1733793133422 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1733793133422 ""}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "experiment13:ram\|microcode_container:inst\|altsyncram:altsyncram_component\|altsyncram_43i1:auto_generated\|ram_block1a23 " "Atom \"experiment13:ram\|microcode_container:inst\|altsyncram:altsyncram_component\|altsyncram_43i1:auto_generated\|ram_block1a23\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1733793133449 "|experiment14|experiment13:ram|microcode_container:inst|altsyncram:altsyncram_component|altsyncram_43i1:auto_generated|ram_block1a23"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "experiment13:ram\|microcode_container:inst\|altsyncram:altsyncram_component\|altsyncram_43i1:auto_generated\|ram_block1a22 " "Atom \"experiment13:ram\|microcode_container:inst\|altsyncram:altsyncram_component\|altsyncram_43i1:auto_generated\|ram_block1a22\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1733793133449 "|experiment14|experiment13:ram|microcode_container:inst|altsyncram:altsyncram_component|altsyncram_43i1:auto_generated|ram_block1a22"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "experiment13:ram\|microcode_container:inst\|altsyncram:altsyncram_component\|altsyncram_43i1:auto_generated\|ram_block1a21 " "Atom \"experiment13:ram\|microcode_container:inst\|altsyncram:altsyncram_component\|altsyncram_43i1:auto_generated\|ram_block1a21\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1733793133449 "|experiment14|experiment13:ram|microcode_container:inst|altsyncram:altsyncram_component|altsyncram_43i1:auto_generated|ram_block1a21"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "experiment13:ram\|microcode_container:inst\|altsyncram:altsyncram_component\|altsyncram_43i1:auto_generated\|ram_block1a20 " "Atom \"experiment13:ram\|microcode_container:inst\|altsyncram:altsyncram_component\|altsyncram_43i1:auto_generated\|ram_block1a20\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1733793133449 "|experiment14|experiment13:ram|microcode_container:inst|altsyncram:altsyncram_component|altsyncram_43i1:auto_generated|ram_block1a20"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "experiment13:ram\|microcode_container:inst\|altsyncram:altsyncram_component\|altsyncram_43i1:auto_generated\|ram_block1a19 " "Atom \"experiment13:ram\|microcode_container:inst\|altsyncram:altsyncram_component\|altsyncram_43i1:auto_generated\|ram_block1a19\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1733793133449 "|experiment14|experiment13:ram|microcode_container:inst|altsyncram:altsyncram_component|altsyncram_43i1:auto_generated|ram_block1a19"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "experiment13:ram\|microcode_container:inst\|altsyncram:altsyncram_component\|altsyncram_43i1:auto_generated\|ram_block1a18 " "Atom \"experiment13:ram\|microcode_container:inst\|altsyncram:altsyncram_component\|altsyncram_43i1:auto_generated\|ram_block1a18\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1733793133449 "|experiment14|experiment13:ram|microcode_container:inst|altsyncram:altsyncram_component|altsyncram_43i1:auto_generated|ram_block1a18"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "experiment13:ram\|microcode_container:inst\|altsyncram:altsyncram_component\|altsyncram_43i1:auto_generated\|ram_block1a17 " "Atom \"experiment13:ram\|microcode_container:inst\|altsyncram:altsyncram_component\|altsyncram_43i1:auto_generated\|ram_block1a17\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1733793133449 "|experiment14|experiment13:ram|microcode_container:inst|altsyncram:altsyncram_component|altsyncram_43i1:auto_generated|ram_block1a17"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "experiment13:ram\|microcode_container:inst\|altsyncram:altsyncram_component\|altsyncram_43i1:auto_generated\|ram_block1a16 " "Atom \"experiment13:ram\|microcode_container:inst\|altsyncram:altsyncram_component\|altsyncram_43i1:auto_generated\|ram_block1a16\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1733793133449 "|experiment14|experiment13:ram|microcode_container:inst|altsyncram:altsyncram_component|altsyncram_43i1:auto_generated|ram_block1a16"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "experiment13:ram\|microcode_container:inst\|altsyncram:altsyncram_component\|altsyncram_43i1:auto_generated\|ram_block1a15 " "Atom \"experiment13:ram\|microcode_container:inst\|altsyncram:altsyncram_component\|altsyncram_43i1:auto_generated\|ram_block1a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1733793133449 "|experiment14|experiment13:ram|microcode_container:inst|altsyncram:altsyncram_component|altsyncram_43i1:auto_generated|ram_block1a15"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "experiment13:ram\|microcode_container:inst\|altsyncram:altsyncram_component\|altsyncram_43i1:auto_generated\|ram_block1a14 " "Atom \"experiment13:ram\|microcode_container:inst\|altsyncram:altsyncram_component\|altsyncram_43i1:auto_generated\|ram_block1a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1733793133449 "|experiment14|experiment13:ram|microcode_container:inst|altsyncram:altsyncram_component|altsyncram_43i1:auto_generated|ram_block1a14"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "experiment13:ram\|microcode_container:inst\|altsyncram:altsyncram_component\|altsyncram_43i1:auto_generated\|ram_block1a13 " "Atom \"experiment13:ram\|microcode_container:inst\|altsyncram:altsyncram_component\|altsyncram_43i1:auto_generated\|ram_block1a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1733793133449 "|experiment14|experiment13:ram|microcode_container:inst|altsyncram:altsyncram_component|altsyncram_43i1:auto_generated|ram_block1a13"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "experiment13:ram\|microcode_container:inst\|altsyncram:altsyncram_component\|altsyncram_43i1:auto_generated\|ram_block1a12 " "Atom \"experiment13:ram\|microcode_container:inst\|altsyncram:altsyncram_component\|altsyncram_43i1:auto_generated\|ram_block1a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1733793133449 "|experiment14|experiment13:ram|microcode_container:inst|altsyncram:altsyncram_component|altsyncram_43i1:auto_generated|ram_block1a12"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "experiment13:ram\|microcode_container:inst\|altsyncram:altsyncram_component\|altsyncram_43i1:auto_generated\|ram_block1a11 " "Atom \"experiment13:ram\|microcode_container:inst\|altsyncram:altsyncram_component\|altsyncram_43i1:auto_generated\|ram_block1a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1733793133449 "|experiment14|experiment13:ram|microcode_container:inst|altsyncram:altsyncram_component|altsyncram_43i1:auto_generated|ram_block1a11"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "experiment13:ram\|microcode_container:inst\|altsyncram:altsyncram_component\|altsyncram_43i1:auto_generated\|ram_block1a10 " "Atom \"experiment13:ram\|microcode_container:inst\|altsyncram:altsyncram_component\|altsyncram_43i1:auto_generated\|ram_block1a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1733793133449 "|experiment14|experiment13:ram|microcode_container:inst|altsyncram:altsyncram_component|altsyncram_43i1:auto_generated|ram_block1a10"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "experiment13:ram\|microcode_container:inst\|altsyncram:altsyncram_component\|altsyncram_43i1:auto_generated\|ram_block1a9 " "Atom \"experiment13:ram\|microcode_container:inst\|altsyncram:altsyncram_component\|altsyncram_43i1:auto_generated\|ram_block1a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1733793133449 "|experiment14|experiment13:ram|microcode_container:inst|altsyncram:altsyncram_component|altsyncram_43i1:auto_generated|ram_block1a9"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "experiment13:ram\|microcode_container:inst\|altsyncram:altsyncram_component\|altsyncram_43i1:auto_generated\|ram_block1a8 " "Atom \"experiment13:ram\|microcode_container:inst\|altsyncram:altsyncram_component\|altsyncram_43i1:auto_generated\|ram_block1a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1733793133449 "|experiment14|experiment13:ram|microcode_container:inst|altsyncram:altsyncram_component|altsyncram_43i1:auto_generated|ram_block1a8"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "experiment13:ram\|microcode_container:inst\|altsyncram:altsyncram_component\|altsyncram_43i1:auto_generated\|ram_block1a7 " "Atom \"experiment13:ram\|microcode_container:inst\|altsyncram:altsyncram_component\|altsyncram_43i1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1733793133449 "|experiment14|experiment13:ram|microcode_container:inst|altsyncram:altsyncram_component|altsyncram_43i1:auto_generated|ram_block1a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "experiment13:ram\|microcode_container:inst\|altsyncram:altsyncram_component\|altsyncram_43i1:auto_generated\|ram_block1a6 " "Atom \"experiment13:ram\|microcode_container:inst\|altsyncram:altsyncram_component\|altsyncram_43i1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1733793133449 "|experiment14|experiment13:ram|microcode_container:inst|altsyncram:altsyncram_component|altsyncram_43i1:auto_generated|ram_block1a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "experiment13:ram\|microcode_container:inst\|altsyncram:altsyncram_component\|altsyncram_43i1:auto_generated\|ram_block1a5 " "Atom \"experiment13:ram\|microcode_container:inst\|altsyncram:altsyncram_component\|altsyncram_43i1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1733793133449 "|experiment14|experiment13:ram|microcode_container:inst|altsyncram:altsyncram_component|altsyncram_43i1:auto_generated|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "experiment13:ram\|microcode_container:inst\|altsyncram:altsyncram_component\|altsyncram_43i1:auto_generated\|ram_block1a4 " "Atom \"experiment13:ram\|microcode_container:inst\|altsyncram:altsyncram_component\|altsyncram_43i1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1733793133449 "|experiment14|experiment13:ram|microcode_container:inst|altsyncram:altsyncram_component|altsyncram_43i1:auto_generated|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "experiment13:ram\|microcode_container:inst\|altsyncram:altsyncram_component\|altsyncram_43i1:auto_generated\|ram_block1a3 " "Atom \"experiment13:ram\|microcode_container:inst\|altsyncram:altsyncram_component\|altsyncram_43i1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1733793133449 "|experiment14|experiment13:ram|microcode_container:inst|altsyncram:altsyncram_component|altsyncram_43i1:auto_generated|ram_block1a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "experiment13:ram\|microcode_container:inst\|altsyncram:altsyncram_component\|altsyncram_43i1:auto_generated\|ram_block1a2 " "Atom \"experiment13:ram\|microcode_container:inst\|altsyncram:altsyncram_component\|altsyncram_43i1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1733793133449 "|experiment14|experiment13:ram|microcode_container:inst|altsyncram:altsyncram_component|altsyncram_43i1:auto_generated|ram_block1a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "experiment13:ram\|microcode_container:inst\|altsyncram:altsyncram_component\|altsyncram_43i1:auto_generated\|ram_block1a1 " "Atom \"experiment13:ram\|microcode_container:inst\|altsyncram:altsyncram_component\|altsyncram_43i1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1733793133449 "|experiment14|experiment13:ram|microcode_container:inst|altsyncram:altsyncram_component|altsyncram_43i1:auto_generated|ram_block1a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "experiment13:ram\|microcode_container:inst\|altsyncram:altsyncram_component\|altsyncram_43i1:auto_generated\|ram_block1a0 " "Atom \"experiment13:ram\|microcode_container:inst\|altsyncram:altsyncram_component\|altsyncram_43i1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1733793133449 "|experiment14|experiment13:ram|microcode_container:inst|altsyncram:altsyncram_component|altsyncram_43i1:auto_generated|ram_block1a0"}  } {  } 0 119042 "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" 0 0 "Fitter" 0 -1 1733793133449 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1733793133469 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1733793133583 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1733793133583 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1733793133583 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1733793133583 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA Tools/experiment14/" { { 0 { 0 ""} 0 483 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1733793133584 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA Tools/experiment14/" { { 0 { 0 ""} 0 485 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1733793133584 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA Tools/experiment14/" { { 0 { 0 ""} 0 487 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1733793133584 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA Tools/experiment14/" { { 0 { 0 ""} 0 489 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1733793133584 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA Tools/experiment14/" { { 0 { 0 ""} 0 491 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1733793133584 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1733793133584 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1733793133584 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1733793133585 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "experiment14.sdc " "Synopsys Design Constraints File file not found: 'experiment14.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1733793133823 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1733793133823 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1733793133824 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1733793133824 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1733793133825 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPR0  " "Automatically promoted node CPR0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1733793133829 ""}  } { { "experiment14.bdf" "" { Schematic "F:/FPGA Tools/experiment14/experiment14.bdf" { { 336 848 912 384 "CPR0" "" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPR0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA Tools/experiment14/" { { 0 { 0 ""} 0 122 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1733793133829 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPR1  " "Automatically promoted node CPR1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1733793133829 ""}  } { { "experiment14.bdf" "" { Schematic "F:/FPGA Tools/experiment14/experiment14.bdf" { { 432 848 912 480 "CPR1" "" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPR1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA Tools/experiment14/" { { 0 { 0 ""} 0 124 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1733793133829 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPR2  " "Automatically promoted node CPR2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1733793133829 ""}  } { { "experiment14.bdf" "" { Schematic "F:/FPGA Tools/experiment14/experiment14.bdf" { { 384 848 912 432 "CPR2" "" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPR2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA Tools/experiment14/" { { 0 { 0 ""} 0 123 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1733793133829 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1733793133990 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1733793133990 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1733793133990 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1733793133990 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1733793133990 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1733793133991 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1733793133991 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1733793133991 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1733793133997 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1733793133997 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1733793133997 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733793134003 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1733793134324 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733793134352 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1733793134357 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1733793134541 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733793134541 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1733793134708 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X23_Y0 X34_Y11 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11" {  } { { "loc" "" { Generic "F:/FPGA Tools/experiment14/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11"} 23 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1733793134937 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1733793134937 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733793135112 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1733793135113 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1733793135113 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.00 " "Total time spent on timing analysis during the Fitter is 0.00 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1733793135116 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1733793135143 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1733793135222 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1733793135257 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1733793135343 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733793135537 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/FPGA Tools/experiment14/output_files/experiment14.fit.smsg " "Generated suppressed messages file F:/FPGA Tools/experiment14/output_files/experiment14.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1733793135684 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5994 " "Peak virtual memory: 5994 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1733793135867 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 10 09:12:15 2024 " "Processing ended: Tue Dec 10 09:12:15 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1733793135867 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1733793135867 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1733793135867 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1733793135867 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1733793136832 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1733793136832 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 10 09:12:16 2024 " "Processing started: Tue Dec 10 09:12:16 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1733793136832 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1733793136832 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off experiment14 -c experiment14 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off experiment14 -c experiment14" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1733793136832 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1733793137136 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1733793137155 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4554 " "Peak virtual memory: 4554 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1733793137298 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 10 09:12:17 2024 " "Processing ended: Tue Dec 10 09:12:17 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1733793137298 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1733793137298 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1733793137298 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1733793137298 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1733793137859 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1733793138347 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1733793138347 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 10 09:12:18 2024 " "Processing started: Tue Dec 10 09:12:18 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1733793138347 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1733793138347 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta experiment14 -c experiment14 " "Command: quartus_sta experiment14 -c experiment14" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1733793138348 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1733793138403 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "16 24 32 " "Parallel Compilation has detected 32 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 16 of the 24 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1733793138492 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1733793138492 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1733793138516 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1733793138516 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "experiment14.sdc " "Synopsys Design Constraints File file not found: 'experiment14.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1733793138635 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1733793138635 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1733793138635 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1733793138635 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1733793138681 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1733793138681 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1733793138682 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1733793138687 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1733793138694 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1733793138694 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.659 " "Worst-case setup slack is -2.659" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733793138696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733793138696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.659       -80.000 clock  " "   -2.659       -80.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733793138696 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1733793138696 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.443 " "Worst-case hold slack is 0.443" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733793138698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733793138698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.443         0.000 clock  " "    0.443         0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733793138698 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1733793138698 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1733793138700 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1733793138702 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733793138704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733793138704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201      -122.368 clock  " "   -3.201      -122.368 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733793138704 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1733793138704 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1733793138724 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1733793138735 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1733793138862 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1733793138899 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1733793138903 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1733793138903 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.328 " "Worst-case setup slack is -2.328" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733793138905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733793138905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.328       -71.194 clock  " "   -2.328       -71.194 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733793138905 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1733793138905 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.418 " "Worst-case hold slack is 0.418" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733793138908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733793138908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.418         0.000 clock  " "    0.418         0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733793138908 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1733793138908 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1733793138910 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1733793138912 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733793138914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733793138914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201      -123.624 clock  " "   -3.201      -123.624 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733793138914 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1733793138914 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1733793138935 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1733793139028 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1733793139029 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1733793139029 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.349 " "Worst-case setup slack is -0.349" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733793139041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733793139041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.349        -8.422 clock  " "   -0.349        -8.422 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733793139041 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1733793139041 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.049 " "Worst-case hold slack is 0.049" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733793139044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733793139044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.049         0.000 clock  " "    0.049         0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733793139044 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1733793139044 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1733793139047 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1733793139049 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733793139051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733793139051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -58.171 clock  " "   -3.000       -58.171 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733793139051 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1733793139051 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1733793139257 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1733793139258 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4718 " "Peak virtual memory: 4718 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1733793139290 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 10 09:12:19 2024 " "Processing ended: Tue Dec 10 09:12:19 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1733793139290 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1733793139290 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1733793139290 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1733793139290 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 25 s " "Quartus II Full Compilation was successful. 0 errors, 25 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1733793139875 ""}
