#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Nov 19 17:26:37 2018
# Process ID: 26565
# Current directory: /home/2017csb1078/Downloads/CS203_project/CS203_project.runs/synth_1
# Command line: vivado -log sevenSegDisp.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source sevenSegDisp.tcl
# Log file: /home/2017csb1078/Downloads/CS203_project/CS203_project.runs/synth_1/sevenSegDisp.vds
# Journal file: /home/2017csb1078/Downloads/CS203_project/CS203_project.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source sevenSegDisp.tcl -notrace
Command: synth_design -top sevenSegDisp -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 26569 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1258.805 ; gain = 75.863 ; free physical = 681 ; free virtual = 16904
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'sevenSegDisp' [/home/2017csb1078/Downloads/CS203_project/CS203_project.srcs/sources_1/new/sourceFile.v:4]
INFO: [Synth 8-155] case statement is not full and has no default [/home/2017csb1078/Downloads/CS203_project/CS203_project.srcs/sources_1/new/sourceFile.v:47]
INFO: [Synth 8-226] default block is never used [/home/2017csb1078/Downloads/CS203_project/CS203_project.srcs/sources_1/new/sourceFile.v:80]
INFO: [Synth 8-226] default block is never used [/home/2017csb1078/Downloads/CS203_project/CS203_project.srcs/sources_1/new/sourceFile.v:112]
INFO: [Synth 8-6155] done synthesizing module 'sevenSegDisp' (1#1) [/home/2017csb1078/Downloads/CS203_project/CS203_project.srcs/sources_1/new/sourceFile.v:4]
WARNING: [Synth 8-3917] design sevenSegDisp has port dp driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1303.430 ; gain = 120.488 ; free physical = 692 ; free virtual = 16915
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1303.430 ; gain = 120.488 ; free physical = 691 ; free virtual = 16914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1303.430 ; gain = 120.488 ; free physical = 691 ; free virtual = 16914
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/2017csb1078/Downloads/CS203_project/CS203_project.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [/home/2017csb1078/Downloads/CS203_project/CS203_project.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/2017csb1078/Downloads/CS203_project/CS203_project.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/sevenSegDisp_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/sevenSegDisp_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1641.312 ; gain = 0.000 ; free physical = 444 ; free virtual = 16667
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 1641.312 ; gain = 458.371 ; free physical = 512 ; free virtual = 16736
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 1641.312 ; gain = 458.371 ; free physical = 512 ; free virtual = 16736
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 1641.312 ; gain = 458.371 ; free physical = 514 ; free virtual = 16738
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'rand_seed_reg[2]' into 'rand_seed_reg[3]' [/home/2017csb1078/Downloads/CS203_project/CS203_project.srcs/sources_1/new/sourceFile.v:126]
INFO: [Synth 8-4471] merging register 'rand_seed_reg[1]' into 'rand_seed_reg[3]' [/home/2017csb1078/Downloads/CS203_project/CS203_project.srcs/sources_1/new/sourceFile.v:126]
INFO: [Synth 8-4471] merging register 'rand_seed_reg[0]' into 'rand_seed_reg[3]' [/home/2017csb1078/Downloads/CS203_project/CS203_project.srcs/sources_1/new/sourceFile.v:126]
WARNING: [Synth 8-6014] Unused sequential element rand_seed_reg[2] was removed.  [/home/2017csb1078/Downloads/CS203_project/CS203_project.srcs/sources_1/new/sourceFile.v:126]
WARNING: [Synth 8-6014] Unused sequential element rand_seed_reg[1] was removed.  [/home/2017csb1078/Downloads/CS203_project/CS203_project.srcs/sources_1/new/sourceFile.v:126]
WARNING: [Synth 8-6014] Unused sequential element rand_seed_reg[0] was removed.  [/home/2017csb1078/Downloads/CS203_project/CS203_project.srcs/sources_1/new/sourceFile.v:126]
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "a_to_g" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'a_to_g_reg' [/home/2017csb1078/Downloads/CS203_project/CS203_project.srcs/sources_1/new/sourceFile.v:84]
WARNING: [Synth 8-327] inferring latch for variable 'an_reg' [/home/2017csb1078/Downloads/CS203_project/CS203_project.srcs/sources_1/new/sourceFile.v:110]
WARNING: [Synth 8-327] inferring latch for variable 'state_reg' [/home/2017csb1078/Downloads/CS203_project/CS203_project.srcs/sources_1/new/sourceFile.v:48]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 1641.312 ; gain = 458.371 ; free physical = 505 ; free virtual = 16728
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	  17 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module sevenSegDisp 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	  17 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design sevenSegDisp has port dp driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 1641.312 ; gain = 458.371 ; free physical = 493 ; free virtual = 16718
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 1641.312 ; gain = 458.371 ; free physical = 366 ; free virtual = 16591
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 1641.312 ; gain = 458.371 ; free physical = 366 ; free virtual = 16591
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 1641.312 ; gain = 458.371 ; free physical = 365 ; free virtual = 16590
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 1641.312 ; gain = 458.371 ; free physical = 364 ; free virtual = 16590
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 1641.312 ; gain = 458.371 ; free physical = 364 ; free virtual = 16590
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 1641.312 ; gain = 458.371 ; free physical = 364 ; free virtual = 16590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 1641.312 ; gain = 458.371 ; free physical = 364 ; free virtual = 16590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 1641.312 ; gain = 458.371 ; free physical = 364 ; free virtual = 16590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 1641.312 ; gain = 458.371 ; free physical = 364 ; free virtual = 16590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     7|
|3     |LUT1   |     1|
|4     |LUT2   |     8|
|5     |LUT3   |     7|
|6     |LUT4   |    10|
|7     |LUT6   |     1|
|8     |FDRE   |    29|
|9     |FDSE   |     4|
|10    |LD     |    11|
|11    |LDC    |     4|
|12    |IBUF   |     4|
|13    |OBUF   |    12|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    99|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 1641.312 ; gain = 458.371 ; free physical = 364 ; free virtual = 16590
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1641.312 ; gain = 120.488 ; free physical = 420 ; free virtual = 16645
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 1641.312 ; gain = 458.371 ; free physical = 420 ; free virtual = 16645
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 26 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 15 instances were transformed.
  LD => LDCE: 11 instances
  LDC => LDCE: 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:24 . Memory (MB): peak = 1649.320 ; gain = 466.516 ; free physical = 417 ; free virtual = 16643
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/2017csb1078/Downloads/CS203_project/CS203_project.runs/synth_1/sevenSegDisp.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file sevenSegDisp_utilization_synth.rpt -pb sevenSegDisp_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1673.332 ; gain = 0.000 ; free physical = 416 ; free virtual = 16642
INFO: [Common 17-206] Exiting Vivado at Mon Nov 19 17:27:06 2018...
