$date
  Wed Sep 13 15:09:25 2023
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module t_flipflop_tb $end
$var reg 1 ! t_in $end
$var reg 1 " clk_in $end
$var reg 1 # q_out $end
$var reg 1 $ nq_out $end
$scope module dut $end
$var reg 1 % t $end
$var reg 1 & clk $end
$var reg 1 ' q $end
$var reg 1 ( nq $end
$var reg 1 ) temp $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
1"
1#
0$
0%
1&
1'
0(
1)
#1000000
0"
0&
#2000000
1!
1"
1%
1&
#3000000
0"
0#
1$
0&
0'
1(
0)
#4000000
0!
1"
0%
1&
#5000000
0"
0&
#6000000
