// Seed: 1695228515
module module_0 (
    output wor id_0
    , id_4,
    input wire id_1,
    output supply0 id_2
);
  logic [-1 'b0 : 1] id_5;
  ;
endmodule
module module_1 (
    input tri id_0,
    input wand id_1,
    input uwire id_2,
    output uwire id_3,
    input tri1 id_4,
    output wor id_5,
    inout tri0 id_6,
    output wire id_7,
    output uwire id_8,
    output uwire id_9,
    input wand id_10,
    output supply1 id_11,
    input supply1 id_12,
    input tri id_13,
    output uwire id_14,
    output tri0 id_15
);
  assign id_7 = id_1;
  assign id_7 = (id_4 == -1);
  module_0 modCall_1 (
      id_6,
      id_10,
      id_14
  );
endmodule
