// Seed: 2286457003
module module_0 (
    id_1,
    id_2
);
  output tri1 id_2;
  output wire id_1;
  assign id_2 = -1;
  logic id_3;
  ;
  initial $signed(37);
  ;
  wire id_4;
endmodule
module module_1 (
    output wand id_0,
    input supply0 id_1,
    input tri0 id_2,
    output wire id_3,
    output supply1 id_4#(.id_19(1)),
    input tri id_5
    , id_20,
    input supply0 id_6,
    input tri1 id_7,
    output tri id_8,
    output tri1 id_9,
    input tri1 id_10,
    input tri1 id_11,
    output wire id_12,
    input uwire id_13,
    input wor id_14[-1 : -1],
    output wire id_15,
    inout wand id_16,
    input uwire id_17
);
  logic id_21;
  nor primCall (
      id_15,
      id_13,
      id_1,
      id_2,
      id_6,
      id_10,
      id_5,
      id_19,
      id_11,
      id_16,
      id_17,
      id_14,
      id_20,
      id_21,
      id_7
  );
  module_0 modCall_1 (
      id_21,
      id_20
  );
  assign modCall_1.id_2 = 0;
endmodule
