--- verilog_synth
+++ uhdm_synth
@@ -1,6 +1,6 @@
 /* Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC) */
-(* top =  1  *)
 (* src = "dut.sv:1.1-9.10" *)
+(* top =  1  *)
 module dffsr(clk, d, clr, set, q);
 (* src = "dut.sv:1.21-1.24" *)
 input clk;
@@ -23,6 +23,9 @@
 .B(clr),
 .Y(_0_)
 );
+(* \"has_async_reset"  = 32'd1 *)
+(* \"is_sr_ff"  = 32'd1 *)
+(* \always_ff  = 32'd1 *)
 (* src = "dut.sv:2.2-8.11" *)
 \$_DFFSR_PPP_  q_reg /* _2_ */ (
 .C(clk),
