// Seed: 1309288605
module module_0 (
    id_1,
    id_2,
    id_3,
    module_0,
    id_4
);
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_5 = 1 ? 1 : id_2;
  reg  id_8 = id_2;
  wand id_9 = 1;
  module_0(
      id_1, id_9, id_6, id_9, id_6
  );
  always @(1'd0 or id_9) id_8 = {id_7{1}};
  initial begin
    id_2 <= id_6 >= id_5 - id_1;
  end
endmodule
