{"files":[{"patch":"@@ -1773,1 +1773,3 @@\n-#if    (defined AMD64)\n+#if  (defined IA32)\n+  static  Elf32_Half running_arch_code=EM_386;\n+#elif   (defined AMD64) || (defined X32)\n@@ -1807,1 +1809,1 @@\n-        AARCH64, ALPHA, ARM, AMD64, LOONGARCH64, M68K, MIPS, MIPSEL, PARISC, __powerpc__, __powerpc64__, RISCV, S390, SH, __sparc\n+        AARCH64, ALPHA, ARM, AMD64, IA32, LOONGARCH64, M68K, MIPS, MIPSEL, PARISC, __powerpc__, __powerpc64__, RISCV, S390, SH, __sparc\n@@ -1869,0 +1871,1 @@\n+#ifndef IA32\n@@ -1891,0 +1894,4 @@\n+  \/\/ This workaround is ineffective on IA32 systems because the MXCSR\n+  \/\/ register (which controls flush-to-zero mode) is not stored in the\n+  \/\/ legacy fenv.\n+\n@@ -1894,0 +1901,1 @@\n+#endif \/\/ IA32\n@@ -1913,0 +1921,1 @@\n+#ifndef IA32\n@@ -1938,0 +1947,1 @@\n+#endif \/\/ IA32\n","filename":"src\/hotspot\/os\/linux\/os_linux.cpp","additions":12,"deletions":2,"binary":false,"changes":14,"status":"modified"}]}