
---------- Begin Simulation Statistics ----------
final_tick                               2000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  93082                       # Simulator instruction rate (inst/s)
host_mem_usage                              201501800                       # Number of bytes of host memory used
host_op_rate                                   107836                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 54559.98                       # Real time elapsed on the host
host_tick_rate                               18938874                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  5078540262                       # Number of instructions simulated
sim_ops                                    5883534615                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.033305                       # Number of seconds simulated
sim_ticks                                1033304690276                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   171                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1123850                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2247640                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     82.884842                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits       243930103                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups    294300015                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           13                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect      8093893                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted    473290088                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits     19202548                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups     41477975                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses     22275427                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups       661714340                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS        58413766                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted          139                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads        1014111987                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        994155901                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts      8092343                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches          574842468                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events     213399782                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls     25255849                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts    206467640                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts   3078540261                       # Number of instructions committed
system.switch_cpus.commit.committedOps     3565525699                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples   2449366426                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.455693                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.512494                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   1497019006     61.12%     61.12% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    295157809     12.05%     73.17% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    174403545      7.12%     80.29% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     77327773      3.16%     83.45% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     90340003      3.69%     87.13% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     29710789      1.21%     88.35% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     31588765      1.29%     89.64% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     40418954      1.65%     91.29% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    213399782      8.71%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   2449366426                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls     50606419                       # Number of function calls committed.
system.switch_cpus.commit.int_insts        2991898094                       # Number of committed integer instructions.
system.switch_cpus.commit.loads             668942464                       # Number of loads committed
system.switch_cpus.commit.membars            28061581                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu   2056949725     57.69%     57.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult    106578111      2.99%     60.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     60.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd     46667167      1.31%     61.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp     30868352      0.87%     62.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt     12703861      0.36%     63.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult     42092858      1.18%     64.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc     50655840      1.42%     65.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv      7088497      0.20%     66.01% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc     43948160      1.23%     67.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     67.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     67.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     67.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu      2806074      0.08%     67.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       175378      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    668942464     18.76%     86.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite    496049212     13.91%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   3565525699                       # Class of committed instruction
system.switch_cpus.commit.refs             1164991676                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts         417328759                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts          3078540261                       # Number of Instructions Simulated
system.switch_cpus.committedOps            3565525699                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.804910                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.804910                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles    1649695305                       # Number of cycles decode is blocked
system.switch_cpus.decode.BranchMispred          1566                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.BranchResolved    240531328                       # Number of times decode resolved a branch
system.switch_cpus.decode.DecodedInsts     3885348183                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles        226341772                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles         471622600                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles        8150790                       # Number of cycles decode is squashing
system.switch_cpus.decode.SquashedInsts          6075                       # Number of squashed instructions handled by decode
system.switch_cpus.decode.UnblockCycles     122137738                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.fetch.Branches           661714340                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines         419420585                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles            2042889303                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        562574                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           67                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts             3519173786                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           64                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.SquashCycles        16304680                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.267041                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles    426906434                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches    321546417                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.420196                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples   2477948208                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.634701                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.868794                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       1729802573     69.81%     69.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         87601429      3.54%     73.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         54061470      2.18%     75.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         81719015      3.30%     78.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         67100394      2.71%     81.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         43390489      1.75%     83.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         74854338      3.02%     86.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         40004772      1.61%     87.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        299413728     12.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   2477948208                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                     689                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts      8566690                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches        592980510                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.504060                       # Inst execution rate
system.switch_cpus.iew.exec_refs           1257028908                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores          509144244                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        33907789                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts     704421694                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts     25346004                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         8235                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts    512861128                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts   3771949120                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     747884664                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     17953849                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts    3726984228                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents        2171157                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      25450644                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles        8150790                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      31224168                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked         1704                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads     99473531                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          650                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation        96438                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads     51196581                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads     35479230                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores     16811915                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents        96438                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect      6948991                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect      1617699                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers        3700477332                       # num instructions consuming a value
system.switch_cpus.iew.wb_count            3668459740                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.591421                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers        2188540179                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.480442                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent             3671909158                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads       4047247963                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      2389170757                       # number of integer regfile writes
system.switch_cpus.ipc                       1.242374                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.242374                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass          160      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    2120419596     56.62%     56.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult    106615936      2.85%     59.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     59.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd     49494792      1.32%     60.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp     30869299      0.82%     61.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt     13390312      0.36%     61.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult     43454934      1.16%     63.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc     50655850      1.35%     64.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv      8484894      0.23%     64.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc     54348143      1.45%     66.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     66.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     66.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     66.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      2806074      0.07%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       175381      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    753535400     20.12%     86.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    510687306     13.64%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     3744938077                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt            85469701                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.022823                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu        12083334     14.14%     14.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult        5572062      6.52%     20.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     20.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     20.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     20.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt           101      0.00%     20.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult      5206826      6.09%     26.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc      3278150      3.84%     30.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             1      0.00%     30.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc      1385875      1.62%     32.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     32.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     32.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     32.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     32.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     32.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     32.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     32.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     32.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     32.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     32.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     32.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     32.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     32.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     32.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     32.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     32.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     32.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     32.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     32.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     32.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     32.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     32.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     32.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     32.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     32.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     32.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     32.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     32.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     32.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     32.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     32.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     32.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     32.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     32.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     32.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     32.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       32854948     38.44%     70.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      25088404     29.35%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses     3314589237                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   9045571632                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   3218474842                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes   3397656897                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded         3746603113                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        3744938077                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded     25346007                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined    206423420                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        31787                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        90158                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined    311107413                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples   2477948208                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.511306                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.037600                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   1241677293     50.11%     50.11% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    351735645     14.19%     64.30% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    258508022     10.43%     74.74% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    183842188      7.42%     82.16% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    161106254      6.50%     88.66% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5    113164646      4.57%     93.22% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     93792105      3.79%     97.01% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     41317492      1.67%     98.68% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     32804563      1.32%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   2477948208                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.511306                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses      515818381                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads   1007754218                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses    449984898                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes    580810797                       # Number of vector instruction queue writes
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.memDep0.conflictingLoads     55202518                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     34217556                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads    704421694                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    512861128                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads      5239683323                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes      291099290                       # number of misc regfile writes
system.switch_cpus.numCycles               2477948897                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        92481034                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps    3872083340                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents      100541024                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles        285099483                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents      127214105                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        441427                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups    7011992243                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts     3811130909                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands   4143101963                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles         531418973                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents      191341276                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles        8150790                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles     485582888                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps        271018620                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups   4081980788                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles   1075215037                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts     37342245                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts         690969158                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts     28152945                       # count of temporary serializing insts renamed
system.switch_cpus.rename.vec_rename_lookups    643289417                       # Number of vector rename lookups
system.switch_cpus.rob.rob_reads           6007957760                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          7572574220                       # The number of ROB writes
system.switch_cpus.timesIdled                       9                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads        532901698                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes       335928100                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests          282                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     11087874                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          146                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     22175748                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            146                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1103246                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       731596                       # Transaction distribution
system.membus.trans_dist::CleanEvict           392196                       # Transaction distribution
system.membus.trans_dist::ReadExReq             20602                       # Transaction distribution
system.membus.trans_dist::ReadExResp            20602                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1103246                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      1687431                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      1684057                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      3371488                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3371488                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    118872704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    118624128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    237496832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               237496832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1123848                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1123848    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1123848                       # Request fanout histogram
system.membus.reqLayer0.occupancy          4565733880                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.4                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          4554584191                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy        10652010296                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          11035442                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      7119326                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           46                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5092402                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            52432                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           52432                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            46                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     11035396                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          138                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     33263484                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              33263622                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        11776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   2236871424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             2236883200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1123900                       # Total snoops (count)
system.tol2bus.snoopTraffic                  93644288                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         12211774                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000035                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.005920                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               12211346    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    428      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           12211774                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        19902097284                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       23118121796                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             95910                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.inst         2432                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.data     71989376                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total          71991808                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus.inst         2432                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total         2432                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks     46880896                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       46880896                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.data       562417                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             562436                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       366257                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            366257                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.inst         2354                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.data     69669069                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             69671423                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus.inst         2354                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total            2354                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks      45369867                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            45369867                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks      45369867                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.inst         2354                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data     69669069                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           115041289                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples    732514.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.inst::samples        38.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples   1124146.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000410983494                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        40622                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        40622                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            2312575                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState            692441                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                     562436                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    366257                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  1124872                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                  732514                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                   688                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0            72297                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1            72804                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2            70565                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3            71143                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4            72117                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5            75608                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6            84608                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7            69252                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8            66693                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9            70118                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10           71924                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11           69598                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12           64028                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13           60343                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14           64359                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15           68727                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0            45918                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1            46166                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2            44600                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            44880                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4            45032                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5            47192                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6            53802                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7            45534                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8            44922                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9            46533                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10           47688                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11           45622                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12           43772                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           40478                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14           43900                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15           46456                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.05                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 26536267851                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                5620920000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat            47614717851                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    23604.92                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               42354.92                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                  564036                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                 332621                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                50.17                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               45.41                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              1124872                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6              732514                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                 561881                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                 561867                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                    222                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                    210                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 39129                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 39186                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 40566                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 40565                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 40636                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 40634                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 40633                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 40632                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 40633                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 40643                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 40660                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 40708                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 41072                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 42606                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 42223                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 40628                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 40624                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 40622                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                    74                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                    25                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples       960021                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   123.775759                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   121.649742                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev    20.988939                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        77595      8.08%      8.08% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255       876051     91.25%     99.34% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383         6266      0.65%     99.99% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511           82      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639           12      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767            5      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023            7      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151            2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total       960021                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        40622                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     27.674068                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    26.305137                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev     8.711762                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::4-7             20      0.05%      0.05% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::8-11           338      0.83%      0.88% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::12-15         1621      3.99%      4.87% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-19         4216     10.38%     15.25% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::20-23         6872     16.92%     32.17% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-27         7663     18.86%     51.03% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::28-31         6936     17.07%     68.11% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-35         5263     12.96%     81.06% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::36-39         3483      8.57%     89.64% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-43         2084      5.13%     94.77% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::44-47         1076      2.65%     97.42% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-51          598      1.47%     98.89% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::52-55          241      0.59%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-59          138      0.34%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::60-63           39      0.10%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-67           17      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::68-71           11      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-75            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::76-79            3      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-83            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        40622                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        40622                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     18.031978                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    18.022286                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.592650                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16            1447      3.56%      3.56% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17              40      0.10%      3.66% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           37002     91.09%     94.75% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19              50      0.12%     94.87% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20            2073      5.10%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21               3      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22               7      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        40622                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM              71947776                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                  44032                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               46879680                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys               71991808                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            46880896                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                       69.63                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       45.37                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                    69.67                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    45.37                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.90                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.54                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.35                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1033304551605                       # Total gap between requests
system.mem_ctrls0.avgGap                   1112643.85                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.inst         2432                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.data     71945344                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks     46879680                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.inst 2353.613627119415                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.data 69626456.433467954397                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 45368689.836758844554                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.inst           38                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data      1124834                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks       732514                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.inst      2287280                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data  47612430571                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 23816039151150                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.inst     60191.58                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     42328.41                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  32512742.62                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   48.29                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          3306177000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          1757274750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy         3825540600                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        1875916620                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    81567645120.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    261796869210                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    176328353280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      530457776580                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       513.360465                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 455678070680                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  34504080000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 543122539596                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          3548380080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          1886004945                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy         4201133160                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy        1947707280                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    81567645120.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    277385869890                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    163200878880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      533737619355                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       516.534595                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 421427140169                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  34504080000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 577373470107                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.inst         3456                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.data     71857280                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total          71860736                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus.inst         3456                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total         3456                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks     46763392                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       46763392                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.inst           27                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.data       561385                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             561412                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       365339                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            365339                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.inst         3345                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.data     69541231                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total             69544575                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus.inst         3345                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total            3345                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks      45256150                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            45256150                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks      45256150                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.inst         3345                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data     69541231                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           114800725                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples    730678.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.inst::samples        54.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples   1122104.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000394328906                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        40517                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        40517                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            2308705                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState            690710                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                     561412                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    365339                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  1122824                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                  730678                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                   666                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0            71956                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1            72740                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2            70852                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3            70756                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4            71579                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5            75655                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6            84164                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7            69491                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8            66439                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9            69906                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10           71352                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11           68900                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12           64892                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13           60395                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14           63977                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15           69104                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            44917                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            46252                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2            45344                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            43354                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4            45094                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            47520                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6            54250                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7            45968                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8            44346                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9            46518                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10           47140                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11           45264                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12           44720                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13           40506                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           43478                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15           45988                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.06                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 26462863544                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                5610790000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat            47503326044                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    23582.12                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               42332.12                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                  563126                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                 331785                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                50.18                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               45.41                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              1122824                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6              730678                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                 560761                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                 560742                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                    316                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                    302                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                     19                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                     18                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 39079                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 39140                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 40480                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 40493                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 40542                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 40528                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 40524                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 40524                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 40526                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 40535                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 40550                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 40599                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 40974                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 42454                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 42065                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 40524                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 40517                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 40517                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                    75                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                    17                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples       957905                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   123.791148                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   121.655008                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev    21.260497                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        77436      8.08%      8.08% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255       874096     91.25%     99.33% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383         6250      0.65%     99.99% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511           80      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639           12      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767            9      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895            3      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023            3      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151           16      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total       957905                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        40517                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     27.695831                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    26.315483                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev     8.767352                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::0-3              2      0.00%      0.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::4-7             16      0.04%      0.04% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8-11           306      0.76%      0.80% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::12-15         1653      4.08%      4.88% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-19         4303     10.62%     15.50% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::20-23         6723     16.59%     32.09% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-27         7709     19.03%     51.12% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28-31         6935     17.12%     68.24% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-35         5194     12.82%     81.05% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::36-39         3366      8.31%     89.36% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-43         2078      5.13%     94.49% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::44-47         1170      2.89%     97.38% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-51          578      1.43%     98.81% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::52-55          266      0.66%     99.46% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-59          121      0.30%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::60-63           57      0.14%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-67           27      0.07%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::68-71            7      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-75            4      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-83            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        40517                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        40517                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     18.033393                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    18.023921                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.586438                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16            1382      3.41%      3.41% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17              50      0.12%      3.53% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           36986     91.29%     94.82% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19              62      0.15%     94.97% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20            2021      4.99%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21               3      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22              12      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::24               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        40517                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM              71818112                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                  42624                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               46762176                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys               71860736                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            46763392                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                       69.50                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       45.25                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                    69.54                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    45.26                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.90                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.54                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.35                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1033304630835                       # Total gap between requests
system.mem_ctrls1.avgGap                   1114975.47                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.inst         3456                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.data     71814656                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks     46762176                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.inst 3344.608838538116                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.data 69499980.669610634446                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 45254973.136248543859                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.inst           54                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data      1122770                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks       730678                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.inst      2563432                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data  47500762612                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 23801972668720                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.inst     47470.96                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     42306.76                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  32575187.25                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   48.30                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          3298358700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          1753115430                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy         3819650100                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        1868551200                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    81567645120.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    261635608230                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    176463958560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      530406887340                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       513.311216                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 456033874729                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  34504080000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 542766735547                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          3541090140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          1882134045                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy         4192558020                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy        1945488780                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    81567645120.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    276970805010                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    163550408160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      533650129275                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       516.449924                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 422340387551                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  34504080000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 576460222725                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data      9964025                       # number of demand (read+write) hits
system.l2.demand_hits::total                  9964025                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data      9964025                       # number of overall hits
system.l2.overall_hits::total                 9964025                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           46                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data      1123803                       # number of demand (read+write) misses
system.l2.demand_misses::total                1123849                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           46                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data      1123803                       # number of overall misses
system.l2.overall_misses::total               1123849                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      4797585                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 105838838388                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     105843635973                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      4797585                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 105838838388                       # number of overall miss cycles
system.l2.overall_miss_latency::total    105843635973                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst           46                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data     11087828                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             11087874                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           46                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data     11087828                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            11087874                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.101355                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.101358                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.101355                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.101358                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 104295.326087                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 94179.174097                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 94179.588159                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 104295.326087                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 94179.174097                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 94179.588159                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              731596                       # number of writebacks
system.l2.writebacks::total                    731596                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst           46                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data      1123802                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1123848                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           46                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      1123802                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1123848                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      4403143                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  96226590311                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  96230993454                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      4403143                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  96226590311                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  96230993454                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.101355                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.101358                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.101355                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.101358                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 95720.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 85625.929044                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 85626.342222                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 95720.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 85625.929044                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 85626.342222                       # average overall mshr miss latency
system.l2.replacements                        1123900                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      6387730                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          6387730                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      6387730                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      6387730                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           46                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               46                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           46                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           46                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           38                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            38                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        31830                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 31830                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        20602                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               20602                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   1948514232                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1948514232                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        52432                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             52432                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.392928                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.392928                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 94578.887098                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 94578.887098                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        20602                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          20602                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   1772333476                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1772333476                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.392928                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.392928                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 86027.253471                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 86027.253471                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus.inst           46                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               46                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      4797585                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      4797585                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           46                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             46                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 104295.326087                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 104295.326087                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           46                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           46                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      4403143                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      4403143                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 95720.500000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 95720.500000                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      9932195                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           9932195                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      1103201                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1103201                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 103890324156                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 103890324156                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data     11035396                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      11035396                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.099969                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.099969                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 94171.709558                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 94171.709558                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      1103200                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1103200                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  94454256835                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  94454256835                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.099969                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.099969                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 85618.434404                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 85618.434404                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l2.tags.total_refs                    28606230                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1156668                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     24.731582                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       3.014144                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      3995.959766                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     1.833602                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data 28767.192488                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000092                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.121947                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000056                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.877905                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           94                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          961                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         9649                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        22051                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 355931356                       # Number of tag accesses
system.l2.tags.data_accesses                355931356                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    966695309724                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   1033304690276                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2000204392                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    419420519                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2419624911                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2000204392                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    419420519                       # number of overall hits
system.cpu.icache.overall_hits::total      2419624911                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          866                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           65                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            931                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          866                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           65                       # number of overall misses
system.cpu.icache.overall_misses::total           931                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      6318801                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      6318801                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      6318801                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      6318801                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   2000205258                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    419420584                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2419625842                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2000205258                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    419420584                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2419625842                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 97212.323077                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  6787.111708                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 97212.323077                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  6787.111708                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          577                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   115.400000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          288                       # number of writebacks
system.cpu.icache.writebacks::total               288                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           19                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           19                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           19                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           19                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           46                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           46                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           46                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           46                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      4857633                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      4857633                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      4857633                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      4857633                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 105600.717391                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 105600.717391                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 105600.717391                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 105600.717391                       # average overall mshr miss latency
system.cpu.icache.replacements                    288                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2000204392                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    419420519                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2419624911                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          866                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           65                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           931                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      6318801                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      6318801                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   2000205258                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    419420584                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2419625842                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 97212.323077                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  6787.111708                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           19                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           46                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           46                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      4857633                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      4857633                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 105600.717391                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 105600.717391                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.943788                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2419625823                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               912                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          2653098.490132                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   601.122024                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    22.821764                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.963337                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.036573                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999910                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses       94365408750                       # Number of tag accesses
system.cpu.icache.tags.data_accesses      94365408750                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    718221179                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data   1009455848                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1727677027                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    718221179                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data   1009455848                       # number of overall hits
system.cpu.dcache.overall_hits::total      1727677027                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      7297184                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     39349118                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       46646302                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      7297184                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     39349118                       # number of overall misses
system.cpu.dcache.overall_misses::total      46646302                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 964624660674                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 964624660674                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 964624660674                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 964624660674                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    725518363                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data   1048804966                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1774323329                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    725518363                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data   1048804966                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1774323329                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010058                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.037518                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.026290                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010058                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.037518                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.026290                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 24514.517979                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 20679.552704                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 24514.517979                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 20679.552704                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        42598                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         2875                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              1711                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              28                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    24.896552                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   102.678571                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     10720596                       # number of writebacks
system.cpu.dcache.writebacks::total          10720596                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data     28261412                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     28261412                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data     28261412                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     28261412                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data     11087706                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     11087706                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data     11087706                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     11087706                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 209833869992                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 209833869992                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 209833869992                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 209833869992                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.010572                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006249                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.010572                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006249                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 18924.912871                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 18924.912871                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 18924.912871                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 18924.912871                       # average overall mshr miss latency
system.cpu.dcache.replacements               18384855                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    411968458                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    538831912                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       950800370                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      6852228                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data     39179519                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      46031747                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 952694893761                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 952694893761                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    418820686                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    578011431                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    996832117                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.016361                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.067783                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.046178                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 24316.145733                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 20696.474843                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data     28144245                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     28144245                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data     11035274                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     11035274                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 207539347509                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 207539347509                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.019092                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.011070                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 18806.904795                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18806.904795                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    306252721                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    470623936                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      776876657                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       444956                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       169599                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       614555                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  11929766913                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  11929766913                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    306697677                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    470793535                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    777491212                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001451                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000360                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000790                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 70341.021545                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 19412.041092                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data       117167                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       117167                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        52432                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        52432                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   2294522483                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2294522483                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000111                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000067                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 43761.872196                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 43761.872196                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     16027675                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data     25255671                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     41283346                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           99                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data          253                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          352                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data      2971125                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      2971125                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     16027774                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data     25255924                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     41283698                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000006                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000010                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000009                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 11743.577075                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total  8440.696023                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.switch_cpus.data          131                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          131                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data          122                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          122                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data      1285194                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      1285194                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000005                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 10534.377049                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10534.377049                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     16027774                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data     25255678                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     41283452                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     16027774                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data     25255678                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     41283452                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999319                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1828628936                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          18385111                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             99.462491                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   141.945403                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   114.053916                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.554474                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.445523                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          107                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           91                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           40                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       59438880439                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      59438880439                       # Number of data accesses

---------- End Simulation Statistics   ----------
