//
//  DMA.c
//  The Omega Project
//  https://github.com/h5n1xp/Omega
//
//  Created by Matt Parsons on 02/02/2019.
//  Copyright © 2019 Matt Parsons. All rights reserved.
//  <h5n1xp@gmail.com>
//
//
//  This Source Code Form is subject to the terms of the
//  Mozilla Public License, v. 2.0. If a copy of the MPL was not distributed
//  with this file, You can obtain one at http://mozilla.org/MPL/2.0/.

#include "DMA.h"
#include "Memory.h"
#include "Chipset.h"
#include "CIA.h"
#include "Audio.h"
#include "Host.h"
#if defined(PICO_BUILD) && OMEGA_ENABLE_HDMI
#include "HostRing.h"
#else
#define hostDirectHiresFast hostDirectHires
#define hostDirectLoresFast hostDirectLores
#endif
#include "Blitter.h"

#include "CPU.h"


#include "debug.h"

#include "Floppy.h"
#include "VideoStandard.h"
#include "DisplayLayout.h"







































































void (*DMALores[])() = {
    evenCycle,
    dramCycle,
    evenCycle,
    dramCycle,
    evenCycle,
    dramCycle,
    evenCycle,
    diskCycle,
    evenCycle,
    diskCycle,
    evenCycle,
    diskCycle,
    evenCycle,
    audio0Cycle,
    evenCycle,
    audio1Cycle,
    evenCycle,
    audio2Cycle,
    evenCycle,
    audio3Cycle,
    evenCycle,
    spriteCycle,    //00
    evenCycle,
    spriteCycle,    //00
    evenCycle,
    spriteCycle,    //01
    evenCycle,
    spriteCycle,    //01
    evenCycle,
    spriteCycle,    //02
    evenCycle,
    spriteCycle,    //02
    evenCycle,
    spriteCycle,    //03
    evenCycle,
    spriteCycle,    //03
    evenCycle,
    spriteCycle,    //04
    evenCycle,
    spriteCycle,    //04
    evenCycle,
    spriteCycle,    //05
    evenCycle,
    spriteCycle,    //05
    evenCycle,
    spriteCycle,    //06
    evenCycle,
    spriteCycle,    //06
    evenCycle,
    spriteCycle,    //07
    evenCycle,
    spriteCycle,    //07
    evenCycle,
    oddCycle,
    evenCycle,
    oddCycle,
    evenCycle,   //Normal start
    plane4,
    plane6,
    plane2,
    evenCycle,
    plane3,
    plane5,
    loresPlane1,
    evenCycle,
    plane4,
    plane6,
    plane2,
    evenCycle,
    plane3,
    plane5,
    loresPlane1,
    evenCycle,
    plane4,
    plane6,
    plane2,
    evenCycle,
    plane3,
    plane5,
    loresPlane1,
    evenCycle,
    plane4,
    plane6,
    plane2,
    evenCycle,
    plane3,
    plane5,
    loresPlane1,
    evenCycle,
    plane4,
    plane6,
    plane2,
    evenCycle,
    plane3,
    plane5,
    loresPlane1,
    evenCycle,
    plane4,
    plane6,
    plane2,
    evenCycle,
    plane3,
    plane5,
    loresPlane1,
    evenCycle,
    plane4,
    plane6,
    plane2,
    evenCycle,
    plane3,
    plane5,
    loresPlane1,
    evenCycle,
    plane4,
    plane6,
    plane2,
    evenCycle,
    plane3,
    plane5,
    loresPlane1,
    evenCycle,
    plane4,
    plane6,
    plane2,
    evenCycle,
    plane3,
    plane5,
    loresPlane1,
    evenCycle,
    plane4,
    plane6,
    plane2,
    evenCycle,
    plane3,
    plane5,
    loresPlane1,
    evenCycle,
    plane4,
    plane6,
    plane2,
    evenCycle,
    plane3,
    plane5,
    loresPlane1,
    evenCycle,
    plane4,
    plane6,
    plane2,
    evenCycle,
    plane3,
    plane5,
    loresPlane1,
    evenCycle,
    plane4,
    plane6,
    plane2,
    evenCycle,
    plane3,
    plane5,
    loresPlane1,
    evenCycle,
    plane4,
    plane6,
    plane2,
    evenCycle,
    plane3,
    plane5,
    loresPlane1,
    evenCycle,
    plane4,
    plane6,
    plane2,
    evenCycle,
    plane3,
    plane5,
    loresPlane1,
    evenCycle,
    plane4,
    plane6,
    plane2,
    evenCycle,
    plane3,
    plane5,
    loresPlane1,
    evenCycle,
    plane4,
    plane6,
    plane2,
    evenCycle,
    plane3,
    plane5,
    loresPlane1,
    evenCycle,
    plane4,
    plane6,
    plane2,
    evenCycle,
    plane3,
    plane5,
    loresPlane1,
    evenCycle,
    plane4,
    plane6,
    plane2,
    evenCycle,
    plane3,
    plane5,
    loresPlane1,
    evenCycle,
    plane4,
    plane6,
    plane2,
    evenCycle,
    plane3,
    plane5,
    loresPlane1,
    evenCycle,
    plane4,
    plane6,
    plane2,
    evenCycle,
    plane3,
    plane5,
    loresPlane1,
    evenCycle,
    oddCycle,
    evenCycle,
    oddCycle,
    evenCycle,
    oddCycle,
    evenCycle,
    oddCycle,
    evenCycle,
    oddCycle,

};


void (*DMAHires[]) (void) = {
    evenCycle,
    dramCycle,
    evenCycle,
    dramCycle,
    evenCycle,
    dramCycle,
    evenCycle,
    diskCycle,
    evenCycle,
    diskCycle,
    evenCycle,
    diskCycle,
    evenCycle,
    audio0Cycle,
    evenCycle,
    audio1Cycle,
    evenCycle,
    audio2Cycle,
    evenCycle,
    audio3Cycle,
    evenCycle,
    spriteCycle,//00
    evenCycle,
    spriteCycle,//00
    evenCycle,
    spriteCycle,//01
    evenCycle,
    spriteCycle,//01
    evenCycle,
    spriteCycle,//02
    evenCycle,
    spriteCycle,//02
    evenCycle,
    spriteCycle,//03
    evenCycle,
    spriteCycle,//03
    evenCycle,
    spriteCycle,//04
    evenCycle,
    spriteCycle,//04
    evenCycle,
    spriteCycle,//05
    evenCycle,
    spriteCycle,//05
    evenCycle,
    spriteCycle,//06
    evenCycle,
    spriteCycle,//06
    evenCycle,
    spriteCycle,//07
    evenCycle,
    spriteCycle,//07
    plane4,
    plane2,
    plane3,
    hiresPlane1,
    plane4,    //Normal Plane Start
    plane2,
    plane3,
    hiresPlane1,
    plane4,
    plane2,
    plane3,
    hiresPlane1,
    plane4,
    plane2,
    plane3,
    hiresPlane1,
    plane4,
    plane2,
    plane3,
    hiresPlane1,
    plane4,
    plane2,
    plane3,
    hiresPlane1,
    plane4,
    plane2,
    plane3,
    hiresPlane1,
    plane4,
    plane2,
    plane3,
    hiresPlane1,
    plane4,
    plane2,
    plane3,
    hiresPlane1,
    plane4,
    plane2,
    plane3,
    hiresPlane1,
    plane4,
    plane2,
    plane3,
    hiresPlane1,
    plane4,
    plane2,
    plane3,
    hiresPlane1,
    plane4,
    plane2,
    plane3,
    hiresPlane1,
    plane4,
    plane2,
    plane3,
    hiresPlane1,
    plane4,
    plane2,
    plane3,
    hiresPlane1,
    plane4,
    plane2,
    plane3,
    hiresPlane1,
    plane4,
    plane2,
    plane3,
    hiresPlane1,
    plane4,
    plane2,
    plane3,
    hiresPlane1,
    plane4,
    plane2,
    plane3,
    hiresPlane1,
    plane4,
    plane2,
    plane3,
    hiresPlane1,
    plane4,
    plane2,
    plane3,
    hiresPlane1,
    plane4,
    plane2,
    plane3,
    hiresPlane1,
    plane4,
    plane2,
    plane3,
    hiresPlane1,
    plane4,
    plane2,
    plane3,
    hiresPlane1,
    plane4,
    plane2,
    plane3,
    hiresPlane1,
    plane4,
    plane2,
    plane3,
    hiresPlane1,
    plane4,
    plane2,
    plane3,
    hiresPlane1,
    plane4,
    plane2,
    plane3,
    hiresPlane1,
    plane4,
    plane2,
    plane3,
    hiresPlane1,
    plane4,
    plane2,
    plane3,
    hiresPlane1,
    plane4,
    plane2,
    plane3,
    hiresPlane1,
    plane4,
    plane2,
    plane3,
    hiresPlane1,
    plane4,
    plane2,
    plane3,
    hiresPlane1,
    plane4,
    plane2,
    plane3,
    hiresPlane1,
    plane4,
    plane2,
    plane3,
    hiresPlane1,
    plane4,
    plane2,
    plane3,
    hiresPlane1,
    plane4,
    plane2,
    plane3,
    hiresPlane1,
    plane4,
    plane2,
    plane3,
    hiresPlane1,
    plane4,
    plane2,
    plane3,
    hiresPlane1,
    plane4,
    plane2,
    plane3,
    hiresPlane1,
    plane4,
    plane2,
    plane3,
    hiresPlane1,
    plane4,
    plane2,
    plane3,
    hiresPlane1,
    plane4,
    plane2,
    plane3,
    hiresPlane1,
    evenCycle,
    oddCycle,
    evenCycle,
    oddCycle,
    evenCycle,
    oddCycle,
    evenCycle,
    oddCycle,
    evenCycle,
    oddCycle,
};


void waitFreeSlot(){
#ifndef PICO_BUILD
    while(SDL_AtomicGet(&cpuWait)){
        //SDL_Delay(1);
    }
#endif
}

typedef struct {
    int lastCycle;
    int hiresWords;
    int loresWords;
    uint8_t enabledMask;
    uint8_t fetchEligibleMask;
    uint8_t inDisplayWindow;        // the line was inside DIW's vertical range
    uint8_t fetchedMask;
    uint8_t fetchWindowComplete;
    uint32_t pointerAtFetchCompletion[4];
    uint8_t pointerHighWriteMask;
    uint8_t pointerLowWriteMask;
    uint8_t pointerReloadBeforeFetchMask;
} BitplaneLineState;

static BitplaneLineState bitplaneLine;
static uint8_t lastFetchedMask;
static uint32_t copperWaitPosition = 0;

static void resetBitplaneLine(void) {
    bitplaneLine.hiresWords = 0;
    bitplaneLine.loresWords = 0;
    bitplaneLine.enabledMask = 0;
    bitplaneLine.fetchEligibleMask = 0;
    bitplaneLine.inDisplayWindow = 0;
    bitplaneLine.fetchedMask = 0;
    bitplaneLine.fetchWindowComplete = 0;
    bitplaneLine.pointerHighWriteMask = 0;
    bitplaneLine.pointerLowWriteMask = 0;
    bitplaneLine.pointerReloadBeforeFetchMask = 0;
    for (unsigned plane = 0; plane < 4; plane++)
        bitplaneLine.pointerAtFetchCompletion[plane] = 0;
}

static void markBitplaneFetched(unsigned plane) {
    uint8_t planeMask = (uint8_t)(1u << (plane - 1));
    bitplaneLine.fetchedMask |= planeMask;
}

void dmaBitplanePointerWrite(unsigned plane, int highWord) {
    if (plane >= 1 && plane <= 8) {
        uint8_t planeMask = (uint8_t)(1u << (plane - 1));
        if (highWord)
            bitplaneLine.pointerHighWriteMask |= planeMask;
        else
            bitplaneLine.pointerLowWriteMask |= planeMask;
        if ((bitplaneLine.pointerHighWriteMask &
             bitplaneLine.pointerLowWriteMask & planeMask) != 0 &&
            internal.hPos < chipset.ddfstrt)
            bitplaneLine.pointerReloadBeforeFetchMask |= planeMask;
    }
}

static void applyBitplaneModulo(uint8_t planes) {
    if (planes & 0x01)
        chipset.bpl1pt += chipset.bpl1mod;
    if (planes & 0x02)
        chipset.bpl2pt += chipset.bpl2mod;
    if (planes & 0x04)
        chipset.bpl3pt += chipset.bpl1mod;
    if (planes & 0x08)
        chipset.bpl4pt += chipset.bpl2mod;
    if (planes & 0x10)
        chipset.bpl5pt += chipset.bpl1mod;
    if (planes & 0x20)
        chipset.bpl6pt += chipset.bpl2mod;
    if (planes & 0x40)
        chipset.bpl7pt += chipset.bpl1mod;
    if (planes & 0x80)
        chipset.bpl8pt += chipset.bpl2mod;
}

static void advanceBitplanePointers(void) {
    uint8_t fetched = bitplaneLine.fetchedMask;

    if (fetched != 0) {
        lastFetchedMask = fetched;
        return;
    }

    // Like OCS Agnus, a line outside the vertical display window fetches
    // nothing and adds no modulo. Adding it there moved every plane of a
    // game that loads BPLxPT at the top of the frame (RemGame: HAM, modulo
    // 212, display from line $2c) 44 lines of modulo too far on. Inside the
    // window the compatibility advancement stays: Kickstart 2.x/3.x load
    // their pointers mid-line just before a few no-fetch lines, and the
    // display layout is calibrated with the modulo applied there.
    if (!bitplaneLine.inDisplayWindow)
        return;
    fetched = bitplaneLine.fetchEligibleMask != 0
        ? bitplaneLine.fetchEligibleMask
        : lastFetchedMask;
    fetched &= (uint8_t)~(bitplaneLine.pointerReloadBeforeFetchMask &
                          bitplaneLine.enabledMask);
    applyBitplaneModulo(fetched);
}

static uint8_t enabledBitplaneMask(void) {
    return (uint8_t)internal.bitplaneMask;
}

static int displayWindowContainsLine(int vpos) {
    int start = omegaDiwVerticalStart(chipset.diwstrt);
    // On OCS the missing ninth comparator bits are fixed: VSTART8 is zero and
    // VSTOP8 is the inverse of VSTOP7 (see omegaDiwVerticalStop()). ECS/AGA
    // DIWHIGH programmability is outside this OCS chipset model.
    int stop = omegaDiwVerticalStop(chipset.diwstop);
    return vpos >= start && vpos < stop;
}

static void hiresDisplayPrefetch(void) {
    if (!bitplaneLine.fetchWindowComplete ||
        (chipset.bplcon0 & 0x8000) == 0 ||
        omegaDdfIsFullWidth(chipset.ddfstrt) ||
        (chipset.dmaconr & 0x300) != 0x300 ||
        !displayWindowContainsLine(internal.vPos) ||
        host.pixels == NULL ||
        host.rasterRow < 0 || host.rasterRow >= HOST_RASTER_H ||
        host.rasterX < 0 || host.rasterX + 15 >= HOST_RASTER_W)
        return;

    uint16_t p1 = 0, p2 = 0, p3 = 0, p4 = 0;
    if (internal.bitplaneMask & 0x01)
        p1 = internal.chipramW[bitplaneLine.pointerAtFetchCompletion[0]];
    if (internal.bitplaneMask & 0x02)
        p2 = internal.chipramW[bitplaneLine.pointerAtFetchCompletion[1]];
    if (internal.bitplaneMask & 0x04)
        p3 = internal.chipramW[bitplaneLine.pointerAtFetchCompletion[2]];
    if (internal.bitplaneMask & 0x08)
        p4 = internal.chipramW[bitplaneLine.pointerAtFetchCompletion[3]];

    if (hostDirectActive) {
        hostDirectHires(host.rasterRow, host.rasterX, p1, p2, p3, p4);
    } else {
        hiresPlanar2Chunky(hostRasterPixels(host.rasterRow, host.rasterX),
                           p1, p2, p3, p4);
        hostRasterWritten(host.rasterRow, host.rasterX, 16);
    }
    host.rasterX += 16;
}

int dmaLineStateDirty = 1;
// Cached with the line state (see dmaUpdateLineState()).
static int lineBitplaneWindow;   // bitplane DMA on and line in the window
static int lineFullWidth;        // omegaDdfIsFullWidth(DDFSTRT)
static int lineHiresDisplayTop;  // DIWSTRT line + upper overscan
static int lineRowRotation;      // omegaDdfRowRotation(DDFSTRT, DDFSTOP)

// Per-line display state. It only changes at a line boundary or when one of
// the registers listed in DMA.h is written, so it is recomputed then instead
// of on every slot. OR-ing unchanged plane masks again is a no-op, so the
// accumulated masks are identical to per-slot recomputation.
// ── Idle slot skipping ──────────────────────────────────────────────────────
// Most slots only offer themselves to the Copper and the blitter. While the
// Copper waits for a beam position not yet reached (or is off or frozen) and
// the blitter is idle, those slots do nothing, so dma_run() jumps over them
// in one step and only ticks the E clock. slotNext[h] is the first slot >= h
// that can do anything else: bitplane slots inside the fetch window, sprite
// slots with sprite DMA on, audio slots of enabled channels, disk slots
// (DSKLEN is not tracked), the fetch-window end and the last slot of a line.
#define SLOT_LAST 0xE3   // last slot of a long line
// Slot functions of the current line: DMALores/DMAHires, or a copy whose
// bitplane fetch starts before their first fetch group (0x38 LORES, 0x34
// HIRES). A display data fetch that starts early (overscan, e.g. DDFSTRT
// 0x20 in the Amiga Test Kit's crosshatch) takes those slots from sprite
// DMA, as on OCS; the fetch pattern keeps the tables' phase.
static void (**slotTable)() = DMALores;
static void (*earlyTable[SLOT_LAST + 1])();
static int earlyTableKey = -1;
// DDFSTRT that raster column 0 belongs to: an early LORES fetch places its
// first words left of the image (beam positions before 0x38), so the
// standard 320-pixel area keeps its columns and sprites their offset.
static int lineRasterDdf = 0x38;

int dmaBeamColumn(void) {
    const int hires = (chipset.bplcon0 & 0x8000) != 0;
    const int first = 2 * lineRasterDdf +
                      (hires ? OMEGA_SPRITE_HIRES_OFFSET
                             : OMEGA_SPRITE_LORES_OFFSET);
    return 2 * (2 * internal.hPos - first);
}

static void slotTableUpdate(int hires) {
    void (**base)() = hires ? DMAHires : DMALores;
    const int first = hires ? 0x34 : 0x38;
    const int start = chipset.ddfstrt & (hires ? ~3 : ~7);
    if (!lineBitplaneWindow || start >= first) {
        slotTable = base;
        return;
    }
    const int key = hires | start << 1;
    if (key != earlyTableKey) {
        static void (*const lores[8])() = {
            evenCycle, plane4, plane6, plane2,
            evenCycle, plane3, plane5, loresPlane1,
        };
        static void (*const hiresPattern[4])() = {
            plane4, plane2, plane3, hiresPlane1,
        };
        for (int h = 0; h <= SLOT_LAST; ++h)
            earlyTable[h] = base[h];
        for (int h = start < 0 ? 0 : start; h < first; ++h)
            earlyTable[h] = hires ? hiresPattern[h & 3] : lores[h & 7];
        earlyTableKey = key;
    }
    slotTable = earlyTable;
}
// Last slot of the current line: PAL lines are 227 colour clocks (hPos
// 0..0xE2); NTSC lines alternate 228 and 227. A 228-slot PAL line made the
// CIA E clock count 71,364 ticks per 5 frames instead of 71,051, which the
// Amiga Test Kit reads as an NTSC machine.
static int lineLast = OMEGA_VIDEO_LONG_LINES ? SLOT_LAST : SLOT_LAST - 1;
static uint8_t slotNext[SLOT_LAST + 1];
// Inside the bitplane fetch window, slotRunEnd[h] is the first slot >= h
// that is not a bitplane or free slot of the window (h itself elsewhere).
// While the Copper and the blitter stay idle, such a run only fetches planes
// and hands finished blocks to the host, so dma_run() calls the run's active
// slot functions back to back and does the per-slot bookkeeping (E clock,
// beam, skip checks) once for the run.
static uint8_t slotRunEnd[SLOT_LAST + 1];
// In a fetch run: 1 for a plane-1 slot (it also hands the block to the
// host), 2..6 for the slot of an enabled plane, which dma_run() fetches
// inline; 0 for anything else (called through the slot table).
static uint8_t slotPlane[SLOT_LAST + 1];
static uint32_t slotNextKey = ~0u;

static int slotIsActive(void (*f)(), int h) {
    // The last slot of a short line too, so one table serves both lengths
    // (rebuilding it whenever NTSC's line length changed cost a third of
    // the speed).
    if (h >= SLOT_LAST - 1 || h == bitplaneLine.lastCycle)
        return 1;
    // Audio slots do nothing per slot (Audio.c advances once per line); with
    // audio DMA on they keep the slot from the blitter, which never runs
    // while slots are skipped.
    if (f == evenCycle || f == oddCycle || f == dramCycle ||
        f == audio0Cycle || f == audio1Cycle || f == audio2Cycle ||
        f == audio3Cycle)
        return 0;
    if (f == spriteCycle)
        return (chipset.dmaconr & 0x220) == 0x220 &&
               internal.vPos >= OMEGA_SPRITE_FIRST_LINE;
    if (f == loresPlane1 || f == hiresPlane1)
        return lineBitplaneWindow && h >= chipset.ddfstrt &&
               h <= bitplaneLine.lastCycle;
    // A disabled plane's slot only clears its data latch (done once per line
    // in dmaUpdateLineState()) and offers the slot to the blitter.
    int plane = f == plane2 ? 2 : f == plane3 ? 3 : f == plane4 ? 4 :
                f == plane5 ? 5 : f == plane6 ? 6 : 0;
    if (plane)
        return lineBitplaneWindow && h >= chipset.ddfstrt &&
               h <= bitplaneLine.lastCycle &&
               (internal.bitplaneMask >> (plane - 1)) & 1;
    return 1;   // anything else always runs
}

// A slot a fetch run may include: inside the window, and a bitplane slot or
// one that only offers itself to the Copper and the blitter.
static int slotInFetchRun(void (*f)(), int h) {
    if (h >= SLOT_LAST - 1 || !lineBitplaneWindow || h < chipset.ddfstrt ||
        h > bitplaneLine.lastCycle)
        return 0;
    return f == hiresPlane1 || f == loresPlane1 || f == plane2 ||
           f == plane3 || f == plane4 || f == plane5 || f == plane6 ||
           f == evenCycle || f == oddCycle || f == dramCycle;
}

static void slotNextUpdate(void) {
    const int hires = (chipset.bplcon0 & 0x8000) != 0;
    const int sprites = (chipset.dmaconr & 0x220) == 0x220 &&
                        internal.vPos >= OMEGA_SPRITE_FIRST_LINE;
    const uint32_t key = (uint32_t)hires | (uint32_t)lineBitplaneWindow << 1 |
                         (uint32_t)sprites << 2 |
                         (uint32_t)(chipset.ddfstrt & 0xff) << 7 |
                         (uint32_t)(bitplaneLine.lastCycle & 0x1ff) << 15 |
                         (uint32_t)(internal.bitplaneMask & 0x3f) << 24;
    if (key == slotNextKey)
        return;
    slotNextKey = key;
    void (**table)() = slotTable;
    int next = SLOT_LAST;
    int runEnd = SLOT_LAST;
    for (int h = SLOT_LAST; h >= 0; --h) {
        void (*f)() = table[h];
        if (slotIsActive(f, h))
            next = h;
        slotNext[h] = (uint8_t)next;
        if (!slotInFetchRun(f, h))
            runEnd = h;
        slotRunEnd[h] = (uint8_t)runEnd;
        int plane = 0;
        if (slotInFetchRun(f, h)) {
            plane = f == hiresPlane1 || f == loresPlane1 ? 1 :
                    f == plane2 ? 2 : f == plane3 ? 3 : f == plane4 ? 4 :
                    f == plane5 ? 5 : f == plane6 ? 6 : 0;
            if (plane > 1 && !((internal.bitplaneMask >> (plane - 1)) & 1))
                plane = 0;  // disabled: its slot is inactive anyway
        }
        slotPlane[h] = (uint8_t)plane;
    }
}

static inline int dmaIdleUntil(int limit);

static void dmaUpdateLineState(void) {
    uint8_t enabledPlanes = enabledBitplaneMask();
    int dmaEnabled = (chipset.dmaconr & 0x300) == 0x300;
    int displayWindowActive = displayWindowContainsLine(internal.vPos);
    bitplaneLine.enabledMask |= enabledPlanes;
    bitplaneLine.inDisplayWindow |= (uint8_t)displayWindowActive;
    if (dmaEnabled && displayWindowActive)
        bitplaneLine.fetchEligibleMask |= enabledPlanes;
    lineBitplaneWindow = dmaEnabled && displayWindowActive;
    lineFullWidth = omegaDdfIsFullWidth(chipset.ddfstrt);
    lineHiresDisplayTop = (chipset.diwstrt >> 8) +
                          omegaDdfUpperOverscan(chipset.ddfstop);
    lineRowRotation = omegaDdfRowRotation(chipset.ddfstrt, chipset.ddfstop);

    if(chipset.bplcon0 & 0x8000){
        // The 0x3c full-width window consumes one more word than the narrower
        // 0x40 fetch window. The latter's right-edge word is supplied by
        // hiresDisplayPrefetch() without changing its stride.
        bitplaneLine.lastCycle = chipset.ddfstop +
            omegaDdfHiresFetchTail(chipset.ddfstrt, chipset.ddfstop);
    }else{
        // LORES: one word per plane every 8 slots (plane 1 last, at +7),
        // in groups from DDFSTRT (the tables' phase) through the group
        // DDFSTOP falls in: 0x38-0xD0 is 20 words, the Test Kit's overscan
        // 0x20-0xD8 is 24. (A fixed 20-word span gave narrow and wide
        // windows the wrong line stride.)
        const int start = chipset.ddfstrt & ~7;
        int words = ((int)chipset.ddfstop - start) / 8 + 1;
        if (words < 1)
            words = 1;
        int last = start + 8 * words - 1;
        if (last > 0xDF)
            last = 0xDF;   // the last fetch group of the tables
        bitplaneLine.lastCycle = last;
    }
    {
        const int hires = (chipset.bplcon0 & 0x8000) != 0;
        slotTableUpdate(hires);
        lineRasterDdf = !hires && chipset.ddfstrt < 0x38 ? 0x38
                                                         : chipset.ddfstrt;
    }
    // Disabled planes' slots may be skipped (see slotIsActive()); clear their
    // data latches here, as those slots would.
    if (lineBitplaneWindow) {
        const unsigned mask = internal.bitplaneMask;
        if (!(mask & 0x02)) chipset.bpl2dat = 0;
        if (!(mask & 0x04)) chipset.bpl3dat = 0;
        if (!(mask & 0x08)) chipset.bpl4dat = 0;
        if (!(mask & 0x10)) chipset.bpl5dat = 0;
        if (!(mask & 0x20)) chipset.bpl6dat = 0;
    }
    slotNextUpdate();
    dmaLineStateDirty = 0;
}

static void spriteFrameStart(void);
static void spriteRenderLine(void);
// Raster row of this line's bitplane blocks, or -1 (no block this line).
static int spriteLineRow = -1;

// End of a line (rare): kept out of the per-slot path so dma_run() stays
// small and saves few registers.
static void __attribute__((noinline)) dmaEndOfLine(void) {
    // Denise still presents the next HIRES word at the right edge even
    // though Agnus does not consume it as part of the line stride. Peek
    // at it for display only; do not advance any bitplane pointer.
    hiresDisplayPrefetch();

    audioLine(lineLast + 1);
    if (hostDirectActive) {
        // Border colour of this image row: COLOR00 as the line ends.
        const int row = internal.vPos - OMEGA_DIRECT_FIRST_LINE;
        if (row >= 0 && row < OMEGA_DIRECT_ROWS)
            hostDirectRowEnd(row, (bitplaneLine.loresWords |
                                   bitplaneLine.hiresWords) != 0);
    }
    dmaIdleCacheValid = 0;   // the Copper's comparisons depend on the line
    internal.hPos = 0;
#if OMEGA_VIDEO_LONG_LINES
    lineLast ^= SLOT_LAST ^ (SLOT_LAST - 1);   // long and short alternate
#endif
    internal.vPos +=1;
    CIATODEvent(&CIAB);

    advanceBitplanePointers();
    resetBitplaneLine();
    dmaLineStateDirty = 1;  // new line: masks cleared, vPos changed

    //VBL Time
    if(internal.vPos >= OMEGA_VIDEO_FRAME_LINES){
        internal.vPos = 0;
        copperWaitPosition = 0;
        spriteFrameStart();

        //Reset Copper.
        putChipReg16[COPJMP1](0);
        CIATODEvent(&CIAA);

        //need to generate a vbl int
        putChipReg16[INTREQ](0x8020);

        host.rasterRow = 0;
        host.rasterX = 0;

        hostDisplay(); //Call the host to update the display.
    }
}

// Fetch-window end (rare, once per line).
static void __attribute__((noinline)) dmaFetchWindowComplete(void) {
    spriteRenderLine();
    spriteLineRow = -1;
    bitplaneLine.fetchWindowComplete = 1;
    bitplaneLine.pointerAtFetchCompletion[0] = chipset.bpl1pt;
    bitplaneLine.pointerAtFetchCompletion[1] = chipset.bpl2pt;
    bitplaneLine.pointerAtFetchCompletion[2] = chipset.bpl3pt;
    bitplaneLine.pointerAtFetchCompletion[3] = chipset.bpl4pt;
    if (bitplaneLine.fetchedMask != 0) {
        lastFetchedMask = bitplaneLine.fetchedMask;
        applyBitplaneModulo(bitplaneLine.fetchedMask);
    }
}

// Runs `slots` DMA slots (one colour clock each). Batching avoids a call and
// register save per slot from the main loop.
static inline void hiresPlane1Fetch(void);
static inline void loresPlane1Fetch(void);
// planeN() for an enabled plane inside the fetch window.
#define FETCH_PLANE(n) do { \
        bitplaneLine.fetchedMask |= 1u << ((n) - 1); \
        chipset.bpl##n##dat = internal.chipramW[chipset.bpl##n##pt]; \
        chipset.bpl##n##pt += 1; \
    } while (0)

// Advances the E clock by k slots: it ticks every fifth slot.
static inline void dmaEClock(int k) {
    const int counter = internal.eClockCounter - k;
    if (counter < 0) {
        const int ticks = (4 - counter) / 5;
        internal.eClockCounter = counter + 5 * ticks;
        CIAClock(ticks);
    } else {
        internal.eClockCounter = counter;
    }
}

// VHPOSR is only read by the CPU, between calls, and by the Copper's SKIP
// (which uses the beam directly), so it is stored once on return: the
// position of the last slot run, as if it were written at every slot.
void dma_run(int slots){
    int beamV = -1, beamH = 0;  // last slot run
    while (slots-- > 0) {
        // VPOSR only changes with the line.
        if (internal.hPos == 0)
            chipset.vposr = OMEGA_VIDEO_VPOSR_ID | (internal.vPos >> 8);
        if (dmaLineStateDirty)
            dmaUpdateLineState();

        // Jump over slots that would do nothing (see slotNext[]) and run
        // fetch runs back to back (see slotRunEnd[]).
        // -DOMEGA_NO_SLOT_SKIP disables both (A/B comparisons).
#ifndef OMEGA_NO_SLOT_SKIP
        {
            const int h = internal.hPos;
            int end = slotRunEnd[h];
            if (end > h + 1) {
                if (end > h + slots + 1)
                    end = h + slots + 1;
                end = dmaIdleUntil(end);
                const int k = end - h;
                if (k > 1) {
                    void (**table)() = slotTable;
                    // Inactive slots do nothing while the Copper and the
                    // blitter are idle; run only the others. Inside the
                    // window bitplaneActive() holds, so plane 2-6 slots are
                    // fetched inline and plane-1 slots skip that test (the
                    // Copper/blitter tails of the slot functions are no-ops
                    // here).
                    const int hires = (chipset.bplcon0 & 0x8000) != 0;
                    for (int x = slotNext[h]; x < end; x = slotNext[x + 1]) {
                        switch (slotPlane[x]) {
                        case 1:
                            internal.hPos = x;
                            if (hires)
                                hiresPlane1Fetch();
                            else
                                loresPlane1Fetch();
                            break;
                        case 2: FETCH_PLANE(2); break;
                        case 3: FETCH_PLANE(3); break;
                        case 4: FETCH_PLANE(4); break;
                        case 5: FETCH_PLANE(5); break;
                        case 6: FETCH_PLANE(6); break;
                        default:
                            internal.hPos = x;
                            table[x]();
                            break;
                        }
                    }
                    if (end - 1 == bitplaneLine.lastCycle)
                        dmaFetchWindowComplete();
                    internal.hPos = end;
                    slots -= k - 1;
                    beamV = internal.vPos;
                    beamH = end - 1;
                    dmaEClock(k);
                    continue;
                }
            }
            int next = slotNext[h];
            if (next > h) {
                if (next > h + slots + 1)
                    next = h + slots + 1;
                next = dmaIdleUntil(next);
                const int k = next - h;
                if (k > 0) {
                    internal.hPos = next;
                    slots -= k - 1;
                    beamV = internal.vPos;
                    beamH = next - 1;
                    dmaEClock(k);
                    continue;
                }
            }
        }
#endif

        // SDL_AtomicSet(&cpuWait, 1); // single-threaded on RP2350
        slotTable[internal.hPos]();

        if (internal.hPos == bitplaneLine.lastCycle)
            dmaFetchWindowComplete();

        // CIA timers: the E clock ticks every fifth slot (eclock_execute(),
        // inlined; see CIAClock()).
        if (--internal.eClockCounter < 0) {
            internal.eClockCounter = 4;
            CIAClock(1);
        }

        beamV = internal.vPos;
        beamH = internal.hPos;
        // End of line (227 or 228 colour clocks).
        if (++internal.hPos > lineLast)
            dmaEndOfLine();
    }
    if (beamV >= 0)
        chipset.vhposr = (uint16_t)(beamV << 8 | beamH);
}

void dma_execute(){
    dma_run(1);
}


// Copper WAIT comparison (copperExecute() state 3).
// The Copper compares only the low 8 bits of the beam line (VP7-VP0), as on
// OCS: lines 256+ are reached by a wait near the end of line 255 followed by
// low-byte waits, which then compare against line - 256. On hardware the
// Copper wakes from that first wait late enough that the next WAIT is first
// compared on line 256; here it can be fetched still on line 255, so such a
// WAIT (fetched on line 255 for an earlier low-byte line) is held until the
// beam wraps.
static uint8_t copperWaitNextBank;

static inline uint32_t copperBeam(void) {
    return ((uint32_t)(internal.vPos & 0xff) << 8) | internal.hPos;
}

static inline int copperWaitReached(void) {
    if (copperWaitNextBank && (internal.vPos & 0xff) == 0xff)
        return 0;
    return (copperBeam() & internal.IR2) >= copperWaitPosition;
}

void evenCycle(void){

    // An idle Copper (DMA off, frozen until VBL, or waiting for a beam
    // position not yet reached) does not take the slot; skip the call. On
    // the slot a WAIT completes copperExecute() still runs and returns 0.
    if ((chipset.dmaconr & 0x280) == 0x280 && internal.copperCycle != 4 &&
        (internal.copperCycle != 3 || copperWaitReached())) {
        if(copperExecute()==1){
            return;
        }
    }
    
    //if the copper doesn't want the even cycle, give it to the odd cycle devices.
    oddCycle();

}

static int blitterState = 0;

void oddCycle(void){
    
    // An idle Blitter (no blit started) does nothing; skip the call.
    if (blitterState == 0 && (chipset.dmaconr & 0x4240) != 0x4240)
        return;
    blitterExecute();
    
    //A Free slot for CPU... but the CPU isn't currently bound to the DMA timing
    // SDL_AtomicSet(&cpuWait, 0); // single-threaded on RP2350
}

// A bitplane slot that fetches nothing is free: the Copper may use it only
// if it is even (OCS gives the Copper even cycles), the blitter/CPU if odd.
// Falling back to evenCycle() on odd slots let the Copper run a cycle early
// or late (ATK's colour bars alternated 84/92 columns instead of 88).
static inline void freeCycle(void) {
    if (internal.hPos & 1)
        oddCycle();
    else
        evenCycle();
}

// Returns the first slot in [hPos, limit) where the Copper or the blitter
// may act on this line, or limit if neither can before it. Conservative:
// any doubt returns hPos (no skip).
static int __attribute__((noinline)) dmaIdleCompute(int limit) {
    const int h = internal.hPos;
    if (blitterState != 0 || (chipset.dmaconr & 0x4240) == 0x4240)
        return h;
    if ((chipset.dmaconr & 0x280) != 0x280 || internal.copperCycle == 4)
        return limit;
    if (internal.copperCycle != 3 || copperWaitReached())
        return h;
    // Waiting. With the standard horizontal compare mask the masked beam
    // grows with hPos, so the wait completes at its horizontal position if
    // it completes on this line at all.
    if ((internal.IR2 & 0xfe) != 0xfe)
        return h;
    if (copperWaitNextBank && (internal.vPos & 0xff) == 0xff)
        return limit;
    const uint32_t lineEnd = ((uint32_t)(internal.vPos & 0xff) << 8) | (uint32_t)lineLast;
    if ((lineEnd & internal.IR2) < copperWaitPosition)
        return limit;               // not before the next line
    const int waitH = (int)(copperWaitPosition & 0xfe);
    if (waitH <= h)
        return h;
    return waitH < limit ? waitH : limit;
}

// dmaIdleCompute() for the whole line, cached. Its inputs (blitter state,
// DMACON, the Copper's state and wait, the line) only change when the Copper
// or the blitter act, which they cannot before the horizon, at the end of
// the line, or by a CPU write to a custom register between slices; so a
// query on the same line before the horizon gives the same answer.
int dmaIdleCacheValid;
static int idleHorizon;   // first slot where the Copper/blitter may act
static int idleLine;      // internal.vPos it was computed for

static void __attribute__((noinline)) dmaIdleRefresh(void) {
    idleHorizon = dmaIdleCompute(lineLast + 1);
    idleLine = internal.vPos;
    dmaIdleCacheValid = 1;
}

// Inlined into dma_run(): a cache hit is a few compares, no call.
static inline __attribute__((always_inline)) int dmaIdleUntil(int limit) {
    if (!dmaIdleCacheValid || idleLine != internal.vPos ||
        internal.hPos >= idleHorizon)
        dmaIdleRefresh();
    return idleHorizon < limit ? idleHorizon : limit;
}

void dramCycle(void){
    
}

int turboFloppy = 8;    //8 for turbo

void diskCycle(void){
    
        
    if( (chipset.dmaconr & 0x210) && chipset.dsklen & 0x8000 ){
        
        if(chipset.dsklen & 0x3FFF){
            
            
            //OS2+ Disk loading
            
            for(int i=0;i<turboFloppy;++i){
                
                if(chipset.adkconr & 0x400){
                    //printf("Needs a disk sync");
                    //sync = 0;
                }
            
                uint8_t b1 = floppyDataRead();
                uint8_t b2 = floppyDataRead();

                uint16_t syncword = b1 << 8 | b2;

                if(syncword==chipset.dsksync){
                
                    putChipReg16[INTREQ](0x9000);   //DSKSYNC INT
                    chipset.dskbytr |= 0x1000;  // set word sync bit
                
                    if(floppySync==0){
                        floppySync=1;
                        return;
                    }
                }
                
                if(floppySync == 1){
                    
                    //chipset.dskbytr &= 0xEFFF;      //clear word sync
                    CHIPRAM_BASE_PTR[chipset.dskpt & CHIPTOP] = b1;
                    chipset.dskpt += 1;

                    CHIPRAM_BASE_PTR[chipset.dskpt & CHIPTOP] = b2;
                    chipset.dskpt += 1;
                
                    chipset.dsklen -= 1;
                
                    if( (chipset.dsklen & 0x3FFF) == 0){
                        putChipReg16[INTREQ](0x8002);   //Disk block loaded INT
                        floppySync = 0;
                        return;
                    }
                
                }
            }
            
            
            return;
        }
       
    }
    
    oddCycle();
}


// Audio DMA slots: with the channel's DMA on the slot is Paula's (the data
// itself is fetched by Audio.c once per line); otherwise the blitter may
// use it.
#define AUDIO_SLOT(c) \
    void audio##c##Cycle(void){ \
        if ((chipset.dmaconr & (0x200u | (1u << (c)))) != (0x200u | (1u << (c)))) \
            oddCycle(); \
    }
AUDIO_SLOT(0)
AUDIO_SLOT(1)
AUDIO_SLOT(2)
AUDIO_SLOT(3)


// ── Sprites ───────────────────────────────────────────────────────────────
// Sprite n owns two DMA slots per line (0x15 + 4n and 0x17 + 4n). On the
// first line after vertical blanking it fetches SPRxPOS/SPRxCTL; from
// VSTART it fetches SPRxDATA/SPRxDATB on every line until VSTOP, where the
// next POS/CTL pair follows (a sprite reused further down). Words go
// through the register handlers, so DATA arms and CTL disarms the sprite
// exactly as CPU writes do. Unused slots stay free for the blitter.
enum { SPRITE_CONTROL, SPRITE_WAIT, SPRITE_ACTIVE, SPRITE_DONE };
enum { SPRITE_FETCH_NONE, SPRITE_FETCH_CONTROL, SPRITE_FETCH_DATA };
static uint8_t spriteState[8];
static uint8_t spriteLineFetch[8];

static inline uint16_t *spriteRegisters(unsigned n) {
    return &chipset.spr0pos + 4u * n;  // POS, CTL, DATA, DATB
}

static inline int spriteVStart(const uint16_t *r) {
    return (r[0] >> 8) | ((r[1] & 0x4) << 6);
}

static inline int spriteVStop(const uint16_t *r) {
    return (r[1] >> 8) | ((r[1] & 0x2) << 7);
}

static void spriteFrameStart(void) {
    for (unsigned n = 0; n < 8; ++n)
        spriteState[n] = SPRITE_CONTROL;
}

void spriteCycle(void){
    const unsigned slot = internal.hPos - 0x15u;
    const unsigned n = slot >> 2;
    const unsigned second = (slot >> 1) & 1u;
    if (n > 7u || (chipset.dmaconr & 0x220) != 0x220 ||
        internal.vPos < OMEGA_SPRITE_FIRST_LINE) {
        oddCycle();
        return;
    }
    uint16_t *r = spriteRegisters(n);
    if (!second) {
        uint8_t fetch = SPRITE_FETCH_NONE;
        switch (spriteState[n]) {
        case SPRITE_CONTROL:
            fetch = SPRITE_FETCH_CONTROL;
            break;
        case SPRITE_WAIT:
            if (internal.vPos == spriteVStart(r)) {
                spriteState[n] = SPRITE_ACTIVE;
                fetch = internal.vPos == spriteVStop(r)
                      ? SPRITE_FETCH_CONTROL : SPRITE_FETCH_DATA;
            }
            break;
        case SPRITE_ACTIVE:
            fetch = internal.vPos == spriteVStop(r)
                  ? SPRITE_FETCH_CONTROL : SPRITE_FETCH_DATA;
            break;
        default:
            break;
        }
        spriteLineFetch[n] = fetch;
    }
    const uint8_t fetch = spriteLineFetch[n];
    if (fetch == SPRITE_FETCH_NONE) {
        oddCycle();
        return;
    }
    uint32_t *pt = &chipset.spr0pt + n;
    uint16_t word = internal.chipramW[*pt];
    word = (uint16_t)((word << 8) | (word >> 8));   // chip RAM is byte-swapped
    *pt += 1;
    const unsigned reg = fetch == SPRITE_FETCH_CONTROL ? SPR0POS : SPR0DATA;
    putChipReg16[reg + 4u * n + second](word);
    if (fetch == SPRITE_FETCH_CONTROL && second)
        spriteState[n] = (r[0] == 0 && r[1] == 0) ? SPRITE_DONE : SPRITE_WAIT;
}


// Draws one sprite (or attached pair) into the ARGB raster (native build
// and the RP2350 fallback layouts).
static void spriteDrawArgb(int row, int x, int colour_base, int attached,
                           int behind, uint16_t a, uint16_t b, uint16_t c,
                           uint16_t d) {
    for (int i = 0; i < 16; ++i) {
        const int bit = 15 - i;
        unsigned v = ((a >> bit) & 1u) | (((b >> bit) & 1u) << 1);
        if (attached)
            v |= (((c >> bit) & 1u) << 2) | (((d >> bit) & 1u) << 3);
        if (!v)
            continue;
        const uint32_t colour = internal.palette[colour_base + v];
        for (int j = 0; j < 2; ++j) {
            const int px = x + 2 * i + j;
            if (px < 0 || px >= HOST_RASTER_W)
                continue;
            uint32_t *p = hostRasterPixels(row, px);
            if (behind && *p != internal.palette[0])
                continue;
            *p = colour;
        }
    }
}

// Shows the armed sprites of this line over its bitplane pixels. Lower
// numbered sprites are in front; an odd sprite with ATT set joins its even
// partner as one 15-colour sprite. BPLCON2 (PF2P, single playfield) puts
// sprite pairs at or above its code behind the playfield.
static void spriteRenderLine(void) {
    const int row = spriteLineRow;
    if (row < 0 || row >= HOST_RASTER_H || !spriteArmed)
        return;
    // Raster column 0 is the first pixel of the first fetched word; OCS
    // shows it at lores position 2 * DDFSTRT + 17 (LORES) or + 9 (HIRES).
    const int hires = (chipset.bplcon0 & 0x8000) != 0;
    const int first = 2 * lineRasterDdf +
                      (hires ? OMEGA_SPRITE_HIRES_OFFSET
                             : OMEGA_SPRITE_LORES_OFFSET);
    const unsigned front_pairs = (chipset.bplcon2 >> 3) & 7u;
    // Sprites show only inside the display window: DIWSTRT/DIWSTOP low
    // bytes in lores beam positions (OCS: HSTOP8 is fixed at 1).
    const int diw_start = chipset.diwstrt & 0xff;
    const int diw_stop = (chipset.diwstop & 0xff) | 0x100;
    for (int pair = 3; pair >= 0; --pair) {
        const unsigned even = 2u * (unsigned)pair, odd = even + 1u;
        const uint16_t *re = spriteRegisters(even), *ro = spriteRegisters(odd);
        const int behind = (unsigned)pair >= front_pairs;
        // OCS: the odd sprite's ATT bit makes the pair one 15-colour sprite
        // (colours 17-31). Each keeps its own position; their bits combine
        // where they overlap, so a pair at one position is drawn together
        // and otherwise each half is drawn with its attached colours.
        const int attached = (ro[1] & 0x80) != 0;
        const int even_on = (spriteArmed >> even) & 1u;
        const int odd_on = (spriteArmed >> odd) & 1u;
        const int hs_even = ((re[0] & 0xff) << 1) | (re[1] & 1);
        const int hs_odd = ((ro[0] & 0xff) << 1) | (ro[1] & 1);
        // Lower sprites are in front: odd first, then even over it.
        for (int k = 1; k >= 0; --k) {
            const int is_odd = k;
            if (!(is_odd ? odd_on : even_on))
                continue;
            if (attached && is_odd && even_on && hs_odd == hs_even)
                continue;               // drawn with the even half
            const uint16_t *rn = is_odd ? ro : re;
            const int hstart = is_odd ? hs_odd : hs_even;
            const int x = 2 * (hstart - first);
            // Clip to the display window: bit 15 is at hstart.
            uint32_t mask = 0xffffu;
            if (hstart < diw_start)
                mask &= diw_start - hstart >= 16 ? 0u
                      : 0xffffu >> (diw_start - hstart);
            if (hstart + 16 > diw_stop)
                mask &= hstart >= diw_stop ? 0u
                      : (0xffffu << (hstart + 16 - diw_stop)) & 0xffffu;
            if (!mask)
                continue;
            uint16_t a = 0, b = 0, c = 0, d = 0;
            int base = 16 + 4 * pair, att = 0;
            if (!attached) {
                a = rn[2] & mask; b = rn[3] & mask;
            } else {
                base = 16; att = 1;
                if (!is_odd) {
                    a = re[2] & mask; b = re[3] & mask;
                    if (odd_on && hs_odd == hs_even) {
                        c = ro[2] & mask; d = ro[3] & mask;
                    }
                } else {
                    c = ro[2] & mask; d = ro[3] & mask;  // bits 2-3 only
                }
            }
            if (!(a | b | c | d))
                continue;
            if (hostDirectActive)
                hostDirectSprite(row, x, base, att, behind, a, b, c, d);
            else
                spriteDrawArgb(row, x, base, att, behind, a, b, c, d);
        }
    }
}


int bitplaneActive(){
    //check if DMA is on and the line is inside the display window (cached
    //per line); if not let the Copper and Blitter run.
    if (!lineBitplaneWindow)
        return 0;
    
    //too early horisonal position let the Copper and Blitter run
    if(internal.hPos<(chipset.ddfstrt)){
        return 0;
    }
 
    if (internal.hPos > bitplaneLine.lastCycle) {
        return 0;
    }
    
    return 1;
}



void plane6(void){
    
    if(bitplaneActive()==0){
        freeCycle(); // a free slot
        return;
    }
    
    chipset.bpl6dat = 0;
    if( (internal.bitplaneMask & 0x20)  == 0x20){
        markBitplaneFetched(6);
        uint16_t* p = &internal.chipramW[chipset.bpl6pt];
        chipset.bpl6pt +=1;
        chipset.bpl6dat = *p;
        return;
    }
    
    freeCycle();
}


void plane5(void){
    
    if(bitplaneActive()==0){
        freeCycle(); // a free slot
        return;
    }
    
    chipset.bpl5dat = 0;
    if( (internal.bitplaneMask & 0x10)  == 0x10){
        markBitplaneFetched(5);
        uint16_t* p = &internal.chipramW[chipset.bpl5pt];
        chipset.bpl5pt +=1;
        chipset.bpl5dat = *p;
        return;
    }

    freeCycle();
    
}
// This line's LORES rows are anchored at DIWSTRT (full width, one raster row
// per line).
static int loresRowsFromDiw;

static inline void loresPlane1Fetch(void);

void loresPlane1(void){
    if(bitplaneActive()==0){
        return;
    }
    loresPlane1Fetch();
}

// loresPlane1() inside the fetch window (also called by dma_run()'s fetch
// runs, where the window is known).
static inline void loresPlane1Fetch(void){
    if(host.pixels == NULL){
        return;
    }
    // An early fetch (DDFSTRT < 0x38) starts left of raster column 0; any
    // other window starts at column 0 (0x3C too: its first fetch group is
    // the one at 0x38).
    const int raster_x0 = chipset.ddfstrt < 0x38
                        ? ((chipset.ddfstrt & ~7) - 0x38) * 4 : 0;
    if (bitplaneLine.loresWords++ == 0 && hostDirectActive) {
        host.rasterRow = internal.vPos - OMEGA_DIRECT_FIRST_LINE;
        host.rasterX = raster_x0 < 0 ? raster_x0 : 0;
        loresRowsFromDiw = 1;   // rows are beam lines: no first-line skip
    } else if (bitplaneLine.loresWords == 1) {
        int full_width = omegaDdfIsFullWidth(chipset.ddfstrt);
        int alternate_rows =
            full_width &&
            omegaLoresUsesAlternateRasterRows(chipset.diwstrt,
                                               chipset.diwstop);
        // Overscan screens such as the Kickstart 1.3 requester start their
        // display window before the standard visible raster. Anchor those
        // rows at the first visible beam line instead of DIWSTRT, otherwise
        // the artwork is shifted down and its lower edge is clipped.
        int raster_origin = alternate_rows
                          ? OMEGA_LORES_FIRST_RENDER_LINE
                          : full_width ? (chipset.diwstrt >> 8)
                                       : OMEGA_DISPLAY_RASTER_ORIGIN;
        int display_line = internal.vPos - raster_origin;
        host.rasterRow =
            alternate_rows ? display_line * 2 : display_line;
        host.rasterX = raster_x0 < 0 ? raster_x0 : 0;
        loresRowsFromDiw = full_width && !alternate_rows;
    }
    chipset.bpl1dat = 0;
    if( (internal.bitplaneMask & 0x1)  == 0x1){
        markBitplaneFetched(1);
        host.displayIsLores = 1;
        uint16_t* p = &internal.chipramW[chipset.bpl1pt];
        chipset.bpl1pt +=1;
        chipset.bpl1dat = *p;
    }

    // Layouts anchored at a fixed first line start rendering there; rows
    // anchored at DIWSTRT are valid from the window's first line (RemGame's
    // NTSC window opens at line 34).
    if (!loresRowsFromDiw && internal.vPos < OMEGA_LORES_FIRST_RENDER_LINE) {
        freeCycle();
        return;
    }
    if (host.rasterRow < 0 || host.rasterRow >= HOST_RASTER_H ||
        host.rasterX < 0 || host.rasterX + 31 >= HOST_RASTER_W) {
        host.rasterX += 32;   // words outside the image keep their place
        return;
    }
    
    spriteLineRow = host.rasterRow;
    if (hostDirectActive) {
        hostDirectLoresFast(host.rasterRow, host.rasterX, chipset.bpl1dat, chipset.bpl2dat, chipset.bpl3dat, chipset.bpl4dat, chipset.bpl5dat, chipset.bpl6dat, chipset.bplcon0 & 0x800);
    } else {
        uint32_t *pixels = hostRasterPixels(host.rasterRow, host.rasterX);
        if(chipset.bplcon0 & 0x800){
            loresHAM2Chunky(pixels, chipset.bpl1dat, chipset.bpl2dat, chipset.bpl3dat, chipset.bpl4dat,chipset.bpl5dat, chipset.bpl6dat);
        }else{
            loresPlanar2Chunky(pixels, chipset.bpl1dat, chipset.bpl2dat, chipset.bpl3dat, chipset.bpl4dat,chipset.bpl5dat, chipset.bpl6dat);
        }
        hostRasterWritten(host.rasterRow, host.rasterX, 32);
    }
    host.rasterX += 32;
    
}



void plane4(){
    
    if(bitplaneActive()==0){
        freeCycle(); // a free slot
        return;
    }
    
    chipset.bpl4dat = 0;
    if( (internal.bitplaneMask & 0x8)  == 0x8){
        markBitplaneFetched(4);
        uint16_t* p = &internal.chipramW[chipset.bpl4pt];
        chipset.bpl4pt +=1;
        chipset.bpl4dat = *p;
        return;
    }
    
    freeCycle();
    
}

void plane2(){
    
    if(bitplaneActive()==0){
        freeCycle(); // a free slot
        return;
    }
    
    chipset.bpl2dat = 0;
    if( (internal.bitplaneMask & 0x2)  == 0x2){
        markBitplaneFetched(2);
        uint16_t* p = &internal.chipramW[chipset.bpl2pt];
        chipset.bpl2pt +=1;
        chipset.bpl2dat = *p;
        return;
    }
    
    oddCycle();
    
}

void plane3(){
    
    if(bitplaneActive()==0){
        freeCycle(); // a free slot
        return;
    }
    
    chipset.bpl3dat = 0;
    if( (internal.bitplaneMask & 0x4)  == 0x4){
        markBitplaneFetched(3);
        uint16_t* p = &internal.chipramW[chipset.bpl3pt];
        chipset.bpl3pt +=1;
        chipset.bpl3dat = *p;
        return;
    }
    
    freeCycle();
    
}

static inline void hiresPlane1Fetch(void);

void hiresPlane1(){

    if(bitplaneActive()==0){

        freeCycle(); // a free slot
        return;
    }
    hiresPlane1Fetch();
}

// hiresPlane1() inside the fetch window (also called by dma_run()'s fetch
// runs, where the window is known).
static inline void hiresPlane1Fetch(void){
    if(host.pixels == NULL){
        return;
    }
    chipset.bpl1dat = 0;
    bitplaneLine.hiresWords++;
    if( (internal.bitplaneMask & 0x1)  == 0x1){
        markBitplaneFetched(1);
        host.displayIsLores = 0;
        uint16_t* p = &internal.chipramW[chipset.bpl1pt];
        chipset.bpl1pt +=1;
        chipset.bpl1dat = *p;
    }

    // The full-width raster begins 40 PAL beam lines below DIWSTRT. Remove
    // that upper overscan so all 200 useful rows fit in the host framebuffer.
    if (hostDirectActive) {
        if (bitplaneLine.hiresWords == 1) {
            host.rasterRow = internal.vPos - OMEGA_DIRECT_FIRST_LINE;
            host.rasterX = 0;
        }
    } else if (lineFullWidth) {
        int display_line = internal.vPos - lineHiresDisplayTop;
        if (display_line < 0)
            return;
        if (bitplaneLine.hiresWords == 1) {
            host.rasterRow = display_line;
            host.rasterX = 0;
        }
    } else if (bitplaneLine.hiresWords == 1) {
        host.rasterRow = internal.vPos - OMEGA_DISPLAY_RASTER_ORIGIN;
        host.rasterX = 0;
    }

    if (!hostDirectActive && internal.vPos < OMEGA_DISPLAY_RASTER_ORIGIN) {
        freeCycle();
        return;
    }
    if (host.rasterRow < 0 || host.rasterRow >= HOST_RASTER_H ||
        host.rasterX < 0 || host.rasterX + 15 >= HOST_RASTER_W)
        return;

    int raster_row = host.rasterRow;
    int row_rotation = lineRowRotation;
    spriteLineRow = host.rasterRow;
    // The leading words in this layout are the pipeline suffix of the
    // preceding logical scanline. Keep that association in the raw raster.
    if (row_rotation && host.rasterX < row_rotation) {
        if (raster_row == 0) {
            host.rasterX += 16;
            return;
        }
        raster_row--;
    }

    if (hostDirectActive) {
        hostDirectHiresFast(raster_row, host.rasterX, chipset.bpl1dat, chipset.bpl2dat, chipset.bpl3dat, chipset.bpl4dat);
    } else {
        uint32_t *line = hostRasterPixels(raster_row, host.rasterX);
        hiresPlanar2Chunky(line, chipset.bpl1dat, chipset.bpl2dat, chipset.bpl3dat, chipset.bpl4dat);
        hostRasterWritten(raster_row, host.rasterX, 16);
    }
    host.rasterX += 16;
    return;
}







int copperExecute(){
    
    if((chipset.dmaconr & 0x280) != 0x280){
        return 0;
    }
        
    switch(internal.copperCycle){
        case 0:
            internal.IR1 = internal.chipramW[internal.copperPC];
            internal.IR1 = (internal.IR1 <<8) | (internal.IR1 >>8);
            internal.copperPC += 1;
            internal.copperCycle = 1;
            
            if( (internal.IR1 & 0x1) == 0x1){
                internal.copperCycle = 2;
            }
            return 1;
            break;
            
        case 1:
            internal.IR2 = internal.chipramW[internal.copperPC];
            internal.copperPC += 1;
            
            internal.IR1 = (internal.IR1 >> 1) & 255;   // divide by 2 and mask off bad bits
            
            if(internal.IR1<0x20){
                internal.copperCycle = 4;return 1;};         //pause copper until next vbl
            if(internal.IR1<0x40 && chipset.copcon==0){
                internal.copperCycle = 4;return 1;};         //pause copper until next vbl, unless we allow copper access to blitter
            

            
            //Move
            internal.IR2 = (internal.IR2 <<8) | (internal.IR2 >> 8);
            debugChipAddress = internal.IR1; //Debug what the Copper is writing to...
            debugChipValue   = internal.IR2;

            putChipReg16[internal.IR1](internal.IR2);
            internal.copperCycle = 0;
            return 1;
            break;
            
        case 2:
            internal.IR2 = internal.chipramW[internal.copperPC];
            internal.copperPC += 1;
            
            internal.IR2 = (internal.IR2 <<8) | (internal.IR2 >>8);

            // FFFF FFFE is the Copper-list terminator.  It is commonly
            // described as an unreachable WAIT, but a PAL beam position with
            // bit 8 set compares above 0xFFFE in this extended representation.
            // Freeze explicitly so execution cannot fall into adjacent data
            // after scanline 255.
            if (internal.IR1 == 0xFFFF && internal.IR2 == 0xFFFE) {
                internal.copperCycle = 4;
                return 1;
            }
            
            internal.comparisonMask = (internal.IR2 | 0x0000); //ignore the instruction bits

            internal.IR1 &= internal.comparisonMask; //mask the wait position

            copperWaitPosition = internal.IR1;
            copperWaitNextBank = (internal.vPos & 0xff) == 0xff &&
                                 (internal.IR1 >> 8) < 0xff;

            internal.copperCycle = 3;
            
            //Skip
            if( (internal.IR2 & 1) == 1){
                
                if( (uint16_t)(internal.vPos << 8 | internal.hPos) >= internal.IR1){
                    internal.copperPC +=2;
                }
                internal.copperCycle = 0;
                
                //printf("%04x Cop Skip!\n",internal.copperPC - 4);
                return 1;
                
            }
            
            return 1;
            break;
            
        case 3:
            
            /* old debugging stuff
            if(1){}
            uint16_t vhposr = chipset.vhposr;
            uint16_t wait = internal.IR1;
            uint16_t comparison = internal.IR2;
            */
            
            //Wait
            if(copperWaitReached()){
                internal.copperCycle = 0;
            }
            
            break;
        case 4:
            //Copper operation frozen until next VBL/copper reset
            break;
    }
    
    return 0;
}



//********************Blitter



int blitterExecute(){
    
    int state = blitterState;
    
    
    switch(state){
            
        case 0:
            //Blitter DMA Enabled and blitter busy flag set (which means bltsize was written to and blitting should start).
            if( (chipset.dmaconr & 0x4240) == 0x4240 ){
                
                if(chipset.bltcon1 & 1){
                    //Line Mode
                    //printf("Line Mode\n");
                    state = 1;
                }else{
                    //Copy Mode
                    //printf("Copy Mode\n");
                    /*
                    internal.useMask = chipset.bltcon0 >> 8;
                    internal.shiftA = chipset.bltcon0 >> 12;
                    internal.shiftB = chipset.bltcon1 >> 12;
                    internal.minterm = chipset.bltcon0 & 255;
                    internal.xIncrement = 1;
                    internal.fillmode = (chipset.bltcon1 & 0x18) >> 3; // 1= Inclusive Fill, 2 = Exclusive Fill
                    
                    //all pointers are word addressed and masked for 2meg only
                    internal.apt=(chipset.bltapt >> 1);
                    internal.bpt=(chipset.bltbpt >> 1);
                    internal.cpt=(chipset.bltcpt >> 1);
                    internal.dpt=(chipset.bltdpt >> 1);
                    
                    
                    internal.amod=chipset.bltamod / 2; //these are signed so need to be divided not shifted
                    internal.bmod=chipset.bltbmod / 2;
                    internal.cmod=chipset.bltcmod / 2;
                    internal.dmod=chipset.bltdmod / 2;
                    
                    //internal.lastHWord=chipset.bltsizh - 1;
                    internal.sizeh = chipset.bltsizh;
                    
                    Internal_t* debug = &internal;
                    */
                    state = 2;
                }
            }
            break;
            
        case 1:
            //Line Mode
            
            //No DMA cycle mode yet
            
            //Immediate mode Blitter
            blitter_execute(&chipset);
            state = 0;
            
            break;
            
        case 2:
            //Copy Mode
            //if descend mode is on.
            if((chipset.bltcon1 & 2)){
                internal.xIncrement = -1;
                
                if(internal.fillmode>0){
                    printf("NO FILL MODE YET!!");
                }
                
            }
            
            //DMA cycle mode
            //state = blitterCopyCycle();   //doesn't work at all.
            
            
            //Immediate mode Blitter
            blitter_execute(&chipset);
            state = 0;
            
            break;
    }
    
    blitterState = state;
    
    return 0;
}


int blitterCopyCycle(){
    
    
    //Internal_t* debug = &internal;
    
        static uint16_t previousA = 0;
        static uint16_t previousB = 0;
        
            uint16_t channelD = 0;
            
            //Channel A
            if(internal.useMask & 8){
                chipset.bltadat = internal.chipramW[internal.apt];
                chipset.bltadat = chipset.bltadat << 8 | chipset.bltadat >> 8;
                internal.apt +=internal.xIncrement;
            }
            uint16_t channelA = chipset.bltadat;
            
            //Channel B
            if(internal.useMask & 4){
                chipset.bltbdat = internal.chipramW[internal.bpt];
                chipset.bltbdat = chipset.bltbdat << 8 | chipset.bltbdat >> 8;
                internal.bpt +=internal.xIncrement;
            }
            uint16_t channelB = chipset.bltbdat;
            
            //Channel C
            if(internal.useMask & 2){
                chipset.bltcdat = internal.chipramW[internal.cpt];
                chipset.bltcdat = chipset.bltcdat << 8 | chipset.bltcdat >> 8;
                internal.cpt +=internal.xIncrement;
            }
            
            
            //Masking section
            
            if(chipset.bltsizh==internal.sizeh){
                channelA = channelA & chipset.bltafwm;
            }
            
            if(chipset.bltsizh==1){
                channelA = channelA & chipset.bltalwm;
            }
            
            //shifting section
            if(internal.xIncrement==-1){
                
                channelA = (previousA >> (16-internal.shiftA)) | (channelA << internal.shiftA);
                channelB = (previousB >> (16-internal.shiftB)) | (channelB << internal.shiftB);
                
            }else{
                
                channelA = (previousA << (16-internal.shiftA)) | (channelA >> internal.shiftA);
                channelB = (previousB << (16-internal.shiftB)) | (channelB >> internal.shiftB);
                
            }
            previousA = chipset.bltadat;
            previousB = chipset.bltbdat;
            
            
            channelD = logicFunction(internal.minterm, channelA, channelB, chipset.bltcdat);
            
            //Zero Flag
            if(channelD==0){
                chipset.dmaconr = chipset.dmaconr | 0x2000;   //set zero flag
            }else{
                chipset.dmaconr = chipset.dmaconr & 0xDFFF; // clear zero flag
            }
            
            //Channel D
            if(internal.useMask & 1){
                
                channelD = channelD << 8 | channelD >>8;
                internal.chipramW[internal.dpt] = channelD;
                internal.dpt +=internal.xIncrement;
            }
            
        
        
        if(internal.xIncrement == -1){
            internal.apt -= internal.amod;
            internal.bpt -= internal.bmod;
            internal.cpt -= internal.cmod;
            internal.dpt -= internal.dmod;
        }else{
            internal.apt += internal.amod;
            internal.bpt += internal.bmod;
            internal.cpt += internal.cmod;
            internal.dpt += internal.dmod;
        }
        
        chipset.bltsizh -= 1;
        
        if(chipset.bltsizh == 0x0){
            chipset.bltsizh = internal.sizeh;
            chipset.bltsizv -=1;
            previousA = 0;
            previousB = 0;

        }
        
        if(chipset.bltsizv==0x0){
            //chipset.bltsizh = 0;
            
            //save blitter state - something might depend upon the blitter being in a known state
            //chipset.bltapt = internal.apt << 1;
            chipset.bltbpt = internal.bpt << 1;
            chipset.bltcpt = internal.cpt << 1;
            chipset.bltdpt = internal.dpt << 1;
            
            chipset.dmaconr = chipset.dmaconr & 49151; //clear blitter busy bit
            putChipReg16[INTREQ](0x8040);              // generate an interrupt!
            return 0; // no more copy to do
        }
    
    return 2; // more copy to do!
}
