

================================================================
== Vitis HLS Report for 'matrixmul'
================================================================
* Date:           Tue Mar 12 12:11:11 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        matrixmul
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.203 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       24|       24|  0.240 us|  0.240 us|   25|   25|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row_Col  |       22|       22|         7|          2|          1|     9|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   2|      -|      -|    -|
|Expression       |        -|   -|      0|    144|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   0|      0|     41|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|    168|    -|
|Register         |        -|   -|     64|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   2|     64|    353|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   2|     ~0|      2|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------+------------------+---------+----+---+----+-----+
    |       Instance      |      Module      | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------+------------------+---------+----+---+----+-----+
    |mul_8s_8s_16_1_1_U1  |mul_8s_8s_16_1_1  |        0|   0|  0|  41|    0|
    +---------------------+------------------+---------+----+---+----+-----+
    |Total                |                  |        0|   0|  0|  41|    0|
    +---------------------+------------------+---------+----+---+----+-----+

    * DSP: 
    +---------------------------------+------------------------------+--------------+
    |             Instance            |            Module            |  Expression  |
    +---------------------------------+------------------------------+--------------+
    |mac_muladd_8s_8s_16ns_16_4_1_U3  |mac_muladd_8s_8s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_8s_16s_16_4_1_U2   |mac_muladd_8s_8s_16s_16_4_1   |  i0 + i1 * i2|
    +---------------------------------+------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln11_fu_292_p2      |         +|   0|  0|  10|           2|           1|
    |add_ln15_2_fu_256_p2    |         +|   0|  0|  13|           4|           1|
    |add_ln15_3_fu_267_p2    |         +|   0|  0|  13|           4|           2|
    |add_ln15_4_fu_281_p2    |         +|   0|  0|  11|           3|           2|
    |add_ln15_5_fu_217_p2    |         +|   0|  0|  13|           4|           3|
    |add_ln15_6_fu_319_p2    |         +|   0|  0|  13|           4|           4|
    |add_ln9_1_fu_181_p2     |         +|   0|  0|  13|           4|           1|
    |add_ln9_fu_193_p2       |         +|   0|  0|  10|           2|           1|
    |sub_ln15_fu_250_p2      |         -|   0|  0|  13|           4|           4|
    |ap_condition_185        |       and|   0|  0|   2|           1|           1|
    |ap_condition_372        |       and|   0|  0|   2|           1|           1|
    |ap_condition_375        |       and|   0|  0|   2|           1|           1|
    |icmp_ln11_fu_199_p2     |      icmp|   0|  0|  10|           2|           2|
    |icmp_ln9_fu_175_p2      |      icmp|   0|  0|  13|           4|           4|
    |select_ln9_1_fu_233_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln9_fu_205_p3    |    select|   0|  0|   2|           1|           1|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 144|          43|          33|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |a_address0                            |  14|          3|    4|         12|
    |ap_NS_fsm                             |  14|          3|    1|          3|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3               |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg      |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load               |   9|          2|    2|          4|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|    4|          8|
    |ap_sig_allocacmp_j_load               |   9|          2|    2|          4|
    |b_address0                            |  14|          3|    4|         12|
    |i_fu_60                               |   9|          2|    2|          4|
    |indvar_flatten_fu_64                  |   9|          2|    4|          8|
    |j_fu_56                               |   9|          2|    2|          4|
    |reg_147                               |   9|          2|    8|         16|
    |reg_152                               |   9|          2|    8|         16|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 168|         37|   47|        103|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+---+----+-----+-----------+
    |               Name               | FF| LUT| Bits| Const Bits|
    +----------------------------------+---+----+-----+-----------+
    |add_ln15_6_reg_462                |  4|   0|    4|          0|
    |add_ln15_6_reg_462_pp0_iter2_reg  |  4|   0|    4|          0|
    |add_ln9_reg_399                   |  2|   0|    2|          0|
    |ap_CS_fsm                         |  2|   0|    2|          0|
    |ap_done_reg                       |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |  1|   0|    1|          0|
    |b_load_reg_477                    |  8|   0|    8|          0|
    |i_fu_60                           |  2|   0|    2|          0|
    |i_load_reg_394                    |  2|   0|    2|          0|
    |icmp_ln11_reg_404                 |  1|   0|    1|          0|
    |icmp_ln9_reg_390                  |  1|   0|    1|          0|
    |icmp_ln9_reg_390_pp0_iter1_reg    |  1|   0|    1|          0|
    |indvar_flatten_fu_64              |  4|   0|    4|          0|
    |j_fu_56                           |  2|   0|    2|          0|
    |reg_147                           |  8|   0|    8|          0|
    |reg_152                           |  8|   0|    8|          0|
    |select_ln9_reg_409                |  2|   0|    2|          0|
    |sub_ln15_reg_426                  |  4|   0|    4|          0|
    |zext_ln15_4_reg_416               |  2|   0|    4|          2|
    +----------------------------------+---+----+-----+-----------+
    |Total                             | 64|   0|   66|          2|
    +----------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|     matrixmul|  return value|
|a_address0    |  out|    4|   ap_memory|             a|         array|
|a_ce0         |  out|    1|   ap_memory|             a|         array|
|a_q0          |   in|    8|   ap_memory|             a|         array|
|a_address1    |  out|    4|   ap_memory|             a|         array|
|a_ce1         |  out|    1|   ap_memory|             a|         array|
|a_q1          |   in|    8|   ap_memory|             a|         array|
|b_address0    |  out|    4|   ap_memory|             b|         array|
|b_ce0         |  out|    1|   ap_memory|             b|         array|
|b_q0          |   in|    8|   ap_memory|             b|         array|
|b_address1    |  out|    4|   ap_memory|             b|         array|
|b_ce1         |  out|    1|   ap_memory|             b|         array|
|b_q1          |   in|    8|   ap_memory|             b|         array|
|res_address0  |  out|    4|   ap_memory|           res|         array|
|res_ce0       |  out|    1|   ap_memory|           res|         array|
|res_we0       |  out|    1|   ap_memory|           res|         array|
|res_d0        |  out|   16|   ap_memory|           res|         array|
+--------------+-----+-----+------------+--------------+--------------+

