# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../PORT_MAP.srcs/sources_1/new/AND_gate.vhd" \
"../../../../PORT_MAP.srcs/sources_1/new/MUX.vhd" \
"../../../../PORT_MAP.srcs/sim_1/new/mux_and_tb.vhd" \

# Do not sort compile order
nosort
