[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1   7759       tick       3078834       1405892       1355138       3078834 
      2   7759       tick       4622503       2219023       2200689       4622503 
      3   7759       tick       4583744       2200148       2178904       4583744 
      4   7759       tick       4591034       2204180       2182971       4591034 
      5   7759       tick       4601364       2208152       2188620       4601364 
      6   7759       tick       4586380       2200846       2184971       4586380 
      7   7759       tick       4598067       2206115       2190174       4598067 
      8   7759       tick       4588980       2202217       2184312       4588980 
      9   7759       tick       4582853       2200009       2184386       4582853 
     10   7759       tick       4599064       2207904       2187229       4599064 
     11   7759       tick       4583180       2199311       2181672       4583180 
     12   7759       tick       4594349       2205801       2187435       4594349 
     13   7759       tick       4593238       2205825       2184495       4593238 
     14   7759       tick       4590017       2203726       2180787       4590017 
     15   7759       tick       4612773       2214257       2174362       4612773 
     16   7759       tick       4590710       2204163       2179819       4590710 
     17   7759       tick       4596968       2206016       2190214       4596968 
     18   7759       tick       4589082       2203924       2178990       4589082 
     19   7759       tick       4580876       2199661       2184072       4580876 
     20   7759       exit       1258425        603755        597531       1258425 
