# YAML configuration file for atmega1609 variant
#
# Copyright 2023-2025 Clement Savergne <csavergne@yahoo.com>
#
# This file is part of yasim-avr.
#
# yasim-avr is free software: you can redistribute it and/or modify
# it under the terms of the GNU General Public License as published by
# the Free Software Foundation, either version 3 of the License, or
# (at your option) any later version.
#
# yasim-avr is distributed in the hope that it will be useful,
# but WITHOUT ANY WARRANTY; without even the implied warranty of
# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
# GNU General Public License for more details.
#
# You should have received a copy of the GNU General Public License
# along with yasim-avr.  If not, see <http://www.gnu.org/licenses/>.

---
name: atmega1609

architecture: XT

memory:
    data:
        io: [0x000, 0x13FF]
        eeprom: [0x1400, 0x14FF]
        ram: [ 0x3800, 0x3FFF]
        flash: [0x4000, 0x7FFF]
    ram:
        size: 2048
    flash:
        size: 16384
        page_size: 64
    eeprom:
        size: 256
        page_size: 32
    userrow:
        size: 32

core:
    extended_addressing: no
    clear_GIE_on_int: no

fuses:
    size: 11
    factory_values: [ 0x00, 0x00, 0x02, 0x00, 0x00,
                      0xC0, 0x07, 0x00, 0x00, 0x00,
                      0xC5 ]

device_signature: [ 0x1E, 0x94, 0x26 ]

access:
    lsb_first_on_write: yes
    lsb_first_on_read: yes

pins: [ PA0, PA1, PA2, PA3, PA4, PA5, PA6, PA7,
        PB0, PB1, PB2, PB3, PB4, PB5,
        PC0, PC1, PC2, PC3, PC4, PC5, PC6, PC7,
        PD0, PD1, PD2, PD3, PD4, PD5, PD6, PD7,
        PE0, PE1, PE2, PE3,
        PF0, PF1, PF2, PF3, PF4, PF5, PF6 ]

interrupts:
    vector_size: 4

    vectors:
        - RESET
        - CRCSCAN
        - BOD
        - RTC_CNT
        - RTC_PIT
        - CCL
        - PORTA
        - TCA0_OVF
        - TCA0_HUNF
        - TCA0_CMP0
        - TCA0_CMP1
        - TCA0_CMP2
        - TCB0
        - TCB1
        - TWI0_TWIS
        - TWI0_TWIM
        - SPI0
        - USART0_RXC
        - USART0_DRE
        - USART0_TXC
        - PORTD
        - AC0
        - ADC0_RESRDY
        - ADC0_WCOMP
        - PORTC
        - TCB2
        - USART1_RXC
        - USART1_DRE
        - USART1_TXC
        - PORTF
        - NVMCTRL_EE
        - USART2_RXC
        - USART2_DRE
        - USART2_TXC
        - PORTB
        - PORTE
        - TCB3
        - USART3_RXC
        - USART3_DRE
        - USART3_TXC

    sleep_mask:
        Idle:       [ 0xFF, 0xFF, 0xFF, 0xFF, 0xFF ]
        Standby:    [ 0x7F, 0x70, 0xB2, 0xA7, 0x3C ]
        PowerDown:  [ 0x77, 0x40, 0x10, 0x21, 0x0C ]

peripherals:
    CPU:
        file: ArchXT_controllers.yml

    CPUINT:
        file: ArchXT_controllers.yml
        base: 0x0110
        ctl_id: INTR

    SLPCTRL:
        file: ArchXT_controllers.yml
        base: 0x0050
        ctl_id: SLP

    RSTCTRL:
        file: ArchXT_controllers.yml
        base: 0x0040
        ctl_id: RST

    CLKCTRL:
        file: ArchXT_controllers.yml
        base: 0x0060
        ctl_id: CLK

    NVMCTRL:
        file: ArchXT_controllers.yml
        base: 0x1000
        ctl_id: NVM
        config:
           iv_eeready: NVMCTRL_EE

    MISC:
        file: ArchXT_controllers.yml

    PORTA:
        class: PORT
        file: ArchXT_interfaces.yml
        base: 0x0400
        ctl_id: IOGA
        config:
            reg_base_port: 0x0400
            reg_base_vport: 0x0000
            iv_port: PORTA

    PORTB:
        class: PORT
        file: ArchXT_interfaces.yml
        base: 0x0420
        ctl_id: IOGB
        config:
            reg_base_port: 0x0420
            reg_base_vport: 0x0004
            iv_port: PORTB

    PORTC:
        class: PORT
        file: ArchXT_interfaces.yml
        base: 0x0440
        ctl_id: IOGC
        config:
            reg_base_port: 0x0440
            reg_base_vport: 0x0008
            iv_port: PORTC

    PORTD:
        class: PORT
        file: ArchXT_interfaces.yml
        base: 0x0460
        ctl_id: IOGD
        config:
            reg_base_port: 0x0460
            reg_base_vport: 0x000C
            iv_port: PORTD

    PORTE:
        class: PORT
        file: ArchXT_interfaces.yml
        base: 0x0480
        ctl_id: IOGE
        config:
            reg_base_port: 0x0480
            reg_base_vport: 0x0010
            iv_port: PORTE

    PORTF:
        class: PORT
        file: ArchXT_interfaces.yml
        base: 0x04A0
        ctl_id: IOGF
        config:
            reg_base_port: 0x04A0
            reg_base_vport: 0x0014
            iv_port: PORTF

    TCA0:
        class: TCA
        file: ArchXT_timers.yml
        base: 0x0A00
        config:
            iv_ovf: TCA0_OVF
            iv_hunf: TCA0_HUNF
            ivs_cmp: [ TCA0_CMP0, TCA0_CMP1, TCA0_CMP2 ]
            version: V1

    TCB0:
        class: TCB
        file: ArchXT_timers.yml
        base: 0x0A80
        config:
            iv_capt: TCB0

    TCB1:
        class: TCB
        file: ArchXT_timers.yml
        base: 0x0A90
        config:
            iv_capt: TCB1

    TCB2:
        class: TCB
        file: ArchXT_timers.yml
        base: 0x0AA0
        config:
            iv_capt: TCB2

    TCB3:
        class: TCB
        file: ArchXT_timers.yml
        base: 0x0AB0
        config:
            iv_capt: TCB3

    RTC:
        file: ArchXT_timers.yml
        base: 0x0140
        config:
            iv_rtc: RTC_CNT
            iv_pit: RTC_PIT

    # WDT: not ready
        # file: ArchXT_timers.yml
        # base: 0x0100

    VREF:
        class: VREF_mega0
        file: ArchXT_analog.yml
        base: 0x00A0

    ADC0:
        class: ADC
        file: ArchXT_analog.yml
        base: 0x0600
        config:
            channels:
                0x00: [ SingleEnded, PD0 ]
                0x01: [ SingleEnded, PD1 ]
                0x02: [ SingleEnded, PD2 ]
                0x03: [ SingleEnded, PD3 ]
                0x04: [ SingleEnded, PD4 ]
                0x05: [ SingleEnded, PD5 ]
                0x06: [ SingleEnded, PD6 ]
                0x07: [ SingleEnded, PD7 ]
                0x08: [ SingleEnded, PE0 ]
                0x09: [ SingleEnded, PE1 ]
                0x0A: [ SingleEnded, PE2 ]
                0x0B: [ SingleEnded, PE3 ]
                0x0C: [ SingleEnded, PF2 ]
                0x0D: [ SingleEnded, PF3 ]
                0x0E: [ SingleEnded, PF4 ]
                0x0F: [ SingleEnded, PF5 ]
                0x1C: AcompRef
                0x1E: Temperature
                0x1F: Zero
            vref_channel: 0

    ACP0:
        class: ACP_mega0
        file: ArchXT_analog.yml
        base: 0x0680
        config:
            pos_channels:
                0x0: [ Pin, PD2 ]
                0x1: [ Pin, PD4 ]
                0x2: [ Pin, PD6 ]
                0x3: [ Pin, PD1 ]
            neg_channels:
                0x0: [ Pin, PD3 ]
                0x1: [ Pin, PD5 ]
                0x2: [ Pin, PD7 ]
                0x3: [ AcompRef ]
            vref_channel: 1
            iv_cmp: AC0

    USART0:
        class: USART
        file: ArchXT_interfaces.yml
        base: 0x0800
        ctl_id: UAX0
        config:
            iv_rxc: USART0_RXC
            iv_txc: USART0_TXC
            iv_txe: USART0_DRE

    USART1:
        class: USART
        file: ArchXT_interfaces.yml
        base: 0x0820
        ctl_id: UAX1
        config:
            iv_rxc: USART1_RXC
            iv_txc: USART1_TXC
            iv_txe: USART1_DRE

    USART2:
        class: USART
        file: ArchXT_interfaces.yml
        base: 0x0840
        ctl_id: UAX2
        config:
            iv_rxc: USART2_RXC
            iv_txc: USART2_TXC
            iv_txe: USART2_DRE

    USART3:
        class: USART
        file: ArchXT_interfaces.yml
        base: 0x0860
        ctl_id: UAX3
        config:
            iv_rxc: USART3_RXC
            iv_txc: USART3_TXC
            iv_txe: USART3_DRE

    SPI0:
        class: SPI
        file: ArchXT_interfaces.yml
        base: 0x08C0
        config:
            iv_spi: SPI0

    TWI0:
        class: TWI
        file: ArchXT_interfaces.yml
        base: 0x08A0
        config:
            iv_host: TWI0_TWIM
            iv_client: TWI0_TWIS
            dual_ctrl: true

    PORTMUX:
        class: PORTMUX_mega0
        file: ArchXT_interfaces.yml
        base: 0x05E0
        ctl_id: IOMX

    FUSES:
        file: ArchXT_controllers.yml
        base: 0x1280
        ctl_id: FUSE

    USERROW:
        class: USERROW_32
        file: ArchXT_controllers.yml
        base: 0x1300
        ctl_id: UROW

iomux:
    TCA0:
        PA: [ PA0, PA1, PA2, PA3, PA4, PA5 ]
        PB: [ PB0, PB1, PB2, PB3, PB4, PB5 ]
        PC: [ PC0, PC1, PC2, PC3, PC4, PC5 ]
        PD: [ PD0, PD1, PD2, PD3, PD4, PD5 ]
        PE: [ PE0, PE1, PE2, "",  "",  "" ]
        PF: [ PF0, PF1, PF2, PF3, PF4, PF5 ]

    TCB0:
        DFLT: [ PA2 ]
        ALT1: [ PF4 ]

    TCB1:
        DFLT: [ PA3 ]
        ALT1: [ PF5 ]

    TCB2:
        DFLT: [ PC0 ]
        ALT1: [ PB4 ]

    TCB3:
        DFLT: [ PB5 ]
        ALT1: [ PC1 ]

    USART0:
        #TXD, RXD, XCK, XDIR
        DFLT: [ PA0, PA1, PA2, PA3 ]
        ALT1: [ PA4, PA5, PA6, PA7 ]
        NONE: [ "",  "",  "",  ""  ]

    USART1:
        #TXD, RXD, XCK, XDIR
        DFLT: [ PC0, PC1, PC2, PC3 ]
        ALT1: [ PC4, PC5, PC6, PC7 ]
        NONE: [ "",  "",  "",  ""  ]

    USART2:
        #TXD, RXD, XCK, XDIR
        DFLT: [ PF0, PF1, PF2, PF3 ]
        ALT1: [ PF4, PF5, PF6, ""  ]
        NONE: [ "",  "",  "",  ""  ]

    USART3:
        #TXD, RXD, XCK, XDIR
        DFLT: [ PB0, PB1, PB2, PB3 ]
        ALT1: [ PB0, PB5, "" , ""  ]
        NONE: [ "",  "",  "",  ""  ]

    SPI0:
        #SCK, MISO, MOSI, CS
        DFLT: [ PA6, PA5, PA4, PA7 ]
        ALT1: [ PC2, PC1, PC0, PC3 ]
        ALT2: [ PE2, PE1, PE0, PE3 ]
        NONE: [ "",  "",  "",  ""  ]

    TWI0:
        #SCL, SDA, SSCL, SSDA
        DFLT: [ PA3, PA2, PC3, PC2 ]
        ALT1: [ PA3, PA2, PF3, PF2 ]
        ALT2: [ PC3, PC2, PF3, PF2 ]
