{
    "hands_on_practices": [
        {
            "introduction": "The primary motivation behind Dennard scaling was to simultaneously improve transistor density, speed, and power consumption. This first practice provides a direct, analytical confirmation of the performance benefits predicted by the theory. By applying constant-field scaling rules to a simple RC circuit model, you will derive how gate delay scales, solidifying the connection between dimensional scaling and faster circuits. ",
            "id": "4271341",
            "problem": "Consider a one-dimensional resistor-capacitor (RC) ladder that models a fanout path of three successive gate loads driven by a single upstream metal-oxide-semiconductor field-effect transistor (MOSFET) driver. The ladder consists of a driver resistance $R_{d}$, followed by two series resistances $R_{1}$ and $R_{2}$, where each intermediate node $n_{1}$ and $n_{2}$, and the output node $n_{3}$, is shunted to ground by gate capacitances $C_{1}$, $C_{2}$, and $C_{3}$, respectively. A unit step is applied at the driver input at time $t=0$, and the delay of interest is the Elmore delay to the output node $n_{3}$.\n\nAssume constant-field Dennard scaling with scaling factor $k1$ applied to the underlying technology. Under constant-field scaling, lateral dimensions and oxide thickness scale as $1/k$, and supply voltage scales as $1/k$. For the MOSFETs driving the RC ladder:\n- The effective on-resistances $R_{d}$, $R_{1}$, $R_{2}$ follow constant-field Dennard scaling.\n- The gate capacitances $C_{1}$, $C_{2}$, $C_{3}$ follow constant-field Dennard scaling.\n\nLet the base-technology ($k=1$) parameters be $R_{d0}$, $R_{10}$, $R_{20}$, $C_{10}$, $C_{20}$, and $C_{30}$. Using only fundamental relationships that define constant-field Dennard scaling and the Elmore delay definition, derive the Elmore delay $t_{E}(k)$ to node $n_{3}$ as a closed-form analytical expression in terms of $R_{d0}$, $R_{10}$, $R_{20}$, $C_{10}$, $C_{20}$, $C_{30}$, and $k$. Express your final answer for $t_{E}(k)$ in seconds. Do not perform any numerical substitutions or rounding.",
            "solution": "The problem statement is validated as scientifically grounded, well-posed, and objective. It requests the derivation of the Elmore delay for a standard RC ladder model of a logic path, subject to the rules of constant-field Dennard scaling. These concepts are fundamental and well-established in the field of nanoelectronics and VLSI design. The problem provides all necessary definitions, variables, and constraints, forming a self-contained and solvable system.\n\nThe first step is to formulate the Elmore delay for the specified circuit topology at the output node $n_3$. The circuit is an RC ladder consisting of a driver resistance $R_d$ from the source to the first node $n_1$, a series resistance $R_1$ between nodes $n_1$ and $n_2$, and a series resistance $R_2$ between nodes $n_2$ and $n_3$. Capacitors $C_1$, $C_2$, and $C_3$ are shunted to ground from nodes $n_1$, $n_2$, and $n_3$, respectively.\n\nThe Elmore delay at a node $i$ of an RC tree, denoted $\\tau_{Di}$, is given by the expression:\n$$ \\tau_{Di} = \\sum_{j=1}^{N} R_{ij} C_j $$\nwhere $N$ is the total number of capacitors in the tree, $C_j$ is the capacitance at node $j$, and $R_{ij}$ is the resistance of the unique path from the source to node $j$ that is common with the unique path from the source to node $i$.\n\nIn this problem, we are calculating the delay to node $n_3$, so $i=3$. The sum is over the three capacitors $C_1$, $C_2$, and $C_3$.\n\n1.  For the term involving $C_1$ (at node $j=1$): The path from the source to $n_1$ consists of resistance $R_d$. This path is a sub-path of the path to $n_3$. Therefore, the common path resistance is $R_{31} = R_d$.\n2.  For the term involving $C_2$ (at node $j=2$): The path from the source to $n_2$ consists of resistances $R_d + R_1$. This path is also a sub-path of the path to $n_3$. Therefore, the common path resistance is $R_{32} = R_d + R_1$.\n3.  For the term involving $C_3$ (at node $j=3$): The path from the source to $n_3$ is the path to the node itself. The resistance is the total path resistance, $R_{33} = R_d + R_1 + R_2$.\n\nSumming these contributions, the Elmore delay at node $n_3$, denoted $t_E$, is:\n$$ t_{E} = R_{31} C_1 + R_{32} C_2 + R_{33} C_3 = R_d C_1 + (R_d + R_1)C_2 + (R_d + R_1 + R_2)C_3 $$\n\nThe second step is to determine how the resistance and capacitance values scale under constant-field Dennard scaling with a scaling factor $k > 1$. In this scaling model, all device dimensions (length $L$, width $W$, oxide thickness $t_{ox}$) and the supply voltage $V$ are scaled by a factor of $1/k$.\nLet the base-technology ($k=1$) parameters be denoted with a subscript $0$, and the scaled parameters be functions of $k$.\n$$ L(k) = \\frac{L_0}{k}, \\quad W(k) = \\frac{W_0}{k}, \\quad t_{ox}(k) = \\frac{t_{ox0}}{k}, \\quad V(k) = \\frac{V_0}{k} $$\n\nThe scaling for gate capacitance $C = \\frac{\\epsilon_{ox} WL}{t_{ox}}$ is:\n$$ C(k) = \\frac{\\epsilon_{ox} W(k) L(k)}{t_{ox}(k)} = \\frac{\\epsilon_{ox} (W_0/k)(L_0/k)}{(t_{ox0}/k)} = \\frac{\\epsilon_{ox} W_0 L_0}{t_{ox0}} \\cdot \\frac{1/k^2}{1/k} = \\frac{C_0}{k} $$\nThus, all capacitances scale by $1/k$:\n$$ C_1(k) = \\frac{C_{10}}{k}, \\quad C_2(k) = \\frac{C_{20}}{k}, \\quad C_3(k) = \\frac{C_{30}}{k} $$\n\nThe scaling for MOSFET on-resistance $R$ is determined by finding the scaling of the drain current $I_D$. The current is proportional to carrier mobility $\\mu$, oxide capacitance per unit area $C_{ox} = \\epsilon_{ox}/t_{ox}$, the aspect ratio $W/L$, and the square of the overdrive voltage.\n$$ I_D \\propto \\frac{W}{L} \\mu C_{ox} (V - V_T)^2 $$\nAssuming the threshold voltage $V_T$ also scales by $1/k$, the scaled current $I_D(k)$ becomes:\n$$ I_D(k) \\propto \\frac{W(k)}{L(k)} \\mu \\frac{\\epsilon_{ox}}{t_{ox}(k)} (V(k)-V_T(k))^2 = \\frac{W_0/k}{L_0/k} \\mu \\frac{\\epsilon_{ox}}{t_{ox0}/k} \\left(\\frac{V_0}{k} - \\frac{V_{T0}}{k}\\right)^2 $$\n$$ I_D(k) \\propto \\left(\\frac{W_0}{L_0} \\mu \\frac{\\epsilon_{ox}}{t_{ox0}}\\right) \\cdot (k) \\cdot \\left(\\frac{1}{k}\\right)^2 (V_0 - V_{T0})^2 = \\frac{I_{D0}}{k} $$\nThe effective resistance is $R = V/I_D$. The scaled resistance $R(k)$ is:\n$$ R(k) = \\frac{V(k)}{I_D(k)} = \\frac{V_0/k}{I_{D0}/k} = \\frac{V_0}{I_{D0}} = R_0 $$\nTherefore, the effective on-resistances are invariant under constant-field scaling:\n$$ R_d(k) = R_{d0}, \\quad R_1(k) = R_{10}, \\quad R_2(k) = R_{20} $$\n\nThe final step is to substitute these scaled resistance and capacitance relations into the Elmore delay formula to find $t_E(k)$:\n$$ t_{E}(k) = R_d(k)C_1(k) + (R_d(k) + R_1(k))C_2(k) + (R_d(k) + R_1(k) + R_2(k))C_3(k) $$\nSubstituting the expressions in terms of base parameters and $k$:\n$$ t_{E}(k) = R_{d0}\\left(\\frac{C_{10}}{k}\\right) + (R_{d0} + R_{10})\\left(\\frac{C_{20}}{k}\\right) + (R_{d0} + R_{10} + R_{20})\\left(\\frac{C_{30}}{k}\\right) $$\nFactoring out the common $1/k$ term yields the final closed-form expression:\n$$ t_{E}(k) = \\frac{1}{k} \\left( R_{d0}C_{10} + (R_{d0} + R_{10})C_{20} + (R_{d0} + R_{10} + R_{20})C_{30} \\right) $$\nThe unit of this expression is seconds, given that resistance is in Ohms ($\\Omega$) and capacitance is in Farads (F), and $\\Omega \\cdot \\text{F = s}$.",
            "answer": "$$\n\\boxed{\\frac{1}{k} \\left( R_{d0}C_{10} + (R_{d0} + R_{10})C_{20} + (R_{d0} + R_{10} + R_{20})C_{30} \\right)}\n$$"
        },
        {
            "introduction": "While ideal scaling promised perpetual improvement, physical limitations soon emerged. A critical barrier was the difficulty of scaling the threshold voltage, $V_{T}$, as aggressively as the supply voltage, $V_{DD}$, due to unacceptable leakage currents. This exercise explores the consequences of this divergence by analyzing the noise margins of a CMOS inverter, revealing the fundamental trade-off between low-voltage operation and robust logic integrity. ",
            "id": "4271265",
            "problem": "In Dennard scaling theory, device dimensions and supply voltage are reduced to maintain constant electric field and preserve switching metrics. However, as threshold voltage scaling is limited by leakage and variability in emerging materials systems, static noise margins and logic swing of Complementary Metal-Oxide-Semiconductor (CMOS) inverters become critical constraints at reduced supply voltage. Consider an ideal, long-channel, symmetric CMOS inverter implemented with a Metal-Oxide-Semiconductor Field-Effect Transistor (MOSFET) pair, where the device sizing is chosen such that the transconductance parameters satisfy $\\beta_{n}=\\beta_{p}$, with $\\beta\\equiv \\mu C_{\\mathrm{ox}} W/L$ for each device. The threshold voltages are $V_{Tn}0$ for the $n$-channel MOSFET and $V_{Tp}0$ for the $p$-channel MOSFET. Assume square-law operation in strong inversion without channel-length modulation and negligible body effect. The Direct Current (DC) voltage transfer characteristic is rail-to-rail, with $V_{OH}\\approx V_{DD}$ and $V_{OL}\\approx 0$.\n\nStarting from fundamental definitions of the DC noise margins, namely $NM_{H}=V_{OH}-V_{IH}$ and $NM_{L}=V_{IL}-V_{OL}$, and using only the long-channel square-law current expressions, derive a sufficient condition on the threshold voltages $V_{Tn}$ and $V_{Tp}$ and the supply $V_{DD}$ that guarantees a steep transition (sufficient logic swing) by ensuring both transistors can be simultaneously in saturation at the inverter’s switching threshold. Then, by equating the $n$-channel and $p$-channel drain currents at the switching threshold to obtain the switching voltage $V_{M}$, use it to construct a conservative analytic lower bound on $V_{DD}$ that guarantees both $NM_{H}$ and $NM_{L}$ exceed a specified absolute noise level $V_{N}$.\n\nTake the following parameter values representative of a scaled node in an emerging semiconductor technology: $V_{Tn}=0.28$ V, $V_{Tp}=-0.32$ V, and a required absolute DC noise margin $V_{N}=0.12$ V. Under the assumptions above, compute the minimum $V_{DD}$ that satisfies both the steep-transition (logic swing) condition and the noise margin condition. Express the final answer in volts and round your answer to three significant figures.",
            "solution": "The user-provided problem is evaluated as scientifically grounded, well-posed, and objective. All necessary data and definitions are provided, and the problem adheres to the fundamental principles of semiconductor device physics and digital circuit theory. The assumptions (ideal long-channel MOSFETs, square-law behavior, no channel-length modulation) are standard for a first-order analysis. The problem is therefore deemed **valid**, and a full solution is presented below.\n\nThe analysis proceeds in four parts: 1) Derivation of the condition for a steep voltage transfer characteristic (VTC). 2) Derivation of the expressions for the switching threshold voltage and noise margins. 3) Formulation of the lower bound on the supply voltage $V_{DD}$ based on the required noise margins. 4) Calculation of the minimum $V_{DD}$ by combining all constraints.\n\n**1. Sufficient Condition for a Steep Transition**\nA steep transition in the VTC of a CMOS inverter, corresponding to a high voltage gain, is achieved when there exists a range of input voltages for which both the $n$-channel MOSFET (NMOS) and the $p$-channel MOSFET (PMOS) are operating in the saturation region. A prerequisite for this is that there must be an input voltage range where both transistors are simultaneously conducting (ON).\n\nThe NMOS is ON when its gate-to-source voltage $V_{GS,n} = V_{in}$ exceeds its threshold voltage $V_{Tn}$.\n$$\nV_{in}  V_{Tn}\n$$\nThe PMOS is ON when its source-to-gate voltage $V_{SG,p} = V_{DD} - V_{in}$ exceeds its threshold voltage magnitude $|V_{Tp}| = -V_{Tp}$.\n$$\nV_{DD} - V_{in}  |V_{Tp}| \\implies V_{in}  V_{DD} - |V_{Tp}|\n$$\nFor both transistors to be simultaneously ON, the turn-on voltage for the NMOS must be less than the turn-off voltage for the PMOS. This establishes a non-zero input voltage range for concurrent operation.\n$$\nV_{Tn}  V_{DD} - |V_{Tp}|\n$$\nRearranging this inequality gives the sufficient condition for the existence of a high-gain region, and thus a steep logic transition:\n$$\nV_{DD}  V_{Tn} + |V_{Tp}|\n$$\nThis is the first constraint on $V_{DD}$.\n\n**2. Switching Threshold and Noise Margins**\nThe switching threshold voltage, $V_M$, is defined as the input voltage $V_{in}$ for which the output voltage $V_{out}$ is equal to the input voltage, i.e., $V_{in} = V_{out} = V_M$. At this point, both transistors are in the saturation region, assuming the condition derived above is met. The drain currents for the NMOS and PMOS are given by the square-law model:\n$$\nI_{Dn,sat} = \\frac{1}{2} \\beta_n (V_{GS,n} - V_{Tn})^2 = \\frac{1}{2} \\beta_n (V_M - V_{Tn})^2\n$$\n$$\nI_{Dp,sat} = \\frac{1}{2} \\beta_p (V_{SG,p} - |V_{Tp}|)^2 = \\frac{1}{2} \\beta_p (V_{DD} - V_M - |V_{Tp}|)^2\n$$\nAt the switching threshold, the currents are equal, $I_{Dn,sat} = I_{Dp,sat}$. Given that the inverter is symmetric in terms of transconductance, $\\beta_n = \\beta_p$, we can equate the overdrive voltage terms:\n$$\n(V_M - V_{Tn})^2 = (V_{DD} - V_M - |V_{Tp}|)^2\n$$\nTaking the square root of both sides (and selecting the physically meaningful root where $V_M$ is between $V_{Tn}$ and $V_{DD}-|V_{Tp}|$):\n$$\nV_M - V_{Tn} = V_{DD} - V_M - |V_{Tp}|\n$$\n$$\n2V_M = V_{DD} + V_{Tn} - |V_{Tp}|\n$$\nNoting that $V_{Tp}$ is negative, so $-|V_{Tp}| = V_{Tp}$:\n$$\nV_M = \\frac{1}{2} (V_{DD} + V_{Tn} + V_{Tp})\n$$\nThe DC noise margins are defined as $NM_{H} = V_{OH} - V_{IH}$ and $NM_{L} = V_{IL} - V_{OL}$. For an ideal rail-to-rail inverter, we use the approximations $V_{OH} \\approx V_{DD}$ and $V_{OL} \\approx 0$.\n$$\nNM_H \\approx V_{DD} - V_{IH}\n$$\n$$\nNM_L \\approx V_{IL}\n$$\nThe problem requests a conservative analytic lower bound on $V_{DD}$ using $V_M$. A simple and conservative approximation for the noise margins is to use the switching threshold $V_M$ as the boundary for input logic levels. This implies $NM_L \\approx V_M - V_{OL} = V_M$ and $NM_H \\approx V_{OH} - V_M = V_{DD} - V_M$. This is conservative because in reality $V_{IL}  V_M$ and $V_{IH} > V_M$, so the actual noise margins are larger.\n\n**3. Lower Bound on $V_{DD}$ from Noise Margin Constraint**\nThe problem requires that both noise margins exceed a specified level $V_N$.\n$$\nNM_L  V_N \\quad \\text{and} \\quad NM_H  V_N\n$$\nUsing our conservative approximations:\n$$\nV_M  V_N \\quad \\text{(for } NM_L \\text{)}\n$$\n$$\nV_{DD} - V_M  V_N \\quad \\text{(for } NM_H \\text{)}\n$$\nSubstituting the expression for $V_M$:\n$$\n\\frac{1}{2} (V_{DD} + V_{Tn} + V_{Tp})  V_N \\implies V_{DD}  2V_N - V_{Tn} - V_{Tp}\n$$\n$$\nV_{DD} - \\frac{1}{2} (V_{DD} + V_{Tn} + V_{Tp})  V_N \\implies \\frac{1}{2} (V_{DD} - V_{Tn} - V_{Tp})  V_N \\implies V_{DD}  2V_N + V_{Tn} + V_{Tp}\n$$\nReplacing $V_{Tp}$ with $-|V_{Tp}|$, the two conditions on $V_{DD}$ become:\n$$\n\\text{1. } V_{DD}  2V_N - V_{Tn} + |V_{Tp}|\n$$\n$$\n\\text{2. } V_{DD}  2V_N + V_{Tn} - |V_{Tp}|\n$$\nSince $V_{DD}$ must satisfy both, it must be greater than the maximum of these two lower bounds.\n\n**4. Final Calculation and Conclusion**\nWe have two constraints on $V_{DD}$:\n1.  From the steep transition requirement: $V_{DD} > V_{Tn} + |V_{Tp}|$\n2.  From the noise margin requirement: $V_{DD} > \\max(2V_N - V_{Tn} + |V_{Tp}|, 2V_N + V_{Tn} - |V_{Tp}|)$\n\nThe overall minimum required $V_{DD}$ is the maximum of all these lower bounds.\n$$\nV_{DD, min} = \\max(V_{Tn} + |V_{Tp}|, \\quad 2V_N - V_{Tn} + |V_{Tp}|, \\quad 2V_N + V_{Tn} - |V_{Tp}|)\n$$\nLet's substitute the given parameter values: $V_{Tn} = 0.28$ V, $V_{Tp} = -0.32$ V (so $|V_{Tp}| = 0.32$ V), and $V_{N} = 0.12$ V.\n\nWe calculate the three lower bounds:\n- Bound 1 (Steep Transition):\n$B_1 = V_{Tn} + |V_{Tp}| = 0.28 + 0.32 = 0.60$ V.\n\n- Bound 2 (Noise Margin $NM_L$):\n$B_2 = 2V_N - V_{Tn} + |V_{Tp}| = 2(0.12) - 0.28 + 0.32 = 0.24 - 0.28 + 0.32 = 0.28$ V.\n\n- Bound 3 (Noise Margin $NM_H$):\n$B_3 = 2V_N + V_{Tn} - |V_{Tp}| = 2(0.12) + 0.28 - 0.32 = 0.24 + 0.28 - 0.32 = 0.20$ V.\n\nThe minimum supply voltage $V_{DD, min}$ must be greater than the largest of these three bounds.\n$$\nV_{DD, min} = \\max(0.60, 0.28, 0.20) \\text{ V} = 0.60 \\text{ V}\n$$\nThe most restrictive condition is the steep-transition requirement. The question asks for the answer to be rounded to three significant figures.\n\nTherefore, the minimum $V_{DD}$ is $0.600$ V.",
            "answer": "$$\n\\boxed{0.600}\n$$"
        },
        {
            "introduction": "As ideal Dennard scaling ceased, power density began to rise, leading to a new primary challenge: self-heating. Advanced 3D transistor architectures like FinFETs and GAAFETs, while offering better electrostatic control, introduce complex thermal pathways that can exacerbate this issue. This final practice guides you through building a thermal resistance model to quantify temperature rise, demonstrating why managing heat is a central focus in the post-Dennard era. ",
            "id": "4271365",
            "problem": "You are asked to design and implement a complete program that quantifies self-heating in a Fin Field-Effect Transistor (FinFET) and a Gate-All-Around Field-Effect Transistor (GAAFET) arising from reduced thermal conductivity pathways as lithographic pitch scales, and computes the temperature rise versus power density at specified scaled pitches. The task must be rooted in first principles and must explicitly connect to Dennard scaling theory.\n\nStart from the following foundational base:\n- Fourier’s law of heat conduction: the local conductive heat flux satisfies $\\vec{q} = -k \\nabla T$, where $k$ is thermal conductivity and $T$ is temperature.\n- For one-dimensional steady-state vertical conduction through a stack of layers, the thermal resistance per unit area of layer $i$ is $R_{\\mathrm{th},i}'' = \\dfrac{t_i}{k_i}$, where $t_i$ is thickness and $k_i$ is thermal conductivity.\n- For a sequence of layers in series, the total thermal resistance per unit area is the sum of layer resistances plus any interfacial (Kapitza) thermal boundary resistances per unit area, $R_{\\mathrm{int}}''$, i.e., $R_{\\mathrm{th,tot}}'' = \\sum_i \\dfrac{t_i}{k_i} + \\sum_j R_{\\mathrm{int},j}''$.\n- In a laterally patterned layer composed of materials with thermal conductivities $k_1$ and $k_2$ arranged as parallel vertical conduction channels with area fractions $\\phi$ and $(1-\\phi)$, an effective upper-bound parallel conduction model gives $k_{\\mathrm{eff}} = \\phi k_1 + (1-\\phi)k_2$. For a FinFET or GAAFET shallow trench isolation (STI) region, treat the silicon fraction as $\\phi = \\dfrac{w}{p}$, where $w$ is fin or nanosheet width and $p$ is pitch.\n\nUsing these bases, derive an expression for the vertical temperature rise $\\Delta T$ under uniform areal power density $q''$ applied at the device layer, as a function of the geometry and materials of a vertical stack that includes a gate oxide, an STI layer (with the above effective medium approximation), any additional oxide surrounding a GAAFET channel, an optional buried oxide layer, and a substrate of finite thickness. You must:\n- Formulate $\\Delta T$ only from the above principles without introducing any shortcut formulas; the end result must be of the form $\\Delta T = q'' \\, R_{\\mathrm{th,tot}}''$ with $R_{\\mathrm{th,tot}}''$ derived from the geometry and materials via the series addition of resistances and the effective medium approximation for the STI.\n- Connect your derivation conceptually to Dennard scaling theory by explicitly stating how scaling the lateral dimensions by a factor $S$ affects the STI silicon fraction $\\phi$ and layer thicknesses, and how this impacts $R_{\\mathrm{th,tot}}''$ when $q''$ is held approximately constant (constant electric field scaling) versus when $q''$ increases due to breakdown of ideal scaling.\n\nYour program must compute $\\Delta T$ in Kelvin for each parameter set in the following test suite. All inputs are specified in International System of Units (SI) and all outputs must be expressed in Kelvin. Angles do not appear in this problem. The final output of your program must be a single line containing a comma-separated list of the computed temperature rises for all test cases, enclosed in square brackets (e.g., $[\\mathrm{result1},\\mathrm{result2},\\mathrm{result3}]$).\n\nUse the following material properties and unit conventions throughout the test suite:\n- Silicon thermal conductivity $k_{\\mathrm{Si}} = 130\\,\\mathrm{W\\,m^{-1}\\,K^{-1}}$.\n- Silicon dioxide thermal conductivity $k_{\\mathrm{ox}} = 1.4\\,\\mathrm{W\\,m^{-1}\\,K^{-1}}$.\n- Buried oxide thermal conductivity $k_{\\mathrm{BOX}} = 1.4\\,\\mathrm{W\\,m^{-1}\\,K^{-1}}$.\n- Diamond thermal conductivity (for the substrate in one case) $k_{\\mathrm{dia}} = 2000\\,\\mathrm{W\\,m^{-1}\\,K^{-1}}$.\n- Interfacial thermal boundary resistance per interface $R_{\\mathrm{int}}''$ will be provided for each case as a sum over all relevant interfaces.\n- All lengths are given in meters, but for human readability we also present them with metric prefixes; in code, use the SI values.\n\nDefine and solve the following test suite of five cases:\n\n- Case $\\mathrm{A}$ (FinFET on bulk silicon, moderate pitch):\n  - Pitch $p = 40\\,\\mathrm{nm} = 40 \\times 10^{-9}\\,\\mathrm{m}$.\n  - Fin width $w = 10\\,\\mathrm{nm} = 10 \\times 10^{-9}\\,\\mathrm{m}$.\n  - Gate oxide thickness $t_{\\mathrm{gate}} = 3\\,\\mathrm{nm} = 3 \\times 10^{-9}\\,\\mathrm{m}$.\n  - Additional oxide thickness around channel $t_{\\mathrm{extra}} = 0\\,\\mathrm{nm} = 0\\,\\mathrm{m}$.\n  - STI thickness $t_{\\mathrm{STI}} = 100\\,\\mathrm{nm} = 100 \\times 10^{-9}\\,\\mathrm{m}$.\n  - Buried oxide thickness $t_{\\mathrm{BOX}} = 0\\,\\mathrm{nm} = 0\\,\\mathrm{m}$.\n  - Substrate thickness $t_{\\mathrm{sub}} = 50\\,\\mathrm{\\mu m} = 50 \\times 10^{-6}\\,\\mathrm{m}$.\n  - Substrate thermal conductivity $k_{\\mathrm{sub}} = k_{\\mathrm{Si}}$.\n  - Sum of interfacial resistances per unit area $R_{\\mathrm{int,tot}}'' = 2.0 \\times 10^{-8}\\,\\mathrm{m^2\\,K\\,W^{-1}}$.\n  - Power density $q'' = 5.0 \\times 10^{7}\\,\\mathrm{W\\,m^{-2}}$.\n\n- Case $\\mathrm{B}$ (GAAFET on bulk silicon, scaled pitch and extra oxide):\n  - Pitch $p = 20\\,\\mathrm{nm} = 20 \\times 10^{-9}\\,\\mathrm{m}$.\n  - Nanosheet width $w = 8\\,\\mathrm{nm} = 8 \\times 10^{-9}\\,\\mathrm{m}$.\n  - Gate oxide thickness $t_{\\mathrm{gate}} = 3\\,\\mathrm{nm} = 3 \\times 10^{-9}\\,\\mathrm{m}$.\n  - Additional oxide thickness around channel $t_{\\mathrm{extra}} = 10\\,\\mathrm{nm} = 10 \\times 10^{-9}\\,\\mathrm{m}$.\n  - STI thickness $t_{\\mathrm{STI}} = 120\\,\\mathrm{nm} = 120 \\times 10^{-9}\\,\\mathrm{m}$.\n  - Buried oxide thickness $t_{\\mathrm{BOX}} = 0\\,\\mathrm{nm} = 0\\,\\mathrm{m}$.\n  - Substrate thickness $t_{\\mathrm{sub}} = 50\\,\\mathrm{\\mu m} = 50 \\times 10^{-6}\\,\\mathrm{m}$.\n  - Substrate thermal conductivity $k_{\\mathrm{sub}} = k_{\\mathrm{Si}}$.\n  - Sum of interfacial resistances per unit area $R_{\\mathrm{int,tot}}'' = 3.0 \\times 10^{-8}\\,\\mathrm{m^2\\,K\\,W^{-1}}$.\n  - Power density $q'' = 5.0 \\times 10^{7}\\,\\mathrm{W\\,m^{-2}}$.\n\n- Case $\\mathrm{C}$ (GAAFET on diamond substrate, improved heat spreading):\n  - Pitch $p = 20\\,\\mathrm{nm} = 20 \\times 10^{-9}\\,\\mathrm{m}$.\n  - Nanosheet width $w = 8\\,\\mathrm{nm} = 8 \\times 10^{-9}\\,\\mathrm{m}$.\n  - Gate oxide thickness $t_{\\mathrm{gate}} = 3\\,\\mathrm{nm} = 3 \\times 10^{-9}\\,\\mathrm{m}$.\n  - Additional oxide thickness around channel $t_{\\mathrm{extra}} = 10\\,\\mathrm{nm} = 10 \\times 10^{-9}\\,\\mathrm{m}$.\n  - STI thickness $t_{\\mathrm{STI}} = 120\\,\\mathrm{nm} = 120 \\times 10^{-9}\\,\\mathrm{m}$.\n  - Buried oxide thickness $t_{\\mathrm{BOX}} = 0\\,\\mathrm{nm} = 0\\,\\mathrm{m}$.\n  - Substrate thickness $t_{\\mathrm{sub}} = 50\\,\\mathrm{\\mu m} = 50 \\times 10^{-6}\\,\\mathrm{m}$.\n  - Substrate thermal conductivity $k_{\\mathrm{sub}} = k_{\\mathrm{dia}}$.\n  - Sum of interfacial resistances per unit area $R_{\\mathrm{int,tot}}'' = 5.0 \\times 10^{-8}\\,\\mathrm{m^2\\,K\\,W^{-1}}$.\n  - Power density $q'' = 5.0 \\times 10^{7}\\,\\mathrm{W\\,m^{-2}}$.\n\n- Case $\\mathrm{D}$ (Dennard scaling scenario with scaling factor $S$ applied to Case $\\mathrm{A}$ geometry, constant electric field assumption):\n  - Scaling factor $S = 0.7$.\n  - Scaled pitch $p = S \\times 40\\,\\mathrm{nm} = 28\\,\\mathrm{nm} = 28 \\times 10^{-9}\\,\\mathrm{m}$.\n  - Scaled width $w = S \\times 10\\,\\mathrm{nm} = 7\\,\\mathrm{nm} = 7 \\times 10^{-9}\\,\\mathrm{m}$.\n  - Scaled gate oxide thickness $t_{\\mathrm{gate}} = S \\times 3\\,\\mathrm{nm} = 2.1\\,\\mathrm{nm} = 2.1 \\times 10^{-9}\\,\\mathrm{m}$.\n  - Scaled STI thickness $t_{\\mathrm{STI}} = S \\times 100\\,\\mathrm{nm} = 70\\,\\mathrm{nm} = 70 \\times 10^{-9}\\,\\mathrm{m}$.\n  - Buried oxide thickness $t_{\\mathrm{BOX}} = 0\\,\\mathrm{nm} = 0\\,\\mathrm{m}$.\n  - Substrate thickness $t_{\\mathrm{sub}} = 50\\,\\mathrm{\\mu m} = 50 \\times 10^{-6}\\,\\mathrm{m}$.\n  - Substrate thermal conductivity $k_{\\mathrm{sub}} = k_{\\mathrm{Si}}$.\n  - Sum of interfacial resistances per unit area $R_{\\mathrm{int,tot}}'' = 2.0 \\times 10^{-8}\\,\\mathrm{m^2\\,K\\,W^{-1}}$.\n  - Under constant electric field scaling, assume the areal power density remains approximately constant: $q'' = 5.0 \\times 10^{7}\\,\\mathrm{W\\,m^{-2}}$.\n\n- Case $\\mathrm{E}$ (Breakdown of ideal Dennard scaling: same geometry as Case $\\mathrm{D}$ but increased power density):\n  - Use the same geometry and materials as Case $\\mathrm{D}$.\n  - Sum of interfacial resistances per unit area $R_{\\mathrm{int,tot}}'' = 2.0 \\times 10^{-8}\\,\\mathrm{m^2\\,K\\,W^{-1}}$.\n  - Increased power density $q'' = 8.0 \\times 10^{7}\\,\\mathrm{W\\,m^{-2}}$.\n\nComputational requirements:\n- For each case, compute the silicon fraction in STI as $\\phi = \\dfrac{w}{p}$.\n- Compute the STI effective thermal conductivity via $k_{\\mathrm{eff,STI}} = \\phi k_{\\mathrm{Si}} + (1-\\phi) k_{\\mathrm{ox}}$.\n- Compute the total areal thermal resistance as\n$$\nR_{\\mathrm{th,tot}}'' = \\frac{t_{\\mathrm{gate}}}{k_{\\mathrm{ox}}} + \\frac{t_{\\mathrm{extra}}}{k_{\\mathrm{ox}}} + \\frac{t_{\\mathrm{STI}}}{k_{\\mathrm{eff,STI}}} + \\frac{t_{\\mathrm{BOX}}}{k_{\\mathrm{BOX}}} + \\frac{t_{\\mathrm{sub}}}{k_{\\mathrm{sub}}} + R_{\\mathrm{int,tot}}''.\n$$\n- Compute the temperature rise as $\\Delta T = q'' \\, R_{\\mathrm{th,tot}}''$.\n- Express each $\\Delta T$ in $\\mathrm{K}$.\n\nFinal output specification:\n- Your program should produce a single line of output containing the results as a comma-separated list enclosed in square brackets, in the order of cases $\\mathrm{A}$, $\\mathrm{B}$, $\\mathrm{C}$, $\\mathrm{D}$, $\\mathrm{E}$. For example, output of the form $[\\Delta T_{\\mathrm{A}},\\Delta T_{\\mathrm{B}},\\Delta T_{\\mathrm{C}},\\Delta T_{\\mathrm{D}},\\Delta T_{\\mathrm{E}}]$.",
            "solution": "The problem requires the derivation and application of a one-dimensional (1D) thermal model to calculate the temperature rise in FinFET and GAAFET devices under specified operating conditions and geometries. The analysis must be grounded in fundamental principles of heat transfer and explicitly linked to Dennard scaling theory.\n\n### Derivation of the Thermal Model\n\nThe analysis begins with Fourier's law of heat conduction in one dimension (vertical, along the $z$-axis), which states that the heat flux $q_z$ is proportional to the temperature gradient $\\frac{dT}{dz}$:\n$$\nq_z = -k \\frac{dT}{dz}\n$$\nHere, $k$ is the thermal conductivity of the material, and $q_z$ is the heat flux, which is equivalent to the power density per unit area, denoted as $q''$. For a steady-state problem where $q''$ is uniform and constant through a layer of thickness $t$, we can integrate this expression from one face ($z=0$, $T=T_{hot}$) to the other ($z=t$, $T=T_{cold}$):\n$$\n\\int_{T_{hot}}^{T_{cold}} dT = - \\int_0^t \\frac{q''}{k} dz\n$$\nThis gives the temperature drop $\\Delta T = T_{hot} - T_{cold}$ across the layer:\n$$\n\\Delta T = q'' \\frac{t}{k}\n$$\nThis relationship allows us to define the thermal resistance per unit area, $R_{\\mathrm{th}}''$, of the layer as the proportionality constant between temperature drop and heat flux:\n$$\nR_{\\mathrm{th}}'' = \\frac{\\Delta T}{q''} = \\frac{t}{k}\n$$\nFor a vertical stack of materials, the heat flows in series through each layer. Assuming the heat flux $q''$ is constant through the stack, the total temperature drop is the sum of the temperature drops across each layer and each interface. Consequently, the total thermal resistance per unit area, $R_{\\mathrm{th,tot}}''$, is the sum of the individual resistances of each layer and the interfacial (Kapitza) resistances, $R_{\\mathrm{int}}''$:\n$$\nR_{\\mathrm{th,tot}}'' = \\sum_{i} R_{\\mathrm{th},i}'' + \\sum_{j} R_{\\mathrm{int},j}'' = \\sum_{i} \\frac{t_i}{k_i} + R_{\\mathrm{int,tot}}''\n$$\nwhere $R_{\\mathrm{int,tot}}''$ is the given sum of all interfacial resistances.\n\nThe device stack is modeled as a series of layers: gate oxide, additional oxide (for GAAFETs), shallow trench isolation (STI), buried oxide (BOX), and the substrate.\n\n1.  **Gate Oxide Resistance ($R''_{\\mathrm{gate}}$)**: This is a uniform layer of silicon dioxide ($k_{\\mathrm{ox}}$) with thickness $t_{\\mathrm{gate}}$.\n    $$\n    R''_{\\mathrm{gate}} = \\frac{t_{\\mathrm{gate}}}{k_{\\mathrm{ox}}}\n    $$\n2.  **Additional Oxide Resistance ($R''_{\\mathrm{extra}}$)**: For GAAFETs, this represents additional oxide insulation around the channel.\n    $$\n    R''_{\\mathrm{extra}} = \\frac{t_{\\mathrm{extra}}}{k_{\\mathrm{ox}}}\n    $$\n3.  **Shallow Trench Isolation (STI) Layer Resistance ($R''_{\\mathrm{STI}}$)**: This layer is laterally non-uniform, consisting of silicon fins/nanosheets (conductivity $k_{\\mathrm{Si}}$) and surrounding silicon dioxide ($k_{\\mathrm{ox}}$). The problem specifies a parallel conduction model for the effective thermal conductivity, $k_{\\mathrm{eff,STI}}$. In this model, the silicon and oxide are treated as parallel thermal paths. The area fraction of silicon is $\\phi = \\frac{w}{p}$, where $w$ is the fin/nanosheet width and $p$ is the pitch. The effective conductivity is the area-weighted average:\n    $$\n    k_{\\mathrm{eff,STI}} = \\phi k_{\\mathrm{Si}} + (1-\\phi) k_{\\mathrm{ox}}\n    $$\n    The thermal resistance of the STI layer of thickness $t_{\\mathrm{STI}}$ is then:\n    $$\n    R''_{\\mathrm{STI}} = \\frac{t_{\\mathrm{STI}}}{k_{\\mathrm{eff,STI}}} = \\frac{t_{\\mathrm{STI}}}{\\left(\\frac{w}{p}\\right) k_{\\mathrm{Si}} + \\left(1-\\frac{w}{p}\\right) k_{\\mathrm{ox}}}\n    $$\n4.  **Buried Oxide (BOX) Layer Resistance ($R''_{\\mathrm{BOX}}$)**: For Silicon-On-Insulator (SOI) type structures, a BOX layer is present. For bulk silicon, its thickness $t_{\\mathrm{BOX}}$ is zero.\n    $$\n    R''_{\\mathrm{BOX}} = \\frac{t_{\\mathrm{BOX}}}{k_{\\mathrm{BOX}}}\n    $$\n5.  **Substrate Resistance ($R''_{\\mathrm{sub}}$)**: The resistance of the substrate of thickness $t_{\\mathrm{sub}}$ and conductivity $k_{\\mathrm{sub}}$.\n    $$\n    R''_{\\mathrm{sub}} = \\frac{t_{\\mathrm{sub}}}{k_{\\mathrm{sub}}}\n    $$\nCombining these components, the total thermal resistance per unit area is:\n$$\nR_{\\mathrm{th,tot}}'' = \\frac{t_{\\mathrm{gate}}}{k_{\\mathrm{ox}}} + \\frac{t_{\\mathrm{extra}}}{k_{\\mathrm{ox}}} + \\frac{t_{\\mathrm{STI}}}{k_{\\mathrm{eff,STI}}} + \\frac{t_{\\mathrm{BOX}}}{k_{\\mathrm{BOX}}} + \\frac{t_{\\mathrm{sub}}}{k_{\\mathrm{sub}}} + R_{\\mathrm{int,tot}}''\n$$\nThis expression matches the one provided in the problem statement, confirming its derivation from first principles. The total temperature rise $\\Delta T$ from the device-active region to the bottom of the substrate is then given by:\n$$\n\\Delta T = q'' \\, R_{\\mathrm{th,tot}}''\n$$\n\n### Connection to Dennard Scaling Theory\n\nDennard scaling (or constant-electric-field scaling) posits that if all transistor dimensions and the operating voltage are scaled by a factor $S  1$, the electric field within the device remains constant. This leads to favorable scaling trends: transistor area scales by $S^2$, device capacitance by $S$, and current by $S$. The power per transistor, $P \\propto IV$, scales by $S^2$. Since the transistor density (devices per unit area) scales as $1/S^2$, the power density (power per unit area), $q''$, remains constant: $q'' \\propto (\\text{power/transistor}) \\times (\\text{transistors/area}) \\propto S^2 \\times (1/S^2) = S^0 = 1$.\n\nThe impact on thermal resistance $R_{\\mathrm{th,tot}}''$ is more complex.\n-   The STI silicon fraction $\\phi = w/p$ remains constant if width $w$ and pitch $p$ scale by the same factor $S$. This means $k_{\\mathrm{eff,STI}}$ is independent of scaling.\n-   The thicknesses of the device layers ($t_{\\mathrm{gate}}$, $t_{\\mathrm{STI}}$, etc.) scale by $S$. Therefore, their respective thermal resistances ($t_i/k_i$) also scale by $S$, becoming smaller.\n-   However, the bulk substrate thickness $t_{\\mathrm{sub}}$ is typically not scaled, and interfacial resistances $R_{\\mathrm{int}}''$ are material-dependent properties that do not scale with geometry. Thus, the terms $R''_{\\mathrm{sub}}$ and $R''_{\\mathrm{int,tot}}''$ remain constant.\nAs a result, $R_{\\mathrm{th,tot}}''$ decreases with scaling, but not proportionally to $S$, because it is the sum of terms that scale and terms that are constant. The total resistance is often dominated by the substrate and interfaces, mitigating the benefit of scaling the thin device layers.\n\nCase D models this ideal scenario. With a constant $q''$ and a decreasing (but not by a factor of $S=0.7$) $R_{\\mathrm{th,tot}}''$, the temperature rise $\\Delta T$ is expected to decrease slightly.\n\nThe breakdown of Dennard scaling, modeled in Case E, occurs when voltages cannot be scaled down further due to threshold voltage limits and increasing leakage currents. This causes power per transistor to decrease slower than $S^2$, and consequently, the power density $q''$ begins to increase with each technology generation. An increasing $q''$, combined with a thermal resistance that is not decreasing rapidly, leads to a significant escalation in device temperature, making self-heating a primary challenge in modern semiconductor design.\n\nThis analysis is now applied to compute $\\Delta T$ for the five given test cases. The calculations are implemented in the following program.",
            "answer": "```python\n# The complete and runnable Python 3 code goes here.\n# Imports must adhere to the specified execution environment.\nimport numpy as np\n\ndef solve():\n    \"\"\"\n    Calculates the temperature rise in FinFET and GAAFET devices based on a 1D thermal model.\n    \"\"\"\n    # Define material properties\n    K_SI = 130.0  # W/(m*K)\n    K_OX = 1.4    # W/(m*K)\n    K_BOX = 1.4   # W/(m*K)\n    K_DIA = 2000.0# W/(m*K)\n\n    # Define the test cases from the problem statement\n    # Each tuple contains: (p, w, t_gate, t_extra, t_STI, t_BOX, t_sub, k_sub, R_int_tot, q_pp)\n    # where pp stands for \"prime prime\" (per unit area)\n    test_cases = [\n        # Case A: FinFET on bulk silicon, moderate pitch\n        {\n            \"p\": 40e-9, \"w\": 10e-9, \"t_gate\": 3e-9, \"t_extra\": 0.0, \"t_STI\": 100e-9,\n            \"t_BOX\": 0.0, \"t_sub\": 50e-6, \"k_sub\": K_SI, \"R_int_tot_pp\": 2.0e-8, \"q_pp\": 5.0e7\n        },\n        # Case B: GAAFET on bulk silicon, scaled pitch\n        {\n            \"p\": 20e-9, \"w\": 8e-9, \"t_gate\": 3e-9, \"t_extra\": 10e-9, \"t_STI\": 120e-9,\n            \"t_BOX\": 0.0, \"t_sub\": 50e-6, \"k_sub\": K_SI, \"R_int_tot_pp\": 3.0e-8, \"q_pp\": 5.0e7\n        },\n        # Case C: GAAFET on diamond substrate\n        {\n            \"p\": 20e-9, \"w\": 8e-9, \"t_gate\": 3e-9, \"t_extra\": 10e-9, \"t_STI\": 120e-9,\n            \"t_BOX\": 0.0, \"t_sub\": 50e-6, \"k_sub\": K_DIA, \"R_int_tot_pp\": 5.0e-8, \"q_pp\": 5.0e7\n        },\n        # Case D: Dennard scaling scenario from Case A (S=0.7)\n        {\n            \"p\": 0.7 * 40e-9, \"w\": 0.7 * 10e-9, \"t_gate\": 0.7 * 3e-9, \"t_extra\": 0.0, \"t_STI\": 0.7 * 100e-9,\n            \"t_BOX\": 0.0, \"t_sub\": 50e-6, \"k_sub\": K_SI, \"R_int_tot_pp\": 2.0e-8, \"q_pp\": 5.0e7\n        },\n        # Case E: Breakdown of Dennard scaling (same geometry as D, higher power)\n        {\n            \"p\": 0.7 * 40e-9, \"w\": 0.7 * 10e-9, \"t_gate\": 0.7 * 3e-9, \"t_extra\": 0.0, \"t_STI\": 0.7 * 100e-9,\n            \"t_BOX\": 0.0, \"t_sub\": 50e-6, \"k_sub\": K_SI, \"R_int_tot_pp\": 2.0e-8, \"q_pp\": 8.0e7\n        }\n    ]\n\n    results = []\n    \n    for case in test_cases:\n        p = case[\"p\"]\n        w = case[\"w\"]\n        \n        # --- Thermal Resistance Calculation ---\n        \n        # 1. Silicon fraction in STI\n        phi = w / p\n        \n        # 2. Effective thermal conductivity of STI layer\n        k_eff_STI = phi * K_SI + (1 - phi) * K_OX\n        \n        # 3. Calculate individual thermal resistances per unit area (R_th_pp)\n        R_gate_pp = case[\"t_gate\"] / K_OX\n        R_extra_pp = case[\"t_extra\"] / K_OX\n        R_STI_pp = case[\"t_STI\"] / k_eff_STI\n        R_BOX_pp = case[\"t_BOX\"] / K_BOX\n        R_sub_pp = case[\"t_sub\"] / case[\"k_sub\"]\n        \n        # 4. Total thermal resistance per unit area\n        R_th_tot_pp = (R_gate_pp + R_extra_pp + R_STI_pp + R_BOX_pp + R_sub_pp + \n                       case[\"R_int_tot_pp\"])\n\n        # 5. Temperature rise (Delta T)\n        delta_T = case[\"q_pp\"] * R_th_tot_pp\n        \n        results.append(delta_T)\n\n    # Final print statement in the exact required format.\n    # The map(str, ...) is used to format the numbers as strings for joining.\n    print(f\"[{','.join(f'{r:.15g}' for r in results)}]\")\n\nsolve()\n```"
        }
    ]
}