INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vincent/GitHub/advancedvlsi-25-26/task4/vhdl/misc.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vincent/GitHub/advancedvlsi-25-26/task4/Task4/Task4.srcs/sources_1/new/register_file.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'register_file'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vincent/GitHub/advancedvlsi-25-26/task4/vhdl/register_file_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'register_file_tb'
