
experiment.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004aec  08000194  08000194  00010194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000bc  08004c80  08004c80  00014c80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004d3c  08004d3c  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  08004d3c  08004d3c  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004d3c  08004d3c  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004d3c  08004d3c  00014d3c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004d40  08004d40  00014d40  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08004d44  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000033c  20000070  08004db4  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200003ac  08004db4  000203ac  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000cbc5  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001e8c  00000000  00000000  0002cc65  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000a28  00000000  00000000  0002eaf8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000930  00000000  00000000  0002f520  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001e16a  00000000  00000000  0002fe50  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000096df  00000000  00000000  0004dfba  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000b0701  00000000  00000000  00057699  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00107d9a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002ea8  00000000  00000000  00107e18  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	; (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	20000070 	.word	0x20000070
 80001b0:	00000000 	.word	0x00000000
 80001b4:	08004c68 	.word	0x08004c68

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	; (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	; (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	; (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	20000074 	.word	0x20000074
 80001d0:	08004c68 	.word	0x08004c68

080001d4 <_write>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int file, char *outgoing, int len) {
 80001d4:	b580      	push	{r7, lr}
 80001d6:	b084      	sub	sp, #16
 80001d8:	af00      	add	r7, sp, #0
 80001da:	60f8      	str	r0, [r7, #12]
 80001dc:	60b9      	str	r1, [r7, #8]
 80001de:	607a      	str	r2, [r7, #4]
   HAL_UART_Transmit(&huart3, outgoing, len, 100);
 80001e0:	687b      	ldr	r3, [r7, #4]
 80001e2:	b29a      	uxth	r2, r3
 80001e4:	2364      	movs	r3, #100	; 0x64
 80001e6:	68b9      	ldr	r1, [r7, #8]
 80001e8:	4803      	ldr	r0, [pc, #12]	; (80001f8 <_write+0x24>)
 80001ea:	f003 f8b6 	bl	800335a <HAL_UART_Transmit>
   return len;
 80001ee:	687b      	ldr	r3, [r7, #4]
}
 80001f0:	4618      	mov	r0, r3
 80001f2:	3710      	adds	r7, #16
 80001f4:	46bd      	mov	sp, r7
 80001f6:	bd80      	pop	{r7, pc}
 80001f8:	20000098 	.word	0x20000098

080001fc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80001fc:	b580      	push	{r7, lr}
 80001fe:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000200:	f000 fb90 	bl	8000924 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000204:	f000 f856 	bl	80002b4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000208:	f000 f938 	bl	800047c <MX_GPIO_Init>
  MX_RTC_Init();
 800020c:	f000 f8ba 	bl	8000384 <MX_RTC_Init>
  MX_USART3_UART_Init();
 8000210:	f000 f8de 	bl	80003d0 <MX_USART3_UART_Init>
  MX_USB_PCD_Init();
 8000214:	f000 f90c 	bl	8000430 <MX_USB_PCD_Init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  HAL_GPIO_TogglePin(GPIOB, LD1_Pin);
 8000218:	2101      	movs	r1, #1
 800021a:	4820      	ldr	r0, [pc, #128]	; (800029c <main+0xa0>)
 800021c:	f000 febe 	bl	8000f9c <HAL_GPIO_TogglePin>
	  HAL_Delay(100);
 8000220:	2064      	movs	r0, #100	; 0x64
 8000222:	f000 fbe5 	bl	80009f0 <HAL_Delay>

	  HAL_UART_Transmit(&huart3, "GREEN\r\n", 7, 100);
 8000226:	2364      	movs	r3, #100	; 0x64
 8000228:	2207      	movs	r2, #7
 800022a:	491d      	ldr	r1, [pc, #116]	; (80002a0 <main+0xa4>)
 800022c:	481d      	ldr	r0, [pc, #116]	; (80002a4 <main+0xa8>)
 800022e:	f003 f894 	bl	800335a <HAL_UART_Transmit>
	  HAL_GPIO_TogglePin(GPIOB, LD2_Pin);
 8000232:	2180      	movs	r1, #128	; 0x80
 8000234:	4819      	ldr	r0, [pc, #100]	; (800029c <main+0xa0>)
 8000236:	f000 feb1 	bl	8000f9c <HAL_GPIO_TogglePin>
	  HAL_Delay(100);
 800023a:	2064      	movs	r0, #100	; 0x64
 800023c:	f000 fbd8 	bl	80009f0 <HAL_Delay>
	  HAL_UART_Transmit(&huart3, "BLUE\r\n", 6, 100);
 8000240:	2364      	movs	r3, #100	; 0x64
 8000242:	2206      	movs	r2, #6
 8000244:	4918      	ldr	r1, [pc, #96]	; (80002a8 <main+0xac>)
 8000246:	4817      	ldr	r0, [pc, #92]	; (80002a4 <main+0xa8>)
 8000248:	f003 f887 	bl	800335a <HAL_UART_Transmit>

	  HAL_GPIO_TogglePin(GPIOB, LD3_Pin);
 800024c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000250:	4812      	ldr	r0, [pc, #72]	; (800029c <main+0xa0>)
 8000252:	f000 fea3 	bl	8000f9c <HAL_GPIO_TogglePin>
	  HAL_UART_Transmit(&huart3, "RED\r\n", 5, 100);
 8000256:	2364      	movs	r3, #100	; 0x64
 8000258:	2205      	movs	r2, #5
 800025a:	4914      	ldr	r1, [pc, #80]	; (80002ac <main+0xb0>)
 800025c:	4811      	ldr	r0, [pc, #68]	; (80002a4 <main+0xa8>)
 800025e:	f003 f87c 	bl	800335a <HAL_UART_Transmit>
	  printf("STUPID\n");
 8000262:	4813      	ldr	r0, [pc, #76]	; (80002b0 <main+0xb4>)
 8000264:	f004 f8f4 	bl	8004450 <puts>
	  HAL_Delay(200);
 8000268:	20c8      	movs	r0, #200	; 0xc8
 800026a:	f000 fbc1 	bl	80009f0 <HAL_Delay>

	  HAL_GPIO_TogglePin(GPIOB, LD3_Pin);
 800026e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000272:	480a      	ldr	r0, [pc, #40]	; (800029c <main+0xa0>)
 8000274:	f000 fe92 	bl	8000f9c <HAL_GPIO_TogglePin>
	  HAL_Delay(100);
 8000278:	2064      	movs	r0, #100	; 0x64
 800027a:	f000 fbb9 	bl	80009f0 <HAL_Delay>

	  HAL_GPIO_TogglePin(GPIOB, LD2_Pin);
 800027e:	2180      	movs	r1, #128	; 0x80
 8000280:	4806      	ldr	r0, [pc, #24]	; (800029c <main+0xa0>)
 8000282:	f000 fe8b 	bl	8000f9c <HAL_GPIO_TogglePin>
	  HAL_Delay(100);
 8000286:	2064      	movs	r0, #100	; 0x64
 8000288:	f000 fbb2 	bl	80009f0 <HAL_Delay>

	  HAL_GPIO_TogglePin(GPIOB, LD1_Pin);
 800028c:	2101      	movs	r1, #1
 800028e:	4803      	ldr	r0, [pc, #12]	; (800029c <main+0xa0>)
 8000290:	f000 fe84 	bl	8000f9c <HAL_GPIO_TogglePin>
	  HAL_Delay(200);
 8000294:	20c8      	movs	r0, #200	; 0xc8
 8000296:	f000 fbab 	bl	80009f0 <HAL_Delay>
  {
 800029a:	e7bd      	b.n	8000218 <main+0x1c>
 800029c:	48000400 	.word	0x48000400
 80002a0:	08004c80 	.word	0x08004c80
 80002a4:	20000098 	.word	0x20000098
 80002a8:	08004c88 	.word	0x08004c88
 80002ac:	08004c90 	.word	0x08004c90
 80002b0:	08004c98 	.word	0x08004c98

080002b4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80002b4:	b580      	push	{r7, lr}
 80002b6:	b0a6      	sub	sp, #152	; 0x98
 80002b8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80002ba:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80002be:	2228      	movs	r2, #40	; 0x28
 80002c0:	2100      	movs	r1, #0
 80002c2:	4618      	mov	r0, r3
 80002c4:	f004 f860 	bl	8004388 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80002c8:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80002cc:	2200      	movs	r2, #0
 80002ce:	601a      	str	r2, [r3, #0]
 80002d0:	605a      	str	r2, [r3, #4]
 80002d2:	609a      	str	r2, [r3, #8]
 80002d4:	60da      	str	r2, [r3, #12]
 80002d6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80002d8:	1d3b      	adds	r3, r7, #4
 80002da:	2258      	movs	r2, #88	; 0x58
 80002dc:	2100      	movs	r1, #0
 80002de:	4618      	mov	r0, r3
 80002e0:	f004 f852 	bl	8004388 <memset>

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 80002e4:	2309      	movs	r3, #9
 80002e6:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80002e8:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 80002ec:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80002ee:	2301      	movs	r3, #1
 80002f0:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80002f2:	2301      	movs	r3, #1
 80002f4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80002f8:	2302      	movs	r3, #2
 80002fa:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80002fe:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000302:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000306:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 800030a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 800030e:	2300      	movs	r3, #0
 8000310:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000314:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8000318:	4618      	mov	r0, r3
 800031a:	f001 fb81 	bl	8001a20 <HAL_RCC_OscConfig>
 800031e:	4603      	mov	r3, r0
 8000320:	2b00      	cmp	r3, #0
 8000322:	d001      	beq.n	8000328 <SystemClock_Config+0x74>
  {
    Error_Handler();
 8000324:	f000 f94c 	bl	80005c0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000328:	230f      	movs	r3, #15
 800032a:	65fb      	str	r3, [r7, #92]	; 0x5c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800032c:	2302      	movs	r3, #2
 800032e:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000330:	2300      	movs	r3, #0
 8000332:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000334:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000338:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800033a:	2300      	movs	r3, #0
 800033c:	66fb      	str	r3, [r7, #108]	; 0x6c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800033e:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8000342:	2102      	movs	r1, #2
 8000344:	4618      	mov	r0, r3
 8000346:	f002 fa81 	bl	800284c <HAL_RCC_ClockConfig>
 800034a:	4603      	mov	r3, r0
 800034c:	2b00      	cmp	r3, #0
 800034e:	d001      	beq.n	8000354 <SystemClock_Config+0xa0>
  {
    Error_Handler();
 8000350:	f000 f936 	bl	80005c0 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB|RCC_PERIPHCLK_USART3
 8000354:	4b0a      	ldr	r3, [pc, #40]	; (8000380 <SystemClock_Config+0xcc>)
 8000356:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_RTC;
  PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8000358:	2300      	movs	r3, #0
 800035a:	617b      	str	r3, [r7, #20]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 800035c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000360:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.USBClockSelection = RCC_USBCLKSOURCE_PLL_DIV1_5;
 8000362:	2300      	movs	r3, #0
 8000364:	65bb      	str	r3, [r7, #88]	; 0x58
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000366:	1d3b      	adds	r3, r7, #4
 8000368:	4618      	mov	r0, r3
 800036a:	f002 fca5 	bl	8002cb8 <HAL_RCCEx_PeriphCLKConfig>
 800036e:	4603      	mov	r3, r0
 8000370:	2b00      	cmp	r3, #0
 8000372:	d001      	beq.n	8000378 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8000374:	f000 f924 	bl	80005c0 <Error_Handler>
  }
}
 8000378:	bf00      	nop
 800037a:	3798      	adds	r7, #152	; 0x98
 800037c:	46bd      	mov	sp, r7
 800037e:	bd80      	pop	{r7, pc}
 8000380:	00030004 	.word	0x00030004

08000384 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8000384:	b580      	push	{r7, lr}
 8000386:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only 
  */
  hrtc.Instance = RTC;
 8000388:	4b0f      	ldr	r3, [pc, #60]	; (80003c8 <MX_RTC_Init+0x44>)
 800038a:	4a10      	ldr	r2, [pc, #64]	; (80003cc <MX_RTC_Init+0x48>)
 800038c:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 800038e:	4b0e      	ldr	r3, [pc, #56]	; (80003c8 <MX_RTC_Init+0x44>)
 8000390:	2200      	movs	r2, #0
 8000392:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8000394:	4b0c      	ldr	r3, [pc, #48]	; (80003c8 <MX_RTC_Init+0x44>)
 8000396:	227f      	movs	r2, #127	; 0x7f
 8000398:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 800039a:	4b0b      	ldr	r3, [pc, #44]	; (80003c8 <MX_RTC_Init+0x44>)
 800039c:	22ff      	movs	r2, #255	; 0xff
 800039e:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80003a0:	4b09      	ldr	r3, [pc, #36]	; (80003c8 <MX_RTC_Init+0x44>)
 80003a2:	2200      	movs	r2, #0
 80003a4:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80003a6:	4b08      	ldr	r3, [pc, #32]	; (80003c8 <MX_RTC_Init+0x44>)
 80003a8:	2200      	movs	r2, #0
 80003aa:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80003ac:	4b06      	ldr	r3, [pc, #24]	; (80003c8 <MX_RTC_Init+0x44>)
 80003ae:	2200      	movs	r2, #0
 80003b0:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80003b2:	4805      	ldr	r0, [pc, #20]	; (80003c8 <MX_RTC_Init+0x44>)
 80003b4:	f002 fe9e 	bl	80030f4 <HAL_RTC_Init>
 80003b8:	4603      	mov	r3, r0
 80003ba:	2b00      	cmp	r3, #0
 80003bc:	d001      	beq.n	80003c2 <MX_RTC_Init+0x3e>
  {
    Error_Handler();
 80003be:	f000 f8ff 	bl	80005c0 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80003c2:	bf00      	nop
 80003c4:	bd80      	pop	{r7, pc}
 80003c6:	bf00      	nop
 80003c8:	20000118 	.word	0x20000118
 80003cc:	40002800 	.word	0x40002800

080003d0 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80003d0:	b580      	push	{r7, lr}
 80003d2:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80003d4:	4b14      	ldr	r3, [pc, #80]	; (8000428 <MX_USART3_UART_Init+0x58>)
 80003d6:	4a15      	ldr	r2, [pc, #84]	; (800042c <MX_USART3_UART_Init+0x5c>)
 80003d8:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 38400;
 80003da:	4b13      	ldr	r3, [pc, #76]	; (8000428 <MX_USART3_UART_Init+0x58>)
 80003dc:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 80003e0:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80003e2:	4b11      	ldr	r3, [pc, #68]	; (8000428 <MX_USART3_UART_Init+0x58>)
 80003e4:	2200      	movs	r2, #0
 80003e6:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80003e8:	4b0f      	ldr	r3, [pc, #60]	; (8000428 <MX_USART3_UART_Init+0x58>)
 80003ea:	2200      	movs	r2, #0
 80003ec:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80003ee:	4b0e      	ldr	r3, [pc, #56]	; (8000428 <MX_USART3_UART_Init+0x58>)
 80003f0:	2200      	movs	r2, #0
 80003f2:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80003f4:	4b0c      	ldr	r3, [pc, #48]	; (8000428 <MX_USART3_UART_Init+0x58>)
 80003f6:	220c      	movs	r2, #12
 80003f8:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80003fa:	4b0b      	ldr	r3, [pc, #44]	; (8000428 <MX_USART3_UART_Init+0x58>)
 80003fc:	2200      	movs	r2, #0
 80003fe:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000400:	4b09      	ldr	r3, [pc, #36]	; (8000428 <MX_USART3_UART_Init+0x58>)
 8000402:	2200      	movs	r2, #0
 8000404:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000406:	4b08      	ldr	r3, [pc, #32]	; (8000428 <MX_USART3_UART_Init+0x58>)
 8000408:	2200      	movs	r2, #0
 800040a:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800040c:	4b06      	ldr	r3, [pc, #24]	; (8000428 <MX_USART3_UART_Init+0x58>)
 800040e:	2200      	movs	r2, #0
 8000410:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000412:	4805      	ldr	r0, [pc, #20]	; (8000428 <MX_USART3_UART_Init+0x58>)
 8000414:	f002 ff53 	bl	80032be <HAL_UART_Init>
 8000418:	4603      	mov	r3, r0
 800041a:	2b00      	cmp	r3, #0
 800041c:	d001      	beq.n	8000422 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 800041e:	f000 f8cf 	bl	80005c0 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000422:	bf00      	nop
 8000424:	bd80      	pop	{r7, pc}
 8000426:	bf00      	nop
 8000428:	20000098 	.word	0x20000098
 800042c:	40004800 	.word	0x40004800

08000430 <MX_USB_PCD_Init>:
  * @brief USB Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_PCD_Init(void)
{
 8000430:	b580      	push	{r7, lr}
 8000432:	af00      	add	r7, sp, #0
  /* USER CODE END USB_Init 0 */

  /* USER CODE BEGIN USB_Init 1 */

  /* USER CODE END USB_Init 1 */
  hpcd_USB_FS.Instance = USB;
 8000434:	4b0f      	ldr	r3, [pc, #60]	; (8000474 <MX_USB_PCD_Init+0x44>)
 8000436:	4a10      	ldr	r2, [pc, #64]	; (8000478 <MX_USB_PCD_Init+0x48>)
 8000438:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800043a:	4b0e      	ldr	r3, [pc, #56]	; (8000474 <MX_USB_PCD_Init+0x44>)
 800043c:	2208      	movs	r2, #8
 800043e:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8000440:	4b0c      	ldr	r3, [pc, #48]	; (8000474 <MX_USB_PCD_Init+0x44>)
 8000442:	2202      	movs	r2, #2
 8000444:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8000446:	4b0b      	ldr	r3, [pc, #44]	; (8000474 <MX_USB_PCD_Init+0x44>)
 8000448:	2202      	movs	r2, #2
 800044a:	611a      	str	r2, [r3, #16]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800044c:	4b09      	ldr	r3, [pc, #36]	; (8000474 <MX_USB_PCD_Init+0x44>)
 800044e:	2200      	movs	r2, #0
 8000450:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8000452:	4b08      	ldr	r3, [pc, #32]	; (8000474 <MX_USB_PCD_Init+0x44>)
 8000454:	2200      	movs	r2, #0
 8000456:	61da      	str	r2, [r3, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8000458:	4b06      	ldr	r3, [pc, #24]	; (8000474 <MX_USB_PCD_Init+0x44>)
 800045a:	2200      	movs	r2, #0
 800045c:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 800045e:	4805      	ldr	r0, [pc, #20]	; (8000474 <MX_USB_PCD_Init+0x44>)
 8000460:	f000 fdb6 	bl	8000fd0 <HAL_PCD_Init>
 8000464:	4603      	mov	r3, r0
 8000466:	2b00      	cmp	r3, #0
 8000468:	d001      	beq.n	800046e <MX_USB_PCD_Init+0x3e>
  {
    Error_Handler();
 800046a:	f000 f8a9 	bl	80005c0 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Init 2 */

  /* USER CODE END USB_Init 2 */

}
 800046e:	bf00      	nop
 8000470:	bd80      	pop	{r7, pc}
 8000472:	bf00      	nop
 8000474:	20000138 	.word	0x20000138
 8000478:	40005c00 	.word	0x40005c00

0800047c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800047c:	b580      	push	{r7, lr}
 800047e:	b08c      	sub	sp, #48	; 0x30
 8000480:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000482:	f107 031c 	add.w	r3, r7, #28
 8000486:	2200      	movs	r2, #0
 8000488:	601a      	str	r2, [r3, #0]
 800048a:	605a      	str	r2, [r3, #4]
 800048c:	609a      	str	r2, [r3, #8]
 800048e:	60da      	str	r2, [r3, #12]
 8000490:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000492:	4b46      	ldr	r3, [pc, #280]	; (80005ac <MX_GPIO_Init+0x130>)
 8000494:	695b      	ldr	r3, [r3, #20]
 8000496:	4a45      	ldr	r2, [pc, #276]	; (80005ac <MX_GPIO_Init+0x130>)
 8000498:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800049c:	6153      	str	r3, [r2, #20]
 800049e:	4b43      	ldr	r3, [pc, #268]	; (80005ac <MX_GPIO_Init+0x130>)
 80004a0:	695b      	ldr	r3, [r3, #20]
 80004a2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80004a6:	61bb      	str	r3, [r7, #24]
 80004a8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80004aa:	4b40      	ldr	r3, [pc, #256]	; (80005ac <MX_GPIO_Init+0x130>)
 80004ac:	695b      	ldr	r3, [r3, #20]
 80004ae:	4a3f      	ldr	r2, [pc, #252]	; (80005ac <MX_GPIO_Init+0x130>)
 80004b0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80004b4:	6153      	str	r3, [r2, #20]
 80004b6:	4b3d      	ldr	r3, [pc, #244]	; (80005ac <MX_GPIO_Init+0x130>)
 80004b8:	695b      	ldr	r3, [r3, #20]
 80004ba:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80004be:	617b      	str	r3, [r7, #20]
 80004c0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80004c2:	4b3a      	ldr	r3, [pc, #232]	; (80005ac <MX_GPIO_Init+0x130>)
 80004c4:	695b      	ldr	r3, [r3, #20]
 80004c6:	4a39      	ldr	r2, [pc, #228]	; (80005ac <MX_GPIO_Init+0x130>)
 80004c8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80004cc:	6153      	str	r3, [r2, #20]
 80004ce:	4b37      	ldr	r3, [pc, #220]	; (80005ac <MX_GPIO_Init+0x130>)
 80004d0:	695b      	ldr	r3, [r3, #20]
 80004d2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80004d6:	613b      	str	r3, [r7, #16]
 80004d8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80004da:	4b34      	ldr	r3, [pc, #208]	; (80005ac <MX_GPIO_Init+0x130>)
 80004dc:	695b      	ldr	r3, [r3, #20]
 80004de:	4a33      	ldr	r2, [pc, #204]	; (80005ac <MX_GPIO_Init+0x130>)
 80004e0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80004e4:	6153      	str	r3, [r2, #20]
 80004e6:	4b31      	ldr	r3, [pc, #196]	; (80005ac <MX_GPIO_Init+0x130>)
 80004e8:	695b      	ldr	r3, [r3, #20]
 80004ea:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80004ee:	60fb      	str	r3, [r7, #12]
 80004f0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80004f2:	4b2e      	ldr	r3, [pc, #184]	; (80005ac <MX_GPIO_Init+0x130>)
 80004f4:	695b      	ldr	r3, [r3, #20]
 80004f6:	4a2d      	ldr	r2, [pc, #180]	; (80005ac <MX_GPIO_Init+0x130>)
 80004f8:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80004fc:	6153      	str	r3, [r2, #20]
 80004fe:	4b2b      	ldr	r3, [pc, #172]	; (80005ac <MX_GPIO_Init+0x130>)
 8000500:	695b      	ldr	r3, [r3, #20]
 8000502:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8000506:	60bb      	str	r3, [r7, #8]
 8000508:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800050a:	4b28      	ldr	r3, [pc, #160]	; (80005ac <MX_GPIO_Init+0x130>)
 800050c:	695b      	ldr	r3, [r3, #20]
 800050e:	4a27      	ldr	r2, [pc, #156]	; (80005ac <MX_GPIO_Init+0x130>)
 8000510:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000514:	6153      	str	r3, [r2, #20]
 8000516:	4b25      	ldr	r3, [pc, #148]	; (80005ac <MX_GPIO_Init+0x130>)
 8000518:	695b      	ldr	r3, [r3, #20]
 800051a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800051e:	607b      	str	r3, [r7, #4]
 8000520:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8000522:	2200      	movs	r2, #0
 8000524:	f244 0181 	movw	r1, #16513	; 0x4081
 8000528:	4821      	ldr	r0, [pc, #132]	; (80005b0 <MX_GPIO_Init+0x134>)
 800052a:	f000 fd1f 	bl	8000f6c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 800052e:	2200      	movs	r2, #0
 8000530:	2140      	movs	r1, #64	; 0x40
 8000532:	4820      	ldr	r0, [pc, #128]	; (80005b4 <MX_GPIO_Init+0x138>)
 8000534:	f000 fd1a 	bl	8000f6c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8000538:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800053c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800053e:	4b1e      	ldr	r3, [pc, #120]	; (80005b8 <MX_GPIO_Init+0x13c>)
 8000540:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000542:	2300      	movs	r3, #0
 8000544:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8000546:	f107 031c 	add.w	r3, r7, #28
 800054a:	4619      	mov	r1, r3
 800054c:	481b      	ldr	r0, [pc, #108]	; (80005bc <MX_GPIO_Init+0x140>)
 800054e:	f000 fb83 	bl	8000c58 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8000552:	f244 0381 	movw	r3, #16513	; 0x4081
 8000556:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000558:	2301      	movs	r3, #1
 800055a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800055c:	2300      	movs	r3, #0
 800055e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000560:	2300      	movs	r3, #0
 8000562:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000564:	f107 031c 	add.w	r3, r7, #28
 8000568:	4619      	mov	r1, r3
 800056a:	4811      	ldr	r0, [pc, #68]	; (80005b0 <MX_GPIO_Init+0x134>)
 800056c:	f000 fb74 	bl	8000c58 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8000570:	2340      	movs	r3, #64	; 0x40
 8000572:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000574:	2301      	movs	r3, #1
 8000576:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000578:	2300      	movs	r3, #0
 800057a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800057c:	2300      	movs	r3, #0
 800057e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000580:	f107 031c 	add.w	r3, r7, #28
 8000584:	4619      	mov	r1, r3
 8000586:	480b      	ldr	r0, [pc, #44]	; (80005b4 <MX_GPIO_Init+0x138>)
 8000588:	f000 fb66 	bl	8000c58 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 800058c:	2380      	movs	r3, #128	; 0x80
 800058e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000590:	2300      	movs	r3, #0
 8000592:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000594:	2300      	movs	r3, #0
 8000596:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000598:	f107 031c 	add.w	r3, r7, #28
 800059c:	4619      	mov	r1, r3
 800059e:	4805      	ldr	r0, [pc, #20]	; (80005b4 <MX_GPIO_Init+0x138>)
 80005a0:	f000 fb5a 	bl	8000c58 <HAL_GPIO_Init>

}
 80005a4:	bf00      	nop
 80005a6:	3730      	adds	r7, #48	; 0x30
 80005a8:	46bd      	mov	sp, r7
 80005aa:	bd80      	pop	{r7, pc}
 80005ac:	40021000 	.word	0x40021000
 80005b0:	48000400 	.word	0x48000400
 80005b4:	48001800 	.word	0x48001800
 80005b8:	10110000 	.word	0x10110000
 80005bc:	48000800 	.word	0x48000800

080005c0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80005c0:	b480      	push	{r7}
 80005c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80005c4:	bf00      	nop
 80005c6:	46bd      	mov	sp, r7
 80005c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005cc:	4770      	bx	lr
	...

080005d0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80005d0:	b480      	push	{r7}
 80005d2:	b083      	sub	sp, #12
 80005d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80005d6:	4b0f      	ldr	r3, [pc, #60]	; (8000614 <HAL_MspInit+0x44>)
 80005d8:	699b      	ldr	r3, [r3, #24]
 80005da:	4a0e      	ldr	r2, [pc, #56]	; (8000614 <HAL_MspInit+0x44>)
 80005dc:	f043 0301 	orr.w	r3, r3, #1
 80005e0:	6193      	str	r3, [r2, #24]
 80005e2:	4b0c      	ldr	r3, [pc, #48]	; (8000614 <HAL_MspInit+0x44>)
 80005e4:	699b      	ldr	r3, [r3, #24]
 80005e6:	f003 0301 	and.w	r3, r3, #1
 80005ea:	607b      	str	r3, [r7, #4]
 80005ec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80005ee:	4b09      	ldr	r3, [pc, #36]	; (8000614 <HAL_MspInit+0x44>)
 80005f0:	69db      	ldr	r3, [r3, #28]
 80005f2:	4a08      	ldr	r2, [pc, #32]	; (8000614 <HAL_MspInit+0x44>)
 80005f4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80005f8:	61d3      	str	r3, [r2, #28]
 80005fa:	4b06      	ldr	r3, [pc, #24]	; (8000614 <HAL_MspInit+0x44>)
 80005fc:	69db      	ldr	r3, [r3, #28]
 80005fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000602:	603b      	str	r3, [r7, #0]
 8000604:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000606:	bf00      	nop
 8000608:	370c      	adds	r7, #12
 800060a:	46bd      	mov	sp, r7
 800060c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000610:	4770      	bx	lr
 8000612:	bf00      	nop
 8000614:	40021000 	.word	0x40021000

08000618 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8000618:	b480      	push	{r7}
 800061a:	b085      	sub	sp, #20
 800061c:	af00      	add	r7, sp, #0
 800061e:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8000620:	687b      	ldr	r3, [r7, #4]
 8000622:	681b      	ldr	r3, [r3, #0]
 8000624:	4a0d      	ldr	r2, [pc, #52]	; (800065c <HAL_RTC_MspInit+0x44>)
 8000626:	4293      	cmp	r3, r2
 8000628:	d111      	bne.n	800064e <HAL_RTC_MspInit+0x36>
 800062a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800062e:	60fb      	str	r3, [r7, #12]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000630:	68fb      	ldr	r3, [r7, #12]
 8000632:	fa93 f3a3 	rbit	r3, r3
 8000636:	60bb      	str	r3, [r7, #8]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8000638:	68bb      	ldr	r3, [r7, #8]
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 800063a:	fab3 f383 	clz	r3, r3
 800063e:	b2db      	uxtb	r3, r3
 8000640:	461a      	mov	r2, r3
 8000642:	4b07      	ldr	r3, [pc, #28]	; (8000660 <HAL_RTC_MspInit+0x48>)
 8000644:	4413      	add	r3, r2
 8000646:	009b      	lsls	r3, r3, #2
 8000648:	461a      	mov	r2, r3
 800064a:	2301      	movs	r3, #1
 800064c:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 800064e:	bf00      	nop
 8000650:	3714      	adds	r7, #20
 8000652:	46bd      	mov	sp, r7
 8000654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000658:	4770      	bx	lr
 800065a:	bf00      	nop
 800065c:	40002800 	.word	0x40002800
 8000660:	10908100 	.word	0x10908100

08000664 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000664:	b580      	push	{r7, lr}
 8000666:	b08a      	sub	sp, #40	; 0x28
 8000668:	af00      	add	r7, sp, #0
 800066a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800066c:	f107 0314 	add.w	r3, r7, #20
 8000670:	2200      	movs	r2, #0
 8000672:	601a      	str	r2, [r3, #0]
 8000674:	605a      	str	r2, [r3, #4]
 8000676:	609a      	str	r2, [r3, #8]
 8000678:	60da      	str	r2, [r3, #12]
 800067a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 800067c:	687b      	ldr	r3, [r7, #4]
 800067e:	681b      	ldr	r3, [r3, #0]
 8000680:	4a17      	ldr	r2, [pc, #92]	; (80006e0 <HAL_UART_MspInit+0x7c>)
 8000682:	4293      	cmp	r3, r2
 8000684:	d128      	bne.n	80006d8 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000686:	4b17      	ldr	r3, [pc, #92]	; (80006e4 <HAL_UART_MspInit+0x80>)
 8000688:	69db      	ldr	r3, [r3, #28]
 800068a:	4a16      	ldr	r2, [pc, #88]	; (80006e4 <HAL_UART_MspInit+0x80>)
 800068c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000690:	61d3      	str	r3, [r2, #28]
 8000692:	4b14      	ldr	r3, [pc, #80]	; (80006e4 <HAL_UART_MspInit+0x80>)
 8000694:	69db      	ldr	r3, [r3, #28]
 8000696:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800069a:	613b      	str	r3, [r7, #16]
 800069c:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800069e:	4b11      	ldr	r3, [pc, #68]	; (80006e4 <HAL_UART_MspInit+0x80>)
 80006a0:	695b      	ldr	r3, [r3, #20]
 80006a2:	4a10      	ldr	r2, [pc, #64]	; (80006e4 <HAL_UART_MspInit+0x80>)
 80006a4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80006a8:	6153      	str	r3, [r2, #20]
 80006aa:	4b0e      	ldr	r3, [pc, #56]	; (80006e4 <HAL_UART_MspInit+0x80>)
 80006ac:	695b      	ldr	r3, [r3, #20]
 80006ae:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80006b2:	60fb      	str	r3, [r7, #12]
 80006b4:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration    
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX 
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 80006b6:	f44f 7340 	mov.w	r3, #768	; 0x300
 80006ba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80006bc:	2302      	movs	r3, #2
 80006be:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006c0:	2300      	movs	r3, #0
 80006c2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80006c4:	2303      	movs	r3, #3
 80006c6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80006c8:	2307      	movs	r3, #7
 80006ca:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80006cc:	f107 0314 	add.w	r3, r7, #20
 80006d0:	4619      	mov	r1, r3
 80006d2:	4805      	ldr	r0, [pc, #20]	; (80006e8 <HAL_UART_MspInit+0x84>)
 80006d4:	f000 fac0 	bl	8000c58 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80006d8:	bf00      	nop
 80006da:	3728      	adds	r7, #40	; 0x28
 80006dc:	46bd      	mov	sp, r7
 80006de:	bd80      	pop	{r7, pc}
 80006e0:	40004800 	.word	0x40004800
 80006e4:	40021000 	.word	0x40021000
 80006e8:	48000c00 	.word	0x48000c00

080006ec <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 80006ec:	b580      	push	{r7, lr}
 80006ee:	b084      	sub	sp, #16
 80006f0:	af00      	add	r7, sp, #0
 80006f2:	6078      	str	r0, [r7, #4]
  if(hpcd->Instance==USB)
 80006f4:	687b      	ldr	r3, [r7, #4]
 80006f6:	681b      	ldr	r3, [r3, #0]
 80006f8:	4a0d      	ldr	r2, [pc, #52]	; (8000730 <HAL_PCD_MspInit+0x44>)
 80006fa:	4293      	cmp	r3, r2
 80006fc:	d113      	bne.n	8000726 <HAL_PCD_MspInit+0x3a>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 80006fe:	4b0d      	ldr	r3, [pc, #52]	; (8000734 <HAL_PCD_MspInit+0x48>)
 8000700:	69db      	ldr	r3, [r3, #28]
 8000702:	4a0c      	ldr	r2, [pc, #48]	; (8000734 <HAL_PCD_MspInit+0x48>)
 8000704:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8000708:	61d3      	str	r3, [r2, #28]
 800070a:	4b0a      	ldr	r3, [pc, #40]	; (8000734 <HAL_PCD_MspInit+0x48>)
 800070c:	69db      	ldr	r3, [r3, #28]
 800070e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8000712:	60fb      	str	r3, [r7, #12]
 8000714:	68fb      	ldr	r3, [r7, #12]
    /* USB interrupt Init */
    HAL_NVIC_SetPriority(USB_LP_CAN_RX0_IRQn, 0, 0);
 8000716:	2200      	movs	r2, #0
 8000718:	2100      	movs	r1, #0
 800071a:	2014      	movs	r0, #20
 800071c:	f000 fa65 	bl	8000bea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN_RX0_IRQn);
 8000720:	2014      	movs	r0, #20
 8000722:	f000 fa7e 	bl	8000c22 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }

}
 8000726:	bf00      	nop
 8000728:	3710      	adds	r7, #16
 800072a:	46bd      	mov	sp, r7
 800072c:	bd80      	pop	{r7, pc}
 800072e:	bf00      	nop
 8000730:	40005c00 	.word	0x40005c00
 8000734:	40021000 	.word	0x40021000

08000738 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000738:	b480      	push	{r7}
 800073a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800073c:	bf00      	nop
 800073e:	46bd      	mov	sp, r7
 8000740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000744:	4770      	bx	lr

08000746 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000746:	b480      	push	{r7}
 8000748:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800074a:	e7fe      	b.n	800074a <HardFault_Handler+0x4>

0800074c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800074c:	b480      	push	{r7}
 800074e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000750:	e7fe      	b.n	8000750 <MemManage_Handler+0x4>

08000752 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000752:	b480      	push	{r7}
 8000754:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000756:	e7fe      	b.n	8000756 <BusFault_Handler+0x4>

08000758 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000758:	b480      	push	{r7}
 800075a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800075c:	e7fe      	b.n	800075c <UsageFault_Handler+0x4>

0800075e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800075e:	b480      	push	{r7}
 8000760:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000762:	bf00      	nop
 8000764:	46bd      	mov	sp, r7
 8000766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800076a:	4770      	bx	lr

0800076c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800076c:	b480      	push	{r7}
 800076e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000770:	bf00      	nop
 8000772:	46bd      	mov	sp, r7
 8000774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000778:	4770      	bx	lr

0800077a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800077a:	b480      	push	{r7}
 800077c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800077e:	bf00      	nop
 8000780:	46bd      	mov	sp, r7
 8000782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000786:	4770      	bx	lr

08000788 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000788:	b580      	push	{r7, lr}
 800078a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800078c:	f000 f910 	bl	80009b0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000790:	bf00      	nop
 8000792:	bd80      	pop	{r7, pc}

08000794 <USB_LP_CAN_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN_RX0 interrupts.
  */
void USB_LP_CAN_RX0_IRQHandler(void)
{
 8000794:	b580      	push	{r7, lr}
 8000796:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN_RX0_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8000798:	4802      	ldr	r0, [pc, #8]	; (80007a4 <USB_LP_CAN_RX0_IRQHandler+0x10>)
 800079a:	f000 fccd 	bl	8001138 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN_RX0_IRQn 1 */
}
 800079e:	bf00      	nop
 80007a0:	bd80      	pop	{r7, pc}
 80007a2:	bf00      	nop
 80007a4:	20000138 	.word	0x20000138

080007a8 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80007a8:	b580      	push	{r7, lr}
 80007aa:	b086      	sub	sp, #24
 80007ac:	af00      	add	r7, sp, #0
 80007ae:	60f8      	str	r0, [r7, #12]
 80007b0:	60b9      	str	r1, [r7, #8]
 80007b2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80007b4:	2300      	movs	r3, #0
 80007b6:	617b      	str	r3, [r7, #20]
 80007b8:	e00a      	b.n	80007d0 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80007ba:	f3af 8000 	nop.w
 80007be:	4601      	mov	r1, r0
 80007c0:	68bb      	ldr	r3, [r7, #8]
 80007c2:	1c5a      	adds	r2, r3, #1
 80007c4:	60ba      	str	r2, [r7, #8]
 80007c6:	b2ca      	uxtb	r2, r1
 80007c8:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80007ca:	697b      	ldr	r3, [r7, #20]
 80007cc:	3301      	adds	r3, #1
 80007ce:	617b      	str	r3, [r7, #20]
 80007d0:	697a      	ldr	r2, [r7, #20]
 80007d2:	687b      	ldr	r3, [r7, #4]
 80007d4:	429a      	cmp	r2, r3
 80007d6:	dbf0      	blt.n	80007ba <_read+0x12>
	}

return len;
 80007d8:	687b      	ldr	r3, [r7, #4]
}
 80007da:	4618      	mov	r0, r3
 80007dc:	3718      	adds	r7, #24
 80007de:	46bd      	mov	sp, r7
 80007e0:	bd80      	pop	{r7, pc}

080007e2 <_close>:
	}
	return len;
}

int _close(int file)
{
 80007e2:	b480      	push	{r7}
 80007e4:	b083      	sub	sp, #12
 80007e6:	af00      	add	r7, sp, #0
 80007e8:	6078      	str	r0, [r7, #4]
	return -1;
 80007ea:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80007ee:	4618      	mov	r0, r3
 80007f0:	370c      	adds	r7, #12
 80007f2:	46bd      	mov	sp, r7
 80007f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007f8:	4770      	bx	lr

080007fa <_fstat>:


int _fstat(int file, struct stat *st)
{
 80007fa:	b480      	push	{r7}
 80007fc:	b083      	sub	sp, #12
 80007fe:	af00      	add	r7, sp, #0
 8000800:	6078      	str	r0, [r7, #4]
 8000802:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000804:	683b      	ldr	r3, [r7, #0]
 8000806:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800080a:	605a      	str	r2, [r3, #4]
	return 0;
 800080c:	2300      	movs	r3, #0
}
 800080e:	4618      	mov	r0, r3
 8000810:	370c      	adds	r7, #12
 8000812:	46bd      	mov	sp, r7
 8000814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000818:	4770      	bx	lr

0800081a <_isatty>:

int _isatty(int file)
{
 800081a:	b480      	push	{r7}
 800081c:	b083      	sub	sp, #12
 800081e:	af00      	add	r7, sp, #0
 8000820:	6078      	str	r0, [r7, #4]
	return 1;
 8000822:	2301      	movs	r3, #1
}
 8000824:	4618      	mov	r0, r3
 8000826:	370c      	adds	r7, #12
 8000828:	46bd      	mov	sp, r7
 800082a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800082e:	4770      	bx	lr

08000830 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000830:	b480      	push	{r7}
 8000832:	b085      	sub	sp, #20
 8000834:	af00      	add	r7, sp, #0
 8000836:	60f8      	str	r0, [r7, #12]
 8000838:	60b9      	str	r1, [r7, #8]
 800083a:	607a      	str	r2, [r7, #4]
	return 0;
 800083c:	2300      	movs	r3, #0
}
 800083e:	4618      	mov	r0, r3
 8000840:	3714      	adds	r7, #20
 8000842:	46bd      	mov	sp, r7
 8000844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000848:	4770      	bx	lr
	...

0800084c <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 800084c:	b580      	push	{r7, lr}
 800084e:	b084      	sub	sp, #16
 8000850:	af00      	add	r7, sp, #0
 8000852:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8000854:	4b11      	ldr	r3, [pc, #68]	; (800089c <_sbrk+0x50>)
 8000856:	681b      	ldr	r3, [r3, #0]
 8000858:	2b00      	cmp	r3, #0
 800085a:	d102      	bne.n	8000862 <_sbrk+0x16>
		heap_end = &end;
 800085c:	4b0f      	ldr	r3, [pc, #60]	; (800089c <_sbrk+0x50>)
 800085e:	4a10      	ldr	r2, [pc, #64]	; (80008a0 <_sbrk+0x54>)
 8000860:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8000862:	4b0e      	ldr	r3, [pc, #56]	; (800089c <_sbrk+0x50>)
 8000864:	681b      	ldr	r3, [r3, #0]
 8000866:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8000868:	4b0c      	ldr	r3, [pc, #48]	; (800089c <_sbrk+0x50>)
 800086a:	681a      	ldr	r2, [r3, #0]
 800086c:	687b      	ldr	r3, [r7, #4]
 800086e:	4413      	add	r3, r2
 8000870:	466a      	mov	r2, sp
 8000872:	4293      	cmp	r3, r2
 8000874:	d907      	bls.n	8000886 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8000876:	f003 fd5d 	bl	8004334 <__errno>
 800087a:	4602      	mov	r2, r0
 800087c:	230c      	movs	r3, #12
 800087e:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8000880:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000884:	e006      	b.n	8000894 <_sbrk+0x48>
	}

	heap_end += incr;
 8000886:	4b05      	ldr	r3, [pc, #20]	; (800089c <_sbrk+0x50>)
 8000888:	681a      	ldr	r2, [r3, #0]
 800088a:	687b      	ldr	r3, [r7, #4]
 800088c:	4413      	add	r3, r2
 800088e:	4a03      	ldr	r2, [pc, #12]	; (800089c <_sbrk+0x50>)
 8000890:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8000892:	68fb      	ldr	r3, [r7, #12]
}
 8000894:	4618      	mov	r0, r3
 8000896:	3710      	adds	r7, #16
 8000898:	46bd      	mov	sp, r7
 800089a:	bd80      	pop	{r7, pc}
 800089c:	2000008c 	.word	0x2000008c
 80008a0:	200003b0 	.word	0x200003b0

080008a4 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80008a4:	b480      	push	{r7}
 80008a6:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80008a8:	4b08      	ldr	r3, [pc, #32]	; (80008cc <SystemInit+0x28>)
 80008aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80008ae:	4a07      	ldr	r2, [pc, #28]	; (80008cc <SystemInit+0x28>)
 80008b0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80008b4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80008b8:	4b04      	ldr	r3, [pc, #16]	; (80008cc <SystemInit+0x28>)
 80008ba:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80008be:	609a      	str	r2, [r3, #8]
#endif
}
 80008c0:	bf00      	nop
 80008c2:	46bd      	mov	sp, r7
 80008c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008c8:	4770      	bx	lr
 80008ca:	bf00      	nop
 80008cc:	e000ed00 	.word	0xe000ed00

080008d0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80008d0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000908 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 80008d4:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 80008d6:	e003      	b.n	80008e0 <LoopCopyDataInit>

080008d8 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 80008d8:	4b0c      	ldr	r3, [pc, #48]	; (800090c <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 80008da:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 80008dc:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 80008de:	3104      	adds	r1, #4

080008e0 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 80008e0:	480b      	ldr	r0, [pc, #44]	; (8000910 <LoopForever+0xa>)
	ldr	r3, =_edata
 80008e2:	4b0c      	ldr	r3, [pc, #48]	; (8000914 <LoopForever+0xe>)
	adds	r2, r0, r1
 80008e4:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 80008e6:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 80008e8:	d3f6      	bcc.n	80008d8 <CopyDataInit>
	ldr	r2, =_sbss
 80008ea:	4a0b      	ldr	r2, [pc, #44]	; (8000918 <LoopForever+0x12>)
	b	LoopFillZerobss
 80008ec:	e002      	b.n	80008f4 <LoopFillZerobss>

080008ee <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 80008ee:	2300      	movs	r3, #0
	str	r3, [r2], #4
 80008f0:	f842 3b04 	str.w	r3, [r2], #4

080008f4 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 80008f4:	4b09      	ldr	r3, [pc, #36]	; (800091c <LoopForever+0x16>)
	cmp	r2, r3
 80008f6:	429a      	cmp	r2, r3
	bcc	FillZerobss
 80008f8:	d3f9      	bcc.n	80008ee <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80008fa:	f7ff ffd3 	bl	80008a4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80008fe:	f003 fd1f 	bl	8004340 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000902:	f7ff fc7b 	bl	80001fc <main>

08000906 <LoopForever>:

LoopForever:
    b LoopForever
 8000906:	e7fe      	b.n	8000906 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000908:	20010000 	.word	0x20010000
	ldr	r3, =_sidata
 800090c:	08004d44 	.word	0x08004d44
	ldr	r0, =_sdata
 8000910:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8000914:	20000070 	.word	0x20000070
	ldr	r2, =_sbss
 8000918:	20000070 	.word	0x20000070
	ldr	r3, = _ebss
 800091c:	200003ac 	.word	0x200003ac

08000920 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000920:	e7fe      	b.n	8000920 <ADC1_2_IRQHandler>
	...

08000924 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000924:	b580      	push	{r7, lr}
 8000926:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000928:	4b08      	ldr	r3, [pc, #32]	; (800094c <HAL_Init+0x28>)
 800092a:	681b      	ldr	r3, [r3, #0]
 800092c:	4a07      	ldr	r2, [pc, #28]	; (800094c <HAL_Init+0x28>)
 800092e:	f043 0310 	orr.w	r3, r3, #16
 8000932:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000934:	2003      	movs	r0, #3
 8000936:	f000 f94d 	bl	8000bd4 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800093a:	2000      	movs	r0, #0
 800093c:	f000 f808 	bl	8000950 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000940:	f7ff fe46 	bl	80005d0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000944:	2300      	movs	r3, #0
}
 8000946:	4618      	mov	r0, r3
 8000948:	bd80      	pop	{r7, pc}
 800094a:	bf00      	nop
 800094c:	40022000 	.word	0x40022000

08000950 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000950:	b580      	push	{r7, lr}
 8000952:	b082      	sub	sp, #8
 8000954:	af00      	add	r7, sp, #0
 8000956:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000958:	4b12      	ldr	r3, [pc, #72]	; (80009a4 <HAL_InitTick+0x54>)
 800095a:	681a      	ldr	r2, [r3, #0]
 800095c:	4b12      	ldr	r3, [pc, #72]	; (80009a8 <HAL_InitTick+0x58>)
 800095e:	781b      	ldrb	r3, [r3, #0]
 8000960:	4619      	mov	r1, r3
 8000962:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000966:	fbb3 f3f1 	udiv	r3, r3, r1
 800096a:	fbb2 f3f3 	udiv	r3, r2, r3
 800096e:	4618      	mov	r0, r3
 8000970:	f000 f965 	bl	8000c3e <HAL_SYSTICK_Config>
 8000974:	4603      	mov	r3, r0
 8000976:	2b00      	cmp	r3, #0
 8000978:	d001      	beq.n	800097e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800097a:	2301      	movs	r3, #1
 800097c:	e00e      	b.n	800099c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800097e:	687b      	ldr	r3, [r7, #4]
 8000980:	2b0f      	cmp	r3, #15
 8000982:	d80a      	bhi.n	800099a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000984:	2200      	movs	r2, #0
 8000986:	6879      	ldr	r1, [r7, #4]
 8000988:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800098c:	f000 f92d 	bl	8000bea <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000990:	4a06      	ldr	r2, [pc, #24]	; (80009ac <HAL_InitTick+0x5c>)
 8000992:	687b      	ldr	r3, [r7, #4]
 8000994:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8000996:	2300      	movs	r3, #0
 8000998:	e000      	b.n	800099c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800099a:	2301      	movs	r3, #1
}
 800099c:	4618      	mov	r0, r3
 800099e:	3708      	adds	r7, #8
 80009a0:	46bd      	mov	sp, r7
 80009a2:	bd80      	pop	{r7, pc}
 80009a4:	20000000 	.word	0x20000000
 80009a8:	20000008 	.word	0x20000008
 80009ac:	20000004 	.word	0x20000004

080009b0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80009b0:	b480      	push	{r7}
 80009b2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80009b4:	4b06      	ldr	r3, [pc, #24]	; (80009d0 <HAL_IncTick+0x20>)
 80009b6:	781b      	ldrb	r3, [r3, #0]
 80009b8:	461a      	mov	r2, r3
 80009ba:	4b06      	ldr	r3, [pc, #24]	; (80009d4 <HAL_IncTick+0x24>)
 80009bc:	681b      	ldr	r3, [r3, #0]
 80009be:	4413      	add	r3, r2
 80009c0:	4a04      	ldr	r2, [pc, #16]	; (80009d4 <HAL_IncTick+0x24>)
 80009c2:	6013      	str	r3, [r2, #0]
}
 80009c4:	bf00      	nop
 80009c6:	46bd      	mov	sp, r7
 80009c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009cc:	4770      	bx	lr
 80009ce:	bf00      	nop
 80009d0:	20000008 	.word	0x20000008
 80009d4:	200003a4 	.word	0x200003a4

080009d8 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80009d8:	b480      	push	{r7}
 80009da:	af00      	add	r7, sp, #0
  return uwTick;  
 80009dc:	4b03      	ldr	r3, [pc, #12]	; (80009ec <HAL_GetTick+0x14>)
 80009de:	681b      	ldr	r3, [r3, #0]
}
 80009e0:	4618      	mov	r0, r3
 80009e2:	46bd      	mov	sp, r7
 80009e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009e8:	4770      	bx	lr
 80009ea:	bf00      	nop
 80009ec:	200003a4 	.word	0x200003a4

080009f0 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80009f0:	b580      	push	{r7, lr}
 80009f2:	b084      	sub	sp, #16
 80009f4:	af00      	add	r7, sp, #0
 80009f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80009f8:	f7ff ffee 	bl	80009d8 <HAL_GetTick>
 80009fc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80009fe:	687b      	ldr	r3, [r7, #4]
 8000a00:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000a02:	68fb      	ldr	r3, [r7, #12]
 8000a04:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000a08:	d005      	beq.n	8000a16 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000a0a:	4b09      	ldr	r3, [pc, #36]	; (8000a30 <HAL_Delay+0x40>)
 8000a0c:	781b      	ldrb	r3, [r3, #0]
 8000a0e:	461a      	mov	r2, r3
 8000a10:	68fb      	ldr	r3, [r7, #12]
 8000a12:	4413      	add	r3, r2
 8000a14:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8000a16:	bf00      	nop
 8000a18:	f7ff ffde 	bl	80009d8 <HAL_GetTick>
 8000a1c:	4602      	mov	r2, r0
 8000a1e:	68bb      	ldr	r3, [r7, #8]
 8000a20:	1ad3      	subs	r3, r2, r3
 8000a22:	68fa      	ldr	r2, [r7, #12]
 8000a24:	429a      	cmp	r2, r3
 8000a26:	d8f7      	bhi.n	8000a18 <HAL_Delay+0x28>
  {
  }
}
 8000a28:	bf00      	nop
 8000a2a:	3710      	adds	r7, #16
 8000a2c:	46bd      	mov	sp, r7
 8000a2e:	bd80      	pop	{r7, pc}
 8000a30:	20000008 	.word	0x20000008

08000a34 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000a34:	b480      	push	{r7}
 8000a36:	b085      	sub	sp, #20
 8000a38:	af00      	add	r7, sp, #0
 8000a3a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000a3c:	687b      	ldr	r3, [r7, #4]
 8000a3e:	f003 0307 	and.w	r3, r3, #7
 8000a42:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000a44:	4b0c      	ldr	r3, [pc, #48]	; (8000a78 <__NVIC_SetPriorityGrouping+0x44>)
 8000a46:	68db      	ldr	r3, [r3, #12]
 8000a48:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000a4a:	68ba      	ldr	r2, [r7, #8]
 8000a4c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000a50:	4013      	ands	r3, r2
 8000a52:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000a54:	68fb      	ldr	r3, [r7, #12]
 8000a56:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000a58:	68bb      	ldr	r3, [r7, #8]
 8000a5a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000a5c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000a60:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000a64:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000a66:	4a04      	ldr	r2, [pc, #16]	; (8000a78 <__NVIC_SetPriorityGrouping+0x44>)
 8000a68:	68bb      	ldr	r3, [r7, #8]
 8000a6a:	60d3      	str	r3, [r2, #12]
}
 8000a6c:	bf00      	nop
 8000a6e:	3714      	adds	r7, #20
 8000a70:	46bd      	mov	sp, r7
 8000a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a76:	4770      	bx	lr
 8000a78:	e000ed00 	.word	0xe000ed00

08000a7c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000a7c:	b480      	push	{r7}
 8000a7e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000a80:	4b04      	ldr	r3, [pc, #16]	; (8000a94 <__NVIC_GetPriorityGrouping+0x18>)
 8000a82:	68db      	ldr	r3, [r3, #12]
 8000a84:	0a1b      	lsrs	r3, r3, #8
 8000a86:	f003 0307 	and.w	r3, r3, #7
}
 8000a8a:	4618      	mov	r0, r3
 8000a8c:	46bd      	mov	sp, r7
 8000a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a92:	4770      	bx	lr
 8000a94:	e000ed00 	.word	0xe000ed00

08000a98 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000a98:	b480      	push	{r7}
 8000a9a:	b083      	sub	sp, #12
 8000a9c:	af00      	add	r7, sp, #0
 8000a9e:	4603      	mov	r3, r0
 8000aa0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000aa2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000aa6:	2b00      	cmp	r3, #0
 8000aa8:	db0b      	blt.n	8000ac2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000aaa:	79fb      	ldrb	r3, [r7, #7]
 8000aac:	f003 021f 	and.w	r2, r3, #31
 8000ab0:	4907      	ldr	r1, [pc, #28]	; (8000ad0 <__NVIC_EnableIRQ+0x38>)
 8000ab2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ab6:	095b      	lsrs	r3, r3, #5
 8000ab8:	2001      	movs	r0, #1
 8000aba:	fa00 f202 	lsl.w	r2, r0, r2
 8000abe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000ac2:	bf00      	nop
 8000ac4:	370c      	adds	r7, #12
 8000ac6:	46bd      	mov	sp, r7
 8000ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000acc:	4770      	bx	lr
 8000ace:	bf00      	nop
 8000ad0:	e000e100 	.word	0xe000e100

08000ad4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000ad4:	b480      	push	{r7}
 8000ad6:	b083      	sub	sp, #12
 8000ad8:	af00      	add	r7, sp, #0
 8000ada:	4603      	mov	r3, r0
 8000adc:	6039      	str	r1, [r7, #0]
 8000ade:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ae0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ae4:	2b00      	cmp	r3, #0
 8000ae6:	db0a      	blt.n	8000afe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ae8:	683b      	ldr	r3, [r7, #0]
 8000aea:	b2da      	uxtb	r2, r3
 8000aec:	490c      	ldr	r1, [pc, #48]	; (8000b20 <__NVIC_SetPriority+0x4c>)
 8000aee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000af2:	0112      	lsls	r2, r2, #4
 8000af4:	b2d2      	uxtb	r2, r2
 8000af6:	440b      	add	r3, r1
 8000af8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000afc:	e00a      	b.n	8000b14 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000afe:	683b      	ldr	r3, [r7, #0]
 8000b00:	b2da      	uxtb	r2, r3
 8000b02:	4908      	ldr	r1, [pc, #32]	; (8000b24 <__NVIC_SetPriority+0x50>)
 8000b04:	79fb      	ldrb	r3, [r7, #7]
 8000b06:	f003 030f 	and.w	r3, r3, #15
 8000b0a:	3b04      	subs	r3, #4
 8000b0c:	0112      	lsls	r2, r2, #4
 8000b0e:	b2d2      	uxtb	r2, r2
 8000b10:	440b      	add	r3, r1
 8000b12:	761a      	strb	r2, [r3, #24]
}
 8000b14:	bf00      	nop
 8000b16:	370c      	adds	r7, #12
 8000b18:	46bd      	mov	sp, r7
 8000b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b1e:	4770      	bx	lr
 8000b20:	e000e100 	.word	0xe000e100
 8000b24:	e000ed00 	.word	0xe000ed00

08000b28 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000b28:	b480      	push	{r7}
 8000b2a:	b089      	sub	sp, #36	; 0x24
 8000b2c:	af00      	add	r7, sp, #0
 8000b2e:	60f8      	str	r0, [r7, #12]
 8000b30:	60b9      	str	r1, [r7, #8]
 8000b32:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000b34:	68fb      	ldr	r3, [r7, #12]
 8000b36:	f003 0307 	and.w	r3, r3, #7
 8000b3a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000b3c:	69fb      	ldr	r3, [r7, #28]
 8000b3e:	f1c3 0307 	rsb	r3, r3, #7
 8000b42:	2b04      	cmp	r3, #4
 8000b44:	bf28      	it	cs
 8000b46:	2304      	movcs	r3, #4
 8000b48:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000b4a:	69fb      	ldr	r3, [r7, #28]
 8000b4c:	3304      	adds	r3, #4
 8000b4e:	2b06      	cmp	r3, #6
 8000b50:	d902      	bls.n	8000b58 <NVIC_EncodePriority+0x30>
 8000b52:	69fb      	ldr	r3, [r7, #28]
 8000b54:	3b03      	subs	r3, #3
 8000b56:	e000      	b.n	8000b5a <NVIC_EncodePriority+0x32>
 8000b58:	2300      	movs	r3, #0
 8000b5a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b5c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000b60:	69bb      	ldr	r3, [r7, #24]
 8000b62:	fa02 f303 	lsl.w	r3, r2, r3
 8000b66:	43da      	mvns	r2, r3
 8000b68:	68bb      	ldr	r3, [r7, #8]
 8000b6a:	401a      	ands	r2, r3
 8000b6c:	697b      	ldr	r3, [r7, #20]
 8000b6e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000b70:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000b74:	697b      	ldr	r3, [r7, #20]
 8000b76:	fa01 f303 	lsl.w	r3, r1, r3
 8000b7a:	43d9      	mvns	r1, r3
 8000b7c:	687b      	ldr	r3, [r7, #4]
 8000b7e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b80:	4313      	orrs	r3, r2
         );
}
 8000b82:	4618      	mov	r0, r3
 8000b84:	3724      	adds	r7, #36	; 0x24
 8000b86:	46bd      	mov	sp, r7
 8000b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b8c:	4770      	bx	lr
	...

08000b90 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000b90:	b580      	push	{r7, lr}
 8000b92:	b082      	sub	sp, #8
 8000b94:	af00      	add	r7, sp, #0
 8000b96:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	3b01      	subs	r3, #1
 8000b9c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000ba0:	d301      	bcc.n	8000ba6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000ba2:	2301      	movs	r3, #1
 8000ba4:	e00f      	b.n	8000bc6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000ba6:	4a0a      	ldr	r2, [pc, #40]	; (8000bd0 <SysTick_Config+0x40>)
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	3b01      	subs	r3, #1
 8000bac:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000bae:	210f      	movs	r1, #15
 8000bb0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000bb4:	f7ff ff8e 	bl	8000ad4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000bb8:	4b05      	ldr	r3, [pc, #20]	; (8000bd0 <SysTick_Config+0x40>)
 8000bba:	2200      	movs	r2, #0
 8000bbc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000bbe:	4b04      	ldr	r3, [pc, #16]	; (8000bd0 <SysTick_Config+0x40>)
 8000bc0:	2207      	movs	r2, #7
 8000bc2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000bc4:	2300      	movs	r3, #0
}
 8000bc6:	4618      	mov	r0, r3
 8000bc8:	3708      	adds	r7, #8
 8000bca:	46bd      	mov	sp, r7
 8000bcc:	bd80      	pop	{r7, pc}
 8000bce:	bf00      	nop
 8000bd0:	e000e010 	.word	0xe000e010

08000bd4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000bd4:	b580      	push	{r7, lr}
 8000bd6:	b082      	sub	sp, #8
 8000bd8:	af00      	add	r7, sp, #0
 8000bda:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000bdc:	6878      	ldr	r0, [r7, #4]
 8000bde:	f7ff ff29 	bl	8000a34 <__NVIC_SetPriorityGrouping>
}
 8000be2:	bf00      	nop
 8000be4:	3708      	adds	r7, #8
 8000be6:	46bd      	mov	sp, r7
 8000be8:	bd80      	pop	{r7, pc}

08000bea <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000bea:	b580      	push	{r7, lr}
 8000bec:	b086      	sub	sp, #24
 8000bee:	af00      	add	r7, sp, #0
 8000bf0:	4603      	mov	r3, r0
 8000bf2:	60b9      	str	r1, [r7, #8]
 8000bf4:	607a      	str	r2, [r7, #4]
 8000bf6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000bf8:	2300      	movs	r3, #0
 8000bfa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000bfc:	f7ff ff3e 	bl	8000a7c <__NVIC_GetPriorityGrouping>
 8000c00:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000c02:	687a      	ldr	r2, [r7, #4]
 8000c04:	68b9      	ldr	r1, [r7, #8]
 8000c06:	6978      	ldr	r0, [r7, #20]
 8000c08:	f7ff ff8e 	bl	8000b28 <NVIC_EncodePriority>
 8000c0c:	4602      	mov	r2, r0
 8000c0e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000c12:	4611      	mov	r1, r2
 8000c14:	4618      	mov	r0, r3
 8000c16:	f7ff ff5d 	bl	8000ad4 <__NVIC_SetPriority>
}
 8000c1a:	bf00      	nop
 8000c1c:	3718      	adds	r7, #24
 8000c1e:	46bd      	mov	sp, r7
 8000c20:	bd80      	pop	{r7, pc}

08000c22 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000c22:	b580      	push	{r7, lr}
 8000c24:	b082      	sub	sp, #8
 8000c26:	af00      	add	r7, sp, #0
 8000c28:	4603      	mov	r3, r0
 8000c2a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000c2c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c30:	4618      	mov	r0, r3
 8000c32:	f7ff ff31 	bl	8000a98 <__NVIC_EnableIRQ>
}
 8000c36:	bf00      	nop
 8000c38:	3708      	adds	r7, #8
 8000c3a:	46bd      	mov	sp, r7
 8000c3c:	bd80      	pop	{r7, pc}

08000c3e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000c3e:	b580      	push	{r7, lr}
 8000c40:	b082      	sub	sp, #8
 8000c42:	af00      	add	r7, sp, #0
 8000c44:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000c46:	6878      	ldr	r0, [r7, #4]
 8000c48:	f7ff ffa2 	bl	8000b90 <SysTick_Config>
 8000c4c:	4603      	mov	r3, r0
}
 8000c4e:	4618      	mov	r0, r3
 8000c50:	3708      	adds	r7, #8
 8000c52:	46bd      	mov	sp, r7
 8000c54:	bd80      	pop	{r7, pc}
	...

08000c58 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000c58:	b480      	push	{r7}
 8000c5a:	b087      	sub	sp, #28
 8000c5c:	af00      	add	r7, sp, #0
 8000c5e:	6078      	str	r0, [r7, #4]
 8000c60:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000c62:	2300      	movs	r3, #0
 8000c64:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000c66:	e160      	b.n	8000f2a <HAL_GPIO_Init+0x2d2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000c68:	683b      	ldr	r3, [r7, #0]
 8000c6a:	681a      	ldr	r2, [r3, #0]
 8000c6c:	2101      	movs	r1, #1
 8000c6e:	697b      	ldr	r3, [r7, #20]
 8000c70:	fa01 f303 	lsl.w	r3, r1, r3
 8000c74:	4013      	ands	r3, r2
 8000c76:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000c78:	68fb      	ldr	r3, [r7, #12]
 8000c7a:	2b00      	cmp	r3, #0
 8000c7c:	f000 8152 	beq.w	8000f24 <HAL_GPIO_Init+0x2cc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000c80:	683b      	ldr	r3, [r7, #0]
 8000c82:	685b      	ldr	r3, [r3, #4]
 8000c84:	2b02      	cmp	r3, #2
 8000c86:	d003      	beq.n	8000c90 <HAL_GPIO_Init+0x38>
 8000c88:	683b      	ldr	r3, [r7, #0]
 8000c8a:	685b      	ldr	r3, [r3, #4]
 8000c8c:	2b12      	cmp	r3, #18
 8000c8e:	d123      	bne.n	8000cd8 <HAL_GPIO_Init+0x80>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000c90:	697b      	ldr	r3, [r7, #20]
 8000c92:	08da      	lsrs	r2, r3, #3
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	3208      	adds	r2, #8
 8000c98:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000c9c:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000c9e:	697b      	ldr	r3, [r7, #20]
 8000ca0:	f003 0307 	and.w	r3, r3, #7
 8000ca4:	009b      	lsls	r3, r3, #2
 8000ca6:	220f      	movs	r2, #15
 8000ca8:	fa02 f303 	lsl.w	r3, r2, r3
 8000cac:	43db      	mvns	r3, r3
 8000cae:	693a      	ldr	r2, [r7, #16]
 8000cb0:	4013      	ands	r3, r2
 8000cb2:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000cb4:	683b      	ldr	r3, [r7, #0]
 8000cb6:	691a      	ldr	r2, [r3, #16]
 8000cb8:	697b      	ldr	r3, [r7, #20]
 8000cba:	f003 0307 	and.w	r3, r3, #7
 8000cbe:	009b      	lsls	r3, r3, #2
 8000cc0:	fa02 f303 	lsl.w	r3, r2, r3
 8000cc4:	693a      	ldr	r2, [r7, #16]
 8000cc6:	4313      	orrs	r3, r2
 8000cc8:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000cca:	697b      	ldr	r3, [r7, #20]
 8000ccc:	08da      	lsrs	r2, r3, #3
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	3208      	adds	r2, #8
 8000cd2:	6939      	ldr	r1, [r7, #16]
 8000cd4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	681b      	ldr	r3, [r3, #0]
 8000cdc:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000cde:	697b      	ldr	r3, [r7, #20]
 8000ce0:	005b      	lsls	r3, r3, #1
 8000ce2:	2203      	movs	r2, #3
 8000ce4:	fa02 f303 	lsl.w	r3, r2, r3
 8000ce8:	43db      	mvns	r3, r3
 8000cea:	693a      	ldr	r2, [r7, #16]
 8000cec:	4013      	ands	r3, r2
 8000cee:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000cf0:	683b      	ldr	r3, [r7, #0]
 8000cf2:	685b      	ldr	r3, [r3, #4]
 8000cf4:	f003 0203 	and.w	r2, r3, #3
 8000cf8:	697b      	ldr	r3, [r7, #20]
 8000cfa:	005b      	lsls	r3, r3, #1
 8000cfc:	fa02 f303 	lsl.w	r3, r2, r3
 8000d00:	693a      	ldr	r2, [r7, #16]
 8000d02:	4313      	orrs	r3, r2
 8000d04:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	693a      	ldr	r2, [r7, #16]
 8000d0a:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000d0c:	683b      	ldr	r3, [r7, #0]
 8000d0e:	685b      	ldr	r3, [r3, #4]
 8000d10:	2b01      	cmp	r3, #1
 8000d12:	d00b      	beq.n	8000d2c <HAL_GPIO_Init+0xd4>
 8000d14:	683b      	ldr	r3, [r7, #0]
 8000d16:	685b      	ldr	r3, [r3, #4]
 8000d18:	2b02      	cmp	r3, #2
 8000d1a:	d007      	beq.n	8000d2c <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000d1c:	683b      	ldr	r3, [r7, #0]
 8000d1e:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000d20:	2b11      	cmp	r3, #17
 8000d22:	d003      	beq.n	8000d2c <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000d24:	683b      	ldr	r3, [r7, #0]
 8000d26:	685b      	ldr	r3, [r3, #4]
 8000d28:	2b12      	cmp	r3, #18
 8000d2a:	d130      	bne.n	8000d8e <HAL_GPIO_Init+0x136>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	689b      	ldr	r3, [r3, #8]
 8000d30:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000d32:	697b      	ldr	r3, [r7, #20]
 8000d34:	005b      	lsls	r3, r3, #1
 8000d36:	2203      	movs	r2, #3
 8000d38:	fa02 f303 	lsl.w	r3, r2, r3
 8000d3c:	43db      	mvns	r3, r3
 8000d3e:	693a      	ldr	r2, [r7, #16]
 8000d40:	4013      	ands	r3, r2
 8000d42:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000d44:	683b      	ldr	r3, [r7, #0]
 8000d46:	68da      	ldr	r2, [r3, #12]
 8000d48:	697b      	ldr	r3, [r7, #20]
 8000d4a:	005b      	lsls	r3, r3, #1
 8000d4c:	fa02 f303 	lsl.w	r3, r2, r3
 8000d50:	693a      	ldr	r2, [r7, #16]
 8000d52:	4313      	orrs	r3, r2
 8000d54:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	693a      	ldr	r2, [r7, #16]
 8000d5a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000d5c:	687b      	ldr	r3, [r7, #4]
 8000d5e:	685b      	ldr	r3, [r3, #4]
 8000d60:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000d62:	2201      	movs	r2, #1
 8000d64:	697b      	ldr	r3, [r7, #20]
 8000d66:	fa02 f303 	lsl.w	r3, r2, r3
 8000d6a:	43db      	mvns	r3, r3
 8000d6c:	693a      	ldr	r2, [r7, #16]
 8000d6e:	4013      	ands	r3, r2
 8000d70:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8000d72:	683b      	ldr	r3, [r7, #0]
 8000d74:	685b      	ldr	r3, [r3, #4]
 8000d76:	091b      	lsrs	r3, r3, #4
 8000d78:	f003 0201 	and.w	r2, r3, #1
 8000d7c:	697b      	ldr	r3, [r7, #20]
 8000d7e:	fa02 f303 	lsl.w	r3, r2, r3
 8000d82:	693a      	ldr	r2, [r7, #16]
 8000d84:	4313      	orrs	r3, r2
 8000d86:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	693a      	ldr	r2, [r7, #16]
 8000d8c:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000d8e:	687b      	ldr	r3, [r7, #4]
 8000d90:	68db      	ldr	r3, [r3, #12]
 8000d92:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000d94:	697b      	ldr	r3, [r7, #20]
 8000d96:	005b      	lsls	r3, r3, #1
 8000d98:	2203      	movs	r2, #3
 8000d9a:	fa02 f303 	lsl.w	r3, r2, r3
 8000d9e:	43db      	mvns	r3, r3
 8000da0:	693a      	ldr	r2, [r7, #16]
 8000da2:	4013      	ands	r3, r2
 8000da4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000da6:	683b      	ldr	r3, [r7, #0]
 8000da8:	689a      	ldr	r2, [r3, #8]
 8000daa:	697b      	ldr	r3, [r7, #20]
 8000dac:	005b      	lsls	r3, r3, #1
 8000dae:	fa02 f303 	lsl.w	r3, r2, r3
 8000db2:	693a      	ldr	r2, [r7, #16]
 8000db4:	4313      	orrs	r3, r2
 8000db6:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	693a      	ldr	r2, [r7, #16]
 8000dbc:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000dbe:	683b      	ldr	r3, [r7, #0]
 8000dc0:	685b      	ldr	r3, [r3, #4]
 8000dc2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000dc6:	2b00      	cmp	r3, #0
 8000dc8:	f000 80ac 	beq.w	8000f24 <HAL_GPIO_Init+0x2cc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000dcc:	4b5e      	ldr	r3, [pc, #376]	; (8000f48 <HAL_GPIO_Init+0x2f0>)
 8000dce:	699b      	ldr	r3, [r3, #24]
 8000dd0:	4a5d      	ldr	r2, [pc, #372]	; (8000f48 <HAL_GPIO_Init+0x2f0>)
 8000dd2:	f043 0301 	orr.w	r3, r3, #1
 8000dd6:	6193      	str	r3, [r2, #24]
 8000dd8:	4b5b      	ldr	r3, [pc, #364]	; (8000f48 <HAL_GPIO_Init+0x2f0>)
 8000dda:	699b      	ldr	r3, [r3, #24]
 8000ddc:	f003 0301 	and.w	r3, r3, #1
 8000de0:	60bb      	str	r3, [r7, #8]
 8000de2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000de4:	4a59      	ldr	r2, [pc, #356]	; (8000f4c <HAL_GPIO_Init+0x2f4>)
 8000de6:	697b      	ldr	r3, [r7, #20]
 8000de8:	089b      	lsrs	r3, r3, #2
 8000dea:	3302      	adds	r3, #2
 8000dec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000df0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000df2:	697b      	ldr	r3, [r7, #20]
 8000df4:	f003 0303 	and.w	r3, r3, #3
 8000df8:	009b      	lsls	r3, r3, #2
 8000dfa:	220f      	movs	r2, #15
 8000dfc:	fa02 f303 	lsl.w	r3, r2, r3
 8000e00:	43db      	mvns	r3, r3
 8000e02:	693a      	ldr	r2, [r7, #16]
 8000e04:	4013      	ands	r3, r2
 8000e06:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8000e0e:	d025      	beq.n	8000e5c <HAL_GPIO_Init+0x204>
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	4a4f      	ldr	r2, [pc, #316]	; (8000f50 <HAL_GPIO_Init+0x2f8>)
 8000e14:	4293      	cmp	r3, r2
 8000e16:	d01f      	beq.n	8000e58 <HAL_GPIO_Init+0x200>
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	4a4e      	ldr	r2, [pc, #312]	; (8000f54 <HAL_GPIO_Init+0x2fc>)
 8000e1c:	4293      	cmp	r3, r2
 8000e1e:	d019      	beq.n	8000e54 <HAL_GPIO_Init+0x1fc>
 8000e20:	687b      	ldr	r3, [r7, #4]
 8000e22:	4a4d      	ldr	r2, [pc, #308]	; (8000f58 <HAL_GPIO_Init+0x300>)
 8000e24:	4293      	cmp	r3, r2
 8000e26:	d013      	beq.n	8000e50 <HAL_GPIO_Init+0x1f8>
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	4a4c      	ldr	r2, [pc, #304]	; (8000f5c <HAL_GPIO_Init+0x304>)
 8000e2c:	4293      	cmp	r3, r2
 8000e2e:	d00d      	beq.n	8000e4c <HAL_GPIO_Init+0x1f4>
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	4a4b      	ldr	r2, [pc, #300]	; (8000f60 <HAL_GPIO_Init+0x308>)
 8000e34:	4293      	cmp	r3, r2
 8000e36:	d007      	beq.n	8000e48 <HAL_GPIO_Init+0x1f0>
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	4a4a      	ldr	r2, [pc, #296]	; (8000f64 <HAL_GPIO_Init+0x30c>)
 8000e3c:	4293      	cmp	r3, r2
 8000e3e:	d101      	bne.n	8000e44 <HAL_GPIO_Init+0x1ec>
 8000e40:	2306      	movs	r3, #6
 8000e42:	e00c      	b.n	8000e5e <HAL_GPIO_Init+0x206>
 8000e44:	2307      	movs	r3, #7
 8000e46:	e00a      	b.n	8000e5e <HAL_GPIO_Init+0x206>
 8000e48:	2305      	movs	r3, #5
 8000e4a:	e008      	b.n	8000e5e <HAL_GPIO_Init+0x206>
 8000e4c:	2304      	movs	r3, #4
 8000e4e:	e006      	b.n	8000e5e <HAL_GPIO_Init+0x206>
 8000e50:	2303      	movs	r3, #3
 8000e52:	e004      	b.n	8000e5e <HAL_GPIO_Init+0x206>
 8000e54:	2302      	movs	r3, #2
 8000e56:	e002      	b.n	8000e5e <HAL_GPIO_Init+0x206>
 8000e58:	2301      	movs	r3, #1
 8000e5a:	e000      	b.n	8000e5e <HAL_GPIO_Init+0x206>
 8000e5c:	2300      	movs	r3, #0
 8000e5e:	697a      	ldr	r2, [r7, #20]
 8000e60:	f002 0203 	and.w	r2, r2, #3
 8000e64:	0092      	lsls	r2, r2, #2
 8000e66:	4093      	lsls	r3, r2
 8000e68:	693a      	ldr	r2, [r7, #16]
 8000e6a:	4313      	orrs	r3, r2
 8000e6c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000e6e:	4937      	ldr	r1, [pc, #220]	; (8000f4c <HAL_GPIO_Init+0x2f4>)
 8000e70:	697b      	ldr	r3, [r7, #20]
 8000e72:	089b      	lsrs	r3, r3, #2
 8000e74:	3302      	adds	r3, #2
 8000e76:	693a      	ldr	r2, [r7, #16]
 8000e78:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000e7c:	4b3a      	ldr	r3, [pc, #232]	; (8000f68 <HAL_GPIO_Init+0x310>)
 8000e7e:	681b      	ldr	r3, [r3, #0]
 8000e80:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000e82:	68fb      	ldr	r3, [r7, #12]
 8000e84:	43db      	mvns	r3, r3
 8000e86:	693a      	ldr	r2, [r7, #16]
 8000e88:	4013      	ands	r3, r2
 8000e8a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000e8c:	683b      	ldr	r3, [r7, #0]
 8000e8e:	685b      	ldr	r3, [r3, #4]
 8000e90:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000e94:	2b00      	cmp	r3, #0
 8000e96:	d003      	beq.n	8000ea0 <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 8000e98:	693a      	ldr	r2, [r7, #16]
 8000e9a:	68fb      	ldr	r3, [r7, #12]
 8000e9c:	4313      	orrs	r3, r2
 8000e9e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000ea0:	4a31      	ldr	r2, [pc, #196]	; (8000f68 <HAL_GPIO_Init+0x310>)
 8000ea2:	693b      	ldr	r3, [r7, #16]
 8000ea4:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8000ea6:	4b30      	ldr	r3, [pc, #192]	; (8000f68 <HAL_GPIO_Init+0x310>)
 8000ea8:	685b      	ldr	r3, [r3, #4]
 8000eaa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000eac:	68fb      	ldr	r3, [r7, #12]
 8000eae:	43db      	mvns	r3, r3
 8000eb0:	693a      	ldr	r2, [r7, #16]
 8000eb2:	4013      	ands	r3, r2
 8000eb4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000eb6:	683b      	ldr	r3, [r7, #0]
 8000eb8:	685b      	ldr	r3, [r3, #4]
 8000eba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000ebe:	2b00      	cmp	r3, #0
 8000ec0:	d003      	beq.n	8000eca <HAL_GPIO_Init+0x272>
        {
          temp |= iocurrent;
 8000ec2:	693a      	ldr	r2, [r7, #16]
 8000ec4:	68fb      	ldr	r3, [r7, #12]
 8000ec6:	4313      	orrs	r3, r2
 8000ec8:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000eca:	4a27      	ldr	r2, [pc, #156]	; (8000f68 <HAL_GPIO_Init+0x310>)
 8000ecc:	693b      	ldr	r3, [r7, #16]
 8000ece:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000ed0:	4b25      	ldr	r3, [pc, #148]	; (8000f68 <HAL_GPIO_Init+0x310>)
 8000ed2:	689b      	ldr	r3, [r3, #8]
 8000ed4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000ed6:	68fb      	ldr	r3, [r7, #12]
 8000ed8:	43db      	mvns	r3, r3
 8000eda:	693a      	ldr	r2, [r7, #16]
 8000edc:	4013      	ands	r3, r2
 8000ede:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000ee0:	683b      	ldr	r3, [r7, #0]
 8000ee2:	685b      	ldr	r3, [r3, #4]
 8000ee4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000ee8:	2b00      	cmp	r3, #0
 8000eea:	d003      	beq.n	8000ef4 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8000eec:	693a      	ldr	r2, [r7, #16]
 8000eee:	68fb      	ldr	r3, [r7, #12]
 8000ef0:	4313      	orrs	r3, r2
 8000ef2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000ef4:	4a1c      	ldr	r2, [pc, #112]	; (8000f68 <HAL_GPIO_Init+0x310>)
 8000ef6:	693b      	ldr	r3, [r7, #16]
 8000ef8:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000efa:	4b1b      	ldr	r3, [pc, #108]	; (8000f68 <HAL_GPIO_Init+0x310>)
 8000efc:	68db      	ldr	r3, [r3, #12]
 8000efe:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000f00:	68fb      	ldr	r3, [r7, #12]
 8000f02:	43db      	mvns	r3, r3
 8000f04:	693a      	ldr	r2, [r7, #16]
 8000f06:	4013      	ands	r3, r2
 8000f08:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000f0a:	683b      	ldr	r3, [r7, #0]
 8000f0c:	685b      	ldr	r3, [r3, #4]
 8000f0e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000f12:	2b00      	cmp	r3, #0
 8000f14:	d003      	beq.n	8000f1e <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 8000f16:	693a      	ldr	r2, [r7, #16]
 8000f18:	68fb      	ldr	r3, [r7, #12]
 8000f1a:	4313      	orrs	r3, r2
 8000f1c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000f1e:	4a12      	ldr	r2, [pc, #72]	; (8000f68 <HAL_GPIO_Init+0x310>)
 8000f20:	693b      	ldr	r3, [r7, #16]
 8000f22:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8000f24:	697b      	ldr	r3, [r7, #20]
 8000f26:	3301      	adds	r3, #1
 8000f28:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000f2a:	683b      	ldr	r3, [r7, #0]
 8000f2c:	681a      	ldr	r2, [r3, #0]
 8000f2e:	697b      	ldr	r3, [r7, #20]
 8000f30:	fa22 f303 	lsr.w	r3, r2, r3
 8000f34:	2b00      	cmp	r3, #0
 8000f36:	f47f ae97 	bne.w	8000c68 <HAL_GPIO_Init+0x10>
  }
}
 8000f3a:	bf00      	nop
 8000f3c:	371c      	adds	r7, #28
 8000f3e:	46bd      	mov	sp, r7
 8000f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f44:	4770      	bx	lr
 8000f46:	bf00      	nop
 8000f48:	40021000 	.word	0x40021000
 8000f4c:	40010000 	.word	0x40010000
 8000f50:	48000400 	.word	0x48000400
 8000f54:	48000800 	.word	0x48000800
 8000f58:	48000c00 	.word	0x48000c00
 8000f5c:	48001000 	.word	0x48001000
 8000f60:	48001400 	.word	0x48001400
 8000f64:	48001800 	.word	0x48001800
 8000f68:	40010400 	.word	0x40010400

08000f6c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000f6c:	b480      	push	{r7}
 8000f6e:	b083      	sub	sp, #12
 8000f70:	af00      	add	r7, sp, #0
 8000f72:	6078      	str	r0, [r7, #4]
 8000f74:	460b      	mov	r3, r1
 8000f76:	807b      	strh	r3, [r7, #2]
 8000f78:	4613      	mov	r3, r2
 8000f7a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000f7c:	787b      	ldrb	r3, [r7, #1]
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	d003      	beq.n	8000f8a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000f82:	887a      	ldrh	r2, [r7, #2]
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000f88:	e002      	b.n	8000f90 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000f8a:	887a      	ldrh	r2, [r7, #2]
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000f90:	bf00      	nop
 8000f92:	370c      	adds	r7, #12
 8000f94:	46bd      	mov	sp, r7
 8000f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f9a:	4770      	bx	lr

08000f9c <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F3 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000f9c:	b480      	push	{r7}
 8000f9e:	b083      	sub	sp, #12
 8000fa0:	af00      	add	r7, sp, #0
 8000fa2:	6078      	str	r0, [r7, #4]
 8000fa4:	460b      	mov	r3, r1
 8000fa6:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != 0X00u)
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	695a      	ldr	r2, [r3, #20]
 8000fac:	887b      	ldrh	r3, [r7, #2]
 8000fae:	4013      	ands	r3, r2
 8000fb0:	2b00      	cmp	r3, #0
 8000fb2:	d004      	beq.n	8000fbe <HAL_GPIO_TogglePin+0x22>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8000fb4:	887b      	ldrh	r3, [r7, #2]
 8000fb6:	041a      	lsls	r2, r3, #16
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
}
 8000fbc:	e002      	b.n	8000fc4 <HAL_GPIO_TogglePin+0x28>
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000fbe:	887a      	ldrh	r2, [r7, #2]
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	619a      	str	r2, [r3, #24]
}
 8000fc4:	bf00      	nop
 8000fc6:	370c      	adds	r7, #12
 8000fc8:	46bd      	mov	sp, r7
 8000fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fce:	4770      	bx	lr

08000fd0 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8000fd0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000fd2:	b08b      	sub	sp, #44	; 0x2c
 8000fd4:	af06      	add	r7, sp, #24
 8000fd6:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	2b00      	cmp	r3, #0
 8000fdc:	d101      	bne.n	8000fe2 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8000fde:	2301      	movs	r3, #1
 8000fe0:	e0a6      	b.n	8001130 <HAL_PCD_Init+0x160>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	f893 3229 	ldrb.w	r3, [r3, #553]	; 0x229
 8000fe8:	b2db      	uxtb	r3, r3
 8000fea:	2b00      	cmp	r3, #0
 8000fec:	d106      	bne.n	8000ffc <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	2200      	movs	r2, #0
 8000ff2:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8000ff6:	6878      	ldr	r0, [r7, #4]
 8000ff8:	f7ff fb78 	bl	80006ec <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	2203      	movs	r2, #3
 8001000:	f883 2229 	strb.w	r2, [r3, #553]	; 0x229

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	681b      	ldr	r3, [r3, #0]
 8001008:	4618      	mov	r0, r3
 800100a:	f002 fdcd 	bl	8003ba8 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800100e:	2300      	movs	r3, #0
 8001010:	73fb      	strb	r3, [r7, #15]
 8001012:	e035      	b.n	8001080 <HAL_PCD_Init+0xb0>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8001014:	7bfb      	ldrb	r3, [r7, #15]
 8001016:	687a      	ldr	r2, [r7, #4]
 8001018:	015b      	lsls	r3, r3, #5
 800101a:	4413      	add	r3, r2
 800101c:	3329      	adds	r3, #41	; 0x29
 800101e:	2201      	movs	r2, #1
 8001020:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8001022:	7bfb      	ldrb	r3, [r7, #15]
 8001024:	687a      	ldr	r2, [r7, #4]
 8001026:	015b      	lsls	r3, r3, #5
 8001028:	4413      	add	r3, r2
 800102a:	3328      	adds	r3, #40	; 0x28
 800102c:	7bfa      	ldrb	r2, [r7, #15]
 800102e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8001030:	7bfb      	ldrb	r3, [r7, #15]
 8001032:	7bfa      	ldrb	r2, [r7, #15]
 8001034:	b291      	uxth	r1, r2
 8001036:	687a      	ldr	r2, [r7, #4]
 8001038:	015b      	lsls	r3, r3, #5
 800103a:	4413      	add	r3, r2
 800103c:	3336      	adds	r3, #54	; 0x36
 800103e:	460a      	mov	r2, r1
 8001040:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001042:	7bfb      	ldrb	r3, [r7, #15]
 8001044:	687a      	ldr	r2, [r7, #4]
 8001046:	015b      	lsls	r3, r3, #5
 8001048:	4413      	add	r3, r2
 800104a:	332b      	adds	r3, #43	; 0x2b
 800104c:	2200      	movs	r2, #0
 800104e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8001050:	7bfb      	ldrb	r3, [r7, #15]
 8001052:	687a      	ldr	r2, [r7, #4]
 8001054:	015b      	lsls	r3, r3, #5
 8001056:	4413      	add	r3, r2
 8001058:	3338      	adds	r3, #56	; 0x38
 800105a:	2200      	movs	r2, #0
 800105c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800105e:	7bfb      	ldrb	r3, [r7, #15]
 8001060:	687a      	ldr	r2, [r7, #4]
 8001062:	015b      	lsls	r3, r3, #5
 8001064:	4413      	add	r3, r2
 8001066:	333c      	adds	r3, #60	; 0x3c
 8001068:	2200      	movs	r2, #0
 800106a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800106c:	7bfb      	ldrb	r3, [r7, #15]
 800106e:	687a      	ldr	r2, [r7, #4]
 8001070:	3302      	adds	r3, #2
 8001072:	015b      	lsls	r3, r3, #5
 8001074:	4413      	add	r3, r2
 8001076:	2200      	movs	r2, #0
 8001078:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800107a:	7bfb      	ldrb	r3, [r7, #15]
 800107c:	3301      	adds	r3, #1
 800107e:	73fb      	strb	r3, [r7, #15]
 8001080:	7bfa      	ldrb	r2, [r7, #15]
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	685b      	ldr	r3, [r3, #4]
 8001086:	429a      	cmp	r2, r3
 8001088:	d3c4      	bcc.n	8001014 <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800108a:	2300      	movs	r3, #0
 800108c:	73fb      	strb	r3, [r7, #15]
 800108e:	e031      	b.n	80010f4 <HAL_PCD_Init+0x124>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8001090:	7bfb      	ldrb	r3, [r7, #15]
 8001092:	687a      	ldr	r2, [r7, #4]
 8001094:	015b      	lsls	r3, r3, #5
 8001096:	4413      	add	r3, r2
 8001098:	f203 1329 	addw	r3, r3, #297	; 0x129
 800109c:	2200      	movs	r2, #0
 800109e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80010a0:	7bfb      	ldrb	r3, [r7, #15]
 80010a2:	687a      	ldr	r2, [r7, #4]
 80010a4:	015b      	lsls	r3, r3, #5
 80010a6:	4413      	add	r3, r2
 80010a8:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80010ac:	7bfa      	ldrb	r2, [r7, #15]
 80010ae:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80010b0:	7bfb      	ldrb	r3, [r7, #15]
 80010b2:	687a      	ldr	r2, [r7, #4]
 80010b4:	015b      	lsls	r3, r3, #5
 80010b6:	4413      	add	r3, r2
 80010b8:	f203 132b 	addw	r3, r3, #299	; 0x12b
 80010bc:	2200      	movs	r2, #0
 80010be:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80010c0:	7bfb      	ldrb	r3, [r7, #15]
 80010c2:	687a      	ldr	r2, [r7, #4]
 80010c4:	015b      	lsls	r3, r3, #5
 80010c6:	4413      	add	r3, r2
 80010c8:	f503 739c 	add.w	r3, r3, #312	; 0x138
 80010cc:	2200      	movs	r2, #0
 80010ce:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80010d0:	7bfb      	ldrb	r3, [r7, #15]
 80010d2:	687a      	ldr	r2, [r7, #4]
 80010d4:	015b      	lsls	r3, r3, #5
 80010d6:	4413      	add	r3, r2
 80010d8:	f503 739e 	add.w	r3, r3, #316	; 0x13c
 80010dc:	2200      	movs	r2, #0
 80010de:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80010e0:	7bfb      	ldrb	r3, [r7, #15]
 80010e2:	687a      	ldr	r2, [r7, #4]
 80010e4:	330a      	adds	r3, #10
 80010e6:	015b      	lsls	r3, r3, #5
 80010e8:	4413      	add	r3, r2
 80010ea:	2200      	movs	r2, #0
 80010ec:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80010ee:	7bfb      	ldrb	r3, [r7, #15]
 80010f0:	3301      	adds	r3, #1
 80010f2:	73fb      	strb	r3, [r7, #15]
 80010f4:	7bfa      	ldrb	r2, [r7, #15]
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	685b      	ldr	r3, [r3, #4]
 80010fa:	429a      	cmp	r2, r3
 80010fc:	d3c8      	bcc.n	8001090 <HAL_PCD_Init+0xc0>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	603b      	str	r3, [r7, #0]
 8001104:	687e      	ldr	r6, [r7, #4]
 8001106:	466d      	mov	r5, sp
 8001108:	f106 0410 	add.w	r4, r6, #16
 800110c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800110e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001110:	6823      	ldr	r3, [r4, #0]
 8001112:	602b      	str	r3, [r5, #0]
 8001114:	1d33      	adds	r3, r6, #4
 8001116:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001118:	6838      	ldr	r0, [r7, #0]
 800111a:	f002 fd62 	bl	8003be2 <USB_DevInit>

  hpcd->USB_Address = 0U;
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	2200      	movs	r2, #0
 8001122:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	2201      	movs	r2, #1
 800112a:	f883 2229 	strb.w	r2, [r3, #553]	; 0x229
  return HAL_OK;
 800112e:	2300      	movs	r3, #0
}
 8001130:	4618      	mov	r0, r3
 8001132:	3714      	adds	r7, #20
 8001134:	46bd      	mov	sp, r7
 8001136:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001138 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8001138:	b580      	push	{r7, lr}
 800113a:	b082      	sub	sp, #8
 800113c:	af00      	add	r7, sp, #0
 800113e:	6078      	str	r0, [r7, #4]
  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_CTR))
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	4618      	mov	r0, r3
 8001146:	f003 f857 	bl	80041f8 <USB_ReadInterrupts>
 800114a:	4603      	mov	r3, r0
 800114c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001150:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001154:	d102      	bne.n	800115c <HAL_PCD_IRQHandler+0x24>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8001156:	6878      	ldr	r0, [r7, #4]
 8001158:	f000 f9d2 	bl	8001500 <PCD_EP_ISR_Handler>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_RESET))
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	4618      	mov	r0, r3
 8001162:	f003 f849 	bl	80041f8 <USB_ReadInterrupts>
 8001166:	4603      	mov	r3, r0
 8001168:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800116c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001170:	d112      	bne.n	8001198 <HAL_PCD_IRQHandler+0x60>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800117a:	b29a      	uxth	r2, r3
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001184:	b292      	uxth	r2, r2
 8001186:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 800118a:	6878      	ldr	r0, [r7, #4]
 800118c:	f000 f902 	bl	8001394 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8001190:	2100      	movs	r1, #0
 8001192:	6878      	ldr	r0, [r7, #4]
 8001194:	f000 f91c 	bl	80013d0 <HAL_PCD_SetAddress>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_PMAOVR))
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	4618      	mov	r0, r3
 800119e:	f003 f82b 	bl	80041f8 <USB_ReadInterrupts>
 80011a2:	4603      	mov	r3, r0
 80011a4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80011a8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80011ac:	d10b      	bne.n	80011c6 <HAL_PCD_IRQHandler+0x8e>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	681b      	ldr	r3, [r3, #0]
 80011b2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80011b6:	b29a      	uxth	r2, r3
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80011c0:	b292      	uxth	r2, r2
 80011c2:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ERR))
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	681b      	ldr	r3, [r3, #0]
 80011ca:	4618      	mov	r0, r3
 80011cc:	f003 f814 	bl	80041f8 <USB_ReadInterrupts>
 80011d0:	4603      	mov	r3, r0
 80011d2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80011d6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80011da:	d10b      	bne.n	80011f4 <HAL_PCD_IRQHandler+0xbc>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80011e4:	b29a      	uxth	r2, r3
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80011ee:	b292      	uxth	r2, r2
 80011f0:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_WKUP))
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	4618      	mov	r0, r3
 80011fa:	f002 fffd 	bl	80041f8 <USB_ReadInterrupts>
 80011fe:	4603      	mov	r3, r0
 8001200:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001204:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001208:	d126      	bne.n	8001258 <HAL_PCD_IRQHandler+0x120>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	681b      	ldr	r3, [r3, #0]
 800120e:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8001212:	b29a      	uxth	r2, r3
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	f022 0204 	bic.w	r2, r2, #4
 800121c:	b292      	uxth	r2, r2
 800121e:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 800122a:	b29a      	uxth	r2, r3
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	f022 0208 	bic.w	r2, r2, #8
 8001234:	b292      	uxth	r2, r2
 8001236:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 800123a:	6878      	ldr	r0, [r7, #4]
 800123c:	f000 f8be 	bl	80013bc <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001248:	b29a      	uxth	r2, r3
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	681b      	ldr	r3, [r3, #0]
 800124e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8001252:	b292      	uxth	r2, r2
 8001254:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SUSP))
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	681b      	ldr	r3, [r3, #0]
 800125c:	4618      	mov	r0, r3
 800125e:	f002 ffcb 	bl	80041f8 <USB_ReadInterrupts>
 8001262:	4603      	mov	r3, r0
 8001264:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001268:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800126c:	d131      	bne.n	80012d2 <HAL_PCD_IRQHandler+0x19a>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= USB_CNTR_FSUSP;
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	681b      	ldr	r3, [r3, #0]
 8001272:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8001276:	b29a      	uxth	r2, r3
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	f042 0208 	orr.w	r2, r2, #8
 8001280:	b292      	uxth	r2, r2
 8001282:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800128e:	b29a      	uxth	r2, r3
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001298:	b292      	uxth	r2, r2
 800129a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    hpcd->Instance->CNTR |= USB_CNTR_LPMODE;
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80012a6:	b29a      	uxth	r2, r3
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	f042 0204 	orr.w	r2, r2, #4
 80012b0:	b292      	uxth	r2, r2
 80012b2:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_WKUP) == 0U)
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	4618      	mov	r0, r3
 80012bc:	f002 ff9c 	bl	80041f8 <USB_ReadInterrupts>
 80012c0:	4603      	mov	r3, r0
 80012c2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80012c6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80012ca:	d002      	beq.n	80012d2 <HAL_PCD_IRQHandler+0x19a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SuspendCallback(hpcd);
#else
      HAL_PCD_SuspendCallback(hpcd);
 80012cc:	6878      	ldr	r0, [r7, #4]
 80012ce:	f000 f86b 	bl	80013a8 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SOF))
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	4618      	mov	r0, r3
 80012d8:	f002 ff8e 	bl	80041f8 <USB_ReadInterrupts>
 80012dc:	4603      	mov	r3, r0
 80012de:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80012e2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80012e6:	d10e      	bne.n	8001306 <HAL_PCD_IRQHandler+0x1ce>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80012f0:	b29a      	uxth	r2, r3
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80012fa:	b292      	uxth	r2, r2
 80012fc:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8001300:	6878      	ldr	r0, [r7, #4]
 8001302:	f000 f83d 	bl	8001380 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ESOF))
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	4618      	mov	r0, r3
 800130c:	f002 ff74 	bl	80041f8 <USB_ReadInterrupts>
 8001310:	4603      	mov	r3, r0
 8001312:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001316:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800131a:	d10b      	bne.n	8001334 <HAL_PCD_IRQHandler+0x1fc>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001324:	b29a      	uxth	r2, r3
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800132e:	b292      	uxth	r2, r2
 8001330:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }
}
 8001334:	bf00      	nop
 8001336:	3708      	adds	r7, #8
 8001338:	46bd      	mov	sp, r7
 800133a:	bd80      	pop	{r7, pc}

0800133c <HAL_PCD_DataOutStageCallback>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval None
  */
__weak void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 800133c:	b480      	push	{r7}
 800133e:	b083      	sub	sp, #12
 8001340:	af00      	add	r7, sp, #0
 8001342:	6078      	str	r0, [r7, #4]
 8001344:	460b      	mov	r3, r1
 8001346:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_DataOutStageCallback could be implemented in the user file
   */
}
 8001348:	bf00      	nop
 800134a:	370c      	adds	r7, #12
 800134c:	46bd      	mov	sp, r7
 800134e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001352:	4770      	bx	lr

08001354 <HAL_PCD_DataInStageCallback>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval None
  */
__weak void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 8001354:	b480      	push	{r7}
 8001356:	b083      	sub	sp, #12
 8001358:	af00      	add	r7, sp, #0
 800135a:	6078      	str	r0, [r7, #4]
 800135c:	460b      	mov	r3, r1
 800135e:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_DataInStageCallback could be implemented in the user file
   */
}
 8001360:	bf00      	nop
 8001362:	370c      	adds	r7, #12
 8001364:	46bd      	mov	sp, r7
 8001366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800136a:	4770      	bx	lr

0800136c <HAL_PCD_SetupStageCallback>:
  * @brief  Setup stage callback
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
{
 800136c:	b480      	push	{r7}
 800136e:	b083      	sub	sp, #12
 8001370:	af00      	add	r7, sp, #0
 8001372:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_SetupStageCallback could be implemented in the user file
   */
}
 8001374:	bf00      	nop
 8001376:	370c      	adds	r7, #12
 8001378:	46bd      	mov	sp, r7
 800137a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800137e:	4770      	bx	lr

08001380 <HAL_PCD_SOFCallback>:
  * @brief  USB Start Of Frame callback.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
{
 8001380:	b480      	push	{r7}
 8001382:	b083      	sub	sp, #12
 8001384:	af00      	add	r7, sp, #0
 8001386:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_SOFCallback could be implemented in the user file
   */
}
 8001388:	bf00      	nop
 800138a:	370c      	adds	r7, #12
 800138c:	46bd      	mov	sp, r7
 800138e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001392:	4770      	bx	lr

08001394 <HAL_PCD_ResetCallback>:
  * @brief  USB Reset callback.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
{
 8001394:	b480      	push	{r7}
 8001396:	b083      	sub	sp, #12
 8001398:	af00      	add	r7, sp, #0
 800139a:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_ResetCallback could be implemented in the user file
   */
}
 800139c:	bf00      	nop
 800139e:	370c      	adds	r7, #12
 80013a0:	46bd      	mov	sp, r7
 80013a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a6:	4770      	bx	lr

080013a8 <HAL_PCD_SuspendCallback>:
  * @brief  Suspend event callback.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
{
 80013a8:	b480      	push	{r7}
 80013aa:	b083      	sub	sp, #12
 80013ac:	af00      	add	r7, sp, #0
 80013ae:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_SuspendCallback could be implemented in the user file
   */
}
 80013b0:	bf00      	nop
 80013b2:	370c      	adds	r7, #12
 80013b4:	46bd      	mov	sp, r7
 80013b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ba:	4770      	bx	lr

080013bc <HAL_PCD_ResumeCallback>:
  * @brief  Resume event callback.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
{
 80013bc:	b480      	push	{r7}
 80013be:	b083      	sub	sp, #12
 80013c0:	af00      	add	r7, sp, #0
 80013c2:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_ResumeCallback could be implemented in the user file
   */
}
 80013c4:	bf00      	nop
 80013c6:	370c      	adds	r7, #12
 80013c8:	46bd      	mov	sp, r7
 80013ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ce:	4770      	bx	lr

080013d0 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80013d0:	b580      	push	{r7, lr}
 80013d2:	b082      	sub	sp, #8
 80013d4:	af00      	add	r7, sp, #0
 80013d6:	6078      	str	r0, [r7, #4]
 80013d8:	460b      	mov	r3, r1
 80013da:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 80013e2:	2b01      	cmp	r3, #1
 80013e4:	d101      	bne.n	80013ea <HAL_PCD_SetAddress+0x1a>
 80013e6:	2302      	movs	r3, #2
 80013e8:	e013      	b.n	8001412 <HAL_PCD_SetAddress+0x42>
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	2201      	movs	r2, #1
 80013ee:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  hpcd->USB_Address = address;
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	78fa      	ldrb	r2, [r7, #3]
 80013f6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	78fa      	ldrb	r2, [r7, #3]
 8001400:	4611      	mov	r1, r2
 8001402:	4618      	mov	r0, r3
 8001404:	f002 fee4 	bl	80041d0 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	2200      	movs	r2, #0
 800140c:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  return HAL_OK;
 8001410:	2300      	movs	r3, #0
}
 8001412:	4618      	mov	r0, r3
 8001414:	3708      	adds	r7, #8
 8001416:	46bd      	mov	sp, r7
 8001418:	bd80      	pop	{r7, pc}

0800141a <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800141a:	b580      	push	{r7, lr}
 800141c:	b086      	sub	sp, #24
 800141e:	af00      	add	r7, sp, #0
 8001420:	60f8      	str	r0, [r7, #12]
 8001422:	607a      	str	r2, [r7, #4]
 8001424:	603b      	str	r3, [r7, #0]
 8001426:	460b      	mov	r3, r1
 8001428:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800142a:	7afb      	ldrb	r3, [r7, #11]
 800142c:	f003 0307 	and.w	r3, r3, #7
 8001430:	015b      	lsls	r3, r3, #5
 8001432:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001436:	68fa      	ldr	r2, [r7, #12]
 8001438:	4413      	add	r3, r2
 800143a:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800143c:	697b      	ldr	r3, [r7, #20]
 800143e:	687a      	ldr	r2, [r7, #4]
 8001440:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8001442:	697b      	ldr	r3, [r7, #20]
 8001444:	683a      	ldr	r2, [r7, #0]
 8001446:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8001448:	697b      	ldr	r3, [r7, #20]
 800144a:	2200      	movs	r2, #0
 800144c:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 800144e:	697b      	ldr	r3, [r7, #20]
 8001450:	2200      	movs	r2, #0
 8001452:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001454:	7afb      	ldrb	r3, [r7, #11]
 8001456:	f003 0307 	and.w	r3, r3, #7
 800145a:	b2da      	uxtb	r2, r3
 800145c:	697b      	ldr	r3, [r7, #20]
 800145e:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8001460:	7afb      	ldrb	r3, [r7, #11]
 8001462:	f003 0307 	and.w	r3, r3, #7
 8001466:	2b00      	cmp	r3, #0
 8001468:	d106      	bne.n	8001478 <HAL_PCD_EP_Receive+0x5e>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 800146a:	68fb      	ldr	r3, [r7, #12]
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	6979      	ldr	r1, [r7, #20]
 8001470:	4618      	mov	r0, r3
 8001472:	f002 fbdb 	bl	8003c2c <USB_EPStartXfer>
 8001476:	e005      	b.n	8001484 <HAL_PCD_EP_Receive+0x6a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8001478:	68fb      	ldr	r3, [r7, #12]
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	6979      	ldr	r1, [r7, #20]
 800147e:	4618      	mov	r0, r3
 8001480:	f002 fbd4 	bl	8003c2c <USB_EPStartXfer>
  }

  return HAL_OK;
 8001484:	2300      	movs	r3, #0
}
 8001486:	4618      	mov	r0, r3
 8001488:	3718      	adds	r7, #24
 800148a:	46bd      	mov	sp, r7
 800148c:	bd80      	pop	{r7, pc}

0800148e <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800148e:	b580      	push	{r7, lr}
 8001490:	b086      	sub	sp, #24
 8001492:	af00      	add	r7, sp, #0
 8001494:	60f8      	str	r0, [r7, #12]
 8001496:	607a      	str	r2, [r7, #4]
 8001498:	603b      	str	r3, [r7, #0]
 800149a:	460b      	mov	r3, r1
 800149c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800149e:	7afb      	ldrb	r3, [r7, #11]
 80014a0:	f003 0307 	and.w	r3, r3, #7
 80014a4:	015b      	lsls	r3, r3, #5
 80014a6:	3328      	adds	r3, #40	; 0x28
 80014a8:	68fa      	ldr	r2, [r7, #12]
 80014aa:	4413      	add	r3, r2
 80014ac:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80014ae:	697b      	ldr	r3, [r7, #20]
 80014b0:	687a      	ldr	r2, [r7, #4]
 80014b2:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 80014b4:	697b      	ldr	r3, [r7, #20]
 80014b6:	683a      	ldr	r2, [r7, #0]
 80014b8:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 80014ba:	697b      	ldr	r3, [r7, #20]
 80014bc:	2200      	movs	r2, #0
 80014be:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 80014c0:	697b      	ldr	r3, [r7, #20]
 80014c2:	2201      	movs	r2, #1
 80014c4:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80014c6:	7afb      	ldrb	r3, [r7, #11]
 80014c8:	f003 0307 	and.w	r3, r3, #7
 80014cc:	b2da      	uxtb	r2, r3
 80014ce:	697b      	ldr	r3, [r7, #20]
 80014d0:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80014d2:	7afb      	ldrb	r3, [r7, #11]
 80014d4:	f003 0307 	and.w	r3, r3, #7
 80014d8:	2b00      	cmp	r3, #0
 80014da:	d106      	bne.n	80014ea <HAL_PCD_EP_Transmit+0x5c>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 80014dc:	68fb      	ldr	r3, [r7, #12]
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	6979      	ldr	r1, [r7, #20]
 80014e2:	4618      	mov	r0, r3
 80014e4:	f002 fba2 	bl	8003c2c <USB_EPStartXfer>
 80014e8:	e005      	b.n	80014f6 <HAL_PCD_EP_Transmit+0x68>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 80014ea:	68fb      	ldr	r3, [r7, #12]
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	6979      	ldr	r1, [r7, #20]
 80014f0:	4618      	mov	r0, r3
 80014f2:	f002 fb9b 	bl	8003c2c <USB_EPStartXfer>
  }

  return HAL_OK;
 80014f6:	2300      	movs	r3, #0
}
 80014f8:	4618      	mov	r0, r3
 80014fa:	3718      	adds	r7, #24
 80014fc:	46bd      	mov	sp, r7
 80014fe:	bd80      	pop	{r7, pc}

08001500 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8001500:	b590      	push	{r4, r7, lr}
 8001502:	b089      	sub	sp, #36	; 0x24
 8001504:	af00      	add	r7, sp, #0
 8001506:	6078      	str	r0, [r7, #4]
  uint16_t wIstr;
  uint16_t wEPVal;
  uint8_t epindex;

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8001508:	e278      	b.n	80019fc <PCD_EP_ISR_Handler+0x4fc>
  {
    wIstr = hpcd->Instance->ISTR;
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001512:	82fb      	strh	r3, [r7, #22]
    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8001514:	8afb      	ldrh	r3, [r7, #22]
 8001516:	b2db      	uxtb	r3, r3
 8001518:	f003 030f 	and.w	r3, r3, #15
 800151c:	757b      	strb	r3, [r7, #21]

    if (epindex == 0U)
 800151e:	7d7b      	ldrb	r3, [r7, #21]
 8001520:	2b00      	cmp	r3, #0
 8001522:	f040 8140 	bne.w	80017a6 <PCD_EP_ISR_Handler+0x2a6>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8001526:	8afb      	ldrh	r3, [r7, #22]
 8001528:	f003 0310 	and.w	r3, r3, #16
 800152c:	2b00      	cmp	r3, #0
 800152e:	d14f      	bne.n	80015d0 <PCD_EP_ISR_Handler+0xd0>
      {
        /* DIR = 0 */

        /* DIR = 0      => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always  */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	881b      	ldrh	r3, [r3, #0]
 8001536:	b29b      	uxth	r3, r3
 8001538:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 800153c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001540:	b29c      	uxth	r4, r3
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	681a      	ldr	r2, [r3, #0]
 8001546:	ea6f 4344 	mvn.w	r3, r4, lsl #17
 800154a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800154e:	b29b      	uxth	r3, r3
 8001550:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	3328      	adds	r3, #40	; 0x28
 8001556:	60fb      	str	r3, [r7, #12]

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8001560:	b29b      	uxth	r3, r3
 8001562:	461a      	mov	r2, r3
 8001564:	68fb      	ldr	r3, [r7, #12]
 8001566:	781b      	ldrb	r3, [r3, #0]
 8001568:	00db      	lsls	r3, r3, #3
 800156a:	4413      	add	r3, r2
 800156c:	687a      	ldr	r2, [r7, #4]
 800156e:	6812      	ldr	r2, [r2, #0]
 8001570:	4413      	add	r3, r2
 8001572:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8001576:	881b      	ldrh	r3, [r3, #0]
 8001578:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800157c:	68fb      	ldr	r3, [r7, #12]
 800157e:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8001580:	68fb      	ldr	r3, [r7, #12]
 8001582:	695a      	ldr	r2, [r3, #20]
 8001584:	68fb      	ldr	r3, [r7, #12]
 8001586:	69db      	ldr	r3, [r3, #28]
 8001588:	441a      	add	r2, r3
 800158a:	68fb      	ldr	r3, [r7, #12]
 800158c:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 800158e:	2100      	movs	r1, #0
 8001590:	6878      	ldr	r0, [r7, #4]
 8001592:	f7ff fedf 	bl	8001354 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800159c:	b2db      	uxtb	r3, r3
 800159e:	2b00      	cmp	r3, #0
 80015a0:	f000 822c 	beq.w	80019fc <PCD_EP_ISR_Handler+0x4fc>
 80015a4:	68fb      	ldr	r3, [r7, #12]
 80015a6:	699b      	ldr	r3, [r3, #24]
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	f040 8227 	bne.w	80019fc <PCD_EP_ISR_Handler+0x4fc>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80015b4:	b2db      	uxtb	r3, r3
 80015b6:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80015ba:	b2da      	uxtb	r2, r3
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	b292      	uxth	r2, r2
 80015c2:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
          hpcd->USB_Address = 0U;
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	2200      	movs	r2, #0
 80015ca:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 80015ce:	e215      	b.n	80019fc <PCD_EP_ISR_Handler+0x4fc>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX       => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80015d6:	60fb      	str	r3, [r7, #12]
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	881b      	ldrh	r3, [r3, #0]
 80015de:	827b      	strh	r3, [r7, #18]

        if ((wEPVal & USB_EP_SETUP) != 0U)
 80015e0:	8a7b      	ldrh	r3, [r7, #18]
 80015e2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d031      	beq.n	800164e <PCD_EP_ISR_Handler+0x14e>
        {
          /* Get SETUP Packet*/
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80015f2:	b29b      	uxth	r3, r3
 80015f4:	461a      	mov	r2, r3
 80015f6:	68fb      	ldr	r3, [r7, #12]
 80015f8:	781b      	ldrb	r3, [r3, #0]
 80015fa:	00db      	lsls	r3, r3, #3
 80015fc:	4413      	add	r3, r2
 80015fe:	687a      	ldr	r2, [r7, #4]
 8001600:	6812      	ldr	r2, [r2, #0]
 8001602:	4413      	add	r3, r2
 8001604:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8001608:	881b      	ldrh	r3, [r3, #0]
 800160a:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800160e:	68fb      	ldr	r3, [r7, #12]
 8001610:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	6818      	ldr	r0, [r3, #0]
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	f503 710c 	add.w	r1, r3, #560	; 0x230
 800161c:	68fb      	ldr	r3, [r7, #12]
 800161e:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8001620:	68fb      	ldr	r3, [r7, #12]
 8001622:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8001624:	b29b      	uxth	r3, r3
 8001626:	f002 fe38 	bl	800429a <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1*/
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	881b      	ldrh	r3, [r3, #0]
 8001630:	b29a      	uxth	r2, r3
 8001632:	f640 738f 	movw	r3, #3983	; 0xf8f
 8001636:	4013      	ands	r3, r2
 8001638:	b29c      	uxth	r4, r3
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	f044 0280 	orr.w	r2, r4, #128	; 0x80
 8001642:	b292      	uxth	r2, r2
 8001644:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8001646:	6878      	ldr	r0, [r7, #4]
 8001648:	f7ff fe90 	bl	800136c <HAL_PCD_SetupStageCallback>
 800164c:	e1d6      	b.n	80019fc <PCD_EP_ISR_Handler+0x4fc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }

        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800164e:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001652:	2b00      	cmp	r3, #0
 8001654:	f280 81d2 	bge.w	80019fc <PCD_EP_ISR_Handler+0x4fc>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	881b      	ldrh	r3, [r3, #0]
 800165e:	b29a      	uxth	r2, r3
 8001660:	f640 738f 	movw	r3, #3983	; 0xf8f
 8001664:	4013      	ands	r3, r2
 8001666:	b29c      	uxth	r4, r3
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	f044 0280 	orr.w	r2, r4, #128	; 0x80
 8001670:	b292      	uxth	r2, r2
 8001672:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet*/
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800167c:	b29b      	uxth	r3, r3
 800167e:	461a      	mov	r2, r3
 8001680:	68fb      	ldr	r3, [r7, #12]
 8001682:	781b      	ldrb	r3, [r3, #0]
 8001684:	00db      	lsls	r3, r3, #3
 8001686:	4413      	add	r3, r2
 8001688:	687a      	ldr	r2, [r7, #4]
 800168a:	6812      	ldr	r2, [r2, #0]
 800168c:	4413      	add	r3, r2
 800168e:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8001692:	881b      	ldrh	r3, [r3, #0]
 8001694:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8001698:	68fb      	ldr	r3, [r7, #12]
 800169a:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 800169c:	68fb      	ldr	r3, [r7, #12]
 800169e:	69db      	ldr	r3, [r3, #28]
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d019      	beq.n	80016d8 <PCD_EP_ISR_Handler+0x1d8>
 80016a4:	68fb      	ldr	r3, [r7, #12]
 80016a6:	695b      	ldr	r3, [r3, #20]
 80016a8:	2b00      	cmp	r3, #0
 80016aa:	d015      	beq.n	80016d8 <PCD_EP_ISR_Handler+0x1d8>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	6818      	ldr	r0, [r3, #0]
 80016b0:	68fb      	ldr	r3, [r7, #12]
 80016b2:	6959      	ldr	r1, [r3, #20]
 80016b4:	68fb      	ldr	r3, [r7, #12]
 80016b6:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 80016b8:	68fb      	ldr	r3, [r7, #12]
 80016ba:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 80016bc:	b29b      	uxth	r3, r3
 80016be:	f002 fdec 	bl	800429a <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 80016c2:	68fb      	ldr	r3, [r7, #12]
 80016c4:	695a      	ldr	r2, [r3, #20]
 80016c6:	68fb      	ldr	r3, [r7, #12]
 80016c8:	69db      	ldr	r3, [r3, #28]
 80016ca:	441a      	add	r2, r3
 80016cc:	68fb      	ldr	r3, [r7, #12]
 80016ce:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 80016d0:	2100      	movs	r1, #0
 80016d2:	6878      	ldr	r0, [r7, #4]
 80016d4:	f7ff fe32 	bl	800133c <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	461c      	mov	r4, r3
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80016e6:	b29b      	uxth	r3, r3
 80016e8:	441c      	add	r4, r3
 80016ea:	f204 4306 	addw	r3, r4, #1030	; 0x406
 80016ee:	60bb      	str	r3, [r7, #8]
 80016f0:	68fb      	ldr	r3, [r7, #12]
 80016f2:	691b      	ldr	r3, [r3, #16]
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	d110      	bne.n	800171a <PCD_EP_ISR_Handler+0x21a>
 80016f8:	68bb      	ldr	r3, [r7, #8]
 80016fa:	881b      	ldrh	r3, [r3, #0]
 80016fc:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8001700:	b29a      	uxth	r2, r3
 8001702:	68bb      	ldr	r3, [r7, #8]
 8001704:	801a      	strh	r2, [r3, #0]
 8001706:	68bb      	ldr	r3, [r7, #8]
 8001708:	881b      	ldrh	r3, [r3, #0]
 800170a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800170e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8001712:	b29a      	uxth	r2, r3
 8001714:	68bb      	ldr	r3, [r7, #8]
 8001716:	801a      	strh	r2, [r3, #0]
 8001718:	e02f      	b.n	800177a <PCD_EP_ISR_Handler+0x27a>
 800171a:	68fb      	ldr	r3, [r7, #12]
 800171c:	691b      	ldr	r3, [r3, #16]
 800171e:	2b3e      	cmp	r3, #62	; 0x3e
 8001720:	d813      	bhi.n	800174a <PCD_EP_ISR_Handler+0x24a>
 8001722:	68fb      	ldr	r3, [r7, #12]
 8001724:	691b      	ldr	r3, [r3, #16]
 8001726:	085b      	lsrs	r3, r3, #1
 8001728:	61bb      	str	r3, [r7, #24]
 800172a:	68fb      	ldr	r3, [r7, #12]
 800172c:	691b      	ldr	r3, [r3, #16]
 800172e:	f003 0301 	and.w	r3, r3, #1
 8001732:	2b00      	cmp	r3, #0
 8001734:	d002      	beq.n	800173c <PCD_EP_ISR_Handler+0x23c>
 8001736:	69bb      	ldr	r3, [r7, #24]
 8001738:	3301      	adds	r3, #1
 800173a:	61bb      	str	r3, [r7, #24]
 800173c:	69bb      	ldr	r3, [r7, #24]
 800173e:	b29b      	uxth	r3, r3
 8001740:	029b      	lsls	r3, r3, #10
 8001742:	b29a      	uxth	r2, r3
 8001744:	68bb      	ldr	r3, [r7, #8]
 8001746:	801a      	strh	r2, [r3, #0]
 8001748:	e017      	b.n	800177a <PCD_EP_ISR_Handler+0x27a>
 800174a:	68fb      	ldr	r3, [r7, #12]
 800174c:	691b      	ldr	r3, [r3, #16]
 800174e:	095b      	lsrs	r3, r3, #5
 8001750:	61bb      	str	r3, [r7, #24]
 8001752:	68fb      	ldr	r3, [r7, #12]
 8001754:	691b      	ldr	r3, [r3, #16]
 8001756:	f003 031f 	and.w	r3, r3, #31
 800175a:	2b00      	cmp	r3, #0
 800175c:	d102      	bne.n	8001764 <PCD_EP_ISR_Handler+0x264>
 800175e:	69bb      	ldr	r3, [r7, #24]
 8001760:	3b01      	subs	r3, #1
 8001762:	61bb      	str	r3, [r7, #24]
 8001764:	69bb      	ldr	r3, [r7, #24]
 8001766:	b29b      	uxth	r3, r3
 8001768:	029b      	lsls	r3, r3, #10
 800176a:	b29b      	uxth	r3, r3
 800176c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8001770:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8001774:	b29a      	uxth	r2, r3
 8001776:	68bb      	ldr	r3, [r7, #8]
 8001778:	801a      	strh	r2, [r3, #0]
          PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	881b      	ldrh	r3, [r3, #0]
 8001780:	b29b      	uxth	r3, r3
 8001782:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001786:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800178a:	b29c      	uxth	r4, r3
 800178c:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8001790:	b29c      	uxth	r4, r3
 8001792:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 8001796:	b29c      	uxth	r4, r3
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	681a      	ldr	r2, [r3, #0]
 800179c:	4b9e      	ldr	r3, [pc, #632]	; (8001a18 <PCD_EP_ISR_Handler+0x518>)
 800179e:	4323      	orrs	r3, r4
 80017a0:	b29b      	uxth	r3, r3
 80017a2:	8013      	strh	r3, [r2, #0]
 80017a4:	e12a      	b.n	80019fc <PCD_EP_ISR_Handler+0x4fc>
    else
    {
      /* Decode and service non control endpoints interrupt  */

      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	461a      	mov	r2, r3
 80017ac:	7d7b      	ldrb	r3, [r7, #21]
 80017ae:	009b      	lsls	r3, r3, #2
 80017b0:	4413      	add	r3, r2
 80017b2:	881b      	ldrh	r3, [r3, #0]
 80017b4:	827b      	strh	r3, [r7, #18]
      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 80017b6:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	f280 80cb 	bge.w	8001956 <PCD_EP_ISR_Handler+0x456>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	461a      	mov	r2, r3
 80017c6:	7d7b      	ldrb	r3, [r7, #21]
 80017c8:	009b      	lsls	r3, r3, #2
 80017ca:	4413      	add	r3, r2
 80017cc:	881b      	ldrh	r3, [r3, #0]
 80017ce:	b29a      	uxth	r2, r3
 80017d0:	f640 738f 	movw	r3, #3983	; 0xf8f
 80017d4:	4013      	ands	r3, r2
 80017d6:	b29c      	uxth	r4, r3
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	461a      	mov	r2, r3
 80017de:	7d7b      	ldrb	r3, [r7, #21]
 80017e0:	009b      	lsls	r3, r3, #2
 80017e2:	4413      	add	r3, r2
 80017e4:	f044 0280 	orr.w	r2, r4, #128	; 0x80
 80017e8:	b292      	uxth	r2, r2
 80017ea:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 80017ec:	7d7b      	ldrb	r3, [r7, #21]
 80017ee:	015b      	lsls	r3, r3, #5
 80017f0:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80017f4:	687a      	ldr	r2, [r7, #4]
 80017f6:	4413      	add	r3, r2
 80017f8:	60fb      	str	r3, [r7, #12]

        /* OUT double Buffering*/
        if (ep->doublebuffer == 0U)
 80017fa:	68fb      	ldr	r3, [r7, #12]
 80017fc:	7b1b      	ldrb	r3, [r3, #12]
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d11f      	bne.n	8001842 <PCD_EP_ISR_Handler+0x342>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800180a:	b29b      	uxth	r3, r3
 800180c:	461a      	mov	r2, r3
 800180e:	68fb      	ldr	r3, [r7, #12]
 8001810:	781b      	ldrb	r3, [r3, #0]
 8001812:	00db      	lsls	r3, r3, #3
 8001814:	4413      	add	r3, r2
 8001816:	687a      	ldr	r2, [r7, #4]
 8001818:	6812      	ldr	r2, [r2, #0]
 800181a:	4413      	add	r3, r2
 800181c:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8001820:	881b      	ldrh	r3, [r3, #0]
 8001822:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001826:	83fb      	strh	r3, [r7, #30]
          if (count != 0U)
 8001828:	8bfb      	ldrh	r3, [r7, #30]
 800182a:	2b00      	cmp	r3, #0
 800182c:	d06e      	beq.n	800190c <PCD_EP_ISR_Handler+0x40c>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	6818      	ldr	r0, [r3, #0]
 8001832:	68fb      	ldr	r3, [r7, #12]
 8001834:	6959      	ldr	r1, [r3, #20]
 8001836:	68fb      	ldr	r3, [r7, #12]
 8001838:	88da      	ldrh	r2, [r3, #6]
 800183a:	8bfb      	ldrh	r3, [r7, #30]
 800183c:	f002 fd2d 	bl	800429a <USB_ReadPMA>
 8001840:	e064      	b.n	800190c <PCD_EP_ISR_Handler+0x40c>
          }
        }
        else
        {
          if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	461a      	mov	r2, r3
 8001848:	68fb      	ldr	r3, [r7, #12]
 800184a:	781b      	ldrb	r3, [r3, #0]
 800184c:	009b      	lsls	r3, r3, #2
 800184e:	4413      	add	r3, r2
 8001850:	881b      	ldrh	r3, [r3, #0]
 8001852:	b29b      	uxth	r3, r3
 8001854:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001858:	2b00      	cmp	r3, #0
 800185a:	d01f      	beq.n	800189c <PCD_EP_ISR_Handler+0x39c>
          {
            /*read from endpoint BUF0Addr buffer*/
            count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8001864:	b29b      	uxth	r3, r3
 8001866:	461a      	mov	r2, r3
 8001868:	68fb      	ldr	r3, [r7, #12]
 800186a:	781b      	ldrb	r3, [r3, #0]
 800186c:	00db      	lsls	r3, r3, #3
 800186e:	4413      	add	r3, r2
 8001870:	687a      	ldr	r2, [r7, #4]
 8001872:	6812      	ldr	r2, [r2, #0]
 8001874:	4413      	add	r3, r2
 8001876:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800187a:	881b      	ldrh	r3, [r3, #0]
 800187c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001880:	83fb      	strh	r3, [r7, #30]
            if (count != 0U)
 8001882:	8bfb      	ldrh	r3, [r7, #30]
 8001884:	2b00      	cmp	r3, #0
 8001886:	d028      	beq.n	80018da <PCD_EP_ISR_Handler+0x3da>
            {
              USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	6818      	ldr	r0, [r3, #0]
 800188c:	68fb      	ldr	r3, [r7, #12]
 800188e:	6959      	ldr	r1, [r3, #20]
 8001890:	68fb      	ldr	r3, [r7, #12]
 8001892:	891a      	ldrh	r2, [r3, #8]
 8001894:	8bfb      	ldrh	r3, [r7, #30]
 8001896:	f002 fd00 	bl	800429a <USB_ReadPMA>
 800189a:	e01e      	b.n	80018da <PCD_EP_ISR_Handler+0x3da>
            }
          }
          else
          {
            /*read from endpoint BUF1Addr buffer*/
            count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80018a4:	b29b      	uxth	r3, r3
 80018a6:	461a      	mov	r2, r3
 80018a8:	68fb      	ldr	r3, [r7, #12]
 80018aa:	781b      	ldrb	r3, [r3, #0]
 80018ac:	00db      	lsls	r3, r3, #3
 80018ae:	4413      	add	r3, r2
 80018b0:	687a      	ldr	r2, [r7, #4]
 80018b2:	6812      	ldr	r2, [r2, #0]
 80018b4:	4413      	add	r3, r2
 80018b6:	f203 4306 	addw	r3, r3, #1030	; 0x406
 80018ba:	881b      	ldrh	r3, [r3, #0]
 80018bc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80018c0:	83fb      	strh	r3, [r7, #30]
            if (count != 0U)
 80018c2:	8bfb      	ldrh	r3, [r7, #30]
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	d008      	beq.n	80018da <PCD_EP_ISR_Handler+0x3da>
            {
              USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	6818      	ldr	r0, [r3, #0]
 80018cc:	68fb      	ldr	r3, [r7, #12]
 80018ce:	6959      	ldr	r1, [r3, #20]
 80018d0:	68fb      	ldr	r3, [r7, #12]
 80018d2:	895a      	ldrh	r2, [r3, #10]
 80018d4:	8bfb      	ldrh	r3, [r7, #30]
 80018d6:	f002 fce0 	bl	800429a <USB_ReadPMA>
            }
          }
          /* free EP OUT Buffer */
          PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	461a      	mov	r2, r3
 80018e0:	68fb      	ldr	r3, [r7, #12]
 80018e2:	781b      	ldrb	r3, [r3, #0]
 80018e4:	009b      	lsls	r3, r3, #2
 80018e6:	4413      	add	r3, r2
 80018e8:	881b      	ldrh	r3, [r3, #0]
 80018ea:	b29b      	uxth	r3, r3
 80018ec:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80018f0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80018f4:	b29c      	uxth	r4, r3
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	461a      	mov	r2, r3
 80018fc:	68fb      	ldr	r3, [r7, #12]
 80018fe:	781b      	ldrb	r3, [r3, #0]
 8001900:	009b      	lsls	r3, r3, #2
 8001902:	441a      	add	r2, r3
 8001904:	4b45      	ldr	r3, [pc, #276]	; (8001a1c <PCD_EP_ISR_Handler+0x51c>)
 8001906:	4323      	orrs	r3, r4
 8001908:	b29b      	uxth	r3, r3
 800190a:	8013      	strh	r3, [r2, #0]
        }
        /*multi-packet on the NON control OUT endpoint*/
        ep->xfer_count += count;
 800190c:	68fb      	ldr	r3, [r7, #12]
 800190e:	69da      	ldr	r2, [r3, #28]
 8001910:	8bfb      	ldrh	r3, [r7, #30]
 8001912:	441a      	add	r2, r3
 8001914:	68fb      	ldr	r3, [r7, #12]
 8001916:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 8001918:	68fb      	ldr	r3, [r7, #12]
 800191a:	695a      	ldr	r2, [r3, #20]
 800191c:	8bfb      	ldrh	r3, [r7, #30]
 800191e:	441a      	add	r2, r3
 8001920:	68fb      	ldr	r3, [r7, #12]
 8001922:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8001924:	68fb      	ldr	r3, [r7, #12]
 8001926:	699b      	ldr	r3, [r3, #24]
 8001928:	2b00      	cmp	r3, #0
 800192a:	d004      	beq.n	8001936 <PCD_EP_ISR_Handler+0x436>
 800192c:	8bfa      	ldrh	r2, [r7, #30]
 800192e:	68fb      	ldr	r3, [r7, #12]
 8001930:	691b      	ldr	r3, [r3, #16]
 8001932:	429a      	cmp	r2, r3
 8001934:	d206      	bcs.n	8001944 <PCD_EP_ISR_Handler+0x444>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8001936:	68fb      	ldr	r3, [r7, #12]
 8001938:	781b      	ldrb	r3, [r3, #0]
 800193a:	4619      	mov	r1, r3
 800193c:	6878      	ldr	r0, [r7, #4]
 800193e:	f7ff fcfd 	bl	800133c <HAL_PCD_DataOutStageCallback>
 8001942:	e008      	b.n	8001956 <PCD_EP_ISR_Handler+0x456>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)HAL_PCD_EP_Receive(hpcd, ep->num, ep->xfer_buff, ep->xfer_len);
 8001944:	68fb      	ldr	r3, [r7, #12]
 8001946:	7819      	ldrb	r1, [r3, #0]
 8001948:	68fb      	ldr	r3, [r7, #12]
 800194a:	695a      	ldr	r2, [r3, #20]
 800194c:	68fb      	ldr	r3, [r7, #12]
 800194e:	699b      	ldr	r3, [r3, #24]
 8001950:	6878      	ldr	r0, [r7, #4]
 8001952:	f7ff fd62 	bl	800141a <HAL_PCD_EP_Receive>
        }

      } /* if((wEPVal & EP_CTR_RX) */

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8001956:	8a7b      	ldrh	r3, [r7, #18]
 8001958:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800195c:	2b00      	cmp	r3, #0
 800195e:	d04d      	beq.n	80019fc <PCD_EP_ISR_Handler+0x4fc>
      {
        ep = &hpcd->IN_ep[epindex];
 8001960:	7d7b      	ldrb	r3, [r7, #21]
 8001962:	015b      	lsls	r3, r3, #5
 8001964:	3328      	adds	r3, #40	; 0x28
 8001966:	687a      	ldr	r2, [r7, #4]
 8001968:	4413      	add	r3, r2
 800196a:	60fb      	str	r3, [r7, #12]

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	461a      	mov	r2, r3
 8001972:	7d7b      	ldrb	r3, [r7, #21]
 8001974:	009b      	lsls	r3, r3, #2
 8001976:	4413      	add	r3, r2
 8001978:	881b      	ldrh	r3, [r3, #0]
 800197a:	b29b      	uxth	r3, r3
 800197c:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8001980:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001984:	b29c      	uxth	r4, r3
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	461a      	mov	r2, r3
 800198c:	7d7b      	ldrb	r3, [r7, #21]
 800198e:	009b      	lsls	r3, r3, #2
 8001990:	441a      	add	r2, r3
 8001992:	ea6f 4344 	mvn.w	r3, r4, lsl #17
 8001996:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800199a:	b29b      	uxth	r3, r3
 800199c:	8013      	strh	r3, [r2, #0]

        /*multi-packet on the NON control IN endpoint*/
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80019a6:	b29b      	uxth	r3, r3
 80019a8:	461a      	mov	r2, r3
 80019aa:	68fb      	ldr	r3, [r7, #12]
 80019ac:	781b      	ldrb	r3, [r3, #0]
 80019ae:	00db      	lsls	r3, r3, #3
 80019b0:	4413      	add	r3, r2
 80019b2:	687a      	ldr	r2, [r7, #4]
 80019b4:	6812      	ldr	r2, [r2, #0]
 80019b6:	4413      	add	r3, r2
 80019b8:	f203 4302 	addw	r3, r3, #1026	; 0x402
 80019bc:	881b      	ldrh	r3, [r3, #0]
 80019be:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80019c2:	68fb      	ldr	r3, [r7, #12]
 80019c4:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 80019c6:	68fb      	ldr	r3, [r7, #12]
 80019c8:	695a      	ldr	r2, [r3, #20]
 80019ca:	68fb      	ldr	r3, [r7, #12]
 80019cc:	69db      	ldr	r3, [r3, #28]
 80019ce:	441a      	add	r2, r3
 80019d0:	68fb      	ldr	r3, [r7, #12]
 80019d2:	615a      	str	r2, [r3, #20]

        /* Zero Length Packet? */
        if (ep->xfer_len == 0U)
 80019d4:	68fb      	ldr	r3, [r7, #12]
 80019d6:	699b      	ldr	r3, [r3, #24]
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d106      	bne.n	80019ea <PCD_EP_ISR_Handler+0x4ea>
        {
          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80019dc:	68fb      	ldr	r3, [r7, #12]
 80019de:	781b      	ldrb	r3, [r3, #0]
 80019e0:	4619      	mov	r1, r3
 80019e2:	6878      	ldr	r0, [r7, #4]
 80019e4:	f7ff fcb6 	bl	8001354 <HAL_PCD_DataInStageCallback>
 80019e8:	e008      	b.n	80019fc <PCD_EP_ISR_Handler+0x4fc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)HAL_PCD_EP_Transmit(hpcd, ep->num, ep->xfer_buff, ep->xfer_len);
 80019ea:	68fb      	ldr	r3, [r7, #12]
 80019ec:	7819      	ldrb	r1, [r3, #0]
 80019ee:	68fb      	ldr	r3, [r7, #12]
 80019f0:	695a      	ldr	r2, [r3, #20]
 80019f2:	68fb      	ldr	r3, [r7, #12]
 80019f4:	699b      	ldr	r3, [r3, #24]
 80019f6:	6878      	ldr	r0, [r7, #4]
 80019f8:	f7ff fd49 	bl	800148e <HAL_PCD_EP_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001a04:	b29b      	uxth	r3, r3
 8001a06:	b21b      	sxth	r3, r3
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	f6ff ad7e 	blt.w	800150a <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }
  return HAL_OK;
 8001a0e:	2300      	movs	r3, #0
}
 8001a10:	4618      	mov	r0, r3
 8001a12:	3724      	adds	r7, #36	; 0x24
 8001a14:	46bd      	mov	sp, r7
 8001a16:	bd90      	pop	{r4, r7, pc}
 8001a18:	ffff8080 	.word	0xffff8080
 8001a1c:	ffff80c0 	.word	0xffff80c0

08001a20 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001a20:	b580      	push	{r7, lr}
 8001a22:	f5ad 7d02 	sub.w	sp, sp, #520	; 0x208
 8001a26:	af00      	add	r7, sp, #0
 8001a28:	1d3b      	adds	r3, r7, #4
 8001a2a:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001a2c:	1d3b      	adds	r3, r7, #4
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	d102      	bne.n	8001a3a <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 8001a34:	2301      	movs	r3, #1
 8001a36:	f000 bf01 	b.w	800283c <HAL_RCC_OscConfig+0xe1c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001a3a:	1d3b      	adds	r3, r7, #4
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	f003 0301 	and.w	r3, r3, #1
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	f000 8160 	beq.w	8001d0a <HAL_RCC_OscConfig+0x2ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001a4a:	4bae      	ldr	r3, [pc, #696]	; (8001d04 <HAL_RCC_OscConfig+0x2e4>)
 8001a4c:	685b      	ldr	r3, [r3, #4]
 8001a4e:	f003 030c 	and.w	r3, r3, #12
 8001a52:	2b04      	cmp	r3, #4
 8001a54:	d00c      	beq.n	8001a70 <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001a56:	4bab      	ldr	r3, [pc, #684]	; (8001d04 <HAL_RCC_OscConfig+0x2e4>)
 8001a58:	685b      	ldr	r3, [r3, #4]
 8001a5a:	f003 030c 	and.w	r3, r3, #12
 8001a5e:	2b08      	cmp	r3, #8
 8001a60:	d159      	bne.n	8001b16 <HAL_RCC_OscConfig+0xf6>
 8001a62:	4ba8      	ldr	r3, [pc, #672]	; (8001d04 <HAL_RCC_OscConfig+0x2e4>)
 8001a64:	685b      	ldr	r3, [r3, #4]
 8001a66:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 8001a6a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001a6e:	d152      	bne.n	8001b16 <HAL_RCC_OscConfig+0xf6>
 8001a70:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001a74:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a78:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8001a7c:	fa93 f3a3 	rbit	r3, r3
 8001a80:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  return result;
 8001a84:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a88:	fab3 f383 	clz	r3, r3
 8001a8c:	b2db      	uxtb	r3, r3
 8001a8e:	095b      	lsrs	r3, r3, #5
 8001a90:	b2db      	uxtb	r3, r3
 8001a92:	f043 0301 	orr.w	r3, r3, #1
 8001a96:	b2db      	uxtb	r3, r3
 8001a98:	2b01      	cmp	r3, #1
 8001a9a:	d102      	bne.n	8001aa2 <HAL_RCC_OscConfig+0x82>
 8001a9c:	4b99      	ldr	r3, [pc, #612]	; (8001d04 <HAL_RCC_OscConfig+0x2e4>)
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	e015      	b.n	8001ace <HAL_RCC_OscConfig+0xae>
 8001aa2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001aa6:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001aaa:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 8001aae:	fa93 f3a3 	rbit	r3, r3
 8001ab2:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
 8001ab6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001aba:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8001abe:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
 8001ac2:	fa93 f3a3 	rbit	r3, r3
 8001ac6:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8001aca:	4b8e      	ldr	r3, [pc, #568]	; (8001d04 <HAL_RCC_OscConfig+0x2e4>)
 8001acc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ace:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001ad2:	f8c7 21dc 	str.w	r2, [r7, #476]	; 0x1dc
 8001ad6:	f8d7 21dc 	ldr.w	r2, [r7, #476]	; 0x1dc
 8001ada:	fa92 f2a2 	rbit	r2, r2
 8001ade:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
  return result;
 8001ae2:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8001ae6:	fab2 f282 	clz	r2, r2
 8001aea:	b2d2      	uxtb	r2, r2
 8001aec:	f042 0220 	orr.w	r2, r2, #32
 8001af0:	b2d2      	uxtb	r2, r2
 8001af2:	f002 021f 	and.w	r2, r2, #31
 8001af6:	2101      	movs	r1, #1
 8001af8:	fa01 f202 	lsl.w	r2, r1, r2
 8001afc:	4013      	ands	r3, r2
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	f000 8102 	beq.w	8001d08 <HAL_RCC_OscConfig+0x2e8>
 8001b04:	1d3b      	adds	r3, r7, #4
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	685b      	ldr	r3, [r3, #4]
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	f040 80fc 	bne.w	8001d08 <HAL_RCC_OscConfig+0x2e8>
      {
        return HAL_ERROR;
 8001b10:	2301      	movs	r3, #1
 8001b12:	f000 be93 	b.w	800283c <HAL_RCC_OscConfig+0xe1c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001b16:	1d3b      	adds	r3, r7, #4
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	685b      	ldr	r3, [r3, #4]
 8001b1c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001b20:	d106      	bne.n	8001b30 <HAL_RCC_OscConfig+0x110>
 8001b22:	4b78      	ldr	r3, [pc, #480]	; (8001d04 <HAL_RCC_OscConfig+0x2e4>)
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	4a77      	ldr	r2, [pc, #476]	; (8001d04 <HAL_RCC_OscConfig+0x2e4>)
 8001b28:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001b2c:	6013      	str	r3, [r2, #0]
 8001b2e:	e030      	b.n	8001b92 <HAL_RCC_OscConfig+0x172>
 8001b30:	1d3b      	adds	r3, r7, #4
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	685b      	ldr	r3, [r3, #4]
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d10c      	bne.n	8001b54 <HAL_RCC_OscConfig+0x134>
 8001b3a:	4b72      	ldr	r3, [pc, #456]	; (8001d04 <HAL_RCC_OscConfig+0x2e4>)
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	4a71      	ldr	r2, [pc, #452]	; (8001d04 <HAL_RCC_OscConfig+0x2e4>)
 8001b40:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001b44:	6013      	str	r3, [r2, #0]
 8001b46:	4b6f      	ldr	r3, [pc, #444]	; (8001d04 <HAL_RCC_OscConfig+0x2e4>)
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	4a6e      	ldr	r2, [pc, #440]	; (8001d04 <HAL_RCC_OscConfig+0x2e4>)
 8001b4c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001b50:	6013      	str	r3, [r2, #0]
 8001b52:	e01e      	b.n	8001b92 <HAL_RCC_OscConfig+0x172>
 8001b54:	1d3b      	adds	r3, r7, #4
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	685b      	ldr	r3, [r3, #4]
 8001b5a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001b5e:	d10c      	bne.n	8001b7a <HAL_RCC_OscConfig+0x15a>
 8001b60:	4b68      	ldr	r3, [pc, #416]	; (8001d04 <HAL_RCC_OscConfig+0x2e4>)
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	4a67      	ldr	r2, [pc, #412]	; (8001d04 <HAL_RCC_OscConfig+0x2e4>)
 8001b66:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001b6a:	6013      	str	r3, [r2, #0]
 8001b6c:	4b65      	ldr	r3, [pc, #404]	; (8001d04 <HAL_RCC_OscConfig+0x2e4>)
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	4a64      	ldr	r2, [pc, #400]	; (8001d04 <HAL_RCC_OscConfig+0x2e4>)
 8001b72:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001b76:	6013      	str	r3, [r2, #0]
 8001b78:	e00b      	b.n	8001b92 <HAL_RCC_OscConfig+0x172>
 8001b7a:	4b62      	ldr	r3, [pc, #392]	; (8001d04 <HAL_RCC_OscConfig+0x2e4>)
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	4a61      	ldr	r2, [pc, #388]	; (8001d04 <HAL_RCC_OscConfig+0x2e4>)
 8001b80:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001b84:	6013      	str	r3, [r2, #0]
 8001b86:	4b5f      	ldr	r3, [pc, #380]	; (8001d04 <HAL_RCC_OscConfig+0x2e4>)
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	4a5e      	ldr	r2, [pc, #376]	; (8001d04 <HAL_RCC_OscConfig+0x2e4>)
 8001b8c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001b90:	6013      	str	r3, [r2, #0]
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001b92:	1d3b      	adds	r3, r7, #4
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	685b      	ldr	r3, [r3, #4]
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	d059      	beq.n	8001c50 <HAL_RCC_OscConfig+0x230>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b9c:	f7fe ff1c 	bl	80009d8 <HAL_GetTick>
 8001ba0:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ba4:	e00a      	b.n	8001bbc <HAL_RCC_OscConfig+0x19c>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001ba6:	f7fe ff17 	bl	80009d8 <HAL_GetTick>
 8001baa:	4602      	mov	r2, r0
 8001bac:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001bb0:	1ad3      	subs	r3, r2, r3
 8001bb2:	2b64      	cmp	r3, #100	; 0x64
 8001bb4:	d902      	bls.n	8001bbc <HAL_RCC_OscConfig+0x19c>
          {
            return HAL_TIMEOUT;
 8001bb6:	2303      	movs	r3, #3
 8001bb8:	f000 be40 	b.w	800283c <HAL_RCC_OscConfig+0xe1c>
 8001bbc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001bc0:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bc4:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 8001bc8:	fa93 f3a3 	rbit	r3, r3
 8001bcc:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
  return result;
 8001bd0:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001bd4:	fab3 f383 	clz	r3, r3
 8001bd8:	b2db      	uxtb	r3, r3
 8001bda:	095b      	lsrs	r3, r3, #5
 8001bdc:	b2db      	uxtb	r3, r3
 8001bde:	f043 0301 	orr.w	r3, r3, #1
 8001be2:	b2db      	uxtb	r3, r3
 8001be4:	2b01      	cmp	r3, #1
 8001be6:	d102      	bne.n	8001bee <HAL_RCC_OscConfig+0x1ce>
 8001be8:	4b46      	ldr	r3, [pc, #280]	; (8001d04 <HAL_RCC_OscConfig+0x2e4>)
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	e015      	b.n	8001c1a <HAL_RCC_OscConfig+0x1fa>
 8001bee:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001bf2:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bf6:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 8001bfa:	fa93 f3a3 	rbit	r3, r3
 8001bfe:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
 8001c02:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001c06:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8001c0a:	f8d7 31c4 	ldr.w	r3, [r7, #452]	; 0x1c4
 8001c0e:	fa93 f3a3 	rbit	r3, r3
 8001c12:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8001c16:	4b3b      	ldr	r3, [pc, #236]	; (8001d04 <HAL_RCC_OscConfig+0x2e4>)
 8001c18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c1a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001c1e:	f8c7 21bc 	str.w	r2, [r7, #444]	; 0x1bc
 8001c22:	f8d7 21bc 	ldr.w	r2, [r7, #444]	; 0x1bc
 8001c26:	fa92 f2a2 	rbit	r2, r2
 8001c2a:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
  return result;
 8001c2e:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8001c32:	fab2 f282 	clz	r2, r2
 8001c36:	b2d2      	uxtb	r2, r2
 8001c38:	f042 0220 	orr.w	r2, r2, #32
 8001c3c:	b2d2      	uxtb	r2, r2
 8001c3e:	f002 021f 	and.w	r2, r2, #31
 8001c42:	2101      	movs	r1, #1
 8001c44:	fa01 f202 	lsl.w	r2, r1, r2
 8001c48:	4013      	ands	r3, r2
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d0ab      	beq.n	8001ba6 <HAL_RCC_OscConfig+0x186>
 8001c4e:	e05c      	b.n	8001d0a <HAL_RCC_OscConfig+0x2ea>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c50:	f7fe fec2 	bl	80009d8 <HAL_GetTick>
 8001c54:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c58:	e00a      	b.n	8001c70 <HAL_RCC_OscConfig+0x250>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001c5a:	f7fe febd 	bl	80009d8 <HAL_GetTick>
 8001c5e:	4602      	mov	r2, r0
 8001c60:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001c64:	1ad3      	subs	r3, r2, r3
 8001c66:	2b64      	cmp	r3, #100	; 0x64
 8001c68:	d902      	bls.n	8001c70 <HAL_RCC_OscConfig+0x250>
          {
            return HAL_TIMEOUT;
 8001c6a:	2303      	movs	r3, #3
 8001c6c:	f000 bde6 	b.w	800283c <HAL_RCC_OscConfig+0xe1c>
 8001c70:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001c74:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c78:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 8001c7c:	fa93 f3a3 	rbit	r3, r3
 8001c80:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
  return result;
 8001c84:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c88:	fab3 f383 	clz	r3, r3
 8001c8c:	b2db      	uxtb	r3, r3
 8001c8e:	095b      	lsrs	r3, r3, #5
 8001c90:	b2db      	uxtb	r3, r3
 8001c92:	f043 0301 	orr.w	r3, r3, #1
 8001c96:	b2db      	uxtb	r3, r3
 8001c98:	2b01      	cmp	r3, #1
 8001c9a:	d102      	bne.n	8001ca2 <HAL_RCC_OscConfig+0x282>
 8001c9c:	4b19      	ldr	r3, [pc, #100]	; (8001d04 <HAL_RCC_OscConfig+0x2e4>)
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	e015      	b.n	8001cce <HAL_RCC_OscConfig+0x2ae>
 8001ca2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001ca6:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001caa:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 8001cae:	fa93 f3a3 	rbit	r3, r3
 8001cb2:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
 8001cb6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001cba:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8001cbe:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8001cc2:	fa93 f3a3 	rbit	r3, r3
 8001cc6:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8001cca:	4b0e      	ldr	r3, [pc, #56]	; (8001d04 <HAL_RCC_OscConfig+0x2e4>)
 8001ccc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001cce:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001cd2:	f8c7 219c 	str.w	r2, [r7, #412]	; 0x19c
 8001cd6:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 8001cda:	fa92 f2a2 	rbit	r2, r2
 8001cde:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
  return result;
 8001ce2:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8001ce6:	fab2 f282 	clz	r2, r2
 8001cea:	b2d2      	uxtb	r2, r2
 8001cec:	f042 0220 	orr.w	r2, r2, #32
 8001cf0:	b2d2      	uxtb	r2, r2
 8001cf2:	f002 021f 	and.w	r2, r2, #31
 8001cf6:	2101      	movs	r1, #1
 8001cf8:	fa01 f202 	lsl.w	r2, r1, r2
 8001cfc:	4013      	ands	r3, r2
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d1ab      	bne.n	8001c5a <HAL_RCC_OscConfig+0x23a>
 8001d02:	e002      	b.n	8001d0a <HAL_RCC_OscConfig+0x2ea>
 8001d04:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d08:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001d0a:	1d3b      	adds	r3, r7, #4
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	f003 0302 	and.w	r3, r3, #2
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	f000 8170 	beq.w	8001ffa <HAL_RCC_OscConfig+0x5da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001d1a:	4bd0      	ldr	r3, [pc, #832]	; (800205c <HAL_RCC_OscConfig+0x63c>)
 8001d1c:	685b      	ldr	r3, [r3, #4]
 8001d1e:	f003 030c 	and.w	r3, r3, #12
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d00c      	beq.n	8001d40 <HAL_RCC_OscConfig+0x320>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001d26:	4bcd      	ldr	r3, [pc, #820]	; (800205c <HAL_RCC_OscConfig+0x63c>)
 8001d28:	685b      	ldr	r3, [r3, #4]
 8001d2a:	f003 030c 	and.w	r3, r3, #12
 8001d2e:	2b08      	cmp	r3, #8
 8001d30:	d16d      	bne.n	8001e0e <HAL_RCC_OscConfig+0x3ee>
 8001d32:	4bca      	ldr	r3, [pc, #808]	; (800205c <HAL_RCC_OscConfig+0x63c>)
 8001d34:	685b      	ldr	r3, [r3, #4]
 8001d36:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 8001d3a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001d3e:	d166      	bne.n	8001e0e <HAL_RCC_OscConfig+0x3ee>
 8001d40:	2302      	movs	r3, #2
 8001d42:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d46:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
 8001d4a:	fa93 f3a3 	rbit	r3, r3
 8001d4e:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
  return result;
 8001d52:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001d56:	fab3 f383 	clz	r3, r3
 8001d5a:	b2db      	uxtb	r3, r3
 8001d5c:	095b      	lsrs	r3, r3, #5
 8001d5e:	b2db      	uxtb	r3, r3
 8001d60:	f043 0301 	orr.w	r3, r3, #1
 8001d64:	b2db      	uxtb	r3, r3
 8001d66:	2b01      	cmp	r3, #1
 8001d68:	d102      	bne.n	8001d70 <HAL_RCC_OscConfig+0x350>
 8001d6a:	4bbc      	ldr	r3, [pc, #752]	; (800205c <HAL_RCC_OscConfig+0x63c>)
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	e013      	b.n	8001d98 <HAL_RCC_OscConfig+0x378>
 8001d70:	2302      	movs	r3, #2
 8001d72:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d76:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 8001d7a:	fa93 f3a3 	rbit	r3, r3
 8001d7e:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
 8001d82:	2302      	movs	r3, #2
 8001d84:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8001d88:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 8001d8c:	fa93 f3a3 	rbit	r3, r3
 8001d90:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8001d94:	4bb1      	ldr	r3, [pc, #708]	; (800205c <HAL_RCC_OscConfig+0x63c>)
 8001d96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d98:	2202      	movs	r2, #2
 8001d9a:	f8c7 217c 	str.w	r2, [r7, #380]	; 0x17c
 8001d9e:	f8d7 217c 	ldr.w	r2, [r7, #380]	; 0x17c
 8001da2:	fa92 f2a2 	rbit	r2, r2
 8001da6:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
  return result;
 8001daa:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8001dae:	fab2 f282 	clz	r2, r2
 8001db2:	b2d2      	uxtb	r2, r2
 8001db4:	f042 0220 	orr.w	r2, r2, #32
 8001db8:	b2d2      	uxtb	r2, r2
 8001dba:	f002 021f 	and.w	r2, r2, #31
 8001dbe:	2101      	movs	r1, #1
 8001dc0:	fa01 f202 	lsl.w	r2, r1, r2
 8001dc4:	4013      	ands	r3, r2
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	d007      	beq.n	8001dda <HAL_RCC_OscConfig+0x3ba>
 8001dca:	1d3b      	adds	r3, r7, #4
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	68db      	ldr	r3, [r3, #12]
 8001dd0:	2b01      	cmp	r3, #1
 8001dd2:	d002      	beq.n	8001dda <HAL_RCC_OscConfig+0x3ba>
      {
        return HAL_ERROR;
 8001dd4:	2301      	movs	r3, #1
 8001dd6:	f000 bd31 	b.w	800283c <HAL_RCC_OscConfig+0xe1c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001dda:	4ba0      	ldr	r3, [pc, #640]	; (800205c <HAL_RCC_OscConfig+0x63c>)
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001de2:	1d3b      	adds	r3, r7, #4
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	691b      	ldr	r3, [r3, #16]
 8001de8:	21f8      	movs	r1, #248	; 0xf8
 8001dea:	f8c7 1174 	str.w	r1, [r7, #372]	; 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001dee:	f8d7 1174 	ldr.w	r1, [r7, #372]	; 0x174
 8001df2:	fa91 f1a1 	rbit	r1, r1
 8001df6:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
  return result;
 8001dfa:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8001dfe:	fab1 f181 	clz	r1, r1
 8001e02:	b2c9      	uxtb	r1, r1
 8001e04:	408b      	lsls	r3, r1
 8001e06:	4995      	ldr	r1, [pc, #596]	; (800205c <HAL_RCC_OscConfig+0x63c>)
 8001e08:	4313      	orrs	r3, r2
 8001e0a:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001e0c:	e0f5      	b.n	8001ffa <HAL_RCC_OscConfig+0x5da>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001e0e:	1d3b      	adds	r3, r7, #4
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	68db      	ldr	r3, [r3, #12]
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	f000 8085 	beq.w	8001f24 <HAL_RCC_OscConfig+0x504>
 8001e1a:	2301      	movs	r3, #1
 8001e1c:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e20:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 8001e24:	fa93 f3a3 	rbit	r3, r3
 8001e28:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
  return result;
 8001e2c:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001e30:	fab3 f383 	clz	r3, r3
 8001e34:	b2db      	uxtb	r3, r3
 8001e36:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001e3a:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001e3e:	009b      	lsls	r3, r3, #2
 8001e40:	461a      	mov	r2, r3
 8001e42:	2301      	movs	r3, #1
 8001e44:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e46:	f7fe fdc7 	bl	80009d8 <HAL_GetTick>
 8001e4a:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e4e:	e00a      	b.n	8001e66 <HAL_RCC_OscConfig+0x446>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001e50:	f7fe fdc2 	bl	80009d8 <HAL_GetTick>
 8001e54:	4602      	mov	r2, r0
 8001e56:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001e5a:	1ad3      	subs	r3, r2, r3
 8001e5c:	2b02      	cmp	r3, #2
 8001e5e:	d902      	bls.n	8001e66 <HAL_RCC_OscConfig+0x446>
          {
            return HAL_TIMEOUT;
 8001e60:	2303      	movs	r3, #3
 8001e62:	f000 bceb 	b.w	800283c <HAL_RCC_OscConfig+0xe1c>
 8001e66:	2302      	movs	r3, #2
 8001e68:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e6c:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 8001e70:	fa93 f3a3 	rbit	r3, r3
 8001e74:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
  return result;
 8001e78:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e7c:	fab3 f383 	clz	r3, r3
 8001e80:	b2db      	uxtb	r3, r3
 8001e82:	095b      	lsrs	r3, r3, #5
 8001e84:	b2db      	uxtb	r3, r3
 8001e86:	f043 0301 	orr.w	r3, r3, #1
 8001e8a:	b2db      	uxtb	r3, r3
 8001e8c:	2b01      	cmp	r3, #1
 8001e8e:	d102      	bne.n	8001e96 <HAL_RCC_OscConfig+0x476>
 8001e90:	4b72      	ldr	r3, [pc, #456]	; (800205c <HAL_RCC_OscConfig+0x63c>)
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	e013      	b.n	8001ebe <HAL_RCC_OscConfig+0x49e>
 8001e96:	2302      	movs	r3, #2
 8001e98:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e9c:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 8001ea0:	fa93 f3a3 	rbit	r3, r3
 8001ea4:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 8001ea8:	2302      	movs	r3, #2
 8001eaa:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8001eae:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 8001eb2:	fa93 f3a3 	rbit	r3, r3
 8001eb6:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8001eba:	4b68      	ldr	r3, [pc, #416]	; (800205c <HAL_RCC_OscConfig+0x63c>)
 8001ebc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ebe:	2202      	movs	r2, #2
 8001ec0:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 8001ec4:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 8001ec8:	fa92 f2a2 	rbit	r2, r2
 8001ecc:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
  return result;
 8001ed0:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8001ed4:	fab2 f282 	clz	r2, r2
 8001ed8:	b2d2      	uxtb	r2, r2
 8001eda:	f042 0220 	orr.w	r2, r2, #32
 8001ede:	b2d2      	uxtb	r2, r2
 8001ee0:	f002 021f 	and.w	r2, r2, #31
 8001ee4:	2101      	movs	r1, #1
 8001ee6:	fa01 f202 	lsl.w	r2, r1, r2
 8001eea:	4013      	ands	r3, r2
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	d0af      	beq.n	8001e50 <HAL_RCC_OscConfig+0x430>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ef0:	4b5a      	ldr	r3, [pc, #360]	; (800205c <HAL_RCC_OscConfig+0x63c>)
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001ef8:	1d3b      	adds	r3, r7, #4
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	691b      	ldr	r3, [r3, #16]
 8001efe:	21f8      	movs	r1, #248	; 0xf8
 8001f00:	f8c7 1144 	str.w	r1, [r7, #324]	; 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f04:	f8d7 1144 	ldr.w	r1, [r7, #324]	; 0x144
 8001f08:	fa91 f1a1 	rbit	r1, r1
 8001f0c:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
  return result;
 8001f10:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8001f14:	fab1 f181 	clz	r1, r1
 8001f18:	b2c9      	uxtb	r1, r1
 8001f1a:	408b      	lsls	r3, r1
 8001f1c:	494f      	ldr	r1, [pc, #316]	; (800205c <HAL_RCC_OscConfig+0x63c>)
 8001f1e:	4313      	orrs	r3, r2
 8001f20:	600b      	str	r3, [r1, #0]
 8001f22:	e06a      	b.n	8001ffa <HAL_RCC_OscConfig+0x5da>
 8001f24:	2301      	movs	r3, #1
 8001f26:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f2a:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 8001f2e:	fa93 f3a3 	rbit	r3, r3
 8001f32:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
  return result;
 8001f36:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001f3a:	fab3 f383 	clz	r3, r3
 8001f3e:	b2db      	uxtb	r3, r3
 8001f40:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001f44:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001f48:	009b      	lsls	r3, r3, #2
 8001f4a:	461a      	mov	r2, r3
 8001f4c:	2300      	movs	r3, #0
 8001f4e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f50:	f7fe fd42 	bl	80009d8 <HAL_GetTick>
 8001f54:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001f58:	e00a      	b.n	8001f70 <HAL_RCC_OscConfig+0x550>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001f5a:	f7fe fd3d 	bl	80009d8 <HAL_GetTick>
 8001f5e:	4602      	mov	r2, r0
 8001f60:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001f64:	1ad3      	subs	r3, r2, r3
 8001f66:	2b02      	cmp	r3, #2
 8001f68:	d902      	bls.n	8001f70 <HAL_RCC_OscConfig+0x550>
          {
            return HAL_TIMEOUT;
 8001f6a:	2303      	movs	r3, #3
 8001f6c:	f000 bc66 	b.w	800283c <HAL_RCC_OscConfig+0xe1c>
 8001f70:	2302      	movs	r3, #2
 8001f72:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f76:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8001f7a:	fa93 f3a3 	rbit	r3, r3
 8001f7e:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  return result;
 8001f82:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001f86:	fab3 f383 	clz	r3, r3
 8001f8a:	b2db      	uxtb	r3, r3
 8001f8c:	095b      	lsrs	r3, r3, #5
 8001f8e:	b2db      	uxtb	r3, r3
 8001f90:	f043 0301 	orr.w	r3, r3, #1
 8001f94:	b2db      	uxtb	r3, r3
 8001f96:	2b01      	cmp	r3, #1
 8001f98:	d102      	bne.n	8001fa0 <HAL_RCC_OscConfig+0x580>
 8001f9a:	4b30      	ldr	r3, [pc, #192]	; (800205c <HAL_RCC_OscConfig+0x63c>)
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	e013      	b.n	8001fc8 <HAL_RCC_OscConfig+0x5a8>
 8001fa0:	2302      	movs	r3, #2
 8001fa2:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fa6:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8001faa:	fa93 f3a3 	rbit	r3, r3
 8001fae:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 8001fb2:	2302      	movs	r3, #2
 8001fb4:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8001fb8:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8001fbc:	fa93 f3a3 	rbit	r3, r3
 8001fc0:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8001fc4:	4b25      	ldr	r3, [pc, #148]	; (800205c <HAL_RCC_OscConfig+0x63c>)
 8001fc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fc8:	2202      	movs	r2, #2
 8001fca:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 8001fce:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 8001fd2:	fa92 f2a2 	rbit	r2, r2
 8001fd6:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
  return result;
 8001fda:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8001fde:	fab2 f282 	clz	r2, r2
 8001fe2:	b2d2      	uxtb	r2, r2
 8001fe4:	f042 0220 	orr.w	r2, r2, #32
 8001fe8:	b2d2      	uxtb	r2, r2
 8001fea:	f002 021f 	and.w	r2, r2, #31
 8001fee:	2101      	movs	r1, #1
 8001ff0:	fa01 f202 	lsl.w	r2, r1, r2
 8001ff4:	4013      	ands	r3, r2
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d1af      	bne.n	8001f5a <HAL_RCC_OscConfig+0x53a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001ffa:	1d3b      	adds	r3, r7, #4
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	f003 0308 	and.w	r3, r3, #8
 8002004:	2b00      	cmp	r3, #0
 8002006:	f000 80da 	beq.w	80021be <HAL_RCC_OscConfig+0x79e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800200a:	1d3b      	adds	r3, r7, #4
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	695b      	ldr	r3, [r3, #20]
 8002010:	2b00      	cmp	r3, #0
 8002012:	d069      	beq.n	80020e8 <HAL_RCC_OscConfig+0x6c8>
 8002014:	2301      	movs	r3, #1
 8002016:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800201a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800201e:	fa93 f3a3 	rbit	r3, r3
 8002022:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
  return result;
 8002026:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800202a:	fab3 f383 	clz	r3, r3
 800202e:	b2db      	uxtb	r3, r3
 8002030:	461a      	mov	r2, r3
 8002032:	4b0b      	ldr	r3, [pc, #44]	; (8002060 <HAL_RCC_OscConfig+0x640>)
 8002034:	4413      	add	r3, r2
 8002036:	009b      	lsls	r3, r3, #2
 8002038:	461a      	mov	r2, r3
 800203a:	2301      	movs	r3, #1
 800203c:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800203e:	f7fe fccb 	bl	80009d8 <HAL_GetTick>
 8002042:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002046:	e00d      	b.n	8002064 <HAL_RCC_OscConfig+0x644>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002048:	f7fe fcc6 	bl	80009d8 <HAL_GetTick>
 800204c:	4602      	mov	r2, r0
 800204e:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002052:	1ad3      	subs	r3, r2, r3
 8002054:	2b02      	cmp	r3, #2
 8002056:	d905      	bls.n	8002064 <HAL_RCC_OscConfig+0x644>
        {
          return HAL_TIMEOUT;
 8002058:	2303      	movs	r3, #3
 800205a:	e3ef      	b.n	800283c <HAL_RCC_OscConfig+0xe1c>
 800205c:	40021000 	.word	0x40021000
 8002060:	10908120 	.word	0x10908120
 8002064:	2302      	movs	r3, #2
 8002066:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800206a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800206e:	fa93 f2a3 	rbit	r2, r3
 8002072:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8002076:	601a      	str	r2, [r3, #0]
 8002078:	f507 7382 	add.w	r3, r7, #260	; 0x104
 800207c:	2202      	movs	r2, #2
 800207e:	601a      	str	r2, [r3, #0]
 8002080:	f507 7382 	add.w	r3, r7, #260	; 0x104
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	fa93 f2a3 	rbit	r2, r3
 800208a:	f507 7380 	add.w	r3, r7, #256	; 0x100
 800208e:	601a      	str	r2, [r3, #0]
 8002090:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8002094:	2202      	movs	r2, #2
 8002096:	601a      	str	r2, [r3, #0]
 8002098:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	fa93 f2a3 	rbit	r2, r3
 80020a2:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 80020a6:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80020a8:	4ba4      	ldr	r3, [pc, #656]	; (800233c <HAL_RCC_OscConfig+0x91c>)
 80020aa:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80020ac:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 80020b0:	2102      	movs	r1, #2
 80020b2:	6019      	str	r1, [r3, #0]
 80020b4:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	fa93 f1a3 	rbit	r1, r3
 80020be:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 80020c2:	6019      	str	r1, [r3, #0]
  return result;
 80020c4:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	fab3 f383 	clz	r3, r3
 80020ce:	b2db      	uxtb	r3, r3
 80020d0:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80020d4:	b2db      	uxtb	r3, r3
 80020d6:	f003 031f 	and.w	r3, r3, #31
 80020da:	2101      	movs	r1, #1
 80020dc:	fa01 f303 	lsl.w	r3, r1, r3
 80020e0:	4013      	ands	r3, r2
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d0b0      	beq.n	8002048 <HAL_RCC_OscConfig+0x628>
 80020e6:	e06a      	b.n	80021be <HAL_RCC_OscConfig+0x79e>
 80020e8:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80020ec:	2201      	movs	r2, #1
 80020ee:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020f0:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	fa93 f2a3 	rbit	r2, r3
 80020fa:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 80020fe:	601a      	str	r2, [r3, #0]
  return result;
 8002100:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8002104:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002106:	fab3 f383 	clz	r3, r3
 800210a:	b2db      	uxtb	r3, r3
 800210c:	461a      	mov	r2, r3
 800210e:	4b8c      	ldr	r3, [pc, #560]	; (8002340 <HAL_RCC_OscConfig+0x920>)
 8002110:	4413      	add	r3, r2
 8002112:	009b      	lsls	r3, r3, #2
 8002114:	461a      	mov	r2, r3
 8002116:	2300      	movs	r3, #0
 8002118:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800211a:	f7fe fc5d 	bl	80009d8 <HAL_GetTick>
 800211e:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002122:	e009      	b.n	8002138 <HAL_RCC_OscConfig+0x718>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002124:	f7fe fc58 	bl	80009d8 <HAL_GetTick>
 8002128:	4602      	mov	r2, r0
 800212a:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800212e:	1ad3      	subs	r3, r2, r3
 8002130:	2b02      	cmp	r3, #2
 8002132:	d901      	bls.n	8002138 <HAL_RCC_OscConfig+0x718>
        {
          return HAL_TIMEOUT;
 8002134:	2303      	movs	r3, #3
 8002136:	e381      	b.n	800283c <HAL_RCC_OscConfig+0xe1c>
 8002138:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 800213c:	2202      	movs	r2, #2
 800213e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002140:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	fa93 f2a3 	rbit	r2, r3
 800214a:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 800214e:	601a      	str	r2, [r3, #0]
 8002150:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8002154:	2202      	movs	r2, #2
 8002156:	601a      	str	r2, [r3, #0]
 8002158:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	fa93 f2a3 	rbit	r2, r3
 8002162:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8002166:	601a      	str	r2, [r3, #0]
 8002168:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 800216c:	2202      	movs	r2, #2
 800216e:	601a      	str	r2, [r3, #0]
 8002170:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	fa93 f2a3 	rbit	r2, r3
 800217a:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 800217e:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002180:	4b6e      	ldr	r3, [pc, #440]	; (800233c <HAL_RCC_OscConfig+0x91c>)
 8002182:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002184:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8002188:	2102      	movs	r1, #2
 800218a:	6019      	str	r1, [r3, #0]
 800218c:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	fa93 f1a3 	rbit	r1, r3
 8002196:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 800219a:	6019      	str	r1, [r3, #0]
  return result;
 800219c:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	fab3 f383 	clz	r3, r3
 80021a6:	b2db      	uxtb	r3, r3
 80021a8:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80021ac:	b2db      	uxtb	r3, r3
 80021ae:	f003 031f 	and.w	r3, r3, #31
 80021b2:	2101      	movs	r1, #1
 80021b4:	fa01 f303 	lsl.w	r3, r1, r3
 80021b8:	4013      	ands	r3, r2
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d1b2      	bne.n	8002124 <HAL_RCC_OscConfig+0x704>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80021be:	1d3b      	adds	r3, r7, #4
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	f003 0304 	and.w	r3, r3, #4
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	f000 8157 	beq.w	800247c <HAL_RCC_OscConfig+0xa5c>
  {
    FlagStatus       pwrclkchanged = RESET;
 80021ce:	2300      	movs	r3, #0
 80021d0:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80021d4:	4b59      	ldr	r3, [pc, #356]	; (800233c <HAL_RCC_OscConfig+0x91c>)
 80021d6:	69db      	ldr	r3, [r3, #28]
 80021d8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d112      	bne.n	8002206 <HAL_RCC_OscConfig+0x7e6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80021e0:	4b56      	ldr	r3, [pc, #344]	; (800233c <HAL_RCC_OscConfig+0x91c>)
 80021e2:	69db      	ldr	r3, [r3, #28]
 80021e4:	4a55      	ldr	r2, [pc, #340]	; (800233c <HAL_RCC_OscConfig+0x91c>)
 80021e6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80021ea:	61d3      	str	r3, [r2, #28]
 80021ec:	4b53      	ldr	r3, [pc, #332]	; (800233c <HAL_RCC_OscConfig+0x91c>)
 80021ee:	69db      	ldr	r3, [r3, #28]
 80021f0:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 80021f4:	f107 030c 	add.w	r3, r7, #12
 80021f8:	601a      	str	r2, [r3, #0]
 80021fa:	f107 030c 	add.w	r3, r7, #12
 80021fe:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8002200:	2301      	movs	r3, #1
 8002202:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002206:	4b4f      	ldr	r3, [pc, #316]	; (8002344 <HAL_RCC_OscConfig+0x924>)
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800220e:	2b00      	cmp	r3, #0
 8002210:	d11a      	bne.n	8002248 <HAL_RCC_OscConfig+0x828>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002212:	4b4c      	ldr	r3, [pc, #304]	; (8002344 <HAL_RCC_OscConfig+0x924>)
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	4a4b      	ldr	r2, [pc, #300]	; (8002344 <HAL_RCC_OscConfig+0x924>)
 8002218:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800221c:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800221e:	f7fe fbdb 	bl	80009d8 <HAL_GetTick>
 8002222:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002226:	e009      	b.n	800223c <HAL_RCC_OscConfig+0x81c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002228:	f7fe fbd6 	bl	80009d8 <HAL_GetTick>
 800222c:	4602      	mov	r2, r0
 800222e:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002232:	1ad3      	subs	r3, r2, r3
 8002234:	2b64      	cmp	r3, #100	; 0x64
 8002236:	d901      	bls.n	800223c <HAL_RCC_OscConfig+0x81c>
        {
          return HAL_TIMEOUT;
 8002238:	2303      	movs	r3, #3
 800223a:	e2ff      	b.n	800283c <HAL_RCC_OscConfig+0xe1c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800223c:	4b41      	ldr	r3, [pc, #260]	; (8002344 <HAL_RCC_OscConfig+0x924>)
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002244:	2b00      	cmp	r3, #0
 8002246:	d0ef      	beq.n	8002228 <HAL_RCC_OscConfig+0x808>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002248:	1d3b      	adds	r3, r7, #4
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	689b      	ldr	r3, [r3, #8]
 800224e:	2b01      	cmp	r3, #1
 8002250:	d106      	bne.n	8002260 <HAL_RCC_OscConfig+0x840>
 8002252:	4b3a      	ldr	r3, [pc, #232]	; (800233c <HAL_RCC_OscConfig+0x91c>)
 8002254:	6a1b      	ldr	r3, [r3, #32]
 8002256:	4a39      	ldr	r2, [pc, #228]	; (800233c <HAL_RCC_OscConfig+0x91c>)
 8002258:	f043 0301 	orr.w	r3, r3, #1
 800225c:	6213      	str	r3, [r2, #32]
 800225e:	e02f      	b.n	80022c0 <HAL_RCC_OscConfig+0x8a0>
 8002260:	1d3b      	adds	r3, r7, #4
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	689b      	ldr	r3, [r3, #8]
 8002266:	2b00      	cmp	r3, #0
 8002268:	d10c      	bne.n	8002284 <HAL_RCC_OscConfig+0x864>
 800226a:	4b34      	ldr	r3, [pc, #208]	; (800233c <HAL_RCC_OscConfig+0x91c>)
 800226c:	6a1b      	ldr	r3, [r3, #32]
 800226e:	4a33      	ldr	r2, [pc, #204]	; (800233c <HAL_RCC_OscConfig+0x91c>)
 8002270:	f023 0301 	bic.w	r3, r3, #1
 8002274:	6213      	str	r3, [r2, #32]
 8002276:	4b31      	ldr	r3, [pc, #196]	; (800233c <HAL_RCC_OscConfig+0x91c>)
 8002278:	6a1b      	ldr	r3, [r3, #32]
 800227a:	4a30      	ldr	r2, [pc, #192]	; (800233c <HAL_RCC_OscConfig+0x91c>)
 800227c:	f023 0304 	bic.w	r3, r3, #4
 8002280:	6213      	str	r3, [r2, #32]
 8002282:	e01d      	b.n	80022c0 <HAL_RCC_OscConfig+0x8a0>
 8002284:	1d3b      	adds	r3, r7, #4
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	689b      	ldr	r3, [r3, #8]
 800228a:	2b05      	cmp	r3, #5
 800228c:	d10c      	bne.n	80022a8 <HAL_RCC_OscConfig+0x888>
 800228e:	4b2b      	ldr	r3, [pc, #172]	; (800233c <HAL_RCC_OscConfig+0x91c>)
 8002290:	6a1b      	ldr	r3, [r3, #32]
 8002292:	4a2a      	ldr	r2, [pc, #168]	; (800233c <HAL_RCC_OscConfig+0x91c>)
 8002294:	f043 0304 	orr.w	r3, r3, #4
 8002298:	6213      	str	r3, [r2, #32]
 800229a:	4b28      	ldr	r3, [pc, #160]	; (800233c <HAL_RCC_OscConfig+0x91c>)
 800229c:	6a1b      	ldr	r3, [r3, #32]
 800229e:	4a27      	ldr	r2, [pc, #156]	; (800233c <HAL_RCC_OscConfig+0x91c>)
 80022a0:	f043 0301 	orr.w	r3, r3, #1
 80022a4:	6213      	str	r3, [r2, #32]
 80022a6:	e00b      	b.n	80022c0 <HAL_RCC_OscConfig+0x8a0>
 80022a8:	4b24      	ldr	r3, [pc, #144]	; (800233c <HAL_RCC_OscConfig+0x91c>)
 80022aa:	6a1b      	ldr	r3, [r3, #32]
 80022ac:	4a23      	ldr	r2, [pc, #140]	; (800233c <HAL_RCC_OscConfig+0x91c>)
 80022ae:	f023 0301 	bic.w	r3, r3, #1
 80022b2:	6213      	str	r3, [r2, #32]
 80022b4:	4b21      	ldr	r3, [pc, #132]	; (800233c <HAL_RCC_OscConfig+0x91c>)
 80022b6:	6a1b      	ldr	r3, [r3, #32]
 80022b8:	4a20      	ldr	r2, [pc, #128]	; (800233c <HAL_RCC_OscConfig+0x91c>)
 80022ba:	f023 0304 	bic.w	r3, r3, #4
 80022be:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80022c0:	1d3b      	adds	r3, r7, #4
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	689b      	ldr	r3, [r3, #8]
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d06a      	beq.n	80023a0 <HAL_RCC_OscConfig+0x980>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80022ca:	f7fe fb85 	bl	80009d8 <HAL_GetTick>
 80022ce:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80022d2:	e00b      	b.n	80022ec <HAL_RCC_OscConfig+0x8cc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80022d4:	f7fe fb80 	bl	80009d8 <HAL_GetTick>
 80022d8:	4602      	mov	r2, r0
 80022da:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80022de:	1ad3      	subs	r3, r2, r3
 80022e0:	f241 3288 	movw	r2, #5000	; 0x1388
 80022e4:	4293      	cmp	r3, r2
 80022e6:	d901      	bls.n	80022ec <HAL_RCC_OscConfig+0x8cc>
        {
          return HAL_TIMEOUT;
 80022e8:	2303      	movs	r3, #3
 80022ea:	e2a7      	b.n	800283c <HAL_RCC_OscConfig+0xe1c>
 80022ec:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 80022f0:	2202      	movs	r2, #2
 80022f2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022f4:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	fa93 f2a3 	rbit	r2, r3
 80022fe:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8002302:	601a      	str	r2, [r3, #0]
 8002304:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8002308:	2202      	movs	r2, #2
 800230a:	601a      	str	r2, [r3, #0]
 800230c:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	fa93 f2a3 	rbit	r2, r3
 8002316:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 800231a:	601a      	str	r2, [r3, #0]
  return result;
 800231c:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8002320:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002322:	fab3 f383 	clz	r3, r3
 8002326:	b2db      	uxtb	r3, r3
 8002328:	095b      	lsrs	r3, r3, #5
 800232a:	b2db      	uxtb	r3, r3
 800232c:	f043 0302 	orr.w	r3, r3, #2
 8002330:	b2db      	uxtb	r3, r3
 8002332:	2b02      	cmp	r3, #2
 8002334:	d108      	bne.n	8002348 <HAL_RCC_OscConfig+0x928>
 8002336:	4b01      	ldr	r3, [pc, #4]	; (800233c <HAL_RCC_OscConfig+0x91c>)
 8002338:	6a1b      	ldr	r3, [r3, #32]
 800233a:	e013      	b.n	8002364 <HAL_RCC_OscConfig+0x944>
 800233c:	40021000 	.word	0x40021000
 8002340:	10908120 	.word	0x10908120
 8002344:	40007000 	.word	0x40007000
 8002348:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 800234c:	2202      	movs	r2, #2
 800234e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002350:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	fa93 f2a3 	rbit	r2, r3
 800235a:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 800235e:	601a      	str	r2, [r3, #0]
 8002360:	4bc0      	ldr	r3, [pc, #768]	; (8002664 <HAL_RCC_OscConfig+0xc44>)
 8002362:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002364:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 8002368:	2102      	movs	r1, #2
 800236a:	6011      	str	r1, [r2, #0]
 800236c:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 8002370:	6812      	ldr	r2, [r2, #0]
 8002372:	fa92 f1a2 	rbit	r1, r2
 8002376:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 800237a:	6011      	str	r1, [r2, #0]
  return result;
 800237c:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8002380:	6812      	ldr	r2, [r2, #0]
 8002382:	fab2 f282 	clz	r2, r2
 8002386:	b2d2      	uxtb	r2, r2
 8002388:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800238c:	b2d2      	uxtb	r2, r2
 800238e:	f002 021f 	and.w	r2, r2, #31
 8002392:	2101      	movs	r1, #1
 8002394:	fa01 f202 	lsl.w	r2, r1, r2
 8002398:	4013      	ands	r3, r2
 800239a:	2b00      	cmp	r3, #0
 800239c:	d09a      	beq.n	80022d4 <HAL_RCC_OscConfig+0x8b4>
 800239e:	e063      	b.n	8002468 <HAL_RCC_OscConfig+0xa48>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80023a0:	f7fe fb1a 	bl	80009d8 <HAL_GetTick>
 80023a4:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80023a8:	e00b      	b.n	80023c2 <HAL_RCC_OscConfig+0x9a2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80023aa:	f7fe fb15 	bl	80009d8 <HAL_GetTick>
 80023ae:	4602      	mov	r2, r0
 80023b0:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80023b4:	1ad3      	subs	r3, r2, r3
 80023b6:	f241 3288 	movw	r2, #5000	; 0x1388
 80023ba:	4293      	cmp	r3, r2
 80023bc:	d901      	bls.n	80023c2 <HAL_RCC_OscConfig+0x9a2>
        {
          return HAL_TIMEOUT;
 80023be:	2303      	movs	r3, #3
 80023c0:	e23c      	b.n	800283c <HAL_RCC_OscConfig+0xe1c>
 80023c2:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80023c6:	2202      	movs	r2, #2
 80023c8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023ca:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	fa93 f2a3 	rbit	r2, r3
 80023d4:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 80023d8:	601a      	str	r2, [r3, #0]
 80023da:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80023de:	2202      	movs	r2, #2
 80023e0:	601a      	str	r2, [r3, #0]
 80023e2:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	fa93 f2a3 	rbit	r2, r3
 80023ec:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80023f0:	601a      	str	r2, [r3, #0]
  return result;
 80023f2:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80023f6:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80023f8:	fab3 f383 	clz	r3, r3
 80023fc:	b2db      	uxtb	r3, r3
 80023fe:	095b      	lsrs	r3, r3, #5
 8002400:	b2db      	uxtb	r3, r3
 8002402:	f043 0302 	orr.w	r3, r3, #2
 8002406:	b2db      	uxtb	r3, r3
 8002408:	2b02      	cmp	r3, #2
 800240a:	d102      	bne.n	8002412 <HAL_RCC_OscConfig+0x9f2>
 800240c:	4b95      	ldr	r3, [pc, #596]	; (8002664 <HAL_RCC_OscConfig+0xc44>)
 800240e:	6a1b      	ldr	r3, [r3, #32]
 8002410:	e00d      	b.n	800242e <HAL_RCC_OscConfig+0xa0e>
 8002412:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8002416:	2202      	movs	r2, #2
 8002418:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800241a:	f107 0394 	add.w	r3, r7, #148	; 0x94
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	fa93 f2a3 	rbit	r2, r3
 8002424:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8002428:	601a      	str	r2, [r3, #0]
 800242a:	4b8e      	ldr	r3, [pc, #568]	; (8002664 <HAL_RCC_OscConfig+0xc44>)
 800242c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800242e:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 8002432:	2102      	movs	r1, #2
 8002434:	6011      	str	r1, [r2, #0]
 8002436:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 800243a:	6812      	ldr	r2, [r2, #0]
 800243c:	fa92 f1a2 	rbit	r1, r2
 8002440:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8002444:	6011      	str	r1, [r2, #0]
  return result;
 8002446:	f107 0288 	add.w	r2, r7, #136	; 0x88
 800244a:	6812      	ldr	r2, [r2, #0]
 800244c:	fab2 f282 	clz	r2, r2
 8002450:	b2d2      	uxtb	r2, r2
 8002452:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002456:	b2d2      	uxtb	r2, r2
 8002458:	f002 021f 	and.w	r2, r2, #31
 800245c:	2101      	movs	r1, #1
 800245e:	fa01 f202 	lsl.w	r2, r1, r2
 8002462:	4013      	ands	r3, r2
 8002464:	2b00      	cmp	r3, #0
 8002466:	d1a0      	bne.n	80023aa <HAL_RCC_OscConfig+0x98a>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002468:	f897 3207 	ldrb.w	r3, [r7, #519]	; 0x207
 800246c:	2b01      	cmp	r3, #1
 800246e:	d105      	bne.n	800247c <HAL_RCC_OscConfig+0xa5c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002470:	4b7c      	ldr	r3, [pc, #496]	; (8002664 <HAL_RCC_OscConfig+0xc44>)
 8002472:	69db      	ldr	r3, [r3, #28]
 8002474:	4a7b      	ldr	r2, [pc, #492]	; (8002664 <HAL_RCC_OscConfig+0xc44>)
 8002476:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800247a:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800247c:	1d3b      	adds	r3, r7, #4
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	699b      	ldr	r3, [r3, #24]
 8002482:	2b00      	cmp	r3, #0
 8002484:	f000 81d9 	beq.w	800283a <HAL_RCC_OscConfig+0xe1a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002488:	4b76      	ldr	r3, [pc, #472]	; (8002664 <HAL_RCC_OscConfig+0xc44>)
 800248a:	685b      	ldr	r3, [r3, #4]
 800248c:	f003 030c 	and.w	r3, r3, #12
 8002490:	2b08      	cmp	r3, #8
 8002492:	f000 81a6 	beq.w	80027e2 <HAL_RCC_OscConfig+0xdc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002496:	1d3b      	adds	r3, r7, #4
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	699b      	ldr	r3, [r3, #24]
 800249c:	2b02      	cmp	r3, #2
 800249e:	f040 811e 	bne.w	80026de <HAL_RCC_OscConfig+0xcbe>
 80024a2:	f107 0384 	add.w	r3, r7, #132	; 0x84
 80024a6:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80024aa:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024ac:	f107 0384 	add.w	r3, r7, #132	; 0x84
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	fa93 f2a3 	rbit	r2, r3
 80024b6:	f107 0380 	add.w	r3, r7, #128	; 0x80
 80024ba:	601a      	str	r2, [r3, #0]
  return result;
 80024bc:	f107 0380 	add.w	r3, r7, #128	; 0x80
 80024c0:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80024c2:	fab3 f383 	clz	r3, r3
 80024c6:	b2db      	uxtb	r3, r3
 80024c8:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80024cc:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80024d0:	009b      	lsls	r3, r3, #2
 80024d2:	461a      	mov	r2, r3
 80024d4:	2300      	movs	r3, #0
 80024d6:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024d8:	f7fe fa7e 	bl	80009d8 <HAL_GetTick>
 80024dc:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80024e0:	e009      	b.n	80024f6 <HAL_RCC_OscConfig+0xad6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80024e2:	f7fe fa79 	bl	80009d8 <HAL_GetTick>
 80024e6:	4602      	mov	r2, r0
 80024e8:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80024ec:	1ad3      	subs	r3, r2, r3
 80024ee:	2b02      	cmp	r3, #2
 80024f0:	d901      	bls.n	80024f6 <HAL_RCC_OscConfig+0xad6>
          {
            return HAL_TIMEOUT;
 80024f2:	2303      	movs	r3, #3
 80024f4:	e1a2      	b.n	800283c <HAL_RCC_OscConfig+0xe1c>
 80024f6:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80024fa:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80024fe:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002500:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	fa93 f2a3 	rbit	r2, r3
 800250a:	f107 0378 	add.w	r3, r7, #120	; 0x78
 800250e:	601a      	str	r2, [r3, #0]
  return result;
 8002510:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8002514:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002516:	fab3 f383 	clz	r3, r3
 800251a:	b2db      	uxtb	r3, r3
 800251c:	095b      	lsrs	r3, r3, #5
 800251e:	b2db      	uxtb	r3, r3
 8002520:	f043 0301 	orr.w	r3, r3, #1
 8002524:	b2db      	uxtb	r3, r3
 8002526:	2b01      	cmp	r3, #1
 8002528:	d102      	bne.n	8002530 <HAL_RCC_OscConfig+0xb10>
 800252a:	4b4e      	ldr	r3, [pc, #312]	; (8002664 <HAL_RCC_OscConfig+0xc44>)
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	e01b      	b.n	8002568 <HAL_RCC_OscConfig+0xb48>
 8002530:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8002534:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002538:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800253a:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	fa93 f2a3 	rbit	r2, r3
 8002544:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8002548:	601a      	str	r2, [r3, #0]
 800254a:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800254e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002552:	601a      	str	r2, [r3, #0]
 8002554:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	fa93 f2a3 	rbit	r2, r3
 800255e:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8002562:	601a      	str	r2, [r3, #0]
 8002564:	4b3f      	ldr	r3, [pc, #252]	; (8002664 <HAL_RCC_OscConfig+0xc44>)
 8002566:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002568:	f107 0264 	add.w	r2, r7, #100	; 0x64
 800256c:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8002570:	6011      	str	r1, [r2, #0]
 8002572:	f107 0264 	add.w	r2, r7, #100	; 0x64
 8002576:	6812      	ldr	r2, [r2, #0]
 8002578:	fa92 f1a2 	rbit	r1, r2
 800257c:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8002580:	6011      	str	r1, [r2, #0]
  return result;
 8002582:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8002586:	6812      	ldr	r2, [r2, #0]
 8002588:	fab2 f282 	clz	r2, r2
 800258c:	b2d2      	uxtb	r2, r2
 800258e:	f042 0220 	orr.w	r2, r2, #32
 8002592:	b2d2      	uxtb	r2, r2
 8002594:	f002 021f 	and.w	r2, r2, #31
 8002598:	2101      	movs	r1, #1
 800259a:	fa01 f202 	lsl.w	r2, r1, r2
 800259e:	4013      	ands	r3, r2
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d19e      	bne.n	80024e2 <HAL_RCC_OscConfig+0xac2>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80025a4:	4b2f      	ldr	r3, [pc, #188]	; (8002664 <HAL_RCC_OscConfig+0xc44>)
 80025a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025a8:	f023 020f 	bic.w	r2, r3, #15
 80025ac:	1d3b      	adds	r3, r7, #4
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025b2:	492c      	ldr	r1, [pc, #176]	; (8002664 <HAL_RCC_OscConfig+0xc44>)
 80025b4:	4313      	orrs	r3, r2
 80025b6:	62cb      	str	r3, [r1, #44]	; 0x2c
 80025b8:	4b2a      	ldr	r3, [pc, #168]	; (8002664 <HAL_RCC_OscConfig+0xc44>)
 80025ba:	685b      	ldr	r3, [r3, #4]
 80025bc:	f423 1276 	bic.w	r2, r3, #4030464	; 0x3d8000
 80025c0:	1d3b      	adds	r3, r7, #4
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	6a19      	ldr	r1, [r3, #32]
 80025c6:	1d3b      	adds	r3, r7, #4
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	69db      	ldr	r3, [r3, #28]
 80025cc:	430b      	orrs	r3, r1
 80025ce:	4925      	ldr	r1, [pc, #148]	; (8002664 <HAL_RCC_OscConfig+0xc44>)
 80025d0:	4313      	orrs	r3, r2
 80025d2:	604b      	str	r3, [r1, #4]
 80025d4:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80025d8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80025dc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025de:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	fa93 f2a3 	rbit	r2, r3
 80025e8:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80025ec:	601a      	str	r2, [r3, #0]
  return result;
 80025ee:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80025f2:	681b      	ldr	r3, [r3, #0]
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80025f4:	fab3 f383 	clz	r3, r3
 80025f8:	b2db      	uxtb	r3, r3
 80025fa:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80025fe:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002602:	009b      	lsls	r3, r3, #2
 8002604:	461a      	mov	r2, r3
 8002606:	2301      	movs	r3, #1
 8002608:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800260a:	f7fe f9e5 	bl	80009d8 <HAL_GetTick>
 800260e:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002612:	e009      	b.n	8002628 <HAL_RCC_OscConfig+0xc08>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002614:	f7fe f9e0 	bl	80009d8 <HAL_GetTick>
 8002618:	4602      	mov	r2, r0
 800261a:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800261e:	1ad3      	subs	r3, r2, r3
 8002620:	2b02      	cmp	r3, #2
 8002622:	d901      	bls.n	8002628 <HAL_RCC_OscConfig+0xc08>
          {
            return HAL_TIMEOUT;
 8002624:	2303      	movs	r3, #3
 8002626:	e109      	b.n	800283c <HAL_RCC_OscConfig+0xe1c>
 8002628:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800262c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002630:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002632:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	fa93 f2a3 	rbit	r2, r3
 800263c:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8002640:	601a      	str	r2, [r3, #0]
  return result;
 8002642:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8002646:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002648:	fab3 f383 	clz	r3, r3
 800264c:	b2db      	uxtb	r3, r3
 800264e:	095b      	lsrs	r3, r3, #5
 8002650:	b2db      	uxtb	r3, r3
 8002652:	f043 0301 	orr.w	r3, r3, #1
 8002656:	b2db      	uxtb	r3, r3
 8002658:	2b01      	cmp	r3, #1
 800265a:	d105      	bne.n	8002668 <HAL_RCC_OscConfig+0xc48>
 800265c:	4b01      	ldr	r3, [pc, #4]	; (8002664 <HAL_RCC_OscConfig+0xc44>)
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	e01e      	b.n	80026a0 <HAL_RCC_OscConfig+0xc80>
 8002662:	bf00      	nop
 8002664:	40021000 	.word	0x40021000
 8002668:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800266c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002670:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002672:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	fa93 f2a3 	rbit	r2, r3
 800267c:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8002680:	601a      	str	r2, [r3, #0]
 8002682:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8002686:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800268a:	601a      	str	r2, [r3, #0]
 800268c:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	fa93 f2a3 	rbit	r2, r3
 8002696:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800269a:	601a      	str	r2, [r3, #0]
 800269c:	4b6a      	ldr	r3, [pc, #424]	; (8002848 <HAL_RCC_OscConfig+0xe28>)
 800269e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026a0:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 80026a4:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80026a8:	6011      	str	r1, [r2, #0]
 80026aa:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 80026ae:	6812      	ldr	r2, [r2, #0]
 80026b0:	fa92 f1a2 	rbit	r1, r2
 80026b4:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80026b8:	6011      	str	r1, [r2, #0]
  return result;
 80026ba:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80026be:	6812      	ldr	r2, [r2, #0]
 80026c0:	fab2 f282 	clz	r2, r2
 80026c4:	b2d2      	uxtb	r2, r2
 80026c6:	f042 0220 	orr.w	r2, r2, #32
 80026ca:	b2d2      	uxtb	r2, r2
 80026cc:	f002 021f 	and.w	r2, r2, #31
 80026d0:	2101      	movs	r1, #1
 80026d2:	fa01 f202 	lsl.w	r2, r1, r2
 80026d6:	4013      	ands	r3, r2
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d09b      	beq.n	8002614 <HAL_RCC_OscConfig+0xbf4>
 80026dc:	e0ad      	b.n	800283a <HAL_RCC_OscConfig+0xe1a>
 80026de:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80026e2:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80026e6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026e8:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	fa93 f2a3 	rbit	r2, r3
 80026f2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80026f6:	601a      	str	r2, [r3, #0]
  return result;
 80026f8:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80026fc:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80026fe:	fab3 f383 	clz	r3, r3
 8002702:	b2db      	uxtb	r3, r3
 8002704:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002708:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800270c:	009b      	lsls	r3, r3, #2
 800270e:	461a      	mov	r2, r3
 8002710:	2300      	movs	r3, #0
 8002712:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002714:	f7fe f960 	bl	80009d8 <HAL_GetTick>
 8002718:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800271c:	e009      	b.n	8002732 <HAL_RCC_OscConfig+0xd12>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800271e:	f7fe f95b 	bl	80009d8 <HAL_GetTick>
 8002722:	4602      	mov	r2, r0
 8002724:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002728:	1ad3      	subs	r3, r2, r3
 800272a:	2b02      	cmp	r3, #2
 800272c:	d901      	bls.n	8002732 <HAL_RCC_OscConfig+0xd12>
          {
            return HAL_TIMEOUT;
 800272e:	2303      	movs	r3, #3
 8002730:	e084      	b.n	800283c <HAL_RCC_OscConfig+0xe1c>
 8002732:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002736:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800273a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800273c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	fa93 f2a3 	rbit	r2, r3
 8002746:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800274a:	601a      	str	r2, [r3, #0]
  return result;
 800274c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002750:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002752:	fab3 f383 	clz	r3, r3
 8002756:	b2db      	uxtb	r3, r3
 8002758:	095b      	lsrs	r3, r3, #5
 800275a:	b2db      	uxtb	r3, r3
 800275c:	f043 0301 	orr.w	r3, r3, #1
 8002760:	b2db      	uxtb	r3, r3
 8002762:	2b01      	cmp	r3, #1
 8002764:	d102      	bne.n	800276c <HAL_RCC_OscConfig+0xd4c>
 8002766:	4b38      	ldr	r3, [pc, #224]	; (8002848 <HAL_RCC_OscConfig+0xe28>)
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	e01b      	b.n	80027a4 <HAL_RCC_OscConfig+0xd84>
 800276c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002770:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002774:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002776:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	fa93 f2a3 	rbit	r2, r3
 8002780:	f107 0320 	add.w	r3, r7, #32
 8002784:	601a      	str	r2, [r3, #0]
 8002786:	f107 031c 	add.w	r3, r7, #28
 800278a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800278e:	601a      	str	r2, [r3, #0]
 8002790:	f107 031c 	add.w	r3, r7, #28
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	fa93 f2a3 	rbit	r2, r3
 800279a:	f107 0318 	add.w	r3, r7, #24
 800279e:	601a      	str	r2, [r3, #0]
 80027a0:	4b29      	ldr	r3, [pc, #164]	; (8002848 <HAL_RCC_OscConfig+0xe28>)
 80027a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027a4:	f107 0214 	add.w	r2, r7, #20
 80027a8:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80027ac:	6011      	str	r1, [r2, #0]
 80027ae:	f107 0214 	add.w	r2, r7, #20
 80027b2:	6812      	ldr	r2, [r2, #0]
 80027b4:	fa92 f1a2 	rbit	r1, r2
 80027b8:	f107 0210 	add.w	r2, r7, #16
 80027bc:	6011      	str	r1, [r2, #0]
  return result;
 80027be:	f107 0210 	add.w	r2, r7, #16
 80027c2:	6812      	ldr	r2, [r2, #0]
 80027c4:	fab2 f282 	clz	r2, r2
 80027c8:	b2d2      	uxtb	r2, r2
 80027ca:	f042 0220 	orr.w	r2, r2, #32
 80027ce:	b2d2      	uxtb	r2, r2
 80027d0:	f002 021f 	and.w	r2, r2, #31
 80027d4:	2101      	movs	r1, #1
 80027d6:	fa01 f202 	lsl.w	r2, r1, r2
 80027da:	4013      	ands	r3, r2
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d19e      	bne.n	800271e <HAL_RCC_OscConfig+0xcfe>
 80027e0:	e02b      	b.n	800283a <HAL_RCC_OscConfig+0xe1a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80027e2:	1d3b      	adds	r3, r7, #4
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	699b      	ldr	r3, [r3, #24]
 80027e8:	2b01      	cmp	r3, #1
 80027ea:	d101      	bne.n	80027f0 <HAL_RCC_OscConfig+0xdd0>
      {
        return HAL_ERROR;
 80027ec:	2301      	movs	r3, #1
 80027ee:	e025      	b.n	800283c <HAL_RCC_OscConfig+0xe1c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80027f0:	4b15      	ldr	r3, [pc, #84]	; (8002848 <HAL_RCC_OscConfig+0xe28>)
 80027f2:	685b      	ldr	r3, [r3, #4]
 80027f4:	f8c7 31fc 	str.w	r3, [r7, #508]	; 0x1fc
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        pll_config2 = RCC->CFGR2;
 80027f8:	4b13      	ldr	r3, [pc, #76]	; (8002848 <HAL_RCC_OscConfig+0xe28>)
 80027fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027fc:	f8c7 31f8 	str.w	r3, [r7, #504]	; 0x1f8
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8002800:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8002804:	f403 32c0 	and.w	r2, r3, #98304	; 0x18000
 8002808:	1d3b      	adds	r3, r7, #4
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	69db      	ldr	r3, [r3, #28]
 800280e:	429a      	cmp	r2, r3
 8002810:	d111      	bne.n	8002836 <HAL_RCC_OscConfig+0xe16>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8002812:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8002816:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800281a:	1d3b      	adds	r3, r7, #4
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8002820:	429a      	cmp	r2, r3
 8002822:	d108      	bne.n	8002836 <HAL_RCC_OscConfig+0xe16>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 8002824:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002828:	f003 020f 	and.w	r2, r3, #15
 800282c:	1d3b      	adds	r3, r7, #4
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	6a5b      	ldr	r3, [r3, #36]	; 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8002832:	429a      	cmp	r2, r3
 8002834:	d001      	beq.n	800283a <HAL_RCC_OscConfig+0xe1a>
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
#endif
        {
          return HAL_ERROR;
 8002836:	2301      	movs	r3, #1
 8002838:	e000      	b.n	800283c <HAL_RCC_OscConfig+0xe1c>
        }
      }
    }
  }

  return HAL_OK;
 800283a:	2300      	movs	r3, #0
}
 800283c:	4618      	mov	r0, r3
 800283e:	f507 7702 	add.w	r7, r7, #520	; 0x208
 8002842:	46bd      	mov	sp, r7
 8002844:	bd80      	pop	{r7, pc}
 8002846:	bf00      	nop
 8002848:	40021000 	.word	0x40021000

0800284c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800284c:	b580      	push	{r7, lr}
 800284e:	b09e      	sub	sp, #120	; 0x78
 8002850:	af00      	add	r7, sp, #0
 8002852:	6078      	str	r0, [r7, #4]
 8002854:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002856:	2300      	movs	r3, #0
 8002858:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	2b00      	cmp	r3, #0
 800285e:	d101      	bne.n	8002864 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002860:	2301      	movs	r3, #1
 8002862:	e162      	b.n	8002b2a <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002864:	4b90      	ldr	r3, [pc, #576]	; (8002aa8 <HAL_RCC_ClockConfig+0x25c>)
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	f003 0307 	and.w	r3, r3, #7
 800286c:	683a      	ldr	r2, [r7, #0]
 800286e:	429a      	cmp	r2, r3
 8002870:	d910      	bls.n	8002894 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002872:	4b8d      	ldr	r3, [pc, #564]	; (8002aa8 <HAL_RCC_ClockConfig+0x25c>)
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	f023 0207 	bic.w	r2, r3, #7
 800287a:	498b      	ldr	r1, [pc, #556]	; (8002aa8 <HAL_RCC_ClockConfig+0x25c>)
 800287c:	683b      	ldr	r3, [r7, #0]
 800287e:	4313      	orrs	r3, r2
 8002880:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002882:	4b89      	ldr	r3, [pc, #548]	; (8002aa8 <HAL_RCC_ClockConfig+0x25c>)
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	f003 0307 	and.w	r3, r3, #7
 800288a:	683a      	ldr	r2, [r7, #0]
 800288c:	429a      	cmp	r2, r3
 800288e:	d001      	beq.n	8002894 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002890:	2301      	movs	r3, #1
 8002892:	e14a      	b.n	8002b2a <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	f003 0302 	and.w	r3, r3, #2
 800289c:	2b00      	cmp	r3, #0
 800289e:	d008      	beq.n	80028b2 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80028a0:	4b82      	ldr	r3, [pc, #520]	; (8002aac <HAL_RCC_ClockConfig+0x260>)
 80028a2:	685b      	ldr	r3, [r3, #4]
 80028a4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	689b      	ldr	r3, [r3, #8]
 80028ac:	497f      	ldr	r1, [pc, #508]	; (8002aac <HAL_RCC_ClockConfig+0x260>)
 80028ae:	4313      	orrs	r3, r2
 80028b0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	f003 0301 	and.w	r3, r3, #1
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	f000 80dc 	beq.w	8002a78 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	685b      	ldr	r3, [r3, #4]
 80028c4:	2b01      	cmp	r3, #1
 80028c6:	d13c      	bne.n	8002942 <HAL_RCC_ClockConfig+0xf6>
 80028c8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80028cc:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028ce:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80028d0:	fa93 f3a3 	rbit	r3, r3
 80028d4:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 80028d6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80028d8:	fab3 f383 	clz	r3, r3
 80028dc:	b2db      	uxtb	r3, r3
 80028de:	095b      	lsrs	r3, r3, #5
 80028e0:	b2db      	uxtb	r3, r3
 80028e2:	f043 0301 	orr.w	r3, r3, #1
 80028e6:	b2db      	uxtb	r3, r3
 80028e8:	2b01      	cmp	r3, #1
 80028ea:	d102      	bne.n	80028f2 <HAL_RCC_ClockConfig+0xa6>
 80028ec:	4b6f      	ldr	r3, [pc, #444]	; (8002aac <HAL_RCC_ClockConfig+0x260>)
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	e00f      	b.n	8002912 <HAL_RCC_ClockConfig+0xc6>
 80028f2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80028f6:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028f8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80028fa:	fa93 f3a3 	rbit	r3, r3
 80028fe:	667b      	str	r3, [r7, #100]	; 0x64
 8002900:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002904:	663b      	str	r3, [r7, #96]	; 0x60
 8002906:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002908:	fa93 f3a3 	rbit	r3, r3
 800290c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800290e:	4b67      	ldr	r3, [pc, #412]	; (8002aac <HAL_RCC_ClockConfig+0x260>)
 8002910:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002912:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002916:	65ba      	str	r2, [r7, #88]	; 0x58
 8002918:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800291a:	fa92 f2a2 	rbit	r2, r2
 800291e:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8002920:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8002922:	fab2 f282 	clz	r2, r2
 8002926:	b2d2      	uxtb	r2, r2
 8002928:	f042 0220 	orr.w	r2, r2, #32
 800292c:	b2d2      	uxtb	r2, r2
 800292e:	f002 021f 	and.w	r2, r2, #31
 8002932:	2101      	movs	r1, #1
 8002934:	fa01 f202 	lsl.w	r2, r1, r2
 8002938:	4013      	ands	r3, r2
 800293a:	2b00      	cmp	r3, #0
 800293c:	d17b      	bne.n	8002a36 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 800293e:	2301      	movs	r3, #1
 8002940:	e0f3      	b.n	8002b2a <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	685b      	ldr	r3, [r3, #4]
 8002946:	2b02      	cmp	r3, #2
 8002948:	d13c      	bne.n	80029c4 <HAL_RCC_ClockConfig+0x178>
 800294a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800294e:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002950:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002952:	fa93 f3a3 	rbit	r3, r3
 8002956:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8002958:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800295a:	fab3 f383 	clz	r3, r3
 800295e:	b2db      	uxtb	r3, r3
 8002960:	095b      	lsrs	r3, r3, #5
 8002962:	b2db      	uxtb	r3, r3
 8002964:	f043 0301 	orr.w	r3, r3, #1
 8002968:	b2db      	uxtb	r3, r3
 800296a:	2b01      	cmp	r3, #1
 800296c:	d102      	bne.n	8002974 <HAL_RCC_ClockConfig+0x128>
 800296e:	4b4f      	ldr	r3, [pc, #316]	; (8002aac <HAL_RCC_ClockConfig+0x260>)
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	e00f      	b.n	8002994 <HAL_RCC_ClockConfig+0x148>
 8002974:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002978:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800297a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800297c:	fa93 f3a3 	rbit	r3, r3
 8002980:	647b      	str	r3, [r7, #68]	; 0x44
 8002982:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002986:	643b      	str	r3, [r7, #64]	; 0x40
 8002988:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800298a:	fa93 f3a3 	rbit	r3, r3
 800298e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002990:	4b46      	ldr	r3, [pc, #280]	; (8002aac <HAL_RCC_ClockConfig+0x260>)
 8002992:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002994:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002998:	63ba      	str	r2, [r7, #56]	; 0x38
 800299a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800299c:	fa92 f2a2 	rbit	r2, r2
 80029a0:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 80029a2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80029a4:	fab2 f282 	clz	r2, r2
 80029a8:	b2d2      	uxtb	r2, r2
 80029aa:	f042 0220 	orr.w	r2, r2, #32
 80029ae:	b2d2      	uxtb	r2, r2
 80029b0:	f002 021f 	and.w	r2, r2, #31
 80029b4:	2101      	movs	r1, #1
 80029b6:	fa01 f202 	lsl.w	r2, r1, r2
 80029ba:	4013      	ands	r3, r2
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d13a      	bne.n	8002a36 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80029c0:	2301      	movs	r3, #1
 80029c2:	e0b2      	b.n	8002b2a <HAL_RCC_ClockConfig+0x2de>
 80029c4:	2302      	movs	r3, #2
 80029c6:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80029ca:	fa93 f3a3 	rbit	r3, r3
 80029ce:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 80029d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80029d2:	fab3 f383 	clz	r3, r3
 80029d6:	b2db      	uxtb	r3, r3
 80029d8:	095b      	lsrs	r3, r3, #5
 80029da:	b2db      	uxtb	r3, r3
 80029dc:	f043 0301 	orr.w	r3, r3, #1
 80029e0:	b2db      	uxtb	r3, r3
 80029e2:	2b01      	cmp	r3, #1
 80029e4:	d102      	bne.n	80029ec <HAL_RCC_ClockConfig+0x1a0>
 80029e6:	4b31      	ldr	r3, [pc, #196]	; (8002aac <HAL_RCC_ClockConfig+0x260>)
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	e00d      	b.n	8002a08 <HAL_RCC_ClockConfig+0x1bc>
 80029ec:	2302      	movs	r3, #2
 80029ee:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80029f2:	fa93 f3a3 	rbit	r3, r3
 80029f6:	627b      	str	r3, [r7, #36]	; 0x24
 80029f8:	2302      	movs	r3, #2
 80029fa:	623b      	str	r3, [r7, #32]
 80029fc:	6a3b      	ldr	r3, [r7, #32]
 80029fe:	fa93 f3a3 	rbit	r3, r3
 8002a02:	61fb      	str	r3, [r7, #28]
 8002a04:	4b29      	ldr	r3, [pc, #164]	; (8002aac <HAL_RCC_ClockConfig+0x260>)
 8002a06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a08:	2202      	movs	r2, #2
 8002a0a:	61ba      	str	r2, [r7, #24]
 8002a0c:	69ba      	ldr	r2, [r7, #24]
 8002a0e:	fa92 f2a2 	rbit	r2, r2
 8002a12:	617a      	str	r2, [r7, #20]
  return result;
 8002a14:	697a      	ldr	r2, [r7, #20]
 8002a16:	fab2 f282 	clz	r2, r2
 8002a1a:	b2d2      	uxtb	r2, r2
 8002a1c:	f042 0220 	orr.w	r2, r2, #32
 8002a20:	b2d2      	uxtb	r2, r2
 8002a22:	f002 021f 	and.w	r2, r2, #31
 8002a26:	2101      	movs	r1, #1
 8002a28:	fa01 f202 	lsl.w	r2, r1, r2
 8002a2c:	4013      	ands	r3, r2
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d101      	bne.n	8002a36 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8002a32:	2301      	movs	r3, #1
 8002a34:	e079      	b.n	8002b2a <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002a36:	4b1d      	ldr	r3, [pc, #116]	; (8002aac <HAL_RCC_ClockConfig+0x260>)
 8002a38:	685b      	ldr	r3, [r3, #4]
 8002a3a:	f023 0203 	bic.w	r2, r3, #3
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	685b      	ldr	r3, [r3, #4]
 8002a42:	491a      	ldr	r1, [pc, #104]	; (8002aac <HAL_RCC_ClockConfig+0x260>)
 8002a44:	4313      	orrs	r3, r2
 8002a46:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002a48:	f7fd ffc6 	bl	80009d8 <HAL_GetTick>
 8002a4c:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a4e:	e00a      	b.n	8002a66 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002a50:	f7fd ffc2 	bl	80009d8 <HAL_GetTick>
 8002a54:	4602      	mov	r2, r0
 8002a56:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002a58:	1ad3      	subs	r3, r2, r3
 8002a5a:	f241 3288 	movw	r2, #5000	; 0x1388
 8002a5e:	4293      	cmp	r3, r2
 8002a60:	d901      	bls.n	8002a66 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8002a62:	2303      	movs	r3, #3
 8002a64:	e061      	b.n	8002b2a <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a66:	4b11      	ldr	r3, [pc, #68]	; (8002aac <HAL_RCC_ClockConfig+0x260>)
 8002a68:	685b      	ldr	r3, [r3, #4]
 8002a6a:	f003 020c 	and.w	r2, r3, #12
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	685b      	ldr	r3, [r3, #4]
 8002a72:	009b      	lsls	r3, r3, #2
 8002a74:	429a      	cmp	r2, r3
 8002a76:	d1eb      	bne.n	8002a50 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002a78:	4b0b      	ldr	r3, [pc, #44]	; (8002aa8 <HAL_RCC_ClockConfig+0x25c>)
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	f003 0307 	and.w	r3, r3, #7
 8002a80:	683a      	ldr	r2, [r7, #0]
 8002a82:	429a      	cmp	r2, r3
 8002a84:	d214      	bcs.n	8002ab0 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a86:	4b08      	ldr	r3, [pc, #32]	; (8002aa8 <HAL_RCC_ClockConfig+0x25c>)
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	f023 0207 	bic.w	r2, r3, #7
 8002a8e:	4906      	ldr	r1, [pc, #24]	; (8002aa8 <HAL_RCC_ClockConfig+0x25c>)
 8002a90:	683b      	ldr	r3, [r7, #0]
 8002a92:	4313      	orrs	r3, r2
 8002a94:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a96:	4b04      	ldr	r3, [pc, #16]	; (8002aa8 <HAL_RCC_ClockConfig+0x25c>)
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	f003 0307 	and.w	r3, r3, #7
 8002a9e:	683a      	ldr	r2, [r7, #0]
 8002aa0:	429a      	cmp	r2, r3
 8002aa2:	d005      	beq.n	8002ab0 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8002aa4:	2301      	movs	r3, #1
 8002aa6:	e040      	b.n	8002b2a <HAL_RCC_ClockConfig+0x2de>
 8002aa8:	40022000 	.word	0x40022000
 8002aac:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	f003 0304 	and.w	r3, r3, #4
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d008      	beq.n	8002ace <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002abc:	4b1d      	ldr	r3, [pc, #116]	; (8002b34 <HAL_RCC_ClockConfig+0x2e8>)
 8002abe:	685b      	ldr	r3, [r3, #4]
 8002ac0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	68db      	ldr	r3, [r3, #12]
 8002ac8:	491a      	ldr	r1, [pc, #104]	; (8002b34 <HAL_RCC_ClockConfig+0x2e8>)
 8002aca:	4313      	orrs	r3, r2
 8002acc:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	f003 0308 	and.w	r3, r3, #8
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d009      	beq.n	8002aee <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002ada:	4b16      	ldr	r3, [pc, #88]	; (8002b34 <HAL_RCC_ClockConfig+0x2e8>)
 8002adc:	685b      	ldr	r3, [r3, #4]
 8002ade:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	691b      	ldr	r3, [r3, #16]
 8002ae6:	00db      	lsls	r3, r3, #3
 8002ae8:	4912      	ldr	r1, [pc, #72]	; (8002b34 <HAL_RCC_ClockConfig+0x2e8>)
 8002aea:	4313      	orrs	r3, r2
 8002aec:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002aee:	f000 f829 	bl	8002b44 <HAL_RCC_GetSysClockFreq>
 8002af2:	4601      	mov	r1, r0
 8002af4:	4b0f      	ldr	r3, [pc, #60]	; (8002b34 <HAL_RCC_ClockConfig+0x2e8>)
 8002af6:	685b      	ldr	r3, [r3, #4]
 8002af8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002afc:	22f0      	movs	r2, #240	; 0xf0
 8002afe:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b00:	693a      	ldr	r2, [r7, #16]
 8002b02:	fa92 f2a2 	rbit	r2, r2
 8002b06:	60fa      	str	r2, [r7, #12]
  return result;
 8002b08:	68fa      	ldr	r2, [r7, #12]
 8002b0a:	fab2 f282 	clz	r2, r2
 8002b0e:	b2d2      	uxtb	r2, r2
 8002b10:	40d3      	lsrs	r3, r2
 8002b12:	4a09      	ldr	r2, [pc, #36]	; (8002b38 <HAL_RCC_ClockConfig+0x2ec>)
 8002b14:	5cd3      	ldrb	r3, [r2, r3]
 8002b16:	fa21 f303 	lsr.w	r3, r1, r3
 8002b1a:	4a08      	ldr	r2, [pc, #32]	; (8002b3c <HAL_RCC_ClockConfig+0x2f0>)
 8002b1c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8002b1e:	4b08      	ldr	r3, [pc, #32]	; (8002b40 <HAL_RCC_ClockConfig+0x2f4>)
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	4618      	mov	r0, r3
 8002b24:	f7fd ff14 	bl	8000950 <HAL_InitTick>
  
  return HAL_OK;
 8002b28:	2300      	movs	r3, #0
}
 8002b2a:	4618      	mov	r0, r3
 8002b2c:	3778      	adds	r7, #120	; 0x78
 8002b2e:	46bd      	mov	sp, r7
 8002b30:	bd80      	pop	{r7, pc}
 8002b32:	bf00      	nop
 8002b34:	40021000 	.word	0x40021000
 8002b38:	08004ca0 	.word	0x08004ca0
 8002b3c:	20000000 	.word	0x20000000
 8002b40:	20000004 	.word	0x20000004

08002b44 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002b44:	b480      	push	{r7}
 8002b46:	b08b      	sub	sp, #44	; 0x2c
 8002b48:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002b4a:	2300      	movs	r3, #0
 8002b4c:	61fb      	str	r3, [r7, #28]
 8002b4e:	2300      	movs	r3, #0
 8002b50:	61bb      	str	r3, [r7, #24]
 8002b52:	2300      	movs	r3, #0
 8002b54:	627b      	str	r3, [r7, #36]	; 0x24
 8002b56:	2300      	movs	r3, #0
 8002b58:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8002b5a:	2300      	movs	r3, #0
 8002b5c:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8002b5e:	4b2a      	ldr	r3, [pc, #168]	; (8002c08 <HAL_RCC_GetSysClockFreq+0xc4>)
 8002b60:	685b      	ldr	r3, [r3, #4]
 8002b62:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002b64:	69fb      	ldr	r3, [r7, #28]
 8002b66:	f003 030c 	and.w	r3, r3, #12
 8002b6a:	2b04      	cmp	r3, #4
 8002b6c:	d002      	beq.n	8002b74 <HAL_RCC_GetSysClockFreq+0x30>
 8002b6e:	2b08      	cmp	r3, #8
 8002b70:	d003      	beq.n	8002b7a <HAL_RCC_GetSysClockFreq+0x36>
 8002b72:	e03f      	b.n	8002bf4 <HAL_RCC_GetSysClockFreq+0xb0>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002b74:	4b25      	ldr	r3, [pc, #148]	; (8002c0c <HAL_RCC_GetSysClockFreq+0xc8>)
 8002b76:	623b      	str	r3, [r7, #32]
      break;
 8002b78:	e03f      	b.n	8002bfa <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8002b7a:	69fb      	ldr	r3, [r7, #28]
 8002b7c:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8002b80:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8002b84:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b86:	68ba      	ldr	r2, [r7, #8]
 8002b88:	fa92 f2a2 	rbit	r2, r2
 8002b8c:	607a      	str	r2, [r7, #4]
  return result;
 8002b8e:	687a      	ldr	r2, [r7, #4]
 8002b90:	fab2 f282 	clz	r2, r2
 8002b94:	b2d2      	uxtb	r2, r2
 8002b96:	40d3      	lsrs	r3, r2
 8002b98:	4a1d      	ldr	r2, [pc, #116]	; (8002c10 <HAL_RCC_GetSysClockFreq+0xcc>)
 8002b9a:	5cd3      	ldrb	r3, [r2, r3]
 8002b9c:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8002b9e:	4b1a      	ldr	r3, [pc, #104]	; (8002c08 <HAL_RCC_GetSysClockFreq+0xc4>)
 8002ba0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ba2:	f003 030f 	and.w	r3, r3, #15
 8002ba6:	220f      	movs	r2, #15
 8002ba8:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002baa:	693a      	ldr	r2, [r7, #16]
 8002bac:	fa92 f2a2 	rbit	r2, r2
 8002bb0:	60fa      	str	r2, [r7, #12]
  return result;
 8002bb2:	68fa      	ldr	r2, [r7, #12]
 8002bb4:	fab2 f282 	clz	r2, r2
 8002bb8:	b2d2      	uxtb	r2, r2
 8002bba:	40d3      	lsrs	r3, r2
 8002bbc:	4a15      	ldr	r2, [pc, #84]	; (8002c14 <HAL_RCC_GetSysClockFreq+0xd0>)
 8002bbe:	5cd3      	ldrb	r3, [r2, r3]
 8002bc0:	61bb      	str	r3, [r7, #24]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
      }
#else
      if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 8002bc2:	69fb      	ldr	r3, [r7, #28]
 8002bc4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d008      	beq.n	8002bde <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002bcc:	4a0f      	ldr	r2, [pc, #60]	; (8002c0c <HAL_RCC_GetSysClockFreq+0xc8>)
 8002bce:	69bb      	ldr	r3, [r7, #24]
 8002bd0:	fbb2 f2f3 	udiv	r2, r2, r3
 8002bd4:	697b      	ldr	r3, [r7, #20]
 8002bd6:	fb02 f303 	mul.w	r3, r2, r3
 8002bda:	627b      	str	r3, [r7, #36]	; 0x24
 8002bdc:	e007      	b.n	8002bee <HAL_RCC_GetSysClockFreq+0xaa>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002bde:	4a0b      	ldr	r2, [pc, #44]	; (8002c0c <HAL_RCC_GetSysClockFreq+0xc8>)
 8002be0:	69bb      	ldr	r3, [r7, #24]
 8002be2:	fbb2 f2f3 	udiv	r2, r2, r3
 8002be6:	697b      	ldr	r3, [r7, #20]
 8002be8:	fb02 f303 	mul.w	r3, r2, r3
 8002bec:	627b      	str	r3, [r7, #36]	; 0x24
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8002bee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bf0:	623b      	str	r3, [r7, #32]
      break;
 8002bf2:	e002      	b.n	8002bfa <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002bf4:	4b05      	ldr	r3, [pc, #20]	; (8002c0c <HAL_RCC_GetSysClockFreq+0xc8>)
 8002bf6:	623b      	str	r3, [r7, #32]
      break;
 8002bf8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002bfa:	6a3b      	ldr	r3, [r7, #32]
}
 8002bfc:	4618      	mov	r0, r3
 8002bfe:	372c      	adds	r7, #44	; 0x2c
 8002c00:	46bd      	mov	sp, r7
 8002c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c06:	4770      	bx	lr
 8002c08:	40021000 	.word	0x40021000
 8002c0c:	007a1200 	.word	0x007a1200
 8002c10:	08004cb8 	.word	0x08004cb8
 8002c14:	08004cc8 	.word	0x08004cc8

08002c18 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002c18:	b480      	push	{r7}
 8002c1a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002c1c:	4b03      	ldr	r3, [pc, #12]	; (8002c2c <HAL_RCC_GetHCLKFreq+0x14>)
 8002c1e:	681b      	ldr	r3, [r3, #0]
}
 8002c20:	4618      	mov	r0, r3
 8002c22:	46bd      	mov	sp, r7
 8002c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c28:	4770      	bx	lr
 8002c2a:	bf00      	nop
 8002c2c:	20000000 	.word	0x20000000

08002c30 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002c30:	b580      	push	{r7, lr}
 8002c32:	b082      	sub	sp, #8
 8002c34:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8002c36:	f7ff ffef 	bl	8002c18 <HAL_RCC_GetHCLKFreq>
 8002c3a:	4601      	mov	r1, r0
 8002c3c:	4b0b      	ldr	r3, [pc, #44]	; (8002c6c <HAL_RCC_GetPCLK1Freq+0x3c>)
 8002c3e:	685b      	ldr	r3, [r3, #4]
 8002c40:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8002c44:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8002c48:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c4a:	687a      	ldr	r2, [r7, #4]
 8002c4c:	fa92 f2a2 	rbit	r2, r2
 8002c50:	603a      	str	r2, [r7, #0]
  return result;
 8002c52:	683a      	ldr	r2, [r7, #0]
 8002c54:	fab2 f282 	clz	r2, r2
 8002c58:	b2d2      	uxtb	r2, r2
 8002c5a:	40d3      	lsrs	r3, r2
 8002c5c:	4a04      	ldr	r2, [pc, #16]	; (8002c70 <HAL_RCC_GetPCLK1Freq+0x40>)
 8002c5e:	5cd3      	ldrb	r3, [r2, r3]
 8002c60:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8002c64:	4618      	mov	r0, r3
 8002c66:	3708      	adds	r7, #8
 8002c68:	46bd      	mov	sp, r7
 8002c6a:	bd80      	pop	{r7, pc}
 8002c6c:	40021000 	.word	0x40021000
 8002c70:	08004cb0 	.word	0x08004cb0

08002c74 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002c74:	b580      	push	{r7, lr}
 8002c76:	b082      	sub	sp, #8
 8002c78:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8002c7a:	f7ff ffcd 	bl	8002c18 <HAL_RCC_GetHCLKFreq>
 8002c7e:	4601      	mov	r1, r0
 8002c80:	4b0b      	ldr	r3, [pc, #44]	; (8002cb0 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8002c82:	685b      	ldr	r3, [r3, #4]
 8002c84:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8002c88:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8002c8c:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c8e:	687a      	ldr	r2, [r7, #4]
 8002c90:	fa92 f2a2 	rbit	r2, r2
 8002c94:	603a      	str	r2, [r7, #0]
  return result;
 8002c96:	683a      	ldr	r2, [r7, #0]
 8002c98:	fab2 f282 	clz	r2, r2
 8002c9c:	b2d2      	uxtb	r2, r2
 8002c9e:	40d3      	lsrs	r3, r2
 8002ca0:	4a04      	ldr	r2, [pc, #16]	; (8002cb4 <HAL_RCC_GetPCLK2Freq+0x40>)
 8002ca2:	5cd3      	ldrb	r3, [r2, r3]
 8002ca4:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8002ca8:	4618      	mov	r0, r3
 8002caa:	3708      	adds	r7, #8
 8002cac:	46bd      	mov	sp, r7
 8002cae:	bd80      	pop	{r7, pc}
 8002cb0:	40021000 	.word	0x40021000
 8002cb4:	08004cb0 	.word	0x08004cb0

08002cb8 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002cb8:	b580      	push	{r7, lr}
 8002cba:	b092      	sub	sp, #72	; 0x48
 8002cbc:	af00      	add	r7, sp, #0
 8002cbe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002cc0:	2300      	movs	r3, #0
 8002cc2:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8002cc4:	2300      	movs	r3, #0
 8002cc6:	63fb      	str	r3, [r7, #60]	; 0x3c
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	f000 80d7 	beq.w	8002e84 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 8002cd6:	2300      	movs	r3, #0
 8002cd8:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002cdc:	4b4e      	ldr	r3, [pc, #312]	; (8002e18 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002cde:	69db      	ldr	r3, [r3, #28]
 8002ce0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d10e      	bne.n	8002d06 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002ce8:	4b4b      	ldr	r3, [pc, #300]	; (8002e18 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002cea:	69db      	ldr	r3, [r3, #28]
 8002cec:	4a4a      	ldr	r2, [pc, #296]	; (8002e18 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002cee:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002cf2:	61d3      	str	r3, [r2, #28]
 8002cf4:	4b48      	ldr	r3, [pc, #288]	; (8002e18 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002cf6:	69db      	ldr	r3, [r3, #28]
 8002cf8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002cfc:	60bb      	str	r3, [r7, #8]
 8002cfe:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002d00:	2301      	movs	r3, #1
 8002d02:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d06:	4b45      	ldr	r3, [pc, #276]	; (8002e1c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d118      	bne.n	8002d44 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002d12:	4b42      	ldr	r3, [pc, #264]	; (8002e1c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	4a41      	ldr	r2, [pc, #260]	; (8002e1c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002d18:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002d1c:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002d1e:	f7fd fe5b 	bl	80009d8 <HAL_GetTick>
 8002d22:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d24:	e008      	b.n	8002d38 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002d26:	f7fd fe57 	bl	80009d8 <HAL_GetTick>
 8002d2a:	4602      	mov	r2, r0
 8002d2c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002d2e:	1ad3      	subs	r3, r2, r3
 8002d30:	2b64      	cmp	r3, #100	; 0x64
 8002d32:	d901      	bls.n	8002d38 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8002d34:	2303      	movs	r3, #3
 8002d36:	e1d6      	b.n	80030e6 <HAL_RCCEx_PeriphCLKConfig+0x42e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d38:	4b38      	ldr	r3, [pc, #224]	; (8002e1c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d0f0      	beq.n	8002d26 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002d44:	4b34      	ldr	r3, [pc, #208]	; (8002e18 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002d46:	6a1b      	ldr	r3, [r3, #32]
 8002d48:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002d4c:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002d4e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	f000 8084 	beq.w	8002e5e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	685b      	ldr	r3, [r3, #4]
 8002d5a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002d5e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002d60:	429a      	cmp	r2, r3
 8002d62:	d07c      	beq.n	8002e5e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002d64:	4b2c      	ldr	r3, [pc, #176]	; (8002e18 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002d66:	6a1b      	ldr	r3, [r3, #32]
 8002d68:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002d6c:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002d6e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002d72:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d76:	fa93 f3a3 	rbit	r3, r3
 8002d7a:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8002d7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002d7e:	fab3 f383 	clz	r3, r3
 8002d82:	b2db      	uxtb	r3, r3
 8002d84:	461a      	mov	r2, r3
 8002d86:	4b26      	ldr	r3, [pc, #152]	; (8002e20 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002d88:	4413      	add	r3, r2
 8002d8a:	009b      	lsls	r3, r3, #2
 8002d8c:	461a      	mov	r2, r3
 8002d8e:	2301      	movs	r3, #1
 8002d90:	6013      	str	r3, [r2, #0]
 8002d92:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002d96:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d98:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002d9a:	fa93 f3a3 	rbit	r3, r3
 8002d9e:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8002da0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002da2:	fab3 f383 	clz	r3, r3
 8002da6:	b2db      	uxtb	r3, r3
 8002da8:	461a      	mov	r2, r3
 8002daa:	4b1d      	ldr	r3, [pc, #116]	; (8002e20 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002dac:	4413      	add	r3, r2
 8002dae:	009b      	lsls	r3, r3, #2
 8002db0:	461a      	mov	r2, r3
 8002db2:	2300      	movs	r3, #0
 8002db4:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002db6:	4a18      	ldr	r2, [pc, #96]	; (8002e18 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002db8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002dba:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002dbc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002dbe:	f003 0301 	and.w	r3, r3, #1
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d04b      	beq.n	8002e5e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002dc6:	f7fd fe07 	bl	80009d8 <HAL_GetTick>
 8002dca:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002dcc:	e00a      	b.n	8002de4 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002dce:	f7fd fe03 	bl	80009d8 <HAL_GetTick>
 8002dd2:	4602      	mov	r2, r0
 8002dd4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002dd6:	1ad3      	subs	r3, r2, r3
 8002dd8:	f241 3288 	movw	r2, #5000	; 0x1388
 8002ddc:	4293      	cmp	r3, r2
 8002dde:	d901      	bls.n	8002de4 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8002de0:	2303      	movs	r3, #3
 8002de2:	e180      	b.n	80030e6 <HAL_RCCEx_PeriphCLKConfig+0x42e>
 8002de4:	2302      	movs	r3, #2
 8002de6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002de8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002dea:	fa93 f3a3 	rbit	r3, r3
 8002dee:	627b      	str	r3, [r7, #36]	; 0x24
 8002df0:	2302      	movs	r3, #2
 8002df2:	623b      	str	r3, [r7, #32]
 8002df4:	6a3b      	ldr	r3, [r7, #32]
 8002df6:	fa93 f3a3 	rbit	r3, r3
 8002dfa:	61fb      	str	r3, [r7, #28]
  return result;
 8002dfc:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002dfe:	fab3 f383 	clz	r3, r3
 8002e02:	b2db      	uxtb	r3, r3
 8002e04:	095b      	lsrs	r3, r3, #5
 8002e06:	b2db      	uxtb	r3, r3
 8002e08:	f043 0302 	orr.w	r3, r3, #2
 8002e0c:	b2db      	uxtb	r3, r3
 8002e0e:	2b02      	cmp	r3, #2
 8002e10:	d108      	bne.n	8002e24 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8002e12:	4b01      	ldr	r3, [pc, #4]	; (8002e18 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002e14:	6a1b      	ldr	r3, [r3, #32]
 8002e16:	e00d      	b.n	8002e34 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 8002e18:	40021000 	.word	0x40021000
 8002e1c:	40007000 	.word	0x40007000
 8002e20:	10908100 	.word	0x10908100
 8002e24:	2302      	movs	r3, #2
 8002e26:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e28:	69bb      	ldr	r3, [r7, #24]
 8002e2a:	fa93 f3a3 	rbit	r3, r3
 8002e2e:	617b      	str	r3, [r7, #20]
 8002e30:	4ba0      	ldr	r3, [pc, #640]	; (80030b4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002e32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e34:	2202      	movs	r2, #2
 8002e36:	613a      	str	r2, [r7, #16]
 8002e38:	693a      	ldr	r2, [r7, #16]
 8002e3a:	fa92 f2a2 	rbit	r2, r2
 8002e3e:	60fa      	str	r2, [r7, #12]
  return result;
 8002e40:	68fa      	ldr	r2, [r7, #12]
 8002e42:	fab2 f282 	clz	r2, r2
 8002e46:	b2d2      	uxtb	r2, r2
 8002e48:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002e4c:	b2d2      	uxtb	r2, r2
 8002e4e:	f002 021f 	and.w	r2, r2, #31
 8002e52:	2101      	movs	r1, #1
 8002e54:	fa01 f202 	lsl.w	r2, r1, r2
 8002e58:	4013      	ands	r3, r2
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d0b7      	beq.n	8002dce <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8002e5e:	4b95      	ldr	r3, [pc, #596]	; (80030b4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002e60:	6a1b      	ldr	r3, [r3, #32]
 8002e62:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	685b      	ldr	r3, [r3, #4]
 8002e6a:	4992      	ldr	r1, [pc, #584]	; (80030b4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002e6c:	4313      	orrs	r3, r2
 8002e6e:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002e70:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8002e74:	2b01      	cmp	r3, #1
 8002e76:	d105      	bne.n	8002e84 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002e78:	4b8e      	ldr	r3, [pc, #568]	; (80030b4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002e7a:	69db      	ldr	r3, [r3, #28]
 8002e7c:	4a8d      	ldr	r2, [pc, #564]	; (80030b4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002e7e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002e82:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	f003 0301 	and.w	r3, r3, #1
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d008      	beq.n	8002ea2 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002e90:	4b88      	ldr	r3, [pc, #544]	; (80030b4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002e92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e94:	f023 0203 	bic.w	r2, r3, #3
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	689b      	ldr	r3, [r3, #8]
 8002e9c:	4985      	ldr	r1, [pc, #532]	; (80030b4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002e9e:	4313      	orrs	r3, r2
 8002ea0:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	f003 0302 	and.w	r3, r3, #2
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d008      	beq.n	8002ec0 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002eae:	4b81      	ldr	r3, [pc, #516]	; (80030b4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002eb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002eb2:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	68db      	ldr	r3, [r3, #12]
 8002eba:	497e      	ldr	r1, [pc, #504]	; (80030b4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002ebc:	4313      	orrs	r3, r2
 8002ebe:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	f003 0304 	and.w	r3, r3, #4
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d008      	beq.n	8002ede <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002ecc:	4b79      	ldr	r3, [pc, #484]	; (80030b4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002ece:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ed0:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	691b      	ldr	r3, [r3, #16]
 8002ed8:	4976      	ldr	r1, [pc, #472]	; (80030b4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002eda:	4313      	orrs	r3, r2
 8002edc:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	f003 0320 	and.w	r3, r3, #32
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d008      	beq.n	8002efc <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002eea:	4b72      	ldr	r3, [pc, #456]	; (80030b4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002eec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002eee:	f023 0210 	bic.w	r2, r3, #16
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	69db      	ldr	r3, [r3, #28]
 8002ef6:	496f      	ldr	r1, [pc, #444]	; (80030b4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002ef8:	4313      	orrs	r3, r2
 8002efa:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d008      	beq.n	8002f1a <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8002f08:	4b6a      	ldr	r3, [pc, #424]	; (80030b4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002f0a:	685b      	ldr	r3, [r3, #4]
 8002f0c:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f14:	4967      	ldr	r1, [pc, #412]	; (80030b4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002f16:	4313      	orrs	r3, r2
 8002f18:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d008      	beq.n	8002f38 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002f26:	4b63      	ldr	r3, [pc, #396]	; (80030b4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002f28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f2a:	f023 0220 	bic.w	r2, r3, #32
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	6a1b      	ldr	r3, [r3, #32]
 8002f32:	4960      	ldr	r1, [pc, #384]	; (80030b4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002f34:	4313      	orrs	r3, r2
 8002f36:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d008      	beq.n	8002f56 <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002f44:	4b5b      	ldr	r3, [pc, #364]	; (80030b4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002f46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f48:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f50:	4958      	ldr	r1, [pc, #352]	; (80030b4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002f52:	4313      	orrs	r3, r2
 8002f54:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	f003 0308 	and.w	r3, r3, #8
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d008      	beq.n	8002f74 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002f62:	4b54      	ldr	r3, [pc, #336]	; (80030b4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002f64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f66:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	695b      	ldr	r3, [r3, #20]
 8002f6e:	4951      	ldr	r1, [pc, #324]	; (80030b4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002f70:	4313      	orrs	r3, r2
 8002f72:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	f003 0310 	and.w	r3, r3, #16
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d008      	beq.n	8002f92 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002f80:	4b4c      	ldr	r3, [pc, #304]	; (80030b4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002f82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f84:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	699b      	ldr	r3, [r3, #24]
 8002f8c:	4949      	ldr	r1, [pc, #292]	; (80030b4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002f8e:	4313      	orrs	r3, r2
 8002f90:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d008      	beq.n	8002fb0 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002f9e:	4b45      	ldr	r3, [pc, #276]	; (80030b4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002fa0:	685b      	ldr	r3, [r3, #4]
 8002fa2:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002faa:	4942      	ldr	r1, [pc, #264]	; (80030b4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002fac:	4313      	orrs	r3, r2
 8002fae:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d008      	beq.n	8002fce <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8002fbc:	4b3d      	ldr	r3, [pc, #244]	; (80030b4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002fbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fc0:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fc8:	493a      	ldr	r1, [pc, #232]	; (80030b4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002fca:	4313      	orrs	r3, r2
 8002fcc:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d008      	beq.n	8002fec <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8002fda:	4b36      	ldr	r3, [pc, #216]	; (80030b4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002fdc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fde:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fe6:	4933      	ldr	r1, [pc, #204]	; (80030b4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002fe8:	4313      	orrs	r3, r2
 8002fea:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d008      	beq.n	800300a <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8002ff8:	4b2e      	ldr	r3, [pc, #184]	; (80030b4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002ffa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ffc:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003004:	492b      	ldr	r1, [pc, #172]	; (80030b4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003006:	4313      	orrs	r3, r2
 8003008:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003012:	2b00      	cmp	r3, #0
 8003014:	d008      	beq.n	8003028 <HAL_RCCEx_PeriphCLKConfig+0x370>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8003016:	4b27      	ldr	r3, [pc, #156]	; (80030b4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003018:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800301a:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003022:	4924      	ldr	r1, [pc, #144]	; (80030b4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003024:	4313      	orrs	r3, r2
 8003026:	630b      	str	r3, [r1, #48]	; 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003030:	2b00      	cmp	r3, #0
 8003032:	d008      	beq.n	8003046 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 8003034:	4b1f      	ldr	r3, [pc, #124]	; (80030b4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003036:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003038:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003040:	491c      	ldr	r1, [pc, #112]	; (80030b4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003042:	4313      	orrs	r3, r2
 8003044:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800304e:	2b00      	cmp	r3, #0
 8003050:	d008      	beq.n	8003064 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 8003052:	4b18      	ldr	r3, [pc, #96]	; (80030b4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003054:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003056:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800305e:	4915      	ldr	r1, [pc, #84]	; (80030b4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003060:	4313      	orrs	r3, r2
 8003062:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800306c:	2b00      	cmp	r3, #0
 800306e:	d008      	beq.n	8003082 <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8003070:	4b10      	ldr	r3, [pc, #64]	; (80030b4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003072:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003074:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800307c:	490d      	ldr	r1, [pc, #52]	; (80030b4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800307e:	4313      	orrs	r3, r2
 8003080:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800308a:	2b00      	cmp	r3, #0
 800308c:	d008      	beq.n	80030a0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 800308e:	4b09      	ldr	r3, [pc, #36]	; (80030b4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003090:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003092:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800309a:	4906      	ldr	r1, [pc, #24]	; (80030b4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800309c:	4313      	orrs	r3, r2
 800309e:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d00c      	beq.n	80030c6 <HAL_RCCEx_PeriphCLKConfig+0x40e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 80030ac:	4b01      	ldr	r3, [pc, #4]	; (80030b4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80030ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030b0:	e002      	b.n	80030b8 <HAL_RCCEx_PeriphCLKConfig+0x400>
 80030b2:	bf00      	nop
 80030b4:	40021000 	.word	0x40021000
 80030b8:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80030c0:	490b      	ldr	r1, [pc, #44]	; (80030f0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80030c2:	4313      	orrs	r3, r2
 80030c4:	630b      	str	r3, [r1, #48]	; 0x30

#endif /* STM32F302xE || STM32F303xE || STM32F398xx */  

#if defined(STM32F303xE) || defined(STM32F398xx)
  /*------------------------------ TIM20 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d008      	beq.n	80030e4 <HAL_RCCEx_PeriphCLKConfig+0x42c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM20CLKSOURCE(PeriphClkInit->Tim20ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 80030d2:	4b07      	ldr	r3, [pc, #28]	; (80030f0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80030d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030d6:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80030de:	4904      	ldr	r1, [pc, #16]	; (80030f0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80030e0:	4313      	orrs	r3, r2
 80030e2:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 80030e4:	2300      	movs	r3, #0
}
 80030e6:	4618      	mov	r0, r3
 80030e8:	3748      	adds	r7, #72	; 0x48
 80030ea:	46bd      	mov	sp, r7
 80030ec:	bd80      	pop	{r7, pc}
 80030ee:	bf00      	nop
 80030f0:	40021000 	.word	0x40021000

080030f4 <HAL_RTC_Init>:
  *         in the RTC_InitTypeDef structure and initialize the associated handle.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80030f4:	b580      	push	{r7, lr}
 80030f6:	b082      	sub	sp, #8
 80030f8:	af00      	add	r7, sp, #0
 80030fa:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if (hrtc == NULL)
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d101      	bne.n	8003106 <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 8003102:	2301      	movs	r3, #1
 8003104:	e083      	b.n	800320e <HAL_RTC_Init+0x11a>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	7f5b      	ldrb	r3, [r3, #29]
 800310a:	b2db      	uxtb	r3, r3
 800310c:	2b00      	cmp	r3, #0
 800310e:	d105      	bne.n	800311c <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	2200      	movs	r2, #0
 8003114:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8003116:	6878      	ldr	r0, [r7, #4]
 8003118:	f7fd fa7e 	bl	8000618 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	2202      	movs	r2, #2
 8003120:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	22ca      	movs	r2, #202	; 0xca
 8003128:	625a      	str	r2, [r3, #36]	; 0x24
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	2253      	movs	r2, #83	; 0x53
 8003130:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8003132:	6878      	ldr	r0, [r7, #4]
 8003134:	f000 f897 	bl	8003266 <RTC_EnterInitMode>
 8003138:	4603      	mov	r3, r0
 800313a:	2b00      	cmp	r3, #0
 800313c:	d008      	beq.n	8003150 <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	22ff      	movs	r2, #255	; 0xff
 8003144:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	2204      	movs	r2, #4
 800314a:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 800314c:	2301      	movs	r3, #1
 800314e:	e05e      	b.n	800320e <HAL_RTC_Init+0x11a>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	689b      	ldr	r3, [r3, #8]
 8003156:	687a      	ldr	r2, [r7, #4]
 8003158:	6812      	ldr	r2, [r2, #0]
 800315a:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800315e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003162:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	6899      	ldr	r1, [r3, #8]
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	685a      	ldr	r2, [r3, #4]
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	691b      	ldr	r3, [r3, #16]
 8003172:	431a      	orrs	r2, r3
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	695b      	ldr	r3, [r3, #20]
 8003178:	431a      	orrs	r2, r3
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	430a      	orrs	r2, r1
 8003180:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	687a      	ldr	r2, [r7, #4]
 8003188:	68d2      	ldr	r2, [r2, #12]
 800318a:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	6919      	ldr	r1, [r3, #16]
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	689b      	ldr	r3, [r3, #8]
 8003196:	041a      	lsls	r2, r3, #16
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	430a      	orrs	r2, r1
 800319e:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	68da      	ldr	r2, [r3, #12]
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80031ae:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	689b      	ldr	r3, [r3, #8]
 80031b6:	f003 0320 	and.w	r3, r3, #32
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d10e      	bne.n	80031dc <HAL_RTC_Init+0xe8>
    {
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80031be:	6878      	ldr	r0, [r7, #4]
 80031c0:	f000 f829 	bl	8003216 <HAL_RTC_WaitForSynchro>
 80031c4:	4603      	mov	r3, r0
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d008      	beq.n	80031dc <HAL_RTC_Init+0xe8>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	22ff      	movs	r2, #255	; 0xff
 80031d0:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	2204      	movs	r2, #4
 80031d6:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 80031d8:	2301      	movs	r3, #1
 80031da:	e018      	b.n	800320e <HAL_RTC_Init+0x11a>
      }
    }

    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80031ea:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	6c19      	ldr	r1, [r3, #64]	; 0x40
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	699a      	ldr	r2, [r3, #24]
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	430a      	orrs	r2, r1
 80031fc:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	22ff      	movs	r2, #255	; 0xff
 8003204:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	2201      	movs	r2, #1
 800320a:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 800320c:	2300      	movs	r3, #0
  }
}
 800320e:	4618      	mov	r0, r3
 8003210:	3708      	adds	r7, #8
 8003212:	46bd      	mov	sp, r7
 8003214:	bd80      	pop	{r7, pc}

08003216 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8003216:	b580      	push	{r7, lr}
 8003218:	b084      	sub	sp, #16
 800321a:	af00      	add	r7, sp, #0
 800321c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800321e:	2300      	movs	r3, #0
 8003220:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	68da      	ldr	r2, [r3, #12]
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003230:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 8003232:	f7fd fbd1 	bl	80009d8 <HAL_GetTick>
 8003236:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8003238:	e009      	b.n	800324e <HAL_RTC_WaitForSynchro+0x38>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800323a:	f7fd fbcd 	bl	80009d8 <HAL_GetTick>
 800323e:	4602      	mov	r2, r0
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	1ad3      	subs	r3, r2, r3
 8003244:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003248:	d901      	bls.n	800324e <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 800324a:	2303      	movs	r3, #3
 800324c:	e007      	b.n	800325e <HAL_RTC_WaitForSynchro+0x48>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	68db      	ldr	r3, [r3, #12]
 8003254:	f003 0320 	and.w	r3, r3, #32
 8003258:	2b00      	cmp	r3, #0
 800325a:	d0ee      	beq.n	800323a <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 800325c:	2300      	movs	r3, #0
}
 800325e:	4618      	mov	r0, r3
 8003260:	3710      	adds	r7, #16
 8003262:	46bd      	mov	sp, r7
 8003264:	bd80      	pop	{r7, pc}

08003266 <RTC_EnterInitMode>:
  * @retval An ErrorStatus enumeration value:
  *          - HAL_OK : RTC is in Init mode
  *          - HAL_TIMEOUT : RTC is not in Init mode and in Timeout
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8003266:	b580      	push	{r7, lr}
 8003268:	b084      	sub	sp, #16
 800326a:	af00      	add	r7, sp, #0
 800326c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800326e:	2300      	movs	r3, #0
 8003270:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	68db      	ldr	r3, [r3, #12]
 8003278:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800327c:	2b00      	cmp	r3, #0
 800327e:	d119      	bne.n	80032b4 <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003288:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 800328a:	f7fd fba5 	bl	80009d8 <HAL_GetTick>
 800328e:	60f8      	str	r0, [r7, #12]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8003290:	e009      	b.n	80032a6 <RTC_EnterInitMode+0x40>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8003292:	f7fd fba1 	bl	80009d8 <HAL_GetTick>
 8003296:	4602      	mov	r2, r0
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	1ad3      	subs	r3, r2, r3
 800329c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80032a0:	d901      	bls.n	80032a6 <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 80032a2:	2303      	movs	r3, #3
 80032a4:	e007      	b.n	80032b6 <RTC_EnterInitMode+0x50>
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	68db      	ldr	r3, [r3, #12]
 80032ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d0ee      	beq.n	8003292 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 80032b4:	2300      	movs	r3, #0
}
 80032b6:	4618      	mov	r0, r3
 80032b8:	3710      	adds	r7, #16
 80032ba:	46bd      	mov	sp, r7
 80032bc:	bd80      	pop	{r7, pc}

080032be <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80032be:	b580      	push	{r7, lr}
 80032c0:	b082      	sub	sp, #8
 80032c2:	af00      	add	r7, sp, #0
 80032c4:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d101      	bne.n	80032d0 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80032cc:	2301      	movs	r3, #1
 80032ce:	e040      	b.n	8003352 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d106      	bne.n	80032e6 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	2200      	movs	r2, #0
 80032dc:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80032e0:	6878      	ldr	r0, [r7, #4]
 80032e2:	f7fd f9bf 	bl	8000664 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	2224      	movs	r2, #36	; 0x24
 80032ea:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	681a      	ldr	r2, [r3, #0]
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	f022 0201 	bic.w	r2, r2, #1
 80032fa:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80032fc:	6878      	ldr	r0, [r7, #4]
 80032fe:	f000 f8bf 	bl	8003480 <UART_SetConfig>
 8003302:	4603      	mov	r3, r0
 8003304:	2b01      	cmp	r3, #1
 8003306:	d101      	bne.n	800330c <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8003308:	2301      	movs	r3, #1
 800330a:	e022      	b.n	8003352 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003310:	2b00      	cmp	r3, #0
 8003312:	d002      	beq.n	800331a <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8003314:	6878      	ldr	r0, [r7, #4]
 8003316:	f000 facd 	bl	80038b4 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	685a      	ldr	r2, [r3, #4]
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003328:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	689a      	ldr	r2, [r3, #8]
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003338:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	681a      	ldr	r2, [r3, #0]
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	f042 0201 	orr.w	r2, r2, #1
 8003348:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800334a:	6878      	ldr	r0, [r7, #4]
 800334c:	f000 fb54 	bl	80039f8 <UART_CheckIdleState>
 8003350:	4603      	mov	r3, r0
}
 8003352:	4618      	mov	r0, r3
 8003354:	3708      	adds	r7, #8
 8003356:	46bd      	mov	sp, r7
 8003358:	bd80      	pop	{r7, pc}

0800335a <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800335a:	b580      	push	{r7, lr}
 800335c:	b08a      	sub	sp, #40	; 0x28
 800335e:	af02      	add	r7, sp, #8
 8003360:	60f8      	str	r0, [r7, #12]
 8003362:	60b9      	str	r1, [r7, #8]
 8003364:	603b      	str	r3, [r7, #0]
 8003366:	4613      	mov	r3, r2
 8003368:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800336e:	2b20      	cmp	r3, #32
 8003370:	f040 8081 	bne.w	8003476 <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003374:	68bb      	ldr	r3, [r7, #8]
 8003376:	2b00      	cmp	r3, #0
 8003378:	d002      	beq.n	8003380 <HAL_UART_Transmit+0x26>
 800337a:	88fb      	ldrh	r3, [r7, #6]
 800337c:	2b00      	cmp	r3, #0
 800337e:	d101      	bne.n	8003384 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8003380:	2301      	movs	r3, #1
 8003382:	e079      	b.n	8003478 <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 800338a:	2b01      	cmp	r3, #1
 800338c:	d101      	bne.n	8003392 <HAL_UART_Transmit+0x38>
 800338e:	2302      	movs	r3, #2
 8003390:	e072      	b.n	8003478 <HAL_UART_Transmit+0x11e>
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	2201      	movs	r2, #1
 8003396:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	2200      	movs	r2, #0
 800339e:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	2221      	movs	r2, #33	; 0x21
 80033a4:	675a      	str	r2, [r3, #116]	; 0x74

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 80033a6:	f7fd fb17 	bl	80009d8 <HAL_GetTick>
 80033aa:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	88fa      	ldrh	r2, [r7, #6]
 80033b0:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	88fa      	ldrh	r2, [r7, #6]
 80033b8:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	689b      	ldr	r3, [r3, #8]
 80033c0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80033c4:	d108      	bne.n	80033d8 <HAL_UART_Transmit+0x7e>
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	691b      	ldr	r3, [r3, #16]
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d104      	bne.n	80033d8 <HAL_UART_Transmit+0x7e>
    {
      pdata8bits  = NULL;
 80033ce:	2300      	movs	r3, #0
 80033d0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80033d2:	68bb      	ldr	r3, [r7, #8]
 80033d4:	61bb      	str	r3, [r7, #24]
 80033d6:	e003      	b.n	80033e0 <HAL_UART_Transmit+0x86>
    }
    else
    {
      pdata8bits  = pData;
 80033d8:	68bb      	ldr	r3, [r7, #8]
 80033da:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80033dc:	2300      	movs	r3, #0
 80033de:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80033e0:	e02d      	b.n	800343e <HAL_UART_Transmit+0xe4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80033e2:	683b      	ldr	r3, [r7, #0]
 80033e4:	9300      	str	r3, [sp, #0]
 80033e6:	697b      	ldr	r3, [r7, #20]
 80033e8:	2200      	movs	r2, #0
 80033ea:	2180      	movs	r1, #128	; 0x80
 80033ec:	68f8      	ldr	r0, [r7, #12]
 80033ee:	f000 fb48 	bl	8003a82 <UART_WaitOnFlagUntilTimeout>
 80033f2:	4603      	mov	r3, r0
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d001      	beq.n	80033fc <HAL_UART_Transmit+0xa2>
      {
        return HAL_TIMEOUT;
 80033f8:	2303      	movs	r3, #3
 80033fa:	e03d      	b.n	8003478 <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 80033fc:	69fb      	ldr	r3, [r7, #28]
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d10b      	bne.n	800341a <HAL_UART_Transmit+0xc0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003402:	69bb      	ldr	r3, [r7, #24]
 8003404:	881a      	ldrh	r2, [r3, #0]
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800340e:	b292      	uxth	r2, r2
 8003410:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8003412:	69bb      	ldr	r3, [r7, #24]
 8003414:	3302      	adds	r3, #2
 8003416:	61bb      	str	r3, [r7, #24]
 8003418:	e008      	b.n	800342c <HAL_UART_Transmit+0xd2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800341a:	69fb      	ldr	r3, [r7, #28]
 800341c:	781a      	ldrb	r2, [r3, #0]
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	b292      	uxth	r2, r2
 8003424:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8003426:	69fb      	ldr	r3, [r7, #28]
 8003428:	3301      	adds	r3, #1
 800342a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003432:	b29b      	uxth	r3, r3
 8003434:	3b01      	subs	r3, #1
 8003436:	b29a      	uxth	r2, r3
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003444:	b29b      	uxth	r3, r3
 8003446:	2b00      	cmp	r3, #0
 8003448:	d1cb      	bne.n	80033e2 <HAL_UART_Transmit+0x88>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800344a:	683b      	ldr	r3, [r7, #0]
 800344c:	9300      	str	r3, [sp, #0]
 800344e:	697b      	ldr	r3, [r7, #20]
 8003450:	2200      	movs	r2, #0
 8003452:	2140      	movs	r1, #64	; 0x40
 8003454:	68f8      	ldr	r0, [r7, #12]
 8003456:	f000 fb14 	bl	8003a82 <UART_WaitOnFlagUntilTimeout>
 800345a:	4603      	mov	r3, r0
 800345c:	2b00      	cmp	r3, #0
 800345e:	d001      	beq.n	8003464 <HAL_UART_Transmit+0x10a>
    {
      return HAL_TIMEOUT;
 8003460:	2303      	movs	r3, #3
 8003462:	e009      	b.n	8003478 <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	2220      	movs	r2, #32
 8003468:	675a      	str	r2, [r3, #116]	; 0x74

    __HAL_UNLOCK(huart);
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	2200      	movs	r2, #0
 800346e:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    return HAL_OK;
 8003472:	2300      	movs	r3, #0
 8003474:	e000      	b.n	8003478 <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 8003476:	2302      	movs	r3, #2
  }
}
 8003478:	4618      	mov	r0, r3
 800347a:	3720      	adds	r7, #32
 800347c:	46bd      	mov	sp, r7
 800347e:	bd80      	pop	{r7, pc}

08003480 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003480:	b580      	push	{r7, lr}
 8003482:	b088      	sub	sp, #32
 8003484:	af00      	add	r7, sp, #0
 8003486:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 8003488:	2300      	movs	r3, #0
 800348a:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef ret               = HAL_OK;
 800348c:	2300      	movs	r3, #0
 800348e:	75fb      	strb	r3, [r7, #23]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	689a      	ldr	r2, [r3, #8]
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	691b      	ldr	r3, [r3, #16]
 8003498:	431a      	orrs	r2, r3
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	695b      	ldr	r3, [r3, #20]
 800349e:	431a      	orrs	r2, r3
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	69db      	ldr	r3, [r3, #28]
 80034a4:	4313      	orrs	r3, r2
 80034a6:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	681a      	ldr	r2, [r3, #0]
 80034ae:	4bac      	ldr	r3, [pc, #688]	; (8003760 <UART_SetConfig+0x2e0>)
 80034b0:	4013      	ands	r3, r2
 80034b2:	687a      	ldr	r2, [r7, #4]
 80034b4:	6812      	ldr	r2, [r2, #0]
 80034b6:	6939      	ldr	r1, [r7, #16]
 80034b8:	430b      	orrs	r3, r1
 80034ba:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	685b      	ldr	r3, [r3, #4]
 80034c2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	68da      	ldr	r2, [r3, #12]
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	430a      	orrs	r2, r1
 80034d0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	699b      	ldr	r3, [r3, #24]
 80034d6:	613b      	str	r3, [r7, #16]

  tmpreg |= huart->Init.OneBitSampling;
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	6a1b      	ldr	r3, [r3, #32]
 80034dc:	693a      	ldr	r2, [r7, #16]
 80034de:	4313      	orrs	r3, r2
 80034e0:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	689b      	ldr	r3, [r3, #8]
 80034e8:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	693a      	ldr	r2, [r7, #16]
 80034f2:	430a      	orrs	r2, r1
 80034f4:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	4a9a      	ldr	r2, [pc, #616]	; (8003764 <UART_SetConfig+0x2e4>)
 80034fc:	4293      	cmp	r3, r2
 80034fe:	d121      	bne.n	8003544 <UART_SetConfig+0xc4>
 8003500:	4b99      	ldr	r3, [pc, #612]	; (8003768 <UART_SetConfig+0x2e8>)
 8003502:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003504:	f003 0303 	and.w	r3, r3, #3
 8003508:	2b03      	cmp	r3, #3
 800350a:	d817      	bhi.n	800353c <UART_SetConfig+0xbc>
 800350c:	a201      	add	r2, pc, #4	; (adr r2, 8003514 <UART_SetConfig+0x94>)
 800350e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003512:	bf00      	nop
 8003514:	08003525 	.word	0x08003525
 8003518:	08003531 	.word	0x08003531
 800351c:	08003537 	.word	0x08003537
 8003520:	0800352b 	.word	0x0800352b
 8003524:	2301      	movs	r3, #1
 8003526:	77fb      	strb	r3, [r7, #31]
 8003528:	e0b2      	b.n	8003690 <UART_SetConfig+0x210>
 800352a:	2302      	movs	r3, #2
 800352c:	77fb      	strb	r3, [r7, #31]
 800352e:	e0af      	b.n	8003690 <UART_SetConfig+0x210>
 8003530:	2304      	movs	r3, #4
 8003532:	77fb      	strb	r3, [r7, #31]
 8003534:	e0ac      	b.n	8003690 <UART_SetConfig+0x210>
 8003536:	2308      	movs	r3, #8
 8003538:	77fb      	strb	r3, [r7, #31]
 800353a:	e0a9      	b.n	8003690 <UART_SetConfig+0x210>
 800353c:	2310      	movs	r3, #16
 800353e:	77fb      	strb	r3, [r7, #31]
 8003540:	bf00      	nop
 8003542:	e0a5      	b.n	8003690 <UART_SetConfig+0x210>
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	4a88      	ldr	r2, [pc, #544]	; (800376c <UART_SetConfig+0x2ec>)
 800354a:	4293      	cmp	r3, r2
 800354c:	d123      	bne.n	8003596 <UART_SetConfig+0x116>
 800354e:	4b86      	ldr	r3, [pc, #536]	; (8003768 <UART_SetConfig+0x2e8>)
 8003550:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003552:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003556:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800355a:	d012      	beq.n	8003582 <UART_SetConfig+0x102>
 800355c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003560:	d802      	bhi.n	8003568 <UART_SetConfig+0xe8>
 8003562:	2b00      	cmp	r3, #0
 8003564:	d007      	beq.n	8003576 <UART_SetConfig+0xf6>
 8003566:	e012      	b.n	800358e <UART_SetConfig+0x10e>
 8003568:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800356c:	d00c      	beq.n	8003588 <UART_SetConfig+0x108>
 800356e:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8003572:	d003      	beq.n	800357c <UART_SetConfig+0xfc>
 8003574:	e00b      	b.n	800358e <UART_SetConfig+0x10e>
 8003576:	2300      	movs	r3, #0
 8003578:	77fb      	strb	r3, [r7, #31]
 800357a:	e089      	b.n	8003690 <UART_SetConfig+0x210>
 800357c:	2302      	movs	r3, #2
 800357e:	77fb      	strb	r3, [r7, #31]
 8003580:	e086      	b.n	8003690 <UART_SetConfig+0x210>
 8003582:	2304      	movs	r3, #4
 8003584:	77fb      	strb	r3, [r7, #31]
 8003586:	e083      	b.n	8003690 <UART_SetConfig+0x210>
 8003588:	2308      	movs	r3, #8
 800358a:	77fb      	strb	r3, [r7, #31]
 800358c:	e080      	b.n	8003690 <UART_SetConfig+0x210>
 800358e:	2310      	movs	r3, #16
 8003590:	77fb      	strb	r3, [r7, #31]
 8003592:	bf00      	nop
 8003594:	e07c      	b.n	8003690 <UART_SetConfig+0x210>
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	4a75      	ldr	r2, [pc, #468]	; (8003770 <UART_SetConfig+0x2f0>)
 800359c:	4293      	cmp	r3, r2
 800359e:	d123      	bne.n	80035e8 <UART_SetConfig+0x168>
 80035a0:	4b71      	ldr	r3, [pc, #452]	; (8003768 <UART_SetConfig+0x2e8>)
 80035a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035a4:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 80035a8:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80035ac:	d012      	beq.n	80035d4 <UART_SetConfig+0x154>
 80035ae:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80035b2:	d802      	bhi.n	80035ba <UART_SetConfig+0x13a>
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d007      	beq.n	80035c8 <UART_SetConfig+0x148>
 80035b8:	e012      	b.n	80035e0 <UART_SetConfig+0x160>
 80035ba:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80035be:	d00c      	beq.n	80035da <UART_SetConfig+0x15a>
 80035c0:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80035c4:	d003      	beq.n	80035ce <UART_SetConfig+0x14e>
 80035c6:	e00b      	b.n	80035e0 <UART_SetConfig+0x160>
 80035c8:	2300      	movs	r3, #0
 80035ca:	77fb      	strb	r3, [r7, #31]
 80035cc:	e060      	b.n	8003690 <UART_SetConfig+0x210>
 80035ce:	2302      	movs	r3, #2
 80035d0:	77fb      	strb	r3, [r7, #31]
 80035d2:	e05d      	b.n	8003690 <UART_SetConfig+0x210>
 80035d4:	2304      	movs	r3, #4
 80035d6:	77fb      	strb	r3, [r7, #31]
 80035d8:	e05a      	b.n	8003690 <UART_SetConfig+0x210>
 80035da:	2308      	movs	r3, #8
 80035dc:	77fb      	strb	r3, [r7, #31]
 80035de:	e057      	b.n	8003690 <UART_SetConfig+0x210>
 80035e0:	2310      	movs	r3, #16
 80035e2:	77fb      	strb	r3, [r7, #31]
 80035e4:	bf00      	nop
 80035e6:	e053      	b.n	8003690 <UART_SetConfig+0x210>
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	4a61      	ldr	r2, [pc, #388]	; (8003774 <UART_SetConfig+0x2f4>)
 80035ee:	4293      	cmp	r3, r2
 80035f0:	d123      	bne.n	800363a <UART_SetConfig+0x1ba>
 80035f2:	4b5d      	ldr	r3, [pc, #372]	; (8003768 <UART_SetConfig+0x2e8>)
 80035f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035f6:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 80035fa:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80035fe:	d012      	beq.n	8003626 <UART_SetConfig+0x1a6>
 8003600:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003604:	d802      	bhi.n	800360c <UART_SetConfig+0x18c>
 8003606:	2b00      	cmp	r3, #0
 8003608:	d007      	beq.n	800361a <UART_SetConfig+0x19a>
 800360a:	e012      	b.n	8003632 <UART_SetConfig+0x1b2>
 800360c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003610:	d00c      	beq.n	800362c <UART_SetConfig+0x1ac>
 8003612:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8003616:	d003      	beq.n	8003620 <UART_SetConfig+0x1a0>
 8003618:	e00b      	b.n	8003632 <UART_SetConfig+0x1b2>
 800361a:	2300      	movs	r3, #0
 800361c:	77fb      	strb	r3, [r7, #31]
 800361e:	e037      	b.n	8003690 <UART_SetConfig+0x210>
 8003620:	2302      	movs	r3, #2
 8003622:	77fb      	strb	r3, [r7, #31]
 8003624:	e034      	b.n	8003690 <UART_SetConfig+0x210>
 8003626:	2304      	movs	r3, #4
 8003628:	77fb      	strb	r3, [r7, #31]
 800362a:	e031      	b.n	8003690 <UART_SetConfig+0x210>
 800362c:	2308      	movs	r3, #8
 800362e:	77fb      	strb	r3, [r7, #31]
 8003630:	e02e      	b.n	8003690 <UART_SetConfig+0x210>
 8003632:	2310      	movs	r3, #16
 8003634:	77fb      	strb	r3, [r7, #31]
 8003636:	bf00      	nop
 8003638:	e02a      	b.n	8003690 <UART_SetConfig+0x210>
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	4a4e      	ldr	r2, [pc, #312]	; (8003778 <UART_SetConfig+0x2f8>)
 8003640:	4293      	cmp	r3, r2
 8003642:	d123      	bne.n	800368c <UART_SetConfig+0x20c>
 8003644:	4b48      	ldr	r3, [pc, #288]	; (8003768 <UART_SetConfig+0x2e8>)
 8003646:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003648:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 800364c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003650:	d012      	beq.n	8003678 <UART_SetConfig+0x1f8>
 8003652:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003656:	d802      	bhi.n	800365e <UART_SetConfig+0x1de>
 8003658:	2b00      	cmp	r3, #0
 800365a:	d007      	beq.n	800366c <UART_SetConfig+0x1ec>
 800365c:	e012      	b.n	8003684 <UART_SetConfig+0x204>
 800365e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003662:	d00c      	beq.n	800367e <UART_SetConfig+0x1fe>
 8003664:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003668:	d003      	beq.n	8003672 <UART_SetConfig+0x1f2>
 800366a:	e00b      	b.n	8003684 <UART_SetConfig+0x204>
 800366c:	2300      	movs	r3, #0
 800366e:	77fb      	strb	r3, [r7, #31]
 8003670:	e00e      	b.n	8003690 <UART_SetConfig+0x210>
 8003672:	2302      	movs	r3, #2
 8003674:	77fb      	strb	r3, [r7, #31]
 8003676:	e00b      	b.n	8003690 <UART_SetConfig+0x210>
 8003678:	2304      	movs	r3, #4
 800367a:	77fb      	strb	r3, [r7, #31]
 800367c:	e008      	b.n	8003690 <UART_SetConfig+0x210>
 800367e:	2308      	movs	r3, #8
 8003680:	77fb      	strb	r3, [r7, #31]
 8003682:	e005      	b.n	8003690 <UART_SetConfig+0x210>
 8003684:	2310      	movs	r3, #16
 8003686:	77fb      	strb	r3, [r7, #31]
 8003688:	bf00      	nop
 800368a:	e001      	b.n	8003690 <UART_SetConfig+0x210>
 800368c:	2310      	movs	r3, #16
 800368e:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	69db      	ldr	r3, [r3, #28]
 8003694:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003698:	f040 8090 	bne.w	80037bc <UART_SetConfig+0x33c>
  {
    switch (clocksource)
 800369c:	7ffb      	ldrb	r3, [r7, #31]
 800369e:	2b08      	cmp	r3, #8
 80036a0:	d86c      	bhi.n	800377c <UART_SetConfig+0x2fc>
 80036a2:	a201      	add	r2, pc, #4	; (adr r2, 80036a8 <UART_SetConfig+0x228>)
 80036a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80036a8:	080036cd 	.word	0x080036cd
 80036ac:	080036ed 	.word	0x080036ed
 80036b0:	0800370d 	.word	0x0800370d
 80036b4:	0800377d 	.word	0x0800377d
 80036b8:	08003729 	.word	0x08003729
 80036bc:	0800377d 	.word	0x0800377d
 80036c0:	0800377d 	.word	0x0800377d
 80036c4:	0800377d 	.word	0x0800377d
 80036c8:	08003749 	.word	0x08003749
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80036cc:	f7ff fab0 	bl	8002c30 <HAL_RCC_GetPCLK1Freq>
 80036d0:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	005a      	lsls	r2, r3, #1
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	685b      	ldr	r3, [r3, #4]
 80036da:	085b      	lsrs	r3, r3, #1
 80036dc:	441a      	add	r2, r3
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	685b      	ldr	r3, [r3, #4]
 80036e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80036e6:	b29b      	uxth	r3, r3
 80036e8:	61bb      	str	r3, [r7, #24]
        break;
 80036ea:	e04a      	b.n	8003782 <UART_SetConfig+0x302>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80036ec:	f7ff fac2 	bl	8002c74 <HAL_RCC_GetPCLK2Freq>
 80036f0:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	005a      	lsls	r2, r3, #1
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	685b      	ldr	r3, [r3, #4]
 80036fa:	085b      	lsrs	r3, r3, #1
 80036fc:	441a      	add	r2, r3
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	685b      	ldr	r3, [r3, #4]
 8003702:	fbb2 f3f3 	udiv	r3, r2, r3
 8003706:	b29b      	uxth	r3, r3
 8003708:	61bb      	str	r3, [r7, #24]
        break;
 800370a:	e03a      	b.n	8003782 <UART_SetConfig+0x302>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	685b      	ldr	r3, [r3, #4]
 8003710:	085b      	lsrs	r3, r3, #1
 8003712:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 8003716:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 800371a:	687a      	ldr	r2, [r7, #4]
 800371c:	6852      	ldr	r2, [r2, #4]
 800371e:	fbb3 f3f2 	udiv	r3, r3, r2
 8003722:	b29b      	uxth	r3, r3
 8003724:	61bb      	str	r3, [r7, #24]
        break;
 8003726:	e02c      	b.n	8003782 <UART_SetConfig+0x302>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003728:	f7ff fa0c 	bl	8002b44 <HAL_RCC_GetSysClockFreq>
 800372c:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	005a      	lsls	r2, r3, #1
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	685b      	ldr	r3, [r3, #4]
 8003736:	085b      	lsrs	r3, r3, #1
 8003738:	441a      	add	r2, r3
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	685b      	ldr	r3, [r3, #4]
 800373e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003742:	b29b      	uxth	r3, r3
 8003744:	61bb      	str	r3, [r7, #24]
        break;
 8003746:	e01c      	b.n	8003782 <UART_SetConfig+0x302>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	685b      	ldr	r3, [r3, #4]
 800374c:	085b      	lsrs	r3, r3, #1
 800374e:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	685b      	ldr	r3, [r3, #4]
 8003756:	fbb2 f3f3 	udiv	r3, r2, r3
 800375a:	b29b      	uxth	r3, r3
 800375c:	61bb      	str	r3, [r7, #24]
        break;
 800375e:	e010      	b.n	8003782 <UART_SetConfig+0x302>
 8003760:	efff69f3 	.word	0xefff69f3
 8003764:	40013800 	.word	0x40013800
 8003768:	40021000 	.word	0x40021000
 800376c:	40004400 	.word	0x40004400
 8003770:	40004800 	.word	0x40004800
 8003774:	40004c00 	.word	0x40004c00
 8003778:	40005000 	.word	0x40005000
      default:
        ret = HAL_ERROR;
 800377c:	2301      	movs	r3, #1
 800377e:	75fb      	strb	r3, [r7, #23]
        break;
 8003780:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003782:	69bb      	ldr	r3, [r7, #24]
 8003784:	2b0f      	cmp	r3, #15
 8003786:	d916      	bls.n	80037b6 <UART_SetConfig+0x336>
 8003788:	69bb      	ldr	r3, [r7, #24]
 800378a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800378e:	d212      	bcs.n	80037b6 <UART_SetConfig+0x336>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003790:	69bb      	ldr	r3, [r7, #24]
 8003792:	b29b      	uxth	r3, r3
 8003794:	f023 030f 	bic.w	r3, r3, #15
 8003798:	817b      	strh	r3, [r7, #10]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800379a:	69bb      	ldr	r3, [r7, #24]
 800379c:	085b      	lsrs	r3, r3, #1
 800379e:	b29b      	uxth	r3, r3
 80037a0:	f003 0307 	and.w	r3, r3, #7
 80037a4:	b29a      	uxth	r2, r3
 80037a6:	897b      	ldrh	r3, [r7, #10]
 80037a8:	4313      	orrs	r3, r2
 80037aa:	817b      	strh	r3, [r7, #10]
      huart->Instance->BRR = brrtemp;
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	897a      	ldrh	r2, [r7, #10]
 80037b2:	60da      	str	r2, [r3, #12]
 80037b4:	e072      	b.n	800389c <UART_SetConfig+0x41c>
    }
    else
    {
      ret = HAL_ERROR;
 80037b6:	2301      	movs	r3, #1
 80037b8:	75fb      	strb	r3, [r7, #23]
 80037ba:	e06f      	b.n	800389c <UART_SetConfig+0x41c>
    }
  }
  else
  {
    switch (clocksource)
 80037bc:	7ffb      	ldrb	r3, [r7, #31]
 80037be:	2b08      	cmp	r3, #8
 80037c0:	d85b      	bhi.n	800387a <UART_SetConfig+0x3fa>
 80037c2:	a201      	add	r2, pc, #4	; (adr r2, 80037c8 <UART_SetConfig+0x348>)
 80037c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80037c8:	080037ed 	.word	0x080037ed
 80037cc:	0800380b 	.word	0x0800380b
 80037d0:	08003829 	.word	0x08003829
 80037d4:	0800387b 	.word	0x0800387b
 80037d8:	08003845 	.word	0x08003845
 80037dc:	0800387b 	.word	0x0800387b
 80037e0:	0800387b 	.word	0x0800387b
 80037e4:	0800387b 	.word	0x0800387b
 80037e8:	08003863 	.word	0x08003863
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80037ec:	f7ff fa20 	bl	8002c30 <HAL_RCC_GetPCLK1Freq>
 80037f0:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	685b      	ldr	r3, [r3, #4]
 80037f6:	085a      	lsrs	r2, r3, #1
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	441a      	add	r2, r3
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	685b      	ldr	r3, [r3, #4]
 8003800:	fbb2 f3f3 	udiv	r3, r2, r3
 8003804:	b29b      	uxth	r3, r3
 8003806:	61bb      	str	r3, [r7, #24]
        break;
 8003808:	e03a      	b.n	8003880 <UART_SetConfig+0x400>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800380a:	f7ff fa33 	bl	8002c74 <HAL_RCC_GetPCLK2Freq>
 800380e:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	685b      	ldr	r3, [r3, #4]
 8003814:	085a      	lsrs	r2, r3, #1
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	441a      	add	r2, r3
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	685b      	ldr	r3, [r3, #4]
 800381e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003822:	b29b      	uxth	r3, r3
 8003824:	61bb      	str	r3, [r7, #24]
        break;
 8003826:	e02b      	b.n	8003880 <UART_SetConfig+0x400>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	685b      	ldr	r3, [r3, #4]
 800382c:	085b      	lsrs	r3, r3, #1
 800382e:	f503 03f4 	add.w	r3, r3, #7995392	; 0x7a0000
 8003832:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
 8003836:	687a      	ldr	r2, [r7, #4]
 8003838:	6852      	ldr	r2, [r2, #4]
 800383a:	fbb3 f3f2 	udiv	r3, r3, r2
 800383e:	b29b      	uxth	r3, r3
 8003840:	61bb      	str	r3, [r7, #24]
        break;
 8003842:	e01d      	b.n	8003880 <UART_SetConfig+0x400>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003844:	f7ff f97e 	bl	8002b44 <HAL_RCC_GetSysClockFreq>
 8003848:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	685b      	ldr	r3, [r3, #4]
 800384e:	085a      	lsrs	r2, r3, #1
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	441a      	add	r2, r3
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	685b      	ldr	r3, [r3, #4]
 8003858:	fbb2 f3f3 	udiv	r3, r2, r3
 800385c:	b29b      	uxth	r3, r3
 800385e:	61bb      	str	r3, [r7, #24]
        break;
 8003860:	e00e      	b.n	8003880 <UART_SetConfig+0x400>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	685b      	ldr	r3, [r3, #4]
 8003866:	085b      	lsrs	r3, r3, #1
 8003868:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	685b      	ldr	r3, [r3, #4]
 8003870:	fbb2 f3f3 	udiv	r3, r2, r3
 8003874:	b29b      	uxth	r3, r3
 8003876:	61bb      	str	r3, [r7, #24]
        break;
 8003878:	e002      	b.n	8003880 <UART_SetConfig+0x400>
      default:
        ret = HAL_ERROR;
 800387a:	2301      	movs	r3, #1
 800387c:	75fb      	strb	r3, [r7, #23]
        break;
 800387e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003880:	69bb      	ldr	r3, [r7, #24]
 8003882:	2b0f      	cmp	r3, #15
 8003884:	d908      	bls.n	8003898 <UART_SetConfig+0x418>
 8003886:	69bb      	ldr	r3, [r7, #24]
 8003888:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800388c:	d204      	bcs.n	8003898 <UART_SetConfig+0x418>
    {
      huart->Instance->BRR = usartdiv;
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	69ba      	ldr	r2, [r7, #24]
 8003894:	60da      	str	r2, [r3, #12]
 8003896:	e001      	b.n	800389c <UART_SetConfig+0x41c>
    }
    else
    {
      ret = HAL_ERROR;
 8003898:	2301      	movs	r3, #1
 800389a:	75fb      	strb	r3, [r7, #23]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	2200      	movs	r2, #0
 80038a0:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	2200      	movs	r2, #0
 80038a6:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 80038a8:	7dfb      	ldrb	r3, [r7, #23]
}
 80038aa:	4618      	mov	r0, r3
 80038ac:	3720      	adds	r7, #32
 80038ae:	46bd      	mov	sp, r7
 80038b0:	bd80      	pop	{r7, pc}
 80038b2:	bf00      	nop

080038b4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80038b4:	b480      	push	{r7}
 80038b6:	b083      	sub	sp, #12
 80038b8:	af00      	add	r7, sp, #0
 80038ba:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038c0:	f003 0301 	and.w	r3, r3, #1
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d00a      	beq.n	80038de <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	685b      	ldr	r3, [r3, #4]
 80038ce:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	430a      	orrs	r2, r1
 80038dc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038e2:	f003 0302 	and.w	r3, r3, #2
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d00a      	beq.n	8003900 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	685b      	ldr	r3, [r3, #4]
 80038f0:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	430a      	orrs	r2, r1
 80038fe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003904:	f003 0304 	and.w	r3, r3, #4
 8003908:	2b00      	cmp	r3, #0
 800390a:	d00a      	beq.n	8003922 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	685b      	ldr	r3, [r3, #4]
 8003912:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	430a      	orrs	r2, r1
 8003920:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003926:	f003 0308 	and.w	r3, r3, #8
 800392a:	2b00      	cmp	r3, #0
 800392c:	d00a      	beq.n	8003944 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	685b      	ldr	r3, [r3, #4]
 8003934:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	430a      	orrs	r2, r1
 8003942:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003948:	f003 0310 	and.w	r3, r3, #16
 800394c:	2b00      	cmp	r3, #0
 800394e:	d00a      	beq.n	8003966 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	689b      	ldr	r3, [r3, #8]
 8003956:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	430a      	orrs	r2, r1
 8003964:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800396a:	f003 0320 	and.w	r3, r3, #32
 800396e:	2b00      	cmp	r3, #0
 8003970:	d00a      	beq.n	8003988 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	689b      	ldr	r3, [r3, #8]
 8003978:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	430a      	orrs	r2, r1
 8003986:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800398c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003990:	2b00      	cmp	r3, #0
 8003992:	d01a      	beq.n	80039ca <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	685b      	ldr	r3, [r3, #4]
 800399a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	430a      	orrs	r2, r1
 80039a8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039ae:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80039b2:	d10a      	bne.n	80039ca <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	685b      	ldr	r3, [r3, #4]
 80039ba:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	430a      	orrs	r2, r1
 80039c8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d00a      	beq.n	80039ec <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	685b      	ldr	r3, [r3, #4]
 80039dc:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	430a      	orrs	r2, r1
 80039ea:	605a      	str	r2, [r3, #4]
  }
}
 80039ec:	bf00      	nop
 80039ee:	370c      	adds	r7, #12
 80039f0:	46bd      	mov	sp, r7
 80039f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039f6:	4770      	bx	lr

080039f8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80039f8:	b580      	push	{r7, lr}
 80039fa:	b086      	sub	sp, #24
 80039fc:	af02      	add	r7, sp, #8
 80039fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	2200      	movs	r2, #0
 8003a04:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8003a06:	f7fc ffe7 	bl	80009d8 <HAL_GetTick>
 8003a0a:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	f003 0308 	and.w	r3, r3, #8
 8003a16:	2b08      	cmp	r3, #8
 8003a18:	d10e      	bne.n	8003a38 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003a1a:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003a1e:	9300      	str	r3, [sp, #0]
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	2200      	movs	r2, #0
 8003a24:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8003a28:	6878      	ldr	r0, [r7, #4]
 8003a2a:	f000 f82a 	bl	8003a82 <UART_WaitOnFlagUntilTimeout>
 8003a2e:	4603      	mov	r3, r0
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d001      	beq.n	8003a38 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003a34:	2303      	movs	r3, #3
 8003a36:	e020      	b.n	8003a7a <UART_CheckIdleState+0x82>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	f003 0304 	and.w	r3, r3, #4
 8003a42:	2b04      	cmp	r3, #4
 8003a44:	d10e      	bne.n	8003a64 <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003a46:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003a4a:	9300      	str	r3, [sp, #0]
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	2200      	movs	r2, #0
 8003a50:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8003a54:	6878      	ldr	r0, [r7, #4]
 8003a56:	f000 f814 	bl	8003a82 <UART_WaitOnFlagUntilTimeout>
 8003a5a:	4603      	mov	r3, r0
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d001      	beq.n	8003a64 <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003a60:	2303      	movs	r3, #3
 8003a62:	e00a      	b.n	8003a7a <UART_CheckIdleState+0x82>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	2220      	movs	r2, #32
 8003a68:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	2220      	movs	r2, #32
 8003a6e:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	2200      	movs	r2, #0
 8003a74:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 8003a78:	2300      	movs	r3, #0
}
 8003a7a:	4618      	mov	r0, r3
 8003a7c:	3710      	adds	r7, #16
 8003a7e:	46bd      	mov	sp, r7
 8003a80:	bd80      	pop	{r7, pc}

08003a82 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003a82:	b580      	push	{r7, lr}
 8003a84:	b084      	sub	sp, #16
 8003a86:	af00      	add	r7, sp, #0
 8003a88:	60f8      	str	r0, [r7, #12]
 8003a8a:	60b9      	str	r1, [r7, #8]
 8003a8c:	603b      	str	r3, [r7, #0]
 8003a8e:	4613      	mov	r3, r2
 8003a90:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003a92:	e05d      	b.n	8003b50 <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003a94:	69bb      	ldr	r3, [r7, #24]
 8003a96:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003a9a:	d059      	beq.n	8003b50 <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a9c:	f7fc ff9c 	bl	80009d8 <HAL_GetTick>
 8003aa0:	4602      	mov	r2, r0
 8003aa2:	683b      	ldr	r3, [r7, #0]
 8003aa4:	1ad3      	subs	r3, r2, r3
 8003aa6:	69ba      	ldr	r2, [r7, #24]
 8003aa8:	429a      	cmp	r2, r3
 8003aaa:	d302      	bcc.n	8003ab2 <UART_WaitOnFlagUntilTimeout+0x30>
 8003aac:	69bb      	ldr	r3, [r7, #24]
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d11b      	bne.n	8003aea <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	681a      	ldr	r2, [r3, #0]
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003ac0:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	689a      	ldr	r2, [r3, #8]
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	f022 0201 	bic.w	r2, r2, #1
 8003ad0:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	2220      	movs	r2, #32
 8003ad6:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	2220      	movs	r2, #32
 8003adc:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	2200      	movs	r2, #0
 8003ae2:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 8003ae6:	2303      	movs	r3, #3
 8003ae8:	e042      	b.n	8003b70 <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	f003 0304 	and.w	r3, r3, #4
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d02b      	beq.n	8003b50 <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	69db      	ldr	r3, [r3, #28]
 8003afe:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003b02:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003b06:	d123      	bne.n	8003b50 <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003b10:	621a      	str	r2, [r3, #32]
          
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	681a      	ldr	r2, [r3, #0]
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003b20:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	689a      	ldr	r2, [r3, #8]
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	f022 0201 	bic.w	r2, r2, #1
 8003b30:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	2220      	movs	r2, #32
 8003b36:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	2220      	movs	r2, #32
 8003b3c:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	2220      	movs	r2, #32
 8003b42:	67da      	str	r2, [r3, #124]	; 0x7c
          
          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	2200      	movs	r2, #0
 8003b48:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
          
          return HAL_TIMEOUT;
 8003b4c:	2303      	movs	r3, #3
 8003b4e:	e00f      	b.n	8003b70 <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	69da      	ldr	r2, [r3, #28]
 8003b56:	68bb      	ldr	r3, [r7, #8]
 8003b58:	4013      	ands	r3, r2
 8003b5a:	68ba      	ldr	r2, [r7, #8]
 8003b5c:	429a      	cmp	r2, r3
 8003b5e:	bf0c      	ite	eq
 8003b60:	2301      	moveq	r3, #1
 8003b62:	2300      	movne	r3, #0
 8003b64:	b2db      	uxtb	r3, r3
 8003b66:	461a      	mov	r2, r3
 8003b68:	79fb      	ldrb	r3, [r7, #7]
 8003b6a:	429a      	cmp	r2, r3
 8003b6c:	d092      	beq.n	8003a94 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003b6e:	2300      	movs	r3, #0
}
 8003b70:	4618      	mov	r0, r3
 8003b72:	3710      	adds	r7, #16
 8003b74:	46bd      	mov	sp, r7
 8003b76:	bd80      	pop	{r7, pc}

08003b78 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 8003b78:	b480      	push	{r7}
 8003b7a:	b085      	sub	sp, #20
 8003b7c:	af00      	add	r7, sp, #0
 8003b7e:	6078      	str	r0, [r7, #4]
  uint16_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8003b80:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 8003b84:	81fb      	strh	r3, [r7, #14]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Set interrupt mask */
  USBx->CNTR |= winterruptmask;
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8003b8c:	b29a      	uxth	r2, r3
 8003b8e:	89fb      	ldrh	r3, [r7, #14]
 8003b90:	4313      	orrs	r3, r2
 8003b92:	b29a      	uxth	r2, r3
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8003b9a:	2300      	movs	r3, #0
}
 8003b9c:	4618      	mov	r0, r3
 8003b9e:	3714      	adds	r7, #20
 8003ba0:	46bd      	mov	sp, r7
 8003ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ba6:	4770      	bx	lr

08003ba8 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx : Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8003ba8:	b480      	push	{r7}
 8003baa:	b085      	sub	sp, #20
 8003bac:	af00      	add	r7, sp, #0
 8003bae:	6078      	str	r0, [r7, #4]
  uint16_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8003bb0:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 8003bb4:	81fb      	strh	r3, [r7, #14]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= ~winterruptmask;
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8003bbc:	b29b      	uxth	r3, r3
 8003bbe:	b21a      	sxth	r2, r3
 8003bc0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003bc4:	43db      	mvns	r3, r3
 8003bc6:	b21b      	sxth	r3, r3
 8003bc8:	4013      	ands	r3, r2
 8003bca:	b21b      	sxth	r3, r3
 8003bcc:	b29a      	uxth	r2, r3
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8003bd4:	2300      	movs	r3, #0
}
 8003bd6:	4618      	mov	r0, r3
 8003bd8:	3714      	adds	r7, #20
 8003bda:	46bd      	mov	sp, r7
 8003bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be0:	4770      	bx	lr

08003be2 <USB_DevInit>:
  * @param  cfg  : pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8003be2:	b084      	sub	sp, #16
 8003be4:	b580      	push	{r7, lr}
 8003be6:	b082      	sub	sp, #8
 8003be8:	af00      	add	r7, sp, #0
 8003bea:	6078      	str	r0, [r7, #4]
 8003bec:	f107 0014 	add.w	r0, r7, #20
 8003bf0:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /*CNTR_FRES = 1*/
  USBx->CNTR = USB_CNTR_FRES;
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	2201      	movs	r2, #1
 8003bf8:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /*CNTR_FRES = 0*/
  USBx->CNTR = 0;
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	2200      	movs	r2, #0
 8003c00:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /*Clear pending interrupts*/
  USBx->ISTR = 0;
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	2200      	movs	r2, #0
 8003c08:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	2200      	movs	r2, #0
 8003c10:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  /* Enable USB Device Interrupt mask */
  (void)USB_EnableGlobalInt(USBx);
 8003c14:	6878      	ldr	r0, [r7, #4]
 8003c16:	f7ff ffaf 	bl	8003b78 <USB_EnableGlobalInt>

  return HAL_OK;
 8003c1a:	2300      	movs	r3, #0
}
 8003c1c:	4618      	mov	r0, r3
 8003c1e:	3708      	adds	r7, #8
 8003c20:	46bd      	mov	sp, r7
 8003c22:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8003c26:	b004      	add	sp, #16
 8003c28:	4770      	bx	lr
	...

08003c2c <USB_EPStartXfer>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8003c2c:	b590      	push	{r4, r7, lr}
 8003c2e:	b095      	sub	sp, #84	; 0x54
 8003c30:	af00      	add	r7, sp, #0
 8003c32:	6078      	str	r0, [r7, #4]
 8003c34:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint32_t len;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8003c36:	683b      	ldr	r3, [r7, #0]
 8003c38:	785b      	ldrb	r3, [r3, #1]
 8003c3a:	2b01      	cmp	r3, #1
 8003c3c:	f040 816d 	bne.w	8003f1a <USB_EPStartXfer+0x2ee>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 8003c40:	683b      	ldr	r3, [r7, #0]
 8003c42:	699a      	ldr	r2, [r3, #24]
 8003c44:	683b      	ldr	r3, [r7, #0]
 8003c46:	691b      	ldr	r3, [r3, #16]
 8003c48:	429a      	cmp	r2, r3
 8003c4a:	d909      	bls.n	8003c60 <USB_EPStartXfer+0x34>
    {
      len = ep->maxpacket;
 8003c4c:	683b      	ldr	r3, [r7, #0]
 8003c4e:	691b      	ldr	r3, [r3, #16]
 8003c50:	64bb      	str	r3, [r7, #72]	; 0x48
      ep->xfer_len -= len;
 8003c52:	683b      	ldr	r3, [r7, #0]
 8003c54:	699a      	ldr	r2, [r3, #24]
 8003c56:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003c58:	1ad2      	subs	r2, r2, r3
 8003c5a:	683b      	ldr	r3, [r7, #0]
 8003c5c:	619a      	str	r2, [r3, #24]
 8003c5e:	e005      	b.n	8003c6c <USB_EPStartXfer+0x40>
    }
    else
    {
      len = ep->xfer_len;
 8003c60:	683b      	ldr	r3, [r7, #0]
 8003c62:	699b      	ldr	r3, [r3, #24]
 8003c64:	64bb      	str	r3, [r7, #72]	; 0x48
      ep->xfer_len = 0U;
 8003c66:	683b      	ldr	r3, [r7, #0]
 8003c68:	2200      	movs	r2, #0
 8003c6a:	619a      	str	r2, [r3, #24]
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 8003c6c:	683b      	ldr	r3, [r7, #0]
 8003c6e:	7b1b      	ldrb	r3, [r3, #12]
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d11a      	bne.n	8003caa <USB_EPStartXfer+0x7e>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 8003c74:	683b      	ldr	r3, [r7, #0]
 8003c76:	6959      	ldr	r1, [r3, #20]
 8003c78:	683b      	ldr	r3, [r7, #0]
 8003c7a:	88da      	ldrh	r2, [r3, #6]
 8003c7c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003c7e:	b29b      	uxth	r3, r3
 8003c80:	6878      	ldr	r0, [r7, #4]
 8003c82:	f000 fac9 	bl	8004218 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8003c86:	687c      	ldr	r4, [r7, #4]
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003c8e:	b29b      	uxth	r3, r3
 8003c90:	441c      	add	r4, r3
 8003c92:	683b      	ldr	r3, [r7, #0]
 8003c94:	781b      	ldrb	r3, [r3, #0]
 8003c96:	00db      	lsls	r3, r3, #3
 8003c98:	4423      	add	r3, r4
 8003c9a:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8003c9e:	60fb      	str	r3, [r7, #12]
 8003ca0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003ca2:	b29a      	uxth	r2, r3
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	801a      	strh	r2, [r3, #0]
 8003ca8:	e11b      	b.n	8003ee2 <USB_EPStartXfer+0x2b6>
    }
    else
    {
      /* Write the data to the USB endpoint */
      if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8003caa:	687a      	ldr	r2, [r7, #4]
 8003cac:	683b      	ldr	r3, [r7, #0]
 8003cae:	781b      	ldrb	r3, [r3, #0]
 8003cb0:	009b      	lsls	r3, r3, #2
 8003cb2:	4413      	add	r3, r2
 8003cb4:	881b      	ldrh	r3, [r3, #0]
 8003cb6:	b29b      	uxth	r3, r3
 8003cb8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d06a      	beq.n	8003d96 <USB_EPStartXfer+0x16a>
      {
        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8003cc0:	687c      	ldr	r4, [r7, #4]
 8003cc2:	683b      	ldr	r3, [r7, #0]
 8003cc4:	785b      	ldrb	r3, [r3, #1]
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d14c      	bne.n	8003d64 <USB_EPStartXfer+0x138>
 8003cca:	687c      	ldr	r4, [r7, #4]
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003cd2:	b29b      	uxth	r3, r3
 8003cd4:	441c      	add	r4, r3
 8003cd6:	683b      	ldr	r3, [r7, #0]
 8003cd8:	781b      	ldrb	r3, [r3, #0]
 8003cda:	00db      	lsls	r3, r3, #3
 8003cdc:	4423      	add	r3, r4
 8003cde:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8003ce2:	613b      	str	r3, [r7, #16]
 8003ce4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d110      	bne.n	8003d0c <USB_EPStartXfer+0xe0>
 8003cea:	693b      	ldr	r3, [r7, #16]
 8003cec:	881b      	ldrh	r3, [r3, #0]
 8003cee:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8003cf2:	b29a      	uxth	r2, r3
 8003cf4:	693b      	ldr	r3, [r7, #16]
 8003cf6:	801a      	strh	r2, [r3, #0]
 8003cf8:	693b      	ldr	r3, [r7, #16]
 8003cfa:	881b      	ldrh	r3, [r3, #0]
 8003cfc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003d00:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003d04:	b29a      	uxth	r2, r3
 8003d06:	693b      	ldr	r3, [r7, #16]
 8003d08:	801a      	strh	r2, [r3, #0]
 8003d0a:	e03f      	b.n	8003d8c <USB_EPStartXfer+0x160>
 8003d0c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003d0e:	2b3e      	cmp	r3, #62	; 0x3e
 8003d10:	d811      	bhi.n	8003d36 <USB_EPStartXfer+0x10a>
 8003d12:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003d14:	085b      	lsrs	r3, r3, #1
 8003d16:	647b      	str	r3, [r7, #68]	; 0x44
 8003d18:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003d1a:	f003 0301 	and.w	r3, r3, #1
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d002      	beq.n	8003d28 <USB_EPStartXfer+0xfc>
 8003d22:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003d24:	3301      	adds	r3, #1
 8003d26:	647b      	str	r3, [r7, #68]	; 0x44
 8003d28:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003d2a:	b29b      	uxth	r3, r3
 8003d2c:	029b      	lsls	r3, r3, #10
 8003d2e:	b29a      	uxth	r2, r3
 8003d30:	693b      	ldr	r3, [r7, #16]
 8003d32:	801a      	strh	r2, [r3, #0]
 8003d34:	e02a      	b.n	8003d8c <USB_EPStartXfer+0x160>
 8003d36:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003d38:	095b      	lsrs	r3, r3, #5
 8003d3a:	647b      	str	r3, [r7, #68]	; 0x44
 8003d3c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003d3e:	f003 031f 	and.w	r3, r3, #31
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d102      	bne.n	8003d4c <USB_EPStartXfer+0x120>
 8003d46:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003d48:	3b01      	subs	r3, #1
 8003d4a:	647b      	str	r3, [r7, #68]	; 0x44
 8003d4c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003d4e:	b29b      	uxth	r3, r3
 8003d50:	029b      	lsls	r3, r3, #10
 8003d52:	b29b      	uxth	r3, r3
 8003d54:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003d58:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003d5c:	b29a      	uxth	r2, r3
 8003d5e:	693b      	ldr	r3, [r7, #16]
 8003d60:	801a      	strh	r2, [r3, #0]
 8003d62:	e013      	b.n	8003d8c <USB_EPStartXfer+0x160>
 8003d64:	683b      	ldr	r3, [r7, #0]
 8003d66:	785b      	ldrb	r3, [r3, #1]
 8003d68:	2b01      	cmp	r3, #1
 8003d6a:	d10f      	bne.n	8003d8c <USB_EPStartXfer+0x160>
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003d72:	b29b      	uxth	r3, r3
 8003d74:	441c      	add	r4, r3
 8003d76:	683b      	ldr	r3, [r7, #0]
 8003d78:	781b      	ldrb	r3, [r3, #0]
 8003d7a:	00db      	lsls	r3, r3, #3
 8003d7c:	4423      	add	r3, r4
 8003d7e:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8003d82:	617b      	str	r3, [r7, #20]
 8003d84:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003d86:	b29a      	uxth	r2, r3
 8003d88:	697b      	ldr	r3, [r7, #20]
 8003d8a:	801a      	strh	r2, [r3, #0]
        pmabuffer = ep->pmaaddr1;
 8003d8c:	683b      	ldr	r3, [r7, #0]
 8003d8e:	895b      	ldrh	r3, [r3, #10]
 8003d90:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
 8003d94:	e069      	b.n	8003e6a <USB_EPStartXfer+0x23e>
      }
      else
      {
        /* Set the Double buffer counter for pmabuffer0 */
        PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8003d96:	683b      	ldr	r3, [r7, #0]
 8003d98:	785b      	ldrb	r3, [r3, #1]
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d14c      	bne.n	8003e38 <USB_EPStartXfer+0x20c>
 8003d9e:	687c      	ldr	r4, [r7, #4]
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003da6:	b29b      	uxth	r3, r3
 8003da8:	441c      	add	r4, r3
 8003daa:	683b      	ldr	r3, [r7, #0]
 8003dac:	781b      	ldrb	r3, [r3, #0]
 8003dae:	00db      	lsls	r3, r3, #3
 8003db0:	4423      	add	r3, r4
 8003db2:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8003db6:	61bb      	str	r3, [r7, #24]
 8003db8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d110      	bne.n	8003de0 <USB_EPStartXfer+0x1b4>
 8003dbe:	69bb      	ldr	r3, [r7, #24]
 8003dc0:	881b      	ldrh	r3, [r3, #0]
 8003dc2:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8003dc6:	b29a      	uxth	r2, r3
 8003dc8:	69bb      	ldr	r3, [r7, #24]
 8003dca:	801a      	strh	r2, [r3, #0]
 8003dcc:	69bb      	ldr	r3, [r7, #24]
 8003dce:	881b      	ldrh	r3, [r3, #0]
 8003dd0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003dd4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003dd8:	b29a      	uxth	r2, r3
 8003dda:	69bb      	ldr	r3, [r7, #24]
 8003ddc:	801a      	strh	r2, [r3, #0]
 8003dde:	e040      	b.n	8003e62 <USB_EPStartXfer+0x236>
 8003de0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003de2:	2b3e      	cmp	r3, #62	; 0x3e
 8003de4:	d811      	bhi.n	8003e0a <USB_EPStartXfer+0x1de>
 8003de6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003de8:	085b      	lsrs	r3, r3, #1
 8003dea:	643b      	str	r3, [r7, #64]	; 0x40
 8003dec:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003dee:	f003 0301 	and.w	r3, r3, #1
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d002      	beq.n	8003dfc <USB_EPStartXfer+0x1d0>
 8003df6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003df8:	3301      	adds	r3, #1
 8003dfa:	643b      	str	r3, [r7, #64]	; 0x40
 8003dfc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003dfe:	b29b      	uxth	r3, r3
 8003e00:	029b      	lsls	r3, r3, #10
 8003e02:	b29a      	uxth	r2, r3
 8003e04:	69bb      	ldr	r3, [r7, #24]
 8003e06:	801a      	strh	r2, [r3, #0]
 8003e08:	e02b      	b.n	8003e62 <USB_EPStartXfer+0x236>
 8003e0a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003e0c:	095b      	lsrs	r3, r3, #5
 8003e0e:	643b      	str	r3, [r7, #64]	; 0x40
 8003e10:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003e12:	f003 031f 	and.w	r3, r3, #31
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d102      	bne.n	8003e20 <USB_EPStartXfer+0x1f4>
 8003e1a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003e1c:	3b01      	subs	r3, #1
 8003e1e:	643b      	str	r3, [r7, #64]	; 0x40
 8003e20:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003e22:	b29b      	uxth	r3, r3
 8003e24:	029b      	lsls	r3, r3, #10
 8003e26:	b29b      	uxth	r3, r3
 8003e28:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003e2c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003e30:	b29a      	uxth	r2, r3
 8003e32:	69bb      	ldr	r3, [r7, #24]
 8003e34:	801a      	strh	r2, [r3, #0]
 8003e36:	e014      	b.n	8003e62 <USB_EPStartXfer+0x236>
 8003e38:	683b      	ldr	r3, [r7, #0]
 8003e3a:	785b      	ldrb	r3, [r3, #1]
 8003e3c:	2b01      	cmp	r3, #1
 8003e3e:	d110      	bne.n	8003e62 <USB_EPStartXfer+0x236>
 8003e40:	687c      	ldr	r4, [r7, #4]
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003e48:	b29b      	uxth	r3, r3
 8003e4a:	441c      	add	r4, r3
 8003e4c:	683b      	ldr	r3, [r7, #0]
 8003e4e:	781b      	ldrb	r3, [r3, #0]
 8003e50:	00db      	lsls	r3, r3, #3
 8003e52:	4423      	add	r3, r4
 8003e54:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8003e58:	61fb      	str	r3, [r7, #28]
 8003e5a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003e5c:	b29a      	uxth	r2, r3
 8003e5e:	69fb      	ldr	r3, [r7, #28]
 8003e60:	801a      	strh	r2, [r3, #0]
        pmabuffer = ep->pmaaddr0;
 8003e62:	683b      	ldr	r3, [r7, #0]
 8003e64:	891b      	ldrh	r3, [r3, #8]
 8003e66:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
      }
      USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8003e6a:	683b      	ldr	r3, [r7, #0]
 8003e6c:	6959      	ldr	r1, [r3, #20]
 8003e6e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003e70:	b29b      	uxth	r3, r3
 8003e72:	f8b7 204e 	ldrh.w	r2, [r7, #78]	; 0x4e
 8003e76:	6878      	ldr	r0, [r7, #4]
 8003e78:	f000 f9ce 	bl	8004218 <USB_WritePMA>
      PCD_FreeUserBuffer(USBx, ep->num, ep->is_in);
 8003e7c:	683b      	ldr	r3, [r7, #0]
 8003e7e:	785b      	ldrb	r3, [r3, #1]
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d115      	bne.n	8003eb0 <USB_EPStartXfer+0x284>
 8003e84:	687a      	ldr	r2, [r7, #4]
 8003e86:	683b      	ldr	r3, [r7, #0]
 8003e88:	781b      	ldrb	r3, [r3, #0]
 8003e8a:	009b      	lsls	r3, r3, #2
 8003e8c:	4413      	add	r3, r2
 8003e8e:	881b      	ldrh	r3, [r3, #0]
 8003e90:	b29b      	uxth	r3, r3
 8003e92:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003e96:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003e9a:	b29c      	uxth	r4, r3
 8003e9c:	687a      	ldr	r2, [r7, #4]
 8003e9e:	683b      	ldr	r3, [r7, #0]
 8003ea0:	781b      	ldrb	r3, [r3, #0]
 8003ea2:	009b      	lsls	r3, r3, #2
 8003ea4:	441a      	add	r2, r3
 8003ea6:	4b96      	ldr	r3, [pc, #600]	; (8004100 <USB_EPStartXfer+0x4d4>)
 8003ea8:	4323      	orrs	r3, r4
 8003eaa:	b29b      	uxth	r3, r3
 8003eac:	8013      	strh	r3, [r2, #0]
 8003eae:	e018      	b.n	8003ee2 <USB_EPStartXfer+0x2b6>
 8003eb0:	683b      	ldr	r3, [r7, #0]
 8003eb2:	785b      	ldrb	r3, [r3, #1]
 8003eb4:	2b01      	cmp	r3, #1
 8003eb6:	d114      	bne.n	8003ee2 <USB_EPStartXfer+0x2b6>
 8003eb8:	687a      	ldr	r2, [r7, #4]
 8003eba:	683b      	ldr	r3, [r7, #0]
 8003ebc:	781b      	ldrb	r3, [r3, #0]
 8003ebe:	009b      	lsls	r3, r3, #2
 8003ec0:	4413      	add	r3, r2
 8003ec2:	881b      	ldrh	r3, [r3, #0]
 8003ec4:	b29b      	uxth	r3, r3
 8003ec6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003eca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003ece:	b29c      	uxth	r4, r3
 8003ed0:	687a      	ldr	r2, [r7, #4]
 8003ed2:	683b      	ldr	r3, [r7, #0]
 8003ed4:	781b      	ldrb	r3, [r3, #0]
 8003ed6:	009b      	lsls	r3, r3, #2
 8003ed8:	441a      	add	r2, r3
 8003eda:	4b8a      	ldr	r3, [pc, #552]	; (8004104 <USB_EPStartXfer+0x4d8>)
 8003edc:	4323      	orrs	r3, r4
 8003ede:	b29b      	uxth	r3, r3
 8003ee0:	8013      	strh	r3, [r2, #0]
    }

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8003ee2:	687a      	ldr	r2, [r7, #4]
 8003ee4:	683b      	ldr	r3, [r7, #0]
 8003ee6:	781b      	ldrb	r3, [r3, #0]
 8003ee8:	009b      	lsls	r3, r3, #2
 8003eea:	4413      	add	r3, r2
 8003eec:	881b      	ldrh	r3, [r3, #0]
 8003eee:	b29b      	uxth	r3, r3
 8003ef0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003ef4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003ef8:	b29c      	uxth	r4, r3
 8003efa:	f084 0310 	eor.w	r3, r4, #16
 8003efe:	b29c      	uxth	r4, r3
 8003f00:	f084 0320 	eor.w	r3, r4, #32
 8003f04:	b29c      	uxth	r4, r3
 8003f06:	687a      	ldr	r2, [r7, #4]
 8003f08:	683b      	ldr	r3, [r7, #0]
 8003f0a:	781b      	ldrb	r3, [r3, #0]
 8003f0c:	009b      	lsls	r3, r3, #2
 8003f0e:	441a      	add	r2, r3
 8003f10:	4b7d      	ldr	r3, [pc, #500]	; (8004108 <USB_EPStartXfer+0x4dc>)
 8003f12:	4323      	orrs	r3, r4
 8003f14:	b29b      	uxth	r3, r3
 8003f16:	8013      	strh	r3, [r2, #0]
 8003f18:	e153      	b.n	80041c2 <USB_EPStartXfer+0x596>
  }
  else /* OUT endpoint */
  {
    /* Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 8003f1a:	683b      	ldr	r3, [r7, #0]
 8003f1c:	699a      	ldr	r2, [r3, #24]
 8003f1e:	683b      	ldr	r3, [r7, #0]
 8003f20:	691b      	ldr	r3, [r3, #16]
 8003f22:	429a      	cmp	r2, r3
 8003f24:	d909      	bls.n	8003f3a <USB_EPStartXfer+0x30e>
    {
      len = ep->maxpacket;
 8003f26:	683b      	ldr	r3, [r7, #0]
 8003f28:	691b      	ldr	r3, [r3, #16]
 8003f2a:	64bb      	str	r3, [r7, #72]	; 0x48
      ep->xfer_len -= len;
 8003f2c:	683b      	ldr	r3, [r7, #0]
 8003f2e:	699a      	ldr	r2, [r3, #24]
 8003f30:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003f32:	1ad2      	subs	r2, r2, r3
 8003f34:	683b      	ldr	r3, [r7, #0]
 8003f36:	619a      	str	r2, [r3, #24]
 8003f38:	e005      	b.n	8003f46 <USB_EPStartXfer+0x31a>
    }
    else
    {
      len = ep->xfer_len;
 8003f3a:	683b      	ldr	r3, [r7, #0]
 8003f3c:	699b      	ldr	r3, [r3, #24]
 8003f3e:	64bb      	str	r3, [r7, #72]	; 0x48
      ep->xfer_len = 0U;
 8003f40:	683b      	ldr	r3, [r7, #0]
 8003f42:	2200      	movs	r2, #0
 8003f44:	619a      	str	r2, [r3, #24]
    }

    /* configure and validate Rx endpoint */
    if (ep->doublebuffer == 0U)
 8003f46:	683b      	ldr	r3, [r7, #0]
 8003f48:	7b1b      	ldrb	r3, [r3, #12]
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d14c      	bne.n	8003fe8 <USB_EPStartXfer+0x3bc>
    {
      /*Set RX buffer count*/
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 8003f4e:	687c      	ldr	r4, [r7, #4]
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003f56:	b29b      	uxth	r3, r3
 8003f58:	441c      	add	r4, r3
 8003f5a:	683b      	ldr	r3, [r7, #0]
 8003f5c:	781b      	ldrb	r3, [r3, #0]
 8003f5e:	00db      	lsls	r3, r3, #3
 8003f60:	4423      	add	r3, r4
 8003f62:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8003f66:	623b      	str	r3, [r7, #32]
 8003f68:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d110      	bne.n	8003f90 <USB_EPStartXfer+0x364>
 8003f6e:	6a3b      	ldr	r3, [r7, #32]
 8003f70:	881b      	ldrh	r3, [r3, #0]
 8003f72:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8003f76:	b29a      	uxth	r2, r3
 8003f78:	6a3b      	ldr	r3, [r7, #32]
 8003f7a:	801a      	strh	r2, [r3, #0]
 8003f7c:	6a3b      	ldr	r3, [r7, #32]
 8003f7e:	881b      	ldrh	r3, [r3, #0]
 8003f80:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003f84:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003f88:	b29a      	uxth	r2, r3
 8003f8a:	6a3b      	ldr	r3, [r7, #32]
 8003f8c:	801a      	strh	r2, [r3, #0]
 8003f8e:	e0fd      	b.n	800418c <USB_EPStartXfer+0x560>
 8003f90:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003f92:	2b3e      	cmp	r3, #62	; 0x3e
 8003f94:	d811      	bhi.n	8003fba <USB_EPStartXfer+0x38e>
 8003f96:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003f98:	085b      	lsrs	r3, r3, #1
 8003f9a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003f9c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003f9e:	f003 0301 	and.w	r3, r3, #1
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d002      	beq.n	8003fac <USB_EPStartXfer+0x380>
 8003fa6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003fa8:	3301      	adds	r3, #1
 8003faa:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003fac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003fae:	b29b      	uxth	r3, r3
 8003fb0:	029b      	lsls	r3, r3, #10
 8003fb2:	b29a      	uxth	r2, r3
 8003fb4:	6a3b      	ldr	r3, [r7, #32]
 8003fb6:	801a      	strh	r2, [r3, #0]
 8003fb8:	e0e8      	b.n	800418c <USB_EPStartXfer+0x560>
 8003fba:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003fbc:	095b      	lsrs	r3, r3, #5
 8003fbe:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003fc0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003fc2:	f003 031f 	and.w	r3, r3, #31
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d102      	bne.n	8003fd0 <USB_EPStartXfer+0x3a4>
 8003fca:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003fcc:	3b01      	subs	r3, #1
 8003fce:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003fd0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003fd2:	b29b      	uxth	r3, r3
 8003fd4:	029b      	lsls	r3, r3, #10
 8003fd6:	b29b      	uxth	r3, r3
 8003fd8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003fdc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003fe0:	b29a      	uxth	r2, r3
 8003fe2:	6a3b      	ldr	r3, [r7, #32]
 8003fe4:	801a      	strh	r2, [r3, #0]
 8003fe6:	e0d1      	b.n	800418c <USB_EPStartXfer+0x560>
    }
    else
    {
      /*Set the Double buffer counter*/
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 8003fe8:	683b      	ldr	r3, [r7, #0]
 8003fea:	785b      	ldrb	r3, [r3, #1]
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	d14c      	bne.n	800408a <USB_EPStartXfer+0x45e>
 8003ff0:	687c      	ldr	r4, [r7, #4]
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003ff8:	b29b      	uxth	r3, r3
 8003ffa:	441c      	add	r4, r3
 8003ffc:	683b      	ldr	r3, [r7, #0]
 8003ffe:	781b      	ldrb	r3, [r3, #0]
 8004000:	00db      	lsls	r3, r3, #3
 8004002:	4423      	add	r3, r4
 8004004:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8004008:	62fb      	str	r3, [r7, #44]	; 0x2c
 800400a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800400c:	2b00      	cmp	r3, #0
 800400e:	d110      	bne.n	8004032 <USB_EPStartXfer+0x406>
 8004010:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004012:	881b      	ldrh	r3, [r3, #0]
 8004014:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8004018:	b29a      	uxth	r2, r3
 800401a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800401c:	801a      	strh	r2, [r3, #0]
 800401e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004020:	881b      	ldrh	r3, [r3, #0]
 8004022:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004026:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800402a:	b29a      	uxth	r2, r3
 800402c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800402e:	801a      	strh	r2, [r3, #0]
 8004030:	e040      	b.n	80040b4 <USB_EPStartXfer+0x488>
 8004032:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004034:	2b3e      	cmp	r3, #62	; 0x3e
 8004036:	d811      	bhi.n	800405c <USB_EPStartXfer+0x430>
 8004038:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800403a:	085b      	lsrs	r3, r3, #1
 800403c:	63bb      	str	r3, [r7, #56]	; 0x38
 800403e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004040:	f003 0301 	and.w	r3, r3, #1
 8004044:	2b00      	cmp	r3, #0
 8004046:	d002      	beq.n	800404e <USB_EPStartXfer+0x422>
 8004048:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800404a:	3301      	adds	r3, #1
 800404c:	63bb      	str	r3, [r7, #56]	; 0x38
 800404e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004050:	b29b      	uxth	r3, r3
 8004052:	029b      	lsls	r3, r3, #10
 8004054:	b29a      	uxth	r2, r3
 8004056:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004058:	801a      	strh	r2, [r3, #0]
 800405a:	e02b      	b.n	80040b4 <USB_EPStartXfer+0x488>
 800405c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800405e:	095b      	lsrs	r3, r3, #5
 8004060:	63bb      	str	r3, [r7, #56]	; 0x38
 8004062:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004064:	f003 031f 	and.w	r3, r3, #31
 8004068:	2b00      	cmp	r3, #0
 800406a:	d102      	bne.n	8004072 <USB_EPStartXfer+0x446>
 800406c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800406e:	3b01      	subs	r3, #1
 8004070:	63bb      	str	r3, [r7, #56]	; 0x38
 8004072:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004074:	b29b      	uxth	r3, r3
 8004076:	029b      	lsls	r3, r3, #10
 8004078:	b29b      	uxth	r3, r3
 800407a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800407e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004082:	b29a      	uxth	r2, r3
 8004084:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004086:	801a      	strh	r2, [r3, #0]
 8004088:	e014      	b.n	80040b4 <USB_EPStartXfer+0x488>
 800408a:	683b      	ldr	r3, [r7, #0]
 800408c:	785b      	ldrb	r3, [r3, #1]
 800408e:	2b01      	cmp	r3, #1
 8004090:	d110      	bne.n	80040b4 <USB_EPStartXfer+0x488>
 8004092:	687c      	ldr	r4, [r7, #4]
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800409a:	b29b      	uxth	r3, r3
 800409c:	441c      	add	r4, r3
 800409e:	683b      	ldr	r3, [r7, #0]
 80040a0:	781b      	ldrb	r3, [r3, #0]
 80040a2:	00db      	lsls	r3, r3, #3
 80040a4:	4423      	add	r3, r4
 80040a6:	f203 4302 	addw	r3, r3, #1026	; 0x402
 80040aa:	633b      	str	r3, [r7, #48]	; 0x30
 80040ac:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80040ae:	b29a      	uxth	r2, r3
 80040b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80040b2:	801a      	strh	r2, [r3, #0]
 80040b4:	687c      	ldr	r4, [r7, #4]
 80040b6:	683b      	ldr	r3, [r7, #0]
 80040b8:	785b      	ldrb	r3, [r3, #1]
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d152      	bne.n	8004164 <USB_EPStartXfer+0x538>
 80040be:	687c      	ldr	r4, [r7, #4]
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80040c6:	b29b      	uxth	r3, r3
 80040c8:	441c      	add	r4, r3
 80040ca:	683b      	ldr	r3, [r7, #0]
 80040cc:	781b      	ldrb	r3, [r3, #0]
 80040ce:	00db      	lsls	r3, r3, #3
 80040d0:	4423      	add	r3, r4
 80040d2:	f203 4306 	addw	r3, r3, #1030	; 0x406
 80040d6:	627b      	str	r3, [r7, #36]	; 0x24
 80040d8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d116      	bne.n	800410c <USB_EPStartXfer+0x4e0>
 80040de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040e0:	881b      	ldrh	r3, [r3, #0]
 80040e2:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80040e6:	b29a      	uxth	r2, r3
 80040e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040ea:	801a      	strh	r2, [r3, #0]
 80040ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040ee:	881b      	ldrh	r3, [r3, #0]
 80040f0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80040f4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80040f8:	b29a      	uxth	r2, r3
 80040fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040fc:	801a      	strh	r2, [r3, #0]
 80040fe:	e045      	b.n	800418c <USB_EPStartXfer+0x560>
 8004100:	ffff80c0 	.word	0xffff80c0
 8004104:	ffffc080 	.word	0xffffc080
 8004108:	ffff8080 	.word	0xffff8080
 800410c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800410e:	2b3e      	cmp	r3, #62	; 0x3e
 8004110:	d811      	bhi.n	8004136 <USB_EPStartXfer+0x50a>
 8004112:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004114:	085b      	lsrs	r3, r3, #1
 8004116:	637b      	str	r3, [r7, #52]	; 0x34
 8004118:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800411a:	f003 0301 	and.w	r3, r3, #1
 800411e:	2b00      	cmp	r3, #0
 8004120:	d002      	beq.n	8004128 <USB_EPStartXfer+0x4fc>
 8004122:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004124:	3301      	adds	r3, #1
 8004126:	637b      	str	r3, [r7, #52]	; 0x34
 8004128:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800412a:	b29b      	uxth	r3, r3
 800412c:	029b      	lsls	r3, r3, #10
 800412e:	b29a      	uxth	r2, r3
 8004130:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004132:	801a      	strh	r2, [r3, #0]
 8004134:	e02a      	b.n	800418c <USB_EPStartXfer+0x560>
 8004136:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004138:	095b      	lsrs	r3, r3, #5
 800413a:	637b      	str	r3, [r7, #52]	; 0x34
 800413c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800413e:	f003 031f 	and.w	r3, r3, #31
 8004142:	2b00      	cmp	r3, #0
 8004144:	d102      	bne.n	800414c <USB_EPStartXfer+0x520>
 8004146:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004148:	3b01      	subs	r3, #1
 800414a:	637b      	str	r3, [r7, #52]	; 0x34
 800414c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800414e:	b29b      	uxth	r3, r3
 8004150:	029b      	lsls	r3, r3, #10
 8004152:	b29b      	uxth	r3, r3
 8004154:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004158:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800415c:	b29a      	uxth	r2, r3
 800415e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004160:	801a      	strh	r2, [r3, #0]
 8004162:	e013      	b.n	800418c <USB_EPStartXfer+0x560>
 8004164:	683b      	ldr	r3, [r7, #0]
 8004166:	785b      	ldrb	r3, [r3, #1]
 8004168:	2b01      	cmp	r3, #1
 800416a:	d10f      	bne.n	800418c <USB_EPStartXfer+0x560>
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004172:	b29b      	uxth	r3, r3
 8004174:	441c      	add	r4, r3
 8004176:	683b      	ldr	r3, [r7, #0]
 8004178:	781b      	ldrb	r3, [r3, #0]
 800417a:	00db      	lsls	r3, r3, #3
 800417c:	4423      	add	r3, r4
 800417e:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8004182:	62bb      	str	r3, [r7, #40]	; 0x28
 8004184:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004186:	b29a      	uxth	r2, r3
 8004188:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800418a:	801a      	strh	r2, [r3, #0]
    }

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800418c:	687a      	ldr	r2, [r7, #4]
 800418e:	683b      	ldr	r3, [r7, #0]
 8004190:	781b      	ldrb	r3, [r3, #0]
 8004192:	009b      	lsls	r3, r3, #2
 8004194:	4413      	add	r3, r2
 8004196:	881b      	ldrh	r3, [r3, #0]
 8004198:	b29b      	uxth	r3, r3
 800419a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800419e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80041a2:	b29c      	uxth	r4, r3
 80041a4:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 80041a8:	b29c      	uxth	r4, r3
 80041aa:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 80041ae:	b29c      	uxth	r4, r3
 80041b0:	687a      	ldr	r2, [r7, #4]
 80041b2:	683b      	ldr	r3, [r7, #0]
 80041b4:	781b      	ldrb	r3, [r3, #0]
 80041b6:	009b      	lsls	r3, r3, #2
 80041b8:	441a      	add	r2, r3
 80041ba:	4b04      	ldr	r3, [pc, #16]	; (80041cc <USB_EPStartXfer+0x5a0>)
 80041bc:	4323      	orrs	r3, r4
 80041be:	b29b      	uxth	r3, r3
 80041c0:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 80041c2:	2300      	movs	r3, #0
}
 80041c4:	4618      	mov	r0, r3
 80041c6:	3754      	adds	r7, #84	; 0x54
 80041c8:	46bd      	mov	sp, r7
 80041ca:	bd90      	pop	{r4, r7, pc}
 80041cc:	ffff8080 	.word	0xffff8080

080041d0 <USB_SetDevAddress>:
  * @param  address : new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 80041d0:	b480      	push	{r7}
 80041d2:	b083      	sub	sp, #12
 80041d4:	af00      	add	r7, sp, #0
 80041d6:	6078      	str	r0, [r7, #4]
 80041d8:	460b      	mov	r3, r1
 80041da:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 80041dc:	78fb      	ldrb	r3, [r7, #3]
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d103      	bne.n	80041ea <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = USB_DADDR_EF;
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	2280      	movs	r2, #128	; 0x80
 80041e6:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 80041ea:	2300      	movs	r3, #0
}
 80041ec:	4618      	mov	r0, r3
 80041ee:	370c      	adds	r7, #12
 80041f0:	46bd      	mov	sp, r7
 80041f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041f6:	4770      	bx	lr

080041f8 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx : Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_TypeDef *USBx)
{
 80041f8:	b480      	push	{r7}
 80041fa:	b085      	sub	sp, #20
 80041fc:	af00      	add	r7, sp, #0
 80041fe:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8004206:	b29b      	uxth	r3, r3
 8004208:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 800420a:	68fb      	ldr	r3, [r7, #12]
}
 800420c:	4618      	mov	r0, r3
 800420e:	3714      	adds	r7, #20
 8004210:	46bd      	mov	sp, r7
 8004212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004216:	4770      	bx	lr

08004218 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes: no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8004218:	b480      	push	{r7}
 800421a:	b08d      	sub	sp, #52	; 0x34
 800421c:	af00      	add	r7, sp, #0
 800421e:	60f8      	str	r0, [r7, #12]
 8004220:	60b9      	str	r1, [r7, #8]
 8004222:	4611      	mov	r1, r2
 8004224:	461a      	mov	r2, r3
 8004226:	460b      	mov	r3, r1
 8004228:	80fb      	strh	r3, [r7, #6]
 800422a:	4613      	mov	r3, r2
 800422c:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 800422e:	88bb      	ldrh	r3, [r7, #4]
 8004230:	3301      	adds	r3, #1
 8004232:	085b      	lsrs	r3, r3, #1
 8004234:	623b      	str	r3, [r7, #32]
  uint32_t BaseAddr = (uint32_t)USBx;
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	61fb      	str	r3, [r7, #28]
  uint32_t i, temp1, temp2;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800423a:	68bb      	ldr	r3, [r7, #8]
 800423c:	627b      	str	r3, [r7, #36]	; 0x24

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800423e:	88fa      	ldrh	r2, [r7, #6]
 8004240:	69fb      	ldr	r3, [r7, #28]
 8004242:	4413      	add	r3, r2
 8004244:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004248:	62bb      	str	r3, [r7, #40]	; 0x28

  for (i = n; i != 0U; i--)
 800424a:	6a3b      	ldr	r3, [r7, #32]
 800424c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800424e:	e01b      	b.n	8004288 <USB_WritePMA+0x70>
  {
    temp1 = *pBuf;
 8004250:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004252:	781b      	ldrb	r3, [r3, #0]
 8004254:	61bb      	str	r3, [r7, #24]
    pBuf++;
 8004256:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004258:	3301      	adds	r3, #1
 800425a:	627b      	str	r3, [r7, #36]	; 0x24
    temp2 = temp1 | ((uint16_t)((uint16_t) *pBuf << 8));
 800425c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800425e:	781b      	ldrb	r3, [r3, #0]
 8004260:	b29b      	uxth	r3, r3
 8004262:	021b      	lsls	r3, r3, #8
 8004264:	b29b      	uxth	r3, r3
 8004266:	461a      	mov	r2, r3
 8004268:	69bb      	ldr	r3, [r7, #24]
 800426a:	4313      	orrs	r3, r2
 800426c:	617b      	str	r3, [r7, #20]
    *pdwVal = (uint16_t)temp2;
 800426e:	697b      	ldr	r3, [r7, #20]
 8004270:	b29a      	uxth	r2, r3
 8004272:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004274:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 8004276:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004278:	3302      	adds	r3, #2
 800427a:	62bb      	str	r3, [r7, #40]	; 0x28

#if PMA_ACCESS > 1U
    pdwVal++;
#endif

    pBuf++;
 800427c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800427e:	3301      	adds	r3, #1
 8004280:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = n; i != 0U; i--)
 8004282:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004284:	3b01      	subs	r3, #1
 8004286:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004288:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800428a:	2b00      	cmp	r3, #0
 800428c:	d1e0      	bne.n	8004250 <USB_WritePMA+0x38>
  }
}
 800428e:	bf00      	nop
 8004290:	3734      	adds	r7, #52	; 0x34
 8004292:	46bd      	mov	sp, r7
 8004294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004298:	4770      	bx	lr

0800429a <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes: no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800429a:	b480      	push	{r7}
 800429c:	b08b      	sub	sp, #44	; 0x2c
 800429e:	af00      	add	r7, sp, #0
 80042a0:	60f8      	str	r0, [r7, #12]
 80042a2:	60b9      	str	r1, [r7, #8]
 80042a4:	4611      	mov	r1, r2
 80042a6:	461a      	mov	r2, r3
 80042a8:	460b      	mov	r3, r1
 80042aa:	80fb      	strh	r3, [r7, #6]
 80042ac:	4613      	mov	r3, r2
 80042ae:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 80042b0:	88bb      	ldrh	r3, [r7, #4]
 80042b2:	085b      	lsrs	r3, r3, #1
 80042b4:	b29b      	uxth	r3, r3
 80042b6:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	617b      	str	r3, [r7, #20]
  uint32_t i, temp;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 80042bc:	68bb      	ldr	r3, [r7, #8]
 80042be:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 80042c0:	88fa      	ldrh	r2, [r7, #6]
 80042c2:	697b      	ldr	r3, [r7, #20]
 80042c4:	4413      	add	r3, r2
 80042c6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80042ca:	623b      	str	r3, [r7, #32]

  for (i = n; i != 0U; i--)
 80042cc:	69bb      	ldr	r3, [r7, #24]
 80042ce:	627b      	str	r3, [r7, #36]	; 0x24
 80042d0:	e018      	b.n	8004304 <USB_ReadPMA+0x6a>
  {
    temp = *(__IO uint16_t *)pdwVal;
 80042d2:	6a3b      	ldr	r3, [r7, #32]
 80042d4:	881b      	ldrh	r3, [r3, #0]
 80042d6:	b29b      	uxth	r3, r3
 80042d8:	613b      	str	r3, [r7, #16]
    pdwVal++;
 80042da:	6a3b      	ldr	r3, [r7, #32]
 80042dc:	3302      	adds	r3, #2
 80042de:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 80042e0:	693b      	ldr	r3, [r7, #16]
 80042e2:	b2da      	uxtb	r2, r3
 80042e4:	69fb      	ldr	r3, [r7, #28]
 80042e6:	701a      	strb	r2, [r3, #0]
    pBuf++;
 80042e8:	69fb      	ldr	r3, [r7, #28]
 80042ea:	3301      	adds	r3, #1
 80042ec:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((temp >> 8) & 0xFFU);
 80042ee:	693b      	ldr	r3, [r7, #16]
 80042f0:	0a1b      	lsrs	r3, r3, #8
 80042f2:	b2da      	uxtb	r2, r3
 80042f4:	69fb      	ldr	r3, [r7, #28]
 80042f6:	701a      	strb	r2, [r3, #0]
    pBuf++;
 80042f8:	69fb      	ldr	r3, [r7, #28]
 80042fa:	3301      	adds	r3, #1
 80042fc:	61fb      	str	r3, [r7, #28]
  for (i = n; i != 0U; i--)
 80042fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004300:	3b01      	subs	r3, #1
 8004302:	627b      	str	r3, [r7, #36]	; 0x24
 8004304:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004306:	2b00      	cmp	r3, #0
 8004308:	d1e3      	bne.n	80042d2 <USB_ReadPMA+0x38>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif
  }

  if ((wNBytes % 2U) != 0U)
 800430a:	88bb      	ldrh	r3, [r7, #4]
 800430c:	f003 0301 	and.w	r3, r3, #1
 8004310:	b29b      	uxth	r3, r3
 8004312:	2b00      	cmp	r3, #0
 8004314:	d007      	beq.n	8004326 <USB_ReadPMA+0x8c>
  {
    temp = *pdwVal;
 8004316:	6a3b      	ldr	r3, [r7, #32]
 8004318:	881b      	ldrh	r3, [r3, #0]
 800431a:	b29b      	uxth	r3, r3
 800431c:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 800431e:	693b      	ldr	r3, [r7, #16]
 8004320:	b2da      	uxtb	r2, r3
 8004322:	69fb      	ldr	r3, [r7, #28]
 8004324:	701a      	strb	r2, [r3, #0]
  }
}
 8004326:	bf00      	nop
 8004328:	372c      	adds	r7, #44	; 0x2c
 800432a:	46bd      	mov	sp, r7
 800432c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004330:	4770      	bx	lr
	...

08004334 <__errno>:
 8004334:	4b01      	ldr	r3, [pc, #4]	; (800433c <__errno+0x8>)
 8004336:	6818      	ldr	r0, [r3, #0]
 8004338:	4770      	bx	lr
 800433a:	bf00      	nop
 800433c:	2000000c 	.word	0x2000000c

08004340 <__libc_init_array>:
 8004340:	b570      	push	{r4, r5, r6, lr}
 8004342:	4e0d      	ldr	r6, [pc, #52]	; (8004378 <__libc_init_array+0x38>)
 8004344:	4c0d      	ldr	r4, [pc, #52]	; (800437c <__libc_init_array+0x3c>)
 8004346:	1ba4      	subs	r4, r4, r6
 8004348:	10a4      	asrs	r4, r4, #2
 800434a:	2500      	movs	r5, #0
 800434c:	42a5      	cmp	r5, r4
 800434e:	d109      	bne.n	8004364 <__libc_init_array+0x24>
 8004350:	4e0b      	ldr	r6, [pc, #44]	; (8004380 <__libc_init_array+0x40>)
 8004352:	4c0c      	ldr	r4, [pc, #48]	; (8004384 <__libc_init_array+0x44>)
 8004354:	f000 fc88 	bl	8004c68 <_init>
 8004358:	1ba4      	subs	r4, r4, r6
 800435a:	10a4      	asrs	r4, r4, #2
 800435c:	2500      	movs	r5, #0
 800435e:	42a5      	cmp	r5, r4
 8004360:	d105      	bne.n	800436e <__libc_init_array+0x2e>
 8004362:	bd70      	pop	{r4, r5, r6, pc}
 8004364:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004368:	4798      	blx	r3
 800436a:	3501      	adds	r5, #1
 800436c:	e7ee      	b.n	800434c <__libc_init_array+0xc>
 800436e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004372:	4798      	blx	r3
 8004374:	3501      	adds	r5, #1
 8004376:	e7f2      	b.n	800435e <__libc_init_array+0x1e>
 8004378:	08004d3c 	.word	0x08004d3c
 800437c:	08004d3c 	.word	0x08004d3c
 8004380:	08004d3c 	.word	0x08004d3c
 8004384:	08004d40 	.word	0x08004d40

08004388 <memset>:
 8004388:	4402      	add	r2, r0
 800438a:	4603      	mov	r3, r0
 800438c:	4293      	cmp	r3, r2
 800438e:	d100      	bne.n	8004392 <memset+0xa>
 8004390:	4770      	bx	lr
 8004392:	f803 1b01 	strb.w	r1, [r3], #1
 8004396:	e7f9      	b.n	800438c <memset+0x4>

08004398 <_puts_r>:
 8004398:	b570      	push	{r4, r5, r6, lr}
 800439a:	460e      	mov	r6, r1
 800439c:	4605      	mov	r5, r0
 800439e:	b118      	cbz	r0, 80043a8 <_puts_r+0x10>
 80043a0:	6983      	ldr	r3, [r0, #24]
 80043a2:	b90b      	cbnz	r3, 80043a8 <_puts_r+0x10>
 80043a4:	f000 fa0c 	bl	80047c0 <__sinit>
 80043a8:	69ab      	ldr	r3, [r5, #24]
 80043aa:	68ac      	ldr	r4, [r5, #8]
 80043ac:	b913      	cbnz	r3, 80043b4 <_puts_r+0x1c>
 80043ae:	4628      	mov	r0, r5
 80043b0:	f000 fa06 	bl	80047c0 <__sinit>
 80043b4:	4b23      	ldr	r3, [pc, #140]	; (8004444 <_puts_r+0xac>)
 80043b6:	429c      	cmp	r4, r3
 80043b8:	d117      	bne.n	80043ea <_puts_r+0x52>
 80043ba:	686c      	ldr	r4, [r5, #4]
 80043bc:	89a3      	ldrh	r3, [r4, #12]
 80043be:	071b      	lsls	r3, r3, #28
 80043c0:	d51d      	bpl.n	80043fe <_puts_r+0x66>
 80043c2:	6923      	ldr	r3, [r4, #16]
 80043c4:	b1db      	cbz	r3, 80043fe <_puts_r+0x66>
 80043c6:	3e01      	subs	r6, #1
 80043c8:	68a3      	ldr	r3, [r4, #8]
 80043ca:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80043ce:	3b01      	subs	r3, #1
 80043d0:	60a3      	str	r3, [r4, #8]
 80043d2:	b9e9      	cbnz	r1, 8004410 <_puts_r+0x78>
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	da2e      	bge.n	8004436 <_puts_r+0x9e>
 80043d8:	4622      	mov	r2, r4
 80043da:	210a      	movs	r1, #10
 80043dc:	4628      	mov	r0, r5
 80043de:	f000 f83f 	bl	8004460 <__swbuf_r>
 80043e2:	3001      	adds	r0, #1
 80043e4:	d011      	beq.n	800440a <_puts_r+0x72>
 80043e6:	200a      	movs	r0, #10
 80043e8:	e011      	b.n	800440e <_puts_r+0x76>
 80043ea:	4b17      	ldr	r3, [pc, #92]	; (8004448 <_puts_r+0xb0>)
 80043ec:	429c      	cmp	r4, r3
 80043ee:	d101      	bne.n	80043f4 <_puts_r+0x5c>
 80043f0:	68ac      	ldr	r4, [r5, #8]
 80043f2:	e7e3      	b.n	80043bc <_puts_r+0x24>
 80043f4:	4b15      	ldr	r3, [pc, #84]	; (800444c <_puts_r+0xb4>)
 80043f6:	429c      	cmp	r4, r3
 80043f8:	bf08      	it	eq
 80043fa:	68ec      	ldreq	r4, [r5, #12]
 80043fc:	e7de      	b.n	80043bc <_puts_r+0x24>
 80043fe:	4621      	mov	r1, r4
 8004400:	4628      	mov	r0, r5
 8004402:	f000 f87f 	bl	8004504 <__swsetup_r>
 8004406:	2800      	cmp	r0, #0
 8004408:	d0dd      	beq.n	80043c6 <_puts_r+0x2e>
 800440a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800440e:	bd70      	pop	{r4, r5, r6, pc}
 8004410:	2b00      	cmp	r3, #0
 8004412:	da04      	bge.n	800441e <_puts_r+0x86>
 8004414:	69a2      	ldr	r2, [r4, #24]
 8004416:	429a      	cmp	r2, r3
 8004418:	dc06      	bgt.n	8004428 <_puts_r+0x90>
 800441a:	290a      	cmp	r1, #10
 800441c:	d004      	beq.n	8004428 <_puts_r+0x90>
 800441e:	6823      	ldr	r3, [r4, #0]
 8004420:	1c5a      	adds	r2, r3, #1
 8004422:	6022      	str	r2, [r4, #0]
 8004424:	7019      	strb	r1, [r3, #0]
 8004426:	e7cf      	b.n	80043c8 <_puts_r+0x30>
 8004428:	4622      	mov	r2, r4
 800442a:	4628      	mov	r0, r5
 800442c:	f000 f818 	bl	8004460 <__swbuf_r>
 8004430:	3001      	adds	r0, #1
 8004432:	d1c9      	bne.n	80043c8 <_puts_r+0x30>
 8004434:	e7e9      	b.n	800440a <_puts_r+0x72>
 8004436:	6823      	ldr	r3, [r4, #0]
 8004438:	200a      	movs	r0, #10
 800443a:	1c5a      	adds	r2, r3, #1
 800443c:	6022      	str	r2, [r4, #0]
 800443e:	7018      	strb	r0, [r3, #0]
 8004440:	e7e5      	b.n	800440e <_puts_r+0x76>
 8004442:	bf00      	nop
 8004444:	08004cfc 	.word	0x08004cfc
 8004448:	08004d1c 	.word	0x08004d1c
 800444c:	08004cdc 	.word	0x08004cdc

08004450 <puts>:
 8004450:	4b02      	ldr	r3, [pc, #8]	; (800445c <puts+0xc>)
 8004452:	4601      	mov	r1, r0
 8004454:	6818      	ldr	r0, [r3, #0]
 8004456:	f7ff bf9f 	b.w	8004398 <_puts_r>
 800445a:	bf00      	nop
 800445c:	2000000c 	.word	0x2000000c

08004460 <__swbuf_r>:
 8004460:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004462:	460e      	mov	r6, r1
 8004464:	4614      	mov	r4, r2
 8004466:	4605      	mov	r5, r0
 8004468:	b118      	cbz	r0, 8004472 <__swbuf_r+0x12>
 800446a:	6983      	ldr	r3, [r0, #24]
 800446c:	b90b      	cbnz	r3, 8004472 <__swbuf_r+0x12>
 800446e:	f000 f9a7 	bl	80047c0 <__sinit>
 8004472:	4b21      	ldr	r3, [pc, #132]	; (80044f8 <__swbuf_r+0x98>)
 8004474:	429c      	cmp	r4, r3
 8004476:	d12a      	bne.n	80044ce <__swbuf_r+0x6e>
 8004478:	686c      	ldr	r4, [r5, #4]
 800447a:	69a3      	ldr	r3, [r4, #24]
 800447c:	60a3      	str	r3, [r4, #8]
 800447e:	89a3      	ldrh	r3, [r4, #12]
 8004480:	071a      	lsls	r2, r3, #28
 8004482:	d52e      	bpl.n	80044e2 <__swbuf_r+0x82>
 8004484:	6923      	ldr	r3, [r4, #16]
 8004486:	b363      	cbz	r3, 80044e2 <__swbuf_r+0x82>
 8004488:	6923      	ldr	r3, [r4, #16]
 800448a:	6820      	ldr	r0, [r4, #0]
 800448c:	1ac0      	subs	r0, r0, r3
 800448e:	6963      	ldr	r3, [r4, #20]
 8004490:	b2f6      	uxtb	r6, r6
 8004492:	4283      	cmp	r3, r0
 8004494:	4637      	mov	r7, r6
 8004496:	dc04      	bgt.n	80044a2 <__swbuf_r+0x42>
 8004498:	4621      	mov	r1, r4
 800449a:	4628      	mov	r0, r5
 800449c:	f000 f926 	bl	80046ec <_fflush_r>
 80044a0:	bb28      	cbnz	r0, 80044ee <__swbuf_r+0x8e>
 80044a2:	68a3      	ldr	r3, [r4, #8]
 80044a4:	3b01      	subs	r3, #1
 80044a6:	60a3      	str	r3, [r4, #8]
 80044a8:	6823      	ldr	r3, [r4, #0]
 80044aa:	1c5a      	adds	r2, r3, #1
 80044ac:	6022      	str	r2, [r4, #0]
 80044ae:	701e      	strb	r6, [r3, #0]
 80044b0:	6963      	ldr	r3, [r4, #20]
 80044b2:	3001      	adds	r0, #1
 80044b4:	4283      	cmp	r3, r0
 80044b6:	d004      	beq.n	80044c2 <__swbuf_r+0x62>
 80044b8:	89a3      	ldrh	r3, [r4, #12]
 80044ba:	07db      	lsls	r3, r3, #31
 80044bc:	d519      	bpl.n	80044f2 <__swbuf_r+0x92>
 80044be:	2e0a      	cmp	r6, #10
 80044c0:	d117      	bne.n	80044f2 <__swbuf_r+0x92>
 80044c2:	4621      	mov	r1, r4
 80044c4:	4628      	mov	r0, r5
 80044c6:	f000 f911 	bl	80046ec <_fflush_r>
 80044ca:	b190      	cbz	r0, 80044f2 <__swbuf_r+0x92>
 80044cc:	e00f      	b.n	80044ee <__swbuf_r+0x8e>
 80044ce:	4b0b      	ldr	r3, [pc, #44]	; (80044fc <__swbuf_r+0x9c>)
 80044d0:	429c      	cmp	r4, r3
 80044d2:	d101      	bne.n	80044d8 <__swbuf_r+0x78>
 80044d4:	68ac      	ldr	r4, [r5, #8]
 80044d6:	e7d0      	b.n	800447a <__swbuf_r+0x1a>
 80044d8:	4b09      	ldr	r3, [pc, #36]	; (8004500 <__swbuf_r+0xa0>)
 80044da:	429c      	cmp	r4, r3
 80044dc:	bf08      	it	eq
 80044de:	68ec      	ldreq	r4, [r5, #12]
 80044e0:	e7cb      	b.n	800447a <__swbuf_r+0x1a>
 80044e2:	4621      	mov	r1, r4
 80044e4:	4628      	mov	r0, r5
 80044e6:	f000 f80d 	bl	8004504 <__swsetup_r>
 80044ea:	2800      	cmp	r0, #0
 80044ec:	d0cc      	beq.n	8004488 <__swbuf_r+0x28>
 80044ee:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 80044f2:	4638      	mov	r0, r7
 80044f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80044f6:	bf00      	nop
 80044f8:	08004cfc 	.word	0x08004cfc
 80044fc:	08004d1c 	.word	0x08004d1c
 8004500:	08004cdc 	.word	0x08004cdc

08004504 <__swsetup_r>:
 8004504:	4b32      	ldr	r3, [pc, #200]	; (80045d0 <__swsetup_r+0xcc>)
 8004506:	b570      	push	{r4, r5, r6, lr}
 8004508:	681d      	ldr	r5, [r3, #0]
 800450a:	4606      	mov	r6, r0
 800450c:	460c      	mov	r4, r1
 800450e:	b125      	cbz	r5, 800451a <__swsetup_r+0x16>
 8004510:	69ab      	ldr	r3, [r5, #24]
 8004512:	b913      	cbnz	r3, 800451a <__swsetup_r+0x16>
 8004514:	4628      	mov	r0, r5
 8004516:	f000 f953 	bl	80047c0 <__sinit>
 800451a:	4b2e      	ldr	r3, [pc, #184]	; (80045d4 <__swsetup_r+0xd0>)
 800451c:	429c      	cmp	r4, r3
 800451e:	d10f      	bne.n	8004540 <__swsetup_r+0x3c>
 8004520:	686c      	ldr	r4, [r5, #4]
 8004522:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004526:	b29a      	uxth	r2, r3
 8004528:	0715      	lsls	r5, r2, #28
 800452a:	d42c      	bmi.n	8004586 <__swsetup_r+0x82>
 800452c:	06d0      	lsls	r0, r2, #27
 800452e:	d411      	bmi.n	8004554 <__swsetup_r+0x50>
 8004530:	2209      	movs	r2, #9
 8004532:	6032      	str	r2, [r6, #0]
 8004534:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004538:	81a3      	strh	r3, [r4, #12]
 800453a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800453e:	e03e      	b.n	80045be <__swsetup_r+0xba>
 8004540:	4b25      	ldr	r3, [pc, #148]	; (80045d8 <__swsetup_r+0xd4>)
 8004542:	429c      	cmp	r4, r3
 8004544:	d101      	bne.n	800454a <__swsetup_r+0x46>
 8004546:	68ac      	ldr	r4, [r5, #8]
 8004548:	e7eb      	b.n	8004522 <__swsetup_r+0x1e>
 800454a:	4b24      	ldr	r3, [pc, #144]	; (80045dc <__swsetup_r+0xd8>)
 800454c:	429c      	cmp	r4, r3
 800454e:	bf08      	it	eq
 8004550:	68ec      	ldreq	r4, [r5, #12]
 8004552:	e7e6      	b.n	8004522 <__swsetup_r+0x1e>
 8004554:	0751      	lsls	r1, r2, #29
 8004556:	d512      	bpl.n	800457e <__swsetup_r+0x7a>
 8004558:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800455a:	b141      	cbz	r1, 800456e <__swsetup_r+0x6a>
 800455c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004560:	4299      	cmp	r1, r3
 8004562:	d002      	beq.n	800456a <__swsetup_r+0x66>
 8004564:	4630      	mov	r0, r6
 8004566:	f000 fa19 	bl	800499c <_free_r>
 800456a:	2300      	movs	r3, #0
 800456c:	6363      	str	r3, [r4, #52]	; 0x34
 800456e:	89a3      	ldrh	r3, [r4, #12]
 8004570:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8004574:	81a3      	strh	r3, [r4, #12]
 8004576:	2300      	movs	r3, #0
 8004578:	6063      	str	r3, [r4, #4]
 800457a:	6923      	ldr	r3, [r4, #16]
 800457c:	6023      	str	r3, [r4, #0]
 800457e:	89a3      	ldrh	r3, [r4, #12]
 8004580:	f043 0308 	orr.w	r3, r3, #8
 8004584:	81a3      	strh	r3, [r4, #12]
 8004586:	6923      	ldr	r3, [r4, #16]
 8004588:	b94b      	cbnz	r3, 800459e <__swsetup_r+0x9a>
 800458a:	89a3      	ldrh	r3, [r4, #12]
 800458c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8004590:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004594:	d003      	beq.n	800459e <__swsetup_r+0x9a>
 8004596:	4621      	mov	r1, r4
 8004598:	4630      	mov	r0, r6
 800459a:	f000 f9bf 	bl	800491c <__smakebuf_r>
 800459e:	89a2      	ldrh	r2, [r4, #12]
 80045a0:	f012 0301 	ands.w	r3, r2, #1
 80045a4:	d00c      	beq.n	80045c0 <__swsetup_r+0xbc>
 80045a6:	2300      	movs	r3, #0
 80045a8:	60a3      	str	r3, [r4, #8]
 80045aa:	6963      	ldr	r3, [r4, #20]
 80045ac:	425b      	negs	r3, r3
 80045ae:	61a3      	str	r3, [r4, #24]
 80045b0:	6923      	ldr	r3, [r4, #16]
 80045b2:	b953      	cbnz	r3, 80045ca <__swsetup_r+0xc6>
 80045b4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80045b8:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 80045bc:	d1ba      	bne.n	8004534 <__swsetup_r+0x30>
 80045be:	bd70      	pop	{r4, r5, r6, pc}
 80045c0:	0792      	lsls	r2, r2, #30
 80045c2:	bf58      	it	pl
 80045c4:	6963      	ldrpl	r3, [r4, #20]
 80045c6:	60a3      	str	r3, [r4, #8]
 80045c8:	e7f2      	b.n	80045b0 <__swsetup_r+0xac>
 80045ca:	2000      	movs	r0, #0
 80045cc:	e7f7      	b.n	80045be <__swsetup_r+0xba>
 80045ce:	bf00      	nop
 80045d0:	2000000c 	.word	0x2000000c
 80045d4:	08004cfc 	.word	0x08004cfc
 80045d8:	08004d1c 	.word	0x08004d1c
 80045dc:	08004cdc 	.word	0x08004cdc

080045e0 <__sflush_r>:
 80045e0:	898a      	ldrh	r2, [r1, #12]
 80045e2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80045e6:	4605      	mov	r5, r0
 80045e8:	0710      	lsls	r0, r2, #28
 80045ea:	460c      	mov	r4, r1
 80045ec:	d458      	bmi.n	80046a0 <__sflush_r+0xc0>
 80045ee:	684b      	ldr	r3, [r1, #4]
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	dc05      	bgt.n	8004600 <__sflush_r+0x20>
 80045f4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	dc02      	bgt.n	8004600 <__sflush_r+0x20>
 80045fa:	2000      	movs	r0, #0
 80045fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004600:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004602:	2e00      	cmp	r6, #0
 8004604:	d0f9      	beq.n	80045fa <__sflush_r+0x1a>
 8004606:	2300      	movs	r3, #0
 8004608:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800460c:	682f      	ldr	r7, [r5, #0]
 800460e:	6a21      	ldr	r1, [r4, #32]
 8004610:	602b      	str	r3, [r5, #0]
 8004612:	d032      	beq.n	800467a <__sflush_r+0x9a>
 8004614:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8004616:	89a3      	ldrh	r3, [r4, #12]
 8004618:	075a      	lsls	r2, r3, #29
 800461a:	d505      	bpl.n	8004628 <__sflush_r+0x48>
 800461c:	6863      	ldr	r3, [r4, #4]
 800461e:	1ac0      	subs	r0, r0, r3
 8004620:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8004622:	b10b      	cbz	r3, 8004628 <__sflush_r+0x48>
 8004624:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004626:	1ac0      	subs	r0, r0, r3
 8004628:	2300      	movs	r3, #0
 800462a:	4602      	mov	r2, r0
 800462c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800462e:	6a21      	ldr	r1, [r4, #32]
 8004630:	4628      	mov	r0, r5
 8004632:	47b0      	blx	r6
 8004634:	1c43      	adds	r3, r0, #1
 8004636:	89a3      	ldrh	r3, [r4, #12]
 8004638:	d106      	bne.n	8004648 <__sflush_r+0x68>
 800463a:	6829      	ldr	r1, [r5, #0]
 800463c:	291d      	cmp	r1, #29
 800463e:	d848      	bhi.n	80046d2 <__sflush_r+0xf2>
 8004640:	4a29      	ldr	r2, [pc, #164]	; (80046e8 <__sflush_r+0x108>)
 8004642:	40ca      	lsrs	r2, r1
 8004644:	07d6      	lsls	r6, r2, #31
 8004646:	d544      	bpl.n	80046d2 <__sflush_r+0xf2>
 8004648:	2200      	movs	r2, #0
 800464a:	6062      	str	r2, [r4, #4]
 800464c:	04d9      	lsls	r1, r3, #19
 800464e:	6922      	ldr	r2, [r4, #16]
 8004650:	6022      	str	r2, [r4, #0]
 8004652:	d504      	bpl.n	800465e <__sflush_r+0x7e>
 8004654:	1c42      	adds	r2, r0, #1
 8004656:	d101      	bne.n	800465c <__sflush_r+0x7c>
 8004658:	682b      	ldr	r3, [r5, #0]
 800465a:	b903      	cbnz	r3, 800465e <__sflush_r+0x7e>
 800465c:	6560      	str	r0, [r4, #84]	; 0x54
 800465e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004660:	602f      	str	r7, [r5, #0]
 8004662:	2900      	cmp	r1, #0
 8004664:	d0c9      	beq.n	80045fa <__sflush_r+0x1a>
 8004666:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800466a:	4299      	cmp	r1, r3
 800466c:	d002      	beq.n	8004674 <__sflush_r+0x94>
 800466e:	4628      	mov	r0, r5
 8004670:	f000 f994 	bl	800499c <_free_r>
 8004674:	2000      	movs	r0, #0
 8004676:	6360      	str	r0, [r4, #52]	; 0x34
 8004678:	e7c0      	b.n	80045fc <__sflush_r+0x1c>
 800467a:	2301      	movs	r3, #1
 800467c:	4628      	mov	r0, r5
 800467e:	47b0      	blx	r6
 8004680:	1c41      	adds	r1, r0, #1
 8004682:	d1c8      	bne.n	8004616 <__sflush_r+0x36>
 8004684:	682b      	ldr	r3, [r5, #0]
 8004686:	2b00      	cmp	r3, #0
 8004688:	d0c5      	beq.n	8004616 <__sflush_r+0x36>
 800468a:	2b1d      	cmp	r3, #29
 800468c:	d001      	beq.n	8004692 <__sflush_r+0xb2>
 800468e:	2b16      	cmp	r3, #22
 8004690:	d101      	bne.n	8004696 <__sflush_r+0xb6>
 8004692:	602f      	str	r7, [r5, #0]
 8004694:	e7b1      	b.n	80045fa <__sflush_r+0x1a>
 8004696:	89a3      	ldrh	r3, [r4, #12]
 8004698:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800469c:	81a3      	strh	r3, [r4, #12]
 800469e:	e7ad      	b.n	80045fc <__sflush_r+0x1c>
 80046a0:	690f      	ldr	r7, [r1, #16]
 80046a2:	2f00      	cmp	r7, #0
 80046a4:	d0a9      	beq.n	80045fa <__sflush_r+0x1a>
 80046a6:	0793      	lsls	r3, r2, #30
 80046a8:	680e      	ldr	r6, [r1, #0]
 80046aa:	bf08      	it	eq
 80046ac:	694b      	ldreq	r3, [r1, #20]
 80046ae:	600f      	str	r7, [r1, #0]
 80046b0:	bf18      	it	ne
 80046b2:	2300      	movne	r3, #0
 80046b4:	eba6 0807 	sub.w	r8, r6, r7
 80046b8:	608b      	str	r3, [r1, #8]
 80046ba:	f1b8 0f00 	cmp.w	r8, #0
 80046be:	dd9c      	ble.n	80045fa <__sflush_r+0x1a>
 80046c0:	4643      	mov	r3, r8
 80046c2:	463a      	mov	r2, r7
 80046c4:	6a21      	ldr	r1, [r4, #32]
 80046c6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80046c8:	4628      	mov	r0, r5
 80046ca:	47b0      	blx	r6
 80046cc:	2800      	cmp	r0, #0
 80046ce:	dc06      	bgt.n	80046de <__sflush_r+0xfe>
 80046d0:	89a3      	ldrh	r3, [r4, #12]
 80046d2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80046d6:	81a3      	strh	r3, [r4, #12]
 80046d8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80046dc:	e78e      	b.n	80045fc <__sflush_r+0x1c>
 80046de:	4407      	add	r7, r0
 80046e0:	eba8 0800 	sub.w	r8, r8, r0
 80046e4:	e7e9      	b.n	80046ba <__sflush_r+0xda>
 80046e6:	bf00      	nop
 80046e8:	20400001 	.word	0x20400001

080046ec <_fflush_r>:
 80046ec:	b538      	push	{r3, r4, r5, lr}
 80046ee:	690b      	ldr	r3, [r1, #16]
 80046f0:	4605      	mov	r5, r0
 80046f2:	460c      	mov	r4, r1
 80046f4:	b1db      	cbz	r3, 800472e <_fflush_r+0x42>
 80046f6:	b118      	cbz	r0, 8004700 <_fflush_r+0x14>
 80046f8:	6983      	ldr	r3, [r0, #24]
 80046fa:	b90b      	cbnz	r3, 8004700 <_fflush_r+0x14>
 80046fc:	f000 f860 	bl	80047c0 <__sinit>
 8004700:	4b0c      	ldr	r3, [pc, #48]	; (8004734 <_fflush_r+0x48>)
 8004702:	429c      	cmp	r4, r3
 8004704:	d109      	bne.n	800471a <_fflush_r+0x2e>
 8004706:	686c      	ldr	r4, [r5, #4]
 8004708:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800470c:	b17b      	cbz	r3, 800472e <_fflush_r+0x42>
 800470e:	4621      	mov	r1, r4
 8004710:	4628      	mov	r0, r5
 8004712:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004716:	f7ff bf63 	b.w	80045e0 <__sflush_r>
 800471a:	4b07      	ldr	r3, [pc, #28]	; (8004738 <_fflush_r+0x4c>)
 800471c:	429c      	cmp	r4, r3
 800471e:	d101      	bne.n	8004724 <_fflush_r+0x38>
 8004720:	68ac      	ldr	r4, [r5, #8]
 8004722:	e7f1      	b.n	8004708 <_fflush_r+0x1c>
 8004724:	4b05      	ldr	r3, [pc, #20]	; (800473c <_fflush_r+0x50>)
 8004726:	429c      	cmp	r4, r3
 8004728:	bf08      	it	eq
 800472a:	68ec      	ldreq	r4, [r5, #12]
 800472c:	e7ec      	b.n	8004708 <_fflush_r+0x1c>
 800472e:	2000      	movs	r0, #0
 8004730:	bd38      	pop	{r3, r4, r5, pc}
 8004732:	bf00      	nop
 8004734:	08004cfc 	.word	0x08004cfc
 8004738:	08004d1c 	.word	0x08004d1c
 800473c:	08004cdc 	.word	0x08004cdc

08004740 <std>:
 8004740:	2300      	movs	r3, #0
 8004742:	b510      	push	{r4, lr}
 8004744:	4604      	mov	r4, r0
 8004746:	e9c0 3300 	strd	r3, r3, [r0]
 800474a:	6083      	str	r3, [r0, #8]
 800474c:	8181      	strh	r1, [r0, #12]
 800474e:	6643      	str	r3, [r0, #100]	; 0x64
 8004750:	81c2      	strh	r2, [r0, #14]
 8004752:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004756:	6183      	str	r3, [r0, #24]
 8004758:	4619      	mov	r1, r3
 800475a:	2208      	movs	r2, #8
 800475c:	305c      	adds	r0, #92	; 0x5c
 800475e:	f7ff fe13 	bl	8004388 <memset>
 8004762:	4b05      	ldr	r3, [pc, #20]	; (8004778 <std+0x38>)
 8004764:	6263      	str	r3, [r4, #36]	; 0x24
 8004766:	4b05      	ldr	r3, [pc, #20]	; (800477c <std+0x3c>)
 8004768:	62a3      	str	r3, [r4, #40]	; 0x28
 800476a:	4b05      	ldr	r3, [pc, #20]	; (8004780 <std+0x40>)
 800476c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800476e:	4b05      	ldr	r3, [pc, #20]	; (8004784 <std+0x44>)
 8004770:	6224      	str	r4, [r4, #32]
 8004772:	6323      	str	r3, [r4, #48]	; 0x30
 8004774:	bd10      	pop	{r4, pc}
 8004776:	bf00      	nop
 8004778:	08004b0d 	.word	0x08004b0d
 800477c:	08004b2f 	.word	0x08004b2f
 8004780:	08004b67 	.word	0x08004b67
 8004784:	08004b8b 	.word	0x08004b8b

08004788 <_cleanup_r>:
 8004788:	4901      	ldr	r1, [pc, #4]	; (8004790 <_cleanup_r+0x8>)
 800478a:	f000 b885 	b.w	8004898 <_fwalk_reent>
 800478e:	bf00      	nop
 8004790:	080046ed 	.word	0x080046ed

08004794 <__sfmoreglue>:
 8004794:	b570      	push	{r4, r5, r6, lr}
 8004796:	1e4a      	subs	r2, r1, #1
 8004798:	2568      	movs	r5, #104	; 0x68
 800479a:	4355      	muls	r5, r2
 800479c:	460e      	mov	r6, r1
 800479e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80047a2:	f000 f949 	bl	8004a38 <_malloc_r>
 80047a6:	4604      	mov	r4, r0
 80047a8:	b140      	cbz	r0, 80047bc <__sfmoreglue+0x28>
 80047aa:	2100      	movs	r1, #0
 80047ac:	e9c0 1600 	strd	r1, r6, [r0]
 80047b0:	300c      	adds	r0, #12
 80047b2:	60a0      	str	r0, [r4, #8]
 80047b4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80047b8:	f7ff fde6 	bl	8004388 <memset>
 80047bc:	4620      	mov	r0, r4
 80047be:	bd70      	pop	{r4, r5, r6, pc}

080047c0 <__sinit>:
 80047c0:	6983      	ldr	r3, [r0, #24]
 80047c2:	b510      	push	{r4, lr}
 80047c4:	4604      	mov	r4, r0
 80047c6:	bb33      	cbnz	r3, 8004816 <__sinit+0x56>
 80047c8:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 80047cc:	6503      	str	r3, [r0, #80]	; 0x50
 80047ce:	4b12      	ldr	r3, [pc, #72]	; (8004818 <__sinit+0x58>)
 80047d0:	4a12      	ldr	r2, [pc, #72]	; (800481c <__sinit+0x5c>)
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	6282      	str	r2, [r0, #40]	; 0x28
 80047d6:	4298      	cmp	r0, r3
 80047d8:	bf04      	itt	eq
 80047da:	2301      	moveq	r3, #1
 80047dc:	6183      	streq	r3, [r0, #24]
 80047de:	f000 f81f 	bl	8004820 <__sfp>
 80047e2:	6060      	str	r0, [r4, #4]
 80047e4:	4620      	mov	r0, r4
 80047e6:	f000 f81b 	bl	8004820 <__sfp>
 80047ea:	60a0      	str	r0, [r4, #8]
 80047ec:	4620      	mov	r0, r4
 80047ee:	f000 f817 	bl	8004820 <__sfp>
 80047f2:	2200      	movs	r2, #0
 80047f4:	60e0      	str	r0, [r4, #12]
 80047f6:	2104      	movs	r1, #4
 80047f8:	6860      	ldr	r0, [r4, #4]
 80047fa:	f7ff ffa1 	bl	8004740 <std>
 80047fe:	2201      	movs	r2, #1
 8004800:	2109      	movs	r1, #9
 8004802:	68a0      	ldr	r0, [r4, #8]
 8004804:	f7ff ff9c 	bl	8004740 <std>
 8004808:	2202      	movs	r2, #2
 800480a:	2112      	movs	r1, #18
 800480c:	68e0      	ldr	r0, [r4, #12]
 800480e:	f7ff ff97 	bl	8004740 <std>
 8004812:	2301      	movs	r3, #1
 8004814:	61a3      	str	r3, [r4, #24]
 8004816:	bd10      	pop	{r4, pc}
 8004818:	08004cd8 	.word	0x08004cd8
 800481c:	08004789 	.word	0x08004789

08004820 <__sfp>:
 8004820:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004822:	4b1b      	ldr	r3, [pc, #108]	; (8004890 <__sfp+0x70>)
 8004824:	681e      	ldr	r6, [r3, #0]
 8004826:	69b3      	ldr	r3, [r6, #24]
 8004828:	4607      	mov	r7, r0
 800482a:	b913      	cbnz	r3, 8004832 <__sfp+0x12>
 800482c:	4630      	mov	r0, r6
 800482e:	f7ff ffc7 	bl	80047c0 <__sinit>
 8004832:	3648      	adds	r6, #72	; 0x48
 8004834:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8004838:	3b01      	subs	r3, #1
 800483a:	d503      	bpl.n	8004844 <__sfp+0x24>
 800483c:	6833      	ldr	r3, [r6, #0]
 800483e:	b133      	cbz	r3, 800484e <__sfp+0x2e>
 8004840:	6836      	ldr	r6, [r6, #0]
 8004842:	e7f7      	b.n	8004834 <__sfp+0x14>
 8004844:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8004848:	b16d      	cbz	r5, 8004866 <__sfp+0x46>
 800484a:	3468      	adds	r4, #104	; 0x68
 800484c:	e7f4      	b.n	8004838 <__sfp+0x18>
 800484e:	2104      	movs	r1, #4
 8004850:	4638      	mov	r0, r7
 8004852:	f7ff ff9f 	bl	8004794 <__sfmoreglue>
 8004856:	6030      	str	r0, [r6, #0]
 8004858:	2800      	cmp	r0, #0
 800485a:	d1f1      	bne.n	8004840 <__sfp+0x20>
 800485c:	230c      	movs	r3, #12
 800485e:	603b      	str	r3, [r7, #0]
 8004860:	4604      	mov	r4, r0
 8004862:	4620      	mov	r0, r4
 8004864:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004866:	4b0b      	ldr	r3, [pc, #44]	; (8004894 <__sfp+0x74>)
 8004868:	6665      	str	r5, [r4, #100]	; 0x64
 800486a:	e9c4 5500 	strd	r5, r5, [r4]
 800486e:	60a5      	str	r5, [r4, #8]
 8004870:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8004874:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8004878:	2208      	movs	r2, #8
 800487a:	4629      	mov	r1, r5
 800487c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8004880:	f7ff fd82 	bl	8004388 <memset>
 8004884:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8004888:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800488c:	e7e9      	b.n	8004862 <__sfp+0x42>
 800488e:	bf00      	nop
 8004890:	08004cd8 	.word	0x08004cd8
 8004894:	ffff0001 	.word	0xffff0001

08004898 <_fwalk_reent>:
 8004898:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800489c:	4680      	mov	r8, r0
 800489e:	4689      	mov	r9, r1
 80048a0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80048a4:	2600      	movs	r6, #0
 80048a6:	b914      	cbnz	r4, 80048ae <_fwalk_reent+0x16>
 80048a8:	4630      	mov	r0, r6
 80048aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80048ae:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 80048b2:	3f01      	subs	r7, #1
 80048b4:	d501      	bpl.n	80048ba <_fwalk_reent+0x22>
 80048b6:	6824      	ldr	r4, [r4, #0]
 80048b8:	e7f5      	b.n	80048a6 <_fwalk_reent+0xe>
 80048ba:	89ab      	ldrh	r3, [r5, #12]
 80048bc:	2b01      	cmp	r3, #1
 80048be:	d907      	bls.n	80048d0 <_fwalk_reent+0x38>
 80048c0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80048c4:	3301      	adds	r3, #1
 80048c6:	d003      	beq.n	80048d0 <_fwalk_reent+0x38>
 80048c8:	4629      	mov	r1, r5
 80048ca:	4640      	mov	r0, r8
 80048cc:	47c8      	blx	r9
 80048ce:	4306      	orrs	r6, r0
 80048d0:	3568      	adds	r5, #104	; 0x68
 80048d2:	e7ee      	b.n	80048b2 <_fwalk_reent+0x1a>

080048d4 <__swhatbuf_r>:
 80048d4:	b570      	push	{r4, r5, r6, lr}
 80048d6:	460e      	mov	r6, r1
 80048d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80048dc:	2900      	cmp	r1, #0
 80048de:	b096      	sub	sp, #88	; 0x58
 80048e0:	4614      	mov	r4, r2
 80048e2:	461d      	mov	r5, r3
 80048e4:	da07      	bge.n	80048f6 <__swhatbuf_r+0x22>
 80048e6:	2300      	movs	r3, #0
 80048e8:	602b      	str	r3, [r5, #0]
 80048ea:	89b3      	ldrh	r3, [r6, #12]
 80048ec:	061a      	lsls	r2, r3, #24
 80048ee:	d410      	bmi.n	8004912 <__swhatbuf_r+0x3e>
 80048f0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80048f4:	e00e      	b.n	8004914 <__swhatbuf_r+0x40>
 80048f6:	466a      	mov	r2, sp
 80048f8:	f000 f96e 	bl	8004bd8 <_fstat_r>
 80048fc:	2800      	cmp	r0, #0
 80048fe:	dbf2      	blt.n	80048e6 <__swhatbuf_r+0x12>
 8004900:	9a01      	ldr	r2, [sp, #4]
 8004902:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8004906:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800490a:	425a      	negs	r2, r3
 800490c:	415a      	adcs	r2, r3
 800490e:	602a      	str	r2, [r5, #0]
 8004910:	e7ee      	b.n	80048f0 <__swhatbuf_r+0x1c>
 8004912:	2340      	movs	r3, #64	; 0x40
 8004914:	2000      	movs	r0, #0
 8004916:	6023      	str	r3, [r4, #0]
 8004918:	b016      	add	sp, #88	; 0x58
 800491a:	bd70      	pop	{r4, r5, r6, pc}

0800491c <__smakebuf_r>:
 800491c:	898b      	ldrh	r3, [r1, #12]
 800491e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8004920:	079d      	lsls	r5, r3, #30
 8004922:	4606      	mov	r6, r0
 8004924:	460c      	mov	r4, r1
 8004926:	d507      	bpl.n	8004938 <__smakebuf_r+0x1c>
 8004928:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800492c:	6023      	str	r3, [r4, #0]
 800492e:	6123      	str	r3, [r4, #16]
 8004930:	2301      	movs	r3, #1
 8004932:	6163      	str	r3, [r4, #20]
 8004934:	b002      	add	sp, #8
 8004936:	bd70      	pop	{r4, r5, r6, pc}
 8004938:	ab01      	add	r3, sp, #4
 800493a:	466a      	mov	r2, sp
 800493c:	f7ff ffca 	bl	80048d4 <__swhatbuf_r>
 8004940:	9900      	ldr	r1, [sp, #0]
 8004942:	4605      	mov	r5, r0
 8004944:	4630      	mov	r0, r6
 8004946:	f000 f877 	bl	8004a38 <_malloc_r>
 800494a:	b948      	cbnz	r0, 8004960 <__smakebuf_r+0x44>
 800494c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004950:	059a      	lsls	r2, r3, #22
 8004952:	d4ef      	bmi.n	8004934 <__smakebuf_r+0x18>
 8004954:	f023 0303 	bic.w	r3, r3, #3
 8004958:	f043 0302 	orr.w	r3, r3, #2
 800495c:	81a3      	strh	r3, [r4, #12]
 800495e:	e7e3      	b.n	8004928 <__smakebuf_r+0xc>
 8004960:	4b0d      	ldr	r3, [pc, #52]	; (8004998 <__smakebuf_r+0x7c>)
 8004962:	62b3      	str	r3, [r6, #40]	; 0x28
 8004964:	89a3      	ldrh	r3, [r4, #12]
 8004966:	6020      	str	r0, [r4, #0]
 8004968:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800496c:	81a3      	strh	r3, [r4, #12]
 800496e:	9b00      	ldr	r3, [sp, #0]
 8004970:	6163      	str	r3, [r4, #20]
 8004972:	9b01      	ldr	r3, [sp, #4]
 8004974:	6120      	str	r0, [r4, #16]
 8004976:	b15b      	cbz	r3, 8004990 <__smakebuf_r+0x74>
 8004978:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800497c:	4630      	mov	r0, r6
 800497e:	f000 f93d 	bl	8004bfc <_isatty_r>
 8004982:	b128      	cbz	r0, 8004990 <__smakebuf_r+0x74>
 8004984:	89a3      	ldrh	r3, [r4, #12]
 8004986:	f023 0303 	bic.w	r3, r3, #3
 800498a:	f043 0301 	orr.w	r3, r3, #1
 800498e:	81a3      	strh	r3, [r4, #12]
 8004990:	89a3      	ldrh	r3, [r4, #12]
 8004992:	431d      	orrs	r5, r3
 8004994:	81a5      	strh	r5, [r4, #12]
 8004996:	e7cd      	b.n	8004934 <__smakebuf_r+0x18>
 8004998:	08004789 	.word	0x08004789

0800499c <_free_r>:
 800499c:	b538      	push	{r3, r4, r5, lr}
 800499e:	4605      	mov	r5, r0
 80049a0:	2900      	cmp	r1, #0
 80049a2:	d045      	beq.n	8004a30 <_free_r+0x94>
 80049a4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80049a8:	1f0c      	subs	r4, r1, #4
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	bfb8      	it	lt
 80049ae:	18e4      	addlt	r4, r4, r3
 80049b0:	f000 f946 	bl	8004c40 <__malloc_lock>
 80049b4:	4a1f      	ldr	r2, [pc, #124]	; (8004a34 <_free_r+0x98>)
 80049b6:	6813      	ldr	r3, [r2, #0]
 80049b8:	4610      	mov	r0, r2
 80049ba:	b933      	cbnz	r3, 80049ca <_free_r+0x2e>
 80049bc:	6063      	str	r3, [r4, #4]
 80049be:	6014      	str	r4, [r2, #0]
 80049c0:	4628      	mov	r0, r5
 80049c2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80049c6:	f000 b93c 	b.w	8004c42 <__malloc_unlock>
 80049ca:	42a3      	cmp	r3, r4
 80049cc:	d90c      	bls.n	80049e8 <_free_r+0x4c>
 80049ce:	6821      	ldr	r1, [r4, #0]
 80049d0:	1862      	adds	r2, r4, r1
 80049d2:	4293      	cmp	r3, r2
 80049d4:	bf04      	itt	eq
 80049d6:	681a      	ldreq	r2, [r3, #0]
 80049d8:	685b      	ldreq	r3, [r3, #4]
 80049da:	6063      	str	r3, [r4, #4]
 80049dc:	bf04      	itt	eq
 80049de:	1852      	addeq	r2, r2, r1
 80049e0:	6022      	streq	r2, [r4, #0]
 80049e2:	6004      	str	r4, [r0, #0]
 80049e4:	e7ec      	b.n	80049c0 <_free_r+0x24>
 80049e6:	4613      	mov	r3, r2
 80049e8:	685a      	ldr	r2, [r3, #4]
 80049ea:	b10a      	cbz	r2, 80049f0 <_free_r+0x54>
 80049ec:	42a2      	cmp	r2, r4
 80049ee:	d9fa      	bls.n	80049e6 <_free_r+0x4a>
 80049f0:	6819      	ldr	r1, [r3, #0]
 80049f2:	1858      	adds	r0, r3, r1
 80049f4:	42a0      	cmp	r0, r4
 80049f6:	d10b      	bne.n	8004a10 <_free_r+0x74>
 80049f8:	6820      	ldr	r0, [r4, #0]
 80049fa:	4401      	add	r1, r0
 80049fc:	1858      	adds	r0, r3, r1
 80049fe:	4282      	cmp	r2, r0
 8004a00:	6019      	str	r1, [r3, #0]
 8004a02:	d1dd      	bne.n	80049c0 <_free_r+0x24>
 8004a04:	6810      	ldr	r0, [r2, #0]
 8004a06:	6852      	ldr	r2, [r2, #4]
 8004a08:	605a      	str	r2, [r3, #4]
 8004a0a:	4401      	add	r1, r0
 8004a0c:	6019      	str	r1, [r3, #0]
 8004a0e:	e7d7      	b.n	80049c0 <_free_r+0x24>
 8004a10:	d902      	bls.n	8004a18 <_free_r+0x7c>
 8004a12:	230c      	movs	r3, #12
 8004a14:	602b      	str	r3, [r5, #0]
 8004a16:	e7d3      	b.n	80049c0 <_free_r+0x24>
 8004a18:	6820      	ldr	r0, [r4, #0]
 8004a1a:	1821      	adds	r1, r4, r0
 8004a1c:	428a      	cmp	r2, r1
 8004a1e:	bf04      	itt	eq
 8004a20:	6811      	ldreq	r1, [r2, #0]
 8004a22:	6852      	ldreq	r2, [r2, #4]
 8004a24:	6062      	str	r2, [r4, #4]
 8004a26:	bf04      	itt	eq
 8004a28:	1809      	addeq	r1, r1, r0
 8004a2a:	6021      	streq	r1, [r4, #0]
 8004a2c:	605c      	str	r4, [r3, #4]
 8004a2e:	e7c7      	b.n	80049c0 <_free_r+0x24>
 8004a30:	bd38      	pop	{r3, r4, r5, pc}
 8004a32:	bf00      	nop
 8004a34:	20000090 	.word	0x20000090

08004a38 <_malloc_r>:
 8004a38:	b570      	push	{r4, r5, r6, lr}
 8004a3a:	1ccd      	adds	r5, r1, #3
 8004a3c:	f025 0503 	bic.w	r5, r5, #3
 8004a40:	3508      	adds	r5, #8
 8004a42:	2d0c      	cmp	r5, #12
 8004a44:	bf38      	it	cc
 8004a46:	250c      	movcc	r5, #12
 8004a48:	2d00      	cmp	r5, #0
 8004a4a:	4606      	mov	r6, r0
 8004a4c:	db01      	blt.n	8004a52 <_malloc_r+0x1a>
 8004a4e:	42a9      	cmp	r1, r5
 8004a50:	d903      	bls.n	8004a5a <_malloc_r+0x22>
 8004a52:	230c      	movs	r3, #12
 8004a54:	6033      	str	r3, [r6, #0]
 8004a56:	2000      	movs	r0, #0
 8004a58:	bd70      	pop	{r4, r5, r6, pc}
 8004a5a:	f000 f8f1 	bl	8004c40 <__malloc_lock>
 8004a5e:	4a21      	ldr	r2, [pc, #132]	; (8004ae4 <_malloc_r+0xac>)
 8004a60:	6814      	ldr	r4, [r2, #0]
 8004a62:	4621      	mov	r1, r4
 8004a64:	b991      	cbnz	r1, 8004a8c <_malloc_r+0x54>
 8004a66:	4c20      	ldr	r4, [pc, #128]	; (8004ae8 <_malloc_r+0xb0>)
 8004a68:	6823      	ldr	r3, [r4, #0]
 8004a6a:	b91b      	cbnz	r3, 8004a74 <_malloc_r+0x3c>
 8004a6c:	4630      	mov	r0, r6
 8004a6e:	f000 f83d 	bl	8004aec <_sbrk_r>
 8004a72:	6020      	str	r0, [r4, #0]
 8004a74:	4629      	mov	r1, r5
 8004a76:	4630      	mov	r0, r6
 8004a78:	f000 f838 	bl	8004aec <_sbrk_r>
 8004a7c:	1c43      	adds	r3, r0, #1
 8004a7e:	d124      	bne.n	8004aca <_malloc_r+0x92>
 8004a80:	230c      	movs	r3, #12
 8004a82:	6033      	str	r3, [r6, #0]
 8004a84:	4630      	mov	r0, r6
 8004a86:	f000 f8dc 	bl	8004c42 <__malloc_unlock>
 8004a8a:	e7e4      	b.n	8004a56 <_malloc_r+0x1e>
 8004a8c:	680b      	ldr	r3, [r1, #0]
 8004a8e:	1b5b      	subs	r3, r3, r5
 8004a90:	d418      	bmi.n	8004ac4 <_malloc_r+0x8c>
 8004a92:	2b0b      	cmp	r3, #11
 8004a94:	d90f      	bls.n	8004ab6 <_malloc_r+0x7e>
 8004a96:	600b      	str	r3, [r1, #0]
 8004a98:	50cd      	str	r5, [r1, r3]
 8004a9a:	18cc      	adds	r4, r1, r3
 8004a9c:	4630      	mov	r0, r6
 8004a9e:	f000 f8d0 	bl	8004c42 <__malloc_unlock>
 8004aa2:	f104 000b 	add.w	r0, r4, #11
 8004aa6:	1d23      	adds	r3, r4, #4
 8004aa8:	f020 0007 	bic.w	r0, r0, #7
 8004aac:	1ac3      	subs	r3, r0, r3
 8004aae:	d0d3      	beq.n	8004a58 <_malloc_r+0x20>
 8004ab0:	425a      	negs	r2, r3
 8004ab2:	50e2      	str	r2, [r4, r3]
 8004ab4:	e7d0      	b.n	8004a58 <_malloc_r+0x20>
 8004ab6:	428c      	cmp	r4, r1
 8004ab8:	684b      	ldr	r3, [r1, #4]
 8004aba:	bf16      	itet	ne
 8004abc:	6063      	strne	r3, [r4, #4]
 8004abe:	6013      	streq	r3, [r2, #0]
 8004ac0:	460c      	movne	r4, r1
 8004ac2:	e7eb      	b.n	8004a9c <_malloc_r+0x64>
 8004ac4:	460c      	mov	r4, r1
 8004ac6:	6849      	ldr	r1, [r1, #4]
 8004ac8:	e7cc      	b.n	8004a64 <_malloc_r+0x2c>
 8004aca:	1cc4      	adds	r4, r0, #3
 8004acc:	f024 0403 	bic.w	r4, r4, #3
 8004ad0:	42a0      	cmp	r0, r4
 8004ad2:	d005      	beq.n	8004ae0 <_malloc_r+0xa8>
 8004ad4:	1a21      	subs	r1, r4, r0
 8004ad6:	4630      	mov	r0, r6
 8004ad8:	f000 f808 	bl	8004aec <_sbrk_r>
 8004adc:	3001      	adds	r0, #1
 8004ade:	d0cf      	beq.n	8004a80 <_malloc_r+0x48>
 8004ae0:	6025      	str	r5, [r4, #0]
 8004ae2:	e7db      	b.n	8004a9c <_malloc_r+0x64>
 8004ae4:	20000090 	.word	0x20000090
 8004ae8:	20000094 	.word	0x20000094

08004aec <_sbrk_r>:
 8004aec:	b538      	push	{r3, r4, r5, lr}
 8004aee:	4c06      	ldr	r4, [pc, #24]	; (8004b08 <_sbrk_r+0x1c>)
 8004af0:	2300      	movs	r3, #0
 8004af2:	4605      	mov	r5, r0
 8004af4:	4608      	mov	r0, r1
 8004af6:	6023      	str	r3, [r4, #0]
 8004af8:	f7fb fea8 	bl	800084c <_sbrk>
 8004afc:	1c43      	adds	r3, r0, #1
 8004afe:	d102      	bne.n	8004b06 <_sbrk_r+0x1a>
 8004b00:	6823      	ldr	r3, [r4, #0]
 8004b02:	b103      	cbz	r3, 8004b06 <_sbrk_r+0x1a>
 8004b04:	602b      	str	r3, [r5, #0]
 8004b06:	bd38      	pop	{r3, r4, r5, pc}
 8004b08:	200003a8 	.word	0x200003a8

08004b0c <__sread>:
 8004b0c:	b510      	push	{r4, lr}
 8004b0e:	460c      	mov	r4, r1
 8004b10:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004b14:	f000 f896 	bl	8004c44 <_read_r>
 8004b18:	2800      	cmp	r0, #0
 8004b1a:	bfab      	itete	ge
 8004b1c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8004b1e:	89a3      	ldrhlt	r3, [r4, #12]
 8004b20:	181b      	addge	r3, r3, r0
 8004b22:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8004b26:	bfac      	ite	ge
 8004b28:	6563      	strge	r3, [r4, #84]	; 0x54
 8004b2a:	81a3      	strhlt	r3, [r4, #12]
 8004b2c:	bd10      	pop	{r4, pc}

08004b2e <__swrite>:
 8004b2e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004b32:	461f      	mov	r7, r3
 8004b34:	898b      	ldrh	r3, [r1, #12]
 8004b36:	05db      	lsls	r3, r3, #23
 8004b38:	4605      	mov	r5, r0
 8004b3a:	460c      	mov	r4, r1
 8004b3c:	4616      	mov	r6, r2
 8004b3e:	d505      	bpl.n	8004b4c <__swrite+0x1e>
 8004b40:	2302      	movs	r3, #2
 8004b42:	2200      	movs	r2, #0
 8004b44:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004b48:	f000 f868 	bl	8004c1c <_lseek_r>
 8004b4c:	89a3      	ldrh	r3, [r4, #12]
 8004b4e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004b52:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004b56:	81a3      	strh	r3, [r4, #12]
 8004b58:	4632      	mov	r2, r6
 8004b5a:	463b      	mov	r3, r7
 8004b5c:	4628      	mov	r0, r5
 8004b5e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004b62:	f000 b817 	b.w	8004b94 <_write_r>

08004b66 <__sseek>:
 8004b66:	b510      	push	{r4, lr}
 8004b68:	460c      	mov	r4, r1
 8004b6a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004b6e:	f000 f855 	bl	8004c1c <_lseek_r>
 8004b72:	1c43      	adds	r3, r0, #1
 8004b74:	89a3      	ldrh	r3, [r4, #12]
 8004b76:	bf15      	itete	ne
 8004b78:	6560      	strne	r0, [r4, #84]	; 0x54
 8004b7a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8004b7e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8004b82:	81a3      	strheq	r3, [r4, #12]
 8004b84:	bf18      	it	ne
 8004b86:	81a3      	strhne	r3, [r4, #12]
 8004b88:	bd10      	pop	{r4, pc}

08004b8a <__sclose>:
 8004b8a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004b8e:	f000 b813 	b.w	8004bb8 <_close_r>
	...

08004b94 <_write_r>:
 8004b94:	b538      	push	{r3, r4, r5, lr}
 8004b96:	4c07      	ldr	r4, [pc, #28]	; (8004bb4 <_write_r+0x20>)
 8004b98:	4605      	mov	r5, r0
 8004b9a:	4608      	mov	r0, r1
 8004b9c:	4611      	mov	r1, r2
 8004b9e:	2200      	movs	r2, #0
 8004ba0:	6022      	str	r2, [r4, #0]
 8004ba2:	461a      	mov	r2, r3
 8004ba4:	f7fb fb16 	bl	80001d4 <_write>
 8004ba8:	1c43      	adds	r3, r0, #1
 8004baa:	d102      	bne.n	8004bb2 <_write_r+0x1e>
 8004bac:	6823      	ldr	r3, [r4, #0]
 8004bae:	b103      	cbz	r3, 8004bb2 <_write_r+0x1e>
 8004bb0:	602b      	str	r3, [r5, #0]
 8004bb2:	bd38      	pop	{r3, r4, r5, pc}
 8004bb4:	200003a8 	.word	0x200003a8

08004bb8 <_close_r>:
 8004bb8:	b538      	push	{r3, r4, r5, lr}
 8004bba:	4c06      	ldr	r4, [pc, #24]	; (8004bd4 <_close_r+0x1c>)
 8004bbc:	2300      	movs	r3, #0
 8004bbe:	4605      	mov	r5, r0
 8004bc0:	4608      	mov	r0, r1
 8004bc2:	6023      	str	r3, [r4, #0]
 8004bc4:	f7fb fe0d 	bl	80007e2 <_close>
 8004bc8:	1c43      	adds	r3, r0, #1
 8004bca:	d102      	bne.n	8004bd2 <_close_r+0x1a>
 8004bcc:	6823      	ldr	r3, [r4, #0]
 8004bce:	b103      	cbz	r3, 8004bd2 <_close_r+0x1a>
 8004bd0:	602b      	str	r3, [r5, #0]
 8004bd2:	bd38      	pop	{r3, r4, r5, pc}
 8004bd4:	200003a8 	.word	0x200003a8

08004bd8 <_fstat_r>:
 8004bd8:	b538      	push	{r3, r4, r5, lr}
 8004bda:	4c07      	ldr	r4, [pc, #28]	; (8004bf8 <_fstat_r+0x20>)
 8004bdc:	2300      	movs	r3, #0
 8004bde:	4605      	mov	r5, r0
 8004be0:	4608      	mov	r0, r1
 8004be2:	4611      	mov	r1, r2
 8004be4:	6023      	str	r3, [r4, #0]
 8004be6:	f7fb fe08 	bl	80007fa <_fstat>
 8004bea:	1c43      	adds	r3, r0, #1
 8004bec:	d102      	bne.n	8004bf4 <_fstat_r+0x1c>
 8004bee:	6823      	ldr	r3, [r4, #0]
 8004bf0:	b103      	cbz	r3, 8004bf4 <_fstat_r+0x1c>
 8004bf2:	602b      	str	r3, [r5, #0]
 8004bf4:	bd38      	pop	{r3, r4, r5, pc}
 8004bf6:	bf00      	nop
 8004bf8:	200003a8 	.word	0x200003a8

08004bfc <_isatty_r>:
 8004bfc:	b538      	push	{r3, r4, r5, lr}
 8004bfe:	4c06      	ldr	r4, [pc, #24]	; (8004c18 <_isatty_r+0x1c>)
 8004c00:	2300      	movs	r3, #0
 8004c02:	4605      	mov	r5, r0
 8004c04:	4608      	mov	r0, r1
 8004c06:	6023      	str	r3, [r4, #0]
 8004c08:	f7fb fe07 	bl	800081a <_isatty>
 8004c0c:	1c43      	adds	r3, r0, #1
 8004c0e:	d102      	bne.n	8004c16 <_isatty_r+0x1a>
 8004c10:	6823      	ldr	r3, [r4, #0]
 8004c12:	b103      	cbz	r3, 8004c16 <_isatty_r+0x1a>
 8004c14:	602b      	str	r3, [r5, #0]
 8004c16:	bd38      	pop	{r3, r4, r5, pc}
 8004c18:	200003a8 	.word	0x200003a8

08004c1c <_lseek_r>:
 8004c1c:	b538      	push	{r3, r4, r5, lr}
 8004c1e:	4c07      	ldr	r4, [pc, #28]	; (8004c3c <_lseek_r+0x20>)
 8004c20:	4605      	mov	r5, r0
 8004c22:	4608      	mov	r0, r1
 8004c24:	4611      	mov	r1, r2
 8004c26:	2200      	movs	r2, #0
 8004c28:	6022      	str	r2, [r4, #0]
 8004c2a:	461a      	mov	r2, r3
 8004c2c:	f7fb fe00 	bl	8000830 <_lseek>
 8004c30:	1c43      	adds	r3, r0, #1
 8004c32:	d102      	bne.n	8004c3a <_lseek_r+0x1e>
 8004c34:	6823      	ldr	r3, [r4, #0]
 8004c36:	b103      	cbz	r3, 8004c3a <_lseek_r+0x1e>
 8004c38:	602b      	str	r3, [r5, #0]
 8004c3a:	bd38      	pop	{r3, r4, r5, pc}
 8004c3c:	200003a8 	.word	0x200003a8

08004c40 <__malloc_lock>:
 8004c40:	4770      	bx	lr

08004c42 <__malloc_unlock>:
 8004c42:	4770      	bx	lr

08004c44 <_read_r>:
 8004c44:	b538      	push	{r3, r4, r5, lr}
 8004c46:	4c07      	ldr	r4, [pc, #28]	; (8004c64 <_read_r+0x20>)
 8004c48:	4605      	mov	r5, r0
 8004c4a:	4608      	mov	r0, r1
 8004c4c:	4611      	mov	r1, r2
 8004c4e:	2200      	movs	r2, #0
 8004c50:	6022      	str	r2, [r4, #0]
 8004c52:	461a      	mov	r2, r3
 8004c54:	f7fb fda8 	bl	80007a8 <_read>
 8004c58:	1c43      	adds	r3, r0, #1
 8004c5a:	d102      	bne.n	8004c62 <_read_r+0x1e>
 8004c5c:	6823      	ldr	r3, [r4, #0]
 8004c5e:	b103      	cbz	r3, 8004c62 <_read_r+0x1e>
 8004c60:	602b      	str	r3, [r5, #0]
 8004c62:	bd38      	pop	{r3, r4, r5, pc}
 8004c64:	200003a8 	.word	0x200003a8

08004c68 <_init>:
 8004c68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004c6a:	bf00      	nop
 8004c6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004c6e:	bc08      	pop	{r3}
 8004c70:	469e      	mov	lr, r3
 8004c72:	4770      	bx	lr

08004c74 <_fini>:
 8004c74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004c76:	bf00      	nop
 8004c78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004c7a:	bc08      	pop	{r3}
 8004c7c:	469e      	mov	lr, r3
 8004c7e:	4770      	bx	lr
