<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
<title>xv6: xv6/ioapic.c Source File</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.5.6 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
<h1>xv6/ioapic.c</h1><a href="ioapic_8c.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">// The I/O APIC manages hardware interrupts for an SMP system.</span>
<a name="l00002"></a>00002 <span class="comment">// http://www.intel.com/design/chipsets/datashts/29056601.pdf</span>
<a name="l00003"></a>00003 <span class="comment">// See also picirq.c.</span>
<a name="l00004"></a>00004 
<a name="l00005"></a>00005 <span class="preprocessor">#include "<a class="code" href="types_8h.html">types.h</a>"</span>
<a name="l00006"></a>00006 <span class="preprocessor">#include "<a class="code" href="defs_8h.html">defs.h</a>"</span>
<a name="l00007"></a>00007 <span class="preprocessor">#include "<a class="code" href="traps_8h.html">traps.h</a>"</span>
<a name="l00008"></a>00008 
<a name="l00009"></a><a class="code" href="ioapic_8c.html#7d40119d2e49f7d8ae65520ccad99a1e">00009</a> <span class="preprocessor">#define IOAPIC  0xFEC00000   // Default physical address of IO APIC</span>
<a name="l00010"></a>00010 <span class="preprocessor"></span>
<a name="l00011"></a><a class="code" href="ioapic_8c.html#91339a8293cb53b81407c016bc41e2b1">00011</a> <span class="preprocessor">#define REG_ID     0x00  // Register index: ID</span>
<a name="l00012"></a><a class="code" href="ioapic_8c.html#c56cc95ec46071699b119b24d6d808f9">00012</a> <span class="preprocessor"></span><span class="preprocessor">#define REG_VER    0x01  // Register index: version</span>
<a name="l00013"></a><a class="code" href="ioapic_8c.html#d31b206e97e5e8cc5c70f8713669b27f">00013</a> <span class="preprocessor"></span><span class="preprocessor">#define REG_TABLE  0x10  // Redirection table base</span>
<a name="l00014"></a>00014 <span class="preprocessor"></span>
<a name="l00015"></a>00015 <span class="comment">// The redirection table starts at REG_TABLE and uses</span>
<a name="l00016"></a>00016 <span class="comment">// two registers to configure each interrupt.  </span>
<a name="l00017"></a>00017 <span class="comment">// The first (low) register in a pair contains configuration bits.</span>
<a name="l00018"></a>00018 <span class="comment">// The second (high) register contains a bitmask telling which</span>
<a name="l00019"></a>00019 <span class="comment">// CPUs can serve that interrupt.</span>
<a name="l00020"></a><a class="code" href="ioapic_8c.html#b26e186261a82b907e024126fafbff1f">00020</a> <span class="preprocessor">#define INT_DISABLED   0x00010000  // Interrupt disabled</span>
<a name="l00021"></a><a class="code" href="ioapic_8c.html#ed01298d37e73ed9737c8a6b70e67caa">00021</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_LEVEL      0x00008000  // Level-triggered (vs edge-)</span>
<a name="l00022"></a><a class="code" href="ioapic_8c.html#516778548109f98ff313d8753d030d37">00022</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_ACTIVELOW  0x00002000  // Active low (vs high)</span>
<a name="l00023"></a><a class="code" href="ioapic_8c.html#7e41b4c95cc235d58d7a45411541f9de">00023</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_LOGICAL    0x00000800  // Destination is CPU id (vs APIC ID)</span>
<a name="l00024"></a>00024 <span class="preprocessor"></span>
<a name="l00025"></a><a class="code" href="ioapic_8c.html#d4cefa72d1e8754ff5d3874314f3026e">00025</a> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code" href="structioapic.html">ioapic</a> *<a class="code" href="structioapic.html">ioapic</a>;
<a name="l00026"></a>00026 
<a name="l00027"></a>00027 <span class="comment">// IO APIC MMIO structure: write reg, then read or write data.</span>
<a name="l00028"></a><a class="code" href="structioapic.html">00028</a> <span class="keyword">struct </span>ioapic {
<a name="l00029"></a><a class="code" href="structioapic.html#84bff406f77801bd1574b9cfb8c23ecf">00029</a>   <a class="code" href="types_8h.html#91ad9478d81a7aaf2593e8d9c3d06a14">uint</a> <a class="code" href="structioapic.html#84bff406f77801bd1574b9cfb8c23ecf">reg</a>;
<a name="l00030"></a><a class="code" href="structioapic.html#28ee224d088b53995504eae8cc8fd6ba">00030</a>   <a class="code" href="types_8h.html#91ad9478d81a7aaf2593e8d9c3d06a14">uint</a> <a class="code" href="structioapic.html#28ee224d088b53995504eae8cc8fd6ba">pad</a>[3];
<a name="l00031"></a><a class="code" href="structioapic.html#0612c6bb75dc56f0c4c91ad214a02b3a">00031</a>   <a class="code" href="types_8h.html#91ad9478d81a7aaf2593e8d9c3d06a14">uint</a> <a class="code" href="structioapic.html#0612c6bb75dc56f0c4c91ad214a02b3a">data</a>;
<a name="l00032"></a>00032 };
<a name="l00033"></a>00033 
<a name="l00034"></a>00034 <span class="keyword">static</span> <a class="code" href="types_8h.html#91ad9478d81a7aaf2593e8d9c3d06a14">uint</a>
<a name="l00035"></a><a class="code" href="ioapic_8c.html#4cf4a8b8341665b1e3eaa5593781f3ce">00035</a> <a class="code" href="ioapic_8c.html#4cf4a8b8341665b1e3eaa5593781f3ce">ioapicread</a>(<span class="keywordtype">int</span> reg)
<a name="l00036"></a>00036 {
<a name="l00037"></a>00037   ioapic-&gt;<a class="code" href="structioapic.html#84bff406f77801bd1574b9cfb8c23ecf">reg</a> = reg;
<a name="l00038"></a>00038   <span class="keywordflow">return</span> ioapic-&gt;<a class="code" href="structioapic.html#0612c6bb75dc56f0c4c91ad214a02b3a">data</a>;
<a name="l00039"></a>00039 }
<a name="l00040"></a>00040 
<a name="l00041"></a>00041 <span class="keyword">static</span> <span class="keywordtype">void</span>
<a name="l00042"></a><a class="code" href="ioapic_8c.html#e8f07258698cdd9ad5213246150b58dd">00042</a> <a class="code" href="ioapic_8c.html#e8f07258698cdd9ad5213246150b58dd">ioapicwrite</a>(<span class="keywordtype">int</span> reg, <a class="code" href="types_8h.html#91ad9478d81a7aaf2593e8d9c3d06a14">uint</a> data)
<a name="l00043"></a>00043 {
<a name="l00044"></a>00044   ioapic-&gt;<a class="code" href="structioapic.html#84bff406f77801bd1574b9cfb8c23ecf">reg</a> = reg;
<a name="l00045"></a>00045   ioapic-&gt;<a class="code" href="structioapic.html#0612c6bb75dc56f0c4c91ad214a02b3a">data</a> = data;
<a name="l00046"></a>00046 }
<a name="l00047"></a>00047 
<a name="l00048"></a>00048 <span class="keywordtype">void</span>
<a name="l00049"></a><a class="code" href="ioapic_8c.html#bce023b98422f397abdb425b20c8ceec">00049</a> <a class="code" href="defs_8h.html#bce023b98422f397abdb425b20c8ceec">ioapicinit</a>(<span class="keywordtype">void</span>)
<a name="l00050"></a>00050 {
<a name="l00051"></a>00051   <span class="keywordtype">int</span> i, id, maxintr;
<a name="l00052"></a>00052 
<a name="l00053"></a>00053   <span class="keywordflow">if</span>(!<a class="code" href="defs_8h.html#46b52bd30030451d1b65291b77ba05d5">ismp</a>)
<a name="l00054"></a>00054     <span class="keywordflow">return</span>;
<a name="l00055"></a>00055 
<a name="l00056"></a>00056   ioapic = (<span class="keyword">volatile</span> <span class="keyword">struct </span>ioapic*)<a class="code" href="ioapic_8c.html#7d40119d2e49f7d8ae65520ccad99a1e">IOAPIC</a>;
<a name="l00057"></a>00057   maxintr = (<a class="code" href="ioapic_8c.html#4cf4a8b8341665b1e3eaa5593781f3ce">ioapicread</a>(<a class="code" href="ioapic_8c.html#c56cc95ec46071699b119b24d6d808f9">REG_VER</a>) &gt;&gt; 16) &amp; 0xFF;
<a name="l00058"></a>00058   <span class="keywordtype">id</span> = <a class="code" href="ioapic_8c.html#4cf4a8b8341665b1e3eaa5593781f3ce">ioapicread</a>(<a class="code" href="ioapic_8c.html#91339a8293cb53b81407c016bc41e2b1">REG_ID</a>) &gt;&gt; 24;
<a name="l00059"></a>00059   <span class="keywordflow">if</span>(<span class="keywordtype">id</span> != <a class="code" href="defs_8h.html#619ae379337e3cb2397ee0b6b4fd8d6b">ioapicid</a>)
<a name="l00060"></a>00060     <a class="code" href="console_8c.html#90f0742d846503e4ed1804f1df421ec6">cprintf</a>(<span class="stringliteral">"ioapicinit: id isn't equal to ioapicid; not a MP\n"</span>);
<a name="l00061"></a>00061 
<a name="l00062"></a>00062   <span class="comment">// Mark all interrupts edge-triggered, active high, disabled,</span>
<a name="l00063"></a>00063   <span class="comment">// and not routed to any CPUs.</span>
<a name="l00064"></a>00064   <span class="keywordflow">for</span>(i = 0; i &lt;= maxintr; i++){
<a name="l00065"></a>00065     <a class="code" href="ioapic_8c.html#e8f07258698cdd9ad5213246150b58dd">ioapicwrite</a>(<a class="code" href="ioapic_8c.html#d31b206e97e5e8cc5c70f8713669b27f">REG_TABLE</a>+2*i, <a class="code" href="ioapic_8c.html#b26e186261a82b907e024126fafbff1f">INT_DISABLED</a> | (<a class="code" href="traps_8h.html#17129100154901eb81be6e438843a0e1">T_IRQ0</a> + i));
<a name="l00066"></a>00066     <a class="code" href="ioapic_8c.html#e8f07258698cdd9ad5213246150b58dd">ioapicwrite</a>(<a class="code" href="ioapic_8c.html#d31b206e97e5e8cc5c70f8713669b27f">REG_TABLE</a>+2*i+1, 0);
<a name="l00067"></a>00067   }
<a name="l00068"></a>00068 }
<a name="l00069"></a>00069 
<a name="l00070"></a>00070 <span class="keywordtype">void</span>
<a name="l00071"></a><a class="code" href="ioapic_8c.html#9688537a0879e9e2ac5a90184e2ef987">00071</a> <a class="code" href="defs_8h.html#63da75c0c2f0b051f2c790aea2116b63">ioapicenable</a>(<span class="keywordtype">int</span> irq, <span class="keywordtype">int</span> <a class="code" href="defs_8h.html#d07bc98847d46ba9772ab5ad4f52e6ec">cpunum</a>)
<a name="l00072"></a>00072 {
<a name="l00073"></a>00073   <span class="keywordflow">if</span>(!<a class="code" href="defs_8h.html#46b52bd30030451d1b65291b77ba05d5">ismp</a>)
<a name="l00074"></a>00074     <span class="keywordflow">return</span>;
<a name="l00075"></a>00075 
<a name="l00076"></a>00076   <span class="comment">// Mark interrupt edge-triggered, active high,</span>
<a name="l00077"></a>00077   <span class="comment">// enabled, and routed to the given cpunum,</span>
<a name="l00078"></a>00078   <span class="comment">// which happens to be that cpu's APIC ID.</span>
<a name="l00079"></a>00079   <a class="code" href="ioapic_8c.html#e8f07258698cdd9ad5213246150b58dd">ioapicwrite</a>(<a class="code" href="ioapic_8c.html#d31b206e97e5e8cc5c70f8713669b27f">REG_TABLE</a>+2*irq, <a class="code" href="traps_8h.html#17129100154901eb81be6e438843a0e1">T_IRQ0</a> + irq);
<a name="l00080"></a>00080   <a class="code" href="ioapic_8c.html#e8f07258698cdd9ad5213246150b58dd">ioapicwrite</a>(<a class="code" href="ioapic_8c.html#d31b206e97e5e8cc5c70f8713669b27f">REG_TABLE</a>+2*irq+1, cpunum &lt;&lt; 24);
<a name="l00081"></a>00081 }
</pre></div></div>
<hr size="1"><address style="text-align: right;"><small>Generated on Fri Jan 7 12:25:49 2011 for xv6 by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.5.6 </small></address>
</body>
</html>
