design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,MAX_FANOUT_CONSTRAINT,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_STRATEGY
/home/cass/projects/IC5-CASS-2024/openlane/hs_ascon,ascon_wrapper,24_11_13_23_52,flow completed,0h28m52s0ms,0h22m2s0ms,104141.97530864197,0.324,52070.98765432098,43.22,-1,1633.12,13871,0,0,0,0,0,0,-1,8,8,0,-1,-1,562117,107714,0.0,-1,-1,-1,0.0,0.0,-1,-1,-1,0.0,402590157.0,0.0,50.03,44.24,21.55,13.82,1.15,11437,15589,81,3528,0,0,0,13372,1758,7,537,240,2725,2330,564,1407,1385,1378,42,14461,4320,80,7351,16871,43083,304291.84,-1,-1,-1,0.00771,0.0076,9.12e-08,-1,-1,-1,7.28,20.0,50.0,20,1,50,153.18,153.6,0.3,1,30,0.52,0,sky130_fd_sc_hd,AREA 3
