
#Circuit Summary:
#---------------
#number of inputs = 60
#number of outputs = 26
#number of gates = 545
#number of wires = 605
#atpg: cputime for reading in circuit ../sample_circuits/c880.ckt: 0.0s 0.0s
#atpg: cputime for levelling circuit ../sample_circuits/c880.ckt: 0.0s 0.0s
#atpg: cputime for rearranging gate inputs ../sample_circuits/c880.ckt: 0.0s 0.0s
#atpg: cputime for creating dummy nodes ../sample_circuits/c880.ckt: 0.0s 0.0s
#atpg: cputime for generating fault list ../sample_circuits/c880.ckt: 0.0s 0.0s
T'111000111011111011000111010010111100111111000111010101010010 0'
T'111001110111110001100001100110000000111111000100010010100101 1'
T'111010010011110001000100000010011011110110111111001011011110 1'
T'011100011110100011110011000111010110111110101100011010100110 0'
T'111100000110000101000001010110000111111011011010010000100101 0'
T'011101010111100110100100101101000010100111001110111101101010 1'
T'100110110110011010111000101100111111110100001100001101100011 0'
T'111000101101010010010100110110110001010111011010101111111001 1'
T'111000001100001010101000100011011110110101101100111011101110 1'
T'111111010100011100001010100000011100011000001101101010100101 1'
T'011110110101110011001000000011001110011001001000101111101101 1'
T'111011011110101100111101001110000101001010000111100100000111 1'
T'111001000100111011101101000111000100100100110011001101000001 1'
T'010111111000100100001101111000010010101001111100010100010101 1'
T'110101101001111000011010010110110110111010101101100000011101 1'
T'111100111101101100011111001010111000101100011101100000100100 1'
T'101100000100010010100111111101111011010000101110100011110001 1'
T'111110110110010110111010100001011000010001000101110001011010 1'
T'111101100000101100011000101100000010000001011100011111001110 1'
T'011110010010011111011000001001101101000011110001111011011010 1'
T'011100001001110010010001000110110000000100010011000001101011 1'
T'101001001100100110111010011010010010001001001010111010011110 1'
T'011111001111001010101011100111001001101110011010010110010000 1'
T'111100000011011101111010111011011110110101001011100100101000 1'
T'110100111110011010110010100110010011001000010010001111101000 1'
T'100110000011111000001000101100011110101000100001100111000000 1'
T'111101111100001110010011011101110000111000011101000111111000 1'
T'111100110101111101100011111111000011101011011011100111000001 1'
T'110111011000011110001011001111010000100001011101100010111111 1'
T'001110111000011101010111001111110000100000000011011110011110 1'
T'001110110000111101011100001101010101000001001001010111010111 1'
T'000101110100011011110010101111110101001100000000001011110100 1'
T'101101010111100001001111100110011100101100100111001010110101 1'
T'101100010100011111011001000100001101111001001101101011111000 1'
T'010011100110001011000010011110100100011000101000100001000110 0'
T'100111110101011001010100011110111101000010111000101111100010 1'
T'000111111110011111011110111010101100111010110101001100111010 0'
T'001011000000111100101000111101110110010010010010001101110010 0'
T'000111110110100000011010111100111111100111110010011110101110 0'
T'110011101011101111101110100011100011000101111001111011001001 1'
T'100011111010001011000000110100111101000111111110001101110001 1'
T'100111111101010101001100001111110001011101000000100010110010 1'
T'001111100111110011010010100000011001110101000101011010000100 1'
T'001111100110100110111000000010110100011100111000000100110110 0'
T'110011101101010101111111110000000111110000101100011010101101 1'
T'100001110100011111100111000001011001011011010111000011011010 0'
T'111100110100001011001011110000000011101000110010001011001101 1'
T'101110110111111101111110011000100010111011100101101010101001 1'
T'101111010110111000000111011111100010101011000000001111101101 1'
T'111101011100110101110000011010000110011011001001001111100001 1'
T'001111111100001110010100111000010111001010000110111110010100 1'
T'110110110101111101111110000000001000101111100000010011010100 1'
T'001110010011011101010001000000100000000011000001101011011001 1'
T'001110011111011110000001000000011000000000000000000011000101 1'
T'001110111010011111100101100000010000000100000001000011000101 1'
T'111111110111111011010110010011111100010110101010001001001100 0'
T'100100010111110000101110001010001011000001110100110110110011 1'
T'100111010110111101110111111101001110111001101011110001110011 1'
T'111110110010000111011000101110100101011111001001000110001101 1'
T'010111101111110111110110111000100010001100110001001001011001 1'
T'000001101111100011010101100110111111001110000101001000001000 0'
T'001111011000101101010110010000100111000001011010010010010010 1'
T'001110110110011100011010011111111111011100110100101100100000 0'
T'101000111101111101001101011011011001111000101111011000111011 0'
T'001110011011111010100011000101010001100010000000111010001011 1'
T'000000000110010011011001001100110111011011000000001101000111 0'
T'101001100110011010001010100101111001011101010011110110010001 1'
T'110100000010101001110110000011110111110101101011100000000110 0'
T'110101100000100010111010010000100101000100101010100001011001 0'
T'111010010111110100101100110011110100100001011100100000110101 0'
T'110001010000110000010011111110001000110100001011100001011010 0'
T'110111011111010001010101011001100101101001000011000110100001 1'
T'111111110110111010000010100001011100011001011111001100000001 1'
T'001111010100110110010100000010111001101000011111100101011100 1'
T'011110010110111110110011000001100111011100101010100101001000 1'
T'001110110110100011101010100001001011011110101111101100011100 1'
T'101110010101101010000010101001001010011101011010000100110100 1'
T'101111010101100101001111100010001100100111001100100011001101 1'
T'111001010110000100010110001101110000101011110100100100000101 1'
T'100110010100010111011000000101110101100010100100001101001110 1'
T'011000110010110010100110010010101101110001011011101101001001 1'
T'000000100010100000011101011100001101100110111010100100110001 1'
T'000011010000100100100111111100010110110000110001000101111000 0'
T'110110110000111010111110100000001100000101001101100011101011 1'
T'010101100000101001101011110101111101000010110111100001100010 1'
T'001010100000110010111110110000111101011110000110110000011010 1'
T'010101000001001001011011010110100100110100010111011000111001 0'
T'110101000000110000110011100101001100101111011001100000010100 0'
T'111001100110101000101001010001110101101001101111100001011101 1'
T'001010100101101110010000010001100001011000000101110001101101 0'
T'000000010011111101101000001000011100100101011110001001100001 0'
T'111011000100101110111101101100000111000101100110010000110101 1'
T'111111000100101000100101100100111010100111111011001000011001 1'
T'001001010100111011010100100001101101101001101100001010001000 1'
T'111010001101110111001111111010001001100011101110100011100010 0'
T'111100010110000100101011011100100011011011111111101110111101 1'
T'101111111110001100101010001000000001011010111001001110111100 1'
T'110011111111111011111001001110011101100111000110001101101011 1'
T'110101111111110100000110010111010001011011010000001110110101 1'
T'101011111100000010101110101111010101101001000100101010111001 1'
T'111011111100101111101111001011110011000011100011101010011101 1'
T'100111011100101100110110000000101011101011001110000100000000 1'
T'101110001111110011010101100111110111111110000101100110110101 0'
T'110111101000111110110110000000110000000110110010101010000101 0'
T'000011110001101010100001010001001011000000000111000110100110 0'
T'100110101110001100101000000001010111100110011101100010010101 1'
T'111011001110101100101000001011100100001110111101000011100100 1'
T'101011101110101111010000000001010000101111011010001100000101 0'
T'111110010110111110110101110010000000101111110110011001001001 1'
T'000011100000101001001011011011000101101000001101111101101010 0'
T'010100011110010000011110100000000101100111011110110011110010 1'
T'100111001000001110100011010111000001110000001000001110100111 1'
T'010001100111000011011110100001010100011110101011001100111100 1'
T'001101011011001110000110000111100111101010001101010100010111 1'

#FAULT COVERAGE RESULTS :
#number of test vectors = 114
#total number of gate faults (uncollapsed) = 2104
#total number of detected faults = 1045
#total gate fault coverage = 49.67%
#number of equivalent gate faults (collapsed) = 2002
#number of equivalent detected faults = 1039
#equivalent gate fault coverage = 51.90%

#atpg: cputime for test pattern generation ../sample_circuits/c880.ckt: 1.0s 1.0s
