Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date              : Thu Aug 14 16:03:38 2025
| Host              : DESKTOP-3S5LN80 running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file qft3_top_pipelined_timing_summary_routed.rpt -pb qft3_top_pipelined_timing_summary_routed.pb -rpx qft3_top_pipelined_timing_summary_routed.rpx -warn_on_violation
| Design            : qft3_top_pipelined
| Device            : xczu7eg-ffvf1517
| Speed File        : -1LV  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : I
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description            Violations  
---------  --------  ---------------------  ----------  
SYNTH-9    Warning   Small multiplier       192         
TIMING-16  Warning   Large setup violation  131         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.957     -383.599                    172                 4422        0.011        0.000                      0                 4422        1.714        0.000                       0                  2631  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)         Period(ns)      Frequency(MHz)
-----    ------------         ----------      --------------
sys_clk  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk            -3.957     -333.371                    157                 4407        0.011        0.000                      0                 4407        1.714        0.000                       0                  2631  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk            sys_clk                 -3.407      -50.227                     15                   15        0.098        0.000                      0                   15  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :          157  Failing Endpoints,  Worst Slack       -3.957ns,  Total Violation     -333.371ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.714ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.957ns  (required time - arrival time)
  Source:                 f000_i_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            f000_i[0]
                            (output port clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.806ns  (logic 3.042ns (79.924%)  route 0.764ns (20.076%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -4.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.000 - 5.000 ) 
    Source Clock Delay      (SCD):    4.116ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.999ns (routing 1.101ns, distribution 1.898ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AP25                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP25                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.586     0.586 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.586    clk_IBUF_inst/OUT
    AP25                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.484     1.070    clk_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.047     1.117 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=2630, routed)        2.999     4.116    clk_IBUF_BUFG
    SLICE_X99Y356        FDRE                                         r  f000_i_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y356        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.134     4.250 r  f000_i_reg_reg[0]/Q
                         net (fo=1, routed)           0.764     5.014    f000_i_OBUF[0]
    B15                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.908     7.922 r  f000_i_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.922    f000_i[0]
    B15                                                               r  f000_i[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
                         clock pessimism              0.000     5.000    
                         clock uncertainty           -0.035     4.965    
                         output delay                -1.000     3.965    
  -------------------------------------------------------------------
                         required time                          3.965    
                         arrival time                          -7.922    
  -------------------------------------------------------------------
                         slack                                 -3.957    

Slack (VIOLATED) :        -3.929ns  (required time - arrival time)
  Source:                 final_swap/out_001_i_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            f001_i[4]
                            (output port clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.788ns  (logic 3.026ns (79.886%)  route 0.762ns (20.114%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -4.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.000 - 5.000 ) 
    Source Clock Delay      (SCD):    4.105ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.988ns (routing 1.101ns, distribution 1.887ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AP25                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP25                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.586     0.586 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.586    clk_IBUF_inst/OUT
    AP25                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.484     1.070    clk_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.047     1.117 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=2630, routed)        2.988     4.105    final_swap/clk_IBUF_BUFG
    SLICE_X99Y324        FDRE                                         r  final_swap/out_001_i_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y324        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.134     4.239 r  final_swap/out_001_i_reg_reg[4]/Q
                         net (fo=1, routed)           0.762     5.001    f001_i_OBUF[4]
    G15                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.892     7.893 r  f001_i_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.893    f001_i[4]
    G15                                                               r  f001_i[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
                         clock pessimism              0.000     5.000    
                         clock uncertainty           -0.035     4.965    
                         output delay                -1.000     3.965    
  -------------------------------------------------------------------
                         required time                          3.965    
                         arrival time                          -7.893    
  -------------------------------------------------------------------
                         slack                                 -3.929    

Slack (VIOLATED) :        -3.928ns  (required time - arrival time)
  Source:                 f000_i_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            f000_i[2]
                            (output port clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.778ns  (logic 3.049ns (80.702%)  route 0.729ns (19.298%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -4.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.000 - 5.000 ) 
    Source Clock Delay      (SCD):    4.115ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.998ns (routing 1.101ns, distribution 1.897ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AP25                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP25                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.586     0.586 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.586    clk_IBUF_inst/OUT
    AP25                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.484     1.070    clk_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.047     1.117 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=2630, routed)        2.998     4.115    clk_IBUF_BUFG
    SLICE_X99Y352        FDRE                                         r  f000_i_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y352        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.135     4.250 r  f000_i_reg_reg[2]/Q
                         net (fo=1, routed)           0.729     4.979    f000_i_OBUF[2]
    B13                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.914     7.893 r  f000_i_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.893    f000_i[2]
    B13                                                               r  f000_i[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
                         clock pessimism              0.000     5.000    
                         clock uncertainty           -0.035     4.965    
                         output delay                -1.000     3.965    
  -------------------------------------------------------------------
                         required time                          3.965    
                         arrival time                          -7.893    
  -------------------------------------------------------------------
                         slack                                 -3.928    

Slack (VIOLATED) :        -3.928ns  (required time - arrival time)
  Source:                 final_swap/out_001_i_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            f001_i[5]
                            (output port clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.788ns  (logic 3.028ns (79.934%)  route 0.760ns (20.066%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -4.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.000 - 5.000 ) 
    Source Clock Delay      (SCD):    4.105ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.988ns (routing 1.101ns, distribution 1.887ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AP25                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP25                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.586     0.586 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.586    clk_IBUF_inst/OUT
    AP25                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.484     1.070    clk_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.047     1.117 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=2630, routed)        2.988     4.105    final_swap/clk_IBUF_BUFG
    SLICE_X99Y324        FDRE                                         r  final_swap/out_001_i_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y324        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.135     4.240 r  final_swap/out_001_i_reg_reg[5]/Q
                         net (fo=1, routed)           0.760     5.000    f001_i_OBUF[5]
    F15                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.893     7.892 r  f001_i_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.892    f001_i[5]
    F15                                                               r  f001_i[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
                         clock pessimism              0.000     5.000    
                         clock uncertainty           -0.035     4.965    
                         output delay                -1.000     3.965    
  -------------------------------------------------------------------
                         required time                          3.965    
                         arrival time                          -7.892    
  -------------------------------------------------------------------
                         slack                                 -3.928    

Slack (VIOLATED) :        -3.917ns  (required time - arrival time)
  Source:                 f000_i_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            f000_i[3]
                            (output port clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.766ns  (logic 3.053ns (81.069%)  route 0.713ns (18.931%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -4.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.000 - 5.000 ) 
    Source Clock Delay      (SCD):    4.115ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.998ns (routing 1.101ns, distribution 1.897ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AP25                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP25                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.586     0.586 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.586    clk_IBUF_inst/OUT
    AP25                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.484     1.070    clk_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.047     1.117 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=2630, routed)        2.998     4.115    clk_IBUF_BUFG
    SLICE_X99Y352        FDRE                                         r  f000_i_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y352        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.136     4.251 r  f000_i_reg_reg[3]/Q
                         net (fo=1, routed)           0.713     4.964    f000_i_OBUF[3]
    A13                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.917     7.881 r  f000_i_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.881    f000_i[3]
    A13                                                               r  f000_i[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
                         clock pessimism              0.000     5.000    
                         clock uncertainty           -0.035     4.965    
                         output delay                -1.000     3.965    
  -------------------------------------------------------------------
                         required time                          3.965    
                         arrival time                          -7.881    
  -------------------------------------------------------------------
                         slack                                 -3.917    

Slack (VIOLATED) :        -3.915ns  (required time - arrival time)
  Source:                 f000_i_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            f000_i[4]
                            (output port clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.769ns  (logic 3.040ns (80.659%)  route 0.729ns (19.341%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -4.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.000 - 5.000 ) 
    Source Clock Delay      (SCD):    4.111ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.994ns (routing 1.101ns, distribution 1.893ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AP25                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP25                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.586     0.586 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.586    clk_IBUF_inst/OUT
    AP25                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.484     1.070    clk_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.047     1.117 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=2630, routed)        2.994     4.111    clk_IBUF_BUFG
    SLICE_X99Y346        FDRE                                         r  f000_i_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y346        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.135     4.246 r  f000_i_reg_reg[4]/Q
                         net (fo=1, routed)           0.729     4.975    f000_i_OBUF[4]
    C14                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.905     7.880 r  f000_i_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.880    f000_i[4]
    C14                                                               r  f000_i[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
                         clock pessimism              0.000     5.000    
                         clock uncertainty           -0.035     4.965    
                         output delay                -1.000     3.965    
  -------------------------------------------------------------------
                         required time                          3.965    
                         arrival time                          -7.880    
  -------------------------------------------------------------------
                         slack                                 -3.915    

Slack (VIOLATED) :        -3.907ns  (required time - arrival time)
  Source:                 f000_i_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            f000_i[6]
                            (output port clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.765ns  (logic 3.036ns (80.637%)  route 0.729ns (19.363%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -4.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.000 - 5.000 ) 
    Source Clock Delay      (SCD):    4.107ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.990ns (routing 1.101ns, distribution 1.889ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AP25                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP25                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.586     0.586 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.586    clk_IBUF_inst/OUT
    AP25                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.484     1.070    clk_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.047     1.117 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=2630, routed)        2.990     4.107    clk_IBUF_BUFG
    SLICE_X99Y342        FDRE                                         r  f000_i_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y342        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.135     4.242 r  f000_i_reg_reg[6]/Q
                         net (fo=1, routed)           0.729     4.971    f000_i_OBUF[6]
    D14                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.901     7.872 r  f000_i_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.872    f000_i[6]
    D14                                                               r  f000_i[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
                         clock pessimism              0.000     5.000    
                         clock uncertainty           -0.035     4.965    
                         output delay                -1.000     3.965    
  -------------------------------------------------------------------
                         required time                          3.965    
                         arrival time                          -7.872    
  -------------------------------------------------------------------
                         slack                                 -3.907    

Slack (VIOLATED) :        -3.905ns  (required time - arrival time)
  Source:                 f000_i_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            f000_i[5]
                            (output port clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.758ns  (logic 3.045ns (81.029%)  route 0.713ns (18.971%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -4.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.000 - 5.000 ) 
    Source Clock Delay      (SCD):    4.111ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.994ns (routing 1.101ns, distribution 1.893ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AP25                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP25                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.586     0.586 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.586    clk_IBUF_inst/OUT
    AP25                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.484     1.070    clk_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.047     1.117 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=2630, routed)        2.994     4.111    clk_IBUF_BUFG
    SLICE_X99Y346        FDRE                                         r  f000_i_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y346        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.136     4.247 r  f000_i_reg_reg[5]/Q
                         net (fo=1, routed)           0.713     4.960    f000_i_OBUF[5]
    B14                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.909     7.869 r  f000_i_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.869    f000_i[5]
    B14                                                               r  f000_i[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
                         clock pessimism              0.000     5.000    
                         clock uncertainty           -0.035     4.965    
                         output delay                -1.000     3.965    
  -------------------------------------------------------------------
                         required time                          3.965    
                         arrival time                          -7.869    
  -------------------------------------------------------------------
                         slack                                 -3.905    

Slack (VIOLATED) :        -3.898ns  (required time - arrival time)
  Source:                 final_swap/out_001_i_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            f001_i[0]
                            (output port clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.763ns  (logic 3.034ns (80.628%)  route 0.729ns (19.372%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -4.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.000 - 5.000 ) 
    Source Clock Delay      (SCD):    4.100ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.983ns (routing 1.101ns, distribution 1.882ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AP25                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP25                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.586     0.586 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.586    clk_IBUF_inst/OUT
    AP25                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.484     1.070    clk_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.047     1.117 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=2630, routed)        2.983     4.100    final_swap/clk_IBUF_BUFG
    SLICE_X99Y336        FDRE                                         r  final_swap/out_001_i_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y336        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.135     4.235 r  final_swap/out_001_i_reg_reg[0]/Q
                         net (fo=1, routed)           0.729     4.964    f001_i_OBUF[0]
    E15                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.899     7.863 r  f001_i_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.863    f001_i[0]
    E15                                                               r  f001_i[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
                         clock pessimism              0.000     5.000    
                         clock uncertainty           -0.035     4.965    
                         output delay                -1.000     3.965    
  -------------------------------------------------------------------
                         required time                          3.965    
                         arrival time                          -7.863    
  -------------------------------------------------------------------
                         slack                                 -3.898    

Slack (VIOLATED) :        -3.897ns  (required time - arrival time)
  Source:                 f000_i_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            f000_i[7]
                            (output port clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.755ns  (logic 3.042ns (81.010%)  route 0.713ns (18.990%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -4.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.000 - 5.000 ) 
    Source Clock Delay      (SCD):    4.107ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.990ns (routing 1.101ns, distribution 1.889ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AP25                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP25                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.586     0.586 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.586    clk_IBUF_inst/OUT
    AP25                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.484     1.070    clk_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.047     1.117 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=2630, routed)        2.990     4.107    clk_IBUF_BUFG
    SLICE_X99Y342        FDRE                                         r  f000_i_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y342        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.136     4.243 r  f000_i_reg_reg[7]/Q
                         net (fo=1, routed)           0.713     4.956    f000_i_OBUF[7]
    C13                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.906     7.862 r  f000_i_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.862    f000_i[7]
    C13                                                               r  f000_i[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
                         clock pessimism              0.000     5.000    
                         clock uncertainty           -0.035     4.965    
                         output delay                -1.000     3.965    
  -------------------------------------------------------------------
                         required time                          3.965    
                         arrival time                          -7.862    
  -------------------------------------------------------------------
                         slack                                 -3.897    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 c10_p0/p_ai_bi_s2_comb_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c10_p0/p_ai_bi_s3_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.129ns (47.253%)  route 0.144ns (52.747%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.954ns
    Source Clock Delay      (SCD):    3.255ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Net Delay (Source):      2.512ns (routing 1.007ns, distribution 1.505ns)
  Clock Net Delay (Destination): 2.837ns (routing 1.101ns, distribution 1.736ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AP25                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP25                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.319     0.319 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.319    clk_IBUF_inst/OUT
    AP25                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.319 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.703    clk_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.040     0.743 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=2630, routed)        2.512     3.255    c10_p0/clk_IBUF_BUFG
    SLICE_X66Y223        FDRE                                         r  c10_p0/p_ai_bi_s2_comb_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y223        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.129     3.384 r  c10_p0/p_ai_bi_s2_comb_reg[10]/Q
                         net (fo=1, routed)           0.144     3.528    c10_p0/p_ai_bi_s2_comb_reg_n_0_[10]
    SLICE_X68Y221        FDRE                                         r  c10_p0/p_ai_bi_s3_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AP25                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP25                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.586     0.586 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.586    clk_IBUF_inst/OUT
    AP25                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.484     1.070    clk_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.047     1.117 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=2630, routed)        2.837     3.954    c10_p0/clk_IBUF_BUFG
    SLICE_X68Y221        FDRE                                         r  c10_p0/p_ai_bi_s3_reg[10]/C
                         clock pessimism             -0.554     3.400    
    SLICE_X68Y221        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.117     3.517    c10_p0/p_ai_bi_s3_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.517    
                         arrival time                           3.528    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 i001_r[2]
                            (input port clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            h_q2_p1/alpha_r_s1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.129ns  (logic 0.520ns (12.590%)  route 3.609ns (87.410%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 2.883ns (routing 1.101ns, distribution 1.782ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  0.000     0.000    
    J14                                               0.000     0.000 r  i001_r[2] (IN)
                         net (fo=0)                   0.000     0.000    i001_r_IBUF[2]_inst/I
    J14                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.520     0.520 r  i001_r_IBUF[2]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.520    i001_r_IBUF[2]_inst/OUT
    J14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.520 r  i001_r_IBUF[2]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           3.609     4.129    h_q2_p1/alpha_r_s1_reg[7]_0[2]
    SLICE_X70Y251        FDRE                                         r  h_q2_p1/alpha_r_s1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AP25                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP25                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.586     0.586 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.586    clk_IBUF_inst/OUT
    AP25                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.484     1.070    clk_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.047     1.117 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=2630, routed)        2.883     4.000    h_q2_p1/clk_IBUF_BUFG
    SLICE_X70Y251        FDRE                                         r  h_q2_p1/alpha_r_s1_reg[2]/C
                         clock pessimism              0.000     4.000    
    SLICE_X70Y251        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.116     4.116    h_q2_p1/alpha_r_s1_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.116    
                         arrival time                           4.129    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 h_q2_p0/sub_i_s2_comb_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            h_q2_p0/sub_i_s3_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.129ns (47.602%)  route 0.142ns (52.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.929ns
    Source Clock Delay      (SCD):    3.246ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Net Delay (Source):      2.503ns (routing 1.007ns, distribution 1.496ns)
  Clock Net Delay (Destination): 2.812ns (routing 1.101ns, distribution 1.711ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AP25                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP25                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.319     0.319 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.319    clk_IBUF_inst/OUT
    AP25                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.319 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.703    clk_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.040     0.743 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=2630, routed)        2.503     3.246    h_q2_p0/clk_IBUF_BUFG
    SLICE_X66Y210        FDRE                                         r  h_q2_p0/sub_i_s2_comb_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y210        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.129     3.375 r  h_q2_p0/sub_i_s2_comb_reg[8]/Q
                         net (fo=1, routed)           0.142     3.517    h_q2_p0/sub_i_s2_comb[8]
    SLICE_X67Y210        FDRE                                         r  h_q2_p0/sub_i_s3_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AP25                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP25                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.586     0.586 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.586    clk_IBUF_inst/OUT
    AP25                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.484     1.070    clk_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.047     1.117 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=2630, routed)        2.812     3.929    h_q2_p0/clk_IBUF_BUFG
    SLICE_X67Y210        FDRE                                         r  h_q2_p0/sub_i_s3_reg[8]/C
                         clock pessimism             -0.554     3.375    
    SLICE_X67Y210        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.116     3.491    h_q2_p0/sub_i_s3_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.491    
                         arrival time                           3.517    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 i111_r[5]
                            (input port clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            h_q2_p3/beta_r_s1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.342ns  (logic 0.164ns (6.993%)  route 2.178ns (93.007%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        2.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.272ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.561ns (routing 0.601ns, distribution 0.960ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  0.000     0.000    
    L18                                               0.000     0.000 r  i111_r[5] (IN)
                         net (fo=0)                   0.000     0.000    i111_r_IBUF[5]_inst/I
    L18                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.164     0.164 r  i111_r_IBUF[5]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.164    i111_r_IBUF[5]_inst/OUT
    L18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.164 r  i111_r_IBUF[5]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.178     2.342    h_q2_p3/D[5]
    SLICE_X66Y243        FDRE                                         r  h_q2_p3/beta_r_s1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AP25                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP25                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.379     0.379 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.379    clk_IBUF_inst/OUT
    AP25                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.379 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.306     0.685    clk_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.711 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=2630, routed)        1.561     2.272    h_q2_p3/clk_IBUF_BUFG
    SLICE_X66Y243        FDRE                                         r  h_q2_p3/beta_r_s1_reg[5]/C
                         clock pessimism              0.000     2.272    
    SLICE_X66Y243        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.044     2.316    h_q2_p3/beta_r_s1_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.316    
                         arrival time                           2.342    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 h_q1_p2/sub_r_s2_comb_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            h_q1_p2/sub_r_s3_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.129ns (50.588%)  route 0.126ns (49.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.082ns
    Source Clock Delay      (SCD):    3.413ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Net Delay (Source):      2.670ns (routing 1.007ns, distribution 1.663ns)
  Clock Net Delay (Destination): 2.966ns (routing 1.101ns, distribution 1.865ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AP25                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP25                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.319     0.319 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.319    clk_IBUF_inst/OUT
    AP25                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.319 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.703    clk_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.040     0.743 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=2630, routed)        2.670     3.413    h_q1_p2/clk_IBUF_BUFG
    SLICE_X64Y204        FDRE                                         r  h_q1_p2/sub_r_s2_comb_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y204        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.129     3.542 r  h_q1_p2/sub_r_s2_comb_reg[7]/Q
                         net (fo=1, routed)           0.126     3.668    h_q1_p2/sub_r_s2_comb_reg_n_0_[7]
    SLICE_X63Y204        FDRE                                         r  h_q1_p2/sub_r_s3_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AP25                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP25                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.586     0.586 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.586    clk_IBUF_inst/OUT
    AP25                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.484     1.070    clk_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.047     1.117 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=2630, routed)        2.966     4.082    h_q1_p2/clk_IBUF_BUFG
    SLICE_X63Y204        FDRE                                         r  h_q1_p2/sub_r_s3_reg[7]/C
                         clock pessimism             -0.559     3.524    
    SLICE_X63Y204        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.117     3.641    h_q1_p2/sub_r_s3_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.641    
                         arrival time                           3.668    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 h_q1_p3/sub_i_s2_comb_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            h_q1_p3/sub_i_s3_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.129ns (45.423%)  route 0.155ns (54.577%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.962ns
    Source Clock Delay      (SCD):    3.268ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Net Delay (Source):      2.525ns (routing 1.007ns, distribution 1.518ns)
  Clock Net Delay (Destination): 2.845ns (routing 1.101ns, distribution 1.744ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AP25                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP25                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.319     0.319 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.319    clk_IBUF_inst/OUT
    AP25                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.319 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.703    clk_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.040     0.743 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=2630, routed)        2.525     3.268    h_q1_p3/clk_IBUF_BUFG
    SLICE_X73Y211        FDRE                                         r  h_q1_p3/sub_i_s2_comb_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y211        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.129     3.397 r  h_q1_p3/sub_i_s2_comb_reg[0]/Q
                         net (fo=1, routed)           0.155     3.552    h_q1_p3/sub_i_s2_comb_reg_n_0_[0]
    SLICE_X72Y211        FDRE                                         r  h_q1_p3/sub_i_s3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AP25                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP25                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.586     0.586 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.586    clk_IBUF_inst/OUT
    AP25                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.484     1.070    clk_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.047     1.117 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=2630, routed)        2.845     3.962    h_q1_p3/clk_IBUF_BUFG
    SLICE_X72Y211        FDRE                                         r  h_q1_p3/sub_i_s3_reg[0]/C
                         clock pessimism             -0.554     3.408    
    SLICE_X72Y211        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.116     3.524    h_q1_p3/sub_i_s3_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.524    
                         arrival time                           3.552    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 h_q1_p3/add_i_s2_comb_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            h_q1_p3/add_i_s3_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.129ns (54.894%)  route 0.106ns (45.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.923ns
    Source Clock Delay      (SCD):    3.280ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Net Delay (Source):      2.537ns (routing 1.007ns, distribution 1.530ns)
  Clock Net Delay (Destination): 2.806ns (routing 1.101ns, distribution 1.705ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AP25                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP25                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.319     0.319 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.319    clk_IBUF_inst/OUT
    AP25                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.319 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.703    clk_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.040     0.743 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=2630, routed)        2.537     3.280    h_q1_p3/clk_IBUF_BUFG
    SLICE_X74Y212        FDRE                                         r  h_q1_p3/add_i_s2_comb_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y212        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.129     3.409 r  h_q1_p3/add_i_s2_comb_reg[7]/Q
                         net (fo=1, routed)           0.106     3.515    h_q1_p3/add_i_s2_comb_reg_n_0_[7]
    SLICE_X76Y212        FDRE                                         r  h_q1_p3/add_i_s3_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AP25                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP25                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.586     0.586 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.586    clk_IBUF_inst/OUT
    AP25                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.484     1.070    clk_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.047     1.117 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=2630, routed)        2.806     3.923    h_q1_p3/clk_IBUF_BUFG
    SLICE_X76Y212        FDRE                                         r  h_q1_p3/add_i_s3_reg[7]/C
                         clock pessimism             -0.554     3.369    
    SLICE_X76Y212        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.117     3.486    h_q1_p3/add_i_s3_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.486    
                         arrival time                           3.515    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 c20_p0/p_ai_bi_s2_comb_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c20_p0/p_ai_bi_s3_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.128ns (53.556%)  route 0.111ns (46.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.914ns
    Source Clock Delay      (SCD):    3.269ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Net Delay (Source):      2.526ns (routing 1.007ns, distribution 1.519ns)
  Clock Net Delay (Destination): 2.797ns (routing 1.101ns, distribution 1.696ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AP25                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP25                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.319     0.319 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.319    clk_IBUF_inst/OUT
    AP25                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.319 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.703    clk_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.040     0.743 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=2630, routed)        2.526     3.269    c20_p0/clk_IBUF_BUFG
    SLICE_X70Y215        FDRE                                         r  c20_p0/p_ai_bi_s2_comb_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y215        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.128     3.397 r  c20_p0/p_ai_bi_s2_comb_reg[9]/Q
                         net (fo=1, routed)           0.111     3.508    c20_p0/p_ai_bi_s2_comb_reg_n_0_[9]
    SLICE_X69Y215        FDRE                                         r  c20_p0/p_ai_bi_s3_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AP25                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP25                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.586     0.586 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.586    clk_IBUF_inst/OUT
    AP25                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.484     1.070    clk_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.047     1.117 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=2630, routed)        2.797     3.914    c20_p0/clk_IBUF_BUFG
    SLICE_X69Y215        FDRE                                         r  c20_p0/p_ai_bi_s3_reg[9]/C
                         clock pessimism             -0.554     3.360    
    SLICE_X69Y215        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.117     3.477    c20_p0/p_ai_bi_s3_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.477    
                         arrival time                           3.508    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 c20_p1/p_ar_br_s2_comb_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c20_p1/p_ar_br_s3_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.129ns (45.105%)  route 0.157ns (54.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.970ns
    Source Clock Delay      (SCD):    3.279ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Net Delay (Source):      2.536ns (routing 1.007ns, distribution 1.529ns)
  Clock Net Delay (Destination): 2.853ns (routing 1.101ns, distribution 1.752ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AP25                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP25                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.319     0.319 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.319    clk_IBUF_inst/OUT
    AP25                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.319 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.703    clk_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.040     0.743 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=2630, routed)        2.536     3.279    c20_p1/clk_IBUF_BUFG
    SLICE_X73Y219        FDRE                                         r  c20_p1/p_ar_br_s2_comb_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y219        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.129     3.408 r  c20_p1/p_ar_br_s2_comb_reg[10]/Q
                         net (fo=1, routed)           0.157     3.565    c20_p1/p_ar_br_s2_comb_reg_n_0_[10]
    SLICE_X72Y217        FDRE                                         r  c20_p1/p_ar_br_s3_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AP25                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP25                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.586     0.586 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.586    clk_IBUF_inst/OUT
    AP25                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.484     1.070    clk_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.047     1.117 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=2630, routed)        2.853     3.970    c20_p1/clk_IBUF_BUFG
    SLICE_X72Y217        FDRE                                         r  c20_p1/p_ar_br_s3_reg[10]/C
                         clock pessimism             -0.554     3.416    
    SLICE_X72Y217        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.117     3.533    c20_p1/p_ar_br_s3_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.533    
                         arrival time                           3.565    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 h_q1_p3/sub_i_s2_comb_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            h_q1_p3/sub_i_s3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.129ns (44.483%)  route 0.161ns (55.517%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.962ns
    Source Clock Delay      (SCD):    3.268ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Net Delay (Source):      2.525ns (routing 1.007ns, distribution 1.518ns)
  Clock Net Delay (Destination): 2.845ns (routing 1.101ns, distribution 1.744ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AP25                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP25                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.319     0.319 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.319    clk_IBUF_inst/OUT
    AP25                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.319 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.703    clk_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.040     0.743 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=2630, routed)        2.525     3.268    h_q1_p3/clk_IBUF_BUFG
    SLICE_X73Y211        FDRE                                         r  h_q1_p3/sub_i_s2_comb_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y211        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.129     3.397 r  h_q1_p3/sub_i_s2_comb_reg[3]/Q
                         net (fo=1, routed)           0.161     3.558    h_q1_p3/sub_i_s2_comb_reg_n_0_[3]
    SLICE_X72Y211        FDRE                                         r  h_q1_p3/sub_i_s3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AP25                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP25                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.586     0.586 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.586    clk_IBUF_inst/OUT
    AP25                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.484     1.070    clk_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.047     1.117 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=2630, routed)        2.845     3.962    h_q1_p3/clk_IBUF_BUFG
    SLICE_X72Y211        FDRE                                         r  h_q1_p3/sub_i_s3_reg[3]/C
                         clock pessimism             -0.554     3.408    
    SLICE_X72Y211        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.117     3.525    h_q1_p3/sub_i_s3_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.525    
                         arrival time                           3.558    
  -------------------------------------------------------------------
                         slack                                  0.033    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     SRL16E/CLK  n/a            1.572         5.000       3.428      SLICE_X67Y215  s1_passthru_s2_i_reg[5][5][0]_srl10___s1_passthru_s2_r_reg_r_4/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.572         5.000       3.428      SLICE_X67Y215  s1_passthru_s2_i_reg[5][5][1]_srl10___s1_passthru_s2_r_reg_r_4/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.572         5.000       3.428      SLICE_X67Y215  s1_passthru_s2_i_reg[5][5][2]_srl10___s1_passthru_s2_r_reg_r_4/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.572         5.000       3.428      SLICE_X67Y215  s1_passthru_s2_i_reg[5][5][3]_srl10___s1_passthru_s2_r_reg_r_4/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.572         5.000       3.428      SLICE_X67Y215  s1_passthru_s2_i_reg[5][5][4]_srl10___s1_passthru_s2_r_reg_r_4/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.572         5.000       3.428      SLICE_X67Y215  s1_passthru_s2_i_reg[5][5][5]_srl10___s1_passthru_s2_r_reg_r_4/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.572         5.000       3.428      SLICE_X67Y215  s1_passthru_s2_i_reg[5][5][6]_srl10___s1_passthru_s2_r_reg_r_4/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.572         5.000       3.428      SLICE_X67Y215  s1_passthru_s2_i_reg[5][5][7]_srl10___s1_passthru_s2_r_reg_r_4/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.572         5.000       3.428      SLICE_X71Y228  s1_passthru_s2_r_reg[5][5][0]_srl10___s1_passthru_s2_r_reg_r_4/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.572         5.000       3.428      SLICE_X74Y224  s1_passthru_s2_r_reg[5][5][1]_srl10___s1_passthru_s2_r_reg_r_4/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.786         2.500       1.714      SLICE_X67Y215  s1_passthru_s2_i_reg[5][5][0]_srl10___s1_passthru_s2_r_reg_r_4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.786         2.500       1.714      SLICE_X67Y215  s1_passthru_s2_i_reg[5][5][0]_srl10___s1_passthru_s2_r_reg_r_4/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.786         2.500       1.714      SLICE_X67Y215  s1_passthru_s2_i_reg[5][5][1]_srl10___s1_passthru_s2_r_reg_r_4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.786         2.500       1.714      SLICE_X67Y215  s1_passthru_s2_i_reg[5][5][1]_srl10___s1_passthru_s2_r_reg_r_4/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.786         2.500       1.714      SLICE_X67Y215  s1_passthru_s2_i_reg[5][5][2]_srl10___s1_passthru_s2_r_reg_r_4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.786         2.500       1.714      SLICE_X67Y215  s1_passthru_s2_i_reg[5][5][2]_srl10___s1_passthru_s2_r_reg_r_4/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.786         2.500       1.714      SLICE_X67Y215  s1_passthru_s2_i_reg[5][5][3]_srl10___s1_passthru_s2_r_reg_r_4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.786         2.500       1.714      SLICE_X67Y215  s1_passthru_s2_i_reg[5][5][3]_srl10___s1_passthru_s2_r_reg_r_4/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.786         2.500       1.714      SLICE_X67Y215  s1_passthru_s2_i_reg[5][5][4]_srl10___s1_passthru_s2_r_reg_r_4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.786         2.500       1.714      SLICE_X67Y215  s1_passthru_s2_i_reg[5][5][4]_srl10___s1_passthru_s2_r_reg_r_4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.786         2.500       1.714      SLICE_X67Y215  s1_passthru_s2_i_reg[5][5][0]_srl10___s1_passthru_s2_r_reg_r_4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.786         2.500       1.714      SLICE_X67Y215  s1_passthru_s2_i_reg[5][5][0]_srl10___s1_passthru_s2_r_reg_r_4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.786         2.500       1.714      SLICE_X67Y215  s1_passthru_s2_i_reg[5][5][1]_srl10___s1_passthru_s2_r_reg_r_4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.786         2.500       1.714      SLICE_X67Y215  s1_passthru_s2_i_reg[5][5][1]_srl10___s1_passthru_s2_r_reg_r_4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.786         2.500       1.714      SLICE_X67Y215  s1_passthru_s2_i_reg[5][5][2]_srl10___s1_passthru_s2_r_reg_r_4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.786         2.500       1.714      SLICE_X67Y215  s1_passthru_s2_i_reg[5][5][2]_srl10___s1_passthru_s2_r_reg_r_4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.786         2.500       1.714      SLICE_X67Y215  s1_passthru_s2_i_reg[5][5][3]_srl10___s1_passthru_s2_r_reg_r_4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.786         2.500       1.714      SLICE_X67Y215  s1_passthru_s2_i_reg[5][5][3]_srl10___s1_passthru_s2_r_reg_r_4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.786         2.500       1.714      SLICE_X67Y215  s1_passthru_s2_i_reg[5][5][4]_srl10___s1_passthru_s2_r_reg_r_4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.786         2.500       1.714      SLICE_X67Y215  s1_passthru_s2_i_reg[5][5][4]_srl10___s1_passthru_s2_r_reg_r_4/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           15  Failing Endpoints,  Worst Slack       -3.407ns,  Total Violation      -50.227ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.407ns  (required time - arrival time)
  Source:                 rst_n
                            (input port clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rst_sync_reg2_reg_replica_10/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.632ns  (logic 0.575ns (8.663%)  route 6.057ns (91.337%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        3.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.356ns = ( 8.356 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.613ns (routing 1.007ns, distribution 1.606ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  5.000     5.000    
    AL26                                              0.000     5.000 r  rst_n (IN)
                         net (fo=0)                   0.000     5.000    rst_n_IBUF_inst/I
    AL26                 INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.575     5.575 r  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.575    rst_n_IBUF_inst/OUT
    AL26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     5.575 r  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=15, routed)          6.057    11.632    rst_n_IBUF
    SLICE_X68Y196        FDCE                                         f  rst_sync_reg2_reg_replica_10/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    AP25                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_IBUF_inst/I
    AP25                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.319     5.319 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.319    clk_IBUF_inst/OUT
    AP25                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.319 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     5.703    clk_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.040     5.743 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=2630, routed)        2.613     8.356    clk_IBUF_BUFG
    SLICE_X68Y196        FDCE                                         r  rst_sync_reg2_reg_replica_10/C
                         clock pessimism              0.000     8.356    
                         clock uncertainty           -0.035     8.320    
    SLICE_X68Y196        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.095     8.225    rst_sync_reg2_reg_replica_10
  -------------------------------------------------------------------
                         required time                          8.225    
                         arrival time                         -11.632    
  -------------------------------------------------------------------
                         slack                                 -3.407    

Slack (VIOLATED) :        -3.393ns  (required time - arrival time)
  Source:                 rst_n
                            (input port clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rst_sync_reg2_reg_replica_11/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.533ns  (logic 0.575ns (8.794%)  route 5.958ns (91.206%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        3.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.271ns = ( 8.271 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.528ns (routing 1.007ns, distribution 1.521ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  5.000     5.000    
    AL26                                              0.000     5.000 r  rst_n (IN)
                         net (fo=0)                   0.000     5.000    rst_n_IBUF_inst/I
    AL26                 INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.575     5.575 r  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.575    rst_n_IBUF_inst/OUT
    AL26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     5.575 r  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=15, routed)          5.958    11.533    rst_n_IBUF
    SLICE_X66Y189        FDCE                                         f  rst_sync_reg2_reg_replica_11/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    AP25                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_IBUF_inst/I
    AP25                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.319     5.319 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.319    clk_IBUF_inst/OUT
    AP25                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.319 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     5.703    clk_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.040     5.743 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=2630, routed)        2.528     8.271    clk_IBUF_BUFG
    SLICE_X66Y189        FDCE                                         r  rst_sync_reg2_reg_replica_11/C
                         clock pessimism              0.000     8.271    
                         clock uncertainty           -0.035     8.235    
    SLICE_X66Y189        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.095     8.140    rst_sync_reg2_reg_replica_11
  -------------------------------------------------------------------
                         required time                          8.140    
                         arrival time                         -11.533    
  -------------------------------------------------------------------
                         slack                                 -3.393    

Slack (VIOLATED) :        -3.378ns  (required time - arrival time)
  Source:                 rst_n
                            (input port clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rst_sync_reg1_reg/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.624ns  (logic 0.575ns (8.674%)  route 6.049ns (91.326%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        3.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.376ns = ( 8.376 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.633ns (routing 1.007ns, distribution 1.626ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  5.000     5.000    
    AL26                                              0.000     5.000 r  rst_n (IN)
                         net (fo=0)                   0.000     5.000    rst_n_IBUF_inst/I
    AL26                 INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.575     5.575 r  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.575    rst_n_IBUF_inst/OUT
    AL26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     5.575 r  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=15, routed)          6.049    11.624    rst_n_IBUF
    SLICE_X66Y114        FDCE                                         f  rst_sync_reg1_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    AP25                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_IBUF_inst/I
    AP25                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.319     5.319 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.319    clk_IBUF_inst/OUT
    AP25                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.319 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     5.703    clk_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.040     5.743 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=2630, routed)        2.633     8.376    clk_IBUF_BUFG
    SLICE_X66Y114        FDCE                                         r  rst_sync_reg1_reg/C
                         clock pessimism              0.000     8.376    
                         clock uncertainty           -0.035     8.340    
    SLICE_X66Y114        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.095     8.245    rst_sync_reg1_reg
  -------------------------------------------------------------------
                         required time                          8.245    
                         arrival time                         -11.624    
  -------------------------------------------------------------------
                         slack                                 -3.378    

Slack (VIOLATED) :        -3.378ns  (required time - arrival time)
  Source:                 rst_n
                            (input port clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rst_sync_reg2_reg/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.624ns  (logic 0.575ns (8.674%)  route 6.049ns (91.326%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        3.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.376ns = ( 8.376 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.633ns (routing 1.007ns, distribution 1.626ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  5.000     5.000    
    AL26                                              0.000     5.000 r  rst_n (IN)
                         net (fo=0)                   0.000     5.000    rst_n_IBUF_inst/I
    AL26                 INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.575     5.575 r  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.575    rst_n_IBUF_inst/OUT
    AL26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     5.575 r  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=15, routed)          6.049    11.624    rst_n_IBUF
    SLICE_X66Y114        FDCE                                         f  rst_sync_reg2_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    AP25                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_IBUF_inst/I
    AP25                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.319     5.319 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.319    clk_IBUF_inst/OUT
    AP25                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.319 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     5.703    clk_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.040     5.743 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=2630, routed)        2.633     8.376    clk_IBUF_BUFG
    SLICE_X66Y114        FDCE                                         r  rst_sync_reg2_reg/C
                         clock pessimism              0.000     8.376    
                         clock uncertainty           -0.035     8.340    
    SLICE_X66Y114        FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.095     8.245    rst_sync_reg2_reg
  -------------------------------------------------------------------
                         required time                          8.245    
                         arrival time                         -11.624    
  -------------------------------------------------------------------
                         slack                                 -3.378    

Slack (VIOLATED) :        -3.376ns  (required time - arrival time)
  Source:                 rst_n
                            (input port clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rst_sync_reg2_reg_replica_7/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.505ns  (logic 0.575ns (8.832%)  route 5.931ns (91.168%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        3.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.260ns = ( 8.260 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.517ns (routing 1.007ns, distribution 1.510ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  5.000     5.000    
    AL26                                              0.000     5.000 r  rst_n (IN)
                         net (fo=0)                   0.000     5.000    rst_n_IBUF_inst/I
    AL26                 INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.575     5.575 r  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.575    rst_n_IBUF_inst/OUT
    AL26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     5.575 r  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=15, routed)          5.931    11.505    rst_n_IBUF
    SLICE_X67Y217        FDCE                                         f  rst_sync_reg2_reg_replica_7/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    AP25                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_IBUF_inst/I
    AP25                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.319     5.319 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.319    clk_IBUF_inst/OUT
    AP25                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.319 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     5.703    clk_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.040     5.743 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=2630, routed)        2.517     8.260    clk_IBUF_BUFG
    SLICE_X67Y217        FDCE                                         r  rst_sync_reg2_reg_replica_7/C
                         clock pessimism              0.000     8.260    
                         clock uncertainty           -0.035     8.224    
    SLICE_X67Y217        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.095     8.129    rst_sync_reg2_reg_replica_7
  -------------------------------------------------------------------
                         required time                          8.129    
                         arrival time                         -11.505    
  -------------------------------------------------------------------
                         slack                                 -3.376    

Slack (VIOLATED) :        -3.370ns  (required time - arrival time)
  Source:                 rst_n
                            (input port clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rst_sync_reg2_reg_replica_3/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.580ns  (logic 0.575ns (8.731%)  route 6.006ns (91.269%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        3.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.341ns = ( 8.341 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.598ns (routing 1.007ns, distribution 1.591ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  5.000     5.000    
    AL26                                              0.000     5.000 r  rst_n (IN)
                         net (fo=0)                   0.000     5.000    rst_n_IBUF_inst/I
    AL26                 INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.575     5.575 r  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.575    rst_n_IBUF_inst/OUT
    AL26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     5.575 r  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=15, routed)          6.006    11.580    rst_n_IBUF
    SLICE_X66Y205        FDCE                                         f  rst_sync_reg2_reg_replica_3/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    AP25                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_IBUF_inst/I
    AP25                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.319     5.319 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.319    clk_IBUF_inst/OUT
    AP25                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.319 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     5.703    clk_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.040     5.743 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=2630, routed)        2.598     8.341    clk_IBUF_BUFG
    SLICE_X66Y205        FDCE                                         r  rst_sync_reg2_reg_replica_3/C
                         clock pessimism              0.000     8.341    
                         clock uncertainty           -0.035     8.305    
    SLICE_X66Y205        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.095     8.210    rst_sync_reg2_reg_replica_3
  -------------------------------------------------------------------
                         required time                          8.210    
                         arrival time                         -11.580    
  -------------------------------------------------------------------
                         slack                                 -3.370    

Slack (VIOLATED) :        -3.361ns  (required time - arrival time)
  Source:                 rst_n
                            (input port clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rst_sync_reg2_reg_replica_9/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.489ns  (logic 0.575ns (8.854%)  route 5.915ns (91.146%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        3.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.259ns = ( 8.259 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.516ns (routing 1.007ns, distribution 1.509ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  5.000     5.000    
    AL26                                              0.000     5.000 r  rst_n (IN)
                         net (fo=0)                   0.000     5.000    rst_n_IBUF_inst/I
    AL26                 INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.575     5.575 r  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.575    rst_n_IBUF_inst/OUT
    AL26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     5.575 r  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=15, routed)          5.915    11.489    rst_n_IBUF
    SLICE_X66Y203        FDCE                                         f  rst_sync_reg2_reg_replica_9/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    AP25                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_IBUF_inst/I
    AP25                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.319     5.319 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.319    clk_IBUF_inst/OUT
    AP25                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.319 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     5.703    clk_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.040     5.743 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=2630, routed)        2.516     8.259    clk_IBUF_BUFG
    SLICE_X66Y203        FDCE                                         r  rst_sync_reg2_reg_replica_9/C
                         clock pessimism              0.000     8.259    
                         clock uncertainty           -0.035     8.223    
    SLICE_X66Y203        FDCE (Recov_AFF2_SLICEL_C_CLR)
                                                     -0.095     8.128    rst_sync_reg2_reg_replica_9
  -------------------------------------------------------------------
                         required time                          8.128    
                         arrival time                         -11.489    
  -------------------------------------------------------------------
                         slack                                 -3.361    

Slack (VIOLATED) :        -3.358ns  (required time - arrival time)
  Source:                 rst_n
                            (input port clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rst_sync_reg2_reg_replica_1/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.486ns  (logic 0.575ns (8.858%)  route 5.911ns (91.142%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        3.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.258ns = ( 8.258 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.515ns (routing 1.007ns, distribution 1.508ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  5.000     5.000    
    AL26                                              0.000     5.000 r  rst_n (IN)
                         net (fo=0)                   0.000     5.000    rst_n_IBUF_inst/I
    AL26                 INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.575     5.575 r  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.575    rst_n_IBUF_inst/OUT
    AL26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     5.575 r  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=15, routed)          5.911    11.486    rst_n_IBUF
    SLICE_X66Y219        FDCE                                         f  rst_sync_reg2_reg_replica_1/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    AP25                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_IBUF_inst/I
    AP25                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.319     5.319 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.319    clk_IBUF_inst/OUT
    AP25                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.319 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     5.703    clk_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.040     5.743 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=2630, routed)        2.515     8.258    clk_IBUF_BUFG
    SLICE_X66Y219        FDCE                                         r  rst_sync_reg2_reg_replica_1/C
                         clock pessimism              0.000     8.258    
                         clock uncertainty           -0.035     8.222    
    SLICE_X66Y219        FDCE (Recov_AFF2_SLICEL_C_CLR)
                                                     -0.095     8.127    rst_sync_reg2_reg_replica_1
  -------------------------------------------------------------------
                         required time                          8.127    
                         arrival time                         -11.486    
  -------------------------------------------------------------------
                         slack                                 -3.358    

Slack (VIOLATED) :        -3.355ns  (required time - arrival time)
  Source:                 rst_n
                            (input port clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rst_sync_reg2_reg_replica_8/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.563ns  (logic 0.575ns (8.754%)  route 5.988ns (91.246%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        3.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.339ns = ( 8.339 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.596ns (routing 1.007ns, distribution 1.589ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  5.000     5.000    
    AL26                                              0.000     5.000 r  rst_n (IN)
                         net (fo=0)                   0.000     5.000    rst_n_IBUF_inst/I
    AL26                 INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.575     5.575 r  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.575    rst_n_IBUF_inst/OUT
    AL26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     5.575 r  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=15, routed)          5.988    11.563    rst_n_IBUF
    SLICE_X68Y213        FDCE                                         f  rst_sync_reg2_reg_replica_8/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    AP25                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_IBUF_inst/I
    AP25                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.319     5.319 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.319    clk_IBUF_inst/OUT
    AP25                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.319 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     5.703    clk_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.040     5.743 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=2630, routed)        2.596     8.339    clk_IBUF_BUFG
    SLICE_X68Y213        FDCE                                         r  rst_sync_reg2_reg_replica_8/C
                         clock pessimism              0.000     8.339    
                         clock uncertainty           -0.035     8.303    
    SLICE_X68Y213        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.095     8.208    rst_sync_reg2_reg_replica_8
  -------------------------------------------------------------------
                         required time                          8.208    
                         arrival time                         -11.563    
  -------------------------------------------------------------------
                         slack                                 -3.355    

Slack (VIOLATED) :        -3.348ns  (required time - arrival time)
  Source:                 rst_n
                            (input port clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rst_sync_reg2_reg_replica_5/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.489ns  (logic 0.575ns (8.854%)  route 5.914ns (91.146%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        3.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.272ns = ( 8.272 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.529ns (routing 1.007ns, distribution 1.522ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  5.000     5.000    
    AL26                                              0.000     5.000 r  rst_n (IN)
                         net (fo=0)                   0.000     5.000    rst_n_IBUF_inst/I
    AL26                 INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.575     5.575 r  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.575    rst_n_IBUF_inst/OUT
    AL26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     5.575 r  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=15, routed)          5.914    11.489    rst_n_IBUF
    SLICE_X66Y230        FDCE                                         f  rst_sync_reg2_reg_replica_5/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    AP25                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_IBUF_inst/I
    AP25                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.319     5.319 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.319    clk_IBUF_inst/OUT
    AP25                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.319 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     5.703    clk_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.040     5.743 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=2630, routed)        2.529     8.272    clk_IBUF_BUFG
    SLICE_X66Y230        FDCE                                         r  rst_sync_reg2_reg_replica_5/C
                         clock pessimism              0.000     8.272    
                         clock uncertainty           -0.035     8.236    
    SLICE_X66Y230        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.095     8.141    rst_sync_reg2_reg_replica_5
  -------------------------------------------------------------------
                         required time                          8.141    
                         arrival time                         -11.489    
  -------------------------------------------------------------------
                         slack                                 -3.348    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 rst_n
                            (input port clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rst_sync_reg2_reg_replica/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.337ns  (logic 0.182ns (7.798%)  route 2.155ns (92.202%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        2.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.257ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.546ns (routing 0.601ns, distribution 0.945ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  0.000     0.000    
    AL26                                              0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    AL26                 INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.182     0.182 r  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.182    rst_n_IBUF_inst/OUT
    AL26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.182 r  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=15, routed)          2.155     2.337    rst_n_IBUF
    SLICE_X78Y137        FDCE                                         f  rst_sync_reg2_reg_replica/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AP25                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP25                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.379     0.379 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.379    clk_IBUF_inst/OUT
    AP25                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.379 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.306     0.685    clk_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.711 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=2630, routed)        1.546     2.257    clk_IBUF_BUFG
    SLICE_X78Y137        FDCE                                         r  rst_sync_reg2_reg_replica/C
                         clock pessimism              0.000     2.257    
    SLICE_X78Y137        FDCE (Remov_AFF2_SLICEM_C_CLR)
                                                     -0.018     2.239    rst_sync_reg2_reg_replica
  -------------------------------------------------------------------
                         required time                         -2.239    
                         arrival time                           2.337    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 rst_n
                            (input port clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rst_sync_reg2_reg_replica_2/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.112ns  (logic 0.307ns (7.472%)  route 3.804ns (92.528%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 2.935ns (routing 1.101ns, distribution 1.834ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  0.000     0.000    
    AL26                                              0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    AL26                 INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.307     0.307 r  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.307    rst_n_IBUF_inst/OUT
    AL26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.307 r  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=15, routed)          3.804     4.112    rst_n_IBUF
    SLICE_X66Y113        FDCE                                         f  rst_sync_reg2_reg_replica_2/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AP25                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP25                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.586     0.586 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.586    clk_IBUF_inst/OUT
    AP25                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.484     1.070    clk_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.047     1.117 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=2630, routed)        2.935     4.052    clk_IBUF_BUFG
    SLICE_X66Y113        FDCE                                         r  rst_sync_reg2_reg_replica_2/C
                         clock pessimism              0.000     4.052    
    SLICE_X66Y113        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.044     4.008    rst_sync_reg2_reg_replica_2
  -------------------------------------------------------------------
                         required time                         -4.008    
                         arrival time                           4.112    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 rst_n
                            (input port clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rst_sync_reg2_reg_replica_3/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.361ns  (logic 0.182ns (7.719%)  route 2.179ns (92.281%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        2.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.264ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.553ns (routing 0.601ns, distribution 0.952ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  0.000     0.000    
    AL26                                              0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    AL26                 INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.182     0.182 r  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.182    rst_n_IBUF_inst/OUT
    AL26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.182 r  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=15, routed)          2.179     2.361    rst_n_IBUF
    SLICE_X66Y205        FDCE                                         f  rst_sync_reg2_reg_replica_3/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AP25                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP25                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.379     0.379 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.379    clk_IBUF_inst/OUT
    AP25                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.379 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.306     0.685    clk_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.711 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=2630, routed)        1.553     2.264    clk_IBUF_BUFG
    SLICE_X66Y205        FDCE                                         r  rst_sync_reg2_reg_replica_3/C
                         clock pessimism              0.000     2.264    
    SLICE_X66Y205        FDCE (Remov_AFF_SLICEL_C_CLR)
                                                     -0.018     2.246    rst_sync_reg2_reg_replica_3
  -------------------------------------------------------------------
                         required time                         -2.246    
                         arrival time                           2.361    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 rst_n
                            (input port clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rst_sync_reg2_reg_replica_12/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.335ns  (logic 0.182ns (7.805%)  route 2.153ns (92.195%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        2.233ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.233ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.522ns (routing 0.601ns, distribution 0.921ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  0.000     0.000    
    AL26                                              0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    AL26                 INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.182     0.182 r  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.182    rst_n_IBUF_inst/OUT
    AL26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.182 r  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=15, routed)          2.153     2.335    rst_n_IBUF
    SLICE_X66Y153        FDCE                                         f  rst_sync_reg2_reg_replica_12/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AP25                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP25                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.379     0.379 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.379    clk_IBUF_inst/OUT
    AP25                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.379 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.306     0.685    clk_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.711 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=2630, routed)        1.522     2.233    clk_IBUF_BUFG
    SLICE_X66Y153        FDCE                                         r  rst_sync_reg2_reg_replica_12/C
                         clock pessimism              0.000     2.233    
    SLICE_X66Y153        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.018     2.215    rst_sync_reg2_reg_replica_12
  -------------------------------------------------------------------
                         required time                         -2.215    
                         arrival time                           2.335    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 rst_n
                            (input port clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rst_sync_reg2_reg_replica_10/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.379ns  (logic 0.182ns (7.660%)  route 2.197ns (92.340%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        2.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.276ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.565ns (routing 0.601ns, distribution 0.964ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  0.000     0.000    
    AL26                                              0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    AL26                 INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.182     0.182 r  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.182    rst_n_IBUF_inst/OUT
    AL26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.182 r  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=15, routed)          2.197     2.379    rst_n_IBUF
    SLICE_X68Y196        FDCE                                         f  rst_sync_reg2_reg_replica_10/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AP25                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP25                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.379     0.379 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.379    clk_IBUF_inst/OUT
    AP25                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.379 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.306     0.685    clk_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.711 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=2630, routed)        1.565     2.276    clk_IBUF_BUFG
    SLICE_X68Y196        FDCE                                         r  rst_sync_reg2_reg_replica_10/C
                         clock pessimism              0.000     2.276    
    SLICE_X68Y196        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.018     2.258    rst_sync_reg2_reg_replica_10
  -------------------------------------------------------------------
                         required time                         -2.258    
                         arrival time                           2.379    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 rst_n
                            (input port clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rst_sync_reg1_reg/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.400ns  (logic 0.182ns (7.593%)  route 2.218ns (92.407%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        2.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.296ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.585ns (routing 0.601ns, distribution 0.984ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  0.000     0.000    
    AL26                                              0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    AL26                 INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.182     0.182 r  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.182    rst_n_IBUF_inst/OUT
    AL26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.182 r  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=15, routed)          2.218     2.400    rst_n_IBUF
    SLICE_X66Y114        FDCE                                         f  rst_sync_reg1_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AP25                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP25                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.379     0.379 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.379    clk_IBUF_inst/OUT
    AP25                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.379 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.306     0.685    clk_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.711 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=2630, routed)        1.585     2.296    clk_IBUF_BUFG
    SLICE_X66Y114        FDCE                                         r  rst_sync_reg1_reg/C
                         clock pessimism              0.000     2.296    
    SLICE_X66Y114        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.018     2.278    rst_sync_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.278    
                         arrival time                           2.400    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 rst_n
                            (input port clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rst_sync_reg2_reg/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.400ns  (logic 0.182ns (7.593%)  route 2.218ns (92.407%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        2.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.296ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.585ns (routing 0.601ns, distribution 0.984ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  0.000     0.000    
    AL26                                              0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    AL26                 INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.182     0.182 r  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.182    rst_n_IBUF_inst/OUT
    AL26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.182 r  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=15, routed)          2.218     2.400    rst_n_IBUF
    SLICE_X66Y114        FDCE                                         f  rst_sync_reg2_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AP25                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP25                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.379     0.379 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.379    clk_IBUF_inst/OUT
    AP25                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.379 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.306     0.685    clk_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.711 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=2630, routed)        1.585     2.296    clk_IBUF_BUFG
    SLICE_X66Y114        FDCE                                         r  rst_sync_reg2_reg/C
                         clock pessimism              0.000     2.296    
    SLICE_X66Y114        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.018     2.278    rst_sync_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.278    
                         arrival time                           2.400    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 rst_n
                            (input port clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rst_sync_reg2_reg_replica_9/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.337ns  (logic 0.182ns (7.796%)  route 2.155ns (92.204%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        2.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.223ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.512ns (routing 0.601ns, distribution 0.911ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  0.000     0.000    
    AL26                                              0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    AL26                 INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.182     0.182 r  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.182    rst_n_IBUF_inst/OUT
    AL26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.182 r  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=15, routed)          2.155     2.337    rst_n_IBUF
    SLICE_X66Y203        FDCE                                         f  rst_sync_reg2_reg_replica_9/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AP25                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP25                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.379     0.379 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.379    clk_IBUF_inst/OUT
    AP25                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.379 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.306     0.685    clk_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.711 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=2630, routed)        1.512     2.223    clk_IBUF_BUFG
    SLICE_X66Y203        FDCE                                         r  rst_sync_reg2_reg_replica_9/C
                         clock pessimism              0.000     2.223    
    SLICE_X66Y203        FDCE (Remov_AFF2_SLICEL_C_CLR)
                                                     -0.018     2.205    rst_sync_reg2_reg_replica_9
  -------------------------------------------------------------------
                         required time                         -2.205    
                         arrival time                           2.337    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 rst_n
                            (input port clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rst_sync_reg2_reg_replica_6/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.353ns  (logic 0.182ns (7.743%)  route 2.171ns (92.257%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        2.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.235ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.524ns (routing 0.601ns, distribution 0.923ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  0.000     0.000    
    AL26                                              0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    AL26                 INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.182     0.182 r  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.182    rst_n_IBUF_inst/OUT
    AL26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.182 r  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=15, routed)          2.171     2.353    rst_n_IBUF
    SLICE_X71Y210        FDCE                                         f  rst_sync_reg2_reg_replica_6/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AP25                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP25                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.379     0.379 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.379    clk_IBUF_inst/OUT
    AP25                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.379 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.306     0.685    clk_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.711 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=2630, routed)        1.524     2.235    clk_IBUF_BUFG
    SLICE_X71Y210        FDCE                                         r  rst_sync_reg2_reg_replica_6/C
                         clock pessimism              0.000     2.235    
    SLICE_X71Y210        FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.018     2.217    rst_sync_reg2_reg_replica_6
  -------------------------------------------------------------------
                         required time                         -2.217    
                         arrival time                           2.353    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 rst_n
                            (input port clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rst_sync_reg2_reg_replica_4/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.402ns  (logic 0.182ns (7.586%)  route 2.220ns (92.414%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        2.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.284ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.573ns (routing 0.601ns, distribution 0.972ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  0.000     0.000    
    AL26                                              0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    AL26                 INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.182     0.182 r  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.182    rst_n_IBUF_inst/OUT
    AL26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.182 r  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=15, routed)          2.220     2.402    rst_n_IBUF
    SLICE_X66Y97         FDCE                                         f  rst_sync_reg2_reg_replica_4/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AP25                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP25                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.379     0.379 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.379    clk_IBUF_inst/OUT
    AP25                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.379 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.306     0.685    clk_IBUF
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.711 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=2630, routed)        1.573     2.284    clk_IBUF_BUFG
    SLICE_X66Y97         FDCE                                         r  rst_sync_reg2_reg_replica_4/C
                         clock pessimism              0.000     2.284    
    SLICE_X66Y97         FDCE (Remov_AFF2_SLICEL_C_CLR)
                                                     -0.018     2.266    rst_sync_reg2_reg_replica_4
  -------------------------------------------------------------------
                         required time                         -2.266    
                         arrival time                           2.402    
  -------------------------------------------------------------------
                         slack                                  0.136    





