

================================================================
== Vitis HLS Report for 'top'
================================================================
* Date:           Sat Jan 10 19:38:09 2026

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        ls_project
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.624 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+----------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline |
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type   |
    +---------+---------+----------+----------+--------+--------+----------+
    |   281563|   281563|  2.816 ms|  2.816 ms|  271170|  271170|  dataflow|
    +---------+---------+----------+----------+--------+--------+----------+

    + Detail: 
        * Instance: 
        +---------------------------------+--------------+---------+---------+-----------+-----------+--------+--------+---------+
        |                                 |              |  Latency (cycles) |   Latency (absolute)  |     Interval    | Pipeline|
        |             Instance            |    Module    |   min   |   max   |    min    |    max    |   min  |   max  |   Type  |
        +---------------------------------+--------------+---------+---------+-----------+-----------+--------+--------+---------+
        |grp_load_buf0_1_fu_124           |load_buf0_1   |     4170|     4170|  41.700 us|  41.700 us|    4170|    4170|       no|
        |grp_load_buf1_1_fu_132           |load_buf1_1   |     4170|     4170|  41.700 us|  41.700 us|    4170|    4170|       no|
        |grp_gemm_stage_0_fu_140          |gemm_stage_0  |   271169|   271169|   2.712 ms|   2.712 ms|  271169|  271169|       no|
        |grp_relu_stage_0_fu_147          |relu_stage_0  |     2052|     2052|  20.520 us|  20.520 us|    2052|    2052|       no|
        |v40_c_channel_entry_proc_fu_153  |entry_proc    |        0|        0|       0 ns|       0 ns|       0|       0|       no|
        |grp_store_res2_1_fu_158          |store_res2_1  |     4169|     4169|  41.690 us|  41.690 us|    4169|    4169|       no|
        +---------------------------------+--------------+---------+---------+-----------+-----------+--------+--------+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 9, States = { 1 2 3 4 5 6 7 8 9 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.29>
ST_1 : Operation 10 [1/1] (1.00ns)   --->   "%v40_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %v40"   --->   Operation 10 'read' 'v40_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 11 [1/1] (1.00ns)   --->   "%v39_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %v39"   --->   Operation 11 'read' 'v39_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 12 [1/1] (1.00ns)   --->   "%v38_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %v38"   --->   Operation 12 'read' 'v38_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 13 [1/1] (1.29ns)   --->   "%buf0 = alloca i64 1" [kernel.cpp:123]   --->   Operation 13 'alloca' 'buf0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 14 [1/1] (1.29ns)   --->   "%buf1 = alloca i64 1" [kernel.cpp:125]   --->   Operation 14 'alloca' 'buf1' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 15 [1/1] (1.29ns)   --->   "%buf2 = alloca i64 1" [kernel.cpp:127]   --->   Operation 15 'alloca' 'buf2' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 16 [1/1] (1.29ns)   --->   "%v44_buf_data = alloca i64 1" [kernel.cpp:130]   --->   Operation 16 'alloca' 'v44_buf_data' <Predicate = true> <Delay = 1.29>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 17 [2/2] (7.30ns)   --->   "%call_ln124 = call void @load_buf0.1, i512 %gmem0, i64 %v38_read, i32 %buf0" [kernel.cpp:124]   --->   Operation 17 'call' 'call_ln124' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 18 [2/2] (7.30ns)   --->   "%call_ln126 = call void @load_buf1.1, i512 %gmem1, i64 %v39_read, i32 %buf1" [kernel.cpp:126]   --->   Operation 18 'call' 'call_ln126' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 19 [1/2] (0.00ns)   --->   "%call_ln124 = call void @load_buf0.1, i512 %gmem0, i64 %v38_read, i32 %buf0" [kernel.cpp:124]   --->   Operation 19 'call' 'call_ln124' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 20 [1/2] (0.00ns)   --->   "%call_ln126 = call void @load_buf1.1, i512 %gmem1, i64 %v39_read, i32 %buf1" [kernel.cpp:126]   --->   Operation 20 'call' 'call_ln126' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 21 [2/2] (0.00ns)   --->   "%call_ln131 = call void @gemm_stage_0, i32 %buf0, i32 %buf1, i32 %v44_buf_data" [kernel.cpp:131]   --->   Operation 21 'call' 'call_ln131' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 22 [1/2] (0.00ns)   --->   "%call_ln131 = call void @gemm_stage_0, i32 %buf0, i32 %buf1, i32 %v44_buf_data" [kernel.cpp:131]   --->   Operation 22 'call' 'call_ln131' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 23 [2/2] (0.00ns)   --->   "%call_ln132 = call void @relu_stage_0, i32 %buf2, i32 %v44_buf_data" [kernel.cpp:132]   --->   Operation 23 'call' 'call_ln132' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 24 [1/2] (0.00ns)   --->   "%call_ln132 = call void @relu_stage_0, i32 %buf2, i32 %v44_buf_data" [kernel.cpp:132]   --->   Operation 24 'call' 'call_ln132' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 25 [1/1] (0.00ns)   --->   "%v40_c_channel = call i64 @entry_proc, i64 %v40_read"   --->   Operation 25 'call' 'v40_c_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_8 : Operation 26 [2/2] (7.30ns)   --->   "%call_ln133 = call void @store_res2.1, i32 %buf2, i512 %gmem2, i64 %v40_c_channel" [kernel.cpp:133]   --->   Operation 26 'call' 'call_ln133' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 27 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln0 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @p_str_1"   --->   Operation 27 'specdataflowpipeline' 'specdataflowpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 28 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_10"   --->   Operation 28 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_9, i32 0, i32 0, void @p_str_1, i32 0, i32 0, void @p_str_1, void @p_str_1, void @p_str_1, i32 0, i32 0, i32 0, i32 0, void @p_str_1, void @p_str_1"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem0, void @empty_4, i32 0, i32 0, void @p_str_1, i32 64, i32 4096, void @empty_3, void @empty_2, void @p_str_1, i32 16, i32 16, i32 16, i32 16, void @p_str_1, void @p_str_1"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem0"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem1, void @empty_4, i32 0, i32 0, void @p_str_1, i32 64, i32 4096, void @empty_1, void @empty_2, void @p_str_1, i32 16, i32 16, i32 16, i32 16, void @p_str_1, void @p_str_1"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 33 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem1"   --->   Operation 33 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem2, void @empty_4, i32 0, i32 0, void @p_str_1, i32 64, i32 4096, void @empty_0, void @empty_2, void @p_str_1, i32 16, i32 16, i32 16, i32 16, void @p_str_1, void @p_str_1"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem2"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %v38, void @empty_17, i32 0, i32 0, void @p_str_1, i32 0, i32 0, void @empty_7, void @empty_20, void @p_str_1, i32 0, i32 0, i32 0, i32 0, void @p_str_1, void @empty_19"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %v38, void @empty_14, i32 0, i32 0, void @p_str_1, i32 0, i32 0, void @p_str_1, void @p_str_1, void @p_str_1, i32 0, i32 0, i32 0, i32 0, void @p_str_1, void @empty_19"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %v39, void @empty_17, i32 0, i32 0, void @p_str_1, i32 0, i32 0, void @empty_7, void @empty_16, void @p_str_1, i32 0, i32 0, i32 0, i32 0, void @p_str_1, void @empty_19"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %v39, void @empty_14, i32 0, i32 0, void @p_str_1, i32 0, i32 0, void @p_str_1, void @p_str_1, void @p_str_1, i32 0, i32 0, i32 0, i32 0, void @p_str_1, void @empty_19"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %v40, void @empty_17, i32 0, i32 0, void @p_str_1, i32 0, i32 0, void @empty_7, void @empty_13, void @p_str_1, i32 0, i32 0, i32 0, i32 0, void @p_str_1, void @empty_19"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %v40, void @empty_14, i32 0, i32 0, void @p_str_1, i32 0, i32 0, void @p_str_1, void @p_str_1, void @p_str_1, i32 0, i32 0, i32 0, i32 0, void @p_str_1, void @empty_19"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_17, i32 0, i32 0, void @p_str_1, i32 0, i32 0, void @empty_7, void @p_str_1, void @p_str_1, i32 0, i32 0, i32 0, i32 0, void @p_str_1, void @p_str_1"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 43 [1/1] (0.00ns)   --->   "%specchannel_ln58 = specchannel void @_ssdm_op_SpecChannel, void @p_str_2, i32 0, void @p_str_1, void @p_str_1, i32 4, i64 1024, i32 %v44_buf_data, i32 %v44_buf_data" [/tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_streamofblocks.h:58]   --->   Operation 43 'specchannel' 'specchannel_ln58' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 44 [1/1] (0.00ns)   --->   "%specpipodepth_ln59 = specpipodepth void @_ssdm_op_SpecPipoDepth, i32 %v44_buf_data, i32 4, void @p_str_1" [/tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_streamofblocks.h:59]   --->   Operation 44 'specpipodepth' 'specpipodepth_ln59' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v44_buf_data, void @p_str, i32 0, i32 0, void @p_str_1, i32 0, i32 0, void @p_str_1, void @p_str_1, void @p_str_1, i32 2, i32 2, i32 16, i32 16, void @p_str_1, void @p_str_1"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 46 [1/2] (0.00ns)   --->   "%call_ln133 = call void @store_res2.1, i32 %buf2, i512 %gmem2, i64 %v40_c_channel" [kernel.cpp:133]   --->   Operation 46 'call' 'call_ln133' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 47 [1/1] (0.00ns)   --->   "%ret_ln134 = ret" [kernel.cpp:134]   --->   Operation 47 'ret' 'ret_ln134' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_chain:ce=0
Port [ gmem0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ v38]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ v39]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ v40]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
v40_read                 (read                ) [ 0011111110]
v39_read                 (read                ) [ 0011000000]
v38_read                 (read                ) [ 0011000000]
buf0                     (alloca              ) [ 0011110000]
buf1                     (alloca              ) [ 0011110000]
buf2                     (alloca              ) [ 0011111111]
v44_buf_data             (alloca              ) [ 0011111111]
call_ln124               (call                ) [ 0000000000]
call_ln126               (call                ) [ 0000000000]
call_ln131               (call                ) [ 0000000000]
call_ln132               (call                ) [ 0000000000]
v40_c_channel            (call                ) [ 0000000001]
specdataflowpipeline_ln0 (specdataflowpipeline) [ 0000000000]
spectopmodule_ln0        (spectopmodule       ) [ 0000000000]
specinterface_ln0        (specinterface       ) [ 0000000000]
specinterface_ln0        (specinterface       ) [ 0000000000]
specbitsmap_ln0          (specbitsmap         ) [ 0000000000]
specinterface_ln0        (specinterface       ) [ 0000000000]
specbitsmap_ln0          (specbitsmap         ) [ 0000000000]
specinterface_ln0        (specinterface       ) [ 0000000000]
specbitsmap_ln0          (specbitsmap         ) [ 0000000000]
specinterface_ln0        (specinterface       ) [ 0000000000]
specinterface_ln0        (specinterface       ) [ 0000000000]
specinterface_ln0        (specinterface       ) [ 0000000000]
specinterface_ln0        (specinterface       ) [ 0000000000]
specinterface_ln0        (specinterface       ) [ 0000000000]
specinterface_ln0        (specinterface       ) [ 0000000000]
specinterface_ln0        (specinterface       ) [ 0000000000]
specchannel_ln58         (specchannel         ) [ 0000000000]
specpipodepth_ln59       (specpipodepth       ) [ 0000000000]
specinterface_ln0        (specinterface       ) [ 0000000000]
call_ln133               (call                ) [ 0000000000]
ret_ln134                (ret                 ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="gmem2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="v38">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v38"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="v39">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v39"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="v40">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v40"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load_buf0.1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load_buf1.1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gemm_stage_0"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="relu_stage_0"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="entry_proc"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="store_res2.1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str_1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str_2"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipoDepth"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1004" name="buf0_alloca_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf0/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="buf1_alloca_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf1/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="buf2_alloca_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf2/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="v44_buf_data_alloca_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v44_buf_data/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="v40_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="64" slack="0"/>
<pin id="108" dir="0" index="1" bw="64" slack="0"/>
<pin id="109" dir="1" index="2" bw="64" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="v40_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="v39_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="64" slack="0"/>
<pin id="114" dir="0" index="1" bw="64" slack="0"/>
<pin id="115" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="v39_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="v38_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="64" slack="0"/>
<pin id="120" dir="0" index="1" bw="64" slack="0"/>
<pin id="121" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="v38_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_load_buf0_1_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="0" slack="0"/>
<pin id="126" dir="0" index="1" bw="512" slack="0"/>
<pin id="127" dir="0" index="2" bw="64" slack="1"/>
<pin id="128" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="129" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln124/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_load_buf1_1_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="0" slack="0"/>
<pin id="134" dir="0" index="1" bw="512" slack="0"/>
<pin id="135" dir="0" index="2" bw="64" slack="1"/>
<pin id="136" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="137" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln126/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_gemm_stage_0_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="0" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="143" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="144" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="145" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln131/4 "/>
</bind>
</comp>

<comp id="147" class="1004" name="grp_relu_stage_0_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="0" slack="0"/>
<pin id="149" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="150" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="151" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln132/6 "/>
</bind>
</comp>

<comp id="153" class="1004" name="v40_c_channel_entry_proc_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="64" slack="0"/>
<pin id="155" dir="0" index="1" bw="64" slack="7"/>
<pin id="156" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="v40_c_channel/8 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_store_res2_1_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="0" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="161" dir="0" index="2" bw="512" slack="0"/>
<pin id="162" dir="0" index="3" bw="64" slack="0"/>
<pin id="163" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln133/8 "/>
</bind>
</comp>

<comp id="167" class="1005" name="v40_read_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="64" slack="7"/>
<pin id="169" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opset="v40_read "/>
</bind>
</comp>

<comp id="172" class="1005" name="v39_read_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="64" slack="1"/>
<pin id="174" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="v39_read "/>
</bind>
</comp>

<comp id="177" class="1005" name="v38_read_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="64" slack="1"/>
<pin id="179" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="v38_read "/>
</bind>
</comp>

<comp id="182" class="1005" name="v40_c_channel_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="64" slack="1"/>
<pin id="184" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="v40_c_channel "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="93"><net_src comp="14" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="14" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="14" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="14" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="110"><net_src comp="12" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="10" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="12" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="8" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="12" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="6" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="130"><net_src comp="16" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="0" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="138"><net_src comp="18" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="2" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="146"><net_src comp="20" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="152"><net_src comp="22" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="157"><net_src comp="24" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="164"><net_src comp="26" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="4" pin="0"/><net_sink comp="158" pin=2"/></net>

<net id="166"><net_src comp="153" pin="2"/><net_sink comp="158" pin=3"/></net>

<net id="170"><net_src comp="106" pin="2"/><net_sink comp="167" pin=0"/></net>

<net id="171"><net_src comp="167" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="175"><net_src comp="112" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="176"><net_src comp="172" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="180"><net_src comp="118" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="181"><net_src comp="177" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="185"><net_src comp="153" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="186"><net_src comp="182" pin="1"/><net_sink comp="158" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem2 | {8 9 }
 - Input state : 
	Port: top : gmem0 | {2 3 }
	Port: top : gmem1 | {2 3 }
	Port: top : v38 | {1 }
	Port: top : v39 | {1 }
	Port: top : v40 | {1 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
		call_ln133 : 1
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|         Functional Unit         |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |   URAM  |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|          |      grp_load_buf0_1_fu_124     |    0    |    0    |   0.46  |   2175  |   594   |    0    |
|          |      grp_load_buf1_1_fu_132     |    0    |    0    |   0.46  |   2175  |   594   |    0    |
|   call   |     grp_gemm_stage_0_fu_140     |    2    |    10   |  10.307 |   4175  |   1958  |    0    |
|          |     grp_relu_stage_0_fu_147     |    0    |    0    | 5.85943 |   476   |   4950  |    0    |
|          | v40_c_channel_entry_proc_fu_153 |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     grp_store_res2_1_fu_158     |    0    |    0    |   1.38  |   2180  |   1076  |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|          |       v40_read_read_fu_106      |    0    |    0    |    0    |    0    |    0    |    0    |
|   read   |       v39_read_read_fu_112      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       v38_read_read_fu_118      |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                 |    2    |    10   | 18.4665 |  11181  |   9172  |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
+------------+--------+--------+--------+--------+
|            |  BRAM  |   FF   |   LUT  |  URAM  |
+------------+--------+--------+--------+--------+
|    buf0    |   15   |    0   |    0   |    0   |
|    buf1    |   16   |    0   |    0   |    0   |
|    buf2    |   16   |    0   |    0   |    0   |
|v44_buf_data|    4   |    0   |    0   |    0   |
+------------+--------+--------+--------+--------+
|    Total   |   51   |    0   |    0   |    0   |
+------------+--------+--------+--------+--------+

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|   v38_read_reg_177  |   64   |
|   v39_read_reg_172  |   64   |
|v40_c_channel_reg_182|   64   |
|   v40_read_reg_167  |   64   |
+---------------------+--------+
|        Total        |   256  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------|------|------|------|--------||---------||---------|
|           Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------|------|------|------|--------||---------||---------|
| grp_store_res2_1_fu_158 |  p3  |   2  |  64  |   128  ||    9    |
|-------------------------|------|------|------|--------||---------||---------|
|          Total          |      |      |      |   128  ||   0.46  ||    9    |
|-------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    2   |   10   |   18   |  11181 |  9172  |    0   |
|   Memory  |   51   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    0   |    -   |    9   |    -   |
|  Register |    -   |    -   |    -   |   256  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   53   |   10   |   18   |  11437 |  9181  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
