From fd341f6f259f9a60d690742ea1ad477e6507b51f Mon Sep 17 00:00:00 2001
From: Graham Moore <graham.moore@linux.intel.com>
Date: Fri, 16 Jun 2017 13:58:38 -0500
Subject: [PATCH 2/2] FogBugz #468942-2: Modify QSPI read_delay for Arria10.

commit a8079d632a3d8936bfc0dff894d48556b3eb6405 from
https://github.com/altera-opensource/linux-socfpga.git

The default read delay for Arria10 Cadence QSPI should be
3 instead of 4 in order to recognize the QSPI device
that is shipped with the dev kit.

Signed-off-by: Graham Moore <graham.moore@linux.intel.com>
Signed-off-by: Meng Li <Meng.Li@windriver.com>
---
 arch/arm/boot/dts/socfpga_arria10_socdk_qspi.dts |    2 +-
 1 files changed, 1 insertions(+), 1 deletions(-)

diff --git a/arch/arm/boot/dts/socfpga_arria10_socdk_qspi.dts b/arch/arm/boot/dts/socfpga_arria10_socdk_qspi.dts
index beb2fc6..0939fa7 100644
--- a/arch/arm/boot/dts/socfpga_arria10_socdk_qspi.dts
+++ b/arch/arm/boot/dts/socfpga_arria10_socdk_qspi.dts
@@ -30,7 +30,7 @@
 		m25p,fast-read;
 		cdns,page-size = <256>;
 		cdns,block-size = <16>;
-		cdns,read-delay = <4>;
+		cdns,read-delay = <3>;
 		cdns,tshsl-ns = <50>;
 		cdns,tsd2d-ns = <50>;
 		cdns,tchsh-ns = <4>;
-- 
1.7.5.4

