

================================================================
== Vivado HLS Report for 'mult_accel_core'
================================================================
* Date:           Sun Dec 11 17:08:42 2022

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        Acceleration_core
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z007sclg225-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.256|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  11764|  11764|  11764|  11764|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------+--------------------+------+------+------+------+---------+
        |                               |                    |   Latency   |   Interval  | Pipeline|
        |            Instance           |       Module       |  min |  max |  min |  max |   Type  |
        +-------------------------------+--------------------+------+------+------+------+---------+
        |grp_vector_multiply_hw_fu_193  |vector_multiply_hw  |  8625|  8625|  8625|  8625|   none  |
        |grp_pop_stream_fu_199          |pop_stream          |     0|     0|     0|     0|   none  |
        |call_ret_push_stream_fu_219    |push_stream         |     0|     0|     0|     0|   none  |
        +-------------------------------+--------------------+------+------+------+------+---------+

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  1568|  1568|         2|          -|          -|   784|    no    |
        |- Loop 2  |  1568|  1568|         2|          -|          -|   784|    no    |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|      0|     58|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      5|    573|    895|
|Memory           |        4|      -|      0|      0|
|Multiplexer      |        -|      -|      -|    305|
|Register         |        -|      -|     47|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        4|      5|    620|   1258|
+-----------------+---------+-------+-------+-------+
|Available        |      100|     66|  28800|  14400|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        4|      7|      2|      8|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +-------------------------------+--------------------+---------+-------+-----+-----+
    |            Instance           |       Module       | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------------+--------------------+---------+-------+-----+-----+
    |grp_pop_stream_fu_199          |pop_stream          |        0|      0|   33|   74|
    |call_ret_push_stream_fu_219    |push_stream         |        0|      0|    0|    0|
    |grp_vector_multiply_hw_fu_193  |vector_multiply_hw  |        0|      5|  540|  821|
    +-------------------------------+--------------------+---------+-------+-----+-----+
    |Total                          |                    |        0|      5|  573|  895|
    +-------------------------------+--------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +-------+-------------------+---------+---+----+------+-----+------+-------------+
    | Memory|       Module      | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------+-------------------+---------+---+----+------+-----+------+-------------+
    |a_U    |mult_accel_core_a  |        2|  0|   0|   784|   32|     1|        25088|
    |b_U    |mult_accel_core_a  |        2|  0|   0|   784|   32|     1|        25088|
    +-------+-------------------+---------+---+----+------+-----+------+-------------+
    |Total  |                   |        4|  0|   0|  1568|   64|     2|        50176|
    +-------+-------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_2_fu_232_p2        |     +    |      0|  0|  14|          10|           1|
    |i_3_fu_249_p2        |     +    |      0|  0|  14|          10|           1|
    |exitcond1_fu_226_p2  |   icmp   |      0|  0|  13|          10|           9|
    |exitcond_fu_243_p2   |   icmp   |      0|  0|  13|          10|           9|
    |ap_block_state3      |    or    |      0|  0|   2|           1|           1|
    |ap_block_state6      |    or    |      0|  0|   2|           1|           1|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  58|          42|          22|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |a_address0               |  15|          3|   10|         30|
    |a_ce0                    |  15|          3|    1|          3|
    |ap_NS_fsm                |  38|          7|    1|          7|
    |b_address0               |  15|          3|   10|         30|
    |b_ce0                    |  15|          3|    1|          3|
    |i1_reg_181               |   9|          2|   10|         20|
    |i_reg_169                |   9|          2|   10|         20|
    |in_stream_data_V_blk_n   |   9|          2|    1|          2|
    |in_stream_data_V_read    |   9|          2|    1|          2|
    |in_stream_dest_V_blk_n   |   9|          2|    1|          2|
    |in_stream_dest_V_read    |   9|          2|    1|          2|
    |in_stream_id_V_blk_n     |   9|          2|    1|          2|
    |in_stream_id_V_read      |   9|          2|    1|          2|
    |in_stream_keep_V_blk_n   |   9|          2|    1|          2|
    |in_stream_keep_V_read    |   9|          2|    1|          2|
    |in_stream_last_V_blk_n   |   9|          2|    1|          2|
    |in_stream_last_V_read    |   9|          2|    1|          2|
    |in_stream_strb_V_blk_n   |   9|          2|    1|          2|
    |in_stream_strb_V_read    |   9|          2|    1|          2|
    |in_stream_user_V_blk_n   |   9|          2|    1|          2|
    |in_stream_user_V_read    |   9|          2|    1|          2|
    |out_stream_data_V_blk_n  |   9|          2|    1|          2|
    |out_stream_dest_V_blk_n  |   9|          2|    1|          2|
    |out_stream_id_V_blk_n    |   9|          2|    1|          2|
    |out_stream_keep_V_blk_n  |   9|          2|    1|          2|
    |out_stream_last_V_blk_n  |   9|          2|    1|          2|
    |out_stream_strb_V_blk_n  |   9|          2|    1|          2|
    |out_stream_user_V_blk_n  |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 305|         65|   64|        155|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+----+----+-----+-----------+
    |                    Name                    | FF | LUT| Bits| Const Bits|
    +--------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                   |   6|   0|    6|          0|
    |grp_vector_multiply_hw_fu_193_ap_start_reg  |   1|   0|    1|          0|
    |i1_reg_181                                  |  10|   0|   10|          0|
    |i_2_reg_263                                 |  10|   0|   10|          0|
    |i_3_reg_271                                 |  10|   0|   10|          0|
    |i_reg_169                                   |  10|   0|   10|          0|
    +--------------------------------------------+----+----+-----+-----------+
    |Total                                       |  47|   0|   47|          0|
    +--------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+--------------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs |  mult_accel_core  | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs |  mult_accel_core  | return value |
|ap_start                  |  in |    1| ap_ctrl_hs |  mult_accel_core  | return value |
|ap_done                   | out |    1| ap_ctrl_hs |  mult_accel_core  | return value |
|ap_idle                   | out |    1| ap_ctrl_hs |  mult_accel_core  | return value |
|ap_ready                  | out |    1| ap_ctrl_hs |  mult_accel_core  | return value |
|in_stream_data_V_dout     |  in |   32|   ap_fifo  |  in_stream_data_V |    pointer   |
|in_stream_data_V_empty_n  |  in |    1|   ap_fifo  |  in_stream_data_V |    pointer   |
|in_stream_data_V_read     | out |    1|   ap_fifo  |  in_stream_data_V |    pointer   |
|in_stream_keep_V_dout     |  in |    4|   ap_fifo  |  in_stream_keep_V |    pointer   |
|in_stream_keep_V_empty_n  |  in |    1|   ap_fifo  |  in_stream_keep_V |    pointer   |
|in_stream_keep_V_read     | out |    1|   ap_fifo  |  in_stream_keep_V |    pointer   |
|in_stream_strb_V_dout     |  in |    4|   ap_fifo  |  in_stream_strb_V |    pointer   |
|in_stream_strb_V_empty_n  |  in |    1|   ap_fifo  |  in_stream_strb_V |    pointer   |
|in_stream_strb_V_read     | out |    1|   ap_fifo  |  in_stream_strb_V |    pointer   |
|in_stream_user_V_dout     |  in |    4|   ap_fifo  |  in_stream_user_V |    pointer   |
|in_stream_user_V_empty_n  |  in |    1|   ap_fifo  |  in_stream_user_V |    pointer   |
|in_stream_user_V_read     | out |    1|   ap_fifo  |  in_stream_user_V |    pointer   |
|in_stream_last_V_dout     |  in |    1|   ap_fifo  |  in_stream_last_V |    pointer   |
|in_stream_last_V_empty_n  |  in |    1|   ap_fifo  |  in_stream_last_V |    pointer   |
|in_stream_last_V_read     | out |    1|   ap_fifo  |  in_stream_last_V |    pointer   |
|in_stream_id_V_dout       |  in |    5|   ap_fifo  |   in_stream_id_V  |    pointer   |
|in_stream_id_V_empty_n    |  in |    1|   ap_fifo  |   in_stream_id_V  |    pointer   |
|in_stream_id_V_read       | out |    1|   ap_fifo  |   in_stream_id_V  |    pointer   |
|in_stream_dest_V_dout     |  in |    5|   ap_fifo  |  in_stream_dest_V |    pointer   |
|in_stream_dest_V_empty_n  |  in |    1|   ap_fifo  |  in_stream_dest_V |    pointer   |
|in_stream_dest_V_read     | out |    1|   ap_fifo  |  in_stream_dest_V |    pointer   |
|out_stream_data_V_din     | out |   32|   ap_fifo  | out_stream_data_V |    pointer   |
|out_stream_data_V_full_n  |  in |    1|   ap_fifo  | out_stream_data_V |    pointer   |
|out_stream_data_V_write   | out |    1|   ap_fifo  | out_stream_data_V |    pointer   |
|out_stream_keep_V_din     | out |    4|   ap_fifo  | out_stream_keep_V |    pointer   |
|out_stream_keep_V_full_n  |  in |    1|   ap_fifo  | out_stream_keep_V |    pointer   |
|out_stream_keep_V_write   | out |    1|   ap_fifo  | out_stream_keep_V |    pointer   |
|out_stream_strb_V_din     | out |    4|   ap_fifo  | out_stream_strb_V |    pointer   |
|out_stream_strb_V_full_n  |  in |    1|   ap_fifo  | out_stream_strb_V |    pointer   |
|out_stream_strb_V_write   | out |    1|   ap_fifo  | out_stream_strb_V |    pointer   |
|out_stream_user_V_din     | out |    4|   ap_fifo  | out_stream_user_V |    pointer   |
|out_stream_user_V_full_n  |  in |    1|   ap_fifo  | out_stream_user_V |    pointer   |
|out_stream_user_V_write   | out |    1|   ap_fifo  | out_stream_user_V |    pointer   |
|out_stream_last_V_din     | out |    1|   ap_fifo  | out_stream_last_V |    pointer   |
|out_stream_last_V_full_n  |  in |    1|   ap_fifo  | out_stream_last_V |    pointer   |
|out_stream_last_V_write   | out |    1|   ap_fifo  | out_stream_last_V |    pointer   |
|out_stream_id_V_din       | out |    5|   ap_fifo  |  out_stream_id_V  |    pointer   |
|out_stream_id_V_full_n    |  in |    1|   ap_fifo  |  out_stream_id_V  |    pointer   |
|out_stream_id_V_write     | out |    1|   ap_fifo  |  out_stream_id_V  |    pointer   |
|out_stream_dest_V_din     | out |    5|   ap_fifo  | out_stream_dest_V |    pointer   |
|out_stream_dest_V_full_n  |  in |    1|   ap_fifo  | out_stream_dest_V |    pointer   |
|out_stream_dest_V_write   | out |    1|   ap_fifo  | out_stream_dest_V |    pointer   |
+--------------------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
	4  / (exitcond1)
3 --> 
	2  / true
4 --> 
	5  / (!exitcond)
	6  / (exitcond)
5 --> 
	4  / true
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecIFCore(i5* %out_stream_dest_V, [1 x i8]* @p_str1, [5 x i8]* @p_str2, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [26 x i8]* @p_str4)"   --->   Operation 7 'specifcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecIFCore(i5* %out_stream_id_V, [1 x i8]* @p_str1, [5 x i8]* @p_str2, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [26 x i8]* @p_str4)"   --->   Operation 8 'specifcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecIFCore(i1* %out_stream_last_V, [1 x i8]* @p_str1, [5 x i8]* @p_str2, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [26 x i8]* @p_str4)"   --->   Operation 9 'specifcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecIFCore(i4* %out_stream_user_V, [1 x i8]* @p_str1, [5 x i8]* @p_str2, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [26 x i8]* @p_str4)"   --->   Operation 10 'specifcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecIFCore(i4* %out_stream_strb_V, [1 x i8]* @p_str1, [5 x i8]* @p_str2, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [26 x i8]* @p_str4)"   --->   Operation 11 'specifcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecIFCore(i4* %out_stream_keep_V, [1 x i8]* @p_str1, [5 x i8]* @p_str2, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [26 x i8]* @p_str4)"   --->   Operation 12 'specifcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecIFCore(i32* %out_stream_data_V, [1 x i8]* @p_str1, [5 x i8]* @p_str2, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [26 x i8]* @p_str4)"   --->   Operation 13 'specifcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecIFCore(i5* %in_stream_dest_V, [1 x i8]* @p_str1, [5 x i8]* @p_str2, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [25 x i8]* @p_str3)"   --->   Operation 14 'specifcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecIFCore(i5* %in_stream_id_V, [1 x i8]* @p_str1, [5 x i8]* @p_str2, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [25 x i8]* @p_str3)"   --->   Operation 15 'specifcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecIFCore(i1* %in_stream_last_V, [1 x i8]* @p_str1, [5 x i8]* @p_str2, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [25 x i8]* @p_str3)"   --->   Operation 16 'specifcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecIFCore(i4* %in_stream_user_V, [1 x i8]* @p_str1, [5 x i8]* @p_str2, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [25 x i8]* @p_str3)"   --->   Operation 17 'specifcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecIFCore(i4* %in_stream_strb_V, [1 x i8]* @p_str1, [5 x i8]* @p_str2, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [25 x i8]* @p_str3)"   --->   Operation 18 'specifcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecIFCore(i4* %in_stream_keep_V, [1 x i8]* @p_str1, [5 x i8]* @p_str2, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [25 x i8]* @p_str3)"   --->   Operation 19 'specifcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecIFCore(i32* %in_stream_data_V, [1 x i8]* @p_str1, [5 x i8]* @p_str2, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [25 x i8]* @p_str3)"   --->   Operation 20 'specifcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %out_stream_data_V, i4* %out_stream_keep_V, i4* %out_stream_strb_V, i4* %out_stream_user_V, i1* %out_stream_last_V, i5* %out_stream_id_V, i5* %out_stream_dest_V, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (3.25ns)   --->   "%a = alloca [784 x float], align 16" [vector_mult_c_HLS/accelerator_core.cpp:113]   --->   Operation 23 'alloca' 'a' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_1 : Operation 24 [1/1] (3.25ns)   --->   "%b = alloca [784 x float], align 16" [vector_mult_c_HLS/accelerator_core.cpp:114]   --->   Operation 24 'alloca' 'b' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_1 : Operation 25 [1/1] (1.76ns)   --->   "br label %1" [vector_mult_c_HLS/accelerator_core.cpp:120]   --->   Operation 25 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.77>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%i = phi i10 [ 0, %0 ], [ %i_2, %2 ]"   --->   Operation 26 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.77ns)   --->   "%exitcond1 = icmp eq i10 %i, -240" [vector_mult_c_HLS/accelerator_core.cpp:120]   --->   Operation 27 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 28 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.73ns)   --->   "%i_2 = add i10 %i, 1" [vector_mult_c_HLS/accelerator_core.cpp:120]   --->   Operation 29 'add' 'i_2' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.preheader.preheader, label %2" [vector_mult_c_HLS/accelerator_core.cpp:120]   --->   Operation 30 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.76ns)   --->   "br label %.preheader" [vector_mult_c_HLS/accelerator_core.cpp:124]   --->   Operation 31 'br' <Predicate = (exitcond1)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 5.02>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%tmp = zext i10 %i to i64" [vector_mult_c_HLS/accelerator_core.cpp:121]   --->   Operation 32 'zext' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (1.76ns)   --->   "%tmp_s = call fastcc float @pop_stream(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)" [vector_mult_c_HLS/accelerator_core.cpp:121]   --->   Operation 33 'call' 'tmp_s' <Predicate = true> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%a_addr = getelementptr inbounds [784 x float]* %a, i64 0, i64 %tmp" [vector_mult_c_HLS/accelerator_core.cpp:121]   --->   Operation 34 'getelementptr' 'a_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (3.25ns)   --->   "store float %tmp_s, float* %a_addr, align 4" [vector_mult_c_HLS/accelerator_core.cpp:121]   --->   Operation 35 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "br label %1" [vector_mult_c_HLS/accelerator_core.cpp:120]   --->   Operation 36 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 1.77>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%i1 = phi i10 [ %i_3, %3 ], [ 0, %.preheader.preheader ]"   --->   Operation 37 'phi' 'i1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (1.77ns)   --->   "%exitcond = icmp eq i10 %i1, -240" [vector_mult_c_HLS/accelerator_core.cpp:124]   --->   Operation 38 'icmp' 'exitcond' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 39 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (1.73ns)   --->   "%i_3 = add i10 %i1, 1" [vector_mult_c_HLS/accelerator_core.cpp:124]   --->   Operation 40 'add' 'i_3' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %4, label %3" [vector_mult_c_HLS/accelerator_core.cpp:124]   --->   Operation 41 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [2/2] (0.00ns)   --->   "%out = call fastcc float @vector_multiply_hw([784 x float]* %a, [784 x float]* %b)" [vector_mult_c_HLS/accelerator_core.cpp:131]   --->   Operation 42 'call' 'out' <Predicate = (exitcond)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 3> <Delay = 5.02>
ST_5 : Operation 43 [1/1] (1.76ns)   --->   "%tmp_1 = call fastcc float @pop_stream(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)" [vector_mult_c_HLS/accelerator_core.cpp:127]   --->   Operation 43 'call' 'tmp_1' <Predicate = true> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_8 = zext i10 %i1 to i64" [vector_mult_c_HLS/accelerator_core.cpp:127]   --->   Operation 44 'zext' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%b_addr = getelementptr inbounds [784 x float]* %b, i64 0, i64 %tmp_8" [vector_mult_c_HLS/accelerator_core.cpp:127]   --->   Operation 45 'getelementptr' 'b_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (3.25ns)   --->   "store float %tmp_1, float* %b_addr, align 4" [vector_mult_c_HLS/accelerator_core.cpp:127]   --->   Operation 46 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "br label %.preheader" [vector_mult_c_HLS/accelerator_core.cpp:124]   --->   Operation 47 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 3> <Delay = 0.00>
ST_6 : Operation 48 [1/2] (0.00ns)   --->   "%out = call fastcc float @vector_multiply_hw([784 x float]* %a, [784 x float]* %b)" [vector_mult_c_HLS/accelerator_core.cpp:131]   --->   Operation 48 'call' 'out' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%call_ret = call fastcc i32 @push_stream(float %out)" [vector_mult_c_HLS/accelerator_core.cpp:134]   --->   Operation 49 'call' 'call_ret' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_stream_data_V, i32 %call_ret)" [vector_mult_c_HLS/accelerator_core.cpp:134]   --->   Operation 50 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i4P(i4* %out_stream_keep_V, i4 -1)" [vector_mult_c_HLS/accelerator_core.cpp:134]   --->   Operation 51 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i4P(i4* %out_stream_strb_V, i4 -1)" [vector_mult_c_HLS/accelerator_core.cpp:134]   --->   Operation 52 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i4P(i4* %out_stream_user_V, i4 0)" [vector_mult_c_HLS/accelerator_core.cpp:134]   --->   Operation 53 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i1P(i1* %out_stream_last_V, i1 true)" [vector_mult_c_HLS/accelerator_core.cpp:134]   --->   Operation 54 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i5P(i5* %out_stream_id_V, i5 0)" [vector_mult_c_HLS/accelerator_core.cpp:134]   --->   Operation 55 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i5P(i5* %out_stream_dest_V, i5 0)" [vector_mult_c_HLS/accelerator_core.cpp:134]   --->   Operation 56 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "ret void" [vector_mult_c_HLS/accelerator_core.cpp:136]   --->   Operation 57 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_stream_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_stream_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_stream_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_stream_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_stream_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_stream_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_stream_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_stream_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_stream_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_stream_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_stream_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_stream_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_stream_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_stream_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_7  (specifcore       ) [ 0000000]
StgValue_8  (specifcore       ) [ 0000000]
StgValue_9  (specifcore       ) [ 0000000]
StgValue_10 (specifcore       ) [ 0000000]
StgValue_11 (specifcore       ) [ 0000000]
StgValue_12 (specifcore       ) [ 0000000]
StgValue_13 (specifcore       ) [ 0000000]
StgValue_14 (specifcore       ) [ 0000000]
StgValue_15 (specifcore       ) [ 0000000]
StgValue_16 (specifcore       ) [ 0000000]
StgValue_17 (specifcore       ) [ 0000000]
StgValue_18 (specifcore       ) [ 0000000]
StgValue_19 (specifcore       ) [ 0000000]
StgValue_20 (specifcore       ) [ 0000000]
StgValue_21 (specinterface    ) [ 0000000]
StgValue_22 (specinterface    ) [ 0000000]
a           (alloca           ) [ 0011111]
b           (alloca           ) [ 0011111]
StgValue_25 (br               ) [ 0111000]
i           (phi              ) [ 0011000]
exitcond1   (icmp             ) [ 0011000]
empty       (speclooptripcount) [ 0000000]
i_2         (add              ) [ 0111000]
StgValue_30 (br               ) [ 0000000]
StgValue_31 (br               ) [ 0011110]
tmp         (zext             ) [ 0000000]
tmp_s       (call             ) [ 0000000]
a_addr      (getelementptr    ) [ 0000000]
StgValue_35 (store            ) [ 0000000]
StgValue_36 (br               ) [ 0111000]
i1          (phi              ) [ 0000110]
exitcond    (icmp             ) [ 0000110]
empty_7     (speclooptripcount) [ 0000000]
i_3         (add              ) [ 0010110]
StgValue_41 (br               ) [ 0000000]
tmp_1       (call             ) [ 0000000]
tmp_8       (zext             ) [ 0000000]
b_addr      (getelementptr    ) [ 0000000]
StgValue_46 (store            ) [ 0000000]
StgValue_47 (br               ) [ 0010110]
out         (call             ) [ 0000000]
call_ret    (call             ) [ 0000000]
StgValue_50 (write            ) [ 0000000]
StgValue_51 (write            ) [ 0000000]
StgValue_52 (write            ) [ 0000000]
StgValue_53 (write            ) [ 0000000]
StgValue_54 (write            ) [ 0000000]
StgValue_55 (write            ) [ 0000000]
StgValue_56 (write            ) [ 0000000]
StgValue_57 (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_stream_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_stream_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_stream_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_stream_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in_stream_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="in_stream_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="in_stream_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="out_stream_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="out_stream_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="out_stream_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="out_stream_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="out_stream_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="out_stream_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="out_stream_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecIFCore"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pop_stream"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vector_multiply_hw"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="push_stream"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i4P"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i1P"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i5P"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="a_alloca_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="a/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="b_alloca_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="StgValue_50_write_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="0" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="0" index="2" bw="32" slack="0"/>
<pin id="94" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_50/6 "/>
</bind>
</comp>

<comp id="97" class="1004" name="StgValue_51_write_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="0" slack="0"/>
<pin id="99" dir="0" index="1" bw="4" slack="0"/>
<pin id="100" dir="0" index="2" bw="1" slack="0"/>
<pin id="101" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_51/6 "/>
</bind>
</comp>

<comp id="105" class="1004" name="StgValue_52_write_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="0" slack="0"/>
<pin id="107" dir="0" index="1" bw="4" slack="0"/>
<pin id="108" dir="0" index="2" bw="1" slack="0"/>
<pin id="109" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_52/6 "/>
</bind>
</comp>

<comp id="113" class="1004" name="StgValue_53_write_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="0" slack="0"/>
<pin id="115" dir="0" index="1" bw="4" slack="0"/>
<pin id="116" dir="0" index="2" bw="1" slack="0"/>
<pin id="117" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_53/6 "/>
</bind>
</comp>

<comp id="121" class="1004" name="StgValue_54_write_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="0" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="1" slack="0"/>
<pin id="125" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_54/6 "/>
</bind>
</comp>

<comp id="129" class="1004" name="StgValue_55_write_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="0" slack="0"/>
<pin id="131" dir="0" index="1" bw="5" slack="0"/>
<pin id="132" dir="0" index="2" bw="1" slack="0"/>
<pin id="133" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_55/6 "/>
</bind>
</comp>

<comp id="137" class="1004" name="StgValue_56_write_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="0" slack="0"/>
<pin id="139" dir="0" index="1" bw="5" slack="0"/>
<pin id="140" dir="0" index="2" bw="1" slack="0"/>
<pin id="141" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_56/6 "/>
</bind>
</comp>

<comp id="145" class="1004" name="a_addr_gep_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="0" index="2" bw="10" slack="0"/>
<pin id="149" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr/3 "/>
</bind>
</comp>

<comp id="151" class="1004" name="StgValue_35_access_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="10" slack="0"/>
<pin id="153" dir="0" index="1" bw="32" slack="0"/>
<pin id="154" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_35/3 "/>
</bind>
</comp>

<comp id="157" class="1004" name="b_addr_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="10" slack="0"/>
<pin id="161" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr/5 "/>
</bind>
</comp>

<comp id="163" class="1004" name="StgValue_46_access_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="10" slack="0"/>
<pin id="165" dir="0" index="1" bw="32" slack="0"/>
<pin id="166" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="167" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_46/5 "/>
</bind>
</comp>

<comp id="169" class="1005" name="i_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="10" slack="1"/>
<pin id="171" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="173" class="1004" name="i_phi_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="1"/>
<pin id="175" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="176" dir="0" index="2" bw="10" slack="0"/>
<pin id="177" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="178" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="181" class="1005" name="i1_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="10" slack="1"/>
<pin id="183" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i1 (phireg) "/>
</bind>
</comp>

<comp id="185" class="1004" name="i1_phi_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="10" slack="0"/>
<pin id="187" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="188" dir="0" index="2" bw="1" slack="1"/>
<pin id="189" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="190" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1/4 "/>
</bind>
</comp>

<comp id="193" class="1004" name="grp_vector_multiply_hw_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="0"/>
<pin id="195" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="196" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="197" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="out/4 "/>
</bind>
</comp>

<comp id="199" class="1004" name="grp_pop_stream_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="0"/>
<pin id="201" dir="0" index="1" bw="32" slack="0"/>
<pin id="202" dir="0" index="2" bw="4" slack="0"/>
<pin id="203" dir="0" index="3" bw="4" slack="0"/>
<pin id="204" dir="0" index="4" bw="4" slack="0"/>
<pin id="205" dir="0" index="5" bw="1" slack="0"/>
<pin id="206" dir="0" index="6" bw="5" slack="0"/>
<pin id="207" dir="0" index="7" bw="5" slack="0"/>
<pin id="208" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_s/3 tmp_1/5 "/>
</bind>
</comp>

<comp id="219" class="1004" name="call_ret_push_stream_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="0"/>
<pin id="221" dir="0" index="1" bw="32" slack="0"/>
<pin id="222" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/6 "/>
</bind>
</comp>

<comp id="226" class="1004" name="exitcond1_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="10" slack="0"/>
<pin id="228" dir="0" index="1" bw="10" slack="0"/>
<pin id="229" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="i_2_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="10" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="tmp_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="10" slack="1"/>
<pin id="240" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="243" class="1004" name="exitcond_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="10" slack="0"/>
<pin id="245" dir="0" index="1" bw="10" slack="0"/>
<pin id="246" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/4 "/>
</bind>
</comp>

<comp id="249" class="1004" name="i_3_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="10" slack="0"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/4 "/>
</bind>
</comp>

<comp id="255" class="1004" name="tmp_8_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="10" slack="1"/>
<pin id="257" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8/5 "/>
</bind>
</comp>

<comp id="263" class="1005" name="i_2_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="10" slack="0"/>
<pin id="265" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="271" class="1005" name="i_3_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="10" slack="0"/>
<pin id="273" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="85"><net_src comp="46" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="46" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="95"><net_src comp="66" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="14" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="68" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="16" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="104"><net_src comp="70" pin="0"/><net_sink comp="97" pin=2"/></net>

<net id="110"><net_src comp="68" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="18" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="112"><net_src comp="70" pin="0"/><net_sink comp="105" pin=2"/></net>

<net id="118"><net_src comp="68" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="20" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="120"><net_src comp="72" pin="0"/><net_sink comp="113" pin=2"/></net>

<net id="126"><net_src comp="74" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="22" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="128"><net_src comp="76" pin="0"/><net_sink comp="121" pin=2"/></net>

<net id="134"><net_src comp="78" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="24" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="136"><net_src comp="80" pin="0"/><net_sink comp="129" pin=2"/></net>

<net id="142"><net_src comp="78" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="26" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="144"><net_src comp="80" pin="0"/><net_sink comp="137" pin=2"/></net>

<net id="150"><net_src comp="60" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="156"><net_src comp="145" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="162"><net_src comp="60" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="168"><net_src comp="157" pin="3"/><net_sink comp="163" pin=0"/></net>

<net id="172"><net_src comp="48" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="179"><net_src comp="169" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="180"><net_src comp="173" pin="4"/><net_sink comp="169" pin=0"/></net>

<net id="184"><net_src comp="48" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="191"><net_src comp="181" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="192"><net_src comp="185" pin="4"/><net_sink comp="181" pin=0"/></net>

<net id="198"><net_src comp="62" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="209"><net_src comp="58" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="210"><net_src comp="0" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="211"><net_src comp="2" pin="0"/><net_sink comp="199" pin=2"/></net>

<net id="212"><net_src comp="4" pin="0"/><net_sink comp="199" pin=3"/></net>

<net id="213"><net_src comp="6" pin="0"/><net_sink comp="199" pin=4"/></net>

<net id="214"><net_src comp="8" pin="0"/><net_sink comp="199" pin=5"/></net>

<net id="215"><net_src comp="10" pin="0"/><net_sink comp="199" pin=6"/></net>

<net id="216"><net_src comp="12" pin="0"/><net_sink comp="199" pin=7"/></net>

<net id="217"><net_src comp="199" pin="8"/><net_sink comp="151" pin=1"/></net>

<net id="218"><net_src comp="199" pin="8"/><net_sink comp="163" pin=1"/></net>

<net id="223"><net_src comp="64" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="193" pin="3"/><net_sink comp="219" pin=1"/></net>

<net id="225"><net_src comp="219" pin="2"/><net_sink comp="90" pin=2"/></net>

<net id="230"><net_src comp="173" pin="4"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="50" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="173" pin="4"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="56" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="241"><net_src comp="169" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="247"><net_src comp="185" pin="4"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="50" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="253"><net_src comp="185" pin="4"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="56" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="258"><net_src comp="181" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="266"><net_src comp="232" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="274"><net_src comp="249" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="185" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: in_stream_data_V | {}
	Port: in_stream_keep_V | {}
	Port: in_stream_strb_V | {}
	Port: in_stream_user_V | {}
	Port: in_stream_last_V | {}
	Port: in_stream_id_V | {}
	Port: in_stream_dest_V | {}
	Port: out_stream_data_V | {6 }
	Port: out_stream_keep_V | {6 }
	Port: out_stream_strb_V | {6 }
	Port: out_stream_user_V | {6 }
	Port: out_stream_last_V | {6 }
	Port: out_stream_id_V | {6 }
	Port: out_stream_dest_V | {6 }
 - Input state : 
	Port: mult_accel_core : in_stream_data_V | {3 5 }
	Port: mult_accel_core : in_stream_keep_V | {3 5 }
	Port: mult_accel_core : in_stream_strb_V | {3 5 }
	Port: mult_accel_core : in_stream_user_V | {3 5 }
	Port: mult_accel_core : in_stream_last_V | {3 5 }
	Port: mult_accel_core : in_stream_id_V | {3 5 }
	Port: mult_accel_core : in_stream_dest_V | {3 5 }
	Port: mult_accel_core : out_stream_data_V | {}
	Port: mult_accel_core : out_stream_keep_V | {}
	Port: mult_accel_core : out_stream_strb_V | {}
	Port: mult_accel_core : out_stream_user_V | {}
	Port: mult_accel_core : out_stream_last_V | {}
	Port: mult_accel_core : out_stream_id_V | {}
	Port: mult_accel_core : out_stream_dest_V | {}
  - Chain level:
	State 1
	State 2
		exitcond1 : 1
		i_2 : 1
		StgValue_30 : 2
	State 3
		a_addr : 1
		StgValue_35 : 2
	State 4
		exitcond : 1
		i_3 : 1
		StgValue_41 : 2
	State 5
		b_addr : 1
		StgValue_46 : 2
	State 6
		call_ret : 1
		StgValue_50 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|---------|
| Operation|        Functional Unit        |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|---------|
|          | grp_vector_multiply_hw_fu_193 |    5    |  5.307  |   548   |   765   |
|   call   |     grp_pop_stream_fu_199     |    0    |    0    |    0    |    0    |
|          |  call_ret_push_stream_fu_219  |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|    add   |           i_2_fu_232          |    0    |    0    |    0    |    14   |
|          |           i_3_fu_249          |    0    |    0    |    0    |    14   |
|----------|-------------------------------|---------|---------|---------|---------|
|   icmp   |        exitcond1_fu_226       |    0    |    0    |    0    |    13   |
|          |        exitcond_fu_243        |    0    |    0    |    0    |    13   |
|----------|-------------------------------|---------|---------|---------|---------|
|          |    StgValue_50_write_fu_90    |    0    |    0    |    0    |    0    |
|          |    StgValue_51_write_fu_97    |    0    |    0    |    0    |    0    |
|          |    StgValue_52_write_fu_105   |    0    |    0    |    0    |    0    |
|   write  |    StgValue_53_write_fu_113   |    0    |    0    |    0    |    0    |
|          |    StgValue_54_write_fu_121   |    0    |    0    |    0    |    0    |
|          |    StgValue_55_write_fu_129   |    0    |    0    |    0    |    0    |
|          |    StgValue_56_write_fu_137   |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|   zext   |           tmp_fu_238          |    0    |    0    |    0    |    0    |
|          |          tmp_8_fu_255         |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|   Total  |                               |    5    |  5.307  |   548   |   819   |
|----------|-------------------------------|---------|---------|---------|---------|

Memories:
+----+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |
+----+--------+--------+--------+
|  a |    2   |    0   |    0   |
|  b |    2   |    0   |    0   |
+----+--------+--------+--------+
|Total|    4   |    0   |    0   |
+----+--------+--------+--------+

* Register list:
+-----------+--------+
|           |   FF   |
+-----------+--------+
| i1_reg_181|   10   |
|i_2_reg_263|   10   |
|i_3_reg_271|   10   |
| i_reg_169 |   10   |
+-----------+--------+
|   Total   |   40   |
+-----------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
|  i_reg_169 |  p0  |   2  |  10  |   20   ||    9    |
| i1_reg_181 |  p0  |   2  |  10  |   20   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   40   ||  3.538  ||    18   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    5   |    5   |   548  |   819  |
|   Memory  |    4   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    3   |    -   |   18   |
|  Register |    -   |    -   |    -   |   40   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    4   |    5   |    8   |   588  |   837  |
+-----------+--------+--------+--------+--------+--------+
