
Tach.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002474  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         000000c4  00800060  00002474  00002508  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000036  00800124  00800124  000025cc  2**0
                  ALLOC
  3 .stab         00001218  00000000  00000000  000025cc  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      000003ad  00000000  00000000  000037e4  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000348  00000000  00000000  00003b98  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00003b0f  00000000  00000000  00003ee0  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000014f0  00000000  00000000  000079ef  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00001ffc  00000000  00000000  00008edf  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000007ec  00000000  00000000  0000aedc  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00001140  00000000  00000000  0000b6c8  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00003072  00000000  00000000  0000c808  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000048  00000000  00000000  0000f87a  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 fe 00 	jmp	0x1fc	; 0x1fc <__ctors_end>
       4:	0c 94 4b 0d 	jmp	0x1a96	; 0x1a96 <__vector_1>
       8:	0c 94 1b 01 	jmp	0x236	; 0x236 <__bad_interrupt>
       c:	0c 94 1b 01 	jmp	0x236	; 0x236 <__bad_interrupt>
      10:	0c 94 25 0d 	jmp	0x1a4a	; 0x1a4a <__vector_4>
      14:	0c 94 1b 01 	jmp	0x236	; 0x236 <__bad_interrupt>
      18:	0c 94 1b 01 	jmp	0x236	; 0x236 <__bad_interrupt>
      1c:	0c 94 1b 01 	jmp	0x236	; 0x236 <__bad_interrupt>
      20:	0c 94 1b 01 	jmp	0x236	; 0x236 <__bad_interrupt>
      24:	0c 94 1b 01 	jmp	0x236	; 0x236 <__bad_interrupt>
      28:	0c 94 bc 0c 	jmp	0x1978	; 0x1978 <__vector_10>
      2c:	0c 94 1b 01 	jmp	0x236	; 0x236 <__bad_interrupt>
      30:	0c 94 1b 01 	jmp	0x236	; 0x236 <__bad_interrupt>
      34:	0c 94 1b 01 	jmp	0x236	; 0x236 <__bad_interrupt>
      38:	0c 94 1b 01 	jmp	0x236	; 0x236 <__bad_interrupt>
      3c:	0c 94 1b 01 	jmp	0x236	; 0x236 <__bad_interrupt>
      40:	0c 94 1b 01 	jmp	0x236	; 0x236 <__bad_interrupt>
      44:	0c 94 1b 01 	jmp	0x236	; 0x236 <__bad_interrupt>
      48:	0c 94 1b 01 	jmp	0x236	; 0x236 <__bad_interrupt>
      4c:	0c 94 1b 01 	jmp	0x236	; 0x236 <__bad_interrupt>
      50:	0c 94 1b 01 	jmp	0x236	; 0x236 <__bad_interrupt>
      54:	f1 02       	muls	r31, r17
      56:	fc 02       	muls	r31, r28
      58:	fc 02       	muls	r31, r28
      5a:	fc 02       	muls	r31, r28
      5c:	fc 02       	muls	r31, r28
      5e:	fc 02       	muls	r31, r28
      60:	fc 02       	muls	r31, r28
      62:	fc 02       	muls	r31, r28
      64:	fc 02       	muls	r31, r28
      66:	fc 02       	muls	r31, r28
      68:	fc 02       	muls	r31, r28
      6a:	fc 02       	muls	r31, r28
      6c:	fc 02       	muls	r31, r28
      6e:	fc 02       	muls	r31, r28
      70:	fc 02       	muls	r31, r28
      72:	fc 02       	muls	r31, r28
      74:	fc 02       	muls	r31, r28
      76:	fc 02       	muls	r31, r28
      78:	fc 02       	muls	r31, r28
      7a:	fc 02       	muls	r31, r28
      7c:	fc 02       	muls	r31, r28
      7e:	fc 02       	muls	r31, r28
      80:	fc 02       	muls	r31, r28
      82:	fc 02       	muls	r31, r28
      84:	fc 02       	muls	r31, r28
      86:	fc 02       	muls	r31, r28
      88:	fc 02       	muls	r31, r28
      8a:	fc 02       	muls	r31, r28
      8c:	fc 02       	muls	r31, r28
      8e:	fc 02       	muls	r31, r28
      90:	fc 02       	muls	r31, r28
      92:	fc 02       	muls	r31, r28
      94:	fc 02       	muls	r31, r28
      96:	fc 02       	muls	r31, r28
      98:	fc 02       	muls	r31, r28
      9a:	fc 02       	muls	r31, r28
      9c:	cb 02       	muls	r28, r27
      9e:	fc 02       	muls	r31, r28
      a0:	fc 02       	muls	r31, r28
      a2:	fc 02       	muls	r31, r28
      a4:	fc 02       	muls	r31, r28
      a6:	fc 02       	muls	r31, r28
      a8:	fc 02       	muls	r31, r28
      aa:	fc 02       	muls	r31, r28
      ac:	fc 02       	muls	r31, r28
      ae:	fc 02       	muls	r31, r28
      b0:	fc 02       	muls	r31, r28
      b2:	fc 02       	muls	r31, r28
      b4:	fc 02       	muls	r31, r28
      b6:	fc 02       	muls	r31, r28
      b8:	fc 02       	muls	r31, r28
      ba:	fc 02       	muls	r31, r28
      bc:	fc 02       	muls	r31, r28
      be:	fc 02       	muls	r31, r28
      c0:	fc 02       	muls	r31, r28
      c2:	fc 02       	muls	r31, r28
      c4:	fc 02       	muls	r31, r28
      c6:	fc 02       	muls	r31, r28
      c8:	fc 02       	muls	r31, r28
      ca:	fc 02       	muls	r31, r28
      cc:	fc 02       	muls	r31, r28
      ce:	fc 02       	muls	r31, r28
      d0:	fc 02       	muls	r31, r28
      d2:	fc 02       	muls	r31, r28
      d4:	fc 02       	muls	r31, r28
      d6:	fc 02       	muls	r31, r28
      d8:	fc 02       	muls	r31, r28
      da:	fc 02       	muls	r31, r28
      dc:	fc 02       	muls	r31, r28
      de:	fc 02       	muls	r31, r28
      e0:	fc 02       	muls	r31, r28
      e2:	fc 02       	muls	r31, r28
      e4:	fc 02       	muls	r31, r28
      e6:	fc 02       	muls	r31, r28
      e8:	fc 02       	muls	r31, r28
      ea:	fc 02       	muls	r31, r28
      ec:	fc 02       	muls	r31, r28
      ee:	fc 02       	muls	r31, r28
      f0:	fc 02       	muls	r31, r28
      f2:	fc 02       	muls	r31, r28
      f4:	fc 02       	muls	r31, r28
      f6:	fc 02       	muls	r31, r28
      f8:	fc 02       	muls	r31, r28
      fa:	fc 02       	muls	r31, r28
      fc:	fc 02       	muls	r31, r28
      fe:	fc 02       	muls	r31, r28
     100:	fc 02       	muls	r31, r28
     102:	fc 02       	muls	r31, r28
     104:	fc 02       	muls	r31, r28
     106:	fc 02       	muls	r31, r28
     108:	fc 02       	muls	r31, r28
     10a:	fc 02       	muls	r31, r28
     10c:	fc 02       	muls	r31, r28
     10e:	fc 02       	muls	r31, r28
     110:	fc 02       	muls	r31, r28
     112:	fc 02       	muls	r31, r28
     114:	fc 02       	muls	r31, r28
     116:	fc 02       	muls	r31, r28
     118:	fc 02       	muls	r31, r28
     11a:	fc 02       	muls	r31, r28
     11c:	fc 02       	muls	r31, r28
     11e:	fc 02       	muls	r31, r28
     120:	fc 02       	muls	r31, r28
     122:	fc 02       	muls	r31, r28
     124:	fb 02       	muls	r31, r27
     126:	cd 02       	muls	r28, r29
     128:	cf 02       	muls	r28, r31
     12a:	d1 02       	muls	r29, r17
     12c:	d3 02       	muls	r29, r19
     12e:	d5 02       	muls	r29, r21
     130:	fc 02       	muls	r31, r28
     132:	fc 02       	muls	r31, r28
     134:	d7 02       	muls	r29, r23
     136:	d9 02       	muls	r29, r25
     138:	db 02       	muls	r29, r27
     13a:	dd 02       	muls	r29, r29
     13c:	df 02       	muls	r29, r31
     13e:	e1 02       	muls	r30, r17
     140:	e3 02       	muls	r30, r19
     142:	e5 02       	muls	r30, r21
     144:	e7 02       	muls	r30, r23
     146:	e9 02       	muls	r30, r25
     148:	eb 02       	muls	r30, r27
     14a:	ed 02       	muls	r30, r29
     14c:	fc 02       	muls	r31, r28
     14e:	fc 02       	muls	r31, r28
     150:	fc 02       	muls	r31, r28
     152:	f3 02       	muls	r31, r19
     154:	fc 02       	muls	r31, r28
     156:	fc 02       	muls	r31, r28
     158:	fc 02       	muls	r31, r28
     15a:	f5 02       	muls	r31, r21
     15c:	f7 02       	muls	r31, r23
     15e:	fc 02       	muls	r31, r28
     160:	ef 02       	muls	r30, r31
     162:	f9 02       	muls	r31, r25

00000164 <settings_exit_str>:
     164:	20 2d 2d 2d 20 c2 db 58 ce c4 20 2d 2d 2d 00         --- ..X.. ---.

00000173 <settings_str>:
     173:	20 20 20 cd c0 d1 d2 d0 ce c9 ca c8 00                 ..........

00000180 <settings_tach_pulses_str>:
     180:	c8 cc cf d3 cb dc d1 ce c2 2f ce c1 ce d0 ce d2     ........./......
	...

00000191 <settings_voltage_comp_str>:
     191:	cf ce c4 d1 d2 d0 ce c9 ca c0 20 c2 ce cb dc d2     .......... .....
	...

000001a2 <side_light_on_str>:
     1a2:	20 20 20 20 3c c3 ce d0 df d2 3e 20 20 20 00            <.....>   .

000001b1 <side_light_off_str>:
     1b1:	20 20 20 3c c2 db ca cb de d7 c5 cd db 3e 00           <.........>.

000001c0 <side_light_str>:
     1c0:	20 c1 ce d0 d2 ce c2 db c5 20 ce c3 cd c8 00         ........ .....

000001cf <top_light_on_str>:
     1cf:	20 20 20 20 3c c3 ce d0 c8 d2 3e 20 20 20 00            <.....>   .

000001de <top_light_off_str>:
     1de:	20 20 20 3c c2 db ca cb de d7 c5 cd 3e 00              <........>.

000001ec <top_light_str>:
     1ec:	20 d2 ce cf ce c2 db c9 20 ce c3 ce cd dc 00 00      ....... .......

000001fc <__ctors_end>:
     1fc:	11 24       	eor	r1, r1
     1fe:	1f be       	out	0x3f, r1	; 63
     200:	cf e5       	ldi	r28, 0x5F	; 95
     202:	d8 e0       	ldi	r29, 0x08	; 8
     204:	de bf       	out	0x3e, r29	; 62
     206:	cd bf       	out	0x3d, r28	; 61

00000208 <__do_copy_data>:
     208:	11 e0       	ldi	r17, 0x01	; 1
     20a:	a0 e6       	ldi	r26, 0x60	; 96
     20c:	b0 e0       	ldi	r27, 0x00	; 0
     20e:	e4 e7       	ldi	r30, 0x74	; 116
     210:	f4 e2       	ldi	r31, 0x24	; 36
     212:	02 c0       	rjmp	.+4      	; 0x218 <__do_copy_data+0x10>
     214:	05 90       	lpm	r0, Z+
     216:	0d 92       	st	X+, r0
     218:	a4 32       	cpi	r26, 0x24	; 36
     21a:	b1 07       	cpc	r27, r17
     21c:	d9 f7       	brne	.-10     	; 0x214 <__do_copy_data+0xc>

0000021e <__do_clear_bss>:
     21e:	11 e0       	ldi	r17, 0x01	; 1
     220:	a4 e2       	ldi	r26, 0x24	; 36
     222:	b1 e0       	ldi	r27, 0x01	; 1
     224:	01 c0       	rjmp	.+2      	; 0x228 <.do_clear_bss_start>

00000226 <.do_clear_bss_loop>:
     226:	1d 92       	st	X+, r1

00000228 <.do_clear_bss_start>:
     228:	aa 35       	cpi	r26, 0x5A	; 90
     22a:	b1 07       	cpc	r27, r17
     22c:	e1 f7       	brne	.-8      	; 0x226 <.do_clear_bss_loop>
     22e:	0e 94 4b 0c 	call	0x1896	; 0x1896 <main>
     232:	0c 94 38 12 	jmp	0x2470	; 0x2470 <_exit>

00000236 <__bad_interrupt>:
     236:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

0000023a <beeper_init>:
	uint16_t rampup_freq = 120;
	/* enable sound (4 kHz)
	 * Fast PWM. MAX ICR1
	 * Tolge OCR1A
	 * prescaller 16 MHz / 64 * 60 */
	DDRD |= (1 << PD4);
     23a:	8c 9a       	sbi	0x11, 4	; 17
	TCCR1A |= (1 << COM1B1) | (1 << WGM11);
     23c:	8f b5       	in	r24, 0x2f	; 47
     23e:	82 62       	ori	r24, 0x22	; 34
     240:	8f bd       	out	0x2f, r24	; 47
	TCCR1B |= (1 << WGM13) | (1 << WGM12) | (1 << CS11) | (1 << CS10);
     242:	8e b5       	in	r24, 0x2e	; 46
     244:	8b 61       	ori	r24, 0x1B	; 27
     246:	8e bd       	out	0x2e, r24	; 46
		_delay_ms(10);
		rampup_freq--;
		
	}
#endif	
	ICR1 = 0;
     248:	17 bc       	out	0x27, r1	; 39
     24a:	16 bc       	out	0x26, r1	; 38
	OCR1B = 0;	
     24c:	19 bc       	out	0x29, r1	; 41
     24e:	18 bc       	out	0x28, r1	; 40
}
     250:	08 95       	ret

00000252 <beeper_play_tone>:

void beeper_play_tone(uint16_t sound_freq, uint16_t duration)
{
	ICR1 = sound_freq;
     252:	97 bd       	out	0x27, r25	; 39
     254:	86 bd       	out	0x26, r24	; 38
	OCR1B = sound_freq / 2;
     256:	96 95       	lsr	r25
     258:	87 95       	ror	r24
     25a:	99 bd       	out	0x29, r25	; 41
     25c:	88 bd       	out	0x28, r24	; 40
	
	remaining_duration = duration;
     25e:	70 93 25 01 	sts	0x0125, r23
     262:	60 93 24 01 	sts	0x0124, r22
}
     266:	08 95       	ret

00000268 <beeper_handle_timer_int>:

void beeper_handle_timer_int()
{
	if (0 != remaining_duration)
     268:	80 91 24 01 	lds	r24, 0x0124
     26c:	90 91 25 01 	lds	r25, 0x0125
     270:	00 97       	sbiw	r24, 0x00	; 0
     272:	59 f0       	breq	.+22     	; 0x28a <beeper_handle_timer_int+0x22>
	{
		remaining_duration--;
     274:	01 97       	sbiw	r24, 0x01	; 1
     276:	90 93 25 01 	sts	0x0125, r25
     27a:	80 93 24 01 	sts	0x0124, r24
		if (0 == remaining_duration)
     27e:	00 97       	sbiw	r24, 0x00	; 0
     280:	21 f4       	brne	.+8      	; 0x28a <beeper_handle_timer_int+0x22>
		{
			ICR1 = 0;
     282:	17 bc       	out	0x27, r1	; 39
     284:	16 bc       	out	0x26, r1	; 38
			OCR1B = 0;
     286:	19 bc       	out	0x29, r1	; 41
     288:	18 bc       	out	0x28, r1	; 40
     28a:	08 95       	ret

0000028c <display_set_backlight>:
 *      PUBLIC FUNCTIONS                    *
 *******************************************/
void display_set_backlight( uint8_t percent )
{
	/* Configure pin just in case */
	DISPLAY_BACKLIGHT_DDR |= (1 << DISPLAY_BACKLIGHT_PIN);
     28c:	8d 9a       	sbi	0x11, 5	; 17
	
	if (0 == percent)
     28e:	88 23       	and	r24, r24
     290:	11 f4       	brne	.+4      	; 0x296 <display_set_backlight+0xa>
	{
		/* Turn PWM off and set pin to 0 */
		DISPLAY_BACKLIGHT_PORT &= ~(1 << DISPLAY_BACKLIGHT_PIN);
     292:	95 98       	cbi	0x12, 5	; 18
     294:	08 95       	ret
		
	} else if ( 100 <= percent )
     296:	84 36       	cpi	r24, 0x64	; 100
     298:	08 f0       	brcs	.+2      	; 0x29c <display_set_backlight+0x10>
	{
		/* Turn PWM off and set pin to 1 */
		DISPLAY_BACKLIGHT_PORT |= (1 << DISPLAY_BACKLIGHT_PIN);
     29a:	95 9a       	sbi	0x12, 5	; 18
     29c:	08 95       	ret

0000029e <displaySendCommand>:
/********************************************
 *      LOCAL FUNCTIONS                     *
 *******************************************/

void displaySendCommand(uint8_t command, double delay_in_us)
{
     29e:	cf 92       	push	r12
     2a0:	df 92       	push	r13
     2a2:	ef 92       	push	r14
     2a4:	ff 92       	push	r15
     2a6:	cf 93       	push	r28
     2a8:	c8 2f       	mov	r28, r24
     2aa:	6a 01       	movw	r12, r20
     2ac:	7b 01       	movw	r14, r22
	uint8_t buf = 0;
	DISPLAY_CONFIG_PINS_PORT  &= ~(1 << DISPLAY_CONFIG_PIN_RS ); // 0 - command, 1 - data 
     2ae:	af 98       	cbi	0x15, 7	; 21
	{
		/* No need to invert data in the port */
		// TODO: implement		
	} else
	{			
		buf = (command & 0xF0) >> 4;
     2b0:	82 95       	swap	r24
     2b2:	8f 70       	andi	r24, 0x0F	; 15
		DISPLAY_DATA_PINS_PORT = ((((buf & 0x1) << 3) | ((buf & 0x2) << 1) | ((buf & 0x4) >> 1) | ((buf & 0x8) >> 3)) << DISPLAY_DATA_PINS_SHIFT) | (DISPLAY_DATA_PINS_PORT & (~DISPLAY_DATA_PINS_MASK));		
     2b4:	90 e0       	ldi	r25, 0x00	; 0
     2b6:	e5 b3       	in	r30, 0x15	; 21
     2b8:	bc 01       	movw	r22, r24
     2ba:	62 70       	andi	r22, 0x02	; 2
     2bc:	70 70       	andi	r23, 0x00	; 0
     2be:	66 0f       	add	r22, r22
     2c0:	77 1f       	adc	r23, r23
     2c2:	ac 01       	movw	r20, r24
     2c4:	41 70       	andi	r20, 0x01	; 1
     2c6:	50 70       	andi	r21, 0x00	; 0
     2c8:	44 0f       	add	r20, r20
     2ca:	55 1f       	adc	r21, r21
     2cc:	44 0f       	add	r20, r20
     2ce:	55 1f       	adc	r21, r21
     2d0:	44 0f       	add	r20, r20
     2d2:	55 1f       	adc	r21, r21
     2d4:	46 2b       	or	r20, r22
     2d6:	57 2b       	or	r21, r23
     2d8:	9c 01       	movw	r18, r24
     2da:	24 70       	andi	r18, 0x04	; 4
     2dc:	30 70       	andi	r19, 0x00	; 0
     2de:	35 95       	asr	r19
     2e0:	27 95       	ror	r18
     2e2:	24 2b       	or	r18, r20
     2e4:	35 2b       	or	r19, r21
     2e6:	96 95       	lsr	r25
     2e8:	87 95       	ror	r24
     2ea:	96 95       	lsr	r25
     2ec:	87 95       	ror	r24
     2ee:	96 95       	lsr	r25
     2f0:	87 95       	ror	r24
     2f2:	82 2b       	or	r24, r18
     2f4:	93 2b       	or	r25, r19
     2f6:	88 0f       	add	r24, r24
     2f8:	99 1f       	adc	r25, r25
     2fa:	88 0f       	add	r24, r24
     2fc:	99 1f       	adc	r25, r25
     2fe:	e3 7c       	andi	r30, 0xC3	; 195
     300:	8e 2b       	or	r24, r30
     302:	85 bb       	out	0x15, r24	; 21
	}

	DISPLAY_CONFIG_PINS_PORT |= (1 << DISPLAY_CONFIG_PIN_E);
     304:	ae 9a       	sbi	0x15, 6	; 21
	delay_us(delay_in_us);
     306:	c7 01       	movw	r24, r14
     308:	b6 01       	movw	r22, r12
     30a:	0e 94 8c 0d 	call	0x1b18	; 0x1b18 <__fixunssfsi>

  } 
} 

static inline void delay_us(uint16_t count) { 
  while(count--) { 
     30e:	61 15       	cp	r22, r1
     310:	71 05       	cpc	r23, r1
     312:	39 f0       	breq	.+14     	; 0x322 <displaySendCommand+0x84>
     314:	cb 01       	movw	r24, r22
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     316:	25 e0       	ldi	r18, 0x05	; 5
     318:	2a 95       	dec	r18
     31a:	f1 f7       	brne	.-4      	; 0x318 <displaySendCommand+0x7a>
     31c:	00 00       	nop
     31e:	01 97       	sbiw	r24, 0x01	; 1
     320:	d1 f7       	brne	.-12     	; 0x316 <displaySendCommand+0x78>
		DISPLAY_DATA_PINS_PORT = ((((buf & 0x1) << 3) | ((buf & 0x2) << 1) | ((buf & 0x4) >> 1) | ((buf & 0x8) >> 3)) << DISPLAY_DATA_PINS_SHIFT) | (DISPLAY_DATA_PINS_PORT & (~DISPLAY_DATA_PINS_MASK));		
	}

	DISPLAY_CONFIG_PINS_PORT |= (1 << DISPLAY_CONFIG_PIN_E);
	delay_us(delay_in_us);
	DISPLAY_CONFIG_PINS_PORT &= ~(1 << DISPLAY_CONFIG_PIN_E);
     322:	ae 98       	cbi	0x15, 6	; 21
     324:	85 e0       	ldi	r24, 0x05	; 5
     326:	8a 95       	dec	r24
     328:	f1 f7       	brne	.-4      	; 0x326 <displaySendCommand+0x88>
     32a:	00 00       	nop
     32c:	25 e0       	ldi	r18, 0x05	; 5
     32e:	2a 95       	dec	r18
     330:	f1 f7       	brne	.-4      	; 0x32e <displaySendCommand+0x90>
     332:	00 00       	nop
     334:	85 e0       	ldi	r24, 0x05	; 5
     336:	8a 95       	dec	r24
     338:	f1 f7       	brne	.-4      	; 0x336 <displaySendCommand+0x98>
     33a:	00 00       	nop
     33c:	25 e0       	ldi	r18, 0x05	; 5
     33e:	2a 95       	dec	r18
     340:	f1 f7       	brne	.-4      	; 0x33e <displaySendCommand+0xa0>
     342:	00 00       	nop
     344:	85 e0       	ldi	r24, 0x05	; 5
     346:	8a 95       	dec	r24
     348:	f1 f7       	brne	.-4      	; 0x346 <displaySendCommand+0xa8>
     34a:	00 00       	nop
	{
		/* No need to invert data in the port */
		// TODO: implement		
	} else
	{			
		buf = (command & 0x0F);
     34c:	cf 70       	andi	r28, 0x0F	; 15
		DISPLAY_DATA_PINS_PORT = ((((buf & 0x1) << 3) | ((buf & 0x2) << 1) | ((buf & 0x4) >> 1) | ((buf & 0x8) >> 3)) << DISPLAY_DATA_PINS_SHIFT) | (DISPLAY_DATA_PINS_PORT & (~DISPLAY_DATA_PINS_MASK));		
     34e:	2c 2f       	mov	r18, r28
     350:	30 e0       	ldi	r19, 0x00	; 0
     352:	e5 b3       	in	r30, 0x15	; 21
     354:	a9 01       	movw	r20, r18
     356:	42 70       	andi	r20, 0x02	; 2
     358:	50 70       	andi	r21, 0x00	; 0
     35a:	44 0f       	add	r20, r20
     35c:	55 1f       	adc	r21, r21
     35e:	c9 01       	movw	r24, r18
     360:	81 70       	andi	r24, 0x01	; 1
     362:	90 70       	andi	r25, 0x00	; 0
     364:	88 0f       	add	r24, r24
     366:	99 1f       	adc	r25, r25
     368:	88 0f       	add	r24, r24
     36a:	99 1f       	adc	r25, r25
     36c:	88 0f       	add	r24, r24
     36e:	99 1f       	adc	r25, r25
     370:	48 2b       	or	r20, r24
     372:	59 2b       	or	r21, r25
     374:	c9 01       	movw	r24, r18
     376:	84 70       	andi	r24, 0x04	; 4
     378:	90 70       	andi	r25, 0x00	; 0
     37a:	95 95       	asr	r25
     37c:	87 95       	ror	r24
     37e:	84 2b       	or	r24, r20
     380:	95 2b       	or	r25, r21
     382:	36 95       	lsr	r19
     384:	27 95       	ror	r18
     386:	36 95       	lsr	r19
     388:	27 95       	ror	r18
     38a:	36 95       	lsr	r19
     38c:	27 95       	ror	r18
     38e:	28 2b       	or	r18, r24
     390:	39 2b       	or	r19, r25
     392:	22 0f       	add	r18, r18
     394:	33 1f       	adc	r19, r19
     396:	22 0f       	add	r18, r18
     398:	33 1f       	adc	r19, r19
     39a:	e3 7c       	andi	r30, 0xC3	; 195
     39c:	2e 2b       	or	r18, r30
     39e:	25 bb       	out	0x15, r18	; 21
	}

	/* E = A7 */
	DISPLAY_CONFIG_PINS_PORT |= (1 << DISPLAY_CONFIG_PIN_E);
     3a0:	ae 9a       	sbi	0x15, 6	; 21

  } 
} 

static inline void delay_us(uint16_t count) { 
  while(count--) { 
     3a2:	61 15       	cp	r22, r1
     3a4:	71 05       	cpc	r23, r1
     3a6:	39 f0       	breq	.+14     	; 0x3b6 <displaySendCommand+0x118>
     3a8:	25 e0       	ldi	r18, 0x05	; 5
     3aa:	2a 95       	dec	r18
     3ac:	f1 f7       	brne	.-4      	; 0x3aa <displaySendCommand+0x10c>
     3ae:	00 00       	nop
     3b0:	61 50       	subi	r22, 0x01	; 1
     3b2:	70 40       	sbci	r23, 0x00	; 0
     3b4:	c9 f7       	brne	.-14     	; 0x3a8 <displaySendCommand+0x10a>
	}

	/* E = A7 */
	DISPLAY_CONFIG_PINS_PORT |= (1 << DISPLAY_CONFIG_PIN_E);
	delay_us(delay_in_us);
	DISPLAY_CONFIG_PINS_PORT &= ~(1 << DISPLAY_CONFIG_PIN_E);
     3b6:	ae 98       	cbi	0x15, 6	; 21
     3b8:	85 e0       	ldi	r24, 0x05	; 5
     3ba:	8a 95       	dec	r24
     3bc:	f1 f7       	brne	.-4      	; 0x3ba <displaySendCommand+0x11c>
     3be:	00 00       	nop
     3c0:	25 e0       	ldi	r18, 0x05	; 5
     3c2:	2a 95       	dec	r18
     3c4:	f1 f7       	brne	.-4      	; 0x3c2 <displaySendCommand+0x124>
     3c6:	00 00       	nop
     3c8:	85 e0       	ldi	r24, 0x05	; 5
     3ca:	8a 95       	dec	r24
     3cc:	f1 f7       	brne	.-4      	; 0x3ca <displaySendCommand+0x12c>
     3ce:	00 00       	nop
     3d0:	25 e0       	ldi	r18, 0x05	; 5
     3d2:	2a 95       	dec	r18
     3d4:	f1 f7       	brne	.-4      	; 0x3d2 <displaySendCommand+0x134>
     3d6:	00 00       	nop
     3d8:	85 e0       	ldi	r24, 0x05	; 5
     3da:	8a 95       	dec	r24
     3dc:	f1 f7       	brne	.-4      	; 0x3da <displaySendCommand+0x13c>
     3de:	00 00       	nop
	
#else
	#error
#endif

}
     3e0:	cf 91       	pop	r28
     3e2:	ff 90       	pop	r15
     3e4:	ef 90       	pop	r14
     3e6:	df 90       	pop	r13
     3e8:	cf 90       	pop	r12
     3ea:	08 95       	ret

000003ec <displayClear>:

void displayClear()
{
	/* Clear display */
	/* Wait for more than 1.53 ms */
	displaySendCommand(DISPLAY_COMMAND_CLEAR_DISPLAY, 1540);
     3ec:	81 e0       	ldi	r24, 0x01	; 1
     3ee:	40 e0       	ldi	r20, 0x00	; 0
     3f0:	50 e8       	ldi	r21, 0x80	; 128
     3f2:	60 ec       	ldi	r22, 0xC0	; 192
     3f4:	74 e4       	ldi	r23, 0x44	; 68
     3f6:	0e 94 4f 01 	call	0x29e	; 0x29e <displaySendCommand>

	/* Why don't just set DDRAM address? It takes less time */
	displaySendCommand(DISPLAY_COMMAND_RETURN_HOME, 1540);
     3fa:	82 e0       	ldi	r24, 0x02	; 2
     3fc:	40 e0       	ldi	r20, 0x00	; 0
     3fe:	50 e8       	ldi	r21, 0x80	; 128
     400:	60 ec       	ldi	r22, 0xC0	; 192
     402:	74 e4       	ldi	r23, 0x44	; 68
     404:	0e 94 4f 01 	call	0x29e	; 0x29e <displaySendCommand>
}
     408:	08 95       	ret

0000040a <initDisplay>:
	/*	  
	Start up steps 

	1. Wait for more than 40 ms after VDD rises to 4.5 V */

	DISPLAY_CONFIG_PINS_DDR  |= (1 << DISPLAY_CONFIG_PIN_RS) | (1 << DISPLAY_CONFIG_PIN_E);
     40a:	84 b3       	in	r24, 0x14	; 20
     40c:	80 6c       	ori	r24, 0xC0	; 192
     40e:	84 bb       	out	0x14, r24	; 20
	DISPLAY_CONFIG_PINS_PORT  &= ~(1 << DISPLAY_CONFIG_PIN_RS);
     410:	af 98       	cbi	0x15, 7	; 21
	DISPLAY_CONFIG_PINS_PORT  &= ~(1 << DISPLAY_CONFIG_PIN_E);
     412:	ae 98       	cbi	0x15, 6	; 21

	DISPLAY_DATA_PINS_DDR |= DISPLAY_DATA_PINS_MASK;
     414:	84 b3       	in	r24, 0x14	; 20
     416:	8c 63       	ori	r24, 0x3C	; 60
     418:	84 bb       	out	0x14, r24	; 20
     41a:	82 e3       	ldi	r24, 0x32	; 50
     41c:	90 e0       	ldi	r25, 0x00	; 0
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     41e:	ef e9       	ldi	r30, 0x9F	; 159
     420:	ff e0       	ldi	r31, 0x0F	; 15
     422:	31 97       	sbiw	r30, 0x01	; 1
     424:	f1 f7       	brne	.-4      	; 0x422 <initDisplay+0x18>
     426:	00 c0       	rjmp	.+0      	; 0x428 <initDisplay+0x1e>
     428:	00 00       	nop
     42a:	01 97       	sbiw	r24, 0x01	; 1
	}
	return symb;
}

static inline void delay_ms(uint16_t count) { 
  while(count--) { 
     42c:	c1 f7       	brne	.-16     	; 0x41e <initDisplay+0x14>

	/* 	Wait for more than 39us */	
#ifdef DISPLAY_MODE_8BIT	
	displaySendCommand(DISPLAY_COMMAND_FUNCTION_SET | DISPLAY_DATA_LENGTH_8BIT | DISPLAY_TYPE_2LINE | DISPLAY_SYMB_SIZE_5X8,40);
#elif defined DISPLAY_MODE_4BIT
	displaySendCommand(DISPLAY_COMMAND_FUNCTION_SET | DISPLAY_DATA_LENGTH_4BIT, 40);
     42e:	80 e2       	ldi	r24, 0x20	; 32
     430:	40 e0       	ldi	r20, 0x00	; 0
     432:	50 e0       	ldi	r21, 0x00	; 0
     434:	60 e2       	ldi	r22, 0x20	; 32
     436:	72 e4       	ldi	r23, 0x42	; 66
     438:	0e 94 4f 01 	call	0x29e	; 0x29e <displaySendCommand>
		/* No need to invert data in the port */
		// TODO: implement		
	} else
	{		
		buf = ((DISPLAY_COMMAND_FUNCTION_SET | DISPLAY_DATA_LENGTH_8BIT) >> 4);
		DISPLAY_DATA_PINS_PORT = ((((buf & 0x1) << 3) | ((buf & 0x2) << 1) | ((buf & 0x4) >> 1) | ((buf & 0x8) >> 3)) << DISPLAY_DATA_PINS_SHIFT) | (DISPLAY_DATA_PINS_PORT & (~DISPLAY_DATA_PINS_MASK));
     43c:	85 b3       	in	r24, 0x15	; 21
     43e:	83 7c       	andi	r24, 0xC3	; 195
     440:	80 63       	ori	r24, 0x30	; 48
     442:	85 bb       	out	0x15, r24	; 21
	}
	
	
	/* Pull up E */
	DISPLAY_CONFIG_PINS_PORT |= (1 << DISPLAY_CONFIG_PIN_E);
     444:	ae 9a       	sbi	0x15, 6	; 21
     446:	88 e2       	ldi	r24, 0x28	; 40
     448:	90 e0       	ldi	r25, 0x00	; 0
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     44a:	f5 e0       	ldi	r31, 0x05	; 5
     44c:	fa 95       	dec	r31
     44e:	f1 f7       	brne	.-4      	; 0x44c <initDisplay+0x42>
     450:	00 00       	nop
     452:	01 97       	sbiw	r24, 0x01	; 1

  } 
} 

static inline void delay_us(uint16_t count) { 
  while(count--) { 
     454:	d1 f7       	brne	.-12     	; 0x44a <initDisplay+0x40>
	
	
	/* Pull up E */
	DISPLAY_CONFIG_PINS_PORT |= (1 << DISPLAY_CONFIG_PIN_E);
	delay_us(40);
	DISPLAY_CONFIG_PINS_PORT &= ~(1 << DISPLAY_CONFIG_PIN_E);
     456:	ae 98       	cbi	0x15, 6	; 21

	displaySendCommand(DISPLAY_COMMAND_FUNCTION_SET | DISPLAY_DATA_LENGTH_4BIT | DISPLAY_TYPE_2LINE | DISPLAY_SYMB_SIZE_5X8,40);	
     458:	88 e2       	ldi	r24, 0x28	; 40
     45a:	40 e0       	ldi	r20, 0x00	; 0
     45c:	50 e0       	ldi	r21, 0x00	; 0
     45e:	60 e2       	ldi	r22, 0x20	; 32
     460:	72 e4       	ldi	r23, 0x42	; 66
     462:	0e 94 4f 01 	call	0x29e	; 0x29e <displaySendCommand>
	#error
#endif

	/* Display ON/OFF control */
	/* Wait for more than 37 us */
	displaySendCommand(DISPLAY_COMMAND_DISPLAY_ON_OFF | DISPLAY_ON | DISPLAY_CURSOR_OFF | DISPLAY_CURSOR_BLINKING_OFF,38);
     466:	8c e0       	ldi	r24, 0x0C	; 12
     468:	40 e0       	ldi	r20, 0x00	; 0
     46a:	50 e0       	ldi	r21, 0x00	; 0
     46c:	68 e1       	ldi	r22, 0x18	; 24
     46e:	72 e4       	ldi	r23, 0x42	; 66
     470:	0e 94 4f 01 	call	0x29e	; 0x29e <displaySendCommand>

	/* Clear display */

	/* Wait for more than 1.53 ms */
	displaySendCommand(DISPLAY_COMMAND_CLEAR_DISPLAY, 1540);
     474:	81 e0       	ldi	r24, 0x01	; 1
     476:	40 e0       	ldi	r20, 0x00	; 0
     478:	50 e8       	ldi	r21, 0x80	; 128
     47a:	60 ec       	ldi	r22, 0xC0	; 192
     47c:	74 e4       	ldi	r23, 0x44	; 68
     47e:	0e 94 4f 01 	call	0x29e	; 0x29e <displaySendCommand>

	/* Entry mode set */
	/* Wait for more than 39 us */

	displaySendCommand(DISPLAY_COMMAND_ENTRY_MODE_SET | DISPLAY_ENTRY_MODE_INCREMENT | DISPLAY_ENTRY_MODE_SHIFT_OFF, 40);
     482:	86 e0       	ldi	r24, 0x06	; 6
     484:	40 e0       	ldi	r20, 0x00	; 0
     486:	50 e0       	ldi	r21, 0x00	; 0
     488:	60 e2       	ldi	r22, 0x20	; 32
     48a:	72 e4       	ldi	r23, 0x42	; 66
     48c:	0e 94 4f 01 	call	0x29e	; 0x29e <displaySendCommand>

	/* Move cursor */
	displaySendCommand(DISPLAY_COMMAND_RETURN_HOME, 1540);
     490:	82 e0       	ldi	r24, 0x02	; 2
     492:	40 e0       	ldi	r20, 0x00	; 0
     494:	50 e8       	ldi	r21, 0x80	; 128
     496:	60 ec       	ldi	r22, 0xC0	; 192
     498:	74 e4       	ldi	r23, 0x44	; 68
     49a:	0e 94 4f 01 	call	0x29e	; 0x29e <displaySendCommand>

}
     49e:	08 95       	ret

000004a0 <displaySendData>:
}

void displaySendData(uint8_t data)
{
	uint8_t buf = 0;
	DISPLAY_CONFIG_PINS_PORT |= (1 << DISPLAY_CONFIG_PIN_RS ); // 0 - command, 1 - data 
     4a0:	af 9a       	sbi	0x15, 7	; 21
	{
		/* No need to invert data in the port */
		// TODO: implement		
	} else
	{			
		buf = (data & 0xF0) >> 4;
     4a2:	28 2f       	mov	r18, r24
     4a4:	22 95       	swap	r18
     4a6:	2f 70       	andi	r18, 0x0F	; 15
		DISPLAY_DATA_PINS_PORT = ((((buf & 0x1) << 3) | ((buf & 0x2) << 1) | ((buf & 0x4) >> 1) | ((buf & 0x8) >> 3)) << DISPLAY_DATA_PINS_SHIFT) | (DISPLAY_DATA_PINS_PORT & (~DISPLAY_DATA_PINS_MASK));		
     4a8:	30 e0       	ldi	r19, 0x00	; 0
     4aa:	95 b3       	in	r25, 0x15	; 21
     4ac:	b9 01       	movw	r22, r18
     4ae:	62 70       	andi	r22, 0x02	; 2
     4b0:	70 70       	andi	r23, 0x00	; 0
     4b2:	66 0f       	add	r22, r22
     4b4:	77 1f       	adc	r23, r23
     4b6:	a9 01       	movw	r20, r18
     4b8:	41 70       	andi	r20, 0x01	; 1
     4ba:	50 70       	andi	r21, 0x00	; 0
     4bc:	44 0f       	add	r20, r20
     4be:	55 1f       	adc	r21, r21
     4c0:	44 0f       	add	r20, r20
     4c2:	55 1f       	adc	r21, r21
     4c4:	44 0f       	add	r20, r20
     4c6:	55 1f       	adc	r21, r21
     4c8:	64 2b       	or	r22, r20
     4ca:	75 2b       	or	r23, r21
     4cc:	a9 01       	movw	r20, r18
     4ce:	44 70       	andi	r20, 0x04	; 4
     4d0:	50 70       	andi	r21, 0x00	; 0
     4d2:	55 95       	asr	r21
     4d4:	47 95       	ror	r20
     4d6:	46 2b       	or	r20, r22
     4d8:	57 2b       	or	r21, r23
     4da:	36 95       	lsr	r19
     4dc:	27 95       	ror	r18
     4de:	36 95       	lsr	r19
     4e0:	27 95       	ror	r18
     4e2:	36 95       	lsr	r19
     4e4:	27 95       	ror	r18
     4e6:	24 2b       	or	r18, r20
     4e8:	35 2b       	or	r19, r21
     4ea:	22 0f       	add	r18, r18
     4ec:	33 1f       	adc	r19, r19
     4ee:	22 0f       	add	r18, r18
     4f0:	33 1f       	adc	r19, r19
     4f2:	93 7c       	andi	r25, 0xC3	; 195
     4f4:	29 2b       	or	r18, r25
     4f6:	25 bb       	out	0x15, r18	; 21
	}


	DISPLAY_CONFIG_PINS_PORT |= (1 << DISPLAY_CONFIG_PIN_E);
     4f8:	ae 9a       	sbi	0x15, 6	; 21
     4fa:	28 e2       	ldi	r18, 0x28	; 40
     4fc:	30 e0       	ldi	r19, 0x00	; 0
     4fe:	95 e0       	ldi	r25, 0x05	; 5
     500:	9a 95       	dec	r25
     502:	f1 f7       	brne	.-4      	; 0x500 <displaySendData+0x60>
     504:	00 00       	nop
     506:	21 50       	subi	r18, 0x01	; 1
     508:	30 40       	sbci	r19, 0x00	; 0

  } 
} 

static inline void delay_us(uint16_t count) { 
  while(count--) { 
     50a:	c9 f7       	brne	.-14     	; 0x4fe <displaySendData+0x5e>
	}


	DISPLAY_CONFIG_PINS_PORT |= (1 << DISPLAY_CONFIG_PIN_E);
	delay_us(40);
	DISPLAY_CONFIG_PINS_PORT &= ~(1 << DISPLAY_CONFIG_PIN_E);
     50c:	ae 98       	cbi	0x15, 6	; 21
	{
		/* No need to invert data in the port */
		// TODO: implement		
	} else
	{				
		buf = (data & 0x0F);
     50e:	8f 70       	andi	r24, 0x0F	; 15
		DISPLAY_DATA_PINS_PORT = ((((buf & 0x1) << 3) | ((buf & 0x2) << 1) | ((buf & 0x4) >> 1) | ((buf & 0x8) >> 3)) << DISPLAY_DATA_PINS_SHIFT) | (DISPLAY_DATA_PINS_PORT & (~DISPLAY_DATA_PINS_MASK));		
     510:	90 e0       	ldi	r25, 0x00	; 0
     512:	65 b3       	in	r22, 0x15	; 21
     514:	ac 01       	movw	r20, r24
     516:	42 70       	andi	r20, 0x02	; 2
     518:	50 70       	andi	r21, 0x00	; 0
     51a:	44 0f       	add	r20, r20
     51c:	55 1f       	adc	r21, r21
     51e:	9c 01       	movw	r18, r24
     520:	21 70       	andi	r18, 0x01	; 1
     522:	30 70       	andi	r19, 0x00	; 0
     524:	22 0f       	add	r18, r18
     526:	33 1f       	adc	r19, r19
     528:	22 0f       	add	r18, r18
     52a:	33 1f       	adc	r19, r19
     52c:	22 0f       	add	r18, r18
     52e:	33 1f       	adc	r19, r19
     530:	24 2b       	or	r18, r20
     532:	35 2b       	or	r19, r21
     534:	ac 01       	movw	r20, r24
     536:	44 70       	andi	r20, 0x04	; 4
     538:	50 70       	andi	r21, 0x00	; 0
     53a:	55 95       	asr	r21
     53c:	47 95       	ror	r20
     53e:	24 2b       	or	r18, r20
     540:	35 2b       	or	r19, r21
     542:	96 95       	lsr	r25
     544:	87 95       	ror	r24
     546:	96 95       	lsr	r25
     548:	87 95       	ror	r24
     54a:	96 95       	lsr	r25
     54c:	87 95       	ror	r24
     54e:	82 2b       	or	r24, r18
     550:	93 2b       	or	r25, r19
     552:	88 0f       	add	r24, r24
     554:	99 1f       	adc	r25, r25
     556:	88 0f       	add	r24, r24
     558:	99 1f       	adc	r25, r25
     55a:	63 7c       	andi	r22, 0xC3	; 195
     55c:	86 2b       	or	r24, r22
     55e:	85 bb       	out	0x15, r24	; 21
	}

	/* E = A7 */
	DISPLAY_CONFIG_PINS_PORT |= (1 << DISPLAY_CONFIG_PIN_E);
     560:	ae 9a       	sbi	0x15, 6	; 21
     562:	88 e2       	ldi	r24, 0x28	; 40
     564:	90 e0       	ldi	r25, 0x00	; 0
     566:	25 e0       	ldi	r18, 0x05	; 5
     568:	2a 95       	dec	r18
     56a:	f1 f7       	brne	.-4      	; 0x568 <displaySendData+0xc8>
     56c:	00 00       	nop
     56e:	01 97       	sbiw	r24, 0x01	; 1

  } 
} 

static inline void delay_us(uint16_t count) { 
  while(count--) { 
     570:	d1 f7       	brne	.-12     	; 0x566 <displaySendData+0xc6>
	}

	/* E = A7 */
	DISPLAY_CONFIG_PINS_PORT |= (1 << DISPLAY_CONFIG_PIN_E);
	delay_us(40);
	DISPLAY_CONFIG_PINS_PORT &= ~(1 << DISPLAY_CONFIG_PIN_E);
     572:	ae 98       	cbi	0x15, 6	; 21

#else
	#error
#endif

}
     574:	08 95       	ret

00000576 <displayTranslateSymb>:

char displayTranslateSymb(const char symb)
{
	switch (symb)
     576:	48 2f       	mov	r20, r24
     578:	50 e0       	ldi	r21, 0x00	; 0
     57a:	48 55       	subi	r20, 0x58	; 88
     57c:	50 40       	sbci	r21, 0x00	; 0
     57e:	48 38       	cpi	r20, 0x88	; 136
     580:	51 05       	cpc	r21, r1
     582:	d0 f5       	brcc	.+116    	; 0x5f8 <displayTranslateSymb+0x82>
     584:	46 5d       	subi	r20, 0xD6	; 214
     586:	5f 4f       	sbci	r21, 0xFF	; 255
     588:	fa 01       	movw	r30, r20
     58a:	ee 0f       	add	r30, r30
     58c:	ff 1f       	adc	r31, r31
     58e:	05 90       	lpm	r0, Z+
     590:	f4 91       	lpm	r31, Z
     592:	e0 2d       	mov	r30, r0
     594:	09 94       	ijmp
	{

		/* Special symbols */
		case '|':
				return 0xff;
     596:	8f ef       	ldi	r24, 0xFF	; 255
     598:	08 95       	ret
				
		/* Cyrillic */
		case 'À':
				return 0x41;		
		case 'Á':
				return 0xA0;	
     59a:	80 ea       	ldi	r24, 0xA0	; 160
     59c:	08 95       	ret
		case 'Â':
				return 0x42;		
     59e:	82 e4       	ldi	r24, 0x42	; 66
     5a0:	08 95       	ret
		case 'Ã':
				return 0xA1;
     5a2:	81 ea       	ldi	r24, 0xA1	; 161
     5a4:	08 95       	ret
		case 'Ä':
				return 0xE0;
     5a6:	80 ee       	ldi	r24, 0xE0	; 224
     5a8:	08 95       	ret
		case 'Å':
				return 0x45;
     5aa:	85 e4       	ldi	r24, 0x45	; 69
     5ac:	08 95       	ret
		case 'È':
				return 0xA5;
     5ae:	85 ea       	ldi	r24, 0xA5	; 165
     5b0:	08 95       	ret
		case 'É':
				return 0xA6;
     5b2:	86 ea       	ldi	r24, 0xA6	; 166
     5b4:	08 95       	ret
		case 'Ê':
				return 0x4B;
     5b6:	8b e4       	ldi	r24, 0x4B	; 75
     5b8:	08 95       	ret
		case 'Ë':
				return 0xA7;
     5ba:	87 ea       	ldi	r24, 0xA7	; 167
     5bc:	08 95       	ret
		case 'Ì':
				return 0x4D;
     5be:	8d e4       	ldi	r24, 0x4D	; 77
     5c0:	08 95       	ret
		case 'Í':
				return 0x48;
     5c2:	88 e4       	ldi	r24, 0x48	; 72
     5c4:	08 95       	ret
		case 'Î':
				return 0x4F;
     5c6:	8f e4       	ldi	r24, 0x4F	; 79
     5c8:	08 95       	ret
		case 'Ï':
				return 0xA8;
     5ca:	88 ea       	ldi	r24, 0xA8	; 168
     5cc:	08 95       	ret
		case 'Ð':
				return 0x50;
     5ce:	80 e5       	ldi	r24, 0x50	; 80
     5d0:	08 95       	ret
		case 'Ñ':
				return 0x43;
     5d2:	83 e4       	ldi	r24, 0x43	; 67
     5d4:	08 95       	ret
		case 'Ò':
				return 0x54;
     5d6:	84 e5       	ldi	r24, 0x54	; 84
     5d8:	08 95       	ret
		case 'Ó':
				return 0xA9;
     5da:	89 ea       	ldi	r24, 0xA9	; 169
     5dc:	08 95       	ret
		case 'Þ':
				return 0xB0;
     5de:	80 eb       	ldi	r24, 0xB0	; 176
     5e0:	08 95       	ret
		case 'X':
				return 0x58;
     5e2:	88 e5       	ldi	r24, 0x58	; 88
     5e4:	08 95       	ret
		case '×':
				return 0xAB;
     5e6:	8b ea       	ldi	r24, 0xAB	; 171
     5e8:	08 95       	ret
		case 'Û':
				return 0xAE;
     5ea:	8e ea       	ldi	r24, 0xAE	; 174
     5ec:	08 95       	ret
		case 'Ü':
				return 0x62;
     5ee:	82 e6       	ldi	r24, 0x62	; 98
     5f0:	08 95       	ret
		case 'ß':
				return 0xB1;
     5f2:	81 eb       	ldi	r24, 0xB1	; 177
     5f4:	08 95       	ret
		case '|':
				return 0xff;
				
		/* Cyrillic */
		case 'À':
				return 0x41;		
     5f6:	81 e4       	ldi	r24, 0x41	; 65
				return 0xB1;
		default:
			break;
	}
	return symb;
}
     5f8:	08 95       	ret

000005fa <displayPrintString>:
	/* Why don't just set DDRAM address? It takes less time */
	displaySendCommand(DISPLAY_COMMAND_RETURN_HOME, 1540);
}

void displayPrintString(const char *string)
{
     5fa:	cf 93       	push	r28
     5fc:	df 93       	push	r29
     5fe:	ec 01       	movw	r28, r24
	uint16_t counter = 0;
	while (string[counter] != 0)
     600:	88 81       	ld	r24, Y
     602:	88 23       	and	r24, r24
     604:	41 f0       	breq	.+16     	; 0x616 <displayPrintString+0x1c>

	/* Why don't just set DDRAM address? It takes less time */
	displaySendCommand(DISPLAY_COMMAND_RETURN_HOME, 1540);
}

void displayPrintString(const char *string)
     606:	21 96       	adiw	r28, 0x01	; 1
{
	uint16_t counter = 0;
	while (string[counter] != 0)
	{
		displaySendData(displayTranslateSymb(string[counter]));
     608:	0e 94 bb 02 	call	0x576	; 0x576 <displayTranslateSymb>
     60c:	0e 94 50 02 	call	0x4a0	; 0x4a0 <displaySendData>
}

void displayPrintString(const char *string)
{
	uint16_t counter = 0;
	while (string[counter] != 0)
     610:	89 91       	ld	r24, Y+
     612:	88 23       	and	r24, r24
     614:	c9 f7       	brne	.-14     	; 0x608 <displayPrintString+0xe>
	{
		displaySendData(displayTranslateSymb(string[counter]));
		counter++;
	}
}
     616:	df 91       	pop	r29
     618:	cf 91       	pop	r28
     61a:	08 95       	ret

0000061c <displayPrintLine>:

void displayPrintLine(const char *line1, const char* line2)
{
     61c:	0f 93       	push	r16
     61e:	1f 93       	push	r17
     620:	cf 93       	push	r28
     622:	df 93       	push	r29
     624:	ec 01       	movw	r28, r24
     626:	8b 01       	movw	r16, r22
	//displaySendCommand(DISPLAY_COMMAND_RETURN_HOME, 1540);
	displaySendCommand(DISPLAY_COMMAND_SET_DDRAM_ADDRESS, 40);
     628:	80 e8       	ldi	r24, 0x80	; 128
     62a:	40 e0       	ldi	r20, 0x00	; 0
     62c:	50 e0       	ldi	r21, 0x00	; 0
     62e:	60 e2       	ldi	r22, 0x20	; 32
     630:	72 e4       	ldi	r23, 0x42	; 66
     632:	0e 94 4f 01 	call	0x29e	; 0x29e <displaySendCommand>
	displayPrintString(line1);
     636:	ce 01       	movw	r24, r28
     638:	0e 94 fd 02 	call	0x5fa	; 0x5fa <displayPrintString>


	/* Shift DDRAM address pointer to 40h */
	displaySendCommand(DISPLAY_COMMAND_SET_DDRAM_ADDRESS | 0x40, 40);
     63c:	80 ec       	ldi	r24, 0xC0	; 192
     63e:	40 e0       	ldi	r20, 0x00	; 0
     640:	50 e0       	ldi	r21, 0x00	; 0
     642:	60 e2       	ldi	r22, 0x20	; 32
     644:	72 e4       	ldi	r23, 0x42	; 66
     646:	0e 94 4f 01 	call	0x29e	; 0x29e <displaySendCommand>
	displayPrintString(line2);
     64a:	c8 01       	movw	r24, r16
     64c:	0e 94 fd 02 	call	0x5fa	; 0x5fa <displayPrintString>
}
     650:	df 91       	pop	r29
     652:	cf 91       	pop	r28
     654:	1f 91       	pop	r17
     656:	0f 91       	pop	r16
     658:	08 95       	ret

0000065a <encoder_monitor_init>:
	/* PD0 - encoder button, normally pulled up
	   Encoder A - PD3, B - PD1, normally pulled up */
	
	/* Start Timer2, which is used to analyse state of the connected Encoder  
	   WGM21=1 - Clear Timer on Compare mode; 64 - prescaler, 256 TOP == ~1 kHz */	
	TCCR2 = (1 << WGM21) | (1 << CS22);	
     65a:	8c e0       	ldi	r24, 0x0C	; 12
     65c:	85 bd       	out	0x25, r24	; 37
	OCR2 = 0xFF;
     65e:	8f ef       	ldi	r24, 0xFF	; 255
     660:	83 bd       	out	0x23, r24	; 35
	TIMSK |= (1 << OCIE2); /* Enable output compare match interrupt. */
     662:	89 b7       	in	r24, 0x39	; 57
     664:	80 68       	ori	r24, 0x80	; 128
     666:	89 bf       	out	0x39, r24	; 57
	/* Use the following code to stop Timer2 whenever required ( currently not used ) */
	#if 0
		TIMSK &= ~(1 << OCIE2); 
		TCCR2 = 0;		
	#endif
}
     668:	08 95       	ret

0000066a <encoder_monitor_handle_timer_int>:
{
	uint8_t enc_current_state;
	/* This is called ~1000 times a second, i.e. 1 kHz
	  * 16 000 000 (16Mhz sys clock) / 64 (pre-scaler) / 256 (top) */
	// Read encoder state
	enc_current_state = PIND & ((1 << PD3) | (1 << PD1));
     66a:	90 b3       	in	r25, 0x10	; 16
     66c:	9a 70       	andi	r25, 0x0A	; 10
	switch(EncoderState)
     66e:	80 91 26 01 	lds	r24, 0x0126
     672:	82 30       	cpi	r24, 0x02	; 2
     674:	a1 f1       	breq	.+104    	; 0x6de <encoder_monitor_handle_timer_int+0x74>
     676:	83 30       	cpi	r24, 0x03	; 3
     678:	18 f4       	brcc	.+6      	; 0x680 <encoder_monitor_handle_timer_int+0x16>
     67a:	88 23       	and	r24, r24
     67c:	e1 f0       	breq	.+56     	; 0x6b6 <encoder_monitor_handle_timer_int+0x4c>
     67e:	57 c0       	rjmp	.+174    	; 0x72e <encoder_monitor_handle_timer_int+0xc4>
     680:	88 30       	cpi	r24, 0x08	; 8
     682:	21 f0       	breq	.+8      	; 0x68c <encoder_monitor_handle_timer_int+0x22>
     684:	8a 30       	cpi	r24, 0x0A	; 10
     686:	09 f0       	breq	.+2      	; 0x68a <encoder_monitor_handle_timer_int+0x20>
     688:	52 c0       	rjmp	.+164    	; 0x72e <encoder_monitor_handle_timer_int+0xc4>
     68a:	3d c0       	rjmp	.+122    	; 0x706 <encoder_monitor_handle_timer_int+0x9c>
	{
	case 8:
		{
			if(enc_current_state == 10)
     68c:	9a 30       	cpi	r25, 0x0A	; 10
     68e:	41 f4       	brne	.+16     	; 0x6a0 <encoder_monitor_handle_timer_int+0x36>
			{
				RightPulses++;
     690:	80 91 27 01 	lds	r24, 0x0127
     694:	8f 5f       	subi	r24, 0xFF	; 255
     696:	80 93 27 01 	sts	0x0127, r24
				LeftPulses = 0;
     69a:	10 92 28 01 	sts	0x0128, r1
     69e:	47 c0       	rjmp	.+142    	; 0x72e <encoder_monitor_handle_timer_int+0xc4>
			}		
			if(enc_current_state == 0) 
     6a0:	99 23       	and	r25, r25
     6a2:	09 f0       	breq	.+2      	; 0x6a6 <encoder_monitor_handle_timer_int+0x3c>
     6a4:	44 c0       	rjmp	.+136    	; 0x72e <encoder_monitor_handle_timer_int+0xc4>
			{
				LeftPulses++;
     6a6:	80 91 28 01 	lds	r24, 0x0128
     6aa:	8f 5f       	subi	r24, 0xFF	; 255
     6ac:	80 93 28 01 	sts	0x0128, r24
				RightPulses = 0;
     6b0:	10 92 27 01 	sts	0x0127, r1
     6b4:	48 c0       	rjmp	.+144    	; 0x746 <encoder_monitor_handle_timer_int+0xdc>
			break;
		}
 
	case 0:
		{
			if(enc_current_state == 8)
     6b6:	98 30       	cpi	r25, 0x08	; 8
     6b8:	41 f4       	brne	.+16     	; 0x6ca <encoder_monitor_handle_timer_int+0x60>
			{
				RightPulses++;
     6ba:	80 91 27 01 	lds	r24, 0x0127
     6be:	8f 5f       	subi	r24, 0xFF	; 255
     6c0:	80 93 27 01 	sts	0x0127, r24
				LeftPulses = 0;
     6c4:	10 92 28 01 	sts	0x0128, r1
     6c8:	32 c0       	rjmp	.+100    	; 0x72e <encoder_monitor_handle_timer_int+0xc4>
			}				
			if(enc_current_state == 2)
     6ca:	92 30       	cpi	r25, 0x02	; 2
     6cc:	81 f5       	brne	.+96     	; 0x72e <encoder_monitor_handle_timer_int+0xc4>
			{
				LeftPulses++;
     6ce:	80 91 28 01 	lds	r24, 0x0128
     6d2:	8f 5f       	subi	r24, 0xFF	; 255
     6d4:	80 93 28 01 	sts	0x0128, r24
				RightPulses = 0;
     6d8:	10 92 27 01 	sts	0x0127, r1
     6dc:	34 c0       	rjmp	.+104    	; 0x746 <encoder_monitor_handle_timer_int+0xdc>
			}				
			break;
		}
	case 2:
		{
			if(enc_current_state == 0)
     6de:	99 23       	and	r25, r25
     6e0:	41 f4       	brne	.+16     	; 0x6f2 <encoder_monitor_handle_timer_int+0x88>
			{
				RightPulses++;
     6e2:	80 91 27 01 	lds	r24, 0x0127
     6e6:	8f 5f       	subi	r24, 0xFF	; 255
     6e8:	80 93 27 01 	sts	0x0127, r24
				LeftPulses = 0;
     6ec:	10 92 28 01 	sts	0x0128, r1
     6f0:	1e c0       	rjmp	.+60     	; 0x72e <encoder_monitor_handle_timer_int+0xc4>
			}				
			if(enc_current_state == 10)
     6f2:	9a 30       	cpi	r25, 0x0A	; 10
     6f4:	e1 f4       	brne	.+56     	; 0x72e <encoder_monitor_handle_timer_int+0xc4>
			{
				LeftPulses++;
     6f6:	80 91 28 01 	lds	r24, 0x0128
     6fa:	8f 5f       	subi	r24, 0xFF	; 255
     6fc:	80 93 28 01 	sts	0x0128, r24
				RightPulses = 0;
     700:	10 92 27 01 	sts	0x0127, r1
     704:	20 c0       	rjmp	.+64     	; 0x746 <encoder_monitor_handle_timer_int+0xdc>
			}				
			break;
		}
	case 10:
		{
			if(enc_current_state == 2)
     706:	92 30       	cpi	r25, 0x02	; 2
     708:	41 f4       	brne	.+16     	; 0x71a <encoder_monitor_handle_timer_int+0xb0>
			{
				RightPulses++;
     70a:	80 91 27 01 	lds	r24, 0x0127
     70e:	8f 5f       	subi	r24, 0xFF	; 255
     710:	80 93 27 01 	sts	0x0127, r24
				LeftPulses = 0;
     714:	10 92 28 01 	sts	0x0128, r1
     718:	0a c0       	rjmp	.+20     	; 0x72e <encoder_monitor_handle_timer_int+0xc4>
			}				
			if(enc_current_state == 8)
     71a:	98 30       	cpi	r25, 0x08	; 8
     71c:	41 f4       	brne	.+16     	; 0x72e <encoder_monitor_handle_timer_int+0xc4>
			{
				LeftPulses++;
     71e:	80 91 28 01 	lds	r24, 0x0128
     722:	8f 5f       	subi	r24, 0xFF	; 255
     724:	80 93 28 01 	sts	0x0128, r24
				RightPulses = 0;
     728:	10 92 27 01 	sts	0x0127, r1
     72c:	0c c0       	rjmp	.+24     	; 0x746 <encoder_monitor_handle_timer_int+0xdc>
			}				
			break;
		}
	}
	
	if(RightPulses == 4)
     72e:	80 91 27 01 	lds	r24, 0x0127
     732:	84 30       	cpi	r24, 0x04	; 4
     734:	41 f4       	brne	.+16     	; 0x746 <encoder_monitor_handle_timer_int+0xdc>
	{
		EncoderAction = ENCODER_ACTION_RIGHT;
     736:	81 e0       	ldi	r24, 0x01	; 1
     738:	80 93 29 01 	sts	0x0129, r24
		RightPulses = 0;
     73c:	10 92 27 01 	sts	0x0127, r1
		LeftPulses = 0;
     740:	10 92 28 01 	sts	0x0128, r1
     744:	0b c0       	rjmp	.+22     	; 0x75c <encoder_monitor_handle_timer_int+0xf2>
	}		
	if(LeftPulses == 4)
     746:	80 91 28 01 	lds	r24, 0x0128
     74a:	84 30       	cpi	r24, 0x04	; 4
     74c:	39 f4       	brne	.+14     	; 0x75c <encoder_monitor_handle_timer_int+0xf2>
	{
		EncoderAction = ENCODER_ACTION_LEFT;
     74e:	82 e0       	ldi	r24, 0x02	; 2
     750:	80 93 29 01 	sts	0x0129, r24
		RightPulses = 0;
     754:	10 92 27 01 	sts	0x0127, r1
		LeftPulses = 0;
     758:	10 92 28 01 	sts	0x0128, r1
	}				
	EncoderState = enc_current_state;
     75c:	90 93 26 01 	sts	0x0126, r25
	
	/* check if the button is pressed */
	if (0 == (PIND & (1 << PD0)) )
     760:	80 99       	sbic	0x10, 0	; 16
     762:	1f c0       	rjmp	.+62     	; 0x7a2 <encoder_monitor_handle_timer_int+0x138>
	{
		if (0 == EncoderPressedButtonEventFired)
     764:	80 91 2a 01 	lds	r24, 0x012A
     768:	88 23       	and	r24, r24
     76a:	09 f5       	brne	.+66     	; 0x7ae <encoder_monitor_handle_timer_int+0x144>
		{
			EncoderPressedButtonCounter++;
     76c:	80 91 2b 01 	lds	r24, 0x012B
     770:	90 91 2c 01 	lds	r25, 0x012C
     774:	01 96       	adiw	r24, 0x01	; 1
     776:	90 93 2c 01 	sts	0x012C, r25
     77a:	80 93 2b 01 	sts	0x012B, r24
		
			/* Fire the pressed button event whenever counter exceeds the threshold
			* Skip this cycle if another event has already happened  */
			if ((EncoderPressedButtonCounter > ENCODER_PRESSED_BUTTON_CYCLES_TRESHOLD) && (ENCODER_ACTION_NO_ACTION == EncoderAction))
     77e:	85 36       	cpi	r24, 0x65	; 101
     780:	91 05       	cpc	r25, r1
     782:	a8 f0       	brcs	.+42     	; 0x7ae <encoder_monitor_handle_timer_int+0x144>
     784:	80 91 29 01 	lds	r24, 0x0129
     788:	88 23       	and	r24, r24
     78a:	89 f4       	brne	.+34     	; 0x7ae <encoder_monitor_handle_timer_int+0x144>
			{
				EncoderAction = ENCODER_ACTION_BUTTON_PRESSED;
     78c:	83 e0       	ldi	r24, 0x03	; 3
     78e:	80 93 29 01 	sts	0x0129, r24
				EncoderPressedButtonCounter = 0;
     792:	10 92 2c 01 	sts	0x012C, r1
     796:	10 92 2b 01 	sts	0x012B, r1
				EncoderPressedButtonEventFired = 1;
     79a:	81 e0       	ldi	r24, 0x01	; 1
     79c:	80 93 2a 01 	sts	0x012A, r24
     7a0:	08 95       	ret
			}
		}			
	}
	else
	{
		EncoderPressedButtonCounter = 0;
     7a2:	10 92 2c 01 	sts	0x012C, r1
     7a6:	10 92 2b 01 	sts	0x012B, r1
		EncoderPressedButtonEventFired = 0;
     7aa:	10 92 2a 01 	sts	0x012A, r1
     7ae:	08 95       	ret

000007b0 <encoder_monitor_get_last_action>:
	
}

uint8_t encoder_monitor_get_last_action()
{
	uint8_t encoder_action = EncoderAction;
     7b0:	80 91 29 01 	lds	r24, 0x0129
	EncoderAction = ENCODER_ACTION_NO_ACTION;
     7b4:	10 92 29 01 	sts	0x0129, r1
	return encoder_action;
     7b8:	08 95       	ret

000007ba <one_wire_initialize_bus>:
#include <util/delay.h>
#include <stdlib.h>


one_wire_bus_data_t* one_wire_initialize_bus(one_wire_port_t port, int pin)
{
     7ba:	0f 93       	push	r16
     7bc:	1f 93       	push	r17
     7be:	cf 93       	push	r28
     7c0:	c8 2f       	mov	r28, r24
     7c2:	8b 01       	movw	r16, r22
	one_wire_bus_data_t *pData = malloc(sizeof(one_wire_bus_data_t));
     7c4:	83 e0       	ldi	r24, 0x03	; 3
     7c6:	90 e0       	ldi	r25, 0x00	; 0
     7c8:	0e 94 14 0e 	call	0x1c28	; 0x1c28 <malloc>
     7cc:	e8 2f       	mov	r30, r24
     7ce:	f9 2f       	mov	r31, r25
	if (NULL == pData)
     7d0:	30 97       	sbiw	r30, 0x00	; 0
     7d2:	51 f0       	breq	.+20     	; 0x7e8 <one_wire_initialize_bus+0x2e>
		return NULL;
	pData->port = port;
     7d4:	c0 83       	st	Z, r28
	pData->pin 	= pin;
     7d6:	12 83       	std	Z+2, r17	; 0x02
     7d8:	01 83       	std	Z+1, r16	; 0x01

	/* Configure the pin as pulled-up output by default, to charge capacitors of devices */
	switch (pData->port)
     7da:	c4 30       	cpi	r28, 0x04	; 4
     7dc:	28 f0       	brcs	.+10     	; 0x7e8 <one_wire_initialize_bus+0x2e>
		//	PORTD |= (1 << pData->pin);
			break;

		default:
			/* Something went wrong */
			free(pData);
     7de:	cf 01       	movw	r24, r30
     7e0:	0e 94 aa 0e 	call	0x1d54	; 0x1d54 <free>
			return NULL;
     7e4:	e0 e0       	ldi	r30, 0x00	; 0
     7e6:	f0 e0       	ldi	r31, 0x00	; 0
	}

	return pData;
}
     7e8:	8e 2f       	mov	r24, r30
     7ea:	9f 2f       	mov	r25, r31
     7ec:	cf 91       	pop	r28
     7ee:	1f 91       	pop	r17
     7f0:	0f 91       	pop	r16
     7f2:	08 95       	ret

000007f4 <one_wire_check_presence>:

bool one_wire_check_presence(const one_wire_bus_data_t* pBus)
{
     7f4:	fc 01       	movw	r30, r24
	bool res = false;

	switch (pBus->port)
     7f6:	80 81       	ld	r24, Z
     7f8:	81 30       	cpi	r24, 0x01	; 1
     7fa:	09 f4       	brne	.+2      	; 0x7fe <one_wire_check_presence+0xa>
     7fc:	48 c0       	rjmp	.+144    	; 0x88e <__stack+0x2f>
     7fe:	81 30       	cpi	r24, 0x01	; 1
     800:	38 f0       	brcs	.+14     	; 0x810 <one_wire_check_presence+0x1c>
     802:	82 30       	cpi	r24, 0x02	; 2
     804:	09 f4       	brne	.+2      	; 0x808 <one_wire_check_presence+0x14>
     806:	82 c0       	rjmp	.+260    	; 0x90c <__stack+0xad>
     808:	83 30       	cpi	r24, 0x03	; 3
     80a:	09 f0       	breq	.+2      	; 0x80e <one_wire_check_presence+0x1a>
     80c:	fd c0       	rjmp	.+506    	; 0xa08 <__stack+0x1a9>
     80e:	bd c0       	rjmp	.+378    	; 0x98a <__stack+0x12b>
	{
		case ONE_WIRE_PORT_A:
			/* Mux PIN as pulled down out */ 
			DDRA |= 1 << pBus->pin;
     810:	4a b3       	in	r20, 0x1a	; 26
     812:	81 e0       	ldi	r24, 0x01	; 1
     814:	90 e0       	ldi	r25, 0x00	; 0
     816:	9c 01       	movw	r18, r24
     818:	01 80       	ldd	r0, Z+1	; 0x01
     81a:	02 c0       	rjmp	.+4      	; 0x820 <one_wire_check_presence+0x2c>
     81c:	22 0f       	add	r18, r18
     81e:	33 1f       	adc	r19, r19
     820:	0a 94       	dec	r0
     822:	e2 f7       	brpl	.-8      	; 0x81c <one_wire_check_presence+0x28>
     824:	24 2b       	or	r18, r20
     826:	2a bb       	out	0x1a, r18	; 26
			PORTA &= ~(1 << pBus->pin);
     828:	4b b3       	in	r20, 0x1b	; 27
     82a:	9c 01       	movw	r18, r24
     82c:	01 80       	ldd	r0, Z+1	; 0x01
     82e:	02 c0       	rjmp	.+4      	; 0x834 <one_wire_check_presence+0x40>
     830:	22 0f       	add	r18, r18
     832:	33 1f       	adc	r19, r19
     834:	0a 94       	dec	r0
     836:	e2 f7       	brpl	.-8      	; 0x830 <one_wire_check_presence+0x3c>
     838:	20 95       	com	r18
     83a:	24 23       	and	r18, r20
     83c:	2b bb       	out	0x1b, r18	; 27
     83e:	af e7       	ldi	r26, 0x7F	; 127
     840:	b7 e0       	ldi	r27, 0x07	; 7
     842:	11 97       	sbiw	r26, 0x01	; 1
     844:	f1 f7       	brne	.-4      	; 0x842 <one_wire_check_presence+0x4e>
     846:	00 c0       	rjmp	.+0      	; 0x848 <one_wire_check_presence+0x54>
     848:	00 00       	nop
			/* Pause 480 us */
			_delay_us(480);
			/* Mux PIN as input */
			DDRA &= ~(1 << pBus->pin);
     84a:	2a b3       	in	r18, 0x1a	; 26
     84c:	01 80       	ldd	r0, Z+1	; 0x01
     84e:	02 c0       	rjmp	.+4      	; 0x854 <one_wire_check_presence+0x60>
     850:	88 0f       	add	r24, r24
     852:	99 1f       	adc	r25, r25
     854:	0a 94       	dec	r0
     856:	e2 f7       	brpl	.-8      	; 0x850 <one_wire_check_presence+0x5c>
     858:	80 95       	com	r24
     85a:	82 23       	and	r24, r18
     85c:	8a bb       	out	0x1a, r24	; 26
     85e:	87 e1       	ldi	r24, 0x17	; 23
     860:	91 e0       	ldi	r25, 0x01	; 1
     862:	01 97       	sbiw	r24, 0x01	; 1
     864:	f1 f7       	brne	.-4      	; 0x862 <__stack+0x3>
     866:	00 c0       	rjmp	.+0      	; 0x868 <__stack+0x9>
     868:	00 00       	nop
			/* Pause 70 us */
			_delay_us(70);
			/* Normally PIN should be pulled-down by a remote device */
			if ((PINA & (1 << pBus->pin)) == 0x0)
     86a:	29 b3       	in	r18, 0x19	; 25
     86c:	30 e0       	ldi	r19, 0x00	; 0
     86e:	01 80       	ldd	r0, Z+1	; 0x01
     870:	02 c0       	rjmp	.+4      	; 0x876 <__stack+0x17>
     872:	35 95       	asr	r19
     874:	27 95       	ror	r18
     876:	0a 94       	dec	r0
     878:	e2 f7       	brpl	.-8      	; 0x872 <__stack+0x13>
	}

	return pData;
}

bool one_wire_check_presence(const one_wire_bus_data_t* pBus)
     87a:	81 e0       	ldi	r24, 0x01	; 1
     87c:	20 fd       	sbrc	r18, 0
     87e:	80 e0       	ldi	r24, 0x00	; 0
     880:	a7 e6       	ldi	r26, 0x67	; 103
     882:	b6 e0       	ldi	r27, 0x06	; 6
     884:	11 97       	sbiw	r26, 0x01	; 1
     886:	f1 f7       	brne	.-4      	; 0x884 <__stack+0x25>
     888:	00 c0       	rjmp	.+0      	; 0x88a <__stack+0x2b>
     88a:	00 00       	nop
     88c:	08 95       	ret
			 _delay_us(410);		
			
			break;
		case ONE_WIRE_PORT_B:
			/* Mux PIN as pulled down out */ 			
			DDRB |= 1 << pBus->pin;
     88e:	47 b3       	in	r20, 0x17	; 23
     890:	81 e0       	ldi	r24, 0x01	; 1
     892:	90 e0       	ldi	r25, 0x00	; 0
     894:	9c 01       	movw	r18, r24
     896:	01 80       	ldd	r0, Z+1	; 0x01
     898:	02 c0       	rjmp	.+4      	; 0x89e <__stack+0x3f>
     89a:	22 0f       	add	r18, r18
     89c:	33 1f       	adc	r19, r19
     89e:	0a 94       	dec	r0
     8a0:	e2 f7       	brpl	.-8      	; 0x89a <__stack+0x3b>
     8a2:	24 2b       	or	r18, r20
     8a4:	27 bb       	out	0x17, r18	; 23
			PORTB &= ~(1 << pBus->pin);
     8a6:	48 b3       	in	r20, 0x18	; 24
     8a8:	9c 01       	movw	r18, r24
     8aa:	01 80       	ldd	r0, Z+1	; 0x01
     8ac:	02 c0       	rjmp	.+4      	; 0x8b2 <__stack+0x53>
     8ae:	22 0f       	add	r18, r18
     8b0:	33 1f       	adc	r19, r19
     8b2:	0a 94       	dec	r0
     8b4:	e2 f7       	brpl	.-8      	; 0x8ae <__stack+0x4f>
     8b6:	20 95       	com	r18
     8b8:	24 23       	and	r18, r20
     8ba:	28 bb       	out	0x18, r18	; 24
     8bc:	af e7       	ldi	r26, 0x7F	; 127
     8be:	b7 e0       	ldi	r27, 0x07	; 7
     8c0:	11 97       	sbiw	r26, 0x01	; 1
     8c2:	f1 f7       	brne	.-4      	; 0x8c0 <__stack+0x61>
     8c4:	00 c0       	rjmp	.+0      	; 0x8c6 <__stack+0x67>
     8c6:	00 00       	nop
			/* Pause 480 us */
			_delay_us(480);
			/* Mux PIN as input */
			DDRB &= ~(1 << pBus->pin);
     8c8:	27 b3       	in	r18, 0x17	; 23
     8ca:	01 80       	ldd	r0, Z+1	; 0x01
     8cc:	02 c0       	rjmp	.+4      	; 0x8d2 <__stack+0x73>
     8ce:	88 0f       	add	r24, r24
     8d0:	99 1f       	adc	r25, r25
     8d2:	0a 94       	dec	r0
     8d4:	e2 f7       	brpl	.-8      	; 0x8ce <__stack+0x6f>
     8d6:	80 95       	com	r24
     8d8:	82 23       	and	r24, r18
     8da:	87 bb       	out	0x17, r24	; 23
     8dc:	87 e1       	ldi	r24, 0x17	; 23
     8de:	91 e0       	ldi	r25, 0x01	; 1
     8e0:	01 97       	sbiw	r24, 0x01	; 1
     8e2:	f1 f7       	brne	.-4      	; 0x8e0 <__stack+0x81>
     8e4:	00 c0       	rjmp	.+0      	; 0x8e6 <__stack+0x87>
     8e6:	00 00       	nop
			/* Pause 70 us */
			_delay_us(70);
			
			/* Normally PIN should be pulled-down by a remote device */
			if ((PINB & (1 << pBus->pin)) == 0x0)
     8e8:	26 b3       	in	r18, 0x16	; 22
     8ea:	30 e0       	ldi	r19, 0x00	; 0
     8ec:	01 80       	ldd	r0, Z+1	; 0x01
     8ee:	02 c0       	rjmp	.+4      	; 0x8f4 <__stack+0x95>
     8f0:	35 95       	asr	r19
     8f2:	27 95       	ror	r18
     8f4:	0a 94       	dec	r0
     8f6:	e2 f7       	brpl	.-8      	; 0x8f0 <__stack+0x91>
	}

	return pData;
}

bool one_wire_check_presence(const one_wire_bus_data_t* pBus)
     8f8:	81 e0       	ldi	r24, 0x01	; 1
     8fa:	20 fd       	sbrc	r18, 0
     8fc:	80 e0       	ldi	r24, 0x00	; 0
     8fe:	a7 e6       	ldi	r26, 0x67	; 103
     900:	b6 e0       	ldi	r27, 0x06	; 6
     902:	11 97       	sbiw	r26, 0x01	; 1
     904:	f1 f7       	brne	.-4      	; 0x902 <__stack+0xa3>
     906:	00 c0       	rjmp	.+0      	; 0x908 <__stack+0xa9>
     908:	00 00       	nop
     90a:	08 95       	ret
			 _delay_us(410);		

			break;
		case ONE_WIRE_PORT_C:
			/* Mux PIN as pulled down out */ 			
			DDRC |= 1 << pBus->pin;
     90c:	44 b3       	in	r20, 0x14	; 20
     90e:	81 e0       	ldi	r24, 0x01	; 1
     910:	90 e0       	ldi	r25, 0x00	; 0
     912:	9c 01       	movw	r18, r24
     914:	01 80       	ldd	r0, Z+1	; 0x01
     916:	02 c0       	rjmp	.+4      	; 0x91c <__stack+0xbd>
     918:	22 0f       	add	r18, r18
     91a:	33 1f       	adc	r19, r19
     91c:	0a 94       	dec	r0
     91e:	e2 f7       	brpl	.-8      	; 0x918 <__stack+0xb9>
     920:	24 2b       	or	r18, r20
     922:	24 bb       	out	0x14, r18	; 20
			PORTC &= ~(1 << pBus->pin);
     924:	45 b3       	in	r20, 0x15	; 21
     926:	9c 01       	movw	r18, r24
     928:	01 80       	ldd	r0, Z+1	; 0x01
     92a:	02 c0       	rjmp	.+4      	; 0x930 <__stack+0xd1>
     92c:	22 0f       	add	r18, r18
     92e:	33 1f       	adc	r19, r19
     930:	0a 94       	dec	r0
     932:	e2 f7       	brpl	.-8      	; 0x92c <__stack+0xcd>
     934:	20 95       	com	r18
     936:	24 23       	and	r18, r20
     938:	25 bb       	out	0x15, r18	; 21
     93a:	af e7       	ldi	r26, 0x7F	; 127
     93c:	b7 e0       	ldi	r27, 0x07	; 7
     93e:	11 97       	sbiw	r26, 0x01	; 1
     940:	f1 f7       	brne	.-4      	; 0x93e <__stack+0xdf>
     942:	00 c0       	rjmp	.+0      	; 0x944 <__stack+0xe5>
     944:	00 00       	nop
			/* Pause 480 us */
			_delay_us(480);
			/* Mux PIN as input */
			DDRC &= ~(1 << pBus->pin);
     946:	24 b3       	in	r18, 0x14	; 20
     948:	01 80       	ldd	r0, Z+1	; 0x01
     94a:	02 c0       	rjmp	.+4      	; 0x950 <__stack+0xf1>
     94c:	88 0f       	add	r24, r24
     94e:	99 1f       	adc	r25, r25
     950:	0a 94       	dec	r0
     952:	e2 f7       	brpl	.-8      	; 0x94c <__stack+0xed>
     954:	80 95       	com	r24
     956:	82 23       	and	r24, r18
     958:	84 bb       	out	0x14, r24	; 20
     95a:	87 e1       	ldi	r24, 0x17	; 23
     95c:	91 e0       	ldi	r25, 0x01	; 1
     95e:	01 97       	sbiw	r24, 0x01	; 1
     960:	f1 f7       	brne	.-4      	; 0x95e <__stack+0xff>
     962:	00 c0       	rjmp	.+0      	; 0x964 <__stack+0x105>
     964:	00 00       	nop
			/* Pause 70 us */
			_delay_us(70);
			
			/* Normally PIN should be pulled-down by a remote device */
			if ((PINC & (1 << pBus->pin)) == 0x0)
     966:	23 b3       	in	r18, 0x13	; 19
     968:	30 e0       	ldi	r19, 0x00	; 0
     96a:	01 80       	ldd	r0, Z+1	; 0x01
     96c:	02 c0       	rjmp	.+4      	; 0x972 <__stack+0x113>
     96e:	35 95       	asr	r19
     970:	27 95       	ror	r18
     972:	0a 94       	dec	r0
     974:	e2 f7       	brpl	.-8      	; 0x96e <__stack+0x10f>
	}

	return pData;
}

bool one_wire_check_presence(const one_wire_bus_data_t* pBus)
     976:	81 e0       	ldi	r24, 0x01	; 1
     978:	20 fd       	sbrc	r18, 0
     97a:	80 e0       	ldi	r24, 0x00	; 0
     97c:	a7 e6       	ldi	r26, 0x67	; 103
     97e:	b6 e0       	ldi	r27, 0x06	; 6
     980:	11 97       	sbiw	r26, 0x01	; 1
     982:	f1 f7       	brne	.-4      	; 0x980 <__stack+0x121>
     984:	00 c0       	rjmp	.+0      	; 0x986 <__stack+0x127>
     986:	00 00       	nop
     988:	08 95       	ret
			 _delay_us(410);	

			break;
		case ONE_WIRE_PORT_D:
			/* Mux PIN as pulled down out */ 			
			DDRD |= 1 << pBus->pin;
     98a:	41 b3       	in	r20, 0x11	; 17
     98c:	81 e0       	ldi	r24, 0x01	; 1
     98e:	90 e0       	ldi	r25, 0x00	; 0
     990:	9c 01       	movw	r18, r24
     992:	01 80       	ldd	r0, Z+1	; 0x01
     994:	02 c0       	rjmp	.+4      	; 0x99a <__stack+0x13b>
     996:	22 0f       	add	r18, r18
     998:	33 1f       	adc	r19, r19
     99a:	0a 94       	dec	r0
     99c:	e2 f7       	brpl	.-8      	; 0x996 <__stack+0x137>
     99e:	24 2b       	or	r18, r20
     9a0:	21 bb       	out	0x11, r18	; 17
			PORTD &= ~(1 << pBus->pin);
     9a2:	42 b3       	in	r20, 0x12	; 18
     9a4:	9c 01       	movw	r18, r24
     9a6:	01 80       	ldd	r0, Z+1	; 0x01
     9a8:	02 c0       	rjmp	.+4      	; 0x9ae <__stack+0x14f>
     9aa:	22 0f       	add	r18, r18
     9ac:	33 1f       	adc	r19, r19
     9ae:	0a 94       	dec	r0
     9b0:	e2 f7       	brpl	.-8      	; 0x9aa <__stack+0x14b>
     9b2:	20 95       	com	r18
     9b4:	24 23       	and	r18, r20
     9b6:	22 bb       	out	0x12, r18	; 18
     9b8:	af e7       	ldi	r26, 0x7F	; 127
     9ba:	b7 e0       	ldi	r27, 0x07	; 7
     9bc:	11 97       	sbiw	r26, 0x01	; 1
     9be:	f1 f7       	brne	.-4      	; 0x9bc <__stack+0x15d>
     9c0:	00 c0       	rjmp	.+0      	; 0x9c2 <__stack+0x163>
     9c2:	00 00       	nop
			/* Pause 480 us */
			_delay_us(480);
			/* Mux PIN as input */
			DDRD &= ~(1 << pBus->pin);
     9c4:	21 b3       	in	r18, 0x11	; 17
     9c6:	01 80       	ldd	r0, Z+1	; 0x01
     9c8:	02 c0       	rjmp	.+4      	; 0x9ce <__stack+0x16f>
     9ca:	88 0f       	add	r24, r24
     9cc:	99 1f       	adc	r25, r25
     9ce:	0a 94       	dec	r0
     9d0:	e2 f7       	brpl	.-8      	; 0x9ca <__stack+0x16b>
     9d2:	80 95       	com	r24
     9d4:	82 23       	and	r24, r18
     9d6:	81 bb       	out	0x11, r24	; 17
     9d8:	87 e1       	ldi	r24, 0x17	; 23
     9da:	91 e0       	ldi	r25, 0x01	; 1
     9dc:	01 97       	sbiw	r24, 0x01	; 1
     9de:	f1 f7       	brne	.-4      	; 0x9dc <__stack+0x17d>
     9e0:	00 c0       	rjmp	.+0      	; 0x9e2 <__stack+0x183>
     9e2:	00 00       	nop
			/* Pause 70 us */
			_delay_us(70);
			
			/* Normally PIN should be pulled-down by a remote device */
			if ((PIND & (1 << pBus->pin)) == 0x0)
     9e4:	20 b3       	in	r18, 0x10	; 16
     9e6:	30 e0       	ldi	r19, 0x00	; 0
     9e8:	01 80       	ldd	r0, Z+1	; 0x01
     9ea:	02 c0       	rjmp	.+4      	; 0x9f0 <__stack+0x191>
     9ec:	35 95       	asr	r19
     9ee:	27 95       	ror	r18
     9f0:	0a 94       	dec	r0
     9f2:	e2 f7       	brpl	.-8      	; 0x9ec <__stack+0x18d>
	}

	return pData;
}

bool one_wire_check_presence(const one_wire_bus_data_t* pBus)
     9f4:	81 e0       	ldi	r24, 0x01	; 1
     9f6:	20 fd       	sbrc	r18, 0
     9f8:	80 e0       	ldi	r24, 0x00	; 0
     9fa:	a7 e6       	ldi	r26, 0x67	; 103
     9fc:	b6 e0       	ldi	r27, 0x06	; 6
     9fe:	11 97       	sbiw	r26, 0x01	; 1
     a00:	f1 f7       	brne	.-4      	; 0x9fe <__stack+0x19f>
     a02:	00 c0       	rjmp	.+0      	; 0xa04 <__stack+0x1a5>
     a04:	00 00       	nop
     a06:	08 95       	ret
{
	bool res = false;
     a08:	80 e0       	ldi	r24, 0x00	; 0

			break;
	}

 return res;
}
     a0a:	08 95       	ret

00000a0c <one_wire_send_command>:

void one_wire_send_command(const one_wire_bus_data_t* pBus, const unsigned char command)
{ 
     a0c:	fc 01       	movw	r30, r24
	unsigned char i, data;
 
	data = command;
     a0e:	88 e0       	ldi	r24, 0x08	; 8
				/* Pause 10 us */
				_delay_us(10);
				break;
			case ONE_WIRE_PORT_B:
				/* Mux PIN as pulled down output */
				DDRB |= 1 << pBus->pin;
     a10:	41 e0       	ldi	r20, 0x01	; 1
     a12:	50 e0       	ldi	r21, 0x00	; 0
	data = command;
 
	for(i=0;i<8;i++)
	{

		if ((data&0x01)==0x01) 
     a14:	60 ff       	sbrs	r22, 0
     a16:	b4 c0       	rjmp	.+360    	; 0xb80 <one_wire_send_command+0x174>
		{
			/* Send '1' to the bus */
			switch (pBus->port)
     a18:	90 81       	ld	r25, Z
     a1a:	91 30       	cpi	r25, 0x01	; 1
     a1c:	99 f1       	breq	.+102    	; 0xa84 <one_wire_send_command+0x78>
     a1e:	91 30       	cpi	r25, 0x01	; 1
     a20:	38 f0       	brcs	.+14     	; 0xa30 <one_wire_send_command+0x24>
     a22:	92 30       	cpi	r25, 0x02	; 2
     a24:	09 f4       	brne	.+2      	; 0xa28 <one_wire_send_command+0x1c>
     a26:	58 c0       	rjmp	.+176    	; 0xad8 <one_wire_send_command+0xcc>
     a28:	93 30       	cpi	r25, 0x03	; 3
     a2a:	09 f0       	breq	.+2      	; 0xa2e <one_wire_send_command+0x22>
     a2c:	60 c1       	rjmp	.+704    	; 0xcee <one_wire_send_command+0x2e2>
     a2e:	7e c0       	rjmp	.+252    	; 0xb2c <one_wire_send_command+0x120>
			{
			case ONE_WIRE_PORT_A:
				/* Mux PIN as output */
				DDRA |= 1 << pBus->pin;
     a30:	9a b3       	in	r25, 0x1a	; 26
     a32:	9a 01       	movw	r18, r20
     a34:	01 80       	ldd	r0, Z+1	; 0x01
     a36:	02 c0       	rjmp	.+4      	; 0xa3c <one_wire_send_command+0x30>
     a38:	22 0f       	add	r18, r18
     a3a:	33 1f       	adc	r19, r19
     a3c:	0a 94       	dec	r0
     a3e:	e2 f7       	brpl	.-8      	; 0xa38 <one_wire_send_command+0x2c>
     a40:	29 2b       	or	r18, r25
     a42:	2a bb       	out	0x1a, r18	; 26
				PORTA &= ~(1 << pBus->pin);
     a44:	9b b3       	in	r25, 0x1b	; 27
     a46:	9a 01       	movw	r18, r20
     a48:	01 80       	ldd	r0, Z+1	; 0x01
     a4a:	02 c0       	rjmp	.+4      	; 0xa50 <one_wire_send_command+0x44>
     a4c:	22 0f       	add	r18, r18
     a4e:	33 1f       	adc	r19, r19
     a50:	0a 94       	dec	r0
     a52:	e2 f7       	brpl	.-8      	; 0xa4c <one_wire_send_command+0x40>
     a54:	20 95       	com	r18
     a56:	29 23       	and	r18, r25
     a58:	2b bb       	out	0x1b, r18	; 27
     a5a:	90 e2       	ldi	r25, 0x20	; 32
     a5c:	9a 95       	dec	r25
     a5e:	f1 f7       	brne	.-4      	; 0xa5c <one_wire_send_command+0x50>
				/* Pause 6 us */
				_delay_us(6);
				/* Mux PIN as input (release bus) */
				DDRA &= ~(1 << pBus->pin);
     a60:	9a b3       	in	r25, 0x1a	; 26
     a62:	9a 01       	movw	r18, r20
     a64:	01 80       	ldd	r0, Z+1	; 0x01
     a66:	02 c0       	rjmp	.+4      	; 0xa6c <one_wire_send_command+0x60>
     a68:	22 0f       	add	r18, r18
     a6a:	33 1f       	adc	r19, r19
     a6c:	0a 94       	dec	r0
     a6e:	e2 f7       	brpl	.-8      	; 0xa68 <one_wire_send_command+0x5c>
     a70:	20 95       	com	r18
     a72:	29 23       	and	r18, r25
     a74:	2a bb       	out	0x1a, r18	; 26
     a76:	af ef       	ldi	r26, 0xFF	; 255
     a78:	b0 e0       	ldi	r27, 0x00	; 0
     a7a:	11 97       	sbiw	r26, 0x01	; 1
     a7c:	f1 f7       	brne	.-4      	; 0xa7a <one_wire_send_command+0x6e>
     a7e:	00 c0       	rjmp	.+0      	; 0xa80 <one_wire_send_command+0x74>
     a80:	00 00       	nop
     a82:	35 c1       	rjmp	.+618    	; 0xcee <one_wire_send_command+0x2e2>
				/* Pause 64 us */
				_delay_us(64);			
				break;
			case ONE_WIRE_PORT_B:
				/* Mux PIN as output */
				DDRB |= 1 << pBus->pin;
     a84:	97 b3       	in	r25, 0x17	; 23
     a86:	9a 01       	movw	r18, r20
     a88:	01 80       	ldd	r0, Z+1	; 0x01
     a8a:	02 c0       	rjmp	.+4      	; 0xa90 <one_wire_send_command+0x84>
     a8c:	22 0f       	add	r18, r18
     a8e:	33 1f       	adc	r19, r19
     a90:	0a 94       	dec	r0
     a92:	e2 f7       	brpl	.-8      	; 0xa8c <one_wire_send_command+0x80>
     a94:	29 2b       	or	r18, r25
     a96:	27 bb       	out	0x17, r18	; 23
				PORTB &= ~(1 << pBus->pin);
     a98:	98 b3       	in	r25, 0x18	; 24
     a9a:	9a 01       	movw	r18, r20
     a9c:	01 80       	ldd	r0, Z+1	; 0x01
     a9e:	02 c0       	rjmp	.+4      	; 0xaa4 <one_wire_send_command+0x98>
     aa0:	22 0f       	add	r18, r18
     aa2:	33 1f       	adc	r19, r19
     aa4:	0a 94       	dec	r0
     aa6:	e2 f7       	brpl	.-8      	; 0xaa0 <one_wire_send_command+0x94>
     aa8:	20 95       	com	r18
     aaa:	29 23       	and	r18, r25
     aac:	28 bb       	out	0x18, r18	; 24
     aae:	b0 e2       	ldi	r27, 0x20	; 32
     ab0:	ba 95       	dec	r27
     ab2:	f1 f7       	brne	.-4      	; 0xab0 <one_wire_send_command+0xa4>
				/* Pause 6 us */
				_delay_us(6);
				/* Mux PIN as input (release bus) */
				DDRB &= ~(1 << pBus->pin);
     ab4:	97 b3       	in	r25, 0x17	; 23
     ab6:	9a 01       	movw	r18, r20
     ab8:	01 80       	ldd	r0, Z+1	; 0x01
     aba:	02 c0       	rjmp	.+4      	; 0xac0 <one_wire_send_command+0xb4>
     abc:	22 0f       	add	r18, r18
     abe:	33 1f       	adc	r19, r19
     ac0:	0a 94       	dec	r0
     ac2:	e2 f7       	brpl	.-8      	; 0xabc <one_wire_send_command+0xb0>
     ac4:	20 95       	com	r18
     ac6:	29 23       	and	r18, r25
     ac8:	27 bb       	out	0x17, r18	; 23
     aca:	af ef       	ldi	r26, 0xFF	; 255
     acc:	b0 e0       	ldi	r27, 0x00	; 0
     ace:	11 97       	sbiw	r26, 0x01	; 1
     ad0:	f1 f7       	brne	.-4      	; 0xace <one_wire_send_command+0xc2>
     ad2:	00 c0       	rjmp	.+0      	; 0xad4 <one_wire_send_command+0xc8>
     ad4:	00 00       	nop
     ad6:	0b c1       	rjmp	.+534    	; 0xcee <one_wire_send_command+0x2e2>
				/* Pause 64 us */
				_delay_us(64);
				break;
			case ONE_WIRE_PORT_C:
				/* Mux PIN as output */
				DDRC |= 1 << pBus->pin;
     ad8:	94 b3       	in	r25, 0x14	; 20
     ada:	9a 01       	movw	r18, r20
     adc:	01 80       	ldd	r0, Z+1	; 0x01
     ade:	02 c0       	rjmp	.+4      	; 0xae4 <one_wire_send_command+0xd8>
     ae0:	22 0f       	add	r18, r18
     ae2:	33 1f       	adc	r19, r19
     ae4:	0a 94       	dec	r0
     ae6:	e2 f7       	brpl	.-8      	; 0xae0 <one_wire_send_command+0xd4>
     ae8:	29 2b       	or	r18, r25
     aea:	24 bb       	out	0x14, r18	; 20
				PORTC &= ~(1 << pBus->pin);
     aec:	95 b3       	in	r25, 0x15	; 21
     aee:	9a 01       	movw	r18, r20
     af0:	01 80       	ldd	r0, Z+1	; 0x01
     af2:	02 c0       	rjmp	.+4      	; 0xaf8 <one_wire_send_command+0xec>
     af4:	22 0f       	add	r18, r18
     af6:	33 1f       	adc	r19, r19
     af8:	0a 94       	dec	r0
     afa:	e2 f7       	brpl	.-8      	; 0xaf4 <one_wire_send_command+0xe8>
     afc:	20 95       	com	r18
     afe:	29 23       	and	r18, r25
     b00:	25 bb       	out	0x15, r18	; 21
     b02:	b0 e2       	ldi	r27, 0x20	; 32
     b04:	ba 95       	dec	r27
     b06:	f1 f7       	brne	.-4      	; 0xb04 <one_wire_send_command+0xf8>
				/* Pause 6 us */
				_delay_us(6);
				/* Mux PIN as input (release bus) */
				DDRC &= ~(1 << pBus->pin);
     b08:	94 b3       	in	r25, 0x14	; 20
     b0a:	9a 01       	movw	r18, r20
     b0c:	01 80       	ldd	r0, Z+1	; 0x01
     b0e:	02 c0       	rjmp	.+4      	; 0xb14 <one_wire_send_command+0x108>
     b10:	22 0f       	add	r18, r18
     b12:	33 1f       	adc	r19, r19
     b14:	0a 94       	dec	r0
     b16:	e2 f7       	brpl	.-8      	; 0xb10 <one_wire_send_command+0x104>
     b18:	20 95       	com	r18
     b1a:	29 23       	and	r18, r25
     b1c:	24 bb       	out	0x14, r18	; 20
     b1e:	af ef       	ldi	r26, 0xFF	; 255
     b20:	b0 e0       	ldi	r27, 0x00	; 0
     b22:	11 97       	sbiw	r26, 0x01	; 1
     b24:	f1 f7       	brne	.-4      	; 0xb22 <one_wire_send_command+0x116>
     b26:	00 c0       	rjmp	.+0      	; 0xb28 <one_wire_send_command+0x11c>
     b28:	00 00       	nop
     b2a:	e1 c0       	rjmp	.+450    	; 0xcee <one_wire_send_command+0x2e2>
				/* Pause 64 us */
				_delay_us(64);
				break;
			case ONE_WIRE_PORT_D:
				/* Mux PIN as output */
				DDRD |= 1 << pBus->pin;
     b2c:	91 b3       	in	r25, 0x11	; 17
     b2e:	9a 01       	movw	r18, r20
     b30:	01 80       	ldd	r0, Z+1	; 0x01
     b32:	02 c0       	rjmp	.+4      	; 0xb38 <one_wire_send_command+0x12c>
     b34:	22 0f       	add	r18, r18
     b36:	33 1f       	adc	r19, r19
     b38:	0a 94       	dec	r0
     b3a:	e2 f7       	brpl	.-8      	; 0xb34 <one_wire_send_command+0x128>
     b3c:	29 2b       	or	r18, r25
     b3e:	21 bb       	out	0x11, r18	; 17
				PORTD &= ~(1 << pBus->pin);
     b40:	92 b3       	in	r25, 0x12	; 18
     b42:	9a 01       	movw	r18, r20
     b44:	01 80       	ldd	r0, Z+1	; 0x01
     b46:	02 c0       	rjmp	.+4      	; 0xb4c <one_wire_send_command+0x140>
     b48:	22 0f       	add	r18, r18
     b4a:	33 1f       	adc	r19, r19
     b4c:	0a 94       	dec	r0
     b4e:	e2 f7       	brpl	.-8      	; 0xb48 <one_wire_send_command+0x13c>
     b50:	20 95       	com	r18
     b52:	29 23       	and	r18, r25
     b54:	22 bb       	out	0x12, r18	; 18
     b56:	b0 e2       	ldi	r27, 0x20	; 32
     b58:	ba 95       	dec	r27
     b5a:	f1 f7       	brne	.-4      	; 0xb58 <one_wire_send_command+0x14c>
				/* Pause 6 us */
				_delay_us(6);
				/* Mux PIN as input (release bus) */
				DDRD &= ~(1 << pBus->pin);
     b5c:	91 b3       	in	r25, 0x11	; 17
     b5e:	9a 01       	movw	r18, r20
     b60:	01 80       	ldd	r0, Z+1	; 0x01
     b62:	02 c0       	rjmp	.+4      	; 0xb68 <one_wire_send_command+0x15c>
     b64:	22 0f       	add	r18, r18
     b66:	33 1f       	adc	r19, r19
     b68:	0a 94       	dec	r0
     b6a:	e2 f7       	brpl	.-8      	; 0xb64 <one_wire_send_command+0x158>
     b6c:	20 95       	com	r18
     b6e:	29 23       	and	r18, r25
     b70:	21 bb       	out	0x11, r18	; 17
     b72:	af ef       	ldi	r26, 0xFF	; 255
     b74:	b0 e0       	ldi	r27, 0x00	; 0
     b76:	11 97       	sbiw	r26, 0x01	; 1
     b78:	f1 f7       	brne	.-4      	; 0xb76 <one_wire_send_command+0x16a>
     b7a:	00 c0       	rjmp	.+0      	; 0xb7c <one_wire_send_command+0x170>
     b7c:	00 00       	nop
     b7e:	b7 c0       	rjmp	.+366    	; 0xcee <one_wire_send_command+0x2e2>
			}
        } 
		else 
        {
			/* Send '0' to the bus */
			switch (pBus->port)
     b80:	90 81       	ld	r25, Z
     b82:	91 30       	cpi	r25, 0x01	; 1
     b84:	a1 f1       	breq	.+104    	; 0xbee <one_wire_send_command+0x1e2>
     b86:	91 30       	cpi	r25, 0x01	; 1
     b88:	38 f0       	brcs	.+14     	; 0xb98 <one_wire_send_command+0x18c>
     b8a:	92 30       	cpi	r25, 0x02	; 2
     b8c:	09 f4       	brne	.+2      	; 0xb90 <one_wire_send_command+0x184>
     b8e:	5a c0       	rjmp	.+180    	; 0xc44 <one_wire_send_command+0x238>
     b90:	93 30       	cpi	r25, 0x03	; 3
     b92:	09 f0       	breq	.+2      	; 0xb96 <one_wire_send_command+0x18a>
     b94:	ac c0       	rjmp	.+344    	; 0xcee <one_wire_send_command+0x2e2>
     b96:	81 c0       	rjmp	.+258    	; 0xc9a <one_wire_send_command+0x28e>
			{
			case ONE_WIRE_PORT_A:
				/* Mux PIN as pulled down output */
				DDRA |= 1 << pBus->pin;
     b98:	9a b3       	in	r25, 0x1a	; 26
     b9a:	9a 01       	movw	r18, r20
     b9c:	01 80       	ldd	r0, Z+1	; 0x01
     b9e:	02 c0       	rjmp	.+4      	; 0xba4 <one_wire_send_command+0x198>
     ba0:	22 0f       	add	r18, r18
     ba2:	33 1f       	adc	r19, r19
     ba4:	0a 94       	dec	r0
     ba6:	e2 f7       	brpl	.-8      	; 0xba0 <one_wire_send_command+0x194>
     ba8:	29 2b       	or	r18, r25
     baa:	2a bb       	out	0x1a, r18	; 26
				PORTA &= ~(1 << pBus->pin);
     bac:	9b b3       	in	r25, 0x1b	; 27
     bae:	9a 01       	movw	r18, r20
     bb0:	01 80       	ldd	r0, Z+1	; 0x01
     bb2:	02 c0       	rjmp	.+4      	; 0xbb8 <one_wire_send_command+0x1ac>
     bb4:	22 0f       	add	r18, r18
     bb6:	33 1f       	adc	r19, r19
     bb8:	0a 94       	dec	r0
     bba:	e2 f7       	brpl	.-8      	; 0xbb4 <one_wire_send_command+0x1a8>
     bbc:	20 95       	com	r18
     bbe:	29 23       	and	r18, r25
     bc0:	2b bb       	out	0x1b, r18	; 27
     bc2:	af ee       	ldi	r26, 0xEF	; 239
     bc4:	b0 e0       	ldi	r27, 0x00	; 0
     bc6:	11 97       	sbiw	r26, 0x01	; 1
     bc8:	f1 f7       	brne	.-4      	; 0xbc6 <one_wire_send_command+0x1ba>
     bca:	00 c0       	rjmp	.+0      	; 0xbcc <one_wire_send_command+0x1c0>
     bcc:	00 00       	nop
				/* Pause 60 us */
				_delay_us(60);
				/* Mux PIN as input (release bus) */
				DDRA &= ~(1 << pBus->pin);
     bce:	9a b3       	in	r25, 0x1a	; 26
     bd0:	9a 01       	movw	r18, r20
     bd2:	01 80       	ldd	r0, Z+1	; 0x01
     bd4:	02 c0       	rjmp	.+4      	; 0xbda <one_wire_send_command+0x1ce>
     bd6:	22 0f       	add	r18, r18
     bd8:	33 1f       	adc	r19, r19
     bda:	0a 94       	dec	r0
     bdc:	e2 f7       	brpl	.-8      	; 0xbd6 <one_wire_send_command+0x1ca>
     bde:	20 95       	com	r18
     be0:	29 23       	and	r18, r25
     be2:	2a bb       	out	0x1a, r18	; 26
     be4:	b5 e3       	ldi	r27, 0x35	; 53
     be6:	ba 95       	dec	r27
     be8:	f1 f7       	brne	.-4      	; 0xbe6 <one_wire_send_command+0x1da>
     bea:	00 00       	nop
     bec:	80 c0       	rjmp	.+256    	; 0xcee <one_wire_send_command+0x2e2>
				/* Pause 10 us */
				_delay_us(10);
				break;
			case ONE_WIRE_PORT_B:
				/* Mux PIN as pulled down output */
				DDRB |= 1 << pBus->pin;
     bee:	97 b3       	in	r25, 0x17	; 23
     bf0:	9a 01       	movw	r18, r20
     bf2:	01 80       	ldd	r0, Z+1	; 0x01
     bf4:	02 c0       	rjmp	.+4      	; 0xbfa <one_wire_send_command+0x1ee>
     bf6:	22 0f       	add	r18, r18
     bf8:	33 1f       	adc	r19, r19
     bfa:	0a 94       	dec	r0
     bfc:	e2 f7       	brpl	.-8      	; 0xbf6 <one_wire_send_command+0x1ea>
     bfe:	29 2b       	or	r18, r25
     c00:	27 bb       	out	0x17, r18	; 23
				PORTB &= ~(1 << pBus->pin);
     c02:	98 b3       	in	r25, 0x18	; 24
     c04:	9a 01       	movw	r18, r20
     c06:	01 80       	ldd	r0, Z+1	; 0x01
     c08:	02 c0       	rjmp	.+4      	; 0xc0e <one_wire_send_command+0x202>
     c0a:	22 0f       	add	r18, r18
     c0c:	33 1f       	adc	r19, r19
     c0e:	0a 94       	dec	r0
     c10:	e2 f7       	brpl	.-8      	; 0xc0a <one_wire_send_command+0x1fe>
     c12:	20 95       	com	r18
     c14:	29 23       	and	r18, r25
     c16:	28 bb       	out	0x18, r18	; 24
     c18:	af ee       	ldi	r26, 0xEF	; 239
     c1a:	b0 e0       	ldi	r27, 0x00	; 0
     c1c:	11 97       	sbiw	r26, 0x01	; 1
     c1e:	f1 f7       	brne	.-4      	; 0xc1c <one_wire_send_command+0x210>
     c20:	00 c0       	rjmp	.+0      	; 0xc22 <one_wire_send_command+0x216>
     c22:	00 00       	nop
				/* Pause 60 us */
				_delay_us(60);
				/* Mux PIN as input (release bus) */
				DDRB &= ~(1 << pBus->pin);
     c24:	97 b3       	in	r25, 0x17	; 23
     c26:	9a 01       	movw	r18, r20
     c28:	01 80       	ldd	r0, Z+1	; 0x01
     c2a:	02 c0       	rjmp	.+4      	; 0xc30 <one_wire_send_command+0x224>
     c2c:	22 0f       	add	r18, r18
     c2e:	33 1f       	adc	r19, r19
     c30:	0a 94       	dec	r0
     c32:	e2 f7       	brpl	.-8      	; 0xc2c <one_wire_send_command+0x220>
     c34:	20 95       	com	r18
     c36:	29 23       	and	r18, r25
     c38:	27 bb       	out	0x17, r18	; 23
     c3a:	b5 e3       	ldi	r27, 0x35	; 53
     c3c:	ba 95       	dec	r27
     c3e:	f1 f7       	brne	.-4      	; 0xc3c <one_wire_send_command+0x230>
     c40:	00 00       	nop
     c42:	55 c0       	rjmp	.+170    	; 0xcee <one_wire_send_command+0x2e2>
				/* Pause 10 us */
				_delay_us(10);
				break;
			case ONE_WIRE_PORT_C:
				/* Mux PIN as pulled down output */
				DDRC |= 1 << pBus->pin;
     c44:	94 b3       	in	r25, 0x14	; 20
     c46:	9a 01       	movw	r18, r20
     c48:	01 80       	ldd	r0, Z+1	; 0x01
     c4a:	02 c0       	rjmp	.+4      	; 0xc50 <one_wire_send_command+0x244>
     c4c:	22 0f       	add	r18, r18
     c4e:	33 1f       	adc	r19, r19
     c50:	0a 94       	dec	r0
     c52:	e2 f7       	brpl	.-8      	; 0xc4c <one_wire_send_command+0x240>
     c54:	29 2b       	or	r18, r25
     c56:	24 bb       	out	0x14, r18	; 20
				PORTC &= ~(1 << pBus->pin);
     c58:	95 b3       	in	r25, 0x15	; 21
     c5a:	9a 01       	movw	r18, r20
     c5c:	01 80       	ldd	r0, Z+1	; 0x01
     c5e:	02 c0       	rjmp	.+4      	; 0xc64 <one_wire_send_command+0x258>
     c60:	22 0f       	add	r18, r18
     c62:	33 1f       	adc	r19, r19
     c64:	0a 94       	dec	r0
     c66:	e2 f7       	brpl	.-8      	; 0xc60 <one_wire_send_command+0x254>
     c68:	20 95       	com	r18
     c6a:	29 23       	and	r18, r25
     c6c:	25 bb       	out	0x15, r18	; 21
     c6e:	af ee       	ldi	r26, 0xEF	; 239
     c70:	b0 e0       	ldi	r27, 0x00	; 0
     c72:	11 97       	sbiw	r26, 0x01	; 1
     c74:	f1 f7       	brne	.-4      	; 0xc72 <one_wire_send_command+0x266>
     c76:	00 c0       	rjmp	.+0      	; 0xc78 <one_wire_send_command+0x26c>
     c78:	00 00       	nop
				/* Pause 60 us */
				_delay_us(60);
				/* Mux PIN as input (release bus) */
				DDRC &= ~(1 << pBus->pin);
     c7a:	94 b3       	in	r25, 0x14	; 20
     c7c:	9a 01       	movw	r18, r20
     c7e:	01 80       	ldd	r0, Z+1	; 0x01
     c80:	02 c0       	rjmp	.+4      	; 0xc86 <one_wire_send_command+0x27a>
     c82:	22 0f       	add	r18, r18
     c84:	33 1f       	adc	r19, r19
     c86:	0a 94       	dec	r0
     c88:	e2 f7       	brpl	.-8      	; 0xc82 <one_wire_send_command+0x276>
     c8a:	20 95       	com	r18
     c8c:	29 23       	and	r18, r25
     c8e:	24 bb       	out	0x14, r18	; 20
     c90:	b5 e3       	ldi	r27, 0x35	; 53
     c92:	ba 95       	dec	r27
     c94:	f1 f7       	brne	.-4      	; 0xc92 <one_wire_send_command+0x286>
     c96:	00 00       	nop
     c98:	2a c0       	rjmp	.+84     	; 0xcee <one_wire_send_command+0x2e2>
				/* Pause 10 us */
				_delay_us(10);
				break;
			case ONE_WIRE_PORT_D:
				/* Mux PIN as pulled down output */
				DDRD |= 1 << pBus->pin;
     c9a:	91 b3       	in	r25, 0x11	; 17
     c9c:	9a 01       	movw	r18, r20
     c9e:	01 80       	ldd	r0, Z+1	; 0x01
     ca0:	02 c0       	rjmp	.+4      	; 0xca6 <one_wire_send_command+0x29a>
     ca2:	22 0f       	add	r18, r18
     ca4:	33 1f       	adc	r19, r19
     ca6:	0a 94       	dec	r0
     ca8:	e2 f7       	brpl	.-8      	; 0xca2 <one_wire_send_command+0x296>
     caa:	29 2b       	or	r18, r25
     cac:	21 bb       	out	0x11, r18	; 17
				PORTD &= ~(1 << pBus->pin);
     cae:	92 b3       	in	r25, 0x12	; 18
     cb0:	9a 01       	movw	r18, r20
     cb2:	01 80       	ldd	r0, Z+1	; 0x01
     cb4:	02 c0       	rjmp	.+4      	; 0xcba <one_wire_send_command+0x2ae>
     cb6:	22 0f       	add	r18, r18
     cb8:	33 1f       	adc	r19, r19
     cba:	0a 94       	dec	r0
     cbc:	e2 f7       	brpl	.-8      	; 0xcb6 <one_wire_send_command+0x2aa>
     cbe:	20 95       	com	r18
     cc0:	29 23       	and	r18, r25
     cc2:	22 bb       	out	0x12, r18	; 18
     cc4:	af ee       	ldi	r26, 0xEF	; 239
     cc6:	b0 e0       	ldi	r27, 0x00	; 0
     cc8:	11 97       	sbiw	r26, 0x01	; 1
     cca:	f1 f7       	brne	.-4      	; 0xcc8 <one_wire_send_command+0x2bc>
     ccc:	00 c0       	rjmp	.+0      	; 0xcce <one_wire_send_command+0x2c2>
     cce:	00 00       	nop
				/* Pause 60 us */
				_delay_us(60);
				/* Mux PIN as input (release bus) */
				DDRD &= ~(1 << pBus->pin);
     cd0:	91 b3       	in	r25, 0x11	; 17
     cd2:	9a 01       	movw	r18, r20
     cd4:	01 80       	ldd	r0, Z+1	; 0x01
     cd6:	02 c0       	rjmp	.+4      	; 0xcdc <one_wire_send_command+0x2d0>
     cd8:	22 0f       	add	r18, r18
     cda:	33 1f       	adc	r19, r19
     cdc:	0a 94       	dec	r0
     cde:	e2 f7       	brpl	.-8      	; 0xcd8 <one_wire_send_command+0x2cc>
     ce0:	20 95       	com	r18
     ce2:	29 23       	and	r18, r25
     ce4:	21 bb       	out	0x11, r18	; 17
     ce6:	b5 e3       	ldi	r27, 0x35	; 53
     ce8:	ba 95       	dec	r27
     cea:	f1 f7       	brne	.-4      	; 0xce8 <one_wire_send_command+0x2dc>
     cec:	00 00       	nop
				/* Pause 10 us */
				_delay_us(10);
				break;
			}
        }
  		data=data>>1;
     cee:	66 95       	lsr	r22
     cf0:	81 50       	subi	r24, 0x01	; 1
{ 
	unsigned char i, data;
 
	data = command;
 
	for(i=0;i<8;i++)
     cf2:	09 f0       	breq	.+2      	; 0xcf6 <one_wire_send_command+0x2ea>
     cf4:	8f ce       	rjmp	.-738    	; 0xa14 <one_wire_send_command+0x8>
				break;
			}
        }
  		data=data>>1;
	}
}
     cf6:	08 95       	ret

00000cf8 <one_wire_send_command_wait_done>:

void one_wire_send_command_wait_done(const one_wire_bus_data_t* pBus, const unsigned char command, const uint16_t max_timeout_us)
{ 
     cf8:	0f 93       	push	r16
     cfa:	1f 93       	push	r17
     cfc:	cf 93       	push	r28
     cfe:	df 93       	push	r29
     d00:	ec 01       	movw	r28, r24
     d02:	8a 01       	movw	r16, r20
	uint16_t wait_loops = 0;

	one_wire_send_command(pBus, command);
     d04:	0e 94 06 05 	call	0xa0c	; 0xa0c <one_wire_send_command>

	/* As per the spec remote device will hold "0" on the bus until handling is in progress, so we will be waiting for "1" */
	switch (pBus->port)
     d08:	88 81       	ld	r24, Y
     d0a:	81 30       	cpi	r24, 0x01	; 1
     d0c:	21 f1       	breq	.+72     	; 0xd56 <one_wire_send_command_wait_done+0x5e>
     d0e:	81 30       	cpi	r24, 0x01	; 1
     d10:	80 f1       	brcs	.+96     	; 0xd72 <one_wire_send_command_wait_done+0x7a>
     d12:	82 30       	cpi	r24, 0x02	; 2
     d14:	91 f0       	breq	.+36     	; 0xd3a <one_wire_send_command_wait_done+0x42>
     d16:	83 30       	cpi	r24, 0x03	; 3
     d18:	09 f0       	breq	.+2      	; 0xd1c <one_wire_send_command_wait_done+0x24>
     d1a:	73 c0       	rjmp	.+230    	; 0xe02 <one_wire_send_command_wait_done+0x10a>
			_delay_us(1);
			//wait_loops++;
		}
		break;
	case ONE_WIRE_PORT_D:
		while (((PIND & (1 << pBus->pin)) == 0x0) && (wait_loops != max_timeout_us))
     d1c:	80 b3       	in	r24, 0x10	; 16
     d1e:	90 e0       	ldi	r25, 0x00	; 0
     d20:	09 80       	ldd	r0, Y+1	; 0x01
     d22:	02 c0       	rjmp	.+4      	; 0xd28 <one_wire_send_command_wait_done+0x30>
     d24:	95 95       	asr	r25
     d26:	87 95       	ror	r24
     d28:	0a 94       	dec	r0
     d2a:	e2 f7       	brpl	.-8      	; 0xd24 <one_wire_send_command_wait_done+0x2c>
     d2c:	80 fd       	sbrc	r24, 0
     d2e:	69 c0       	rjmp	.+210    	; 0xe02 <one_wire_send_command_wait_done+0x10a>
     d30:	01 15       	cp	r16, r1
     d32:	11 05       	cpc	r17, r1
     d34:	09 f0       	breq	.+2      	; 0xd38 <one_wire_send_command_wait_done+0x40>
     d36:	57 c0       	rjmp	.+174    	; 0xde6 <one_wire_send_command_wait_done+0xee>
     d38:	64 c0       	rjmp	.+200    	; 0xe02 <one_wire_send_command_wait_done+0x10a>
			_delay_us(1);
			//wait_loops++;
		}
		break;
	case ONE_WIRE_PORT_C:
		while (((PINC & (1 << pBus->pin)) == 0x0) && (wait_loops != max_timeout_us))
     d3a:	83 b3       	in	r24, 0x13	; 19
     d3c:	90 e0       	ldi	r25, 0x00	; 0
     d3e:	09 80       	ldd	r0, Y+1	; 0x01
     d40:	02 c0       	rjmp	.+4      	; 0xd46 <one_wire_send_command_wait_done+0x4e>
     d42:	95 95       	asr	r25
     d44:	87 95       	ror	r24
     d46:	0a 94       	dec	r0
     d48:	e2 f7       	brpl	.-8      	; 0xd42 <one_wire_send_command_wait_done+0x4a>
     d4a:	80 fd       	sbrc	r24, 0
     d4c:	5a c0       	rjmp	.+180    	; 0xe02 <one_wire_send_command_wait_done+0x10a>
     d4e:	01 15       	cp	r16, r1
     d50:	11 05       	cpc	r17, r1
     d52:	d1 f5       	brne	.+116    	; 0xdc8 <one_wire_send_command_wait_done+0xd0>
     d54:	56 c0       	rjmp	.+172    	; 0xe02 <one_wire_send_command_wait_done+0x10a>
			_delay_us(1);
			//wait_loops++;
		}
		break;
	case ONE_WIRE_PORT_B:
		while (((PINB & (1 << pBus->pin)) == 0x0) && (wait_loops != max_timeout_us))
     d56:	86 b3       	in	r24, 0x16	; 22
     d58:	90 e0       	ldi	r25, 0x00	; 0
     d5a:	09 80       	ldd	r0, Y+1	; 0x01
     d5c:	02 c0       	rjmp	.+4      	; 0xd62 <one_wire_send_command_wait_done+0x6a>
     d5e:	95 95       	asr	r25
     d60:	87 95       	ror	r24
     d62:	0a 94       	dec	r0
     d64:	e2 f7       	brpl	.-8      	; 0xd5e <one_wire_send_command_wait_done+0x66>
     d66:	80 fd       	sbrc	r24, 0
     d68:	4c c0       	rjmp	.+152    	; 0xe02 <one_wire_send_command_wait_done+0x10a>
     d6a:	01 15       	cp	r16, r1
     d6c:	11 05       	cpc	r17, r1
     d6e:	e9 f4       	brne	.+58     	; 0xdaa <one_wire_send_command_wait_done+0xb2>
     d70:	48 c0       	rjmp	.+144    	; 0xe02 <one_wire_send_command_wait_done+0x10a>

	/* As per the spec remote device will hold "0" on the bus until handling is in progress, so we will be waiting for "1" */
	switch (pBus->port)
	{
	case ONE_WIRE_PORT_A:
		while (((PINA & (1 << pBus->pin)) == 0x0) && (wait_loops != max_timeout_us))
     d72:	89 b3       	in	r24, 0x19	; 25
     d74:	90 e0       	ldi	r25, 0x00	; 0
     d76:	09 80       	ldd	r0, Y+1	; 0x01
     d78:	02 c0       	rjmp	.+4      	; 0xd7e <one_wire_send_command_wait_done+0x86>
     d7a:	95 95       	asr	r25
     d7c:	87 95       	ror	r24
     d7e:	0a 94       	dec	r0
     d80:	e2 f7       	brpl	.-8      	; 0xd7a <one_wire_send_command_wait_done+0x82>
     d82:	80 fd       	sbrc	r24, 0
     d84:	3e c0       	rjmp	.+124    	; 0xe02 <one_wire_send_command_wait_done+0x10a>
     d86:	01 15       	cp	r16, r1
     d88:	11 05       	cpc	r17, r1
     d8a:	d9 f1       	breq	.+118    	; 0xe02 <one_wire_send_command_wait_done+0x10a>
     d8c:	85 e0       	ldi	r24, 0x05	; 5
     d8e:	8a 95       	dec	r24
     d90:	f1 f7       	brne	.-4      	; 0xd8e <one_wire_send_command_wait_done+0x96>
     d92:	00 00       	nop
     d94:	89 b3       	in	r24, 0x19	; 25
     d96:	90 e0       	ldi	r25, 0x00	; 0
     d98:	09 80       	ldd	r0, Y+1	; 0x01
     d9a:	02 c0       	rjmp	.+4      	; 0xda0 <one_wire_send_command_wait_done+0xa8>
     d9c:	95 95       	asr	r25
     d9e:	87 95       	ror	r24
     da0:	0a 94       	dec	r0
     da2:	e2 f7       	brpl	.-8      	; 0xd9c <one_wire_send_command_wait_done+0xa4>
     da4:	80 ff       	sbrs	r24, 0
     da6:	f2 cf       	rjmp	.-28     	; 0xd8c <one_wire_send_command_wait_done+0x94>
     da8:	2c c0       	rjmp	.+88     	; 0xe02 <one_wire_send_command_wait_done+0x10a>
     daa:	85 e0       	ldi	r24, 0x05	; 5
     dac:	8a 95       	dec	r24
     dae:	f1 f7       	brne	.-4      	; 0xdac <one_wire_send_command_wait_done+0xb4>
     db0:	00 00       	nop
			_delay_us(1);
			//wait_loops++;
		}
		break;
	case ONE_WIRE_PORT_B:
		while (((PINB & (1 << pBus->pin)) == 0x0) && (wait_loops != max_timeout_us))
     db2:	86 b3       	in	r24, 0x16	; 22
     db4:	90 e0       	ldi	r25, 0x00	; 0
     db6:	09 80       	ldd	r0, Y+1	; 0x01
     db8:	02 c0       	rjmp	.+4      	; 0xdbe <one_wire_send_command_wait_done+0xc6>
     dba:	95 95       	asr	r25
     dbc:	87 95       	ror	r24
     dbe:	0a 94       	dec	r0
     dc0:	e2 f7       	brpl	.-8      	; 0xdba <one_wire_send_command_wait_done+0xc2>
     dc2:	80 ff       	sbrs	r24, 0
     dc4:	f2 cf       	rjmp	.-28     	; 0xdaa <one_wire_send_command_wait_done+0xb2>
     dc6:	1d c0       	rjmp	.+58     	; 0xe02 <one_wire_send_command_wait_done+0x10a>
     dc8:	85 e0       	ldi	r24, 0x05	; 5
     dca:	8a 95       	dec	r24
     dcc:	f1 f7       	brne	.-4      	; 0xdca <one_wire_send_command_wait_done+0xd2>
     dce:	00 00       	nop
			_delay_us(1);
			//wait_loops++;
		}
		break;
	case ONE_WIRE_PORT_C:
		while (((PINC & (1 << pBus->pin)) == 0x0) && (wait_loops != max_timeout_us))
     dd0:	83 b3       	in	r24, 0x13	; 19
     dd2:	90 e0       	ldi	r25, 0x00	; 0
     dd4:	09 80       	ldd	r0, Y+1	; 0x01
     dd6:	02 c0       	rjmp	.+4      	; 0xddc <one_wire_send_command_wait_done+0xe4>
     dd8:	95 95       	asr	r25
     dda:	87 95       	ror	r24
     ddc:	0a 94       	dec	r0
     dde:	e2 f7       	brpl	.-8      	; 0xdd8 <one_wire_send_command_wait_done+0xe0>
     de0:	80 ff       	sbrs	r24, 0
     de2:	f2 cf       	rjmp	.-28     	; 0xdc8 <one_wire_send_command_wait_done+0xd0>
     de4:	0e c0       	rjmp	.+28     	; 0xe02 <one_wire_send_command_wait_done+0x10a>
     de6:	85 e0       	ldi	r24, 0x05	; 5
     de8:	8a 95       	dec	r24
     dea:	f1 f7       	brne	.-4      	; 0xde8 <one_wire_send_command_wait_done+0xf0>
     dec:	00 00       	nop
			_delay_us(1);
			//wait_loops++;
		}
		break;
	case ONE_WIRE_PORT_D:
		while (((PIND & (1 << pBus->pin)) == 0x0) && (wait_loops != max_timeout_us))
     dee:	80 b3       	in	r24, 0x10	; 16
     df0:	90 e0       	ldi	r25, 0x00	; 0
     df2:	09 80       	ldd	r0, Y+1	; 0x01
     df4:	02 c0       	rjmp	.+4      	; 0xdfa <one_wire_send_command_wait_done+0x102>
     df6:	95 95       	asr	r25
     df8:	87 95       	ror	r24
     dfa:	0a 94       	dec	r0
     dfc:	e2 f7       	brpl	.-8      	; 0xdf6 <one_wire_send_command_wait_done+0xfe>
     dfe:	80 ff       	sbrs	r24, 0
     e00:	f2 cf       	rjmp	.-28     	; 0xde6 <one_wire_send_command_wait_done+0xee>
			_delay_us(1);
			//wait_loops++;
		}
		break;
	}
}
     e02:	df 91       	pop	r29
     e04:	cf 91       	pop	r28
     e06:	1f 91       	pop	r17
     e08:	0f 91       	pop	r16
     e0a:	08 95       	ret

00000e0c <one_wire_receive_data>:


uint16_t one_wire_receive_data(const one_wire_bus_data_t* pBus)
{
     e0c:	fc 01       	movw	r30, r24
     e0e:	20 e0       	ldi	r18, 0x00	; 0
     e10:	30 e0       	ldi	r19, 0x00	; 0
	unsigned char bit_counter;
	uint16_t out_val = 0;
     e12:	60 e0       	ldi	r22, 0x00	; 0
     e14:	70 e0       	ldi	r23, 0x00	; 0
			/* Pause 55 us */
  			_delay_us(55);		
			break;
		case ONE_WIRE_PORT_B:
		 	/* Mux PIN as pulled down output */
			DDRB |= 1 << pBus->pin;
     e16:	41 e0       	ldi	r20, 0x01	; 1
     e18:	50 e0       	ldi	r21, 0x00	; 0
	uint16_t out_val = 0;

 	/* Receive 16 bits from the bus */
	for(bit_counter=0;bit_counter<16;bit_counter++)
	{
		switch (pBus->port)
     e1a:	80 81       	ld	r24, Z
     e1c:	81 30       	cpi	r24, 0x01	; 1
     e1e:	09 f4       	brne	.+2      	; 0xe22 <one_wire_receive_data+0x16>
     e20:	55 c0       	rjmp	.+170    	; 0xecc <one_wire_receive_data+0xc0>
     e22:	81 30       	cpi	r24, 0x01	; 1
     e24:	38 f0       	brcs	.+14     	; 0xe34 <one_wire_receive_data+0x28>
     e26:	82 30       	cpi	r24, 0x02	; 2
     e28:	09 f4       	brne	.+2      	; 0xe2c <one_wire_receive_data+0x20>
     e2a:	9c c0       	rjmp	.+312    	; 0xf64 <one_wire_receive_data+0x158>
     e2c:	83 30       	cpi	r24, 0x03	; 3
     e2e:	09 f0       	breq	.+2      	; 0xe32 <one_wire_receive_data+0x26>
     e30:	30 c1       	rjmp	.+608    	; 0x1092 <one_wire_receive_data+0x286>
     e32:	e4 c0       	rjmp	.+456    	; 0xffc <one_wire_receive_data+0x1f0>
		{
		case ONE_WIRE_PORT_A:
		 	/* Mux PIN as pulled down output */
			DDRA |= 1 << pBus->pin;
     e34:	aa b3       	in	r26, 0x1a	; 26
     e36:	ca 01       	movw	r24, r20
     e38:	01 80       	ldd	r0, Z+1	; 0x01
     e3a:	02 c0       	rjmp	.+4      	; 0xe40 <one_wire_receive_data+0x34>
     e3c:	88 0f       	add	r24, r24
     e3e:	99 1f       	adc	r25, r25
     e40:	0a 94       	dec	r0
     e42:	e2 f7       	brpl	.-8      	; 0xe3c <one_wire_receive_data+0x30>
     e44:	8a 2b       	or	r24, r26
     e46:	8a bb       	out	0x1a, r24	; 26
			PORTA &= ~(1 << pBus->pin);
     e48:	ab b3       	in	r26, 0x1b	; 27
     e4a:	ca 01       	movw	r24, r20
     e4c:	01 80       	ldd	r0, Z+1	; 0x01
     e4e:	02 c0       	rjmp	.+4      	; 0xe54 <one_wire_receive_data+0x48>
     e50:	88 0f       	add	r24, r24
     e52:	99 1f       	adc	r25, r25
     e54:	0a 94       	dec	r0
     e56:	e2 f7       	brpl	.-8      	; 0xe50 <one_wire_receive_data+0x44>
     e58:	80 95       	com	r24
     e5a:	8a 23       	and	r24, r26
     e5c:	8b bb       	out	0x1b, r24	; 27
     e5e:	80 e2       	ldi	r24, 0x20	; 32
     e60:	8a 95       	dec	r24
     e62:	f1 f7       	brne	.-4      	; 0xe60 <one_wire_receive_data+0x54>
			/* Pause 6 us */
	  		_delay_us(6);
			/* Mux PIN as input (release bus) */
			DDRA &= ~(1 << pBus->pin);
     e64:	aa b3       	in	r26, 0x1a	; 26
     e66:	ca 01       	movw	r24, r20
     e68:	01 80       	ldd	r0, Z+1	; 0x01
     e6a:	02 c0       	rjmp	.+4      	; 0xe70 <one_wire_receive_data+0x64>
     e6c:	88 0f       	add	r24, r24
     e6e:	99 1f       	adc	r25, r25
     e70:	0a 94       	dec	r0
     e72:	e2 f7       	brpl	.-8      	; 0xe6c <one_wire_receive_data+0x60>
     e74:	80 95       	com	r24
     e76:	8a 23       	and	r24, r26
     e78:	8a bb       	out	0x1a, r24	; 26
     e7a:	90 e3       	ldi	r25, 0x30	; 48
     e7c:	9a 95       	dec	r25
     e7e:	f1 f7       	brne	.-4      	; 0xe7c <one_wire_receive_data+0x70>
			/* Pause 9 us */
  			_delay_us(9);
 
  			if ((PINA & (1 << pBus->pin)) == 0x0)
     e80:	89 b3       	in	r24, 0x19	; 25
     e82:	90 e0       	ldi	r25, 0x00	; 0
     e84:	01 80       	ldd	r0, Z+1	; 0x01
     e86:	02 c0       	rjmp	.+4      	; 0xe8c <one_wire_receive_data+0x80>
     e88:	95 95       	asr	r25
     e8a:	87 95       	ror	r24
     e8c:	0a 94       	dec	r0
     e8e:	e2 f7       	brpl	.-8      	; 0xe88 <one_wire_receive_data+0x7c>
     e90:	80 fd       	sbrc	r24, 0
     e92:	0c c0       	rjmp	.+24     	; 0xeac <one_wire_receive_data+0xa0>
				out_val &= ~(1<<bit_counter); // 0 on the bus
     e94:	ca 01       	movw	r24, r20
     e96:	02 2e       	mov	r0, r18
     e98:	02 c0       	rjmp	.+4      	; 0xe9e <one_wire_receive_data+0x92>
     e9a:	88 0f       	add	r24, r24
     e9c:	99 1f       	adc	r25, r25
     e9e:	0a 94       	dec	r0
     ea0:	e2 f7       	brpl	.-8      	; 0xe9a <one_wire_receive_data+0x8e>
     ea2:	80 95       	com	r24
     ea4:	90 95       	com	r25
     ea6:	68 23       	and	r22, r24
     ea8:	79 23       	and	r23, r25
     eaa:	09 c0       	rjmp	.+18     	; 0xebe <one_wire_receive_data+0xb2>
			else 
				out_val |= 1<<bit_counter;	// 1 on the bus
     eac:	ca 01       	movw	r24, r20
     eae:	02 2e       	mov	r0, r18
     eb0:	02 c0       	rjmp	.+4      	; 0xeb6 <one_wire_receive_data+0xaa>
     eb2:	88 0f       	add	r24, r24
     eb4:	99 1f       	adc	r25, r25
     eb6:	0a 94       	dec	r0
     eb8:	e2 f7       	brpl	.-8      	; 0xeb2 <one_wire_receive_data+0xa6>
     eba:	68 2b       	or	r22, r24
     ebc:	79 2b       	or	r23, r25
     ebe:	8b ed       	ldi	r24, 0xDB	; 219
     ec0:	90 e0       	ldi	r25, 0x00	; 0
     ec2:	01 97       	sbiw	r24, 0x01	; 1
     ec4:	f1 f7       	brne	.-4      	; 0xec2 <one_wire_receive_data+0xb6>
     ec6:	00 c0       	rjmp	.+0      	; 0xec8 <one_wire_receive_data+0xbc>
     ec8:	00 00       	nop
     eca:	e3 c0       	rjmp	.+454    	; 0x1092 <one_wire_receive_data+0x286>
			/* Pause 55 us */
  			_delay_us(55);		
			break;
		case ONE_WIRE_PORT_B:
		 	/* Mux PIN as pulled down output */
			DDRB |= 1 << pBus->pin;
     ecc:	a7 b3       	in	r26, 0x17	; 23
     ece:	ca 01       	movw	r24, r20
     ed0:	01 80       	ldd	r0, Z+1	; 0x01
     ed2:	02 c0       	rjmp	.+4      	; 0xed8 <one_wire_receive_data+0xcc>
     ed4:	88 0f       	add	r24, r24
     ed6:	99 1f       	adc	r25, r25
     ed8:	0a 94       	dec	r0
     eda:	e2 f7       	brpl	.-8      	; 0xed4 <one_wire_receive_data+0xc8>
     edc:	8a 2b       	or	r24, r26
     ede:	87 bb       	out	0x17, r24	; 23
			PORTB &= ~(1 << pBus->pin);
     ee0:	a8 b3       	in	r26, 0x18	; 24
     ee2:	ca 01       	movw	r24, r20
     ee4:	01 80       	ldd	r0, Z+1	; 0x01
     ee6:	02 c0       	rjmp	.+4      	; 0xeec <one_wire_receive_data+0xe0>
     ee8:	88 0f       	add	r24, r24
     eea:	99 1f       	adc	r25, r25
     eec:	0a 94       	dec	r0
     eee:	e2 f7       	brpl	.-8      	; 0xee8 <one_wire_receive_data+0xdc>
     ef0:	80 95       	com	r24
     ef2:	8a 23       	and	r24, r26
     ef4:	88 bb       	out	0x18, r24	; 24
     ef6:	90 e2       	ldi	r25, 0x20	; 32
     ef8:	9a 95       	dec	r25
     efa:	f1 f7       	brne	.-4      	; 0xef8 <one_wire_receive_data+0xec>
			/* Pause 6 us */
	  		_delay_us(6);
			/* Mux PIN as input (release bus) */
			DDRB &= ~(1 << pBus->pin);
     efc:	a7 b3       	in	r26, 0x17	; 23
     efe:	ca 01       	movw	r24, r20
     f00:	01 80       	ldd	r0, Z+1	; 0x01
     f02:	02 c0       	rjmp	.+4      	; 0xf08 <one_wire_receive_data+0xfc>
     f04:	88 0f       	add	r24, r24
     f06:	99 1f       	adc	r25, r25
     f08:	0a 94       	dec	r0
     f0a:	e2 f7       	brpl	.-8      	; 0xf04 <one_wire_receive_data+0xf8>
     f0c:	80 95       	com	r24
     f0e:	8a 23       	and	r24, r26
     f10:	87 bb       	out	0x17, r24	; 23
     f12:	80 e3       	ldi	r24, 0x30	; 48
     f14:	8a 95       	dec	r24
     f16:	f1 f7       	brne	.-4      	; 0xf14 <one_wire_receive_data+0x108>
			/* Pause 9 us */
  			_delay_us(9);
 
  			if ((PINB & (1 << pBus->pin)) == 0x0)
     f18:	86 b3       	in	r24, 0x16	; 22
     f1a:	90 e0       	ldi	r25, 0x00	; 0
     f1c:	01 80       	ldd	r0, Z+1	; 0x01
     f1e:	02 c0       	rjmp	.+4      	; 0xf24 <one_wire_receive_data+0x118>
     f20:	95 95       	asr	r25
     f22:	87 95       	ror	r24
     f24:	0a 94       	dec	r0
     f26:	e2 f7       	brpl	.-8      	; 0xf20 <one_wire_receive_data+0x114>
     f28:	80 fd       	sbrc	r24, 0
     f2a:	0c c0       	rjmp	.+24     	; 0xf44 <one_wire_receive_data+0x138>
				out_val &= ~(1<<bit_counter); // 0 on the bus
     f2c:	ca 01       	movw	r24, r20
     f2e:	02 2e       	mov	r0, r18
     f30:	02 c0       	rjmp	.+4      	; 0xf36 <one_wire_receive_data+0x12a>
     f32:	88 0f       	add	r24, r24
     f34:	99 1f       	adc	r25, r25
     f36:	0a 94       	dec	r0
     f38:	e2 f7       	brpl	.-8      	; 0xf32 <one_wire_receive_data+0x126>
     f3a:	80 95       	com	r24
     f3c:	90 95       	com	r25
     f3e:	68 23       	and	r22, r24
     f40:	79 23       	and	r23, r25
     f42:	09 c0       	rjmp	.+18     	; 0xf56 <one_wire_receive_data+0x14a>
			else 
				out_val |= 1<<bit_counter;	// 1 on the bus
     f44:	ca 01       	movw	r24, r20
     f46:	02 2e       	mov	r0, r18
     f48:	02 c0       	rjmp	.+4      	; 0xf4e <one_wire_receive_data+0x142>
     f4a:	88 0f       	add	r24, r24
     f4c:	99 1f       	adc	r25, r25
     f4e:	0a 94       	dec	r0
     f50:	e2 f7       	brpl	.-8      	; 0xf4a <one_wire_receive_data+0x13e>
     f52:	68 2b       	or	r22, r24
     f54:	79 2b       	or	r23, r25
     f56:	8b ed       	ldi	r24, 0xDB	; 219
     f58:	90 e0       	ldi	r25, 0x00	; 0
     f5a:	01 97       	sbiw	r24, 0x01	; 1
     f5c:	f1 f7       	brne	.-4      	; 0xf5a <one_wire_receive_data+0x14e>
     f5e:	00 c0       	rjmp	.+0      	; 0xf60 <one_wire_receive_data+0x154>
     f60:	00 00       	nop
     f62:	97 c0       	rjmp	.+302    	; 0x1092 <one_wire_receive_data+0x286>
			/* Pause 55 us */
  			_delay_us(55);
			break;
		case ONE_WIRE_PORT_C:
			/* Mux PIN as pulled down output */
			DDRC |= 1 << pBus->pin;
     f64:	a4 b3       	in	r26, 0x14	; 20
     f66:	ca 01       	movw	r24, r20
     f68:	01 80       	ldd	r0, Z+1	; 0x01
     f6a:	02 c0       	rjmp	.+4      	; 0xf70 <one_wire_receive_data+0x164>
     f6c:	88 0f       	add	r24, r24
     f6e:	99 1f       	adc	r25, r25
     f70:	0a 94       	dec	r0
     f72:	e2 f7       	brpl	.-8      	; 0xf6c <one_wire_receive_data+0x160>
     f74:	8a 2b       	or	r24, r26
     f76:	84 bb       	out	0x14, r24	; 20
			PORTC &= ~(1 << pBus->pin);
     f78:	a5 b3       	in	r26, 0x15	; 21
     f7a:	ca 01       	movw	r24, r20
     f7c:	01 80       	ldd	r0, Z+1	; 0x01
     f7e:	02 c0       	rjmp	.+4      	; 0xf84 <one_wire_receive_data+0x178>
     f80:	88 0f       	add	r24, r24
     f82:	99 1f       	adc	r25, r25
     f84:	0a 94       	dec	r0
     f86:	e2 f7       	brpl	.-8      	; 0xf80 <one_wire_receive_data+0x174>
     f88:	80 95       	com	r24
     f8a:	8a 23       	and	r24, r26
     f8c:	85 bb       	out	0x15, r24	; 21
     f8e:	90 e2       	ldi	r25, 0x20	; 32
     f90:	9a 95       	dec	r25
     f92:	f1 f7       	brne	.-4      	; 0xf90 <one_wire_receive_data+0x184>
			/* Pause 6 us */
	  		_delay_us(6);
			/* Mux PIN as input (release bus) */
			DDRC &= ~(1 << pBus->pin);
     f94:	a4 b3       	in	r26, 0x14	; 20
     f96:	ca 01       	movw	r24, r20
     f98:	01 80       	ldd	r0, Z+1	; 0x01
     f9a:	02 c0       	rjmp	.+4      	; 0xfa0 <one_wire_receive_data+0x194>
     f9c:	88 0f       	add	r24, r24
     f9e:	99 1f       	adc	r25, r25
     fa0:	0a 94       	dec	r0
     fa2:	e2 f7       	brpl	.-8      	; 0xf9c <one_wire_receive_data+0x190>
     fa4:	80 95       	com	r24
     fa6:	8a 23       	and	r24, r26
     fa8:	84 bb       	out	0x14, r24	; 20
     faa:	80 e3       	ldi	r24, 0x30	; 48
     fac:	8a 95       	dec	r24
     fae:	f1 f7       	brne	.-4      	; 0xfac <one_wire_receive_data+0x1a0>
			/* Pause 9 us */
  			_delay_us(9);
 
  			if ((PINC & (1 << pBus->pin)) == 0x0)
     fb0:	83 b3       	in	r24, 0x13	; 19
     fb2:	90 e0       	ldi	r25, 0x00	; 0
     fb4:	01 80       	ldd	r0, Z+1	; 0x01
     fb6:	02 c0       	rjmp	.+4      	; 0xfbc <one_wire_receive_data+0x1b0>
     fb8:	95 95       	asr	r25
     fba:	87 95       	ror	r24
     fbc:	0a 94       	dec	r0
     fbe:	e2 f7       	brpl	.-8      	; 0xfb8 <one_wire_receive_data+0x1ac>
     fc0:	80 fd       	sbrc	r24, 0
     fc2:	0c c0       	rjmp	.+24     	; 0xfdc <one_wire_receive_data+0x1d0>
				out_val &= ~(1<<bit_counter); // 0 on the bus
     fc4:	ca 01       	movw	r24, r20
     fc6:	02 2e       	mov	r0, r18
     fc8:	02 c0       	rjmp	.+4      	; 0xfce <one_wire_receive_data+0x1c2>
     fca:	88 0f       	add	r24, r24
     fcc:	99 1f       	adc	r25, r25
     fce:	0a 94       	dec	r0
     fd0:	e2 f7       	brpl	.-8      	; 0xfca <one_wire_receive_data+0x1be>
     fd2:	80 95       	com	r24
     fd4:	90 95       	com	r25
     fd6:	68 23       	and	r22, r24
     fd8:	79 23       	and	r23, r25
     fda:	09 c0       	rjmp	.+18     	; 0xfee <one_wire_receive_data+0x1e2>
			else 
				out_val |= 1<<bit_counter;	// 1 on the bus
     fdc:	ca 01       	movw	r24, r20
     fde:	02 2e       	mov	r0, r18
     fe0:	02 c0       	rjmp	.+4      	; 0xfe6 <one_wire_receive_data+0x1da>
     fe2:	88 0f       	add	r24, r24
     fe4:	99 1f       	adc	r25, r25
     fe6:	0a 94       	dec	r0
     fe8:	e2 f7       	brpl	.-8      	; 0xfe2 <one_wire_receive_data+0x1d6>
     fea:	68 2b       	or	r22, r24
     fec:	79 2b       	or	r23, r25
     fee:	8b ed       	ldi	r24, 0xDB	; 219
     ff0:	90 e0       	ldi	r25, 0x00	; 0
     ff2:	01 97       	sbiw	r24, 0x01	; 1
     ff4:	f1 f7       	brne	.-4      	; 0xff2 <one_wire_receive_data+0x1e6>
     ff6:	00 c0       	rjmp	.+0      	; 0xff8 <one_wire_receive_data+0x1ec>
     ff8:	00 00       	nop
     ffa:	4b c0       	rjmp	.+150    	; 0x1092 <one_wire_receive_data+0x286>
			/* Pause 55 us */
  			_delay_us(55);
			break;
		case ONE_WIRE_PORT_D:
		 	/* Mux PIN as pulled down output */
			DDRD |= 1 << pBus->pin;
     ffc:	a1 b3       	in	r26, 0x11	; 17
     ffe:	ca 01       	movw	r24, r20
    1000:	01 80       	ldd	r0, Z+1	; 0x01
    1002:	02 c0       	rjmp	.+4      	; 0x1008 <one_wire_receive_data+0x1fc>
    1004:	88 0f       	add	r24, r24
    1006:	99 1f       	adc	r25, r25
    1008:	0a 94       	dec	r0
    100a:	e2 f7       	brpl	.-8      	; 0x1004 <one_wire_receive_data+0x1f8>
    100c:	8a 2b       	or	r24, r26
    100e:	81 bb       	out	0x11, r24	; 17
			PORTD &= ~(1 << pBus->pin);
    1010:	a2 b3       	in	r26, 0x12	; 18
    1012:	ca 01       	movw	r24, r20
    1014:	01 80       	ldd	r0, Z+1	; 0x01
    1016:	02 c0       	rjmp	.+4      	; 0x101c <one_wire_receive_data+0x210>
    1018:	88 0f       	add	r24, r24
    101a:	99 1f       	adc	r25, r25
    101c:	0a 94       	dec	r0
    101e:	e2 f7       	brpl	.-8      	; 0x1018 <one_wire_receive_data+0x20c>
    1020:	80 95       	com	r24
    1022:	8a 23       	and	r24, r26
    1024:	82 bb       	out	0x12, r24	; 18
    1026:	90 e2       	ldi	r25, 0x20	; 32
    1028:	9a 95       	dec	r25
    102a:	f1 f7       	brne	.-4      	; 0x1028 <one_wire_receive_data+0x21c>
			/* Pause 6 us */
	  		_delay_us(6);
			/* Mux PIN as input (release bus) */
			DDRD &= ~(1 << pBus->pin);
    102c:	a1 b3       	in	r26, 0x11	; 17
    102e:	ca 01       	movw	r24, r20
    1030:	01 80       	ldd	r0, Z+1	; 0x01
    1032:	02 c0       	rjmp	.+4      	; 0x1038 <one_wire_receive_data+0x22c>
    1034:	88 0f       	add	r24, r24
    1036:	99 1f       	adc	r25, r25
    1038:	0a 94       	dec	r0
    103a:	e2 f7       	brpl	.-8      	; 0x1034 <one_wire_receive_data+0x228>
    103c:	80 95       	com	r24
    103e:	8a 23       	and	r24, r26
    1040:	81 bb       	out	0x11, r24	; 17
    1042:	80 e3       	ldi	r24, 0x30	; 48
    1044:	8a 95       	dec	r24
    1046:	f1 f7       	brne	.-4      	; 0x1044 <one_wire_receive_data+0x238>
			/* Pause 9 us */
  			_delay_us(9);
 
  			if ((PIND & (1 << pBus->pin)) == 0x0)
    1048:	80 b3       	in	r24, 0x10	; 16
    104a:	90 e0       	ldi	r25, 0x00	; 0
    104c:	01 80       	ldd	r0, Z+1	; 0x01
    104e:	02 c0       	rjmp	.+4      	; 0x1054 <one_wire_receive_data+0x248>
    1050:	95 95       	asr	r25
    1052:	87 95       	ror	r24
    1054:	0a 94       	dec	r0
    1056:	e2 f7       	brpl	.-8      	; 0x1050 <one_wire_receive_data+0x244>
    1058:	80 fd       	sbrc	r24, 0
    105a:	0c c0       	rjmp	.+24     	; 0x1074 <one_wire_receive_data+0x268>
				out_val &= ~(1<<bit_counter); // 0 on the bus
    105c:	ca 01       	movw	r24, r20
    105e:	02 2e       	mov	r0, r18
    1060:	02 c0       	rjmp	.+4      	; 0x1066 <one_wire_receive_data+0x25a>
    1062:	88 0f       	add	r24, r24
    1064:	99 1f       	adc	r25, r25
    1066:	0a 94       	dec	r0
    1068:	e2 f7       	brpl	.-8      	; 0x1062 <one_wire_receive_data+0x256>
    106a:	80 95       	com	r24
    106c:	90 95       	com	r25
    106e:	68 23       	and	r22, r24
    1070:	79 23       	and	r23, r25
    1072:	09 c0       	rjmp	.+18     	; 0x1086 <one_wire_receive_data+0x27a>
			else 
				out_val |= 1<<bit_counter;	// 1 on the bus
    1074:	ca 01       	movw	r24, r20
    1076:	02 2e       	mov	r0, r18
    1078:	02 c0       	rjmp	.+4      	; 0x107e <one_wire_receive_data+0x272>
    107a:	88 0f       	add	r24, r24
    107c:	99 1f       	adc	r25, r25
    107e:	0a 94       	dec	r0
    1080:	e2 f7       	brpl	.-8      	; 0x107a <one_wire_receive_data+0x26e>
    1082:	68 2b       	or	r22, r24
    1084:	79 2b       	or	r23, r25
    1086:	8b ed       	ldi	r24, 0xDB	; 219
    1088:	90 e0       	ldi	r25, 0x00	; 0
    108a:	01 97       	sbiw	r24, 0x01	; 1
    108c:	f1 f7       	brne	.-4      	; 0x108a <one_wire_receive_data+0x27e>
    108e:	00 c0       	rjmp	.+0      	; 0x1090 <one_wire_receive_data+0x284>
    1090:	00 00       	nop
    1092:	2f 5f       	subi	r18, 0xFF	; 255
    1094:	3f 4f       	sbci	r19, 0xFF	; 255
{
	unsigned char bit_counter;
	uint16_t out_val = 0;

 	/* Receive 16 bits from the bus */
	for(bit_counter=0;bit_counter<16;bit_counter++)
    1096:	20 31       	cpi	r18, 0x10	; 16
    1098:	31 05       	cpc	r19, r1
    109a:	09 f0       	breq	.+2      	; 0x109e <one_wire_receive_data+0x292>
    109c:	be ce       	rjmp	.-644    	; 0xe1a <one_wire_receive_data+0xe>
		break;
		}
	}

	return out_val;
}
    109e:	86 2f       	mov	r24, r22
    10a0:	97 2f       	mov	r25, r23
    10a2:	08 95       	ret

000010a4 <one_wire_temperature_convert>:

void one_wire_temperature_convert(one_wire_temperature_data_t* pTempData, uint16_t sourceData)
{
    10a4:	fc 01       	movw	r30, r24
	if (NULL != pTempData)
    10a6:	00 97       	sbiw	r24, 0x00	; 0
    10a8:	c1 f0       	breq	.+48     	; 0x10da <one_wire_temperature_convert+0x36>
	{
			/* Read sign bit */
			pTempData->is_positive = (((sourceData & (1 << 11)) == 1) ? ONE_WIRE_TEMPERATURE_NEGATIVE : ONE_WIRE_TEMPERATURE_POSITIVE);
    10aa:	81 e0       	ldi	r24, 0x01	; 1
    10ac:	80 83       	st	Z, r24
			
			/* Calculate base */
			pTempData->degree_base = (sourceData & 0x7ff) >> 4;
    10ae:	cb 01       	movw	r24, r22
    10b0:	97 70       	andi	r25, 0x07	; 7
    10b2:	92 95       	swap	r25
    10b4:	82 95       	swap	r24
    10b6:	8f 70       	andi	r24, 0x0F	; 15
    10b8:	89 27       	eor	r24, r25
    10ba:	9f 70       	andi	r25, 0x0F	; 15
    10bc:	89 27       	eor	r24, r25
    10be:	81 83       	std	Z+1, r24	; 0x01
			
			/* Calculate mantissa */
			pTempData->degree_mantissa = (sourceData & 0xf) * 625;
    10c0:	6f 70       	andi	r22, 0x0F	; 15
    10c2:	70 70       	andi	r23, 0x00	; 0
    10c4:	81 e7       	ldi	r24, 0x71	; 113
    10c6:	92 e0       	ldi	r25, 0x02	; 2
    10c8:	68 9f       	mul	r22, r24
    10ca:	90 01       	movw	r18, r0
    10cc:	69 9f       	mul	r22, r25
    10ce:	30 0d       	add	r19, r0
    10d0:	78 9f       	mul	r23, r24
    10d2:	30 0d       	add	r19, r0
    10d4:	11 24       	eor	r1, r1
    10d6:	33 83       	std	Z+3, r19	; 0x03
    10d8:	22 83       	std	Z+2, r18	; 0x02
    10da:	08 95       	ret

000010dc <power_monitor_init>:
static uint16_t voltage_approx = 0;

void power_monitor_init()
{
	/* Enable ADC */
	ADCSRA |= (1 << ADEN);
    10dc:	37 9a       	sbi	0x06, 7	; 6
	/* ADC-1 
	 * Compare ADC IN to internal 2.56V reference source
	 * ADC value: from 0 (0V) to 3FF (2.56V) */
	ADMUX = (1<<REFS1)|(1<<REFS0)|(1<<MUX0);
    10de:	81 ec       	ldi	r24, 0xC1	; 193
    10e0:	87 b9       	out	0x07, r24	; 7
}
    10e2:	08 95       	ret

000010e4 <power_monitor_get_voltage>:
	
	/* To start conversion write 1 to ADSC. It will be cleared by hardware when the conversion is completed. */
	/* Read ADCL at first. Once it is read ADC is blocked until ADCH is read. This is to ensure that a result of the same conversion is read */

	/* Start conversation */
	ADCSRA |=(1<<ADSC);
    10e4:	36 9a       	sbi	0x06, 6	; 6
 
	/* Wait for some time (it takes about 18 ADC cycles */
	while ((ADCSRA &_BV(ADIF))==0x00) ;    
    10e6:	34 9b       	sbis	0x06, 4	; 6
    10e8:	fe cf       	rjmp	.-4      	; 0x10e6 <power_monitor_get_voltage+0x2>
 
	/* Read result */
	voltage = ADCL;
    10ea:	24 b1       	in	r18, 0x04	; 4
    10ec:	30 e0       	ldi	r19, 0x00	; 0
	voltage |= ADCH<<8;
    10ee:	45 b1       	in	r20, 0x05	; 5
    10f0:	94 2f       	mov	r25, r20
    10f2:	80 e0       	ldi	r24, 0x00	; 0
    10f4:	82 2b       	or	r24, r18
    10f6:	93 2b       	or	r25, r19
	
	// Skip the last two bits to digitally cancel noise
	//voltage_approx &= 0xFFFC;
	
	/* Calculate voltage */
	if (0 == voltage_approx)
    10f8:	20 91 2d 01 	lds	r18, 0x012D
    10fc:	30 91 2e 01 	lds	r19, 0x012E
    1100:	21 15       	cp	r18, r1
    1102:	31 05       	cpc	r19, r1
    1104:	59 f4       	brne	.+22     	; 0x111c <power_monitor_get_voltage+0x38>
	{
		/* The first time when we read voltage. Return the RAW value */
		voltage_approx = voltage + voltage_compensation;		
    1106:	20 91 2f 01 	lds	r18, 0x012F
    110a:	30 91 30 01 	lds	r19, 0x0130
    110e:	82 0f       	add	r24, r18
    1110:	93 1f       	adc	r25, r19
    1112:	90 93 2e 01 	sts	0x012E, r25
    1116:	80 93 2d 01 	sts	0x012D, r24
    111a:	16 c0       	rjmp	.+44     	; 0x1148 <power_monitor_get_voltage+0x64>
	}
	else
	{
		/* Increase or decrease voltage slowly to smooth ADC peaks */
		if (voltage_approx > (voltage + voltage_compensation))
    111c:	40 91 2f 01 	lds	r20, 0x012F
    1120:	50 91 30 01 	lds	r21, 0x0130
    1124:	84 0f       	add	r24, r20
    1126:	95 1f       	adc	r25, r21
    1128:	82 17       	cp	r24, r18
    112a:	93 07       	cpc	r25, r19
    112c:	38 f4       	brcc	.+14     	; 0x113c <power_monitor_get_voltage+0x58>
		{
			voltage_approx--;
    112e:	21 50       	subi	r18, 0x01	; 1
    1130:	30 40       	sbci	r19, 0x00	; 0
    1132:	30 93 2e 01 	sts	0x012E, r19
    1136:	20 93 2d 01 	sts	0x012D, r18
    113a:	06 c0       	rjmp	.+12     	; 0x1148 <power_monitor_get_voltage+0x64>
		}			
		else
		{
			voltage_approx++;
    113c:	2f 5f       	subi	r18, 0xFF	; 255
    113e:	3f 4f       	sbci	r19, 0xFF	; 255
    1140:	30 93 2e 01 	sts	0x012E, r19
    1144:	20 93 2d 01 	sts	0x012D, r18
	/* voltage_approx value varies from 0 (0V) to 3FF (2.56V). 1 = 0,0025 v
	 * Source voltage is divided by 10K / 2K resistors. U ADC REF = 12 * (2/12)
	 * Which means 12V would be 2V on ADC pin */

	return voltage_approx;
}
    1148:	80 91 2d 01 	lds	r24, 0x012D
    114c:	90 91 2e 01 	lds	r25, 0x012E
    1150:	08 95       	ret

00001152 <power_monitor_set_voltage_compensation>:

void power_monitor_set_voltage_compensation(int16_t compensation)
{
	voltage_compensation = compensation;
    1152:	90 93 30 01 	sts	0x0130, r25
    1156:	80 93 2f 01 	sts	0x012F, r24
    115a:	08 95       	ret

0000115c <tach_states_set_state>:
		state_settings_exit_exit,
		state_settings_exit_event_handler},		
};

void tach_states_set_state(TACH_STATE_ID_T state_id)
{
    115c:	cf 93       	push	r28
    115e:	df 93       	push	r29
    1160:	c8 2f       	mov	r28, r24
	/* Check if appropriate state ID exists */
	if ((state_id <= TACH_STATE_NO_STATE) || (state_id >= TACH_STATE_STATE_MAX))
    1162:	81 50       	subi	r24, 0x01	; 1
    1164:	87 30       	cpi	r24, 0x07	; 7
    1166:	28 f5       	brcc	.+74     	; 0x11b2 <tach_states_set_state+0x56>
		return;
	
	/* If it is the same state - no need to exit and then re-init */
	if (state_id != s_current_state)
    1168:	e0 91 31 01 	lds	r30, 0x0131
    116c:	ce 17       	cp	r28, r30
    116e:	09 f1       	breq	.+66     	; 0x11b2 <tach_states_set_state+0x56>
	{
		/* Check whether we have an active state. Tear it down if necessary */
		if (TACH_STATE_NO_STATE != s_current_state)
    1170:	ee 23       	and	r30, r30
    1172:	79 f0       	breq	.+30     	; 0x1192 <tach_states_set_state+0x36>
		{
			s_states[s_current_state].state_exit(&pCurrentStateBuf);
    1174:	f0 e0       	ldi	r31, 0x00	; 0
    1176:	ee 0f       	add	r30, r30
    1178:	ff 1f       	adc	r31, r31
    117a:	ee 0f       	add	r30, r30
    117c:	ff 1f       	adc	r31, r31
    117e:	ee 0f       	add	r30, r30
    1180:	ff 1f       	adc	r31, r31
    1182:	e0 5a       	subi	r30, 0xA0	; 160
    1184:	ff 4f       	sbci	r31, 0xFF	; 255
    1186:	04 80       	ldd	r0, Z+4	; 0x04
    1188:	f5 81       	ldd	r31, Z+5	; 0x05
    118a:	e0 2d       	mov	r30, r0
    118c:	82 e3       	ldi	r24, 0x32	; 50
    118e:	91 e0       	ldi	r25, 0x01	; 1
    1190:	09 95       	icall
		}
	
		/* Init the new state */
		s_current_state = state_id;
    1192:	c0 93 31 01 	sts	0x0131, r28
		s_states[s_current_state].state_enter(&pCurrentStateBuf);
    1196:	d0 e0       	ldi	r29, 0x00	; 0
    1198:	cc 0f       	add	r28, r28
    119a:	dd 1f       	adc	r29, r29
    119c:	cc 0f       	add	r28, r28
    119e:	dd 1f       	adc	r29, r29
    11a0:	cc 0f       	add	r28, r28
    11a2:	dd 1f       	adc	r29, r29
    11a4:	c0 5a       	subi	r28, 0xA0	; 160
    11a6:	df 4f       	sbci	r29, 0xFF	; 255
    11a8:	ea 81       	ldd	r30, Y+2	; 0x02
    11aa:	fb 81       	ldd	r31, Y+3	; 0x03
    11ac:	82 e3       	ldi	r24, 0x32	; 50
    11ae:	91 e0       	ldi	r25, 0x01	; 1
    11b0:	09 95       	icall
	}
}
    11b2:	df 91       	pop	r29
    11b4:	cf 91       	pop	r28
    11b6:	08 95       	ret

000011b8 <tach_states_schedule_state>:

void tach_states_schedule_state(TACH_STATE_ID_T state_id)
{
	s_scheduled_state = state_id;
    11b8:	80 93 34 01 	sts	0x0134, r24
}
    11bc:	08 95       	ret

000011be <tach_states_get_next_state>:

TACH_STATE_ID_T tach_states_get_next_state()
{
	TACH_STATE_ID_T next_state = s_current_state + 1;
    11be:	80 91 31 01 	lds	r24, 0x0131
    11c2:	8f 5f       	subi	r24, 0xFF	; 255
	
	if (TACH_STATE_STATE_MAX == next_state)
    11c4:	88 30       	cpi	r24, 0x08	; 8
    11c6:	09 f4       	brne	.+2      	; 0x11ca <tach_states_get_next_state+0xc>
	{
		/* Start from the beginning */
		next_state = TACH_STATE_NO_STATE + 1;
    11c8:	81 e0       	ldi	r24, 0x01	; 1
	}
	
	return next_state;
}
    11ca:	08 95       	ret

000011cc <tach_states_get_prev_state>:

TACH_STATE_ID_T tach_states_get_prev_state()
{
	TACH_STATE_ID_T prev_state = s_current_state - 1;
    11cc:	80 91 31 01 	lds	r24, 0x0131
    11d0:	81 50       	subi	r24, 0x01	; 1
	
	if (TACH_STATE_NO_STATE == prev_state)
    11d2:	09 f4       	brne	.+2      	; 0x11d6 <tach_states_get_prev_state+0xa>
	{
		/* Jump to the last state  */
		prev_state = TACH_STATE_STATE_MAX - 1;
    11d4:	87 e0       	ldi	r24, 0x07	; 7
	}
	
	return prev_state;
}
    11d6:	08 95       	ret

000011d8 <tach_states_get_scheduled_state>:

TACH_STATE_ID_T tach_states_get_scheduled_state()
{
	TACH_STATE_ID_T scheduled_state = s_scheduled_state;
    11d8:	80 91 34 01 	lds	r24, 0x0134
	s_scheduled_state = TACH_STATE_NO_STATE;
    11dc:	10 92 34 01 	sts	0x0134, r1
	return scheduled_state;
}
    11e0:	08 95       	ret

000011e2 <tach_states_dispatch_event>:

void tach_states_dispatch_event(uint8_t event, void *data)
{
    11e2:	ab 01       	movw	r20, r22
	/* Check if any state is set */
	if (s_current_state == TACH_STATE_NO_STATE) 
    11e4:	e0 91 31 01 	lds	r30, 0x0131
    11e8:	ee 23       	and	r30, r30
    11ea:	79 f0       	breq	.+30     	; 0x120a <tach_states_dispatch_event+0x28>
		return;
	
	/* Dispatch event to current state */
	s_states[s_current_state].state_event_handler(event, &pCurrentStateBuf, data);
    11ec:	f0 e0       	ldi	r31, 0x00	; 0
    11ee:	ee 0f       	add	r30, r30
    11f0:	ff 1f       	adc	r31, r31
    11f2:	ee 0f       	add	r30, r30
    11f4:	ff 1f       	adc	r31, r31
    11f6:	ee 0f       	add	r30, r30
    11f8:	ff 1f       	adc	r31, r31
    11fa:	e0 5a       	subi	r30, 0xA0	; 160
    11fc:	ff 4f       	sbci	r31, 0xFF	; 255
    11fe:	06 80       	ldd	r0, Z+6	; 0x06
    1200:	f7 81       	ldd	r31, Z+7	; 0x07
    1202:	e0 2d       	mov	r30, r0
    1204:	62 e3       	ldi	r22, 0x32	; 50
    1206:	71 e0       	ldi	r23, 0x01	; 1
    1208:	09 95       	icall
    120a:	08 95       	ret

0000120c <state_main_screen_state_enter>:
#include "power_monitor.h"
#include "display.h"

void state_main_screen_state_enter(void **pStateBuf)
{
	displayClear();
    120c:	0e 94 f6 01 	call	0x3ec	; 0x3ec <displayClear>
}
    1210:	08 95       	ret

00001212 <state_main_screen_state_exit>:

void state_main_screen_state_exit(void **pStateBuf)
{
	
}
    1212:	08 95       	ret

00001214 <state_main_screen_state_event_handler>:


void state_main_screen_state_event_handler(uint8_t event, void **pStateBuf, void *data)
{	
    1214:	0f 93       	push	r16
    1216:	1f 93       	push	r17
    1218:	cf 93       	push	r28
    121a:	df 93       	push	r29
	char *out_buf = NULL;
	uint16_t voltage = 0;
	
	switch (event)
    121c:	81 30       	cpi	r24, 0x01	; 1
    121e:	09 f4       	brne	.+2      	; 0x1222 <state_main_screen_state_event_handler+0xe>
    1220:	53 c0       	rjmp	.+166    	; 0x12c8 <state_main_screen_state_event_handler+0xb4>
    1222:	81 30       	cpi	r24, 0x01	; 1
    1224:	20 f0       	brcs	.+8      	; 0x122e <state_main_screen_state_event_handler+0x1a>
    1226:	82 30       	cpi	r24, 0x02	; 2
    1228:	09 f0       	breq	.+2      	; 0x122c <state_main_screen_state_event_handler+0x18>
    122a:	56 c0       	rjmp	.+172    	; 0x12d8 <state_main_screen_state_event_handler+0xc4>
    122c:	52 c0       	rjmp	.+164    	; 0x12d2 <state_main_screen_state_event_handler+0xbe>
	{
		case TACH_EVENT_REDRAW_SCREEN:
			voltage = power_monitor_get_voltage();
    122e:	0e 94 72 08 	call	0x10e4	; 0x10e4 <power_monitor_get_voltage>
    1232:	8c 01       	movw	r16, r24
			out_buf = (char*) malloc(17);
    1234:	81 e1       	ldi	r24, 0x11	; 17
    1236:	90 e0       	ldi	r25, 0x00	; 0
    1238:	0e 94 14 0e 	call	0x1c28	; 0x1c28 <malloc>
    123c:	c8 2f       	mov	r28, r24
    123e:	d9 2f       	mov	r29, r25
			snprintf(out_buf, 16, "%.2u.%.2uV                 ", voltage / 66, ((voltage % 66) * 151) / 100);
    1240:	8d b7       	in	r24, 0x3d	; 61
    1242:	9e b7       	in	r25, 0x3e	; 62
    1244:	0a 97       	sbiw	r24, 0x0a	; 10
    1246:	0f b6       	in	r0, 0x3f	; 63
    1248:	f8 94       	cli
    124a:	9e bf       	out	0x3e, r25	; 62
    124c:	0f be       	out	0x3f, r0	; 63
    124e:	8d bf       	out	0x3d, r24	; 61
    1250:	ed b7       	in	r30, 0x3d	; 61
    1252:	fe b7       	in	r31, 0x3e	; 62
    1254:	31 96       	adiw	r30, 0x01	; 1
    1256:	ad b7       	in	r26, 0x3d	; 61
    1258:	be b7       	in	r27, 0x3e	; 62
    125a:	11 96       	adiw	r26, 0x01	; 1
    125c:	cc 93       	st	X, r28
    125e:	d1 83       	std	Z+1, r29	; 0x01
    1260:	80 e1       	ldi	r24, 0x10	; 16
    1262:	90 e0       	ldi	r25, 0x00	; 0
    1264:	93 83       	std	Z+3, r25	; 0x03
    1266:	82 83       	std	Z+2, r24	; 0x02
    1268:	80 ea       	ldi	r24, 0xA0	; 160
    126a:	90 e0       	ldi	r25, 0x00	; 0
    126c:	95 83       	std	Z+5, r25	; 0x05
    126e:	84 83       	std	Z+4, r24	; 0x04
    1270:	c8 01       	movw	r24, r16
    1272:	62 e4       	ldi	r22, 0x42	; 66
    1274:	70 e0       	ldi	r23, 0x00	; 0
    1276:	0e 94 00 0e 	call	0x1c00	; 0x1c00 <__udivmodhi4>
    127a:	ac 01       	movw	r20, r24
    127c:	77 83       	std	Z+7, r23	; 0x07
    127e:	66 83       	std	Z+6, r22	; 0x06
    1280:	27 e9       	ldi	r18, 0x97	; 151
    1282:	30 e0       	ldi	r19, 0x00	; 0
    1284:	42 9f       	mul	r20, r18
    1286:	c0 01       	movw	r24, r0
    1288:	43 9f       	mul	r20, r19
    128a:	90 0d       	add	r25, r0
    128c:	52 9f       	mul	r21, r18
    128e:	90 0d       	add	r25, r0
    1290:	11 24       	eor	r1, r1
    1292:	64 e6       	ldi	r22, 0x64	; 100
    1294:	70 e0       	ldi	r23, 0x00	; 0
    1296:	0e 94 00 0e 	call	0x1c00	; 0x1c00 <__udivmodhi4>
    129a:	71 87       	std	Z+9, r23	; 0x09
    129c:	60 87       	std	Z+8, r22	; 0x08
    129e:	0e 94 53 0f 	call	0x1ea6	; 0x1ea6 <snprintf>
			displayPrintLine("REdRAW", out_buf);
    12a2:	8d b7       	in	r24, 0x3d	; 61
    12a4:	9e b7       	in	r25, 0x3e	; 62
    12a6:	0a 96       	adiw	r24, 0x0a	; 10
    12a8:	0f b6       	in	r0, 0x3f	; 63
    12aa:	f8 94       	cli
    12ac:	9e bf       	out	0x3e, r25	; 62
    12ae:	0f be       	out	0x3f, r0	; 63
    12b0:	8d bf       	out	0x3d, r24	; 61
    12b2:	8c eb       	ldi	r24, 0xBC	; 188
    12b4:	90 e0       	ldi	r25, 0x00	; 0
    12b6:	6c 2f       	mov	r22, r28
    12b8:	7d 2f       	mov	r23, r29
    12ba:	0e 94 0e 03 	call	0x61c	; 0x61c <displayPrintLine>
			free(out_buf);
    12be:	8c 2f       	mov	r24, r28
    12c0:	9d 2f       	mov	r25, r29
    12c2:	0e 94 aa 0e 	call	0x1d54	; 0x1d54 <free>
			break;
    12c6:	08 c0       	rjmp	.+16     	; 0x12d8 <state_main_screen_state_event_handler+0xc4>
		case TACH_EVENT_ENCODER_RIGHT:
			/* Schedule next state */
			tach_states_schedule_state(tach_states_get_next_state());
    12c8:	0e 94 df 08 	call	0x11be	; 0x11be <tach_states_get_next_state>
    12cc:	0e 94 dc 08 	call	0x11b8	; 0x11b8 <tach_states_schedule_state>
			break;
    12d0:	03 c0       	rjmp	.+6      	; 0x12d8 <state_main_screen_state_event_handler+0xc4>
		case TACH_EVENT_ENCODER_LEFT:
			/* Schedule settings parent state */
			tach_states_schedule_state(TACH_STATE_SETTINGS_PARENT);			
    12d2:	84 e0       	ldi	r24, 0x04	; 4
    12d4:	0e 94 dc 08 	call	0x11b8	; 0x11b8 <tach_states_schedule_state>
			break;			
		default:
			break;				
	}	
    12d8:	df 91       	pop	r29
    12da:	cf 91       	pop	r28
    12dc:	1f 91       	pop	r17
    12de:	0f 91       	pop	r16
    12e0:	08 95       	ret

000012e2 <state_settings_exit_enter>:
#include "display.h"

const char settings_exit_str[] PROGMEM = " --- ÂÛXÎÄ ---";

void state_settings_exit_enter(void **pStateBuf)
{
    12e2:	cf 93       	push	r28
    12e4:	df 93       	push	r29
    12e6:	ec 01       	movw	r28, r24
	*pStateBuf = utils_read_string_from_progmem(settings_exit_str);
    12e8:	84 e6       	ldi	r24, 0x64	; 100
    12ea:	91 e0       	ldi	r25, 0x01	; 1
    12ec:	0e 94 70 0d 	call	0x1ae0	; 0x1ae0 <utils_read_string_from_progmem>
    12f0:	99 83       	std	Y+1, r25	; 0x01
    12f2:	88 83       	st	Y, r24
	displayClear();
    12f4:	0e 94 f6 01 	call	0x3ec	; 0x3ec <displayClear>
}
    12f8:	df 91       	pop	r29
    12fa:	cf 91       	pop	r28
    12fc:	08 95       	ret

000012fe <state_settings_exit_exit>:

void state_settings_exit_exit(void **pStateBuf)
{
	if (NULL != *pStateBuf)
    12fe:	fc 01       	movw	r30, r24
    1300:	80 81       	ld	r24, Z
    1302:	91 81       	ldd	r25, Z+1	; 0x01
    1304:	00 97       	sbiw	r24, 0x00	; 0
    1306:	11 f0       	breq	.+4      	; 0x130c <state_settings_exit_exit+0xe>
	{
		free(*pStateBuf);
    1308:	0e 94 aa 0e 	call	0x1d54	; 0x1d54 <free>
    130c:	08 95       	ret

0000130e <state_settings_exit_event_handler>:
	}
}

void state_settings_exit_event_handler(uint8_t event, void **pStateBuf, void *data)
{	
	char* settings_str_tmp = (char*) *pStateBuf;
    130e:	fb 01       	movw	r30, r22
    1310:	20 81       	ld	r18, Z
    1312:	31 81       	ldd	r19, Z+1	; 0x01
	
	switch (event)
    1314:	81 30       	cpi	r24, 0x01	; 1
    1316:	89 f0       	breq	.+34     	; 0x133a <state_settings_exit_event_handler+0x2c>
    1318:	81 30       	cpi	r24, 0x01	; 1
    131a:	48 f0       	brcs	.+18     	; 0x132e <state_settings_exit_event_handler+0x20>
    131c:	82 30       	cpi	r24, 0x02	; 2
    131e:	89 f0       	breq	.+34     	; 0x1342 <state_settings_exit_event_handler+0x34>
    1320:	83 30       	cpi	r24, 0x03	; 3
    1322:	99 f4       	brne	.+38     	; 0x134a <state_settings_exit_event_handler+0x3c>
	{
		case TACH_EVENT_ENCODER_BUTTON_PRESSED:
			/* jump into upper level */
			tach_states_schedule_state(tach_states_get_next_state());		
    1324:	0e 94 df 08 	call	0x11be	; 0x11be <tach_states_get_next_state>
    1328:	0e 94 dc 08 	call	0x11b8	; 0x11b8 <tach_states_schedule_state>
			break;
    132c:	08 95       	ret
		case TACH_EVENT_REDRAW_SCREEN:		
			displayPrintLine(settings_str_tmp, "");
    132e:	c9 01       	movw	r24, r18
    1330:	63 ec       	ldi	r22, 0xC3	; 195
    1332:	70 e0       	ldi	r23, 0x00	; 0
    1334:	0e 94 0e 03 	call	0x61c	; 0x61c <displayPrintLine>
			break;
    1338:	08 95       	ret
		case TACH_EVENT_ENCODER_RIGHT:
			/* Jump to the first settings state */
			tach_states_schedule_state(TACH_STATE_SETTINGS_TACH_PULSES);
    133a:	85 e0       	ldi	r24, 0x05	; 5
    133c:	0e 94 dc 08 	call	0x11b8	; 0x11b8 <tach_states_schedule_state>
			break;
    1340:	08 95       	ret
		case TACH_EVENT_ENCODER_LEFT:
			/* Schedule prev state */
			tach_states_schedule_state(tach_states_get_prev_state());		
    1342:	0e 94 e6 08 	call	0x11cc	; 0x11cc <tach_states_get_prev_state>
    1346:	0e 94 dc 08 	call	0x11b8	; 0x11b8 <tach_states_schedule_state>
    134a:	08 95       	ret

0000134c <state_settings_parent_enter>:
#include "display.h"

const char settings_str[] PROGMEM = "   ÍÀÑÒÐÎÉÊÈ";

void state_settings_parent_enter(void **pStateBuf)
{
    134c:	cf 93       	push	r28
    134e:	df 93       	push	r29
    1350:	ec 01       	movw	r28, r24
	*pStateBuf = utils_read_string_from_progmem(settings_str);
    1352:	83 e7       	ldi	r24, 0x73	; 115
    1354:	91 e0       	ldi	r25, 0x01	; 1
    1356:	0e 94 70 0d 	call	0x1ae0	; 0x1ae0 <utils_read_string_from_progmem>
    135a:	99 83       	std	Y+1, r25	; 0x01
    135c:	88 83       	st	Y, r24
	displayClear();
    135e:	0e 94 f6 01 	call	0x3ec	; 0x3ec <displayClear>
}
    1362:	df 91       	pop	r29
    1364:	cf 91       	pop	r28
    1366:	08 95       	ret

00001368 <state_settings_parent_exit>:

void state_settings_parent_exit(void **pStateBuf)
{
	if (NULL != *pStateBuf)
    1368:	fc 01       	movw	r30, r24
    136a:	80 81       	ld	r24, Z
    136c:	91 81       	ldd	r25, Z+1	; 0x01
    136e:	00 97       	sbiw	r24, 0x00	; 0
    1370:	11 f0       	breq	.+4      	; 0x1376 <state_settings_parent_exit+0xe>
	{
		free(*pStateBuf);
    1372:	0e 94 aa 0e 	call	0x1d54	; 0x1d54 <free>
    1376:	08 95       	ret

00001378 <state_settings_parent_event_handler>:
	}
}

void state_settings_parent_event_handler(uint8_t event, void **pStateBuf, void *data)
{	
	char* settings_str_tmp = (char*) *pStateBuf;
    1378:	fb 01       	movw	r30, r22
    137a:	20 81       	ld	r18, Z
    137c:	31 81       	ldd	r19, Z+1	; 0x01
	
	switch (event)
    137e:	81 30       	cpi	r24, 0x01	; 1
    1380:	89 f0       	breq	.+34     	; 0x13a4 <state_settings_parent_event_handler+0x2c>
    1382:	81 30       	cpi	r24, 0x01	; 1
    1384:	48 f0       	brcs	.+18     	; 0x1398 <state_settings_parent_event_handler+0x20>
    1386:	82 30       	cpi	r24, 0x02	; 2
    1388:	89 f0       	breq	.+34     	; 0x13ac <state_settings_parent_event_handler+0x34>
    138a:	83 30       	cpi	r24, 0x03	; 3
    138c:	99 f4       	brne	.+38     	; 0x13b4 <state_settings_parent_event_handler+0x3c>
	{
		case TACH_EVENT_ENCODER_BUTTON_PRESSED:
			/* jump into the first settings sub-item */
			tach_states_schedule_state(tach_states_get_next_state());		
    138e:	0e 94 df 08 	call	0x11be	; 0x11be <tach_states_get_next_state>
    1392:	0e 94 dc 08 	call	0x11b8	; 0x11b8 <tach_states_schedule_state>
			break;
    1396:	08 95       	ret
		case TACH_EVENT_REDRAW_SCREEN:		
			displayPrintLine(settings_str_tmp, "");
    1398:	c9 01       	movw	r24, r18
    139a:	64 ec       	ldi	r22, 0xC4	; 196
    139c:	70 e0       	ldi	r23, 0x00	; 0
    139e:	0e 94 0e 03 	call	0x61c	; 0x61c <displayPrintLine>
			break;
    13a2:	08 95       	ret
		case TACH_EVENT_ENCODER_RIGHT:
			/* Jump to the first state */
			tach_states_schedule_state(TACH_STATE_MAIN_SCREEN);
    13a4:	81 e0       	ldi	r24, 0x01	; 1
    13a6:	0e 94 dc 08 	call	0x11b8	; 0x11b8 <tach_states_schedule_state>
			break;
    13aa:	08 95       	ret
		case TACH_EVENT_ENCODER_LEFT:
			/* Schedule prev state */
			tach_states_schedule_state(tach_states_get_prev_state());		
    13ac:	0e 94 e6 08 	call	0x11cc	; 0x11cc <tach_states_get_prev_state>
    13b0:	0e 94 dc 08 	call	0x11b8	; 0x11b8 <tach_states_schedule_state>
    13b4:	08 95       	ret

000013b6 <state_settings_tach_pulses_enter>:
{
	char* settings_tach_pulses_str_tmp;
} settings_tach_pulses_state_strings;

void state_settings_tach_pulses_enter(void **pStateBuf)
{
    13b6:	0f 93       	push	r16
    13b8:	1f 93       	push	r17
    13ba:	cf 93       	push	r28
    13bc:	df 93       	push	r29
    13be:	8c 01       	movw	r16, r24
	settings_tach_pulses_state_strings *pStrings;
	displayClear();	
    13c0:	0e 94 f6 01 	call	0x3ec	; 0x3ec <displayClear>
	*pStateBuf = malloc(sizeof(settings_tach_pulses_state_strings));
    13c4:	82 e0       	ldi	r24, 0x02	; 2
    13c6:	90 e0       	ldi	r25, 0x00	; 0
    13c8:	0e 94 14 0e 	call	0x1c28	; 0x1c28 <malloc>
    13cc:	c8 2f       	mov	r28, r24
    13ce:	d9 2f       	mov	r29, r25
    13d0:	f8 01       	movw	r30, r16
    13d2:	d1 83       	std	Z+1, r29	; 0x01
    13d4:	c0 83       	st	Z, r28
	pStrings = (settings_tach_pulses_state_strings*) *pStateBuf;
	pStrings->settings_tach_pulses_str_tmp = utils_read_string_from_progmem(settings_tach_pulses_str);
    13d6:	80 e8       	ldi	r24, 0x80	; 128
    13d8:	91 e0       	ldi	r25, 0x01	; 1
    13da:	0e 94 70 0d 	call	0x1ae0	; 0x1ae0 <utils_read_string_from_progmem>
    13de:	99 83       	std	Y+1, r25	; 0x01
    13e0:	88 83       	st	Y, r24
}
    13e2:	df 91       	pop	r29
    13e4:	cf 91       	pop	r28
    13e6:	1f 91       	pop	r17
    13e8:	0f 91       	pop	r16
    13ea:	08 95       	ret

000013ec <state_settings_tach_pulses_exit>:

void state_settings_tach_pulses_exit(void **pStateBuf)
{
    13ec:	cf 93       	push	r28
    13ee:	df 93       	push	r29
    13f0:	ec 01       	movw	r28, r24
		settings_tach_pulses_state_strings *pStrings = (settings_tach_pulses_state_strings*) *pStateBuf;
		
		if (NULL != pStrings->settings_tach_pulses_str_tmp)
    13f2:	e8 81       	ld	r30, Y
    13f4:	f9 81       	ldd	r31, Y+1	; 0x01
    13f6:	80 81       	ld	r24, Z
    13f8:	91 81       	ldd	r25, Z+1	; 0x01
    13fa:	00 97       	sbiw	r24, 0x00	; 0
    13fc:	11 f0       	breq	.+4      	; 0x1402 <state_settings_tach_pulses_exit+0x16>
		{
			free(pStrings->settings_tach_pulses_str_tmp);
    13fe:	0e 94 aa 0e 	call	0x1d54	; 0x1d54 <free>
		}
		if (NULL != *pStateBuf)
    1402:	88 81       	ld	r24, Y
    1404:	99 81       	ldd	r25, Y+1	; 0x01
    1406:	00 97       	sbiw	r24, 0x00	; 0
    1408:	11 f0       	breq	.+4      	; 0x140e <state_settings_tach_pulses_exit+0x22>
		{
			free(*pStateBuf);
    140a:	0e 94 aa 0e 	call	0x1d54	; 0x1d54 <free>
		}
}
    140e:	df 91       	pop	r29
    1410:	cf 91       	pop	r28
    1412:	08 95       	ret

00001414 <state_settings_tach_pulses_event_handler>:


void state_settings_tach_pulses_event_handler(uint8_t event, void **pStateBuf, void *data)
{	
    1414:	0f 93       	push	r16
    1416:	1f 93       	push	r17
    1418:	cf 93       	push	r28
    141a:	df 93       	push	r29
	settings_tach_pulses_state_strings *pStrings = (settings_tach_pulses_state_strings*) *pStateBuf;
    141c:	db 01       	movw	r26, r22
    141e:	cd 91       	ld	r28, X+
    1420:	dc 91       	ld	r29, X
    1422:	11 97       	sbiw	r26, 0x01	; 1

	switch (event)
    1424:	81 30       	cpi	r24, 0x01	; 1
    1426:	09 f4       	brne	.+2      	; 0x142a <state_settings_tach_pulses_event_handler+0x16>
    1428:	43 c0       	rjmp	.+134    	; 0x14b0 <state_settings_tach_pulses_event_handler+0x9c>
    142a:	81 30       	cpi	r24, 0x01	; 1
    142c:	68 f0       	brcs	.+26     	; 0x1448 <state_settings_tach_pulses_event_handler+0x34>
    142e:	82 30       	cpi	r24, 0x02	; 2
    1430:	09 f4       	brne	.+2      	; 0x1434 <state_settings_tach_pulses_event_handler+0x20>
    1432:	4f c0       	rjmp	.+158    	; 0x14d2 <state_settings_tach_pulses_event_handler+0xbe>
    1434:	83 30       	cpi	r24, 0x03	; 3
    1436:	09 f0       	breq	.+2      	; 0x143a <state_settings_tach_pulses_event_handler+0x26>
    1438:	5b c0       	rjmp	.+182    	; 0x14f0 <state_settings_tach_pulses_event_handler+0xdc>
	{
		case TACH_EVENT_ENCODER_BUTTON_PRESSED:
			/* Switch view/enter mode */
			view_mode = (view_mode == 0 ? 1 : 0);
    143a:	81 e0       	ldi	r24, 0x01	; 1
    143c:	90 91 e3 00 	lds	r25, 0x00E3
    1440:	91 11       	cpse	r25, r1
    1442:	80 e0       	ldi	r24, 0x00	; 0
    1444:	80 93 e3 00 	sts	0x00E3, r24
		
			/* do not break here to redraw screen immediatelly */	
		case TACH_EVENT_REDRAW_SCREEN:
			snprintf(tmp_buf, 18, (view_mode == 1 ? "      %u      " : "     <%u>     "), tmp_pulses_setting);		
    1448:	80 91 e3 00 	lds	r24, 0x00E3
    144c:	81 30       	cpi	r24, 0x01	; 1
    144e:	19 f4       	brne	.+6      	; 0x1456 <state_settings_tach_pulses_event_handler+0x42>
    1450:	25 ec       	ldi	r18, 0xC5	; 197
    1452:	30 e0       	ldi	r19, 0x00	; 0
    1454:	02 c0       	rjmp	.+4      	; 0x145a <state_settings_tach_pulses_event_handler+0x46>
    1456:	24 ed       	ldi	r18, 0xD4	; 212
    1458:	30 e0       	ldi	r19, 0x00	; 0
    145a:	ed b7       	in	r30, 0x3d	; 61
    145c:	fe b7       	in	r31, 0x3e	; 62
    145e:	38 97       	sbiw	r30, 0x08	; 8
    1460:	0f b6       	in	r0, 0x3f	; 63
    1462:	f8 94       	cli
    1464:	fe bf       	out	0x3e, r31	; 62
    1466:	0f be       	out	0x3f, r0	; 63
    1468:	ed bf       	out	0x3d, r30	; 61
    146a:	31 96       	adiw	r30, 0x01	; 1
    146c:	05 e3       	ldi	r16, 0x35	; 53
    146e:	11 e0       	ldi	r17, 0x01	; 1
    1470:	ad b7       	in	r26, 0x3d	; 61
    1472:	be b7       	in	r27, 0x3e	; 62
    1474:	12 96       	adiw	r26, 0x02	; 2
    1476:	1c 93       	st	X, r17
    1478:	0e 93       	st	-X, r16
    147a:	11 97       	sbiw	r26, 0x01	; 1
    147c:	82 e1       	ldi	r24, 0x12	; 18
    147e:	90 e0       	ldi	r25, 0x00	; 0
    1480:	93 83       	std	Z+3, r25	; 0x03
    1482:	82 83       	std	Z+2, r24	; 0x02
    1484:	35 83       	std	Z+5, r19	; 0x05
    1486:	24 83       	std	Z+4, r18	; 0x04
    1488:	80 91 e4 00 	lds	r24, 0x00E4
    148c:	86 83       	std	Z+6, r24	; 0x06
    148e:	17 82       	std	Z+7, r1	; 0x07
    1490:	0e 94 53 0f 	call	0x1ea6	; 0x1ea6 <snprintf>
			displayPrintLine(pStrings->settings_tach_pulses_str_tmp, tmp_buf);
    1494:	ed b7       	in	r30, 0x3d	; 61
    1496:	fe b7       	in	r31, 0x3e	; 62
    1498:	38 96       	adiw	r30, 0x08	; 8
    149a:	0f b6       	in	r0, 0x3f	; 63
    149c:	f8 94       	cli
    149e:	fe bf       	out	0x3e, r31	; 62
    14a0:	0f be       	out	0x3f, r0	; 63
    14a2:	ed bf       	out	0x3d, r30	; 61
    14a4:	88 81       	ld	r24, Y
    14a6:	99 81       	ldd	r25, Y+1	; 0x01
    14a8:	b8 01       	movw	r22, r16
    14aa:	0e 94 0e 03 	call	0x61c	; 0x61c <displayPrintLine>
			break;
    14ae:	20 c0       	rjmp	.+64     	; 0x14f0 <state_settings_tach_pulses_event_handler+0xdc>
		case TACH_EVENT_ENCODER_RIGHT:
			if (1 == view_mode)
    14b0:	80 91 e3 00 	lds	r24, 0x00E3
    14b4:	81 30       	cpi	r24, 0x01	; 1
    14b6:	29 f4       	brne	.+10     	; 0x14c2 <state_settings_tach_pulses_event_handler+0xae>
			{
				/* schedule next state in view mode */
				tach_states_schedule_state(tach_states_get_next_state());	
    14b8:	0e 94 df 08 	call	0x11be	; 0x11be <tach_states_get_next_state>
    14bc:	0e 94 dc 08 	call	0x11b8	; 0x11b8 <tach_states_schedule_state>
    14c0:	17 c0       	rjmp	.+46     	; 0x14f0 <state_settings_tach_pulses_event_handler+0xdc>
			}
			else
			{
				/* otherwise, increase the counter */
				if (tmp_pulses_setting < 100) tmp_pulses_setting++;
    14c2:	80 91 e4 00 	lds	r24, 0x00E4
    14c6:	84 36       	cpi	r24, 0x64	; 100
    14c8:	98 f4       	brcc	.+38     	; 0x14f0 <state_settings_tach_pulses_event_handler+0xdc>
    14ca:	8f 5f       	subi	r24, 0xFF	; 255
    14cc:	80 93 e4 00 	sts	0x00E4, r24
    14d0:	0f c0       	rjmp	.+30     	; 0x14f0 <state_settings_tach_pulses_event_handler+0xdc>
			}
			
			break;
		case TACH_EVENT_ENCODER_LEFT:
			if (1 == view_mode)
    14d2:	80 91 e3 00 	lds	r24, 0x00E3
    14d6:	81 30       	cpi	r24, 0x01	; 1
    14d8:	21 f4       	brne	.+8      	; 0x14e2 <state_settings_tach_pulses_event_handler+0xce>
			{
				/* Jump into last settings state */
				tach_states_schedule_state(TACH_STATE_SETTINGS_EXIT);				
    14da:	87 e0       	ldi	r24, 0x07	; 7
    14dc:	0e 94 dc 08 	call	0x11b8	; 0x11b8 <tach_states_schedule_state>
    14e0:	07 c0       	rjmp	.+14     	; 0x14f0 <state_settings_tach_pulses_event_handler+0xdc>
			}
			else
			{
				/* otherwise, decrease the counter */
				if (tmp_pulses_setting > 1) tmp_pulses_setting--;
    14e2:	80 91 e4 00 	lds	r24, 0x00E4
    14e6:	82 30       	cpi	r24, 0x02	; 2
    14e8:	18 f0       	brcs	.+6      	; 0x14f0 <state_settings_tach_pulses_event_handler+0xdc>
    14ea:	81 50       	subi	r24, 0x01	; 1
    14ec:	80 93 e4 00 	sts	0x00E4, r24
			}			
			break;		
		default:
			break;				
	}	
    14f0:	df 91       	pop	r29
    14f2:	cf 91       	pop	r28
    14f4:	1f 91       	pop	r17
    14f6:	0f 91       	pop	r16
    14f8:	08 95       	ret

000014fa <state_settings_voltage_comp_enter>:
	char* settings_voltage_comp_str_tmp;
	char* out_buf;
} settings_voltage_comp_state_strings;

void state_settings_voltage_comp_enter(void **pStateBuf)
{
    14fa:	0f 93       	push	r16
    14fc:	1f 93       	push	r17
    14fe:	cf 93       	push	r28
    1500:	df 93       	push	r29
    1502:	8c 01       	movw	r16, r24
	settings_voltage_comp_state_strings *pStrings;
	displayClear();	
    1504:	0e 94 f6 01 	call	0x3ec	; 0x3ec <displayClear>
	*pStateBuf = malloc(sizeof(settings_voltage_comp_state_strings));
    1508:	84 e0       	ldi	r24, 0x04	; 4
    150a:	90 e0       	ldi	r25, 0x00	; 0
    150c:	0e 94 14 0e 	call	0x1c28	; 0x1c28 <malloc>
    1510:	c8 2f       	mov	r28, r24
    1512:	d9 2f       	mov	r29, r25
    1514:	f8 01       	movw	r30, r16
    1516:	d1 83       	std	Z+1, r29	; 0x01
    1518:	c0 83       	st	Z, r28
	pStrings = (settings_voltage_comp_state_strings*) *pStateBuf;
	pStrings->settings_voltage_comp_str_tmp = utils_read_string_from_progmem(settings_voltage_comp_str);
    151a:	81 e9       	ldi	r24, 0x91	; 145
    151c:	91 e0       	ldi	r25, 0x01	; 1
    151e:	0e 94 70 0d 	call	0x1ae0	; 0x1ae0 <utils_read_string_from_progmem>
    1522:	99 83       	std	Y+1, r25	; 0x01
    1524:	88 83       	st	Y, r24
	pStrings->out_buf = malloc(sizeof(char)*18);
    1526:	82 e1       	ldi	r24, 0x12	; 18
    1528:	90 e0       	ldi	r25, 0x00	; 0
    152a:	0e 94 14 0e 	call	0x1c28	; 0x1c28 <malloc>
    152e:	8a 83       	std	Y+2, r24	; 0x02
    1530:	9b 83       	std	Y+3, r25	; 0x03
}
    1532:	df 91       	pop	r29
    1534:	cf 91       	pop	r28
    1536:	1f 91       	pop	r17
    1538:	0f 91       	pop	r16
    153a:	08 95       	ret

0000153c <state_settings_voltage_comp_exit>:

void state_settings_voltage_comp_exit(void **pStateBuf)
{
    153c:	0f 93       	push	r16
    153e:	1f 93       	push	r17
    1540:	cf 93       	push	r28
    1542:	df 93       	push	r29
    1544:	8c 01       	movw	r16, r24
		settings_voltage_comp_state_strings *pStrings = (settings_voltage_comp_state_strings*) *pStateBuf;
    1546:	fc 01       	movw	r30, r24
    1548:	c0 81       	ld	r28, Z
    154a:	d1 81       	ldd	r29, Z+1	; 0x01
		
		if (NULL != pStrings->settings_voltage_comp_str_tmp)
    154c:	88 81       	ld	r24, Y
    154e:	99 81       	ldd	r25, Y+1	; 0x01
    1550:	00 97       	sbiw	r24, 0x00	; 0
    1552:	11 f0       	breq	.+4      	; 0x1558 <state_settings_voltage_comp_exit+0x1c>
		{
			free(pStrings->settings_voltage_comp_str_tmp);
    1554:	0e 94 aa 0e 	call	0x1d54	; 0x1d54 <free>
		}
		if (NULL != pStrings->out_buf)
    1558:	8a 81       	ldd	r24, Y+2	; 0x02
    155a:	9b 81       	ldd	r25, Y+3	; 0x03
    155c:	00 97       	sbiw	r24, 0x00	; 0
    155e:	11 f0       	breq	.+4      	; 0x1564 <state_settings_voltage_comp_exit+0x28>
		{
			free(pStrings->out_buf);
    1560:	0e 94 aa 0e 	call	0x1d54	; 0x1d54 <free>
		}		
		if (NULL != *pStateBuf)
    1564:	f8 01       	movw	r30, r16
    1566:	80 81       	ld	r24, Z
    1568:	91 81       	ldd	r25, Z+1	; 0x01
    156a:	00 97       	sbiw	r24, 0x00	; 0
    156c:	11 f0       	breq	.+4      	; 0x1572 <state_settings_voltage_comp_exit+0x36>
		{
			free(*pStateBuf);
    156e:	0e 94 aa 0e 	call	0x1d54	; 0x1d54 <free>
		}
}
    1572:	df 91       	pop	r29
    1574:	cf 91       	pop	r28
    1576:	1f 91       	pop	r17
    1578:	0f 91       	pop	r16
    157a:	08 95       	ret

0000157c <state_settings_voltage_comp_event_handler>:

void state_settings_voltage_comp_event_handler(uint8_t event, void **pStateBuf, void *data)
{	
    157c:	cf 93       	push	r28
    157e:	df 93       	push	r29
	settings_voltage_comp_state_strings *pStrings = (settings_voltage_comp_state_strings*) *pStateBuf;
    1580:	db 01       	movw	r26, r22
    1582:	cd 91       	ld	r28, X+
    1584:	dc 91       	ld	r29, X
    1586:	11 97       	sbiw	r26, 0x01	; 1
	uint16_t voltage = 0;

	switch (event)
    1588:	81 30       	cpi	r24, 0x01	; 1
    158a:	09 f4       	brne	.+2      	; 0x158e <state_settings_voltage_comp_event_handler+0x12>
    158c:	5e c0       	rjmp	.+188    	; 0x164a <state_settings_voltage_comp_event_handler+0xce>
    158e:	81 30       	cpi	r24, 0x01	; 1
    1590:	68 f0       	brcs	.+26     	; 0x15ac <state_settings_voltage_comp_event_handler+0x30>
    1592:	82 30       	cpi	r24, 0x02	; 2
    1594:	09 f4       	brne	.+2      	; 0x1598 <state_settings_voltage_comp_event_handler+0x1c>
    1596:	6e c0       	rjmp	.+220    	; 0x1674 <state_settings_voltage_comp_event_handler+0xf8>
    1598:	83 30       	cpi	r24, 0x03	; 3
    159a:	09 f0       	breq	.+2      	; 0x159e <state_settings_voltage_comp_event_handler+0x22>
    159c:	7f c0       	rjmp	.+254    	; 0x169c <state_settings_voltage_comp_event_handler+0x120>
	{
		case TACH_EVENT_ENCODER_BUTTON_PRESSED:
			/* Switch view/enter mode */
			view_mode = (view_mode == 0 ? 1 : 0);
    159e:	81 e0       	ldi	r24, 0x01	; 1
    15a0:	90 91 1a 01 	lds	r25, 0x011A
    15a4:	91 11       	cpse	r25, r1
    15a6:	80 e0       	ldi	r24, 0x00	; 0
    15a8:	80 93 1a 01 	sts	0x011A, r24
		
			/* do not break here to redraw screen immediately */	
		case TACH_EVENT_REDRAW_SCREEN:
			voltage = power_monitor_get_voltage();
    15ac:	0e 94 72 08 	call	0x10e4	; 0x10e4 <power_monitor_get_voltage>
			snprintf(pStrings->out_buf, 18, (view_mode == 1 ? "%.2u.%.2uV   %+i         " : "%.2u.%.2uV   <%+i>        "), voltage / 66 , ((voltage % 66) * 151) / 100, voltage_compensation_setting);		
    15b0:	2a 81       	ldd	r18, Y+2	; 0x02
    15b2:	3b 81       	ldd	r19, Y+3	; 0x03
    15b4:	40 91 1a 01 	lds	r20, 0x011A
    15b8:	41 30       	cpi	r20, 0x01	; 1
    15ba:	19 f4       	brne	.+6      	; 0x15c2 <state_settings_voltage_comp_event_handler+0x46>
    15bc:	45 ee       	ldi	r20, 0xE5	; 229
    15be:	50 e0       	ldi	r21, 0x00	; 0
    15c0:	02 c0       	rjmp	.+4      	; 0x15c6 <state_settings_voltage_comp_event_handler+0x4a>
    15c2:	4f ef       	ldi	r20, 0xFF	; 255
    15c4:	50 e0       	ldi	r21, 0x00	; 0
    15c6:	ed b7       	in	r30, 0x3d	; 61
    15c8:	fe b7       	in	r31, 0x3e	; 62
    15ca:	3c 97       	sbiw	r30, 0x0c	; 12
    15cc:	0f b6       	in	r0, 0x3f	; 63
    15ce:	f8 94       	cli
    15d0:	fe bf       	out	0x3e, r31	; 62
    15d2:	0f be       	out	0x3f, r0	; 63
    15d4:	ed bf       	out	0x3d, r30	; 61
    15d6:	31 96       	adiw	r30, 0x01	; 1
    15d8:	ad b7       	in	r26, 0x3d	; 61
    15da:	be b7       	in	r27, 0x3e	; 62
    15dc:	12 96       	adiw	r26, 0x02	; 2
    15de:	3c 93       	st	X, r19
    15e0:	2e 93       	st	-X, r18
    15e2:	11 97       	sbiw	r26, 0x01	; 1
    15e4:	22 e1       	ldi	r18, 0x12	; 18
    15e6:	30 e0       	ldi	r19, 0x00	; 0
    15e8:	33 83       	std	Z+3, r19	; 0x03
    15ea:	22 83       	std	Z+2, r18	; 0x02
    15ec:	55 83       	std	Z+5, r21	; 0x05
    15ee:	44 83       	std	Z+4, r20	; 0x04
    15f0:	62 e4       	ldi	r22, 0x42	; 66
    15f2:	70 e0       	ldi	r23, 0x00	; 0
    15f4:	0e 94 00 0e 	call	0x1c00	; 0x1c00 <__udivmodhi4>
    15f8:	ac 01       	movw	r20, r24
    15fa:	77 83       	std	Z+7, r23	; 0x07
    15fc:	66 83       	std	Z+6, r22	; 0x06
    15fe:	27 e9       	ldi	r18, 0x97	; 151
    1600:	30 e0       	ldi	r19, 0x00	; 0
    1602:	42 9f       	mul	r20, r18
    1604:	c0 01       	movw	r24, r0
    1606:	43 9f       	mul	r20, r19
    1608:	90 0d       	add	r25, r0
    160a:	52 9f       	mul	r21, r18
    160c:	90 0d       	add	r25, r0
    160e:	11 24       	eor	r1, r1
    1610:	64 e6       	ldi	r22, 0x64	; 100
    1612:	70 e0       	ldi	r23, 0x00	; 0
    1614:	0e 94 00 0e 	call	0x1c00	; 0x1c00 <__udivmodhi4>
    1618:	71 87       	std	Z+9, r23	; 0x09
    161a:	60 87       	std	Z+8, r22	; 0x08
    161c:	80 91 1b 01 	lds	r24, 0x011B
    1620:	90 91 1c 01 	lds	r25, 0x011C
    1624:	93 87       	std	Z+11, r25	; 0x0b
    1626:	82 87       	std	Z+10, r24	; 0x0a
    1628:	0e 94 53 0f 	call	0x1ea6	; 0x1ea6 <snprintf>
			displayPrintLine(pStrings->settings_voltage_comp_str_tmp, pStrings->out_buf);
    162c:	ed b7       	in	r30, 0x3d	; 61
    162e:	fe b7       	in	r31, 0x3e	; 62
    1630:	3c 96       	adiw	r30, 0x0c	; 12
    1632:	0f b6       	in	r0, 0x3f	; 63
    1634:	f8 94       	cli
    1636:	fe bf       	out	0x3e, r31	; 62
    1638:	0f be       	out	0x3f, r0	; 63
    163a:	ed bf       	out	0x3d, r30	; 61
    163c:	6a 81       	ldd	r22, Y+2	; 0x02
    163e:	7b 81       	ldd	r23, Y+3	; 0x03
    1640:	88 81       	ld	r24, Y
    1642:	99 81       	ldd	r25, Y+1	; 0x01
    1644:	0e 94 0e 03 	call	0x61c	; 0x61c <displayPrintLine>
			break;
    1648:	29 c0       	rjmp	.+82     	; 0x169c <state_settings_voltage_comp_event_handler+0x120>
		case TACH_EVENT_ENCODER_RIGHT:
			if (1 == view_mode)
    164a:	80 91 1a 01 	lds	r24, 0x011A
    164e:	81 30       	cpi	r24, 0x01	; 1
    1650:	29 f4       	brne	.+10     	; 0x165c <state_settings_voltage_comp_event_handler+0xe0>
			{
				/* schedule next state in view mode */
				tach_states_schedule_state(tach_states_get_next_state());	
    1652:	0e 94 df 08 	call	0x11be	; 0x11be <tach_states_get_next_state>
    1656:	0e 94 dc 08 	call	0x11b8	; 0x11b8 <tach_states_schedule_state>
    165a:	20 c0       	rjmp	.+64     	; 0x169c <state_settings_voltage_comp_event_handler+0x120>
			}
			else
			{
				/* otherwise, increase the counter */
				voltage_compensation_setting++;
    165c:	80 91 1b 01 	lds	r24, 0x011B
    1660:	90 91 1c 01 	lds	r25, 0x011C
    1664:	01 96       	adiw	r24, 0x01	; 1
    1666:	90 93 1c 01 	sts	0x011C, r25
    166a:	80 93 1b 01 	sts	0x011B, r24
				power_monitor_set_voltage_compensation(voltage_compensation_setting);
    166e:	0e 94 a9 08 	call	0x1152	; 0x1152 <power_monitor_set_voltage_compensation>
    1672:	14 c0       	rjmp	.+40     	; 0x169c <state_settings_voltage_comp_event_handler+0x120>
			}
			
			break;
		case TACH_EVENT_ENCODER_LEFT:
			if (1 == view_mode)
    1674:	80 91 1a 01 	lds	r24, 0x011A
    1678:	81 30       	cpi	r24, 0x01	; 1
    167a:	29 f4       	brne	.+10     	; 0x1686 <state_settings_voltage_comp_event_handler+0x10a>
			{
				/* Schedule prev state */
				tach_states_schedule_state(tach_states_get_prev_state());				
    167c:	0e 94 e6 08 	call	0x11cc	; 0x11cc <tach_states_get_prev_state>
    1680:	0e 94 dc 08 	call	0x11b8	; 0x11b8 <tach_states_schedule_state>
    1684:	0b c0       	rjmp	.+22     	; 0x169c <state_settings_voltage_comp_event_handler+0x120>
			}
			else
			{
				/* otherwise, decrease the counter */
				voltage_compensation_setting--;
    1686:	80 91 1b 01 	lds	r24, 0x011B
    168a:	90 91 1c 01 	lds	r25, 0x011C
    168e:	01 97       	sbiw	r24, 0x01	; 1
    1690:	90 93 1c 01 	sts	0x011C, r25
    1694:	80 93 1b 01 	sts	0x011B, r24
				power_monitor_set_voltage_compensation(voltage_compensation_setting);
    1698:	0e 94 a9 08 	call	0x1152	; 0x1152 <power_monitor_set_voltage_compensation>
			}			
			break;		
		default:
			break;				
	}	
    169c:	df 91       	pop	r29
    169e:	cf 91       	pop	r28
    16a0:	08 95       	ret

000016a2 <state_side_light_switch_enter>:
	char* side_light_off_tmp;
	char* side_light_on_tmp;
} sidelight_state_strings;

void state_side_light_switch_enter(void **pStateBuf)
{
    16a2:	0f 93       	push	r16
    16a4:	1f 93       	push	r17
    16a6:	cf 93       	push	r28
    16a8:	df 93       	push	r29
    16aa:	8c 01       	movw	r16, r24
	sidelight_state_strings *pStrings;
	displayClear();
    16ac:	0e 94 f6 01 	call	0x3ec	; 0x3ec <displayClear>
	*pStateBuf = malloc(sizeof(sidelight_state_strings));
    16b0:	86 e0       	ldi	r24, 0x06	; 6
    16b2:	90 e0       	ldi	r25, 0x00	; 0
    16b4:	0e 94 14 0e 	call	0x1c28	; 0x1c28 <malloc>
    16b8:	c8 2f       	mov	r28, r24
    16ba:	d9 2f       	mov	r29, r25
    16bc:	f8 01       	movw	r30, r16
    16be:	d1 83       	std	Z+1, r29	; 0x01
    16c0:	c0 83       	st	Z, r28
	pStrings = (sidelight_state_strings*) *pStateBuf;
	pStrings->side_light_str_tmp = utils_read_string_from_progmem(side_light_str);
    16c2:	80 ec       	ldi	r24, 0xC0	; 192
    16c4:	91 e0       	ldi	r25, 0x01	; 1
    16c6:	0e 94 70 0d 	call	0x1ae0	; 0x1ae0 <utils_read_string_from_progmem>
    16ca:	99 83       	std	Y+1, r25	; 0x01
    16cc:	88 83       	st	Y, r24
	pStrings->side_light_off_tmp = utils_read_string_from_progmem(side_light_off_str);
    16ce:	81 eb       	ldi	r24, 0xB1	; 177
    16d0:	91 e0       	ldi	r25, 0x01	; 1
    16d2:	0e 94 70 0d 	call	0x1ae0	; 0x1ae0 <utils_read_string_from_progmem>
    16d6:	9b 83       	std	Y+3, r25	; 0x03
    16d8:	8a 83       	std	Y+2, r24	; 0x02
	pStrings->side_light_on_tmp = utils_read_string_from_progmem(side_light_on_str);
    16da:	82 ea       	ldi	r24, 0xA2	; 162
    16dc:	91 e0       	ldi	r25, 0x01	; 1
    16de:	0e 94 70 0d 	call	0x1ae0	; 0x1ae0 <utils_read_string_from_progmem>
    16e2:	9d 83       	std	Y+5, r25	; 0x05
    16e4:	8c 83       	std	Y+4, r24	; 0x04
}
    16e6:	df 91       	pop	r29
    16e8:	cf 91       	pop	r28
    16ea:	1f 91       	pop	r17
    16ec:	0f 91       	pop	r16
    16ee:	08 95       	ret

000016f0 <state_side_light_switch_exit>:

void state_side_light_switch_exit(void **pStateBuf)
{
    16f0:	0f 93       	push	r16
    16f2:	1f 93       	push	r17
    16f4:	cf 93       	push	r28
    16f6:	df 93       	push	r29
    16f8:	8c 01       	movw	r16, r24
		sidelight_state_strings *pStrings = (sidelight_state_strings*) *pStateBuf;
    16fa:	fc 01       	movw	r30, r24
    16fc:	c0 81       	ld	r28, Z
    16fe:	d1 81       	ldd	r29, Z+1	; 0x01
		
		if (NULL != pStrings->side_light_str_tmp)
    1700:	88 81       	ld	r24, Y
    1702:	99 81       	ldd	r25, Y+1	; 0x01
    1704:	00 97       	sbiw	r24, 0x00	; 0
    1706:	11 f0       	breq	.+4      	; 0x170c <state_side_light_switch_exit+0x1c>
		{
			free(pStrings->side_light_str_tmp);
    1708:	0e 94 aa 0e 	call	0x1d54	; 0x1d54 <free>
		}
		if (NULL != pStrings->side_light_off_tmp)
    170c:	8a 81       	ldd	r24, Y+2	; 0x02
    170e:	9b 81       	ldd	r25, Y+3	; 0x03
    1710:	00 97       	sbiw	r24, 0x00	; 0
    1712:	11 f0       	breq	.+4      	; 0x1718 <state_side_light_switch_exit+0x28>
		{
			free(pStrings->side_light_off_tmp);
    1714:	0e 94 aa 0e 	call	0x1d54	; 0x1d54 <free>
		}
		if (NULL != pStrings->side_light_on_tmp)
    1718:	8c 81       	ldd	r24, Y+4	; 0x04
    171a:	9d 81       	ldd	r25, Y+5	; 0x05
    171c:	00 97       	sbiw	r24, 0x00	; 0
    171e:	11 f0       	breq	.+4      	; 0x1724 <state_side_light_switch_exit+0x34>
		{
			free(pStrings->side_light_on_tmp);
    1720:	0e 94 aa 0e 	call	0x1d54	; 0x1d54 <free>
		}
		if (NULL != *pStateBuf)
    1724:	f8 01       	movw	r30, r16
    1726:	80 81       	ld	r24, Z
    1728:	91 81       	ldd	r25, Z+1	; 0x01
    172a:	00 97       	sbiw	r24, 0x00	; 0
    172c:	11 f0       	breq	.+4      	; 0x1732 <state_side_light_switch_exit+0x42>
		{
			free(*pStateBuf);
    172e:	0e 94 aa 0e 	call	0x1d54	; 0x1d54 <free>
		}	
}
    1732:	df 91       	pop	r29
    1734:	cf 91       	pop	r28
    1736:	1f 91       	pop	r17
    1738:	0f 91       	pop	r16
    173a:	08 95       	ret

0000173c <state_side_light_switch_event_handler>:


void state_side_light_switch_event_handler(uint8_t event, void **pStateBuf, void *data)
{	
	sidelight_state_strings *pStrings = (sidelight_state_strings*) *pStateBuf;
    173c:	db 01       	movw	r26, r22
    173e:	ed 91       	ld	r30, X+
    1740:	fc 91       	ld	r31, X
    1742:	11 97       	sbiw	r26, 0x01	; 1

	switch (event)
    1744:	81 30       	cpi	r24, 0x01	; 1
    1746:	01 f1       	breq	.+64     	; 0x1788 <state_side_light_switch_event_handler+0x4c>
    1748:	81 30       	cpi	r24, 0x01	; 1
    174a:	80 f0       	brcs	.+32     	; 0x176c <state_side_light_switch_event_handler+0x30>
    174c:	82 30       	cpi	r24, 0x02	; 2
    174e:	09 f1       	breq	.+66     	; 0x1792 <state_side_light_switch_event_handler+0x56>
    1750:	83 30       	cpi	r24, 0x03	; 3
    1752:	19 f5       	brne	.+70     	; 0x179a <state_side_light_switch_event_handler+0x5e>
	{
		case TACH_EVENT_ENCODER_BUTTON_PRESSED:
			/* Switch state of the top light */
			sidelight = (sidelight == 0 ? 1 : 0);
    1754:	81 e0       	ldi	r24, 0x01	; 1
    1756:	90 91 47 01 	lds	r25, 0x0147
    175a:	91 11       	cpse	r25, r1
    175c:	80 e0       	ldi	r24, 0x00	; 0
    175e:	80 93 47 01 	sts	0x0147, r24
			if (1 == sidelight)
    1762:	81 30       	cpi	r24, 0x01	; 1
    1764:	11 f4       	brne	.+4      	; 0x176a <state_side_light_switch_event_handler+0x2e>
			{
				PORTA |= (1 << PA6);
    1766:	de 9a       	sbi	0x1b, 6	; 27
    1768:	01 c0       	rjmp	.+2      	; 0x176c <state_side_light_switch_event_handler+0x30>
			}
			else
			{
				PORTA &= ~(1 << PA6);
    176a:	de 98       	cbi	0x1b, 6	; 27
			}
		
			/* do not break here to redraw screen immediately */				
		case TACH_EVENT_REDRAW_SCREEN:		
			displayPrintLine(pStrings->side_light_str_tmp, (sidelight == 0 ? pStrings->side_light_off_tmp : pStrings->side_light_on_tmp));
    176c:	80 81       	ld	r24, Z
    176e:	91 81       	ldd	r25, Z+1	; 0x01
    1770:	20 91 47 01 	lds	r18, 0x0147
    1774:	22 23       	and	r18, r18
    1776:	19 f4       	brne	.+6      	; 0x177e <state_side_light_switch_event_handler+0x42>
    1778:	62 81       	ldd	r22, Z+2	; 0x02
    177a:	73 81       	ldd	r23, Z+3	; 0x03
    177c:	02 c0       	rjmp	.+4      	; 0x1782 <state_side_light_switch_event_handler+0x46>
    177e:	64 81       	ldd	r22, Z+4	; 0x04
    1780:	75 81       	ldd	r23, Z+5	; 0x05
    1782:	0e 94 0e 03 	call	0x61c	; 0x61c <displayPrintLine>
			break;
    1786:	08 95       	ret
		case TACH_EVENT_ENCODER_RIGHT:
			/* Schedule next state */
			tach_states_schedule_state(tach_states_get_next_state());
    1788:	0e 94 df 08 	call	0x11be	; 0x11be <tach_states_get_next_state>
    178c:	0e 94 dc 08 	call	0x11b8	; 0x11b8 <tach_states_schedule_state>
			break;
    1790:	08 95       	ret
		case TACH_EVENT_ENCODER_LEFT:
			/* Schedule prev state */
			tach_states_schedule_state(tach_states_get_prev_state());		
    1792:	0e 94 e6 08 	call	0x11cc	; 0x11cc <tach_states_get_prev_state>
    1796:	0e 94 dc 08 	call	0x11b8	; 0x11b8 <tach_states_schedule_state>
    179a:	08 95       	ret

0000179c <state_top_light_switch_enter>:
	char* top_light_off_tmp;
	char* top_light_on_tmp;
} toplight_state_strings;

void state_top_light_switch_enter(void **pStateBuf)
{
    179c:	0f 93       	push	r16
    179e:	1f 93       	push	r17
    17a0:	cf 93       	push	r28
    17a2:	df 93       	push	r29
    17a4:	8c 01       	movw	r16, r24
	toplight_state_strings *pStrings;
	displayClear();	
    17a6:	0e 94 f6 01 	call	0x3ec	; 0x3ec <displayClear>
	*pStateBuf = malloc(sizeof(toplight_state_strings));
    17aa:	86 e0       	ldi	r24, 0x06	; 6
    17ac:	90 e0       	ldi	r25, 0x00	; 0
    17ae:	0e 94 14 0e 	call	0x1c28	; 0x1c28 <malloc>
    17b2:	c8 2f       	mov	r28, r24
    17b4:	d9 2f       	mov	r29, r25
    17b6:	f8 01       	movw	r30, r16
    17b8:	d1 83       	std	Z+1, r29	; 0x01
    17ba:	c0 83       	st	Z, r28
	pStrings = (toplight_state_strings*) *pStateBuf;
	pStrings->top_light_str_tmp = utils_read_string_from_progmem(top_light_str);
    17bc:	8c ee       	ldi	r24, 0xEC	; 236
    17be:	91 e0       	ldi	r25, 0x01	; 1
    17c0:	0e 94 70 0d 	call	0x1ae0	; 0x1ae0 <utils_read_string_from_progmem>
    17c4:	99 83       	std	Y+1, r25	; 0x01
    17c6:	88 83       	st	Y, r24
	pStrings->top_light_off_tmp = utils_read_string_from_progmem(top_light_off_str);
    17c8:	8e ed       	ldi	r24, 0xDE	; 222
    17ca:	91 e0       	ldi	r25, 0x01	; 1
    17cc:	0e 94 70 0d 	call	0x1ae0	; 0x1ae0 <utils_read_string_from_progmem>
    17d0:	9b 83       	std	Y+3, r25	; 0x03
    17d2:	8a 83       	std	Y+2, r24	; 0x02
	pStrings->top_light_on_tmp = utils_read_string_from_progmem(top_light_on_str);
    17d4:	8f ec       	ldi	r24, 0xCF	; 207
    17d6:	91 e0       	ldi	r25, 0x01	; 1
    17d8:	0e 94 70 0d 	call	0x1ae0	; 0x1ae0 <utils_read_string_from_progmem>
    17dc:	9d 83       	std	Y+5, r25	; 0x05
    17de:	8c 83       	std	Y+4, r24	; 0x04
}
    17e0:	df 91       	pop	r29
    17e2:	cf 91       	pop	r28
    17e4:	1f 91       	pop	r17
    17e6:	0f 91       	pop	r16
    17e8:	08 95       	ret

000017ea <state_top_light_switch_exit>:

void state_top_light_switch_exit(void **pStateBuf)
{
    17ea:	0f 93       	push	r16
    17ec:	1f 93       	push	r17
    17ee:	cf 93       	push	r28
    17f0:	df 93       	push	r29
    17f2:	8c 01       	movw	r16, r24
		toplight_state_strings *pStrings = (toplight_state_strings*) *pStateBuf;
    17f4:	fc 01       	movw	r30, r24
    17f6:	c0 81       	ld	r28, Z
    17f8:	d1 81       	ldd	r29, Z+1	; 0x01
		
		if (NULL != pStrings->top_light_str_tmp)
    17fa:	88 81       	ld	r24, Y
    17fc:	99 81       	ldd	r25, Y+1	; 0x01
    17fe:	00 97       	sbiw	r24, 0x00	; 0
    1800:	11 f0       	breq	.+4      	; 0x1806 <state_top_light_switch_exit+0x1c>
		{
			free(pStrings->top_light_str_tmp);
    1802:	0e 94 aa 0e 	call	0x1d54	; 0x1d54 <free>
		}
		if (NULL != pStrings->top_light_off_tmp)
    1806:	8a 81       	ldd	r24, Y+2	; 0x02
    1808:	9b 81       	ldd	r25, Y+3	; 0x03
    180a:	00 97       	sbiw	r24, 0x00	; 0
    180c:	11 f0       	breq	.+4      	; 0x1812 <state_top_light_switch_exit+0x28>
		{
			free(pStrings->top_light_off_tmp);
    180e:	0e 94 aa 0e 	call	0x1d54	; 0x1d54 <free>
		}
		if (NULL != pStrings->top_light_on_tmp)
    1812:	8c 81       	ldd	r24, Y+4	; 0x04
    1814:	9d 81       	ldd	r25, Y+5	; 0x05
    1816:	00 97       	sbiw	r24, 0x00	; 0
    1818:	11 f0       	breq	.+4      	; 0x181e <state_top_light_switch_exit+0x34>
		{
			free(pStrings->top_light_on_tmp);
    181a:	0e 94 aa 0e 	call	0x1d54	; 0x1d54 <free>
		}
		if (NULL != *pStateBuf)
    181e:	f8 01       	movw	r30, r16
    1820:	80 81       	ld	r24, Z
    1822:	91 81       	ldd	r25, Z+1	; 0x01
    1824:	00 97       	sbiw	r24, 0x00	; 0
    1826:	11 f0       	breq	.+4      	; 0x182c <state_top_light_switch_exit+0x42>
		{
			free(*pStateBuf);
    1828:	0e 94 aa 0e 	call	0x1d54	; 0x1d54 <free>
		}
}
    182c:	df 91       	pop	r29
    182e:	cf 91       	pop	r28
    1830:	1f 91       	pop	r17
    1832:	0f 91       	pop	r16
    1834:	08 95       	ret

00001836 <state_top_light_switch_event_handler>:


void state_top_light_switch_event_handler(uint8_t event, void **pStateBuf, void *data)
{	
	toplight_state_strings *pStrings = (toplight_state_strings*) *pStateBuf;
    1836:	db 01       	movw	r26, r22
    1838:	ed 91       	ld	r30, X+
    183a:	fc 91       	ld	r31, X
    183c:	11 97       	sbiw	r26, 0x01	; 1

	switch (event)
    183e:	81 30       	cpi	r24, 0x01	; 1
    1840:	01 f1       	breq	.+64     	; 0x1882 <state_top_light_switch_event_handler+0x4c>
    1842:	81 30       	cpi	r24, 0x01	; 1
    1844:	80 f0       	brcs	.+32     	; 0x1866 <state_top_light_switch_event_handler+0x30>
    1846:	82 30       	cpi	r24, 0x02	; 2
    1848:	09 f1       	breq	.+66     	; 0x188c <state_top_light_switch_event_handler+0x56>
    184a:	83 30       	cpi	r24, 0x03	; 3
    184c:	19 f5       	brne	.+70     	; 0x1894 <state_top_light_switch_event_handler+0x5e>
	{
		case TACH_EVENT_ENCODER_BUTTON_PRESSED:
			/* Switch state of the top light */
			toplight = (toplight == 0 ? 1 : 0);
    184e:	81 e0       	ldi	r24, 0x01	; 1
    1850:	90 91 48 01 	lds	r25, 0x0148
    1854:	91 11       	cpse	r25, r1
    1856:	80 e0       	ldi	r24, 0x00	; 0
    1858:	80 93 48 01 	sts	0x0148, r24
			if (1 == toplight)
    185c:	81 30       	cpi	r24, 0x01	; 1
    185e:	11 f4       	brne	.+4      	; 0x1864 <state_top_light_switch_event_handler+0x2e>
			{
				PORTA |= (1 << PA7);
    1860:	df 9a       	sbi	0x1b, 7	; 27
    1862:	01 c0       	rjmp	.+2      	; 0x1866 <state_top_light_switch_event_handler+0x30>
			}
			else
			{
				PORTA &= ~(1 << PA7);
    1864:	df 98       	cbi	0x1b, 7	; 27
			}
		
			/* do not break here to redraw screen immediately */	
		case TACH_EVENT_REDRAW_SCREEN:		
			displayPrintLine(pStrings->top_light_str_tmp, (toplight == 0 ? pStrings->top_light_off_tmp : pStrings->top_light_on_tmp));
    1866:	80 81       	ld	r24, Z
    1868:	91 81       	ldd	r25, Z+1	; 0x01
    186a:	20 91 48 01 	lds	r18, 0x0148
    186e:	22 23       	and	r18, r18
    1870:	19 f4       	brne	.+6      	; 0x1878 <state_top_light_switch_event_handler+0x42>
    1872:	62 81       	ldd	r22, Z+2	; 0x02
    1874:	73 81       	ldd	r23, Z+3	; 0x03
    1876:	02 c0       	rjmp	.+4      	; 0x187c <state_top_light_switch_event_handler+0x46>
    1878:	64 81       	ldd	r22, Z+4	; 0x04
    187a:	75 81       	ldd	r23, Z+5	; 0x05
    187c:	0e 94 0e 03 	call	0x61c	; 0x61c <displayPrintLine>
			break;
    1880:	08 95       	ret
		case TACH_EVENT_ENCODER_RIGHT:
			/* Schedule next state */
			tach_states_schedule_state(tach_states_get_next_state());
    1882:	0e 94 df 08 	call	0x11be	; 0x11be <tach_states_get_next_state>
    1886:	0e 94 dc 08 	call	0x11b8	; 0x11b8 <tach_states_schedule_state>
			break;
    188a:	08 95       	ret
		case TACH_EVENT_ENCODER_LEFT:
			/* Schedule prev state */
			tach_states_schedule_state(tach_states_get_prev_state());		
    188c:	0e 94 e6 08 	call	0x11cc	; 0x11cc <tach_states_get_prev_state>
    1890:	0e 94 dc 08 	call	0x11b8	; 0x11b8 <tach_states_schedule_state>
    1894:	08 95       	ret

00001896 <main>:
int main(void)
{
	uint8_t redraw_cycle = 0; /* Used to count sleep cycles to redraw screen every 0,5 sec */
	TACH_STATE_ID_T scheduled_state; /* Used to store scheduled state */
	
	power_monitor_init();
    1896:	0e 94 6e 08 	call	0x10dc	; 0x10dc <power_monitor_init>
	power_monitor_set_voltage_compensation(VOLTAGE_COMPENSATION);
    189a:	8a e0       	ldi	r24, 0x0A	; 10
    189c:	90 e0       	ldi	r25, 0x00	; 0
    189e:	0e 94 a9 08 	call	0x1152	; 0x1152 <power_monitor_set_voltage_compensation>
	
	encoder_monitor_init();
    18a2:	0e 94 2d 03 	call	0x65a	; 0x65a <encoder_monitor_init>
	
	/* Beeper used the same timer as encoder monitor, therefore
	 * sound will only work together with encoder monitor and should
	 * be initialized only after encoder */
	beeper_init();
    18a6:	0e 94 1d 01 	call	0x23a	; 0x23a <beeper_init>
//	one_wire_bus_data_t *pBus;
	//uint8_t sound_freq = 0;
	
	/* NEVER PULL-UP PD7 as it is GND'ed */
	
	initDisplay();
    18aa:	0e 94 05 02 	call	0x40a	; 0x40a <initDisplay>
	displayClear();
    18ae:	0e 94 f6 01 	call	0x3ec	; 0x3ec <displayClear>
	display_set_backlight(DISPLAY_BACKLIGHT_ON);
    18b2:	84 e6       	ldi	r24, 0x64	; 100
    18b4:	0e 94 46 01 	call	0x28c	; 0x28c <display_set_backlight>
	
	/* Configure TOP and SIDE light switch pins */
	DDRA |= (1 << PA7) | (1 << PA6);
    18b8:	8a b3       	in	r24, 0x1a	; 26
    18ba:	80 6c       	ori	r24, 0xC0	; 192
    18bc:	8a bb       	out	0x1a, r24	; 26
	PORTA &= ~((1 << PA6) | (1 << PA7));
    18be:	8b b3       	in	r24, 0x1b	; 27
    18c0:	8f 73       	andi	r24, 0x3F	; 63
    18c2:	8b bb       	out	0x1b, r24	; 27
	
	/* Initialize 1-wire bus */
//	pBus = 	one_wire_initialize_bus(ONE_WIRE_PORT_A, PA4);
	
	/* Show the main screen on start-up */
	tach_states_set_state(TACH_STATE_MAIN_SCREEN);
    18c4:	81 e0       	ldi	r24, 0x01	; 1
    18c6:	0e 94 ae 08 	call	0x115c	; 0x115c <tach_states_set_state>

	sei();
    18ca:	78 94       	sei
uint32_t total_pulse_count = 0;
uint32_t RPM_3 = 0;

int main(void)
{
	uint8_t redraw_cycle = 0; /* Used to count sleep cycles to redraw screen every 0,5 sec */
    18cc:	c0 e0       	ldi	r28, 0x00	; 0
    {		
		
		/* Main loop */
		
		/* Get current state to update screen every 0.5 sec */
		if (50 == redraw_cycle)
    18ce:	c2 33       	cpi	r28, 0x32	; 50
    18d0:	39 f4       	brne	.+14     	; 0x18e0 <main+0x4a>
		{
			tach_states_dispatch_event(TACH_EVENT_REDRAW_SCREEN, NULL);	
    18d2:	80 e0       	ldi	r24, 0x00	; 0
    18d4:	60 e0       	ldi	r22, 0x00	; 0
    18d6:	70 e0       	ldi	r23, 0x00	; 0
    18d8:	0e 94 f1 08 	call	0x11e2	; 0x11e2 <tach_states_dispatch_event>
			redraw_cycle = 0;
    18dc:	c0 e0       	ldi	r28, 0x00	; 0
    18de:	01 c0       	rjmp	.+2      	; 0x18e2 <main+0x4c>
		} 
		else 
		{
			redraw_cycle++;
    18e0:	cf 5f       	subi	r28, 0xFF	; 255
		}
		
		/* Check if any Encoder events happened */
		switch(encoder_monitor_get_last_action())
    18e2:	0e 94 d8 03 	call	0x7b0	; 0x7b0 <encoder_monitor_get_last_action>
    18e6:	82 30       	cpi	r24, 0x02	; 2
    18e8:	81 f0       	breq	.+32     	; 0x190a <main+0x74>
    18ea:	83 30       	cpi	r24, 0x03	; 3
    18ec:	d1 f0       	breq	.+52     	; 0x1922 <main+0x8c>
    18ee:	81 30       	cpi	r24, 0x01	; 1
    18f0:	19 f5       	brne	.+70     	; 0x1938 <main+0xa2>
		{
			case ENCODER_ACTION_RIGHT:
				beeper_play_tone(BEEPER_FREQ_70, 40);
    18f2:	86 e4       	ldi	r24, 0x46	; 70
    18f4:	90 e0       	ldi	r25, 0x00	; 0
    18f6:	68 e2       	ldi	r22, 0x28	; 40
    18f8:	70 e0       	ldi	r23, 0x00	; 0
    18fa:	0e 94 29 01 	call	0x252	; 0x252 <beeper_play_tone>
				tach_states_dispatch_event(TACH_EVENT_ENCODER_RIGHT , NULL);
    18fe:	81 e0       	ldi	r24, 0x01	; 1
    1900:	60 e0       	ldi	r22, 0x00	; 0
    1902:	70 e0       	ldi	r23, 0x00	; 0
    1904:	0e 94 f1 08 	call	0x11e2	; 0x11e2 <tach_states_dispatch_event>
				break;
    1908:	17 c0       	rjmp	.+46     	; 0x1938 <main+0xa2>
			case ENCODER_ACTION_LEFT:
				beeper_play_tone(BEEPER_FREQ_70, 40);
    190a:	86 e4       	ldi	r24, 0x46	; 70
    190c:	90 e0       	ldi	r25, 0x00	; 0
    190e:	68 e2       	ldi	r22, 0x28	; 40
    1910:	70 e0       	ldi	r23, 0x00	; 0
    1912:	0e 94 29 01 	call	0x252	; 0x252 <beeper_play_tone>
				tach_states_dispatch_event(TACH_EVENT_ENCODER_LEFT , NULL);
    1916:	82 e0       	ldi	r24, 0x02	; 2
    1918:	60 e0       	ldi	r22, 0x00	; 0
    191a:	70 e0       	ldi	r23, 0x00	; 0
    191c:	0e 94 f1 08 	call	0x11e2	; 0x11e2 <tach_states_dispatch_event>
				break;
    1920:	0b c0       	rjmp	.+22     	; 0x1938 <main+0xa2>
			case ENCODER_ACTION_BUTTON_PRESSED:
				beeper_play_tone(BEEPER_FREQ_60, 400);
    1922:	8c e3       	ldi	r24, 0x3C	; 60
    1924:	90 e0       	ldi	r25, 0x00	; 0
    1926:	60 e9       	ldi	r22, 0x90	; 144
    1928:	71 e0       	ldi	r23, 0x01	; 1
    192a:	0e 94 29 01 	call	0x252	; 0x252 <beeper_play_tone>
				tach_states_dispatch_event(TACH_EVENT_ENCODER_BUTTON_PRESSED , NULL);
    192e:	83 e0       	ldi	r24, 0x03	; 3
    1930:	60 e0       	ldi	r22, 0x00	; 0
    1932:	70 e0       	ldi	r23, 0x00	; 0
    1934:	0e 94 f1 08 	call	0x11e2	; 0x11e2 <tach_states_dispatch_event>
			default:
				break;
		}
		
		/* Check if any state switch is scheduled */
		scheduled_state = tach_states_get_scheduled_state();
    1938:	0e 94 ec 08 	call	0x11d8	; 0x11d8 <tach_states_get_scheduled_state>
		if (TACH_STATE_NO_STATE != scheduled_state)
    193c:	88 23       	and	r24, r24
    193e:	41 f0       	breq	.+16     	; 0x1950 <main+0xba>
		{
			tach_states_set_state(scheduled_state);
    1940:	0e 94 ae 08 	call	0x115c	; 0x115c <tach_states_set_state>
			
			/* Immediately redraw the screen to show new state */
			tach_states_dispatch_event(TACH_EVENT_REDRAW_SCREEN, NULL);
    1944:	80 e0       	ldi	r24, 0x00	; 0
    1946:	60 e0       	ldi	r22, 0x00	; 0
    1948:	70 e0       	ldi	r23, 0x00	; 0
    194a:	0e 94 f1 08 	call	0x11e2	; 0x11e2 <tach_states_dispatch_event>
			redraw_cycle = 0;
    194e:	c0 e0       	ldi	r28, 0x00	; 0
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    1950:	8f e3       	ldi	r24, 0x3F	; 63
    1952:	9c e9       	ldi	r25, 0x9C	; 156
    1954:	01 97       	sbiw	r24, 0x01	; 1
    1956:	f1 f7       	brne	.-4      	; 0x1954 <main+0xbe>
    1958:	00 c0       	rjmp	.+0      	; 0x195a <main+0xc4>
    195a:	00 00       	nop
    195c:	b8 cf       	rjmp	.-144    	; 0x18ce <main+0x38>

0000195e <start_timer0_tach>:

/* Timer0 is used to count Tach impulses */
void start_timer0_tach()
{
	/* WGM01=1 - Clear Timer on Compare mode; 1024 - prescaler */	
	TCCR0 = (1 << WGM01) | (1 << CS02) | (1 << CS00);
    195e:	8d e0       	ldi	r24, 0x0D	; 13
    1960:	83 bf       	out	0x33, r24	; 51
	OCR0 = 0xFF;
    1962:	8f ef       	ldi	r24, 0xFF	; 255
    1964:	8c bf       	out	0x3c, r24	; 60
	TIMSK |= (1 << OCIE0); /* Enable output compare match interrupt */
    1966:	89 b7       	in	r24, 0x39	; 57
    1968:	82 60       	ori	r24, 0x02	; 2
    196a:	89 bf       	out	0x39, r24	; 57
}
    196c:	08 95       	ret

0000196e <stop_timer0_tach>:

void stop_timer0_tach()
{
	TIMSK &= ~(1 << OCIE0); 
    196e:	89 b7       	in	r24, 0x39	; 57
    1970:	8d 7f       	andi	r24, 0xFD	; 253
    1972:	89 bf       	out	0x39, r24	; 57
	TCCR0 = 0;		
    1974:	13 be       	out	0x33, r1	; 51
}
    1976:	08 95       	ret

00001978 <__vector_10>:

ISR(TIMER0_COMP_vect)
{
    1978:	1f 92       	push	r1
    197a:	0f 92       	push	r0
    197c:	0f b6       	in	r0, 0x3f	; 63
    197e:	0f 92       	push	r0
    1980:	11 24       	eor	r1, r1
    1982:	cf 92       	push	r12
    1984:	df 92       	push	r13
    1986:	ef 92       	push	r14
    1988:	ff 92       	push	r15
    198a:	2f 93       	push	r18
    198c:	3f 93       	push	r19
    198e:	4f 93       	push	r20
    1990:	5f 93       	push	r21
    1992:	6f 93       	push	r22
    1994:	7f 93       	push	r23
    1996:	8f 93       	push	r24
    1998:	9f 93       	push	r25
    199a:	af 93       	push	r26
    199c:	bf 93       	push	r27
    199e:	ef 93       	push	r30
    19a0:	ff 93       	push	r31
	/* This is called 61 times a second, i.e. 61 Hz
	  * 16 000 000 (16Mhz sys clock) / 1024 (pre-scaler) / 256 (top) = 61 */

	timer_count++;	
    19a2:	80 91 55 01 	lds	r24, 0x0155
    19a6:	8f 5f       	subi	r24, 0xFF	; 255
    19a8:	80 93 55 01 	sts	0x0155, r24

	if (timer_count == 61)
    19ac:	8d 33       	cpi	r24, 0x3D	; 61
    19ae:	c1 f5       	brne	.+112    	; 0x1a20 <__vector_10+0xa8>
	{
		RPM_3 = tach_pulse_count * 60;
    19b0:	c0 90 51 01 	lds	r12, 0x0151
    19b4:	d0 90 52 01 	lds	r13, 0x0152
    19b8:	e0 90 53 01 	lds	r14, 0x0153
    19bc:	f0 90 54 01 	lds	r15, 0x0154
    19c0:	c7 01       	movw	r24, r14
    19c2:	b6 01       	movw	r22, r12
    19c4:	2c e3       	ldi	r18, 0x3C	; 60
    19c6:	30 e0       	ldi	r19, 0x00	; 0
    19c8:	40 e0       	ldi	r20, 0x00	; 0
    19ca:	50 e0       	ldi	r21, 0x00	; 0
    19cc:	0e 94 e1 0d 	call	0x1bc2	; 0x1bc2 <__mulsi3>
    19d0:	dc 01       	movw	r26, r24
    19d2:	cb 01       	movw	r24, r22
    19d4:	80 93 49 01 	sts	0x0149, r24
    19d8:	90 93 4a 01 	sts	0x014A, r25
    19dc:	a0 93 4b 01 	sts	0x014B, r26
    19e0:	b0 93 4c 01 	sts	0x014C, r27
		total_pulse_count += tach_pulse_count;
    19e4:	80 91 4d 01 	lds	r24, 0x014D
    19e8:	90 91 4e 01 	lds	r25, 0x014E
    19ec:	a0 91 4f 01 	lds	r26, 0x014F
    19f0:	b0 91 50 01 	lds	r27, 0x0150
    19f4:	c8 0e       	add	r12, r24
    19f6:	d9 1e       	adc	r13, r25
    19f8:	ea 1e       	adc	r14, r26
    19fa:	fb 1e       	adc	r15, r27
    19fc:	c0 92 4d 01 	sts	0x014D, r12
    1a00:	d0 92 4e 01 	sts	0x014E, r13
    1a04:	e0 92 4f 01 	sts	0x014F, r14
    1a08:	f0 92 50 01 	sts	0x0150, r15
		tach_pulse_count = 0;
    1a0c:	10 92 51 01 	sts	0x0151, r1
    1a10:	10 92 52 01 	sts	0x0152, r1
    1a14:	10 92 53 01 	sts	0x0153, r1
    1a18:	10 92 54 01 	sts	0x0154, r1
		timer_count = 0;		
    1a1c:	10 92 55 01 	sts	0x0155, r1
	}
}
    1a20:	ff 91       	pop	r31
    1a22:	ef 91       	pop	r30
    1a24:	bf 91       	pop	r27
    1a26:	af 91       	pop	r26
    1a28:	9f 91       	pop	r25
    1a2a:	8f 91       	pop	r24
    1a2c:	7f 91       	pop	r23
    1a2e:	6f 91       	pop	r22
    1a30:	5f 91       	pop	r21
    1a32:	4f 91       	pop	r20
    1a34:	3f 91       	pop	r19
    1a36:	2f 91       	pop	r18
    1a38:	ff 90       	pop	r15
    1a3a:	ef 90       	pop	r14
    1a3c:	df 90       	pop	r13
    1a3e:	cf 90       	pop	r12
    1a40:	0f 90       	pop	r0
    1a42:	0f be       	out	0x3f, r0	; 63
    1a44:	0f 90       	pop	r0
    1a46:	1f 90       	pop	r1
    1a48:	18 95       	reti

00001a4a <__vector_4>:

ISR(TIMER2_COMP_vect)
{
    1a4a:	1f 92       	push	r1
    1a4c:	0f 92       	push	r0
    1a4e:	0f b6       	in	r0, 0x3f	; 63
    1a50:	0f 92       	push	r0
    1a52:	11 24       	eor	r1, r1
    1a54:	2f 93       	push	r18
    1a56:	3f 93       	push	r19
    1a58:	4f 93       	push	r20
    1a5a:	5f 93       	push	r21
    1a5c:	6f 93       	push	r22
    1a5e:	7f 93       	push	r23
    1a60:	8f 93       	push	r24
    1a62:	9f 93       	push	r25
    1a64:	af 93       	push	r26
    1a66:	bf 93       	push	r27
    1a68:	ef 93       	push	r30
    1a6a:	ff 93       	push	r31
	encoder_monitor_handle_timer_int();
    1a6c:	0e 94 35 03 	call	0x66a	; 0x66a <encoder_monitor_handle_timer_int>
	beeper_handle_timer_int();
    1a70:	0e 94 34 01 	call	0x268	; 0x268 <beeper_handle_timer_int>
}
    1a74:	ff 91       	pop	r31
    1a76:	ef 91       	pop	r30
    1a78:	bf 91       	pop	r27
    1a7a:	af 91       	pop	r26
    1a7c:	9f 91       	pop	r25
    1a7e:	8f 91       	pop	r24
    1a80:	7f 91       	pop	r23
    1a82:	6f 91       	pop	r22
    1a84:	5f 91       	pop	r21
    1a86:	4f 91       	pop	r20
    1a88:	3f 91       	pop	r19
    1a8a:	2f 91       	pop	r18
    1a8c:	0f 90       	pop	r0
    1a8e:	0f be       	out	0x3f, r0	; 63
    1a90:	0f 90       	pop	r0
    1a92:	1f 90       	pop	r1
    1a94:	18 95       	reti

00001a96 <__vector_1>:

ISR(INT0_vect)
{
    1a96:	1f 92       	push	r1
    1a98:	0f 92       	push	r0
    1a9a:	0f b6       	in	r0, 0x3f	; 63
    1a9c:	0f 92       	push	r0
    1a9e:	11 24       	eor	r1, r1
    1aa0:	8f 93       	push	r24
    1aa2:	9f 93       	push	r25
    1aa4:	af 93       	push	r26
    1aa6:	bf 93       	push	r27
	tach_pulse_count++;	
    1aa8:	80 91 51 01 	lds	r24, 0x0151
    1aac:	90 91 52 01 	lds	r25, 0x0152
    1ab0:	a0 91 53 01 	lds	r26, 0x0153
    1ab4:	b0 91 54 01 	lds	r27, 0x0154
    1ab8:	01 96       	adiw	r24, 0x01	; 1
    1aba:	a1 1d       	adc	r26, r1
    1abc:	b1 1d       	adc	r27, r1
    1abe:	80 93 51 01 	sts	0x0151, r24
    1ac2:	90 93 52 01 	sts	0x0152, r25
    1ac6:	a0 93 53 01 	sts	0x0153, r26
    1aca:	b0 93 54 01 	sts	0x0154, r27
    1ace:	bf 91       	pop	r27
    1ad0:	af 91       	pop	r26
    1ad2:	9f 91       	pop	r25
    1ad4:	8f 91       	pop	r24
    1ad6:	0f 90       	pop	r0
    1ad8:	0f be       	out	0x3f, r0	; 63
    1ada:	0f 90       	pop	r0
    1adc:	1f 90       	pop	r1
    1ade:	18 95       	reti

00001ae0 <utils_read_string_from_progmem>:
#include <stdlib.h>

#include "utils.h"

char* utils_read_string_from_progmem(const char* str_to_read)
{
    1ae0:	0f 93       	push	r16
    1ae2:	1f 93       	push	r17
    1ae4:	cf 93       	push	r28
    1ae6:	df 93       	push	r29
    1ae8:	8c 01       	movw	r16, r24


__attribute__((__always_inline__)) static inline size_t strlen_P(const char * s);
static inline size_t strlen_P(const char *s) {
  return __builtin_constant_p(__builtin_strlen(s))
     ? __builtin_strlen(s) : __strlen_P(s);
    1aea:	0e 94 4a 0f 	call	0x1e94	; 0x1e94 <__strlen_P>
	size_t length = strlen_P(str_to_read);
	char* result = NULL;
	
	if (length > 0)	
    1aee:	00 97       	sbiw	r24, 0x00	; 0
    1af0:	51 f0       	breq	.+20     	; 0x1b06 <utils_read_string_from_progmem+0x26>
	{
		result = malloc((length + 1 ) * sizeof(char));
    1af2:	01 96       	adiw	r24, 0x01	; 1
    1af4:	0e 94 14 0e 	call	0x1c28	; 0x1c28 <malloc>
    1af8:	c8 2f       	mov	r28, r24
    1afa:	d9 2f       	mov	r29, r25
		strcpy_P(result, str_to_read);
    1afc:	ce 01       	movw	r24, r28
    1afe:	b8 01       	movw	r22, r16
    1b00:	0e 94 43 0f 	call	0x1e86	; 0x1e86 <strcpy_P>
    1b04:	02 c0       	rjmp	.+4      	; 0x1b0a <utils_read_string_from_progmem+0x2a>
#include "utils.h"

char* utils_read_string_from_progmem(const char* str_to_read)
{
	size_t length = strlen_P(str_to_read);
	char* result = NULL;
    1b06:	c0 e0       	ldi	r28, 0x00	; 0
    1b08:	d0 e0       	ldi	r29, 0x00	; 0
		result = malloc((length + 1 ) * sizeof(char));
		strcpy_P(result, str_to_read);
	}
	
	return result;
    1b0a:	8c 2f       	mov	r24, r28
    1b0c:	9d 2f       	mov	r25, r29
    1b0e:	df 91       	pop	r29
    1b10:	cf 91       	pop	r28
    1b12:	1f 91       	pop	r17
    1b14:	0f 91       	pop	r16
    1b16:	08 95       	ret

00001b18 <__fixunssfsi>:
    1b18:	33 d0       	rcall	.+102    	; 0x1b80 <__fp_splitA>
    1b1a:	88 f0       	brcs	.+34     	; 0x1b3e <__fixunssfsi+0x26>
    1b1c:	9f 57       	subi	r25, 0x7F	; 127
    1b1e:	90 f0       	brcs	.+36     	; 0x1b44 <__fixunssfsi+0x2c>
    1b20:	b9 2f       	mov	r27, r25
    1b22:	99 27       	eor	r25, r25
    1b24:	b7 51       	subi	r27, 0x17	; 23
    1b26:	a0 f0       	brcs	.+40     	; 0x1b50 <__fixunssfsi+0x38>
    1b28:	d1 f0       	breq	.+52     	; 0x1b5e <__fixunssfsi+0x46>
    1b2a:	66 0f       	add	r22, r22
    1b2c:	77 1f       	adc	r23, r23
    1b2e:	88 1f       	adc	r24, r24
    1b30:	99 1f       	adc	r25, r25
    1b32:	1a f0       	brmi	.+6      	; 0x1b3a <__fixunssfsi+0x22>
    1b34:	ba 95       	dec	r27
    1b36:	c9 f7       	brne	.-14     	; 0x1b2a <__fixunssfsi+0x12>
    1b38:	12 c0       	rjmp	.+36     	; 0x1b5e <__fixunssfsi+0x46>
    1b3a:	b1 30       	cpi	r27, 0x01	; 1
    1b3c:	81 f0       	breq	.+32     	; 0x1b5e <__fixunssfsi+0x46>
    1b3e:	3a d0       	rcall	.+116    	; 0x1bb4 <__fp_zero>
    1b40:	b1 e0       	ldi	r27, 0x01	; 1
    1b42:	08 95       	ret
    1b44:	37 c0       	rjmp	.+110    	; 0x1bb4 <__fp_zero>
    1b46:	67 2f       	mov	r22, r23
    1b48:	78 2f       	mov	r23, r24
    1b4a:	88 27       	eor	r24, r24
    1b4c:	b8 5f       	subi	r27, 0xF8	; 248
    1b4e:	39 f0       	breq	.+14     	; 0x1b5e <__fixunssfsi+0x46>
    1b50:	b9 3f       	cpi	r27, 0xF9	; 249
    1b52:	cc f3       	brlt	.-14     	; 0x1b46 <__fixunssfsi+0x2e>
    1b54:	86 95       	lsr	r24
    1b56:	77 95       	ror	r23
    1b58:	67 95       	ror	r22
    1b5a:	b3 95       	inc	r27
    1b5c:	d9 f7       	brne	.-10     	; 0x1b54 <__fixunssfsi+0x3c>
    1b5e:	3e f4       	brtc	.+14     	; 0x1b6e <__fixunssfsi+0x56>
    1b60:	90 95       	com	r25
    1b62:	80 95       	com	r24
    1b64:	70 95       	com	r23
    1b66:	61 95       	neg	r22
    1b68:	7f 4f       	sbci	r23, 0xFF	; 255
    1b6a:	8f 4f       	sbci	r24, 0xFF	; 255
    1b6c:	9f 4f       	sbci	r25, 0xFF	; 255
    1b6e:	08 95       	ret

00001b70 <__fp_split3>:
    1b70:	57 fd       	sbrc	r21, 7
    1b72:	90 58       	subi	r25, 0x80	; 128
    1b74:	44 0f       	add	r20, r20
    1b76:	55 1f       	adc	r21, r21
    1b78:	59 f0       	breq	.+22     	; 0x1b90 <__fp_splitA+0x10>
    1b7a:	5f 3f       	cpi	r21, 0xFF	; 255
    1b7c:	71 f0       	breq	.+28     	; 0x1b9a <__fp_splitA+0x1a>
    1b7e:	47 95       	ror	r20

00001b80 <__fp_splitA>:
    1b80:	88 0f       	add	r24, r24
    1b82:	97 fb       	bst	r25, 7
    1b84:	99 1f       	adc	r25, r25
    1b86:	61 f0       	breq	.+24     	; 0x1ba0 <__fp_splitA+0x20>
    1b88:	9f 3f       	cpi	r25, 0xFF	; 255
    1b8a:	79 f0       	breq	.+30     	; 0x1baa <__fp_splitA+0x2a>
    1b8c:	87 95       	ror	r24
    1b8e:	08 95       	ret
    1b90:	12 16       	cp	r1, r18
    1b92:	13 06       	cpc	r1, r19
    1b94:	14 06       	cpc	r1, r20
    1b96:	55 1f       	adc	r21, r21
    1b98:	f2 cf       	rjmp	.-28     	; 0x1b7e <__fp_split3+0xe>
    1b9a:	46 95       	lsr	r20
    1b9c:	f1 df       	rcall	.-30     	; 0x1b80 <__fp_splitA>
    1b9e:	08 c0       	rjmp	.+16     	; 0x1bb0 <__fp_splitA+0x30>
    1ba0:	16 16       	cp	r1, r22
    1ba2:	17 06       	cpc	r1, r23
    1ba4:	18 06       	cpc	r1, r24
    1ba6:	99 1f       	adc	r25, r25
    1ba8:	f1 cf       	rjmp	.-30     	; 0x1b8c <__fp_splitA+0xc>
    1baa:	86 95       	lsr	r24
    1bac:	71 05       	cpc	r23, r1
    1bae:	61 05       	cpc	r22, r1
    1bb0:	08 94       	sec
    1bb2:	08 95       	ret

00001bb4 <__fp_zero>:
    1bb4:	e8 94       	clt

00001bb6 <__fp_szero>:
    1bb6:	bb 27       	eor	r27, r27
    1bb8:	66 27       	eor	r22, r22
    1bba:	77 27       	eor	r23, r23
    1bbc:	cb 01       	movw	r24, r22
    1bbe:	97 f9       	bld	r25, 7
    1bc0:	08 95       	ret

00001bc2 <__mulsi3>:
    1bc2:	62 9f       	mul	r22, r18
    1bc4:	d0 01       	movw	r26, r0
    1bc6:	73 9f       	mul	r23, r19
    1bc8:	f0 01       	movw	r30, r0
    1bca:	82 9f       	mul	r24, r18
    1bcc:	e0 0d       	add	r30, r0
    1bce:	f1 1d       	adc	r31, r1
    1bd0:	64 9f       	mul	r22, r20
    1bd2:	e0 0d       	add	r30, r0
    1bd4:	f1 1d       	adc	r31, r1
    1bd6:	92 9f       	mul	r25, r18
    1bd8:	f0 0d       	add	r31, r0
    1bda:	83 9f       	mul	r24, r19
    1bdc:	f0 0d       	add	r31, r0
    1bde:	74 9f       	mul	r23, r20
    1be0:	f0 0d       	add	r31, r0
    1be2:	65 9f       	mul	r22, r21
    1be4:	f0 0d       	add	r31, r0
    1be6:	99 27       	eor	r25, r25
    1be8:	72 9f       	mul	r23, r18
    1bea:	b0 0d       	add	r27, r0
    1bec:	e1 1d       	adc	r30, r1
    1bee:	f9 1f       	adc	r31, r25
    1bf0:	63 9f       	mul	r22, r19
    1bf2:	b0 0d       	add	r27, r0
    1bf4:	e1 1d       	adc	r30, r1
    1bf6:	f9 1f       	adc	r31, r25
    1bf8:	bd 01       	movw	r22, r26
    1bfa:	cf 01       	movw	r24, r30
    1bfc:	11 24       	eor	r1, r1
    1bfe:	08 95       	ret

00001c00 <__udivmodhi4>:
    1c00:	aa 1b       	sub	r26, r26
    1c02:	bb 1b       	sub	r27, r27
    1c04:	51 e1       	ldi	r21, 0x11	; 17
    1c06:	07 c0       	rjmp	.+14     	; 0x1c16 <__udivmodhi4_ep>

00001c08 <__udivmodhi4_loop>:
    1c08:	aa 1f       	adc	r26, r26
    1c0a:	bb 1f       	adc	r27, r27
    1c0c:	a6 17       	cp	r26, r22
    1c0e:	b7 07       	cpc	r27, r23
    1c10:	10 f0       	brcs	.+4      	; 0x1c16 <__udivmodhi4_ep>
    1c12:	a6 1b       	sub	r26, r22
    1c14:	b7 0b       	sbc	r27, r23

00001c16 <__udivmodhi4_ep>:
    1c16:	88 1f       	adc	r24, r24
    1c18:	99 1f       	adc	r25, r25
    1c1a:	5a 95       	dec	r21
    1c1c:	a9 f7       	brne	.-22     	; 0x1c08 <__udivmodhi4_loop>
    1c1e:	80 95       	com	r24
    1c20:	90 95       	com	r25
    1c22:	bc 01       	movw	r22, r24
    1c24:	cd 01       	movw	r24, r26
    1c26:	08 95       	ret

00001c28 <malloc>:
    1c28:	cf 93       	push	r28
    1c2a:	df 93       	push	r29
    1c2c:	ac 01       	movw	r20, r24
    1c2e:	82 30       	cpi	r24, 0x02	; 2
    1c30:	91 05       	cpc	r25, r1
    1c32:	10 f4       	brcc	.+4      	; 0x1c38 <malloc+0x10>
    1c34:	42 e0       	ldi	r20, 0x02	; 2
    1c36:	50 e0       	ldi	r21, 0x00	; 0
    1c38:	e0 91 58 01 	lds	r30, 0x0158
    1c3c:	f0 91 59 01 	lds	r31, 0x0159
    1c40:	20 e0       	ldi	r18, 0x00	; 0
    1c42:	30 e0       	ldi	r19, 0x00	; 0
    1c44:	a0 e0       	ldi	r26, 0x00	; 0
    1c46:	b0 e0       	ldi	r27, 0x00	; 0
    1c48:	24 c0       	rjmp	.+72     	; 0x1c92 <malloc+0x6a>
    1c4a:	80 81       	ld	r24, Z
    1c4c:	91 81       	ldd	r25, Z+1	; 0x01
    1c4e:	84 17       	cp	r24, r20
    1c50:	95 07       	cpc	r25, r21
    1c52:	d0 f0       	brcs	.+52     	; 0x1c88 <malloc+0x60>
    1c54:	84 17       	cp	r24, r20
    1c56:	95 07       	cpc	r25, r21
    1c58:	71 f4       	brne	.+28     	; 0x1c76 <malloc+0x4e>
    1c5a:	82 81       	ldd	r24, Z+2	; 0x02
    1c5c:	93 81       	ldd	r25, Z+3	; 0x03
    1c5e:	10 97       	sbiw	r26, 0x00	; 0
    1c60:	29 f0       	breq	.+10     	; 0x1c6c <malloc+0x44>
    1c62:	13 96       	adiw	r26, 0x03	; 3
    1c64:	9c 93       	st	X, r25
    1c66:	8e 93       	st	-X, r24
    1c68:	12 97       	sbiw	r26, 0x02	; 2
    1c6a:	2c c0       	rjmp	.+88     	; 0x1cc4 <malloc+0x9c>
    1c6c:	90 93 59 01 	sts	0x0159, r25
    1c70:	80 93 58 01 	sts	0x0158, r24
    1c74:	27 c0       	rjmp	.+78     	; 0x1cc4 <malloc+0x9c>
    1c76:	21 15       	cp	r18, r1
    1c78:	31 05       	cpc	r19, r1
    1c7a:	19 f0       	breq	.+6      	; 0x1c82 <malloc+0x5a>
    1c7c:	82 17       	cp	r24, r18
    1c7e:	93 07       	cpc	r25, r19
    1c80:	18 f4       	brcc	.+6      	; 0x1c88 <malloc+0x60>
    1c82:	9c 01       	movw	r18, r24
    1c84:	bd 01       	movw	r22, r26
    1c86:	ef 01       	movw	r28, r30
    1c88:	92 81       	ldd	r25, Z+2	; 0x02
    1c8a:	83 81       	ldd	r24, Z+3	; 0x03
    1c8c:	df 01       	movw	r26, r30
    1c8e:	e9 2f       	mov	r30, r25
    1c90:	f8 2f       	mov	r31, r24
    1c92:	30 97       	sbiw	r30, 0x00	; 0
    1c94:	d1 f6       	brne	.-76     	; 0x1c4a <malloc+0x22>
    1c96:	21 15       	cp	r18, r1
    1c98:	31 05       	cpc	r19, r1
    1c9a:	f9 f0       	breq	.+62     	; 0x1cda <malloc+0xb2>
    1c9c:	c9 01       	movw	r24, r18
    1c9e:	84 1b       	sub	r24, r20
    1ca0:	95 0b       	sbc	r25, r21
    1ca2:	84 30       	cpi	r24, 0x04	; 4
    1ca4:	91 05       	cpc	r25, r1
    1ca6:	80 f4       	brcc	.+32     	; 0x1cc8 <malloc+0xa0>
    1ca8:	8a 81       	ldd	r24, Y+2	; 0x02
    1caa:	9b 81       	ldd	r25, Y+3	; 0x03
    1cac:	61 15       	cp	r22, r1
    1cae:	71 05       	cpc	r23, r1
    1cb0:	21 f0       	breq	.+8      	; 0x1cba <malloc+0x92>
    1cb2:	fb 01       	movw	r30, r22
    1cb4:	93 83       	std	Z+3, r25	; 0x03
    1cb6:	82 83       	std	Z+2, r24	; 0x02
    1cb8:	04 c0       	rjmp	.+8      	; 0x1cc2 <malloc+0x9a>
    1cba:	90 93 59 01 	sts	0x0159, r25
    1cbe:	80 93 58 01 	sts	0x0158, r24
    1cc2:	fe 01       	movw	r30, r28
    1cc4:	32 96       	adiw	r30, 0x02	; 2
    1cc6:	42 c0       	rjmp	.+132    	; 0x1d4c <malloc+0x124>
    1cc8:	fe 01       	movw	r30, r28
    1cca:	e8 0f       	add	r30, r24
    1ccc:	f9 1f       	adc	r31, r25
    1cce:	41 93       	st	Z+, r20
    1cd0:	51 93       	st	Z+, r21
    1cd2:	02 97       	sbiw	r24, 0x02	; 2
    1cd4:	99 83       	std	Y+1, r25	; 0x01
    1cd6:	88 83       	st	Y, r24
    1cd8:	39 c0       	rjmp	.+114    	; 0x1d4c <malloc+0x124>
    1cda:	80 91 56 01 	lds	r24, 0x0156
    1cde:	90 91 57 01 	lds	r25, 0x0157
    1ce2:	00 97       	sbiw	r24, 0x00	; 0
    1ce4:	41 f4       	brne	.+16     	; 0x1cf6 <malloc+0xce>
    1ce6:	80 91 1f 01 	lds	r24, 0x011F
    1cea:	90 91 20 01 	lds	r25, 0x0120
    1cee:	90 93 57 01 	sts	0x0157, r25
    1cf2:	80 93 56 01 	sts	0x0156, r24
    1cf6:	20 91 1d 01 	lds	r18, 0x011D
    1cfa:	30 91 1e 01 	lds	r19, 0x011E
    1cfe:	21 15       	cp	r18, r1
    1d00:	31 05       	cpc	r19, r1
    1d02:	41 f4       	brne	.+16     	; 0x1d14 <malloc+0xec>
    1d04:	2d b7       	in	r18, 0x3d	; 61
    1d06:	3e b7       	in	r19, 0x3e	; 62
    1d08:	80 91 21 01 	lds	r24, 0x0121
    1d0c:	90 91 22 01 	lds	r25, 0x0122
    1d10:	28 1b       	sub	r18, r24
    1d12:	39 0b       	sbc	r19, r25
    1d14:	e0 91 56 01 	lds	r30, 0x0156
    1d18:	f0 91 57 01 	lds	r31, 0x0157
    1d1c:	e2 17       	cp	r30, r18
    1d1e:	f3 07       	cpc	r31, r19
    1d20:	98 f4       	brcc	.+38     	; 0x1d48 <malloc+0x120>
    1d22:	2e 1b       	sub	r18, r30
    1d24:	3f 0b       	sbc	r19, r31
    1d26:	24 17       	cp	r18, r20
    1d28:	35 07       	cpc	r19, r21
    1d2a:	70 f0       	brcs	.+28     	; 0x1d48 <malloc+0x120>
    1d2c:	ca 01       	movw	r24, r20
    1d2e:	02 96       	adiw	r24, 0x02	; 2
    1d30:	28 17       	cp	r18, r24
    1d32:	39 07       	cpc	r19, r25
    1d34:	48 f0       	brcs	.+18     	; 0x1d48 <malloc+0x120>
    1d36:	8e 0f       	add	r24, r30
    1d38:	9f 1f       	adc	r25, r31
    1d3a:	90 93 57 01 	sts	0x0157, r25
    1d3e:	80 93 56 01 	sts	0x0156, r24
    1d42:	41 93       	st	Z+, r20
    1d44:	51 93       	st	Z+, r21
    1d46:	02 c0       	rjmp	.+4      	; 0x1d4c <malloc+0x124>
    1d48:	e0 e0       	ldi	r30, 0x00	; 0
    1d4a:	f0 e0       	ldi	r31, 0x00	; 0
    1d4c:	cf 01       	movw	r24, r30
    1d4e:	df 91       	pop	r29
    1d50:	cf 91       	pop	r28
    1d52:	08 95       	ret

00001d54 <free>:
    1d54:	0f 93       	push	r16
    1d56:	1f 93       	push	r17
    1d58:	cf 93       	push	r28
    1d5a:	df 93       	push	r29
    1d5c:	9c 01       	movw	r18, r24
    1d5e:	00 97       	sbiw	r24, 0x00	; 0
    1d60:	09 f4       	brne	.+2      	; 0x1d64 <free+0x10>
    1d62:	8c c0       	rjmp	.+280    	; 0x1e7c <free+0x128>
    1d64:	dc 01       	movw	r26, r24
    1d66:	12 97       	sbiw	r26, 0x02	; 2
    1d68:	13 96       	adiw	r26, 0x03	; 3
    1d6a:	1c 92       	st	X, r1
    1d6c:	1e 92       	st	-X, r1
    1d6e:	12 97       	sbiw	r26, 0x02	; 2
    1d70:	60 91 58 01 	lds	r22, 0x0158
    1d74:	70 91 59 01 	lds	r23, 0x0159
    1d78:	61 15       	cp	r22, r1
    1d7a:	71 05       	cpc	r23, r1
    1d7c:	89 f4       	brne	.+34     	; 0x1da0 <free+0x4c>
    1d7e:	8d 91       	ld	r24, X+
    1d80:	9c 91       	ld	r25, X
    1d82:	11 97       	sbiw	r26, 0x01	; 1
    1d84:	82 0f       	add	r24, r18
    1d86:	93 1f       	adc	r25, r19
    1d88:	20 91 56 01 	lds	r18, 0x0156
    1d8c:	30 91 57 01 	lds	r19, 0x0157
    1d90:	28 17       	cp	r18, r24
    1d92:	39 07       	cpc	r19, r25
    1d94:	69 f5       	brne	.+90     	; 0x1df0 <free+0x9c>
    1d96:	b0 93 57 01 	sts	0x0157, r27
    1d9a:	a0 93 56 01 	sts	0x0156, r26
    1d9e:	6e c0       	rjmp	.+220    	; 0x1e7c <free+0x128>
    1da0:	fb 01       	movw	r30, r22
    1da2:	40 e0       	ldi	r20, 0x00	; 0
    1da4:	50 e0       	ldi	r21, 0x00	; 0
    1da6:	01 c0       	rjmp	.+2      	; 0x1daa <free+0x56>
    1da8:	fc 01       	movw	r30, r24
    1daa:	ea 17       	cp	r30, r26
    1dac:	fb 07       	cpc	r31, r27
    1dae:	30 f4       	brcc	.+12     	; 0x1dbc <free+0x68>
    1db0:	82 81       	ldd	r24, Z+2	; 0x02
    1db2:	93 81       	ldd	r25, Z+3	; 0x03
    1db4:	af 01       	movw	r20, r30
    1db6:	00 97       	sbiw	r24, 0x00	; 0
    1db8:	b9 f7       	brne	.-18     	; 0x1da8 <free+0x54>
    1dba:	1f c0       	rjmp	.+62     	; 0x1dfa <free+0xa6>
    1dbc:	e9 01       	movw	r28, r18
    1dbe:	22 97       	sbiw	r28, 0x02	; 2
    1dc0:	fb 83       	std	Y+3, r31	; 0x03
    1dc2:	ea 83       	std	Y+2, r30	; 0x02
    1dc4:	08 81       	ld	r16, Y
    1dc6:	19 81       	ldd	r17, Y+1	; 0x01
    1dc8:	c9 01       	movw	r24, r18
    1dca:	80 0f       	add	r24, r16
    1dcc:	91 1f       	adc	r25, r17
    1dce:	8e 17       	cp	r24, r30
    1dd0:	9f 07       	cpc	r25, r31
    1dd2:	59 f4       	brne	.+22     	; 0x1dea <free+0x96>
    1dd4:	80 81       	ld	r24, Z
    1dd6:	91 81       	ldd	r25, Z+1	; 0x01
    1dd8:	80 0f       	add	r24, r16
    1dda:	91 1f       	adc	r25, r17
    1ddc:	02 96       	adiw	r24, 0x02	; 2
    1dde:	99 83       	std	Y+1, r25	; 0x01
    1de0:	88 83       	st	Y, r24
    1de2:	82 81       	ldd	r24, Z+2	; 0x02
    1de4:	93 81       	ldd	r25, Z+3	; 0x03
    1de6:	9b 83       	std	Y+3, r25	; 0x03
    1de8:	8a 83       	std	Y+2, r24	; 0x02
    1dea:	41 15       	cp	r20, r1
    1dec:	51 05       	cpc	r21, r1
    1dee:	29 f4       	brne	.+10     	; 0x1dfa <free+0xa6>
    1df0:	b0 93 59 01 	sts	0x0159, r27
    1df4:	a0 93 58 01 	sts	0x0158, r26
    1df8:	41 c0       	rjmp	.+130    	; 0x1e7c <free+0x128>
    1dfa:	fa 01       	movw	r30, r20
    1dfc:	b3 83       	std	Z+3, r27	; 0x03
    1dfe:	a2 83       	std	Z+2, r26	; 0x02
    1e00:	c1 91       	ld	r28, Z+
    1e02:	d1 91       	ld	r29, Z+
    1e04:	ec 0f       	add	r30, r28
    1e06:	fd 1f       	adc	r31, r29
    1e08:	ae 17       	cp	r26, r30
    1e0a:	bf 07       	cpc	r27, r31
    1e0c:	81 f4       	brne	.+32     	; 0x1e2e <free+0xda>
    1e0e:	f9 01       	movw	r30, r18
    1e10:	92 91       	ld	r25, -Z
    1e12:	82 91       	ld	r24, -Z
    1e14:	8c 0f       	add	r24, r28
    1e16:	9d 1f       	adc	r25, r29
    1e18:	02 96       	adiw	r24, 0x02	; 2
    1e1a:	da 01       	movw	r26, r20
    1e1c:	11 96       	adiw	r26, 0x01	; 1
    1e1e:	9c 93       	st	X, r25
    1e20:	8e 93       	st	-X, r24
    1e22:	82 81       	ldd	r24, Z+2	; 0x02
    1e24:	93 81       	ldd	r25, Z+3	; 0x03
    1e26:	13 96       	adiw	r26, 0x03	; 3
    1e28:	9c 93       	st	X, r25
    1e2a:	8e 93       	st	-X, r24
    1e2c:	12 97       	sbiw	r26, 0x02	; 2
    1e2e:	e0 e0       	ldi	r30, 0x00	; 0
    1e30:	f0 e0       	ldi	r31, 0x00	; 0
    1e32:	02 c0       	rjmp	.+4      	; 0x1e38 <free+0xe4>
    1e34:	fb 01       	movw	r30, r22
    1e36:	bc 01       	movw	r22, r24
    1e38:	db 01       	movw	r26, r22
    1e3a:	12 96       	adiw	r26, 0x02	; 2
    1e3c:	8d 91       	ld	r24, X+
    1e3e:	9c 91       	ld	r25, X
    1e40:	13 97       	sbiw	r26, 0x03	; 3
    1e42:	00 97       	sbiw	r24, 0x00	; 0
    1e44:	b9 f7       	brne	.-18     	; 0x1e34 <free+0xe0>
    1e46:	cb 01       	movw	r24, r22
    1e48:	02 96       	adiw	r24, 0x02	; 2
    1e4a:	2d 91       	ld	r18, X+
    1e4c:	3c 91       	ld	r19, X
    1e4e:	11 97       	sbiw	r26, 0x01	; 1
    1e50:	82 0f       	add	r24, r18
    1e52:	93 1f       	adc	r25, r19
    1e54:	20 91 56 01 	lds	r18, 0x0156
    1e58:	30 91 57 01 	lds	r19, 0x0157
    1e5c:	28 17       	cp	r18, r24
    1e5e:	39 07       	cpc	r19, r25
    1e60:	69 f4       	brne	.+26     	; 0x1e7c <free+0x128>
    1e62:	30 97       	sbiw	r30, 0x00	; 0
    1e64:	29 f4       	brne	.+10     	; 0x1e70 <free+0x11c>
    1e66:	10 92 59 01 	sts	0x0159, r1
    1e6a:	10 92 58 01 	sts	0x0158, r1
    1e6e:	02 c0       	rjmp	.+4      	; 0x1e74 <free+0x120>
    1e70:	13 82       	std	Z+3, r1	; 0x03
    1e72:	12 82       	std	Z+2, r1	; 0x02
    1e74:	70 93 57 01 	sts	0x0157, r23
    1e78:	60 93 56 01 	sts	0x0156, r22
    1e7c:	df 91       	pop	r29
    1e7e:	cf 91       	pop	r28
    1e80:	1f 91       	pop	r17
    1e82:	0f 91       	pop	r16
    1e84:	08 95       	ret

00001e86 <strcpy_P>:
    1e86:	fb 01       	movw	r30, r22
    1e88:	dc 01       	movw	r26, r24
    1e8a:	05 90       	lpm	r0, Z+
    1e8c:	0d 92       	st	X+, r0
    1e8e:	00 20       	and	r0, r0
    1e90:	e1 f7       	brne	.-8      	; 0x1e8a <strcpy_P+0x4>
    1e92:	08 95       	ret

00001e94 <__strlen_P>:
    1e94:	fc 01       	movw	r30, r24
    1e96:	05 90       	lpm	r0, Z+
    1e98:	00 20       	and	r0, r0
    1e9a:	e9 f7       	brne	.-6      	; 0x1e96 <__strlen_P+0x2>
    1e9c:	80 95       	com	r24
    1e9e:	90 95       	com	r25
    1ea0:	8e 0f       	add	r24, r30
    1ea2:	9f 1f       	adc	r25, r31
    1ea4:	08 95       	ret

00001ea6 <snprintf>:
    1ea6:	ae e0       	ldi	r26, 0x0E	; 14
    1ea8:	b0 e0       	ldi	r27, 0x00	; 0
    1eaa:	e9 e5       	ldi	r30, 0x59	; 89
    1eac:	ff e0       	ldi	r31, 0x0F	; 15
    1eae:	0c 94 0f 12 	jmp	0x241e	; 0x241e <__prologue_saves__+0x1c>
    1eb2:	0d 89       	ldd	r16, Y+21	; 0x15
    1eb4:	1e 89       	ldd	r17, Y+22	; 0x16
    1eb6:	8f 89       	ldd	r24, Y+23	; 0x17
    1eb8:	98 8d       	ldd	r25, Y+24	; 0x18
    1eba:	26 e0       	ldi	r18, 0x06	; 6
    1ebc:	2c 83       	std	Y+4, r18	; 0x04
    1ebe:	1a 83       	std	Y+2, r17	; 0x02
    1ec0:	09 83       	std	Y+1, r16	; 0x01
    1ec2:	97 ff       	sbrs	r25, 7
    1ec4:	02 c0       	rjmp	.+4      	; 0x1eca <snprintf+0x24>
    1ec6:	80 e0       	ldi	r24, 0x00	; 0
    1ec8:	90 e8       	ldi	r25, 0x80	; 128
    1eca:	01 97       	sbiw	r24, 0x01	; 1
    1ecc:	9e 83       	std	Y+6, r25	; 0x06
    1ece:	8d 83       	std	Y+5, r24	; 0x05
    1ed0:	ae 01       	movw	r20, r28
    1ed2:	45 5e       	subi	r20, 0xE5	; 229
    1ed4:	5f 4f       	sbci	r21, 0xFF	; 255
    1ed6:	ce 01       	movw	r24, r28
    1ed8:	01 96       	adiw	r24, 0x01	; 1
    1eda:	69 8d       	ldd	r22, Y+25	; 0x19
    1edc:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1ede:	0e 94 83 0f 	call	0x1f06	; 0x1f06 <vfprintf>
    1ee2:	4d 81       	ldd	r20, Y+5	; 0x05
    1ee4:	5e 81       	ldd	r21, Y+6	; 0x06
    1ee6:	57 fd       	sbrc	r21, 7
    1ee8:	0a c0       	rjmp	.+20     	; 0x1efe <snprintf+0x58>
    1eea:	2f 81       	ldd	r18, Y+7	; 0x07
    1eec:	38 85       	ldd	r19, Y+8	; 0x08
    1eee:	42 17       	cp	r20, r18
    1ef0:	53 07       	cpc	r21, r19
    1ef2:	0c f4       	brge	.+2      	; 0x1ef6 <snprintf+0x50>
    1ef4:	9a 01       	movw	r18, r20
    1ef6:	02 0f       	add	r16, r18
    1ef8:	13 1f       	adc	r17, r19
    1efa:	f8 01       	movw	r30, r16
    1efc:	10 82       	st	Z, r1
    1efe:	2e 96       	adiw	r28, 0x0e	; 14
    1f00:	e4 e0       	ldi	r30, 0x04	; 4
    1f02:	0c 94 2b 12 	jmp	0x2456	; 0x2456 <__epilogue_restores__+0x1c>

00001f06 <vfprintf>:
    1f06:	ad e0       	ldi	r26, 0x0D	; 13
    1f08:	b0 e0       	ldi	r27, 0x00	; 0
    1f0a:	e9 e8       	ldi	r30, 0x89	; 137
    1f0c:	ff e0       	ldi	r31, 0x0F	; 15
    1f0e:	0c 94 01 12 	jmp	0x2402	; 0x2402 <__prologue_saves__>
    1f12:	3c 01       	movw	r6, r24
    1f14:	7d 87       	std	Y+13, r23	; 0x0d
    1f16:	6c 87       	std	Y+12, r22	; 0x0c
    1f18:	5a 01       	movw	r10, r20
    1f1a:	fc 01       	movw	r30, r24
    1f1c:	17 82       	std	Z+7, r1	; 0x07
    1f1e:	16 82       	std	Z+6, r1	; 0x06
    1f20:	83 81       	ldd	r24, Z+3	; 0x03
    1f22:	81 ff       	sbrs	r24, 1
    1f24:	c8 c1       	rjmp	.+912    	; 0x22b6 <vfprintf+0x3b0>
    1f26:	2e 01       	movw	r4, r28
    1f28:	08 94       	sec
    1f2a:	41 1c       	adc	r4, r1
    1f2c:	51 1c       	adc	r5, r1
    1f2e:	f3 01       	movw	r30, r6
    1f30:	93 81       	ldd	r25, Z+3	; 0x03
    1f32:	ec 85       	ldd	r30, Y+12	; 0x0c
    1f34:	fd 85       	ldd	r31, Y+13	; 0x0d
    1f36:	93 fd       	sbrc	r25, 3
    1f38:	85 91       	lpm	r24, Z+
    1f3a:	93 ff       	sbrs	r25, 3
    1f3c:	81 91       	ld	r24, Z+
    1f3e:	fd 87       	std	Y+13, r31	; 0x0d
    1f40:	ec 87       	std	Y+12, r30	; 0x0c
    1f42:	88 23       	and	r24, r24
    1f44:	09 f4       	brne	.+2      	; 0x1f48 <vfprintf+0x42>
    1f46:	b3 c1       	rjmp	.+870    	; 0x22ae <vfprintf+0x3a8>
    1f48:	85 32       	cpi	r24, 0x25	; 37
    1f4a:	41 f4       	brne	.+16     	; 0x1f5c <vfprintf+0x56>
    1f4c:	93 fd       	sbrc	r25, 3
    1f4e:	85 91       	lpm	r24, Z+
    1f50:	93 ff       	sbrs	r25, 3
    1f52:	81 91       	ld	r24, Z+
    1f54:	fd 87       	std	Y+13, r31	; 0x0d
    1f56:	ec 87       	std	Y+12, r30	; 0x0c
    1f58:	85 32       	cpi	r24, 0x25	; 37
    1f5a:	29 f4       	brne	.+10     	; 0x1f66 <vfprintf+0x60>
    1f5c:	90 e0       	ldi	r25, 0x00	; 0
    1f5e:	b3 01       	movw	r22, r6
    1f60:	0e 94 77 11 	call	0x22ee	; 0x22ee <fputc>
    1f64:	e4 cf       	rjmp	.-56     	; 0x1f2e <vfprintf+0x28>
    1f66:	ff 24       	eor	r15, r15
    1f68:	ee 24       	eor	r14, r14
    1f6a:	10 e0       	ldi	r17, 0x00	; 0
    1f6c:	10 32       	cpi	r17, 0x20	; 32
    1f6e:	b0 f4       	brcc	.+44     	; 0x1f9c <vfprintf+0x96>
    1f70:	8b 32       	cpi	r24, 0x2B	; 43
    1f72:	69 f0       	breq	.+26     	; 0x1f8e <vfprintf+0x88>
    1f74:	8c 32       	cpi	r24, 0x2C	; 44
    1f76:	28 f4       	brcc	.+10     	; 0x1f82 <vfprintf+0x7c>
    1f78:	80 32       	cpi	r24, 0x20	; 32
    1f7a:	51 f0       	breq	.+20     	; 0x1f90 <vfprintf+0x8a>
    1f7c:	83 32       	cpi	r24, 0x23	; 35
    1f7e:	71 f4       	brne	.+28     	; 0x1f9c <vfprintf+0x96>
    1f80:	0b c0       	rjmp	.+22     	; 0x1f98 <vfprintf+0x92>
    1f82:	8d 32       	cpi	r24, 0x2D	; 45
    1f84:	39 f0       	breq	.+14     	; 0x1f94 <vfprintf+0x8e>
    1f86:	80 33       	cpi	r24, 0x30	; 48
    1f88:	49 f4       	brne	.+18     	; 0x1f9c <vfprintf+0x96>
    1f8a:	11 60       	ori	r17, 0x01	; 1
    1f8c:	2c c0       	rjmp	.+88     	; 0x1fe6 <vfprintf+0xe0>
    1f8e:	12 60       	ori	r17, 0x02	; 2
    1f90:	14 60       	ori	r17, 0x04	; 4
    1f92:	29 c0       	rjmp	.+82     	; 0x1fe6 <vfprintf+0xe0>
    1f94:	18 60       	ori	r17, 0x08	; 8
    1f96:	27 c0       	rjmp	.+78     	; 0x1fe6 <vfprintf+0xe0>
    1f98:	10 61       	ori	r17, 0x10	; 16
    1f9a:	25 c0       	rjmp	.+74     	; 0x1fe6 <vfprintf+0xe0>
    1f9c:	17 fd       	sbrc	r17, 7
    1f9e:	2e c0       	rjmp	.+92     	; 0x1ffc <vfprintf+0xf6>
    1fa0:	28 2f       	mov	r18, r24
    1fa2:	20 53       	subi	r18, 0x30	; 48
    1fa4:	2a 30       	cpi	r18, 0x0A	; 10
    1fa6:	98 f4       	brcc	.+38     	; 0x1fce <vfprintf+0xc8>
    1fa8:	16 ff       	sbrs	r17, 6
    1faa:	08 c0       	rjmp	.+16     	; 0x1fbc <vfprintf+0xb6>
    1fac:	8f 2d       	mov	r24, r15
    1fae:	88 0f       	add	r24, r24
    1fb0:	f8 2e       	mov	r15, r24
    1fb2:	ff 0c       	add	r15, r15
    1fb4:	ff 0c       	add	r15, r15
    1fb6:	f8 0e       	add	r15, r24
    1fb8:	f2 0e       	add	r15, r18
    1fba:	15 c0       	rjmp	.+42     	; 0x1fe6 <vfprintf+0xe0>
    1fbc:	8e 2d       	mov	r24, r14
    1fbe:	88 0f       	add	r24, r24
    1fc0:	e8 2e       	mov	r14, r24
    1fc2:	ee 0c       	add	r14, r14
    1fc4:	ee 0c       	add	r14, r14
    1fc6:	e8 0e       	add	r14, r24
    1fc8:	e2 0e       	add	r14, r18
    1fca:	10 62       	ori	r17, 0x20	; 32
    1fcc:	0c c0       	rjmp	.+24     	; 0x1fe6 <vfprintf+0xe0>
    1fce:	8e 32       	cpi	r24, 0x2E	; 46
    1fd0:	21 f4       	brne	.+8      	; 0x1fda <vfprintf+0xd4>
    1fd2:	16 fd       	sbrc	r17, 6
    1fd4:	6c c1       	rjmp	.+728    	; 0x22ae <vfprintf+0x3a8>
    1fd6:	10 64       	ori	r17, 0x40	; 64
    1fd8:	06 c0       	rjmp	.+12     	; 0x1fe6 <vfprintf+0xe0>
    1fda:	8c 36       	cpi	r24, 0x6C	; 108
    1fdc:	11 f4       	brne	.+4      	; 0x1fe2 <vfprintf+0xdc>
    1fde:	10 68       	ori	r17, 0x80	; 128
    1fe0:	02 c0       	rjmp	.+4      	; 0x1fe6 <vfprintf+0xe0>
    1fe2:	88 36       	cpi	r24, 0x68	; 104
    1fe4:	59 f4       	brne	.+22     	; 0x1ffc <vfprintf+0xf6>
    1fe6:	ec 85       	ldd	r30, Y+12	; 0x0c
    1fe8:	fd 85       	ldd	r31, Y+13	; 0x0d
    1fea:	93 fd       	sbrc	r25, 3
    1fec:	85 91       	lpm	r24, Z+
    1fee:	93 ff       	sbrs	r25, 3
    1ff0:	81 91       	ld	r24, Z+
    1ff2:	fd 87       	std	Y+13, r31	; 0x0d
    1ff4:	ec 87       	std	Y+12, r30	; 0x0c
    1ff6:	88 23       	and	r24, r24
    1ff8:	09 f0       	breq	.+2      	; 0x1ffc <vfprintf+0xf6>
    1ffa:	b8 cf       	rjmp	.-144    	; 0x1f6c <vfprintf+0x66>
    1ffc:	98 2f       	mov	r25, r24
    1ffe:	95 54       	subi	r25, 0x45	; 69
    2000:	93 30       	cpi	r25, 0x03	; 3
    2002:	18 f0       	brcs	.+6      	; 0x200a <vfprintf+0x104>
    2004:	90 52       	subi	r25, 0x20	; 32
    2006:	93 30       	cpi	r25, 0x03	; 3
    2008:	38 f4       	brcc	.+14     	; 0x2018 <vfprintf+0x112>
    200a:	24 e0       	ldi	r18, 0x04	; 4
    200c:	30 e0       	ldi	r19, 0x00	; 0
    200e:	a2 0e       	add	r10, r18
    2010:	b3 1e       	adc	r11, r19
    2012:	3f e3       	ldi	r19, 0x3F	; 63
    2014:	39 83       	std	Y+1, r19	; 0x01
    2016:	0f c0       	rjmp	.+30     	; 0x2036 <vfprintf+0x130>
    2018:	83 36       	cpi	r24, 0x63	; 99
    201a:	31 f0       	breq	.+12     	; 0x2028 <vfprintf+0x122>
    201c:	83 37       	cpi	r24, 0x73	; 115
    201e:	81 f0       	breq	.+32     	; 0x2040 <vfprintf+0x13a>
    2020:	83 35       	cpi	r24, 0x53	; 83
    2022:	09 f0       	breq	.+2      	; 0x2026 <vfprintf+0x120>
    2024:	5a c0       	rjmp	.+180    	; 0x20da <vfprintf+0x1d4>
    2026:	22 c0       	rjmp	.+68     	; 0x206c <vfprintf+0x166>
    2028:	f5 01       	movw	r30, r10
    202a:	80 81       	ld	r24, Z
    202c:	89 83       	std	Y+1, r24	; 0x01
    202e:	22 e0       	ldi	r18, 0x02	; 2
    2030:	30 e0       	ldi	r19, 0x00	; 0
    2032:	a2 0e       	add	r10, r18
    2034:	b3 1e       	adc	r11, r19
    2036:	21 e0       	ldi	r18, 0x01	; 1
    2038:	c2 2e       	mov	r12, r18
    203a:	d1 2c       	mov	r13, r1
    203c:	42 01       	movw	r8, r4
    203e:	14 c0       	rjmp	.+40     	; 0x2068 <vfprintf+0x162>
    2040:	92 e0       	ldi	r25, 0x02	; 2
    2042:	29 2e       	mov	r2, r25
    2044:	31 2c       	mov	r3, r1
    2046:	2a 0c       	add	r2, r10
    2048:	3b 1c       	adc	r3, r11
    204a:	f5 01       	movw	r30, r10
    204c:	80 80       	ld	r8, Z
    204e:	91 80       	ldd	r9, Z+1	; 0x01
    2050:	16 ff       	sbrs	r17, 6
    2052:	03 c0       	rjmp	.+6      	; 0x205a <vfprintf+0x154>
    2054:	6f 2d       	mov	r22, r15
    2056:	70 e0       	ldi	r23, 0x00	; 0
    2058:	02 c0       	rjmp	.+4      	; 0x205e <vfprintf+0x158>
    205a:	6f ef       	ldi	r22, 0xFF	; 255
    205c:	7f ef       	ldi	r23, 0xFF	; 255
    205e:	c4 01       	movw	r24, r8
    2060:	0e 94 6c 11 	call	0x22d8	; 0x22d8 <strnlen>
    2064:	6c 01       	movw	r12, r24
    2066:	51 01       	movw	r10, r2
    2068:	1f 77       	andi	r17, 0x7F	; 127
    206a:	15 c0       	rjmp	.+42     	; 0x2096 <vfprintf+0x190>
    206c:	82 e0       	ldi	r24, 0x02	; 2
    206e:	28 2e       	mov	r2, r24
    2070:	31 2c       	mov	r3, r1
    2072:	2a 0c       	add	r2, r10
    2074:	3b 1c       	adc	r3, r11
    2076:	f5 01       	movw	r30, r10
    2078:	80 80       	ld	r8, Z
    207a:	91 80       	ldd	r9, Z+1	; 0x01
    207c:	16 ff       	sbrs	r17, 6
    207e:	03 c0       	rjmp	.+6      	; 0x2086 <vfprintf+0x180>
    2080:	6f 2d       	mov	r22, r15
    2082:	70 e0       	ldi	r23, 0x00	; 0
    2084:	02 c0       	rjmp	.+4      	; 0x208a <vfprintf+0x184>
    2086:	6f ef       	ldi	r22, 0xFF	; 255
    2088:	7f ef       	ldi	r23, 0xFF	; 255
    208a:	c4 01       	movw	r24, r8
    208c:	0e 94 61 11 	call	0x22c2	; 0x22c2 <strnlen_P>
    2090:	6c 01       	movw	r12, r24
    2092:	10 68       	ori	r17, 0x80	; 128
    2094:	51 01       	movw	r10, r2
    2096:	13 fd       	sbrc	r17, 3
    2098:	1c c0       	rjmp	.+56     	; 0x20d2 <vfprintf+0x1cc>
    209a:	06 c0       	rjmp	.+12     	; 0x20a8 <vfprintf+0x1a2>
    209c:	80 e2       	ldi	r24, 0x20	; 32
    209e:	90 e0       	ldi	r25, 0x00	; 0
    20a0:	b3 01       	movw	r22, r6
    20a2:	0e 94 77 11 	call	0x22ee	; 0x22ee <fputc>
    20a6:	ea 94       	dec	r14
    20a8:	8e 2d       	mov	r24, r14
    20aa:	90 e0       	ldi	r25, 0x00	; 0
    20ac:	c8 16       	cp	r12, r24
    20ae:	d9 06       	cpc	r13, r25
    20b0:	a8 f3       	brcs	.-22     	; 0x209c <vfprintf+0x196>
    20b2:	0f c0       	rjmp	.+30     	; 0x20d2 <vfprintf+0x1cc>
    20b4:	f4 01       	movw	r30, r8
    20b6:	17 fd       	sbrc	r17, 7
    20b8:	85 91       	lpm	r24, Z+
    20ba:	17 ff       	sbrs	r17, 7
    20bc:	81 91       	ld	r24, Z+
    20be:	4f 01       	movw	r8, r30
    20c0:	90 e0       	ldi	r25, 0x00	; 0
    20c2:	b3 01       	movw	r22, r6
    20c4:	0e 94 77 11 	call	0x22ee	; 0x22ee <fputc>
    20c8:	e1 10       	cpse	r14, r1
    20ca:	ea 94       	dec	r14
    20cc:	08 94       	sec
    20ce:	c1 08       	sbc	r12, r1
    20d0:	d1 08       	sbc	r13, r1
    20d2:	c1 14       	cp	r12, r1
    20d4:	d1 04       	cpc	r13, r1
    20d6:	71 f7       	brne	.-36     	; 0x20b4 <vfprintf+0x1ae>
    20d8:	e7 c0       	rjmp	.+462    	; 0x22a8 <vfprintf+0x3a2>
    20da:	84 36       	cpi	r24, 0x64	; 100
    20dc:	11 f0       	breq	.+4      	; 0x20e2 <vfprintf+0x1dc>
    20de:	89 36       	cpi	r24, 0x69	; 105
    20e0:	51 f5       	brne	.+84     	; 0x2136 <vfprintf+0x230>
    20e2:	f5 01       	movw	r30, r10
    20e4:	17 ff       	sbrs	r17, 7
    20e6:	07 c0       	rjmp	.+14     	; 0x20f6 <vfprintf+0x1f0>
    20e8:	80 81       	ld	r24, Z
    20ea:	91 81       	ldd	r25, Z+1	; 0x01
    20ec:	a2 81       	ldd	r26, Z+2	; 0x02
    20ee:	b3 81       	ldd	r27, Z+3	; 0x03
    20f0:	24 e0       	ldi	r18, 0x04	; 4
    20f2:	30 e0       	ldi	r19, 0x00	; 0
    20f4:	08 c0       	rjmp	.+16     	; 0x2106 <vfprintf+0x200>
    20f6:	80 81       	ld	r24, Z
    20f8:	91 81       	ldd	r25, Z+1	; 0x01
    20fa:	aa 27       	eor	r26, r26
    20fc:	97 fd       	sbrc	r25, 7
    20fe:	a0 95       	com	r26
    2100:	ba 2f       	mov	r27, r26
    2102:	22 e0       	ldi	r18, 0x02	; 2
    2104:	30 e0       	ldi	r19, 0x00	; 0
    2106:	a2 0e       	add	r10, r18
    2108:	b3 1e       	adc	r11, r19
    210a:	01 2f       	mov	r16, r17
    210c:	0f 76       	andi	r16, 0x6F	; 111
    210e:	b7 ff       	sbrs	r27, 7
    2110:	08 c0       	rjmp	.+16     	; 0x2122 <vfprintf+0x21c>
    2112:	b0 95       	com	r27
    2114:	a0 95       	com	r26
    2116:	90 95       	com	r25
    2118:	81 95       	neg	r24
    211a:	9f 4f       	sbci	r25, 0xFF	; 255
    211c:	af 4f       	sbci	r26, 0xFF	; 255
    211e:	bf 4f       	sbci	r27, 0xFF	; 255
    2120:	00 68       	ori	r16, 0x80	; 128
    2122:	bc 01       	movw	r22, r24
    2124:	cd 01       	movw	r24, r26
    2126:	a2 01       	movw	r20, r4
    2128:	2a e0       	ldi	r18, 0x0A	; 10
    212a:	30 e0       	ldi	r19, 0x00	; 0
    212c:	0e 94 a3 11 	call	0x2346	; 0x2346 <__ultoa_invert>
    2130:	d8 2e       	mov	r13, r24
    2132:	d4 18       	sub	r13, r4
    2134:	3f c0       	rjmp	.+126    	; 0x21b4 <vfprintf+0x2ae>
    2136:	85 37       	cpi	r24, 0x75	; 117
    2138:	21 f4       	brne	.+8      	; 0x2142 <vfprintf+0x23c>
    213a:	1f 7e       	andi	r17, 0xEF	; 239
    213c:	2a e0       	ldi	r18, 0x0A	; 10
    213e:	30 e0       	ldi	r19, 0x00	; 0
    2140:	20 c0       	rjmp	.+64     	; 0x2182 <vfprintf+0x27c>
    2142:	19 7f       	andi	r17, 0xF9	; 249
    2144:	8f 36       	cpi	r24, 0x6F	; 111
    2146:	a9 f0       	breq	.+42     	; 0x2172 <vfprintf+0x26c>
    2148:	80 37       	cpi	r24, 0x70	; 112
    214a:	20 f4       	brcc	.+8      	; 0x2154 <vfprintf+0x24e>
    214c:	88 35       	cpi	r24, 0x58	; 88
    214e:	09 f0       	breq	.+2      	; 0x2152 <vfprintf+0x24c>
    2150:	ae c0       	rjmp	.+348    	; 0x22ae <vfprintf+0x3a8>
    2152:	0b c0       	rjmp	.+22     	; 0x216a <vfprintf+0x264>
    2154:	80 37       	cpi	r24, 0x70	; 112
    2156:	21 f0       	breq	.+8      	; 0x2160 <vfprintf+0x25a>
    2158:	88 37       	cpi	r24, 0x78	; 120
    215a:	09 f0       	breq	.+2      	; 0x215e <vfprintf+0x258>
    215c:	a8 c0       	rjmp	.+336    	; 0x22ae <vfprintf+0x3a8>
    215e:	01 c0       	rjmp	.+2      	; 0x2162 <vfprintf+0x25c>
    2160:	10 61       	ori	r17, 0x10	; 16
    2162:	14 ff       	sbrs	r17, 4
    2164:	09 c0       	rjmp	.+18     	; 0x2178 <vfprintf+0x272>
    2166:	14 60       	ori	r17, 0x04	; 4
    2168:	07 c0       	rjmp	.+14     	; 0x2178 <vfprintf+0x272>
    216a:	14 ff       	sbrs	r17, 4
    216c:	08 c0       	rjmp	.+16     	; 0x217e <vfprintf+0x278>
    216e:	16 60       	ori	r17, 0x06	; 6
    2170:	06 c0       	rjmp	.+12     	; 0x217e <vfprintf+0x278>
    2172:	28 e0       	ldi	r18, 0x08	; 8
    2174:	30 e0       	ldi	r19, 0x00	; 0
    2176:	05 c0       	rjmp	.+10     	; 0x2182 <vfprintf+0x27c>
    2178:	20 e1       	ldi	r18, 0x10	; 16
    217a:	30 e0       	ldi	r19, 0x00	; 0
    217c:	02 c0       	rjmp	.+4      	; 0x2182 <vfprintf+0x27c>
    217e:	20 e1       	ldi	r18, 0x10	; 16
    2180:	32 e0       	ldi	r19, 0x02	; 2
    2182:	f5 01       	movw	r30, r10
    2184:	17 ff       	sbrs	r17, 7
    2186:	07 c0       	rjmp	.+14     	; 0x2196 <vfprintf+0x290>
    2188:	60 81       	ld	r22, Z
    218a:	71 81       	ldd	r23, Z+1	; 0x01
    218c:	82 81       	ldd	r24, Z+2	; 0x02
    218e:	93 81       	ldd	r25, Z+3	; 0x03
    2190:	44 e0       	ldi	r20, 0x04	; 4
    2192:	50 e0       	ldi	r21, 0x00	; 0
    2194:	06 c0       	rjmp	.+12     	; 0x21a2 <vfprintf+0x29c>
    2196:	60 81       	ld	r22, Z
    2198:	71 81       	ldd	r23, Z+1	; 0x01
    219a:	80 e0       	ldi	r24, 0x00	; 0
    219c:	90 e0       	ldi	r25, 0x00	; 0
    219e:	42 e0       	ldi	r20, 0x02	; 2
    21a0:	50 e0       	ldi	r21, 0x00	; 0
    21a2:	a4 0e       	add	r10, r20
    21a4:	b5 1e       	adc	r11, r21
    21a6:	a2 01       	movw	r20, r4
    21a8:	0e 94 a3 11 	call	0x2346	; 0x2346 <__ultoa_invert>
    21ac:	d8 2e       	mov	r13, r24
    21ae:	d4 18       	sub	r13, r4
    21b0:	01 2f       	mov	r16, r17
    21b2:	0f 77       	andi	r16, 0x7F	; 127
    21b4:	06 ff       	sbrs	r16, 6
    21b6:	09 c0       	rjmp	.+18     	; 0x21ca <vfprintf+0x2c4>
    21b8:	0e 7f       	andi	r16, 0xFE	; 254
    21ba:	df 14       	cp	r13, r15
    21bc:	30 f4       	brcc	.+12     	; 0x21ca <vfprintf+0x2c4>
    21be:	04 ff       	sbrs	r16, 4
    21c0:	06 c0       	rjmp	.+12     	; 0x21ce <vfprintf+0x2c8>
    21c2:	02 fd       	sbrc	r16, 2
    21c4:	04 c0       	rjmp	.+8      	; 0x21ce <vfprintf+0x2c8>
    21c6:	0f 7e       	andi	r16, 0xEF	; 239
    21c8:	02 c0       	rjmp	.+4      	; 0x21ce <vfprintf+0x2c8>
    21ca:	1d 2d       	mov	r17, r13
    21cc:	01 c0       	rjmp	.+2      	; 0x21d0 <vfprintf+0x2ca>
    21ce:	1f 2d       	mov	r17, r15
    21d0:	80 2f       	mov	r24, r16
    21d2:	90 e0       	ldi	r25, 0x00	; 0
    21d4:	04 ff       	sbrs	r16, 4
    21d6:	0c c0       	rjmp	.+24     	; 0x21f0 <vfprintf+0x2ea>
    21d8:	fe 01       	movw	r30, r28
    21da:	ed 0d       	add	r30, r13
    21dc:	f1 1d       	adc	r31, r1
    21de:	20 81       	ld	r18, Z
    21e0:	20 33       	cpi	r18, 0x30	; 48
    21e2:	11 f4       	brne	.+4      	; 0x21e8 <vfprintf+0x2e2>
    21e4:	09 7e       	andi	r16, 0xE9	; 233
    21e6:	09 c0       	rjmp	.+18     	; 0x21fa <vfprintf+0x2f4>
    21e8:	02 ff       	sbrs	r16, 2
    21ea:	06 c0       	rjmp	.+12     	; 0x21f8 <vfprintf+0x2f2>
    21ec:	1e 5f       	subi	r17, 0xFE	; 254
    21ee:	05 c0       	rjmp	.+10     	; 0x21fa <vfprintf+0x2f4>
    21f0:	86 78       	andi	r24, 0x86	; 134
    21f2:	90 70       	andi	r25, 0x00	; 0
    21f4:	00 97       	sbiw	r24, 0x00	; 0
    21f6:	09 f0       	breq	.+2      	; 0x21fa <vfprintf+0x2f4>
    21f8:	1f 5f       	subi	r17, 0xFF	; 255
    21fa:	80 2e       	mov	r8, r16
    21fc:	99 24       	eor	r9, r9
    21fe:	03 fd       	sbrc	r16, 3
    2200:	12 c0       	rjmp	.+36     	; 0x2226 <vfprintf+0x320>
    2202:	00 ff       	sbrs	r16, 0
    2204:	0d c0       	rjmp	.+26     	; 0x2220 <vfprintf+0x31a>
    2206:	fd 2c       	mov	r15, r13
    2208:	1e 15       	cp	r17, r14
    220a:	50 f4       	brcc	.+20     	; 0x2220 <vfprintf+0x31a>
    220c:	fe 0c       	add	r15, r14
    220e:	f1 1a       	sub	r15, r17
    2210:	1e 2d       	mov	r17, r14
    2212:	06 c0       	rjmp	.+12     	; 0x2220 <vfprintf+0x31a>
    2214:	80 e2       	ldi	r24, 0x20	; 32
    2216:	90 e0       	ldi	r25, 0x00	; 0
    2218:	b3 01       	movw	r22, r6
    221a:	0e 94 77 11 	call	0x22ee	; 0x22ee <fputc>
    221e:	1f 5f       	subi	r17, 0xFF	; 255
    2220:	1e 15       	cp	r17, r14
    2222:	c0 f3       	brcs	.-16     	; 0x2214 <vfprintf+0x30e>
    2224:	04 c0       	rjmp	.+8      	; 0x222e <vfprintf+0x328>
    2226:	1e 15       	cp	r17, r14
    2228:	10 f4       	brcc	.+4      	; 0x222e <vfprintf+0x328>
    222a:	e1 1a       	sub	r14, r17
    222c:	01 c0       	rjmp	.+2      	; 0x2230 <vfprintf+0x32a>
    222e:	ee 24       	eor	r14, r14
    2230:	84 fe       	sbrs	r8, 4
    2232:	0f c0       	rjmp	.+30     	; 0x2252 <vfprintf+0x34c>
    2234:	80 e3       	ldi	r24, 0x30	; 48
    2236:	90 e0       	ldi	r25, 0x00	; 0
    2238:	b3 01       	movw	r22, r6
    223a:	0e 94 77 11 	call	0x22ee	; 0x22ee <fputc>
    223e:	82 fe       	sbrs	r8, 2
    2240:	1f c0       	rjmp	.+62     	; 0x2280 <vfprintf+0x37a>
    2242:	81 fe       	sbrs	r8, 1
    2244:	03 c0       	rjmp	.+6      	; 0x224c <vfprintf+0x346>
    2246:	88 e5       	ldi	r24, 0x58	; 88
    2248:	90 e0       	ldi	r25, 0x00	; 0
    224a:	10 c0       	rjmp	.+32     	; 0x226c <vfprintf+0x366>
    224c:	88 e7       	ldi	r24, 0x78	; 120
    224e:	90 e0       	ldi	r25, 0x00	; 0
    2250:	0d c0       	rjmp	.+26     	; 0x226c <vfprintf+0x366>
    2252:	c4 01       	movw	r24, r8
    2254:	86 78       	andi	r24, 0x86	; 134
    2256:	90 70       	andi	r25, 0x00	; 0
    2258:	00 97       	sbiw	r24, 0x00	; 0
    225a:	91 f0       	breq	.+36     	; 0x2280 <vfprintf+0x37a>
    225c:	81 fc       	sbrc	r8, 1
    225e:	02 c0       	rjmp	.+4      	; 0x2264 <vfprintf+0x35e>
    2260:	80 e2       	ldi	r24, 0x20	; 32
    2262:	01 c0       	rjmp	.+2      	; 0x2266 <vfprintf+0x360>
    2264:	8b e2       	ldi	r24, 0x2B	; 43
    2266:	07 fd       	sbrc	r16, 7
    2268:	8d e2       	ldi	r24, 0x2D	; 45
    226a:	90 e0       	ldi	r25, 0x00	; 0
    226c:	b3 01       	movw	r22, r6
    226e:	0e 94 77 11 	call	0x22ee	; 0x22ee <fputc>
    2272:	06 c0       	rjmp	.+12     	; 0x2280 <vfprintf+0x37a>
    2274:	80 e3       	ldi	r24, 0x30	; 48
    2276:	90 e0       	ldi	r25, 0x00	; 0
    2278:	b3 01       	movw	r22, r6
    227a:	0e 94 77 11 	call	0x22ee	; 0x22ee <fputc>
    227e:	fa 94       	dec	r15
    2280:	df 14       	cp	r13, r15
    2282:	c0 f3       	brcs	.-16     	; 0x2274 <vfprintf+0x36e>
    2284:	da 94       	dec	r13
    2286:	f2 01       	movw	r30, r4
    2288:	ed 0d       	add	r30, r13
    228a:	f1 1d       	adc	r31, r1
    228c:	80 81       	ld	r24, Z
    228e:	90 e0       	ldi	r25, 0x00	; 0
    2290:	b3 01       	movw	r22, r6
    2292:	0e 94 77 11 	call	0x22ee	; 0x22ee <fputc>
    2296:	dd 20       	and	r13, r13
    2298:	a9 f7       	brne	.-22     	; 0x2284 <vfprintf+0x37e>
    229a:	06 c0       	rjmp	.+12     	; 0x22a8 <vfprintf+0x3a2>
    229c:	80 e2       	ldi	r24, 0x20	; 32
    229e:	90 e0       	ldi	r25, 0x00	; 0
    22a0:	b3 01       	movw	r22, r6
    22a2:	0e 94 77 11 	call	0x22ee	; 0x22ee <fputc>
    22a6:	ea 94       	dec	r14
    22a8:	ee 20       	and	r14, r14
    22aa:	c1 f7       	brne	.-16     	; 0x229c <vfprintf+0x396>
    22ac:	40 ce       	rjmp	.-896    	; 0x1f2e <vfprintf+0x28>
    22ae:	f3 01       	movw	r30, r6
    22b0:	86 81       	ldd	r24, Z+6	; 0x06
    22b2:	97 81       	ldd	r25, Z+7	; 0x07
    22b4:	02 c0       	rjmp	.+4      	; 0x22ba <vfprintf+0x3b4>
    22b6:	8f ef       	ldi	r24, 0xFF	; 255
    22b8:	9f ef       	ldi	r25, 0xFF	; 255
    22ba:	2d 96       	adiw	r28, 0x0d	; 13
    22bc:	e2 e1       	ldi	r30, 0x12	; 18
    22be:	0c 94 1d 12 	jmp	0x243a	; 0x243a <__epilogue_restores__>

000022c2 <strnlen_P>:
    22c2:	fc 01       	movw	r30, r24
    22c4:	05 90       	lpm	r0, Z+
    22c6:	61 50       	subi	r22, 0x01	; 1
    22c8:	70 40       	sbci	r23, 0x00	; 0
    22ca:	01 10       	cpse	r0, r1
    22cc:	d8 f7       	brcc	.-10     	; 0x22c4 <strnlen_P+0x2>
    22ce:	80 95       	com	r24
    22d0:	90 95       	com	r25
    22d2:	8e 0f       	add	r24, r30
    22d4:	9f 1f       	adc	r25, r31
    22d6:	08 95       	ret

000022d8 <strnlen>:
    22d8:	fc 01       	movw	r30, r24
    22da:	61 50       	subi	r22, 0x01	; 1
    22dc:	70 40       	sbci	r23, 0x00	; 0
    22de:	01 90       	ld	r0, Z+
    22e0:	01 10       	cpse	r0, r1
    22e2:	d8 f7       	brcc	.-10     	; 0x22da <strnlen+0x2>
    22e4:	80 95       	com	r24
    22e6:	90 95       	com	r25
    22e8:	8e 0f       	add	r24, r30
    22ea:	9f 1f       	adc	r25, r31
    22ec:	08 95       	ret

000022ee <fputc>:
    22ee:	0f 93       	push	r16
    22f0:	1f 93       	push	r17
    22f2:	cf 93       	push	r28
    22f4:	df 93       	push	r29
    22f6:	8c 01       	movw	r16, r24
    22f8:	eb 01       	movw	r28, r22
    22fa:	8b 81       	ldd	r24, Y+3	; 0x03
    22fc:	81 ff       	sbrs	r24, 1
    22fe:	1b c0       	rjmp	.+54     	; 0x2336 <fputc+0x48>
    2300:	82 ff       	sbrs	r24, 2
    2302:	0d c0       	rjmp	.+26     	; 0x231e <fputc+0x30>
    2304:	2e 81       	ldd	r18, Y+6	; 0x06
    2306:	3f 81       	ldd	r19, Y+7	; 0x07
    2308:	8c 81       	ldd	r24, Y+4	; 0x04
    230a:	9d 81       	ldd	r25, Y+5	; 0x05
    230c:	28 17       	cp	r18, r24
    230e:	39 07       	cpc	r19, r25
    2310:	64 f4       	brge	.+24     	; 0x232a <fputc+0x3c>
    2312:	e8 81       	ld	r30, Y
    2314:	f9 81       	ldd	r31, Y+1	; 0x01
    2316:	01 93       	st	Z+, r16
    2318:	f9 83       	std	Y+1, r31	; 0x01
    231a:	e8 83       	st	Y, r30
    231c:	06 c0       	rjmp	.+12     	; 0x232a <fputc+0x3c>
    231e:	e8 85       	ldd	r30, Y+8	; 0x08
    2320:	f9 85       	ldd	r31, Y+9	; 0x09
    2322:	80 2f       	mov	r24, r16
    2324:	09 95       	icall
    2326:	00 97       	sbiw	r24, 0x00	; 0
    2328:	31 f4       	brne	.+12     	; 0x2336 <fputc+0x48>
    232a:	8e 81       	ldd	r24, Y+6	; 0x06
    232c:	9f 81       	ldd	r25, Y+7	; 0x07
    232e:	01 96       	adiw	r24, 0x01	; 1
    2330:	9f 83       	std	Y+7, r25	; 0x07
    2332:	8e 83       	std	Y+6, r24	; 0x06
    2334:	02 c0       	rjmp	.+4      	; 0x233a <fputc+0x4c>
    2336:	0f ef       	ldi	r16, 0xFF	; 255
    2338:	1f ef       	ldi	r17, 0xFF	; 255
    233a:	c8 01       	movw	r24, r16
    233c:	df 91       	pop	r29
    233e:	cf 91       	pop	r28
    2340:	1f 91       	pop	r17
    2342:	0f 91       	pop	r16
    2344:	08 95       	ret

00002346 <__ultoa_invert>:
    2346:	fa 01       	movw	r30, r20
    2348:	aa 27       	eor	r26, r26
    234a:	28 30       	cpi	r18, 0x08	; 8
    234c:	51 f1       	breq	.+84     	; 0x23a2 <__ultoa_invert+0x5c>
    234e:	20 31       	cpi	r18, 0x10	; 16
    2350:	81 f1       	breq	.+96     	; 0x23b2 <__ultoa_invert+0x6c>
    2352:	e8 94       	clt
    2354:	6f 93       	push	r22
    2356:	6e 7f       	andi	r22, 0xFE	; 254
    2358:	6e 5f       	subi	r22, 0xFE	; 254
    235a:	7f 4f       	sbci	r23, 0xFF	; 255
    235c:	8f 4f       	sbci	r24, 0xFF	; 255
    235e:	9f 4f       	sbci	r25, 0xFF	; 255
    2360:	af 4f       	sbci	r26, 0xFF	; 255
    2362:	b1 e0       	ldi	r27, 0x01	; 1
    2364:	3e d0       	rcall	.+124    	; 0x23e2 <__ultoa_invert+0x9c>
    2366:	b4 e0       	ldi	r27, 0x04	; 4
    2368:	3c d0       	rcall	.+120    	; 0x23e2 <__ultoa_invert+0x9c>
    236a:	67 0f       	add	r22, r23
    236c:	78 1f       	adc	r23, r24
    236e:	89 1f       	adc	r24, r25
    2370:	9a 1f       	adc	r25, r26
    2372:	a1 1d       	adc	r26, r1
    2374:	68 0f       	add	r22, r24
    2376:	79 1f       	adc	r23, r25
    2378:	8a 1f       	adc	r24, r26
    237a:	91 1d       	adc	r25, r1
    237c:	a1 1d       	adc	r26, r1
    237e:	6a 0f       	add	r22, r26
    2380:	71 1d       	adc	r23, r1
    2382:	81 1d       	adc	r24, r1
    2384:	91 1d       	adc	r25, r1
    2386:	a1 1d       	adc	r26, r1
    2388:	20 d0       	rcall	.+64     	; 0x23ca <__ultoa_invert+0x84>
    238a:	09 f4       	brne	.+2      	; 0x238e <__ultoa_invert+0x48>
    238c:	68 94       	set
    238e:	3f 91       	pop	r19
    2390:	2a e0       	ldi	r18, 0x0A	; 10
    2392:	26 9f       	mul	r18, r22
    2394:	11 24       	eor	r1, r1
    2396:	30 19       	sub	r19, r0
    2398:	30 5d       	subi	r19, 0xD0	; 208
    239a:	31 93       	st	Z+, r19
    239c:	de f6       	brtc	.-74     	; 0x2354 <__ultoa_invert+0xe>
    239e:	cf 01       	movw	r24, r30
    23a0:	08 95       	ret
    23a2:	46 2f       	mov	r20, r22
    23a4:	47 70       	andi	r20, 0x07	; 7
    23a6:	40 5d       	subi	r20, 0xD0	; 208
    23a8:	41 93       	st	Z+, r20
    23aa:	b3 e0       	ldi	r27, 0x03	; 3
    23ac:	0f d0       	rcall	.+30     	; 0x23cc <__ultoa_invert+0x86>
    23ae:	c9 f7       	brne	.-14     	; 0x23a2 <__ultoa_invert+0x5c>
    23b0:	f6 cf       	rjmp	.-20     	; 0x239e <__ultoa_invert+0x58>
    23b2:	46 2f       	mov	r20, r22
    23b4:	4f 70       	andi	r20, 0x0F	; 15
    23b6:	40 5d       	subi	r20, 0xD0	; 208
    23b8:	4a 33       	cpi	r20, 0x3A	; 58
    23ba:	18 f0       	brcs	.+6      	; 0x23c2 <__ultoa_invert+0x7c>
    23bc:	49 5d       	subi	r20, 0xD9	; 217
    23be:	31 fd       	sbrc	r19, 1
    23c0:	40 52       	subi	r20, 0x20	; 32
    23c2:	41 93       	st	Z+, r20
    23c4:	02 d0       	rcall	.+4      	; 0x23ca <__ultoa_invert+0x84>
    23c6:	a9 f7       	brne	.-22     	; 0x23b2 <__ultoa_invert+0x6c>
    23c8:	ea cf       	rjmp	.-44     	; 0x239e <__ultoa_invert+0x58>
    23ca:	b4 e0       	ldi	r27, 0x04	; 4
    23cc:	a6 95       	lsr	r26
    23ce:	97 95       	ror	r25
    23d0:	87 95       	ror	r24
    23d2:	77 95       	ror	r23
    23d4:	67 95       	ror	r22
    23d6:	ba 95       	dec	r27
    23d8:	c9 f7       	brne	.-14     	; 0x23cc <__ultoa_invert+0x86>
    23da:	00 97       	sbiw	r24, 0x00	; 0
    23dc:	61 05       	cpc	r22, r1
    23de:	71 05       	cpc	r23, r1
    23e0:	08 95       	ret
    23e2:	9b 01       	movw	r18, r22
    23e4:	ac 01       	movw	r20, r24
    23e6:	0a 2e       	mov	r0, r26
    23e8:	06 94       	lsr	r0
    23ea:	57 95       	ror	r21
    23ec:	47 95       	ror	r20
    23ee:	37 95       	ror	r19
    23f0:	27 95       	ror	r18
    23f2:	ba 95       	dec	r27
    23f4:	c9 f7       	brne	.-14     	; 0x23e8 <__ultoa_invert+0xa2>
    23f6:	62 0f       	add	r22, r18
    23f8:	73 1f       	adc	r23, r19
    23fa:	84 1f       	adc	r24, r20
    23fc:	95 1f       	adc	r25, r21
    23fe:	a0 1d       	adc	r26, r0
    2400:	08 95       	ret

00002402 <__prologue_saves__>:
    2402:	2f 92       	push	r2
    2404:	3f 92       	push	r3
    2406:	4f 92       	push	r4
    2408:	5f 92       	push	r5
    240a:	6f 92       	push	r6
    240c:	7f 92       	push	r7
    240e:	8f 92       	push	r8
    2410:	9f 92       	push	r9
    2412:	af 92       	push	r10
    2414:	bf 92       	push	r11
    2416:	cf 92       	push	r12
    2418:	df 92       	push	r13
    241a:	ef 92       	push	r14
    241c:	ff 92       	push	r15
    241e:	0f 93       	push	r16
    2420:	1f 93       	push	r17
    2422:	cf 93       	push	r28
    2424:	df 93       	push	r29
    2426:	cd b7       	in	r28, 0x3d	; 61
    2428:	de b7       	in	r29, 0x3e	; 62
    242a:	ca 1b       	sub	r28, r26
    242c:	db 0b       	sbc	r29, r27
    242e:	0f b6       	in	r0, 0x3f	; 63
    2430:	f8 94       	cli
    2432:	de bf       	out	0x3e, r29	; 62
    2434:	0f be       	out	0x3f, r0	; 63
    2436:	cd bf       	out	0x3d, r28	; 61
    2438:	09 94       	ijmp

0000243a <__epilogue_restores__>:
    243a:	2a 88       	ldd	r2, Y+18	; 0x12
    243c:	39 88       	ldd	r3, Y+17	; 0x11
    243e:	48 88       	ldd	r4, Y+16	; 0x10
    2440:	5f 84       	ldd	r5, Y+15	; 0x0f
    2442:	6e 84       	ldd	r6, Y+14	; 0x0e
    2444:	7d 84       	ldd	r7, Y+13	; 0x0d
    2446:	8c 84       	ldd	r8, Y+12	; 0x0c
    2448:	9b 84       	ldd	r9, Y+11	; 0x0b
    244a:	aa 84       	ldd	r10, Y+10	; 0x0a
    244c:	b9 84       	ldd	r11, Y+9	; 0x09
    244e:	c8 84       	ldd	r12, Y+8	; 0x08
    2450:	df 80       	ldd	r13, Y+7	; 0x07
    2452:	ee 80       	ldd	r14, Y+6	; 0x06
    2454:	fd 80       	ldd	r15, Y+5	; 0x05
    2456:	0c 81       	ldd	r16, Y+4	; 0x04
    2458:	1b 81       	ldd	r17, Y+3	; 0x03
    245a:	aa 81       	ldd	r26, Y+2	; 0x02
    245c:	b9 81       	ldd	r27, Y+1	; 0x01
    245e:	ce 0f       	add	r28, r30
    2460:	d1 1d       	adc	r29, r1
    2462:	0f b6       	in	r0, 0x3f	; 63
    2464:	f8 94       	cli
    2466:	de bf       	out	0x3e, r29	; 62
    2468:	0f be       	out	0x3f, r0	; 63
    246a:	cd bf       	out	0x3d, r28	; 61
    246c:	ed 01       	movw	r28, r26
    246e:	08 95       	ret

00002470 <_exit>:
    2470:	f8 94       	cli

00002472 <__stop_program>:
    2472:	ff cf       	rjmp	.-2      	; 0x2472 <__stop_program>
