#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Mon Oct 14 15:01:27 2019
# Process ID: 4488
# Current directory: C:/Users/adam/Documents/Quantaser_RP_FPGA/kalman_sim/kalman_sim.runs/synth_1
# Command line: vivado.exe -log kalman.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source kalman.tcl
# Log file: C:/Users/adam/Documents/Quantaser_RP_FPGA/kalman_sim/kalman_sim.runs/synth_1/kalman.vds
# Journal file: C:/Users/adam/Documents/Quantaser_RP_FPGA/kalman_sim/kalman_sim.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source kalman.tcl -notrace
Command: synth_design -top kalman -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010-clg400'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14848 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 339.563 ; gain = 79.988
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'kalman' [C:/Users/adam/Documents/Quantaser_RP_FPGA/kalman_sim/kalman_sim.srcs/sources_1/new/kalman.v:3]
INFO: [Synth 8-638] synthesizing module 'ODDR' [D:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:25650]
INFO: [Synth 8-256] done synthesizing module 'ODDR' (1#1) [D:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:25650]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/adam/Documents/Quantaser_RP_FPGA/kalman_sim/kalman_sim.srcs/sources_1/new/kalman.v:135]
INFO: [Synth 8-638] synthesizing module 'IBUFDS' [D:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14485]
INFO: [Synth 8-256] done synthesizing module 'IBUFDS' (2#1) [D:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14485]
INFO: [Synth 8-638] synthesizing module 'red_pitaya_pll' [C:/Users/adam/Documents/Quantaser_RP_FPGA/kalman_sim/kalman_sim.srcs/sources_1/new/red_pitaya_pll.sv:13]
INFO: [Synth 8-638] synthesizing module 'PLLE2_ADV' [D:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:33019]
INFO: [Synth 8-256] done synthesizing module 'PLLE2_ADV' (3#1) [D:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:33019]
INFO: [Synth 8-256] done synthesizing module 'red_pitaya_pll' (4#1) [C:/Users/adam/Documents/Quantaser_RP_FPGA/kalman_sim/kalman_sim.srcs/sources_1/new/red_pitaya_pll.sv:13]
INFO: [Synth 8-638] synthesizing module 'BUFG' [D:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (5#1) [D:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'adder' [c:/Users/adam/Documents/Quantaser_RP_FPGA/kalman_sim/kalman_sim.srcs/sources_1/ip/adder/synth/adder.vhd:69]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_10' declared at 'c:/Users/adam/Documents/Quantaser_RP_FPGA/kalman_sim/kalman_sim.srcs/sources_1/ip/adder3/hdl/c_addsub_v12_0_vh_rfs.vhd:7026' bound to instance 'U0' of component 'c_addsub_v12_0_10' [c:/Users/adam/Documents/Quantaser_RP_FPGA/kalman_sim/kalman_sim.srcs/sources_1/ip/adder/synth/adder.vhd:130]
INFO: [Synth 8-256] done synthesizing module 'adder' (12#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/kalman_sim/kalman_sim.srcs/sources_1/ip/adder/synth/adder.vhd:69]
INFO: [Synth 8-638] synthesizing module 'adder2' [c:/Users/adam/Documents/Quantaser_RP_FPGA/kalman_sim/kalman_sim.srcs/sources_1/ip/adder2/synth/adder2.vhd:69]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_10' declared at 'c:/Users/adam/Documents/Quantaser_RP_FPGA/kalman_sim/kalman_sim.srcs/sources_1/ip/adder3/hdl/c_addsub_v12_0_vh_rfs.vhd:7026' bound to instance 'U0' of component 'c_addsub_v12_0_10' [c:/Users/adam/Documents/Quantaser_RP_FPGA/kalman_sim/kalman_sim.srcs/sources_1/ip/adder2/synth/adder2.vhd:130]
INFO: [Synth 8-256] done synthesizing module 'adder2' (13#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/kalman_sim/kalman_sim.srcs/sources_1/ip/adder2/synth/adder2.vhd:69]
WARNING: [Synth 8-689] width (16) of port connection 'S' does not match port width (15) of module 'adder2' [C:/Users/adam/Documents/Quantaser_RP_FPGA/kalman_sim/kalman_sim.srcs/sources_1/new/kalman.v:228]
INFO: [Synth 8-638] synthesizing module 'divider' [c:/Users/adam/Documents/Quantaser_RP_FPGA/kalman_sim/kalman_sim.srcs/sources_1/ip/divider/synth/divider.vhd:72]
INFO: [Synth 8-3491] module 'div_gen_v5_1_11' declared at 'c:/Users/adam/Documents/Quantaser_RP_FPGA/kalman_sim/kalman_sim.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:13849' bound to instance 'U0' of component 'div_gen_v5_1_11' [c:/Users/adam/Documents/Quantaser_RP_FPGA/kalman_sim/kalman_sim.srcs/sources_1/ip/divider/synth/divider.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'divider' (23#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/kalman_sim/kalman_sim.srcs/sources_1/ip/divider/synth/divider.vhd:72]
WARNING: [Synth 8-689] width (14) of port connection 's_axis_dividend_tdata' does not match port width (32) of module 'divider' [C:/Users/adam/Documents/Quantaser_RP_FPGA/kalman_sim/kalman_sim.srcs/sources_1/new/kalman.v:237]
INFO: [Synth 8-638] synthesizing module 'subtractor' [c:/Users/adam/Documents/Quantaser_RP_FPGA/kalman_sim/kalman_sim.srcs/sources_1/ip/subtractor/synth/subtractor.vhd:69]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_10' declared at 'c:/Users/adam/Documents/Quantaser_RP_FPGA/kalman_sim/kalman_sim.srcs/sources_1/ip/adder3/hdl/c_addsub_v12_0_vh_rfs.vhd:7026' bound to instance 'U0' of component 'c_addsub_v12_0_10' [c:/Users/adam/Documents/Quantaser_RP_FPGA/kalman_sim/kalman_sim.srcs/sources_1/ip/subtractor/synth/subtractor.vhd:130]
INFO: [Synth 8-256] done synthesizing module 'subtractor' (24#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/kalman_sim/kalman_sim.srcs/sources_1/ip/subtractor/synth/subtractor.vhd:69]
INFO: [Synth 8-638] synthesizing module 'multipler' [c:/Users/adam/Documents/Quantaser_RP_FPGA/kalman_sim/kalman_sim.srcs/sources_1/ip/multipler/synth/multipler.vhd:69]
WARNING: [Synth 8-5640] Port 'zero_detect' is missing in component declaration [c:/Users/adam/Documents/Quantaser_RP_FPGA/kalman_sim/kalman_sim.srcs/sources_1/ip/multipler/synth/multipler.vhd:72]
WARNING: [Synth 8-5640] Port 'pcasc' is missing in component declaration [c:/Users/adam/Documents/Quantaser_RP_FPGA/kalman_sim/kalman_sim.srcs/sources_1/ip/multipler/synth/multipler.vhd:72]
INFO: [Synth 8-3491] module 'mult_gen_v12_0_12' declared at 'c:/Users/adam/Documents/Quantaser_RP_FPGA/kalman_sim/kalman_sim.srcs/sources_1/ip/divider3/hdl/mult_gen_v12_0_vh_rfs.vhd:21013' bound to instance 'U0' of component 'mult_gen_v12_0_12' [c:/Users/adam/Documents/Quantaser_RP_FPGA/kalman_sim/kalman_sim.srcs/sources_1/ip/multipler/synth/multipler.vhd:117]
INFO: [Synth 8-256] done synthesizing module 'multipler' (29#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/kalman_sim/kalman_sim.srcs/sources_1/ip/multipler/synth/multipler.vhd:69]
INFO: [Synth 8-638] synthesizing module 'divider2' [c:/Users/adam/Documents/Quantaser_RP_FPGA/kalman_sim/kalman_sim.srcs/sources_1/ip/divider2/synth/divider2.vhd:72]
INFO: [Synth 8-3491] module 'div_gen_v5_1_11' declared at 'c:/Users/adam/Documents/Quantaser_RP_FPGA/kalman_sim/kalman_sim.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:13849' bound to instance 'U0' of component 'div_gen_v5_1_11' [c:/Users/adam/Documents/Quantaser_RP_FPGA/kalman_sim/kalman_sim.srcs/sources_1/ip/divider2/synth/divider2.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'divider2' (32#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/kalman_sim/kalman_sim.srcs/sources_1/ip/divider2/synth/divider2.vhd:72]
WARNING: [Synth 8-689] width (46) of port connection 's_axis_dividend_tdata' does not match port width (32) of module 'divider2' [C:/Users/adam/Documents/Quantaser_RP_FPGA/kalman_sim/kalman_sim.srcs/sources_1/new/kalman.v:265]
INFO: [Synth 8-638] synthesizing module 'subtractor2' [c:/Users/adam/Documents/Quantaser_RP_FPGA/kalman_sim/kalman_sim.srcs/sources_1/ip/subtractor2/synth/subtractor2.vhd:69]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_10' declared at 'c:/Users/adam/Documents/Quantaser_RP_FPGA/kalman_sim/kalman_sim.srcs/sources_1/ip/adder3/hdl/c_addsub_v12_0_vh_rfs.vhd:7026' bound to instance 'U0' of component 'c_addsub_v12_0_10' [c:/Users/adam/Documents/Quantaser_RP_FPGA/kalman_sim/kalman_sim.srcs/sources_1/ip/subtractor2/synth/subtractor2.vhd:130]
INFO: [Synth 8-256] done synthesizing module 'subtractor2' (33#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/kalman_sim/kalman_sim.srcs/sources_1/ip/subtractor2/synth/subtractor2.vhd:69]
INFO: [Synth 8-638] synthesizing module 'multiplier2' [c:/Users/adam/Documents/Quantaser_RP_FPGA/kalman_sim/kalman_sim.srcs/sources_1/ip/multiplier2/synth/multiplier2.vhd:69]
WARNING: [Synth 8-5640] Port 'zero_detect' is missing in component declaration [c:/Users/adam/Documents/Quantaser_RP_FPGA/kalman_sim/kalman_sim.srcs/sources_1/ip/multiplier2/synth/multiplier2.vhd:72]
WARNING: [Synth 8-5640] Port 'pcasc' is missing in component declaration [c:/Users/adam/Documents/Quantaser_RP_FPGA/kalman_sim/kalman_sim.srcs/sources_1/ip/multiplier2/synth/multiplier2.vhd:72]
INFO: [Synth 8-3491] module 'mult_gen_v12_0_12' declared at 'c:/Users/adam/Documents/Quantaser_RP_FPGA/kalman_sim/kalman_sim.srcs/sources_1/ip/divider3/hdl/mult_gen_v12_0_vh_rfs.vhd:21013' bound to instance 'U0' of component 'mult_gen_v12_0_12' [c:/Users/adam/Documents/Quantaser_RP_FPGA/kalman_sim/kalman_sim.srcs/sources_1/ip/multiplier2/synth/multiplier2.vhd:117]
INFO: [Synth 8-256] done synthesizing module 'multiplier2' (34#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/kalman_sim/kalman_sim.srcs/sources_1/ip/multiplier2/synth/multiplier2.vhd:69]
WARNING: [Synth 8-689] width (47) of port connection 'P' does not match port width (46) of module 'multiplier2' [C:/Users/adam/Documents/Quantaser_RP_FPGA/kalman_sim/kalman_sim.srcs/sources_1/new/kalman.v:284]
INFO: [Synth 8-638] synthesizing module 'divider3' [c:/Users/adam/Documents/Quantaser_RP_FPGA/kalman_sim/kalman_sim.srcs/sources_1/ip/divider3/synth/divider3.vhd:72]
INFO: [Synth 8-3491] module 'div_gen_v5_1_11' declared at 'c:/Users/adam/Documents/Quantaser_RP_FPGA/kalman_sim/kalman_sim.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:13849' bound to instance 'U0' of component 'div_gen_v5_1_11' [c:/Users/adam/Documents/Quantaser_RP_FPGA/kalman_sim/kalman_sim.srcs/sources_1/ip/divider3/synth/divider3.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'divider3' (35#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/kalman_sim/kalman_sim.srcs/sources_1/ip/divider3/synth/divider3.vhd:72]
WARNING: [Synth 8-689] width (47) of port connection 's_axis_dividend_tdata' does not match port width (32) of module 'divider3' [C:/Users/adam/Documents/Quantaser_RP_FPGA/kalman_sim/kalman_sim.srcs/sources_1/new/kalman.v:293]
INFO: [Synth 8-638] synthesizing module 'adder3' [c:/Users/adam/Documents/Quantaser_RP_FPGA/kalman_sim/kalman_sim.srcs/sources_1/ip/adder3/synth/adder3.vhd:69]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_10' declared at 'c:/Users/adam/Documents/Quantaser_RP_FPGA/kalman_sim/kalman_sim.srcs/sources_1/ip/adder3/hdl/c_addsub_v12_0_vh_rfs.vhd:7026' bound to instance 'U0' of component 'c_addsub_v12_0_10' [c:/Users/adam/Documents/Quantaser_RP_FPGA/kalman_sim/kalman_sim.srcs/sources_1/ip/adder3/synth/adder3.vhd:130]
INFO: [Synth 8-256] done synthesizing module 'adder3' (36#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/kalman_sim/kalman_sim.srcs/sources_1/ip/adder3/synth/adder3.vhd:69]
WARNING: [Synth 8-6014] Unused sequential element x_apo_cnt_reg was removed.  [C:/Users/adam/Documents/Quantaser_RP_FPGA/kalman_sim/kalman_sim.srcs/sources_1/new/kalman.v:329]
WARNING: [Synth 8-6014] Unused sequential element x_apo_est_r_reg was removed.  [C:/Users/adam/Documents/Quantaser_RP_FPGA/kalman_sim/kalman_sim.srcs/sources_1/new/kalman.v:335]
WARNING: [Synth 8-3848] Net dac_b_sum in module/entity kalman does not have driver. [C:/Users/adam/Documents/Quantaser_RP_FPGA/kalman_sim/kalman_sim.srcs/sources_1/new/kalman.v:89]
WARNING: [Synth 8-3848] Net dac_rst in module/entity kalman does not have driver. [C:/Users/adam/Documents/Quantaser_RP_FPGA/kalman_sim/kalman_sim.srcs/sources_1/new/kalman.v:109]
INFO: [Synth 8-256] done synthesizing module 'kalman' (37#1) [C:/Users/adam/Documents/Quantaser_RP_FPGA/kalman_sim/kalman_sim.srcs/sources_1/new/kalman.v:3]
WARNING: [Synth 8-3917] design kalman has port adc_clk_o[1] driven by constant 1
WARNING: [Synth 8-3917] design kalman has port adc_clk_o[0] driven by constant 0
WARNING: [Synth 8-3917] design kalman has port adc_cdcs_o driven by constant 1
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_3_viv__parameterized3 has unconnected port AINIT
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_3_viv__parameterized3 has unconnected port ACLR
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_3_viv__parameterized3 has unconnected port ASET
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_3_viv__parameterized3 has unconnected port SINIT
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_3_viv__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_3_viv__parameterized3 has unconnected port SSET
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_lut6_legacy__parameterized7 has unconnected port add
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_lut6_legacy__parameterized7 has unconnected port c_in
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_lut6_legacy__parameterized7 has unconnected port bypass
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_lut6_legacy__parameterized7 has unconnected port sclr
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_lut6_legacy__parameterized7 has unconnected port sset
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_lut6_legacy__parameterized7 has unconnected port sinit
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_legacy__parameterized7 has unconnected port c_in
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_legacy__parameterized7 has unconnected port b_in
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_legacy__parameterized7 has unconnected port a_signed
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_legacy__parameterized7 has unconnected port b_signed
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_viv__parameterized7 has unconnected port C_IN
WARNING: [Synth 8-3331] design c_twos_comp_viv__parameterized1 has unconnected port aclr
WARNING: [Synth 8-3331] design c_twos_comp_viv__parameterized1 has unconnected port aset
WARNING: [Synth 8-3331] design c_twos_comp_viv__parameterized1 has unconnected port ainit
WARNING: [Synth 8-3331] design c_twos_comp_viv__parameterized1 has unconnected port sclr
WARNING: [Synth 8-3331] design c_twos_comp_viv__parameterized1 has unconnected port sset
WARNING: [Synth 8-3331] design c_twos_comp_viv__parameterized1 has unconnected port sinit
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized208 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized208 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized208 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized5 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized5 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized5 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized136 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized136 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized136 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized199 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized199 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized199 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized274 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized274 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized274 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized270 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized270 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized270 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized120 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized120 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized120 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized266 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized266 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized266 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized191 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized191 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized191 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized262 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized262 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized262 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized104 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized104 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized104 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized258 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized258 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized258 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized254 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized254 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized254 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized183 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized183 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized183 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized88 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized88 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized88 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized250 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized250 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized250 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized246 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized246 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized246 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized7 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized7 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized7 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized242 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized242 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized242 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized238 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized238 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized238 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized234 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized234 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized234 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized61 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized61 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized61 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized171 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized171 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized171 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized230 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized230 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized230 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized226 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized226 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized226 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized45 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized45 has unconnected port SSET
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 472.820 ; gain = 213.246
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 472.820 ; gain = 213.246
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 7041 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/adam/Documents/Quantaser_RP_FPGA/kalman_sim/kalman_sim.srcs/constrs_1/new/kal.xdc]
Finished Parsing XDC File [C:/Users/adam/Documents/Quantaser_RP_FPGA/kalman_sim/kalman_sim.srcs/constrs_1/new/kal.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/adam/Documents/Quantaser_RP_FPGA/kalman_sim/kalman_sim.srcs/constrs_1/new/kal.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/kalman_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/kalman_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/adam/Documents/Quantaser_RP_FPGA/kalman_sim/kalman_sim.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/adam/Documents/Quantaser_RP_FPGA/kalman_sim/kalman_sim.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 462 instances were transformed.
  MULT_AND => LUT2: 462 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 746.043 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 746.043 ; gain = 486.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 746.043 ; gain = 486.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for K_post_error. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for P_apri_est_1_K. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for P_apri_est_R. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for P_apri_est_R_P_apri_est. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for _1_K. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for p_apo_est_shifted_Q. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for shifted_K_post_error. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x_apri_est_shifted_K_post_error. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for your_instance_name. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for z_measured_x_apri_est. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 746.043 ; gain = 486.469
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'SM_diff_reg' in module 'kalman'
WARNING: [Synth 8-6014] Unused sequential element SM_diff_reg was removed.  [C:/Users/adam/Documents/Quantaser_RP_FPGA/kalman_sim/kalman_sim.srcs/sources_1/new/kalman.v:135]
INFO: [Synth 8-5545] ROM "mod_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mod_stat" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "measure" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ladder_start_strobe" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "SM_diff" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "SM_diff" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element initial_cnt_reg was removed.  [C:/Users/adam/Documents/Quantaser_RP_FPGA/kalman_sim/kalman_sim.srcs/sources_1/new/kalman.v:143]
WARNING: [Synth 8-6014] Unused sequential element SM_diff_reg was removed.  [C:/Users/adam/Documents/Quantaser_RP_FPGA/kalman_sim/kalman_sim.srcs/sources_1/new/kalman.v:135]
WARNING: [Synth 8-6014] Unused sequential element SM_diff_reg was removed.  [C:/Users/adam/Documents/Quantaser_RP_FPGA/kalman_sim/kalman_sim.srcs/sources_1/new/kalman.v:135]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              000
                 iSTATE0 |                              001 |                              001
                 iSTATE1 |                              010 |                              010
                 iSTATE2 |                              011 |                              011
                 iSTATE3 |                              100 |                              100
                 iSTATE4 |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'SM_diff_reg' using encoding 'sequential' in module 'kalman'
WARNING: [Synth 8-6014] Unused sequential element SM_diff_reg was removed.  [C:/Users/adam/Documents/Quantaser_RP_FPGA/kalman_sim/kalman_sim.srcs/sources_1/new/kalman.v:135]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 746.043 ; gain = 486.469
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'P_apri_est_R_P_apri_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs' (xbip_pipe_v3_0_3_viv__parameterized19) to 'P_apri_est_R_P_apri_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs'
INFO: [Synth 8-223] decloning instance 'P_apri_est_R_P_apri_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs' (xbip_pipe_v3_0_3_viv__parameterized19) to 'P_apri_est_R_P_apri_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs'
INFO: [Synth 8-223] decloning instance 'P_apri_est_R_P_apri_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs' (xbip_pipe_v3_0_3_viv__parameterized19) to 'P_apri_est_R_P_apri_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs'
INFO: [Synth 8-223] decloning instance 'P_apri_est_R_P_apri_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs' (xbip_pipe_v3_0_3_viv__parameterized19) to 'P_apri_est_R_P_apri_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs'
INFO: [Synth 8-223] decloning instance 'P_apri_est_R_P_apri_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs' (xbip_pipe_v3_0_3_viv__parameterized19) to 'P_apri_est_R_P_apri_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs'
INFO: [Synth 8-223] decloning instance 'P_apri_est_R_P_apri_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs' (xbip_pipe_v3_0_3_viv__parameterized19) to 'P_apri_est_R_P_apri_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs'
INFO: [Synth 8-223] decloning instance 'P_apri_est_R_P_apri_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs' (xbip_pipe_v3_0_3_viv__parameterized19) to 'P_apri_est_R_P_apri_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs'
INFO: [Synth 8-223] decloning instance 'P_apri_est_R_P_apri_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs' (xbip_pipe_v3_0_3_viv__parameterized19) to 'P_apri_est_R_P_apri_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[16].divisor_gen.divisor_dc1.del_divisor_msbs'
INFO: [Synth 8-223] decloning instance 'P_apri_est_R_P_apri_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs' (xbip_pipe_v3_0_3_viv__parameterized19) to 'P_apri_est_R_P_apri_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs'
INFO: [Synth 8-223] decloning instance 'P_apri_est_R_P_apri_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].divisor_gen.divisor_dc1.del_divisor_msbs' (xbip_pipe_v3_0_3_viv__parameterized19) to 'P_apri_est_R_P_apri_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].divisor_gen.divisor_dc1.del_divisor_msbs'
INFO: [Synth 8-223] decloning instance 'P_apri_est_R_P_apri_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].divisor_gen.divisor_dc1.del_divisor_msbs' (xbip_pipe_v3_0_3_viv__parameterized19) to 'P_apri_est_R_P_apri_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs'
INFO: [Synth 8-223] decloning instance 'P_apri_est_R_P_apri_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[25].divisor_gen.divisor_dc1.del_divisor_msbs' (xbip_pipe_v3_0_3_viv__parameterized19) to 'P_apri_est_R_P_apri_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[26].divisor_gen.divisor_dc1.del_divisor_msbs'
INFO: [Synth 8-223] decloning instance 'P_apri_est_R_P_apri_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[25].divisor_gen.divisor_dc1.del_divisor_msbs' (xbip_pipe_v3_0_3_viv__parameterized19) to 'P_apri_est_R_P_apri_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[27].divisor_gen.divisor_dc1.del_divisor_msbs'
INFO: [Synth 8-223] decloning instance 'P_apri_est_R_P_apri_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[29].divisor_gen.divisor_dc1.del_divisor_msbs' (xbip_pipe_v3_0_3_viv__parameterized19) to 'P_apri_est_R_P_apri_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[30].divisor_gen.divisor_dc1.del_divisor_msbs'
INFO: [Synth 8-223] decloning instance 'P_apri_est_R_P_apri_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[29].divisor_gen.divisor_dc1.del_divisor_msbs' (xbip_pipe_v3_0_3_viv__parameterized19) to 'P_apri_est_R_P_apri_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].divisor_gen.divisor_dc1.del_divisor_msbs'
INFO: [Synth 8-223] decloning instance 'your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs' (xbip_pipe_v3_0_3_viv__parameterized151) to 'your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs'
INFO: [Synth 8-223] decloning instance 'your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs' (xbip_pipe_v3_0_3_viv__parameterized151) to 'your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs'
INFO: [Synth 8-223] decloning instance 'your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs' (xbip_pipe_v3_0_3_viv__parameterized151) to 'your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs'
INFO: [Synth 8-223] decloning instance 'your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs' (xbip_pipe_v3_0_3_viv__parameterized151) to 'your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs'
INFO: [Synth 8-223] decloning instance 'your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs' (xbip_pipe_v3_0_3_viv__parameterized151) to 'your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs'
INFO: [Synth 8-223] decloning instance 'your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs' (xbip_pipe_v3_0_3_viv__parameterized151) to 'your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs'
INFO: [Synth 8-223] decloning instance 'your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs' (xbip_pipe_v3_0_3_viv__parameterized151) to 'your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs'
INFO: [Synth 8-223] decloning instance 'your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs' (xbip_pipe_v3_0_3_viv__parameterized151) to 'your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs'
INFO: [Synth 8-223] decloning instance 'your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs' (xbip_pipe_v3_0_3_viv__parameterized151) to 'your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[16].divisor_gen.divisor_dc1.del_divisor_msbs'
INFO: [Synth 8-223] decloning instance 'your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs' (xbip_pipe_v3_0_3_viv__parameterized151) to 'your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs'
INFO: [Synth 8-223] decloning instance 'your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs' (xbip_pipe_v3_0_3_viv__parameterized151) to 'your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].divisor_gen.divisor_dc1.del_divisor_msbs'
INFO: [Synth 8-223] decloning instance 'your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].divisor_gen.divisor_dc1.del_divisor_msbs' (xbip_pipe_v3_0_3_viv__parameterized151) to 'your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs'
INFO: [Synth 8-223] decloning instance 'your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].divisor_gen.divisor_dc1.del_divisor_msbs' (xbip_pipe_v3_0_3_viv__parameterized151) to 'your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs'
INFO: [Synth 8-223] decloning instance 'your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].divisor_gen.divisor_dc1.del_divisor_msbs' (xbip_pipe_v3_0_3_viv__parameterized151) to 'your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[25].divisor_gen.divisor_dc1.del_divisor_msbs'
INFO: [Synth 8-223] decloning instance 'your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[27].divisor_gen.divisor_dc1.del_divisor_msbs' (xbip_pipe_v3_0_3_viv__parameterized151) to 'your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[28].divisor_gen.divisor_dc1.del_divisor_msbs'
INFO: [Synth 8-223] decloning instance 'your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[27].divisor_gen.divisor_dc1.del_divisor_msbs' (xbip_pipe_v3_0_3_viv__parameterized151) to 'your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[29].divisor_gen.divisor_dc1.del_divisor_msbs'
INFO: [Synth 8-223] decloning instance 'your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[27].divisor_gen.divisor_dc1.del_divisor_msbs' (xbip_pipe_v3_0_3_viv__parameterized151) to 'your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[30].divisor_gen.divisor_dc1.del_divisor_msbs'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "mod_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mod_stat" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element initial_cnt_reg was removed.  [C:/Users/adam/Documents/Quantaser_RP_FPGA/kalman_sim/kalman_sim.srcs/sources_1/new/kalman.v:143]
WARNING: [Synth 8-3917] design kalman has port adc_clk_o[1] driven by constant 1
WARNING: [Synth 8-3917] design kalman has port adc_clk_o[0] driven by constant 0
WARNING: [Synth 8-3917] design kalman has port adc_cdcs_o driven by constant 1
INFO: [Synth 8-3886] merging instance 'dac_dat_b_reg[0]' (FD) to 'dac_dat_b_reg[12]'
INFO: [Synth 8-3886] merging instance 'dac_dat_b_reg[1]' (FD) to 'dac_dat_b_reg[12]'
INFO: [Synth 8-3886] merging instance 'dac_dat_b_reg[2]' (FD) to 'dac_dat_b_reg[12]'
INFO: [Synth 8-3886] merging instance 'dac_dat_b_reg[3]' (FD) to 'dac_dat_b_reg[12]'
INFO: [Synth 8-3886] merging instance 'dac_dat_b_reg[4]' (FD) to 'dac_dat_b_reg[12]'
INFO: [Synth 8-3886] merging instance 'dac_dat_b_reg[5]' (FD) to 'dac_dat_b_reg[12]'
INFO: [Synth 8-3886] merging instance 'dac_dat_b_reg[6]' (FD) to 'dac_dat_b_reg[12]'
INFO: [Synth 8-3886] merging instance 'dac_dat_b_reg[7]' (FD) to 'dac_dat_b_reg[12]'
INFO: [Synth 8-3886] merging instance 'dac_dat_b_reg[8]' (FD) to 'dac_dat_b_reg[12]'
INFO: [Synth 8-3886] merging instance 'dac_dat_b_reg[9]' (FD) to 'dac_dat_b_reg[12]'
INFO: [Synth 8-3886] merging instance 'dac_dat_b_reg[10]' (FD) to 'dac_dat_b_reg[12]'
INFO: [Synth 8-3886] merging instance 'dac_dat_b_reg[11]' (FD) to 'dac_dat_b_reg[12]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\dac_dat_b_reg[12] )
INFO: [Synth 8-3886] merging instance 'dac_dat_a_reg[13]' (FD) to 'dac_dat_b_reg[13]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dac_dat_b_reg[13] )
WARNING: [Synth 8-3332] Sequential element (dac_dat_b_reg[12]) is unused and will be removed from module kalman.
WARNING: [Synth 8-3332] Sequential element (dac_dat_b_reg[13]) is unused and will be removed from module kalman.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][50]) is unused and will be removed from module mult_gen_v12_0_12_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][49]) is unused and will be removed from module mult_gen_v12_0_12_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][48]) is unused and will be removed from module mult_gen_v12_0_12_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][47]) is unused and will be removed from module mult_gen_v12_0_12_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][46]) is unused and will be removed from module mult_gen_v12_0_12_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][50]) is unused and will be removed from module mult_gen_v12_0_12_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][49]) is unused and will be removed from module mult_gen_v12_0_12_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][48]) is unused and will be removed from module mult_gen_v12_0_12_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][47]) is unused and will be removed from module mult_gen_v12_0_12_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][46]) is unused and will be removed from module mult_gen_v12_0_12_viv__parameterized1.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 746.043 ; gain = 486.469
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 746.043 ; gain = 486.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:57 ; elapsed = 00:01:00 . Memory (MB): peak = 746.043 ; gain = 486.469
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:00 ; elapsed = 00:01:03 . Memory (MB): peak = 746.043 ; gain = 486.469
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:01 ; elapsed = 00:01:04 . Memory (MB): peak = 746.043 ; gain = 486.469
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:01 ; elapsed = 00:01:04 . Memory (MB): peak = 746.043 ; gain = 486.469
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:03 ; elapsed = 00:01:06 . Memory (MB): peak = 746.043 ; gain = 486.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:03 ; elapsed = 00:01:06 . Memory (MB): peak = 746.043 ; gain = 486.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:04 ; elapsed = 00:01:06 . Memory (MB): peak = 746.043 ; gain = 486.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:04 ; elapsed = 00:01:06 . Memory (MB): peak = 746.043 ; gain = 486.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     6|
|2     |CARRY4    |   192|
|3     |LUT1      |   317|
|4     |LUT2      |   998|
|5     |LUT3      |  2597|
|6     |LUT4      |   452|
|7     |LUT5      |    72|
|8     |LUT6      |     4|
|9     |MULT_AND  |   460|
|10    |MUXCY     |  3270|
|11    |ODDR      |    18|
|12    |PLLE2_ADV |     1|
|13    |SRL16E    |     4|
|14    |SRLC32E   |     6|
|15    |XORCY     |  3289|
|16    |FDCE      |    15|
|17    |FDPE      |    13|
|18    |FDRE      |  6557|
|19    |FDSE      |     6|
|20    |IBUF      |    15|
|21    |IBUFDS    |     1|
|22    |OBUF      |    21|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:04 ; elapsed = 00:01:06 . Memory (MB): peak = 746.043 ; gain = 486.469
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 80 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:35 ; elapsed = 00:00:57 . Memory (MB): peak = 746.043 ; gain = 213.246
Synthesis Optimization Complete : Time (s): cpu = 00:01:04 ; elapsed = 00:01:07 . Memory (MB): peak = 746.043 ; gain = 486.469
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 7246 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1340 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 880 instances
  MULT_AND => LUT2: 460 instances

124 Infos, 127 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:14 ; elapsed = 00:01:19 . Memory (MB): peak = 756.180 ; gain = 501.242
INFO: [Common 17-1381] The checkpoint 'C:/Users/adam/Documents/Quantaser_RP_FPGA/kalman_sim/kalman_sim.runs/synth_1/kalman.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.104 . Memory (MB): peak = 756.180 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Oct 14 15:02:53 2019...
