// Seed: 3600671848
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  logic [-1 : 1 'b0] id_3;
  ;
  assign module_2.id_1 = 0;
endmodule
module module_1 (
    input  uwire id_0,
    output tri0  id_1
);
  logic id_3;
  ;
  module_0 modCall_1 (
      id_3,
      id_3
  );
  and primCall (id_1, id_3, id_0);
  assign id_3 = 1 == id_0 ? -1 : id_3;
  logic id_4;
  ;
endmodule
module module_2 #(
    parameter id_0 = 32'd58
) (
    output supply0 _id_0,
    output tri0 id_1
);
  wire id_3 = id_3;
  genvar id_4;
  logic [id_0 : id_0] id_5;
  ;
  module_0 modCall_1 (
      id_4,
      id_4
  );
  logic id_6;
  wire  id_7;
endmodule
