<stg><name>gap_Pipeline_VITIS_LOOP_115_1</name>


<trans_list>

<trans id="58" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="55" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %sum = alloca i32 1

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="9" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i11 %input_3, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i11 %input_2, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:4 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i11 %input_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:5 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i11 %input_0, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:6 %tmp_1 = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %empty

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:7 %lshr_ln_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %lshr_ln

]]></Node>
<StgValue><ssdm name="lshr_ln_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:8 %store_ln115 = store i9 0, i9 %i

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:9 %store_ln114 = store i12 0, i12 %sum

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:10 %br_ln0 = br void %for.body4

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
for.body4:0 %i_1 = load i9 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body4:1 %icmp_ln115 = icmp_eq  i9 %i_1, i9 353

]]></Node>
<StgValue><ssdm name="icmp_ln115"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body4:2 %add_ln115 = add i9 %i_1, i9 1

]]></Node>
<StgValue><ssdm name="add_ln115"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body4:3 %br_ln115 = br i1 %icmp_ln115, void %for.body4.split, void %for.end.exitStub

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
for.body4.split:1 %tmp_4 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %i_1, i2 %lshr_ln_read

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="11">
<![CDATA[
for.body4.split:2 %zext_ln117_1 = zext i11 %tmp_4

]]></Node>
<StgValue><ssdm name="zext_ln117_1"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body4.split:3 %input_0_addr = getelementptr i11 %input_0, i64 0, i64 %zext_ln117_1

]]></Node>
<StgValue><ssdm name="input_0_addr"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body4.split:4 %input_1_addr = getelementptr i11 %input_1, i64 0, i64 %zext_ln117_1

]]></Node>
<StgValue><ssdm name="input_1_addr"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
<literal name="tmp_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body4.split:5 %input_2_addr = getelementptr i11 %input_2, i64 0, i64 %zext_ln117_1

]]></Node>
<StgValue><ssdm name="input_2_addr"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
<literal name="tmp_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body4.split:6 %input_3_addr = getelementptr i11 %input_3, i64 0, i64 %zext_ln117_1

]]></Node>
<StgValue><ssdm name="input_3_addr"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="11" op_0_bw="11">
<![CDATA[
for.body4.split:10 %input_0_load = load i11 %input_0_addr

]]></Node>
<StgValue><ssdm name="input_0_load"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="11" op_0_bw="11">
<![CDATA[
for.body4.split:11 %input_1_load = load i11 %input_1_addr

]]></Node>
<StgValue><ssdm name="input_1_load"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
<literal name="tmp_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="11" op_0_bw="11">
<![CDATA[
for.body4.split:12 %input_2_load = load i11 %input_2_addr

]]></Node>
<StgValue><ssdm name="input_2_load"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
<literal name="tmp_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="11" op_0_bw="11">
<![CDATA[
for.body4.split:13 %input_3_load = load i11 %input_3_addr

]]></Node>
<StgValue><ssdm name="input_3_load"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body4.split:17 %store_ln115 = store i9 %add_ln115, i9 %i

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="32" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="11" op_0_bw="11">
<![CDATA[
for.body4.split:10 %input_0_load = load i11 %input_0_addr

]]></Node>
<StgValue><ssdm name="input_0_load"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="11" op_0_bw="11">
<![CDATA[
for.body4.split:11 %input_1_load = load i11 %input_1_addr

]]></Node>
<StgValue><ssdm name="input_1_load"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="11" op_0_bw="11">
<![CDATA[
for.body4.split:12 %input_2_load = load i11 %input_2_addr

]]></Node>
<StgValue><ssdm name="input_2_load"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="11" op_0_bw="11">
<![CDATA[
for.body4.split:13 %input_3_load = load i11 %input_3_addr

]]></Node>
<StgValue><ssdm name="input_3_load"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="11" op_0_bw="11" op_1_bw="2" op_2_bw="11" op_3_bw="2" op_4_bw="11" op_5_bw="2" op_6_bw="11" op_7_bw="2" op_8_bw="11" op_9_bw="11" op_10_bw="2">
<![CDATA[
for.body4.split:14 %tmp = sparsemux i11 @_ssdm_op_SparseMux.ap_auto.4i11.i11.i2, i2 0, i11 %input_0_load, i2 1, i11 %input_1_load, i2 2, i11 %input_2_load, i2 3, i11 %input_3_load, i11 0, i2 %tmp_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
for.end.exitStub:0 %sum_load_1 = load i12 %sum

]]></Node>
<StgValue><ssdm name="sum_load_1"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.end.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %sum_out, i12 %sum_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0">
<![CDATA[
for.end.exitStub:2 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
for.body4.split:0 %sum_load = load i12 %sum

]]></Node>
<StgValue><ssdm name="sum_load"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body4.split:7 %specpipeline_ln116 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_5

]]></Node>
<StgValue><ssdm name="specpipeline_ln116"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body4.split:8 %speclooptripcount_ln114 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 353, i64 353, i64 353

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln114"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body4.split:9 %specloopname_ln115 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12

]]></Node>
<StgValue><ssdm name="specloopname_ln115"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="12" op_0_bw="11">
<![CDATA[
for.body4.split:15 %zext_ln117 = zext i11 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln117"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body4.split:16 %sum_1 = add i12 %zext_ln117, i12 %sum_load

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body4.split:18 %store_ln114 = store i12 %sum_1, i12 %sum

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0">
<![CDATA[
for.body4.split:19 %br_ln115 = br void %for.body4

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
