Release 14.5 - xst P.58f (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to /home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/synthesis/xst_temp_dir/


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_tpg_0_wrapper_xst.prj"
Verilog Include Directory          : {"/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/pcores/" "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/" }

---- Target Parameters
Target Device                      : xc7z020clg484-1
Output File Name                   : "../implementation/system_tpg_0_wrapper.ngc"

---- Source Options
Top Module Name                    : system_tpg_0_wrapper

---- Target Options
Add IO Buffers                     : NO

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family.vhd" into library proc_common_v3_00_a
Parsing package <family>.
Parsing package body <family>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family_support.vhd" into library proc_common_v3_00_a
Parsing package <family_support>.
Parsing package body <family_support>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/coregen_comp_defs.vhd" into library proc_common_v3_00_a
Parsing package <coregen_comp_defs>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/common_types_pkg.vhd" into library proc_common_v3_00_a
Parsing package <Common_Types>.
Parsing package body <Common_Types>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd" into library proc_common_v3_00_a
Parsing package <proc_common_pkg>.
Parsing package body <proc_common_pkg>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/conv_funs_pkg.vhd" into library proc_common_v3_00_a
Parsing package <conv_funs_pkg>.
Parsing package body <conv_funs_pkg>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_pkg.vhd" into library proc_common_v3_00_a
Parsing package <ipif_pkg>.
Parsing package body <ipif_pkg>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <async_fifo_fg>.
Parsing architecture <implementation> of entity <async_fifo_fg>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <sync_fifo_fg>.
Parsing architecture <implementation> of entity <sync_fifo_fg>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/basic_sfifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <basic_sfifo_fg>.
Parsing architecture <implementation> of entity <basic_sfifo_fg>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/blk_mem_gen_wrapper.vhd" into library proc_common_v3_00_a
Parsing entity <blk_mem_gen_wrapper>.
Parsing architecture <implementation> of entity <blk_mem_gen_wrapper>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/addsub.vhd" into library proc_common_v3_00_a
Parsing entity <addsub>.
Parsing architecture <imp> of entity <addsub>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_bit.vhd" into library proc_common_v3_00_a
Parsing entity <counter_bit>.
Parsing architecture <imp> of entity <counter_bit>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter.vhd" into library proc_common_v3_00_a
Parsing entity <Counter>.
Parsing architecture <imp> of entity <counter>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr.vhd" into library proc_common_v3_00_a
Parsing entity <direct_path_cntr>.
Parsing architecture <imp> of entity <direct_path_cntr>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr_ai.vhd" into library proc_common_v3_00_a
Parsing entity <direct_path_cntr_ai>.
Parsing architecture <imp> of entity <direct_path_cntr_ai>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/down_counter.vhd" into library proc_common_v3_00_a
Parsing entity <down_counter>.
Parsing architecture <simulation> of entity <down_counter>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/eval_timer.vhd" into library proc_common_v3_00_a
Parsing entity <eval_timer>.
Parsing architecture <imp> of entity <eval_timer>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/inferred_lut4.vhd" into library proc_common_v3_00_a
Parsing entity <inferred_lut4>.
Parsing architecture <implementation> of entity <inferred_lut4>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer.vhd" into library proc_common_v3_00_a
Parsing entity <IPIF_Steer>.
Parsing architecture <IMP> of entity <ipif_steer>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer128.vhd" into library proc_common_v3_00_a
Parsing entity <ipif_steer128>.
Parsing architecture <IMP> of entity <ipif_steer128>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_mirror128.vhd" into library proc_common_v3_00_a
Parsing entity <ipif_mirror128>.
Parsing architecture <IMP> of entity <ipif_mirror128>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" into library proc_common_v3_00_a
Parsing entity <ld_arith_reg>.
Parsing architecture <imp> of entity <ld_arith_reg>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg2.vhd" into library proc_common_v3_00_a
Parsing entity <ld_arith_reg2>.
Parsing architecture <imp> of entity <ld_arith_reg2>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot.vhd" into library proc_common_v3_00_a
Parsing entity <mux_onehot>.
Parsing architecture <imp> of entity <mux_onehot>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_bits.vhd" into library proc_common_v3_00_a
Parsing entity <or_bits>.
Parsing architecture <implementation> of entity <or_bits>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy>.
Parsing architecture <implementation> of entity <or_muxcy>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate>.
Parsing architecture <imp> of entity <or_gate>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate128>.
Parsing architecture <imp> of entity <or_gate128>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder_bit.vhd" into library proc_common_v3_00_a
Parsing entity <pf_adder_bit>.
Parsing architecture <implementation> of entity <pf_adder_bit>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder.vhd" into library proc_common_v3_00_a
Parsing entity <pf_adder>.
Parsing architecture <implementation> of entity <pf_adder>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_bit.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter_bit>.
Parsing architecture <implementation> of entity <pf_counter_bit>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter>.
Parsing architecture <implementation> of entity <pf_counter>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_top.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter_top>.
Parsing architecture <implementation> of entity <pf_counter_top>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter.vhd" into library proc_common_v3_00_a
Parsing entity <pf_occ_counter>.
Parsing architecture <implementation> of entity <pf_occ_counter>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter_top.vhd" into library proc_common_v3_00_a
Parsing entity <pf_occ_counter_top>.
Parsing architecture <implementation> of entity <pf_occ_counter_top>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_dpram_select.vhd" into library proc_common_v3_00_a
Parsing entity <pf_dpram_select>.
Parsing architecture <implementation> of entity <pf_dpram_select>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect.vhd" into library proc_common_v3_00_a
Parsing entity <pselect>.
Parsing architecture <imp> of entity <pselect>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_mask.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_mask>.
Parsing architecture <imp> of entity <pselect_mask>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl16_fifo.vhd" into library proc_common_v3_00_a
Parsing entity <srl16_fifo>.
Parsing architecture <implementation> of entity <srl16_fifo>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo.vhd" into library proc_common_v3_00_a
Parsing entity <SRL_FIFO>.
Parsing architecture <IMP> of entity <srl_fifo>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo2.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo2>.
Parsing architecture <imp> of entity <srl_fifo2>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo3.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo3>.
Parsing architecture <imp> of entity <srl_fifo3>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_rbu>.
Parsing architecture <imp> of entity <srl_fifo_rbu>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/valid_be.vhd" into library proc_common_v3_00_a
Parsing entity <valid_be>.
Parsing architecture <implementation> of entity <valid_be>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_with_enable_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_with_enable_f>.
Parsing architecture <implementation> of entity <or_with_enable_f>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/muxf_struct_f.vhd" into library proc_common_v3_00_a
Parsing entity <muxf_struct>.
Parsing architecture <imp> of entity <muxf_struct>.
Parsing entity <muxf_struct_f>.
Parsing architecture <imp> of entity <muxf_struct_f>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" into library proc_common_v3_00_a
Parsing entity <cntr_incr_decr_addn_f>.
Parsing architecture <imp> of entity <cntr_incr_decr_addn_f>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" into library proc_common_v3_00_a
Parsing entity <dynshreg_f>.
Parsing architecture <behavioral> of entity <dynshreg_f>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_i_f.vhd" into library proc_common_v3_00_a
Parsing entity <dynshreg_i_f>.
Parsing architecture <behavioral> of entity <dynshreg_i_f>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot_f.vhd" into library proc_common_v3_00_a
Parsing entity <mux_onehot_f>.
Parsing architecture <imp> of entity <mux_onehot_f>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_rbu_f>.
Parsing architecture <imp> of entity <srl_fifo_rbu_f>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_f>.
Parsing architecture <imp> of entity <srl_fifo_f>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/compare_vectors_f.vhd" into library proc_common_v3_00_a
Parsing entity <compare_vectors_f>.
Parsing architecture <imp> of entity <compare_vectors_f>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_f>.
Parsing architecture <imp> of entity <pselect_f>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" into library proc_common_v3_00_a
Parsing entity <counter_f>.
Parsing architecture <imp> of entity <counter_f>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy_f>.
Parsing architecture <implementation> of entity <or_muxcy_f>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate_f>.
Parsing architecture <imp> of entity <or_gate_f>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/soft_reset.vhd" into library proc_common_v3_00_a
Parsing entity <soft_reset>.
Parsing architecture <implementation> of entity <soft_reset>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family.vhd" into library proc_common_v3_00_a
Parsing package <family>.
Parsing package body <family>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family_support.vhd" into library proc_common_v3_00_a
Parsing package <family_support>.
Parsing package body <family_support>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/coregen_comp_defs.vhd" into library proc_common_v3_00_a
Parsing package <coregen_comp_defs>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/common_types_pkg.vhd" into library proc_common_v3_00_a
Parsing package <Common_Types>.
Parsing package body <Common_Types>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd" into library proc_common_v3_00_a
Parsing package <proc_common_pkg>.
Parsing package body <proc_common_pkg>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/conv_funs_pkg.vhd" into library proc_common_v3_00_a
Parsing package <conv_funs_pkg>.
Parsing package body <conv_funs_pkg>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_pkg.vhd" into library proc_common_v3_00_a
Parsing package <ipif_pkg>.
Parsing package body <ipif_pkg>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <async_fifo_fg>.
Parsing architecture <implementation> of entity <async_fifo_fg>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <sync_fifo_fg>.
Parsing architecture <implementation> of entity <sync_fifo_fg>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/basic_sfifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <basic_sfifo_fg>.
Parsing architecture <implementation> of entity <basic_sfifo_fg>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/blk_mem_gen_wrapper.vhd" into library proc_common_v3_00_a
Parsing entity <blk_mem_gen_wrapper>.
Parsing architecture <implementation> of entity <blk_mem_gen_wrapper>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/addsub.vhd" into library proc_common_v3_00_a
Parsing entity <addsub>.
Parsing architecture <imp> of entity <addsub>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_bit.vhd" into library proc_common_v3_00_a
Parsing entity <counter_bit>.
Parsing architecture <imp> of entity <counter_bit>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter.vhd" into library proc_common_v3_00_a
Parsing entity <Counter>.
Parsing architecture <imp> of entity <counter>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr.vhd" into library proc_common_v3_00_a
Parsing entity <direct_path_cntr>.
Parsing architecture <imp> of entity <direct_path_cntr>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr_ai.vhd" into library proc_common_v3_00_a
Parsing entity <direct_path_cntr_ai>.
Parsing architecture <imp> of entity <direct_path_cntr_ai>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/down_counter.vhd" into library proc_common_v3_00_a
Parsing entity <down_counter>.
Parsing architecture <simulation> of entity <down_counter>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/eval_timer.vhd" into library proc_common_v3_00_a
Parsing entity <eval_timer>.
Parsing architecture <imp> of entity <eval_timer>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/inferred_lut4.vhd" into library proc_common_v3_00_a
Parsing entity <inferred_lut4>.
Parsing architecture <implementation> of entity <inferred_lut4>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer.vhd" into library proc_common_v3_00_a
Parsing entity <IPIF_Steer>.
Parsing architecture <IMP> of entity <ipif_steer>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer128.vhd" into library proc_common_v3_00_a
Parsing entity <ipif_steer128>.
Parsing architecture <IMP> of entity <ipif_steer128>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_mirror128.vhd" into library proc_common_v3_00_a
Parsing entity <ipif_mirror128>.
Parsing architecture <IMP> of entity <ipif_mirror128>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" into library proc_common_v3_00_a
Parsing entity <ld_arith_reg>.
Parsing architecture <imp> of entity <ld_arith_reg>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg2.vhd" into library proc_common_v3_00_a
Parsing entity <ld_arith_reg2>.
Parsing architecture <imp> of entity <ld_arith_reg2>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot.vhd" into library proc_common_v3_00_a
Parsing entity <mux_onehot>.
Parsing architecture <imp> of entity <mux_onehot>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_bits.vhd" into library proc_common_v3_00_a
Parsing entity <or_bits>.
Parsing architecture <implementation> of entity <or_bits>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy>.
Parsing architecture <implementation> of entity <or_muxcy>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate>.
Parsing architecture <imp> of entity <or_gate>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate128>.
Parsing architecture <imp> of entity <or_gate128>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder_bit.vhd" into library proc_common_v3_00_a
Parsing entity <pf_adder_bit>.
Parsing architecture <implementation> of entity <pf_adder_bit>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder.vhd" into library proc_common_v3_00_a
Parsing entity <pf_adder>.
Parsing architecture <implementation> of entity <pf_adder>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_bit.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter_bit>.
Parsing architecture <implementation> of entity <pf_counter_bit>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter>.
Parsing architecture <implementation> of entity <pf_counter>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_top.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter_top>.
Parsing architecture <implementation> of entity <pf_counter_top>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter.vhd" into library proc_common_v3_00_a
Parsing entity <pf_occ_counter>.
Parsing architecture <implementation> of entity <pf_occ_counter>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter_top.vhd" into library proc_common_v3_00_a
Parsing entity <pf_occ_counter_top>.
Parsing architecture <implementation> of entity <pf_occ_counter_top>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_dpram_select.vhd" into library proc_common_v3_00_a
Parsing entity <pf_dpram_select>.
Parsing architecture <implementation> of entity <pf_dpram_select>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect.vhd" into library proc_common_v3_00_a
Parsing entity <pselect>.
Parsing architecture <imp> of entity <pselect>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_mask.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_mask>.
Parsing architecture <imp> of entity <pselect_mask>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl16_fifo.vhd" into library proc_common_v3_00_a
Parsing entity <srl16_fifo>.
Parsing architecture <implementation> of entity <srl16_fifo>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo.vhd" into library proc_common_v3_00_a
Parsing entity <SRL_FIFO>.
Parsing architecture <IMP> of entity <srl_fifo>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo2.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo2>.
Parsing architecture <imp> of entity <srl_fifo2>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo3.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo3>.
Parsing architecture <imp> of entity <srl_fifo3>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_rbu>.
Parsing architecture <imp> of entity <srl_fifo_rbu>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/valid_be.vhd" into library proc_common_v3_00_a
Parsing entity <valid_be>.
Parsing architecture <implementation> of entity <valid_be>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_with_enable_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_with_enable_f>.
Parsing architecture <implementation> of entity <or_with_enable_f>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/muxf_struct_f.vhd" into library proc_common_v3_00_a
Parsing entity <muxf_struct>.
Parsing architecture <imp> of entity <muxf_struct>.
Parsing entity <muxf_struct_f>.
Parsing architecture <imp> of entity <muxf_struct_f>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" into library proc_common_v3_00_a
Parsing entity <cntr_incr_decr_addn_f>.
Parsing architecture <imp> of entity <cntr_incr_decr_addn_f>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" into library proc_common_v3_00_a
Parsing entity <dynshreg_f>.
Parsing architecture <behavioral> of entity <dynshreg_f>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_i_f.vhd" into library proc_common_v3_00_a
Parsing entity <dynshreg_i_f>.
Parsing architecture <behavioral> of entity <dynshreg_i_f>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot_f.vhd" into library proc_common_v3_00_a
Parsing entity <mux_onehot_f>.
Parsing architecture <imp> of entity <mux_onehot_f>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_rbu_f>.
Parsing architecture <imp> of entity <srl_fifo_rbu_f>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_f>.
Parsing architecture <imp> of entity <srl_fifo_f>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/compare_vectors_f.vhd" into library proc_common_v3_00_a
Parsing entity <compare_vectors_f>.
Parsing architecture <imp> of entity <compare_vectors_f>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_f>.
Parsing architecture <imp> of entity <pselect_f>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" into library proc_common_v3_00_a
Parsing entity <counter_f>.
Parsing architecture <imp> of entity <counter_f>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy_f>.
Parsing architecture <implementation> of entity <or_muxcy_f>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate_f>.
Parsing architecture <imp> of entity <or_gate_f>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/soft_reset.vhd" into library proc_common_v3_00_a
Parsing entity <soft_reset>.
Parsing architecture <implementation> of entity <soft_reset>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/address_decoder.vhd" into library axi_lite_ipif_v1_01_a
Parsing entity <address_decoder>.
Parsing architecture <IMP> of entity <address_decoder>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/slave_attachment.vhd" into library axi_lite_ipif_v1_01_a
Parsing entity <slave_attachment>.
Parsing architecture <imp> of entity <slave_attachment>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/axi_lite_ipif.vhd" into library axi_lite_ipif_v1_01_a
Parsing entity <axi_lite_ipif>.
Parsing architecture <imp> of entity <axi_lite_ipif>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family.vhd" into library proc_common_v3_00_a
Parsing package <family>.
Parsing package body <family>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family_support.vhd" into library proc_common_v3_00_a
Parsing package <family_support>.
Parsing package body <family_support>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/coregen_comp_defs.vhd" into library proc_common_v3_00_a
Parsing package <coregen_comp_defs>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/common_types_pkg.vhd" into library proc_common_v3_00_a
Parsing package <Common_Types>.
Parsing package body <Common_Types>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd" into library proc_common_v3_00_a
Parsing package <proc_common_pkg>.
Parsing package body <proc_common_pkg>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/conv_funs_pkg.vhd" into library proc_common_v3_00_a
Parsing package <conv_funs_pkg>.
Parsing package body <conv_funs_pkg>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_pkg.vhd" into library proc_common_v3_00_a
Parsing package <ipif_pkg>.
Parsing package body <ipif_pkg>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <async_fifo_fg>.
Parsing architecture <implementation> of entity <async_fifo_fg>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <sync_fifo_fg>.
Parsing architecture <implementation> of entity <sync_fifo_fg>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/basic_sfifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <basic_sfifo_fg>.
Parsing architecture <implementation> of entity <basic_sfifo_fg>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/blk_mem_gen_wrapper.vhd" into library proc_common_v3_00_a
Parsing entity <blk_mem_gen_wrapper>.
Parsing architecture <implementation> of entity <blk_mem_gen_wrapper>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/addsub.vhd" into library proc_common_v3_00_a
Parsing entity <addsub>.
Parsing architecture <imp> of entity <addsub>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_bit.vhd" into library proc_common_v3_00_a
Parsing entity <counter_bit>.
Parsing architecture <imp> of entity <counter_bit>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter.vhd" into library proc_common_v3_00_a
Parsing entity <Counter>.
Parsing architecture <imp> of entity <counter>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr.vhd" into library proc_common_v3_00_a
Parsing entity <direct_path_cntr>.
Parsing architecture <imp> of entity <direct_path_cntr>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr_ai.vhd" into library proc_common_v3_00_a
Parsing entity <direct_path_cntr_ai>.
Parsing architecture <imp> of entity <direct_path_cntr_ai>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/down_counter.vhd" into library proc_common_v3_00_a
Parsing entity <down_counter>.
Parsing architecture <simulation> of entity <down_counter>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/eval_timer.vhd" into library proc_common_v3_00_a
Parsing entity <eval_timer>.
Parsing architecture <imp> of entity <eval_timer>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/inferred_lut4.vhd" into library proc_common_v3_00_a
Parsing entity <inferred_lut4>.
Parsing architecture <implementation> of entity <inferred_lut4>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer.vhd" into library proc_common_v3_00_a
Parsing entity <IPIF_Steer>.
Parsing architecture <IMP> of entity <ipif_steer>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer128.vhd" into library proc_common_v3_00_a
Parsing entity <ipif_steer128>.
Parsing architecture <IMP> of entity <ipif_steer128>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_mirror128.vhd" into library proc_common_v3_00_a
Parsing entity <ipif_mirror128>.
Parsing architecture <IMP> of entity <ipif_mirror128>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" into library proc_common_v3_00_a
Parsing entity <ld_arith_reg>.
Parsing architecture <imp> of entity <ld_arith_reg>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg2.vhd" into library proc_common_v3_00_a
Parsing entity <ld_arith_reg2>.
Parsing architecture <imp> of entity <ld_arith_reg2>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot.vhd" into library proc_common_v3_00_a
Parsing entity <mux_onehot>.
Parsing architecture <imp> of entity <mux_onehot>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_bits.vhd" into library proc_common_v3_00_a
Parsing entity <or_bits>.
Parsing architecture <implementation> of entity <or_bits>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy>.
Parsing architecture <implementation> of entity <or_muxcy>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate>.
Parsing architecture <imp> of entity <or_gate>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate128>.
Parsing architecture <imp> of entity <or_gate128>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder_bit.vhd" into library proc_common_v3_00_a
Parsing entity <pf_adder_bit>.
Parsing architecture <implementation> of entity <pf_adder_bit>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder.vhd" into library proc_common_v3_00_a
Parsing entity <pf_adder>.
Parsing architecture <implementation> of entity <pf_adder>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_bit.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter_bit>.
Parsing architecture <implementation> of entity <pf_counter_bit>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter>.
Parsing architecture <implementation> of entity <pf_counter>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_top.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter_top>.
Parsing architecture <implementation> of entity <pf_counter_top>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter.vhd" into library proc_common_v3_00_a
Parsing entity <pf_occ_counter>.
Parsing architecture <implementation> of entity <pf_occ_counter>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter_top.vhd" into library proc_common_v3_00_a
Parsing entity <pf_occ_counter_top>.
Parsing architecture <implementation> of entity <pf_occ_counter_top>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_dpram_select.vhd" into library proc_common_v3_00_a
Parsing entity <pf_dpram_select>.
Parsing architecture <implementation> of entity <pf_dpram_select>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect.vhd" into library proc_common_v3_00_a
Parsing entity <pselect>.
Parsing architecture <imp> of entity <pselect>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_mask.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_mask>.
Parsing architecture <imp> of entity <pselect_mask>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl16_fifo.vhd" into library proc_common_v3_00_a
Parsing entity <srl16_fifo>.
Parsing architecture <implementation> of entity <srl16_fifo>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo.vhd" into library proc_common_v3_00_a
Parsing entity <SRL_FIFO>.
Parsing architecture <IMP> of entity <srl_fifo>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo2.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo2>.
Parsing architecture <imp> of entity <srl_fifo2>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo3.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo3>.
Parsing architecture <imp> of entity <srl_fifo3>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_rbu>.
Parsing architecture <imp> of entity <srl_fifo_rbu>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/valid_be.vhd" into library proc_common_v3_00_a
Parsing entity <valid_be>.
Parsing architecture <implementation> of entity <valid_be>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_with_enable_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_with_enable_f>.
Parsing architecture <implementation> of entity <or_with_enable_f>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/muxf_struct_f.vhd" into library proc_common_v3_00_a
Parsing entity <muxf_struct>.
Parsing architecture <imp> of entity <muxf_struct>.
Parsing entity <muxf_struct_f>.
Parsing architecture <imp> of entity <muxf_struct_f>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" into library proc_common_v3_00_a
Parsing entity <cntr_incr_decr_addn_f>.
Parsing architecture <imp> of entity <cntr_incr_decr_addn_f>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" into library proc_common_v3_00_a
Parsing entity <dynshreg_f>.
Parsing architecture <behavioral> of entity <dynshreg_f>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_i_f.vhd" into library proc_common_v3_00_a
Parsing entity <dynshreg_i_f>.
Parsing architecture <behavioral> of entity <dynshreg_i_f>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot_f.vhd" into library proc_common_v3_00_a
Parsing entity <mux_onehot_f>.
Parsing architecture <imp> of entity <mux_onehot_f>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_rbu_f>.
Parsing architecture <imp> of entity <srl_fifo_rbu_f>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_f>.
Parsing architecture <imp> of entity <srl_fifo_f>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/compare_vectors_f.vhd" into library proc_common_v3_00_a
Parsing entity <compare_vectors_f>.
Parsing architecture <imp> of entity <compare_vectors_f>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_f>.
Parsing architecture <imp> of entity <pselect_f>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" into library proc_common_v3_00_a
Parsing entity <counter_f>.
Parsing architecture <imp> of entity <counter_f>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy_f>.
Parsing architecture <implementation> of entity <or_muxcy_f>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate_f>.
Parsing architecture <imp> of entity <or_gate_f>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/soft_reset.vhd" into library proc_common_v3_00_a
Parsing entity <soft_reset>.
Parsing architecture <implementation> of entity <soft_reset>.
Parsing VHDL file "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/xlpp/v_tc_v5_01_a/hdl/vhdl/address_decoder.vhd" into library v_tc_v5_01_a
Parsing entity <address_decoder>.
Parsing architecture <IMP> of entity <address_decoder>.
Parsing VHDL file "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/xlpp/v_tc_v5_01_a/hdl/vhdl/slave_attachment.vhd" into library v_tc_v5_01_a
Parsing entity <slave_attachment>.
Parsing architecture <imp> of entity <slave_attachment>.
Parsing VHDL file "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/xlpp/v_tc_v5_01_a/hdl/vhdl/axi4s_control.vhd" into library v_tc_v5_01_a
Parsing entity <axi4s_control>.
Parsing architecture <synth> of entity <axi4s_control>.
Parsing VHDL file "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/xlpp/v_tc_v5_01_a/hdl/vhdl/debug.vhd" into library v_tc_v5_01_a
Parsing entity <debug>.
Parsing architecture <rtl> of entity <debug>.
Parsing VHDL file "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/xlpp/v_tc_v5_01_a/hdl/vhdl/video_ctrl_pkg.vhd" into library v_tc_v5_01_a
Parsing package <video_ctrl_pkg>.
Parsing package body <video_ctrl_pkg>.
Parsing VHDL file "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/xlpp/v_tc_v5_01_a/hdl/vhdl/axi_lite_ipif.vhd" into library v_tc_v5_01_a
Parsing entity <axi_lite_ipif>.
Parsing architecture <imp> of entity <axi_lite_ipif>.
Parsing VHDL file "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/xlpp/v_tc_v5_01_a/hdl/vhdl/tc_detector.vhd" into library v_tc_v5_01_a
Parsing entity <tc_detector>.
Parsing architecture <rtl> of entity <tc_detector>.
Parsing VHDL file "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/xlpp/v_tc_v5_01_a/hdl/vhdl/tc_generator.vhd" into library v_tc_v5_01_a
Parsing entity <tc_generator>.
Parsing architecture <rtl> of entity <tc_generator>.
Parsing VHDL file "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/xlpp/v_tc_v5_01_a/hdl/vhdl/tc_top.vhd" into library v_tc_v5_01_a
Parsing entity <tc_top>.
Parsing architecture <rtl> of entity <tc_top>.
Parsing VHDL file "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/xlpp/v_tc_v5_01_a/hdl/vhdl/video_clock_cross.vhd" into library v_tc_v5_01_a
Parsing entity <video_clock_cross>.
Parsing architecture <RTL> of entity <video_clock_cross>.
Parsing VHDL file "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/xlpp/v_tc_v5_01_a/hdl/vhdl/video_ctrl.vhd" into library v_tc_v5_01_a
Parsing package <hwt_pkg>.
Parsing entity <hwt>.
Parsing architecture <rtl> of entity <hwt>.
Parsing entity <video_ctrl>.
Parsing architecture <RTL> of entity <video_ctrl>.
Parsing VHDL file "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/xlpp/v_tc_v5_01_a/hdl/vhdl/v_tc.vhd" into library v_tc_v5_01_a
Parsing entity <v_tc>.
Parsing architecture <IMP> of entity <v_tc>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_tpg_v4_00_a/hdl/vhdl/GenXlib_utils.vhd" into library v_tpg_v4_00_a
Parsing package <genxlib_utils>.
Parsing package body <genxlib_utils>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_tpg_v4_00_a/hdl/vhdl/GenXlib_arch.vhd" into library v_tpg_v4_00_a
Parsing entity <DELAY>.
Parsing architecture <RTL> of entity <delay>.
Parsing entity <delay_sclr>.
Parsing architecture <RTL> of entity <delay_sclr>.
Parsing entity <radd_sub_sclr_no>.
Parsing architecture <rtl> of entity <radd_sub_sclr_no>.
Parsing entity <get_round_addend>.
Parsing architecture <rtl> of entity <get_round_addend>.
Parsing entity <mac>.
Parsing architecture <rtl> of entity <mac>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_tpg_v4_00_a/hdl/vhdl/MemXLib_utils.vhd" into library v_tpg_v4_00_a
Parsing package <memxlib_utils>.
Parsing package body <memxlib_utils>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_tpg_v4_00_a/hdl/vhdl/MemXLib_arch.vhd" into library v_tpg_v4_00_a
Parsing entity <dpram>.
Parsing architecture <xst_init_zeros> of entity <dpram>.
Parsing entity <reciprocal>.
Parsing architecture <xst> of entity <reciprocal>.
Parsing entity <dp_ram>.
Parsing architecture <rtl> of entity <dp_ram>.
Parsing entity <synch_fifo>.
Parsing architecture <rtl> of entity <synch_fifo>.
Parsing entity <synch_fifo_fallthru>.
Parsing architecture <rtl> of entity <synch_fifo_fallthru>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_tpg_v4_00_a/hdl/vhdl/zplate_pkg.vhd" into library v_tpg_v4_00_a
Parsing package <ZplateLib>.
Parsing package body <ZplateLib>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_tpg_v4_00_a/hdl/vhdl/tpg_pkg.vhd" into library v_tpg_v4_00_a
Parsing package <tpg_pkg>.
Parsing package body <tpg_pkg>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_tpg_v4_00_a/hdl/vhdl/zplate_top.vhd" into library v_tpg_v4_00_a
Parsing entity <zplate>.
Parsing architecture <rtl> of entity <zplate>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_tpg_v4_00_a/hdl/vhdl/prng.vhd" into library v_tpg_v4_00_a
Parsing entity <prng>.
Parsing architecture <Behavioral> of entity <prng>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_tpg_v4_00_a/hdl/vhdl/rlepattern.vhd" into library v_tpg_v4_00_a
Parsing package <RLEPatternPkg>.
Parsing package body <RLEPatternPkg>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_tpg_v4_00_a/hdl/vhdl/axis_input_buffer.vhd" into library v_tpg_v4_00_a
Parsing entity <axis_input_buffer>.
Parsing architecture <rtl> of entity <axis_input_buffer>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_tpg_v4_00_a/hdl/vhdl/axis_output_buffer.vhd" into library v_tpg_v4_00_a
Parsing entity <axis_output_buffer>.
Parsing architecture <rtl> of entity <axis_output_buffer>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_tpg_v4_00_a/hdl/vhdl/axi4s_control_local.vhd" into library v_tpg_v4_00_a
Parsing entity <axi4s_control_local>.
Parsing architecture <synth> of entity <axi4s_control_local>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_tpg_v4_00_a/hdl/vhdl/tpg_core.vhd" into library v_tpg_v4_00_a
Parsing entity <tpg_core>.
Parsing architecture <rtl> of entity <tpg_core>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_tpg_v4_00_a/hdl/vhdl/tpg_top.vhd" into library v_tpg_v4_00_a
Parsing entity <tpg_top>.
Parsing architecture <synth> of entity <tpg_top>.
Parsing VHDL file "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_tpg_v4_00_a/hdl/vhdl/v_tpg.vhd" into library v_tpg_v4_00_a
Parsing entity <v_tpg>.
Parsing architecture <IMP> of entity <v_tpg>.
Parsing VHDL file "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system_tpg_0_wrapper.vhd" into library work
Parsing entity <system_tpg_0_wrapper>.
Parsing architecture <STRUCTURE> of entity <system_tpg_0_wrapper>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <system_tpg_0_wrapper> (architecture <STRUCTURE>) from library <work>.

Elaborating entity <v_tpg> (architecture <IMP>) with generics from library <v_tpg_v4_00_a>.
WARNING:HDLCompiler:871 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_tpg_v4_00_a/hdl/vhdl/v_tpg.vhd" Line 297: Using initial value ("00000000000000000000000000000000","00000000000000000000000000000000") for time_status_regs since it is never assigned
WARNING:HDLCompiler:871 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_tpg_v4_00_a/hdl/vhdl/v_tpg.vhd" Line 300: Using initial value ("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000") for core_status_regs since it is never assigned

Elaborating entity <video_ctrl> (architecture <RTL>) with generics from library <v_tc_v5_01_a>.

Elaborating entity <axi_lite_ipif> (architecture <imp>) with generics from library <v_tc_v5_01_a>.

Elaborating entity <slave_attachment> (architecture <imp>) with generics from library <v_tc_v5_01_a>.

Elaborating entity <address_decoder> (architecture <IMP>) with generics from library <v_tc_v5_01_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.
INFO:HDLCompiler:679 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/xlpp/v_tc_v5_01_a/hdl/vhdl/slave_attachment.vhd" Line 458. Case statement is complete. others clause is never selected

Elaborating entity <video_clock_cross> (architecture <RTL>) with generics from library <v_tc_v5_01_a>.

Elaborating entity <video_clock_cross> (architecture <RTL>) with generics from library <v_tc_v5_01_a>.

Elaborating entity <tpg_top> (architecture <synth>) with generics from library <v_tpg_v4_00_a>.

Elaborating entity <axis_input_buffer> (architecture <rtl>) with generics from library <v_tpg_v4_00_a>.

Elaborating entity <synch_fifo> (architecture <rtl>) with generics from library <v_tpg_v4_00_a>.
WARNING:HDLCompiler:1127 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_tpg_v4_00_a/hdl/vhdl/MemXLib_arch.vhd" Line 631: Assignment to depth_vector ignored, since the identifier is never used

Elaborating entity <dp_ram> (architecture <rtl>) with generics from library <v_tpg_v4_00_a>.
WARNING:HDLCompiler:321 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_tpg_v4_00_a/hdl/vhdl/MemXLib_arch.vhd" Line 353: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:1127 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_tpg_v4_00_a/hdl/vhdl/MemXLib_arch.vhd" Line 368: Assignment to addra_int ignored, since the identifier is never used
WARNING:HDLCompiler:321 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_tpg_v4_00_a/hdl/vhdl/MemXLib_arch.vhd" Line 384: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_tpg_v4_00_a/hdl/vhdl/MemXLib_arch.vhd" Line 399: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_tpg_v4_00_a/hdl/vhdl/MemXLib_arch.vhd" Line 433: Comparison between arrays of unequal length always returns FALSE.

Elaborating entity <axi4s_control> (architecture <synth>) with generics from library <v_tc_v5_01_a>.

Elaborating entity <tpg_core> (architecture <rtl>) with generics from library <v_tpg_v4_00_a>.
WARNING:HDLCompiler:871 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_tpg_v4_00_a/hdl/vhdl/tpg_core.vhd" Line 246: Using initial value '0' for new_doutfifo_afull since it is never assigned
WARNING:HDLCompiler:871 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_tpg_v4_00_a/hdl/vhdl/tpg_core.vhd" Line 284: Using initial value '0' for inputfifoaempty_new since it is never assigned

Elaborating entity <prng> (architecture <Behavioral>) with generics from library <v_tpg_v4_00_a>.

Elaborating entity <zplate> (architecture <rtl>) with generics from library <v_tpg_v4_00_a>.
INFO:HDLCompiler:679 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_tpg_v4_00_a/hdl/vhdl/tpg_core.vhd" Line 734. Case statement is complete. others clause is never selected

Elaborating entity <DELAY> (architecture <RTL>) with generics from library <v_tpg_v4_00_a>.

Elaborating entity <DELAY> (architecture <RTL>) with generics from library <v_tpg_v4_00_a>.
WARNING:HDLCompiler:634 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_tpg_v4_00_a/hdl/vhdl/tpg_core.vhd" Line 169: Net <DinFIFO_out_red[7]> does not have a driver.

Elaborating entity <axis_output_buffer> (architecture <rtl>) with generics from library <v_tpg_v4_00_a>.

Elaborating entity <synch_fifo_fallthru> (architecture <rtl>) with generics from library <v_tpg_v4_00_a>.
WARNING:HDLCompiler:1127 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_tpg_v4_00_a/hdl/vhdl/MemXLib_arch.vhd" Line 856: Assignment to zero_vector ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_tpg_v4_00_a/hdl/vhdl/MemXLib_arch.vhd" Line 857: Assignment to one_vector ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_tpg_v4_00_a/hdl/vhdl/MemXLib_arch.vhd" Line 861: Assignment to depth_vector ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_tpg_v4_00_a/hdl/vhdl/MemXLib_arch.vhd" Line 862: Assignment to depth_vector_minus_one ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_tpg_v4_00_a/hdl/vhdl/MemXLib_arch.vhd" Line 863: Assignment to depth_vector_minus_two ignored, since the identifier is never used
WARNING:HDLCompiler:746 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_tpg_v4_00_a/hdl/vhdl/tpg_top.vhd" Line 347: Range is empty (null range)
WARNING:HDLCompiler:220 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_tpg_v4_00_a/hdl/vhdl/tpg_top.vhd" Line 347: Assignment ignored
WARNING:HDLCompiler:634 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_tpg_v4_00_a/hdl/vhdl/v_tpg.vhd" Line 294: Net <genr_status_regs[0][31]> does not have a driver.
WARNING:Xst:2972 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_tpg_v4_00_a/hdl/vhdl/tpg_core.vhd" line 520. All outputs of instance <PRNG3> of block <prng> are unconnected in block <tpg_core>. Underlying logic will be removed.
WARNING:Xst:2972 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_tpg_v4_00_a/hdl/vhdl/tpg_core.vhd" line 1372. All outputs of instance <VerticalAndRampCountDataDelay> of block <DELAY> are unconnected in block <tpg_core>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <system_tpg_0_wrapper>.
    Related source file is "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/system_tpg_0_wrapper.vhd".
    Summary:
	no macro.
Unit <system_tpg_0_wrapper> synthesized.

Synthesizing Unit <v_tpg>.
    Related source file is "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_tpg_v4_00_a/hdl/vhdl/v_tpg.vhd".
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
        C_S_AXIS_VIDEO_DATA_WIDTH = 8
        C_M_AXIS_VIDEO_DATA_WIDTH = 8
        C_S_AXIS_VIDEO_TDATA_WIDTH = 16
        C_M_AXIS_VIDEO_TDATA_WIDTH = 16
        C_S_AXIS_VIDEO_FORMAT = 0
        C_M_AXIS_VIDEO_FORMAT = 0
        C_S_AXIS_VIDEO_TUSER_WIDTH = 1
        C_M_AXIS_VIDEO_TUSER_WIDTH = 1
        C_S_AXI_ADDR_WIDTH = 9
        C_S_AXI_DATA_WIDTH = 32
        C_S_AXI_CLK_FREQ_HZ = 75000000
        C_ACTIVE_ROWS = 1080
        C_ACTIVE_COLS = 1920
        C_MAX_COLS = 1920
        C_PATTERN_CONTROL = 0
        C_MOTION_SPEED = 4
        C_CROSS_HAIRS = 6553700
        C_ZPLATE_HOR_CONTROL = 30
        C_ZPLATE_VER_CONTROL = 1
        C_BOX_SIZE = 50
        C_BOX_COLOR = 0
        C_STUCK_PIXEL_THRESH = 0
        C_NOISE_GAIN = 0
        C_HAS_INTC_IF = 0
        C_HAS_AXI4_LITE = 1
        C_FAMILY = "zynq"
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_tpg_v4_00_a/hdl/vhdl/v_tpg.vhd" line 327: Output port <ipif_addr_out> of the instance <video_cntrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_tpg_v4_00_a/hdl/vhdl/v_tpg.vhd" line 327: Output port <ipif_data_out> of the instance <video_cntrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_tpg_v4_00_a/hdl/vhdl/v_tpg.vhd" line 327: Output port <genr_control_regs<1>> of the instance <video_cntrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_tpg_v4_00_a/hdl/vhdl/v_tpg.vhd" line 327: Output port <genr_control_regs<2>> of the instance <video_cntrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_tpg_v4_00_a/hdl/vhdl/v_tpg.vhd" line 327: Output port <genr_control_regs<3>> of the instance <video_cntrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_tpg_v4_00_a/hdl/vhdl/v_tpg.vhd" line 327: Output port <genr_control_regs<4>> of the instance <video_cntrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_tpg_v4_00_a/hdl/vhdl/v_tpg.vhd" line 327: Output port <time_control_regs<1>> of the instance <video_cntrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_tpg_v4_00_a/hdl/vhdl/v_tpg.vhd" line 327: Output port <ipif_rnw_out> of the instance <video_cntrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_tpg_v4_00_a/hdl/vhdl/v_tpg.vhd" line 327: Output port <ipif_cs_out> of the instance <video_cntrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_tpg_v4_00_a/hdl/vhdl/v_tpg.vhd" line 418: Output port <sysdebug_0> of the instance <tpg_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_tpg_v4_00_a/hdl/vhdl/v_tpg.vhd" line 418: Output port <sysdebug_1> of the instance <tpg_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_tpg_v4_00_a/hdl/vhdl/v_tpg.vhd" line 418: Output port <sysdebug_2> of the instance <tpg_top_inst> is unconnected or connected to loadless signal.
WARNING:Xst:2935 - Signal 'genr_status_regs<0>', unconnected in block 'v_tpg', is tied to its initial value (00000000000000000000000000000000).
WARNING:Xst:2935 - Signal 'genr_status_regs<1><31:17>', unconnected in block 'v_tpg', is tied to its initial value (000000000000000).
WARNING:Xst:2935 - Signal 'genr_status_regs<2><31:4>', unconnected in block 'v_tpg', is tied to its initial value (0000000000000000000000000000).
WARNING:Xst:2935 - Signal 'genr_status_regs<3>', unconnected in block 'v_tpg', is tied to its initial value (00000000000000000000000000000000).
WARNING:Xst:2935 - Signal 'genr_status_regs<4>', unconnected in block 'v_tpg', is tied to its initial value (00000000000000000000000000000000).
    Summary:
	no macro.
Unit <v_tpg> synthesized.

Synthesizing Unit <video_ctrl>.
    Related source file is "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/xlpp/v_tc_v5_01_a/hdl/vhdl/video_ctrl.vhd".
        C_FAMILY = "virtex7"
        C_HAS_AXI4_LITE = 1
        C_HAS_IRQ = 1
        C_SRESET_LENGTH = 1
        C_S_AXI_ADDR_WIDTH = 9
        C_S_AXI_DATA_WIDTH = 32
        C_IS_EVAL = false
        C_GENR_NUM_REGS = 5
        C_TIME_NUM_REGS = 2
        C_CORE_NUM_REGS = 9
        C_GENR_AXI_WRITE = ("11000000000000000000000000000011","00000000000000010000000000001111","00000000000000010000000000001111","00000000000000010000000000001111","00000000000000000000000000000000")
        C_TIME_AXI_WRITE = ("00011111111111110001111111111111","00000000000000000000000000000000")
        C_CORE_AXI_WRITE = ("11111111111111111111111111111111","00000000000000000000000011111111","00001111111111110000111111111111","11111111111111111111111111111111","11111111111111111111111111111111","00000000000000000000111111111111","00000000111111111111111111111111","00000000000000001111111111111111","00000000000000000000000011111111")
        C_GENR_SELFCLR = ("00000000000000000000000000000000","11111111111111111111111111111111","11111111111111111111111111111111","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000")
        C_GENR_DEFAULT = ("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000")
        C_TIME_DEFAULT = ("00000100001110000000011110000000","00000000000000000000000000000000")
        C_CORE_DEFAULT = ("00000000000000000000000000000000","00000000000000000000000000000100","00000000011001000000000001100100","00000000000000000000000000011110","00000000000000000000000000000001","00000000000000000000000000110010","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000")
        C_GENR_DBUFFER = ("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000")
        C_TIME_DBUFFER = ("00011111111111110001111111111111","00000000000000000000000000000000")
        C_CORE_DBUFFER = ("11111111111111111111111111111111","00000000000000000000000011111111","00001111111111110000111111111111","11111111111111111111111111111111","11111111111111111111111111111111","00000000000000000000111111111111","00000000111111111111111111111111","00000000000000001111111111111111","00000000000000000000000011111111")
        C_TIMEOUT_HOURS = 8
        C_TIMEOUT_MINS = 0
        C_VERSION_MAJOR = 4
        C_VERSION_MINOR = 0
        C_VERSION_REVISION = 0
        C_COREGEN_PATCH = 0
        C_REVISION_NUMBER = 0
    Set property "ASYNC_REG = TRUE" for signal <proc_sync1>.
    Set property "shift_extract = NO" for signal <proc_sync1>.
WARNING:Xst:647 - Input <genr_status_regs<4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <time_status_regs<0><12:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <time_status_regs<0><28:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <core_status_regs<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <core_status_regs<1><7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <core_status_regs<2><11:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <core_status_regs<2><27:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <core_status_regs<3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <core_status_regs<4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <core_status_regs<5><11:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <core_status_regs<6><23:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <core_status_regs<7><15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <core_status_regs<8><7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/xlpp/v_tc_v5_01_a/hdl/vhdl/video_ctrl.vhd" line 663: Output port <Bus2IP_BE> of the instance <AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/xlpp/v_tc_v5_01_a/hdl/vhdl/video_ctrl.vhd" line 663: Output port <Bus2IP_RdCE> of the instance <AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/xlpp/v_tc_v5_01_a/hdl/vhdl/video_ctrl.vhd" line 663: Output port <Bus2IP_WrCE> of the instance <AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/xlpp/v_tc_v5_01_a/hdl/vhdl/video_ctrl.vhd" line 663: Output port <Bus2IP_Clk> of the instance <AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/xlpp/v_tc_v5_01_a/hdl/vhdl/video_ctrl.vhd" line 663: Output port <Bus2IP_Resetn> of the instance <AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <write_ack>.
    Found 45-bit register for signal <proc_sync1>.
    Found 1-bit register for signal <read_ack_d1>.
    Found 1-bit register for signal <write_ack_d1>.
    Found 1-bit register for signal <ipif_RdAck>.
    Found 1-bit register for signal <ipif_WrAck>.
    Found 1-bit register for signal <ipif_Error>.
    Found 32-bit register for signal <genr_control_regs_int<0>>.
    Found 32-bit register for signal <genr_control_regs_int<1>>.
    Found 32-bit register for signal <genr_control_regs_int<2>>.
    Found 32-bit register for signal <genr_control_regs_int<3>>.
    Found 32-bit register for signal <genr_control_regs_int<4>>.
    Found 32-bit register for signal <time_control_regs_int<0>>.
    Found 32-bit register for signal <time_control_regs_int<1>>.
    Found 32-bit register for signal <core_control_regs_int<0>>.
    Found 32-bit register for signal <core_control_regs_int<1>>.
    Found 32-bit register for signal <core_control_regs_int<2>>.
    Found 32-bit register for signal <core_control_regs_int<3>>.
    Found 32-bit register for signal <core_control_regs_int<4>>.
    Found 32-bit register for signal <core_control_regs_int<5>>.
    Found 32-bit register for signal <core_control_regs_int<6>>.
    Found 32-bit register for signal <core_control_regs_int<7>>.
    Found 32-bit register for signal <core_control_regs_int<8>>.
    Found 32-bit register for signal <ipif_RdData>.
    Found 32-bit register for signal <time_control_regs2_int<0>>.
    Found 32-bit register for signal <core_control_regs2_int<0>>.
    Found 32-bit register for signal <core_control_regs2_int<1>>.
    Found 32-bit register for signal <core_control_regs2_int<2>>.
    Found 32-bit register for signal <core_control_regs2_int<3>>.
    Found 32-bit register for signal <core_control_regs2_int<4>>.
    Found 32-bit register for signal <core_control_regs2_int<5>>.
    Found 32-bit register for signal <core_control_regs2_int<6>>.
    Found 32-bit register for signal <core_control_regs2_int<7>>.
    Found 32-bit register for signal <core_control_regs2_int<8>>.
    Found 1-bit register for signal <soft_resetn>.
    Found 1-bit register for signal <irq>.
    Found 32-bit register for signal <intr_stat>.
    Found 32-bit register for signal <intr_stat_set_d>.
    Found 32-bit register for signal <intr_stat_clr_d>.
    Found 32-bit register for signal <intr_err>.
    Found 32-bit register for signal <intr_err_set_d>.
    Found 32-bit register for signal <intr_err_clr_d>.
    Found 1-bit register for signal <read_ack>.
    Found 32-bit 12-to-1 multiplexer for signal <_n1723> created at line 978.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal n1678 may hinder XST clustering optimizations.
    Summary:
	inferred 1110 D-type flip-flop(s).
	inferred 862 Multiplexer(s).
Unit <video_ctrl> synthesized.

Synthesizing Unit <axi_lite_ipif>.
    Related source file is "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/xlpp/v_tc_v5_01_a/hdl/vhdl/axi_lite_ipif.vhd".
        C_S_AXI_DATA_WIDTH = 32
        C_S_AXI_ADDR_WIDTH = 10
        C_S_AXI_MIN_SIZE = "00000000000000000000000111111111"
        C_USE_WSTRB = 0
        C_DPHASE_TIMEOUT = 128
        C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000000000000000000000000000100000000","0000000000000000000000000000000000000000000000000000000100100011","0000000000000000000000000000000000000000000000000000000000000000","0000000000000000000000000000000000000000000000000000000001000111")
        C_ARD_NUM_CE_ARRAY = (1,1)
        C_FAMILY = "virtex7"
    Summary:
	no macro.
Unit <axi_lite_ipif> synthesized.

Synthesizing Unit <slave_attachment>.
    Related source file is "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/xlpp/v_tc_v5_01_a/hdl/vhdl/slave_attachment.vhd".
        C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000000000000000000000000000100000000","0000000000000000000000000000000000000000000000000000000100100011","0000000000000000000000000000000000000000000000000000000000000000","0000000000000000000000000000000000000000000000000000000001000111")
        C_ARD_NUM_CE_ARRAY = (1,1)
        C_IPIF_ABUS_WIDTH = 10
        C_IPIF_DBUS_WIDTH = 32
        C_S_AXI_MIN_SIZE = "00000000000000000000000111111111"
        C_USE_WSTRB = 0
        C_DPHASE_TIMEOUT = 128
        C_FAMILY = "virtex7"
WARNING:Xst:647 - Input <S_AXI_AWADDR<9:9>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_WSTRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARADDR<9:9>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/xlpp/v_tc_v5_01_a/hdl/vhdl/slave_attachment.vhd" line 382: Output port <CS_for_gaps> of the instance <I_DECODER> is unconnected or connected to loadless signal.
    Found 2-bit register for signal <state>.
    Found 2-bit register for signal <s_axi_rresp_i>.
    Found 32-bit register for signal <s_axi_rdata_i>.
    Found 1-bit register for signal <s_axi_rvalid_i>.
    Found 2-bit register for signal <s_axi_bresp_i>.
    Found 1-bit register for signal <s_axi_bvalid_i>.
    Found 8-bit register for signal <INCLUDE_DPHASE_TIMER.dpto_cnt>.
    Found 1-bit register for signal <rst>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 10                                             |
    | Inputs             | 6                                              |
    | Outputs            | 4                                              |
    | Clock              | S_AXI_ACLK (rising_edge)                       |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | sm_idle                                        |
    | Power Up State     | sm_idle                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit adder for signal <INCLUDE_DPHASE_TIMER.dpto_cnt[7]_GND_18_o_add_31_OUT> created at line 548.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  47 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <slave_attachment> synthesized.

Synthesizing Unit <address_decoder>.
    Related source file is "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/xlpp/v_tc_v5_01_a/hdl/vhdl/address_decoder.vhd".
        C_BUS_AWIDTH = 9
        C_S_AXI_MIN_SIZE = "00000000000000000000000111111111"
        C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000000000000000000000000000100000000","0000000000000000000000000000000000000000000000000000000100100011","0000000000000000000000000000000000000000000000000000000000000000","0000000000000000000000000000000000000000000000000000000001000111")
        C_ARD_NUM_CE_ARRAY = (1,1)
        C_FAMILY = "nofamily"
WARNING:Xst:647 - Input <Bus_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <cs_out_i<1>>.
    Found 1-bit register for signal <Bus_RNW_reg>.
    Found 1-bit register for signal <ce_out_i<0>>.
    Found 1-bit register for signal <ce_out_i<1>>.
    Found 1-bit register for signal <cs_out_i<0>>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <address_decoder> synthesized.

Synthesizing Unit <pselect_f_1>.
    Related source file is "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 3
        C_AW = 9
        C_BAR = "100000000"
        C_FAMILY = "nofamily"
WARNING:Xst:647 - Input <A<3:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_1> synthesized.

Synthesizing Unit <pselect_f_2>.
    Related source file is "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 2
        C_AW = 9
        C_BAR = "000000000"
        C_FAMILY = "nofamily"
WARNING:Xst:647 - Input <A<2:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_2> synthesized.

Synthesizing Unit <video_clock_cross_1>.
    Related source file is "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/xlpp/v_tc_v5_01_a/hdl/vhdl/video_clock_cross.vhd".
        C_NUM_SYNC_REGS = 3
        C_DATA_WIDTH = 45
    Set property "shreg_extract = no".
    Set property "ASYNC_REG = TRUE" for signal <data_sync<2>>.
    Set property "shift_extract = NO" for signal <data_sync<2>>.
    Set property "ASYNC_REG = TRUE" for signal <data_sync<1>>.
    Set property "shift_extract = NO" for signal <data_sync<1>>.
    Set property "ASYNC_REG = TRUE" for signal <data_sync<0>>.
    Set property "shift_extract = NO" for signal <data_sync<0>>.
    Found 45-bit register for signal <data_sync<1>>.
    Found 45-bit register for signal <data_sync<0>>.
    Found 45-bit register for signal <data_sync<2>>.
    Summary:
	inferred 135 D-type flip-flop(s).
Unit <video_clock_cross_1> synthesized.

Synthesizing Unit <video_clock_cross_2>.
    Related source file is "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/xlpp/v_tc_v5_01_a/hdl/vhdl/video_clock_cross.vhd".
        C_NUM_SYNC_REGS = 3
        C_DATA_WIDTH = 34
    Set property "shreg_extract = no".
    Set property "ASYNC_REG = TRUE" for signal <data_sync<2>>.
    Set property "shift_extract = NO" for signal <data_sync<2>>.
    Set property "ASYNC_REG = TRUE" for signal <data_sync<1>>.
    Set property "shift_extract = NO" for signal <data_sync<1>>.
    Set property "ASYNC_REG = TRUE" for signal <data_sync<0>>.
    Set property "shift_extract = NO" for signal <data_sync<0>>.
    Found 34-bit register for signal <data_sync<1>>.
    Found 34-bit register for signal <data_sync<0>>.
    Found 34-bit register for signal <data_sync<2>>.
    Summary:
	inferred 102 D-type flip-flop(s).
Unit <video_clock_cross_2> synthesized.

Synthesizing Unit <tpg_top>.
    Related source file is "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_tpg_v4_00_a/hdl/vhdl/tpg_top.vhd".
        C_DATA_WIDTH = 8
        C_TDATA_WIDTH = 16
        C_VIDEO_FORMAT = 0
        C_NUM_COMPONENTS = 2
        C_ACTIVE_COLS = 1920
        C_ACTIVE_ROWS = 1080
        C_S_AXIS_VIDEO_TUSER_WIDTH = 1
        C_HAS_AXI4_LITE = 1
WARNING:Xst:647 - Input <control<3:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <control<31:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_tpg_v4_00_a/hdl/vhdl/tpg_top.vhd" line 211: Output port <active_delay> of the instance <axi_control_module.axi_control> is unconnected or connected to loadless signal.
WARNING:Xst:2935 - Signal 'status<15:4>', unconnected in block 'tpg_top', is tied to its initial value (000000000000).
WARNING:Xst:2935 - Signal 'sysdebug_0', unconnected in block 'tpg_top', is tied to its initial value (00000000000000000000000000000000).
WARNING:Xst:2935 - Signal 'sysdebug_1', unconnected in block 'tpg_top', is tied to its initial value (00000000000000000000000000000000).
WARNING:Xst:2935 - Signal 'sysdebug_2', unconnected in block 'tpg_top', is tied to its initial value (00000000000000000000000000000000).
    Summary:
	no macro.
Unit <tpg_top> synthesized.

Synthesizing Unit <axis_input_buffer>.
    Related source file is "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_tpg_v4_00_a/hdl/vhdl/axis_input_buffer.vhd".
        C_AXIS_BUFFER_DEPTH = 16
        C_AXIS_DATA_WIDTH = 16
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_tpg_v4_00_a/hdl/vhdl/axis_input_buffer.vhd" line 119: Output port <count> of the instance <U_AXIS_SYNC_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_tpg_v4_00_a/hdl/vhdl/axis_input_buffer.vhd" line 119: Output port <full> of the instance <U_AXIS_SYNC_FIFO> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <s_axis_tready_int>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <axis_input_buffer> synthesized.

Synthesizing Unit <synch_fifo>.
    Related source file is "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_tpg_v4_00_a/hdl/vhdl/MemXLib_arch.vhd".
        input_reg = 0
        fallthru = 0
        dwidth = 18
        depth = 16
        aempty_count = 1
        afull_count = 2
        mem_type = "distributed"
    Set property "syn_ramstyle = select_ram" for signal <mem>.
    Set property "ram_style = distributed" for signal <mem>.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_tpg_v4_00_a/hdl/vhdl/MemXLib_arch.vhd" line 755: Output port <qa> of the instance <mem1> is unconnected or connected to loadless signal.
    Found 4-bit register for signal <write_ptr>.
    Found 5-bit register for signal <word_count>.
    Found 1-bit register for signal <depth_match>.
    Found 1-bit register for signal <empty_match>.
    Found 4-bit register for signal <read_ptr>.
    Found 4-bit adder for signal <write_ptr[3]_GND_380_o_add_12_OUT> created at line 663.
    Found 5-bit adder for signal <word_count[4]_GND_380_o_add_16_OUT> created at line 676.
    Found 4-bit adder for signal <read_ptr[3]_GND_380_o_add_28_OUT> created at line 743.
    Found 5-bit subtractor for signal <GND_380_o_GND_380_o_sub_18_OUT<4:0>> created at line 678.
    Found 5-bit comparator lessequal for signal <n0048> created at line 725
    Found 5-bit comparator lessequal for signal <n0050> created at line 731
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  15 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <synch_fifo> synthesized.

Synthesizing Unit <dp_ram>.
    Related source file is "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_tpg_v4_00_a/hdl/vhdl/MemXLib_arch.vhd".
        input_reg = 0
        dwidth = 18
        mem_size = 16
        mem_type = "distributed"
        write_mode_a = "WRITE_FIRST"
        write_mode_b = "WRITE_FIRST"
        mem_init = ("00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000","00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000")
    Set property "syn_ramstyle = select_ram" for signal <mem>.
    Set property "ram_style = distributed" for signal <mem>.
    Found 16x18-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 18-bit register for signal <t_qa>.
    Found 18-bit register for signal <t_qb>.
    Summary:
	inferred   1 RAM(s).
	inferred  36 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <dp_ram> synthesized.

Synthesizing Unit <axi4s_control>.
    Related source file is "/home/ga73koz/thesis/xapp1167/sw/erode/xps_proj/hdl/xlpp/v_tc_v5_01_a/hdl/vhdl/axi4s_control.vhd".
        C_DEBUG = 0
        LINE_FLUSH_CLKS = 7
        DATA_VALID_CLKS = 7
        FRAME_FLUSH_LINES = 0
        DATA_VALID_LINES = 0
WARNING:Xst:647 - Input <bypass> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <test_pattern> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 13-bit register for signal <active_cols_2>.
    Found 13-bit register for signal <total_cols>.
    Found 13-bit register for signal <total_rows>.
    Found 13-bit register for signal <col_cnt>.
    Found 13-bit register for signal <row_cnt>.
    Found 1-bit register for signal <fifo_rd_i>.
    Found 1-bit register for signal <core_en_i>.
    Found 1-bit register for signal <fifo_wr_i>.
    Found 1-bit register for signal <active_video_i>.
    Found 1-bit register for signal <active_delay_i>.
    Found 1-bit register for signal <sof_expected>.
    Found 1-bit register for signal <eol_expected>.
    Found 1-bit register for signal <eol_expected_d>.
    Found 1-bit register for signal <out_fifo_eol>.
    Found 1-bit register for signal <out_fifo_sof>.
    Found 1-bit register for signal <control_proc.sof_early_i>.
    Found 1-bit register for signal <control_proc.sof_late_i>.
    Found 1-bit register for signal <control_proc.eol_early_i>.
    Found 1-bit register for signal <control_proc.eol_late_i>.
    Found 1-bit register for signal <in_fifo_reset>.
    Found 1-bit register for signal <fifo_rd_d>.
    Found 1-bit register for signal <eof_i>.
    Found 1-bit register for signal <pixel_cnt_tc>.
    Found 1-bit register for signal <line_cnt_tc>.
    Found 13-bit register for signal <active_cols_1>.
    Found 13-bit adder for signal <active_cols[12]_GND_383_o_add_0_OUT> created at line 165.
    Found 13-bit adder for signal <active_cols[12]_GND_383_o_add_1_OUT> created at line 166.
    Found 13-bit adder for signal <active_cols[12]_GND_383_o_add_2_OUT> created at line 167.
    Found 13-bit adder for signal <col_cnt[12]_GND_383_o_add_30_OUT> created at line 281.
    Found 13-bit adder for signal <row_cnt[12]_GND_383_o_add_33_OUT> created at line 284.
    Found 13-bit comparator equal for signal <col_cnt[12]_total_cols[12]_equal_5_o> created at line 219
    Found 13-bit comparator equal for signal <col_cnt[12]_active_cols[12]_equal_10_o> created at line 227
    Found 13-bit comparator greater for signal <col_cnt[12]_GND_383_o_LessThan_11_o> created at line 258
    Found 13-bit comparator greater for signal <n0043> created at line 259
    Found 13-bit comparator lessequal for signal <n0049> created at line 260
    Found 13-bit comparator greater for signal <active_rows[12]_row_cnt[12]_LessThan_15_o> created at line 261
    Found 13-bit comparator greater for signal <GND_383_o_col_cnt[12]_LessThan_16_o> created at line 264
    Found 13-bit comparator greater for signal <GND_383_o_col_cnt[12]_LessThan_17_o> created at line 265
    Found 13-bit comparator greater for signal <GND_383_o_row_cnt[12]_LessThan_18_o> created at line 265
    Found 13-bit comparator lessequal for signal <n0067> created at line 270
    Found 13-bit comparator lessequal for signal <n0071> created at line 271
    Found 13-bit comparator equal for signal <row_cnt[12]_total_rows[12]_equal_29_o> created at line 274
    Found 13-bit comparator greater for signal <n0079> created at line 282
    Found 13-bit comparator greater for signal <row_cnt[12]_total_rows[12]_LessThan_33_o> created at line 284
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  97 D-type flip-flop(s).
	inferred  14 Comparator(s).
	inferred  23 Multiplexer(s).
Unit <axi4s_control> synthesized.

Synthesizing Unit <tpg_core>.
    Related source file is "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_tpg_v4_00_a/hdl/vhdl/tpg_core.vhd".
        C_VIDEO_FORMAT = 0
        C_NUM_COMPONENTS = 2
        C_DATA_WIDTH = 8
WARNING:Xst:647 - Input <active_video_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_tpg_v4_00_a/hdl/vhdl/tpg_core.vhd" line 1290: Output port <q1> of the instance <Generate2ChOutput.GreenComponentDelay> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_tpg_v4_00_a/hdl/vhdl/tpg_core.vhd" line 1300: Output port <q1> of the instance <Generate2ChOutput.BlueComponentDelay> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_tpg_v4_00_a/hdl/vhdl/tpg_core.vhd" line 1352: Output port <q1> of the instance <HorizontalDataDelay> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_tpg_v4_00_a/hdl/vhdl/tpg_core.vhd" line 1362: Output port <q1> of the instance <VerticalDataDelay> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_tpg_v4_00_a/hdl/vhdl/tpg_core.vhd" line 1372: Output port <q> of the instance <VerticalAndRampCountDataDelay> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_tpg_v4_00_a/hdl/vhdl/tpg_core.vhd" line 1372: Output port <q1> of the instance <VerticalAndRampCountDataDelay> is unconnected or connected to loadless signal.
WARNING:Xst:2935 - Signal 'DinFIFO_out_red', unconnected in block 'tpg_core', is tied to its initial value (00000000).
    Found 1-bit register for signal <d2_eol>.
    Found 1-bit register for signal <d3_eol>.
    Found 1-bit register for signal <d4_eol>.
    Found 1-bit register for signal <d5_eol>.
    Found 13-bit register for signal <FreeRunVCount>.
    Found 13-bit register for signal <FreeRunHCount>.
    Found 1-bit register for signal <FreeRunSOF>.
    Found 9-bit register for signal <GPatHCount>.
    Found 9-bit register for signal <GPatVCount>.
    Found 8-bit register for signal <GPatOut>.
    Found 1-bit register for signal <prng_rst_d>.
    Found 1-bit register for signal <d_sof_out>.
    Found 8-bit register for signal <RampStart>.
    Found 8-bit register for signal <d_RampStart>.
    Found 8-bit register for signal <vdata>.
    Found 8-bit register for signal <hdata>.
    Found 13-bit register for signal <VCount>.
    Found 13-bit register for signal <HCount>.
    Found 13-bit register for signal <d_HCount>.
    Found 13-bit register for signal <d2_HCount>.
    Found 1-bit register for signal <PRNG2PrstEn>.
    Found 1-bit register for signal <PRNG4PrstEn>.
    Found 6-bit register for signal <StuckPixelG>.
    Found 6-bit register for signal <StuckPixelB>.
    Found 1-bit register for signal <UseStuckPixel>.
    Found 10-bit register for signal <BarWidth>.
    Found 10-bit register for signal <TartanBarHeight>.
    Found 13-bit register for signal <LastLine>.
    Found 13-bit register for signal <LastPixel>.
    Found 3-bit register for signal <TartanBarVSel>.
    Found 9-bit register for signal <TartanBarVCount>.
    Found 3-bit register for signal <HBarSel>.
    Found 10-bit register for signal <BarHCount>.
    Found 1-bit register for signal <XHatchV>.
    Found 1-bit register for signal <XHatchH>.
    Found 3-bit register for signal <BarSel>.
    Found 8-bit register for signal <bar_Y>.
    Found 8-bit register for signal <bar_Cb>.
    Found 8-bit register for signal <bar_Cr>.
    Found 1-bit register for signal <EnableTartan>.
    Found 8-bit register for signal <XHairValue>.
    Found 8-bit register for signal <Y>.
    Found 8-bit register for signal <Cb>.
    Found 8-bit register for signal <Cr>.
    Found 5-bit register for signal <RLInstrAddr>.
    Found 5-bit register for signal <RLDataAddr>.
    Found 1-bit register for signal <e_RegisterRLWidth>.
    Found 1-bit register for signal <RegisterRLHeight>.
    Found 1-bit register for signal <d_RegisterRLHeight>.
    Found 1-bit register for signal <LineRepeatCountEn>.
    Found 1-bit register for signal <RegisterRLWidth>.
    Found 13-bit register for signal <PixRepeatCount>.
    Found 13-bit register for signal <LineRepeatCount>.
    Found 5-bit register for signal <RLInstrAddrPreset>.
    Found 5-bit register for signal <RLDataAddrPreset>.
    Found 13-bit register for signal <RLWidth>.
    Found 13-bit register for signal <RLWidthMinus1>.
    Found 13-bit register for signal <BoxTop>.
    Found 13-bit register for signal <BoxBottom>.
    Found 13-bit register for signal <BoxLeft>.
    Found 13-bit register for signal <BoxRight>.
    Found 1-bit register for signal <HDir>.
    Found 1-bit register for signal <VDir>.
    Found 13-bit register for signal <HMax>.
    Found 13-bit register for signal <VMax>.
    Found 13-bit register for signal <BoxHCoord>.
    Found 13-bit register for signal <BoxVCoord>.
    Found 1-bit register for signal <VBoxEn>.
    Found 1-bit register for signal <HBoxEn>.
    Found 1-bit register for signal <BoxEn>.
    Found 1-bit register for signal <CSel>.
    Found 8-bit register for signal <t_blue_out>.
    Found 8-bit register for signal <t_green_out>.
    Found 1-bit register for signal <Enable>.
    Found 1-bit register for signal <d_Enable>.
    Found 10-bit register for signal <ExtendedNoiseGain>.
    Found 10-bit register for signal <RandPRNG2Green>.
    Found 10-bit register for signal <RandPRNG2Blue>.
    Found 10-bit register for signal <RandPRNG4Green>.
    Found 10-bit register for signal <RandPRNG4Blue>.
    Found 10-bit register for signal <ExtendedGreenNoise>.
    Found 10-bit register for signal <ExtendedBlueNoise>.
    Found 20-bit register for signal <GreenNoise>.
    Found 20-bit register for signal <BlueNoise>.
    Found 10-bit register for signal <NoisyGreenOut>.
    Found 10-bit register for signal <NoisyBlueOut>.
    Found 8-bit register for signal <e_green_out>.
    Found 8-bit register for signal <e_blue_out>.
    Found 1-bit register for signal <d_eol>.
    Found 13-bit adder for signal <FreeRunVCount[12]_GND_385_o_add_3_OUT> created at line 350.
    Found 13-bit adder for signal <FreeRunHCount[12]_GND_385_o_add_5_OUT> created at line 355.
    Found 9-bit adder for signal <GPatVCount[8]_GND_385_o_add_17_OUT> created at line 389.
    Found 9-bit adder for signal <GPatHCount[8]_GND_385_o_add_18_OUT> created at line 391.
    Found 13-bit adder for signal <VCount[12]_GND_385_o_add_51_OUT> created at line 471.
    Found 13-bit adder for signal <HCount[12]_GND_385_o_add_52_OUT> created at line 474.
    Found 32-bit adder for signal <TartanBarIndex> created at line 598.
    Found 3-bit adder for signal <TartanBarVSel[2]_GND_385_o_add_102_OUT> created at line 621.
    Found 9-bit adder for signal <TartanBarVCount[8]_GND_385_o_add_103_OUT> created at line 624.
    Found 3-bit adder for signal <HBarSel[2]_GND_385_o_add_115_OUT> created at line 641.
    Found 10-bit adder for signal <BarHCount[9]_GND_385_o_add_116_OUT> created at line 644.
    Found 5-bit adder for signal <RLDataAddr[4]_GND_385_o_add_203_OUT> created at line 925.
    Found 5-bit adder for signal <RLInstrAddr[4]_GND_385_o_add_214_OUT> created at line 955.
    Found 13-bit adder for signal <PixRepeatCount[12]_GND_385_o_add_235_OUT> created at line 993.
    Found 13-bit adder for signal <BoxHCoord[12]_BoxSize[12]_add_264_OUT> created at line 1022.
    Found 13-bit adder for signal <BoxVCoord[12]_BoxSize[12]_add_265_OUT> created at line 1024.
    Found 13-bit adder for signal <BoxHCoord[12]_GND_385_o_add_270_OUT> created at line 1051.
    Found 13-bit adder for signal <BoxVCoord[12]_GND_385_o_add_273_OUT> created at line 1056.
    Found 10-bit adder for signal <RandPRNG2Green[9]_RandPRNG4Green[9]_add_342_OUT> created at line 1224.
    Found 10-bit adder for signal <RandPRNG2Blue[9]_RandPRNG4Blue[9]_add_343_OUT> created at line 1225.
    Found 10-bit adder for signal <GND_385_o_GreenNoise[19]_add_351_OUT> created at line 1238.
    Found 10-bit adder for signal <GND_385_o_BlueNoise[19]_add_352_OUT> created at line 1239.
    Found 10-bit subtractor for signal <GND_385_o_GND_385_o_sub_99_OUT<9:0>> created at line 606.
    Found 10-bit subtractor for signal <GND_385_o_GND_385_o_sub_100_OUT<9:0>> created at line 607.
    Found 13-bit subtractor for signal <GND_385_o_GND_385_o_sub_101_OUT<12:0>> created at line 608.
    Found 5-bit subtractor for signal <GND_385_o_GND_385_o_sub_203_OUT<4:0>> created at line 923.
    Found 13-bit subtractor for signal <GND_385_o_GND_385_o_sub_227_OUT<12:0>> created at line 975.
    Found 13-bit subtractor for signal <GND_385_o_GND_385_o_sub_228_OUT<12:0>> created at line 978.
    Found 13-bit subtractor for signal <GND_385_o_GND_385_o_sub_234_OUT<12:0>> created at line 988.
    Found 13-bit subtractor for signal <GND_385_o_GND_385_o_sub_263_OUT<12:0>> created at line 1018.
    Found 13-bit subtractor for signal <GND_385_o_GND_385_o_sub_264_OUT<12:0>> created at line 1019.
    Found 13-bit subtractor for signal <GND_385_o_GND_385_o_sub_272_OUT<12:0>> created at line 1053.
    Found 13-bit subtractor for signal <GND_385_o_GND_385_o_sub_275_OUT<12:0>> created at line 1058.
    Found 8-bit adder for signal <hdata[7]_GND_385_o_add_40_OUT> created at line 458.
    Found 8-bit adder for signal <vdata[7]_GND_385_o_add_36_OUT> created at line 453.
    Found 8-bit adder for signal <RampStart[7]_Motion_speed[7]_add_34_OUT> created at line 441.
    Found 10x10-bit multiplier for signal <ExtendedGreenNoise[9]_ExtendedNoiseGain[9]_MuLt_345_OUT> created at line 1229.
    Found 10x10-bit multiplier for signal <ExtendedBlueNoise[9]_ExtendedNoiseGain[9]_MuLt_346_OUT> created at line 1230.
    Found 64x3-bit Read Only RAM for signal <TartanBarSel>
    Found 16x1-bit Read Only RAM for signal <PatternSel[3]_GND_385_o_Mux_178_o>
    Found 32x16-bit Read Only RAM for signal <RLInstrValue>
    Found 32x16-bit Read Only RAM for signal <RLDataValue>
    Found 8x24-bit Read Only RAM for signal <_n1776>
    Found 13-bit comparator equal for signal <FreeRunHCount[12]_LastPixel[12]_equal_2_o> created at line 345
    Found 13-bit comparator equal for signal <FreeRunVCount[12]_LastLine[12]_equal_3_o> created at line 346
    Found 13-bit comparator equal for signal <HCount[12]_LastPixel[12]_equal_17_o> created at line 387
    Found 16-bit comparator greater for signal <RandPRNG1Out[15]_StuckPixelThreshold[15]_LessThan_89_o> created at line 542
    Found 10-bit comparator equal for signal <GND_385_o_TartanBarHeight[9]_equal_102_o> created at line 620
    Found 10-bit comparator equal for signal <BarHCount[9]_BarWidth[9]_equal_115_o> created at line 640
    Found 13-bit comparator equal for signal <VCount[12]_LastLine[12]_equal_127_o> created at line 651
    Found 13-bit comparator equal for signal <PixRepeatCount[12]_RLWidthMinus1[12]_equal_214_o> created at line 953
    Found 13-bit comparator greater for signal <HMax[12]_BoxHCoord[12]_LessThan_267_o> created at line 1029
    Found 13-bit comparator lessequal for signal <BoxHCoord[12]_GND_385_o_LessThan_268_o> created at line 1033
    Found 13-bit comparator greater for signal <VMax[12]_BoxVCoord[12]_LessThan_269_o> created at line 1039
    Found 13-bit comparator lessequal for signal <BoxVCoord[12]_GND_385_o_LessThan_270_o> created at line 1043
    Found 13-bit comparator equal for signal <VCount[12]_BoxTop[12]_equal_287_o> created at line 1066
    Found 13-bit comparator not equal for signal <VCount[12]_BoxBottom[12]_equal_288_o> created at line 1068
    Found 13-bit comparator equal for signal <HCount[12]_BoxLeft[12]_equal_290_o> created at line 1078
    Found 13-bit comparator not equal for signal <HCount[12]_BoxRight[12]_equal_291_o> created at line 1080
    Found 13-bit comparator equal for signal <VCount[12]_XHairsV[12]_equal_318_o> created at line 1161
    Found 13-bit comparator equal for signal <d2_HCount[12]_XHairsH[12]_equal_319_o> created at line 1161
    Summary:
	inferred   5 RAM(s).
	inferred   2 Multiplier(s).
	inferred  33 Adder/Subtractor(s).
	inferred 643 D-type flip-flop(s).
	inferred  18 Comparator(s).
	inferred  94 Multiplexer(s).
Unit <tpg_core> synthesized.

Synthesizing Unit <prng>.
    Related source file is "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_tpg_v4_00_a/hdl/vhdl/prng.vhd".
        width = 34
    Found 34-bit register for signal <random_num>.
    Found 34-bit register for signal <rand_temp>.
    Summary:
	inferred  68 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <prng> synthesized.

Synthesizing Unit <zplate>.
    Related source file is "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_tpg_v4_00_a/hdl/vhdl/zplate_top.vhd".
        OutWidth = 8
        DeltaWidth = 16
    Found 1-bit register for signal <d_line_end>.
    Found 1-bit register for signal <d2_line_end>.
    Found 16-bit register for signal <NewVDelta>.
    Found 16-bit register for signal <CurrentVLUTAddr>.
    Found 16-bit register for signal <NewHDelta>.
    Found 16-bit register for signal <CurrentHLUTAddr>.
    Found 8-bit register for signal <t_DOut>.
    Found 1-bit register for signal <d_vsync>.
    Found 16-bit adder for signal <NewVDelta[15]_VDelta2[15]_add_2048_OUT> created at line 121.
    Found 16-bit adder for signal <CurrentVLUTAddr[15]_NewVDelta[15]_add_2049_OUT> created at line 122.
    Found 16-bit adder for signal <NewHDelta[15]_HDelta2[15]_add_2058_OUT> created at line 141.
    Found 16-bit adder for signal <CurrentHLUTAddr[15]_NewHDelta[15]_add_2059_OUT> created at line 142.
    Found 2048x8-bit Read Only RAM for signal <AppliedRdAddr[10]_SinTableArray[2047][7]_wide_mux_2060_OUT>
    Summary:
	inferred   1 RAM(s).
	inferred   4 Adder/Subtractor(s).
	inferred  75 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <zplate> synthesized.

Synthesizing Unit <DELAY_1>.
    Related source file is "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_tpg_v4_00_a/hdl/vhdl/GenXlib_arch.vhd".
        WIDTH = 8
        DELAY = 3
        vector = 1
WARNING:Xst:647 - Input <d1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <q1> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 8-bit register for signal <needs_delay.clk_process.shift_register<2>>.
    Found 8-bit register for signal <needs_delay.clk_process.shift_register<1>>.
    Found 8-bit register for signal <needs_delay.clk_process.shift_register<3>>.
    Summary:
	inferred  24 D-type flip-flop(s).
Unit <DELAY_1> synthesized.

Synthesizing Unit <DELAY_2>.
    Related source file is "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_tpg_v4_00_a/hdl/vhdl/GenXlib_arch.vhd".
        WIDTH = 8
        DELAY = 2
        vector = 1
WARNING:Xst:647 - Input <d1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <q1> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 8-bit register for signal <needs_delay.clk_process.shift_register<1>>.
    Found 8-bit register for signal <needs_delay.clk_process.shift_register<2>>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <DELAY_2> synthesized.

Synthesizing Unit <axis_output_buffer>.
    Related source file is "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_tpg_v4_00_a/hdl/vhdl/axis_output_buffer.vhd".
        C_AXIS_BUFFER_DEPTH = 16
        C_AXIS_DATA_WIDTH = 16
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_tpg_v4_00_a/hdl/vhdl/axis_output_buffer.vhd" line 120: Output port <count> of the instance <UOSD_AXIS_SYNC_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_tpg_v4_00_a/hdl/vhdl/axis_output_buffer.vhd" line 120: Output port <full> of the instance <UOSD_AXIS_SYNC_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_tpg_v4_00_a/hdl/vhdl/axis_output_buffer.vhd" line 120: Output port <aempty> of the instance <UOSD_AXIS_SYNC_FIFO> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <axis_output_buffer> synthesized.

Synthesizing Unit <synch_fifo_fallthru>.
    Related source file is "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_tpg_v4_00_a/hdl/vhdl/MemXLib_arch.vhd".
        input_reg = 0
        dwidth = 18
        depth = 16
        aempty_count = 1
        afull_count = 2
        mem_type = "distributed"
INFO:Xst:3210 - "/ise_local2/umair_temp/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/v_tpg_v4_00_a/hdl/vhdl/MemXLib_arch.vhd" line 993: Output port <qa> of the instance <mem1> is unconnected or connected to loadless signal.
    Found 5-bit register for signal <write_ptr_int>.
    Found 1-bit register for signal <full_int>.
    Found 1-bit register for signal <empty_int>.
    Found 5-bit register for signal <read_ptr_int>.
    Found 5-bit adder for signal <read_ptr> created at line 868.
    Found 5-bit adder for signal <write_ptr> created at line 884.
    Found 5-bit adder for signal <read_ptr_int[4]_GND_487_o_add_32_OUT> created at line 981.
    Found 5-bit subtractor for signal <GND_487_o_GND_487_o_sub_18_OUT<4:0>> created at line 941.
    Found 5-bit subtractor for signal <GND_487_o_GND_487_o_sub_20_OUT<4:0>> created at line 945.
    Found 5-bit subtractor for signal <GND_487_o_GND_487_o_sub_22_OUT<4:0>> created at line 961.
    Found 5-bit subtractor for signal <GND_487_o_GND_487_o_sub_27_OUT<4:0>> created at line 965.
    Found 5-bit comparator equal for signal <write_ptr[4]_read_ptr_cmp[4]_equal_14_o> created at line 909
    Found 5-bit comparator equal for signal <read_ptr[4]_write_ptr_int[4]_equal_15_o> created at line 924
    Found 5-bit comparator lessequal for signal <n0028> created at line 941
    Found 5-bit comparator lessequal for signal <n0034> created at line 945
    Found 5-bit comparator lessequal for signal <n0045> created at line 961
    Found 5-bit comparator lessequal for signal <n0051> created at line 965
    Summary:
	inferred   7 Adder/Subtractor(s).
	inferred  12 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred   8 Multiplexer(s).
Unit <synch_fifo_fallthru> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 8
 16x1-bit single-port Read Only RAM                    : 1
 16x18-bit dual-port RAM                               : 2
 2048x8-bit single-port Read Only RAM                  : 1
 32x16-bit single-port Read Only RAM                   : 2
 64x3-bit single-port Read Only RAM                    : 1
 8x24-bit single-port Read Only RAM                    : 1
# Multipliers                                          : 2
 10x10-bit multiplier                                  : 2
# Adders/Subtractors                                   : 53
 10-bit adder                                          : 5
 10-bit subtractor                                     : 2
 13-bit adder                                          : 12
 13-bit addsub                                         : 2
 13-bit subtractor                                     : 5
 16-bit adder                                          : 4
 3-bit adder                                           : 2
 32-bit adder                                          : 1
 4-bit adder                                           : 2
 5-bit adder                                           : 5
 5-bit addsub                                          : 1
 5-bit subtractor                                      : 5
 8-bit adder                                           : 4
 9-bit adder                                           : 3
# Registers                                            : 210
 1-bit register                                        : 69
 10-bit register                                       : 12
 13-bit register                                       : 26
 16-bit register                                       : 4
 18-bit register                                       : 4
 2-bit register                                        : 3
 20-bit register                                       : 2
 24-bit register                                       : 1
 3-bit register                                        : 3
 32-bit register                                       : 34
 34-bit register                                       : 9
 4-bit register                                        : 2
 45-bit register                                       : 4
 5-bit register                                        : 7
 6-bit register                                        : 2
 8-bit register                                        : 25
 9-bit register                                        : 3
# Comparators                                          : 40
 10-bit comparator equal                               : 2
 13-bit comparator equal                               : 12
 13-bit comparator greater                             : 10
 13-bit comparator lessequal                           : 5
 13-bit comparator not equal                           : 2
 16-bit comparator greater                             : 1
 5-bit comparator equal                                : 2
 5-bit comparator lessequal                            : 6
# Multiplexers                                         : 1005
 1-bit 2-to-1 multiplexer                              : 860
 10-bit 2-to-1 multiplexer                             : 3
 13-bit 2-to-1 multiplexer                             : 20
 16-bit 2-to-1 multiplexer                             : 6
 18-bit 2-to-1 multiplexer                             : 4
 3-bit 2-to-1 multiplexer                              : 3
 32-bit 12-to-1 multiplexer                            : 1
 32-bit 2-to-1 multiplexer                             : 32
 34-bit 2-to-1 multiplexer                             : 3
 4-bit 2-to-1 multiplexer                              : 1
 5-bit 2-to-1 multiplexer                              : 13
 8-bit 2-to-1 multiplexer                              : 54
 9-bit 2-to-1 multiplexer                              : 5
# FSMs                                                 : 1
# Xors                                                 : 6
 1-bit xor2                                            : 6

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <dp_ram>.
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_mem>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 18-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <wea_0>         | high     |
    |     addrA          | connected to signal <addra>         |          |
    |     diA            | connected to signal <da>            |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 18-bit                    |          |
    |     addrB          | connected to signal <addrb>         |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <dp_ram> synthesized (advanced).

Synthesizing (advanced) Unit <slave_attachment>.
The following registers are absorbed into counter <INCLUDE_DPHASE_TIMER.dpto_cnt>: 1 register on signal <INCLUDE_DPHASE_TIMER.dpto_cnt>.
Unit <slave_attachment> synthesized (advanced).

Synthesizing (advanced) Unit <synch_fifo>.
The following registers are absorbed into counter <read_ptr>: 1 register on signal <read_ptr>.
The following registers are absorbed into counter <write_ptr>: 1 register on signal <write_ptr>.
The following registers are absorbed into counter <word_count>: 1 register on signal <word_count>.
Unit <synch_fifo> synthesized (advanced).

Synthesizing (advanced) Unit <synch_fifo_fallthru>.
The following registers are absorbed into accumulator <write_ptr_int>: 1 register on signal <write_ptr_int>.
The following registers are absorbed into accumulator <read_ptr_int>: 1 register on signal <read_ptr_int>.
Unit <synch_fifo_fallthru> synthesized (advanced).

Synthesizing (advanced) Unit <tpg_core>.
The following registers are absorbed into accumulator <RampStart>: 1 register on signal <RampStart>.
The following registers are absorbed into accumulator <BoxHCoord>: 1 register on signal <BoxHCoord>.
The following registers are absorbed into accumulator <BoxVCoord>: 1 register on signal <BoxVCoord>.
The following registers are absorbed into counter <GPatVCount>: 1 register on signal <GPatVCount>.
The following registers are absorbed into counter <FreeRunVCount>: 1 register on signal <FreeRunVCount>.
The following registers are absorbed into counter <FreeRunHCount>: 1 register on signal <FreeRunHCount>.
The following registers are absorbed into counter <vdata>: 1 register on signal <vdata>.
The following registers are absorbed into counter <VCount>: 1 register on signal <VCount>.
The following registers are absorbed into counter <TartanBarVSel>: 1 register on signal <TartanBarVSel>.
The following registers are absorbed into counter <HBarSel>: 1 register on signal <HBarSel>.
The following registers are absorbed into counter <PixRepeatCount>: 1 register on signal <PixRepeatCount>.
	Found pipelined multiplier on signal <ExtendedGreenNoise[9]_ExtendedNoiseGain[9]_MuLt_345_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <ExtendedBlueNoise[9]_ExtendedNoiseGain[9]_MuLt_346_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
INFO:Xst:3231 - The small RAM <Mram_RLDataValue> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 16-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <RLDataAddr>    |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <RLDataValue>   |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_RLInstrValue> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 16-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <RLInstrAddr>   |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <RLInstrValue>  |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram__n1776> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <BarSel>        |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_TartanBarSel> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 3-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <TartanBarIndex> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <TartanBarSel>  |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_PatternSel[3]_GND_385_o_Mux_178_o> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 1-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <PatternSel>    |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_ExtendedGreenNoise[9]_ExtendedNoiseGain[9]_MuLt_345_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_ExtendedBlueNoise[9]_ExtendedNoiseGain[9]_MuLt_346_OUT by adding 1 register level(s).
Unit <tpg_core> synthesized (advanced).

Synthesizing (advanced) Unit <zplate>.
The following registers are absorbed into accumulator <NewVDelta>: 1 register on signal <NewVDelta>, 1 register on signal <d_vsync>, 1 register on signal <AddSubConstReg>, 1 register on signal <CinConstReg>.
The following registers are absorbed into accumulator <CurrentVLUTAddr>: 1 register on signal <CurrentVLUTAddr>, 1 register on signal <d_vsync>, 1 register on signal <AddSubConstReg>, 1 register on signal <CinConstReg>.
INFO:Xst:3226 - The RAM <Mram_AppliedRdAddr[10]_SinTableArray[2047][7]_wide_mux_2060_OUT> will be implemented as a BLOCK RAM, absorbing the following register(s): <t_DOut>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2048-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     enA            | connected to internal node          | low      |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <CurrentHLUTAddr<15:5>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <t_DOut>        |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <zplate> synthesized (advanced).
WARNING:Xst:2677 - Node <core_control_regs_int_6_24> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs_int_6_25> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs_int_6_26> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs_int_6_27> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs_int_6_28> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs_int_6_29> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs_int_6_30> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs_int_6_31> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs_int_7_16> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs_int_7_17> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs_int_7_18> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs_int_7_19> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs_int_7_20> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs_int_7_21> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs_int_7_22> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs_int_7_23> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs_int_7_24> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs_int_7_25> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs_int_7_26> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs_int_7_27> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs_int_7_28> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs_int_7_29> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs_int_7_30> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs_int_7_31> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs_int_8_8> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs_int_8_9> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs_int_8_10> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs_int_8_11> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs_int_8_12> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs_int_8_13> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs_int_8_14> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs_int_8_15> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs_int_8_16> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs_int_8_17> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs_int_8_18> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs_int_8_19> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs_int_8_20> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs_int_8_21> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs_int_8_22> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs_int_8_23> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs_int_8_24> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs_int_8_25> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs_int_8_26> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs_int_8_27> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs_int_8_28> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs_int_8_29> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs_int_8_30> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs_int_8_31> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_8_8> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_8_9> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_8_10> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_8_11> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_8_12> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_8_13> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_8_14> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_8_15> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_8_16> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_8_17> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_8_18> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_8_19> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_8_20> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_8_21> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_8_22> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_8_23> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_8_24> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_8_25> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_8_26> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_8_27> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_8_28> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_8_29> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_8_30> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_8_31> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_6_24> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_6_25> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_6_26> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_6_27> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_6_28> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_6_29> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_6_30> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_6_31> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_7_16> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_7_17> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_7_18> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_7_19> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_7_20> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_7_21> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_7_22> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_7_23> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_7_24> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_7_25> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_7_26> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_7_27> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_7_28> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_7_29> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_7_30> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_7_31> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_2_12> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_2_13> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_2_14> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_2_15> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_2_28> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_2_29> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_2_30> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_2_31> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <time_control_regs2_int_0_13> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <time_control_regs2_int_0_14> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <time_control_regs2_int_0_15> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <time_control_regs2_int_0_29> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <time_control_regs2_int_0_30> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <time_control_regs2_int_0_31> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_1_8> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_1_9> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_1_10> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_1_11> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_1_12> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_1_13> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_1_14> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_1_15> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_1_16> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_1_17> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_1_18> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_1_19> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_1_20> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_1_21> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_1_22> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_1_23> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_1_24> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_1_25> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_1_26> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_1_27> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_1_28> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_1_29> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_1_30> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_1_31> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_5_12> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_5_13> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_5_14> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_5_15> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_5_16> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_5_17> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_5_18> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_5_19> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_5_20> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_5_21> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_5_22> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_5_23> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_5_24> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_5_25> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_5_26> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_5_27> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_5_28> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_5_29> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_5_30> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_5_31> of sequential type is unconnected in block <video_ctrl>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 8
 16x1-bit single-port distributed Read Only RAM        : 1
 16x18-bit dual-port distributed RAM                   : 2
 2048x8-bit single-port block Read Only RAM            : 1
 32x16-bit single-port distributed Read Only RAM       : 2
 64x3-bit single-port distributed Read Only RAM        : 1
 8x24-bit single-port distributed Read Only RAM        : 1
# Multipliers                                          : 2
 10x10-bit registered multiplier                       : 2
# Adders/Subtractors                                   : 37
 10-bit adder                                          : 5
 10-bit subtractor                                     : 2
 13-bit adder                                          : 8
 13-bit subtractor                                     : 5
 16-bit adder                                          : 2
 4-bit adder                                           : 1
 5-bit adder                                           : 5
 5-bit subtractor                                      : 5
 6-bit adder                                           : 1
 8-bit adder                                           : 1
 9-bit adder                                           : 2
# Counters                                             : 12
 13-bit up counter                                     : 4
 3-bit up counter                                      : 2
 4-bit up counter                                      : 2
 5-bit updown counter                                  : 1
 8-bit up counter                                      : 2
 9-bit up counter                                      : 1
# Accumulators                                         : 7
 13-bit updown accumulator                             : 2
 16-bit up loadable accumulator                        : 2
 5-bit up accumulator                                  : 2
 8-bit up loadable accumulator                         : 1
# Registers                                            : 2224
 Flip-Flops                                            : 2224
# Comparators                                          : 40
 10-bit comparator equal                               : 2
 13-bit comparator equal                               : 12
 13-bit comparator greater                             : 10
 13-bit comparator lessequal                           : 5
 13-bit comparator not equal                           : 2
 16-bit comparator greater                             : 1
 5-bit comparator equal                                : 2
 5-bit comparator lessequal                            : 6
# Multiplexers                                         : 1131
 1-bit 2-to-1 multiplexer                              : 1005
 10-bit 2-to-1 multiplexer                             : 3
 13-bit 2-to-1 multiplexer                             : 15
 16-bit 2-to-1 multiplexer                             : 4
 18-bit 2-to-1 multiplexer                             : 4
 3-bit 2-to-1 multiplexer                              : 1
 32-bit 12-to-1 multiplexer                            : 1
 32-bit 2-to-1 multiplexer                             : 32
 4-bit 2-to-1 multiplexer                              : 1
 5-bit 2-to-1 multiplexer                              : 13
 8-bit 2-to-1 multiplexer                              : 48
 9-bit 2-to-1 multiplexer                              : 4
# FSMs                                                 : 1
# Xors                                                 : 6
 1-bit xor2                                            : 6

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <ExtendedNoiseGain_8> has a constant value of 0 in block <tpg_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ExtendedNoiseGain_9> has a constant value of 0 in block <tpg_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <genr_control_regs_int_3_24> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_3_25> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_3_26> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_3_27> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_3_28> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_3_29> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_3_30> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_3_31> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <time_control_regs_int_0_13> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <time_control_regs_int_0_14> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <time_control_regs_int_0_15> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <time_control_regs_int_0_29> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <time_control_regs_int_0_30> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <time_control_regs_int_0_31> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_1_8> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_1_9> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_1_10> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_1_11> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_1_12> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_1_13> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_1_14> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_1_15> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_0_27> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_0_28> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_0_29> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_3_4> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_3_5> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_3_6> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_3_7> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_3_8> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_3_9> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_3_10> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_3_11> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_3_12> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_3_13> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_3_14> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_3_15> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_3_17> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_3_18> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_3_19> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_3_20> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_3_21> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_3_22> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_3_23> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_2_30> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_2_31> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_5_12> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_5_13> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_5_14> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_5_15> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_5_16> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_5_17> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_5_18> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_5_19> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_5_20> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_5_21> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_5_22> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_5_23> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_5_24> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_5_25> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_5_26> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_5_27> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_5_28> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_5_29> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_5_30> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_5_31> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_1_16> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_1_17> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_1_18> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_1_19> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_1_20> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_1_21> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_1_22> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_1_23> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_1_24> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_1_25> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_1_26> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_1_27> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_1_28> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_1_29> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_1_30> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_1_31> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_2_12> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_2_13> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_2_14> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_2_15> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_2_28> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_2_29> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_4_22> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_4_23> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_4_24> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_4_25> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_4_26> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_4_27> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_4_28> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_4_29> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_4_30> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_4_31> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <time_control_regs_int_1_0> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <time_control_regs_int_1_1> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <time_control_regs_int_1_2> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <time_control_regs_int_1_3> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <time_control_regs_int_1_4> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <time_control_regs_int_1_5> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <time_control_regs_int_1_6> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <time_control_regs_int_1_7> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <time_control_regs_int_1_8> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <time_control_regs_int_1_9> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <time_control_regs_int_1_10> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <time_control_regs_int_1_11> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_4_0> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_4_1> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_4_2> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_4_3> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_4_4> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_4_5> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_4_6> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_4_7> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_4_8> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_4_9> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_4_10> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_4_11> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_4_12> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_4_13> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_4_14> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_4_15> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_4_16> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_4_17> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_4_18> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_4_19> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_4_20> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_4_21> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_0_5> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_0_6> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_0_7> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_0_8> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_0_9> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_0_10> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_0_11> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_0_12> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_0_13> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_0_14> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_0_15> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_0_16> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_0_17> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_0_18> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_0_19> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_0_20> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_0_21> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_0_22> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_0_23> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_0_24> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_0_25> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_0_26> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <time_control_regs_int_1_12> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <time_control_regs_int_1_13> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <time_control_regs_int_1_14> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <time_control_regs_int_1_15> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <time_control_regs_int_1_16> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <time_control_regs_int_1_17> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <time_control_regs_int_1_18> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <time_control_regs_int_1_19> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <time_control_regs_int_1_20> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <time_control_regs_int_1_21> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <time_control_regs_int_1_22> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <time_control_regs_int_1_23> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <time_control_regs_int_1_24> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <time_control_regs_int_1_25> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <time_control_regs_int_1_26> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <time_control_regs_int_1_27> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <time_control_regs_int_1_28> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <time_control_regs_int_1_29> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <time_control_regs_int_1_30> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <time_control_regs_int_1_31> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_0_2> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_0_3> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_0_4> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <intr_stat_set_d_31> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <intr_stat_31> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <intr_stat_clr_d_31> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:1293 - FF/Latch <s_axi_rresp_i_0> has a constant value of 0 in block <slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <s_axi_bresp_i_0> has a constant value of 0 in block <slave_attachment>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <PRNG2PrstEn> in Unit <tpg_core> is equivalent to the following FF/Latch, which will be removed : <PRNG4PrstEn> 
INFO:Xst:2261 - The FF/Latch <RandPRNG2Green_7> in Unit <tpg_core> is equivalent to the following 2 FFs/Latches, which will be removed : <RandPRNG2Green_8> <RandPRNG2Green_9> 
INFO:Xst:2261 - The FF/Latch <RandPRNG4Blue_7> in Unit <tpg_core> is equivalent to the following 2 FFs/Latches, which will be removed : <RandPRNG4Blue_8> <RandPRNG4Blue_9> 
INFO:Xst:2261 - The FF/Latch <RandPRNG2Blue_7> in Unit <tpg_core> is equivalent to the following 2 FFs/Latches, which will be removed : <RandPRNG2Blue_8> <RandPRNG2Blue_9> 
INFO:Xst:2261 - The FF/Latch <RandPRNG4Green_7> in Unit <tpg_core> is equivalent to the following 2 FFs/Latches, which will be removed : <RandPRNG4Green_8> <RandPRNG4Green_9> 
INFO:Xst:2261 - The FF/Latch <intr_stat_set_d_4> in Unit <video_ctrl> is equivalent to the following 53 FFs/Latches, which will be removed : <intr_stat_set_d_5> <intr_stat_set_d_6> <intr_stat_set_d_7> <intr_stat_set_d_8> <intr_stat_set_d_9> <intr_stat_set_d_10> <intr_stat_set_d_11> <intr_stat_set_d_12> <intr_stat_set_d_13> <intr_stat_set_d_14> <intr_stat_set_d_15> <intr_stat_set_d_17> <intr_stat_set_d_18> <intr_stat_set_d_19> <intr_stat_set_d_20> <intr_stat_set_d_21> <intr_stat_set_d_22> <intr_stat_set_d_23> <intr_stat_set_d_24> <intr_stat_set_d_25> <intr_stat_set_d_26> <intr_stat_set_d_27> <intr_stat_set_d_28> <intr_stat_set_d_29> <intr_stat_set_d_30> <intr_err_set_d_4> <intr_err_set_d_5> <intr_err_set_d_6> <intr_err_set_d_7> <intr_err_set_d_8> <intr_err_set_d_9> <intr_err_set_d_10> <intr_err_set_d_11> <intr_err_set_d_12> <intr_err_set_d_13> <intr_err_set_d_14> <intr_err_set_d_15> <intr_err_set_d_16> <intr_err_set_d_17> <intr_err_set_d_18> <intr_err_set_d_19> <intr_err_set_d_20> <intr_err_set_d_21>
   <intr_err_set_d_22> <intr_err_set_d_23> <intr_err_set_d_24> <intr_err_set_d_25> <intr_err_set_d_26> <intr_err_set_d_27> <intr_err_set_d_28> <intr_err_set_d_29> <intr_err_set_d_30> <intr_err_set_d_31> 
INFO:Xst:2261 - The FF/Latch <cs_out_i_0> in Unit <address_decoder> is equivalent to the following FF/Latch, which will be removed : <ce_out_i_0> 
INFO:Xst:2261 - The FF/Latch <cs_out_i_1> in Unit <address_decoder> is equivalent to the following FF/Latch, which will be removed : <ce_out_i_1> 
WARNING:Xst:2677 - Node <mem1/t_qa_17> of sequential type is unconnected in block <synch_fifo>.
WARNING:Xst:2677 - Node <mem1/t_qa_16> of sequential type is unconnected in block <synch_fifo>.
WARNING:Xst:2677 - Node <mem1/t_qa_15> of sequential type is unconnected in block <synch_fifo>.
WARNING:Xst:2677 - Node <mem1/t_qa_14> of sequential type is unconnected in block <synch_fifo>.
WARNING:Xst:2677 - Node <mem1/t_qa_13> of sequential type is unconnected in block <synch_fifo>.
WARNING:Xst:2677 - Node <mem1/t_qa_12> of sequential type is unconnected in block <synch_fifo>.
WARNING:Xst:2677 - Node <mem1/t_qa_11> of sequential type is unconnected in block <synch_fifo>.
WARNING:Xst:2677 - Node <mem1/t_qa_10> of sequential type is unconnected in block <synch_fifo>.
WARNING:Xst:2677 - Node <mem1/t_qa_9> of sequential type is unconnected in block <synch_fifo>.
WARNING:Xst:2677 - Node <mem1/t_qa_8> of sequential type is unconnected in block <synch_fifo>.
WARNING:Xst:2677 - Node <mem1/t_qa_7> of sequential type is unconnected in block <synch_fifo>.
WARNING:Xst:2677 - Node <mem1/t_qa_6> of sequential type is unconnected in block <synch_fifo>.
WARNING:Xst:2677 - Node <mem1/t_qa_5> of sequential type is unconnected in block <synch_fifo>.
WARNING:Xst:2677 - Node <mem1/t_qa_4> of sequential type is unconnected in block <synch_fifo>.
WARNING:Xst:2677 - Node <mem1/t_qa_3> of sequential type is unconnected in block <synch_fifo>.
WARNING:Xst:2677 - Node <mem1/t_qa_2> of sequential type is unconnected in block <synch_fifo>.
WARNING:Xst:2677 - Node <mem1/t_qa_1> of sequential type is unconnected in block <synch_fifo>.
WARNING:Xst:2677 - Node <mem1/t_qa_0> of sequential type is unconnected in block <synch_fifo>.
WARNING:Xst:2677 - Node <PRNG4/random_num_33> of sequential type is unconnected in block <tpg_core>.
WARNING:Xst:2677 - Node <PRNG4/random_num_32> of sequential type is unconnected in block <tpg_core>.
WARNING:Xst:2677 - Node <PRNG4/random_num_31> of sequential type is unconnected in block <tpg_core>.
WARNING:Xst:2677 - Node <PRNG4/random_num_30> of sequential type is unconnected in block <tpg_core>.
WARNING:Xst:2677 - Node <PRNG4/random_num_29> of sequential type is unconnected in block <tpg_core>.
WARNING:Xst:2677 - Node <PRNG4/random_num_28> of sequential type is unconnected in block <tpg_core>.
WARNING:Xst:2677 - Node <PRNG4/random_num_27> of sequential type is unconnected in block <tpg_core>.
WARNING:Xst:2677 - Node <PRNG4/random_num_26> of sequential type is unconnected in block <tpg_core>.
WARNING:Xst:2677 - Node <PRNG4/random_num_25> of sequential type is unconnected in block <tpg_core>.
WARNING:Xst:2677 - Node <PRNG4/random_num_24> of sequential type is unconnected in block <tpg_core>.
WARNING:Xst:2677 - Node <PRNG4/random_num_21> of sequential type is unconnected in block <tpg_core>.
WARNING:Xst:2677 - Node <PRNG4/random_num_17> of sequential type is unconnected in block <tpg_core>.
WARNING:Xst:2677 - Node <PRNG4/random_num_12> of sequential type is unconnected in block <tpg_core>.
WARNING:Xst:2677 - Node <PRNG4/random_num_8> of sequential type is unconnected in block <tpg_core>.
WARNING:Xst:2677 - Node <PRNG4/random_num_6> of sequential type is unconnected in block <tpg_core>.
WARNING:Xst:2677 - Node <PRNG4/random_num_3> of sequential type is unconnected in block <tpg_core>.
WARNING:Xst:2677 - Node <PRNG4/random_num_1> of sequential type is unconnected in block <tpg_core>.
WARNING:Xst:2677 - Node <PRNG4/random_num_0> of sequential type is unconnected in block <tpg_core>.
WARNING:Xst:2677 - Node <PRNG2/random_num_33> of sequential type is unconnected in block <tpg_core>.
WARNING:Xst:2677 - Node <PRNG2/random_num_32> of sequential type is unconnected in block <tpg_core>.
WARNING:Xst:2677 - Node <PRNG2/random_num_31> of sequential type is unconnected in block <tpg_core>.
WARNING:Xst:2677 - Node <PRNG2/random_num_30> of sequential type is unconnected in block <tpg_core>.
WARNING:Xst:2677 - Node <PRNG2/random_num_29> of sequential type is unconnected in block <tpg_core>.
WARNING:Xst:2677 - Node <PRNG2/random_num_28> of sequential type is unconnected in block <tpg_core>.
WARNING:Xst:2677 - Node <PRNG2/random_num_27> of sequential type is unconnected in block <tpg_core>.
WARNING:Xst:2677 - Node <PRNG2/random_num_26> of sequential type is unconnected in block <tpg_core>.
WARNING:Xst:2677 - Node <PRNG2/random_num_25> of sequential type is unconnected in block <tpg_core>.
WARNING:Xst:2677 - Node <PRNG2/random_num_24> of sequential type is unconnected in block <tpg_core>.
WARNING:Xst:2677 - Node <PRNG2/random_num_21> of sequential type is unconnected in block <tpg_core>.
WARNING:Xst:2677 - Node <PRNG2/random_num_17> of sequential type is unconnected in block <tpg_core>.
WARNING:Xst:2677 - Node <PRNG2/random_num_12> of sequential type is unconnected in block <tpg_core>.
WARNING:Xst:2677 - Node <PRNG2/random_num_8> of sequential type is unconnected in block <tpg_core>.
WARNING:Xst:2677 - Node <PRNG2/random_num_6> of sequential type is unconnected in block <tpg_core>.
WARNING:Xst:2677 - Node <PRNG2/random_num_3> of sequential type is unconnected in block <tpg_core>.
WARNING:Xst:2677 - Node <PRNG2/random_num_1> of sequential type is unconnected in block <tpg_core>.
WARNING:Xst:2677 - Node <PRNG2/random_num_0> of sequential type is unconnected in block <tpg_core>.
WARNING:Xst:2677 - Node <PRNG1/random_num_30> of sequential type is unconnected in block <tpg_core>.
WARNING:Xst:2677 - Node <PRNG1/random_num_24> of sequential type is unconnected in block <tpg_core>.
WARNING:Xst:2677 - Node <PRNG1/random_num_14> of sequential type is unconnected in block <tpg_core>.
WARNING:Xst:2677 - Node <PRNG1/random_num_11> of sequential type is unconnected in block <tpg_core>.
WARNING:Xst:2677 - Node <PRNG1/random_num_6> of sequential type is unconnected in block <tpg_core>.
WARNING:Xst:2677 - Node <PRNG1/random_num_4> of sequential type is unconnected in block <tpg_core>.
WARNING:Xst:2677 - Node <mem1/t_qa_17> of sequential type is unconnected in block <synch_fifo_fallthru>.
WARNING:Xst:2677 - Node <mem1/t_qa_16> of sequential type is unconnected in block <synch_fifo_fallthru>.
WARNING:Xst:2677 - Node <mem1/t_qa_15> of sequential type is unconnected in block <synch_fifo_fallthru>.
WARNING:Xst:2677 - Node <mem1/t_qa_14> of sequential type is unconnected in block <synch_fifo_fallthru>.
WARNING:Xst:2677 - Node <mem1/t_qa_13> of sequential type is unconnected in block <synch_fifo_fallthru>.
WARNING:Xst:2677 - Node <mem1/t_qa_12> of sequential type is unconnected in block <synch_fifo_fallthru>.
WARNING:Xst:2677 - Node <mem1/t_qa_11> of sequential type is unconnected in block <synch_fifo_fallthru>.
WARNING:Xst:2677 - Node <mem1/t_qa_10> of sequential type is unconnected in block <synch_fifo_fallthru>.
WARNING:Xst:2677 - Node <mem1/t_qa_9> of sequential type is unconnected in block <synch_fifo_fallthru>.
WARNING:Xst:2677 - Node <mem1/t_qa_8> of sequential type is unconnected in block <synch_fifo_fallthru>.
WARNING:Xst:2677 - Node <mem1/t_qa_7> of sequential type is unconnected in block <synch_fifo_fallthru>.
WARNING:Xst:2677 - Node <mem1/t_qa_6> of sequential type is unconnected in block <synch_fifo_fallthru>.
WARNING:Xst:2677 - Node <mem1/t_qa_5> of sequential type is unconnected in block <synch_fifo_fallthru>.
WARNING:Xst:2677 - Node <mem1/t_qa_4> of sequential type is unconnected in block <synch_fifo_fallthru>.
WARNING:Xst:2677 - Node <mem1/t_qa_3> of sequential type is unconnected in block <synch_fifo_fallthru>.
WARNING:Xst:2677 - Node <mem1/t_qa_2> of sequential type is unconnected in block <synch_fifo_fallthru>.
WARNING:Xst:2677 - Node <mem1/t_qa_1> of sequential type is unconnected in block <synch_fifo_fallthru>.
WARNING:Xst:2677 - Node <mem1/t_qa_0> of sequential type is unconnected in block <synch_fifo_fallthru>.
WARNING:Xst:1293 - FF/Latch <intr_stat_set_d_4> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <TPG_0/video_cntrl/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_0> on signal <state[1:2]> with user encoding.
----------------------
 State    | Encoding
----------------------
 sm_idle  | 00
 sm_read  | 01
 sm_write | 10
 sm_resp  | 11
----------------------
WARNING:Xst:1293 - FF/Latch <bar_Cr_2> has a constant value of 0 in block <tpg_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <bar_Cb_0> has a constant value of 0 in block <tpg_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <bar_Y_0> has a constant value of 0 in block <tpg_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <RLWidth_0> has a constant value of 0 in block <tpg_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <RLWidth_1> has a constant value of 0 in block <tpg_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <RLWidth_2> has a constant value of 0 in block <tpg_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <RLWidth_4> has a constant value of 0 in block <tpg_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <RLWidth_10> has a constant value of 0 in block <tpg_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <RLWidth_11> has a constant value of 0 in block <tpg_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <RLWidth_12> has a constant value of 0 in block <tpg_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1426 - The value init of the FF/Latch RLWidthMinus1_0 hinder the constant cleaning in the block tpg_core.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch RLWidthMinus1_1 hinder the constant cleaning in the block tpg_core.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch RLWidthMinus1_2 hinder the constant cleaning in the block tpg_core.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch XHairValue_4 hinder the constant cleaning in the block tpg_core.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1293 - FF/Latch <XHairValue_0> has a constant value of 0 in block <tpg_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XHairValue_1> has a constant value of 0 in block <tpg_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XHairValue_2> has a constant value of 0 in block <tpg_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XHairValue_3> has a constant value of 0 in block <tpg_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <name> (without init value) has a constant value of 1 in block <zplate>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <name2> (without init value) has a constant value of 1 in block <zplate>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <genr_control_regs_int_1_31> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_1_30> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_1_29> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_1_28> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_1_27> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_1_26> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_1_25> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_1_24> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_1_23> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_1_22> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_1_21> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_1_20> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_1_19> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_1_18> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_1_17> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_1_15> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_1_14> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_1_13> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_1_12> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_1_11> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_1_10> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_1_9> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_1_8> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_1_7> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_1_6> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_1_5> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_1_4> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_2_31> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_2_30> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_2_29> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_2_28> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_2_27> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_2_26> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_2_25> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_2_24> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_2_23> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_2_22> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_2_21> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_2_20> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_2_19> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_2_18> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_2_17> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_2_15> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_2_14> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_2_13> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_2_12> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_2_11> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_2_10> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_2_9> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_2_8> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_2_7> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_2_6> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_2_5> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_2_4> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_err_4> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_stat_30> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_stat_29> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_stat_28> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_stat_27> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_stat_26> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_stat_25> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_stat_24> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_stat_23> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_stat_22> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_stat_21> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_stat_20> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_stat_19> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_stat_18> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_stat_17> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_stat_15> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_stat_14> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_stat_13> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_stat_12> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_stat_11> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_stat_10> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_stat_9> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_stat_8> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_stat_7> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_stat_6> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_stat_5> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_stat_4> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_err_31> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_err_30> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_err_29> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_err_28> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_err_27> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_err_26> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_err_25> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_err_24> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_err_23> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_err_22> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_err_21> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_err_20> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_err_19> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_err_5> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_err_6> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_err_7> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_err_8> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_err_9> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_err_10> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_err_11> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_err_12> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_err_13> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_err_14> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_err_15> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_err_16> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_err_17> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_err_18> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_err_clr_d_18> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_err_clr_d_17> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_err_clr_d_15> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_err_clr_d_14> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_err_clr_d_13> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_err_clr_d_12> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_err_clr_d_11> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_err_clr_d_10> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_err_clr_d_9> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_err_clr_d_8> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_err_clr_d_7> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_err_clr_d_6> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_err_clr_d_5> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_err_clr_d_19> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_err_clr_d_20> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_err_clr_d_21> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_err_clr_d_22> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_err_clr_d_23> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_err_clr_d_24> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_err_clr_d_25> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_err_clr_d_26> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_err_clr_d_27> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_err_clr_d_28> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_err_clr_d_29> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_err_clr_d_30> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_err_clr_d_31> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_stat_clr_d_4> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_stat_clr_d_5> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_stat_clr_d_6> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_stat_clr_d_7> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_stat_clr_d_8> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_stat_clr_d_9> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_stat_clr_d_10> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_stat_clr_d_11> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_stat_clr_d_12> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_stat_clr_d_13> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_stat_clr_d_14> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_stat_clr_d_15> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_stat_clr_d_17> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_stat_clr_d_18> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_stat_clr_d_19> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_stat_clr_d_20> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_stat_clr_d_21> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_stat_clr_d_22> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_stat_clr_d_23> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_stat_clr_d_24> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_stat_clr_d_25> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_stat_clr_d_26> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_stat_clr_d_27> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_stat_clr_d_28> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_stat_clr_d_29> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_stat_clr_d_30> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_err_clr_d_4> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <intr_err_clr_d_16> is unconnected in block <video_ctrl>.
INFO:Xst:2261 - The FF/Latch <active_cols_2_0> in Unit <axi4s_control> is equivalent to the following FF/Latch, which will be removed : <total_cols_0> 
INFO:Xst:2261 - The FF/Latch <Cb_0> in Unit <tpg_core> is equivalent to the following FF/Latch, which will be removed : <Cr_0> 
INFO:Xst:2261 - The FF/Latch <RLWidthMinus1_10> in Unit <tpg_core> is equivalent to the following 2 FFs/Latches, which will be removed : <RLWidthMinus1_11> <RLWidthMinus1_12> 
INFO:Xst:2261 - The FF/Latch <ExtendedGreenNoise_8> in Unit <tpg_core> is equivalent to the following FF/Latch, which will be removed : <ExtendedGreenNoise_9> 
INFO:Xst:2261 - The FF/Latch <XHairValue_5> in Unit <tpg_core> is equivalent to the following 2 FFs/Latches, which will be removed : <XHairValue_6> <XHairValue_7> 
INFO:Xst:2261 - The FF/Latch <ExtendedBlueNoise_8> in Unit <tpg_core> is equivalent to the following FF/Latch, which will be removed : <ExtendedBlueNoise_9> 
INFO:Xst:2261 - The FF/Latch <RLWidthMinus1_0> in Unit <tpg_core> is equivalent to the following 2 FFs/Latches, which will be removed : <RLWidthMinus1_1> <RLWidthMinus1_2> 
INFO:Xst:2261 - The FF/Latch <RLWidth_3> in Unit <tpg_core> is equivalent to the following 3 FFs/Latches, which will be removed : <RLWidth_5> <RLWidth_6> <RLWidth_8> 
INFO:Xst:2261 - The FF/Latch <RLWidth_7> in Unit <tpg_core> is equivalent to the following FF/Latch, which will be removed : <RLWidth_9> 
INFO:Xst:2261 - The FF/Latch <bar_Cb_3> in Unit <tpg_core> is equivalent to the following FF/Latch, which will be removed : <bar_Y_4> 
INFO:Xst:2261 - The FF/Latch <bar_Cb_4> in Unit <tpg_core> is equivalent to the following FF/Latch, which will be removed : <bar_Y_5> 
INFO:Xst:2261 - The FF/Latch <bar_Cb_6> in Unit <tpg_core> is equivalent to the following FF/Latch, which will be removed : <bar_Y_6> 
INFO:Xst:2261 - The FF/Latch <bar_Cr_3> in Unit <tpg_core> is equivalent to the following FF/Latch, which will be removed : <bar_Cb_7> 
INFO:Xst:2261 - The FF/Latch <RLWidthMinus1_3> in Unit <tpg_core> is equivalent to the following FF/Latch, which will be removed : <RLWidthMinus1_4> 
INFO:Xst:2261 - The FF/Latch <d_vsync> in Unit <zplate> is equivalent to the following 2 FFs/Latches, which will be removed : <name1> <name3> 
INFO:Xst:2261 - The FF/Latch <Cb_6> in Unit <tpg_core> is equivalent to the following FF/Latch, which will be removed : <Cr_6> 
INFO:Xst:2261 - The FF/Latch <RLWidthMinus1_5> in Unit <tpg_core> is equivalent to the following FF/Latch, which will be removed : <RLWidthMinus1_6> 

Optimizing unit <DELAY_1> ...

Optimizing unit <DELAY_2> ...

Optimizing unit <video_clock_cross_2> ...

Optimizing unit <video_clock_cross_1> ...

Optimizing unit <system_tpg_0_wrapper> ...

Optimizing unit <synch_fifo> ...

Optimizing unit <axi4s_control> ...

Optimizing unit <tpg_core> ...
WARNING:Xst:1426 - The value init of the FF/Latch RLWidthMinus1_5 hinder the constant cleaning in the block tpg_core.
   You should achieve better results by setting this init to 1.
INFO:Xst:2261 - The FF/Latch <RLWidthMinus1_0> in Unit <tpg_core> is equivalent to the following FF/Latch, which will be removed : <RLWidthMinus1_5> 

Optimizing unit <zplate> ...

Optimizing unit <synch_fifo_fallthru> ...

Optimizing unit <video_ctrl> ...

Optimizing unit <slave_attachment> ...

Optimizing unit <address_decoder> ...
WARNING:Xst:2677 - Node <TPG_0/tpg_top_inst/axi_control_module.axi_control/active_video_i> of sequential type is unconnected in block <system_tpg_0_wrapper>.
WARNING:Xst:2677 - Node <TPG_0/tpg_top_inst/axi_control_module.axi_control/active_delay_i> of sequential type is unconnected in block <system_tpg_0_wrapper>.
WARNING:Xst:2677 - Node <TPG_0/tpg_top_inst/axi_control_module.axi_control/active_cols_1_12> of sequential type is unconnected in block <system_tpg_0_wrapper>.
WARNING:Xst:2677 - Node <TPG_0/tpg_top_inst/axi_control_module.axi_control/active_cols_1_11> of sequential type is unconnected in block <system_tpg_0_wrapper>.
WARNING:Xst:2677 - Node <TPG_0/tpg_top_inst/axi_control_module.axi_control/active_cols_1_10> of sequential type is unconnected in block <system_tpg_0_wrapper>.
WARNING:Xst:2677 - Node <TPG_0/tpg_top_inst/axi_control_module.axi_control/active_cols_1_9> of sequential type is unconnected in block <system_tpg_0_wrapper>.
WARNING:Xst:2677 - Node <TPG_0/tpg_top_inst/axi_control_module.axi_control/active_cols_1_8> of sequential type is unconnected in block <system_tpg_0_wrapper>.
WARNING:Xst:2677 - Node <TPG_0/tpg_top_inst/axi_control_module.axi_control/active_cols_1_7> of sequential type is unconnected in block <system_tpg_0_wrapper>.
WARNING:Xst:2677 - Node <TPG_0/tpg_top_inst/axi_control_module.axi_control/active_cols_1_6> of sequential type is unconnected in block <system_tpg_0_wrapper>.
WARNING:Xst:2677 - Node <TPG_0/tpg_top_inst/axi_control_module.axi_control/active_cols_1_5> of sequential type is unconnected in block <system_tpg_0_wrapper>.
WARNING:Xst:2677 - Node <TPG_0/tpg_top_inst/axi_control_module.axi_control/active_cols_1_4> of sequential type is unconnected in block <system_tpg_0_wrapper>.
WARNING:Xst:2677 - Node <TPG_0/tpg_top_inst/axi_control_module.axi_control/active_cols_1_3> of sequential type is unconnected in block <system_tpg_0_wrapper>.
WARNING:Xst:2677 - Node <TPG_0/tpg_top_inst/axi_control_module.axi_control/active_cols_1_2> of sequential type is unconnected in block <system_tpg_0_wrapper>.
WARNING:Xst:2677 - Node <TPG_0/tpg_top_inst/axi_control_module.axi_control/active_cols_1_1> of sequential type is unconnected in block <system_tpg_0_wrapper>.
WARNING:Xst:2677 - Node <TPG_0/tpg_top_inst/axi_control_module.axi_control/active_cols_1_0> of sequential type is unconnected in block <system_tpg_0_wrapper>.
WARNING:Xst:2677 - Node <TPG_0/video_cntrl/genr_control_regs_int_2_16> of sequential type is unconnected in block <system_tpg_0_wrapper>.
WARNING:Xst:2677 - Node <TPG_0/video_cntrl/core_control_regs2_int_0_31> of sequential type is unconnected in block <system_tpg_0_wrapper>.
WARNING:Xst:2677 - Node <TPG_0/video_cntrl/core_control_regs2_int_0_30> of sequential type is unconnected in block <system_tpg_0_wrapper>.
WARNING:Xst:2677 - Node <TPG_0/video_cntrl/core_control_regs2_int_0_29> of sequential type is unconnected in block <system_tpg_0_wrapper>.
WARNING:Xst:2677 - Node <TPG_0/video_cntrl/core_control_regs2_int_0_28> of sequential type is unconnected in block <system_tpg_0_wrapper>.
WARNING:Xst:2677 - Node <TPG_0/video_cntrl/core_control_regs2_int_0_27> of sequential type is unconnected in block <system_tpg_0_wrapper>.
WARNING:Xst:2677 - Node <TPG_0/video_cntrl/core_control_regs2_int_0_26> of sequential type is unconnected in block <system_tpg_0_wrapper>.
WARNING:Xst:2677 - Node <TPG_0/video_cntrl/core_control_regs2_int_0_25> of sequential type is unconnected in block <system_tpg_0_wrapper>.
WARNING:Xst:2677 - Node <TPG_0/video_cntrl/core_control_regs2_int_0_24> of sequential type is unconnected in block <system_tpg_0_wrapper>.
WARNING:Xst:2677 - Node <TPG_0/video_cntrl/core_control_regs2_int_0_23> of sequential type is unconnected in block <system_tpg_0_wrapper>.
WARNING:Xst:2677 - Node <TPG_0/video_cntrl/core_control_regs2_int_0_22> of sequential type is unconnected in block <system_tpg_0_wrapper>.
WARNING:Xst:2677 - Node <TPG_0/video_cntrl/core_control_regs2_int_0_21> of sequential type is unconnected in block <system_tpg_0_wrapper>.
WARNING:Xst:2677 - Node <TPG_0/video_cntrl/core_control_regs2_int_0_20> of sequential type is unconnected in block <system_tpg_0_wrapper>.
WARNING:Xst:2677 - Node <TPG_0/video_cntrl/core_control_regs2_int_0_19> of sequential type is unconnected in block <system_tpg_0_wrapper>.
WARNING:Xst:2677 - Node <TPG_0/video_cntrl/core_control_regs2_int_0_18> of sequential type is unconnected in block <system_tpg_0_wrapper>.
WARNING:Xst:2677 - Node <TPG_0/video_cntrl/core_control_regs2_int_0_17> of sequential type is unconnected in block <system_tpg_0_wrapper>.
WARNING:Xst:2677 - Node <TPG_0/video_cntrl/core_control_regs2_int_0_16> of sequential type is unconnected in block <system_tpg_0_wrapper>.
WARNING:Xst:2677 - Node <TPG_0/video_cntrl/core_control_regs2_int_0_15> of sequential type is unconnected in block <system_tpg_0_wrapper>.
WARNING:Xst:2677 - Node <TPG_0/video_cntrl/core_control_regs2_int_0_14> of sequential type is unconnected in block <system_tpg_0_wrapper>.
WARNING:Xst:2677 - Node <TPG_0/video_cntrl/core_control_regs2_int_0_13> of sequential type is unconnected in block <system_tpg_0_wrapper>.
WARNING:Xst:2677 - Node <TPG_0/video_cntrl/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg> of sequential type is unconnected in block <system_tpg_0_wrapper>.
INFO:Xst:2261 - The FF/Latch <TPG_0/tpg_top_inst/intcore/PRNG4/rand_temp_13> in Unit <system_tpg_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <TPG_0/tpg_top_inst/intcore/PRNG4/random_num_13> 
INFO:Xst:2261 - The FF/Latch <TPG_0/tpg_top_inst/intcore/PRNG4/rand_temp_15> in Unit <system_tpg_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <TPG_0/tpg_top_inst/intcore/PRNG4/random_num_15> 
INFO:Xst:2261 - The FF/Latch <TPG_0/tpg_top_inst/intcore/PRNG4/rand_temp_20> in Unit <system_tpg_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <TPG_0/tpg_top_inst/intcore/PRNG4/random_num_20> 
INFO:Xst:2261 - The FF/Latch <TPG_0/tpg_top_inst/intcore/PRNG4/rand_temp_16> in Unit <system_tpg_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <TPG_0/tpg_top_inst/intcore/PRNG4/random_num_16> 
INFO:Xst:2261 - The FF/Latch <TPG_0/tpg_top_inst/intcore/PRNG4/rand_temp_18> in Unit <system_tpg_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <TPG_0/tpg_top_inst/intcore/PRNG4/random_num_18> 
INFO:Xst:2261 - The FF/Latch <TPG_0/tpg_top_inst/intcore/PRNG4/rand_temp_23> in Unit <system_tpg_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <TPG_0/tpg_top_inst/intcore/PRNG4/random_num_23> 
INFO:Xst:2261 - The FF/Latch <TPG_0/tpg_top_inst/intcore/BoxLeft_0> in Unit <system_tpg_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <TPG_0/tpg_top_inst/intcore/BoxTop_0> 
INFO:Xst:2261 - The FF/Latch <TPG_0/tpg_top_inst/intcore/PRNG1/rand_temp_1> in Unit <system_tpg_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <TPG_0/tpg_top_inst/intcore/PRNG1/random_num_1> 
INFO:Xst:2261 - The FF/Latch <TPG_0/tpg_top_inst/intcore/PRNG1/rand_temp_3> in Unit <system_tpg_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <TPG_0/tpg_top_inst/intcore/PRNG1/random_num_3> 
INFO:Xst:2261 - The FF/Latch <TPG_0/tpg_top_inst/intcore/PRNG4/rand_temp_4> in Unit <system_tpg_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <TPG_0/tpg_top_inst/intcore/PRNG4/random_num_4> 
INFO:Xst:2261 - The FF/Latch <TPG_0/tpg_top_inst/intcore/PRNG1/rand_temp_5> in Unit <system_tpg_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <TPG_0/tpg_top_inst/intcore/PRNG1/random_num_5> 
INFO:Xst:2261 - The FF/Latch <TPG_0/tpg_top_inst/intcore/PRNG1/rand_temp_8> in Unit <system_tpg_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <TPG_0/tpg_top_inst/intcore/PRNG1/random_num_8> 
INFO:Xst:2261 - The FF/Latch <TPG_0/tpg_top_inst/intcore/PRNG4/rand_temp_9> in Unit <system_tpg_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <TPG_0/tpg_top_inst/intcore/PRNG4/random_num_9> 
INFO:Xst:2261 - The FF/Latch <TPG_0/tpg_top_inst/intcore/BoxVCoord_0> in Unit <system_tpg_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <TPG_0/tpg_top_inst/intcore/BoxHCoord_0> 
INFO:Xst:2261 - The FF/Latch <TPG_0/tpg_top_inst/intcore/PRNG1/rand_temp_16> in Unit <system_tpg_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <TPG_0/tpg_top_inst/intcore/PRNG1/random_num_16> 
INFO:Xst:2261 - The FF/Latch <TPG_0/tpg_top_inst/intcore/PRNG1/rand_temp_17> in Unit <system_tpg_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <TPG_0/tpg_top_inst/intcore/PRNG1/random_num_17> 
INFO:Xst:2261 - The FF/Latch <TPG_0/tpg_top_inst/intcore/PRNG1/rand_temp_22> in Unit <system_tpg_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <TPG_0/tpg_top_inst/intcore/PRNG1/random_num_22> 
INFO:Xst:2261 - The FF/Latch <TPG_0/tpg_top_inst/intcore/PRNG1/rand_temp_18> in Unit <system_tpg_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <TPG_0/tpg_top_inst/intcore/PRNG1/random_num_18> 
INFO:Xst:2261 - The FF/Latch <TPG_0/tpg_top_inst/intcore/PRNG1/rand_temp_27> in Unit <system_tpg_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <TPG_0/tpg_top_inst/intcore/PRNG1/random_num_27> 
INFO:Xst:2261 - The FF/Latch <TPG_0/tpg_top_inst/intcore/PRNG1/rand_temp_28> in Unit <system_tpg_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <TPG_0/tpg_top_inst/intcore/PRNG1/random_num_28> 
INFO:Xst:2261 - The FF/Latch <TPG_0/tpg_top_inst/intcore/PRNG1/rand_temp_33> in Unit <system_tpg_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <TPG_0/tpg_top_inst/intcore/PRNG1/random_num_33> 
INFO:Xst:2261 - The FF/Latch <TPG_0/tpg_top_inst/intcore/PRNG2/rand_temp_14> in Unit <system_tpg_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <TPG_0/tpg_top_inst/intcore/PRNG2/random_num_14> 
INFO:Xst:2261 - The FF/Latch <TPG_0/tpg_top_inst/intcore/PRNG2/rand_temp_16> in Unit <system_tpg_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <TPG_0/tpg_top_inst/intcore/PRNG2/random_num_16> 
INFO:Xst:2261 - The FF/Latch <TPG_0/tpg_top_inst/intcore/PRNG2/rand_temp_22> in Unit <system_tpg_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <TPG_0/tpg_top_inst/intcore/PRNG2/random_num_22> 
INFO:Xst:2261 - The FF/Latch <TPG_0/tpg_top_inst/intcore/PRNG2/rand_temp_18> in Unit <system_tpg_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <TPG_0/tpg_top_inst/intcore/PRNG2/random_num_18> 
INFO:Xst:2261 - The FF/Latch <TPG_0/tpg_top_inst/intcore/PRNG2/rand_temp_5> in Unit <system_tpg_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <TPG_0/tpg_top_inst/intcore/PRNG2/random_num_5> 
INFO:Xst:2261 - The FF/Latch <TPG_0/tpg_top_inst/intcore/BoxRight_0> in Unit <system_tpg_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <TPG_0/tpg_top_inst/intcore/BoxBottom_0> 
INFO:Xst:2261 - The FF/Latch <TPG_0/tpg_top_inst/intcore/PRNG4/rand_temp_10> in Unit <system_tpg_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <TPG_0/tpg_top_inst/intcore/PRNG4/random_num_10> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block system_tpg_0_wrapper, actual ratio is 5.
FlipFlop TPG_0/tpg_top_inst/axi_control_module.axi_control/control_proc.eol_late_i has been replicated 1 time(s)
FlipFlop TPG_0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/write_ptr_int_0 has been replicated 1 time(s)
FlipFlop TPG_0/video_cntrl/genr_control_regs_int_0_0 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <system_tpg_0_wrapper> :
	Found 2-bit shift register for signal <TPG_0/tpg_top_inst/intcore/d2_HCount_12>.
	Found 2-bit shift register for signal <TPG_0/tpg_top_inst/intcore/d2_HCount_11>.
	Found 2-bit shift register for signal <TPG_0/tpg_top_inst/intcore/d2_HCount_10>.
	Found 2-bit shift register for signal <TPG_0/tpg_top_inst/intcore/d2_HCount_9>.
	Found 2-bit shift register for signal <TPG_0/tpg_top_inst/intcore/d2_HCount_8>.
	Found 2-bit shift register for signal <TPG_0/tpg_top_inst/intcore/d2_HCount_7>.
	Found 2-bit shift register for signal <TPG_0/tpg_top_inst/intcore/d2_HCount_6>.
	Found 2-bit shift register for signal <TPG_0/tpg_top_inst/intcore/d2_HCount_5>.
	Found 2-bit shift register for signal <TPG_0/tpg_top_inst/intcore/d2_HCount_4>.
	Found 2-bit shift register for signal <TPG_0/tpg_top_inst/intcore/d2_HCount_3>.
	Found 2-bit shift register for signal <TPG_0/tpg_top_inst/intcore/d2_HCount_2>.
	Found 2-bit shift register for signal <TPG_0/tpg_top_inst/intcore/d2_HCount_1>.
	Found 2-bit shift register for signal <TPG_0/tpg_top_inst/intcore/d2_HCount_0>.
	Found 3-bit shift register for signal <TPG_0/tpg_top_inst/intcore/Generate2ChOutput.BlueComponentDelay/needs_delay.clk_process.shift_register_3_7>.
	Found 3-bit shift register for signal <TPG_0/tpg_top_inst/intcore/Generate2ChOutput.BlueComponentDelay/needs_delay.clk_process.shift_register_3_6>.
	Found 3-bit shift register for signal <TPG_0/tpg_top_inst/intcore/Generate2ChOutput.BlueComponentDelay/needs_delay.clk_process.shift_register_3_5>.
	Found 3-bit shift register for signal <TPG_0/tpg_top_inst/intcore/Generate2ChOutput.BlueComponentDelay/needs_delay.clk_process.shift_register_3_4>.
	Found 3-bit shift register for signal <TPG_0/tpg_top_inst/intcore/Generate2ChOutput.BlueComponentDelay/needs_delay.clk_process.shift_register_3_3>.
	Found 3-bit shift register for signal <TPG_0/tpg_top_inst/intcore/Generate2ChOutput.BlueComponentDelay/needs_delay.clk_process.shift_register_3_2>.
	Found 3-bit shift register for signal <TPG_0/tpg_top_inst/intcore/Generate2ChOutput.BlueComponentDelay/needs_delay.clk_process.shift_register_3_1>.
	Found 3-bit shift register for signal <TPG_0/tpg_top_inst/intcore/Generate2ChOutput.BlueComponentDelay/needs_delay.clk_process.shift_register_3_0>.
	Found 3-bit shift register for signal <TPG_0/tpg_top_inst/intcore/Generate2ChOutput.GreenComponentDelay/needs_delay.clk_process.shift_register_3_7>.
	Found 3-bit shift register for signal <TPG_0/tpg_top_inst/intcore/Generate2ChOutput.GreenComponentDelay/needs_delay.clk_process.shift_register_3_6>.
	Found 3-bit shift register for signal <TPG_0/tpg_top_inst/intcore/Generate2ChOutput.GreenComponentDelay/needs_delay.clk_process.shift_register_3_5>.
	Found 3-bit shift register for signal <TPG_0/tpg_top_inst/intcore/Generate2ChOutput.GreenComponentDelay/needs_delay.clk_process.shift_register_3_4>.
	Found 3-bit shift register for signal <TPG_0/tpg_top_inst/intcore/Generate2ChOutput.GreenComponentDelay/needs_delay.clk_process.shift_register_3_3>.
	Found 3-bit shift register for signal <TPG_0/tpg_top_inst/intcore/Generate2ChOutput.GreenComponentDelay/needs_delay.clk_process.shift_register_3_2>.
	Found 3-bit shift register for signal <TPG_0/tpg_top_inst/intcore/Generate2ChOutput.GreenComponentDelay/needs_delay.clk_process.shift_register_3_1>.
	Found 3-bit shift register for signal <TPG_0/tpg_top_inst/intcore/Generate2ChOutput.GreenComponentDelay/needs_delay.clk_process.shift_register_3_0>.
	Found 2-bit shift register for signal <TPG_0/tpg_top_inst/intcore/VerticalDataDelay/needs_delay.clk_process.shift_register_2_7>.
	Found 2-bit shift register for signal <TPG_0/tpg_top_inst/intcore/VerticalDataDelay/needs_delay.clk_process.shift_register_2_6>.
	Found 2-bit shift register for signal <TPG_0/tpg_top_inst/intcore/VerticalDataDelay/needs_delay.clk_process.shift_register_2_5>.
	Found 2-bit shift register for signal <TPG_0/tpg_top_inst/intcore/VerticalDataDelay/needs_delay.clk_process.shift_register_2_4>.
	Found 2-bit shift register for signal <TPG_0/tpg_top_inst/intcore/VerticalDataDelay/needs_delay.clk_process.shift_register_2_3>.
	Found 2-bit shift register for signal <TPG_0/tpg_top_inst/intcore/VerticalDataDelay/needs_delay.clk_process.shift_register_2_2>.
	Found 2-bit shift register for signal <TPG_0/tpg_top_inst/intcore/VerticalDataDelay/needs_delay.clk_process.shift_register_2_1>.
	Found 2-bit shift register for signal <TPG_0/tpg_top_inst/intcore/VerticalDataDelay/needs_delay.clk_process.shift_register_2_0>.
	Found 2-bit shift register for signal <TPG_0/tpg_top_inst/intcore/HorizontalDataDelay/needs_delay.clk_process.shift_register_2_7>.
	Found 2-bit shift register for signal <TPG_0/tpg_top_inst/intcore/HorizontalDataDelay/needs_delay.clk_process.shift_register_2_6>.
	Found 2-bit shift register for signal <TPG_0/tpg_top_inst/intcore/HorizontalDataDelay/needs_delay.clk_process.shift_register_2_5>.
	Found 2-bit shift register for signal <TPG_0/tpg_top_inst/intcore/HorizontalDataDelay/needs_delay.clk_process.shift_register_2_4>.
	Found 2-bit shift register for signal <TPG_0/tpg_top_inst/intcore/HorizontalDataDelay/needs_delay.clk_process.shift_register_2_3>.
	Found 2-bit shift register for signal <TPG_0/tpg_top_inst/intcore/HorizontalDataDelay/needs_delay.clk_process.shift_register_2_2>.
	Found 2-bit shift register for signal <TPG_0/tpg_top_inst/intcore/HorizontalDataDelay/needs_delay.clk_process.shift_register_2_1>.
	Found 2-bit shift register for signal <TPG_0/tpg_top_inst/intcore/HorizontalDataDelay/needs_delay.clk_process.shift_register_2_0>.
Unit <system_tpg_0_wrapper> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1698
 Flip-Flops                                            : 1698
# Shift Registers                                      : 45
 2-bit shift register                                  : 29
 3-bit shift register                                  : 16

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : system_tpg_0_wrapper.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 2607
#      GND                         : 1
#      INV                         : 36
#      LUT1                        : 61
#      LUT2                        : 366
#      LUT3                        : 256
#      LUT4                        : 281
#      LUT5                        : 289
#      LUT6                        : 506
#      MUXCY                       : 447
#      MUXF7                       : 23
#      VCC                         : 1
#      XORCY                       : 340
# FlipFlops/Latches                : 1743
#      FD                          : 360
#      FDE                         : 575
#      FDR                         : 245
#      FDRE                        : 510
#      FDS                         : 41
#      FDSE                        : 12
# RAMS                             : 37
#      RAM32X1D                    : 36
#      RAMB18E1                    : 1
# Shift Registers                  : 45
#      SRLC16E                     : 45
# DSPs                             : 2
#      DSP48E1                     : 2

Device utilization summary:
---------------------------

Selected Device : 7z020clg484-1 


Slice Logic Utilization: 
 Number of Slice Registers:            1743  out of  106400     1%  
 Number of Slice LUTs:                 1912  out of  53200     3%  
    Number used as Logic:              1795  out of  53200     3%  
    Number used as Memory:              117  out of  17400     0%  
       Number used as RAM:               72
       Number used as SRL:               45

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   2540
   Number with an unused Flip Flop:     797  out of   2540    31%  
   Number with an unused LUT:           628  out of   2540    24%  
   Number of fully used LUT-FF pairs:  1115  out of   2540    43%  
   Number of unique control sets:        57

IO Utilization: 
 Number of IOs:                         156
 Number of bonded IOBs:                   0  out of    200     0%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of    140     0%  
    Number using Block RAM only:          1
 Number of DSP48E1s:                      2  out of    220     0%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+--------------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                                    | Load  |
-----------------------------------+--------------------------------------------------------------------------+-------+
aclk                               | NONE(TPG_0/tpg_top_inst/axi_control_module.axi_in_fifo/s_axis_tready_int)| 1626  |
s_axi_aclk                         | NONE(TPG_0/video_cntrl/write_ack_d1)                                     | 201   |
-----------------------------------+--------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+---------------------------------------------------------------------------------------------------------+-------+
Control Signal                     | Buffer(FF name)                                                                                         | Load  |
-----------------------------------+---------------------------------------------------------------------------------------------------------+-------+
s_axi_rresp<0>(XST_GND:G)          | NONE(TPG_0/tpg_top_inst/intcore/ZPlate1_Mram_AppliedRdAddr[10]_SinTableArray[2047][7]_wide_mux_2060_OUT)| 2     |
-----------------------------------+---------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 4.259ns (Maximum Frequency: 234.797MHz)
   Minimum input arrival time before clock: 3.662ns
   Maximum output required time after clock: 1.124ns
   Maximum combinational path delay: 0.256ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'aclk'
  Clock period: 4.259ns (frequency: 234.797MHz)
  Total number of paths / destination ports: 51300 / 3724
-------------------------------------------------------------------------
Delay:               4.259ns (Levels of Logic = 7)
  Source:            TPG_0/tpg_top_inst/axi_control_module.axi_control/fifo_wr_i (FF)
  Destination:       TPG_0/tpg_top_inst/axi_control_module.axi_control/row_cnt_12 (FF)
  Source Clock:      aclk rising
  Destination Clock: aclk rising

  Data Path: TPG_0/tpg_top_inst/axi_control_module.axi_control/fifo_wr_i to TPG_0/tpg_top_inst/axi_control_module.axi_control/row_cnt_12
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.282   0.641  TPG_0/tpg_top_inst/axi_control_module.axi_control/fifo_wr_i (TPG_0/tpg_top_inst/axi_control_module.axi_control/fifo_wr_i)
     LUT5:I1->O           23   0.053   0.553  TPG_0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/wen1 (TPG_0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/wea_0)
     LUT6:I5->O            4   0.053   0.433  TPG_0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/Result<4>1 (TPG_0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/Result<4>)
     LUT2:I1->O            1   0.053   0.413  TPG_0/tpg_top_inst/axi_control_module.axi_control/col_cnt[12]_active_rows[12]_OR_88_o5 (TPG_0/tpg_top_inst/axi_control_module.axi_control/col_cnt[12]_active_rows[12]_OR_88_o5)
     LUT6:I5->O            3   0.053   0.616  TPG_0/tpg_top_inst/axi_control_module.axi_control/col_cnt[12]_active_rows[12]_OR_88_o7 (TPG_0/tpg_top_inst/axi_control_module.axi_control/col_cnt[12]_active_rows[12]_OR_88_o7)
     LUT6:I3->O            6   0.053   0.446  TPG_0/tpg_top_inst/axi_control_module.axi_control/col_cnt[12]_active_rows[12]_OR_88_o12 (TPG_0/tpg_top_inst/axi_control_module.axi_control/col_cnt[12]_active_rows[12]_OR_88_o)
     LUT6:I5->O           13   0.053   0.493  TPG_0/tpg_top_inst/axi_control_module.axi_control/_n0306_inv1 (TPG_0/tpg_top_inst/axi_control_module.axi_control/_n0306_inv)
     LUT6:I5->O            1   0.053   0.000  TPG_0/tpg_top_inst/axi_control_module.axi_control/row_cnt_0_rstpot (TPG_0/tpg_top_inst/axi_control_module.axi_control/row_cnt_0_rstpot)
     FD:D                      0.011          TPG_0/tpg_top_inst/axi_control_module.axi_control/row_cnt_0
    ----------------------------------------
    Total                      4.259ns (0.664ns logic, 3.595ns route)
                                       (15.6% logic, 84.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 's_axi_aclk'
  Clock period: 1.838ns (frequency: 544.070MHz)
  Total number of paths / destination ports: 313 / 206
-------------------------------------------------------------------------
Delay:               1.838ns (Levels of Logic = 2)
  Source:            TPG_0/video_cntrl/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1 (FF)
  Destination:       TPG_0/video_cntrl/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0 (FF)
  Source Clock:      s_axi_aclk rising
  Destination Clock: s_axi_aclk rising

  Data Path: TPG_0/video_cntrl/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1 to TPG_0/video_cntrl/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             10   0.282   0.784  TPG_0/video_cntrl/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1 (TPG_0/video_cntrl/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1)
     LUT5:I0->O            4   0.053   0.655  TPG_0/video_cntrl/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Mmux_start11 (TPG_0/video_cntrl/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start)
     LUT4:I0->O            1   0.053   0.000  TPG_0/video_cntrl/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].GEN_FOR_MULTI_CS.MEM_SELECT_I/Mmux_CS11 (TPG_0/video_cntrl/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/pselect_hit_i<0>)
     FDRE:D                    0.011          TPG_0/video_cntrl/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0
    ----------------------------------------
    Total                      1.838ns (0.399ns logic, 1.439ns route)
                                       (21.7% logic, 78.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'aclk'
  Total number of paths / destination ports: 3067 / 1855
-------------------------------------------------------------------------
Offset:              3.662ns (Levels of Logic = 7)
  Source:            aclken (PAD)
  Destination:       TPG_0/tpg_top_inst/axi_control_module.axi_control/row_cnt_12 (FF)
  Destination Clock: aclk rising

  Data Path: aclken to TPG_0/tpg_top_inst/axi_control_module.axi_control/row_cnt_12
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT5:I0->O           23   0.053   0.553  TPG_0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/wen1 (TPG_0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/wea_0)
     LUT6:I5->O            4   0.053   0.433  TPG_0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/Result<4>1 (TPG_0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/Result<4>)
     LUT2:I1->O            1   0.053   0.413  TPG_0/tpg_top_inst/axi_control_module.axi_control/col_cnt[12]_active_rows[12]_OR_88_o5 (TPG_0/tpg_top_inst/axi_control_module.axi_control/col_cnt[12]_active_rows[12]_OR_88_o5)
     LUT6:I5->O            3   0.053   0.616  TPG_0/tpg_top_inst/axi_control_module.axi_control/col_cnt[12]_active_rows[12]_OR_88_o7 (TPG_0/tpg_top_inst/axi_control_module.axi_control/col_cnt[12]_active_rows[12]_OR_88_o7)
     LUT6:I3->O            6   0.053   0.446  TPG_0/tpg_top_inst/axi_control_module.axi_control/col_cnt[12]_active_rows[12]_OR_88_o12 (TPG_0/tpg_top_inst/axi_control_module.axi_control/col_cnt[12]_active_rows[12]_OR_88_o)
     LUT6:I5->O           13   0.053   0.493  TPG_0/tpg_top_inst/axi_control_module.axi_control/_n0306_inv1 (TPG_0/tpg_top_inst/axi_control_module.axi_control/_n0306_inv)
     LUT6:I5->O            1   0.053   0.000  TPG_0/tpg_top_inst/axi_control_module.axi_control/row_cnt_0_rstpot (TPG_0/tpg_top_inst/axi_control_module.axi_control/row_cnt_0_rstpot)
     FD:D                      0.011          TPG_0/tpg_top_inst/axi_control_module.axi_control/row_cnt_0
    ----------------------------------------
    Total                      3.662ns (0.708ns logic, 2.954ns route)
                                       (19.3% logic, 80.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 's_axi_aclk'
  Total number of paths / destination ports: 111 / 62
-------------------------------------------------------------------------
Offset:              0.975ns (Levels of Logic = 2)
  Source:            s_axi_awvalid (PAD)
  Destination:       TPG_0/video_cntrl/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0 (FF)
  Destination Clock: s_axi_aclk rising

  Data Path: s_axi_awvalid to TPG_0/video_cntrl/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT5:I2->O            4   0.053   0.655  TPG_0/video_cntrl/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Mmux_start11 (TPG_0/video_cntrl/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start)
     LUT4:I0->O            1   0.053   0.000  TPG_0/video_cntrl/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].GEN_FOR_MULTI_CS.MEM_SELECT_I/Mmux_CS11 (TPG_0/video_cntrl/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/pselect_hit_i<0>)
     FDRE:D                    0.011          TPG_0/video_cntrl/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0
    ----------------------------------------
    Total                      0.975ns (0.320ns logic, 0.655ns route)
                                       (32.8% logic, 67.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'aclk'
  Total number of paths / destination ports: 35 / 30
-------------------------------------------------------------------------
Offset:              1.124ns (Levels of Logic = 1)
  Source:            TPG_0/tpg_top_inst/axi_control_module.axi_control/core_en_i (FF)
  Destination:       intc_if<0> (PAD)
  Source Clock:      aclk rising

  Data Path: TPG_0/tpg_top_inst/axi_control_module.axi_control/core_en_i to intc_if<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            37   0.282   0.789  TPG_0/tpg_top_inst/axi_control_module.axi_control/core_en_i (TPG_0/tpg_top_inst/axi_control_module.axi_control/core_en_i)
     LUT4:I0->O          419   0.053   0.000  TPG_0/tpg_top_inst/axi_control_module.axi_control/core_ce1 (intc_if<0>)
    ----------------------------------------
    Total                      1.124ns (0.335ns logic, 0.789ns route)
                                       (29.8% logic, 70.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 's_axi_aclk'
  Total number of paths / destination ports: 42 / 39
-------------------------------------------------------------------------
Offset:              0.847ns (Levels of Logic = 1)
  Source:            TPG_0/video_cntrl/ipif_WrAck (FF)
  Destination:       s_axi_awready (PAD)
  Source Clock:      s_axi_aclk rising

  Data Path: TPG_0/video_cntrl/ipif_WrAck to s_axi_awready
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               5   0.282   0.512  TPG_0/video_cntrl/ipif_WrAck (TPG_0/video_cntrl/ipif_WrAck)
     LUT2:I0->O            0   0.053   0.000  TPG_0/video_cntrl/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1 (s_axi_wready)
    ----------------------------------------
    Total                      0.847ns (0.335ns logic, 0.512ns route)
                                       (39.6% logic, 60.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               0.256ns (Levels of Logic = 1)
  Source:            aclken (PAD)
  Destination:       intc_if<0> (PAD)

  Data Path: aclken to intc_if<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT4:I1->O          419   0.053   0.000  TPG_0/tpg_top_inst/axi_control_module.axi_control/core_ce1 (intc_if<0>)
    ----------------------------------------
    Total                      0.256ns (0.256ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock aclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
aclk           |    4.259|         |         |         |
s_axi_aclk     |    0.692|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock s_axi_aclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
aclk           |    0.706|         |         |         |
s_axi_aclk     |    1.838|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 43.00 secs
Total CPU time to Xst completion: 41.53 secs
 
--> 


Total memory usage is 568348 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  705 (   0 filtered)
Number of infos    :   98 (   0 filtered)

