
---------- Begin Simulation Statistics ----------
final_tick                                 3296101746                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  90234                       # Simulator instruction rate (inst/s)
host_mem_usage                                4605624                       # Number of bytes of host memory used
host_op_rate                                   110766                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    27.32                       # Real time elapsed on the host
host_tick_rate                              120627837                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2465571                       # Number of instructions simulated
sim_ops                                       3026628                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.003296                       # Number of seconds simulated
sim_ticks                                  3296101746                       # Number of ticks simulated
system.cpu_cluster.cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu_cluster.cpus.branchPred.BTBHitPct    87.932452                       # BTB Hit Percentage
system.cpu_cluster.cpus.branchPred.BTBHits       242807                       # Number of BTB hits
system.cpu_cluster.cpus.branchPred.BTBLookups       276129                       # Number of BTB lookups
system.cpu_cluster.cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.cpu_cluster.cpus.branchPred.condIncorrect        14027                       # Number of conditional branches incorrect
system.cpu_cluster.cpus.branchPred.condPredicted       349907                       # Number of conditional branches predicted
system.cpu_cluster.cpus.branchPred.indirectHits        12066                       # Number of indirect target hits.
system.cpu_cluster.cpus.branchPred.indirectLookups        13331                       # Number of indirect predictor lookups.
system.cpu_cluster.cpus.branchPred.indirectMisses         1265                       # Number of indirect misses.
system.cpu_cluster.cpus.branchPred.lookups       538677                       # Number of BP lookups
system.cpu_cluster.cpus.branchPred.usedRAS        66758                       # Number of times the RAS was used to get a target.
system.cpu_cluster.cpus.branchPredindirectMispredicted         1384                       # Number of mispredicted indirect branches.
system.cpu_cluster.cpus.committedInsts        2465571                       # Number of instructions committed
system.cpu_cluster.cpus.committedOps          3026628                       # Number of ops (including micro ops) committed
system.cpu_cluster.cpus.cpi                  3.744681                       # CPI: cycles per instruction
system.cpu_cluster.cpus.discardedOps            38505                       # Number of ops (including micro ops) which were discarded before commit
system.cpu_cluster.cpus.dtb.accesses                0                       # DTB accesses
system.cpu_cluster.cpus.dtb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu_cluster.cpus.dtb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu_cluster.cpus.dtb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu_cluster.cpus.dtb.flush_tlb               0                       # Number of times complete TLB was flushed
system.cpu_cluster.cpus.dtb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu_cluster.cpus.dtb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu_cluster.cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu_cluster.cpus.dtb.hits                    0                       # DTB hits
system.cpu_cluster.cpus.dtb.inst_accesses            0                       # ITB inst accesses
system.cpu_cluster.cpus.dtb.inst_hits               0                       # ITB inst hits
system.cpu_cluster.cpus.dtb.inst_misses             0                       # ITB inst misses
system.cpu_cluster.cpus.dtb.misses                  0                       # DTB misses
system.cpu_cluster.cpus.dtb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu_cluster.cpus.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu_cluster.cpus.dtb.read_accesses            0                       # DTB read accesses
system.cpu_cluster.cpus.dtb.read_hits               0                       # DTB read hits
system.cpu_cluster.cpus.dtb.read_misses             0                       # DTB read misses
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu_cluster.cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.walker.walks            0                       # Table walker walks requested
system.cpu_cluster.cpus.dtb.write_accesses            0                       # DTB write accesses
system.cpu_cluster.cpus.dtb.write_hits              0                       # DTB write hits
system.cpu_cluster.cpus.dtb.write_misses            0                       # DTB write misses
system.cpu_cluster.cpus.fetch2.amo_instructions          298                       # Number of memory atomic instructions successfully decoded
system.cpu_cluster.cpus.fetch2.fp_instructions            0                       # Number of floating point instructions successfully decoded
system.cpu_cluster.cpus.fetch2.int_instructions      1353207                       # Number of integer instructions successfully decoded
system.cpu_cluster.cpus.fetch2.load_instructions       369207                       # Number of memory load instructions successfully decoded
system.cpu_cluster.cpus.fetch2.store_instructions       185810                       # Number of memory store instructions successfully decoded
system.cpu_cluster.cpus.fetch2.vec_instructions        41282                       # Number of SIMD instructions successfully decoded
system.cpu_cluster.cpus.idleCycles            5549354                       # Total number of cycles that the object has spent stopped
system.cpu_cluster.cpus.ipc                  0.267045                       # IPC: instructions per cycle
system.cpu_cluster.cpus.itb.accesses                0                       # DTB accesses
system.cpu_cluster.cpus.itb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu_cluster.cpus.itb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu_cluster.cpus.itb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu_cluster.cpus.itb.flush_tlb               0                       # Number of times complete TLB was flushed
system.cpu_cluster.cpus.itb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu_cluster.cpus.itb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu_cluster.cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu_cluster.cpus.itb.hits                    0                       # DTB hits
system.cpu_cluster.cpus.itb.inst_accesses            0                       # ITB inst accesses
system.cpu_cluster.cpus.itb.inst_hits               0                       # ITB inst hits
system.cpu_cluster.cpus.itb.inst_misses             0                       # ITB inst misses
system.cpu_cluster.cpus.itb.misses                  0                       # DTB misses
system.cpu_cluster.cpus.itb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu_cluster.cpus.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu_cluster.cpus.itb.read_accesses            0                       # DTB read accesses
system.cpu_cluster.cpus.itb.read_hits               0                       # DTB read hits
system.cpu_cluster.cpus.itb.read_misses             0                       # DTB read misses
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu_cluster.cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.walker.walks            0                       # Table walker walks requested
system.cpu_cluster.cpus.itb.write_accesses            0                       # DTB write accesses
system.cpu_cluster.cpus.itb.write_hits              0                       # DTB write hits
system.cpu_cluster.cpus.itb.write_misses            0                       # DTB write misses
system.cpu_cluster.cpus.numCycles             9232778                       # number of cpu cycles simulated
system.cpu_cluster.cpus.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching
system.cpu_cluster.cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.cpu_cluster.cpus.numWorkItemsStarted            0                       # number of work items this cpu started
system.cpu_cluster.cpus.op_class_0::No_OpClass        10101      0.33%      0.33% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::IntAlu      1918931     63.40%     63.74% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::IntMult         3283      0.11%     63.84% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::IntDiv           23      0.00%     63.84% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::FloatAdd          720      0.02%     63.87% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::FloatCmp           12      0.00%     63.87% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::FloatCvt          481      0.02%     63.88% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::FloatMult            0      0.00%     63.88% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::FloatMultAcc            0      0.00%     63.88% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::FloatDiv          483      0.02%     63.90% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::FloatMisc         4630      0.15%     64.05% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::FloatSqrt            0      0.00%     64.05% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdAdd         3648      0.12%     64.17% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdAddAcc            0      0.00%     64.17% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdAlu         3676      0.12%     64.30% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdCmp         4729      0.16%     64.45% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdCvt            2      0.00%     64.45% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdMisc        20647      0.68%     65.13% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdMult            0      0.00%     65.13% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdMultAcc            0      0.00%     65.13% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdShift            2      0.00%     65.13% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdShiftAcc            0      0.00%     65.13% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdDiv            0      0.00%     65.13% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdSqrt            0      0.00%     65.13% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdFloatAdd            0      0.00%     65.13% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdFloatAlu            0      0.00%     65.13% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdFloatCmp            0      0.00%     65.13% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdFloatCvt            0      0.00%     65.13% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdFloatDiv            0      0.00%     65.13% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdFloatMisc            0      0.00%     65.13% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdFloatMult            0      0.00%     65.13% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdFloatMultAcc            0      0.00%     65.13% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdFloatSqrt            0      0.00%     65.13% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdReduceAdd            0      0.00%     65.13% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdReduceAlu            0      0.00%     65.13% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdReduceCmp            0      0.00%     65.13% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdFloatReduceAdd            0      0.00%     65.13% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdFloatReduceCmp            0      0.00%     65.13% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdAes            0      0.00%     65.13% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdAesMix            0      0.00%     65.13% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdSha1Hash            0      0.00%     65.13% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdSha1Hash2            0      0.00%     65.13% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdSha256Hash            0      0.00%     65.13% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdSha256Hash2            0      0.00%     65.13% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdShaSigma2            0      0.00%     65.13% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdShaSigma3            0      0.00%     65.13% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdPredAlu            0      0.00%     65.13% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::MemRead       517810     17.11%     82.24% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::MemWrite       537450     17.76%    100.00% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::total      3026628                       # Class of committed instruction
system.cpu_cluster.cpus.tickCycles            3683424                       # Number of cycles that the object actually ticked
system.cpu_cluster.cpus.workload.numSyscalls         1039                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        30185                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         61393                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   3296101746                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              29720                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1808                       # Transaction distribution
system.membus.trans_dist::CleanEvict            28376                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1448                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1448                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          27969                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1752                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            40                       # Transaction distribution
system.membus.pkt_count_system.cpu_cluster.cpus.icache.mem_side::system.mem_ctrls.port        83393                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu_cluster.cpus.icache.mem_side::total        83393                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu_cluster.cpus.dcache.mem_side::system.mem_ctrls.port         9168                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu_cluster.cpus.dcache.mem_side::total         9168                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  92561                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu_cluster.cpus.icache.mem_side::system.mem_ctrls.port      1789952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu_cluster.cpus.icache.mem_side::total      1789952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu_cluster.cpus.dcache.mem_side::system.mem_ctrls.port       320512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu_cluster.cpus.dcache.mem_side::total       320512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2110464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             31209                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000096                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.009804                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   31206     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                       3      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               31209                       # Request fanout histogram
system.membus.reqLayer0.occupancy            94104021                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.9                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   3296101746                       # Cumulative time (in ticks) in various power states
system.membus.respLayer1.occupancy          140230424                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.3                       # Layer utilization (%)
system.membus.respLayer2.occupancy           16268785                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_cluster.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu_cluster.clk_domain.clock               357                       # Clock period in ticks
system.cpu_cluster.cpus.pwrStateResidencyTicks::ON   3296101746                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.icache.pwrStateResidencyTicks::UNDEFINED   3296101746                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.icache.demand_hits::.cpu_cluster.cpus.inst       874652                       # number of demand (read+write) hits
system.cpu_cluster.cpus.icache.demand_hits::total       874652                       # number of demand (read+write) hits
system.cpu_cluster.cpus.icache.overall_hits::.cpu_cluster.cpus.inst       874652                       # number of overall hits
system.cpu_cluster.cpus.icache.overall_hits::total       874652                       # number of overall hits
system.cpu_cluster.cpus.icache.demand_misses::.cpu_cluster.cpus.inst        27969                       # number of demand (read+write) misses
system.cpu_cluster.cpus.icache.demand_misses::total        27969                       # number of demand (read+write) misses
system.cpu_cluster.cpus.icache.overall_misses::.cpu_cluster.cpus.inst        27969                       # number of overall misses
system.cpu_cluster.cpus.icache.overall_misses::total        27969                       # number of overall misses
system.cpu_cluster.cpus.icache.demand_miss_latency::.cpu_cluster.cpus.inst   1948520637                       # number of demand (read+write) miss cycles
system.cpu_cluster.cpus.icache.demand_miss_latency::total   1948520637                       # number of demand (read+write) miss cycles
system.cpu_cluster.cpus.icache.overall_miss_latency::.cpu_cluster.cpus.inst   1948520637                       # number of overall miss cycles
system.cpu_cluster.cpus.icache.overall_miss_latency::total   1948520637                       # number of overall miss cycles
system.cpu_cluster.cpus.icache.demand_accesses::.cpu_cluster.cpus.inst       902621                       # number of demand (read+write) accesses
system.cpu_cluster.cpus.icache.demand_accesses::total       902621                       # number of demand (read+write) accesses
system.cpu_cluster.cpus.icache.overall_accesses::.cpu_cluster.cpus.inst       902621                       # number of overall (read+write) accesses
system.cpu_cluster.cpus.icache.overall_accesses::total       902621                       # number of overall (read+write) accesses
system.cpu_cluster.cpus.icache.demand_miss_rate::.cpu_cluster.cpus.inst     0.030986                       # miss rate for demand accesses
system.cpu_cluster.cpus.icache.demand_miss_rate::total     0.030986                       # miss rate for demand accesses
system.cpu_cluster.cpus.icache.overall_miss_rate::.cpu_cluster.cpus.inst     0.030986                       # miss rate for overall accesses
system.cpu_cluster.cpus.icache.overall_miss_rate::total     0.030986                       # miss rate for overall accesses
system.cpu_cluster.cpus.icache.demand_avg_miss_latency::.cpu_cluster.cpus.inst 69667.154242                       # average overall miss latency
system.cpu_cluster.cpus.icache.demand_avg_miss_latency::total 69667.154242                       # average overall miss latency
system.cpu_cluster.cpus.icache.overall_avg_miss_latency::.cpu_cluster.cpus.inst 69667.154242                       # average overall miss latency
system.cpu_cluster.cpus.icache.overall_avg_miss_latency::total 69667.154242                       # average overall miss latency
system.cpu_cluster.cpus.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu_cluster.cpus.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu_cluster.cpus.icache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu_cluster.cpus.icache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu_cluster.cpus.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu_cluster.cpus.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu_cluster.cpus.icache.demand_mshr_misses::.cpu_cluster.cpus.inst        27969                       # number of demand (read+write) MSHR misses
system.cpu_cluster.cpus.icache.demand_mshr_misses::total        27969                       # number of demand (read+write) MSHR misses
system.cpu_cluster.cpus.icache.overall_mshr_misses::.cpu_cluster.cpus.inst        27969                       # number of overall MSHR misses
system.cpu_cluster.cpus.icache.overall_mshr_misses::total        27969                       # number of overall MSHR misses
system.cpu_cluster.cpus.icache.demand_mshr_miss_latency::.cpu_cluster.cpus.inst   1923532391                       # number of demand (read+write) MSHR miss cycles
system.cpu_cluster.cpus.icache.demand_mshr_miss_latency::total   1923532391                       # number of demand (read+write) MSHR miss cycles
system.cpu_cluster.cpus.icache.overall_mshr_miss_latency::.cpu_cluster.cpus.inst   1923532391                       # number of overall MSHR miss cycles
system.cpu_cluster.cpus.icache.overall_mshr_miss_latency::total   1923532391                       # number of overall MSHR miss cycles
system.cpu_cluster.cpus.icache.demand_mshr_miss_rate::.cpu_cluster.cpus.inst     0.030986                       # mshr miss rate for demand accesses
system.cpu_cluster.cpus.icache.demand_mshr_miss_rate::total     0.030986                       # mshr miss rate for demand accesses
system.cpu_cluster.cpus.icache.overall_mshr_miss_rate::.cpu_cluster.cpus.inst     0.030986                       # mshr miss rate for overall accesses
system.cpu_cluster.cpus.icache.overall_mshr_miss_rate::total     0.030986                       # mshr miss rate for overall accesses
system.cpu_cluster.cpus.icache.demand_avg_mshr_miss_latency::.cpu_cluster.cpus.inst 68773.727734                       # average overall mshr miss latency
system.cpu_cluster.cpus.icache.demand_avg_mshr_miss_latency::total 68773.727734                       # average overall mshr miss latency
system.cpu_cluster.cpus.icache.overall_avg_mshr_miss_latency::.cpu_cluster.cpus.inst 68773.727734                       # average overall mshr miss latency
system.cpu_cluster.cpus.icache.overall_avg_mshr_miss_latency::total 68773.727734                       # average overall mshr miss latency
system.cpu_cluster.cpus.icache.replacements        27456                       # number of replacements
system.cpu_cluster.cpus.icache.ReadReq_hits::.cpu_cluster.cpus.inst       874652                       # number of ReadReq hits
system.cpu_cluster.cpus.icache.ReadReq_hits::total       874652                       # number of ReadReq hits
system.cpu_cluster.cpus.icache.ReadReq_misses::.cpu_cluster.cpus.inst        27969                       # number of ReadReq misses
system.cpu_cluster.cpus.icache.ReadReq_misses::total        27969                       # number of ReadReq misses
system.cpu_cluster.cpus.icache.ReadReq_miss_latency::.cpu_cluster.cpus.inst   1948520637                       # number of ReadReq miss cycles
system.cpu_cluster.cpus.icache.ReadReq_miss_latency::total   1948520637                       # number of ReadReq miss cycles
system.cpu_cluster.cpus.icache.ReadReq_accesses::.cpu_cluster.cpus.inst       902621                       # number of ReadReq accesses(hits+misses)
system.cpu_cluster.cpus.icache.ReadReq_accesses::total       902621                       # number of ReadReq accesses(hits+misses)
system.cpu_cluster.cpus.icache.ReadReq_miss_rate::.cpu_cluster.cpus.inst     0.030986                       # miss rate for ReadReq accesses
system.cpu_cluster.cpus.icache.ReadReq_miss_rate::total     0.030986                       # miss rate for ReadReq accesses
system.cpu_cluster.cpus.icache.ReadReq_avg_miss_latency::.cpu_cluster.cpus.inst 69667.154242                       # average ReadReq miss latency
system.cpu_cluster.cpus.icache.ReadReq_avg_miss_latency::total 69667.154242                       # average ReadReq miss latency
system.cpu_cluster.cpus.icache.ReadReq_mshr_misses::.cpu_cluster.cpus.inst        27969                       # number of ReadReq MSHR misses
system.cpu_cluster.cpus.icache.ReadReq_mshr_misses::total        27969                       # number of ReadReq MSHR misses
system.cpu_cluster.cpus.icache.ReadReq_mshr_miss_latency::.cpu_cluster.cpus.inst   1923532391                       # number of ReadReq MSHR miss cycles
system.cpu_cluster.cpus.icache.ReadReq_mshr_miss_latency::total   1923532391                       # number of ReadReq MSHR miss cycles
system.cpu_cluster.cpus.icache.ReadReq_mshr_miss_rate::.cpu_cluster.cpus.inst     0.030986                       # mshr miss rate for ReadReq accesses
system.cpu_cluster.cpus.icache.ReadReq_mshr_miss_rate::total     0.030986                       # mshr miss rate for ReadReq accesses
system.cpu_cluster.cpus.icache.ReadReq_avg_mshr_miss_latency::.cpu_cluster.cpus.inst 68773.727734                       # average ReadReq mshr miss latency
system.cpu_cluster.cpus.icache.ReadReq_avg_mshr_miss_latency::total 68773.727734                       # average ReadReq mshr miss latency
system.cpu_cluster.cpus.icache.tags.pwrStateResidencyTicks::UNDEFINED   3296101746                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.icache.tags.tagsinuse   504.208460                       # Cycle average of tags in use
system.cpu_cluster.cpus.icache.tags.total_refs       902620                       # Total number of references to valid blocks.
system.cpu_cluster.cpus.icache.tags.sampled_refs        27968                       # Sample count of references to valid blocks.
system.cpu_cluster.cpus.icache.tags.avg_refs    32.273312                       # Average number of references to valid blocks.
system.cpu_cluster.cpus.icache.tags.warmup_cycle        92000                       # Cycle when the warmup percentage was hit.
system.cpu_cluster.cpus.icache.tags.occ_blocks::.cpu_cluster.cpus.inst   504.208460                       # Average occupied blocks per requestor
system.cpu_cluster.cpus.icache.tags.occ_percent::.cpu_cluster.cpus.inst     0.984782                       # Average percentage of cache occupancy
system.cpu_cluster.cpus.icache.tags.occ_percent::total     0.984782                       # Average percentage of cache occupancy
system.cpu_cluster.cpus.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu_cluster.cpus.icache.tags.age_task_id_blocks_1024::0           94                       # Occupied blocks per task id
system.cpu_cluster.cpus.icache.tags.age_task_id_blocks_1024::1          260                       # Occupied blocks per task id
system.cpu_cluster.cpus.icache.tags.age_task_id_blocks_1024::2           77                       # Occupied blocks per task id
system.cpu_cluster.cpus.icache.tags.age_task_id_blocks_1024::3           81                       # Occupied blocks per task id
system.cpu_cluster.cpus.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu_cluster.cpus.icache.tags.tag_accesses      1833210                       # Number of tag accesses
system.cpu_cluster.cpus.icache.tags.data_accesses      1833210                       # Number of data accesses
system.cpu_cluster.cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED   3296101746                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   3296101746                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.dcache.pwrStateResidencyTicks::UNDEFINED   3296101746                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.dcache.demand_hits::.cpu_cluster.cpus.data      1052120                       # number of demand (read+write) hits
system.cpu_cluster.cpus.dcache.demand_hits::total      1052120                       # number of demand (read+write) hits
system.cpu_cluster.cpus.dcache.overall_hits::.cpu_cluster.cpus.data      1052120                       # number of overall hits
system.cpu_cluster.cpus.dcache.overall_hits::total      1052120                       # number of overall hits
system.cpu_cluster.cpus.dcache.demand_misses::.cpu_cluster.cpus.data         4147                       # number of demand (read+write) misses
system.cpu_cluster.cpus.dcache.demand_misses::total         4147                       # number of demand (read+write) misses
system.cpu_cluster.cpus.dcache.overall_misses::.cpu_cluster.cpus.data         4147                       # number of overall misses
system.cpu_cluster.cpus.dcache.overall_misses::total         4147                       # number of overall misses
system.cpu_cluster.cpus.dcache.demand_miss_latency::.cpu_cluster.cpus.data    300347195                       # number of demand (read+write) miss cycles
system.cpu_cluster.cpus.dcache.demand_miss_latency::total    300347195                       # number of demand (read+write) miss cycles
system.cpu_cluster.cpus.dcache.overall_miss_latency::.cpu_cluster.cpus.data    300347195                       # number of overall miss cycles
system.cpu_cluster.cpus.dcache.overall_miss_latency::total    300347195                       # number of overall miss cycles
system.cpu_cluster.cpus.dcache.demand_accesses::.cpu_cluster.cpus.data      1056267                       # number of demand (read+write) accesses
system.cpu_cluster.cpus.dcache.demand_accesses::total      1056267                       # number of demand (read+write) accesses
system.cpu_cluster.cpus.dcache.overall_accesses::.cpu_cluster.cpus.data      1056267                       # number of overall (read+write) accesses
system.cpu_cluster.cpus.dcache.overall_accesses::total      1056267                       # number of overall (read+write) accesses
system.cpu_cluster.cpus.dcache.demand_miss_rate::.cpu_cluster.cpus.data     0.003926                       # miss rate for demand accesses
system.cpu_cluster.cpus.dcache.demand_miss_rate::total     0.003926                       # miss rate for demand accesses
system.cpu_cluster.cpus.dcache.overall_miss_rate::.cpu_cluster.cpus.data     0.003926                       # miss rate for overall accesses
system.cpu_cluster.cpus.dcache.overall_miss_rate::total     0.003926                       # miss rate for overall accesses
system.cpu_cluster.cpus.dcache.demand_avg_miss_latency::.cpu_cluster.cpus.data 72425.173619                       # average overall miss latency
system.cpu_cluster.cpus.dcache.demand_avg_miss_latency::total 72425.173619                       # average overall miss latency
system.cpu_cluster.cpus.dcache.overall_avg_miss_latency::.cpu_cluster.cpus.data 72425.173619                       # average overall miss latency
system.cpu_cluster.cpus.dcache.overall_avg_miss_latency::total 72425.173619                       # average overall miss latency
system.cpu_cluster.cpus.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu_cluster.cpus.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu_cluster.cpus.dcache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu_cluster.cpus.dcache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu_cluster.cpus.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu_cluster.cpus.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu_cluster.cpus.dcache.writebacks::.writebacks         1808                       # number of writebacks
system.cpu_cluster.cpus.dcache.writebacks::total         1808                       # number of writebacks
system.cpu_cluster.cpus.dcache.demand_mshr_hits::.cpu_cluster.cpus.data          910                       # number of demand (read+write) MSHR hits
system.cpu_cluster.cpus.dcache.demand_mshr_hits::total          910                       # number of demand (read+write) MSHR hits
system.cpu_cluster.cpus.dcache.overall_mshr_hits::.cpu_cluster.cpus.data          910                       # number of overall MSHR hits
system.cpu_cluster.cpus.dcache.overall_mshr_hits::total          910                       # number of overall MSHR hits
system.cpu_cluster.cpus.dcache.demand_mshr_misses::.cpu_cluster.cpus.data         3237                       # number of demand (read+write) MSHR misses
system.cpu_cluster.cpus.dcache.demand_mshr_misses::total         3237                       # number of demand (read+write) MSHR misses
system.cpu_cluster.cpus.dcache.overall_mshr_misses::.cpu_cluster.cpus.data         3237                       # number of overall MSHR misses
system.cpu_cluster.cpus.dcache.overall_mshr_misses::total         3237                       # number of overall MSHR misses
system.cpu_cluster.cpus.dcache.demand_mshr_miss_latency::.cpu_cluster.cpus.data    239553101                       # number of demand (read+write) MSHR miss cycles
system.cpu_cluster.cpus.dcache.demand_mshr_miss_latency::total    239553101                       # number of demand (read+write) MSHR miss cycles
system.cpu_cluster.cpus.dcache.overall_mshr_miss_latency::.cpu_cluster.cpus.data    239553101                       # number of overall MSHR miss cycles
system.cpu_cluster.cpus.dcache.overall_mshr_miss_latency::total    239553101                       # number of overall MSHR miss cycles
system.cpu_cluster.cpus.dcache.demand_mshr_miss_rate::.cpu_cluster.cpus.data     0.003065                       # mshr miss rate for demand accesses
system.cpu_cluster.cpus.dcache.demand_mshr_miss_rate::total     0.003065                       # mshr miss rate for demand accesses
system.cpu_cluster.cpus.dcache.overall_mshr_miss_rate::.cpu_cluster.cpus.data     0.003065                       # mshr miss rate for overall accesses
system.cpu_cluster.cpus.dcache.overall_mshr_miss_rate::total     0.003065                       # mshr miss rate for overall accesses
system.cpu_cluster.cpus.dcache.demand_avg_mshr_miss_latency::.cpu_cluster.cpus.data 74004.665122                       # average overall mshr miss latency
system.cpu_cluster.cpus.dcache.demand_avg_mshr_miss_latency::total 74004.665122                       # average overall mshr miss latency
system.cpu_cluster.cpus.dcache.overall_avg_mshr_miss_latency::.cpu_cluster.cpus.data 74004.665122                       # average overall mshr miss latency
system.cpu_cluster.cpus.dcache.overall_avg_mshr_miss_latency::total 74004.665122                       # average overall mshr miss latency
system.cpu_cluster.cpus.dcache.replacements         2728                       # number of replacements
system.cpu_cluster.cpus.dcache.ReadReq_hits::.cpu_cluster.cpus.data       517127                       # number of ReadReq hits
system.cpu_cluster.cpus.dcache.ReadReq_hits::total       517127                       # number of ReadReq hits
system.cpu_cluster.cpus.dcache.ReadReq_misses::.cpu_cluster.cpus.data         1760                       # number of ReadReq misses
system.cpu_cluster.cpus.dcache.ReadReq_misses::total         1760                       # number of ReadReq misses
system.cpu_cluster.cpus.dcache.ReadReq_miss_latency::.cpu_cluster.cpus.data    131515887                       # number of ReadReq miss cycles
system.cpu_cluster.cpus.dcache.ReadReq_miss_latency::total    131515887                       # number of ReadReq miss cycles
system.cpu_cluster.cpus.dcache.ReadReq_accesses::.cpu_cluster.cpus.data       518887                       # number of ReadReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.ReadReq_accesses::total       518887                       # number of ReadReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.ReadReq_miss_rate::.cpu_cluster.cpus.data     0.003392                       # miss rate for ReadReq accesses
system.cpu_cluster.cpus.dcache.ReadReq_miss_rate::total     0.003392                       # miss rate for ReadReq accesses
system.cpu_cluster.cpus.dcache.ReadReq_avg_miss_latency::.cpu_cluster.cpus.data 74724.935795                       # average ReadReq miss latency
system.cpu_cluster.cpus.dcache.ReadReq_avg_miss_latency::total 74724.935795                       # average ReadReq miss latency
system.cpu_cluster.cpus.dcache.ReadReq_mshr_hits::.cpu_cluster.cpus.data            9                       # number of ReadReq MSHR hits
system.cpu_cluster.cpus.dcache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu_cluster.cpus.dcache.ReadReq_mshr_misses::.cpu_cluster.cpus.data         1751                       # number of ReadReq MSHR misses
system.cpu_cluster.cpus.dcache.ReadReq_mshr_misses::total         1751                       # number of ReadReq MSHR misses
system.cpu_cluster.cpus.dcache.ReadReq_mshr_miss_latency::.cpu_cluster.cpus.data    129224121                       # number of ReadReq MSHR miss cycles
system.cpu_cluster.cpus.dcache.ReadReq_mshr_miss_latency::total    129224121                       # number of ReadReq MSHR miss cycles
system.cpu_cluster.cpus.dcache.ReadReq_mshr_miss_rate::.cpu_cluster.cpus.data     0.003375                       # mshr miss rate for ReadReq accesses
system.cpu_cluster.cpus.dcache.ReadReq_mshr_miss_rate::total     0.003375                       # mshr miss rate for ReadReq accesses
system.cpu_cluster.cpus.dcache.ReadReq_avg_mshr_miss_latency::.cpu_cluster.cpus.data 73800.183324                       # average ReadReq mshr miss latency
system.cpu_cluster.cpus.dcache.ReadReq_avg_mshr_miss_latency::total 73800.183324                       # average ReadReq mshr miss latency
system.cpu_cluster.cpus.dcache.WriteReq_hits::.cpu_cluster.cpus.data       534992                       # number of WriteReq hits
system.cpu_cluster.cpus.dcache.WriteReq_hits::total       534992                       # number of WriteReq hits
system.cpu_cluster.cpus.dcache.WriteReq_misses::.cpu_cluster.cpus.data         2347                       # number of WriteReq misses
system.cpu_cluster.cpus.dcache.WriteReq_misses::total         2347                       # number of WriteReq misses
system.cpu_cluster.cpus.dcache.WriteReq_miss_latency::.cpu_cluster.cpus.data    168403622                       # number of WriteReq miss cycles
system.cpu_cluster.cpus.dcache.WriteReq_miss_latency::total    168403622                       # number of WriteReq miss cycles
system.cpu_cluster.cpus.dcache.WriteReq_accesses::.cpu_cluster.cpus.data       537339                       # number of WriteReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.WriteReq_accesses::total       537339                       # number of WriteReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.WriteReq_miss_rate::.cpu_cluster.cpus.data     0.004368                       # miss rate for WriteReq accesses
system.cpu_cluster.cpus.dcache.WriteReq_miss_rate::total     0.004368                       # miss rate for WriteReq accesses
system.cpu_cluster.cpus.dcache.WriteReq_avg_miss_latency::.cpu_cluster.cpus.data 71752.714955                       # average WriteReq miss latency
system.cpu_cluster.cpus.dcache.WriteReq_avg_miss_latency::total 71752.714955                       # average WriteReq miss latency
system.cpu_cluster.cpus.dcache.WriteReq_mshr_hits::.cpu_cluster.cpus.data          901                       # number of WriteReq MSHR hits
system.cpu_cluster.cpus.dcache.WriteReq_mshr_hits::total          901                       # number of WriteReq MSHR hits
system.cpu_cluster.cpus.dcache.WriteReq_mshr_misses::.cpu_cluster.cpus.data         1446                       # number of WriteReq MSHR misses
system.cpu_cluster.cpus.dcache.WriteReq_mshr_misses::total         1446                       # number of WriteReq MSHR misses
system.cpu_cluster.cpus.dcache.WriteReq_mshr_miss_latency::.cpu_cluster.cpus.data    109935887                       # number of WriteReq MSHR miss cycles
system.cpu_cluster.cpus.dcache.WriteReq_mshr_miss_latency::total    109935887                       # number of WriteReq MSHR miss cycles
system.cpu_cluster.cpus.dcache.WriteReq_mshr_miss_rate::.cpu_cluster.cpus.data     0.002691                       # mshr miss rate for WriteReq accesses
system.cpu_cluster.cpus.dcache.WriteReq_mshr_miss_rate::total     0.002691                       # mshr miss rate for WriteReq accesses
system.cpu_cluster.cpus.dcache.WriteReq_avg_mshr_miss_latency::.cpu_cluster.cpus.data 76027.584371                       # average WriteReq mshr miss latency
system.cpu_cluster.cpus.dcache.WriteReq_avg_mshr_miss_latency::total 76027.584371                       # average WriteReq mshr miss latency
system.cpu_cluster.cpus.dcache.WriteLineReq_hits::.cpu_cluster.cpus.data            1                       # number of WriteLineReq hits
system.cpu_cluster.cpus.dcache.WriteLineReq_hits::total            1                       # number of WriteLineReq hits
system.cpu_cluster.cpus.dcache.WriteLineReq_misses::.cpu_cluster.cpus.data           40                       # number of WriteLineReq misses
system.cpu_cluster.cpus.dcache.WriteLineReq_misses::total           40                       # number of WriteLineReq misses
system.cpu_cluster.cpus.dcache.WriteLineReq_miss_latency::.cpu_cluster.cpus.data       427686                       # number of WriteLineReq miss cycles
system.cpu_cluster.cpus.dcache.WriteLineReq_miss_latency::total       427686                       # number of WriteLineReq miss cycles
system.cpu_cluster.cpus.dcache.WriteLineReq_accesses::.cpu_cluster.cpus.data           41                       # number of WriteLineReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.WriteLineReq_accesses::total           41                       # number of WriteLineReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.WriteLineReq_miss_rate::.cpu_cluster.cpus.data     0.975610                       # miss rate for WriteLineReq accesses
system.cpu_cluster.cpus.dcache.WriteLineReq_miss_rate::total     0.975610                       # miss rate for WriteLineReq accesses
system.cpu_cluster.cpus.dcache.WriteLineReq_avg_miss_latency::.cpu_cluster.cpus.data 10692.150000                       # average WriteLineReq miss latency
system.cpu_cluster.cpus.dcache.WriteLineReq_avg_miss_latency::total 10692.150000                       # average WriteLineReq miss latency
system.cpu_cluster.cpus.dcache.WriteLineReq_mshr_misses::.cpu_cluster.cpus.data           40                       # number of WriteLineReq MSHR misses
system.cpu_cluster.cpus.dcache.WriteLineReq_mshr_misses::total           40                       # number of WriteLineReq MSHR misses
system.cpu_cluster.cpus.dcache.WriteLineReq_mshr_miss_latency::.cpu_cluster.cpus.data       393093                       # number of WriteLineReq MSHR miss cycles
system.cpu_cluster.cpus.dcache.WriteLineReq_mshr_miss_latency::total       393093                       # number of WriteLineReq MSHR miss cycles
system.cpu_cluster.cpus.dcache.WriteLineReq_mshr_miss_rate::.cpu_cluster.cpus.data     0.975610                       # mshr miss rate for WriteLineReq accesses
system.cpu_cluster.cpus.dcache.WriteLineReq_mshr_miss_rate::total     0.975610                       # mshr miss rate for WriteLineReq accesses
system.cpu_cluster.cpus.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu_cluster.cpus.data  9827.325000                       # average WriteLineReq mshr miss latency
system.cpu_cluster.cpus.dcache.WriteLineReq_avg_mshr_miss_latency::total  9827.325000                       # average WriteLineReq mshr miss latency
system.cpu_cluster.cpus.dcache.LoadLockedReq_hits::.cpu_cluster.cpus.data           23                       # number of LoadLockedReq hits
system.cpu_cluster.cpus.dcache.LoadLockedReq_hits::total           23                       # number of LoadLockedReq hits
system.cpu_cluster.cpus.dcache.LoadLockedReq_misses::.cpu_cluster.cpus.data            1                       # number of LoadLockedReq misses
system.cpu_cluster.cpus.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu_cluster.cpus.dcache.LoadLockedReq_miss_latency::.cpu_cluster.cpus.data       278103                       # number of LoadLockedReq miss cycles
system.cpu_cluster.cpus.dcache.LoadLockedReq_miss_latency::total       278103                       # number of LoadLockedReq miss cycles
system.cpu_cluster.cpus.dcache.LoadLockedReq_accesses::.cpu_cluster.cpus.data           24                       # number of LoadLockedReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.LoadLockedReq_accesses::total           24                       # number of LoadLockedReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.LoadLockedReq_miss_rate::.cpu_cluster.cpus.data     0.041667                       # miss rate for LoadLockedReq accesses
system.cpu_cluster.cpus.dcache.LoadLockedReq_miss_rate::total     0.041667                       # miss rate for LoadLockedReq accesses
system.cpu_cluster.cpus.dcache.LoadLockedReq_avg_miss_latency::.cpu_cluster.cpus.data       278103                       # average LoadLockedReq miss latency
system.cpu_cluster.cpus.dcache.LoadLockedReq_avg_miss_latency::total       278103                       # average LoadLockedReq miss latency
system.cpu_cluster.cpus.dcache.LoadLockedReq_mshr_misses::.cpu_cluster.cpus.data            1                       # number of LoadLockedReq MSHR misses
system.cpu_cluster.cpus.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu_cluster.cpus.dcache.LoadLockedReq_mshr_miss_latency::.cpu_cluster.cpus.data       277373                       # number of LoadLockedReq MSHR miss cycles
system.cpu_cluster.cpus.dcache.LoadLockedReq_mshr_miss_latency::total       277373                       # number of LoadLockedReq MSHR miss cycles
system.cpu_cluster.cpus.dcache.LoadLockedReq_mshr_miss_rate::.cpu_cluster.cpus.data     0.041667                       # mshr miss rate for LoadLockedReq accesses
system.cpu_cluster.cpus.dcache.LoadLockedReq_mshr_miss_rate::total     0.041667                       # mshr miss rate for LoadLockedReq accesses
system.cpu_cluster.cpus.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu_cluster.cpus.data       277373                       # average LoadLockedReq mshr miss latency
system.cpu_cluster.cpus.dcache.LoadLockedReq_avg_mshr_miss_latency::total       277373                       # average LoadLockedReq mshr miss latency
system.cpu_cluster.cpus.dcache.StoreCondReq_hits::.cpu_cluster.cpus.data           24                       # number of StoreCondReq hits
system.cpu_cluster.cpus.dcache.StoreCondReq_hits::total           24                       # number of StoreCondReq hits
system.cpu_cluster.cpus.dcache.StoreCondReq_accesses::.cpu_cluster.cpus.data           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.StoreCondReq_accesses::total           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.SwapReq_hits::.cpu_cluster.cpus.data          290                       # number of SwapReq hits
system.cpu_cluster.cpus.dcache.SwapReq_hits::total          290                       # number of SwapReq hits
system.cpu_cluster.cpus.dcache.SwapReq_misses::.cpu_cluster.cpus.data            2                       # number of SwapReq misses
system.cpu_cluster.cpus.dcache.SwapReq_misses::total            2                       # number of SwapReq misses
system.cpu_cluster.cpus.dcache.SwapReq_miss_latency::.cpu_cluster.cpus.data       184926                       # number of SwapReq miss cycles
system.cpu_cluster.cpus.dcache.SwapReq_miss_latency::total       184926                       # number of SwapReq miss cycles
system.cpu_cluster.cpus.dcache.SwapReq_accesses::.cpu_cluster.cpus.data          292                       # number of SwapReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.SwapReq_accesses::total          292                       # number of SwapReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.SwapReq_miss_rate::.cpu_cluster.cpus.data     0.006849                       # miss rate for SwapReq accesses
system.cpu_cluster.cpus.dcache.SwapReq_miss_rate::total     0.006849                       # miss rate for SwapReq accesses
system.cpu_cluster.cpus.dcache.SwapReq_avg_miss_latency::.cpu_cluster.cpus.data        92463                       # average SwapReq miss latency
system.cpu_cluster.cpus.dcache.SwapReq_avg_miss_latency::total        92463                       # average SwapReq miss latency
system.cpu_cluster.cpus.dcache.SwapReq_mshr_misses::.cpu_cluster.cpus.data            2                       # number of SwapReq MSHR misses
system.cpu_cluster.cpus.dcache.SwapReq_mshr_misses::total            2                       # number of SwapReq MSHR misses
system.cpu_cluster.cpus.dcache.SwapReq_mshr_miss_latency::.cpu_cluster.cpus.data       183469                       # number of SwapReq MSHR miss cycles
system.cpu_cluster.cpus.dcache.SwapReq_mshr_miss_latency::total       183469                       # number of SwapReq MSHR miss cycles
system.cpu_cluster.cpus.dcache.SwapReq_mshr_miss_rate::.cpu_cluster.cpus.data     0.006849                       # mshr miss rate for SwapReq accesses
system.cpu_cluster.cpus.dcache.SwapReq_mshr_miss_rate::total     0.006849                       # mshr miss rate for SwapReq accesses
system.cpu_cluster.cpus.dcache.SwapReq_avg_mshr_miss_latency::.cpu_cluster.cpus.data 91734.500000                       # average SwapReq mshr miss latency
system.cpu_cluster.cpus.dcache.SwapReq_avg_mshr_miss_latency::total 91734.500000                       # average SwapReq mshr miss latency
system.cpu_cluster.cpus.dcache.tags.pwrStateResidencyTicks::UNDEFINED   3296101746                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.dcache.tags.tagsinuse   498.821397                       # Cycle average of tags in use
system.cpu_cluster.cpus.dcache.tags.total_refs      1055697                       # Total number of references to valid blocks.
system.cpu_cluster.cpus.dcache.tags.sampled_refs         3240                       # Sample count of references to valid blocks.
system.cpu_cluster.cpus.dcache.tags.avg_refs   325.832407                       # Average number of references to valid blocks.
system.cpu_cluster.cpus.dcache.tags.warmup_cycle       170000                       # Cycle when the warmup percentage was hit.
system.cpu_cluster.cpus.dcache.tags.occ_blocks::.cpu_cluster.cpus.data   498.821397                       # Average occupied blocks per requestor
system.cpu_cluster.cpus.dcache.tags.occ_percent::.cpu_cluster.cpus.data     0.974261                       # Average percentage of cache occupancy
system.cpu_cluster.cpus.dcache.tags.occ_percent::total     0.974261                       # Average percentage of cache occupancy
system.cpu_cluster.cpus.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu_cluster.cpus.dcache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.cpu_cluster.cpus.dcache.tags.age_task_id_blocks_1024::1          329                       # Occupied blocks per task id
system.cpu_cluster.cpus.dcache.tags.age_task_id_blocks_1024::2          133                       # Occupied blocks per task id
system.cpu_cluster.cpus.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu_cluster.cpus.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu_cluster.cpus.dcache.tags.tag_accesses      4229668                       # Number of tag accesses
system.cpu_cluster.cpus.dcache.tags.data_accesses      4229668                       # Number of data accesses
system.cpu_cluster.cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED   3296101746                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   3296101746                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   3296101746                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu_cluster.cpus.inst      1789952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu_cluster.cpus.data       204800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1994752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu_cluster.cpus.inst      1789952                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1789952                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       115712                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          115712                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu_cluster.cpus.inst        27968                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu_cluster.cpus.data         3200                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               31168                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         1808                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1808                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu_cluster.cpus.inst    543051197                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu_cluster.cpus.data     62134004                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             605185202                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu_cluster.cpus.inst    543051197                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        543051197                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       35105712                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             35105712                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       35105712                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu_cluster.cpus.inst    543051197                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu_cluster.cpus.data     62134004                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            640290914                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      3616.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu_cluster.cpus.inst::samples     55938.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu_cluster.cpus.data::samples      6361.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000020000                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000372833110                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          214                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          214                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               95798                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               3383                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       31169                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1808                       # Number of write requests accepted
system.mem_ctrls.readBursts                     62338                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     3616                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     39                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              6924                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6586                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             12474                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7858                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2449                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              3244                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             13116                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              9648                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               480                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               358                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               390                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               458                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               466                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               488                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               390                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               554                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.21                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    966747617                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  311495000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2212727617                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15517.87                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35517.87                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    51136                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    2974                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.08                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                82.25                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                 62338                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                 3616                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   30080                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   30271                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1052                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     861                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        11772                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    179.074414                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   142.764606                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   123.763143                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-63            71      0.60%      0.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-127         3810     32.36%     32.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-191         2383     20.24%     53.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-255         2483     21.09%     74.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-319          874      7.42%     81.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-383         1029      8.74%     90.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-447          292      2.48%     92.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-511          215      1.83%     94.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-575          615      5.22%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        11772                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          214                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     290.500000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     62.538727                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    575.704637                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           163     76.17%     76.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            1      0.47%     76.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            8      3.74%     80.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      0.47%     80.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            5      2.34%     83.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            8      3.74%     86.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            3      1.40%     88.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            2      0.93%     89.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            1      0.47%     89.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            2      0.93%     90.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            2      0.93%     91.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.47%     92.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            3      1.40%     93.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.47%     93.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            6      2.80%     96.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            2      0.93%     97.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            1      0.47%     98.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.47%     98.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            3      1.40%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           214                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          214                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.747664                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.708357                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.183561                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              145     67.76%     67.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                5      2.34%     70.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               48     22.43%     92.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                5      2.34%     94.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               11      5.14%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           214                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                1993568                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1248                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  114688                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1994816                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               115712                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       604.83                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        34.80                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    605.20                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     35.11                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                       6400.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.99                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.45                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.54                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    3296099247                       # Total gap between requests
system.mem_ctrls.avgGap                      99951.46                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu_cluster.cpus.inst      1790016                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu_cluster.cpus.data       203552                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       114688                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu_cluster.cpus.inst 543070614.301358342171                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu_cluster.cpus.data 61755375.193445257843                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 34795042.397941797972                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu_cluster.cpus.inst        55938                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu_cluster.cpus.data         6400                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         3616                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu_cluster.cpus.inst   1953429868                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu_cluster.cpus.data    259297749                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  76420732425                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu_cluster.cpus.inst     34921.34                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu_cluster.cpus.data     40515.27                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  21134052.11                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    82.09                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy             21014805                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         11075097.600000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            73262448                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            3354624                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy         20528820                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        142654314                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     2714587.200000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       274604695.800000                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         83.311960                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     45876725                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    110370000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3139855021                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states

---------- End Simulation Statistics   ----------
