$date
	Thu Oct 20 15:07:05 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module q1b_tb $end
$var wire 1 ! f $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$var reg 1 % d $end
$scope module uut $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ c $end
$var wire 1 % d $end
$var wire 1 ! f $end
$scope module s0 $end
$var wire 2 & s [1:0] $end
$var wire 4 ' w [0:3] $end
$var wire 1 ! f1 $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1000 '
b0 &
0%
0$
0#
0"
1!
$end
#20
0!
b100 '
1%
#40
1!
b1000 '
0%
1$
#60
b1100 '
1%
#80
0!
b1000 '
0%
0$
b1 &
1#
#100
1!
b100 '
1%
#120
0!
b1000 '
0%
1$
#140
1!
b1100 '
1%
#160
0!
b1000 '
0%
0$
0#
b10 &
1"
#180
b100 '
1%
#200
b1000 '
0%
1$
#220
b1100 '
1%
#240
b1000 '
0%
0$
b11 &
1#
#260
b100 '
1%
#280
b1000 '
0%
1$
#300
b1100 '
1%
#320
