/home/lez/Documents/Projects/Architecture/RV32I/src/RV32I_top_level.v {1 {vlog -work work -stats=none /home/lez/Documents/Projects/Architecture/RV32I/src/RV32I_top_level.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module RV32I_top_level

Top level modules:
	RV32I_top_level

} {} {}} /home/lez/Documents/Projects/Architecture/RV32I/src/data_mem.v {1 {vlog -work work -stats=none /home/lez/Documents/Projects/Architecture/RV32I/src/data_mem.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module data_mem

Top level modules:
	data_mem

} {} {}} /home/lez/Documents/Projects/Architecture/RV32I/src/inst_mem.v {1 {vlog -work work -stats=none /home/lez/Documents/Projects/Architecture/RV32I/src/inst_mem.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module inst_mem

Top level modules:
	inst_mem

} {} {}} /home/lez/Documents/Projects/Architecture/RV32I/src/prog_ctr.v {1 {vlog -work work -stats=none /home/lez/Documents/Projects/Architecture/RV32I/src/prog_ctr.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module prog_ctr

Top level modules:
	prog_ctr

} {} {}} /home/lez/Documents/Projects/Architecture/RV32I/functional_verification/unit_level/alu_TB.sv {1 {vlog -work work -sv -cover sbce3 -stats=none /home/lez/Documents/Projects/Architecture/RV32I/functional_verification/unit_level/alu_TB.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling package alu_TB_sv_unit
-- Compiling module alu_TB

Top level modules:
	alu_TB

} {} {}} /home/lez/Documents/Projects/Architecture/RV32I/src/reg_file.v {1 {vlog -work work -stats=none /home/lez/Documents/Projects/Architecture/RV32I/src/reg_file.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module reg_file

Top level modules:
	reg_file

} {} {}} /home/lez/Documents/Projects/Architecture/RV32I/src/branch_unit.v {1 {vlog -work work -stats=none /home/lez/Documents/Projects/Architecture/RV32I/src/branch_unit.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module branch_unit

Top level modules:
	branch_unit

} {} {}} /home/lez/Documents/Projects/Architecture/RV32I/src/alu.v {0 {vlog -work work -stats=none /home/lez/Documents/Projects/Architecture/RV32I/src/alu.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module alu
** Error: (vlog-13069) /home/lez/Documents/Projects/Architecture/RV32I/src/alu.v(48): near "1": syntax error, unexpected INTEGER NUMBER.

} {4.0 5.0} {}} /home/lez/Documents/Projects/Architecture/RV32I/src/imm_unit.v {1 {vlog -work work -stats=none /home/lez/Documents/Projects/Architecture/RV32I/src/imm_unit.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module imm_unit

Top level modules:
	imm_unit

} {} {}}
