
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

                 Version P-2019.03 for linux64 - Feb 27, 2019 

                    Copyright (c) 1988 - 2019 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/univtrain/.synopsys_dv_prefs.tcl
#Read All Files
read_file -format verilog  JAM.v
Loading db file '/home/univtrain/4108064101/CBDK_IC_Contest_v2.5/SynopsysDC/db/slow.db'
Loading db file '/usr/cad/synopsys/synthesis/cur/libraries/syn/dw_foundation.sldb'
Loading db file '/usr/cad/synopsys/synthesis/cur/libraries/syn/gtech.db'
Loading db file '/usr/cad/synopsys/synthesis/cur/libraries/syn/standard.sldb'
  Loading link library 'slow'
  Loading link library 'gtech'
Loading verilog file '/home/univtrain/4108064101/2022_univ_cell_version4/JAM.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/univtrain/4108064101/2022_univ_cell_version4/JAM.v

Statistics for case statements in always block at line 107 in file
	'/home/univtrain/4108064101/2022_univ_cell_version4/JAM.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           108            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 134 in file
	'/home/univtrain/4108064101/2022_univ_cell_version4/JAM.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           138            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 266 in file
	'/home/univtrain/4108064101/2022_univ_cell_version4/JAM.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           308            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 398 in file
	'/home/univtrain/4108064101/2022_univ_cell_version4/JAM.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           411            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine JAM line 99 in file
		'/home/univtrain/4108064101/2022_univ_cell_version4/JAM.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine JAM line 134 in file
		'/home/univtrain/4108064101/2022_univ_cell_version4/JAM.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    counter0_reg     | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine JAM line 154 in file
		'/home/univtrain/4108064101/2022_univ_cell_version4/JAM.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    counter1_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine JAM line 172 in file
		'/home/univtrain/4108064101/2022_univ_cell_version4/JAM.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   MatchCount_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|     MinCost_reg     | Flip-flop |  10   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine JAM line 200 in file
		'/home/univtrain/4108064101/2022_univ_cell_version4/JAM.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   Valid_lead_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine JAM line 207 in file
		'/home/univtrain/4108064101/2022_univ_cell_version4/JAM.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      Valid_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine JAM line 218 in file
		'/home/univtrain/4108064101/2022_univ_cell_version4/JAM.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  change_point_reg   | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine JAM line 266 in file
		'/home/univtrain/4108064101/2022_univ_cell_version4/JAM.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  search_point_reg   | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|      value_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine JAM line 398 in file
		'/home/univtrain/4108064101/2022_univ_cell_version4/JAM.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       se0_reg       | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine JAM line 730 in file
		'/home/univtrain/4108064101/2022_univ_cell_version4/JAM.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     sum_reg_reg     | Flip-flop |  10   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/univtrain/4108064101/2022_univ_cell_version4/JAM.db:JAM'
Loaded 1 design.
Current design is 'JAM'.
JAM
#read_file -format sverilog  JAM.v
current_design JAM
Current design is 'JAM'.
{JAM}
link

  Linking design 'JAM'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  JAM                         /home/univtrain/4108064101/2022_univ_cell_version4/JAM.db
  slow (library)              /home/univtrain/4108064101/CBDK_IC_Contest_v2.5/SynopsysDC/db/slow.db
  dw_foundation.sldb (library) /usr/cad/synopsys/synthesis/cur/libraries/syn/dw_foundation.sldb

1
#Setting Clock Constraints
source -echo -verbose JAM.sdc
# operating conditions and boundary conditions #
set cycle 10.0
10.0
create_clock -name CLK  -period $cycle   [get_ports  CLK] 
1
set_dont_touch_network      [all_clocks]
1
set_fix_hold                [all_clocks]
1
set_clock_uncertainty  0.1  [all_clocks]
1
set_clock_latency      0.5  [all_clocks]
1
set_ideal_network           [get_ports CLK]
1
set_ideal_network           [get_ports RST]
1
set_dont_touch_network      [get_ports RST]
1
#Don't touch the basic env setting as below
set_input_delay  0   -clock CLK [remove_from_collection [all_inputs] [get_ports CLK]] -clock_fall
1
set_output_delay 0    -clock CLK [all_outputs]  -clock_fall
1
set_load         1   [all_outputs]
1
set_drive        0.1   [all_inputs]
1
set_operating_conditions -max_library slow -max slow
Using operating conditions 'slow' found in library 'slow'.
1
set_wire_load_model -name tsmc13_wl10 -library slow                        
1
set_max_fanout 20 [all_inputs]
1
1
check_design
 
****************************************
check_design summary:
Version:     P-2019.03
Date:        Fri Jun 17 16:37:34 2022
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Cells                                                              15
    Cells do not drive (LINT-1)                                    15
--------------------------------------------------------------------------------

Warning: In design 'JAM', cell 'B_88' does not drive any nets. (LINT-1)
Warning: In design 'JAM', cell 'B_89' does not drive any nets. (LINT-1)
Warning: In design 'JAM', cell 'C1545' does not drive any nets. (LINT-1)
Warning: In design 'JAM', cell 'B_90' does not drive any nets. (LINT-1)
Warning: In design 'JAM', cell 'C1559' does not drive any nets. (LINT-1)
Warning: In design 'JAM', cell 'C1562' does not drive any nets. (LINT-1)
Warning: In design 'JAM', cell 'C1565' does not drive any nets. (LINT-1)
Warning: In design 'JAM', cell 'C1653' does not drive any nets. (LINT-1)
Warning: In design 'JAM', cell 'C1657' does not drive any nets. (LINT-1)
Warning: In design 'JAM', cell 'C1661' does not drive any nets. (LINT-1)
Warning: In design 'JAM', cell 'C1665' does not drive any nets. (LINT-1)
Warning: In design 'JAM', cell 'C1669' does not drive any nets. (LINT-1)
Warning: In design 'JAM', cell 'C1673' does not drive any nets. (LINT-1)
Warning: In design 'JAM', cell 'C1677' does not drive any nets. (LINT-1)
Warning: In design 'JAM', cell 'C1685' does not drive any nets. (LINT-1)
1
set high_fanout_net_threshold 0
0
uniquify
1
set_fix_multiple_port_nets -all -buffer_constants [get_designs *]
1
#Synthesis all design
#compile -map_effort high -area_effort high
#compile -map_effort high -area_effort high -inc
compile_ultra -area
Warning: The -area_high_effort_script option is ignored. To enable further area optimization, use the optimize_netlist -area command. (OPT-1341)
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | P-2019.03-DWBB_201903.0 |     *     |
| Licensed DW Building Blocks        | P-2019.03-DWBB_201903.0 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 15 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'JAM'

Loaded alib file './alib-52/slow.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'JAM'
Information: Added key list 'DesignWare' to design 'JAM'. (DDB-72)
 Implement Synthetic for 'JAM'.

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'HOLDX1' in the library 'slow' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)
Information: The register 'counter1_reg[3]' is a constant and will be removed. (OPT-1206)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Mapping 'JAM_DP_OP_183J1_123_2648_2'

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:03    9261.0      0.19       0.4      95.2                           6176976.5000      0.00  
    0:00:03    9281.4      0.00       0.0      94.0                           6193193.0000      0.00  
    0:00:03    9281.4      0.00       0.0      94.0                           6193193.0000      0.00  
    0:00:03    9283.1      0.00       0.0      94.0                           6191995.0000      0.00  

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:03    9040.4      0.00       0.0      94.1                           5909422.0000      0.00  
    0:00:03    8967.4      0.00       0.0      93.6                           5803225.5000      0.00  
    0:00:03    8967.4      0.00       0.0      93.6                           5803225.5000      0.00  
    0:00:03    8967.4      0.00       0.0      93.6                           5803225.5000      0.00  
    0:00:03    8967.4      0.00       0.0      93.6                           5803225.5000      0.00  
    0:00:03    8967.4      0.00       0.0      93.6                           5803225.5000      0.00  
    0:00:03    8967.4      0.00       0.0      93.6                           5803225.5000      0.00  
    0:00:03    8967.4      0.00       0.0      93.6                           5803225.5000      0.00  
    0:00:03    8967.4      0.00       0.0      93.6                           5803225.5000      0.00  
    0:00:03    8967.4      0.00       0.0      93.6                           5803225.5000      0.00  
    0:00:03    8967.4      0.00       0.0      93.6                           5803225.5000      0.00  
    0:00:03    8967.4      0.00       0.0      93.6                           5803225.5000      0.00  
    0:00:03    8967.4      0.00       0.0      93.6                           5803225.5000      0.00  
    0:00:03    8967.4      0.00       0.0      93.6                           5803225.5000      0.00  
    0:00:03    8967.4      0.00       0.0      93.6                           5803225.5000      0.00  
    0:00:03    8967.4      0.00       0.0      93.6                           5803225.5000      0.00  
    0:00:03    8967.4      0.00       0.0      93.6                           5803225.5000      0.00  
    0:00:03    8967.4      0.00       0.0      93.6                           5803225.5000      0.00  
    0:00:03    8967.4      0.00       0.0      93.6                           5803225.5000      0.00  
    0:00:03    8967.4      0.00       0.0      93.6                           5803225.5000      0.00  


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:03    8967.4      0.00       0.0      93.6                           5803225.5000      0.00  
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
    0:00:04    9004.7      0.00       0.0       0.5                           5818327.5000      0.00  
    0:00:04    9004.7      0.00       0.0       0.5                           5818327.5000      0.00  


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:04    9004.7      0.00       0.0       0.5                           5818327.5000      0.00  
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
    0:00:04    8171.3      0.00       0.0       0.2                           4738231.0000      0.00  
    0:00:04    8171.3      0.00       0.0       0.2                           4738231.0000      0.00  
    0:00:04    8171.3      0.00       0.0       0.2                           4738231.0000      0.00  
    0:00:04    8150.9      0.00       0.0       0.2                           4715339.0000      0.00  
    0:00:04    8150.9      0.00       0.0       0.2                           4715339.0000      0.00  
    0:00:04    8150.9      0.00       0.0       0.2                           4715339.0000      0.00  
    0:00:04    8150.9      0.00       0.0       0.2                           4715339.0000      0.00  
    0:00:04    8150.9      0.00       0.0       0.2                           4715339.0000      0.00  
    0:00:04    8150.9      0.00       0.0       0.2                           4715339.0000      0.00  
    0:00:04    8150.9      0.00       0.0       0.2                           4715339.0000      0.00  
    0:00:04    8150.9      0.00       0.0       0.2                           4715339.0000      0.00  
    0:00:04    8150.9      0.00       0.0       0.2                           4715339.0000      0.00  
    0:00:04    8150.9      0.00       0.0       0.2                           4715339.0000      0.00  
    0:00:04    8150.9      0.00       0.0       0.2                           4715339.0000      0.00  
    0:00:04    8150.9      0.00       0.0       0.2                           4715339.0000      0.00  
    0:00:04    8150.9      0.00       0.0       0.2                           4715339.0000      0.00  
    0:00:04    8150.9      0.00       0.0       0.2                           4715339.0000      0.00  
    0:00:04    8150.9      0.00       0.0       0.2                           4715339.0000      0.00  
    0:00:04    8150.9      0.00       0.0       0.2                           4715339.0000      0.00  
    0:00:04    8150.9      0.00       0.0       0.2                           4715339.0000      0.00  
    0:00:04    8150.9      0.00       0.0       0.2                           4715339.0000      0.00  
    0:00:04    8150.9      0.00       0.0       0.2                           4715339.0000      0.00  

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:04    8150.9      0.00       0.0       0.2                           4715339.0000      0.00  
    0:00:04    7960.8      0.00       0.0       0.2                           4588725.5000      0.00  
    0:00:04    7960.8      0.00       0.0       0.2                           4588725.5000      0.00  
    0:00:04    7960.8      0.00       0.0       0.2                           4588725.5000      0.00  
    0:00:04    7960.8      0.00       0.0       0.2                           4588725.5000      0.00  
    0:00:04    7943.8      0.00       0.0       0.2                           4561195.0000      0.00  
    0:00:04    7943.8      0.00       0.0       0.2                           4561195.0000      0.00  
    0:00:04    7943.8      0.00       0.0       0.2                           4561195.0000      0.00  
    0:00:04    7943.8      0.00       0.0       0.2                           4561195.0000      0.00  
    0:00:04    7884.4      0.00       0.0       0.2                           4517895.5000      0.00  
Loading db file '/home/univtrain/4108064101/CBDK_IC_Contest_v2.5/SynopsysDC/db/slow.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
write -format ddc     -hierarchy -output "JAM_syn.ddc"
Writing ddc file 'JAM_syn.ddc'.
1
write_sdf -version 1.0  JAM_syn.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/univtrain/4108064101/2022_univ_cell_version4/JAM_syn.sdf'. (WT-3)
Information: Updating design information... (UID-85)
1
write -format verilog -hierarchy -output JAM_syn.v
Writing verilog file '/home/univtrain/4108064101/2022_univ_cell_version4/JAM_syn.v'.
1
report_area > area.log
report_timing > timing.log
report_qor   >  JAM_syn.qor
dc_shell> exit

Thank you...
