SIM_TOP := rammodel_test

SIM_SRCS += test.v

COCOTB_MODULE := testbench

IVL_ARGS += -DRAMMODEL_BACKEND_DEBUG

include ../../common.mk
