<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="didact_hdl.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="debounce_hdl.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="debounce_hdl.stx"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="debounce_hdl.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="debounce_hdl.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="didact_top.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="didact_top.stx"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="didact_top.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="didact_top.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="diviseur_clk.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="diviseur_clk.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="diviseur_clk.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="msa_hdl.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="msa_hdl.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="msa_hdl.xst"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1380883175" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1380883174">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1380883175" xil_pn:in_ck="3030557899349654739" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1380883175">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="debounce_hdl.vhd"/>
      <outfile xil_pn:name="didact_top.vhd"/>
      <outfile xil_pn:name="diviseur_clk.vhd"/>
      <outfile xil_pn:name="msa_hdl.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1380883175" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-9044832904953873877" xil_pn:start_ts="1380883175">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1380883175" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-2793873426928892759" xil_pn:start_ts="1380883175">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1380883175" xil_pn:in_ck="2640052635460169644" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="5856866224503106763" xil_pn:start_ts="1380883175">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/dcm1.vhd"/>
    </transform>
    <transform xil_pn:name="TRAN_SubProjectAbstractToPreProxy">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
  </transforms>

</generated_project>
