<dec f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.h' l='863' type='bool'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.h' l='877' u='w' c='_ZN4llvm6AMDGPU22SIModeRegisterDefaultsC1Ev'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.h' l='892' u='r' c='_ZNK4llvm6AMDGPU22SIModeRegisterDefaultseqES1_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.h' l='892' u='r' c='_ZNK4llvm6AMDGPU22SIModeRegisterDefaultseqES1_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.h' l='940' u='r' c='_ZNK4llvm6AMDGPU22SIModeRegisterDefaults18isInlineCompatibleES1_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.h' l='940' u='r' c='_ZNK4llvm6AMDGPU22SIModeRegisterDefaults18isInlineCompatibleES1_'/>
<offset>1</offset>
<doc f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.h' l='861'>/// Used by the vector ALU to force DX10-style treatment of NaNs: when set,
  /// clamp NaN to zero; otherwise, pass NaN through.</doc>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.h' l='241' u='r' c='_ZN4llvm4yaml6SIModeC1ERKNS_6AMDGPU22SIModeRegisterDefaultsE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUAsmPrinter.cpp' l='1111' u='r' c='_ZN4llvm16AMDGPUAsmPrinter16getSIProgramInfoERNS_13SIProgramInfoERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp' l='1365' u='w' c='_ZNK4llvm16GCNTargetMachine24parseMachineFunctionInfoERKNS_4yaml19MachineFunctionInfoERNS_25PerFunctionMIParsingStateERNS_12SMDiagnosticERNS_7SMRangeE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='9741' u='r' c='_ZNK4llvm16SITargetLowering23performFPMed3ImmCombineERNS_12SelectionDAGERKNS_5SDLocENS_7SDValueES6_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='9880' u='r' c='_ZNK4llvm16SITargetLowering19performFMed3CombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='10640' u='r' c='_ZNK4llvm16SITargetLowering19performClampCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='11718' u='r' c='_ZNK4llvm16SITargetLowering28isKnownNeverNaNForTargetNodeENS_7SDValueERKNS_12SelectionDAGEbj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp' l='1721' u='w' c='_ZN4llvm6AMDGPU22SIModeRegisterDefaultsC1ERKNS_8FunctionE'/>
