INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fb29_/Desktop/EHB_embedded/Final/vivado_project/vivado_project.ip_user_files/bd/design_1/ip/design_1_kcpsm6_1_0/sim/design_1_kcpsm6_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_kcpsm6_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fb29_/Desktop/EHB_embedded/Final/vivado_project/vivado_project.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_0_0/sim/design_1_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fb29_/Desktop/EHB_embedded/Final/vivado_project/vivado_project.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fb29_/Desktop/EHB_embedded/Final/vivado_project/vivado_project.ip_user_files/bd/design_1/ip/design_1_kcpsm6_0_0/sim/design_1_kcpsm6_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_kcpsm6_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fb29_/Desktop/EHB_embedded/Final/vivado_project/vivado_project.ip_user_files/bd/design_1/ip/design_1_BRAM0_0_0/sim/design_1_BRAM0_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_BRAM0_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fb29_/Desktop/EHB_embedded/Final/vivado_project/vivado_project.ip_user_files/bd/design_1/ip/design_1_BRAM1_0_0/sim/design_1_BRAM1_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_BRAM1_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fb29_/Desktop/EHB_embedded/Final/vivado_project/vivado_project.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fb29_/Desktop/EHB_embedded/Final/vivado_project/vivado_project.srcs/sources_1/imports/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fb29_/Desktop/EHB_embedded/Final/vivado_project/vivado_project.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fb29_/Desktop/EHB_embedded/Final/vivado_project/vivado_project.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
