#-----------------------------------------------------------
# Vivado v2019.2_AR72614 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Mar 25 21:25:45 2020
# Process ID: 43110
# Current directory: /home/nicola/Documents/vivado/DESD/uart_adder_synthetized/uart_adder_synthetized.runs/synth_1
# Command line: vivado -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl -jvm -patch-module=java.desktop=/opt/Xilinx/Vivado/2019.2/lib/classes/AR72614/AR72614.jar
# Log file: /home/nicola/Documents/vivado/DESD/uart_adder_synthetized/uart_adder_synthetized.runs/synth_1/top.vds
# Journal file: /home/nicola/Documents/vivado/DESD/uart_adder_synthetized/uart_adder_synthetized.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nicola/Documents/vivado/IPs'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 43162 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1958.453 ; gain = 202.719 ; free physical = 2402 ; free virtual = 25186
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [/home/nicola/Documents/vivado/DESD/uart_adder_synthetized/uart_adder_synthetized.srcs/sources_1/new/top.vhd:18]
	Parameter ADD_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'AXI4Stream_UART_0' declared at '/home/nicola/Documents/vivado/DESD/uart_adder_synthetized/uart_adder_synthetized.runs/synth_1/.Xil/Vivado-43110-debianDesktop/realtime/AXI4Stream_UART_0_stub.vhdl:5' bound to instance 'uart' of component 'AXI4Stream_UART_0' [/home/nicola/Documents/vivado/DESD/uart_adder_synthetized/uart_adder_synthetized.srcs/sources_1/new/top.vhd:60]
INFO: [Synth 8-638] synthesizing module 'AXI4Stream_UART_0' [/home/nicola/Documents/vivado/DESD/uart_adder_synthetized/uart_adder_synthetized.runs/synth_1/.Xil/Vivado-43110-debianDesktop/realtime/AXI4Stream_UART_0_stub.vhdl:25]
INFO: [Synth 8-256] done synthesizing module 'top' (1#1) [/home/nicola/Documents/vivado/DESD/uart_adder_synthetized/uart_adder_synthetized.srcs/sources_1/new/top.vhd:18]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2023.172 ; gain = 267.438 ; free physical = 2422 ; free virtual = 25207
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2023.172 ; gain = 267.438 ; free physical = 2417 ; free virtual = 25201
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2023.172 ; gain = 267.438 ; free physical = 2417 ; free virtual = 25201
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2023.172 ; gain = 0.000 ; free physical = 2410 ; free virtual = 25195
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/nicola/Documents/vivado/DESD/uart_adder_synthetized/uart_adder_synthetized.srcs/sources_1/ip/AXI4Stream_UART_0/AXI4Stream_UART_0/AXI4Stream_UART_0_in_context.xdc] for cell 'uart'
Finished Parsing XDC File [/home/nicola/Documents/vivado/DESD/uart_adder_synthetized/uart_adder_synthetized.srcs/sources_1/ip/AXI4Stream_UART_0/AXI4Stream_UART_0/AXI4Stream_UART_0_in_context.xdc] for cell 'uart'
Parsing XDC File [/home/nicola/Documents/vivado/DESD/uart_adder_synthetized/uart_adder_synthetized.srcs/constrs_1/imports/DESD/basys3_master_xdc.xdc]
Finished Parsing XDC File [/home/nicola/Documents/vivado/DESD/uart_adder_synthetized/uart_adder_synthetized.srcs/constrs_1/imports/DESD/basys3_master_xdc.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/nicola/Documents/vivado/DESD/uart_adder_synthetized/uart_adder_synthetized.srcs/constrs_1/imports/DESD/basys3_master_xdc.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/nicola/Documents/vivado/DESD/uart_adder_synthetized/uart_adder_synthetized.srcs/constrs_1/new/debug.xdc]
Finished Parsing XDC File [/home/nicola/Documents/vivado/DESD/uart_adder_synthetized/uart_adder_synthetized.srcs/constrs_1/new/debug.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/nicola/Documents/vivado/DESD/uart_adder_synthetized/uart_adder_synthetized.srcs/constrs_1/new/debug.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2157.922 ; gain = 0.000 ; free physical = 2282 ; free virtual = 25068
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2157.922 ; gain = 0.000 ; free physical = 2282 ; free virtual = 25068
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 2157.922 ; gain = 402.188 ; free physical = 2390 ; free virtual = 25175
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 2157.922 ; gain = 402.188 ; free physical = 2390 ; free virtual = 25175
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property MARK_DEBUG = true for s00_axis_tx_tvalid. (constraint file  /home/nicola/Documents/vivado/DESD/uart_adder_synthetized/uart_adder_synthetized.srcs/constrs_1/new/debug.xdc, line 9).
Applied set_property MARK_DEBUG = true for s00_axis_tx_tdata[0]. (constraint file  /home/nicola/Documents/vivado/DESD/uart_adder_synthetized/uart_adder_synthetized.srcs/constrs_1/new/debug.xdc, line 10).
Applied set_property MARK_DEBUG = true for m00_axis_rx_tready. (constraint file  /home/nicola/Documents/vivado/DESD/uart_adder_synthetized/uart_adder_synthetized.srcs/constrs_1/new/debug.xdc, line 19).
Applied set_property DONT_TOUCH = true for uart. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 2157.922 ; gain = 402.188 ; free physical = 2390 ; free virtual = 25175
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                               00
                 receive |                              010 |                               01
                transmit |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'top'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 2157.922 ; gain = 402.188 ; free physical = 2383 ; free virtual = 25168
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2157.922 ; gain = 402.188 ; free physical = 2369 ; free virtual = 25156
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 2157.922 ; gain = 402.188 ; free physical = 2251 ; free virtual = 25039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 2157.922 ; gain = 402.188 ; free physical = 2249 ; free virtual = 25037
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 2157.922 ; gain = 402.188 ; free physical = 2249 ; free virtual = 25037
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 2157.922 ; gain = 402.188 ; free physical = 2249 ; free virtual = 25037
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 2157.922 ; gain = 402.188 ; free physical = 2249 ; free virtual = 25037
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 2157.922 ; gain = 402.188 ; free physical = 2249 ; free virtual = 25037
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 2157.922 ; gain = 402.188 ; free physical = 2249 ; free virtual = 25037
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 2157.922 ; gain = 402.188 ; free physical = 2249 ; free virtual = 25037
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 2157.922 ; gain = 402.188 ; free physical = 2249 ; free virtual = 25037
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------+----------+
|      |BlackBox name     |Instances |
+------+------------------+----------+
|1     |AXI4Stream_UART_0 |         1|
+------+------------------+----------+

Report Cell Usage: 
+------+-------------------------+------+
|      |Cell                     |Count |
+------+-------------------------+------+
|1     |AXI4Stream_UART_0_bbox_0 |     1|
|2     |BUFG                     |     1|
|3     |LUT1                     |     2|
|4     |LUT2                     |     3|
|5     |LUT3                     |     3|
|6     |LUT4                     |     1|
|7     |LUT5                     |     2|
|8     |LUT6                     |     2|
|9     |FDCE                     |     2|
|10    |FDPE                     |     1|
|11    |FDRE                     |     8|
|12    |IBUF                     |     3|
|13    |OBUF                     |     1|
+------+-------------------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    40|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 2157.922 ; gain = 402.188 ; free physical = 2249 ; free virtual = 25037
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 2157.922 ; gain = 267.438 ; free physical = 2304 ; free virtual = 25092
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 2157.922 ; gain = 402.188 ; free physical = 2304 ; free virtual = 25092
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2157.922 ; gain = 0.000 ; free physical = 2382 ; free virtual = 25170
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2168.828 ; gain = 0.000 ; free physical = 2326 ; free virtual = 25114
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:39 . Memory (MB): peak = 2168.828 ; gain = 637.258 ; free physical = 2459 ; free virtual = 25247
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2168.828 ; gain = 0.000 ; free physical = 2459 ; free virtual = 25247
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/nicola/Documents/vivado/DESD/uart_adder_synthetized/uart_adder_synthetized.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Mar 25 21:26:36 2020...
