# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../RISCVpipelineRV32IM.srcs/sources_1/imports/mips-cpu/RTL/3rd Party IP/uart-debug" --include "../../../../RISCVpipelineRV32IM.srcs/sources_1/imports/mips-cpu/RTL/Common" \
"../../../../RISCVpipelineRV32IM.srcs/sources_1/imports/RISC-Vrv32m/Basic_and.v" \
"../../../../RISCVpipelineRV32IM.srcs/sources_1/imports/RISC-Vrv32m/PulseGenerator.v" \
"../../../../RISCVpipelineRV32IM.srcs/sources_1/imports/RISC-Vrv32m/SDivide.v" \
"../../../../RISCVpipelineRV32IM.srcs/sources_1/imports/mips-cpu/RTL/Common/io/SPI_Master.v" \
"../../../../RISCVpipelineRV32IM.srcs/sources_1/imports/RISC-Vrv32m/Start_Div.v" \
"../../../../RISCVpipelineRV32IM.srcs/sources_1/imports/mips-cpu/RTL/3rd Party IP/uart-debug/UART_RX.v" \
"../../../../RISCVpipelineRV32IM.srcs/sources_1/imports/mips-cpu/RTL/3rd Party IP/uart-debug/UART_TX.v" \
"../../../../RISCVpipelineRV32IM.srcs/sources_1/imports/RISC-Vrv32m/UDivide.v" \
"../../../../RISCVpipelineRV32IM.srcs/sources_1/imports/RISCVpipelinecode/alu.v" \
"../../../../RISCVpipelineRV32IM.srcs/sources_1/imports/RISCVpipelinecode/branch_addr.v" \
"../../../../RISCVpipelineRV32IM.srcs/sources_1/imports/mips-cpu/RTL/Common/io/buzzer.v" \
"../../../../RISCVpipelineRV32IM.srcs/sources_1/imports/mips-cpu/RTL/3rd Party IP/uart-debug/cmdproc.v" \
"../../../../RISCVpipelineRV32IM.srcs/sources_1/imports/mips-cpu/RTL/Common/io/cpugpio.v" \
"../../../../RISCVpipelineRV32IM.srcs/sources_1/imports/uart-debug/debug_control.v" \
"../../../../RISCVpipelineRV32IM.srcs/sources_1/imports/RISC-Vrv32m/dffe.v" \
"../../../../RISCVpipelineRV32IM.srcs/sources_1/imports/RISC-Vrv32m/dffe3.v" \
"../../../../RISCVpipelineRV32IM.srcs/sources_1/imports/RISCVpipelinecode/dffe32.v" \
"../../../../RISCVpipelineRV32IM.srcs/sources_1/imports/RISC-Vrv32m/dffe5.v" \
"../../../../RISCVpipelineRV32IM.srcs/sources_1/imports/RISCVpipelinecode/imme.v" \
"../../../../RISCVpipelineRV32IM.srcs/sources_1/imports/RISCVpipelinecode/jal_addr.v" \
"../../../../RISCVpipelineRV32IM.srcs/sources_1/imports/RISCVpipelinecode/jalr_addr.v" \
"../../../../RISCVpipelineRV32IM.srcs/sources_1/imports/mips-cpu/RTL/Common/io/milliscounter.v" \
"../../../../RISCVpipelineRV32IM.srcs/sources_1/imports/RISC-Vrv32m/mul_div.v" \
"../../../../RISCVpipelineRV32IM.srcs/sources_1/imports/RISC-Vrv32m/multiplysignedsigned.v" \
"../../../../RISCVpipelineRV32IM.srcs/sources_1/imports/RISC-Vrv32m/multiplysignedunsigned.v" \
"../../../../RISCVpipelineRV32IM.srcs/sources_1/imports/RISC-Vrv32m/multiplyunsignedunsigned.v" \
"../../../../RISCVpipelineRV32IM.srcs/sources_1/imports/RISCVpipelinecode/mux2x32.v" \
"../../../../RISCVpipelineRV32IM.srcs/sources_1/imports/RISCVpipelinecode/mux4x32.v" \
"../../../../RISCVpipelineRV32IM.srcs/sources_1/imports/RISC-Vrv32m/mux8x32.v" \
"../../../../RISCVpipelineRV32IM.srcs/sources_1/imports/RISCVpipelinecode/pc4.v" \
"../../../../RISCVpipelineRV32IM.srcs/sources_1/imports/RISCVpipelinecode/pipelinedcpu_decode.v" \
"../../../../RISCVpipelineRV32IM.srcs/sources_1/imports/RISCVpipelinecode/pl_computer.v" \
"../../../../RISCVpipelineRV32IM.srcs/sources_1/imports/RISCVpipelinecode/pl_id_cu.v" \
"../../../../RISCVpipelineRV32IM.srcs/sources_1/imports/RISCVpipelinecode/pl_reg_de.v" \
"../../../../RISCVpipelineRV32IM.srcs/sources_1/imports/RISCVpipelinecode/pl_reg_em.v" \
"../../../../RISCVpipelineRV32IM.srcs/sources_1/imports/RISCVpipelinecode/pl_reg_if.v" \
"../../../../RISCVpipelineRV32IM.srcs/sources_1/imports/RISCVpipelinecode/pl_reg_ir.v" \
"../../../../RISCVpipelineRV32IM.srcs/sources_1/imports/RISCVpipelinecode/pl_reg_mw.v" \
"../../../../RISCVpipelineRV32IM.srcs/sources_1/imports/RISCVpipelinecode/pl_reg_pc.v" \
"../../../../RISCVpipelineRV32IM.srcs/sources_1/imports/RISCVpipelinecode/pl_stage_exe.v" \
"../../../../RISCVpipelineRV32IM.srcs/sources_1/imports/RISCVpipelinecode/pl_stage_id.v" \
"../../../../RISCVpipelineRV32IM.srcs/sources_1/imports/RISCVpipelinecode/pl_stage_mem.v" \
"../../../../RISCVpipelineRV32IM.srcs/sources_1/imports/RISCVpipelinecode/pl_stage_wb.v" \
"../../../../RISCVpipelineRV32IM.srcs/sources_1/imports/mips-cpu/RTL/Common/io/pmod_als_spi_receiver.v" \
"../../../../RISCVpipelineRV32IM.srcs/sources_1/imports/RISCVpipelinecode/regfile.v" \
"../../../../RISCVpipelineRV32IM.srcs/sources_1/imports/RISC-Vrv32m/rv32m_fuse.v" \
"../../../../RISCVpipelineRV32IM.srcs/sources_1/imports/RISC-Vrv32m/rv32m_fuseALU.v" \
"../../../../RISCVpipelineRV32IM.srcs/sources_1/imports/mips-cpu/RTL/Common/sevensegdec.v" \
"../../../../RISCVpipelineRV32IM.srcs/sources_1/imports/mips-cpu/RTL/Common/io/sevensegtimer.v" \
"../../../../RISCVpipelineRV32IM.srcs/sources_1/imports/mips-cpu/RTL/Common/uram.v" \
"../../../../RISCVpipelineRV32IM.srcs/sources_1/imports/RISCVpipelinecode/mfp_nexys4_ddr.v" \
"../../../../RISCVpipelineRV32IM.srcs/sources_1/imports/RISCVpipelinecode/add.v" \
"../../../../RISCVpipelineRV32IM.srcs/sources_1/imports/RISCVpipelinecode/addsub32.v" \
"../../../../RISCVpipelineRV32IM.srcs/sources_1/imports/RISCVpipelinecode/cla32.v" \
"../../../../RISCVpipelineRV32IM.srcs/sources_1/imports/RISCVpipelinecode/cla_16.v" \
"../../../../RISCVpipelineRV32IM.srcs/sources_1/imports/RISCVpipelinecode/cla_2.v" \
"../../../../RISCVpipelineRV32IM.srcs/sources_1/imports/RISCVpipelinecode/cla_32.v" \
"../../../../RISCVpipelineRV32IM.srcs/sources_1/imports/RISCVpipelinecode/cla_4.v" \
"../../../../RISCVpipelineRV32IM.srcs/sources_1/imports/RISCVpipelinecode/cla_8.v" \
"../../../../RISCVpipelineRV32IM.srcs/sources_1/imports/RISCVpipelinecode/gp.v" \
"../../../../RISCVpipelineRV32IM.srcs/sources_1/imports/RISCVpipelinecode/mux2x5.v" \
"../../../../RISCVpipelineRV32IM.srcs/sources_1/imports/mips-cpu/RTL/Common/pulseGen.v" \
"../../../../RISCVpipelineRV32IM.srcs/sources_1/imports/FPU files/fadd/reg_align_cal.v" \
"../../../../RISCVpipelineRV32IM.srcs/sources_1/imports/FPU files/fadd/fadd_align.v" \
"../../../../RISCVpipelineRV32IM.srcs/sources_1/imports/FPU files/fadd/reg_cal_norm.v" \
"../../../../RISCVpipelineRV32IM.srcs/sources_1/imports/FPU files/fadd/fadd_cal.v" \
"../../../../RISCVpipelineRV32IM.srcs/sources_1/imports/FPU files/fadd/pipelined_fadder.v" \
"../../../../RISCVpipelineRV32IM.srcs/sources_1/imports/FPU files/fpu/fpu.v" \
"../../../../RISCVpipelineRV32IM.srcs/sources_1/imports/FPU files/fadd/fadd_norm.v" \
"../../../../RISCVpipelineRV32IM.srcs/sources_1/imports/imports/regfile2w.v" \
"../../../../RISCVpipelineRV32IM.srcs/sources_1/imports/Library/fdiv_newton.v" \
"../../../../RISCVpipelineRV32IM.srcs/sources_1/imports/Library/fsqrt_newton.v" \
"../../../../RISCVpipelineRV32IM.srcs/sources_1/imports/Library/pipelined_fmul.v" \
"../../../../RISCVpipelineRV32IM.srcs/sources_1/imports/Library/fmul_norm.v" \
"../../../../RISCVpipelineRV32IM.srcs/sources_1/imports/Library/fmul_add.v" \
"../../../../RISCVpipelineRV32IM.srcs/sources_1/imports/Library/reg_mul_add.v" \
"../../../../RISCVpipelineRV32IM.srcs/sources_1/imports/Library/fmul_mul.v" \
"../../../../RISCVpipelineRV32IM.srcs/sources_1/imports/Library/csa.v" \
"../../../../RISCVpipelineRV32IM.srcs/sources_1/imports/Library/wallace_26x24_product.v" \
"../../../../RISCVpipelineRV32IM.srcs/sources_1/imports/Library/wallace_24x26.v" \
"../../../../RISCVpipelineRV32IM.srcs/sources_1/imports/Library/shift_to_msb_equ_1.v" \
"../../../../RISCVpipelineRV32IM.srcs/sources_1/imports/Library/wallace_26x26_product.v" \
"../../../../RISCVpipelineRV32IM.srcs/sources_1/imports/Library/reg_add_norm.v" \
"../../../../RISCVpipelineRV32IM.srcs/sources_1/imports/Library/shift_even_bits.v" \
"../../../../RISCVpipelineRV32IM.srcs/sources_1/imports/Library/root_newton24.v" \
"../../../../RISCVpipelineRV32IM.srcs/sources_1/imports/Library/newton24.v" \
"../../../../RISCVpipelineRV32IM.srcs/sources_1/imports/Library/wallace_24x24.v" \
"../../../../RISCVpipelineRV32IM.srcs/sources_1/imports/Library/wallace_26x24.v" \
"../../../../RISCVpipelineRV32IM.srcs/sources_1/imports/Library/wallace_26x26.v" \
"../../../../RISCVpipelineRV32IM.srcs/sources_1/imports/Library/wallace_24x28.v" \
"../../../../RISCVpipelineRV32IM.srcs/sources_1/imports/Library/wallace_24x28_product.v" \
"../../../../RISCVpipelineRV32IM.srcs/sim_1/new/pipelinedcpu_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
