Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sat Apr 12 21:27:30 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (63)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (63)
--------------------------------
 There are 63 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     72.160        0.000                      0                 1571        0.035        0.000                      0                 1571       48.750        0.000                       0                   582  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              72.160        0.000                      0                 1567        0.035        0.000                      0                 1567       48.750        0.000                       0                   582  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                   93.227        0.000                      0                    4        1.554        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       72.160ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       48.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             72.160ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[6]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        27.484ns  (logic 4.754ns (17.297%)  route 22.730ns (82.703%))
  Logic Levels:           23  (LUT2=1 LUT5=6 LUT6=15 MUXF7=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 104.913 - 100.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.566     5.150    display/clk_IBUF_BUFG
    SLICE_X37Y47         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.456     5.606 f  display/D_ddr_q_reg/Q
                         net (fo=85, routed)          5.396    11.003    sm/M_display_reading
    SLICE_X56Y46         LUT5 (Prop_lut5_I0_O)        0.148    11.151 f  sm/D_registers_q[7][28]_i_51/O
                         net (fo=1, routed)           1.279    12.430    sm/D_registers_q[7][28]_i_51_n_0
    SLICE_X47Y47         LUT6 (Prop_lut6_I3_O)        0.328    12.758 r  sm/D_registers_q[7][28]_i_27/O
                         net (fo=1, routed)           0.500    13.257    sm/D_registers_q[7][28]_i_27_n_0
    SLICE_X48Y47         LUT6 (Prop_lut6_I4_O)        0.124    13.381 r  sm/D_registers_q[7][28]_i_9/O
                         net (fo=50, routed)          1.187    14.568    sm/M_sm_bsel[0]
    SLICE_X47Y57         LUT6 (Prop_lut6_I5_O)        0.124    14.692 r  sm/D_registers_q[7][1]_i_7/O
                         net (fo=1, routed)           0.000    14.692    sm/D_registers_q[7][1]_i_7_n_0
    SLICE_X47Y57         MUXF7 (Prop_muxf7_I1_O)      0.217    14.909 r  sm/D_registers_q_reg[7][1]_i_4/O
                         net (fo=80, routed)          1.532    16.441    sm/D_states_q_reg[7]_rep_0[1]
    SLICE_X49Y61         LUT5 (Prop_lut5_I0_O)        0.327    16.768 r  sm/D_registers_q[7][5]_i_12/O
                         net (fo=4, routed)           0.550    17.319    sm/D_registers_q[7][5]_i_12_n_0
    SLICE_X47Y60         LUT6 (Prop_lut6_I0_O)        0.326    17.645 r  sm/D_registers_q[7][5]_i_8/O
                         net (fo=4, routed)           0.323    17.968    sm/D_registers_q[7][5]_i_8_n_0
    SLICE_X47Y61         LUT5 (Prop_lut5_I0_O)        0.124    18.092 r  sm/D_registers_q[7][7]_i_8/O
                         net (fo=4, routed)           0.611    18.703    sm/D_registers_q[7][7]_i_8_n_0
    SLICE_X46Y62         LUT5 (Prop_lut5_I0_O)        0.150    18.853 r  sm/D_registers_q[7][8]_i_9/O
                         net (fo=4, routed)           0.970    19.823    sm/D_registers_q[7][8]_i_9_n_0
    SLICE_X45Y62         LUT6 (Prop_lut6_I3_O)        0.328    20.151 r  sm/D_registers_q[7][0]_i_114/O
                         net (fo=1, routed)           0.420    20.571    sm/D_registers_q[7][0]_i_114_n_0
    SLICE_X44Y63         LUT6 (Prop_lut6_I2_O)        0.124    20.695 r  sm/D_registers_q[7][0]_i_113/O
                         net (fo=1, routed)           0.814    21.509    sm/D_registers_q[7][0]_i_113_n_0
    SLICE_X43Y63         LUT6 (Prop_lut6_I2_O)        0.124    21.633 r  sm/D_registers_q[7][0]_i_111/O
                         net (fo=1, routed)           0.295    21.928    sm/D_registers_q[7][0]_i_111_n_0
    SLICE_X43Y64         LUT6 (Prop_lut6_I2_O)        0.124    22.052 r  sm/D_registers_q[7][0]_i_109/O
                         net (fo=1, routed)           0.406    22.459    sm/D_registers_q[7][0]_i_109_n_0
    SLICE_X43Y65         LUT6 (Prop_lut6_I2_O)        0.124    22.583 r  sm/D_registers_q[7][0]_i_92/O
                         net (fo=1, routed)           0.573    23.156    sm/D_registers_q[7][0]_i_92_n_0
    SLICE_X43Y66         LUT6 (Prop_lut6_I2_O)        0.124    23.280 r  sm/D_registers_q[7][0]_i_71/O
                         net (fo=1, routed)           0.825    24.105    sm/D_registers_q[7][0]_i_71_n_0
    SLICE_X45Y67         LUT6 (Prop_lut6_I2_O)        0.124    24.229 r  sm/D_registers_q[7][0]_i_47/O
                         net (fo=2, routed)           0.313    24.541    sm/D_registers_q[7][0]_i_47_n_0
    SLICE_X47Y68         LUT6 (Prop_lut6_I2_O)        0.124    24.665 r  sm/D_registers_q[7][0]_i_24/O
                         net (fo=1, routed)           0.739    25.404    sm/D_registers_q[7][0]_i_24_n_0
    SLICE_X48Y70         LUT6 (Prop_lut6_I2_O)        0.124    25.528 f  sm/D_registers_q[7][0]_i_12/O
                         net (fo=1, routed)           0.575    26.104    sm/D_registers_q[7][0]_i_12_n_0
    SLICE_X49Y68         LUT6 (Prop_lut6_I2_O)        0.124    26.228 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=2, routed)           0.684    26.912    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X50Y60         LUT6 (Prop_lut6_I1_O)        0.124    27.036 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=16, routed)          1.703    28.739    sm/M_alum_out[0]
    SLICE_X56Y49         LUT2 (Prop_lut2_I0_O)        0.153    28.892 r  sm/D_states_q[7]_i_31/O
                         net (fo=2, routed)           0.830    29.722    sm/D_states_q[7]_i_31_n_0
    SLICE_X54Y49         LUT5 (Prop_lut5_I3_O)        0.353    30.075 r  sm/D_states_q[7]_i_11/O
                         net (fo=6, routed)           1.257    31.332    sm/D_states_q[7]_i_11_n_0
    SLICE_X59Y50         LUT5 (Prop_lut5_I0_O)        0.356    31.688 r  sm/D_states_q[6]_rep_i_1/O
                         net (fo=1, routed)           0.947    32.634    sm/D_states_q[6]_rep_i_1_n_0
    SLICE_X59Y50         FDRE                                         r  sm/D_states_q_reg[6]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.509   104.913    sm/clk_IBUF_BUFG
    SLICE_X59Y50         FDRE                                         r  sm/D_states_q_reg[6]_rep/C
                         clock pessimism              0.179   105.093    
                         clock uncertainty           -0.035   105.057    
    SLICE_X59Y50         FDRE (Setup_fdre_C_D)       -0.263   104.794    sm/D_states_q_reg[6]_rep
  -------------------------------------------------------------------
                         required time                        104.794    
                         arrival time                         -32.634    
  -------------------------------------------------------------------
                         slack                                 72.160    

Slack (MET) :             72.820ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[6]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        27.029ns  (logic 4.726ns (17.485%)  route 22.303ns (82.515%))
  Logic Levels:           23  (LUT2=1 LUT5=6 LUT6=15 MUXF7=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 104.913 - 100.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.566     5.150    display/clk_IBUF_BUFG
    SLICE_X37Y47         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.456     5.606 f  display/D_ddr_q_reg/Q
                         net (fo=85, routed)          5.396    11.003    sm/M_display_reading
    SLICE_X56Y46         LUT5 (Prop_lut5_I0_O)        0.148    11.151 f  sm/D_registers_q[7][28]_i_51/O
                         net (fo=1, routed)           1.279    12.430    sm/D_registers_q[7][28]_i_51_n_0
    SLICE_X47Y47         LUT6 (Prop_lut6_I3_O)        0.328    12.758 r  sm/D_registers_q[7][28]_i_27/O
                         net (fo=1, routed)           0.500    13.257    sm/D_registers_q[7][28]_i_27_n_0
    SLICE_X48Y47         LUT6 (Prop_lut6_I4_O)        0.124    13.381 r  sm/D_registers_q[7][28]_i_9/O
                         net (fo=50, routed)          1.187    14.568    sm/M_sm_bsel[0]
    SLICE_X47Y57         LUT6 (Prop_lut6_I5_O)        0.124    14.692 r  sm/D_registers_q[7][1]_i_7/O
                         net (fo=1, routed)           0.000    14.692    sm/D_registers_q[7][1]_i_7_n_0
    SLICE_X47Y57         MUXF7 (Prop_muxf7_I1_O)      0.217    14.909 r  sm/D_registers_q_reg[7][1]_i_4/O
                         net (fo=80, routed)          1.532    16.441    sm/D_states_q_reg[7]_rep_0[1]
    SLICE_X49Y61         LUT5 (Prop_lut5_I0_O)        0.327    16.768 r  sm/D_registers_q[7][5]_i_12/O
                         net (fo=4, routed)           0.550    17.319    sm/D_registers_q[7][5]_i_12_n_0
    SLICE_X47Y60         LUT6 (Prop_lut6_I0_O)        0.326    17.645 r  sm/D_registers_q[7][5]_i_8/O
                         net (fo=4, routed)           0.323    17.968    sm/D_registers_q[7][5]_i_8_n_0
    SLICE_X47Y61         LUT5 (Prop_lut5_I0_O)        0.124    18.092 r  sm/D_registers_q[7][7]_i_8/O
                         net (fo=4, routed)           0.611    18.703    sm/D_registers_q[7][7]_i_8_n_0
    SLICE_X46Y62         LUT5 (Prop_lut5_I0_O)        0.150    18.853 r  sm/D_registers_q[7][8]_i_9/O
                         net (fo=4, routed)           0.970    19.823    sm/D_registers_q[7][8]_i_9_n_0
    SLICE_X45Y62         LUT6 (Prop_lut6_I3_O)        0.328    20.151 r  sm/D_registers_q[7][0]_i_114/O
                         net (fo=1, routed)           0.420    20.571    sm/D_registers_q[7][0]_i_114_n_0
    SLICE_X44Y63         LUT6 (Prop_lut6_I2_O)        0.124    20.695 r  sm/D_registers_q[7][0]_i_113/O
                         net (fo=1, routed)           0.814    21.509    sm/D_registers_q[7][0]_i_113_n_0
    SLICE_X43Y63         LUT6 (Prop_lut6_I2_O)        0.124    21.633 r  sm/D_registers_q[7][0]_i_111/O
                         net (fo=1, routed)           0.295    21.928    sm/D_registers_q[7][0]_i_111_n_0
    SLICE_X43Y64         LUT6 (Prop_lut6_I2_O)        0.124    22.052 r  sm/D_registers_q[7][0]_i_109/O
                         net (fo=1, routed)           0.406    22.459    sm/D_registers_q[7][0]_i_109_n_0
    SLICE_X43Y65         LUT6 (Prop_lut6_I2_O)        0.124    22.583 r  sm/D_registers_q[7][0]_i_92/O
                         net (fo=1, routed)           0.573    23.156    sm/D_registers_q[7][0]_i_92_n_0
    SLICE_X43Y66         LUT6 (Prop_lut6_I2_O)        0.124    23.280 r  sm/D_registers_q[7][0]_i_71/O
                         net (fo=1, routed)           0.825    24.105    sm/D_registers_q[7][0]_i_71_n_0
    SLICE_X45Y67         LUT6 (Prop_lut6_I2_O)        0.124    24.229 r  sm/D_registers_q[7][0]_i_47/O
                         net (fo=2, routed)           0.313    24.541    sm/D_registers_q[7][0]_i_47_n_0
    SLICE_X47Y68         LUT6 (Prop_lut6_I2_O)        0.124    24.665 r  sm/D_registers_q[7][0]_i_24/O
                         net (fo=1, routed)           0.739    25.404    sm/D_registers_q[7][0]_i_24_n_0
    SLICE_X48Y70         LUT6 (Prop_lut6_I2_O)        0.124    25.528 f  sm/D_registers_q[7][0]_i_12/O
                         net (fo=1, routed)           0.575    26.104    sm/D_registers_q[7][0]_i_12_n_0
    SLICE_X49Y68         LUT6 (Prop_lut6_I2_O)        0.124    26.228 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=2, routed)           0.684    26.912    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X50Y60         LUT6 (Prop_lut6_I1_O)        0.124    27.036 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=16, routed)          1.703    28.739    sm/M_alum_out[0]
    SLICE_X56Y49         LUT2 (Prop_lut2_I0_O)        0.153    28.892 r  sm/D_states_q[7]_i_31/O
                         net (fo=2, routed)           0.830    29.722    sm/D_states_q[7]_i_31_n_0
    SLICE_X54Y49         LUT5 (Prop_lut5_I3_O)        0.353    30.075 r  sm/D_states_q[7]_i_11/O
                         net (fo=6, routed)           1.257    31.332    sm/D_states_q[7]_i_11_n_0
    SLICE_X59Y50         LUT5 (Prop_lut5_I0_O)        0.328    31.660 r  sm/D_states_q[6]_rep__0_i_1/O
                         net (fo=1, routed)           0.519    32.179    sm/D_states_q[6]_rep__0_i_1_n_0
    SLICE_X59Y50         FDRE                                         r  sm/D_states_q_reg[6]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.509   104.913    sm/clk_IBUF_BUFG
    SLICE_X59Y50         FDRE                                         r  sm/D_states_q_reg[6]_rep__0/C
                         clock pessimism              0.179   105.093    
                         clock uncertainty           -0.035   105.057    
    SLICE_X59Y50         FDRE (Setup_fdre_C_D)       -0.058   104.999    sm/D_states_q_reg[6]_rep__0
  -------------------------------------------------------------------
                         required time                        104.999    
                         arrival time                         -32.179    
  -------------------------------------------------------------------
                         slack                                 72.820    

Slack (MET) :             72.935ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[3]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        26.905ns  (logic 4.494ns (16.704%)  route 22.411ns (83.296%))
  Logic Levels:           23  (LUT2=1 LUT5=4 LUT6=17 MUXF7=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 104.913 - 100.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.566     5.150    display/clk_IBUF_BUFG
    SLICE_X37Y47         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.456     5.606 f  display/D_ddr_q_reg/Q
                         net (fo=85, routed)          5.396    11.003    sm/M_display_reading
    SLICE_X56Y46         LUT5 (Prop_lut5_I0_O)        0.148    11.151 f  sm/D_registers_q[7][28]_i_51/O
                         net (fo=1, routed)           1.279    12.430    sm/D_registers_q[7][28]_i_51_n_0
    SLICE_X47Y47         LUT6 (Prop_lut6_I3_O)        0.328    12.758 r  sm/D_registers_q[7][28]_i_27/O
                         net (fo=1, routed)           0.500    13.257    sm/D_registers_q[7][28]_i_27_n_0
    SLICE_X48Y47         LUT6 (Prop_lut6_I4_O)        0.124    13.381 r  sm/D_registers_q[7][28]_i_9/O
                         net (fo=50, routed)          1.187    14.568    sm/M_sm_bsel[0]
    SLICE_X47Y57         LUT6 (Prop_lut6_I5_O)        0.124    14.692 r  sm/D_registers_q[7][1]_i_7/O
                         net (fo=1, routed)           0.000    14.692    sm/D_registers_q[7][1]_i_7_n_0
    SLICE_X47Y57         MUXF7 (Prop_muxf7_I1_O)      0.217    14.909 r  sm/D_registers_q_reg[7][1]_i_4/O
                         net (fo=80, routed)          1.532    16.441    sm/D_states_q_reg[7]_rep_0[1]
    SLICE_X49Y61         LUT5 (Prop_lut5_I0_O)        0.327    16.768 r  sm/D_registers_q[7][5]_i_12/O
                         net (fo=4, routed)           0.550    17.319    sm/D_registers_q[7][5]_i_12_n_0
    SLICE_X47Y60         LUT6 (Prop_lut6_I0_O)        0.326    17.645 r  sm/D_registers_q[7][5]_i_8/O
                         net (fo=4, routed)           0.323    17.968    sm/D_registers_q[7][5]_i_8_n_0
    SLICE_X47Y61         LUT5 (Prop_lut5_I0_O)        0.124    18.092 r  sm/D_registers_q[7][7]_i_8/O
                         net (fo=4, routed)           0.611    18.703    sm/D_registers_q[7][7]_i_8_n_0
    SLICE_X46Y62         LUT5 (Prop_lut5_I0_O)        0.150    18.853 r  sm/D_registers_q[7][8]_i_9/O
                         net (fo=4, routed)           0.970    19.823    sm/D_registers_q[7][8]_i_9_n_0
    SLICE_X45Y62         LUT6 (Prop_lut6_I3_O)        0.328    20.151 f  sm/D_registers_q[7][0]_i_114/O
                         net (fo=1, routed)           0.420    20.571    sm/D_registers_q[7][0]_i_114_n_0
    SLICE_X44Y63         LUT6 (Prop_lut6_I2_O)        0.124    20.695 f  sm/D_registers_q[7][0]_i_113/O
                         net (fo=1, routed)           0.814    21.509    sm/D_registers_q[7][0]_i_113_n_0
    SLICE_X43Y63         LUT6 (Prop_lut6_I2_O)        0.124    21.633 f  sm/D_registers_q[7][0]_i_111/O
                         net (fo=1, routed)           0.295    21.928    sm/D_registers_q[7][0]_i_111_n_0
    SLICE_X43Y64         LUT6 (Prop_lut6_I2_O)        0.124    22.052 f  sm/D_registers_q[7][0]_i_109/O
                         net (fo=1, routed)           0.406    22.459    sm/D_registers_q[7][0]_i_109_n_0
    SLICE_X43Y65         LUT6 (Prop_lut6_I2_O)        0.124    22.583 f  sm/D_registers_q[7][0]_i_92/O
                         net (fo=1, routed)           0.573    23.156    sm/D_registers_q[7][0]_i_92_n_0
    SLICE_X43Y66         LUT6 (Prop_lut6_I2_O)        0.124    23.280 f  sm/D_registers_q[7][0]_i_71/O
                         net (fo=1, routed)           0.825    24.105    sm/D_registers_q[7][0]_i_71_n_0
    SLICE_X45Y67         LUT6 (Prop_lut6_I2_O)        0.124    24.229 f  sm/D_registers_q[7][0]_i_47/O
                         net (fo=2, routed)           0.313    24.541    sm/D_registers_q[7][0]_i_47_n_0
    SLICE_X47Y68         LUT6 (Prop_lut6_I2_O)        0.124    24.665 f  sm/D_registers_q[7][0]_i_24/O
                         net (fo=1, routed)           0.739    25.404    sm/D_registers_q[7][0]_i_24_n_0
    SLICE_X48Y70         LUT6 (Prop_lut6_I2_O)        0.124    25.528 r  sm/D_registers_q[7][0]_i_12/O
                         net (fo=1, routed)           0.575    26.104    sm/D_registers_q[7][0]_i_12_n_0
    SLICE_X49Y68         LUT6 (Prop_lut6_I2_O)        0.124    26.228 r  sm/D_registers_q[7][0]_i_5/O
                         net (fo=2, routed)           0.684    26.912    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X50Y60         LUT6 (Prop_lut6_I1_O)        0.124    27.036 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=16, routed)          2.147    29.182    sm/M_alum_out[0]
    SLICE_X54Y46         LUT2 (Prop_lut2_I0_O)        0.150    29.332 r  sm/D_states_q[3]_i_19/O
                         net (fo=2, routed)           0.451    29.783    sm/D_states_q[3]_i_19_n_0
    SLICE_X56Y46         LUT6 (Prop_lut6_I2_O)        0.328    30.111 r  sm/D_states_q[3]_i_5/O
                         net (fo=4, routed)           1.172    31.283    sm/D_states_q[3]_i_5_n_0
    SLICE_X59Y50         LUT6 (Prop_lut6_I4_O)        0.124    31.407 r  sm/D_states_q[3]_rep_i_1/O
                         net (fo=1, routed)           0.648    32.055    sm/D_states_q[3]_rep_i_1_n_0
    SLICE_X59Y50         FDRE                                         r  sm/D_states_q_reg[3]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.509   104.913    sm/clk_IBUF_BUFG
    SLICE_X59Y50         FDRE                                         r  sm/D_states_q_reg[3]_rep/C
                         clock pessimism              0.179   105.093    
                         clock uncertainty           -0.035   105.057    
    SLICE_X59Y50         FDRE (Setup_fdre_C_D)       -0.067   104.990    sm/D_states_q_reg[3]_rep
  -------------------------------------------------------------------
                         required time                        104.990    
                         arrival time                         -32.055    
  -------------------------------------------------------------------
                         slack                                 72.935    

Slack (MET) :             73.165ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[7]_rep/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        26.765ns  (logic 4.726ns (17.657%)  route 22.039ns (82.343%))
  Logic Levels:           23  (LUT2=1 LUT5=5 LUT6=16 MUXF7=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 104.924 - 100.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.566     5.150    display/clk_IBUF_BUFG
    SLICE_X37Y47         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.456     5.606 f  display/D_ddr_q_reg/Q
                         net (fo=85, routed)          5.396    11.003    sm/M_display_reading
    SLICE_X56Y46         LUT5 (Prop_lut5_I0_O)        0.148    11.151 f  sm/D_registers_q[7][28]_i_51/O
                         net (fo=1, routed)           1.279    12.430    sm/D_registers_q[7][28]_i_51_n_0
    SLICE_X47Y47         LUT6 (Prop_lut6_I3_O)        0.328    12.758 r  sm/D_registers_q[7][28]_i_27/O
                         net (fo=1, routed)           0.500    13.257    sm/D_registers_q[7][28]_i_27_n_0
    SLICE_X48Y47         LUT6 (Prop_lut6_I4_O)        0.124    13.381 r  sm/D_registers_q[7][28]_i_9/O
                         net (fo=50, routed)          1.187    14.568    sm/M_sm_bsel[0]
    SLICE_X47Y57         LUT6 (Prop_lut6_I5_O)        0.124    14.692 r  sm/D_registers_q[7][1]_i_7/O
                         net (fo=1, routed)           0.000    14.692    sm/D_registers_q[7][1]_i_7_n_0
    SLICE_X47Y57         MUXF7 (Prop_muxf7_I1_O)      0.217    14.909 r  sm/D_registers_q_reg[7][1]_i_4/O
                         net (fo=80, routed)          1.532    16.441    sm/D_states_q_reg[7]_rep_0[1]
    SLICE_X49Y61         LUT5 (Prop_lut5_I0_O)        0.327    16.768 r  sm/D_registers_q[7][5]_i_12/O
                         net (fo=4, routed)           0.550    17.319    sm/D_registers_q[7][5]_i_12_n_0
    SLICE_X47Y60         LUT6 (Prop_lut6_I0_O)        0.326    17.645 r  sm/D_registers_q[7][5]_i_8/O
                         net (fo=4, routed)           0.323    17.968    sm/D_registers_q[7][5]_i_8_n_0
    SLICE_X47Y61         LUT5 (Prop_lut5_I0_O)        0.124    18.092 r  sm/D_registers_q[7][7]_i_8/O
                         net (fo=4, routed)           0.611    18.703    sm/D_registers_q[7][7]_i_8_n_0
    SLICE_X46Y62         LUT5 (Prop_lut5_I0_O)        0.150    18.853 r  sm/D_registers_q[7][8]_i_9/O
                         net (fo=4, routed)           0.970    19.823    sm/D_registers_q[7][8]_i_9_n_0
    SLICE_X45Y62         LUT6 (Prop_lut6_I3_O)        0.328    20.151 f  sm/D_registers_q[7][0]_i_114/O
                         net (fo=1, routed)           0.420    20.571    sm/D_registers_q[7][0]_i_114_n_0
    SLICE_X44Y63         LUT6 (Prop_lut6_I2_O)        0.124    20.695 f  sm/D_registers_q[7][0]_i_113/O
                         net (fo=1, routed)           0.814    21.509    sm/D_registers_q[7][0]_i_113_n_0
    SLICE_X43Y63         LUT6 (Prop_lut6_I2_O)        0.124    21.633 f  sm/D_registers_q[7][0]_i_111/O
                         net (fo=1, routed)           0.295    21.928    sm/D_registers_q[7][0]_i_111_n_0
    SLICE_X43Y64         LUT6 (Prop_lut6_I2_O)        0.124    22.052 f  sm/D_registers_q[7][0]_i_109/O
                         net (fo=1, routed)           0.406    22.459    sm/D_registers_q[7][0]_i_109_n_0
    SLICE_X43Y65         LUT6 (Prop_lut6_I2_O)        0.124    22.583 f  sm/D_registers_q[7][0]_i_92/O
                         net (fo=1, routed)           0.573    23.156    sm/D_registers_q[7][0]_i_92_n_0
    SLICE_X43Y66         LUT6 (Prop_lut6_I2_O)        0.124    23.280 f  sm/D_registers_q[7][0]_i_71/O
                         net (fo=1, routed)           0.825    24.105    sm/D_registers_q[7][0]_i_71_n_0
    SLICE_X45Y67         LUT6 (Prop_lut6_I2_O)        0.124    24.229 f  sm/D_registers_q[7][0]_i_47/O
                         net (fo=2, routed)           0.313    24.541    sm/D_registers_q[7][0]_i_47_n_0
    SLICE_X47Y68         LUT6 (Prop_lut6_I2_O)        0.124    24.665 f  sm/D_registers_q[7][0]_i_24/O
                         net (fo=1, routed)           0.739    25.404    sm/D_registers_q[7][0]_i_24_n_0
    SLICE_X48Y70         LUT6 (Prop_lut6_I2_O)        0.124    25.528 r  sm/D_registers_q[7][0]_i_12/O
                         net (fo=1, routed)           0.575    26.104    sm/D_registers_q[7][0]_i_12_n_0
    SLICE_X49Y68         LUT6 (Prop_lut6_I2_O)        0.124    26.228 r  sm/D_registers_q[7][0]_i_5/O
                         net (fo=2, routed)           0.684    26.912    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X50Y60         LUT6 (Prop_lut6_I1_O)        0.124    27.036 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=16, routed)          1.703    28.739    sm/M_alum_out[0]
    SLICE_X56Y49         LUT2 (Prop_lut2_I0_O)        0.153    28.892 f  sm/D_states_q[7]_i_31/O
                         net (fo=2, routed)           0.830    29.722    sm/D_states_q[7]_i_31_n_0
    SLICE_X54Y49         LUT5 (Prop_lut5_I3_O)        0.353    30.075 f  sm/D_states_q[7]_i_11/O
                         net (fo=6, routed)           0.853    30.927    sm/D_states_q[7]_i_11_n_0
    SLICE_X59Y48         LUT6 (Prop_lut6_I2_O)        0.328    31.255 r  sm/D_states_q[7]_rep_i_1/O
                         net (fo=1, routed)           0.661    31.916    sm/D_states_q[7]_rep_i_1_n_0
    SLICE_X59Y48         FDSE                                         r  sm/D_states_q_reg[7]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.519   104.924    sm/clk_IBUF_BUFG
    SLICE_X59Y48         FDSE                                         r  sm/D_states_q_reg[7]_rep/C
                         clock pessimism              0.259   105.183    
                         clock uncertainty           -0.035   105.148    
    SLICE_X59Y48         FDSE (Setup_fdse_C_D)       -0.067   105.081    sm/D_states_q_reg[7]_rep
  -------------------------------------------------------------------
                         required time                        105.081    
                         arrival time                         -31.916    
  -------------------------------------------------------------------
                         slack                                 73.165    

Slack (MET) :             73.286ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[3]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        26.574ns  (logic 4.494ns (16.911%)  route 22.080ns (83.089%))
  Logic Levels:           23  (LUT2=1 LUT5=4 LUT6=17 MUXF7=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 104.913 - 100.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.566     5.150    display/clk_IBUF_BUFG
    SLICE_X37Y47         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.456     5.606 f  display/D_ddr_q_reg/Q
                         net (fo=85, routed)          5.396    11.003    sm/M_display_reading
    SLICE_X56Y46         LUT5 (Prop_lut5_I0_O)        0.148    11.151 f  sm/D_registers_q[7][28]_i_51/O
                         net (fo=1, routed)           1.279    12.430    sm/D_registers_q[7][28]_i_51_n_0
    SLICE_X47Y47         LUT6 (Prop_lut6_I3_O)        0.328    12.758 r  sm/D_registers_q[7][28]_i_27/O
                         net (fo=1, routed)           0.500    13.257    sm/D_registers_q[7][28]_i_27_n_0
    SLICE_X48Y47         LUT6 (Prop_lut6_I4_O)        0.124    13.381 r  sm/D_registers_q[7][28]_i_9/O
                         net (fo=50, routed)          1.187    14.568    sm/M_sm_bsel[0]
    SLICE_X47Y57         LUT6 (Prop_lut6_I5_O)        0.124    14.692 r  sm/D_registers_q[7][1]_i_7/O
                         net (fo=1, routed)           0.000    14.692    sm/D_registers_q[7][1]_i_7_n_0
    SLICE_X47Y57         MUXF7 (Prop_muxf7_I1_O)      0.217    14.909 r  sm/D_registers_q_reg[7][1]_i_4/O
                         net (fo=80, routed)          1.532    16.441    sm/D_states_q_reg[7]_rep_0[1]
    SLICE_X49Y61         LUT5 (Prop_lut5_I0_O)        0.327    16.768 r  sm/D_registers_q[7][5]_i_12/O
                         net (fo=4, routed)           0.550    17.319    sm/D_registers_q[7][5]_i_12_n_0
    SLICE_X47Y60         LUT6 (Prop_lut6_I0_O)        0.326    17.645 r  sm/D_registers_q[7][5]_i_8/O
                         net (fo=4, routed)           0.323    17.968    sm/D_registers_q[7][5]_i_8_n_0
    SLICE_X47Y61         LUT5 (Prop_lut5_I0_O)        0.124    18.092 r  sm/D_registers_q[7][7]_i_8/O
                         net (fo=4, routed)           0.611    18.703    sm/D_registers_q[7][7]_i_8_n_0
    SLICE_X46Y62         LUT5 (Prop_lut5_I0_O)        0.150    18.853 r  sm/D_registers_q[7][8]_i_9/O
                         net (fo=4, routed)           0.970    19.823    sm/D_registers_q[7][8]_i_9_n_0
    SLICE_X45Y62         LUT6 (Prop_lut6_I3_O)        0.328    20.151 f  sm/D_registers_q[7][0]_i_114/O
                         net (fo=1, routed)           0.420    20.571    sm/D_registers_q[7][0]_i_114_n_0
    SLICE_X44Y63         LUT6 (Prop_lut6_I2_O)        0.124    20.695 f  sm/D_registers_q[7][0]_i_113/O
                         net (fo=1, routed)           0.814    21.509    sm/D_registers_q[7][0]_i_113_n_0
    SLICE_X43Y63         LUT6 (Prop_lut6_I2_O)        0.124    21.633 f  sm/D_registers_q[7][0]_i_111/O
                         net (fo=1, routed)           0.295    21.928    sm/D_registers_q[7][0]_i_111_n_0
    SLICE_X43Y64         LUT6 (Prop_lut6_I2_O)        0.124    22.052 f  sm/D_registers_q[7][0]_i_109/O
                         net (fo=1, routed)           0.406    22.459    sm/D_registers_q[7][0]_i_109_n_0
    SLICE_X43Y65         LUT6 (Prop_lut6_I2_O)        0.124    22.583 f  sm/D_registers_q[7][0]_i_92/O
                         net (fo=1, routed)           0.573    23.156    sm/D_registers_q[7][0]_i_92_n_0
    SLICE_X43Y66         LUT6 (Prop_lut6_I2_O)        0.124    23.280 f  sm/D_registers_q[7][0]_i_71/O
                         net (fo=1, routed)           0.825    24.105    sm/D_registers_q[7][0]_i_71_n_0
    SLICE_X45Y67         LUT6 (Prop_lut6_I2_O)        0.124    24.229 f  sm/D_registers_q[7][0]_i_47/O
                         net (fo=2, routed)           0.313    24.541    sm/D_registers_q[7][0]_i_47_n_0
    SLICE_X47Y68         LUT6 (Prop_lut6_I2_O)        0.124    24.665 f  sm/D_registers_q[7][0]_i_24/O
                         net (fo=1, routed)           0.739    25.404    sm/D_registers_q[7][0]_i_24_n_0
    SLICE_X48Y70         LUT6 (Prop_lut6_I2_O)        0.124    25.528 r  sm/D_registers_q[7][0]_i_12/O
                         net (fo=1, routed)           0.575    26.104    sm/D_registers_q[7][0]_i_12_n_0
    SLICE_X49Y68         LUT6 (Prop_lut6_I2_O)        0.124    26.228 r  sm/D_registers_q[7][0]_i_5/O
                         net (fo=2, routed)           0.684    26.912    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X50Y60         LUT6 (Prop_lut6_I1_O)        0.124    27.036 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=16, routed)          2.147    29.182    sm/M_alum_out[0]
    SLICE_X54Y46         LUT2 (Prop_lut2_I0_O)        0.150    29.332 r  sm/D_states_q[3]_i_19/O
                         net (fo=2, routed)           0.451    29.783    sm/D_states_q[3]_i_19_n_0
    SLICE_X56Y46         LUT6 (Prop_lut6_I2_O)        0.328    30.111 r  sm/D_states_q[3]_i_5/O
                         net (fo=4, routed)           0.896    31.007    sm/D_states_q[3]_i_5_n_0
    SLICE_X59Y51         LUT6 (Prop_lut6_I4_O)        0.124    31.131 r  sm/D_states_q[3]_rep__1_i_1/O
                         net (fo=1, routed)           0.593    31.724    sm/D_states_q[3]_rep__1_i_1_n_0
    SLICE_X59Y51         FDRE                                         r  sm/D_states_q_reg[3]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.509   104.913    sm/clk_IBUF_BUFG
    SLICE_X59Y51         FDRE                                         r  sm/D_states_q_reg[3]_rep__1/C
                         clock pessimism              0.179   105.093    
                         clock uncertainty           -0.035   105.057    
    SLICE_X59Y51         FDRE (Setup_fdre_C_D)       -0.047   105.010    sm/D_states_q_reg[3]_rep__1
  -------------------------------------------------------------------
                         required time                        105.010    
                         arrival time                         -31.724    
  -------------------------------------------------------------------
                         slack                                 73.286    

Slack (MET) :             73.444ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[3]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        26.494ns  (logic 4.494ns (16.963%)  route 22.000ns (83.037%))
  Logic Levels:           23  (LUT2=1 LUT5=4 LUT6=17 MUXF7=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 104.913 - 100.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.566     5.150    display/clk_IBUF_BUFG
    SLICE_X37Y47         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.456     5.606 f  display/D_ddr_q_reg/Q
                         net (fo=85, routed)          5.396    11.003    sm/M_display_reading
    SLICE_X56Y46         LUT5 (Prop_lut5_I0_O)        0.148    11.151 f  sm/D_registers_q[7][28]_i_51/O
                         net (fo=1, routed)           1.279    12.430    sm/D_registers_q[7][28]_i_51_n_0
    SLICE_X47Y47         LUT6 (Prop_lut6_I3_O)        0.328    12.758 r  sm/D_registers_q[7][28]_i_27/O
                         net (fo=1, routed)           0.500    13.257    sm/D_registers_q[7][28]_i_27_n_0
    SLICE_X48Y47         LUT6 (Prop_lut6_I4_O)        0.124    13.381 r  sm/D_registers_q[7][28]_i_9/O
                         net (fo=50, routed)          1.187    14.568    sm/M_sm_bsel[0]
    SLICE_X47Y57         LUT6 (Prop_lut6_I5_O)        0.124    14.692 r  sm/D_registers_q[7][1]_i_7/O
                         net (fo=1, routed)           0.000    14.692    sm/D_registers_q[7][1]_i_7_n_0
    SLICE_X47Y57         MUXF7 (Prop_muxf7_I1_O)      0.217    14.909 r  sm/D_registers_q_reg[7][1]_i_4/O
                         net (fo=80, routed)          1.532    16.441    sm/D_states_q_reg[7]_rep_0[1]
    SLICE_X49Y61         LUT5 (Prop_lut5_I0_O)        0.327    16.768 r  sm/D_registers_q[7][5]_i_12/O
                         net (fo=4, routed)           0.550    17.319    sm/D_registers_q[7][5]_i_12_n_0
    SLICE_X47Y60         LUT6 (Prop_lut6_I0_O)        0.326    17.645 r  sm/D_registers_q[7][5]_i_8/O
                         net (fo=4, routed)           0.323    17.968    sm/D_registers_q[7][5]_i_8_n_0
    SLICE_X47Y61         LUT5 (Prop_lut5_I0_O)        0.124    18.092 r  sm/D_registers_q[7][7]_i_8/O
                         net (fo=4, routed)           0.611    18.703    sm/D_registers_q[7][7]_i_8_n_0
    SLICE_X46Y62         LUT5 (Prop_lut5_I0_O)        0.150    18.853 r  sm/D_registers_q[7][8]_i_9/O
                         net (fo=4, routed)           0.970    19.823    sm/D_registers_q[7][8]_i_9_n_0
    SLICE_X45Y62         LUT6 (Prop_lut6_I3_O)        0.328    20.151 f  sm/D_registers_q[7][0]_i_114/O
                         net (fo=1, routed)           0.420    20.571    sm/D_registers_q[7][0]_i_114_n_0
    SLICE_X44Y63         LUT6 (Prop_lut6_I2_O)        0.124    20.695 f  sm/D_registers_q[7][0]_i_113/O
                         net (fo=1, routed)           0.814    21.509    sm/D_registers_q[7][0]_i_113_n_0
    SLICE_X43Y63         LUT6 (Prop_lut6_I2_O)        0.124    21.633 f  sm/D_registers_q[7][0]_i_111/O
                         net (fo=1, routed)           0.295    21.928    sm/D_registers_q[7][0]_i_111_n_0
    SLICE_X43Y64         LUT6 (Prop_lut6_I2_O)        0.124    22.052 f  sm/D_registers_q[7][0]_i_109/O
                         net (fo=1, routed)           0.406    22.459    sm/D_registers_q[7][0]_i_109_n_0
    SLICE_X43Y65         LUT6 (Prop_lut6_I2_O)        0.124    22.583 f  sm/D_registers_q[7][0]_i_92/O
                         net (fo=1, routed)           0.573    23.156    sm/D_registers_q[7][0]_i_92_n_0
    SLICE_X43Y66         LUT6 (Prop_lut6_I2_O)        0.124    23.280 f  sm/D_registers_q[7][0]_i_71/O
                         net (fo=1, routed)           0.825    24.105    sm/D_registers_q[7][0]_i_71_n_0
    SLICE_X45Y67         LUT6 (Prop_lut6_I2_O)        0.124    24.229 f  sm/D_registers_q[7][0]_i_47/O
                         net (fo=2, routed)           0.313    24.541    sm/D_registers_q[7][0]_i_47_n_0
    SLICE_X47Y68         LUT6 (Prop_lut6_I2_O)        0.124    24.665 f  sm/D_registers_q[7][0]_i_24/O
                         net (fo=1, routed)           0.739    25.404    sm/D_registers_q[7][0]_i_24_n_0
    SLICE_X48Y70         LUT6 (Prop_lut6_I2_O)        0.124    25.528 r  sm/D_registers_q[7][0]_i_12/O
                         net (fo=1, routed)           0.575    26.104    sm/D_registers_q[7][0]_i_12_n_0
    SLICE_X49Y68         LUT6 (Prop_lut6_I2_O)        0.124    26.228 r  sm/D_registers_q[7][0]_i_5/O
                         net (fo=2, routed)           0.684    26.912    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X50Y60         LUT6 (Prop_lut6_I1_O)        0.124    27.036 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=16, routed)          2.147    29.182    sm/M_alum_out[0]
    SLICE_X54Y46         LUT2 (Prop_lut2_I0_O)        0.150    29.332 r  sm/D_states_q[3]_i_19/O
                         net (fo=2, routed)           0.451    29.783    sm/D_states_q[3]_i_19_n_0
    SLICE_X56Y46         LUT6 (Prop_lut6_I2_O)        0.328    30.111 r  sm/D_states_q[3]_i_5/O
                         net (fo=4, routed)           1.409    31.520    sm/D_states_q[3]_i_5_n_0
    SLICE_X59Y50         LUT6 (Prop_lut6_I4_O)        0.124    31.644 r  sm/D_states_q[3]_rep__0_i_1/O
                         net (fo=1, routed)           0.000    31.644    sm/D_states_q[3]_rep__0_i_1_n_0
    SLICE_X59Y50         FDRE                                         r  sm/D_states_q_reg[3]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.509   104.913    sm/clk_IBUF_BUFG
    SLICE_X59Y50         FDRE                                         r  sm/D_states_q_reg[3]_rep__0/C
                         clock pessimism              0.179   105.093    
                         clock uncertainty           -0.035   105.057    
    SLICE_X59Y50         FDRE (Setup_fdre_C_D)        0.031   105.088    sm/D_states_q_reg[3]_rep__0
  -------------------------------------------------------------------
                         required time                        105.088    
                         arrival time                         -31.644    
  -------------------------------------------------------------------
                         slack                                 73.444    

Slack (MET) :             73.488ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[7]_rep__0/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        26.442ns  (logic 4.726ns (17.873%)  route 21.716ns (82.127%))
  Logic Levels:           23  (LUT2=1 LUT5=5 LUT6=16 MUXF7=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 104.924 - 100.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.566     5.150    display/clk_IBUF_BUFG
    SLICE_X37Y47         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.456     5.606 f  display/D_ddr_q_reg/Q
                         net (fo=85, routed)          5.396    11.003    sm/M_display_reading
    SLICE_X56Y46         LUT5 (Prop_lut5_I0_O)        0.148    11.151 f  sm/D_registers_q[7][28]_i_51/O
                         net (fo=1, routed)           1.279    12.430    sm/D_registers_q[7][28]_i_51_n_0
    SLICE_X47Y47         LUT6 (Prop_lut6_I3_O)        0.328    12.758 r  sm/D_registers_q[7][28]_i_27/O
                         net (fo=1, routed)           0.500    13.257    sm/D_registers_q[7][28]_i_27_n_0
    SLICE_X48Y47         LUT6 (Prop_lut6_I4_O)        0.124    13.381 r  sm/D_registers_q[7][28]_i_9/O
                         net (fo=50, routed)          1.187    14.568    sm/M_sm_bsel[0]
    SLICE_X47Y57         LUT6 (Prop_lut6_I5_O)        0.124    14.692 r  sm/D_registers_q[7][1]_i_7/O
                         net (fo=1, routed)           0.000    14.692    sm/D_registers_q[7][1]_i_7_n_0
    SLICE_X47Y57         MUXF7 (Prop_muxf7_I1_O)      0.217    14.909 r  sm/D_registers_q_reg[7][1]_i_4/O
                         net (fo=80, routed)          1.532    16.441    sm/D_states_q_reg[7]_rep_0[1]
    SLICE_X49Y61         LUT5 (Prop_lut5_I0_O)        0.327    16.768 r  sm/D_registers_q[7][5]_i_12/O
                         net (fo=4, routed)           0.550    17.319    sm/D_registers_q[7][5]_i_12_n_0
    SLICE_X47Y60         LUT6 (Prop_lut6_I0_O)        0.326    17.645 r  sm/D_registers_q[7][5]_i_8/O
                         net (fo=4, routed)           0.323    17.968    sm/D_registers_q[7][5]_i_8_n_0
    SLICE_X47Y61         LUT5 (Prop_lut5_I0_O)        0.124    18.092 r  sm/D_registers_q[7][7]_i_8/O
                         net (fo=4, routed)           0.611    18.703    sm/D_registers_q[7][7]_i_8_n_0
    SLICE_X46Y62         LUT5 (Prop_lut5_I0_O)        0.150    18.853 r  sm/D_registers_q[7][8]_i_9/O
                         net (fo=4, routed)           0.970    19.823    sm/D_registers_q[7][8]_i_9_n_0
    SLICE_X45Y62         LUT6 (Prop_lut6_I3_O)        0.328    20.151 f  sm/D_registers_q[7][0]_i_114/O
                         net (fo=1, routed)           0.420    20.571    sm/D_registers_q[7][0]_i_114_n_0
    SLICE_X44Y63         LUT6 (Prop_lut6_I2_O)        0.124    20.695 f  sm/D_registers_q[7][0]_i_113/O
                         net (fo=1, routed)           0.814    21.509    sm/D_registers_q[7][0]_i_113_n_0
    SLICE_X43Y63         LUT6 (Prop_lut6_I2_O)        0.124    21.633 f  sm/D_registers_q[7][0]_i_111/O
                         net (fo=1, routed)           0.295    21.928    sm/D_registers_q[7][0]_i_111_n_0
    SLICE_X43Y64         LUT6 (Prop_lut6_I2_O)        0.124    22.052 f  sm/D_registers_q[7][0]_i_109/O
                         net (fo=1, routed)           0.406    22.459    sm/D_registers_q[7][0]_i_109_n_0
    SLICE_X43Y65         LUT6 (Prop_lut6_I2_O)        0.124    22.583 f  sm/D_registers_q[7][0]_i_92/O
                         net (fo=1, routed)           0.573    23.156    sm/D_registers_q[7][0]_i_92_n_0
    SLICE_X43Y66         LUT6 (Prop_lut6_I2_O)        0.124    23.280 f  sm/D_registers_q[7][0]_i_71/O
                         net (fo=1, routed)           0.825    24.105    sm/D_registers_q[7][0]_i_71_n_0
    SLICE_X45Y67         LUT6 (Prop_lut6_I2_O)        0.124    24.229 f  sm/D_registers_q[7][0]_i_47/O
                         net (fo=2, routed)           0.313    24.541    sm/D_registers_q[7][0]_i_47_n_0
    SLICE_X47Y68         LUT6 (Prop_lut6_I2_O)        0.124    24.665 f  sm/D_registers_q[7][0]_i_24/O
                         net (fo=1, routed)           0.739    25.404    sm/D_registers_q[7][0]_i_24_n_0
    SLICE_X48Y70         LUT6 (Prop_lut6_I2_O)        0.124    25.528 r  sm/D_registers_q[7][0]_i_12/O
                         net (fo=1, routed)           0.575    26.104    sm/D_registers_q[7][0]_i_12_n_0
    SLICE_X49Y68         LUT6 (Prop_lut6_I2_O)        0.124    26.228 r  sm/D_registers_q[7][0]_i_5/O
                         net (fo=2, routed)           0.684    26.912    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X50Y60         LUT6 (Prop_lut6_I1_O)        0.124    27.036 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=16, routed)          1.703    28.739    sm/M_alum_out[0]
    SLICE_X56Y49         LUT2 (Prop_lut2_I0_O)        0.153    28.892 f  sm/D_states_q[7]_i_31/O
                         net (fo=2, routed)           0.830    29.722    sm/D_states_q[7]_i_31_n_0
    SLICE_X54Y49         LUT5 (Prop_lut5_I3_O)        0.353    30.075 f  sm/D_states_q[7]_i_11/O
                         net (fo=6, routed)           0.853    30.927    sm/D_states_q[7]_i_11_n_0
    SLICE_X58Y48         LUT6 (Prop_lut6_I2_O)        0.328    31.255 r  sm/D_states_q[7]_rep__0_i_1/O
                         net (fo=1, routed)           0.338    31.593    sm/D_states_q[7]_rep__0_i_1_n_0
    SLICE_X58Y48         FDSE                                         r  sm/D_states_q_reg[7]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.519   104.924    sm/clk_IBUF_BUFG
    SLICE_X58Y48         FDSE                                         r  sm/D_states_q_reg[7]_rep__0/C
                         clock pessimism              0.259   105.183    
                         clock uncertainty           -0.035   105.148    
    SLICE_X58Y48         FDSE (Setup_fdse_C_D)       -0.067   105.081    sm/D_states_q_reg[7]_rep__0
  -------------------------------------------------------------------
                         required time                        105.081    
                         arrival time                         -31.593    
  -------------------------------------------------------------------
                         slack                                 73.488    

Slack (MET) :             73.537ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[1]_rep/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        26.287ns  (logic 4.494ns (17.096%)  route 21.793ns (82.904%))
  Logic Levels:           23  (LUT2=1 LUT5=4 LUT6=17 MUXF7=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 104.846 - 100.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.566     5.150    display/clk_IBUF_BUFG
    SLICE_X37Y47         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.456     5.606 f  display/D_ddr_q_reg/Q
                         net (fo=85, routed)          5.396    11.003    sm/M_display_reading
    SLICE_X56Y46         LUT5 (Prop_lut5_I0_O)        0.148    11.151 f  sm/D_registers_q[7][28]_i_51/O
                         net (fo=1, routed)           1.279    12.430    sm/D_registers_q[7][28]_i_51_n_0
    SLICE_X47Y47         LUT6 (Prop_lut6_I3_O)        0.328    12.758 r  sm/D_registers_q[7][28]_i_27/O
                         net (fo=1, routed)           0.500    13.257    sm/D_registers_q[7][28]_i_27_n_0
    SLICE_X48Y47         LUT6 (Prop_lut6_I4_O)        0.124    13.381 r  sm/D_registers_q[7][28]_i_9/O
                         net (fo=50, routed)          1.187    14.568    sm/M_sm_bsel[0]
    SLICE_X47Y57         LUT6 (Prop_lut6_I5_O)        0.124    14.692 r  sm/D_registers_q[7][1]_i_7/O
                         net (fo=1, routed)           0.000    14.692    sm/D_registers_q[7][1]_i_7_n_0
    SLICE_X47Y57         MUXF7 (Prop_muxf7_I1_O)      0.217    14.909 r  sm/D_registers_q_reg[7][1]_i_4/O
                         net (fo=80, routed)          1.532    16.441    sm/D_states_q_reg[7]_rep_0[1]
    SLICE_X49Y61         LUT5 (Prop_lut5_I0_O)        0.327    16.768 r  sm/D_registers_q[7][5]_i_12/O
                         net (fo=4, routed)           0.550    17.319    sm/D_registers_q[7][5]_i_12_n_0
    SLICE_X47Y60         LUT6 (Prop_lut6_I0_O)        0.326    17.645 r  sm/D_registers_q[7][5]_i_8/O
                         net (fo=4, routed)           0.323    17.968    sm/D_registers_q[7][5]_i_8_n_0
    SLICE_X47Y61         LUT5 (Prop_lut5_I0_O)        0.124    18.092 r  sm/D_registers_q[7][7]_i_8/O
                         net (fo=4, routed)           0.611    18.703    sm/D_registers_q[7][7]_i_8_n_0
    SLICE_X46Y62         LUT5 (Prop_lut5_I0_O)        0.150    18.853 r  sm/D_registers_q[7][8]_i_9/O
                         net (fo=4, routed)           0.970    19.823    sm/D_registers_q[7][8]_i_9_n_0
    SLICE_X45Y62         LUT6 (Prop_lut6_I3_O)        0.328    20.151 r  sm/D_registers_q[7][0]_i_114/O
                         net (fo=1, routed)           0.420    20.571    sm/D_registers_q[7][0]_i_114_n_0
    SLICE_X44Y63         LUT6 (Prop_lut6_I2_O)        0.124    20.695 r  sm/D_registers_q[7][0]_i_113/O
                         net (fo=1, routed)           0.814    21.509    sm/D_registers_q[7][0]_i_113_n_0
    SLICE_X43Y63         LUT6 (Prop_lut6_I2_O)        0.124    21.633 r  sm/D_registers_q[7][0]_i_111/O
                         net (fo=1, routed)           0.295    21.928    sm/D_registers_q[7][0]_i_111_n_0
    SLICE_X43Y64         LUT6 (Prop_lut6_I2_O)        0.124    22.052 r  sm/D_registers_q[7][0]_i_109/O
                         net (fo=1, routed)           0.406    22.459    sm/D_registers_q[7][0]_i_109_n_0
    SLICE_X43Y65         LUT6 (Prop_lut6_I2_O)        0.124    22.583 r  sm/D_registers_q[7][0]_i_92/O
                         net (fo=1, routed)           0.573    23.156    sm/D_registers_q[7][0]_i_92_n_0
    SLICE_X43Y66         LUT6 (Prop_lut6_I2_O)        0.124    23.280 r  sm/D_registers_q[7][0]_i_71/O
                         net (fo=1, routed)           0.825    24.105    sm/D_registers_q[7][0]_i_71_n_0
    SLICE_X45Y67         LUT6 (Prop_lut6_I2_O)        0.124    24.229 r  sm/D_registers_q[7][0]_i_47/O
                         net (fo=2, routed)           0.313    24.541    sm/D_registers_q[7][0]_i_47_n_0
    SLICE_X47Y68         LUT6 (Prop_lut6_I2_O)        0.124    24.665 r  sm/D_registers_q[7][0]_i_24/O
                         net (fo=1, routed)           0.739    25.404    sm/D_registers_q[7][0]_i_24_n_0
    SLICE_X48Y70         LUT6 (Prop_lut6_I2_O)        0.124    25.528 f  sm/D_registers_q[7][0]_i_12/O
                         net (fo=1, routed)           0.575    26.104    sm/D_registers_q[7][0]_i_12_n_0
    SLICE_X49Y68         LUT6 (Prop_lut6_I2_O)        0.124    26.228 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=2, routed)           0.684    26.912    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X50Y60         LUT6 (Prop_lut6_I1_O)        0.124    27.036 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=16, routed)          2.147    29.182    sm/M_alum_out[0]
    SLICE_X54Y46         LUT2 (Prop_lut2_I0_O)        0.150    29.332 f  sm/D_states_q[3]_i_19/O
                         net (fo=2, routed)           0.485    29.817    sm/D_states_q[3]_i_19_n_0
    SLICE_X54Y46         LUT6 (Prop_lut6_I3_O)        0.328    30.145 r  sm/D_states_q[1]_i_5/O
                         net (fo=4, routed)           0.837    30.982    sm/D_states_q[1]_i_5_n_0
    SLICE_X54Y53         LUT6 (Prop_lut6_I4_O)        0.124    31.106 r  sm/D_states_q[1]_rep_i_1/O
                         net (fo=1, routed)           0.332    31.438    sm/D_states_q[1]_rep_i_1_n_0
    SLICE_X54Y53         FDSE                                         r  sm/D_states_q_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.442   104.846    sm/clk_IBUF_BUFG
    SLICE_X54Y53         FDSE                                         r  sm/D_states_q_reg[1]_rep/C
                         clock pessimism              0.179   105.026    
                         clock uncertainty           -0.035   104.990    
    SLICE_X54Y53         FDSE (Setup_fdse_C_D)       -0.016   104.974    sm/D_states_q_reg[1]_rep
  -------------------------------------------------------------------
                         required time                        104.974    
                         arrival time                         -31.438    
  -------------------------------------------------------------------
                         slack                                 73.537    

Slack (MET) :             73.962ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.976ns  (logic 4.494ns (17.301%)  route 21.482ns (82.699%))
  Logic Levels:           23  (LUT2=1 LUT5=4 LUT6=17 MUXF7=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 104.913 - 100.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.566     5.150    display/clk_IBUF_BUFG
    SLICE_X37Y47         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.456     5.606 f  display/D_ddr_q_reg/Q
                         net (fo=85, routed)          5.396    11.003    sm/M_display_reading
    SLICE_X56Y46         LUT5 (Prop_lut5_I0_O)        0.148    11.151 f  sm/D_registers_q[7][28]_i_51/O
                         net (fo=1, routed)           1.279    12.430    sm/D_registers_q[7][28]_i_51_n_0
    SLICE_X47Y47         LUT6 (Prop_lut6_I3_O)        0.328    12.758 r  sm/D_registers_q[7][28]_i_27/O
                         net (fo=1, routed)           0.500    13.257    sm/D_registers_q[7][28]_i_27_n_0
    SLICE_X48Y47         LUT6 (Prop_lut6_I4_O)        0.124    13.381 r  sm/D_registers_q[7][28]_i_9/O
                         net (fo=50, routed)          1.187    14.568    sm/M_sm_bsel[0]
    SLICE_X47Y57         LUT6 (Prop_lut6_I5_O)        0.124    14.692 r  sm/D_registers_q[7][1]_i_7/O
                         net (fo=1, routed)           0.000    14.692    sm/D_registers_q[7][1]_i_7_n_0
    SLICE_X47Y57         MUXF7 (Prop_muxf7_I1_O)      0.217    14.909 r  sm/D_registers_q_reg[7][1]_i_4/O
                         net (fo=80, routed)          1.532    16.441    sm/D_states_q_reg[7]_rep_0[1]
    SLICE_X49Y61         LUT5 (Prop_lut5_I0_O)        0.327    16.768 r  sm/D_registers_q[7][5]_i_12/O
                         net (fo=4, routed)           0.550    17.319    sm/D_registers_q[7][5]_i_12_n_0
    SLICE_X47Y60         LUT6 (Prop_lut6_I0_O)        0.326    17.645 r  sm/D_registers_q[7][5]_i_8/O
                         net (fo=4, routed)           0.323    17.968    sm/D_registers_q[7][5]_i_8_n_0
    SLICE_X47Y61         LUT5 (Prop_lut5_I0_O)        0.124    18.092 r  sm/D_registers_q[7][7]_i_8/O
                         net (fo=4, routed)           0.611    18.703    sm/D_registers_q[7][7]_i_8_n_0
    SLICE_X46Y62         LUT5 (Prop_lut5_I0_O)        0.150    18.853 r  sm/D_registers_q[7][8]_i_9/O
                         net (fo=4, routed)           0.970    19.823    sm/D_registers_q[7][8]_i_9_n_0
    SLICE_X45Y62         LUT6 (Prop_lut6_I3_O)        0.328    20.151 f  sm/D_registers_q[7][0]_i_114/O
                         net (fo=1, routed)           0.420    20.571    sm/D_registers_q[7][0]_i_114_n_0
    SLICE_X44Y63         LUT6 (Prop_lut6_I2_O)        0.124    20.695 f  sm/D_registers_q[7][0]_i_113/O
                         net (fo=1, routed)           0.814    21.509    sm/D_registers_q[7][0]_i_113_n_0
    SLICE_X43Y63         LUT6 (Prop_lut6_I2_O)        0.124    21.633 f  sm/D_registers_q[7][0]_i_111/O
                         net (fo=1, routed)           0.295    21.928    sm/D_registers_q[7][0]_i_111_n_0
    SLICE_X43Y64         LUT6 (Prop_lut6_I2_O)        0.124    22.052 f  sm/D_registers_q[7][0]_i_109/O
                         net (fo=1, routed)           0.406    22.459    sm/D_registers_q[7][0]_i_109_n_0
    SLICE_X43Y65         LUT6 (Prop_lut6_I2_O)        0.124    22.583 f  sm/D_registers_q[7][0]_i_92/O
                         net (fo=1, routed)           0.573    23.156    sm/D_registers_q[7][0]_i_92_n_0
    SLICE_X43Y66         LUT6 (Prop_lut6_I2_O)        0.124    23.280 f  sm/D_registers_q[7][0]_i_71/O
                         net (fo=1, routed)           0.825    24.105    sm/D_registers_q[7][0]_i_71_n_0
    SLICE_X45Y67         LUT6 (Prop_lut6_I2_O)        0.124    24.229 f  sm/D_registers_q[7][0]_i_47/O
                         net (fo=2, routed)           0.313    24.541    sm/D_registers_q[7][0]_i_47_n_0
    SLICE_X47Y68         LUT6 (Prop_lut6_I2_O)        0.124    24.665 f  sm/D_registers_q[7][0]_i_24/O
                         net (fo=1, routed)           0.739    25.404    sm/D_registers_q[7][0]_i_24_n_0
    SLICE_X48Y70         LUT6 (Prop_lut6_I2_O)        0.124    25.528 r  sm/D_registers_q[7][0]_i_12/O
                         net (fo=1, routed)           0.575    26.104    sm/D_registers_q[7][0]_i_12_n_0
    SLICE_X49Y68         LUT6 (Prop_lut6_I2_O)        0.124    26.228 r  sm/D_registers_q[7][0]_i_5/O
                         net (fo=2, routed)           0.684    26.912    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X50Y60         LUT6 (Prop_lut6_I1_O)        0.124    27.036 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=16, routed)          2.147    29.182    sm/M_alum_out[0]
    SLICE_X54Y46         LUT2 (Prop_lut2_I0_O)        0.150    29.332 r  sm/D_states_q[3]_i_19/O
                         net (fo=2, routed)           0.451    29.783    sm/D_states_q[3]_i_19_n_0
    SLICE_X56Y46         LUT6 (Prop_lut6_I2_O)        0.328    30.111 r  sm/D_states_q[3]_i_5/O
                         net (fo=4, routed)           0.891    31.002    sm/D_states_q[3]_i_5_n_0
    SLICE_X59Y51         LUT6 (Prop_lut6_I4_O)        0.124    31.126 r  sm/D_states_q[3]_i_1/O
                         net (fo=1, routed)           0.000    31.126    sm/D_states_d__0[3]
    SLICE_X59Y51         FDRE                                         r  sm/D_states_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.509   104.913    sm/clk_IBUF_BUFG
    SLICE_X59Y51         FDRE                                         r  sm/D_states_q_reg[3]/C
                         clock pessimism              0.179   105.093    
                         clock uncertainty           -0.035   105.057    
    SLICE_X59Y51         FDRE (Setup_fdre_C_D)        0.031   105.088    sm/D_states_q_reg[3]
  -------------------------------------------------------------------
                         required time                        105.088    
                         arrival time                         -31.126    
  -------------------------------------------------------------------
                         slack                                 73.962    

Slack (MET) :             73.976ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.941ns  (logic 4.494ns (17.324%)  route 21.447ns (82.676%))
  Logic Levels:           23  (LUT2=1 LUT5=4 LUT6=17 MUXF7=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 104.846 - 100.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.566     5.150    display/clk_IBUF_BUFG
    SLICE_X37Y47         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.456     5.606 f  display/D_ddr_q_reg/Q
                         net (fo=85, routed)          5.396    11.003    sm/M_display_reading
    SLICE_X56Y46         LUT5 (Prop_lut5_I0_O)        0.148    11.151 f  sm/D_registers_q[7][28]_i_51/O
                         net (fo=1, routed)           1.279    12.430    sm/D_registers_q[7][28]_i_51_n_0
    SLICE_X47Y47         LUT6 (Prop_lut6_I3_O)        0.328    12.758 r  sm/D_registers_q[7][28]_i_27/O
                         net (fo=1, routed)           0.500    13.257    sm/D_registers_q[7][28]_i_27_n_0
    SLICE_X48Y47         LUT6 (Prop_lut6_I4_O)        0.124    13.381 r  sm/D_registers_q[7][28]_i_9/O
                         net (fo=50, routed)          1.187    14.568    sm/M_sm_bsel[0]
    SLICE_X47Y57         LUT6 (Prop_lut6_I5_O)        0.124    14.692 r  sm/D_registers_q[7][1]_i_7/O
                         net (fo=1, routed)           0.000    14.692    sm/D_registers_q[7][1]_i_7_n_0
    SLICE_X47Y57         MUXF7 (Prop_muxf7_I1_O)      0.217    14.909 r  sm/D_registers_q_reg[7][1]_i_4/O
                         net (fo=80, routed)          1.532    16.441    sm/D_states_q_reg[7]_rep_0[1]
    SLICE_X49Y61         LUT5 (Prop_lut5_I0_O)        0.327    16.768 r  sm/D_registers_q[7][5]_i_12/O
                         net (fo=4, routed)           0.550    17.319    sm/D_registers_q[7][5]_i_12_n_0
    SLICE_X47Y60         LUT6 (Prop_lut6_I0_O)        0.326    17.645 r  sm/D_registers_q[7][5]_i_8/O
                         net (fo=4, routed)           0.323    17.968    sm/D_registers_q[7][5]_i_8_n_0
    SLICE_X47Y61         LUT5 (Prop_lut5_I0_O)        0.124    18.092 r  sm/D_registers_q[7][7]_i_8/O
                         net (fo=4, routed)           0.611    18.703    sm/D_registers_q[7][7]_i_8_n_0
    SLICE_X46Y62         LUT5 (Prop_lut5_I0_O)        0.150    18.853 r  sm/D_registers_q[7][8]_i_9/O
                         net (fo=4, routed)           0.970    19.823    sm/D_registers_q[7][8]_i_9_n_0
    SLICE_X45Y62         LUT6 (Prop_lut6_I3_O)        0.328    20.151 r  sm/D_registers_q[7][0]_i_114/O
                         net (fo=1, routed)           0.420    20.571    sm/D_registers_q[7][0]_i_114_n_0
    SLICE_X44Y63         LUT6 (Prop_lut6_I2_O)        0.124    20.695 r  sm/D_registers_q[7][0]_i_113/O
                         net (fo=1, routed)           0.814    21.509    sm/D_registers_q[7][0]_i_113_n_0
    SLICE_X43Y63         LUT6 (Prop_lut6_I2_O)        0.124    21.633 r  sm/D_registers_q[7][0]_i_111/O
                         net (fo=1, routed)           0.295    21.928    sm/D_registers_q[7][0]_i_111_n_0
    SLICE_X43Y64         LUT6 (Prop_lut6_I2_O)        0.124    22.052 r  sm/D_registers_q[7][0]_i_109/O
                         net (fo=1, routed)           0.406    22.459    sm/D_registers_q[7][0]_i_109_n_0
    SLICE_X43Y65         LUT6 (Prop_lut6_I2_O)        0.124    22.583 r  sm/D_registers_q[7][0]_i_92/O
                         net (fo=1, routed)           0.573    23.156    sm/D_registers_q[7][0]_i_92_n_0
    SLICE_X43Y66         LUT6 (Prop_lut6_I2_O)        0.124    23.280 r  sm/D_registers_q[7][0]_i_71/O
                         net (fo=1, routed)           0.825    24.105    sm/D_registers_q[7][0]_i_71_n_0
    SLICE_X45Y67         LUT6 (Prop_lut6_I2_O)        0.124    24.229 r  sm/D_registers_q[7][0]_i_47/O
                         net (fo=2, routed)           0.313    24.541    sm/D_registers_q[7][0]_i_47_n_0
    SLICE_X47Y68         LUT6 (Prop_lut6_I2_O)        0.124    24.665 r  sm/D_registers_q[7][0]_i_24/O
                         net (fo=1, routed)           0.739    25.404    sm/D_registers_q[7][0]_i_24_n_0
    SLICE_X48Y70         LUT6 (Prop_lut6_I2_O)        0.124    25.528 f  sm/D_registers_q[7][0]_i_12/O
                         net (fo=1, routed)           0.575    26.104    sm/D_registers_q[7][0]_i_12_n_0
    SLICE_X49Y68         LUT6 (Prop_lut6_I2_O)        0.124    26.228 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=2, routed)           0.684    26.912    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X50Y60         LUT6 (Prop_lut6_I1_O)        0.124    27.036 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=16, routed)          2.147    29.182    sm/M_alum_out[0]
    SLICE_X54Y46         LUT2 (Prop_lut2_I0_O)        0.150    29.332 f  sm/D_states_q[3]_i_19/O
                         net (fo=2, routed)           0.485    29.817    sm/D_states_q[3]_i_19_n_0
    SLICE_X54Y46         LUT6 (Prop_lut6_I3_O)        0.328    30.145 r  sm/D_states_q[1]_i_5/O
                         net (fo=4, routed)           0.823    30.968    sm/D_states_q[1]_i_5_n_0
    SLICE_X54Y53         LUT6 (Prop_lut6_I4_O)        0.124    31.092 r  sm/D_states_q[1]_i_1/O
                         net (fo=1, routed)           0.000    31.092    sm/D_states_d__0[1]
    SLICE_X54Y53         FDSE                                         r  sm/D_states_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.442   104.846    sm/clk_IBUF_BUFG
    SLICE_X54Y53         FDSE                                         r  sm/D_states_q_reg[1]/C
                         clock pessimism              0.179   105.026    
                         clock uncertainty           -0.035   104.990    
    SLICE_X54Y53         FDSE (Setup_fdse_C_D)        0.077   105.067    sm/D_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                        105.067    
                         arrival time                         -31.092    
  -------------------------------------------------------------------
                         slack                                 73.976    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.566     1.510    sr3/clk_IBUF_BUFG
    SLICE_X57Y56         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y56         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.868    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X56Y56         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.834     2.024    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y56         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.502     1.523    
    SLICE_X56Y56         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.833    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.566     1.510    sr3/clk_IBUF_BUFG
    SLICE_X57Y56         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y56         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.868    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X56Y56         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.834     2.024    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y56         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.502     1.523    
    SLICE_X56Y56         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.833    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.566     1.510    sr3/clk_IBUF_BUFG
    SLICE_X57Y56         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y56         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.868    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X56Y56         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.834     2.024    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X56Y56         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.502     1.523    
    SLICE_X56Y56         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.833    sr3/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.566     1.510    sr3/clk_IBUF_BUFG
    SLICE_X57Y56         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y56         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.868    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X56Y56         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.834     2.024    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X56Y56         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.502     1.523    
    SLICE_X56Y56         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.833    sr3/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.141ns (32.465%)  route 0.293ns (67.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.566     1.510    sr1/clk_IBUF_BUFG
    SLICE_X57Y55         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y55         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.293     1.944    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X56Y55         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.834     2.024    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y55         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.502     1.523    
    SLICE_X56Y55         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.833    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.141ns (32.465%)  route 0.293ns (67.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.566     1.510    sr1/clk_IBUF_BUFG
    SLICE_X57Y55         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y55         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.293     1.944    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X56Y55         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.834     2.024    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y55         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.502     1.523    
    SLICE_X56Y55         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.833    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.141ns (32.465%)  route 0.293ns (67.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.566     1.510    sr1/clk_IBUF_BUFG
    SLICE_X57Y55         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y55         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.293     1.944    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X56Y55         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.834     2.024    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X56Y55         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.502     1.523    
    SLICE_X56Y55         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.833    sr1/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.141ns (32.465%)  route 0.293ns (67.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.566     1.510    sr1/clk_IBUF_BUFG
    SLICE_X57Y55         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y55         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.293     1.944    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X56Y55         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.834     2.024    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X56Y55         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.502     1.523    
    SLICE_X56Y55         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.833    sr1/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.141ns (31.887%)  route 0.301ns (68.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.592     1.536    sr2/clk_IBUF_BUFG
    SLICE_X59Y55         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y55         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=9, routed)           0.301     1.978    sr2/ram/mem_reg_0_3_0_0/A1
    SLICE_X60Y54         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.861     2.051    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y54         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.500     1.552    
    SLICE_X60Y54         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.861    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.141ns (31.887%)  route 0.301ns (68.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.592     1.536    sr2/clk_IBUF_BUFG
    SLICE_X59Y55         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y55         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=9, routed)           0.301     1.978    sr2/ram/mem_reg_0_3_0_0/A1
    SLICE_X60Y54         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.861     2.051    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y54         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.500     1.552    
    SLICE_X60Y54         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.861    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.117    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y18   brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y19   brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y59   D_buff4_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y59   D_buff4_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y59   D_buff4_q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y59   D_buff4_q_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X43Y56   L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X45Y61   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X44Y65   L_reg/D_registers_q_reg[0][11]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X56Y55   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X56Y55   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X56Y55   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X56Y55   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X56Y55   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X56Y55   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X56Y55   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X56Y55   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y54   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y54   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X56Y55   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X56Y55   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X56Y55   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X56Y55   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X56Y55   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X56Y55   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X56Y55   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X56Y55   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y54   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y54   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       93.227ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.554ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             93.227ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.248ns  (logic 0.704ns (11.268%)  route 5.544ns (88.732%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 104.912 - 100.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.638     5.222    sm/clk_IBUF_BUFG
    SLICE_X59Y48         FDSE                                         r  sm/D_states_q_reg[7]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y48         FDSE (Prop_fdse_C_Q)         0.456     5.678 r  sm/D_states_q_reg[7]_rep/Q
                         net (fo=118, routed)         3.162     8.840    sm/D_states_q_reg[7]_rep_1
    SLICE_X45Y52         LUT2 (Prop_lut2_I1_O)        0.124     8.964 f  sm/D_stage_q[3]_i_3/O
                         net (fo=14, routed)          1.251    10.215    sm/D_stage_q[3]_i_3_n_0
    SLICE_X52Y48         LUT6 (Prop_lut6_I3_O)        0.124    10.339 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           1.132    11.470    fifo_reset_cond/AS[0]
    SLICE_X58Y54         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.508   104.912    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X58Y54         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.179   105.092    
                         clock uncertainty           -0.035   105.056    
    SLICE_X58Y54         FDPE (Recov_fdpe_C_PRE)     -0.359   104.697    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        104.697    
                         arrival time                         -11.470    
  -------------------------------------------------------------------
                         slack                                 93.227    

Slack (MET) :             93.227ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.248ns  (logic 0.704ns (11.268%)  route 5.544ns (88.732%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 104.912 - 100.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.638     5.222    sm/clk_IBUF_BUFG
    SLICE_X59Y48         FDSE                                         r  sm/D_states_q_reg[7]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y48         FDSE (Prop_fdse_C_Q)         0.456     5.678 r  sm/D_states_q_reg[7]_rep/Q
                         net (fo=118, routed)         3.162     8.840    sm/D_states_q_reg[7]_rep_1
    SLICE_X45Y52         LUT2 (Prop_lut2_I1_O)        0.124     8.964 f  sm/D_stage_q[3]_i_3/O
                         net (fo=14, routed)          1.251    10.215    sm/D_stage_q[3]_i_3_n_0
    SLICE_X52Y48         LUT6 (Prop_lut6_I3_O)        0.124    10.339 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           1.132    11.470    fifo_reset_cond/AS[0]
    SLICE_X58Y54         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.508   104.912    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X58Y54         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.179   105.092    
                         clock uncertainty           -0.035   105.056    
    SLICE_X58Y54         FDPE (Recov_fdpe_C_PRE)     -0.359   104.697    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        104.697    
                         arrival time                         -11.470    
  -------------------------------------------------------------------
                         slack                                 93.227    

Slack (MET) :             93.227ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.248ns  (logic 0.704ns (11.268%)  route 5.544ns (88.732%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 104.912 - 100.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.638     5.222    sm/clk_IBUF_BUFG
    SLICE_X59Y48         FDSE                                         r  sm/D_states_q_reg[7]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y48         FDSE (Prop_fdse_C_Q)         0.456     5.678 r  sm/D_states_q_reg[7]_rep/Q
                         net (fo=118, routed)         3.162     8.840    sm/D_states_q_reg[7]_rep_1
    SLICE_X45Y52         LUT2 (Prop_lut2_I1_O)        0.124     8.964 f  sm/D_stage_q[3]_i_3/O
                         net (fo=14, routed)          1.251    10.215    sm/D_stage_q[3]_i_3_n_0
    SLICE_X52Y48         LUT6 (Prop_lut6_I3_O)        0.124    10.339 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           1.132    11.470    fifo_reset_cond/AS[0]
    SLICE_X58Y54         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.508   104.912    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X58Y54         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.179   105.092    
                         clock uncertainty           -0.035   105.056    
    SLICE_X58Y54         FDPE (Recov_fdpe_C_PRE)     -0.359   104.697    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        104.697    
                         arrival time                         -11.470    
  -------------------------------------------------------------------
                         slack                                 93.227    

Slack (MET) :             93.227ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.248ns  (logic 0.704ns (11.268%)  route 5.544ns (88.732%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 104.912 - 100.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.638     5.222    sm/clk_IBUF_BUFG
    SLICE_X59Y48         FDSE                                         r  sm/D_states_q_reg[7]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y48         FDSE (Prop_fdse_C_Q)         0.456     5.678 r  sm/D_states_q_reg[7]_rep/Q
                         net (fo=118, routed)         3.162     8.840    sm/D_states_q_reg[7]_rep_1
    SLICE_X45Y52         LUT2 (Prop_lut2_I1_O)        0.124     8.964 f  sm/D_stage_q[3]_i_3/O
                         net (fo=14, routed)          1.251    10.215    sm/D_stage_q[3]_i_3_n_0
    SLICE_X52Y48         LUT6 (Prop_lut6_I3_O)        0.124    10.339 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           1.132    11.470    fifo_reset_cond/AS[0]
    SLICE_X58Y54         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.508   104.912    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X58Y54         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.179   105.092    
                         clock uncertainty           -0.035   105.056    
    SLICE_X58Y54         FDPE (Recov_fdpe_C_PRE)     -0.359   104.697    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        104.697    
                         arrival time                         -11.470    
  -------------------------------------------------------------------
                         slack                                 93.227    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.554ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.520ns  (logic 0.186ns (12.234%)  route 1.334ns (87.766%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.567     1.511    sm/clk_IBUF_BUFG
    SLICE_X57Y51         FDSE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y51         FDSE (Prop_fdse_C_Q)         0.141     1.652 r  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=117, routed)         0.829     2.481    sm/D_states_q_reg[2]_rep__0_n_0
    SLICE_X52Y48         LUT6 (Prop_lut6_I2_O)        0.045     2.526 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.506     3.031    fifo_reset_cond/AS[0]
    SLICE_X58Y54         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.861     2.051    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X58Y54         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.480     1.572    
    SLICE_X58Y54         FDPE (Remov_fdpe_C_PRE)     -0.095     1.477    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.477    
                         arrival time                           3.031    
  -------------------------------------------------------------------
                         slack                                  1.554    

Slack (MET) :             1.554ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.520ns  (logic 0.186ns (12.234%)  route 1.334ns (87.766%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.567     1.511    sm/clk_IBUF_BUFG
    SLICE_X57Y51         FDSE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y51         FDSE (Prop_fdse_C_Q)         0.141     1.652 r  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=117, routed)         0.829     2.481    sm/D_states_q_reg[2]_rep__0_n_0
    SLICE_X52Y48         LUT6 (Prop_lut6_I2_O)        0.045     2.526 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.506     3.031    fifo_reset_cond/AS[0]
    SLICE_X58Y54         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.861     2.051    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X58Y54         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.480     1.572    
    SLICE_X58Y54         FDPE (Remov_fdpe_C_PRE)     -0.095     1.477    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.477    
                         arrival time                           3.031    
  -------------------------------------------------------------------
                         slack                                  1.554    

Slack (MET) :             1.554ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.520ns  (logic 0.186ns (12.234%)  route 1.334ns (87.766%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.567     1.511    sm/clk_IBUF_BUFG
    SLICE_X57Y51         FDSE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y51         FDSE (Prop_fdse_C_Q)         0.141     1.652 r  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=117, routed)         0.829     2.481    sm/D_states_q_reg[2]_rep__0_n_0
    SLICE_X52Y48         LUT6 (Prop_lut6_I2_O)        0.045     2.526 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.506     3.031    fifo_reset_cond/AS[0]
    SLICE_X58Y54         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.861     2.051    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X58Y54         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.480     1.572    
    SLICE_X58Y54         FDPE (Remov_fdpe_C_PRE)     -0.095     1.477    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.477    
                         arrival time                           3.031    
  -------------------------------------------------------------------
                         slack                                  1.554    

Slack (MET) :             1.554ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.520ns  (logic 0.186ns (12.234%)  route 1.334ns (87.766%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.567     1.511    sm/clk_IBUF_BUFG
    SLICE_X57Y51         FDSE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y51         FDSE (Prop_fdse_C_Q)         0.141     1.652 r  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=117, routed)         0.829     2.481    sm/D_states_q_reg[2]_rep__0_n_0
    SLICE_X52Y48         LUT6 (Prop_lut6_I2_O)        0.045     2.526 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.506     3.031    fifo_reset_cond/AS[0]
    SLICE_X58Y54         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.861     2.051    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X58Y54         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.480     1.572    
    SLICE_X58Y54         FDPE (Remov_fdpe_C_PRE)     -0.095     1.477    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.477    
                         arrival time                           3.031    
  -------------------------------------------------------------------
                         slack                                  1.554    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            63 Endpoints
Min Delay            63 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.336ns  (logic 12.192ns (34.503%)  route 23.144ns (65.497%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=5 LUT4=2 LUT5=8 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.553     5.137    L_reg/clk_IBUF_BUFG
    SLICE_X42Y57         FDRE                                         r  L_reg/D_registers_q_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.518     5.655 f  L_reg/D_registers_q_reg[2][4]/Q
                         net (fo=20, routed)          1.683     7.338    L_reg/M_sm_pac[4]
    SLICE_X37Y62         LUT5 (Prop_lut5_I3_O)        0.152     7.490 r  L_reg/L_5fe7ee4f_remainder0_carry_i_27/O
                         net (fo=1, routed)           0.811     8.301    L_reg/L_5fe7ee4f_remainder0_carry_i_27_n_0
    SLICE_X38Y62         LUT6 (Prop_lut6_I5_O)        0.332     8.633 f  L_reg/L_5fe7ee4f_remainder0_carry_i_13/O
                         net (fo=8, routed)           1.476    10.109    L_reg/L_5fe7ee4f_remainder0_carry_i_13_n_0
    SLICE_X40Y61         LUT3 (Prop_lut3_I1_O)        0.152    10.261 f  L_reg/L_5fe7ee4f_remainder0_carry_i_19/O
                         net (fo=2, routed)           0.682    10.943    L_reg/L_5fe7ee4f_remainder0_carry_i_19_n_0
    SLICE_X40Y61         LUT5 (Prop_lut5_I3_O)        0.360    11.303 r  L_reg/L_5fe7ee4f_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.819    12.123    L_reg/L_5fe7ee4f_remainder0_carry_i_10_n_0
    SLICE_X38Y58         LUT4 (Prop_lut4_I1_O)        0.326    12.449 r  L_reg/L_5fe7ee4f_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.449    aseg_driver/decimal_renderer/i__carry_i_6__2_0[1]
    SLICE_X38Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.982 r  aseg_driver/decimal_renderer/L_5fe7ee4f_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.982    aseg_driver/decimal_renderer/L_5fe7ee4f_remainder0_carry_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.201 r  aseg_driver/decimal_renderer/L_5fe7ee4f_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.118    14.318    L_reg/L_5fe7ee4f_remainder0[4]
    SLICE_X36Y61         LUT3 (Prop_lut3_I0_O)        0.323    14.641 r  L_reg/i__carry__1_i_14/O
                         net (fo=8, routed)           0.534    15.175    L_reg/i__carry__1_i_14_n_0
    SLICE_X37Y61         LUT6 (Prop_lut6_I4_O)        0.332    15.507 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.647    16.154    L_reg/i__carry__1_i_15_n_0
    SLICE_X37Y61         LUT5 (Prop_lut5_I3_O)        0.150    16.304 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           1.027    17.331    L_reg/i__carry__1_i_9_n_0
    SLICE_X36Y60         LUT5 (Prop_lut5_I4_O)        0.354    17.685 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.828    18.513    L_reg/i__carry_i_19_n_0
    SLICE_X36Y59         LUT3 (Prop_lut3_I0_O)        0.354    18.867 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.981    19.848    L_reg/i__carry_i_11_n_0
    SLICE_X41Y58         LUT2 (Prop_lut2_I1_O)        0.326    20.174 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.620    20.794    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X39Y59         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.301 r  aseg_driver/decimal_renderer/L_5fe7ee4f_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.301    aseg_driver/decimal_renderer/L_5fe7ee4f_remainder0_inferred__0/i__carry_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.415 r  aseg_driver/decimal_renderer/L_5fe7ee4f_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.415    aseg_driver/decimal_renderer/L_5fe7ee4f_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.654 r  aseg_driver/decimal_renderer/L_5fe7ee4f_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.844    22.498    L_reg/L_5fe7ee4f_remainder0_inferred__1/i__carry__2[2]
    SLICE_X43Y61         LUT5 (Prop_lut5_I1_O)        0.302    22.800 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.940    23.740    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X43Y60         LUT5 (Prop_lut5_I0_O)        0.124    23.864 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.861    24.725    aseg_driver/decimal_renderer/L_5fe7ee4f_remainder0_inferred__0/i__carry__0_0
    SLICE_X45Y58         LUT2 (Prop_lut2_I0_O)        0.124    24.849 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.832    25.681    L_reg/i__carry_i_13_0
    SLICE_X44Y58         LUT5 (Prop_lut5_I0_O)        0.152    25.833 r  L_reg/i__carry_i_23/O
                         net (fo=1, routed)           0.441    26.274    L_reg/i__carry_i_23_n_0
    SLICE_X44Y58         LUT6 (Prop_lut6_I0_O)        0.326    26.600 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.503    27.103    L_reg/i__carry_i_13_n_0
    SLICE_X44Y58         LUT3 (Prop_lut3_I1_O)        0.119    27.222 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.962    28.184    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X42Y58         LUT5 (Prop_lut5_I0_O)        0.332    28.516 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.516    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X42Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.049 r  aseg_driver/decimal_renderer/L_5fe7ee4f_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.049    aseg_driver/decimal_renderer/L_5fe7ee4f_remainder0_inferred__1/i__carry_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.166 r  aseg_driver/decimal_renderer/L_5fe7ee4f_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.166    aseg_driver/decimal_renderer/L_5fe7ee4f_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.385 r  aseg_driver/decimal_renderer/L_5fe7ee4f_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.859    30.244    aseg_driver/decimal_renderer/L_5fe7ee4f_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X43Y60         LUT6 (Prop_lut6_I1_O)        0.295    30.539 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.433    30.972    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X43Y60         LUT6 (Prop_lut6_I1_O)        0.124    31.096 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.594    31.690    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X43Y58         LUT3 (Prop_lut3_I1_O)        0.124    31.814 r  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.676    32.490    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X43Y58         LUT6 (Prop_lut6_I4_O)        0.124    32.614 r  L_reg/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.080    33.694    L_reg/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X48Y58         LUT4 (Prop_lut4_I1_O)        0.154    33.848 r  L_reg/aseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.893    36.741    aseg_OBUF[9]
    P3                   OBUF (Prop_obuf_I_O)         3.732    40.473 r  aseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    40.473    aseg[9]
    P3                                                                r  aseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.311ns  (logic 11.947ns (33.833%)  route 23.365ns (66.167%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=6 LUT4=1 LUT5=8 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.553     5.137    L_reg/clk_IBUF_BUFG
    SLICE_X42Y57         FDRE                                         r  L_reg/D_registers_q_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.518     5.655 f  L_reg/D_registers_q_reg[2][4]/Q
                         net (fo=20, routed)          1.683     7.338    L_reg/M_sm_pac[4]
    SLICE_X37Y62         LUT5 (Prop_lut5_I3_O)        0.152     7.490 r  L_reg/L_5fe7ee4f_remainder0_carry_i_27/O
                         net (fo=1, routed)           0.811     8.301    L_reg/L_5fe7ee4f_remainder0_carry_i_27_n_0
    SLICE_X38Y62         LUT6 (Prop_lut6_I5_O)        0.332     8.633 f  L_reg/L_5fe7ee4f_remainder0_carry_i_13/O
                         net (fo=8, routed)           1.476    10.109    L_reg/L_5fe7ee4f_remainder0_carry_i_13_n_0
    SLICE_X40Y61         LUT3 (Prop_lut3_I1_O)        0.152    10.261 f  L_reg/L_5fe7ee4f_remainder0_carry_i_19/O
                         net (fo=2, routed)           0.682    10.943    L_reg/L_5fe7ee4f_remainder0_carry_i_19_n_0
    SLICE_X40Y61         LUT5 (Prop_lut5_I3_O)        0.360    11.303 r  L_reg/L_5fe7ee4f_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.819    12.123    L_reg/L_5fe7ee4f_remainder0_carry_i_10_n_0
    SLICE_X38Y58         LUT4 (Prop_lut4_I1_O)        0.326    12.449 r  L_reg/L_5fe7ee4f_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.449    aseg_driver/decimal_renderer/i__carry_i_6__2_0[1]
    SLICE_X38Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.982 r  aseg_driver/decimal_renderer/L_5fe7ee4f_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.982    aseg_driver/decimal_renderer/L_5fe7ee4f_remainder0_carry_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.201 r  aseg_driver/decimal_renderer/L_5fe7ee4f_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.118    14.318    L_reg/L_5fe7ee4f_remainder0[4]
    SLICE_X36Y61         LUT3 (Prop_lut3_I0_O)        0.323    14.641 r  L_reg/i__carry__1_i_14/O
                         net (fo=8, routed)           0.534    15.175    L_reg/i__carry__1_i_14_n_0
    SLICE_X37Y61         LUT6 (Prop_lut6_I4_O)        0.332    15.507 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.647    16.154    L_reg/i__carry__1_i_15_n_0
    SLICE_X37Y61         LUT5 (Prop_lut5_I3_O)        0.150    16.304 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           1.027    17.331    L_reg/i__carry__1_i_9_n_0
    SLICE_X36Y60         LUT5 (Prop_lut5_I4_O)        0.354    17.685 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.828    18.513    L_reg/i__carry_i_19_n_0
    SLICE_X36Y59         LUT3 (Prop_lut3_I0_O)        0.354    18.867 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.981    19.848    L_reg/i__carry_i_11_n_0
    SLICE_X41Y58         LUT2 (Prop_lut2_I1_O)        0.326    20.174 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.620    20.794    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X39Y59         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.301 r  aseg_driver/decimal_renderer/L_5fe7ee4f_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.301    aseg_driver/decimal_renderer/L_5fe7ee4f_remainder0_inferred__0/i__carry_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.415 r  aseg_driver/decimal_renderer/L_5fe7ee4f_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.415    aseg_driver/decimal_renderer/L_5fe7ee4f_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.654 r  aseg_driver/decimal_renderer/L_5fe7ee4f_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.844    22.498    L_reg/L_5fe7ee4f_remainder0_inferred__1/i__carry__2[2]
    SLICE_X43Y61         LUT5 (Prop_lut5_I1_O)        0.302    22.800 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.940    23.740    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X43Y60         LUT5 (Prop_lut5_I0_O)        0.124    23.864 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.861    24.725    aseg_driver/decimal_renderer/L_5fe7ee4f_remainder0_inferred__0/i__carry__0_0
    SLICE_X45Y58         LUT2 (Prop_lut2_I0_O)        0.124    24.849 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.832    25.681    L_reg/i__carry_i_13_0
    SLICE_X44Y58         LUT5 (Prop_lut5_I0_O)        0.152    25.833 r  L_reg/i__carry_i_23/O
                         net (fo=1, routed)           0.441    26.274    L_reg/i__carry_i_23_n_0
    SLICE_X44Y58         LUT6 (Prop_lut6_I0_O)        0.326    26.600 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.503    27.103    L_reg/i__carry_i_13_n_0
    SLICE_X44Y58         LUT3 (Prop_lut3_I1_O)        0.119    27.222 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.962    28.184    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X42Y58         LUT5 (Prop_lut5_I0_O)        0.332    28.516 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.516    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X42Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.049 r  aseg_driver/decimal_renderer/L_5fe7ee4f_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.049    aseg_driver/decimal_renderer/L_5fe7ee4f_remainder0_inferred__1/i__carry_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.166 r  aseg_driver/decimal_renderer/L_5fe7ee4f_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.166    aseg_driver/decimal_renderer/L_5fe7ee4f_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.385 f  aseg_driver/decimal_renderer/L_5fe7ee4f_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.859    30.244    aseg_driver/decimal_renderer/L_5fe7ee4f_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X43Y60         LUT6 (Prop_lut6_I1_O)        0.295    30.539 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.433    30.972    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X43Y60         LUT6 (Prop_lut6_I1_O)        0.124    31.096 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.594    31.690    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X43Y58         LUT3 (Prop_lut3_I1_O)        0.124    31.814 f  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.676    32.490    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X43Y58         LUT6 (Prop_lut6_I4_O)        0.124    32.614 f  L_reg/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.081    33.695    L_reg/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X48Y58         LUT3 (Prop_lut3_I2_O)        0.124    33.819 r  L_reg/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.112    36.932    aseg_OBUF[0]
    P5                   OBUF (Prop_obuf_I_O)         3.517    40.448 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    40.448    aseg[0]
    P5                                                                r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.179ns  (logic 12.184ns (34.635%)  route 22.995ns (65.365%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=4 LUT4=2 LUT5=8 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.553     5.137    L_reg/clk_IBUF_BUFG
    SLICE_X42Y57         FDRE                                         r  L_reg/D_registers_q_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.518     5.655 f  L_reg/D_registers_q_reg[2][4]/Q
                         net (fo=20, routed)          1.683     7.338    L_reg/M_sm_pac[4]
    SLICE_X37Y62         LUT5 (Prop_lut5_I3_O)        0.152     7.490 r  L_reg/L_5fe7ee4f_remainder0_carry_i_27/O
                         net (fo=1, routed)           0.811     8.301    L_reg/L_5fe7ee4f_remainder0_carry_i_27_n_0
    SLICE_X38Y62         LUT6 (Prop_lut6_I5_O)        0.332     8.633 f  L_reg/L_5fe7ee4f_remainder0_carry_i_13/O
                         net (fo=8, routed)           1.476    10.109    L_reg/L_5fe7ee4f_remainder0_carry_i_13_n_0
    SLICE_X40Y61         LUT3 (Prop_lut3_I1_O)        0.152    10.261 f  L_reg/L_5fe7ee4f_remainder0_carry_i_19/O
                         net (fo=2, routed)           0.682    10.943    L_reg/L_5fe7ee4f_remainder0_carry_i_19_n_0
    SLICE_X40Y61         LUT5 (Prop_lut5_I3_O)        0.360    11.303 r  L_reg/L_5fe7ee4f_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.819    12.123    L_reg/L_5fe7ee4f_remainder0_carry_i_10_n_0
    SLICE_X38Y58         LUT4 (Prop_lut4_I1_O)        0.326    12.449 r  L_reg/L_5fe7ee4f_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.449    aseg_driver/decimal_renderer/i__carry_i_6__2_0[1]
    SLICE_X38Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.982 r  aseg_driver/decimal_renderer/L_5fe7ee4f_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.982    aseg_driver/decimal_renderer/L_5fe7ee4f_remainder0_carry_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.201 r  aseg_driver/decimal_renderer/L_5fe7ee4f_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.118    14.318    L_reg/L_5fe7ee4f_remainder0[4]
    SLICE_X36Y61         LUT3 (Prop_lut3_I0_O)        0.323    14.641 r  L_reg/i__carry__1_i_14/O
                         net (fo=8, routed)           0.534    15.175    L_reg/i__carry__1_i_14_n_0
    SLICE_X37Y61         LUT6 (Prop_lut6_I4_O)        0.332    15.507 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.647    16.154    L_reg/i__carry__1_i_15_n_0
    SLICE_X37Y61         LUT5 (Prop_lut5_I3_O)        0.150    16.304 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           1.027    17.331    L_reg/i__carry__1_i_9_n_0
    SLICE_X36Y60         LUT5 (Prop_lut5_I4_O)        0.354    17.685 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.828    18.513    L_reg/i__carry_i_19_n_0
    SLICE_X36Y59         LUT3 (Prop_lut3_I0_O)        0.354    18.867 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.981    19.848    L_reg/i__carry_i_11_n_0
    SLICE_X41Y58         LUT2 (Prop_lut2_I1_O)        0.326    20.174 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.620    20.794    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X39Y59         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.301 r  aseg_driver/decimal_renderer/L_5fe7ee4f_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.301    aseg_driver/decimal_renderer/L_5fe7ee4f_remainder0_inferred__0/i__carry_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.415 r  aseg_driver/decimal_renderer/L_5fe7ee4f_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.415    aseg_driver/decimal_renderer/L_5fe7ee4f_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.654 r  aseg_driver/decimal_renderer/L_5fe7ee4f_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.844    22.498    L_reg/L_5fe7ee4f_remainder0_inferred__1/i__carry__2[2]
    SLICE_X43Y61         LUT5 (Prop_lut5_I1_O)        0.302    22.800 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.940    23.740    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X43Y60         LUT5 (Prop_lut5_I0_O)        0.124    23.864 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.861    24.725    aseg_driver/decimal_renderer/L_5fe7ee4f_remainder0_inferred__0/i__carry__0_0
    SLICE_X45Y58         LUT2 (Prop_lut2_I0_O)        0.124    24.849 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.832    25.681    L_reg/i__carry_i_13_0
    SLICE_X44Y58         LUT5 (Prop_lut5_I0_O)        0.152    25.833 r  L_reg/i__carry_i_23/O
                         net (fo=1, routed)           0.441    26.274    L_reg/i__carry_i_23_n_0
    SLICE_X44Y58         LUT6 (Prop_lut6_I0_O)        0.326    26.600 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.503    27.103    L_reg/i__carry_i_13_n_0
    SLICE_X44Y58         LUT3 (Prop_lut3_I1_O)        0.119    27.222 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.962    28.184    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X42Y58         LUT5 (Prop_lut5_I0_O)        0.332    28.516 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.516    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X42Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.049 r  aseg_driver/decimal_renderer/L_5fe7ee4f_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.049    aseg_driver/decimal_renderer/L_5fe7ee4f_remainder0_inferred__1/i__carry_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.166 r  aseg_driver/decimal_renderer/L_5fe7ee4f_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.166    aseg_driver/decimal_renderer/L_5fe7ee4f_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.385 f  aseg_driver/decimal_renderer/L_5fe7ee4f_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.859    30.244    aseg_driver/decimal_renderer/L_5fe7ee4f_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X43Y60         LUT6 (Prop_lut6_I1_O)        0.295    30.539 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.433    30.972    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X43Y60         LUT6 (Prop_lut6_I1_O)        0.124    31.096 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.809    31.905    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X43Y59         LUT6 (Prop_lut6_I1_O)        0.124    32.029 r  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.433    32.462    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X43Y59         LUT6 (Prop_lut6_I5_O)        0.124    32.586 f  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.099    33.685    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X48Y58         LUT4 (Prop_lut4_I3_O)        0.152    33.837 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.753    36.590    aseg_OBUF[3]
    P4                   OBUF (Prop_obuf_I_O)         3.726    40.316 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    40.316    aseg[3]
    P4                                                                r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.147ns  (logic 12.188ns (34.677%)  route 22.959ns (65.323%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=4 LUT4=2 LUT5=8 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.553     5.137    L_reg/clk_IBUF_BUFG
    SLICE_X42Y57         FDRE                                         r  L_reg/D_registers_q_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.518     5.655 f  L_reg/D_registers_q_reg[2][4]/Q
                         net (fo=20, routed)          1.683     7.338    L_reg/M_sm_pac[4]
    SLICE_X37Y62         LUT5 (Prop_lut5_I3_O)        0.152     7.490 r  L_reg/L_5fe7ee4f_remainder0_carry_i_27/O
                         net (fo=1, routed)           0.811     8.301    L_reg/L_5fe7ee4f_remainder0_carry_i_27_n_0
    SLICE_X38Y62         LUT6 (Prop_lut6_I5_O)        0.332     8.633 f  L_reg/L_5fe7ee4f_remainder0_carry_i_13/O
                         net (fo=8, routed)           1.476    10.109    L_reg/L_5fe7ee4f_remainder0_carry_i_13_n_0
    SLICE_X40Y61         LUT3 (Prop_lut3_I1_O)        0.152    10.261 f  L_reg/L_5fe7ee4f_remainder0_carry_i_19/O
                         net (fo=2, routed)           0.682    10.943    L_reg/L_5fe7ee4f_remainder0_carry_i_19_n_0
    SLICE_X40Y61         LUT5 (Prop_lut5_I3_O)        0.360    11.303 r  L_reg/L_5fe7ee4f_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.819    12.123    L_reg/L_5fe7ee4f_remainder0_carry_i_10_n_0
    SLICE_X38Y58         LUT4 (Prop_lut4_I1_O)        0.326    12.449 r  L_reg/L_5fe7ee4f_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.449    aseg_driver/decimal_renderer/i__carry_i_6__2_0[1]
    SLICE_X38Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.982 r  aseg_driver/decimal_renderer/L_5fe7ee4f_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.982    aseg_driver/decimal_renderer/L_5fe7ee4f_remainder0_carry_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.201 r  aseg_driver/decimal_renderer/L_5fe7ee4f_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.118    14.318    L_reg/L_5fe7ee4f_remainder0[4]
    SLICE_X36Y61         LUT3 (Prop_lut3_I0_O)        0.323    14.641 r  L_reg/i__carry__1_i_14/O
                         net (fo=8, routed)           0.534    15.175    L_reg/i__carry__1_i_14_n_0
    SLICE_X37Y61         LUT6 (Prop_lut6_I4_O)        0.332    15.507 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.647    16.154    L_reg/i__carry__1_i_15_n_0
    SLICE_X37Y61         LUT5 (Prop_lut5_I3_O)        0.150    16.304 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           1.027    17.331    L_reg/i__carry__1_i_9_n_0
    SLICE_X36Y60         LUT5 (Prop_lut5_I4_O)        0.354    17.685 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.828    18.513    L_reg/i__carry_i_19_n_0
    SLICE_X36Y59         LUT3 (Prop_lut3_I0_O)        0.354    18.867 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.981    19.848    L_reg/i__carry_i_11_n_0
    SLICE_X41Y58         LUT2 (Prop_lut2_I1_O)        0.326    20.174 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.620    20.794    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X39Y59         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.301 r  aseg_driver/decimal_renderer/L_5fe7ee4f_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.301    aseg_driver/decimal_renderer/L_5fe7ee4f_remainder0_inferred__0/i__carry_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.415 r  aseg_driver/decimal_renderer/L_5fe7ee4f_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.415    aseg_driver/decimal_renderer/L_5fe7ee4f_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.654 r  aseg_driver/decimal_renderer/L_5fe7ee4f_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.844    22.498    L_reg/L_5fe7ee4f_remainder0_inferred__1/i__carry__2[2]
    SLICE_X43Y61         LUT5 (Prop_lut5_I1_O)        0.302    22.800 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.940    23.740    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X43Y60         LUT5 (Prop_lut5_I0_O)        0.124    23.864 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.861    24.725    aseg_driver/decimal_renderer/L_5fe7ee4f_remainder0_inferred__0/i__carry__0_0
    SLICE_X45Y58         LUT2 (Prop_lut2_I0_O)        0.124    24.849 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.832    25.681    L_reg/i__carry_i_13_0
    SLICE_X44Y58         LUT5 (Prop_lut5_I0_O)        0.152    25.833 r  L_reg/i__carry_i_23/O
                         net (fo=1, routed)           0.441    26.274    L_reg/i__carry_i_23_n_0
    SLICE_X44Y58         LUT6 (Prop_lut6_I0_O)        0.326    26.600 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.503    27.103    L_reg/i__carry_i_13_n_0
    SLICE_X44Y58         LUT3 (Prop_lut3_I1_O)        0.119    27.222 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.962    28.184    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X42Y58         LUT5 (Prop_lut5_I0_O)        0.332    28.516 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.516    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X42Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.049 r  aseg_driver/decimal_renderer/L_5fe7ee4f_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.049    aseg_driver/decimal_renderer/L_5fe7ee4f_remainder0_inferred__1/i__carry_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.166 r  aseg_driver/decimal_renderer/L_5fe7ee4f_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.166    aseg_driver/decimal_renderer/L_5fe7ee4f_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.385 r  aseg_driver/decimal_renderer/L_5fe7ee4f_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.859    30.244    aseg_driver/decimal_renderer/L_5fe7ee4f_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X43Y60         LUT6 (Prop_lut6_I1_O)        0.295    30.539 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.433    30.972    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X43Y60         LUT6 (Prop_lut6_I1_O)        0.124    31.096 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.809    31.905    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X43Y59         LUT6 (Prop_lut6_I1_O)        0.124    32.029 f  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.433    32.462    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X43Y59         LUT6 (Prop_lut6_I5_O)        0.124    32.586 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.091    33.678    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X48Y58         LUT4 (Prop_lut4_I2_O)        0.152    33.830 r  L_reg/aseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.725    36.554    aseg_OBUF[10]
    N2                   OBUF (Prop_obuf_I_O)         3.730    40.284 r  aseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    40.284    aseg[10]
    N2                                                                r  aseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.035ns  (logic 12.021ns (34.312%)  route 23.014ns (65.688%))
  Logic Levels:           32  (CARRY4=8 LUT2=3 LUT3=5 LUT4=3 LUT5=6 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.548     5.132    L_reg/clk_IBUF_BUFG
    SLICE_X38Y64         FDRE                                         r  L_reg/D_registers_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y64         FDRE (Prop_fdre_C_Q)         0.518     5.650 f  L_reg/D_registers_q_reg[3][3]/Q
                         net (fo=17, routed)          1.890     7.540    L_reg/M_sm_pbc[3]
    SLICE_X40Y57         LUT5 (Prop_lut5_I2_O)        0.154     7.694 r  L_reg/L_5fe7ee4f_remainder0_carry_i_27__0/O
                         net (fo=1, routed)           0.640     8.334    L_reg/L_5fe7ee4f_remainder0_carry_i_27__0_n_0
    SLICE_X40Y57         LUT6 (Prop_lut6_I5_O)        0.327     8.661 f  L_reg/L_5fe7ee4f_remainder0_carry_i_13__0/O
                         net (fo=8, routed)           1.008     9.669    L_reg/L_5fe7ee4f_remainder0_carry_i_13__0_n_0
    SLICE_X38Y55         LUT3 (Prop_lut3_I1_O)        0.152     9.821 f  L_reg/L_5fe7ee4f_remainder0_carry_i_19__0/O
                         net (fo=2, routed)           0.684    10.505    L_reg/L_5fe7ee4f_remainder0_carry_i_19__0_n_0
    SLICE_X38Y55         LUT5 (Prop_lut5_I3_O)        0.374    10.879 r  L_reg/L_5fe7ee4f_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.702    11.581    L_reg/L_5fe7ee4f_remainder0_carry_i_10__0_n_0
    SLICE_X39Y55         LUT4 (Prop_lut4_I1_O)        0.328    11.909 r  L_reg/L_5fe7ee4f_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.909    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X39Y55         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.489 f  bseg_driver/decimal_renderer/L_5fe7ee4f_remainder0_carry/O[2]
                         net (fo=1, routed)           0.800    13.288    L_reg/L_5fe7ee4f_remainder0_1[2]
    SLICE_X38Y55         LUT4 (Prop_lut4_I1_O)        0.331    13.619 r  L_reg/i__carry_i_13__2/O
                         net (fo=12, routed)          1.340    14.959    L_reg/i__carry_i_13__2_n_0
    SLICE_X44Y56         LUT2 (Prop_lut2_I0_O)        0.359    15.318 r  L_reg/i__carry__1_i_11__0/O
                         net (fo=3, routed)           0.992    16.310    L_reg/i__carry__1_i_11__0_n_0
    SLICE_X43Y56         LUT6 (Prop_lut6_I0_O)        0.326    16.636 f  L_reg/i__carry__0_i_19__0/O
                         net (fo=2, routed)           0.665    17.301    L_reg/i__carry__0_i_19__0_n_0
    SLICE_X43Y56         LUT3 (Prop_lut3_I1_O)        0.152    17.453 f  L_reg/i__carry_i_20__2/O
                         net (fo=4, routed)           0.822    18.275    L_reg/i__carry_i_20__2_n_0
    SLICE_X43Y54         LUT3 (Prop_lut3_I1_O)        0.354    18.629 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           1.040    19.668    L_reg/i__carry_i_11__1_n_0
    SLICE_X42Y53         LUT2 (Prop_lut2_I1_O)        0.332    20.000 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.332    20.332    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X42Y55         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.852 r  bseg_driver/decimal_renderer/L_5fe7ee4f_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.852    bseg_driver/decimal_renderer/L_5fe7ee4f_remainder0_inferred__0/i__carry_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.969 r  bseg_driver/decimal_renderer/L_5fe7ee4f_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.969    bseg_driver/decimal_renderer/L_5fe7ee4f_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.284 r  bseg_driver/decimal_renderer/L_5fe7ee4f_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.811    22.096    L_reg/L_5fe7ee4f_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X41Y56         LUT5 (Prop_lut5_I0_O)        0.307    22.403 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.264    22.667    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X41Y56         LUT5 (Prop_lut5_I0_O)        0.124    22.791 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.132    23.923    bseg_driver/decimal_renderer/L_5fe7ee4f_remainder0_inferred__0/i__carry__0_0
    SLICE_X37Y54         LUT2 (Prop_lut2_I0_O)        0.124    24.047 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.777    24.824    L_reg/i__carry_i_13__1_0
    SLICE_X38Y53         LUT5 (Prop_lut5_I1_O)        0.116    24.940 r  L_reg/i__carry_i_18__1/O
                         net (fo=2, routed)           0.818    25.758    L_reg/i__carry_i_18__1_n_0
    SLICE_X37Y53         LUT6 (Prop_lut6_I5_O)        0.328    26.086 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.407    26.493    L_reg/i__carry_i_13__1_n_0
    SLICE_X39Y53         LUT3 (Prop_lut3_I1_O)        0.118    26.611 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.820    27.431    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X40Y53         LUT5 (Prop_lut5_I0_O)        0.326    27.757 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    27.757    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X40Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.307 r  bseg_driver/decimal_renderer/L_5fe7ee4f_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.307    bseg_driver/decimal_renderer/L_5fe7ee4f_remainder0_inferred__1/i__carry_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.421 r  bseg_driver/decimal_renderer/L_5fe7ee4f_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.421    bseg_driver/decimal_renderer/L_5fe7ee4f_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.535 r  bseg_driver/decimal_renderer/L_5fe7ee4f_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.535    bseg_driver/decimal_renderer/L_5fe7ee4f_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.757 r  bseg_driver/decimal_renderer/L_5fe7ee4f_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           1.105    29.862    bseg_driver/decimal_renderer/L_5fe7ee4f_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X41Y55         LUT6 (Prop_lut6_I5_O)        0.299    30.161 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.290    30.451    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X41Y54         LUT6 (Prop_lut6_I1_O)        0.124    30.575 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.871    31.446    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X40Y52         LUT3 (Prop_lut3_I1_O)        0.124    31.570 r  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.799    32.369    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X39Y53         LUT6 (Prop_lut6_I3_O)        0.124    32.493 f  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.052    33.545    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X48Y52         LUT4 (Prop_lut4_I2_O)        0.124    33.669 r  L_reg/bseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.953    36.623    bseg_OBUF[6]
    T3                   OBUF (Prop_obuf_I_O)         3.544    40.167 r  bseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    40.167    bseg[6]
    T3                                                                r  bseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.967ns  (logic 12.243ns (35.013%)  route 22.724ns (64.987%))
  Logic Levels:           32  (CARRY4=8 LUT2=3 LUT3=5 LUT4=3 LUT5=6 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.548     5.132    L_reg/clk_IBUF_BUFG
    SLICE_X38Y64         FDRE                                         r  L_reg/D_registers_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y64         FDRE (Prop_fdre_C_Q)         0.518     5.650 f  L_reg/D_registers_q_reg[3][3]/Q
                         net (fo=17, routed)          1.890     7.540    L_reg/M_sm_pbc[3]
    SLICE_X40Y57         LUT5 (Prop_lut5_I2_O)        0.154     7.694 r  L_reg/L_5fe7ee4f_remainder0_carry_i_27__0/O
                         net (fo=1, routed)           0.640     8.334    L_reg/L_5fe7ee4f_remainder0_carry_i_27__0_n_0
    SLICE_X40Y57         LUT6 (Prop_lut6_I5_O)        0.327     8.661 f  L_reg/L_5fe7ee4f_remainder0_carry_i_13__0/O
                         net (fo=8, routed)           1.008     9.669    L_reg/L_5fe7ee4f_remainder0_carry_i_13__0_n_0
    SLICE_X38Y55         LUT3 (Prop_lut3_I1_O)        0.152     9.821 f  L_reg/L_5fe7ee4f_remainder0_carry_i_19__0/O
                         net (fo=2, routed)           0.684    10.505    L_reg/L_5fe7ee4f_remainder0_carry_i_19__0_n_0
    SLICE_X38Y55         LUT5 (Prop_lut5_I3_O)        0.374    10.879 r  L_reg/L_5fe7ee4f_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.702    11.581    L_reg/L_5fe7ee4f_remainder0_carry_i_10__0_n_0
    SLICE_X39Y55         LUT4 (Prop_lut4_I1_O)        0.328    11.909 r  L_reg/L_5fe7ee4f_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.909    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X39Y55         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.489 f  bseg_driver/decimal_renderer/L_5fe7ee4f_remainder0_carry/O[2]
                         net (fo=1, routed)           0.800    13.288    L_reg/L_5fe7ee4f_remainder0_1[2]
    SLICE_X38Y55         LUT4 (Prop_lut4_I1_O)        0.331    13.619 r  L_reg/i__carry_i_13__2/O
                         net (fo=12, routed)          1.340    14.959    L_reg/i__carry_i_13__2_n_0
    SLICE_X44Y56         LUT2 (Prop_lut2_I0_O)        0.359    15.318 r  L_reg/i__carry__1_i_11__0/O
                         net (fo=3, routed)           0.992    16.310    L_reg/i__carry__1_i_11__0_n_0
    SLICE_X43Y56         LUT6 (Prop_lut6_I0_O)        0.326    16.636 f  L_reg/i__carry__0_i_19__0/O
                         net (fo=2, routed)           0.665    17.301    L_reg/i__carry__0_i_19__0_n_0
    SLICE_X43Y56         LUT3 (Prop_lut3_I1_O)        0.152    17.453 f  L_reg/i__carry_i_20__2/O
                         net (fo=4, routed)           0.822    18.275    L_reg/i__carry_i_20__2_n_0
    SLICE_X43Y54         LUT3 (Prop_lut3_I1_O)        0.354    18.629 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           1.040    19.668    L_reg/i__carry_i_11__1_n_0
    SLICE_X42Y53         LUT2 (Prop_lut2_I1_O)        0.332    20.000 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.332    20.332    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X42Y55         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.852 r  bseg_driver/decimal_renderer/L_5fe7ee4f_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.852    bseg_driver/decimal_renderer/L_5fe7ee4f_remainder0_inferred__0/i__carry_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.969 r  bseg_driver/decimal_renderer/L_5fe7ee4f_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.969    bseg_driver/decimal_renderer/L_5fe7ee4f_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.284 r  bseg_driver/decimal_renderer/L_5fe7ee4f_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.811    22.096    L_reg/L_5fe7ee4f_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X41Y56         LUT5 (Prop_lut5_I0_O)        0.307    22.403 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.264    22.667    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X41Y56         LUT5 (Prop_lut5_I0_O)        0.124    22.791 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.132    23.923    bseg_driver/decimal_renderer/L_5fe7ee4f_remainder0_inferred__0/i__carry__0_0
    SLICE_X37Y54         LUT2 (Prop_lut2_I0_O)        0.124    24.047 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.777    24.824    L_reg/i__carry_i_13__1_0
    SLICE_X38Y53         LUT5 (Prop_lut5_I1_O)        0.116    24.940 r  L_reg/i__carry_i_18__1/O
                         net (fo=2, routed)           0.818    25.758    L_reg/i__carry_i_18__1_n_0
    SLICE_X37Y53         LUT6 (Prop_lut6_I5_O)        0.328    26.086 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.407    26.493    L_reg/i__carry_i_13__1_n_0
    SLICE_X39Y53         LUT3 (Prop_lut3_I1_O)        0.118    26.611 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.820    27.431    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X40Y53         LUT5 (Prop_lut5_I0_O)        0.326    27.757 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    27.757    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X40Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.307 r  bseg_driver/decimal_renderer/L_5fe7ee4f_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.307    bseg_driver/decimal_renderer/L_5fe7ee4f_remainder0_inferred__1/i__carry_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.421 r  bseg_driver/decimal_renderer/L_5fe7ee4f_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.421    bseg_driver/decimal_renderer/L_5fe7ee4f_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.535 r  bseg_driver/decimal_renderer/L_5fe7ee4f_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.535    bseg_driver/decimal_renderer/L_5fe7ee4f_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.757 f  bseg_driver/decimal_renderer/L_5fe7ee4f_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           1.105    29.862    bseg_driver/decimal_renderer/L_5fe7ee4f_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X41Y55         LUT6 (Prop_lut6_I5_O)        0.299    30.161 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.290    30.451    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X41Y54         LUT6 (Prop_lut6_I1_O)        0.124    30.575 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.871    31.446    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X40Y52         LUT3 (Prop_lut3_I1_O)        0.124    31.570 f  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.799    32.369    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X39Y53         LUT6 (Prop_lut6_I3_O)        0.124    32.493 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.052    33.545    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X48Y52         LUT4 (Prop_lut4_I2_O)        0.153    33.698 r  L_reg/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.664    36.362    bseg_OBUF[9]
    P1                   OBUF (Prop_obuf_I_O)         3.737    40.099 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    40.099    bseg[9]
    P1                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.933ns  (logic 11.937ns (34.171%)  route 22.996ns (65.829%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=4 LUT4=2 LUT5=8 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.553     5.137    L_reg/clk_IBUF_BUFG
    SLICE_X42Y57         FDRE                                         r  L_reg/D_registers_q_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.518     5.655 f  L_reg/D_registers_q_reg[2][4]/Q
                         net (fo=20, routed)          1.683     7.338    L_reg/M_sm_pac[4]
    SLICE_X37Y62         LUT5 (Prop_lut5_I3_O)        0.152     7.490 r  L_reg/L_5fe7ee4f_remainder0_carry_i_27/O
                         net (fo=1, routed)           0.811     8.301    L_reg/L_5fe7ee4f_remainder0_carry_i_27_n_0
    SLICE_X38Y62         LUT6 (Prop_lut6_I5_O)        0.332     8.633 f  L_reg/L_5fe7ee4f_remainder0_carry_i_13/O
                         net (fo=8, routed)           1.476    10.109    L_reg/L_5fe7ee4f_remainder0_carry_i_13_n_0
    SLICE_X40Y61         LUT3 (Prop_lut3_I1_O)        0.152    10.261 f  L_reg/L_5fe7ee4f_remainder0_carry_i_19/O
                         net (fo=2, routed)           0.682    10.943    L_reg/L_5fe7ee4f_remainder0_carry_i_19_n_0
    SLICE_X40Y61         LUT5 (Prop_lut5_I3_O)        0.360    11.303 r  L_reg/L_5fe7ee4f_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.819    12.123    L_reg/L_5fe7ee4f_remainder0_carry_i_10_n_0
    SLICE_X38Y58         LUT4 (Prop_lut4_I1_O)        0.326    12.449 r  L_reg/L_5fe7ee4f_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.449    aseg_driver/decimal_renderer/i__carry_i_6__2_0[1]
    SLICE_X38Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.982 r  aseg_driver/decimal_renderer/L_5fe7ee4f_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.982    aseg_driver/decimal_renderer/L_5fe7ee4f_remainder0_carry_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.201 r  aseg_driver/decimal_renderer/L_5fe7ee4f_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.118    14.318    L_reg/L_5fe7ee4f_remainder0[4]
    SLICE_X36Y61         LUT3 (Prop_lut3_I0_O)        0.323    14.641 r  L_reg/i__carry__1_i_14/O
                         net (fo=8, routed)           0.534    15.175    L_reg/i__carry__1_i_14_n_0
    SLICE_X37Y61         LUT6 (Prop_lut6_I4_O)        0.332    15.507 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.647    16.154    L_reg/i__carry__1_i_15_n_0
    SLICE_X37Y61         LUT5 (Prop_lut5_I3_O)        0.150    16.304 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           1.027    17.331    L_reg/i__carry__1_i_9_n_0
    SLICE_X36Y60         LUT5 (Prop_lut5_I4_O)        0.354    17.685 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.828    18.513    L_reg/i__carry_i_19_n_0
    SLICE_X36Y59         LUT3 (Prop_lut3_I0_O)        0.354    18.867 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.981    19.848    L_reg/i__carry_i_11_n_0
    SLICE_X41Y58         LUT2 (Prop_lut2_I1_O)        0.326    20.174 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.620    20.794    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X39Y59         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.301 r  aseg_driver/decimal_renderer/L_5fe7ee4f_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.301    aseg_driver/decimal_renderer/L_5fe7ee4f_remainder0_inferred__0/i__carry_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.415 r  aseg_driver/decimal_renderer/L_5fe7ee4f_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.415    aseg_driver/decimal_renderer/L_5fe7ee4f_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.654 r  aseg_driver/decimal_renderer/L_5fe7ee4f_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.844    22.498    L_reg/L_5fe7ee4f_remainder0_inferred__1/i__carry__2[2]
    SLICE_X43Y61         LUT5 (Prop_lut5_I1_O)        0.302    22.800 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.940    23.740    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X43Y60         LUT5 (Prop_lut5_I0_O)        0.124    23.864 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.861    24.725    aseg_driver/decimal_renderer/L_5fe7ee4f_remainder0_inferred__0/i__carry__0_0
    SLICE_X45Y58         LUT2 (Prop_lut2_I0_O)        0.124    24.849 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.832    25.681    L_reg/i__carry_i_13_0
    SLICE_X44Y58         LUT5 (Prop_lut5_I0_O)        0.152    25.833 r  L_reg/i__carry_i_23/O
                         net (fo=1, routed)           0.441    26.274    L_reg/i__carry_i_23_n_0
    SLICE_X44Y58         LUT6 (Prop_lut6_I0_O)        0.326    26.600 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.503    27.103    L_reg/i__carry_i_13_n_0
    SLICE_X44Y58         LUT3 (Prop_lut3_I1_O)        0.119    27.222 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.962    28.184    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X42Y58         LUT5 (Prop_lut5_I0_O)        0.332    28.516 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.516    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X42Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.049 r  aseg_driver/decimal_renderer/L_5fe7ee4f_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.049    aseg_driver/decimal_renderer/L_5fe7ee4f_remainder0_inferred__1/i__carry_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.166 r  aseg_driver/decimal_renderer/L_5fe7ee4f_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.166    aseg_driver/decimal_renderer/L_5fe7ee4f_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.385 r  aseg_driver/decimal_renderer/L_5fe7ee4f_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.859    30.244    aseg_driver/decimal_renderer/L_5fe7ee4f_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X43Y60         LUT6 (Prop_lut6_I1_O)        0.295    30.539 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.433    30.972    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X43Y60         LUT6 (Prop_lut6_I1_O)        0.124    31.096 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.809    31.905    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X43Y59         LUT6 (Prop_lut6_I1_O)        0.124    32.029 f  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.433    32.462    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X43Y59         LUT6 (Prop_lut6_I5_O)        0.124    32.586 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.099    33.685    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X48Y58         LUT4 (Prop_lut4_I0_O)        0.124    33.809 r  L_reg/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.754    36.563    aseg_OBUF[1]
    M5                   OBUF (Prop_obuf_I_O)         3.507    40.070 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    40.070    aseg[1]
    M5                                                                r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.749ns  (logic 11.953ns (34.398%)  route 22.796ns (65.602%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=4 LUT4=2 LUT5=8 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.553     5.137    L_reg/clk_IBUF_BUFG
    SLICE_X42Y57         FDRE                                         r  L_reg/D_registers_q_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.518     5.655 f  L_reg/D_registers_q_reg[2][4]/Q
                         net (fo=20, routed)          1.683     7.338    L_reg/M_sm_pac[4]
    SLICE_X37Y62         LUT5 (Prop_lut5_I3_O)        0.152     7.490 r  L_reg/L_5fe7ee4f_remainder0_carry_i_27/O
                         net (fo=1, routed)           0.811     8.301    L_reg/L_5fe7ee4f_remainder0_carry_i_27_n_0
    SLICE_X38Y62         LUT6 (Prop_lut6_I5_O)        0.332     8.633 f  L_reg/L_5fe7ee4f_remainder0_carry_i_13/O
                         net (fo=8, routed)           1.476    10.109    L_reg/L_5fe7ee4f_remainder0_carry_i_13_n_0
    SLICE_X40Y61         LUT3 (Prop_lut3_I1_O)        0.152    10.261 f  L_reg/L_5fe7ee4f_remainder0_carry_i_19/O
                         net (fo=2, routed)           0.682    10.943    L_reg/L_5fe7ee4f_remainder0_carry_i_19_n_0
    SLICE_X40Y61         LUT5 (Prop_lut5_I3_O)        0.360    11.303 r  L_reg/L_5fe7ee4f_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.819    12.123    L_reg/L_5fe7ee4f_remainder0_carry_i_10_n_0
    SLICE_X38Y58         LUT4 (Prop_lut4_I1_O)        0.326    12.449 r  L_reg/L_5fe7ee4f_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.449    aseg_driver/decimal_renderer/i__carry_i_6__2_0[1]
    SLICE_X38Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.982 r  aseg_driver/decimal_renderer/L_5fe7ee4f_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.982    aseg_driver/decimal_renderer/L_5fe7ee4f_remainder0_carry_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.201 r  aseg_driver/decimal_renderer/L_5fe7ee4f_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.118    14.318    L_reg/L_5fe7ee4f_remainder0[4]
    SLICE_X36Y61         LUT3 (Prop_lut3_I0_O)        0.323    14.641 r  L_reg/i__carry__1_i_14/O
                         net (fo=8, routed)           0.534    15.175    L_reg/i__carry__1_i_14_n_0
    SLICE_X37Y61         LUT6 (Prop_lut6_I4_O)        0.332    15.507 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.647    16.154    L_reg/i__carry__1_i_15_n_0
    SLICE_X37Y61         LUT5 (Prop_lut5_I3_O)        0.150    16.304 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           1.027    17.331    L_reg/i__carry__1_i_9_n_0
    SLICE_X36Y60         LUT5 (Prop_lut5_I4_O)        0.354    17.685 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.828    18.513    L_reg/i__carry_i_19_n_0
    SLICE_X36Y59         LUT3 (Prop_lut3_I0_O)        0.354    18.867 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.981    19.848    L_reg/i__carry_i_11_n_0
    SLICE_X41Y58         LUT2 (Prop_lut2_I1_O)        0.326    20.174 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.620    20.794    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X39Y59         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.301 r  aseg_driver/decimal_renderer/L_5fe7ee4f_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.301    aseg_driver/decimal_renderer/L_5fe7ee4f_remainder0_inferred__0/i__carry_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.415 r  aseg_driver/decimal_renderer/L_5fe7ee4f_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.415    aseg_driver/decimal_renderer/L_5fe7ee4f_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.654 r  aseg_driver/decimal_renderer/L_5fe7ee4f_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.844    22.498    L_reg/L_5fe7ee4f_remainder0_inferred__1/i__carry__2[2]
    SLICE_X43Y61         LUT5 (Prop_lut5_I1_O)        0.302    22.800 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.940    23.740    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X43Y60         LUT5 (Prop_lut5_I0_O)        0.124    23.864 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.861    24.725    aseg_driver/decimal_renderer/L_5fe7ee4f_remainder0_inferred__0/i__carry__0_0
    SLICE_X45Y58         LUT2 (Prop_lut2_I0_O)        0.124    24.849 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.832    25.681    L_reg/i__carry_i_13_0
    SLICE_X44Y58         LUT5 (Prop_lut5_I0_O)        0.152    25.833 r  L_reg/i__carry_i_23/O
                         net (fo=1, routed)           0.441    26.274    L_reg/i__carry_i_23_n_0
    SLICE_X44Y58         LUT6 (Prop_lut6_I0_O)        0.326    26.600 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.503    27.103    L_reg/i__carry_i_13_n_0
    SLICE_X44Y58         LUT3 (Prop_lut3_I1_O)        0.119    27.222 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.962    28.184    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X42Y58         LUT5 (Prop_lut5_I0_O)        0.332    28.516 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.516    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X42Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.049 r  aseg_driver/decimal_renderer/L_5fe7ee4f_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.049    aseg_driver/decimal_renderer/L_5fe7ee4f_remainder0_inferred__1/i__carry_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.166 r  aseg_driver/decimal_renderer/L_5fe7ee4f_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.166    aseg_driver/decimal_renderer/L_5fe7ee4f_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.385 r  aseg_driver/decimal_renderer/L_5fe7ee4f_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.859    30.244    aseg_driver/decimal_renderer/L_5fe7ee4f_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X43Y60         LUT6 (Prop_lut6_I1_O)        0.295    30.539 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.433    30.972    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X43Y60         LUT6 (Prop_lut6_I1_O)        0.124    31.096 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.809    31.905    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X43Y59         LUT6 (Prop_lut6_I1_O)        0.124    32.029 f  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.433    32.462    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X43Y59         LUT6 (Prop_lut6_I5_O)        0.124    32.586 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.091    33.678    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X48Y58         LUT4 (Prop_lut4_I3_O)        0.124    33.802 r  L_reg/aseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.562    36.363    aseg_OBUF[4]
    N3                   OBUF (Prop_obuf_I_O)         3.523    39.886 r  aseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    39.886    aseg[4]
    N3                                                                r  aseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.694ns  (logic 12.021ns (34.647%)  route 22.674ns (65.353%))
  Logic Levels:           32  (CARRY4=8 LUT2=3 LUT3=6 LUT4=2 LUT5=6 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.548     5.132    L_reg/clk_IBUF_BUFG
    SLICE_X38Y64         FDRE                                         r  L_reg/D_registers_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y64         FDRE (Prop_fdre_C_Q)         0.518     5.650 f  L_reg/D_registers_q_reg[3][3]/Q
                         net (fo=17, routed)          1.890     7.540    L_reg/M_sm_pbc[3]
    SLICE_X40Y57         LUT5 (Prop_lut5_I2_O)        0.154     7.694 r  L_reg/L_5fe7ee4f_remainder0_carry_i_27__0/O
                         net (fo=1, routed)           0.640     8.334    L_reg/L_5fe7ee4f_remainder0_carry_i_27__0_n_0
    SLICE_X40Y57         LUT6 (Prop_lut6_I5_O)        0.327     8.661 f  L_reg/L_5fe7ee4f_remainder0_carry_i_13__0/O
                         net (fo=8, routed)           1.008     9.669    L_reg/L_5fe7ee4f_remainder0_carry_i_13__0_n_0
    SLICE_X38Y55         LUT3 (Prop_lut3_I1_O)        0.152     9.821 f  L_reg/L_5fe7ee4f_remainder0_carry_i_19__0/O
                         net (fo=2, routed)           0.684    10.505    L_reg/L_5fe7ee4f_remainder0_carry_i_19__0_n_0
    SLICE_X38Y55         LUT5 (Prop_lut5_I3_O)        0.374    10.879 r  L_reg/L_5fe7ee4f_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.702    11.581    L_reg/L_5fe7ee4f_remainder0_carry_i_10__0_n_0
    SLICE_X39Y55         LUT4 (Prop_lut4_I1_O)        0.328    11.909 r  L_reg/L_5fe7ee4f_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.909    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X39Y55         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.489 f  bseg_driver/decimal_renderer/L_5fe7ee4f_remainder0_carry/O[2]
                         net (fo=1, routed)           0.800    13.288    L_reg/L_5fe7ee4f_remainder0_1[2]
    SLICE_X38Y55         LUT4 (Prop_lut4_I1_O)        0.331    13.619 r  L_reg/i__carry_i_13__2/O
                         net (fo=12, routed)          1.340    14.959    L_reg/i__carry_i_13__2_n_0
    SLICE_X44Y56         LUT2 (Prop_lut2_I0_O)        0.359    15.318 r  L_reg/i__carry__1_i_11__0/O
                         net (fo=3, routed)           0.992    16.310    L_reg/i__carry__1_i_11__0_n_0
    SLICE_X43Y56         LUT6 (Prop_lut6_I0_O)        0.326    16.636 f  L_reg/i__carry__0_i_19__0/O
                         net (fo=2, routed)           0.665    17.301    L_reg/i__carry__0_i_19__0_n_0
    SLICE_X43Y56         LUT3 (Prop_lut3_I1_O)        0.152    17.453 f  L_reg/i__carry_i_20__2/O
                         net (fo=4, routed)           0.822    18.275    L_reg/i__carry_i_20__2_n_0
    SLICE_X43Y54         LUT3 (Prop_lut3_I1_O)        0.354    18.629 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           1.040    19.668    L_reg/i__carry_i_11__1_n_0
    SLICE_X42Y53         LUT2 (Prop_lut2_I1_O)        0.332    20.000 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.332    20.332    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X42Y55         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.852 r  bseg_driver/decimal_renderer/L_5fe7ee4f_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.852    bseg_driver/decimal_renderer/L_5fe7ee4f_remainder0_inferred__0/i__carry_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.969 r  bseg_driver/decimal_renderer/L_5fe7ee4f_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.969    bseg_driver/decimal_renderer/L_5fe7ee4f_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.284 r  bseg_driver/decimal_renderer/L_5fe7ee4f_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.811    22.096    L_reg/L_5fe7ee4f_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X41Y56         LUT5 (Prop_lut5_I0_O)        0.307    22.403 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.264    22.667    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X41Y56         LUT5 (Prop_lut5_I0_O)        0.124    22.791 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.132    23.923    bseg_driver/decimal_renderer/L_5fe7ee4f_remainder0_inferred__0/i__carry__0_0
    SLICE_X37Y54         LUT2 (Prop_lut2_I0_O)        0.124    24.047 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.777    24.824    L_reg/i__carry_i_13__1_0
    SLICE_X38Y53         LUT5 (Prop_lut5_I1_O)        0.116    24.940 r  L_reg/i__carry_i_18__1/O
                         net (fo=2, routed)           0.818    25.758    L_reg/i__carry_i_18__1_n_0
    SLICE_X37Y53         LUT6 (Prop_lut6_I5_O)        0.328    26.086 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.407    26.493    L_reg/i__carry_i_13__1_n_0
    SLICE_X39Y53         LUT3 (Prop_lut3_I1_O)        0.118    26.611 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.820    27.431    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X40Y53         LUT5 (Prop_lut5_I0_O)        0.326    27.757 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    27.757    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X40Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.307 r  bseg_driver/decimal_renderer/L_5fe7ee4f_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.307    bseg_driver/decimal_renderer/L_5fe7ee4f_remainder0_inferred__1/i__carry_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.421 r  bseg_driver/decimal_renderer/L_5fe7ee4f_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.421    bseg_driver/decimal_renderer/L_5fe7ee4f_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.535 r  bseg_driver/decimal_renderer/L_5fe7ee4f_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.535    bseg_driver/decimal_renderer/L_5fe7ee4f_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.757 f  bseg_driver/decimal_renderer/L_5fe7ee4f_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           1.105    29.862    bseg_driver/decimal_renderer/L_5fe7ee4f_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X41Y55         LUT6 (Prop_lut6_I5_O)        0.299    30.161 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.290    30.451    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X41Y54         LUT6 (Prop_lut6_I1_O)        0.124    30.575 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.871    31.446    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X40Y52         LUT3 (Prop_lut3_I1_O)        0.124    31.570 f  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.595    32.165    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X39Y52         LUT6 (Prop_lut6_I4_O)        0.124    32.289 f  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.111    33.400    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X48Y52         LUT3 (Prop_lut3_I2_O)        0.124    33.524 r  L_reg/bseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.759    36.283    bseg_OBUF[0]
    T4                   OBUF (Prop_obuf_I_O)         3.544    39.826 r  bseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    39.826    bseg[0]
    T4                                                                r  bseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.667ns  (logic 11.924ns (34.396%)  route 22.743ns (65.604%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=5 LUT4=2 LUT5=8 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.553     5.137    L_reg/clk_IBUF_BUFG
    SLICE_X42Y57         FDRE                                         r  L_reg/D_registers_q_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.518     5.655 f  L_reg/D_registers_q_reg[2][4]/Q
                         net (fo=20, routed)          1.683     7.338    L_reg/M_sm_pac[4]
    SLICE_X37Y62         LUT5 (Prop_lut5_I3_O)        0.152     7.490 r  L_reg/L_5fe7ee4f_remainder0_carry_i_27/O
                         net (fo=1, routed)           0.811     8.301    L_reg/L_5fe7ee4f_remainder0_carry_i_27_n_0
    SLICE_X38Y62         LUT6 (Prop_lut6_I5_O)        0.332     8.633 f  L_reg/L_5fe7ee4f_remainder0_carry_i_13/O
                         net (fo=8, routed)           1.476    10.109    L_reg/L_5fe7ee4f_remainder0_carry_i_13_n_0
    SLICE_X40Y61         LUT3 (Prop_lut3_I1_O)        0.152    10.261 f  L_reg/L_5fe7ee4f_remainder0_carry_i_19/O
                         net (fo=2, routed)           0.682    10.943    L_reg/L_5fe7ee4f_remainder0_carry_i_19_n_0
    SLICE_X40Y61         LUT5 (Prop_lut5_I3_O)        0.360    11.303 r  L_reg/L_5fe7ee4f_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.819    12.123    L_reg/L_5fe7ee4f_remainder0_carry_i_10_n_0
    SLICE_X38Y58         LUT4 (Prop_lut4_I1_O)        0.326    12.449 r  L_reg/L_5fe7ee4f_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.449    aseg_driver/decimal_renderer/i__carry_i_6__2_0[1]
    SLICE_X38Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.982 r  aseg_driver/decimal_renderer/L_5fe7ee4f_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.982    aseg_driver/decimal_renderer/L_5fe7ee4f_remainder0_carry_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.201 r  aseg_driver/decimal_renderer/L_5fe7ee4f_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.118    14.318    L_reg/L_5fe7ee4f_remainder0[4]
    SLICE_X36Y61         LUT3 (Prop_lut3_I0_O)        0.323    14.641 r  L_reg/i__carry__1_i_14/O
                         net (fo=8, routed)           0.534    15.175    L_reg/i__carry__1_i_14_n_0
    SLICE_X37Y61         LUT6 (Prop_lut6_I4_O)        0.332    15.507 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.647    16.154    L_reg/i__carry__1_i_15_n_0
    SLICE_X37Y61         LUT5 (Prop_lut5_I3_O)        0.150    16.304 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           1.027    17.331    L_reg/i__carry__1_i_9_n_0
    SLICE_X36Y60         LUT5 (Prop_lut5_I4_O)        0.354    17.685 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.828    18.513    L_reg/i__carry_i_19_n_0
    SLICE_X36Y59         LUT3 (Prop_lut3_I0_O)        0.354    18.867 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.981    19.848    L_reg/i__carry_i_11_n_0
    SLICE_X41Y58         LUT2 (Prop_lut2_I1_O)        0.326    20.174 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.620    20.794    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X39Y59         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.301 r  aseg_driver/decimal_renderer/L_5fe7ee4f_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.301    aseg_driver/decimal_renderer/L_5fe7ee4f_remainder0_inferred__0/i__carry_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.415 r  aseg_driver/decimal_renderer/L_5fe7ee4f_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.415    aseg_driver/decimal_renderer/L_5fe7ee4f_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.654 r  aseg_driver/decimal_renderer/L_5fe7ee4f_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.844    22.498    L_reg/L_5fe7ee4f_remainder0_inferred__1/i__carry__2[2]
    SLICE_X43Y61         LUT5 (Prop_lut5_I1_O)        0.302    22.800 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.940    23.740    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X43Y60         LUT5 (Prop_lut5_I0_O)        0.124    23.864 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.861    24.725    aseg_driver/decimal_renderer/L_5fe7ee4f_remainder0_inferred__0/i__carry__0_0
    SLICE_X45Y58         LUT2 (Prop_lut2_I0_O)        0.124    24.849 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.832    25.681    L_reg/i__carry_i_13_0
    SLICE_X44Y58         LUT5 (Prop_lut5_I0_O)        0.152    25.833 r  L_reg/i__carry_i_23/O
                         net (fo=1, routed)           0.441    26.274    L_reg/i__carry_i_23_n_0
    SLICE_X44Y58         LUT6 (Prop_lut6_I0_O)        0.326    26.600 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.503    27.103    L_reg/i__carry_i_13_n_0
    SLICE_X44Y58         LUT3 (Prop_lut3_I1_O)        0.119    27.222 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.962    28.184    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X42Y58         LUT5 (Prop_lut5_I0_O)        0.332    28.516 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.516    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X42Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.049 r  aseg_driver/decimal_renderer/L_5fe7ee4f_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.049    aseg_driver/decimal_renderer/L_5fe7ee4f_remainder0_inferred__1/i__carry_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.166 r  aseg_driver/decimal_renderer/L_5fe7ee4f_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.166    aseg_driver/decimal_renderer/L_5fe7ee4f_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.385 f  aseg_driver/decimal_renderer/L_5fe7ee4f_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.859    30.244    aseg_driver/decimal_renderer/L_5fe7ee4f_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X43Y60         LUT6 (Prop_lut6_I1_O)        0.295    30.539 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.433    30.972    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X43Y60         LUT6 (Prop_lut6_I1_O)        0.124    31.096 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.594    31.690    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X43Y58         LUT3 (Prop_lut3_I1_O)        0.124    31.814 f  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.676    32.490    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X43Y58         LUT6 (Prop_lut6_I4_O)        0.124    32.614 f  L_reg/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.080    33.694    L_reg/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X48Y58         LUT4 (Prop_lut4_I1_O)        0.124    33.818 r  L_reg/aseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.492    36.310    aseg_OBUF[6]
    L5                   OBUF (Prop_obuf_I_O)         3.494    39.804 r  aseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    39.804    aseg[6]
    L5                                                                r  aseg[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D_buff4_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.711ns  (logic 1.363ns (79.671%)  route 0.348ns (20.329%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.592     1.536    clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  D_buff4_q_reg[2]/Q
                         net (fo=3, routed)           0.348     2.025    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.247 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.247    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.748ns  (logic 1.404ns (80.310%)  route 0.344ns (19.690%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.592     1.536    clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.128     1.664 r  D_buff4_q_reg[3]/Q
                         net (fo=2, routed)           0.344     2.008    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.276     3.284 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.284    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.814ns  (logic 1.367ns (75.358%)  route 0.447ns (24.642%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.592     1.536    clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  D_buff4_q_reg[0]/Q
                         net (fo=5, routed)           0.447     2.124    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.349 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.349    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.843ns  (logic 1.409ns (76.429%)  route 0.434ns (23.571%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.592     1.536    clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.128     1.664 r  D_buff4_q_reg[1]/Q
                         net (fo=4, routed)           0.434     2.098    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.281     3.379 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.379    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1491829973[1].cond_butt_sel_desel/D_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.415ns (75.608%)  route 0.457ns (24.392%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.593     1.537    forLoop_idx_0_1491829973[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X65Y55         FDRE                                         r  forLoop_idx_0_1491829973[1].cond_butt_sel_desel/D_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y55         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  forLoop_idx_0_1491829973[1].cond_butt_sel_desel/D_ctr_q_reg[0]/Q
                         net (fo=3, routed)           0.109     1.787    forLoop_idx_0_1491829973[1].cond_butt_sel_desel/D_ctr_q_reg[0]
    SLICE_X64Y55         LUT6 (Prop_lut6_I2_O)        0.045     1.832 r  forLoop_idx_0_1491829973[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=6, routed)           0.347     2.179    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.409 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.409    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.899ns  (logic 1.396ns (73.511%)  route 0.503ns (26.489%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.590     1.534    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y62         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDPE (Prop_fdpe_C_Q)         0.164     1.698 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.503     2.201    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.232     3.433 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.433    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1491829973[0].cond_butt_sel_desel/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.926ns  (logic 1.421ns (73.764%)  route 0.505ns (26.236%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.589     1.533    forLoop_idx_0_1491829973[0].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X63Y63         FDRE                                         r  forLoop_idx_0_1491829973[0].cond_butt_sel_desel/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y63         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  forLoop_idx_0_1491829973[0].cond_butt_sel_desel/D_ctr_q_reg[2]/Q
                         net (fo=3, routed)           0.079     1.753    forLoop_idx_0_1491829973[0].cond_butt_sel_desel/D_ctr_q_reg[2]
    SLICE_X62Y63         LUT6 (Prop_lut6_I4_O)        0.045     1.798 r  forLoop_idx_0_1491829973[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_1/O
                         net (fo=9, routed)           0.426     2.224    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.459 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.459    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matbot[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.121ns  (logic 1.386ns (65.330%)  route 0.735ns (34.670%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.562     1.506    display/clk_IBUF_BUFG
    SLICE_X47Y53         FDRE                                         r  display/D_rgb_data_1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y53         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  display/D_rgb_data_1_q_reg[2]/Q
                         net (fo=1, routed)           0.735     2.382    matbot_OBUF[2]
    H3                   OBUF (Prop_obuf_I_O)         1.245     3.627 r  matbot_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.627    matbot[2]
    H3                                                                r  matbot[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.191ns  (logic 1.369ns (62.481%)  route 0.822ns (37.519%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.562     1.506    display/clk_IBUF_BUFG
    SLICE_X47Y53         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y53         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.822     2.469    matbot_OBUF[0]
    J4                   OBUF (Prop_obuf_I_O)         1.228     3.696 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.696    matbot[0]
    J4                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matbot[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.192ns  (logic 1.383ns (63.096%)  route 0.809ns (36.904%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.563     1.507    display/clk_IBUF_BUFG
    SLICE_X44Y52         FDRE                                         r  display/D_rgb_data_1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y52         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  display/D_rgb_data_1_q_reg[1]/Q
                         net (fo=1, routed)           0.809     2.457    matbot_OBUF[1]
    J3                   OBUF (Prop_obuf_I_O)         1.242     3.699 r  matbot_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.699    matbot[1]
    J3                                                                r  matbot[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_60074119[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.442ns  (logic 1.615ns (36.360%)  route 2.827ns (63.640%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.905ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         1.491     1.491 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           2.287     3.778    forLoop_idx_0_60074119[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y68         LUT1 (Prop_lut1_I0_O)        0.124     3.902 r  forLoop_idx_0_60074119[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__2/O
                         net (fo=1, routed)           0.539     4.442    forLoop_idx_0_60074119[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X64Y67         SRLC32E                                      r  forLoop_idx_0_60074119[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.501     4.905    forLoop_idx_0_60074119[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y67         SRLC32E                                      r  forLoop_idx_0_60074119[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_60074119[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.268ns  (logic 1.625ns (38.071%)  route 2.643ns (61.929%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           2.098     3.599    forLoop_idx_0_60074119[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y68         LUT1 (Prop_lut1_I0_O)        0.124     3.723 r  forLoop_idx_0_60074119[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__1/O
                         net (fo=1, routed)           0.544     4.268    forLoop_idx_0_60074119[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X64Y61         SRLC32E                                      r  forLoop_idx_0_60074119[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.506     4.910    forLoop_idx_0_60074119[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y61         SRLC32E                                      r  forLoop_idx_0_60074119[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.221ns  (logic 1.628ns (38.563%)  route 2.593ns (61.437%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.918     3.422    reset_cond/butt_reset_IBUF
    SLICE_X64Y62         LUT1 (Prop_lut1_I0_O)        0.124     3.546 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.675     4.221    reset_cond/M_reset_cond_in
    SLICE_X65Y62         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.505     4.909    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y62         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.221ns  (logic 1.628ns (38.563%)  route 2.593ns (61.437%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.918     3.422    reset_cond/butt_reset_IBUF
    SLICE_X64Y62         LUT1 (Prop_lut1_I0_O)        0.124     3.546 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.675     4.221    reset_cond/M_reset_cond_in
    SLICE_X64Y62         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.505     4.909    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y62         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.221ns  (logic 1.628ns (38.563%)  route 2.593ns (61.437%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.918     3.422    reset_cond/butt_reset_IBUF
    SLICE_X64Y62         LUT1 (Prop_lut1_I0_O)        0.124     3.546 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.675     4.221    reset_cond/M_reset_cond_in
    SLICE_X64Y62         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.505     4.909    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y62         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.221ns  (logic 1.628ns (38.563%)  route 2.593ns (61.437%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.918     3.422    reset_cond/butt_reset_IBUF
    SLICE_X64Y62         LUT1 (Prop_lut1_I0_O)        0.124     3.546 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.675     4.221    reset_cond/M_reset_cond_in
    SLICE_X64Y62         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.505     4.909    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y62         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.221ns  (logic 1.628ns (38.563%)  route 2.593ns (61.437%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.918     3.422    reset_cond/butt_reset_IBUF
    SLICE_X64Y62         LUT1 (Prop_lut1_I0_O)        0.124     3.546 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.675     4.221    reset_cond/M_reset_cond_in
    SLICE_X64Y62         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.505     4.909    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y62         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_60074119[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.119ns  (logic 1.619ns (39.296%)  route 2.501ns (60.704%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.965     3.460    forLoop_idx_0_60074119[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y68         LUT1 (Prop_lut1_I0_O)        0.124     3.584 r  forLoop_idx_0_60074119[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__3/O
                         net (fo=1, routed)           0.536     4.119    forLoop_idx_0_60074119[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X64Y61         SRLC32E                                      r  forLoop_idx_0_60074119[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.506     4.910    forLoop_idx_0_60074119[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y61         SRLC32E                                      r  forLoop_idx_0_60074119[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.007ns  (logic 1.622ns (40.487%)  route 2.385ns (59.513%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         1.498     1.498 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           2.055     3.553    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X65Y54         LUT1 (Prop_lut1_I0_O)        0.124     3.677 r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29_i_1__5/O
                         net (fo=1, routed)           0.330     4.007    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X64Y53         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.509     4.913    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X64Y53         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_60074119[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.828ns  (logic 1.617ns (42.256%)  route 2.210ns (57.744%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.897ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           1.872     3.365    forLoop_idx_0_60074119[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X62Y73         LUT1 (Prop_lut1_I0_O)        0.124     3.489 r  forLoop_idx_0_60074119[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__4/O
                         net (fo=1, routed)           0.339     3.828    forLoop_idx_0_60074119[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X60Y73         SRLC32E                                      r  forLoop_idx_0_60074119[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.493     4.897    forLoop_idx_0_60074119[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y73         SRLC32E                                      r  forLoop_idx_0_60074119[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1491829973[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.899ns  (logic 0.307ns (34.168%)  route 0.592ns (65.832%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    E1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.420     0.682    forLoop_idx_0_1491829973[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X65Y62         LUT1 (Prop_lut1_I0_O)        0.045     0.727 r  forLoop_idx_0_1491829973[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1__0/O
                         net (fo=1, routed)           0.171     0.899    forLoop_idx_0_1491829973[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X64Y61         SRLC32E                                      r  forLoop_idx_0_1491829973[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.861     2.051    forLoop_idx_0_1491829973[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y61         SRLC32E                                      r  forLoop_idx_0_1491829973[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1491829973[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.965ns  (logic 0.300ns (31.042%)  route 0.666ns (68.958%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    F3                   IBUF (Prop_ibuf_I_O)         0.255     0.255 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.471     0.726    forLoop_idx_0_1491829973[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X65Y68         LUT1 (Prop_lut1_I0_O)        0.045     0.771 r  forLoop_idx_0_1491829973[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1/O
                         net (fo=1, routed)           0.195     0.965    forLoop_idx_0_1491829973[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X64Y61         SRLC32E                                      r  forLoop_idx_0_1491829973[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.861     2.051    forLoop_idx_0_1491829973[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y61         SRLC32E                                      r  forLoop_idx_0_1491829973[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_60074119[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.181ns  (logic 0.306ns (25.912%)  route 0.875ns (74.088%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           0.761     1.022    forLoop_idx_0_60074119[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X62Y73         LUT1 (Prop_lut1_I0_O)        0.045     1.067 r  forLoop_idx_0_60074119[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__4/O
                         net (fo=1, routed)           0.115     1.181    forLoop_idx_0_60074119[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X60Y73         SRLC32E                                      r  forLoop_idx_0_60074119[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.846     2.036    forLoop_idx_0_60074119[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y73         SRLC32E                                      r  forLoop_idx_0_60074119[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.231ns  (logic 0.311ns (25.274%)  route 0.920ns (74.726%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         0.266     0.266 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.811     1.077    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X65Y54         LUT1 (Prop_lut1_I0_O)        0.045     1.122 r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29_i_1__5/O
                         net (fo=1, routed)           0.109     1.231    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X64Y53         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.863     2.053    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X64Y53         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_60074119[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.295ns  (logic 0.307ns (23.737%)  route 0.988ns (76.263%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           0.791     1.053    forLoop_idx_0_60074119[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y68         LUT1 (Prop_lut1_I0_O)        0.045     1.098 r  forLoop_idx_0_60074119[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__3/O
                         net (fo=1, routed)           0.197     1.295    forLoop_idx_0_60074119[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X64Y61         SRLC32E                                      r  forLoop_idx_0_60074119[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.861     2.051    forLoop_idx_0_60074119[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y61         SRLC32E                                      r  forLoop_idx_0_60074119[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_60074119[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.357ns  (logic 0.313ns (23.089%)  route 1.044ns (76.911%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           0.845     1.114    forLoop_idx_0_60074119[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y68         LUT1 (Prop_lut1_I0_O)        0.045     1.159 r  forLoop_idx_0_60074119[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__1/O
                         net (fo=1, routed)           0.198     1.357    forLoop_idx_0_60074119[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X64Y61         SRLC32E                                      r  forLoop_idx_0_60074119[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.861     2.051    forLoop_idx_0_60074119[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y61         SRLC32E                                      r  forLoop_idx_0_60074119[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_60074119[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.398ns  (logic 0.304ns (21.718%)  route 1.095ns (78.282%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         0.259     0.259 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           0.912     1.171    forLoop_idx_0_60074119[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y68         LUT1 (Prop_lut1_I0_O)        0.045     1.216 r  forLoop_idx_0_60074119[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__2/O
                         net (fo=1, routed)           0.182     1.398    forLoop_idx_0_60074119[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X64Y67         SRLC32E                                      r  forLoop_idx_0_60074119[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.855     2.045    forLoop_idx_0_60074119[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y67         SRLC32E                                      r  forLoop_idx_0_60074119[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.412ns  (logic 0.316ns (22.412%)  route 1.095ns (77.588%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.755     1.026    reset_cond/butt_reset_IBUF
    SLICE_X64Y62         LUT1 (Prop_lut1_I0_O)        0.045     1.071 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.340     1.412    reset_cond/M_reset_cond_in
    SLICE_X65Y62         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.859     2.049    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y62         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.412ns  (logic 0.316ns (22.412%)  route 1.095ns (77.588%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.755     1.026    reset_cond/butt_reset_IBUF
    SLICE_X64Y62         LUT1 (Prop_lut1_I0_O)        0.045     1.071 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.340     1.412    reset_cond/M_reset_cond_in
    SLICE_X64Y62         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.859     2.049    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y62         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.412ns  (logic 0.316ns (22.412%)  route 1.095ns (77.588%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.755     1.026    reset_cond/butt_reset_IBUF
    SLICE_X64Y62         LUT1 (Prop_lut1_I0_O)        0.045     1.071 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.340     1.412    reset_cond/M_reset_cond_in
    SLICE_X64Y62         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.859     2.049    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y62         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C





