<a href='D:\Code_Projects\RequirementAnalyzer\RequirementAnalyzer.App\Output\Index.html'>Home</a><h1>SYR_SM_MCU_3_11</h1></br><li>7.10.1.1.23 SYR_SM_MCU_3_11</br></li><li>7.10.1.1.23.1 Description</br></li><li>7.10.1.1.23.1.0-1 Brief description:By intentional access to an unimplemented memory space, check the core exceptional occurrence.
see "66.2.1.3 Error Configuration Register (ERROR)" PAE/RAE bit
The corresponding bit of FCCU_RF_CFGn is set to SW recoverable fault, and it can be confirmed that the corresponding bit of the FCCU_RF_Sn register is set in the generated exception (Transfer Error).
</br></li><li>7.10.1.1.23.1.0-2 Preconditions:</br></li><li>7.10.1.1.23.1.0-3 Trigger:</br></li><li>7.10.1.1.23.1.0-4 Input data:</br></li><li>7.10.1.1.23.1.0-5 Description of behaviour:</br></li><li>7.10.1.1.23.1.0-6 Timing Requirements:</br></li><li>7.10.1.1.23.1.0-7 Output data:</br></li><li>7.10.1.1.23.1.0-8 Postconditions:</br></li><li>7.10.1.1.23.1.0-9 Descriptions of exceptions:</br></li><li>7.10.1.1.23.1.0-10 Dependencies and interactions:</br></li><li>7.10.1.1.23.2 Differences to CRS</br></li><li>7.10.1.1.23.2.0-1 xxx</br></li><li>7.10.1.1.23.3 Questions and Answers</br></li><li>7.10.1.1.23.3.0-1 xxx</br></li>