#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Jul 20 23:23:26 2023
# Process ID: 72304
# Current directory: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado
# Command line: vivado
# Log file: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/vivado.log
# Journal file: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/vivado.jou
# Running On: binhkieudo-asus, OS: Linux, CPU Frequency: 1400.000 MHz, CPU Physical cores: 16, Host memory: 33036 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.2/data/ip'.
update_compile_order -fileset sources_1
close [ open /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.srcs/sources_1/new/debug_dtm.v w ]
add_files /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.srcs/sources_1/new/debug_dtm.v
update_compile_order -fileset sources_1
close [ open /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.srcs/sources_1/new/debug_dm.v w ]
add_files /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.srcs/sources_1/new/debug_dm.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.srcs/sources_1/new/spi_master.v w ]
add_files /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.srcs/sources_1/new/spi_master.v
update_compile_order -fileset sources_1
close [ open /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.srcs/sources_1/new/flash_controller.v w ]
add_files /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.srcs/sources_1/new/flash_controller.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.srcs/utils_1/imports/synth_1/servix.dcp with file /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.runs/synth_1/servant.dcp
launch_runs synth_1 -jobs 16
[Fri Jul 21 02:41:22 2023] Launched synth_1...
Run output will be captured here: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.runs/synth_1/runme.log
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.srcs/sources_1/new/dm_param.vh w ]
add_files /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.srcs/sources_1/new/dm_param.vh
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.srcs/sources_1/new/dm_param.vh] -no_script -reset -force -quiet
remove_files  /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.srcs/sources_1/new/dm_param.vh
file delete -force /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.srcs/sources_1/new/dm_param.vh
close [ open /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.srcs/sources_1/new/dm_param.vh w ]
add_files /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.srcs/sources_1/new/dm_param.vh
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 16
[Fri Jul 21 02:46:52 2023] Launched synth_1...
Run output will be captured here: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 16
[Fri Jul 21 02:48:16 2023] Launched synth_1...
Run output will be captured here: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7vx485tffg1157-1
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 9869.637 ; gain = 0.000 ; free physical = 18453 ; free virtual = 26169
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/data/nexys_a7.xdc]
WARNING: [Vivado 12-584] No ports matched 'i_clk'. [/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/data/nexys_a7.xdc:1]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/data/nexys_a7.xdc:1]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-69] Command failed: 'D4' is not a valid site or package pin name. [/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/data/nexys_a7.xdc:2]
WARNING: [Vivado 12-584] No ports matched 'i_clk'. [/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/data/nexys_a7.xdc:4]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports i_clk]'. [/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/data/nexys_a7.xdc:4]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/src/servant_1.2.1/data/nexys_a7.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 10007.320 ; gain = 0.000 ; free physical = 18361 ; free virtual = 26078
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 10289.625 ; gain = 824.141 ; free physical = 18193 ; free virtual = 25909
report_utilization -name utilization_1
close_design
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.srcs/utils_1/imports/synth_1/servix.dcp with file /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.runs/synth_1/servant.dcp
launch_runs synth_1 -jobs 16
[Fri Jul 21 03:08:53 2023] Launched synth_1...
Run output will be captured here: /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.sim/sim_1/behav/questa'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-Questa-47] Finding simulator installation...
INFO: [USF-Questa-49] Using simulator executables from '/opt/Questa/questasim/linux_x86_64'
INFO: [SIM-utils-72] Using boost library from '/opt/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-Questa-7] Finding pre-compiled libraries...
INFO: [USF_Questa-11] File '/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/modelsim.ini' copied to run dir:'/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.sim/sim_1/behav/questa'
INFO: [SIM-utils-80] Simulation library compiled with '7.4.0' version ('/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa)
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-Questa-107] Finding global include files...
INFO: [USF-Questa-108] Finding include directories and verilog header directory paths...
INFO: [USF-Questa-109] Fetching design files from 'sim_1'...
INFO: [USF-Questa-2] Questa::Compile design
INFO: [USF-Questa-15] Creating automatic 'do' files...
INFO: [USF-Questa-69] Executing 'COMPILE and ANALYZE' step in '/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.sim/sim_1/behav/questa'
** Warning: (vlib-34) Library already exists at "questa_lib/work".
Errors: 0, Warnings: 1
** Warning: (vlib-34) Library already exists at "questa_lib/msim".
Errors: 0, Warnings: 1
** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
Errors: 0, Warnings: 1
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 03:09:58 on Jul 21,2023
vlog -64 -incr -mfcu -work xil_defaultlib "+incdir+../../../../" "+incdir+../../../../servant_1.2.1.srcs/sources_1/new" ../../../../servant_1.2.1.srcs/sources_1/new/debug_dm.v ../../../../servant_1.2.1.srcs/sources_1/new/debug_dtm.v ../../../../servant_1.2.1.srcs/sources_1/new/flash_controller.v ../../../../../src/serv_1.2.1/rtl/serv_alu.v ../../../../../src/serv_1.2.1/rtl/serv_bufreg.v ../../../../../src/serv_1.2.1/rtl/serv_bufreg2.v ../../../../../src/serv_1.2.1/rtl/serv_csr.v ../../../../../src/serv_1.2.1/rtl/serv_ctrl.v ../../../../../src/serv_1.2.1/rtl/serv_decode.v ../../../../../src/serv_1.2.1/rtl/serv_immdec.v ../../../../../src/serv_1.2.1/rtl/serv_mem_if.v ../../../../../src/serv_1.2.1/rtl/serv_rf_if.v ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v ../../../../../src/serv_1.2.1/rtl/serv_rf_ram_if.v ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v ../../../../../src/serv_1.2.1/rtl/serv_state.v ../../../../../src/serv_1.2.1/rtl/serv_top.v ../../../../../src/servant_1.2.1/servant/servant.v ../../../../../src/servant_1.2.1/servant/servant_arbiter.v ../../../../../src/servant_1.2.1/servant/servant_gpio.v ../../../../../src/servant_1.2.1/servant/servant_mux.v ../../../../../src/servant_1.2.1/servant/servant_ram.v ../../../../../src/servant_1.2.1/servant/servant_timer.v ../../../../servant_1.2.1.srcs/sources_1/new/spi_master.v 
** Error: ** while parsing file included at ../../../../servant_1.2.1.srcs/sources_1/new/debug_dm.v(22)
** at ../../../../servant_1.2.1.srcs/sources_1/new/dm_param.vh(3): (vlog-2155) Global declarations are illegal in Verilog 2001 syntax.
** Error: ../../../../servant_1.2.1.srcs/sources_1/new/debug_dm.v(146): (vlog-2730) Undefined variable: 'DMI_ADDR_COMMAND'.
** Error: ../../../../servant_1.2.1.srcs/sources_1/new/debug_dm.v(181): (vlog-2730) Undefined variable: 'DMI_OP_WRITE'.
** Error: ../../../../servant_1.2.1.srcs/sources_1/new/debug_dm.v(182): (vlog-2730) Undefined variable: 'DMI_OP_READ'.
** Error: ../../../../servant_1.2.1.srcs/sources_1/new/debug_dm.v(191): (vlog-2730) Undefined variable: 'INSTR_SW'.
** Error: ../../../../servant_1.2.1.srcs/sources_1/new/debug_dm.v(202): (vlog-2730) Undefined variable: 'DM_DATAADDR'.
** Error: ../../../../servant_1.2.1.srcs/sources_1/new/debug_dm.v(211): (vlog-2730) Undefined variable: 'INSTR_LW'.
** Error: ../../../../servant_1.2.1.srcs/sources_1/new/debug_dm.v(215): (vlog-2730) Undefined variable: 'INSTR_NOP'.
** Error: ../../../../servant_1.2.1.srcs/sources_1/new/debug_dm.v(313): (vlog-2730) Undefined variable: 'DMI_ADDR_DMCONTROL'.
** Error: ../../../../servant_1.2.1.srcs/sources_1/new/debug_dm.v(323): (vlog-2730) Undefined variable: 'DMI_ADDR_ABSTRACTS'.
** Error: ../../../../servant_1.2.1.srcs/sources_1/new/debug_dm.v(325): (vlog-2730) Undefined variable: 'DMI_ADDR_ABSRACTAUTO'.
** Error: ../../../../servant_1.2.1.srcs/sources_1/new/debug_dm.v(326): (vlog-2730) Undefined variable: 'DMI_ADDR_DATA0'.
** Error: ../../../../servant_1.2.1.srcs/sources_1/new/debug_dm.v(327): (vlog-2730) Undefined variable: 'DMI_ADDR_PROGBUF0'.
** Error: ../../../../servant_1.2.1.srcs/sources_1/new/debug_dm.v(328): (vlog-2730) Undefined variable: 'DMI_ADDR_PROGBUF1'.
** Error: ../../../../servant_1.2.1.srcs/sources_1/new/debug_dm.v(378): (vlog-2730) Undefined variable: 'INSTR_EBREAK'.
** Error: ../../../../servant_1.2.1.srcs/sources_1/new/debug_dm.v(391): (vlog-2730) Undefined variable: 'DMI_ADDR_DMSTATUS'.
** Error: ../../../../servant_1.2.1.srcs/sources_1/new/debug_dm.v(430): (vlog-2730) Undefined variable: 'DMI_ADDR_HARTINFO'.
** Error: ../../../../servant_1.2.1.srcs/sources_1/new/debug_dm.v(433): (vlog-2730) Undefined variable: 'DM_NSCRATCH'.
** Error: ../../../../servant_1.2.1.srcs/sources_1/new/debug_dm.v(435): (vlog-2730) Undefined variable: 'DM_DATAACCESS'.
** Error: ../../../../servant_1.2.1.srcs/sources_1/new/debug_dm.v(436): (vlog-2730) Undefined variable: 'DM_DATASIZE'.
** Error: ../../../../servant_1.2.1.srcs/sources_1/new/debug_dm.v(480): (vlog-2730) Undefined variable: 'HI_ABB'.
** Error: ../../../../servant_1.2.1.srcs/sources_1/new/debug_dm.v(480): (vlog-2730) Undefined variable: 'LO_ABB'.
** Error: ../../../../servant_1.2.1.srcs/sources_1/new/debug_dm.v(480): (vlog-2730) Undefined variable: 'DM_BASE'.
End time: 03:09:59 on Jul 21,2023, Elapsed time: 0:00:01
Errors: 23, Warnings: 0
INFO: [USF-Questa-69] 'compile' step finished in '1' seconds
INFO: [USF-Questa-99] Step results log file:'/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.sim/sim_1/behav/questa/compile.log'
ERROR: [USF-Questa-70] 'compile' step failed with error(s). Please check the Tcl console output or '/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.sim/sim_1/behav/questa/compile.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.sim/sim_1/behav/questa'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-Questa-47] Finding simulator installation...
INFO: [USF-Questa-49] Using simulator executables from '/opt/Questa/questasim/linux_x86_64'
INFO: [SIM-utils-72] Using boost library from '/opt/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-Questa-7] Finding pre-compiled libraries...
INFO: [USF_Questa-11] File '/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/modelsim.ini' copied to run dir:'/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.sim/sim_1/behav/questa'
INFO: [SIM-utils-80] Simulation library compiled with '7.4.0' version ('/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa)
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-Questa-107] Finding global include files...
INFO: [USF-Questa-108] Finding include directories and verilog header directory paths...
INFO: [USF-Questa-109] Fetching design files from 'sim_1'...
INFO: [USF-Questa-2] Questa::Compile design
INFO: [USF-Questa-15] Creating automatic 'do' files...
INFO: [USF-Questa-69] Executing 'COMPILE and ANALYZE' step in '/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.sim/sim_1/behav/questa'
** Warning: (vlib-34) Library already exists at "questa_lib/work".
Errors: 0, Warnings: 1
** Warning: (vlib-34) Library already exists at "questa_lib/msim".
Errors: 0, Warnings: 1
** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
Errors: 0, Warnings: 1
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 03:11:44 on Jul 21,2023
vlog -64 -incr -mfcu -work xil_defaultlib "+incdir+../../../../" "+incdir+../../../../servant_1.2.1.srcs/sources_1/new" ../../../../servant_1.2.1.srcs/sources_1/new/debug_dm.v ../../../../servant_1.2.1.srcs/sources_1/new/debug_dtm.v ../../../../servant_1.2.1.srcs/sources_1/new/flash_controller.v ../../../../../src/serv_1.2.1/rtl/serv_alu.v ../../../../../src/serv_1.2.1/rtl/serv_bufreg.v ../../../../../src/serv_1.2.1/rtl/serv_bufreg2.v ../../../../../src/serv_1.2.1/rtl/serv_csr.v ../../../../../src/serv_1.2.1/rtl/serv_ctrl.v ../../../../../src/serv_1.2.1/rtl/serv_decode.v ../../../../../src/serv_1.2.1/rtl/serv_immdec.v ../../../../../src/serv_1.2.1/rtl/serv_mem_if.v ../../../../../src/serv_1.2.1/rtl/serv_rf_if.v ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v ../../../../../src/serv_1.2.1/rtl/serv_rf_ram_if.v ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v ../../../../../src/serv_1.2.1/rtl/serv_state.v ../../../../../src/serv_1.2.1/rtl/serv_top.v ../../../../../src/servant_1.2.1/servant/servant.v ../../../../../src/servant_1.2.1/servant/servant_arbiter.v ../../../../../src/servant_1.2.1/servant/servant_gpio.v ../../../../../src/servant_1.2.1/servant/servant_mux.v ../../../../../src/servant_1.2.1/servant/servant_ram.v ../../../../../src/servant_1.2.1/servant/servant_timer.v ../../../../servant_1.2.1.srcs/sources_1/new/spi_master.v 
-- Compiling module debug_dm
-- Skipping module debug_dtm
-- Skipping module flash_controller
-- Skipping module serv_alu
-- Skipping module serv_bufreg
-- Skipping module serv_bufreg2
-- Skipping module serv_csr
-- Skipping module serv_ctrl
-- Skipping module serv_decode
-- Skipping module serv_immdec
-- Skipping module serv_mem_if
-- Skipping module serv_rf_if
-- Skipping module serv_rf_ram
-- Skipping module serv_rf_ram_if
-- Skipping module serv_rf_top
-- Skipping module serv_state
-- Skipping module serv_top
-- Skipping module servant
-- Skipping module servant_arbiter
-- Skipping module servant_gpio
-- Skipping module servant_mux
-- Skipping module servant_ram
-- Skipping module servant_timer
-- Skipping module spi_master

Top level modules:
	servant
End time: 03:11:45 on Jul 21,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 03:11:45 on Jul 21,2023
vlog -64 -incr -mfcu -sv -work xil_defaultlib "+incdir+../../../../" "+incdir+../../../../servant_1.2.1.srcs/sources_1/new" ../../../../servant_1.2.1.srcs/sim_1/new/tb.sv 
-- Skipping module tb

Top level modules:
	tb
End time: 03:11:45 on Jul 21,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 03:11:45 on Jul 21,2023
vlog -work xil_defaultlib glbl.v 
-- Compiling module glbl

Top level modules:
	glbl
End time: 03:11:45 on Jul 21,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
INFO: [USF-Questa-69] 'compile' step finished in '1' seconds
INFO: [USF-Questa-3] Questa::Elaborate design
INFO: [USF-Questa-69] Executing 'ELABORATE' step in '/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.sim/sim_1/behav/questa'
QuestaSim-64 vopt 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 03:11:45 on Jul 21,2023
vopt "+acc=npr" -suppress 10016 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -work xil_defaultlib xil_defaultlib.tb xil_defaultlib.glbl -o tb_opt 

Top level modules:
	tb
	glbl

Analyzing design...
-- Loading module tb
-- Loading module glbl
-- Loading module servant
** Error (suppressible): ../../../../../../../../../../Public/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.srcs/sim_1/new/tb.sv(31): (vopt-2247) The implicit port connection (.*) did not find a matching port, net, variable or interface instance for port 'i_jtag_trst'.
** Error (suppressible): ../../../../../../../../../../Public/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.srcs/sim_1/new/tb.sv(31): (vopt-2247) The implicit port connection (.*) did not find a matching port, net, variable or interface instance for port 'i_jtag_tck'.
** Error (suppressible): ../../../../../../../../../../Public/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.srcs/sim_1/new/tb.sv(31): (vopt-2247) The implicit port connection (.*) did not find a matching port, net, variable or interface instance for port 'i_jtag_tdi'.
** Error (suppressible): ../../../../../../../../../../Public/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.srcs/sim_1/new/tb.sv(31): (vopt-2247) The implicit port connection (.*) did not find a matching port, net, variable or interface instance for port 'o_jtag_tdo'.
** Error (suppressible): ../../../../../../../../../../Public/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.srcs/sim_1/new/tb.sv(31): (vopt-2247) The implicit port connection (.*) did not find a matching port, net, variable or interface instance for port 'i_jtag_tms'.
** Error (suppressible): ../../../../../../../../../../Public/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.srcs/sim_1/new/tb.sv(31): (vopt-2247) The implicit port connection (.*) did not find a matching port, net, variable or interface instance for port 'o_flash_SCK'.
** Error (suppressible): ../../../../../../../../../../Public/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.srcs/sim_1/new/tb.sv(31): (vopt-2247) The implicit port connection (.*) did not find a matching port, net, variable or interface instance for port 'o_flash_CSn'.
** Error (suppressible): ../../../../../../../../../../Public/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.srcs/sim_1/new/tb.sv(31): (vopt-2247) The implicit port connection (.*) did not find a matching port, net, variable or interface instance for port 'o_flash_MOSI'.
** Error (suppressible): ../../../../../../../../../../Public/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.srcs/sim_1/new/tb.sv(31): (vopt-2247) The implicit port connection (.*) did not find a matching port, net, variable or interface instance for port 'i_flash_MISO'.
-- Loading module servant_arbiter
-- Loading module servant_mux
-- Loading module servant_ram
-- Loading module servant_timer
-- Loading module servant_gpio
-- Loading module serv_rf_top
-- Loading module serv_top
-- Loading module serv_state
-- Loading module serv_decode
-- Loading module serv_immdec
-- Loading module serv_bufreg
-- Loading module serv_bufreg2
-- Loading module serv_ctrl
-- Loading module serv_alu
-- Loading module serv_rf_if
-- Loading module serv_mem_if
-- Loading module serv_csr
-- Loading module serv_rf_ram_if
-- Loading module serv_rf_ram
-- Loading module flash_controller
-- Loading module spi_master
-- Loading module debug_dtm
-- Loading module debug_dm
Optimization failed
End time: 03:11:45 on Jul 21,2023, Elapsed time: 0:00:00
Errors: 9, Warnings: 0
INFO: [USF-Questa-69] 'elaborate' step finished in '0' seconds
ERROR: [USF-Questa-70] 'elaborate' step failed with error(s) while executing '/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.sim/sim_1/behav/questa/elaborate.sh' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.sim/sim_1/behav/questa'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-Questa-47] Finding simulator installation...
INFO: [USF-Questa-49] Using simulator executables from '/opt/Questa/questasim/linux_x86_64'
INFO: [SIM-utils-72] Using boost library from '/opt/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-Questa-7] Finding pre-compiled libraries...
INFO: [USF_Questa-11] File '/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/modelsim.ini' copied to run dir:'/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.sim/sim_1/behav/questa'
INFO: [SIM-utils-80] Simulation library compiled with '7.4.0' version ('/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa)
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-Questa-107] Finding global include files...
INFO: [USF-Questa-108] Finding include directories and verilog header directory paths...
INFO: [USF-Questa-109] Fetching design files from 'sim_1'...
INFO: [USF-Questa-2] Questa::Compile design
INFO: [USF-Questa-15] Creating automatic 'do' files...
INFO: [USF-Questa-69] Executing 'COMPILE and ANALYZE' step in '/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.sim/sim_1/behav/questa'
** Warning: (vlib-34) Library already exists at "questa_lib/work".
Errors: 0, Warnings: 1
** Warning: (vlib-34) Library already exists at "questa_lib/msim".
Errors: 0, Warnings: 1
** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
Errors: 0, Warnings: 1
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 03:15:57 on Jul 21,2023
vlog -64 -incr -mfcu -work xil_defaultlib "+incdir+../../../../" "+incdir+../../../../servant_1.2.1.srcs/sources_1/new" ../../../../servant_1.2.1.srcs/sources_1/new/debug_dm.v ../../../../servant_1.2.1.srcs/sources_1/new/debug_dtm.v ../../../../servant_1.2.1.srcs/sources_1/new/flash_controller.v ../../../../../src/serv_1.2.1/rtl/serv_alu.v ../../../../../src/serv_1.2.1/rtl/serv_bufreg.v ../../../../../src/serv_1.2.1/rtl/serv_bufreg2.v ../../../../../src/serv_1.2.1/rtl/serv_csr.v ../../../../../src/serv_1.2.1/rtl/serv_ctrl.v ../../../../../src/serv_1.2.1/rtl/serv_decode.v ../../../../../src/serv_1.2.1/rtl/serv_immdec.v ../../../../../src/serv_1.2.1/rtl/serv_mem_if.v ../../../../../src/serv_1.2.1/rtl/serv_rf_if.v ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v ../../../../../src/serv_1.2.1/rtl/serv_rf_ram_if.v ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v ../../../../../src/serv_1.2.1/rtl/serv_state.v ../../../../../src/serv_1.2.1/rtl/serv_top.v ../../../../../src/servant_1.2.1/servant/servant.v ../../../../../src/servant_1.2.1/servant/servant_arbiter.v ../../../../../src/servant_1.2.1/servant/servant_gpio.v ../../../../../src/servant_1.2.1/servant/servant_mux.v ../../../../../src/servant_1.2.1/servant/servant_ram.v ../../../../../src/servant_1.2.1/servant/servant_timer.v ../../../../servant_1.2.1.srcs/sources_1/new/spi_master.v 
-- Skipping module debug_dm
-- Skipping module debug_dtm
-- Skipping module flash_controller
-- Skipping module serv_alu
-- Skipping module serv_bufreg
-- Skipping module serv_bufreg2
-- Skipping module serv_csr
-- Skipping module serv_ctrl
-- Skipping module serv_decode
-- Skipping module serv_immdec
-- Skipping module serv_mem_if
-- Skipping module serv_rf_if
-- Skipping module serv_rf_ram
-- Skipping module serv_rf_ram_if
-- Skipping module serv_rf_top
-- Skipping module serv_state
-- Skipping module serv_top
-- Skipping module servant
-- Skipping module servant_arbiter
-- Skipping module servant_gpio
-- Skipping module servant_mux
-- Skipping module servant_ram
-- Skipping module servant_timer
-- Skipping module spi_master

Top level modules:
	servant
End time: 03:15:58 on Jul 21,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 03:15:58 on Jul 21,2023
vlog -64 -incr -mfcu -sv -work xil_defaultlib "+incdir+../../../../" "+incdir+../../../../servant_1.2.1.srcs/sources_1/new" ../../../../servant_1.2.1.srcs/sim_1/new/tb.sv 
-- Compiling module tb

Top level modules:
	tb
End time: 03:15:58 on Jul 21,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 03:15:58 on Jul 21,2023
vlog -work xil_defaultlib glbl.v 
-- Compiling module glbl

Top level modules:
	glbl
End time: 03:15:58 on Jul 21,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
INFO: [USF-Questa-69] 'compile' step finished in '1' seconds
INFO: [USF-Questa-3] Questa::Elaborate design
INFO: [USF-Questa-69] Executing 'ELABORATE' step in '/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.sim/sim_1/behav/questa'
QuestaSim-64 vopt 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 03:15:58 on Jul 21,2023
vopt "+acc=npr" -suppress 10016 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -work xil_defaultlib xil_defaultlib.tb xil_defaultlib.glbl -o tb_opt 

Top level modules:
	tb
	glbl

Analyzing design...
-- Loading module tb
-- Loading module glbl
-- Loading module servant
-- Loading module servant_arbiter
-- Loading module servant_mux
-- Loading module servant_ram
-- Loading module servant_timer
-- Loading module servant_gpio
-- Loading module serv_rf_top
-- Loading module serv_top
-- Loading module serv_state
-- Loading module serv_decode
-- Loading module serv_immdec
-- Loading module serv_bufreg
-- Loading module serv_bufreg2
-- Loading module serv_ctrl
-- Loading module serv_alu
-- Loading module serv_rf_if
-- Loading module serv_mem_if
-- Loading module serv_csr
-- Loading module serv_rf_ram_if
-- Loading module serv_rf_ram
-- Loading module flash_controller
-- Loading module spi_master
-- Loading module debug_dtm
-- Loading module debug_dm
Optimizing 26 design-units (inlining 0/26 module instances):
-- Optimizing module debug_dm(fast)
-- Optimizing module serv_decode(fast)
-- Optimizing module debug_dtm(fast)
-- Optimizing module serv_top(fast)
** Warning: ../../../../../src/serv_1.2.1/rtl/serv_top.v(224): (vopt-2685) [TFMPC] - Too few port connections for 'decode'.  Expected 57, found 56.
** Warning: ../../../../../src/serv_1.2.1/rtl/serv_top.v(224): (vopt-2718) [TFMPC] - Missing connection for port 'o_ext_funct3'.
-- Optimizing module flash_controller(fast)
-- Optimizing module serv_state(fast)
-- Optimizing module serv_rf_ram_if(fast)
-- Optimizing module serv_immdec(fast)
-- Optimizing module serv_csr(fast)
-- Optimizing module spi_master(fast)
-- Optimizing module servant(fast)
-- Optimizing module serv_rf_if(fast)
-- Optimizing module serv_ctrl(fast)
-- Optimizing module servant_ram(fast)
-- Optimizing module serv_rf_top(fast)
-- Optimizing module servant_mux(fast)
-- Optimizing module servant_arbiter(fast)
-- Optimizing module serv_mem_if(fast)
-- Optimizing module serv_alu(fast)
-- Optimizing module serv_bufreg2(fast)
-- Optimizing module serv_bufreg(fast)
-- Optimizing module serv_rf_ram(fast)
-- Optimizing module glbl(fast)
-- Optimizing module servant_timer(fast)
-- Optimizing module tb(fast)
-- Optimizing module servant_gpio(fast)
Optimized design name is tb_opt
End time: 03:15:58 on Jul 21,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 2
INFO: [USF-Questa-69] 'elaborate' step finished in '0' seconds
INFO: [USF-Questa-4] Questa::Simulate design
INFO: [USF-Questa-69] Executing 'SIMULATE' step in '/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.sim/sim_1/behav/questa'
Program launched (PID=101487)
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jul 21 05:50:11 2023...
