set ::env(DESIGN_NAME) alu
set ::env(VERILOG_FILES) "$::env(DESIGN_DIR)/src/alu.v"
set ::env(CLOCK_PORT) "clk"
set ::env(CLOCK_PERIOD) "10"

