--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml IO_Handler_Top.twx IO_Handler_Top.ncd -o IO_Handler_Top.twr
IO_Handler_Top.pcf -ucf mojo.ucf

Design file:              IO_Handler_Top.ncd
Physical constraint file: IO_Handler_Top.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK = PERIOD TIMEGRP "CLK" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 90 paths analyzed, 21 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.370ns.
--------------------------------------------------------------------------------

Paths for end point FSM/serr (SLICE_X13Y31.CE), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.630ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FSM/serr (FF)
  Destination:          FSM/serr (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.335ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: FSM/serr to FSM/serr
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y31.CQ      Tcko                  0.391   FSM/serr
                                                       FSM/serr
    SLICE_X13Y31.D1      net (fanout=8)        0.492   FSM/serr
    SLICE_X13Y31.D       Tilo                  0.259   FSM/serr
                                                       FSM/GND_6_o_state[7]_equal_49_o<7>11
    SLICE_X13Y31.A2      net (fanout=5)        1.804   FSM/GND_6_o_state[7]_equal_49_o<7>1
    SLICE_X13Y31.A       Tilo                  0.259   FSM/serr
                                                       FSM/GND_6_o_state[7]_equal_49_o<7>1
    SLICE_X13Y31.B3      net (fanout=4)        0.977   FSM/GND_6_o_state[7]_equal_49_o
    SLICE_X13Y31.BMUX    Tilo                  0.313   FSM/serr
                                                       FSM/_n0383_inv1
    SLICE_X13Y31.CE      net (fanout=1)        0.500   FSM/_n0383_inv
    SLICE_X13Y31.CLK     Tceck                 0.340   FSM/serr
                                                       FSM/serr
    -------------------------------------------------  ---------------------------
    Total                                      5.335ns (1.562ns logic, 3.773ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.058ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FSM/n_state_3 (FF)
  Destination:          FSM/serr (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.895ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.243 - 0.255)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: FSM/n_state_3 to FSM/serr
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y30.AQ      Tcko                  0.391   FSM/n_state_3
                                                       FSM/n_state_3
    SLICE_X15Y30.B2      net (fanout=4)        0.760   FSM/n_state_3
    SLICE_X15Y30.B       Tilo                  0.259   FSM/n_state_3
                                                       FSM/Mxor_state<7:1>_2_xo<0>1
    SLICE_X13Y31.A1      net (fanout=7)        1.096   state_out_3_OBUF
    SLICE_X13Y31.A       Tilo                  0.259   FSM/serr
                                                       FSM/GND_6_o_state[7]_equal_49_o<7>1
    SLICE_X13Y31.B3      net (fanout=4)        0.977   FSM/GND_6_o_state[7]_equal_49_o
    SLICE_X13Y31.BMUX    Tilo                  0.313   FSM/serr
                                                       FSM/_n0383_inv1
    SLICE_X13Y31.CE      net (fanout=1)        0.500   FSM/_n0383_inv
    SLICE_X13Y31.CLK     Tceck                 0.340   FSM/serr
                                                       FSM/serr
    -------------------------------------------------  ---------------------------
    Total                                      4.895ns (1.562ns logic, 3.333ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.115ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FSM/s_state_3 (FF)
  Destination:          FSM/serr (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.843ns (Levels of Logic = 3)
  Clock Path Skew:      -0.007ns (0.155 - 0.162)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: FSM/s_state_3 to FSM/serr
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y29.AQ      Tcko                  0.447   FSM/s_state_3
                                                       FSM/s_state_3
    SLICE_X15Y30.B1      net (fanout=4)        0.652   FSM/s_state_3
    SLICE_X15Y30.B       Tilo                  0.259   FSM/n_state_3
                                                       FSM/Mxor_state<7:1>_2_xo<0>1
    SLICE_X13Y31.A1      net (fanout=7)        1.096   state_out_3_OBUF
    SLICE_X13Y31.A       Tilo                  0.259   FSM/serr
                                                       FSM/GND_6_o_state[7]_equal_49_o<7>1
    SLICE_X13Y31.B3      net (fanout=4)        0.977   FSM/GND_6_o_state[7]_equal_49_o
    SLICE_X13Y31.BMUX    Tilo                  0.313   FSM/serr
                                                       FSM/_n0383_inv1
    SLICE_X13Y31.CE      net (fanout=1)        0.500   FSM/_n0383_inv
    SLICE_X13Y31.CLK     Tceck                 0.340   FSM/serr
                                                       FSM/serr
    -------------------------------------------------  ---------------------------
    Total                                      4.843ns (1.618ns logic, 3.225ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------

Paths for end point FSM/err_type (SLICE_X12Y31.CE), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.899ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FSM/serr (FF)
  Destination:          FSM/err_type (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.057ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.155 - 0.164)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: FSM/serr to FSM/err_type
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y31.CQ      Tcko                  0.391   FSM/serr
                                                       FSM/serr
    SLICE_X13Y31.D1      net (fanout=8)        0.492   FSM/serr
    SLICE_X13Y31.D       Tilo                  0.259   FSM/serr
                                                       FSM/GND_6_o_state[7]_equal_49_o<7>11
    SLICE_X13Y31.A2      net (fanout=5)        1.804   FSM/GND_6_o_state[7]_equal_49_o<7>1
    SLICE_X13Y31.A       Tilo                  0.259   FSM/serr
                                                       FSM/GND_6_o_state[7]_equal_49_o<7>1
    SLICE_X13Y31.B3      net (fanout=4)        0.977   FSM/GND_6_o_state[7]_equal_49_o
    SLICE_X13Y31.B       Tilo                  0.259   FSM/serr
                                                       FSM/_n0386_inv1
    SLICE_X12Y31.CE      net (fanout=1)        0.285   FSM/_n0386_inv
    SLICE_X12Y31.CLK     Tceck                 0.331   FSM/err_type
                                                       FSM/err_type
    -------------------------------------------------  ---------------------------
    Total                                      5.057ns (1.499ns logic, 3.558ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.336ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FSM/n_state_3 (FF)
  Destination:          FSM/err_type (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.617ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.243 - 0.255)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: FSM/n_state_3 to FSM/err_type
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y30.AQ      Tcko                  0.391   FSM/n_state_3
                                                       FSM/n_state_3
    SLICE_X15Y30.B2      net (fanout=4)        0.760   FSM/n_state_3
    SLICE_X15Y30.B       Tilo                  0.259   FSM/n_state_3
                                                       FSM/Mxor_state<7:1>_2_xo<0>1
    SLICE_X13Y31.A1      net (fanout=7)        1.096   state_out_3_OBUF
    SLICE_X13Y31.A       Tilo                  0.259   FSM/serr
                                                       FSM/GND_6_o_state[7]_equal_49_o<7>1
    SLICE_X13Y31.B3      net (fanout=4)        0.977   FSM/GND_6_o_state[7]_equal_49_o
    SLICE_X13Y31.B       Tilo                  0.259   FSM/serr
                                                       FSM/_n0386_inv1
    SLICE_X12Y31.CE      net (fanout=1)        0.285   FSM/_n0386_inv
    SLICE_X12Y31.CLK     Tceck                 0.331   FSM/err_type
                                                       FSM/err_type
    -------------------------------------------------  ---------------------------
    Total                                      4.617ns (1.499ns logic, 3.118ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.393ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FSM/s_state_3 (FF)
  Destination:          FSM/err_type (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.565ns (Levels of Logic = 3)
  Clock Path Skew:      -0.007ns (0.155 - 0.162)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: FSM/s_state_3 to FSM/err_type
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y29.AQ      Tcko                  0.447   FSM/s_state_3
                                                       FSM/s_state_3
    SLICE_X15Y30.B1      net (fanout=4)        0.652   FSM/s_state_3
    SLICE_X15Y30.B       Tilo                  0.259   FSM/n_state_3
                                                       FSM/Mxor_state<7:1>_2_xo<0>1
    SLICE_X13Y31.A1      net (fanout=7)        1.096   state_out_3_OBUF
    SLICE_X13Y31.A       Tilo                  0.259   FSM/serr
                                                       FSM/GND_6_o_state[7]_equal_49_o<7>1
    SLICE_X13Y31.B3      net (fanout=4)        0.977   FSM/GND_6_o_state[7]_equal_49_o
    SLICE_X13Y31.B       Tilo                  0.259   FSM/serr
                                                       FSM/_n0386_inv1
    SLICE_X12Y31.CE      net (fanout=1)        0.285   FSM/_n0386_inv
    SLICE_X12Y31.CLK     Tceck                 0.331   FSM/err_type
                                                       FSM/err_type
    -------------------------------------------------  ---------------------------
    Total                                      4.565ns (1.555ns logic, 3.010ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------

Paths for end point FSM/s_state_4 (SLICE_X11Y29.CE), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.138ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FSM/serr (FF)
  Destination:          FSM/s_state_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.833ns (Levels of Logic = 3)
  Clock Path Skew:      0.006ns (0.543 - 0.537)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: FSM/serr to FSM/s_state_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y31.CQ      Tcko                  0.391   FSM/serr
                                                       FSM/serr
    SLICE_X13Y31.D1      net (fanout=8)        0.492   FSM/serr
    SLICE_X13Y31.D       Tilo                  0.259   FSM/serr
                                                       FSM/GND_6_o_state[7]_equal_49_o<7>11
    SLICE_X13Y31.A2      net (fanout=5)        1.804   FSM/GND_6_o_state[7]_equal_49_o<7>1
    SLICE_X13Y31.A       Tilo                  0.259   FSM/serr
                                                       FSM/GND_6_o_state[7]_equal_49_o<7>1
    SLICE_X11Y31.D4      net (fanout=4)        0.635   FSM/GND_6_o_state[7]_equal_49_o
    SLICE_X11Y31.D       Tilo                  0.259   FSM/poly_gen
                                                       FSM/_n0447_inv1
    SLICE_X11Y29.CE      net (fanout=1)        0.439   FSM/_n0447_inv
    SLICE_X11Y29.CLK     Tceck                 0.295   FSM/s_state_4
                                                       FSM/s_state_4
    -------------------------------------------------  ---------------------------
    Total                                      4.833ns (1.463ns logic, 3.370ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.580ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FSM/n_state_3 (FF)
  Destination:          FSM/s_state_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.393ns (Levels of Logic = 3)
  Clock Path Skew:      0.008ns (0.543 - 0.535)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: FSM/n_state_3 to FSM/s_state_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y30.AQ      Tcko                  0.391   FSM/n_state_3
                                                       FSM/n_state_3
    SLICE_X15Y30.B2      net (fanout=4)        0.760   FSM/n_state_3
    SLICE_X15Y30.B       Tilo                  0.259   FSM/n_state_3
                                                       FSM/Mxor_state<7:1>_2_xo<0>1
    SLICE_X13Y31.A1      net (fanout=7)        1.096   state_out_3_OBUF
    SLICE_X13Y31.A       Tilo                  0.259   FSM/serr
                                                       FSM/GND_6_o_state[7]_equal_49_o<7>1
    SLICE_X11Y31.D4      net (fanout=4)        0.635   FSM/GND_6_o_state[7]_equal_49_o
    SLICE_X11Y31.D       Tilo                  0.259   FSM/poly_gen
                                                       FSM/_n0447_inv1
    SLICE_X11Y29.CE      net (fanout=1)        0.439   FSM/_n0447_inv
    SLICE_X11Y29.CLK     Tceck                 0.295   FSM/s_state_4
                                                       FSM/s_state_4
    -------------------------------------------------  ---------------------------
    Total                                      4.393ns (1.463ns logic, 2.930ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.632ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FSM/s_state_3 (FF)
  Destination:          FSM/s_state_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.341ns (Levels of Logic = 3)
  Clock Path Skew:      0.008ns (0.543 - 0.535)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: FSM/s_state_3 to FSM/s_state_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y29.AQ      Tcko                  0.447   FSM/s_state_3
                                                       FSM/s_state_3
    SLICE_X15Y30.B1      net (fanout=4)        0.652   FSM/s_state_3
    SLICE_X15Y30.B       Tilo                  0.259   FSM/n_state_3
                                                       FSM/Mxor_state<7:1>_2_xo<0>1
    SLICE_X13Y31.A1      net (fanout=7)        1.096   state_out_3_OBUF
    SLICE_X13Y31.A       Tilo                  0.259   FSM/serr
                                                       FSM/GND_6_o_state[7]_equal_49_o<7>1
    SLICE_X11Y31.D4      net (fanout=4)        0.635   FSM/GND_6_o_state[7]_equal_49_o
    SLICE_X11Y31.D       Tilo                  0.259   FSM/poly_gen
                                                       FSM/_n0447_inv1
    SLICE_X11Y29.CE      net (fanout=1)        0.439   FSM/_n0447_inv
    SLICE_X11Y29.CLK     Tceck                 0.295   FSM/s_state_4
                                                       FSM/s_state_4
    -------------------------------------------------  ---------------------------
    Total                                      4.341ns (1.519ns logic, 2.822ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK = PERIOD TIMEGRP "CLK" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point t_clk_buf (SLICE_X11Y41.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.333ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tclk_prev (FF)
  Destination:          t_clk_buf (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.335ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.033 - 0.031)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: tclk_prev to t_clk_buf
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y41.BQ      Tcko                  0.200   tclk_prev
                                                       tclk_prev
    SLICE_X11Y41.SR      net (fanout=2)        0.266   tclk_prev
    SLICE_X11Y41.CLK     Tcksr       (-Th)     0.131   t_clk_buf
                                                       t_clk_buf
    -------------------------------------------------  ---------------------------
    Total                                      0.335ns (0.069ns logic, 0.266ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------

Paths for end point FSM/n_state_3 (SLICE_X15Y30.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.441ns (requirement - (clock path skew + uncertainty - data path))
  Source:               FSM/n_state_3 (FF)
  Destination:          FSM/n_state_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.441ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: FSM/n_state_3 to FSM/n_state_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y30.AQ      Tcko                  0.198   FSM/n_state_3
                                                       FSM/n_state_3
    SLICE_X15Y30.A6      net (fanout=4)        0.028   FSM/n_state_3
    SLICE_X15Y30.CLK     Tah         (-Th)    -0.215   FSM/n_state_3
                                                       FSM/n_state[3]_INV_48_o1_INV_0
                                                       FSM/n_state_3
    -------------------------------------------------  ---------------------------
    Total                                      0.441ns (0.413ns logic, 0.028ns route)
                                                       (93.7% logic, 6.3% route)

--------------------------------------------------------------------------------

Paths for end point FSM/s_state_4 (SLICE_X11Y29.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.451ns (requirement - (clock path skew + uncertainty - data path))
  Source:               FSM/s_state_4 (FF)
  Destination:          FSM/s_state_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.451ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: FSM/s_state_4 to FSM/s_state_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y29.AQ      Tcko                  0.198   FSM/s_state_4
                                                       FSM/s_state_4
    SLICE_X11Y29.A6      net (fanout=4)        0.038   FSM/s_state_4
    SLICE_X11Y29.CLK     Tah         (-Th)    -0.215   FSM/s_state_4
                                                       FSM/s_state[4]_INV_45_o1_INV_0
                                                       FSM/s_state_4
    -------------------------------------------------  ---------------------------
    Total                                      0.451ns (0.413ns logic, 0.038ns route)
                                                       (91.6% logic, 8.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK = PERIOD TIMEGRP "CLK" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: tclk_prev/CLK
  Logical resource: tclk_prev/CK
  Location pin: SLICE_X10Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.595ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: FSM/s_state_3/CLK
  Logical resource: FSM/s_state_3/CK
  Location pin: SLICE_X12Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.370|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 90 paths, 0 nets, and 62 connections

Design statistics:
   Minimum period:   5.370ns{1}   (Maximum frequency: 186.220MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed May 16 03:14:34 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 392 MB



