 
****************************************
Report : qor
Design : ac97_top
Version: W-2024.09-SP2
Date   : Tue May 13 11:17:12 2025
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:               3.00
  Critical Path Length:         10.67
  Critical Path Slack:          -0.97
  Critical Path Clk Period:     10.00
  Total Negative Slack:        -33.38
  No. of Violating Paths:       80.00
  Worst Hold Violation:         -0.19
  Total Hold Violation:         -9.53
  No. of Hold Violations:      109.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         46
  Hierarchical Port Count:       2225
  Leaf Cell Count:               6267
  Buf/Inv Cell Count:             550
  Buf Cell Count:                 246
  Inv Cell Count:                 304
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      4038
  Sequential Cell Count:         2229
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    10182.787696
  Noncombinational Area: 14840.993487
  Buf/Inv Area:           1007.680984
  Total Buffer Area:           558.61
  Total Inverter Area:         449.07
  Macro/Black Box Area:      0.000000
  Net Area:               8032.027818
  Net XLength        :       60878.99
  Net YLength        :       54838.88
  -----------------------------------
  Cell Area:             25023.781183
  Design Area:           33055.809000
  Net Length        :       115717.87


  Design Rules
  -----------------------------------
  Total Number of Nets:          6530
  Nets With Violations:             1
  Max Trans Violations:             1
  Max Cap Violations:               0
  -----------------------------------


  Hostname: xunil-03.coe.drexel.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                9.59
  -----------------------------------------
  Overall Compile Time:                9.83
  Overall Compile Wall Clock Time:    15.13

  --------------------------------------------------------------------

  Design  WNS: 0.97  TNS: 33.38  Number of Violating Paths: 80


  Design (Hold)  WNS: 0.19  TNS: 9.53  Number of Violating Paths: 109

  --------------------------------------------------------------------


1
